Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Nov 16 23:35:43 2018
| Host         : geralt-Lenovo-Y50-70 running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xczu7ev-ffvc1156-2-e
| Speed File   : -2
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 312
+-------------+----------+-------------------------------------------------------------+------------+
| Rule        | Severity | Description                                                 | Violations |
+-------------+----------+-------------------------------------------------------------+------------+
| DPIP-2      | Warning  | Input pipelining                                            | 49         |
| DPOP-3      | Warning  | PREG Output pipelining                                      | 14         |
| DPOP-4      | Warning  | MREG Output pipelining                                      | 32         |
| DPOR-2      | Warning  | Asynchronous load check                                     | 47         |
| PDRC-153    | Warning  | Gated clock check                                           | 91         |
| PLHOLDVIO-2 | Warning  | Non-Optimal connections which could lead to hold violations | 79         |
+-------------+----------+-------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
DPIP-2#1 Warning
Input pipelining  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_0/mul_dout0 input design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_0/mul_dout0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#2 Warning
Input pipelining  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_1/mul_dout0 input design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_1/mul_dout0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#3 Warning
Input pipelining  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_2/mul_dout0 input design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_2/mul_dout0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#4 Warning
Input pipelining  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_3/mul_dout0 input design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_3/mul_dout0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#5 Warning
Input pipelining  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_4/mul_dout0 input design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_4/mul_dout0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#6 Warning
Input pipelining  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_5/mul_dout0 input design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_5/mul_dout0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#7 Warning
Input pipelining  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_6/mul_dout0 input design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_6/mul_dout0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#8 Warning
Input pipelining  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_7/mul_dout0 input design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_7/mul_dout0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#9 Warning
Input pipelining  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_per_batch0 input design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_per_batch0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#10 Warning
Input pipelining  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_per_batch0 input design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_per_batch0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#11 Warning
Input pipelining  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_required0 input design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_required0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#12 Warning
Input pipelining  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_required0 input design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_required0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#13 Warning
Input pipelining  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/grain_addr_w input design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/grain_addr_w/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#14 Warning
Input pipelining  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/grain_addr_w input design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/grain_addr_w/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#15 Warning
Input pipelining  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_cur_atomic0 input design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_cur_atomic0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#16 Warning
Input pipelining  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_cur_atomic0 input design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_cur_atomic0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#17 Warning
Input pipelining  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_0_stride_w0 input design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_0_stride_w0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#18 Warning
Input pipelining  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_0_stride_w0 input design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_0_stride_w0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#19 Warning
Input pipelining  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_0_w0 input design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_0_w0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#20 Warning
Input pipelining  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_0_w0 input design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_0_w0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#21 Warning
Input pipelining  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_stride_w0 input design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_stride_w0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#22 Warning
Input pipelining  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_stride_w0 input design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_stride_w0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#23 Warning
Input pipelining  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0 input design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#24 Warning
Input pipelining  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0 input design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#25 Warning
Input pipelining  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0 input design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#26 Warning
Input pipelining  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/slice_entries_w0 input design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/slice_entries_w0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#27 Warning
Input pipelining  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/slice_entries_w0 input design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/slice_entries_w0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#28 Warning
Input pipelining  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtin/u_HLS_cdp_icvt_0/mul_dout0 input design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtin/u_HLS_cdp_icvt_0/mul_dout0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#29 Warning
Input pipelining  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtout/u_HLS_cdp_ocvt_0/mul_dout0 input design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtout/u_HLS_cdp_ocvt_0/mul_dout0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#30 Warning
Input pipelining  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0 input design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#31 Warning
Input pipelining  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0 input design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#32 Warning
Input pipelining  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0__0 input design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#33 Warning
Input pipelining  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0__0 input design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#34 Warning
Input pipelining  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/data_hmult_8bit_0_ext_ff input design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/data_hmult_8bit_0_ext_ff/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#35 Warning
Input pipelining  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/data_hmult_8bit_0_ext_ff input design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/data_hmult_8bit_0_ext_ff/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#36 Warning
Input pipelining  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/data_vmult_8bit_0_ext_ff input design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/data_vmult_8bit_0_ext_ff/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#37 Warning
Input pipelining  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/data_vmult_8bit_0_ext_ff input design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/data_vmult_8bit_0_ext_ff/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#38 Warning
Input pipelining  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/pad_value0 input design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/pad_value0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#39 Warning
Input pipelining  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/pad_value0 input design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/pad_value0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#40 Warning
Input pipelining  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out0 input design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#41 Warning
Input pipelining  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out0 input design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#42 Warning
Input pipelining  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out0__0 input design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out0__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#43 Warning
Input pipelining  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out0__0 input design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#44 Warning
Input pipelining  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/data_out0 input design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/data_out0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#45 Warning
Input pipelining  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/data_out0 input design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/data_out0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#46 Warning
Input pipelining  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/data_out0__0 input design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/data_out0__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#47 Warning
Input pipelining  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/data_out0__0 input design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/data_out0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#48 Warning
Input pipelining  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_c/c_int_0/mul_dout0 input design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_c/c_int_0/mul_dout0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#49 Warning
Input pipelining  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_c/c_int_0/mul_dout0__0 input design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_c/c_int_0/mul_dout0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPOP-3#1 Warning
PREG Output pipelining  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_required0 output design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_required0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#2 Warning
PREG Output pipelining  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/slice_entries_w0 output design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/slice_entries_w0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#3 Warning
PREG Output pipelining  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtin/u_HLS_cdp_icvt_0/mul_dout0 output design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtin/u_HLS_cdp_icvt_0/mul_dout0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#4 Warning
PREG Output pipelining  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtout/u_HLS_cdp_ocvt_0/mul_dout0 output design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtout/u_HLS_cdp_ocvt_0/mul_dout0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#5 Warning
PREG Output pipelining  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0 output design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#6 Warning
PREG Output pipelining  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/data_hmult_8bit_0_ext_ff output design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/data_hmult_8bit_0_ext_ff/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#7 Warning
PREG Output pipelining  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/data_vmult_8bit_0_ext_ff output design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/data_vmult_8bit_0_ext_ff/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#8 Warning
PREG Output pipelining  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/pad_value0 output design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/pad_value0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#9 Warning
PREG Output pipelining  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out0 output design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#10 Warning
PREG Output pipelining  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out0__0 output design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#11 Warning
PREG Output pipelining  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/data_out0 output design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/data_out0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#12 Warning
PREG Output pipelining  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/data_out0__0 output design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/data_out0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#13 Warning
PREG Output pipelining  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_c/c_int_0/mul_dout0 output design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_c/c_int_0/mul_dout0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#14 Warning
PREG Output pipelining  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_c/c_int_0/mul_dout0__0 output design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_c/c_int_0/mul_dout0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-4#1 Warning
MREG Output pipelining  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_0/mul_dout0 multiplier stage design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_0/mul_dout0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#2 Warning
MREG Output pipelining  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_1/mul_dout0 multiplier stage design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_1/mul_dout0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#3 Warning
MREG Output pipelining  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_2/mul_dout0 multiplier stage design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_2/mul_dout0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#4 Warning
MREG Output pipelining  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_3/mul_dout0 multiplier stage design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_3/mul_dout0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#5 Warning
MREG Output pipelining  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_4/mul_dout0 multiplier stage design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_4/mul_dout0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#6 Warning
MREG Output pipelining  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_5/mul_dout0 multiplier stage design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_5/mul_dout0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#7 Warning
MREG Output pipelining  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_6/mul_dout0 multiplier stage design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_6/mul_dout0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#8 Warning
MREG Output pipelining  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_7/mul_dout0 multiplier stage design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_7/mul_dout0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#9 Warning
MREG Output pipelining  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_per_batch0 multiplier stage design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_per_batch0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#10 Warning
MREG Output pipelining  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_required0 multiplier stage design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_required0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#11 Warning
MREG Output pipelining  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/grain_addr_w multiplier stage design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/grain_addr_w/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#12 Warning
MREG Output pipelining  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_cur_atomic0 multiplier stage design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_cur_atomic0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#13 Warning
MREG Output pipelining  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_0_stride_w0 multiplier stage design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_0_stride_w0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#14 Warning
MREG Output pipelining  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_0_w0 multiplier stage design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_0_w0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#15 Warning
MREG Output pipelining  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_stride_w0 multiplier stage design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_stride_w0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#16 Warning
MREG Output pipelining  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0 multiplier stage design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#17 Warning
MREG Output pipelining  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0 multiplier stage design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#18 Warning
MREG Output pipelining  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/slice_entries_w0 multiplier stage design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/slice_entries_w0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#19 Warning
MREG Output pipelining  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtin/u_HLS_cdp_icvt_0/mul_dout0 multiplier stage design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtin/u_HLS_cdp_icvt_0/mul_dout0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#20 Warning
MREG Output pipelining  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtout/u_HLS_cdp_ocvt_0/mul_dout0 multiplier stage design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtout/u_HLS_cdp_ocvt_0/mul_dout0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#21 Warning
MREG Output pipelining  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0 multiplier stage design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#22 Warning
MREG Output pipelining  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0__0 multiplier stage design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#23 Warning
MREG Output pipelining  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_mul/u_mul_unit0/mul_unit_pd0 multiplier stage design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_mul/u_mul_unit0/mul_unit_pd0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#24 Warning
MREG Output pipelining  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/data_hmult_8bit_0_ext_ff multiplier stage design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/data_hmult_8bit_0_ext_ff/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#25 Warning
MREG Output pipelining  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/data_vmult_8bit_0_ext_ff multiplier stage design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/data_vmult_8bit_0_ext_ff/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#26 Warning
MREG Output pipelining  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/pad_value0 multiplier stage design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/pad_value0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#27 Warning
MREG Output pipelining  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out0 multiplier stage design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#28 Warning
MREG Output pipelining  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out0__0 multiplier stage design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#29 Warning
MREG Output pipelining  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/data_out0 multiplier stage design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/data_out0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#30 Warning
MREG Output pipelining  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/data_out0__0 multiplier stage design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/data_out0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#31 Warning
MREG Output pipelining  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_c/c_int_0/mul_dout0 multiplier stage design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_c/c_int_0/mul_dout0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#32 Warning
MREG Output pipelining  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_c/c_int_0/mul_dout0__0 multiplier stage design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_c/c_int_0/mul_dout0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOR-2#1 Warning
Asynchronous load check  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_required0 output is connected to registers with an asynchronous reset (design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_0_d3_reg[0], design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_1_d3_reg[0]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-2#2 Warning
Asynchronous load check  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_required0 output is connected to registers with an asynchronous reset (design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_0_d3_reg[10], design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_1_d3_reg[10]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-2#3 Warning
Asynchronous load check  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_required0 output is connected to registers with an asynchronous reset (design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_0_d3_reg[11], design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_1_d3_reg[11]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-2#4 Warning
Asynchronous load check  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_required0 output is connected to registers with an asynchronous reset (design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_0_d3_reg[12], design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_1_d3_reg[12]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-2#5 Warning
Asynchronous load check  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_required0 output is connected to registers with an asynchronous reset (design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_0_d3_reg[13], design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_1_d3_reg[13]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-2#6 Warning
Asynchronous load check  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_required0 output is connected to registers with an asynchronous reset (design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_0_d3_reg[14], design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_1_d3_reg[14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-2#7 Warning
Asynchronous load check  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_required0 output is connected to registers with an asynchronous reset (design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_0_d3_reg[1], design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_1_d3_reg[1]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-2#8 Warning
Asynchronous load check  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_required0 output is connected to registers with an asynchronous reset (design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_0_d3_reg[2], design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_1_d3_reg[2]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-2#9 Warning
Asynchronous load check  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_required0 output is connected to registers with an asynchronous reset (design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_0_d3_reg[3], design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_1_d3_reg[3]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-2#10 Warning
Asynchronous load check  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_required0 output is connected to registers with an asynchronous reset (design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_0_d3_reg[4], design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_1_d3_reg[4]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-2#11 Warning
Asynchronous load check  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_required0 output is connected to registers with an asynchronous reset (design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_0_d3_reg[5], design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_1_d3_reg[5]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-2#12 Warning
Asynchronous load check  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_required0 output is connected to registers with an asynchronous reset (design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_0_d3_reg[6], design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_1_d3_reg[6]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-2#13 Warning
Asynchronous load check  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_required0 output is connected to registers with an asynchronous reset (design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_0_d3_reg[7], design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_1_d3_reg[7]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-2#14 Warning
Asynchronous load check  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_required0 output is connected to registers with an asynchronous reset (design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_0_d3_reg[8], design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_1_d3_reg[8]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-2#15 Warning
Asynchronous load check  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_required0 output is connected to registers with an asynchronous reset (design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_0_d3_reg[9], design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_1_d3_reg[9]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-2#16 Warning
Asynchronous load check  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/slice_entries_w0 output is connected to registers with an asynchronous reset (design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/last_entries_reg[0], design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/rls_entries_reg[0]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-2#17 Warning
Asynchronous load check  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/slice_entries_w0 output is connected to registers with an asynchronous reset (design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/last_entries_reg[10], design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/rls_entries_reg[10]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-2#18 Warning
Asynchronous load check  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/slice_entries_w0 output is connected to registers with an asynchronous reset (design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/last_entries_reg[11], design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/rls_entries_reg[11]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-2#19 Warning
Asynchronous load check  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/slice_entries_w0 output is connected to registers with an asynchronous reset (design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/last_entries_reg[12], design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/rls_entries_reg[12]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-2#20 Warning
Asynchronous load check  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/slice_entries_w0 output is connected to registers with an asynchronous reset (design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/last_entries_reg[13], design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/rls_entries_reg[13]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-2#21 Warning
Asynchronous load check  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/slice_entries_w0 output is connected to registers with an asynchronous reset (design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/last_entries_reg[14], design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/rls_entries_reg[14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-2#22 Warning
Asynchronous load check  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/slice_entries_w0 output is connected to registers with an asynchronous reset (design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/last_entries_reg[1], design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/rls_entries_reg[1]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-2#23 Warning
Asynchronous load check  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/slice_entries_w0 output is connected to registers with an asynchronous reset (design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/last_entries_reg[2], design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/rls_entries_reg[2]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-2#24 Warning
Asynchronous load check  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/slice_entries_w0 output is connected to registers with an asynchronous reset (design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/last_entries_reg[3], design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/rls_entries_reg[3]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-2#25 Warning
Asynchronous load check  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/slice_entries_w0 output is connected to registers with an asynchronous reset (design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/last_entries_reg[4], design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/rls_entries_reg[4]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-2#26 Warning
Asynchronous load check  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/slice_entries_w0 output is connected to registers with an asynchronous reset (design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/last_entries_reg[5], design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/rls_entries_reg[5]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-2#27 Warning
Asynchronous load check  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/slice_entries_w0 output is connected to registers with an asynchronous reset (design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/last_entries_reg[6], design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/rls_entries_reg[6]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-2#28 Warning
Asynchronous load check  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/slice_entries_w0 output is connected to registers with an asynchronous reset (design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/last_entries_reg[7], design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/rls_entries_reg[7]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-2#29 Warning
Asynchronous load check  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/slice_entries_w0 output is connected to registers with an asynchronous reset (design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/last_entries_reg[8], design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/rls_entries_reg[8]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-2#30 Warning
Asynchronous load check  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/slice_entries_w0 output is connected to registers with an asynchronous reset (design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/last_entries_reg[9], design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/rls_entries_reg[9]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-2#31 Warning
Asynchronous load check  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0 output is connected to registers with an asynchronous reset (design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul_reg[0]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-2#32 Warning
Asynchronous load check  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0 output is connected to registers with an asynchronous reset (design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul_reg[10]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-2#33 Warning
Asynchronous load check  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0 output is connected to registers with an asynchronous reset (design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul_reg[11]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-2#34 Warning
Asynchronous load check  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0 output is connected to registers with an asynchronous reset (design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul_reg[12]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-2#35 Warning
Asynchronous load check  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0 output is connected to registers with an asynchronous reset (design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul_reg[13]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-2#36 Warning
Asynchronous load check  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0 output is connected to registers with an asynchronous reset (design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul_reg[14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-2#37 Warning
Asynchronous load check  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0 output is connected to registers with an asynchronous reset (design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul_reg[15]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-2#38 Warning
Asynchronous load check  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0 output is connected to registers with an asynchronous reset (design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul_reg[16]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-2#39 Warning
Asynchronous load check  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0 output is connected to registers with an asynchronous reset (design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul_reg[1]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-2#40 Warning
Asynchronous load check  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0 output is connected to registers with an asynchronous reset (design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul_reg[2]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-2#41 Warning
Asynchronous load check  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0 output is connected to registers with an asynchronous reset (design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul_reg[3]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-2#42 Warning
Asynchronous load check  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0 output is connected to registers with an asynchronous reset (design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul_reg[4]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-2#43 Warning
Asynchronous load check  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0 output is connected to registers with an asynchronous reset (design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul_reg[5]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-2#44 Warning
Asynchronous load check  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0 output is connected to registers with an asynchronous reset (design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul_reg[6]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-2#45 Warning
Asynchronous load check  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0 output is connected to registers with an asynchronous reset (design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul_reg[7]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-2#46 Warning
Asynchronous load check  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0 output is connected to registers with an asynchronous reset (design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul_reg[8]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-2#47 Warning
Asynchronous load check  
DSP design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0 output is connected to registers with an asynchronous reset (design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul_reg[9]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

PDRC-153#1 Warning
Gated clock check  
Net design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_slcg_cell_0/nvdla_core_clk_slcg_0/p_clkgate/out_partial_valid_reg is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_slcg_cell_0/nvdla_core_clk_slcg_0/p_clkgate/i_sum_pd[34]_i_8/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_slcg_cell_0/nvdla_core_clk_slcg_0/p_clkgate/i_sum_pd[34]_i_8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#2 Warning
Gated clock check  
Net design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/dlv_sat_bit_d1_reg[7] is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/accu_valid_i_1/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/accu_valid_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#3 Warning
Gated clock check  
Net design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_dc/nvdla_core_clk_slcg_0/p_clkgate/qd_reg_0 is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_dc/nvdla_core_clk_slcg_0/p_clkgate/pipe_skid_mc_dma_rd_req_vld_i_2__0/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_dc/nvdla_core_clk_slcg_0/p_clkgate/pipe_skid_mc_dma_rd_req_vld_i_2__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#4 Warning
Gated clock check  
Net design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_dc/nvdla_core_clk_slcg_0/p_clkgate/wr_count_reg[7] is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_dc/nvdla_core_clk_slcg_0/p_clkgate/rd_pushing_i_2/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_dc/nvdla_core_clk_slcg_0/p_clkgate/rd_pushing_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#5 Warning
Gated clock check  
Net design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_hls/nvdla_core_clk_slcg_0/p_clkgate/CLK is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_hls/nvdla_core_clk_slcg_0/p_clkgate/mul_dout0_i_1__8/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_hls/nvdla_core_clk_slcg_0/p_clkgate/mul_dout0_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#6 Warning
Gated clock check  
Net design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_img/nvdla_core_clk_slcg_0/p_clkgate/clk_mgated is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_img/nvdla_core_clk_slcg_0/p_clkgate/rd_pushing_i_1__3/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_img/nvdla_core_clk_slcg_0/p_clkgate/rd_pushing_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#7 Warning
Gated clock check  
Net design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_img/nvdla_core_clk_slcg_0/p_clkgate/di_d_reg[10] is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_img/nvdla_core_clk_slcg_0/p_clkgate/FSM_sequential_cur_state[1]_i_6__0/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_img/nvdla_core_clk_slcg_0/p_clkgate/FSM_sequential_cur_state[1]_i_6__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#8 Warning
Gated clock check  
Net design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_img/nvdla_core_clk_slcg_0/p_clkgate/ram_ff127_reg[10] is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_img/nvdla_core_clk_slcg_0/p_clkgate/rd_req_int_i_4/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_img/nvdla_core_clk_slcg_0/p_clkgate/rd_req_int_i_4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#9 Warning
Gated clock check  
Net design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_mux/nvdla_core_clk_slcg_0/p_clkgate/CLK is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_mux/nvdla_core_clk_slcg_0/p_clkgate/rd_pushing_i_2__0/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_mux/nvdla_core_clk_slcg_0/p_clkgate/rd_pushing_i_2__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#10 Warning
Gated clock check  
Net design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_mux/nvdla_core_clk_slcg_0/p_clkgate/qd_reg_0 is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_mux/nvdla_core_clk_slcg_0/p_clkgate/skid_flop_req_mc_in_pvld_i_3/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_mux/nvdla_core_clk_slcg_0/p_clkgate/skid_flop_req_mc_in_pvld_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#11 Warning
Gated clock check  
Net design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/CLK is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[32]_i_2/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[32]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#12 Warning
Gated clock check  
Net design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0_reg[0] is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[19]_i_2/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[19]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#13 Warning
Gated clock check  
Net design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/vec_data_07_d2_reg[0] is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/qd_i_3__34/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/qd_i_3__34. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#14 Warning
Gated clock check  
Net design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/out_rt_pvld_d2_reg is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/in_rt_dat_pvld_d1_i_2/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/in_rt_dat_pvld_d1_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#15 Warning
Gated clock check  
Net design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/out_rt_pvld_d2_reg is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/in_rt_dat_pvld_d1_i_2/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/in_rt_dat_pvld_d1_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#16 Warning
Gated clock check  
Net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/CLK is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/pipe_skid_mc_dma_rd_req_vld_i_2/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/pipe_skid_mc_dma_rd_req_vld_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#17 Warning
Gated clock check  
Net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/ro_rd_pvld_int_i_2/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/ro_rd_pvld_int_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#18 Warning
Gated clock check  
Net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated_0 is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/ro_rd_pvld_int_i_2__0/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/ro_rd_pvld_int_i_2__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#19 Warning
Gated clock check  
Net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated_1 is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/ro_rd_pvld_int_i_2__1/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/ro_rd_pvld_int_i_2__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#20 Warning
Gated clock check  
Net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated_2 is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/ro_rd_pvld_int_i_2__2/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/ro_rd_pvld_int_i_2__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#21 Warning
Gated clock check  
Net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated_3 is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/ro_rd_pvld_int_i_2__3/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/ro_rd_pvld_int_i_2__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#22 Warning
Gated clock check  
Net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated_4 is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/ro_rd_pvld_int_i_2__4/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/ro_rd_pvld_int_i_2__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#23 Warning
Gated clock check  
Net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated_5 is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/ro_rd_pvld_int_i_2__5/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/ro_rd_pvld_int_i_2__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#24 Warning
Gated clock check  
Net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated_6 is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/ro_rd_pvld_int_i_2__6/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/ro_rd_pvld_int_i_2__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#25 Warning
Gated clock check  
Net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0_reg[0] is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[6]_i_9/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[6]_i_9. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#26 Warning
Gated clock check  
Net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/CLK is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#27 Warning
Gated clock check  
Net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/intpinfo_wr_count_reg[0] is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/intpinfo_wr_count[4]_i_3/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/intpinfo_wr_count[4]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#28 Warning
Gated clock check  
Net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/cmd_fifo_rd_count_p[2]_i_3/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/cmd_fifo_rd_count_p[2]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#29 Warning
Gated clock check  
Net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated_0 is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/data_wr_count[6]_i_3/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/data_wr_count[6]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#30 Warning
Gated clock check  
Net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated_1 is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/info_wr_count[6]_i_3/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/info_wr_count[6]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#31 Warning
Gated clock check  
Net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated_2 is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/sumpd_wr_count[5]_i_3/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/sumpd_wr_count[5]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#32 Warning
Gated clock check  
Net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/qd_reg_0 is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/int_vld_d0_i_4/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/int_vld_d0_i_4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#33 Warning
Gated clock check  
Net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7] is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2__0/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#34 Warning
Gated clock check  
Net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_0 is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2__1/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#35 Warning
Gated clock check  
Net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_1 is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2__2/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#36 Warning
Gated clock check  
Net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_2 is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2__3/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#37 Warning
Gated clock check  
Net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_3 is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2__4/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#38 Warning
Gated clock check  
Net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_4 is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2__5/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#39 Warning
Gated clock check  
Net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_5 is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2__6/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#40 Warning
Gated clock check  
Net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/rd_clk_rd_mgate/p_clkgate/rd_clk_rd_mgated is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/rd_clk_rd_mgate/p_clkgate/gray[2]_i_3__0/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/rd_clk_rd_mgate/p_clkgate/gray[2]_i_3__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#41 Warning
Gated clock check  
Net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/rd_clk_rd_mgated_snd_gate/p_clkgate/rd_clk_rd_mgated_strict_snd_gated is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/rd_clk_rd_mgated_snd_gate/p_clkgate/src_d_f_i_2__0/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/rd_clk_rd_mgated_snd_gate/p_clkgate/src_d_f_i_2__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#42 Warning
Gated clock check  
Net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/wr_clk_rcv_gate/p_clkgate/wr_clk_strict_rcv_gated is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/wr_clk_rcv_gate/p_clkgate/d0_i_1/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/wr_clk_rcv_gate/p_clkgate/d0_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#43 Warning
Gated clock check  
Net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/wr_clk_wr_mgate/p_clkgate/wr_clk_wr_mgated is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/wr_clk_wr_mgate/p_clkgate/gray[2]_i_3/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/wr_clk_wr_mgate/p_clkgate/gray[2]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#44 Warning
Gated clock check  
Net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/wr_clk_wr_mgated_snd_gate/p_clkgate/wr_clk_wr_mgated_strict_snd_gated is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/wr_clk_wr_mgated_snd_gate/p_clkgate/src_d_f_i_2/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/wr_clk_wr_mgated_snd_gate/p_clkgate/src_d_f_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#45 Warning
Gated clock check  
Net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/rd_clk_rd_mgate/p_clkgate/CLK is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/rd_clk_rd_mgate/p_clkgate/gray[1]_i_2/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/rd_clk_rd_mgate/p_clkgate/gray[1]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#46 Warning
Gated clock check  
Net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/rd_clk_rd_mgated_snd_gate/p_clkgate/rd_clk_rd_mgated_strict_snd_gated is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/rd_clk_rd_mgated_snd_gate/p_clkgate/src_d_f_i_1/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/rd_clk_rd_mgated_snd_gate/p_clkgate/src_d_f_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#47 Warning
Gated clock check  
Net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/wr_clk_rcv_gate/p_clkgate/wr_clk_strict_rcv_gated is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/wr_clk_rcv_gate/p_clkgate/d0_i_1__0/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/wr_clk_rcv_gate/p_clkgate/d0_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#48 Warning
Gated clock check  
Net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/wr_clk_wr_mgate/p_clkgate/CLK is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/wr_clk_wr_mgate/p_clkgate/gray[1]_i_2__0/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/wr_clk_wr_mgate/p_clkgate/gray[1]_i_2__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#49 Warning
Gated clock check  
Net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/wr_clk_wr_mgated_snd_gate/p_clkgate/wr_clk_wr_mgated_strict_snd_gated is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/wr_clk_wr_mgated_snd_gate/p_clkgate/src_d_f_i_1__0/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/wr_clk_wr_mgated_snd_gate/p_clkgate/src_d_f_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#50 Warning
Gated clock check  
Net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/nvdla_core_clk_mgate/p_clkgate/CLK is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/nvdla_core_clk_mgate/p_clkgate/ram_ff3[63]_i_2/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/nvdla_core_clk_mgate/p_clkgate/ram_ff3[63]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#51 Warning
Gated clock check  
Net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/CLK is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/free_adr_mask[254]_i_2/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/free_adr_mask[254]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#52 Warning
Gated clock check  
Net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_rd_mgate_skid/p_clkgate/CLK is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_rd_mgate_skid/p_clkgate/cq_rd2_credits_ne0_i_3/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_rd_mgate_skid/p_clkgate/cq_rd2_credits_ne0_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#53 Warning
Gated clock check  
Net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/nvdla_core_clk_mgate/p_clkgate/CLK is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/nvdla_core_clk_mgate/p_clkgate/dfifo_rd_adr[1]_i_3/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/nvdla_core_clk_mgate/p_clkgate/dfifo_rd_adr[1]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#54 Warning
Gated clock check  
Net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo1/nvdla_core_clk_mgate/p_clkgate/CLK is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo1/nvdla_core_clk_mgate/p_clkgate/dfifo_rd_adr[1]_i_3__0/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo1/nvdla_core_clk_mgate/p_clkgate/dfifo_rd_adr[1]_i_3__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#55 Warning
Gated clock check  
Net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo2/nvdla_core_clk_mgate/p_clkgate/CLK is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo2/nvdla_core_clk_mgate/p_clkgate/dfifo_rd_adr[1]_i_3__1/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo2/nvdla_core_clk_mgate/p_clkgate/dfifo_rd_adr[1]_i_3__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#56 Warning
Gated clock check  
Net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/ram_ff254_reg[17] is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/i___132/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/i___132. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#57 Warning
Gated clock check  
Net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_ro0_fifo/nvdla_core_clk_mgated is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/i___140/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/i___140. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#58 Warning
Gated clock check  
Net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_ro1_fifo/nvdla_core_clk_mgated is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/i___139/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/i___139. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#59 Warning
Gated clock check  
Net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_ro2_fifo/nvdla_core_clk_mgated is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/i___138/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/i___138. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#60 Warning
Gated clock check  
Net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_ro3_fifo/nvdla_core_clk_mgated is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/i___137/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/i___137. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#61 Warning
Gated clock check  
Net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_ro4_fifo/nvdla_core_clk_mgated is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/i___136/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/i___136. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#62 Warning
Gated clock check  
Net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_ro5_fifo/nvdla_core_clk_mgated is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/i___135/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/i___135. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#63 Warning
Gated clock check  
Net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_ro6_fifo/nvdla_core_clk_mgated is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/i___134/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/i___134. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#64 Warning
Gated clock check  
Net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_ro7_fifo/nvdla_core_clk_mgated is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/i___133/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/i___133. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#65 Warning
Gated clock check  
Net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/CLK is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/skid_flop_mc_dma_rd_req_rdy_f_i_2/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/skid_flop_mc_dma_rd_req_rdy_f_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#66 Warning
Gated clock check  
Net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/CLK is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/cmd_fifo_wr_busy_int_i_2/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/cmd_fifo_wr_busy_int_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#67 Warning
Gated clock check  
Net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/pdp_info_out_pvld_int_i_2/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/pdp_info_out_pvld_int_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#68 Warning
Gated clock check  
Net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/qd_reg_0 is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/qd_i_4__12/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/qd_i_4__12. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#69 Warning
Gated clock check  
Net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7] is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2__7/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#70 Warning
Gated clock check  
Net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_0 is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2__8/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#71 Warning
Gated clock check  
Net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_1 is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2__9/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2__9. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#72 Warning
Gated clock check  
Net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_2 is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2__10/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2__10. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#73 Warning
Gated clock check  
Net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_3 is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2__11/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2__11. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#74 Warning
Gated clock check  
Net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_4 is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2__12/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2__12. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#75 Warning
Gated clock check  
Net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_5 is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2__13/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2__13. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#76 Warning
Gated clock check  
Net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_6 is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2__14/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2__14. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#77 Warning
Gated clock check  
Net design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_gate/nvdla_core_clk_slcg_0/p_clkgate/CLK is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_gate/nvdla_core_clk_slcg_0/p_clkgate/p1_pipe_valid_i_2__4/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_gate/nvdla_core_clk_slcg_0/p_clkgate/p1_pipe_valid_i_2__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#78 Warning
Gated clock check  
Net design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_gate/nvdla_core_clk_slcg_1/p_clkgate/pack_pvld_reg is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_gate/nvdla_core_clk_slcg_1/p_clkgate/p1_pipe_valid_i_2__5/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_gate/nvdla_core_clk_slcg_1/p_clkgate/p1_pipe_valid_i_2__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#79 Warning
Gated clock check  
Net design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/CLK is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/cmd_process_i_2/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/cmd_process_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#80 Warning
Gated clock check  
Net design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_cq/nvdla_core_clk_mgated is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/i___282/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/i___282. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#81 Warning
Gated clock check  
Net design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_cq/nvdla_core_clk_mgated_0 is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/i___285/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/i___285. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#82 Warning
Gated clock check  
Net design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_cq/nvdla_core_clk_mgated_3 is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/i___514/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/i___514. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#83 Warning
Gated clock check  
Net design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_eg/u_cmd/u_dfifo/nvdla_core_clk_mgated is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/i___512/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/i___512. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#84 Warning
Gated clock check  
Net design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_eg/u_cmd/u_sfifo/nvdla_core_clk_mgated is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/i___513/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/i___513. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#85 Warning
Gated clock check  
Net design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_eg/u_din/u_lat_fifo/nvdla_core_clk_mgated is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/i___511/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/i___511. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#86 Warning
Gated clock check  
Net design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/cmd_process_reg is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/ra_d[3]_i_4/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/ra_d[3]_i_4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#87 Warning
Gated clock check  
Net design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/CLK is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/cmd_process_i_2__0/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/cmd_process_i_2__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#88 Warning
Gated clock check  
Net design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/CLK is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[12]_i_3/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[12]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#89 Warning
Gated clock check  
Net design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/nvdla_gated_clk is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/spt_size[12]_i_3/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/spt_size[12]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#90 Warning
Gated clock check  
Net design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0_reg[0] is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[43]_i_3/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[43]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#91 Warning
Gated clock check  
Net design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_intr/u_NV_NVDLA_SDP_WDMA_DAT_DMAIF_intr_fifo/nvdla_core_clk_mgate/p_clkgate/nvdla_core_clk_mgated is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_intr/u_NV_NVDLA_SDP_WDMA_DAT_DMAIF_intr_fifo/nvdla_core_clk_mgate/p_clkgate/intr_fifo_rd_pvld_int_o_i_2/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_intr/u_NV_NVDLA_SDP_WDMA_DAT_DMAIF_intr_fifo/nvdla_core_clk_mgate/p_clkgate/intr_fifo_rd_pvld_int_o_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PLHOLDVIO-2#1 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/accu_valid_i_1 is driving clock pin of 655 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/abuf_rd_en_d1_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/M_reg_0 {RAMB36E2}
    design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/M_reg_1 {RAMB36E2}
    design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/M_reg_2 {RAMB36E2}
    design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/M_reg_3 {RAMB36E2}
    design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_assembly_ctrl/accu_channel_st_reg {FDPE}
    design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_assembly_ctrl/accu_cnt_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_assembly_ctrl/accu_cnt_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_assembly_ctrl/accu_cnt_reg[2] {FDCE}

Related violations: <none>

PLHOLDVIO-2#2 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_dc/nvdla_core_clk_slcg_0/p_clkgate/pipe_skid_mc_dma_rd_req_vld_i_2__0 is driving clock pin of 631 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/entry_required0_i_19 {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/FSM_sequential_cur_state_reg[0] {FDPE}
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/FSM_sequential_cur_state_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/NV_NVDLA_PDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[10] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/NV_NVDLA_PDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[11] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/NV_NVDLA_PDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[12] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/NV_NVDLA_PDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[13] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/NV_NVDLA_PDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[14] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/NV_NVDLA_PDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[15] {FDRE}

Related violations: <none>

PLHOLDVIO-2#3 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_dc/nvdla_core_clk_slcg_0/p_clkgate/rd_pushing_i_2 is driving clock pin of 21 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/rd_count_p_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/rd_count_p_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/rd_count_p_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/rd_count_p_reg[3] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/rd_count_p_reg[4] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/rd_count_p_reg[5] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/rd_count_p_reg[6] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/rd_count_p_reg[7] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/rd_pushing_reg {FDCE}

Related violations: <none>

PLHOLDVIO-2#4 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_hls/nvdla_core_clk_slcg_0/p_clkgate/mul_dout0_i_1__8 is driving clock pin of 114 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_0/mul_dout0/DSP_ALU_INST (in design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_0/mul_dout0 macro) {DSP_ALU}
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_0/mul_dout0/DSP_A_B_DATA_INST (in design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_0/mul_dout0 macro) {DSP_A_B_DATA}
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_0/mul_dout0/DSP_C_DATA_INST (in design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_0/mul_dout0 macro) {DSP_C_DATA}
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_0/mul_dout0/DSP_M_DATA_INST (in design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_0/mul_dout0 macro) {DSP_M_DATA}
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_0/mul_dout0/DSP_OUTPUT_INST (in design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_0/mul_dout0 macro) {DSP_OUTPUT}
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_0/mul_dout0/DSP_PREADD_DATA_INST (in design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_0/mul_dout0 macro) {DSP_PREADD_DATA}
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_0/pipe_p3/p3_pipe_data_reg[0] {FDSE}
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_0/pipe_p3/p3_pipe_data_reg[1] {FDSE}
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_0/pipe_p3/p3_pipe_data_reg[2] {FDSE}

Related violations: <none>

PLHOLDVIO-2#5 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_img/nvdla_core_clk_slcg_0/p_clkgate/rd_pushing_i_1__3 is driving clock pin of 35 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/rd_adr_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/rd_adr_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/rd_adr_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/rd_adr_reg[3] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/rd_adr_reg[4] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/rd_adr_reg[5] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/rd_adr_reg[6] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/rd_count_p_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/rd_count_p_reg[1] {FDCE}

Related violations: <none>

PLHOLDVIO-2#6 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_mux/nvdla_core_clk_slcg_0/p_clkgate/rd_pushing_i_2__0 is driving clock pin of 21 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/rd_count_p_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/rd_count_p_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/rd_count_p_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/rd_count_p_reg[3] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/rd_count_p_reg[4] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/rd_count_p_reg[5] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/rd_count_p_reg[6] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/rd_count_p_reg[7] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/rd_pushing_reg {FDCE}

Related violations: <none>

PLHOLDVIO-2#7 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[19]_i_2 is driving clock pin of 71 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/ram/ram_ff0_reg[0] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/ram/ram_ff0_reg[10] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/ram/ram_ff0_reg[13] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/ram/ram_ff0_reg[14] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/ram/ram_ff0_reg[15] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/ram/ram_ff0_reg[16] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/ram/ram_ff0_reg[17] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/ram/ram_ff0_reg[18] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/ram/ram_ff0_reg[19] {FDRE}

Related violations: <none>

PLHOLDVIO-2#8 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[32]_i_2 is driving clock pin of 131 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/ram/ram_ff0_reg[0] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/ram/ram_ff0_reg[10] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/ram/ram_ff0_reg[11] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/ram/ram_ff0_reg[12] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/ram/ram_ff0_reg[13] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/ram/ram_ff0_reg[17] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/ram/ram_ff0_reg[18] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/ram/ram_ff0_reg[19] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/ram/ram_ff0_reg[1] {FDRE}

Related violations: <none>

PLHOLDVIO-2#9 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/pipe_skid_mc_dma_rd_req_vld_i_2 is driving clock pin of 365 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgate/p_clkgate/qd_reg {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/beat_cnt_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/beat_cnt_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/beat_cnt_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/beat_cnt_reg[3] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/dp_rdy_f_reg {FDPE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/is_last_c_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/is_last_h_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/is_last_w_reg {FDCE}

Related violations: <none>

PLHOLDVIO-2#10 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/ro_rd_pvld_int_i_2 is driving clock pin of 14 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro7_fifo/ro_rd_count_p_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro7_fifo/ro_rd_count_p_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro7_fifo/ro_rd_count_p_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro7_fifo/ro_rd_count_p_reg[3] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro7_fifo/ro_rd_count_p_reg[4] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro7_fifo/ro_rd_count_p_reg[5] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro7_fifo/ro_rd_pvld_int_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro7_fifo/ro_wr_busy_int_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro7_fifo/ro_wr_count_reg[0] {FDCE}

Related violations: <none>

PLHOLDVIO-2#11 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/ro_rd_pvld_int_i_2__0 is driving clock pin of 14 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro6_fifo/ro_rd_count_p_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro6_fifo/ro_rd_count_p_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro6_fifo/ro_rd_count_p_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro6_fifo/ro_rd_count_p_reg[3] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro6_fifo/ro_rd_count_p_reg[4] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro6_fifo/ro_rd_count_p_reg[5] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro6_fifo/ro_rd_pvld_int_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro6_fifo/ro_wr_busy_int_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro6_fifo/ro_wr_count_reg[0] {FDCE}

Related violations: <none>

PLHOLDVIO-2#12 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/ro_rd_pvld_int_i_2__1 is driving clock pin of 14 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/ro_rd_count_p_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/ro_rd_count_p_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/ro_rd_count_p_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/ro_rd_count_p_reg[3] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/ro_rd_count_p_reg[4] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/ro_rd_count_p_reg[5] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/ro_rd_pvld_int_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/ro_wr_busy_int_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/ro_wr_count_reg[0] {FDCE}

Related violations: <none>

PLHOLDVIO-2#13 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/ro_rd_pvld_int_i_2__2 is driving clock pin of 14 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro4_fifo/ro_rd_count_p_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro4_fifo/ro_rd_count_p_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro4_fifo/ro_rd_count_p_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro4_fifo/ro_rd_count_p_reg[3] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro4_fifo/ro_rd_count_p_reg[4] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro4_fifo/ro_rd_count_p_reg[5] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro4_fifo/ro_rd_pvld_int_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro4_fifo/ro_wr_busy_int_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro4_fifo/ro_wr_count_reg[0] {FDCE}

Related violations: <none>

PLHOLDVIO-2#14 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/ro_rd_pvld_int_i_2__3 is driving clock pin of 14 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro3_fifo/ro_rd_count_p_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro3_fifo/ro_rd_count_p_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro3_fifo/ro_rd_count_p_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro3_fifo/ro_rd_count_p_reg[3] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro3_fifo/ro_rd_count_p_reg[4] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro3_fifo/ro_rd_count_p_reg[5] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro3_fifo/ro_rd_pvld_int_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro3_fifo/ro_wr_busy_int_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro3_fifo/ro_wr_count_reg[0] {FDCE}

Related violations: <none>

PLHOLDVIO-2#15 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/ro_rd_pvld_int_i_2__4 is driving clock pin of 14 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro2_fifo/ro_rd_count_p_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro2_fifo/ro_rd_count_p_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro2_fifo/ro_rd_count_p_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro2_fifo/ro_rd_count_p_reg[3] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro2_fifo/ro_rd_count_p_reg[4] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro2_fifo/ro_rd_count_p_reg[5] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro2_fifo/ro_rd_pvld_int_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro2_fifo/ro_wr_busy_int_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro2_fifo/ro_wr_count_reg[0] {FDCE}

Related violations: <none>

PLHOLDVIO-2#16 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/ro_rd_pvld_int_i_2__5 is driving clock pin of 14 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro1_fifo/ro_rd_count_p_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro1_fifo/ro_rd_count_p_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro1_fifo/ro_rd_count_p_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro1_fifo/ro_rd_count_p_reg[3] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro1_fifo/ro_rd_count_p_reg[4] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro1_fifo/ro_rd_count_p_reg[5] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro1_fifo/ro_rd_pvld_int_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro1_fifo/ro_wr_busy_int_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro1_fifo/ro_wr_count_reg[0] {FDCE}

Related violations: <none>

PLHOLDVIO-2#17 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/ro_rd_pvld_int_i_2__6 is driving clock pin of 14 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro0_fifo/ro_rd_count_p_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro0_fifo/ro_rd_count_p_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro0_fifo/ro_rd_count_p_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro0_fifo/ro_rd_count_p_reg[3] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro0_fifo/ro_rd_count_p_reg[4] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro0_fifo/ro_rd_count_p_reg[5] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro0_fifo/ro_rd_pvld_int_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro0_fifo/ro_wr_busy_int_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro0_fifo/ro_wr_count_reg[0] {FDCE}

Related violations: <none>

PLHOLDVIO-2#18 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/cmd_fifo_rd_count_p[2]_i_3 is driving clock pin of 72 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_cmd_fifo/cmd_fifo_rd_adr_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_cmd_fifo/cmd_fifo_rd_adr_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_cmd_fifo/cmd_fifo_rd_count_p_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_cmd_fifo/cmd_fifo_rd_count_p_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_cmd_fifo/cmd_fifo_rd_count_p_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_cmd_fifo/cmd_fifo_rd_pd_reg[0] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_cmd_fifo/cmd_fifo_rd_pd_reg[10] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_cmd_fifo/cmd_fifo_rd_pd_reg[11] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_cmd_fifo/cmd_fifo_rd_pd_reg[12] {FDRE}

Related violations: <none>

PLHOLDVIO-2#19 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/data_wr_count[6]_i_3 is driving clock pin of 30 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_data_sync_fifo/data_rd_adr_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_data_sync_fifo/data_rd_adr_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_data_sync_fifo/data_rd_adr_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_data_sync_fifo/data_rd_adr_reg[3] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_data_sync_fifo/data_rd_adr_reg[4] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_data_sync_fifo/data_rd_adr_reg[5] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_data_sync_fifo/data_rd_adr_reg[6] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_data_sync_fifo/data_rd_count_p_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_data_sync_fifo/data_rd_count_p_reg[1] {FDCE}

Related violations: <none>

PLHOLDVIO-2#20 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/info_wr_count[6]_i_3 is driving clock pin of 30 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_info_sync_fifo/info_rd_adr_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_info_sync_fifo/info_rd_adr_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_info_sync_fifo/info_rd_adr_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_info_sync_fifo/info_rd_adr_reg[3] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_info_sync_fifo/info_rd_adr_reg[4] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_info_sync_fifo/info_rd_adr_reg[5] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_info_sync_fifo/info_rd_adr_reg[6] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_info_sync_fifo/info_rd_count_p_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_info_sync_fifo/info_rd_count_p_reg[1] {FDCE}

Related violations: <none>

PLHOLDVIO-2#21 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/intpinfo_wr_count[4]_i_3 is driving clock pin of 22 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_intpinfo_sync_fifo/intpinfo_rd_adr_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_intpinfo_sync_fifo/intpinfo_rd_adr_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_intpinfo_sync_fifo/intpinfo_rd_adr_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_intpinfo_sync_fifo/intpinfo_rd_adr_reg[3] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_intpinfo_sync_fifo/intpinfo_rd_adr_reg[4] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_intpinfo_sync_fifo/intpinfo_rd_count_p_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_intpinfo_sync_fifo/intpinfo_rd_count_p_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_intpinfo_sync_fifo/intpinfo_rd_count_p_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_intpinfo_sync_fifo/intpinfo_rd_count_p_reg[3] {FDCE}

Related violations: <none>

PLHOLDVIO-2#22 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2 is driving clock pin of 288 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/dat_fifo_rd_adr_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/dat_fifo_rd_adr_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/dat_fifo_rd_adr_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/dat_fifo_rd_adr_reg[3] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/dat_fifo_rd_adr_reg[4] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/dat_fifo_rd_count_p_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/dat_fifo_rd_count_p_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/dat_fifo_rd_count_p_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/dat_fifo_rd_count_p_reg[3] {FDCE}

Related violations: <none>

PLHOLDVIO-2#23 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2__0 is driving clock pin of 288 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/dat_fifo_rd_adr_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/dat_fifo_rd_adr_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/dat_fifo_rd_adr_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/dat_fifo_rd_adr_reg[3] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/dat_fifo_rd_adr_reg[4] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/dat_fifo_rd_count_p_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/dat_fifo_rd_count_p_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/dat_fifo_rd_count_p_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/dat_fifo_rd_count_p_reg[3] {FDCE}

Related violations: <none>

PLHOLDVIO-2#24 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2__1 is driving clock pin of 288 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/dat_fifo_rd_adr_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/dat_fifo_rd_adr_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/dat_fifo_rd_adr_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/dat_fifo_rd_adr_reg[3] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/dat_fifo_rd_adr_reg[4] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/dat_fifo_rd_count_p_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/dat_fifo_rd_count_p_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/dat_fifo_rd_count_p_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/dat_fifo_rd_count_p_reg[3] {FDCE}

Related violations: <none>

PLHOLDVIO-2#25 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2__2 is driving clock pin of 288 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/dat_fifo_rd_adr_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/dat_fifo_rd_adr_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/dat_fifo_rd_adr_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/dat_fifo_rd_adr_reg[3] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/dat_fifo_rd_adr_reg[4] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/dat_fifo_rd_count_p_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/dat_fifo_rd_count_p_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/dat_fifo_rd_count_p_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/dat_fifo_rd_count_p_reg[3] {FDCE}

Related violations: <none>

PLHOLDVIO-2#26 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2__3 is driving clock pin of 288 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/dat_fifo_rd_adr_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/dat_fifo_rd_adr_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/dat_fifo_rd_adr_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/dat_fifo_rd_adr_reg[3] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/dat_fifo_rd_adr_reg[4] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/dat_fifo_rd_count_p_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/dat_fifo_rd_count_p_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/dat_fifo_rd_count_p_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/dat_fifo_rd_count_p_reg[3] {FDCE}

Related violations: <none>

PLHOLDVIO-2#27 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2__4 is driving clock pin of 288 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/dat_fifo_rd_adr_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/dat_fifo_rd_adr_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/dat_fifo_rd_adr_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/dat_fifo_rd_adr_reg[3] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/dat_fifo_rd_adr_reg[4] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/dat_fifo_rd_count_p_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/dat_fifo_rd_count_p_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/dat_fifo_rd_count_p_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/dat_fifo_rd_count_p_reg[3] {FDCE}

Related violations: <none>

PLHOLDVIO-2#28 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2__5 is driving clock pin of 288 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/dat_fifo_rd_adr_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/dat_fifo_rd_adr_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/dat_fifo_rd_adr_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/dat_fifo_rd_adr_reg[3] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/dat_fifo_rd_adr_reg[4] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/dat_fifo_rd_count_p_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/dat_fifo_rd_count_p_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/dat_fifo_rd_count_p_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/dat_fifo_rd_count_p_reg[3] {FDCE}

Related violations: <none>

PLHOLDVIO-2#29 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2__6 is driving clock pin of 288 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/dat_fifo_rd_adr_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/dat_fifo_rd_adr_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/dat_fifo_rd_adr_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/dat_fifo_rd_adr_reg[3] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/dat_fifo_rd_adr_reg[4] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/dat_fifo_rd_count_p_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/dat_fifo_rd_count_p_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/dat_fifo_rd_count_p_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/dat_fifo_rd_count_p_reg[3] {FDCE}

Related violations: <none>

PLHOLDVIO-2#30 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/sumpd_wr_count[5]_i_3 is driving clock pin of 26 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_sumpd_sync_fifo/sumpd_rd_adr_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_sumpd_sync_fifo/sumpd_rd_adr_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_sumpd_sync_fifo/sumpd_rd_adr_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_sumpd_sync_fifo/sumpd_rd_adr_reg[3] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_sumpd_sync_fifo/sumpd_rd_adr_reg[4] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_sumpd_sync_fifo/sumpd_rd_adr_reg[5] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_sumpd_sync_fifo/sumpd_rd_count_p_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_sumpd_sync_fifo/sumpd_rd_count_p_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_sumpd_sync_fifo/sumpd_rd_count_p_reg[2] {FDCE}

Related violations: <none>

PLHOLDVIO-2#31 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/rd_clk_rd_mgate/p_clkgate/gray[2]_i_3__0 is driving clock pin of 58 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_rd_data_reg[0] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_rd_data_reg[10] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_rd_data_reg[11] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_rd_data_reg[12] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_rd_data_reg[13] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_rd_data_reg[14] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_rd_data_reg[15] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_rd_data_reg[16] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_rd_data_reg[17] {FDRE}

Related violations: <none>

PLHOLDVIO-2#32 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/rd_clk_rd_mgated_snd_gate/p_clkgate/src_d_f_i_2__0 is driving clock pin of 3 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_rd_popping_sync0/src_d_f_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_rd_popping_sync1/src_d_f_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_rd_popping_sync2/src_d_f_reg {FDCE}

Related violations: <none>

PLHOLDVIO-2#33 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/wr_clk_rcv_gate/p_clkgate/d0_i_1 is driving clock pin of 9 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_rd_popping_sync0/sync3d/d0_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_rd_popping_sync0/sync3d/d1_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_rd_popping_sync0/sync3d/q_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_rd_popping_sync1/sync3d/d0_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_rd_popping_sync1/sync3d/d1_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_rd_popping_sync1/sync3d/q_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_rd_popping_sync2/sync3d/d0_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_rd_popping_sync2/sync3d/d1_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_rd_popping_sync2/sync3d/q_reg {FDCE}

Related violations: <none>

PLHOLDVIO-2#34 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/wr_clk_wr_mgate/p_clkgate/gray[2]_i_3 is driving clock pin of 205 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/ram/ram_ff0_reg[0] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/ram/ram_ff0_reg[10] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/ram/ram_ff0_reg[11] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/ram/ram_ff0_reg[12] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/ram/ram_ff0_reg[13] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/ram/ram_ff0_reg[14] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/ram/ram_ff0_reg[15] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/ram/ram_ff0_reg[16] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/ram/ram_ff0_reg[17] {FDRE}

Related violations: <none>

PLHOLDVIO-2#35 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/wr_clk_wr_mgated_snd_gate/p_clkgate/src_d_f_i_2 is driving clock pin of 3 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_wr_pushing_sync0/src_d_f_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_wr_pushing_sync1/src_d_f_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_wr_pushing_sync2/src_d_f_reg {FDCE}

Related violations: <none>

PLHOLDVIO-2#36 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/rd_clk_rd_mgate/p_clkgate/gray[1]_i_2 is driving clock pin of 38 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_data_reg[0] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_data_reg[10] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_data_reg[11] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_data_reg[12] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_data_reg[13] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_data_reg[14] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_data_reg[15] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_data_reg[16] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_data_reg[17] {FDRE}

Related violations: <none>

PLHOLDVIO-2#37 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/rd_clk_rd_mgated_snd_gate/p_clkgate/src_d_f_i_1 is driving clock pin of 2 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_popping_sync0/src_d_f_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_popping_sync1/src_d_f_reg {FDCE}

Related violations: <none>

PLHOLDVIO-2#38 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/wr_clk_rcv_gate/p_clkgate/d0_i_1__0 is driving clock pin of 6 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_popping_sync0/sync3d/d0_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_popping_sync0/sync3d/d1_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_popping_sync0/sync3d/q_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_popping_sync1/sync3d/d0_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_popping_sync1/sync3d/d1_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_popping_sync1/sync3d/q_reg {FDCE}

Related violations: <none>

PLHOLDVIO-2#39 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/wr_clk_wr_mgate/p_clkgate/gray[1]_i_2__0 is driving clock pin of 70 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/ram/ram_ff0_reg[0] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/ram/ram_ff0_reg[10] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/ram/ram_ff0_reg[11] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/ram/ram_ff0_reg[12] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/ram/ram_ff0_reg[13] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/ram/ram_ff0_reg[14] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/ram/ram_ff0_reg[15] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/ram/ram_ff0_reg[16] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/ram/ram_ff0_reg[17] {FDRE}

Related violations: <none>

PLHOLDVIO-2#40 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/wr_clk_wr_mgated_snd_gate/p_clkgate/src_d_f_i_1__0 is driving clock pin of 2 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_wr_pushing_sync0/src_d_f_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_wr_pushing_sync1/src_d_f_reg {FDCE}

Related violations: <none>

PLHOLDVIO-2#41 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/nvdla_core_clk_mgate/p_clkgate/ram_ff3[63]_i_2 is driving clock pin of 268 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/ram/ram_ff0_reg[0] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/ram/ram_ff0_reg[10] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/ram/ram_ff0_reg[11] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/ram/ram_ff0_reg[12] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/ram/ram_ff0_reg[13] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/ram/ram_ff0_reg[14] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/ram/ram_ff0_reg[15] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/ram/ram_ff0_reg[16] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/ram/ram_ff0_reg[17] {FDRE}

Related violations: <none>

PLHOLDVIO-2#42 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/free_adr_mask[254]_i_2 is driving clock pin of 387 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd_count0_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd_count0_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd_count0_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd_count0_reg[3] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd_count0_reg[4] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd_count0_reg[5] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd_count0_reg[6] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd_count0_reg[7] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd_count0_reg[8] {FDCE}

Related violations: <none>

PLHOLDVIO-2#43 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_rd_mgate_skid/p_clkgate/cq_rd2_credits_ne0_i_3 is driving clock pin of 69 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd0_credits_ne0_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd0_credits_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd0_credits_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd0_credits_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd0_credits_reg[3] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd0_credits_reg[4] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd0_credits_reg[5] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd0_credits_reg[6] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd0_credits_reg[7] {FDCE}

Related violations: <none>

PLHOLDVIO-2#44 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/nvdla_core_clk_mgate/p_clkgate/dfifo_rd_adr[1]_i_3 is driving clock pin of 272 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/dfifo_rd_adr_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/dfifo_rd_adr_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/dfifo_rd_count_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/dfifo_rd_count_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/dfifo_rd_count_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/dfifo_rd_pvld_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/dfifo_wr_adr_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/dfifo_wr_adr_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/dfifo_wr_busy_int_reg {FDCE}

Related violations: <none>

PLHOLDVIO-2#45 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo1/nvdla_core_clk_mgate/p_clkgate/dfifo_rd_adr[1]_i_3__0 is driving clock pin of 272 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo1/dfifo_rd_adr_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo1/dfifo_rd_adr_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo1/dfifo_rd_count_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo1/dfifo_rd_count_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo1/dfifo_rd_count_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo1/dfifo_rd_pvld_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo1/dfifo_wr_adr_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo1/dfifo_wr_adr_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo1/dfifo_wr_busy_int_reg {FDCE}

Related violations: <none>

PLHOLDVIO-2#46 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo2/nvdla_core_clk_mgate/p_clkgate/dfifo_rd_adr[1]_i_3__1 is driving clock pin of 272 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo2/dfifo_rd_adr_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo2/dfifo_rd_adr_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo2/dfifo_rd_count_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo2/dfifo_rd_count_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo2/dfifo_rd_count_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo2/dfifo_rd_pvld_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo2/dfifo_wr_adr_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo2/dfifo_wr_adr_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo2/dfifo_wr_busy_int_reg {FDCE}

Related violations: <none>

PLHOLDVIO-2#47 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/i___133 is driving clock pin of 14 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro7_fifo/ro_rd_count_p_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro7_fifo/ro_rd_count_p_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro7_fifo/ro_rd_count_p_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro7_fifo/ro_rd_count_p_reg[3] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro7_fifo/ro_rd_count_p_reg[4] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro7_fifo/ro_rd_count_p_reg[5] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro7_fifo/ro_rd_pvld_int_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro7_fifo/ro_wr_busy_int_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro7_fifo/ro_wr_count_reg[0] {FDCE}

Related violations: <none>

PLHOLDVIO-2#48 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/i___134 is driving clock pin of 14 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro6_fifo/ro_rd_count_p_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro6_fifo/ro_rd_count_p_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro6_fifo/ro_rd_count_p_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro6_fifo/ro_rd_count_p_reg[3] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro6_fifo/ro_rd_count_p_reg[4] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro6_fifo/ro_rd_count_p_reg[5] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro6_fifo/ro_rd_pvld_int_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro6_fifo/ro_wr_busy_int_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro6_fifo/ro_wr_count_reg[0] {FDCE}

Related violations: <none>

PLHOLDVIO-2#49 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/i___135 is driving clock pin of 14 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro5_fifo/ro_rd_count_p_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro5_fifo/ro_rd_count_p_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro5_fifo/ro_rd_count_p_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro5_fifo/ro_rd_count_p_reg[3] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro5_fifo/ro_rd_count_p_reg[4] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro5_fifo/ro_rd_count_p_reg[5] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro5_fifo/ro_rd_pvld_int_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro5_fifo/ro_wr_busy_int_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro5_fifo/ro_wr_count_reg[0] {FDCE}

Related violations: <none>

PLHOLDVIO-2#50 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/i___136 is driving clock pin of 14 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro4_fifo/ro_rd_count_p_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro4_fifo/ro_rd_count_p_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro4_fifo/ro_rd_count_p_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro4_fifo/ro_rd_count_p_reg[3] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro4_fifo/ro_rd_count_p_reg[4] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro4_fifo/ro_rd_count_p_reg[5] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro4_fifo/ro_rd_pvld_int_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro4_fifo/ro_wr_busy_int_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro4_fifo/ro_wr_count_reg[0] {FDCE}

Related violations: <none>

PLHOLDVIO-2#51 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/i___137 is driving clock pin of 14 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro3_fifo/ro_rd_count_p_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro3_fifo/ro_rd_count_p_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro3_fifo/ro_rd_count_p_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro3_fifo/ro_rd_count_p_reg[3] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro3_fifo/ro_rd_count_p_reg[4] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro3_fifo/ro_rd_count_p_reg[5] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro3_fifo/ro_rd_pvld_int_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro3_fifo/ro_wr_busy_int_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro3_fifo/ro_wr_count_reg[0] {FDCE}

Related violations: <none>

PLHOLDVIO-2#52 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/i___138 is driving clock pin of 14 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro2_fifo/ro_rd_count_p_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro2_fifo/ro_rd_count_p_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro2_fifo/ro_rd_count_p_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro2_fifo/ro_rd_count_p_reg[3] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro2_fifo/ro_rd_count_p_reg[4] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro2_fifo/ro_rd_count_p_reg[5] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro2_fifo/ro_rd_pvld_int_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro2_fifo/ro_wr_busy_int_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro2_fifo/ro_wr_count_reg[0] {FDCE}

Related violations: <none>

PLHOLDVIO-2#53 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/i___139 is driving clock pin of 14 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro1_fifo/ro_rd_count_p_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro1_fifo/ro_rd_count_p_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro1_fifo/ro_rd_count_p_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro1_fifo/ro_rd_count_p_reg[3] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro1_fifo/ro_rd_count_p_reg[4] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro1_fifo/ro_rd_count_p_reg[5] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro1_fifo/ro_rd_pvld_int_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro1_fifo/ro_wr_busy_int_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro1_fifo/ro_wr_count_reg[0] {FDCE}

Related violations: <none>

PLHOLDVIO-2#54 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/i___140 is driving clock pin of 14 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro0_fifo/ro_rd_count_p_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro0_fifo/ro_rd_count_p_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro0_fifo/ro_rd_count_p_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro0_fifo/ro_rd_count_p_reg[3] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro0_fifo/ro_rd_count_p_reg[4] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro0_fifo/ro_rd_count_p_reg[5] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro0_fifo/ro_rd_pvld_int_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro0_fifo/ro_wr_busy_int_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro0_fifo/ro_wr_count_reg[0] {FDCE}

Related violations: <none>

PLHOLDVIO-2#55 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/skid_flop_mc_dma_rd_req_rdy_f_i_2 is driving clock pin of 385 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgate/p_clkgate/qd_reg {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/beat_cnt_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/beat_cnt_reg[10] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/beat_cnt_reg[11] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/beat_cnt_reg[12] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/beat_cnt_reg[13] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/beat_cnt_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/beat_cnt_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/beat_cnt_reg[3] {FDCE}

Related violations: <none>

PLHOLDVIO-2#56 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/cmd_fifo_wr_busy_int_i_2 is driving clock pin of 49 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_cmd/u_fifo/cmd_fifo_rd_count_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_cmd/u_fifo/cmd_fifo_wr_busy_int_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_cmd/u_fifo/cmd_fifo_wr_count_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_cmd/u_fifo/ram/ram_ff0_reg[0] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_cmd/u_fifo/ram/ram_ff0_reg[10] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_cmd/u_fifo/ram/ram_ff0_reg[11] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_cmd/u_fifo/ram/ram_ff0_reg[12] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_cmd/u_fifo/ram/ram_ff0_reg[13] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_cmd/u_fifo/ram/ram_ff0_reg[14] {FDRE}

Related violations: <none>

PLHOLDVIO-2#57 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/pdp_info_out_pvld_int_i_2 is driving clock pin of 124 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/u_NV_NVDLA_PDP_cal1d_info_fifo/pdp_info_in_adr_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/u_NV_NVDLA_PDP_cal1d_info_fifo/pdp_info_in_adr_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/u_NV_NVDLA_PDP_cal1d_info_fifo/pdp_info_in_adr_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/u_NV_NVDLA_PDP_cal1d_info_fifo/pdp_info_in_busy_int_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/u_NV_NVDLA_PDP_cal1d_info_fifo/pdp_info_in_count_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/u_NV_NVDLA_PDP_cal1d_info_fifo/pdp_info_in_count_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/u_NV_NVDLA_PDP_cal1d_info_fifo/pdp_info_in_count_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/u_NV_NVDLA_PDP_cal1d_info_fifo/pdp_info_in_count_reg[3] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/u_NV_NVDLA_PDP_cal1d_info_fifo/pdp_info_out_adr_reg[0] {FDCE}

Related violations: <none>

PLHOLDVIO-2#58 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2__10 is driving clock pin of 288 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/dat_fifo_rd_adr_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/dat_fifo_rd_adr_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/dat_fifo_rd_adr_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/dat_fifo_rd_adr_reg[3] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/dat_fifo_rd_adr_reg[4] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/dat_fifo_rd_count_p_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/dat_fifo_rd_count_p_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/dat_fifo_rd_count_p_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/dat_fifo_rd_count_p_reg[3] {FDCE}

Related violations: <none>

PLHOLDVIO-2#59 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2__11 is driving clock pin of 288 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/dat_fifo_rd_adr_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/dat_fifo_rd_adr_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/dat_fifo_rd_adr_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/dat_fifo_rd_adr_reg[3] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/dat_fifo_rd_adr_reg[4] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/dat_fifo_rd_count_p_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/dat_fifo_rd_count_p_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/dat_fifo_rd_count_p_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/dat_fifo_rd_count_p_reg[3] {FDCE}

Related violations: <none>

PLHOLDVIO-2#60 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2__12 is driving clock pin of 288 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/dat_fifo_rd_adr_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/dat_fifo_rd_adr_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/dat_fifo_rd_adr_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/dat_fifo_rd_adr_reg[3] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/dat_fifo_rd_adr_reg[4] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/dat_fifo_rd_count_p_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/dat_fifo_rd_count_p_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/dat_fifo_rd_count_p_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/dat_fifo_rd_count_p_reg[3] {FDCE}

Related violations: <none>

PLHOLDVIO-2#61 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2__13 is driving clock pin of 288 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/dat_fifo_rd_adr_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/dat_fifo_rd_adr_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/dat_fifo_rd_adr_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/dat_fifo_rd_adr_reg[3] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/dat_fifo_rd_adr_reg[4] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/dat_fifo_rd_count_p_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/dat_fifo_rd_count_p_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/dat_fifo_rd_count_p_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/dat_fifo_rd_count_p_reg[3] {FDCE}

Related violations: <none>

PLHOLDVIO-2#62 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2__14 is driving clock pin of 288 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/dat_fifo_rd_adr_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/dat_fifo_rd_adr_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/dat_fifo_rd_adr_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/dat_fifo_rd_adr_reg[3] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/dat_fifo_rd_adr_reg[4] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/dat_fifo_rd_count_p_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/dat_fifo_rd_count_p_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/dat_fifo_rd_count_p_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/dat_fifo_rd_count_p_reg[3] {FDCE}

Related violations: <none>

PLHOLDVIO-2#63 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2__7 is driving clock pin of 288 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/dat_fifo_rd_adr_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/dat_fifo_rd_adr_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/dat_fifo_rd_adr_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/dat_fifo_rd_adr_reg[3] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/dat_fifo_rd_adr_reg[4] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/dat_fifo_rd_count_p_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/dat_fifo_rd_count_p_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/dat_fifo_rd_count_p_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/dat_fifo_rd_count_p_reg[3] {FDCE}

Related violations: <none>

PLHOLDVIO-2#64 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2__8 is driving clock pin of 288 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/dat_fifo_rd_adr_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/dat_fifo_rd_adr_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/dat_fifo_rd_adr_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/dat_fifo_rd_adr_reg[3] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/dat_fifo_rd_adr_reg[4] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/dat_fifo_rd_count_p_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/dat_fifo_rd_count_p_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/dat_fifo_rd_count_p_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/dat_fifo_rd_count_p_reg[3] {FDCE}

Related violations: <none>

PLHOLDVIO-2#65 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2__9 is driving clock pin of 288 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/dat_fifo_rd_adr_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/dat_fifo_rd_adr_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/dat_fifo_rd_adr_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/dat_fifo_rd_adr_reg[3] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/dat_fifo_rd_adr_reg[4] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/dat_fifo_rd_count_p_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/dat_fifo_rd_count_p_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/dat_fifo_rd_count_p_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/dat_fifo_rd_count_p_reg[3] {FDCE}

Related violations: <none>

PLHOLDVIO-2#66 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_gate/nvdla_core_clk_slcg_0/p_clkgate/p1_pipe_valid_i_2__4 is driving clock pin of 503 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[0] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[10] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[11] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[12] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[13] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[14] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[15] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[16] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[17] {FDRE}

Related violations: <none>

PLHOLDVIO-2#67 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_gate/nvdla_core_clk_slcg_1/p_clkgate/p1_pipe_valid_i_2__5 is driving clock pin of 503 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[0] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[10] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[11] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[12] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[13] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[14] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[15] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[16] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[17] {FDRE}

Related violations: <none>

PLHOLDVIO-2#68 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/i___282 is driving clock pin of 15 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/cq2eg_count_p_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/cq2eg_count_p_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/cq2eg_count_p_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/cq2eg_count_p_reg[3] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/cq2eg_count_p_reg[4] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/cq2eg_pvld_int_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/cq2eg_pvld_p_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/ig2cq_busy_int_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/ig2cq_count_reg[0] {FDCE}

Related violations: <none>

PLHOLDVIO-2#69 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/i___285 is driving clock pin of 15 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_cq/cq2eg_count_p_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_cq/cq2eg_count_p_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_cq/cq2eg_count_p_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_cq/cq2eg_count_p_reg[3] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_cq/cq2eg_count_p_reg[4] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_cq/cq2eg_pvld_int_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_cq/cq2eg_pvld_p_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_cq/ig2cq_busy_int_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_cq/ig2cq_count_reg[0] {FDCE}

Related violations: <none>

PLHOLDVIO-2#70 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/i___511 is driving clock pin of 19 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_rd_adr_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_rd_adr_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_rd_adr_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_rd_count_p_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_rd_count_p_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_rd_count_p_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_rd_count_p_reg[3] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_rd_pvld_int_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_rd_pvld_p_reg {FDCE}

Related violations: <none>

PLHOLDVIO-2#71 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/i___512 is driving clock pin of 67 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/cmd2dat_dma_adr_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/cmd2dat_dma_adr_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/cmd2dat_dma_count_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/cmd2dat_dma_count_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/cmd2dat_dma_count_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/dma_fifo_adr_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/dma_fifo_adr_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/dma_fifo_busy_int_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/dma_fifo_count_reg[0] {FDCE}

Related violations: <none>

PLHOLDVIO-2#72 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/i___513 is driving clock pin of 63 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/cmd2dat_spt_adr_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/cmd2dat_spt_adr_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/cmd2dat_spt_count_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/cmd2dat_spt_count_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/cmd2dat_spt_count_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff0_reg[0] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff0_reg[10] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff0_reg[11] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff0_reg[12] {FDRE}

Related violations: <none>

PLHOLDVIO-2#73 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/i___514 is driving clock pin of 23 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/cq2eg_adr_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/cq2eg_adr_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/cq2eg_adr_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/cq2eg_adr_reg[3] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/cq2eg_count_p_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/cq2eg_count_p_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/cq2eg_count_p_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/cq2eg_count_p_reg[3] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/cq2eg_count_p_reg[4] {FDCE}

Related violations: <none>

PLHOLDVIO-2#74 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/cmd_process_i_2 is driving clock pin of 210 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[10] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[11] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[12] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[13] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[14] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[15] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[16] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[17] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[18] {FDRE}

Related violations: <none>

PLHOLDVIO-2#75 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/cmd_process_i_2__0 is driving clock pin of 210 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[10] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[11] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[12] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[13] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[14] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[15] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[16] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[17] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[18] {FDRE}

Related violations: <none>

PLHOLDVIO-2#76 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[12]_i_3 is driving clock pin of 63 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/cmd2dat_spt_adr_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/cmd2dat_spt_adr_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/cmd2dat_spt_count_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/cmd2dat_spt_count_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/cmd2dat_spt_count_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff0_reg[0] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff0_reg[10] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff0_reg[11] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff0_reg[12] {FDRE}

Related violations: <none>

PLHOLDVIO-2#77 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[43]_i_3 is driving clock pin of 183 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/cmd2dat_dma_adr_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/cmd2dat_dma_adr_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/cmd2dat_dma_count_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/cmd2dat_dma_count_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/cmd2dat_dma_count_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/dma_fifo_adr_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/dma_fifo_adr_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/dma_fifo_busy_int_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/dma_fifo_count_reg[0] {FDCE}

Related violations: <none>

PLHOLDVIO-2#78 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/spt_size[12]_i_3 is driving clock pin of 701 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_line_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_line_reg[10] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_line_reg[11] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_line_reg[12] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_line_reg[13] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_line_reg[14] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_line_reg[15] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_line_reg[16] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_line_reg[17] {FDCE}

Related violations: <none>

PLHOLDVIO-2#79 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_intr/u_NV_NVDLA_SDP_WDMA_DAT_DMAIF_intr_fifo/nvdla_core_clk_mgate/p_clkgate/intr_fifo_rd_pvld_int_o_i_2 is driving clock pin of 2 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_intr/u_NV_NVDLA_SDP_WDMA_DAT_DMAIF_intr_fifo/intr_fifo_rd_pd_o_reg {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_intr/u_NV_NVDLA_SDP_WDMA_DAT_DMAIF_intr_fifo/intr_fifo_rd_pvld_int_o_reg {FDCE}

Related violations: <none>


