{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1694623744492 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694623744507 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 13 19:49:04 2023 " "Processing started: Wed Sep 13 19:49:04 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1694623744507 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694623744507 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab1Demo -c Lab1Demo " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab1Demo -c Lab1Demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694623744507 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1694623744922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/top_vga_demo_kbd.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/top_vga_demo_kbd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_VGA_DEMO_KBD " "Found entity 1: TOP_VGA_DEMO_KBD" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694623751965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694623751965 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "game_controller.sv(209) " "Verilog HDL information at game_controller.sv(209): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/VGA/game_controller.sv" "" { Text "C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/RTL/VGA/game_controller.sv" 209 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1694623751989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/game_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/game_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 game_controller " "Found entity 1: game_controller" {  } { { "RTL/VGA/game_controller.sv" "" { Text "C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/RTL/VGA/game_controller.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694623751989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694623751989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/smiley_block_t.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/smiley_block_t.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Smiley_Block_T " "Found entity 1: Smiley_Block_T" {  } { { "RTL/VGA/Smiley_Block_T.bdf" "" { Schematic "C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/RTL/VGA/Smiley_Block_T.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694623751989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694623751989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/smileybitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/smileybitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 smileyBitMap " "Found entity 1: smileyBitMap" {  } { { "RTL/VGA/smileyBitMap.sv" "" { Text "C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/RTL/VGA/smileyBitMap.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694623751989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694623751989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/square_object.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/square_object.sv" { { "Info" "ISGN_ENTITY_NAME" "1 square_object " "Found entity 1: square_object" {  } { { "RTL/VGA/square_object.sv" "" { Text "C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/RTL/VGA/square_object.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694623751989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694623751989 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "back_ground_draw.sv(55) " "Verilog HDL information at back_ground_draw.sv(55): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/VGA/back_ground_draw.sv" "" { Text "C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/RTL/VGA/back_ground_draw.sv" 55 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1694623751989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/back_ground_draw.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/back_ground_draw.sv" { { "Info" "ISGN_ENTITY_NAME" "1 back_ground_draw " "Found entity 1: back_ground_draw" {  } { { "RTL/VGA/back_ground_draw.sv" "" { Text "C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/RTL/VGA/back_ground_draw.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694623751989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694623751989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/square_hart_object.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/square_hart_object.sv" { { "Info" "ISGN_ENTITY_NAME" "1 square_Hart_object " "Found entity 1: square_Hart_object" {  } { { "RTL/VGA/square_Hart_object.sv" "" { Text "C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/RTL/VGA/square_Hart_object.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694623751989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694623751989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/hartsmatrixbitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/hartsmatrixbitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HartsMatrixBitMap " "Found entity 1: HartsMatrixBitMap" {  } { { "RTL/VGA/HartsMatrixBitMap.sv" "" { Text "C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/RTL/VGA/HartsMatrixBitMap.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694623752005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694623752005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/hart_display.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/hart_display.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 HART_DISPLAY " "Found entity 1: HART_DISPLAY" {  } { { "RTL/VGA/HART_DISPLAY.bdf" "" { Schematic "C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/RTL/VGA/HART_DISPLAY.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694623752005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694623752005 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "smiley_move.sv(74) " "Verilog HDL information at smiley_move.sv(74): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/VGA/smiley_move.sv" "" { Text "C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/RTL/VGA/smiley_move.sv" 74 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1694623752005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/smiley_move.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/smiley_move.sv" { { "Info" "ISGN_ENTITY_NAME" "1 smiley_move " "Found entity 1: smiley_move" {  } { { "RTL/VGA/smiley_move.sv" "" { Text "C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/RTL/VGA/smiley_move.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694623752005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694623752005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/objects_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/objects_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 objects_mux " "Found entity 1: objects_mux" {  } { { "RTL/VGA/objects_mux.sv" "" { Text "C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/RTL/VGA/objects_mux.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694623752005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694623752005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "RTL/VGA/VGA_Controller.sv" "" { Text "C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/RTL/VGA/VGA_Controller.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694623752005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694623752005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/numbersbitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/numbersbitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NumbersBitMap " "Found entity 1: NumbersBitMap" {  } { { "RTL/VGA/NumbersBitMap.sv" "" { Text "C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/RTL/VGA/NumbersBitMap.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694623752005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694623752005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/valx.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/valx.v" { { "Info" "ISGN_ENTITY_NAME" "1 valX " "Found entity 1: valX" {  } { { "RTL/VGA/valX.v" "" { Text "C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/RTL/VGA/valX.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694623752005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694623752005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboardx/top_kbd.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboardx/top_kbd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_KBD " "Found entity 1: TOP_KBD" {  } { { "RTL/KEYBOARDX/TOP_KBD.bdf" "" { Schematic "C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/RTL/KEYBOARDX/TOP_KBD.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694623752005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694623752005 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lpf.sv(42) " "Verilog HDL information at lpf.sv(42): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/KEYBOARDX/lpf.sv" "" { Text "C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/RTL/KEYBOARDX/lpf.sv" 42 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1694623752005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboardx/lpf.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboardx/lpf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lpf " "Found entity 1: lpf" {  } { { "RTL/KEYBOARDX/lpf.sv" "" { Text "C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/RTL/KEYBOARDX/lpf.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694623752005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694623752005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboardx/keypad_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboardx/keypad_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keyPad_decoder " "Found entity 1: keyPad_decoder" {  } { { "RTL/KEYBOARDX/keyPad_decoder.sv" "" { Text "C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/RTL/KEYBOARDX/keyPad_decoder.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694623752005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694623752005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboardx/kbdintf.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboardx/kbdintf.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 KBDINTF " "Found entity 1: KBDINTF" {  } { { "RTL/KEYBOARDX/KBDINTF.bdf" "" { Schematic "C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/RTL/KEYBOARDX/KBDINTF.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694623752020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694623752020 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "byterec.sv(68) " "Verilog HDL information at byterec.sv(68): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/KEYBOARDX/byterec.sv" "" { Text "C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/RTL/KEYBOARDX/byterec.sv" 68 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1694623752020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboardx/byterec.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboardx/byterec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 byterec " "Found entity 1: byterec" {  } { { "RTL/KEYBOARDX/byterec.sv" "" { Text "C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/RTL/KEYBOARDX/byterec.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694623752020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694623752020 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "bitrec.sv(54) " "Verilog HDL information at bitrec.sv(54): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/KEYBOARDX/bitrec.sv" "" { Text "C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/RTL/KEYBOARDX/bitrec.sv" 54 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1694623752020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboardx/bitrec.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboardx/bitrec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bitrec " "Found entity 1: bitrec" {  } { { "RTL/KEYBOARDX/bitrec.sv" "" { Text "C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/RTL/KEYBOARDX/bitrec.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694623752020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694623752020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboardx/simple_up_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboardx/simple_up_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 simple_up_counter " "Found entity 1: simple_up_counter" {  } { { "RTL/KEYBOARDX/simple_up_counter.sv" "" { Text "C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/RTL/KEYBOARDX/simple_up_counter.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694623752020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694623752020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboardx/random.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboardx/random.sv" { { "Info" "ISGN_ENTITY_NAME" "1 random " "Found entity 1: random" {  } { { "RTL/KEYBOARDX/random.sv" "" { Text "C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/RTL/KEYBOARDX/random.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694623752020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694623752020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/seg7/seg7.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/seg7/seg7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7 " "Found entity 1: SEG7" {  } { { "RTL/Seg7/SEG7.SV" "" { Text "C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/RTL/Seg7/SEG7.SV" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694623752028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694623752028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/top_audio.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio/top_audio.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_AUDIO " "Found entity 1: TOP_AUDIO" {  } { { "RTL/AUDIO/TOP_AUDIO.bdf" "" { Schematic "C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/RTL/AUDIO/TOP_AUDIO.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694623752028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694623752028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/sintable.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio/sintable.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sintable " "Found entity 1: sintable" {  } { { "RTL/AUDIO/SinTable.sv" "" { Text "C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/RTL/AUDIO/SinTable.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694623752028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694623752028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/addr_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio/addr_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 addr_counter " "Found entity 1: addr_counter" {  } { { "RTL/AUDIO/addr_counter.sv" "" { Text "C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/RTL/AUDIO/addr_counter.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694623752028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694623752028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/prescaler.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio/prescaler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 prescaler " "Found entity 1: prescaler" {  } { { "RTL/AUDIO/prescaler.sv" "" { Text "C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/RTL/AUDIO/prescaler.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694623752028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694623752028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/tonedecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio/tonedecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ToneDecoder " "Found entity 1: ToneDecoder" {  } { { "RTL/AUDIO/ToneDecoder.sv" "" { Text "C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/RTL/AUDIO/ToneDecoder.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694623752028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694623752028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/audio.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio/audio.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AUDIO " "Found entity 1: AUDIO" {  } { { "RTL/AUDIO/AUDIO.bdf" "" { Schematic "C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/RTL/AUDIO/AUDIO.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694623752028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694623752028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/audio_codec_controller/i2c.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio/audio_codec_controller/i2c.sv" { { "Info" "ISGN_ENTITY_NAME" "1 i2c " "Found entity 1: i2c" {  } { { "RTL/AUDIO/audio_codec_controller/i2c.sv" "" { Text "C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/RTL/AUDIO/audio_codec_controller/i2c.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694623752036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694623752036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/audio_codec_controller/dualserial2parallel.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio/audio_codec_controller/dualserial2parallel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DualSerial2parallel " "Found entity 1: DualSerial2parallel" {  } { { "RTL/AUDIO/audio_codec_controller/DualSerial2parallel.sv" "" { Text "C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/RTL/AUDIO/audio_codec_controller/DualSerial2parallel.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694623752037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694623752037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/audio_codec_controller/clock_500.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio/audio_codec_controller/clock_500.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCK_500 " "Found entity 1: CLOCK_500" {  } { { "RTL/AUDIO/audio_codec_controller/clock_500.sv" "" { Text "C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/RTL/AUDIO/audio_codec_controller/clock_500.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694623752037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694623752037 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "audio_codec_controller.sv(67) " "Verilog HDL Module Instantiation warning at audio_codec_controller.sv(67): ignored dangling comma in List of Port Connections" {  } { { "RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" "" { Text "C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" 67 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1694623752037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/audio_codec_controller/audio_codec_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio/audio_codec_controller/audio_codec_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_codec_controller " "Found entity 1: audio_codec_controller" {  } { { "RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" "" { Text "C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694623752037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694623752037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "number_position.v 1 1 " "Found 1 design units, including 1 entities, in source file number_position.v" { { "Info" "ISGN_ENTITY_NAME" "1 Number_position " "Found entity 1: Number_position" {  } { { "Number_position.v" "" { Text "C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/Number_position.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694623752037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694623752037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_31p5.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_31p5.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLK_31P5 " "Found entity 1: CLK_31P5" {  } { { "CLK_31P5.v" "" { Text "C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/CLK_31P5.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694623752037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694623752037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_31p5/clk_31p5_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_31p5/clk_31p5_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLK_31P5_0002 " "Found entity 1: CLK_31P5_0002" {  } { { "CLK_31P5/CLK_31P5_0002.v" "" { Text "C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/CLK_31P5/CLK_31P5_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694623752037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694623752037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/wallmatrixbitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/wallmatrixbitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 WallMatrixBitMap " "Found entity 1: WallMatrixBitMap" {  } { { "RTL/VGA/WallMatrixBitMap.sv" "" { Text "C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/RTL/VGA/WallMatrixBitMap.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694623752037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694623752037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/square_wall_object.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/square_wall_object.sv" { { "Info" "ISGN_ENTITY_NAME" "1 square_all_object " "Found entity 1: square_all_object" {  } { { "RTL/VGA/square_Wall_object.sv" "" { Text "C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/RTL/VGA/square_Wall_object.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694623752037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694623752037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/wall_display.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/wall_display.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 WALL_DISPLAY " "Found entity 1: WALL_DISPLAY" {  } { { "RTL/VGA/WALL_DISPLAY.bdf" "" { Schematic "C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/RTL/VGA/WALL_DISPLAY.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694623752037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694623752037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/ghost_block_t.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/ghost_block_t.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Ghost_Block_T " "Found entity 1: Ghost_Block_T" {  } { { "RTL/VGA/Ghost_Block_T.bdf" "" { Schematic "C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/RTL/VGA/Ghost_Block_T.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694623752037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694623752037 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ghost_move.sv(77) " "Verilog HDL information at ghost_move.sv(77): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/VGA/ghost_move.sv" "" { Text "C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/RTL/VGA/ghost_move.sv" 77 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1694623752053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/ghost_move.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/ghost_move.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghost_move " "Found entity 1: ghost_move" {  } { { "RTL/VGA/ghost_move.sv" "" { Text "C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/RTL/VGA/ghost_move.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694623752053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694623752053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/ghostbitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/ghostbitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghostBitMap " "Found entity 1: ghostBitMap" {  } { { "RTL/VGA/ghostBitMap.sv" "" { Text "C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/RTL/VGA/ghostBitMap.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694623752053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694623752053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/ghost_green_block_t.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/ghost_green_block_t.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Ghost_green_Block_T " "Found entity 1: Ghost_green_Block_T" {  } { { "RTL/VGA/Ghost_green_Block_T.bdf" "" { Schematic "C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/RTL/VGA/Ghost_green_Block_T.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694623752053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694623752053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/ghost_greenbitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/ghost_greenbitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghost_greenBitMap " "Found entity 1: ghost_greenBitMap" {  } { { "RTL/VGA/ghost_greenBitMap.sv" "" { Text "C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/RTL/VGA/ghost_greenBitMap.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694623752053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694623752053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/numbersbitmap_one.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/numbersbitmap_one.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NumbersBitMap_one " "Found entity 1: NumbersBitMap_one" {  } { { "RTL/VGA/NumbersBitMap_one.sv" "" { Text "C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/RTL/VGA/NumbersBitMap_one.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694623752053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694623752053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/numbersbitmap__hand.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/numbersbitmap__hand.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NumbersBitMap__Hand " "Found entity 1: NumbersBitMap__Hand" {  } { { "RTL/VGA/NumbersBitMap__Hand.sv" "" { Text "C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/RTL/VGA/NumbersBitMap__Hand.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694623752053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694623752053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/numbersbitmap__ten.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/numbersbitmap__ten.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NumbersBitMap__Ten " "Found entity 1: NumbersBitMap__Ten" {  } { { "RTL/VGA/NumbersBitMap__Ten.sv" "" { Text "C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/RTL/VGA/NumbersBitMap__Ten.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694623752053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694623752053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "param_0.v 1 1 " "Found 1 design units, including 1 entities, in source file param_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 param_0 " "Found entity 1: param_0" {  } { { "param_0.v" "" { Text "C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/param_0.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694623752053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694623752053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "param_32.v 1 1 " "Found 1 design units, including 1 entities, in source file param_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 param_32 " "Found entity 1: param_32" {  } { { "param_32.v" "" { Text "C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/param_32.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694623752053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694623752053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "param_64d.v 1 1 " "Found 1 design units, including 1 entities, in source file param_64d.v" { { "Info" "ISGN_ENTITY_NAME" "1 param_64d " "Found entity 1: param_64d" {  } { { "param_64d.v" "" { Text "C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/param_64d.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694623752053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694623752053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/life1_bitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/life1_bitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Life1_BitMap " "Found entity 1: Life1_BitMap" {  } { { "RTL/VGA/Life1_BitMap.sv" "" { Text "C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/RTL/VGA/Life1_BitMap.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694623752069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694623752069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/lab1demo.sv 0 0 " "Found 0 design units, including 0 entities, in source file rtl/vga/lab1demo.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694623752069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/life2_bitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/life2_bitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Life2_BitMap " "Found entity 1: Life2_BitMap" {  } { { "RTL/VGA/Life2_BitMap.sv" "" { Text "C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/RTL/VGA/Life2_BitMap.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694623752069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694623752069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/life3_bitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/life3_bitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Life3_BitMap " "Found entity 1: Life3_BitMap" {  } { { "RTL/VGA/Life3_BitMap.sv" "" { Text "C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/RTL/VGA/Life3_BitMap.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694623752069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694623752069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/lifebitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/lifebitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LifeBitMap " "Found entity 1: LifeBitMap" {  } { { "RTL/VGA/LifeBitMap.sv" "" { Text "C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/RTL/VGA/LifeBitMap.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694623752069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694623752069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/woodenwallmatrixbitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/woodenwallmatrixbitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 WoodenWallMatrixBitMap " "Found entity 1: WoodenWallMatrixBitMap" {  } { { "RTL/VGA/WoodenWallMatrixBitMap.sv" "" { Text "C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/RTL/VGA/WoodenWallMatrixBitMap.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694623752069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694623752069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/woodenwall_display.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/woodenwall_display.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 WOODENWALL_DISPLAY " "Found entity 1: WOODENWALL_DISPLAY" {  } { { "RTL/VGA/WOODENWALL_DISPLAY.bdf" "" { Schematic "C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/RTL/VGA/WOODENWALL_DISPLAY.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694623752069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694623752069 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "AxeBitMap.sv(102) " "Verilog HDL information at AxeBitMap.sv(102): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/VGA/AxeBitMap.sv" "" { Text "C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/RTL/VGA/AxeBitMap.sv" 102 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1694623752069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/axebitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/axebitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AxeBitMap " "Found entity 1: AxeBitMap" {  } { { "RTL/VGA/AxeBitMap.sv" "" { Text "C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/RTL/VGA/AxeBitMap.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694623752069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694623752069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "winbitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file winbitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Winbitmap " "Found entity 1: Winbitmap" {  } { { "WinBitMap.sv" "" { Text "C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/WinBitMap.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694623752084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694623752084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "losebitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file losebitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Losebitmap " "Found entity 1: Losebitmap" {  } { { "LoseBitMap.sv" "" { Text "C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/LoseBitMap.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694623752091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694623752091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_sec_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file one_sec_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 one_sec_counter " "Found entity 1: one_sec_counter" {  } { { "one_sec_counter.sv" "" { Text "C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/one_sec_counter.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694623752091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694623752091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "five_sec_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file five_sec_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 five_sec_counter " "Found entity 1: five_sec_counter" {  } { { "five_sec_counter.sv" "" { Text "C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/five_sec_counter.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694623752091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694623752091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/restartbitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/restartbitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Restartbitmap " "Found entity 1: Restartbitmap" {  } { { "RTL/VGA/Restartbitmap.sv" "" { Text "C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/RTL/VGA/Restartbitmap.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694623752091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694623752091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/stonewallmatrixbitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/stonewallmatrixbitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 StoneWallMatrixBitMap " "Found entity 1: StoneWallMatrixBitMap" {  } { { "RTL/VGA/StoneWallMatrixBitMap.sv" "" { Text "C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/RTL/VGA/StoneWallMatrixBitMap.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694623752091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694623752091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/stonewall_display.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/stonewall_display.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 STONEWALL_DISPLAY " "Found entity 1: STONEWALL_DISPLAY" {  } { { "RTL/VGA/STONEWALL_DISPLAY.bdf" "" { Schematic "C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/RTL/VGA/STONEWALL_DISPLAY.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694623752091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694623752091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_game.sv 1 1 " "Found 1 design units, including 1 entities, in source file reset_game.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reset_game " "Found entity 1: reset_game" {  } { { "reset_game.sv" "" { Text "C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/reset_game.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694623752091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694623752091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "startbitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file startbitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 startbitmap " "Found entity 1: startbitmap" {  } { { "startbitmap.sv" "" { Text "C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/startbitmap.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694623752091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694623752091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "param_160.v 1 1 " "Found 1 design units, including 1 entities, in source file param_160.v" { { "Info" "ISGN_ENTITY_NAME" "1 param_160 " "Found entity 1: param_160" {  } { { "param_160.v" "" { Text "C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/param_160.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694623752091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694623752091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "param_256.v 1 1 " "Found 1 design units, including 1 entities, in source file param_256.v" { { "Info" "ISGN_ENTITY_NAME" "1 param_256 " "Found entity 1: param_256" {  } { { "param_256.v" "" { Text "C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/param_256.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694623752108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694623752108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "param_128.v 1 1 " "Found 1 design units, including 1 entities, in source file param_128.v" { { "Info" "ISGN_ENTITY_NAME" "1 param_128 " "Found entity 1: param_128" {  } { { "param_128.v" "" { Text "C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/param_128.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694623752108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694623752108 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "green_ghost_move.sv(77) " "Verilog HDL information at green_ghost_move.sv(77): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/VGA/green_ghost_move.sv" "" { Text "C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/RTL/VGA/green_ghost_move.sv" 77 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1694623752108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/green_ghost_move.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/green_ghost_move.sv" { { "Info" "ISGN_ENTITY_NAME" "1 green_ghost_move " "Found entity 1: green_ghost_move" {  } { { "RTL/VGA/green_ghost_move.sv" "" { Text "C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/RTL/VGA/green_ghost_move.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694623752108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694623752108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "swap.sv 1 1 " "Found 1 design units, including 1 entities, in source file swap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 swap " "Found entity 1: swap" {  } { { "swap.sv" "" { Text "C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/swap.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694623752108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694623752108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_for_audio.sv 1 1 " "Found 1 design units, including 1 entities, in source file counter_for_audio.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_for_audio " "Found entity 1: counter_for_audio" {  } { { "counter_for_audio.sv" "" { Text "C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/counter_for_audio.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694623752108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694623752108 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "collision1 game_controller.sv(75) " "Verilog HDL Implicit Net warning at game_controller.sv(75): created implicit net for \"collision1\"" {  } { { "RTL/VGA/game_controller.sv" "" { Text "C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/RTL/VGA/game_controller.sv" 75 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694623752108 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "collision_smiley_number game_controller.sv(82) " "Verilog HDL Implicit Net warning at game_controller.sv(82): created implicit net for \"collision_smiley_number\"" {  } { { "RTL/VGA/game_controller.sv" "" { Text "C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/RTL/VGA/game_controller.sv" 82 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694623752108 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "collision_red_block game_controller.sv(84) " "Verilog HDL Implicit Net warning at game_controller.sv(84): created implicit net for \"collision_red_block\"" {  } { { "RTL/VGA/game_controller.sv" "" { Text "C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/RTL/VGA/game_controller.sv" 84 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694623752108 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nor_code byterec.sv(35) " "Verilog HDL Implicit Net warning at byterec.sv(35): created implicit net for \"nor_code\"" {  } { { "RTL/KEYBOARDX/byterec.sv" "" { Text "C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/RTL/KEYBOARDX/byterec.sv" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694623752108 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ext_code byterec.sv(36) " "Verilog HDL Implicit Net warning at byterec.sv(36): created implicit net for \"ext_code\"" {  } { { "RTL/KEYBOARDX/byterec.sv" "" { Text "C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/RTL/KEYBOARDX/byterec.sv" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694623752108 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rel_code byterec.sv(37) " "Verilog HDL Implicit Net warning at byterec.sv(37): created implicit net for \"rel_code\"" {  } { { "RTL/KEYBOARDX/byterec.sv" "" { Text "C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/RTL/KEYBOARDX/byterec.sv" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694623752108 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLOCK_500_ena audio_codec_controller.sv(61) " "Verilog HDL Implicit Net warning at audio_codec_controller.sv(61): created implicit net for \"CLOCK_500_ena\"" {  } { { "RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" "" { Text "C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" 61 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694623752108 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLOCK_SDAT_ena audio_codec_controller.sv(63) " "Verilog HDL Implicit Net warning at audio_codec_controller.sv(63): created implicit net for \"CLOCK_SDAT_ena\"" {  } { { "RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" "" { Text "C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" 63 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694623752108 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "game_controller " "Elaborating entity \"game_controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1694623752328 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 game_controller.sv(109) " "Verilog HDL assignment warning at game_controller.sv(109): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/game_controller.sv" "" { Text "C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/RTL/VGA/game_controller.sv" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1694623752328 "|game_controller"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4c84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4c84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4c84 " "Found entity 1: altsyncram_4c84" {  } { { "db/altsyncram_4c84.tdf" "" { Text "C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/db/altsyncram_4c84.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694623753686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694623753686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_elc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_elc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_elc " "Found entity 1: mux_elc" {  } { { "db/mux_elc.tdf" "" { Text "C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/db/mux_elc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694623753849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694623753849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694623753893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694623753893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_c9i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_c9i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_c9i " "Found entity 1: cntr_c9i" {  } { { "db/cntr_c9i.tdf" "" { Text "C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/db/cntr_c9i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694623753956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694623753956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_f9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_f9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_f9c " "Found entity 1: cmpr_f9c" {  } { { "db/cmpr_f9c.tdf" "" { Text "C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/db/cmpr_f9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694623753988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694623753988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4vi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4vi " "Found entity 1: cntr_4vi" {  } { { "db/cntr_4vi.tdf" "" { Text "C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/db/cntr_4vi.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694623754037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694623754037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_09i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_09i " "Found entity 1: cntr_09i" {  } { { "db/cntr_09i.tdf" "" { Text "C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/db/cntr_09i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694623754086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694623754086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c9c " "Found entity 1: cmpr_c9c" {  } { { "db/cmpr_c9c.tdf" "" { Text "C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/db/cmpr_c9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694623754118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694623754118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694623754165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694623754165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694623754196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694623754196 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694623754552 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1694623754648 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.09.13.19:49:17 Progress: Loading sld6dfc5e3d/alt_sld_fab_wrapper_hw.tcl " "2023.09.13.19:49:17 Progress: Loading sld6dfc5e3d/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694623757586 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694623759790 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694623759906 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694623761676 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694623761770 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694623761849 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694623761943 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694623761959 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694623761959 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1694623762660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6dfc5e3d/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld6dfc5e3d/alt_sld_fab.v" "" { Text "C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/db/ip/sld6dfc5e3d/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694623762842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694623762842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694623762899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694623762899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694623762899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694623762899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694623762960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694623762960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694623763023 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694623763023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694623763023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694623763086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694623763086 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "life_counter\[3\] GND " "Pin \"life_counter\[3\]\" is stuck at GND" {  } { { "RTL/VGA/game_controller.sv" "" { Text "C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/RTL/VGA/game_controller.sv" 128 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694623764461 "|game_controller|life_counter[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1694623764461 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694623764525 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1694623764682 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694623764824 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CLK_31P5 16 " "Ignored 16 assignments for entity \"CLK_31P5\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity CLK_31P5 -sip CLK_31P5.sip -library lib_CLK_31P5 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity CLK_31P5 -sip CLK_31P5.sip -library lib_CLK_31P5 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1694623764968 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 20.1 -entity CLK_31P5 -sip CLK_31P5.sip -library lib_CLK_31P5 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 20.1 -entity CLK_31P5 -sip CLK_31P5.sip -library lib_CLK_31P5 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1694623764968 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity CLK_31P5 -sip CLK_31P5.sip -library lib_CLK_31P5 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity CLK_31P5 -sip CLK_31P5.sip -library lib_CLK_31P5 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1694623764968 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1694623764968 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CLK_31P5_0002 317 " "Ignored 317 assignments for entity \"CLK_31P5_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1694623764968 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/output_files/Lab1Demo.map.smsg " "Generated suppressed messages file C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/output_files/Lab1Demo.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694623765179 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 35 171 0 0 136 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 35 of its 171 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 136 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1694623766016 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1694623766047 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694623766047 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WallRGB\[0\] " "No output dependent on input pin \"WallRGB\[0\]\"" {  } { { "RTL/VGA/game_controller.sv" "" { Text "C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/RTL/VGA/game_controller.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1694623766204 "|game_controller|WallRGB[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WallRGB\[1\] " "No output dependent on input pin \"WallRGB\[1\]\"" {  } { { "RTL/VGA/game_controller.sv" "" { Text "C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/RTL/VGA/game_controller.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1694623766204 "|game_controller|WallRGB[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WallRGB\[2\] " "No output dependent on input pin \"WallRGB\[2\]\"" {  } { { "RTL/VGA/game_controller.sv" "" { Text "C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/RTL/VGA/game_controller.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1694623766204 "|game_controller|WallRGB[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WallRGB\[3\] " "No output dependent on input pin \"WallRGB\[3\]\"" {  } { { "RTL/VGA/game_controller.sv" "" { Text "C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/RTL/VGA/game_controller.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1694623766204 "|game_controller|WallRGB[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WallRGB\[4\] " "No output dependent on input pin \"WallRGB\[4\]\"" {  } { { "RTL/VGA/game_controller.sv" "" { Text "C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/RTL/VGA/game_controller.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1694623766204 "|game_controller|WallRGB[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WallRGB\[5\] " "No output dependent on input pin \"WallRGB\[5\]\"" {  } { { "RTL/VGA/game_controller.sv" "" { Text "C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/RTL/VGA/game_controller.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1694623766204 "|game_controller|WallRGB[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WallRGB\[6\] " "No output dependent on input pin \"WallRGB\[6\]\"" {  } { { "RTL/VGA/game_controller.sv" "" { Text "C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/RTL/VGA/game_controller.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1694623766204 "|game_controller|WallRGB[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WallRGB\[7\] " "No output dependent on input pin \"WallRGB\[7\]\"" {  } { { "RTL/VGA/game_controller.sv" "" { Text "C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/RTL/VGA/game_controller.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1694623766204 "|game_controller|WallRGB[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1694623766204 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1536 " "Implemented 1536 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "29 " "Implemented 29 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1694623766204 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1694623766204 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1399 " "Implemented 1399 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1694623766204 ""} { "Info" "ICUT_CUT_TM_RAMS" "69 " "Implemented 69 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1694623766204 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1694623766204 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4978 " "Peak virtual memory: 4978 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1694623766220 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 13 19:49:26 2023 " "Processing ended: Wed Sep 13 19:49:26 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1694623766220 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1694623766220 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1694623766220 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1694623766220 ""}
