C:\lscc\iCEcube2.2020.12\synpbase\bin64\m_generic.exe  -prodtype  synplify_pro   -encrypt  -pro  -rundir  D:\Git\FPGA_NANDLAND\GettingStartedWithFPGAsBook\project5\Project5_Count_And_Toggle\Project5_Count_And_Toggle_Implmnt   -part iCE40HX1K  -package VQ100    -maxfan 10000 -RWCheckOnRam 0 -pipe -fixgatedclocks 1 -fixgeneratedclocks 1 -summaryfile D:\Git\FPGA_NANDLAND\GettingStartedWithFPGAsBook\project5\Project5_Count_And_Toggle\Project5_Count_And_Toggle_Implmnt\synlog\report\Project5_Count_And_Toggle_fpga_mapper.xml  -flow mapping  -multisrs  -oedif  D:\Git\FPGA_NANDLAND\GettingStartedWithFPGAsBook\project5\Project5_Count_And_Toggle\Project5_Count_And_Toggle_Implmnt\Project5_Count_And_Toggle.edf   -autoconstraint  -freq 1.000   -tcl  D:\Git\FPGA_NANDLAND\GettingStartedWithFPGAsBook\Go_Board_Clock_Constraint.sdc  D:\Git\FPGA_NANDLAND\GettingStartedWithFPGAsBook\project5\Project5_Count_And_Toggle\Project5_Count_And_Toggle_Implmnt\synwork\Project5_Count_And_Toggle_prem.srd  -sap  D:\Git\FPGA_NANDLAND\GettingStartedWithFPGAsBook\project5\Project5_Count_And_Toggle\Project5_Count_And_Toggle_Implmnt\Project5_Count_And_Toggle.sap  -otap  D:\Git\FPGA_NANDLAND\GettingStartedWithFPGAsBook\project5\Project5_Count_And_Toggle\Project5_Count_And_Toggle_Implmnt\Project5_Count_And_Toggle.tap  -omap  D:\Git\FPGA_NANDLAND\GettingStartedWithFPGAsBook\project5\Project5_Count_And_Toggle\Project5_Count_And_Toggle_Implmnt\Project5_Count_And_Toggle.map  -devicelib  C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v  -sap  D:\Git\FPGA_NANDLAND\GettingStartedWithFPGAsBook\project5\Project5_Count_And_Toggle\Project5_Count_And_Toggle_Implmnt\Project5_Count_And_Toggle.sap  -ologparam  D:\Git\FPGA_NANDLAND\GettingStartedWithFPGAsBook\project5\Project5_Count_And_Toggle\Project5_Count_And_Toggle_Implmnt\syntmp\Project5_Count_And_Toggle.plg  -osyn  D:\Git\FPGA_NANDLAND\GettingStartedWithFPGAsBook\project5\Project5_Count_And_Toggle\Project5_Count_And_Toggle_Implmnt\Project5_Count_And_Toggle.srm  -prjdir  D:\Git\FPGA_NANDLAND\GettingStartedWithFPGAsBook\project5\Project5_Count_And_Toggle\  -prjname  Project5_Count_And_Toggle_syn  -log  D:\Git\FPGA_NANDLAND\GettingStartedWithFPGAsBook\project5\Project5_Count_And_Toggle\Project5_Count_And_Toggle_Implmnt\synlog\Project5_Count_And_Toggle_fpga_mapper.srr 
rc:1 success:1 runtime:2
file:D:\Git\FPGA_NANDLAND\GettingStartedWithFPGAsBook\project5\Project5_Count_And_Toggle\Project5_Count_And_Toggle_Implmnt\Project5_Count_And_Toggle.edf|io:o|time:1705771767|size:112965|exec:0
file:D:\Git\FPGA_NANDLAND\GettingStartedWithFPGAsBook\Go_Board_Clock_Constraint.sdc|io:i|time:1700511535|size:61|exec:0
file:D:\Git\FPGA_NANDLAND\GettingStartedWithFPGAsBook\project5\Project5_Count_And_Toggle\Project5_Count_And_Toggle_Implmnt\synwork\Project5_Count_And_Toggle_prem.srd|io:i|time:1705771765|size:8134|exec:0
file:D:\Git\FPGA_NANDLAND\GettingStartedWithFPGAsBook\project5\Project5_Count_And_Toggle\Project5_Count_And_Toggle_Implmnt\Project5_Count_And_Toggle.sap|io:o|time:1705771766|size:833|exec:0
file:D:\Git\FPGA_NANDLAND\GettingStartedWithFPGAsBook\project5\Project5_Count_And_Toggle\Project5_Count_And_Toggle_Implmnt\Project5_Count_And_Toggle.tap|io:o|time:0|size:0|exec:0
file:D:\Git\FPGA_NANDLAND\GettingStartedWithFPGAsBook\project5\Project5_Count_And_Toggle\Project5_Count_And_Toggle_Implmnt\Project5_Count_And_Toggle.map|io:o|time:1705771768|size:28|exec:0
file:C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v|io:i|time:1699113083|size:224837|exec:0
file:D:\Git\FPGA_NANDLAND\GettingStartedWithFPGAsBook\project5\Project5_Count_And_Toggle\Project5_Count_And_Toggle_Implmnt\Project5_Count_And_Toggle.sap|io:o|time:1705771766|size:833|exec:0
file:D:\Git\FPGA_NANDLAND\GettingStartedWithFPGAsBook\project5\Project5_Count_And_Toggle\Project5_Count_And_Toggle_Implmnt\syntmp\Project5_Count_And_Toggle.plg|io:o|time:1705771768|size:483|exec:0
file:D:\Git\FPGA_NANDLAND\GettingStartedWithFPGAsBook\project5\Project5_Count_And_Toggle\Project5_Count_And_Toggle_Implmnt\Project5_Count_And_Toggle.srm|io:o|time:1705771767|size:11245|exec:0
file:D:\Git\FPGA_NANDLAND\GettingStartedWithFPGAsBook\project5\Project5_Count_And_Toggle\Project5_Count_And_Toggle_Implmnt\synlog\Project5_Count_And_Toggle_fpga_mapper.srr|io:o|time:1705771768|size:18000|exec:0
file:C:\lscc\iCEcube2.2020.12\synpbase\bin\m_generic.exe|io:i|time:1699113081|size:17853440|exec:1
file:C:\lscc\iCEcube2.2020.12\synpbase\bin64\m_generic.exe|io:i|time:1699113082|size:32355840|exec:1
