library ieee;
use ieee.std_logic_1164.all;

entity register_n_bits is

generic (N: positive := 10);
port (
		--control input
		--data input
		data_in: in std_logic_vector(N-1 downto 0);
		--control output
		--data output
		
		