# ğŸ§  Week 4 â€“ CMOS Circuit Design (Sky130)

### ğŸ’¡ *VSDâ€“IAT | Sky130 Circuit Design Workshop*

---

## ğŸ§© **Introduction / Objective**

This weekâ€™s objective was to design, simulate, and analyze the behavior of CMOS circuits at the transistor level using the **SkyWater 130 nm PDK**.
The goal was to understand how device-level parameters (threshold voltage, sizing, supply voltage, and parasitics) affect digital circuit performance, delay, and noise margins.

By completing the six simulations, I learned:

* How MOSFETs operate in linear and saturation regions.
* How to extract threshold voltage (V<sub>TH</sub>).
* How CMOS inverters switch and how the VTC defines logic behavior.
* How propagation delays (rise/fall) relate to device mobility and capacitance.
* How to calculate noise margins for robustness.
* How VDD and sizing variations affect switching thresholds and timing.

All simulations were performed using **Ngspice** on **Ubuntu** with the Sky130 model files.

---

## âš™ï¸ **Environment Setup**

* **Tool:** Ngspice
* **PDK:** Sky130 (Typical Corner, 27 Â°C)
* **OS:** Ubuntu Linux (VirtualBox)
* **Simulation Type:** DC, Transient, Parametric Sweeps

---

# ğŸ”¬ **Task 1 â€“ MOSFET Idâ€“Vds Characteristics**

### Objective

Simulate the **Id vs Vds** curve for an NMOS transistor at various Vgs to identify linear and saturation regions.

### Setup

* Vgs swept: 0.6 V â†’ 1.8 V
* Vds swept: 0 â†’ 1.8 V
* Device: NMOS (W = 1 Âµm, L = 0.15 Âµm)

```spice
M1 drain gate 0 0 nmos w=1u l=0.15u
Vgs gate 0 0.9
.dc Vds 0 1.8 0.01
```

### Observation

* Linear region: Id âˆ Vds (small Vds).
* Saturation region: Id flattens when Vds â‰ˆ Vgs â€“ Vth.
* Vth â‰ˆ 0.7 V, Id(max) â‰ˆ 350 ÂµA.

| Parameter         | Symbol | Observed | Typical    | Comment                            |
| ----------------- | ------ | -------- | ---------- | ---------------------------------- |
| Threshold voltage | Vth    | ~0.7 V   | ~0.45 V    | Slightly higher due to model + W/L |
| Id(max)           |        | ~350 ÂµA  | 300â€“400 ÂµA | Expected range                     |

### Simulation Output

![Id vs Vds â€“ NMOS](images/task1_id_vds.png)


ğŸ§  *Learned:* MOSFET current follows quadratic law in saturation, proving region transitions.

---

# âš¡ **Task 2 â€“ Threshold Voltage Extraction (Idâ€“Vgs)**

### Objective

Extract the **threshold voltage (Vth)** from the Id vs Vgs characteristic.

### Setup

* Vds = 1.8 V
* Vgs swept 0 â†’ 1.8 V

```spice
M1 drain gate 0 0 nmos w=1u l=0.15u
Vds drain 0 1.8
.dc Vgs 0 1.8 0.05
```

### Result

Current begins to increase sharply around **Vgs â‰ˆ 0.7 V â†’ Vth â‰ˆ 0.7 V**.
At Vgs = 1.8 V, Id â‰ˆ 200 ÂµA.

| Parameter         | Symbol | Observed | Typical    | Explanation                             |
| ----------------- | ------ | -------- | ---------- | --------------------------------------- |
| Threshold voltage | Vth    | 0.7 V    | 0.45 V     | Higher due to short-channel and process |
| Id(max)           |        | 200 ÂµA   | 200â€“300 ÂµA | Matches expectations                    |

ğŸ§  *Learned:* Vth marks channel formation; varies with geometry, bias, and temperature.

### Simulation Output
![Id vs Vgs â€“ NMOS Threshold Extraction](images/task2_id_vgs.png)


---

# ğŸ” **Task 3 â€“ CMOS Inverter: Voltage Transfer Characteristic (VTC)**

### Objective

Generate the inverterâ€™s **VTC (Vout vs Vin)** to find the switching threshold Vm.

### Setup

* PMOS: 2 Âµm/0.15 Âµmâ€ƒNMOS: 1 Âµm/0.15 Âµm
* VDD = 1.8 V
* `.dc Vin 0 1.8 0.01`

### Results

* VOH â‰ˆ 1.8 V, VOL â‰ˆ 0 V
* Switching threshold Vm â‰ˆ 0.95 V (â‰ˆ VDD/2)

  ### Simulation Output
![CMOS Inverter VTC](images/task3_vtc.png)

ğŸ§  *Learned:* Balanced inverter (equal PMOS/NMOS strength) gives Vm â‰ˆ VDD/2 â†’ symmetrical VTC and strong gain.

---

# â±ï¸ **Task 4 â€“ Transient Behavior: Rise / Fall Delays**

### Objective

Measure the inverterâ€™s dynamic response and extract propagation delays.

### Setup

```spice
Vin in 0 pulse(0 1.8 0 100p 100p 2n 4n)
.tran 0.1n 10n
```

### Measured Results

| Parameter       | Symbol | Value (ns) | Description         |
| --------------- | ------ | ---------- | ------------------- |
| t<sub>PHL</sub> |        | 0.8        | Output fall delay   |
| t<sub>PLH</sub> |        | 0.9        | Output rise delay   |
| t<sub>r</sub>   |        | 0.4        | Rise time (10â€“90 %) |
| t<sub>f</sub>   |        | 0.35       | Fall time (90â€“10 %) |

### Simulation Output
![CMOS Inverter Transient Response](images/task4_transient.png)


ğŸ§  *Learned:* t<sub>PHL</sub> < t<sub>PLH</sub> because NMOS is faster (Î¼<sub>n</sub> > Î¼<sub>p</sub>).
Delays (~1 ns) are typical for 130 nm CMOS.

---

# ğŸ“‰ **Task 5 â€“ Noise Margin / Robustness Analysis**

### Objective

Determine inverter noise margins from VTC.

| Parameter | Symbol      | Value (V)       |
| --------- | ----------- | --------------- |
| VOH       |             | 1.800000        |
| VOL       |             | 0.0000006163621 |
| VIL       |             | 0.766667        |
| VIH       |             | 0.992157        |
| **NML**   | = VIL âˆ’ VOL | **0.766666 V**  |
| **NMH**   | = VOH âˆ’ VIH | **0.807843 V**  |

ğŸ§  *Interpretation:*

* NML â‰ˆ 0.77 V, NMH â‰ˆ 0.81 V â†’ very strong noise immunity (> 40 % VDD).
* NMH > NML due to slightly stronger PMOS drive.

### Simulation Output
![Inverter VTC for Noise Margin Calculation](images/task5_noise_margin.png)


ğŸ§¾ *Conclusion:* The inverter can tolerate nearly Â±0.8 V noise without logic errors â€” excellent robustness.

---

# âš™ï¸ **Task 6 â€“ Power-Supply & Device Variation Study**

### Objective
Study how **VDD** (supply voltage) and **device sizing** (PMOS/NMOS width ratio) affect the inverterâ€™s Voltage Transfer Characteristic (VTC).

---

### Part A â€“ VDD Variation Study

Simulate inverter VTCs for multiple supply voltages (0.8 V â†’ 1.8 V) and observe how the switching point and logic swing change.

| VDD (V) | Vm (V) | VOH (V) | VOL (V) |
| :-----: | :----: | :-----: | :-----: |
| 0.8 | 0.40 | 0.8 | 0 |
| 1.0 | 0.50 | 1.0 | 0 |
| 1.2 | 0.65 | 1.2 | 0 |
| 1.4 | 0.75 | 1.4 | 0 |
| 1.6 | 0.85 | 1.6 | 0 |
| 1.8 | 0.95 | 1.8 | 0 |

### Simulation Output
![VTC Variation with Supply Voltage](images/task6_vdd_variation.png)

ğŸŸ¢ *Observation:*
- Higher **VDD** increases logic swing and shifts the switching threshold upward.
- Lower **VDD** compresses the curve and reduces both noise margins and gain.

---

### Part B â€“ Device Sizing Variation Study

Modify transistor sizing (e.g., increase PMOS or NMOS width) to observe the impact on the switching point **Vm**.

### Simulation Output
![VTC Shift with PMOS/NMOS Size Change](images/task6_sizing_variation.png)

ğŸŸ£ *Observation:*
- Increasing **PMOS width** â†’ stronger pull-up â†’ **Vm lowers** (switches earlier).
- Increasing **NMOS width** â†’ stronger pull-down â†’ **Vm rises** (switches later).

---

ğŸ§  *Learned:*
- **VDD scaling** controls voltage swing and noise margins.  
- **Device sizing** controls the switching threshold and rise/fall symmetry.  
Both are crucial trade-offs in low-power and high-speed CMOS design.

---

# ğŸ§¾ **Summary Table (All Tasks)**

| Task | Focus        | Key Learning                                       |
| ---- | ------------ | -------------------------------------------------- |
| 1    | Idâ€“Vds       | Identified linear & saturation regions             |
| 2    | Idâ€“Vgs       | Extracted Vth â‰ˆ 0.7 V                              |
| 3    | VTC          | Switching threshold â‰ˆ VDD/2                        |
| 4    | Transient    | t<sub>PHL</sub> â‰ˆ 0.8 ns, t<sub>PLH</sub> â‰ˆ 0.9 ns |
| 5    | Noise Margin | NML â‰ˆ 0.77 V, NMH â‰ˆ 0.81 V                         |
| 6    | Variation    | Vm and margins shift with VDD, W/L                 |

---

# ğŸ§© **Overall Conclusion**

The simulations confirm that transistor-level characteristics govern logic behavior, delay, and robustness.
Through the Sky130 CMOS design flow, I gained a complete understanding of:

* How real devices differ from ideal models.
* How threshold voltage, VDD, and sizing influence timing.
* How noise margins and delays are measured in practical STA (Static Timing Analysis) contexts.

These six experiments together build strong intuition linking transistor physics â†’ digital timing â†’ STA margins.

---

# ğŸ“š **References**

* SkyWater 130 nm PDK documentation
* Kunal Ghosh â€“ *VSD Sky130 Circuit Design Workshop*
* Ngspice User Manual v40+

---
