INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gyl/Vivado/4.1_mealy/4.1_mealy.srcs/sources_1/new/mealy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seqdetb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gyl/Vivado/4.1_mealy/4.1_mealy.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seqdetb_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gyl/Vivado/4.1_mealy/4.1_mealy.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
