axi4stream_vip_axi4streampc.sv,systemverilog,xilinx_vip,../../../../../../../opt/Xilinx/Vivado/2020.2/data/xilinx_vip/hdl/axi4stream_vip_axi4streampc.sv,incdir="../../../../fpadd_arm.gen/sources_1/bd/simple_arm/ipshared/ec67/hdl"incdir="../../../../fpadd_arm.gen/sources_1/bd/simple_arm/ipshared/34f8/hdl"
axi_vip_axi4pc.sv,systemverilog,xilinx_vip,../../../../../../../opt/Xilinx/Vivado/2020.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv,incdir="../../../../fpadd_arm.gen/sources_1/bd/simple_arm/ipshared/ec67/hdl"incdir="../../../../fpadd_arm.gen/sources_1/bd/simple_arm/ipshared/34f8/hdl"
xil_common_vip_pkg.sv,systemverilog,xilinx_vip,../../../../../../../opt/Xilinx/Vivado/2020.2/data/xilinx_vip/hdl/xil_common_vip_pkg.sv,incdir="../../../../fpadd_arm.gen/sources_1/bd/simple_arm/ipshared/ec67/hdl"incdir="../../../../fpadd_arm.gen/sources_1/bd/simple_arm/ipshared/34f8/hdl"
axi4stream_vip_pkg.sv,systemverilog,xilinx_vip,../../../../../../../opt/Xilinx/Vivado/2020.2/data/xilinx_vip/hdl/axi4stream_vip_pkg.sv,incdir="../../../../fpadd_arm.gen/sources_1/bd/simple_arm/ipshared/ec67/hdl"incdir="../../../../fpadd_arm.gen/sources_1/bd/simple_arm/ipshared/34f8/hdl"
axi_vip_pkg.sv,systemverilog,xilinx_vip,../../../../../../../opt/Xilinx/Vivado/2020.2/data/xilinx_vip/hdl/axi_vip_pkg.sv,incdir="../../../../fpadd_arm.gen/sources_1/bd/simple_arm/ipshared/ec67/hdl"incdir="../../../../fpadd_arm.gen/sources_1/bd/simple_arm/ipshared/34f8/hdl"
axi4stream_vip_if.sv,systemverilog,xilinx_vip,../../../../../../../opt/Xilinx/Vivado/2020.2/data/xilinx_vip/hdl/axi4stream_vip_if.sv,incdir="../../../../fpadd_arm.gen/sources_1/bd/simple_arm/ipshared/ec67/hdl"incdir="../../../../fpadd_arm.gen/sources_1/bd/simple_arm/ipshared/34f8/hdl"
axi_vip_if.sv,systemverilog,xilinx_vip,../../../../../../../opt/Xilinx/Vivado/2020.2/data/xilinx_vip/hdl/axi_vip_if.sv,incdir="../../../../fpadd_arm.gen/sources_1/bd/simple_arm/ipshared/ec67/hdl"incdir="../../../../fpadd_arm.gen/sources_1/bd/simple_arm/ipshared/34f8/hdl"
clk_vip_if.sv,systemverilog,xilinx_vip,../../../../../../../opt/Xilinx/Vivado/2020.2/data/xilinx_vip/hdl/clk_vip_if.sv,incdir="../../../../fpadd_arm.gen/sources_1/bd/simple_arm/ipshared/ec67/hdl"incdir="../../../../fpadd_arm.gen/sources_1/bd/simple_arm/ipshared/34f8/hdl"
rst_vip_if.sv,systemverilog,xilinx_vip,../../../../../../../opt/Xilinx/Vivado/2020.2/data/xilinx_vip/hdl/rst_vip_if.sv,incdir="../../../../fpadd_arm.gen/sources_1/bd/simple_arm/ipshared/ec67/hdl"incdir="../../../../fpadd_arm.gen/sources_1/bd/simple_arm/ipshared/34f8/hdl"
xpm_cdc.sv,systemverilog,xpm,../../../../../../../opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../fpadd_arm.gen/sources_1/bd/simple_arm/ipshared/ec67/hdl"incdir="../../../../fpadd_arm.gen/sources_1/bd/simple_arm/ipshared/34f8/hdl"
xpm_memory.sv,systemverilog,xpm,../../../../../../../opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../fpadd_arm.gen/sources_1/bd/simple_arm/ipshared/ec67/hdl"incdir="../../../../fpadd_arm.gen/sources_1/bd/simple_arm/ipshared/34f8/hdl"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../fpadd_arm.gen/sources_1/bd/simple_arm/ipshared/ec67/hdl"incdir="../../../../fpadd_arm.gen/sources_1/bd/simple_arm/ipshared/34f8/hdl"
simple_arm_processing_system7_0_0_sim_netlist.v,verilog,xil_defaultlib,../../../bd/simple_arm/ip/simple_arm_processing_system7_0_0/simple_arm_processing_system7_0_0_sim_netlist.v,incdir="../../../../fpadd_arm.gen/sources_1/bd/simple_arm/ipshared/ec67/hdl"incdir="../../../../fpadd_arm.gen/sources_1/bd/simple_arm/ipshared/34f8/hdl"
simple_arm_axi_gpio_0_0_sim_netlist.v,verilog,xil_defaultlib,../../../bd/simple_arm/ip/simple_arm_axi_gpio_0_0/simple_arm_axi_gpio_0_0_sim_netlist.v,incdir="../../../../fpadd_arm.gen/sources_1/bd/simple_arm/ipshared/ec67/hdl"incdir="../../../../fpadd_arm.gen/sources_1/bd/simple_arm/ipshared/34f8/hdl"
simple_arm_xbar_0_sim_netlist.v,verilog,xil_defaultlib,../../../bd/simple_arm/ip/simple_arm_xbar_0/simple_arm_xbar_0_sim_netlist.v,incdir="../../../../fpadd_arm.gen/sources_1/bd/simple_arm/ipshared/ec67/hdl"incdir="../../../../fpadd_arm.gen/sources_1/bd/simple_arm/ipshared/34f8/hdl"
simple_arm_rst_ps7_0_100M_0_sim_netlist.v,verilog,xil_defaultlib,../../../bd/simple_arm/ip/simple_arm_rst_ps7_0_100M_0/simple_arm_rst_ps7_0_100M_0_sim_netlist.v,incdir="../../../../fpadd_arm.gen/sources_1/bd/simple_arm/ipshared/ec67/hdl"incdir="../../../../fpadd_arm.gen/sources_1/bd/simple_arm/ipshared/34f8/hdl"
simple_arm_axi_gpio_0_1_sim_netlist.v,verilog,xil_defaultlib,../../../bd/simple_arm/ip/simple_arm_axi_gpio_0_1/simple_arm_axi_gpio_0_1_sim_netlist.v,incdir="../../../../fpadd_arm.gen/sources_1/bd/simple_arm/ipshared/ec67/hdl"incdir="../../../../fpadd_arm.gen/sources_1/bd/simple_arm/ipshared/34f8/hdl"
DFF.v,verilog,xil_defaultlib,../../../bd/simple_arm/ipshared/bc27/src/DFF.v,incdir="../../../../fpadd_arm.gen/sources_1/bd/simple_arm/ipshared/ec67/hdl"incdir="../../../../fpadd_arm.gen/sources_1/bd/simple_arm/ipshared/34f8/hdl"
DataMemory.v,verilog,xil_defaultlib,../../../bd/simple_arm/ipshared/bc27/src/DataMemory.v,incdir="../../../../fpadd_arm.gen/sources_1/bd/simple_arm/ipshared/ec67/hdl"incdir="../../../../fpadd_arm.gen/sources_1/bd/simple_arm/ipshared/34f8/hdl"
Debouncer.v,verilog,xil_defaultlib,../../../bd/simple_arm/ipshared/bc27/src/Debouncer.v,incdir="../../../../fpadd_arm.gen/sources_1/bd/simple_arm/ipshared/ec67/hdl"incdir="../../../../fpadd_arm.gen/sources_1/bd/simple_arm/ipshared/34f8/hdl"
L2P.v,verilog,xil_defaultlib,../../../bd/simple_arm/ipshared/bc27/src/L2P.v,incdir="../../../../fpadd_arm.gen/sources_1/bd/simple_arm/ipshared/ec67/hdl"incdir="../../../../fpadd_arm.gen/sources_1/bd/simple_arm/ipshared/34f8/hdl"
first_stage.v,verilog,xil_defaultlib,../../../bd/simple_arm/ipshared/bc27/src/first_stage.v,incdir="../../../../fpadd_arm.gen/sources_1/bd/simple_arm/ipshared/ec67/hdl"incdir="../../../../fpadd_arm.gen/sources_1/bd/simple_arm/ipshared/34f8/hdl"
fpadd_ip_v1_0_S00_AXI.v,verilog,xil_defaultlib,../../../bd/simple_arm/ipshared/bc27/hdl/fpadd_ip_v1_0_S00_AXI.v,incdir="../../../../fpadd_arm.gen/sources_1/bd/simple_arm/ipshared/ec67/hdl"incdir="../../../../fpadd_arm.gen/sources_1/bd/simple_arm/ipshared/34f8/hdl"
fpadd_pipelined.v,verilog,xil_defaultlib,../../../bd/simple_arm/ipshared/bc27/src/fpadd_pipelined.v,incdir="../../../../fpadd_arm.gen/sources_1/bd/simple_arm/ipshared/ec67/hdl"incdir="../../../../fpadd_arm.gen/sources_1/bd/simple_arm/ipshared/34f8/hdl"
fpadd_system.v,verilog,xil_defaultlib,../../../bd/simple_arm/ipshared/bc27/src/fpadd_system.v,incdir="../../../../fpadd_arm.gen/sources_1/bd/simple_arm/ipshared/ec67/hdl"incdir="../../../../fpadd_arm.gen/sources_1/bd/simple_arm/ipshared/34f8/hdl"
second_stage.v,verilog,xil_defaultlib,../../../bd/simple_arm/ipshared/bc27/src/second_stage.v,incdir="../../../../fpadd_arm.gen/sources_1/bd/simple_arm/ipshared/ec67/hdl"incdir="../../../../fpadd_arm.gen/sources_1/bd/simple_arm/ipshared/34f8/hdl"
seven_seg.v,verilog,xil_defaultlib,../../../bd/simple_arm/ipshared/bc27/src/seven_seg.v,incdir="../../../../fpadd_arm.gen/sources_1/bd/simple_arm/ipshared/ec67/hdl"incdir="../../../../fpadd_arm.gen/sources_1/bd/simple_arm/ipshared/34f8/hdl"
fpadd_ip_v1_0.v,verilog,xil_defaultlib,../../../bd/simple_arm/ipshared/bc27/hdl/fpadd_ip_v1_0.v,incdir="../../../../fpadd_arm.gen/sources_1/bd/simple_arm/ipshared/ec67/hdl"incdir="../../../../fpadd_arm.gen/sources_1/bd/simple_arm/ipshared/34f8/hdl"
simple_arm_fpadd_ip_0_0.v,verilog,xil_defaultlib,../../../bd/simple_arm/ip/simple_arm_fpadd_ip_0_0/sim/simple_arm_fpadd_ip_0_0.v,incdir="../../../../fpadd_arm.gen/sources_1/bd/simple_arm/ipshared/ec67/hdl"incdir="../../../../fpadd_arm.gen/sources_1/bd/simple_arm/ipshared/34f8/hdl"
simple_arm_auto_pc_0_sim_netlist.v,verilog,xil_defaultlib,../../../bd/simple_arm/ip/simple_arm_auto_pc_0/simple_arm_auto_pc_0_sim_netlist.v,incdir="../../../../fpadd_arm.gen/sources_1/bd/simple_arm/ipshared/ec67/hdl"incdir="../../../../fpadd_arm.gen/sources_1/bd/simple_arm/ipshared/34f8/hdl"
simple_arm.v,verilog,xil_defaultlib,../../../bd/simple_arm/sim/simple_arm.v,incdir="../../../../fpadd_arm.gen/sources_1/bd/simple_arm/ipshared/ec67/hdl"incdir="../../../../fpadd_arm.gen/sources_1/bd/simple_arm/ipshared/34f8/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
