{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 14 22:50:21 2015 " "Info: Processing started: Thu May 14 22:50:21 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off leds_pwm -c leds_pwm --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off leds_pwm -c leds_pwm --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "leds_pwm.vhd" "" { Text "//room1/38/CST - 3led_pwm/leds_pwm.vhd" 9 -1 0 } } { "//room1/38/quartus/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "//room1/38/quartus/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "4 " "Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "modra\[8\] " "Info: Detected ripple clock \"modra\[8\]\" as buffer" {  } { { "leds_pwm.vhd" "" { Text "//room1/38/CST - 3led_pwm/leds_pwm.vhd" 55 -1 0 } } { "//room1/38/quartus/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "//room1/38/quartus/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "modra\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "zelena\[8\] " "Info: Detected ripple clock \"zelena\[8\]\" as buffer" {  } { { "leds_pwm.vhd" "" { Text "//room1/38/CST - 3led_pwm/leds_pwm.vhd" 62 -1 0 } } { "//room1/38/quartus/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "//room1/38/quartus/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "zelena\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "hz " "Info: Detected ripple clock \"hz\" as buffer" {  } { { "leds_pwm.vhd" "" { Text "//room1/38/CST - 3led_pwm/leds_pwm.vhd" 41 -1 0 } } { "//room1/38/quartus/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "//room1/38/quartus/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "hz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cervena\[8\] " "Info: Detected ripple clock \"cervena\[8\]\" as buffer" {  } { { "leds_pwm.vhd" "" { Text "//room1/38/CST - 3led_pwm/leds_pwm.vhd" 48 -1 0 } } { "//room1/38/quartus/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "//room1/38/quartus/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cervena\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register stat0c register cervena\[8\] 113.86 MHz 8.783 ns Internal " "Info: Clock \"clk\" has Internal fmax of 113.86 MHz between source register \"stat0c\" and destination register \"cervena\[8\]\" (period= 8.783 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.388 ns + Longest register register " "Info: + Longest register to register delay is 3.388 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns stat0c 1 REG LCFF_X18_Y12_N3 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y12_N3; Fanout = 10; REG Node = 'stat0c'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { stat0c } "NODE_NAME" } } { "leds_pwm.vhd" "" { Text "//room1/38/CST - 3led_pwm/leds_pwm.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.533 ns) + CELL(0.855 ns) 3.388 ns cervena\[8\] 2 REG LCFF_X3_Y6_N27 2 " "Info: 2: + IC(2.533 ns) + CELL(0.855 ns) = 3.388 ns; Loc. = LCFF_X3_Y6_N27; Fanout = 2; REG Node = 'cervena\[8\]'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.388 ns" { stat0c cervena[8] } "NODE_NAME" } } { "leds_pwm.vhd" "" { Text "//room1/38/CST - 3led_pwm/leds_pwm.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.855 ns ( 25.24 % ) " "Info: Total cell delay = 0.855 ns ( 25.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.533 ns ( 74.76 % ) " "Info: Total interconnect delay = 2.533 ns ( 74.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.388 ns" { stat0c cervena[8] } "NODE_NAME" } } { "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "3.388 ns" { stat0c {} cervena[8] {} } { 0.000ns 2.533ns } { 0.000ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.131 ns - Smallest " "Info: - Smallest clock skew is -5.131 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.627 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.627 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 5 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 5; CLK Node = 'clk'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "leds_pwm.vhd" "" { Text "//room1/38/CST - 3led_pwm/leds_pwm.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.861 ns) + CELL(0.666 ns) 2.627 ns cervena\[8\] 2 REG LCFF_X3_Y6_N27 2 " "Info: 2: + IC(0.861 ns) + CELL(0.666 ns) = 2.627 ns; Loc. = LCFF_X3_Y6_N27; Fanout = 2; REG Node = 'cervena\[8\]'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.527 ns" { clk cervena[8] } "NODE_NAME" } } { "leds_pwm.vhd" "" { Text "//room1/38/CST - 3led_pwm/leds_pwm.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 67.22 % ) " "Info: Total cell delay = 1.766 ns ( 67.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.861 ns ( 32.78 % ) " "Info: Total interconnect delay = 0.861 ns ( 32.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.627 ns" { clk cervena[8] } "NODE_NAME" } } { "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "2.627 ns" { clk {} clk~combout {} cervena[8] {} } { 0.000ns 0.000ns 0.861ns } { 0.000ns 1.100ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.758 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 7.758 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 5 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 5; CLK Node = 'clk'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "leds_pwm.vhd" "" { Text "//room1/38/CST - 3led_pwm/leds_pwm.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.828 ns) + CELL(0.970 ns) 3.898 ns hz 2 REG LCFF_X13_Y1_N1 2 " "Info: 2: + IC(1.828 ns) + CELL(0.970 ns) = 3.898 ns; Loc. = LCFF_X13_Y1_N1; Fanout = 2; REG Node = 'hz'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.798 ns" { clk hz } "NODE_NAME" } } { "leds_pwm.vhd" "" { Text "//room1/38/CST - 3led_pwm/leds_pwm.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.342 ns) + CELL(0.000 ns) 6.240 ns hz~clkctrl 3 COMB CLKCTRL_G3 30 " "Info: 3: + IC(2.342 ns) + CELL(0.000 ns) = 6.240 ns; Loc. = CLKCTRL_G3; Fanout = 30; COMB Node = 'hz~clkctrl'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.342 ns" { hz hz~clkctrl } "NODE_NAME" } } { "leds_pwm.vhd" "" { Text "//room1/38/CST - 3led_pwm/leds_pwm.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.852 ns) + CELL(0.666 ns) 7.758 ns stat0c 4 REG LCFF_X18_Y12_N3 10 " "Info: 4: + IC(0.852 ns) + CELL(0.666 ns) = 7.758 ns; Loc. = LCFF_X18_Y12_N3; Fanout = 10; REG Node = 'stat0c'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.518 ns" { hz~clkctrl stat0c } "NODE_NAME" } } { "leds_pwm.vhd" "" { Text "//room1/38/CST - 3led_pwm/leds_pwm.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 35.27 % ) " "Info: Total cell delay = 2.736 ns ( 35.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.022 ns ( 64.73 % ) " "Info: Total interconnect delay = 5.022 ns ( 64.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.758 ns" { clk hz hz~clkctrl stat0c } "NODE_NAME" } } { "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "7.758 ns" { clk {} clk~combout {} hz {} hz~clkctrl {} stat0c {} } { 0.000ns 0.000ns 1.828ns 2.342ns 0.852ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.627 ns" { clk cervena[8] } "NODE_NAME" } } { "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "2.627 ns" { clk {} clk~combout {} cervena[8] {} } { 0.000ns 0.000ns 0.861ns } { 0.000ns 1.100ns 0.666ns } "" } } { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.758 ns" { clk hz hz~clkctrl stat0c } "NODE_NAME" } } { "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "7.758 ns" { clk {} clk~combout {} hz {} hz~clkctrl {} stat0c {} } { 0.000ns 0.000ns 1.828ns 2.342ns 0.852ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "leds_pwm.vhd" "" { Text "//room1/38/CST - 3led_pwm/leds_pwm.vhd" 37 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "leds_pwm.vhd" "" { Text "//room1/38/CST - 3led_pwm/leds_pwm.vhd" 48 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.388 ns" { stat0c cervena[8] } "NODE_NAME" } } { "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "3.388 ns" { stat0c {} cervena[8] {} } { 0.000ns 2.533ns } { 0.000ns 0.855ns } "" } } { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.627 ns" { clk cervena[8] } "NODE_NAME" } } { "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "2.627 ns" { clk {} clk~combout {} cervena[8] {} } { 0.000ns 0.000ns 0.861ns } { 0.000ns 1.100ns 0.666ns } "" } } { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.758 ns" { clk hz hz~clkctrl stat0c } "NODE_NAME" } } { "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "7.758 ns" { clk {} clk~combout {} hz {} hz~clkctrl {} stat0c {} } { 0.000ns 0.000ns 1.828ns 2.342ns 0.852ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "stat0 red_b clk 3.341 ns register " "Info: tsu for register \"stat0\" (data pin = \"red_b\", clock pin = \"clk\") is 3.341 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.137 ns + Longest pin register " "Info: + Longest pin to register delay is 11.137 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns red_b 1 PIN PIN_143 3 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_143; Fanout = 3; PIN Node = 'red_b'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { red_b } "NODE_NAME" } } { "leds_pwm.vhd" "" { Text "//room1/38/CST - 3led_pwm/leds_pwm.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.183 ns) + CELL(0.370 ns) 8.517 ns stat0~0 2 COMB LCCOMB_X18_Y12_N26 1 " "Info: 2: + IC(7.183 ns) + CELL(0.370 ns) = 8.517 ns; Loc. = LCCOMB_X18_Y12_N26; Fanout = 1; COMB Node = 'stat0~0'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.553 ns" { red_b stat0~0 } "NODE_NAME" } } { "leds_pwm.vhd" "" { Text "//room1/38/CST - 3led_pwm/leds_pwm.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.861 ns) + CELL(0.651 ns) 11.029 ns stat0~1 3 COMB LCCOMB_X10_Y11_N8 1 " "Info: 3: + IC(1.861 ns) + CELL(0.651 ns) = 11.029 ns; Loc. = LCCOMB_X10_Y11_N8; Fanout = 1; COMB Node = 'stat0~1'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.512 ns" { stat0~0 stat0~1 } "NODE_NAME" } } { "leds_pwm.vhd" "" { Text "//room1/38/CST - 3led_pwm/leds_pwm.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 11.137 ns stat0 4 REG LCFF_X10_Y11_N9 16 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 11.137 ns; Loc. = LCFF_X10_Y11_N9; Fanout = 16; REG Node = 'stat0'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { stat0~1 stat0 } "NODE_NAME" } } { "leds_pwm.vhd" "" { Text "//room1/38/CST - 3led_pwm/leds_pwm.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.093 ns ( 18.79 % ) " "Info: Total cell delay = 2.093 ns ( 18.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.044 ns ( 81.21 % ) " "Info: Total interconnect delay = 9.044 ns ( 81.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.137 ns" { red_b stat0~0 stat0~1 stat0 } "NODE_NAME" } } { "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "11.137 ns" { red_b {} red_b~combout {} stat0~0 {} stat0~1 {} stat0 {} } { 0.000ns 0.000ns 7.183ns 1.861ns 0.000ns } { 0.000ns 0.964ns 0.370ns 0.651ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "leds_pwm.vhd" "" { Text "//room1/38/CST - 3led_pwm/leds_pwm.vhd" 33 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.756 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 7.756 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 5 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 5; CLK Node = 'clk'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "leds_pwm.vhd" "" { Text "//room1/38/CST - 3led_pwm/leds_pwm.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.828 ns) + CELL(0.970 ns) 3.898 ns hz 2 REG LCFF_X13_Y1_N1 2 " "Info: 2: + IC(1.828 ns) + CELL(0.970 ns) = 3.898 ns; Loc. = LCFF_X13_Y1_N1; Fanout = 2; REG Node = 'hz'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.798 ns" { clk hz } "NODE_NAME" } } { "leds_pwm.vhd" "" { Text "//room1/38/CST - 3led_pwm/leds_pwm.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.342 ns) + CELL(0.000 ns) 6.240 ns hz~clkctrl 3 COMB CLKCTRL_G3 30 " "Info: 3: + IC(2.342 ns) + CELL(0.000 ns) = 6.240 ns; Loc. = CLKCTRL_G3; Fanout = 30; COMB Node = 'hz~clkctrl'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.342 ns" { hz hz~clkctrl } "NODE_NAME" } } { "leds_pwm.vhd" "" { Text "//room1/38/CST - 3led_pwm/leds_pwm.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.850 ns) + CELL(0.666 ns) 7.756 ns stat0 4 REG LCFF_X10_Y11_N9 16 " "Info: 4: + IC(0.850 ns) + CELL(0.666 ns) = 7.756 ns; Loc. = LCFF_X10_Y11_N9; Fanout = 16; REG Node = 'stat0'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.516 ns" { hz~clkctrl stat0 } "NODE_NAME" } } { "leds_pwm.vhd" "" { Text "//room1/38/CST - 3led_pwm/leds_pwm.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 35.28 % ) " "Info: Total cell delay = 2.736 ns ( 35.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.020 ns ( 64.72 % ) " "Info: Total interconnect delay = 5.020 ns ( 64.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.756 ns" { clk hz hz~clkctrl stat0 } "NODE_NAME" } } { "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "7.756 ns" { clk {} clk~combout {} hz {} hz~clkctrl {} stat0 {} } { 0.000ns 0.000ns 1.828ns 2.342ns 0.850ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.137 ns" { red_b stat0~0 stat0~1 stat0 } "NODE_NAME" } } { "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "11.137 ns" { red_b {} red_b~combout {} stat0~0 {} stat0~1 {} stat0 {} } { 0.000ns 0.000ns 7.183ns 1.861ns 0.000ns } { 0.000ns 0.964ns 0.370ns 0.651ns 0.108ns } "" } } { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.756 ns" { clk hz hz~clkctrl stat0 } "NODE_NAME" } } { "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "7.756 ns" { clk {} clk~combout {} hz {} hz~clkctrl {} stat0 {} } { 0.000ns 0.000ns 1.828ns 2.342ns 0.850ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk green green~reg0 14.013 ns register " "Info: tco from clock \"clk\" to destination pin \"green\" through register \"green~reg0\" is 14.013 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.922 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 7.922 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 5 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 5; CLK Node = 'clk'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "leds_pwm.vhd" "" { Text "//room1/38/CST - 3led_pwm/leds_pwm.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.659 ns) + CELL(0.970 ns) 3.729 ns zelena\[8\] 2 REG LCFF_X4_Y1_N15 2 " "Info: 2: + IC(1.659 ns) + CELL(0.970 ns) = 3.729 ns; Loc. = LCFF_X4_Y1_N15; Fanout = 2; REG Node = 'zelena\[8\]'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.629 ns" { clk zelena[8] } "NODE_NAME" } } { "leds_pwm.vhd" "" { Text "//room1/38/CST - 3led_pwm/leds_pwm.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.669 ns) + CELL(0.000 ns) 6.398 ns zelena\[8\]~clkctrl 3 COMB CLKCTRL_G5 9 " "Info: 3: + IC(2.669 ns) + CELL(0.000 ns) = 6.398 ns; Loc. = CLKCTRL_G5; Fanout = 9; COMB Node = 'zelena\[8\]~clkctrl'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { zelena[8] zelena[8]~clkctrl } "NODE_NAME" } } { "leds_pwm.vhd" "" { Text "//room1/38/CST - 3led_pwm/leds_pwm.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.858 ns) + CELL(0.666 ns) 7.922 ns green~reg0 4 REG LCFF_X19_Y12_N15 1 " "Info: 4: + IC(0.858 ns) + CELL(0.666 ns) = 7.922 ns; Loc. = LCFF_X19_Y12_N15; Fanout = 1; REG Node = 'green~reg0'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.524 ns" { zelena[8]~clkctrl green~reg0 } "NODE_NAME" } } { "leds_pwm.vhd" "" { Text "//room1/38/CST - 3led_pwm/leds_pwm.vhd" 180 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 34.54 % ) " "Info: Total cell delay = 2.736 ns ( 34.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.186 ns ( 65.46 % ) " "Info: Total interconnect delay = 5.186 ns ( 65.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.922 ns" { clk zelena[8] zelena[8]~clkctrl green~reg0 } "NODE_NAME" } } { "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "7.922 ns" { clk {} clk~combout {} zelena[8] {} zelena[8]~clkctrl {} green~reg0 {} } { 0.000ns 0.000ns 1.659ns 2.669ns 0.858ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "leds_pwm.vhd" "" { Text "//room1/38/CST - 3led_pwm/leds_pwm.vhd" 180 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.787 ns + Longest register pin " "Info: + Longest register to pin delay is 5.787 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns green~reg0 1 REG LCFF_X19_Y12_N15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y12_N15; Fanout = 1; REG Node = 'green~reg0'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { green~reg0 } "NODE_NAME" } } { "leds_pwm.vhd" "" { Text "//room1/38/CST - 3led_pwm/leds_pwm.vhd" 180 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.551 ns) + CELL(3.236 ns) 5.787 ns green 2 PIN PIN_139 0 " "Info: 2: + IC(2.551 ns) + CELL(3.236 ns) = 5.787 ns; Loc. = PIN_139; Fanout = 0; PIN Node = 'green'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.787 ns" { green~reg0 green } "NODE_NAME" } } { "leds_pwm.vhd" "" { Text "//room1/38/CST - 3led_pwm/leds_pwm.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.236 ns ( 55.92 % ) " "Info: Total cell delay = 3.236 ns ( 55.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.551 ns ( 44.08 % ) " "Info: Total interconnect delay = 2.551 ns ( 44.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.787 ns" { green~reg0 green } "NODE_NAME" } } { "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "5.787 ns" { green~reg0 {} green {} } { 0.000ns 2.551ns } { 0.000ns 3.236ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.922 ns" { clk zelena[8] zelena[8]~clkctrl green~reg0 } "NODE_NAME" } } { "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "7.922 ns" { clk {} clk~combout {} zelena[8] {} zelena[8]~clkctrl {} green~reg0 {} } { 0.000ns 0.000ns 1.659ns 2.669ns 0.858ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.787 ns" { green~reg0 green } "NODE_NAME" } } { "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "5.787 ns" { green~reg0 {} green {} } { 0.000ns 2.551ns } { 0.000ns 3.236ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "stat1c blue_b clk 1.025 ns register " "Info: th for register \"stat1c\" (data pin = \"blue_b\", clock pin = \"clk\") is 1.025 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.749 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 7.749 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 5 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 5; CLK Node = 'clk'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "leds_pwm.vhd" "" { Text "//room1/38/CST - 3led_pwm/leds_pwm.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.828 ns) + CELL(0.970 ns) 3.898 ns hz 2 REG LCFF_X13_Y1_N1 2 " "Info: 2: + IC(1.828 ns) + CELL(0.970 ns) = 3.898 ns; Loc. = LCFF_X13_Y1_N1; Fanout = 2; REG Node = 'hz'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.798 ns" { clk hz } "NODE_NAME" } } { "leds_pwm.vhd" "" { Text "//room1/38/CST - 3led_pwm/leds_pwm.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.342 ns) + CELL(0.000 ns) 6.240 ns hz~clkctrl 3 COMB CLKCTRL_G3 30 " "Info: 3: + IC(2.342 ns) + CELL(0.000 ns) = 6.240 ns; Loc. = CLKCTRL_G3; Fanout = 30; COMB Node = 'hz~clkctrl'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.342 ns" { hz hz~clkctrl } "NODE_NAME" } } { "leds_pwm.vhd" "" { Text "//room1/38/CST - 3led_pwm/leds_pwm.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.843 ns) + CELL(0.666 ns) 7.749 ns stat1c 4 REG LCFF_X3_Y12_N27 10 " "Info: 4: + IC(0.843 ns) + CELL(0.666 ns) = 7.749 ns; Loc. = LCFF_X3_Y12_N27; Fanout = 10; REG Node = 'stat1c'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.509 ns" { hz~clkctrl stat1c } "NODE_NAME" } } { "leds_pwm.vhd" "" { Text "//room1/38/CST - 3led_pwm/leds_pwm.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 35.31 % ) " "Info: Total cell delay = 2.736 ns ( 35.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.013 ns ( 64.69 % ) " "Info: Total interconnect delay = 5.013 ns ( 64.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.749 ns" { clk hz hz~clkctrl stat1c } "NODE_NAME" } } { "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "7.749 ns" { clk {} clk~combout {} hz {} hz~clkctrl {} stat1c {} } { 0.000ns 0.000ns 1.828ns 2.342ns 0.843ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "leds_pwm.vhd" "" { Text "//room1/38/CST - 3led_pwm/leds_pwm.vhd" 38 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.030 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.030 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns blue_b 1 PIN PIN_142 3 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_142; Fanout = 3; PIN Node = 'blue_b'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { blue_b } "NODE_NAME" } } { "leds_pwm.vhd" "" { Text "//room1/38/CST - 3led_pwm/leds_pwm.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.762 ns) + CELL(0.206 ns) 6.922 ns stat1c~0 2 COMB LCCOMB_X3_Y12_N26 1 " "Info: 2: + IC(5.762 ns) + CELL(0.206 ns) = 6.922 ns; Loc. = LCCOMB_X3_Y12_N26; Fanout = 1; COMB Node = 'stat1c~0'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.968 ns" { blue_b stat1c~0 } "NODE_NAME" } } { "leds_pwm.vhd" "" { Text "//room1/38/CST - 3led_pwm/leds_pwm.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.030 ns stat1c 3 REG LCFF_X3_Y12_N27 10 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.030 ns; Loc. = LCFF_X3_Y12_N27; Fanout = 10; REG Node = 'stat1c'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { stat1c~0 stat1c } "NODE_NAME" } } { "leds_pwm.vhd" "" { Text "//room1/38/CST - 3led_pwm/leds_pwm.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.268 ns ( 18.04 % ) " "Info: Total cell delay = 1.268 ns ( 18.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.762 ns ( 81.96 % ) " "Info: Total interconnect delay = 5.762 ns ( 81.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.030 ns" { blue_b stat1c~0 stat1c } "NODE_NAME" } } { "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "7.030 ns" { blue_b {} blue_b~combout {} stat1c~0 {} stat1c {} } { 0.000ns 0.000ns 5.762ns 0.000ns } { 0.000ns 0.954ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.749 ns" { clk hz hz~clkctrl stat1c } "NODE_NAME" } } { "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "7.749 ns" { clk {} clk~combout {} hz {} hz~clkctrl {} stat1c {} } { 0.000ns 0.000ns 1.828ns 2.342ns 0.843ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.030 ns" { blue_b stat1c~0 stat1c } "NODE_NAME" } } { "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "7.030 ns" { blue_b {} blue_b~combout {} stat1c~0 {} stat1c {} } { 0.000ns 0.000ns 5.762ns 0.000ns } { 0.000ns 0.954ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "128 " "Info: Peak virtual memory: 128 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 14 22:50:22 2015 " "Info: Processing ended: Thu May 14 22:50:22 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
