From 5544a6e3807c8663c557a6428f3145f6fc82223a Mon Sep 17 00:00:00 2001
From: Valentin Raevsky <valentin@compulab.co.il>
Date: Mon, 11 Apr 2022 17:54:50 +0300
Subject: [PATCH] som-imx8m-plus: Phy reset is bootloader/firmware enabled
 regulator

Signed-off-by: Valentin Raevsky <valentin@compulab.co.il>
---
 .../boot/dts/compulab/som-imx8m-plus.dts      | 51 ++++++++++++++-----
 1 file changed, 38 insertions(+), 13 deletions(-)

diff --git a/arch/arm64/boot/dts/compulab/som-imx8m-plus.dts b/arch/arm64/boot/dts/compulab/som-imx8m-plus.dts
index 4565ec980564..20e7be3d7a88 100644
--- a/arch/arm64/boot/dts/compulab/som-imx8m-plus.dts
+++ b/arch/arm64/boot/dts/compulab/som-imx8m-plus.dts
@@ -107,6 +107,32 @@
 		regulator-always-on;
 	};
 
+	reg_enet0_reset: regulator-enet0-reset {
+                compatible = "regulator-fixed";
+                regulator-name = "enet1_rst";
+                pinctrl-names = "default";
+                pinctrl-0 = <&pinctrl_enet0_rst>;
+                regulator-min-microvolt = <3300000>;
+                regulator-max-microvolt = <3300000>;
+                gpio = <&gpio1 10 GPIO_ACTIVE_HIGH>;
+                regulator-boot-on;
+                enable-active-high;
+                regulator-always-on;
+        };
+
+	reg_enet1_reset: regulator-enet1-reset {
+                compatible = "regulator-fixed";
+                regulator-name = "enet1_rst";
+                pinctrl-names = "default";
+                pinctrl-0 = <&pinctrl_enet1_rst>;
+                regulator-min-microvolt = <3300000>;
+                regulator-max-microvolt = <3300000>;
+                gpio = <&gpio4 24 GPIO_ACTIVE_HIGH>;
+                regulator-boot-on;
+                enable-active-high;
+                regulator-always-on;
+        };
+
 	sound-hdmi {
 		compatible = "fsl,imx-audio-cdnhdmi";
 		model = "audio-hdmi";
@@ -279,9 +305,6 @@
 	pinctrl-0 = <&pinctrl_eqos>;
 	phy-mode = "rgmii-id";
 	phy-handle = <&ethphy0>;
-	phy-reset-gpios = <&gpio5 10 GPIO_ACTIVE_LOW>;
-	phy-reset-duration = <10>;
-	phy-reset-post-delay = <150>;
 	status = "okay";
 
 	mdio {
@@ -303,9 +326,6 @@
 	phy-mode = "rgmii-id";
 	phy-handle = <&ethphy1>;
 	fsl,magic-packet;
-	phy-reset-gpios = <&gpio4 24 GPIO_ACTIVE_LOW>;
-	phy-reset-duration = <10>;
-	phy-reset-post-delay = <150>;
 	status = "okay";
 
 	mdio {
@@ -787,12 +807,6 @@
 		>;
 	};
 
-        pinctrl_enet_rst: enet1rst {
-                fsl,pins = <
-			MX8MP_IOMUXC_GPIO1_IO10__GPIO1_IO10     0x19
-                >;
-        };
-
 	pinctrl_pwm1: pwm1grp {
 		fsl,pins = <
 			MX8MP_IOMUXC_SPDIF_EXT_CLK__PWM1_OUT	0x116
@@ -839,6 +853,12 @@
 		>;
 	};
 
+        pinctrl_enet0_rst: enet0rst {
+                fsl,pins = <
+			MX8MP_IOMUXC_GPIO1_IO10__GPIO1_IO10     0x19
+                >;
+        };
+
 	pinctrl_fec: fecgrp {
 		fsl,pins = <
 			MX8MP_IOMUXC_SAI1_RXD2__ENET1_MDC		0x3
@@ -855,10 +875,15 @@
 			MX8MP_IOMUXC_SAI1_TXD3__ENET1_RGMII_TD3		0x1f
 			MX8MP_IOMUXC_SAI1_TXD4__ENET1_RGMII_TX_CTL	0x1f
 			MX8MP_IOMUXC_SAI1_TXD5__ENET1_RGMII_TXC		0x1f
-			MX8MP_IOMUXC_SAI2_TXFS__GPIO4_IO24		0x19
 		>;
 	};
 
+        pinctrl_enet1_rst: enet1rst {
+                fsl,pins = <
+			MX8MP_IOMUXC_SAI2_TXFS__GPIO4_IO24		0x19
+                >;
+        };
+
 	pinctrl_flexcan1: flexcan1grp {
 		fsl,pins = <
 			MX8MP_IOMUXC_SAI2_RXC__CAN1_TX          0x154
-- 
2.17.1

