{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 16 17:21:33 2015 " "Info: Processing started: Mon Nov 16 17:21:33 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off InstructionSetOperations -c InstructionSetOperations " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off InstructionSetOperations -c InstructionSetOperations" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsubtract.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file addsubtract.v" { { "Info" "ISGN_ENTITY_NAME" "1 AddSubtract " "Info: Found entity 1: AddSubtract" {  } { { "AddSubtract.v" "" { Text "C:/Users/Student/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionSetOperations/AddSubtract.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4_to_1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux_4_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_4_To_1 " "Info: Found entity 1: MUX_4_To_1" {  } { { "MUX_4_To_1.v" "" { Text "C:/Users/Student/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionSetOperations/MUX_4_To_1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Info: Found entity 1: Register" {  } { { "Register.v" "" { Text "C:/Users/Student/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionSetOperations/Register.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionsetoperations.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file instructionsetoperations.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionSetOperations " "Info: Found entity 1: InstructionSetOperations" {  } { { "InstructionSetOperations.v" "" { Text "C:/Users/Student/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionSetOperations/InstructionSetOperations.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "IROut InstructionSetOperations_tb.v(29) " "Error (10149): Verilog HDL Declaration error at InstructionSetOperations_tb.v(29): identifier \"IROut\" is already declared in the present scope" {  } { { "InstructionSetOperations_tb.v" "" { Text "C:/Users/Student/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionSetOperations/InstructionSetOperations_tb.v" 29 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "Input InstructionSetOperations_tb.v(29) " "Error (10149): Verilog HDL Declaration error at InstructionSetOperations_tb.v(29): identifier \"Input\" is already declared in the present scope" {  } { { "InstructionSetOperations_tb.v" "" { Text "C:/Users/Student/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionSetOperations/InstructionSetOperations_tb.v" 29 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "GND InstructionSetOperations_tb.v(29) " "Error (10149): Verilog HDL Declaration error at InstructionSetOperations_tb.v(29): identifier \"GND\" is already declared in the present scope" {  } { { "InstructionSetOperations_tb.v" "" { Text "C:/Users/Student/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionSetOperations/InstructionSetOperations_tb.v" 29 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "Asel InstructionSetOperations_tb.v(30) " "Error (10149): Verilog HDL Declaration error at InstructionSetOperations_tb.v(30): identifier \"Asel\" is already declared in the present scope" {  } { { "InstructionSetOperations_tb.v" "" { Text "C:/Users/Student/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionSetOperations/InstructionSetOperations_tb.v" 30 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "clk InstructionSetOperations_tb.v(31) " "Error (10149): Verilog HDL Declaration error at InstructionSetOperations_tb.v(31): identifier \"clk\" is already declared in the present scope" {  } { { "InstructionSetOperations_tb.v" "" { Text "C:/Users/Student/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionSetOperations/InstructionSetOperations_tb.v" 31 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "loadA InstructionSetOperations_tb.v(31) " "Error (10149): Verilog HDL Declaration error at InstructionSetOperations_tb.v(31): identifier \"loadA\" is already declared in the present scope" {  } { { "InstructionSetOperations_tb.v" "" { Text "C:/Users/Student/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionSetOperations/InstructionSetOperations_tb.v" 31 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "clearA InstructionSetOperations_tb.v(31) " "Error (10149): Verilog HDL Declaration error at InstructionSetOperations_tb.v(31): identifier \"clearA\" is already declared in the present scope" {  } { { "InstructionSetOperations_tb.v" "" { Text "C:/Users/Student/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionSetOperations/InstructionSetOperations_tb.v" 31 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "sub InstructionSetOperations_tb.v(31) " "Error (10149): Verilog HDL Declaration error at InstructionSetOperations_tb.v(31): identifier \"sub\" is already declared in the present scope" {  } { { "InstructionSetOperations_tb.v" "" { Text "C:/Users/Student/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionSetOperations/InstructionSetOperations_tb.v" 31 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "RAMout InstructionSetOperations_tb.v(32) " "Error (10149): Verilog HDL Declaration error at InstructionSetOperations_tb.v(32): identifier \"RAMout\" is already declared in the present scope" {  } { { "InstructionSetOperations_tb.v" "" { Text "C:/Users/Student/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionSetOperations/InstructionSetOperations_tb.v" 32 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "Aeq0 InstructionSetOperations_tb.v(33) " "Error (10149): Verilog HDL Declaration error at InstructionSetOperations_tb.v(33): identifier \"Aeq0\" is already declared in the present scope" {  } { { "InstructionSetOperations_tb.v" "" { Text "C:/Users/Student/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionSetOperations/InstructionSetOperations_tb.v" 33 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "Apos InstructionSetOperations_tb.v(33) " "Error (10149): Verilog HDL Declaration error at InstructionSetOperations_tb.v(33): identifier \"Apos\" is already declared in the present scope" {  } { { "InstructionSetOperations_tb.v" "" { Text "C:/Users/Student/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionSetOperations/InstructionSetOperations_tb.v" 33 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "regAOut InstructionSetOperations_tb.v(34) " "Error (10149): Verilog HDL Declaration error at InstructionSetOperations_tb.v(34): identifier \"regAOut\" is already declared in the present scope" {  } { { "InstructionSetOperations_tb.v" "" { Text "C:/Users/Student/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionSetOperations/InstructionSetOperations_tb.v" 34 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SubOut InstructionSetOperations_tb.v(35) " "Error (10149): Verilog HDL Declaration error at InstructionSetOperations_tb.v(35): identifier \"SubOut\" is already declared in the present scope" {  } { { "InstructionSetOperations_tb.v" "" { Text "C:/Users/Student/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionSetOperations/InstructionSetOperations_tb.v" 35 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "MuxOut InstructionSetOperations_tb.v(36) " "Error (10149): Verilog HDL Declaration error at InstructionSetOperations_tb.v(36): identifier \"MuxOut\" is already declared in the present scope" {  } { { "InstructionSetOperations_tb.v" "" { Text "C:/Users/Student/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionSetOperations/InstructionSetOperations_tb.v" 36 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "InstructionSetOperations_tb InstructionSetOperations_tb.v(1) " "Error (10112): Ignored design unit \"InstructionSetOperations_tb\" at InstructionSetOperations_tb.v(1) due to previous errors" {  } { { "InstructionSetOperations_tb.v" "" { Text "C:/Users/Student/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionSetOperations/InstructionSetOperations_tb.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionsetoperations_tb.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file instructionsetoperations_tb.v" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 15 s 1  Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 15 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "193 " "Error: Peak virtual memory: 193 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 16 17:21:33 2015 " "Error: Processing ended: Mon Nov 16 17:21:33 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Error: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Error: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
