Warning: Clock network timing may not be up-to-date since only 33.333332 percentage of clock nets are routed. (TIM-233)
 
****************************************
Report : timing
        -path full_clock_expanded
        -delay min
        -physical
        -derate
        -input_pins
        -nets
        -max_paths 100
        -transition_time
        -crosstalk_delta
        -capacitance
Design : khu_sensor_pad
Version: N-2017.09
Date   : Mon Aug 31 22:36:28 2020
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: V135BTN0400   Library: std150e_bst_135_n040
	Parasitic source    : LPE
	Parasitic mode      : RealRVirtualC
	Extraction mode     : MIN_MAX
	Extraction derating : -40/25/125

Information: Percent of Arnoldi-based delays =  0.00%

  Startpoint: khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg/CK (fd3qd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   5.6600 r   (3384.55,1089.96)
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg/Q (fd3qd1_hd)      0.0697               0.9250    0.1541     5.8141 f    (3376.78,1090.36)
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R (net)     1   0.0094                        0.9250    0.0000     5.8141 f    [0.01,0.01]
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_reg/D (fd3qd1_hd)   0.0000   0.0697   0.0000   0.9250   0.0000 *   5.8141 f    (3381.63,1068.71)
  data arrival time                                                                                                   5.8141

  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  clock uncertainty                                                                                        0.2400     5.9000
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_reg/CK (fd3qd1_hd)                                      0.0000     5.9000 r
  library hold time                                                                                        0.0049     5.9049
  data required time                                                                                                  5.9049
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  5.9049
  data arrival time                                                                                                  -5.8141
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0908


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_pstate_reg_0_
            (rising-edge removal check against clock clk_half)
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   5.6600 r (3207.85,2349.97)
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0614             0.9250    0.1486     5.8086 f    (3215.62,2350.36)
  khu_sensor_top/sensor_core/async_rst_synchronizer/n2 (net)     1   0.0075                      0.9250    0.0000     5.8086 f    [0.00,0.01]
  khu_sensor_top/sensor_core/async_rst_synchronizer/icc_place1/A (nid3_hd)   0.0000   0.0614   0.0000   0.9250   0.0000 *   5.8087 f (3215.14,2320.89)
  khu_sensor_top/sensor_core/async_rst_synchronizer/icc_place1/Y (nid3_hd)   0.0511              0.9250    0.0675     5.8762 f    (3216.10,2321.07)
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     4   0.0240                   0.9250    0.0000     5.8762 f    [0.00,0.02]
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     5.8762 f    (netlink)
  khu_sensor_top/sensor_core/w_rst (net)                0.0240                                   0.9250    0.0000     5.8762 f    [0.00,0.02]
  khu_sensor_top/sensor_core/icc_place89/A (ivd4_hd)              0.0000    0.0511    0.0000     0.9250    0.0000 *   5.8762 f    (3290.96,2126.84)
  khu_sensor_top/sensor_core/icc_place89/Y (ivd4_hd)                        0.2894               0.9250    0.1227     5.9989 r    (3291.44,2127.09)
  khu_sensor_top/sensor_core/n587 (net)        22       0.1361                                   0.9250    0.0000     5.9989 r    [0.09,0.14]
  khu_sensor_top/sensor_core/r_ads_pstate_reg_0_/SN (fd3qd2_hd)   0.0000    0.2894    0.0000     0.9250    0.0025 *   6.0014 r    (3269.84,2234.47)
  data arrival time                                                                                                   6.0014

  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  clock uncertainty                                                                                        0.2400     5.9000
  khu_sensor_top/sensor_core/r_ads_pstate_reg_0_/CK (fd3qd2_hd)                                            0.0000     5.9000 r
  library removal time                                                                                     0.1522     6.0522
  data required time                                                                                                  6.0522
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  6.0522
  data arrival time                                                                                                  -6.0014
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0507


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_lstate_reg_0_
            (rising-edge removal check against clock clk_half)
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   5.6600 r (3207.85,2349.97)
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0614             0.9250    0.1486     5.8086 f    (3215.62,2350.36)
  khu_sensor_top/sensor_core/async_rst_synchronizer/n2 (net)     1   0.0075                      0.9250    0.0000     5.8086 f    [0.00,0.01]
  khu_sensor_top/sensor_core/async_rst_synchronizer/icc_place1/A (nid3_hd)   0.0000   0.0614   0.0000   0.9250   0.0000 *   5.8087 f (3215.14,2320.89)
  khu_sensor_top/sensor_core/async_rst_synchronizer/icc_place1/Y (nid3_hd)   0.0511              0.9250    0.0675     5.8762 f    (3216.10,2321.07)
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     4   0.0240                   0.9250    0.0000     5.8762 f    [0.00,0.02]
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     5.8762 f    (netlink)
  khu_sensor_top/sensor_core/w_rst (net)                0.0240                                   0.9250    0.0000     5.8762 f    [0.00,0.02]
  khu_sensor_top/sensor_core/icc_place89/A (ivd4_hd)              0.0000    0.0511    0.0000     0.9250    0.0000 *   5.8762 f    (3290.96,2126.84)
  khu_sensor_top/sensor_core/icc_place89/Y (ivd4_hd)                        0.2894               0.9250    0.1227     5.9989 r    (3291.44,2127.09)
  khu_sensor_top/sensor_core/n587 (net)        22       0.1361                                   0.9250    0.0000     5.9989 r    [0.09,0.14]
  khu_sensor_top/sensor_core/r_ads_lstate_reg_0_/SN (fd3qd1_hd)   0.0000    0.2894    0.0000     0.9250    0.0027 *   6.0016 r    (3342.22,2212.82)
  data arrival time                                                                                                   6.0016

  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  clock uncertainty                                                                                        0.2400     5.9000
  khu_sensor_top/sensor_core/r_ads_lstate_reg_0_/CK (fd3qd1_hd)                                            0.0000     5.9000 r
  library removal time                                                                                     0.1341     6.0341
  data required time                                                                                                  6.0341
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  6.0341
  data arrival time                                                                                                  -6.0016
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0325


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_pstate_reg_1_
            (rising-edge removal check against clock clk_half)
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   5.6600 r (3207.85,2349.97)
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0614             0.9250    0.1486     5.8086 f    (3215.62,2350.36)
  khu_sensor_top/sensor_core/async_rst_synchronizer/n2 (net)     1   0.0075                      0.9250    0.0000     5.8086 f    [0.00,0.01]
  khu_sensor_top/sensor_core/async_rst_synchronizer/icc_place1/A (nid3_hd)   0.0000   0.0614   0.0000   0.9250   0.0000 *   5.8087 f (3215.14,2320.89)
  khu_sensor_top/sensor_core/async_rst_synchronizer/icc_place1/Y (nid3_hd)   0.0511              0.9250    0.0675     5.8762 f    (3216.10,2321.07)
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     4   0.0240                   0.9250    0.0000     5.8762 f    [0.00,0.02]
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     5.8762 f    (netlink)
  khu_sensor_top/sensor_core/w_rst (net)                0.0240                                   0.9250    0.0000     5.8762 f    [0.00,0.02]
  khu_sensor_top/sensor_core/icc_place89/A (ivd4_hd)              0.0000    0.0511    0.0000     0.9250    0.0000 *   5.8762 f    (3290.96,2126.84)
  khu_sensor_top/sensor_core/icc_place89/Y (ivd4_hd)                        0.2894               0.9250    0.1227     5.9989 r    (3291.44,2127.09)
  khu_sensor_top/sensor_core/n587 (net)        22       0.1361                                   0.9250    0.0000     5.9989 r    [0.09,0.14]
  khu_sensor_top/sensor_core/r_ads_pstate_reg_1_/SN (fd3qd1_hd)   0.0000    0.2894    0.0000     0.9250    0.0028 *   6.0017 r    (3325.42,2245.62)
  data arrival time                                                                                                   6.0017

  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  clock uncertainty                                                                                        0.2400     5.9000
  khu_sensor_top/sensor_core/r_ads_pstate_reg_1_/CK (fd3qd1_hd)                                            0.0000     5.9000 r
  library removal time                                                                                     0.1341     6.0341
  data required time                                                                                                  6.0341
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  6.0341
  data arrival time                                                                                                  -6.0017
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0324


  Startpoint: khu_sensor_top/sensor_core/r_ads_lstate_reg_0_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_lstate_reg_0_
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  khu_sensor_top/sensor_core/r_ads_lstate_reg_0_/CK (fd3qd1_hd)   0.0000    0.9000    0.0000     0.9250    0.0000     5.6600 r    (3347.59,2213.17)
  khu_sensor_top/sensor_core/r_ads_lstate_reg_0_/Q (fd3qd1_hd)              0.0635               0.9250    0.1500     5.8100 f    (3339.82,2213.56)
  khu_sensor_top/sensor_core/r_ads_lstate[0] (net)     2   0.0079                                0.9250    0.0000     5.8100 f    [0.00,0.01]
  khu_sensor_top/sensor_core/U10/AN (nr2bd1_hd)                   0.0000    0.0635    0.0000     0.9250    0.0000 *   5.8100 f    (3332.69,2216.29)
  khu_sensor_top/sensor_core/U10/Y (nr2bd1_hd)                              0.0460               0.9250    0.0683     5.8783 f    (3333.65,2216.60)
  khu_sensor_top/sensor_core/n32 (net)          1       0.0061                                   0.9250    0.0000     5.8783 f    [0.00,0.01]
  khu_sensor_top/sensor_core/r_ads_lstate_reg_0_/D (fd3qd1_hd)    0.0000    0.0460    0.0000     0.9250    0.0000 *   5.8783 f    (3345.99,2213.51)
  data arrival time                                                                                                   5.8783

  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  clock uncertainty                                                                                        0.2400     5.9000
  khu_sensor_top/sensor_core/r_ads_lstate_reg_0_/CK (fd3qd1_hd)                                            0.0000     5.9000 r
  library hold time                                                                                        0.0013     5.9013
  data required time                                                                                                  5.9013
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  5.9013
  data arrival time                                                                                                  -5.8783
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0230


  Startpoint: khu_sensor_top/sensor_core/r_ads_lstate_reg_1_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_lstate_reg_1_
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  khu_sensor_top/sensor_core/r_ads_lstate_reg_1_/CK (fd3qd1_hd)   0.0000    0.9000    0.0000     0.9250    0.0000     5.6600 r    (3365.63,2191.56)
  khu_sensor_top/sensor_core/r_ads_lstate_reg_1_/Q (fd3qd1_hd)              0.0704               0.9250    0.1545     5.8145 f    (3357.86,2191.97)
  khu_sensor_top/sensor_core/r_ads_lstate[1] (net)     2   0.0095                                0.9250    0.0000     5.8145 f    [0.01,0.01]
  khu_sensor_top/sensor_core/U9/AN (nr2bd1_hd)                    0.0000    0.0704    0.0000     0.9250    0.0000 *   5.8145 f    (3346.77,2198.95)
  khu_sensor_top/sensor_core/U9/Y (nr2bd1_hd)                               0.0463               0.9250    0.0704     5.8849 f    (3347.73,2198.64)
  khu_sensor_top/sensor_core/n31 (net)          1       0.0062                                   0.9250    0.0000     5.8849 f    [0.00,0.01]
  khu_sensor_top/sensor_core/r_ads_lstate_reg_1_/D (fd3qd1_hd)    0.0000    0.0463    0.0000     0.9250    0.0000 *   5.8849 f    (3364.03,2191.91)
  data arrival time                                                                                                   5.8849

  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  clock uncertainty                                                                                        0.2400     5.9000
  khu_sensor_top/sensor_core/r_ads_lstate_reg_1_/CK (fd3qd1_hd)                                            0.0000     5.9000 r
  library hold time                                                                                        0.0014     5.9014
  data required time                                                                                                  5.9014
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  5.9014
  data arrival time                                                                                                  -5.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0165


  Startpoint: khu_sensor_top/uart_controller/uart_rx/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/uart_rx/r_Rx_Byte_reg_3_
            (rising-edge removal check against clock clk_half)
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  khu_sensor_top/uart_controller/uart_rx/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   5.6600 r (3294.09,888.36)
  khu_sensor_top/uart_controller/uart_rx/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0565   0.9250   0.1454    5.8054 f    (3301.86,888.77)
  khu_sensor_top/uart_controller/uart_rx/async_rst_synchronizer/o_RST (net)     1   0.0063       0.9250    0.0000     5.8054 f    [0.00,0.01]
  khu_sensor_top/uart_controller/uart_rx/async_rst_synchronizer/o_RST (async_rst_synchronizer_5)   0.9250   0.0000    5.8054 f    (netlink)
  khu_sensor_top/uart_controller/uart_rx/w_rst (net)    0.0063                                   0.9250    0.0000     5.8054 f    [0.00,0.01]
  khu_sensor_top/uart_controller/uart_rx/icc_place3/A (ivd3_hd)   0.0000    0.0565    0.0000     0.9250    0.0000 *   5.8054 f    (3305.48,884.40)
  khu_sensor_top/uart_controller/uart_rx/icc_place3/Y (ivd3_hd)             0.2962               0.9250    0.1272     5.9326 r    (3305.96,884.14)
  khu_sensor_top/uart_controller/uart_rx/n44 (net)    16   0.1030                                0.9250    0.0000     5.9326 r    [0.07,0.10]
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Byte_reg_3_/RN (fd2qd2_hd)   0.0000   0.2962   0.0000   0.9250   0.0025 *   5.9351 r (3365.54,1010.46)
  data arrival time                                                                                                   5.9351

  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  clock uncertainty                                                                                        0.2400     5.9000
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Byte_reg_3_/CK (fd2qd2_hd)                                   0.0000     5.9000 r
  library removal time                                                                                     0.0454     5.9454
  data required time                                                                                                  5.9454
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  5.9454
  data arrival time                                                                                                  -5.9351
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0103


  Startpoint: khu_sensor_top/sensor_core/o_MPR121_ERROR_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_MPR121_ERROR_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  khu_sensor_top/sensor_core/o_MPR121_ERROR_reg/CK (fd2qd1_hd)    0.0000    0.9000    0.0000     0.9250    0.0000     5.6600 r    (3268.37,1248.53)
  khu_sensor_top/sensor_core/o_MPR121_ERROR_reg/Q (fd2qd1_hd)               0.0612               0.9250    0.1506     5.8106 f    (3259.24,1248.02)
  khu_sensor_top/sensor_core/o_MPR121_ERROR (net)     1   0.0071                                 0.9250    0.0000     5.8106 f    [0.01,0.01]
  khu_sensor_top/sensor_core/U5/B (or2d1_hd)                      0.0000    0.0612    0.0000     0.9250    0.0000 *   5.8106 f    (3252.18,1248.42)
  khu_sensor_top/sensor_core/U5/Y (or2d1_hd)                                0.0517               0.9250    0.0841     5.8948 f    (3253.05,1248.34)
  khu_sensor_top/sensor_core/n28 (net)          1       0.0062                                   0.9250    0.0000     5.8948 f    [0.00,0.01]
  khu_sensor_top/sensor_core/o_MPR121_ERROR_reg/D (fd2qd1_hd)     0.0000    0.0517    0.0000     0.9250    0.0000 *   5.8948 f    (3266.79,1248.54)
  data arrival time                                                                                                   5.8948

  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  clock uncertainty                                                                                        0.2400     5.9000
  khu_sensor_top/sensor_core/o_MPR121_ERROR_reg/CK (fd2qd1_hd)                                             0.0000     5.9000 r
  library hold time                                                                                        0.0036     5.9036
  data required time                                                                                                  5.9036
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  5.9036
  data arrival time                                                                                                  -5.8948
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0088


  Startpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_5_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_5_
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_5_/CK (fd2qd1_hd)   0.0000   0.9000   0.0000     0.9250    0.0000     5.6600 r    (3391.35,1846.12)
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_5_/Q (fd2qd1_hd)            0.0641               0.9250    0.1527     5.8127 f    (3400.48,1845.62)
  khu_sensor_top/sensor_core/o_UART_DATA_TX[5] (net)     2   0.0078                              0.9250    0.0000     5.8127 f    [0.00,0.01]
  khu_sensor_top/sensor_core/U1287/D0 (mx2d1_hd)                  0.0000    0.0641    0.0000     0.9250    0.0000 *   5.8127 f    (3414.56,1838.95)
  khu_sensor_top/sensor_core/U1287/Y (mx2d1_hd)                             0.0577               0.9250    0.0856     5.8983 f    (3411.95,1838.73)
  khu_sensor_top/sensor_core/n385 (net)         1       0.0054                                   0.9250    0.0000     5.8983 f    [0.00,0.01]
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_5_/D (fd2qd1_hd)   0.0000   0.0577    0.0000     0.9250    0.0000 *   5.8983 f    (3392.93,1846.14)
  data arrival time                                                                                                   5.8983

  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  clock uncertainty                                                                                        0.2400     5.9000
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_5_/CK (fd2qd1_hd)                                          0.0000     5.9000 r
  library hold time                                                                                        0.0043     5.9043
  data required time                                                                                                  5.9043
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  5.9043
  data arrival time                                                                                                  -5.8983
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0061


  Startpoint: khu_sensor_top/sensor_core/r_ads_lstate_reg_2_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_lstate_reg_2_
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  khu_sensor_top/sensor_core/r_ads_lstate_reg_2_/CK (fd2qd1_hd)   0.0000    0.9000    0.0000     0.9250    0.0000     5.6600 r    (3329.75,2180.31)
  khu_sensor_top/sensor_core/r_ads_lstate_reg_2_/Q (fd2qd1_hd)              0.0748               0.9250    0.1602     5.8202 f    (3338.88,2180.82)
  khu_sensor_top/sensor_core/r_ads_lstate[2] (net)     2   0.0103                                0.9250    0.0000     5.8202 f    [0.01,0.01]
  khu_sensor_top/sensor_core/U8/B (or2d1_hd)                      0.0000    0.0748    0.0000     0.9250    0.0000 *   5.8202 f    (3335.38,2187.62)
  khu_sensor_top/sensor_core/U8/Y (or2d1_hd)                                0.0506               0.9250    0.0845     5.9047 f    (3334.51,2187.70)
  khu_sensor_top/sensor_core/n30 (net)          1       0.0056                                   0.9250    0.0000     5.9047 f    [0.00,0.01]
  khu_sensor_top/sensor_core/r_ads_lstate_reg_2_/D (fd2qd1_hd)    0.0000    0.0506    0.0000     0.9250    0.0000 *   5.9047 f    (3331.33,2180.30)
  data arrival time                                                                                                   5.9047

  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  clock uncertainty                                                                                        0.2400     5.9000
  khu_sensor_top/sensor_core/r_ads_lstate_reg_2_/CK (fd2qd1_hd)                                            0.0000     5.9000 r
  library hold time                                                                                        0.0035     5.9035
  data required time                                                                                                  5.9035
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  5.9035
  data arrival time                                                                                                  -5.9047
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0012


  Startpoint: khu_sensor_top/sensor_core/r_ads_second_param_reg_0_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_second_param_reg_0_
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  khu_sensor_top/sensor_core/r_ads_second_param_reg_0_/CK (fd2qd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000    5.6600 r    (3419.07,2321.32)
  khu_sensor_top/sensor_core/r_ads_second_param_reg_0_/Q (fd2qd1_hd)        0.0777               0.9250    0.1622     5.8222 f    (3428.20,2320.82)
  khu_sensor_top/sensor_core/r_ads_second_param[0] (net)     2   0.0111                          0.9250    0.0000     5.8222 f    [0.01,0.01]
  khu_sensor_top/sensor_core/U1410/D0 (mx2d1_hd)                  0.0000    0.0777    0.0000     0.9250    0.0000 *   5.8222 f    (3442.73,2331.49)
  khu_sensor_top/sensor_core/U1410/Y (mx2d1_hd)                             0.0489               0.9250    0.0827     5.9048 f    (3440.11,2331.71)
  khu_sensor_top/sensor_core/n323 (net)         1       0.0035                                   0.9250    0.0000     5.9048 f    [0.00,0.00]
  khu_sensor_top/sensor_core/r_ads_second_param_reg_0_/D (fd2qd1_hd)   0.0000   0.0489   0.0000   0.9250   0.0000 *   5.9048 f    (3420.65,2321.34)
  data arrival time                                                                                                   5.9048

  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  clock uncertainty                                                                                        0.2400     5.9000
  khu_sensor_top/sensor_core/r_ads_second_param_reg_0_/CK (fd2qd1_hd)                                      0.0000     5.9000 r
  library hold time                                                                                        0.0033     5.9033
  data required time                                                                                                  5.9033
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  5.9033
  data arrival time                                                                                                  -5.9048
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0016


  Startpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_7_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_7_
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_7_/CK (fd2qd1_hd)   0.0000   0.9000   0.0000     0.9250    0.0000     5.6600 r    (3301.15,1853.32)
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_7_/Q (fd2qd1_hd)            0.0731               0.9250    0.1590     5.8190 f    (3310.28,1852.82)
  khu_sensor_top/sensor_core/o_UART_DATA_TX[7] (net)     2   0.0098                              0.9250    0.0000     5.8190 f    [0.01,0.01]
  khu_sensor_top/sensor_core/U1288/D0 (mx2d1_hd)                  0.0000    0.0731    0.0000     0.9250    0.0000 *   5.8190 f    (3326.12,1849.09)
  khu_sensor_top/sensor_core/U1288/Y (mx2d1_hd)                             0.0608               0.9250    0.0900     5.9090 f    (3323.51,1849.31)
  khu_sensor_top/sensor_core/n384 (net)         1       0.0060                                   0.9250    0.0000     5.9090 f    [0.00,0.01]
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_7_/D (fd2qd1_hd)   0.0000   0.0608    0.0000     0.9250    0.0000 *   5.9090 f    (3302.73,1853.34)
  data arrival time                                                                                                   5.9090

  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  clock uncertainty                                                                                        0.2400     5.9000
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_7_/CK (fd2qd1_hd)                                          0.0000     5.9000 r
  library hold time                                                                                        0.0047     5.9047
  data required time                                                                                                  5.9047
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  5.9047
  data arrival time                                                                                                  -5.9090
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0043


  Startpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_4_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_4_
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_4_/CK (fd2qd1_hd)   0.0000   0.9000   0.0000     0.9250    0.0000     5.6600 r    (3327.55,1910.93)
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_4_/Q (fd2qd1_hd)            0.0724               0.9250    0.1585     5.8185 f    (3336.68,1910.42)
  khu_sensor_top/sensor_core/o_UART_DATA_TX[4] (net)     2   0.0097                              0.9250    0.0000     5.8185 f    [0.01,0.01]
  khu_sensor_top/sensor_core/U1286/D0 (mx2d1_hd)                  0.0000    0.0724    0.0000     0.9250    0.0000 *   5.8185 f    (3319.51,1903.75)
  khu_sensor_top/sensor_core/U1286/Y (mx2d1_hd)                             0.0628               0.9250    0.0915     5.9099 f    (3322.13,1903.53)
  khu_sensor_top/sensor_core/n386 (net)         1       0.0065                                   0.9250    0.0000     5.9099 f    [0.00,0.01]
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_4_/D (fd2qd1_hd)   0.0000   0.0628    0.0000     0.9250    0.0000 *   5.9099 f    (3329.13,1910.94)
  data arrival time                                                                                                   5.9099

  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  clock uncertainty                                                                                        0.2400     5.9000
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_4_/CK (fd2qd1_hd)                                          0.0000     5.9000 r
  library hold time                                                                                        0.0050     5.9050
  data required time                                                                                                  5.9050
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  5.9050
  data arrival time                                                                                                  -5.9099
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0050


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_10_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_10_
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_10_/CK (fd2qd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   5.6600 r (3455.37,1697.92)
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_10_/Q (fd2qd1_hd)   0.0751             0.9250    0.1604     5.8204 f    (3446.24,1698.42)
  khu_sensor_top/uart_controller/r_uart_data_tx_shift[10] (net)     2   0.0103                   0.9250    0.0000     5.8204 f    [0.01,0.01]
  khu_sensor_top/uart_controller/U285/D0 (mx2d1_hd)               0.0000    0.0751    0.0000     0.9250    0.0000 *   5.8204 f    (3431.27,1687.75)
  khu_sensor_top/uart_controller/U285/Y (mx2d1_hd)                          0.0557               0.9250    0.0891     5.9095 f    (3433.89,1687.53)
  khu_sensor_top/uart_controller/n96 (net)      1       0.0055                                   0.9250    0.0000     5.9095 f    [0.00,0.01]
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_10_/D (fd2qd1_hd)   0.0000   0.0557   0.0000   0.9250   0.0000 *   5.9095 f (3453.79,1697.90)
  data arrival time                                                                                                   5.9095

  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  clock uncertainty                                                                                        0.2400     5.9000
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_10_/CK (fd2qd1_hd)                               0.0000     5.9000 r
  library hold time                                                                                        0.0041     5.9041
  data required time                                                                                                  5.9041
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  5.9041
  data arrival time                                                                                                  -5.9095
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0054


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_5_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_5_
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_5_/CK (fd2qd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   5.6600 r (3456.25,1849.11)
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_5_/Q (fd2qd1_hd)   0.0782              0.9250    0.1625     5.8225 f    (3447.12,1849.62)
  khu_sensor_top/uart_controller/r_uart_data_tx_shift[5] (net)     2   0.0112                    0.9250    0.0000     5.8225 f    [0.01,0.01]
  khu_sensor_top/uart_controller/U382/D0 (mx2d1_hd)               0.0000    0.0782    0.0000     0.9250    0.0000 *   5.8225 f    (3438.31,1846.15)
  khu_sensor_top/uart_controller/U382/Y (mx2d1_hd)                          0.0516               0.9250    0.0867     5.9092 f    (3440.93,1845.93)
  khu_sensor_top/uart_controller/n101 (net)     1       0.0046                                   0.9250    0.0000     5.9092 f    [0.00,0.00]
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_5_/D (fd2qd1_hd)   0.0000   0.0516   0.0000   0.9250   0.0000 *   5.9092 f (3454.67,1849.10)
  data arrival time                                                                                                   5.9092

  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  clock uncertainty                                                                                        0.2400     5.9000
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_5_/CK (fd2qd1_hd)                                0.0000     5.9000 r
  library hold time                                                                                        0.0036     5.9036
  data required time                                                                                                  5.9036
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  5.9036
  data arrival time                                                                                                  -5.9092
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0057


  Startpoint: khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_5_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_5_
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_5_/CK (fd2qd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000    5.6600 r    (3209.19,2263.73)
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_5_/Q (fd2qd1_hd)        0.0771               0.9250    0.1617     5.8217 f    (3218.32,2263.22)
  khu_sensor_top/sensor_core/r_ads_ch2_data_out[5] (net)     2   0.0109                          0.9250    0.0000     5.8217 f    [0.01,0.01]
  khu_sensor_top/sensor_core/U1320/D0 (mx2d1_hd)                  0.0000    0.0771    0.0000     0.9250    0.0000 *   5.8217 f    (3204.25,2278.15)
  khu_sensor_top/sensor_core/U1320/Y (mx2d1_hd)                             0.0533               0.9250    0.0879     5.9096 f    (3201.63,2277.93)
  khu_sensor_top/sensor_core/n370 (net)         1       0.0049                                   0.9250    0.0000     5.9096 f    [0.00,0.00]
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_5_/D (fd2qd1_hd)   0.0000   0.0533   0.0000   0.9250   0.0000 *   5.9096 f    (3210.77,2263.74)
  data arrival time                                                                                                   5.9096

  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  clock uncertainty                                                                                        0.2400     5.9000
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_5_/CK (fd2qd1_hd)                                      0.0000     5.9000 r
  library hold time                                                                                        0.0038     5.9038
  data required time                                                                                                  5.9038
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  5.9038
  data arrival time                                                                                                  -5.9096
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0058


  Startpoint: khu_sensor_top/sensor_core/r_ads_second_param_reg_0_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_0_
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  khu_sensor_top/sensor_core/r_ads_second_param_reg_0_/CK (fd2qd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000    5.6600 r    (3419.07,2321.32)
  khu_sensor_top/sensor_core/r_ads_second_param_reg_0_/Q (fd2qd1_hd)        0.0777               0.9250    0.1622     5.8222 f    (3428.20,2320.82)
  khu_sensor_top/sensor_core/r_ads_second_param[0] (net)     2   0.0111                          0.9250    0.0000     5.8222 f    [0.01,0.01]
  khu_sensor_top/sensor_core/U1174/D1 (mx2d1_hd)                  0.0000    0.0777    0.0000     0.9250    0.0000 *   5.8222 f    (3452.84,2421.98)
  khu_sensor_top/sensor_core/U1174/Y (mx2d1_hd)                             0.0537               0.9250    0.0875     5.9097 f    (3453.69,2421.93)
  khu_sensor_top/sensor_core/n247 (net)         1       0.0050                                   0.9250    0.0000     5.9097 f    [0.00,0.01]
  khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_0_/D (fd2qd1_hd)   0.0000   0.0537   0.0000   0.9250    0.0000 *   5.9097 f    (3456.43,2396.30)
  data arrival time                                                                                                   5.9097

  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  clock uncertainty                                                                                        0.2400     5.9000
  khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_0_/CK (fd2qd1_hd)                                       0.0000     5.9000 r
  library hold time                                                                                        0.0039     5.9039
  data required time                                                                                                  5.9039
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  5.9039
  data arrival time                                                                                                  -5.9097
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0058


  Startpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_53_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_53_
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_53_/CK (fd2qd1_hd)   0.0000   0.9000   0.0000    0.9250    0.0000     5.6600 r    (3456.69,1820.31)
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_53_/Q (fd2qd1_hd)           0.0789               0.9250    0.1630     5.8230 f    (3447.56,1820.82)
  khu_sensor_top/sensor_core/o_UART_DATA_TX[53] (net)     2   0.0114                             0.9250    0.0000     5.8230 f    [0.01,0.01]
  khu_sensor_top/sensor_core/U4/B (or2d1_hd)                      0.0000    0.0789    0.0000     0.9250    0.0000 *   5.8230 f    (3437.86,1820.42)
  khu_sensor_top/sensor_core/U4/Y (or2d1_hd)                                0.0535               0.9250    0.0868     5.9098 f    (3438.73,1820.50)
  khu_sensor_top/sensor_core/n27 (net)          1       0.0063                                   0.9250    0.0000     5.9098 f    [0.00,0.01]
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_53_/D (fd2qd1_hd)   0.0000   0.0535   0.0000     0.9250    0.0000 *   5.9098 f    (3455.11,1820.30)
  data arrival time                                                                                                   5.9098

  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  clock uncertainty                                                                                        0.2400     5.9000
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_53_/CK (fd2qd1_hd)                                         0.0000     5.9000 r
  library hold time                                                                                        0.0038     5.9038
  data required time                                                                                                  5.9038
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  5.9038
  data arrival time                                                                                                  -5.9098
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0060


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_23_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_23_
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_23_/CK (fd2qd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   5.6600 r (3455.81,2018.93)
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_23_/Q (fd2qd1_hd)   0.0758             0.9250    0.1608     5.8208 f    (3446.68,2018.42)
  khu_sensor_top/uart_controller/r_uart_data_tx_shift[23] (net)     2   0.0105                   0.9250    0.0000     5.8208 f    [0.01,0.01]
  khu_sensor_top/uart_controller/U311/D0 (mx2d1_hd)               0.0000    0.0758    0.0000     0.9250    0.0000 *   5.8208 f    (3425.11,2021.89)
  khu_sensor_top/uart_controller/U311/Y (mx2d1_hd)                          0.0564               0.9250    0.0894     5.9102 f    (3427.73,2022.11)
  khu_sensor_top/uart_controller/n83 (net)      1       0.0055                                   0.9250    0.0000     5.9102 f    [0.00,0.01]
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_23_/D (fd2qd1_hd)   0.0000   0.0564   0.0000   0.9250   0.0000 *   5.9102 f (3454.23,2018.94)
  data arrival time                                                                                                   5.9102

  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  clock uncertainty                                                                                        0.2400     5.9000
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_23_/CK (fd2qd1_hd)                               0.0000     5.9000 r
  library hold time                                                                                        0.0042     5.9042
  data required time                                                                                                  5.9042
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  5.9042
  data arrival time                                                                                                  -5.9102
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0061


  Startpoint: khu_sensor_top/sensor_core/r_mpr_touch_status_0_reg_4_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_touch_status_0_reg_4_
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  khu_sensor_top/sensor_core/r_mpr_touch_status_0_reg_4_/CK (fd2qd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   5.6600 r   (3268.59,1395.52)
  khu_sensor_top/sensor_core/r_mpr_touch_status_0_reg_4_/Q (fd2qd1_hd)      0.0761               0.9250    0.1611     5.8211 f    (3277.72,1396.02)
  khu_sensor_top/sensor_core/r_mpr_touch_status_0[4] (net)     2   0.0106                        0.9250    0.0000     5.8211 f    [0.01,0.01]
  khu_sensor_top/sensor_core/U1390/D0 (mx2d1_hd)                  0.0000    0.0761    0.0000     0.9250    0.0000 *   5.8211 f    (3258.36,1406.95)
  khu_sensor_top/sensor_core/U1390/Y (mx2d1_hd)                             0.0567               0.9250    0.0897     5.9107 f    (3255.75,1406.73)
  khu_sensor_top/sensor_core/n422 (net)         1       0.0056                                   0.9250    0.0000     5.9107 f    [0.00,0.01]
  khu_sensor_top/sensor_core/r_mpr_touch_status_0_reg_4_/D (fd2qd1_hd)   0.0000   0.0567   0.0000   0.9250   0.0000 *   5.9107 f  (3270.17,1395.50)
  data arrival time                                                                                                   5.9107

  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  clock uncertainty                                                                                        0.2400     5.9000
  khu_sensor_top/sensor_core/r_mpr_touch_status_0_reg_4_/CK (fd2qd1_hd)                                    0.0000     5.9000 r
  library hold time                                                                                        0.0042     5.9042
  data required time                                                                                                  5.9042
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  5.9042
  data arrival time                                                                                                  -5.9107
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0065


  Startpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_49_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_49_
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_49_/CK (fd2qd1_hd)   0.0000   0.9000   0.0000    0.9250    0.0000     5.6600 r    (3403.23,1817.32)
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_49_/Q (fd2qd1_hd)           0.0762               0.9250    0.1611     5.8211 f    (3412.36,1816.82)
  khu_sensor_top/sensor_core/o_UART_DATA_TX[49] (net)     2   0.0107                             0.9250    0.0000     5.8211 f    [0.01,0.01]
  khu_sensor_top/sensor_core/U1289/D0 (mx2d1_hd)                  0.0000    0.0762    0.0000     0.9250    0.0000 *   5.8211 f    (3421.60,1805.89)
  khu_sensor_top/sensor_core/U1289/Y (mx2d1_hd)                             0.0597               0.9250    0.0901     5.9112 f    (3418.99,1806.11)
  khu_sensor_top/sensor_core/n383 (net)         1       0.0057                                   0.9250    0.0000     5.9112 f    [0.00,0.01]
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_49_/D (fd2qd1_hd)   0.0000   0.0597   0.0000     0.9250    0.0000 *   5.9112 f    (3404.81,1817.34)
  data arrival time                                                                                                   5.9112

  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  clock uncertainty                                                                                        0.2400     5.9000
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_49_/CK (fd2qd1_hd)                                         0.0000     5.9000 r
  library hold time                                                                                        0.0046     5.9046
  data required time                                                                                                  5.9046
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  5.9046
  data arrival time                                                                                                  -5.9112
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0066


  Startpoint: khu_sensor_top/sensor_core/r_ads_first_param_reg_6_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_6_
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  khu_sensor_top/sensor_core/r_ads_first_param_reg_6_/CK (fd2qd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000     5.6600 r    (3308.63,2403.51)
  khu_sensor_top/sensor_core/r_ads_first_param_reg_6_/Q (fd2qd1_hd)         0.0820               0.9250    0.1651     5.8251 f    (3317.76,2404.02)
  khu_sensor_top/sensor_core/r_ads_first_param[6] (net)     2   0.0123                           0.9250    0.0000     5.8251 f    [0.01,0.01]
  khu_sensor_top/sensor_core/U1154/D1 (mx2d1_hd)                  0.0000    0.0820    0.0000     0.9250    0.0001 *   5.8252 f    (3327.44,2465.18)
  khu_sensor_top/sensor_core/U1154/Y (mx2d1_hd)                             0.0510               0.9250    0.0861     5.9113 f    (3326.59,2465.13)
  khu_sensor_top/sensor_core/n261 (net)         1       0.0043                                   0.9250    0.0000     5.9113 f    [0.00,0.00]
  khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_6_/D (fd2qd1_hd)   0.0000   0.0510   0.0000   0.9250   0.0000 *   5.9113 f    (3342.03,2482.70)
  data arrival time                                                                                                   5.9113

  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  clock uncertainty                                                                                        0.2400     5.9000
  khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_6_/CK (fd2qd1_hd)                                      0.0000     5.9000 r
  library hold time                                                                                        0.0035     5.9035
  data required time                                                                                                  5.9035
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  5.9035
  data arrival time                                                                                                  -5.9113
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0078


  Startpoint: khu_sensor_top/sensor_core/r_ads_run_set_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_run_set_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  khu_sensor_top/sensor_core/r_ads_run_set_reg/CK (fd2qd2_hd)     0.0000    0.9000    0.0000     0.9250    0.0000     5.6600 r    (3268.02,1701.53)
  khu_sensor_top/sensor_core/r_ads_run_set_reg/Q (fd2qd2_hd)                0.0752               0.9250    0.1522     5.8122 f    (3269.15,1701.92)
  khu_sensor_top/sensor_core/r_ads_run_set (net)     3   0.0214                                  0.9250    0.0000     5.8122 f    [0.02,0.02]
  khu_sensor_top/sensor_core/U1157/D0 (mx2d1_hd)                  0.0000    0.0752    0.0000     0.9250    0.0000 *   5.8122 f    (3264.51,1676.29)
  khu_sensor_top/sensor_core/U1157/Y (mx2d1_hd)                             0.0664               0.9250    0.0956     5.9077 f    (3267.13,1676.51)
  khu_sensor_top/sensor_core/n401 (net)         1       0.0076                                   0.9250    0.0000     5.9077 f    [0.01,0.01]
  khu_sensor_top/sensor_core/r_ads_run_set_reg/D (fd2qd2_hd)      0.0000    0.0664    0.0000     0.9250    0.0000 *   5.9077 f    (3270.26,1701.60)
  data arrival time                                                                                                   5.9077

  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  clock uncertainty                                                                                        0.2400     5.9000
  khu_sensor_top/sensor_core/r_ads_run_set_reg/CK (fd2qd2_hd)                                              0.0000     5.9000 r
  library hold time                                                                                       -0.0003     5.8997
  data required time                                                                                                  5.8997
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  5.8997
  data arrival time                                                                                                  -5.9077
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0080


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_11_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_11_
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_11_/CK (fd2qd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   5.6600 r (3415.33,1705.11)
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_11_/Q (fd2qd1_hd)   0.0766             0.9250    0.1614     5.8214 f    (3406.20,1705.62)
  khu_sensor_top/uart_controller/r_uart_data_tx_shift[11] (net)     2   0.0108                   0.9250    0.0000     5.8214 f    [0.01,0.01]
  khu_sensor_top/uart_controller/U287/D0 (mx2d1_hd)               0.0000    0.0766    0.0000     0.9250    0.0000 *   5.8214 f    (3430.84,1702.15)
  khu_sensor_top/uart_controller/U287/Y (mx2d1_hd)                          0.0581               0.9250    0.0911     5.9125 f    (3428.23,1701.93)
  khu_sensor_top/uart_controller/n95 (net)      1       0.0060                                   0.9250    0.0000     5.9125 f    [0.00,0.01]
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_11_/D (fd2qd1_hd)   0.0000   0.0581   0.0000   0.9250   0.0000 *   5.9125 f (3413.75,1705.10)
  data arrival time                                                                                                   5.9125

  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  clock uncertainty                                                                                        0.2400     5.9000
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_11_/CK (fd2qd1_hd)                               0.0000     5.9000 r
  library hold time                                                                                        0.0044     5.9044
  data required time                                                                                                  5.9044
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  5.9044
  data arrival time                                                                                                  -5.9125
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0081


  Startpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_0_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_0_
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_0_/CK (fd2qd1_hd)   0.0000   0.9000   0.0000     0.9250    0.0000     5.6600 r    (3413.35,1766.93)
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_0_/Q (fd2qd1_hd)            0.0801               0.9250    0.1638     5.8238 f    (3422.48,1766.42)
  khu_sensor_top/sensor_core/o_UART_DATA_TX[0] (net)     2   0.0117                              0.9250    0.0000     5.8238 f    [0.01,0.01]
  khu_sensor_top/sensor_core/U1283/D0 (mx2d1_hd)                  0.0000    0.0801    0.0000     0.9250    0.0000 *   5.8238 f    (3417.65,1788.55)
  khu_sensor_top/sensor_core/U1283/Y (mx2d1_hd)                             0.0570               0.9250    0.0891     5.9129 f    (3415.03,1788.33)
  khu_sensor_top/sensor_core/n389 (net)         1       0.0051                                   0.9250    0.0000     5.9129 f    [0.00,0.01]
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_0_/D (fd2qd1_hd)   0.0000   0.0570    0.0000     0.9250    0.0000 *   5.9129 f    (3414.93,1766.94)
  data arrival time                                                                                                   5.9129

  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  clock uncertainty                                                                                        0.2400     5.9000
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_0_/CK (fd2qd1_hd)                                          0.0000     5.9000 r
  library hold time                                                                                        0.0042     5.9042
  data required time                                                                                                  5.9042
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  5.9042
  data arrival time                                                                                                  -5.9129
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0087


  Startpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_3_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_3_
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_3_/CK (fd2qd1_hd)   0.0000   0.9000   0.0000     0.9250    0.0000     5.6600 r    (3416.43,1654.71)
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_3_/Q (fd2qd1_hd)            0.0764               0.9250    0.1613     5.8213 f    (3425.56,1655.22)
  khu_sensor_top/sensor_core/o_UART_DATA_TX[3] (net)     2   0.0107                              0.9250    0.0000     5.8213 f    [0.01,0.01]
  khu_sensor_top/sensor_core/U1285/D0 (mx2d1_hd)                  0.0000    0.0764    0.0000     0.9250    0.0000 *   5.8213 f    (3410.59,1640.29)
  khu_sensor_top/sensor_core/U1285/Y (mx2d1_hd)                             0.0629               0.9250    0.0926     5.9139 f    (3413.21,1640.51)
  khu_sensor_top/sensor_core/n387 (net)         1       0.0065                                   0.9250    0.0000     5.9139 f    [0.00,0.01]
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_3_/D (fd2qd1_hd)   0.0000   0.0629    0.0000     0.9250    0.0000 *   5.9139 f    (3418.01,1654.70)
  data arrival time                                                                                                   5.9139

  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  clock uncertainty                                                                                        0.2400     5.9000
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_3_/CK (fd2qd1_hd)                                          0.0000     5.9000 r
  library hold time                                                                                        0.0050     5.9050
  data required time                                                                                                  5.9050
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  5.9050
  data arrival time                                                                                                  -5.9139
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0089


  Startpoint: khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_4_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_4_
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_4_/CK (fd2qd1_hd)   0.0000   0.9000   0.0000   0.9250    0.0000     5.6600 r    (3158.81,963.52)
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_4_/Q (fd2qd1_hd)          0.0781               0.9250    0.1624     5.8224 f    (3149.68,964.02)
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN[4] (net)     2   0.0112                            0.9250    0.0000     5.8224 f    [0.01,0.01]
  khu_sensor_top/sensor_core/U1196/D0 (mx2d1_hd)                  0.0000    0.0781    0.0000     0.9250    0.0000 *   5.8224 f    (3140.88,974.95)
  khu_sensor_top/sensor_core/U1196/Y (mx2d1_hd)                             0.0597               0.9250    0.0914     5.9138 f    (3143.49,974.73)
  khu_sensor_top/sensor_core/n271 (net)         1       0.0060                                   0.9250    0.0000     5.9138 f    [0.00,0.01]
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_4_/D (fd2qd1_hd)   0.0000   0.0597   0.0000    0.9250    0.0000 *   5.9138 f    (3157.23,963.50)
  data arrival time                                                                                                   5.9138

  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  clock uncertainty                                                                                        0.2400     5.9000
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_4_/CK (fd2qd1_hd)                                        0.0000     5.9000 r
  library hold time                                                                                        0.0046     5.9046
  data required time                                                                                                  5.9046
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  5.9046
  data arrival time                                                                                                  -5.9138
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0093


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_39_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_39_
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_39_/CK (fd2qd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   5.6600 r (3422.37,2047.72)
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_39_/Q (fd2qd1_hd)   0.0749             0.9250    0.1602     5.8202 f    (3413.24,2047.22)
  khu_sensor_top/uart_controller/r_uart_data_tx_shift[39] (net)     2   0.0103                   0.9250    0.0000     5.8202 f    [0.01,0.01]
  khu_sensor_top/uart_controller/U343/D0 (mx2d1_hd)               0.0000    0.0749    0.0000     0.9250    0.0000 *   5.8202 f    (3400.92,2050.69)
  khu_sensor_top/uart_controller/U343/Y (mx2d1_hd)                          0.0639               0.9250    0.0943     5.9145 f    (3403.53,2050.91)
  khu_sensor_top/uart_controller/n67 (net)      1       0.0072                                   0.9250    0.0000     5.9145 f    [0.01,0.01]
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_39_/D (fd2qd1_hd)   0.0000   0.0639   0.0000   0.9250   0.0000 *   5.9145 f (3420.79,2047.74)
  data arrival time                                                                                                   5.9145

  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  clock uncertainty                                                                                        0.2400     5.9000
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_39_/CK (fd2qd1_hd)                               0.0000     5.9000 r
  library hold time                                                                                        0.0051     5.9051
  data required time                                                                                                  5.9051
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  5.9051
  data arrival time                                                                                                  -5.9145
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0094


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_44_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_44_
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_44_/CK (fd2qd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   5.6600 r (3427.87,1903.72)
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_44_/Q (fd2qd1_hd)   0.0798             0.9250    0.1636     5.8236 f    (3437.00,1903.22)
  khu_sensor_top/uart_controller/r_uart_data_tx_shift[44] (net)     2   0.0117                   0.9250    0.0000     5.8236 f    [0.01,0.01]
  khu_sensor_top/uart_controller/U353/D0 (mx2d1_hd)               0.0000    0.0798    0.0000     0.9250    0.0000 *   5.8236 f    (3417.65,1910.95)
  khu_sensor_top/uart_controller/U353/Y (mx2d1_hd)                          0.0579               0.9250    0.0903     5.9140 f    (3415.03,1910.73)
  khu_sensor_top/uart_controller/n62 (net)      1       0.0055                                   0.9250    0.0000     5.9140 f    [0.00,0.01]
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_44_/D (fd2qd1_hd)   0.0000   0.0579   0.0000   0.9250   0.0000 *   5.9140 f (3429.45,1903.74)
  data arrival time                                                                                                   5.9140

  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  clock uncertainty                                                                                        0.2400     5.9000
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_44_/CK (fd2qd1_hd)                               0.0000     5.9000 r
  library hold time                                                                                        0.0044     5.9044
  data required time                                                                                                  5.9044
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  5.9044
  data arrival time                                                                                                  -5.9140
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0096


  Startpoint: khu_sensor_top/sensor_core/r_mpr_touch_status_0_reg_1_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_touch_status_0_reg_1_
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  khu_sensor_top/sensor_core/r_mpr_touch_status_0_reg_1_/CK (fd2qd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   5.6600 r   (3361.21,1532.31)
  khu_sensor_top/sensor_core/r_mpr_touch_status_0_reg_1_/Q (fd2qd1_hd)      0.0800               0.9250    0.1638     5.8238 f    (3352.08,1532.82)
  khu_sensor_top/sensor_core/r_mpr_touch_status_0[1] (net)     2   0.0117                        0.9250    0.0000     5.8238 f    [0.01,0.01]
  khu_sensor_top/sensor_core/U1387/D0 (mx2d1_hd)                  0.0000    0.0800    0.0000     0.9250    0.0000 *   5.8238 f    (3343.73,1514.95)
  khu_sensor_top/sensor_core/U1387/Y (mx2d1_hd)                             0.0589               0.9250    0.0908     5.9146 f    (3341.11,1514.73)
  khu_sensor_top/sensor_core/n425 (net)         1       0.0056                                   0.9250    0.0000     5.9146 f    [0.00,0.01]
  khu_sensor_top/sensor_core/r_mpr_touch_status_0_reg_1_/D (fd2qd1_hd)   0.0000   0.0589   0.0000   0.9250   0.0000 *   5.9146 f  (3359.63,1532.30)
  data arrival time                                                                                                   5.9146

  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  clock uncertainty                                                                                        0.2400     5.9000
  khu_sensor_top/sensor_core/r_mpr_touch_status_0_reg_1_/CK (fd2qd1_hd)                                    0.0000     5.9000 r
  library hold time                                                                                        0.0045     5.9045
  data required time                                                                                                  5.9045
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  5.9045
  data arrival time                                                                                                  -5.9146
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0101


  Startpoint: khu_sensor_top/sensor_core/r_mpr_touch_status_0_reg_6_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_touch_status_0_reg_6_
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  khu_sensor_top/sensor_core/r_mpr_touch_status_0_reg_6_/CK (fd2qd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   5.6600 r   (3300.71,1471.72)
  khu_sensor_top/sensor_core/r_mpr_touch_status_0_reg_6_/Q (fd2qd1_hd)      0.0752               0.9250    0.1604     5.8204 f    (3309.84,1471.22)
  khu_sensor_top/sensor_core/r_mpr_touch_status_0[6] (net)     2   0.0104                        0.9250    0.0000     5.8204 f    [0.01,0.01]
  khu_sensor_top/sensor_core/U1304/D0 (mx2d1_hd)                  0.0000    0.0752    0.0000     0.9250    0.0000 *   5.8204 f    (3286.97,1478.95)
  khu_sensor_top/sensor_core/U1304/Y (mx2d1_hd)                             0.0650               0.9250    0.0949     5.9154 f    (3284.35,1478.73)
  khu_sensor_top/sensor_core/n420 (net)         1       0.0074                                   0.9250    0.0000     5.9154 f    [0.01,0.01]
  khu_sensor_top/sensor_core/r_mpr_touch_status_0_reg_6_/D (fd2qd1_hd)   0.0000   0.0650   0.0000   0.9250   0.0000 *   5.9154 f  (3302.29,1471.74)
  data arrival time                                                                                                   5.9154

  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  clock uncertainty                                                                                        0.2400     5.9000
  khu_sensor_top/sensor_core/r_mpr_touch_status_0_reg_6_/CK (fd2qd1_hd)                                    0.0000     5.9000 r
  library hold time                                                                                        0.0052     5.9052
  data required time                                                                                                  5.9052
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  5.9052
  data arrival time                                                                                                  -5.9154
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0102


  Startpoint: khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_5_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_5_
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_5_/CK (fd2qd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000     5.6600 r    (3183.89,963.52)
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_5_/Q (fd2qd1_hd)         0.0816               0.9250    0.1649     5.8249 f    (3174.76,964.02)
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR[5] (net)     2   0.0122                           0.9250    0.0000     5.8249 f    [0.01,0.01]
  khu_sensor_top/sensor_core/U1171/D0 (mx2d1_hd)                  0.0000    0.0816    0.0000     0.9250    0.0000 *   5.8249 f    (3193.25,970.69)
  khu_sensor_top/sensor_core/U1171/Y (mx2d1_hd)                             0.0558               0.9250    0.0904     5.9152 f    (3190.63,970.91)
  khu_sensor_top/sensor_core/n285 (net)         1       0.0053                                   0.9250    0.0000     5.9152 f    [0.00,0.01]
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_5_/D (fd2qd1_hd)   0.0000   0.0558   0.0000   0.9250    0.0000 *   5.9152 f    (3182.31,963.50)
  data arrival time                                                                                                   5.9152

  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  clock uncertainty                                                                                        0.2400     5.9000
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_5_/CK (fd2qd1_hd)                                       0.0000     5.9000 r
  library hold time                                                                                        0.0041     5.9041
  data required time                                                                                                  5.9041
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  5.9041
  data arrival time                                                                                                  -5.9152
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0111


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_reg_2_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_reg_2_
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  khu_sensor_top/uart_controller/r_uart_data_tx_reg_2_/CK (fd2qd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000    5.6600 r    (3399.05,1219.72)
  khu_sensor_top/uart_controller/r_uart_data_tx_reg_2_/Q (fd2qd1_hd)        0.0832               0.9250    0.1659     5.8259 f    (3389.92,1219.22)
  khu_sensor_top/uart_controller/r_uart_data_tx[2] (net)     2   0.0126                          0.9250    0.0000     5.8259 f    [0.01,0.01]
  khu_sensor_top/uart_controller/U402/D0 (mx2d1_hd)               0.0000    0.0832    0.0000     0.9250    0.0000 *   5.8259 f    (3405.76,1226.95)
  khu_sensor_top/uart_controller/U402/Y (mx2d1_hd)                          0.0552               0.9250    0.0894     5.9153 f    (3403.15,1226.73)
  khu_sensor_top/uart_controller/n49 (net)      1       0.0049                                   0.9250    0.0000     5.9153 f    [0.00,0.00]
  khu_sensor_top/uart_controller/r_uart_data_tx_reg_2_/D (fd2qd1_hd)   0.0000   0.0552   0.0000   0.9250   0.0000 *   5.9153 f    (3397.47,1219.74)
  data arrival time                                                                                                   5.9153

  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  clock uncertainty                                                                                        0.2400     5.9000
  khu_sensor_top/uart_controller/r_uart_data_tx_reg_2_/CK (fd2qd1_hd)                                      0.0000     5.9000 r
  library hold time                                                                                        0.0040     5.9040
  data required time                                                                                                  5.9040
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  5.9040
  data arrival time                                                                                                  -5.9153
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0113


  Startpoint: khu_sensor_top/sensor_core/r_ads_reg_addr_reg_5_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_reg_addr_reg_5_
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  khu_sensor_top/sensor_core/r_ads_reg_addr_reg_5_/CK (fd2qd1_hd)   0.0000   0.9000   0.0000     0.9250    0.0000     5.6600 r    (3213.59,1928.31)
  khu_sensor_top/sensor_core/r_ads_reg_addr_reg_5_/Q (fd2qd1_hd)            0.0832               0.9250    0.1660     5.8260 f    (3222.72,1928.82)
  khu_sensor_top/sensor_core/r_ads_reg_addr[5] (net)     2   0.0126                              0.9250    0.0000     5.8260 f    [0.01,0.01]
  khu_sensor_top/sensor_core/U1187/D0 (mx2d1_hd)                  0.0000    0.0832    0.0000     0.9250    0.0000 *   5.8260 f    (3249.12,1935.49)
  khu_sensor_top/sensor_core/U1187/Y (mx2d1_hd)                             0.0559               0.9250    0.0896     5.9155 f    (3246.51,1935.71)
  khu_sensor_top/sensor_core/n243 (net)         1       0.0050                                   0.9250    0.0000     5.9155 f    [0.00,0.00]
  khu_sensor_top/sensor_core/r_ads_reg_addr_reg_5_/D (fd2qd1_hd)   0.0000   0.0559    0.0000     0.9250    0.0000 *   5.9155 f    (3215.17,1928.30)
  data arrival time                                                                                                   5.9155

  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  clock uncertainty                                                                                        0.2400     5.9000
  khu_sensor_top/sensor_core/r_ads_reg_addr_reg_5_/CK (fd2qd1_hd)                                          0.0000     5.9000 r
  library hold time                                                                                        0.0041     5.9041
  data required time                                                                                                  5.9041
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  5.9041
  data arrival time                                                                                                  -5.9155
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0114


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_36_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_36_
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_36_/CK (fd2qd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   5.6600 r (3406.75,2000.31)
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_36_/Q (fd2qd1_hd)   0.0779             0.9250    0.1623     5.8223 f    (3415.88,2000.82)
  khu_sensor_top/uart_controller/r_uart_data_tx_shift[36] (net)     2   0.0111                   0.9250    0.0000     5.8223 f    [0.01,0.01]
  khu_sensor_top/uart_controller/U337/D0 (mx2d1_hd)               0.0000    0.0779    0.0000     0.9250    0.0000 *   5.8223 f    (3424.25,2014.69)
  khu_sensor_top/uart_controller/U337/Y (mx2d1_hd)                          0.0628               0.9250    0.0941     5.9164 f    (3421.63,2014.91)
  khu_sensor_top/uart_controller/n70 (net)      1       0.0069                                   0.9250    0.0000     5.9164 f    [0.01,0.01]
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_36_/D (fd2qd1_hd)   0.0000   0.0628   0.0000   0.9250   0.0000 *   5.9164 f (3408.33,2000.30)
  data arrival time                                                                                                   5.9164

  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  clock uncertainty                                                                                        0.2400     5.9000
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_36_/CK (fd2qd1_hd)                               0.0000     5.9000 r
  library hold time                                                                                        0.0050     5.9050
  data required time                                                                                                  5.9050
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  5.9050
  data arrival time                                                                                                  -5.9164
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0115


  Startpoint: khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_2_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_2_
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_2_/CK (fd2qd1_hd)   0.0000   0.9000   0.0000   0.9250    0.0000     5.6600 r    (3006.79,974.92)
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_2_/Q (fd2qd1_hd)          0.0803               0.9250    0.1639     5.8239 f    (3015.92,974.42)
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN[2] (net)     2   0.0118                            0.9250    0.0000     5.8239 f    [0.01,0.01]
  khu_sensor_top/sensor_core/U1194/D0 (mx2d1_hd)                  0.0000    0.0803    0.0000     0.9250    0.0000 *   5.8239 f    (3035.28,985.09)
  khu_sensor_top/sensor_core/U1194/Y (mx2d1_hd)                             0.0612               0.9250    0.0932     5.9171 f    (3032.67,985.31)
  khu_sensor_top/sensor_core/n275 (net)         1       0.0063                                   0.9250    0.0000     5.9171 f    [0.00,0.01]
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_2_/D (fd2qd1_hd)   0.0000   0.0612   0.0000    0.9250    0.0000 *   5.9171 f    (3008.37,974.94)
  data arrival time                                                                                                   5.9171

  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  clock uncertainty                                                                                        0.2400     5.9000
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_2_/CK (fd2qd1_hd)                                        0.0000     5.9000 r
  library hold time                                                                                        0.0048     5.9048
  data required time                                                                                                  5.9048
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  5.9048
  data arrival time                                                                                                  -5.9171
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0123


  Startpoint: khu_sensor_top/sensor_core/r_ads_read_reg_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_read_reg_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  khu_sensor_top/sensor_core/r_ads_read_reg_reg/CK (fd2qd1_hd)    0.0000    0.9000    0.0000     0.9250    0.0000     5.6600 r    (3290.59,1702.12)
  khu_sensor_top/sensor_core/r_ads_read_reg_reg/Q (fd2qd1_hd)               0.0830               0.9250    0.1658     5.8258 f    (3299.72,1701.62)
  khu_sensor_top/sensor_core/r_ads_read_reg (net)     2   0.0126                                 0.9250    0.0000     5.8258 f    [0.01,0.01]
  khu_sensor_top/sensor_core/U1121/D0 (mx2d1_hd)                  0.0000    0.0830    0.0000     0.9250    0.0000 *   5.8258 f    (3312.93,1694.95)
  khu_sensor_top/sensor_core/U1121/Y (mx2d1_hd)                             0.0553               0.9250    0.0908     5.9166 f    (3310.31,1694.73)
  khu_sensor_top/sensor_core/n376 (net)         1       0.0054                                   0.9250    0.0000     5.9166 f    [0.00,0.01]
  khu_sensor_top/sensor_core/r_ads_read_reg_reg/D (fd2qd1_hd)     0.0000    0.0553    0.0000     0.9250    0.0000 *   5.9166 f    (3292.17,1702.14)
  data arrival time                                                                                                   5.9166

  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  clock uncertainty                                                                                        0.2400     5.9000
  khu_sensor_top/sensor_core/r_ads_read_reg_reg/CK (fd2qd1_hd)                                             0.0000     5.9000 r
  library hold time                                                                                        0.0040     5.9040
  data required time                                                                                                  5.9040
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  5.9040
  data arrival time                                                                                                  -5.9166
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0126


  Startpoint: khu_sensor_top/uart_controller/uart_tx/r_Tx_Data_reg_0_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/uart_tx/r_Tx_Data_reg_0_
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  khu_sensor_top/uart_controller/uart_tx/r_Tx_Data_reg_0_/CK (fd2d1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   5.6600 r   (3453.62,1143.56)
  khu_sensor_top/uart_controller/uart_tx/r_Tx_Data_reg_0_/Q (fd2d1_hd)      0.0875               0.9250    0.1674     5.8274 f    (3445.00,1143.90)
  khu_sensor_top/uart_controller/uart_tx/r_Tx_Data[0] (net)     2   0.0141                       0.9250    0.0000     5.8274 f    [0.01,0.01]
  khu_sensor_top/uart_controller/uart_tx/U61/D0 (mx2d1_hd)        0.0000    0.0875    0.0000     0.9250    0.0000 *   5.8274 f    (3433.03,1136.29)
  khu_sensor_top/uart_controller/uart_tx/U61/Y (mx2d1_hd)                   0.0576               0.9250    0.0912     5.9185 f    (3435.65,1136.51)
  khu_sensor_top/uart_controller/uart_tx/n19 (net)     1   0.0052                                0.9250    0.0000     5.9185 f    [0.00,0.01]
  khu_sensor_top/uart_controller/uart_tx/r_Tx_Data_reg_0_/D (fd2d1_hd)   0.0000   0.0576   0.0000   0.9250   0.0000 *   5.9185 f  (3452.03,1143.62)
  data arrival time                                                                                                   5.9185

  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  clock uncertainty                                                                                        0.2400     5.9000
  khu_sensor_top/uart_controller/uart_tx/r_Tx_Data_reg_0_/CK (fd2d1_hd)                                    0.0000     5.9000 r
  library hold time                                                                                        0.0056     5.9056
  data required time                                                                                                  5.9056
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  5.9056
  data arrival time                                                                                                  -5.9185
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0129


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_8_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_8_
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_8_/CK (fd2qd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   5.6600 r (3454.05,1741.11)
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_8_/Q (fd2qd1_hd)   0.0800              0.9250    0.1637     5.8237 f    (3444.92,1741.62)
  khu_sensor_top/uart_controller/r_uart_data_tx_shift[8] (net)     2   0.0117                    0.9250    0.0000     5.8237 f    [0.01,0.01]
  khu_sensor_top/uart_controller/U281/D0 (mx2d1_hd)               0.0000    0.0800    0.0000     0.9250    0.0000 *   5.8237 f    (3422.92,1738.15)
  khu_sensor_top/uart_controller/U281/Y (mx2d1_hd)                          0.0614               0.9250    0.0943     5.9181 f    (3425.53,1737.93)
  khu_sensor_top/uart_controller/n98 (net)      1       0.0068                                   0.9250    0.0000     5.9181 f    [0.01,0.01]
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_8_/D (fd2qd1_hd)   0.0000   0.0614   0.0000   0.9250   0.0000 *   5.9181 f (3452.47,1741.10)
  data arrival time                                                                                                   5.9181

  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  clock uncertainty                                                                                        0.2400     5.9000
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_8_/CK (fd2qd1_hd)                                0.0000     5.9000 r
  library hold time                                                                                        0.0048     5.9048
  data required time                                                                                                  5.9048
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  5.9048
  data arrival time                                                                                                  -5.9181
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0133


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_43_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_43_
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_43_/CK (fd2qd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   5.6600 r (3346.47,1856.31)
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_43_/Q (fd2qd1_hd)   0.0831             0.9250    0.1659     5.8259 f    (3355.60,1856.82)
  khu_sensor_top/uart_controller/r_uart_data_tx_shift[43] (net)     2   0.0126                   0.9250    0.0000     5.8259 f    [0.01,0.01]
  khu_sensor_top/uart_controller/U351/D0 (mx2d1_hd)               0.0000    0.0831    0.0000     0.9250    0.0000 *   5.8259 f    (3335.79,1853.35)
  khu_sensor_top/uart_controller/U351/Y (mx2d1_hd)                          0.0595               0.9250    0.0920     5.9179 f    (3338.41,1853.13)
  khu_sensor_top/uart_controller/n63 (net)      1       0.0058                                   0.9250    0.0000     5.9179 f    [0.00,0.01]
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_43_/D (fd2qd1_hd)   0.0000   0.0595   0.0000   0.9250   0.0000 *   5.9179 f (3348.05,1856.30)
  data arrival time                                                                                                   5.9179

  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  clock uncertainty                                                                                        0.2400     5.9000
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_43_/CK (fd2qd1_hd)                               0.0000     5.9000 r
  library hold time                                                                                        0.0046     5.9046
  data required time                                                                                                  5.9046
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  5.9046
  data arrival time                                                                                                  -5.9179
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0133


  Startpoint: khu_sensor_top/sensor_core/r_mpr_touch_status_reg_3_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_touch_status_reg_3_
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  khu_sensor_top/sensor_core/r_mpr_touch_status_reg_3_/CK (fd2qd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000    5.6600 r    (3387.83,1572.53)
  khu_sensor_top/sensor_core/r_mpr_touch_status_reg_3_/Q (fd2qd1_hd)        0.0872               0.9250    0.1687     5.8287 f    (3396.96,1572.02)
  khu_sensor_top/sensor_core/r_mpr_touch_status[3] (net)     2   0.0137                          0.9250    0.0000     5.8287 f    [0.01,0.01]
  khu_sensor_top/sensor_core/U1129/D0 (mx2d1_hd)                  0.0000    0.0872    0.0000     0.9250    0.0000 *   5.8287 f    (3383.76,1561.09)
  khu_sensor_top/sensor_core/U1129/Y (mx2d1_hd)                             0.0517               0.9250    0.0886     5.9173 f    (3381.15,1561.31)
  khu_sensor_top/sensor_core/n415 (net)         1       0.0045                                   0.9250    0.0000     5.9173 f    [0.00,0.00]
  khu_sensor_top/sensor_core/r_mpr_touch_status_reg_3_/D (fd2qd1_hd)   0.0000   0.0517   0.0000   0.9250   0.0000 *   5.9173 f    (3389.41,1572.54)
  data arrival time                                                                                                   5.9173

  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  clock uncertainty                                                                                        0.2400     5.9000
  khu_sensor_top/sensor_core/r_mpr_touch_status_reg_3_/CK (fd2qd1_hd)                                      0.0000     5.9000 r
  library hold time                                                                                        0.0036     5.9036
  data required time                                                                                                  5.9036
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  5.9036
  data arrival time                                                                                                  -5.9173
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0138


  Startpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_54_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_54_
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_54_/CK (fd2qd1_hd)   0.0000   0.9000   0.0000    0.9250    0.0000     5.6600 r    (3329.75,1774.12)
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_54_/Q (fd2qd1_hd)           0.0809               0.9250    0.1644     5.8244 f    (3338.88,1773.62)
  khu_sensor_top/sensor_core/o_UART_DATA_TX[54] (net)     2   0.0120                             0.9250    0.0000     5.8244 f    [0.01,0.01]
  khu_sensor_top/sensor_core/U1292/D0 (mx2d1_hd)                  0.0000    0.0809    0.0000     0.9250    0.0000 *   5.8244 f    (3338.00,1791.49)
  khu_sensor_top/sensor_core/U1292/Y (mx2d1_hd)                             0.0636               0.9250    0.0944     5.9188 f    (3335.39,1791.71)
  khu_sensor_top/sensor_core/n379 (net)         1       0.0067                                   0.9250    0.0000     5.9188 f    [0.01,0.01]
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_54_/D (fd2qd1_hd)   0.0000   0.0636   0.0000     0.9250    0.0000 *   5.9188 f    (3331.33,1774.14)
  data arrival time                                                                                                   5.9188

  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  clock uncertainty                                                                                        0.2400     5.9000
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_54_/CK (fd2qd1_hd)                                         0.0000     5.9000 r
  library hold time                                                                                        0.0051     5.9051
  data required time                                                                                                  5.9051
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  5.9051
  data arrival time                                                                                                  -5.9188
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0138


  Startpoint: khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_17_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_17_
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_17_/CK (fd2qd2_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   5.6600 r    (3188.82,2303.31)
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_17_/Q (fd2qd2_hd)       0.0863               0.9250    0.1597     5.8197 f    (3189.95,2302.92)
  khu_sensor_top/sensor_core/r_ads_ch2_data_out[17] (net)     2   0.0275                         0.9250    0.0000     5.8197 f    [0.02,0.03]
  khu_sensor_top/sensor_core/U1332/D0 (mx2d1_hd)                  0.0000    0.0863    0.0000     0.9250    0.0000 *   5.8197 f    (3180.04,2306.95)
  khu_sensor_top/sensor_core/U1332/Y (mx2d1_hd)                             0.0539               0.9250    0.0906     5.9103 f    (3177.43,2306.73)
  khu_sensor_top/sensor_core/n334 (net)         1       0.0051                                   0.9250    0.0000     5.9103 f    [0.00,0.01]
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_17_/D (fd2qd2_hd)   0.0000   0.0539   0.0000   0.9250   0.0000 *   5.9103 f   (3191.06,2303.24)
  data arrival time                                                                                                   5.9103

  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  clock uncertainty                                                                                        0.2400     5.9000
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_17_/CK (fd2qd2_hd)                                     0.0000     5.9000 r
  library hold time                                                                                       -0.0037     5.8963
  data required time                                                                                                  5.8963
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  5.8963
  data arrival time                                                                                                  -5.9103
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0140


  Startpoint: khu_sensor_top/uart_controller/uart_tx/r_Clock_Count_reg_2_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/uart_tx/r_Clock_Count_reg_2_
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  khu_sensor_top/uart_controller/uart_tx/r_Clock_Count_reg_2_/CK (fd2d1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   5.6600 r (3428.29,812.35)
  khu_sensor_top/uart_controller/uart_tx/r_Clock_Count_reg_2_/Q (fd2d1_hd)   0.0862              0.9250    0.1666     5.8266 f    (3436.92,812.70)
  khu_sensor_top/uart_controller/uart_tx/r_Clock_Count[2] (net)     2   0.0138                   0.9250    0.0000     5.8266 f    [0.01,0.01]
  khu_sensor_top/uart_controller/uart_tx/U72/D0 (mx2d1_hd)        0.0000    0.0862    0.0000     0.9250    0.0000 *   5.8266 f    (3437.00,794.95)
  khu_sensor_top/uart_controller/uart_tx/U72/Y (mx2d1_hd)                   0.0582               0.9250    0.0935     5.9201 f    (3434.39,794.73)
  khu_sensor_top/uart_controller/uart_tx/n24 (net)     1   0.0061                                0.9250    0.0000     5.9201 f    [0.00,0.01]
  khu_sensor_top/uart_controller/uart_tx/r_Clock_Count_reg_2_/D (fd2d1_hd)   0.0000   0.0582   0.0000   0.9250   0.0000 *   5.9201 f (3429.89,812.42)
  data arrival time                                                                                                   5.9201

  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  clock uncertainty                                                                                        0.2400     5.9000
  khu_sensor_top/uart_controller/uart_tx/r_Clock_Count_reg_2_/CK (fd2d1_hd)                                0.0000     5.9000 r
  library hold time                                                                                        0.0057     5.9057
  data required time                                                                                                  5.9057
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  5.9057
  data arrival time                                                                                                  -5.9201
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0144


  Startpoint: khu_sensor_top/sensor_core/r_mpr_second_param_reg_7_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_second_param_reg_7_
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_7_/CK (fd2qd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000    5.6600 r    (3108.65,989.33)
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_7_/Q (fd2qd1_hd)        0.0852               0.9250    0.1673     5.8273 f    (3099.52,988.82)
  khu_sensor_top/sensor_core/r_mpr_second_param[7] (net)     2   0.0132                          0.9250    0.0000     5.8273 f    [0.01,0.01]
  khu_sensor_top/sensor_core/U1104/D0 (mx2d1_hd)                  0.0000    0.0852    0.0000     0.9250    0.0000 *   5.8273 f    (3099.96,1006.69)
  khu_sensor_top/sensor_core/U1104/Y (mx2d1_hd)                             0.0596               0.9250    0.0917     5.9190 f    (3102.57,1006.91)
  khu_sensor_top/sensor_core/n267 (net)         1       0.0055                                   0.9250    0.0000     5.9190 f    [0.00,0.01]
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_7_/D (fd2qd1_hd)   0.0000   0.0596   0.0000   0.9250   0.0000 *   5.9190 f    (3107.07,989.34)
  data arrival time                                                                                                   5.9190

  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  clock uncertainty                                                                                        0.2400     5.9000
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_7_/CK (fd2qd1_hd)                                      0.0000     5.9000 r
  library hold time                                                                                        0.0046     5.9046
  data required time                                                                                                  5.9046
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  5.9046
  data arrival time                                                                                                  -5.9190
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0144


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_13_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_13_
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_13_/CK (fd2qd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   5.6600 r (3455.37,1964.31)
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_13_/Q (fd2qd1_hd)   0.0833             0.9250    0.1661     5.8261 f    (3446.24,1964.82)
  khu_sensor_top/uart_controller/r_uart_data_tx_shift[13] (net)     2   0.0127                   0.9250    0.0000     5.8261 f    [0.01,0.01]
  khu_sensor_top/uart_controller/U291/D0 (mx2d1_hd)               0.0000    0.0833    0.0000     0.9250    0.0000 *   5.8261 f    (3437.88,1961.35)
  khu_sensor_top/uart_controller/U291/Y (mx2d1_hd)                          0.0594               0.9250    0.0936     5.9196 f    (3440.49,1961.13)
  khu_sensor_top/uart_controller/n93 (net)      1       0.0062                                   0.9250    0.0000     5.9196 f    [0.00,0.01]
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_13_/D (fd2qd1_hd)   0.0000   0.0594   0.0000   0.9250   0.0000 *   5.9196 f (3453.79,1964.30)
  data arrival time                                                                                                   5.9196

  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  clock uncertainty                                                                                        0.2400     5.9000
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_13_/CK (fd2qd1_hd)                               0.0000     5.9000 r
  library hold time                                                                                        0.0045     5.9045
  data required time                                                                                                  5.9045
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  5.9045
  data arrival time                                                                                                  -5.9196
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0151


  Startpoint: khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_21_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_21_
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_21_/CK (fd2qd2_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   5.6600 r    (3162.02,2090.33)
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_21_/Q (fd2qd2_hd)       0.0848               0.9250    0.1588     5.8188 f    (3160.89,2090.72)
  khu_sensor_top/sensor_core/r_ads_ch2_data_out[21] (net)     2   0.0268                         0.9250    0.0000     5.8188 f    [0.02,0.03]
  khu_sensor_top/sensor_core/U1336/D0 (mx2d1_hd)                  0.0000    0.0848    0.0000     0.9250    0.0000 *   5.8188 f    (3167.28,2108.29)
  khu_sensor_top/sensor_core/U1336/Y (mx2d1_hd)                             0.0602               0.9250    0.0944     5.9131 f    (3164.67,2108.51)
  khu_sensor_top/sensor_core/n330 (net)         1       0.0064                                   0.9250    0.0000     5.9131 f    [0.00,0.01]
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_21_/D (fd2qd2_hd)   0.0000   0.0602   0.0000   0.9250   0.0000 *   5.9131 f   (3159.78,2090.40)
  data arrival time                                                                                                   5.9131

  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  clock uncertainty                                                                                        0.2400     5.9000
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_21_/CK (fd2qd2_hd)                                     0.0000     5.9000 r
  library hold time                                                                                       -0.0020     5.8980
  data required time                                                                                                  5.8980
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  5.8980
  data arrival time                                                                                                  -5.9131
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0151


  Startpoint: khu_sensor_top/sensor_core/r_uart_data_rx_reg_14_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_uart_data_rx_reg_14_
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  khu_sensor_top/sensor_core/r_uart_data_rx_reg_14_/CK (fd4qd1_hd)   0.0000   0.9000   0.0000    0.9250    0.0000     5.6600 r    (3228.52,1075.65)
  khu_sensor_top/sensor_core/r_uart_data_rx_reg_14_/Q (fd4qd1_hd)           0.0752               0.9250    0.1624     5.8224 f    (3238.56,1075.31)
  khu_sensor_top/sensor_core/r_uart_data_rx[14] (net)     2   0.0111                             0.9250    0.0000     5.8224 f    [0.01,0.01]
  khu_sensor_top/sensor_core/U1221/D0 (mx2d1_hd)                  0.0000    0.0752    0.0000     0.9250    0.0000 *   5.8224 f    (3241.65,1090.15)
  khu_sensor_top/sensor_core/U1221/Y (mx2d1_hd)                             0.0708               0.9250    0.0993     5.9217 f    (3239.03,1089.93)
  khu_sensor_top/sensor_core/n456 (net)         1       0.0088                                   0.9250    0.0000     5.9217 f    [0.01,0.01]
  khu_sensor_top/sensor_core/r_uart_data_rx_reg_14_/D (fd4qd1_hd)   0.0000   0.0708   0.0000     0.9250    0.0000 *   5.9217 f    (3230.12,1075.71)
  data arrival time                                                                                                   5.9217

  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  clock uncertainty                                                                                        0.2400     5.9000
  khu_sensor_top/sensor_core/r_uart_data_rx_reg_14_/CK (fd4qd1_hd)                                         0.0000     5.9000 r
  library hold time                                                                                        0.0066     5.9066
  data required time                                                                                                  5.9066
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  5.9066
  data arrival time                                                                                                  -5.9217
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0151


  Startpoint: khu_sensor_top/sensor_core/r_mpr_touch_status_reg_2_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_touch_status_reg_2_
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  khu_sensor_top/sensor_core/r_mpr_touch_status_reg_2_/CK (fd2qd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000    5.6600 r    (3420.17,1558.12)
  khu_sensor_top/sensor_core/r_mpr_touch_status_reg_2_/Q (fd2qd1_hd)        0.0871               0.9250    0.1687     5.8287 f    (3411.04,1557.62)
  khu_sensor_top/sensor_core/r_mpr_touch_status[2] (net)     2   0.0137                          0.9250    0.0000     5.8287 f    [0.01,0.01]
  khu_sensor_top/sensor_core/U1128/D0 (mx2d1_hd)                  0.0000    0.0871    0.0000     0.9250    0.0000 *   5.8287 f    (3385.51,1550.95)
  khu_sensor_top/sensor_core/U1128/Y (mx2d1_hd)                             0.0534               0.9250    0.0903     5.9189 f    (3388.13,1550.73)
  khu_sensor_top/sensor_core/n416 (net)         1       0.0050                                   0.9250    0.0000     5.9189 f    [0.00,0.00]
  khu_sensor_top/sensor_core/r_mpr_touch_status_reg_2_/D (fd2qd1_hd)   0.0000   0.0534   0.0000   0.9250   0.0000 *   5.9189 f    (3418.59,1558.14)
  data arrival time                                                                                                   5.9189

  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  clock uncertainty                                                                                        0.2400     5.9000
  khu_sensor_top/sensor_core/r_mpr_touch_status_reg_2_/CK (fd2qd1_hd)                                      0.0000     5.9000 r
  library hold time                                                                                        0.0038     5.9038
  data required time                                                                                                  5.9038
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  5.9038
  data arrival time                                                                                                  -5.9189
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0151


  Startpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_47_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_47_
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_47_/CK (fd2qd1_hd)   0.0000   0.9000   0.0000    0.9250    0.0000     5.6600 r    (3296.31,2021.92)
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_47_/Q (fd2qd1_hd)           0.0816               0.9250    0.1649     5.8249 f    (3305.44,2022.42)
  khu_sensor_top/sensor_core/o_UART_DATA_TX[47] (net)     2   0.0122                             0.9250    0.0000     5.8249 f    [0.01,0.01]
  khu_sensor_top/sensor_core/U1250/D0 (mx2d1_hd)                  0.0000    0.0816    0.0000     0.9250    0.0000 *   5.8249 f    (3278.17,2021.89)
  khu_sensor_top/sensor_core/U1250/Y (mx2d1_hd)                             0.0643               0.9250    0.0955     5.9204 f    (3275.55,2022.11)
  khu_sensor_top/sensor_core/n214 (net)         1       0.0070                                   0.9250    0.0000     5.9204 f    [0.01,0.01]
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_47_/D (fd2qd1_hd)   0.0000   0.0643   0.0000     0.9250    0.0000 *   5.9204 f    (3297.89,2021.90)
  data arrival time                                                                                                   5.9204

  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  clock uncertainty                                                                                        0.2400     5.9000
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_47_/CK (fd2qd1_hd)                                         0.0000     5.9000 r
  library hold time                                                                                        0.0051     5.9051
  data required time                                                                                                  5.9051
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  5.9051
  data arrival time                                                                                                  -5.9204
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0153


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_12_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_12_
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_12_/CK (fd2qd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   5.6600 r (3412.91,1964.31)
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_12_/Q (fd2qd1_hd)   0.0847             0.9250    0.1670     5.8270 f    (3422.04,1964.82)
  khu_sensor_top/uart_controller/r_uart_data_tx_shift[12] (net)     2   0.0130                   0.9250    0.0000     5.8270 f    [0.01,0.01]
  khu_sensor_top/uart_controller/U289/D0 (mx2d1_hd)               0.0000    0.0847    0.0000     0.9250    0.0000 *   5.8270 f    (3400.93,1949.89)
  khu_sensor_top/uart_controller/U289/Y (mx2d1_hd)                          0.0575               0.9250    0.0926     5.9196 f    (3398.31,1950.11)
  khu_sensor_top/uart_controller/n94 (net)      1       0.0058                                   0.9250    0.0000     5.9196 f    [0.00,0.01]
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_12_/D (fd2qd1_hd)   0.0000   0.0575   0.0000   0.9250   0.0000 *   5.9196 f (3414.49,1964.30)
  data arrival time                                                                                                   5.9196

  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  clock uncertainty                                                                                        0.2400     5.9000
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_12_/CK (fd2qd1_hd)                               0.0000     5.9000 r
  library hold time                                                                                        0.0043     5.9043
  data required time                                                                                                  5.9043
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  5.9043
  data arrival time                                                                                                  -5.9196
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0153


  Startpoint: khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_6_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_6_
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_6_/CK (fd2qd1_hd)   0.0000   0.9000   0.0000   0.9250    0.0000     5.6600 r    (3077.19,946.12)
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_6_/Q (fd2qd1_hd)          0.0854               0.9250    0.1675     5.8275 f    (3086.32,945.62)
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN[6] (net)     2   0.0132                            0.9250    0.0000     5.8275 f    [0.01,0.01]
  khu_sensor_top/sensor_core/U1197/D0 (mx2d1_hd)                  0.0000    0.0854    0.0000     0.9250    0.0000 *   5.8275 f    (3082.36,974.95)
  khu_sensor_top/sensor_core/U1197/Y (mx2d1_hd)                             0.0594               0.9250    0.0924     5.9199 f    (3079.75,974.73)
  khu_sensor_top/sensor_core/n268 (net)         1       0.0057                                   0.9250    0.0000     5.9199 f    [0.00,0.01]
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_6_/D (fd2qd1_hd)   0.0000   0.0594   0.0000    0.9250    0.0000 *   5.9199 f    (3078.77,946.14)
  data arrival time                                                                                                   5.9199

  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  clock uncertainty                                                                                        0.2400     5.9000
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_6_/CK (fd2qd1_hd)                                        0.0000     5.9000 r
  library hold time                                                                                        0.0045     5.9045
  data required time                                                                                                  5.9045
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  5.9045
  data arrival time                                                                                                  -5.9199
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0153


  Startpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_48_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_48_
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_48_/CK (fd2qd1_hd)   0.0000   0.9000   0.0000    0.9250    0.0000     5.6600 r    (3302.91,1781.32)
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_48_/Q (fd2qd1_hd)           0.0870               0.9250    0.1686     5.8286 f    (3312.04,1780.82)
  khu_sensor_top/sensor_core/o_UART_DATA_TX[48] (net)     2   0.0137                             0.9250    0.0000     5.8286 f    [0.01,0.01]
  khu_sensor_top/sensor_core/U1291/D0 (mx2d1_hd)                  0.0000    0.0870    0.0000     0.9250    0.0000 *   5.8286 f    (3326.56,1795.75)
  khu_sensor_top/sensor_core/U1291/Y (mx2d1_hd)                             0.0581               0.9250    0.0914     5.9200 f    (3323.95,1795.53)
  khu_sensor_top/sensor_core/n380 (net)         1       0.0053                                   0.9250    0.0000     5.9200 f    [0.00,0.01]
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_48_/D (fd2qd1_hd)   0.0000   0.0581   0.0000     0.9250    0.0000 *   5.9200 f    (3304.49,1781.34)
  data arrival time                                                                                                   5.9200

  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  clock uncertainty                                                                                        0.2400     5.9000
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_48_/CK (fd2qd1_hd)                                         0.0000     5.9000 r
  library hold time                                                                                        0.0044     5.9044
  data required time                                                                                                  5.9044
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  5.9044
  data arrival time                                                                                                  -5.9200
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0156


  Startpoint: khu_sensor_top/uart_controller/r_lstate_reg_1_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_lstate_reg_1_
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  khu_sensor_top/uart_controller/r_lstate_reg_1_/CK (fd2qd1_hd)   0.0000    0.9000    0.0000     0.9250    0.0000     5.6600 r    (3439.97,1277.32)
  khu_sensor_top/uart_controller/r_lstate_reg_1_/Q (fd2qd1_hd)              0.0852               0.9250    0.1673     5.8273 f    (3430.84,1276.82)
  khu_sensor_top/uart_controller/r_lstate[1] (net)     3   0.0132                                0.9250    0.0000     5.8273 f    [0.01,0.01]
  khu_sensor_top/uart_controller/U3/A (or2d1_hd)                  0.0000    0.0852    0.0000     0.9250    0.0000 *   5.8273 f    (3431.85,1294.80)
  khu_sensor_top/uart_controller/U3/Y (or2d1_hd)                            0.0636               0.9250    0.0938     5.9211 f    (3433.45,1294.90)
  khu_sensor_top/uart_controller/n4 (net)       1       0.0093                                   0.9250    0.0000     5.9211 f    [0.01,0.01]
  khu_sensor_top/uart_controller/r_lstate_reg_1_/D (fd2qd1_hd)    0.0000    0.0636    0.0000     0.9250    0.0000 *   5.9211 f    (3438.39,1277.34)
  data arrival time                                                                                                   5.9211

  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  clock uncertainty                                                                                        0.2400     5.9000
  khu_sensor_top/uart_controller/r_lstate_reg_1_/CK (fd2qd1_hd)                                            0.0000     5.9000 r
  library hold time                                                                                        0.0051     5.9051
  data required time                                                                                                  5.9051
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  5.9051
  data arrival time                                                                                                  -5.9211
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0161


  Startpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_27_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_27_
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_27_/CK (fd2qd1_hd)   0.0000   0.9000   0.0000    0.9250    0.0000     5.6600 r    (3309.07,2126.93)
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_27_/Q (fd2qd1_hd)           0.0817               0.9250    0.1650     5.8250 f    (3318.20,2126.42)
  khu_sensor_top/sensor_core/o_UART_DATA_TX[27] (net)     2   0.0122                             0.9250    0.0000     5.8250 f    [0.01,0.01]
  khu_sensor_top/sensor_core/U1298/D0 (mx2d1_hd)                  0.0000    0.0817    0.0000     0.9250    0.0000 *   5.8250 f    (3309.84,2137.09)
  khu_sensor_top/sensor_core/U1298/Y (mx2d1_hd)                             0.0638               0.9250    0.0962     5.9212 f    (3307.23,2137.31)
  khu_sensor_top/sensor_core/n348 (net)         1       0.0072                                   0.9250    0.0000     5.9212 f    [0.01,0.01]
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_27_/D (fd2qd1_hd)   0.0000   0.0638   0.0000     0.9250    0.0000 *   5.9212 f    (3310.65,2126.94)
  data arrival time                                                                                                   5.9212

  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  clock uncertainty                                                                                        0.2400     5.9000
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_27_/CK (fd2qd1_hd)                                         0.0000     5.9000 r
  library hold time                                                                                        0.0051     5.9051
  data required time                                                                                                  5.9051
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  5.9051
  data arrival time                                                                                                  -5.9212
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0161


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_7_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_7_
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_7_/CK (fd2qd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   5.6600 r (3340.31,1882.12)
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_7_/Q (fd2qd1_hd)   0.0833              0.9250    0.1660     5.8260 f    (3349.44,1881.62)
  khu_sensor_top/uart_controller/r_uart_data_tx_shift[7] (net)     2   0.0126                    0.9250    0.0000     5.8260 f    [0.01,0.01]
  khu_sensor_top/uart_controller/U384/D0 (mx2d1_hd)               0.0000    0.0833    0.0000     0.9250    0.0000 *   5.8260 f    (3370.56,1885.09)
  khu_sensor_top/uart_controller/U384/Y (mx2d1_hd)                          0.0609               0.9250    0.0949     5.9209 f    (3367.95,1885.31)
  khu_sensor_top/uart_controller/n99 (net)      1       0.0067                                   0.9250    0.0000     5.9209 f    [0.01,0.01]
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_7_/D (fd2qd1_hd)   0.0000   0.0609   0.0000   0.9250   0.0000 *   5.9209 f (3341.89,1882.14)
  data arrival time                                                                                                   5.9209

  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  clock uncertainty                                                                                        0.2400     5.9000
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_7_/CK (fd2qd1_hd)                                0.0000     5.9000 r
  library hold time                                                                                        0.0047     5.9047
  data required time                                                                                                  5.9047
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  5.9047
  data arrival time                                                                                                  -5.9209
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0161


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_3_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_3_
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_3_/CK (fd2qd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   5.6600 r (3455.81,1673.32)
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_3_/Q (fd2qd1_hd)   0.0796              0.9250    0.1634     5.8234 f    (3446.68,1672.82)
  khu_sensor_top/uart_controller/r_uart_data_tx_shift[3] (net)     2   0.0116                    0.9250    0.0000     5.8234 f    [0.01,0.01]
  khu_sensor_top/uart_controller/U380/D0 (mx2d1_hd)               0.0000    0.0796    0.0000     0.9250    0.0000 *   5.8234 f    (3436.11,1666.15)
  khu_sensor_top/uart_controller/U380/Y (mx2d1_hd)                          0.0684               0.9250    0.0987     5.9221 f    (3438.73,1665.93)
  khu_sensor_top/uart_controller/n103 (net)     1       0.0082                                   0.9250    0.0000     5.9221 f    [0.01,0.01]
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_3_/D (fd2qd1_hd)   0.0000   0.0684   0.0000   0.9250   0.0000 *   5.9221 f (3454.23,1673.34)
  data arrival time                                                                                                   5.9221

  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  clock uncertainty                                                                                        0.2400     5.9000
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_3_/CK (fd2qd1_hd)                                0.0000     5.9000 r
  library hold time                                                                                        0.0056     5.9056
  data required time                                                                                                  5.9056
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  5.9056
  data arrival time                                                                                                  -5.9221
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0165


  Startpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_34_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_34_
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_34_/CK (fd2qd1_hd)   0.0000   0.9000   0.0000    0.9250    0.0000     5.6600 r    (3282.23,2112.52)
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_34_/Q (fd2qd1_hd)           0.0924               0.9250    0.1723     5.8323 f    (3291.36,2112.02)
  khu_sensor_top/sensor_core/o_UART_DATA_TX[34] (net)     2   0.0152                             0.9250    0.0000     5.8323 f    [0.01,0.02]
  khu_sensor_top/sensor_core/U1237/D0 (mx2d1_hd)                  0.0000    0.0924    0.0000     0.9250    0.0000 *   5.8323 f    (3275.52,2101.09)
  khu_sensor_top/sensor_core/U1237/Y (mx2d1_hd)                             0.0536               0.9250    0.0884     5.9207 f    (3272.91,2101.31)
  khu_sensor_top/sensor_core/n227 (net)         1       0.0042                                   0.9250    0.0000     5.9207 f    [0.00,0.00]
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_34_/D (fd2qd1_hd)   0.0000   0.0536   0.0000     0.9250    0.0000 *   5.9207 f    (3283.81,2112.54)
  data arrival time                                                                                                   5.9207

  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  clock uncertainty                                                                                        0.2400     5.9000
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_34_/CK (fd2qd1_hd)                                         0.0000     5.9000 r
  library hold time                                                                                        0.0038     5.9038
  data required time                                                                                                  5.9038
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  5.9038
  data arrival time                                                                                                  -5.9207
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0169


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_reg_2_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/uart_tx/r_Tx_Data_reg_2_
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  khu_sensor_top/uart_controller/r_uart_data_tx_reg_2_/CK (fd2qd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000    5.6600 r    (3399.05,1219.72)
  khu_sensor_top/uart_controller/r_uart_data_tx_reg_2_/Q (fd2qd1_hd)        0.0832               0.9250    0.1659     5.8259 f    (3389.92,1219.22)
  khu_sensor_top/uart_controller/r_uart_data_tx[2] (net)     2   0.0126                          0.9250    0.0000     5.8259 f    [0.01,0.01]
  khu_sensor_top/uart_controller/uart_tx/i_Tx_Byte[2] (uart_tx)                                  0.9250    0.0000     5.8259 f    (netlink)
  khu_sensor_top/uart_controller/uart_tx/i_Tx_Byte[2] (net)   0.0126                             0.9250    0.0000     5.8259 f    [0.01,0.01]
  khu_sensor_top/uart_controller/uart_tx/U63/D1 (mx2d1_hd)        0.0000    0.0832    0.0000     0.9250    0.0000 *   5.8259 f    (3391.24,1150.86)
  khu_sensor_top/uart_controller/uart_tx/U63/Y (mx2d1_hd)                   0.0676               0.9250    0.0978     5.9238 f    (3390.39,1150.91)
  khu_sensor_top/uart_controller/uart_tx/n17 (net)     1   0.0079                                0.9250    0.0000     5.9238 f    [0.01,0.01]
  khu_sensor_top/uart_controller/uart_tx/r_Tx_Data_reg_2_/D (fd2d1_hd)   0.0000   0.0676   0.0000   0.9250   0.0000 *   5.9238 f  (3375.33,1136.43)
  data arrival time                                                                                                   5.9238

  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  clock uncertainty                                                                                        0.2400     5.9000
  khu_sensor_top/uart_controller/uart_tx/r_Tx_Data_reg_2_/CK (fd2d1_hd)                                    0.0000     5.9000 r
  library hold time                                                                                        0.0066     5.9066
  data required time                                                                                                  5.9066
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  5.9066
  data arrival time                                                                                                  -5.9238
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0172


  Startpoint: khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_1_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_1_
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_1_/CK (fd2qd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000     5.6600 r    (3241.97,946.12)
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_1_/Q (fd2qd1_hd)         0.0873               0.9250    0.1688     5.8288 f    (3232.84,945.62)
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR[1] (net)     2   0.0138                           0.9250    0.0000     5.8288 f    [0.01,0.01]
  khu_sensor_top/sensor_core/U1167/D0 (mx2d1_hd)                  0.0000    0.0873    0.0000     0.9250    0.0000 *   5.8288 f    (3218.75,967.75)
  khu_sensor_top/sensor_core/U1167/Y (mx2d1_hd)                             0.0604               0.9250    0.0934     5.9222 f    (3221.37,967.53)
  khu_sensor_top/sensor_core/n293 (net)         1       0.0059                                   0.9250    0.0000     5.9222 f    [0.00,0.01]
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_1_/D (fd2qd1_hd)   0.0000   0.0604   0.0000   0.9250    0.0000 *   5.9222 f    (3240.39,946.14)
  data arrival time                                                                                                   5.9222

  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  clock uncertainty                                                                                        0.2400     5.9000
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_1_/CK (fd2qd1_hd)                                       0.0000     5.9000 r
  library hold time                                                                                        0.0047     5.9047
  data required time                                                                                                  5.9047
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  5.9047
  data arrival time                                                                                                  -5.9222
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0175


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_40_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_40_
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_40_/CK (fd2qd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   5.6600 r (3351.75,1831.72)
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_40_/Q (fd2qd1_hd)   0.0853             0.9250    0.1674     5.8274 f    (3360.88,1831.22)
  khu_sensor_top/uart_controller/r_uart_data_tx_shift[40] (net)     2   0.0132                   0.9250    0.0000     5.8274 f    [0.01,0.01]
  khu_sensor_top/uart_controller/U345/D0 (mx2d1_hd)               0.0000    0.0853    0.0000     0.9250    0.0000 *   5.8274 f    (3336.24,1831.75)
  khu_sensor_top/uart_controller/U345/Y (mx2d1_hd)                          0.0626               0.9250    0.0951     5.9225 f    (3338.85,1831.53)
  khu_sensor_top/uart_controller/n66 (net)      1       0.0066                                   0.9250    0.0000     5.9225 f    [0.01,0.01]
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_40_/D (fd2qd1_hd)   0.0000   0.0626   0.0000   0.9250   0.0000 *   5.9225 f (3353.33,1831.74)
  data arrival time                                                                                                   5.9225

  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  clock uncertainty                                                                                        0.2400     5.9000
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_40_/CK (fd2qd1_hd)                               0.0000     5.9000 r
  library hold time                                                                                        0.0049     5.9049
  data required time                                                                                                  5.9049
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  5.9049
  data arrival time                                                                                                  -5.9225
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0175


  Startpoint: khu_sensor_top/sensor_core/r_uart_data_rx_reg_8_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_uart_data_rx_reg_8_
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  khu_sensor_top/sensor_core/r_uart_data_rx_reg_8_/CK (fd4qd1_hd)   0.0000   0.9000   0.0000     0.9250    0.0000     5.6600 r    (3330.00,1270.05)
  khu_sensor_top/sensor_core/r_uart_data_rx_reg_8_/Q (fd4qd1_hd)            0.0871               0.9250    0.1705     5.8305 f    (3319.96,1269.70)
  khu_sensor_top/sensor_core/r_uart_data_rx[8] (net)     3   0.0144                              0.9250    0.0000     5.8305 f    [0.01,0.01]
  khu_sensor_top/sensor_core/U1219/D0 (mx2d1_hd)                  0.0000    0.0871    0.0000     0.9250    0.0000 *   5.8305 f    (3338.44,1255.75)
  khu_sensor_top/sensor_core/U1219/Y (mx2d1_hd)                             0.0561               0.9250    0.0921     5.9226 f    (3341.05,1255.53)
  khu_sensor_top/sensor_core/n462 (net)         1       0.0056                                   0.9250    0.0000     5.9226 f    [0.00,0.01]
  khu_sensor_top/sensor_core/r_uart_data_rx_reg_8_/D (fd4qd1_hd)   0.0000   0.0561    0.0000     0.9250    0.0000 *   5.9226 f    (3328.40,1270.11)
  data arrival time                                                                                                   5.9226

  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  clock uncertainty                                                                                        0.2400     5.9000
  khu_sensor_top/sensor_core/r_uart_data_rx_reg_8_/CK (fd4qd1_hd)                                          0.0000     5.9000 r
  library hold time                                                                                        0.0051     5.9051
  data required time                                                                                                  5.9051
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  5.9051
  data arrival time                                                                                                  -5.9226
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0176


  Startpoint: khu_sensor_top/sensor_core/r_mpr_touch_status_reg_9_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_touch_status_reg_9_
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  khu_sensor_top/sensor_core/r_mpr_touch_status_reg_9_/CK (fd2qd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000    5.6600 r    (3350.43,1669.11)
  khu_sensor_top/sensor_core/r_mpr_touch_status_reg_9_/Q (fd2qd1_hd)        0.0862               0.9250    0.1680     5.8280 f    (3359.56,1669.62)
  khu_sensor_top/sensor_core/r_mpr_touch_status[9] (net)     2   0.0134                          0.9250    0.0000     5.8280 f    [0.01,0.01]
  khu_sensor_top/sensor_core/U1135/D0 (mx2d1_hd)                  0.0000    0.0862    0.0000     0.9250    0.0000 *   5.8280 f    (3343.28,1651.75)
  khu_sensor_top/sensor_core/U1135/Y (mx2d1_hd)                             0.0596               0.9250    0.0943     5.9223 f    (3340.67,1651.53)
  khu_sensor_top/sensor_core/n409 (net)         1       0.0063                                   0.9250    0.0000     5.9223 f    [0.00,0.01]
  khu_sensor_top/sensor_core/r_mpr_touch_status_reg_9_/D (fd2qd1_hd)   0.0000   0.0596   0.0000   0.9250   0.0000 *   5.9223 f    (3352.01,1669.10)
  data arrival time                                                                                                   5.9223

  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  clock uncertainty                                                                                        0.2400     5.9000
  khu_sensor_top/sensor_core/r_mpr_touch_status_reg_9_/CK (fd2qd1_hd)                                      0.0000     5.9000 r
  library hold time                                                                                        0.0046     5.9046
  data required time                                                                                                  5.9046
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  5.9046
  data arrival time                                                                                                  -5.9223
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0178


  Startpoint: khu_sensor_top/uart_controller/uart_tx/r_Clock_Count_reg_1_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/uart_tx/r_Clock_Count_reg_1_
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  khu_sensor_top/uart_controller/uart_tx/r_Clock_Count_reg_1_/CK (fd2d1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   5.6600 r (3402.33,809.28)
  khu_sensor_top/uart_controller/uart_tx/r_Clock_Count_reg_1_/Q (fd2d1_hd)   0.0915              0.9250    0.1700     5.8300 f    (3410.96,808.94)
  khu_sensor_top/uart_controller/uart_tx/r_Clock_Count[1] (net)     2   0.0152                   0.9250    0.0000     5.8300 f    [0.01,0.02]
  khu_sensor_top/uart_controller/uart_tx/U71/D0 (mx2d1_hd)        0.0000    0.0915    0.0000     0.9250    0.0000 *   5.8300 f    (3405.76,790.69)
  khu_sensor_top/uart_controller/uart_tx/U71/Y (mx2d1_hd)                   0.0564               0.9250    0.0933     5.9233 f    (3403.15,790.91)
  khu_sensor_top/uart_controller/uart_tx/n25 (net)     1   0.0057                                0.9250    0.0000     5.9233 f    [0.00,0.01]
  khu_sensor_top/uart_controller/uart_tx/r_Clock_Count_reg_1_/D (fd2d1_hd)   0.0000   0.0564   0.0000   0.9250   0.0000 *   5.9233 f (3403.93,809.22)
  data arrival time                                                                                                   5.9233

  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  clock uncertainty                                                                                        0.2400     5.9000
  khu_sensor_top/uart_controller/uart_tx/r_Clock_Count_reg_1_/CK (fd2d1_hd)                                0.0000     5.9000 r
  library hold time                                                                                        0.0055     5.9055
  data required time                                                                                                  5.9055
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  5.9055
  data arrival time                                                                                                  -5.9233
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0178


  Startpoint: khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_16_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_16_
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_16_/CK (fd2qd2_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   5.6600 r    (3179.62,2123.31)
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_16_/Q (fd2qd2_hd)       0.0883               0.9250    0.1611     5.8211 f    (3178.49,2122.92)
  khu_sensor_top/sensor_core/r_ads_ch2_data_out[16] (net)     2   0.0287                         0.9250    0.0000     5.8211 f    [0.03,0.03]
  khu_sensor_top/sensor_core/U1331/D0 (mx2d1_hd)                  0.0000    0.0883    0.0000     0.9250    0.0000 *   5.8211 f    (3194.56,2129.89)
  khu_sensor_top/sensor_core/U1331/Y (mx2d1_hd)                             0.0596               0.9250    0.0946     5.9157 f    (3191.95,2130.11)
  khu_sensor_top/sensor_core/n335 (net)         1       0.0063                                   0.9250    0.0000     5.9157 f    [0.00,0.01]
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_16_/D (fd2qd2_hd)   0.0000   0.0596   0.0000   0.9250   0.0000 *   5.9157 f   (3177.38,2123.24)
  data arrival time                                                                                                   5.9157

  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  clock uncertainty                                                                                        0.2400     5.9000
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_16_/CK (fd2qd2_hd)                                     0.0000     5.9000 r
  library hold time                                                                                       -0.0022     5.8978
  data required time                                                                                                  5.8978
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  5.8978
  data arrival time                                                                                                  -5.9157
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0179


  Startpoint: khu_sensor_top/sensor_core/r_mpr_touch_status_0_reg_0_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_touch_status_0_reg_0_
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  khu_sensor_top/sensor_core/r_mpr_touch_status_0_reg_0_/CK (fd2qd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   5.6600 r   (3387.61,1489.11)
  khu_sensor_top/sensor_core/r_mpr_touch_status_0_reg_0_/Q (fd2qd1_hd)      0.0846               0.9250    0.1669     5.8269 f    (3378.48,1489.62)
  khu_sensor_top/sensor_core/r_mpr_touch_status_0[0] (net)     2   0.0130                        0.9250    0.0000     5.8269 f    [0.01,0.01]
  khu_sensor_top/sensor_core/U1386/D0 (mx2d1_hd)                  0.0000    0.0846    0.0000     0.9250    0.0000 *   5.8269 f    (3349.44,1489.09)
  khu_sensor_top/sensor_core/U1386/Y (mx2d1_hd)                             0.0642               0.9250    0.0963     5.9233 f    (3352.05,1489.31)
  khu_sensor_top/sensor_core/n426 (net)         1       0.0070                                   0.9250    0.0000     5.9233 f    [0.01,0.01]
  khu_sensor_top/sensor_core/r_mpr_touch_status_0_reg_0_/D (fd2qd1_hd)   0.0000   0.0642   0.0000   0.9250   0.0000 *   5.9233 f  (3386.03,1489.10)
  data arrival time                                                                                                   5.9233

  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  clock uncertainty                                                                                        0.2400     5.9000
  khu_sensor_top/sensor_core/r_mpr_touch_status_0_reg_0_/CK (fd2qd1_hd)                                    0.0000     5.9000 r
  library hold time                                                                                        0.0051     5.9051
  data required time                                                                                                  5.9051
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  5.9051
  data arrival time                                                                                                  -5.9233
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0181


  Startpoint: khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_18_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_18_
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_18_/CK (fd2qd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   5.6600 r    (3177.07,2090.93)
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_18_/Q (fd2qd1_hd)       0.0871               0.9250    0.1687     5.8287 f    (3186.20,2090.42)
  khu_sensor_top/sensor_core/r_ads_ch2_data_out[18] (net)     2   0.0137                         0.9250    0.0000     5.8287 f    [0.01,0.01]
  khu_sensor_top/sensor_core/U1333/D0 (mx2d1_hd)                  0.0000    0.0871    0.0000     0.9250    0.0000 *   5.8287 f    (3192.36,2108.29)
  khu_sensor_top/sensor_core/U1333/Y (mx2d1_hd)                             0.0615               0.9250    0.0951     5.9237 f    (3189.75,2108.51)
  khu_sensor_top/sensor_core/n333 (net)         1       0.0065                                   0.9250    0.0000     5.9237 f    [0.00,0.01]
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_18_/D (fd2qd1_hd)   0.0000   0.0615   0.0000   0.9250   0.0000 *   5.9237 f   (3178.65,2090.94)
  data arrival time                                                                                                   5.9237

  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  clock uncertainty                                                                                        0.2400     5.9000
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_18_/CK (fd2qd1_hd)                                     0.0000     5.9000 r
  library hold time                                                                                        0.0048     5.9048
  data required time                                                                                                  5.9048
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  5.9048
  data arrival time                                                                                                  -5.9237
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0189


  Startpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_55_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_55_
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_55_/CK (fd2qd1_hd)   0.0000   0.9000   0.0000    0.9250    0.0000     5.6600 r    (3455.81,1791.52)
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_55_/Q (fd2qd1_hd)           0.0861               0.9250    0.1680     5.8280 f    (3446.68,1792.02)
  khu_sensor_top/sensor_core/o_UART_DATA_TX[55] (net)     2   0.0134                             0.9250    0.0000     5.8280 f    [0.01,0.01]
  khu_sensor_top/sensor_core/U1290/D0 (mx2d1_hd)                  0.0000    0.0861    0.0000     0.9250    0.0000 *   5.8280 f    (3422.04,1791.49)
  khu_sensor_top/sensor_core/U1290/Y (mx2d1_hd)                             0.0644               0.9250    0.0962     5.9242 f    (3419.43,1791.71)
  khu_sensor_top/sensor_core/n381 (net)         1       0.0069                                   0.9250    0.0000     5.9242 f    [0.01,0.01]
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_55_/D (fd2qd1_hd)   0.0000   0.0644   0.0000     0.9250    0.0000 *   5.9242 f    (3454.23,1791.50)
  data arrival time                                                                                                   5.9242

  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  clock uncertainty                                                                                        0.2400     5.9000
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_55_/CK (fd2qd1_hd)                                         0.0000     5.9000 r
  library hold time                                                                                        0.0052     5.9052
  data required time                                                                                                  5.9052
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  5.9052
  data arrival time                                                                                                  -5.9242
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0190


  Startpoint: khu_sensor_top/sensor_core/r_ads_reg_addr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_reg_addr_reg_0_
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  khu_sensor_top/sensor_core/r_ads_reg_addr_reg_0_/CK (fd2qd1_hd)   0.0000   0.9000   0.0000     0.9250    0.0000     5.6600 r    (3235.59,1918.12)
  khu_sensor_top/sensor_core/r_ads_reg_addr_reg_0_/Q (fd2qd1_hd)            0.0886               0.9250    0.1697     5.8297 f    (3244.72,1917.62)
  khu_sensor_top/sensor_core/r_ads_reg_addr[0] (net)     2   0.0141                              0.9250    0.0000     5.8297 f    [0.01,0.01]
  khu_sensor_top/sensor_core/U1182/D0 (mx2d1_hd)                  0.0000    0.0886    0.0000     0.9250    0.0000 *   5.8297 f    (3262.32,1925.35)
  khu_sensor_top/sensor_core/U1182/Y (mx2d1_hd)                             0.0597               0.9250    0.0940     5.9236 f    (3259.71,1925.13)
  khu_sensor_top/sensor_core/n238 (net)         1       0.0061                                   0.9250    0.0000     5.9236 f    [0.00,0.01]
  khu_sensor_top/sensor_core/r_ads_reg_addr_reg_0_/D (fd2qd1_hd)   0.0000   0.0597    0.0000     0.9250    0.0000 *   5.9236 f    (3237.17,1918.14)
  data arrival time                                                                                                   5.9236

  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  clock uncertainty                                                                                        0.2400     5.9000
  khu_sensor_top/sensor_core/r_ads_reg_addr_reg_0_/CK (fd2qd1_hd)                                          0.0000     5.9000 r
  library hold time                                                                                        0.0046     5.9046
  data required time                                                                                                  5.9046
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  5.9046
  data arrival time                                                                                                  -5.9236
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0191


  Startpoint: khu_sensor_top/sensor_core/r_mpr_second_param_reg_7_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_7_
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_7_/CK (fd2qd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000    5.6600 r    (3108.65,989.33)
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_7_/Q (fd2qd1_hd)        0.0852               0.9250    0.1673     5.8273 f    (3099.52,988.82)
  khu_sensor_top/sensor_core/r_mpr_second_param[7] (net)     2   0.0132                          0.9250    0.0000     5.8273 f    [0.01,0.01]
  khu_sensor_top/sensor_core/U1198/D1 (mx2d1_hd)                  0.0000    0.0852    0.0000     0.9250    0.0000 *   5.8273 f    (3092.92,974.78)
  khu_sensor_top/sensor_core/U1198/Y (mx2d1_hd)                             0.0667               0.9250    0.0975     5.9248 f    (3093.77,974.73)
  khu_sensor_top/sensor_core/n266 (net)         1       0.0077                                   0.9250    0.0000     5.9248 f    [0.01,0.01]
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_7_/D (fd2qd1_hd)   0.0000   0.0667   0.0000    0.9250    0.0000 *   5.9248 f    (3104.87,956.30)
  data arrival time                                                                                                   5.9248

  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  clock uncertainty                                                                                        0.2400     5.9000
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_7_/CK (fd2qd1_hd)                                        0.0000     5.9000 r
  library hold time                                                                                        0.0054     5.9054
  data required time                                                                                                  5.9054
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  5.9054
  data arrival time                                                                                                  -5.9248
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0194


  Startpoint: khu_sensor_top/uart_controller/o_UART_DATA_RX_reg_1_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/o_UART_DATA_RX_reg_1_
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  khu_sensor_top/uart_controller/o_UART_DATA_RX_reg_1_/CK (fd2qd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000    5.6600 r    (3341.63,1136.31)
  khu_sensor_top/uart_controller/o_UART_DATA_RX_reg_1_/Q (fd2qd1_hd)        0.0880               0.9250    0.1693     5.8293 f    (3350.76,1136.82)
  khu_sensor_top/uart_controller/o_UART_DATA_RX[1] (net)     2   0.0140                          0.9250    0.0000     5.8293 f    [0.01,0.01]
  khu_sensor_top/uart_controller/U415/D0 (mx2d1_hd)               0.0000    0.0880    0.0000     0.9250    0.0000 *   5.8293 f    (3346.36,1157.89)
  khu_sensor_top/uart_controller/U415/Y (mx2d1_hd)                          0.0628               0.9250    0.0952     5.9244 f    (3343.75,1158.11)
  khu_sensor_top/uart_controller/n28 (net)      1       0.0065                                   0.9250    0.0000     5.9244 f    [0.00,0.01]
  khu_sensor_top/uart_controller/o_UART_DATA_RX_reg_1_/D (fd2qd1_hd)   0.0000   0.0628   0.0000   0.9250   0.0000 *   5.9244 f    (3343.21,1136.30)
  data arrival time                                                                                                   5.9244

  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  clock uncertainty                                                                                        0.2400     5.9000
  khu_sensor_top/uart_controller/o_UART_DATA_RX_reg_1_/CK (fd2qd1_hd)                                      0.0000     5.9000 r
  library hold time                                                                                        0.0050     5.9050
  data required time                                                                                                  5.9050
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  5.9050
  data arrival time                                                                                                  -5.9244
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0195


  Startpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_51_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_51_
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_51_/CK (fd2qd1_hd)   0.0000   0.9000   0.0000    0.9250    0.0000     5.6600 r    (3306.87,1813.11)
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_51_/Q (fd2qd1_hd)           0.0901               0.9250    0.1708     5.8308 f    (3316.00,1813.62)
  khu_sensor_top/sensor_core/o_UART_DATA_TX[51] (net)     2   0.0146                             0.9250    0.0000     5.8308 f    [0.01,0.01]
  khu_sensor_top/sensor_core/U1293/D0 (mx2d1_hd)                  0.0000    0.0901    0.0000     0.9250    0.0000 *   5.8308 f    (3334.49,1820.29)
  khu_sensor_top/sensor_core/U1293/Y (mx2d1_hd)                             0.0585               0.9250    0.0936     5.9244 f    (3331.87,1820.51)
  khu_sensor_top/sensor_core/n378 (net)         1       0.0059                                   0.9250    0.0000     5.9244 f    [0.00,0.01]
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_51_/D (fd2qd1_hd)   0.0000   0.0585   0.0000     0.9250    0.0000 *   5.9244 f    (3308.45,1813.10)
  data arrival time                                                                                                   5.9244

  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  clock uncertainty                                                                                        0.2400     5.9000
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_51_/CK (fd2qd1_hd)                                         0.0000     5.9000 r
  library hold time                                                                                        0.0044     5.9044
  data required time                                                                                                  5.9044
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  5.9044
  data arrival time                                                                                                  -5.9244
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0199


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_28_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_28_
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_28_/CK (fd2qd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   5.6600 r (3435.13,2119.73)
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_28_/Q (fd2qd1_hd)   0.0967             0.9250    0.1753     5.8353 f    (3426.00,2119.22)
  khu_sensor_top/uart_controller/r_uart_data_tx_shift[28] (net)     2   0.0164                   0.9250    0.0000     5.8353 f    [0.01,0.02]
  khu_sensor_top/uart_controller/U321/D0 (mx2d1_hd)               0.0000    0.0967    0.0000     0.9250    0.0000 *   5.8353 f    (3440.08,2093.89)
  khu_sensor_top/uart_controller/U321/Y (mx2d1_hd)                          0.0500               0.9250    0.0887     5.9240 f    (3437.47,2094.11)
  khu_sensor_top/uart_controller/n78 (net)      1       0.0041                                   0.9250    0.0000     5.9240 f    [0.00,0.00]
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_28_/D (fd2qd1_hd)   0.0000   0.0500   0.0000   0.9250   0.0000 *   5.9240 f (3433.55,2119.74)
  data arrival time                                                                                                   5.9240

  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  clock uncertainty                                                                                        0.2400     5.9000
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_28_/CK (fd2qd1_hd)                               0.0000     5.9000 r
  library hold time                                                                                        0.0034     5.9034
  data required time                                                                                                  5.9034
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  5.9034
  data arrival time                                                                                                  -5.9240
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0206


  Startpoint: khu_sensor_top/uart_controller/uart_tx/r_Tx_Data_reg_7_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/uart_tx/r_Tx_Data_reg_7_
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  khu_sensor_top/uart_controller/uart_tx/r_Tx_Data_reg_7_/CK (fd2d1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   5.6600 r   (3398.38,1104.48)
  khu_sensor_top/uart_controller/uart_tx/r_Tx_Data_reg_7_/Q (fd2d1_hd)      0.0975               0.9250    0.1738     5.8338 f    (3407.00,1104.14)
  khu_sensor_top/uart_controller/uart_tx/r_Tx_Data[7] (net)     2   0.0167                       0.9250    0.0000     5.8338 f    [0.01,0.02]
  khu_sensor_top/uart_controller/uart_tx/U68/D0 (mx2d1_hd)        0.0000    0.0975    0.0000     0.9250    0.0000 *   5.8338 f    (3421.60,1107.49)
  khu_sensor_top/uart_controller/uart_tx/U68/Y (mx2d1_hd)                   0.0578               0.9250    0.0931     5.9269 f    (3418.99,1107.71)
  khu_sensor_top/uart_controller/uart_tx/n12 (net)     1   0.0053                                0.9250    0.0000     5.9269 f    [0.00,0.01]
  khu_sensor_top/uart_controller/uart_tx/r_Tx_Data_reg_7_/D (fd2d1_hd)   0.0000   0.0578   0.0000   0.9250   0.0000 *   5.9269 f  (3399.97,1104.42)
  data arrival time                                                                                                   5.9269

  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  clock uncertainty                                                                                        0.2400     5.9000
  khu_sensor_top/uart_controller/uart_tx/r_Tx_Data_reg_7_/CK (fd2d1_hd)                                    0.0000     5.9000 r
  library hold time                                                                                        0.0057     5.9057
  data required time                                                                                                  5.9057
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  5.9057
  data arrival time                                                                                                  -5.9269
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0212


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_4_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_4_
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_4_/CK (fd2qd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   5.6600 r (3376.83,1910.93)
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_4_/Q (fd2qd1_hd)   0.0955              0.9250    0.1745     5.8345 f    (3385.96,1910.42)
  khu_sensor_top/uart_controller/r_uart_data_tx_shift[4] (net)     2   0.0161                    0.9250    0.0000     5.8345 f    [0.01,0.02]
  khu_sensor_top/uart_controller/U381/D0 (mx2d1_hd)               0.0000    0.0955    0.0000     0.9250    0.0000 *   5.8345 f    (3355.60,1906.69)
  khu_sensor_top/uart_controller/U381/Y (mx2d1_hd)                          0.0519               0.9250    0.0905     5.9250 f    (3352.99,1906.91)
  khu_sensor_top/uart_controller/n102 (net)     1       0.0046                                   0.9250    0.0000     5.9250 f    [0.00,0.00]
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_4_/D (fd2qd1_hd)   0.0000   0.0519   0.0000   0.9250   0.0000 *   5.9250 f (3378.41,1910.94)
  data arrival time                                                                                                   5.9250

  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  clock uncertainty                                                                                        0.2400     5.9000
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_4_/CK (fd2qd1_hd)                                0.0000     5.9000 r
  library hold time                                                                                        0.0036     5.9036
  data required time                                                                                                  5.9036
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  5.9036
  data arrival time                                                                                                  -5.9250
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0214


  Startpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_14_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_14_
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_14_/CK (fd2qd1_hd)   0.0000   0.9000   0.0000    0.9250    0.0000     5.6600 r    (3386.95,1781.32)
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_14_/Q (fd2qd1_hd)           0.0895               0.9250    0.1703     5.8303 f    (3396.08,1780.82)
  khu_sensor_top/sensor_core/o_UART_DATA_TX[14] (net)     2   0.0144                             0.9250    0.0000     5.8303 f    [0.01,0.01]
  khu_sensor_top/sensor_core/U1269/D0 (mx2d1_hd)                  0.0000    0.0895    0.0000     0.9250    0.0000 *   5.8303 f    (3401.36,1791.49)
  khu_sensor_top/sensor_core/U1269/Y (mx2d1_hd)                             0.0614               0.9250    0.0961     5.9264 f    (3398.75,1791.71)
  khu_sensor_top/sensor_core/n361 (net)         1       0.0067                                   0.9250    0.0000     5.9264 f    [0.01,0.01]
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_14_/D (fd2qd1_hd)   0.0000   0.0614   0.0000     0.9250    0.0000 *   5.9264 f    (3388.53,1781.34)
  data arrival time                                                                                                   5.9264

  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  clock uncertainty                                                                                        0.2400     5.9000
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_14_/CK (fd2qd1_hd)                                         0.0000     5.9000 r
  library hold time                                                                                        0.0048     5.9048
  data required time                                                                                                  5.9048
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  5.9048
  data arrival time                                                                                                  -5.9264
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0217


  Startpoint: khu_sensor_top/sensor_core/r_ads_chip_set_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_chip_set_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  khu_sensor_top/sensor_core/r_ads_chip_set_reg/CK (fd2qd1_hd)    0.0000    0.9000    0.0000     0.9250    0.0000     5.6600 r    (3295.21,1730.93)
  khu_sensor_top/sensor_core/r_ads_chip_set_reg/Q (fd2qd1_hd)               0.0843               0.9250    0.1667     5.8267 f    (3286.08,1730.42)
  khu_sensor_top/sensor_core/r_ads_chip_set (net)     2   0.0129                                 0.9250    0.0000     5.8267 f    [0.01,0.01]
  khu_sensor_top/sensor_core/U1213/D0 (mx2d1_hd)                  0.0000    0.0843    0.0000     0.9250    0.0000 *   5.8267 f    (3281.24,1716.55)
  khu_sensor_top/sensor_core/U1213/Y (mx2d1_hd)                             0.0699               0.9250    0.1009     5.9276 f    (3283.85,1716.33)
  khu_sensor_top/sensor_core/n314 (net)         1       0.0085                                   0.9250    0.0000     5.9276 f    [0.01,0.01]
  khu_sensor_top/sensor_core/r_ads_chip_set_reg/D (fd2qd1_hd)     0.0000    0.0699    0.0000     0.9250    0.0000 *   5.9276 f    (3293.63,1730.94)
  data arrival time                                                                                                   5.9276

  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  clock uncertainty                                                                                        0.2400     5.9000
  khu_sensor_top/sensor_core/r_ads_chip_set_reg/CK (fd2qd1_hd)                                             0.0000     5.9000 r
  library hold time                                                                                        0.0058     5.9058
  data required time                                                                                                  5.9058
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  5.9058
  data arrival time                                                                                                  -5.9276
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0218


  Startpoint: khu_sensor_top/sensor_core/r_uart_data_rx_reg_2_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_uart_data_rx_reg_2_
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  khu_sensor_top/sensor_core/r_uart_data_rx_reg_2_/CK (fd4qd1_hd)   0.0000   0.9000   0.0000     0.9250    0.0000     5.6600 r    (3251.84,1378.05)
  khu_sensor_top/sensor_core/r_uart_data_rx_reg_2_/Q (fd4qd1_hd)            0.0925               0.9250    0.1742     5.8342 f    (3261.88,1377.70)
  khu_sensor_top/sensor_core/r_uart_data_rx[2] (net)     2   0.0159                              0.9250    0.0000     5.8342 f    [0.01,0.02]
  khu_sensor_top/sensor_core/U1419/D0 (mx2d1_hd)                  0.0000    0.0925    0.0000     0.9250    0.0000 *   5.8342 f    (3281.68,1373.89)
  khu_sensor_top/sensor_core/U1419/Y (mx2d1_hd)                             0.0569               0.9250    0.0928     5.9269 f    (3284.29,1374.11)
  khu_sensor_top/sensor_core/n468 (net)         1       0.0055                                   0.9250    0.0000     5.9269 f    [0.00,0.01]
  khu_sensor_top/sensor_core/r_uart_data_rx_reg_2_/D (fd4qd1_hd)   0.0000   0.0569    0.0000     0.9250    0.0000 *   5.9270 f    (3253.44,1378.11)
  data arrival time                                                                                                   5.9270

  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  clock uncertainty                                                                                        0.2400     5.9000
  khu_sensor_top/sensor_core/r_uart_data_rx_reg_2_/CK (fd4qd1_hd)                                          0.0000     5.9000 r
  library hold time                                                                                        0.0051     5.9051
  data required time                                                                                                  5.9051
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  5.9051
  data arrival time                                                                                                  -5.9270
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0218


  Startpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_33_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_33_
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_33_/CK (fd2qd1_hd)   0.0000   0.9000   0.0000    0.9250    0.0000     5.6600 r    (3286.63,2086.72)
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_33_/Q (fd2qd1_hd)           0.0978               0.9250    0.1760     5.8360 f    (3295.76,2087.22)
  khu_sensor_top/sensor_core/o_UART_DATA_TX[33] (net)     2   0.0167                             0.9250    0.0000     5.8360 f    [0.01,0.02]
  khu_sensor_top/sensor_core/U1236/D0 (mx2d1_hd)                  0.0000    0.0978    0.0000     0.9250    0.0000 *   5.8360 f    (3270.69,2083.75)
  khu_sensor_top/sensor_core/U1236/Y (mx2d1_hd)                             0.0541               0.9250    0.0899     5.9260 f    (3268.07,2083.53)
  khu_sensor_top/sensor_core/n228 (net)         1       0.0044                                   0.9250    0.0000     5.9260 f    [0.00,0.00]
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_33_/D (fd2qd1_hd)   0.0000   0.0541   0.0000     0.9250    0.0000 *   5.9260 f    (3288.21,2086.70)
  data arrival time                                                                                                   5.9260

  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  clock uncertainty                                                                                        0.2400     5.9000
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_33_/CK (fd2qd1_hd)                                         0.0000     5.9000 r
  library hold time                                                                                        0.0039     5.9039
  data required time                                                                                                  5.9039
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  5.9039
  data arrival time                                                                                                  -5.9260
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0221


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_22_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_22_
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_22_/CK (fd2qd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   5.6600 r (3456.25,1990.12)
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_22_/Q (fd2qd1_hd)   0.0879             0.9250    0.1692     5.8292 f    (3447.12,1989.62)
  khu_sensor_top/uart_controller/r_uart_data_tx_shift[22] (net)     2   0.0139                   0.9250    0.0000     5.8292 f    [0.01,0.01]
  khu_sensor_top/uart_controller/U309/D0 (mx2d1_hd)               0.0000    0.0879    0.0000     0.9250    0.0000 *   5.8292 f    (3434.35,2007.49)
  khu_sensor_top/uart_controller/U309/Y (mx2d1_hd)                          0.0655               0.9250    0.0987     5.9279 f    (3436.97,2007.71)
  khu_sensor_top/uart_controller/n84 (net)      1       0.0076                                   0.9250    0.0000     5.9279 f    [0.01,0.01]
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_22_/D (fd2qd1_hd)   0.0000   0.0655   0.0000   0.9250   0.0000 *   5.9279 f (3454.67,1990.14)
  data arrival time                                                                                                   5.9279

  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  clock uncertainty                                                                                        0.2400     5.9000
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_22_/CK (fd2qd1_hd)                               0.0000     5.9000 r
  library hold time                                                                                        0.0053     5.9053
  data required time                                                                                                  5.9053
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  5.9053
  data arrival time                                                                                                  -5.9279
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0226


  Startpoint: khu_sensor_top/uart_controller/o_UART_DATA_RX_reg_12_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/o_UART_DATA_RX_reg_12_
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  khu_sensor_top/uart_controller/o_UART_DATA_RX_reg_12_/CK (fd2qd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   5.6600 r    (3344.49,1114.71)
  khu_sensor_top/uart_controller/o_UART_DATA_RX_reg_12_/Q (fd2qd1_hd)       0.0970               0.9250    0.1755     5.8355 f    (3335.36,1115.22)
  khu_sensor_top/uart_controller/o_UART_DATA_RX[12] (net)     2   0.0165                         0.9250    0.0000     5.8355 f    [0.01,0.02]
  khu_sensor_top/uart_controller/U390/D0 (mx2d1_hd)               0.0000    0.0970    0.0000     0.9250    0.0000 *   5.8355 f    (3323.03,1121.89)
  khu_sensor_top/uart_controller/U390/Y (mx2d1_hd)                          0.0556               0.9250    0.0914     5.9269 f    (3325.65,1122.11)
  khu_sensor_top/uart_controller/n39 (net)      1       0.0048                                   0.9250    0.0000     5.9269 f    [0.00,0.00]
  khu_sensor_top/uart_controller/o_UART_DATA_RX_reg_12_/D (fd2qd1_hd)   0.0000   0.0556   0.0000   0.9250   0.0000 *   5.9269 f   (3342.91,1114.70)
  data arrival time                                                                                                   5.9269

  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  clock uncertainty                                                                                        0.2400     5.9000
  khu_sensor_top/uart_controller/o_UART_DATA_RX_reg_12_/CK (fd2qd1_hd)                                     0.0000     5.9000 r
  library hold time                                                                                        0.0041     5.9041
  data required time                                                                                                  5.9041
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  5.9041
  data arrival time                                                                                                  -5.9269
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0228


  Startpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_18_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_18_
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_18_/CK (fd2qd1_hd)   0.0000   0.9000   0.0000    0.9250    0.0000     5.6600 r    (3391.35,1625.92)
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_18_/Q (fd2qd1_hd)           0.0937               0.9250    0.1732     5.8332 f    (3400.48,1626.42)
  khu_sensor_top/sensor_core/o_UART_DATA_TX[18] (net)     2   0.0156                             0.9250    0.0000     5.8332 f    [0.01,0.02]
  khu_sensor_top/sensor_core/U1273/D0 (mx2d1_hd)                  0.0000    0.0937    0.0000     0.9250    0.0000 *   5.8332 f    (3394.76,1647.49)
  khu_sensor_top/sensor_core/U1273/Y (mx2d1_hd)                             0.0591               0.9250    0.0945     5.9277 f    (3392.15,1647.71)
  khu_sensor_top/sensor_core/n357 (net)         1       0.0059                                   0.9250    0.0000     5.9277 f    [0.00,0.01]
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_18_/D (fd2qd1_hd)   0.0000   0.0591   0.0000     0.9250    0.0000 *   5.9277 f    (3392.93,1625.90)
  data arrival time                                                                                                   5.9277

  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  clock uncertainty                                                                                        0.2400     5.9000
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_18_/CK (fd2qd1_hd)                                         0.0000     5.9000 r
  library hold time                                                                                        0.0045     5.9045
  data required time                                                                                                  5.9045
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  5.9045
  data arrival time                                                                                                  -5.9277
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0232


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_18_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_18_
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_18_/CK (fd2qd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   5.6600 r (3393.77,1964.31)
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_18_/Q (fd2qd1_hd)   0.0978             0.9250    0.1760     5.8360 f    (3384.64,1964.82)
  khu_sensor_top/uart_controller/r_uart_data_tx_shift[18] (net)     2   0.0167                   0.9250    0.0000     5.8360 f    [0.01,0.02]
  khu_sensor_top/uart_controller/U301/D0 (mx2d1_hd)               0.0000    0.0978    0.0000     0.9250    0.0000 *   5.8360 f    (3400.48,1978.69)
  khu_sensor_top/uart_controller/U301/Y (mx2d1_hd)                          0.0520               0.9250    0.0909     5.9269 f    (3403.09,1978.91)
  khu_sensor_top/uart_controller/n88 (net)      1       0.0046                                   0.9250    0.0000     5.9269 f    [0.00,0.00]
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_18_/D (fd2qd1_hd)   0.0000   0.0520   0.0000   0.9250   0.0000 *   5.9269 f (3392.19,1964.30)
  data arrival time                                                                                                   5.9269

  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  clock uncertainty                                                                                        0.2400     5.9000
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_18_/CK (fd2qd1_hd)                               0.0000     5.9000 r
  library hold time                                                                                        0.0036     5.9036
  data required time                                                                                                  5.9036
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  5.9036
  data arrival time                                                                                                  -5.9269
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0233


  Startpoint: khu_sensor_top/uart_controller/uart_rx/r_Clock_Count_reg_1_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/uart_rx/r_Clock_Count_reg_1_
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  khu_sensor_top/uart_controller/uart_rx/r_Clock_Count_reg_1_/CK (fd2qd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   5.6600 r (3318.75,884.32)
  khu_sensor_top/uart_controller/uart_rx/r_Clock_Count_reg_1_/Q (fd2qd1_hd)   0.0971             0.9250    0.1756     5.8356 f    (3327.88,884.82)
  khu_sensor_top/uart_controller/uart_rx/r_Clock_Count[1] (net)     3   0.0165                   0.9250    0.0000     5.8356 f    [0.01,0.02]
  khu_sensor_top/uart_controller/uart_rx/U84/D0 (mx2d1_hd)        0.0000    0.0971    0.0000     0.9250    0.0000 *   5.8356 f    (3338.00,874.15)
  khu_sensor_top/uart_controller/uart_rx/U84/Y (mx2d1_hd)                   0.0527               0.9250    0.0916     5.9271 f    (3335.39,873.93)
  khu_sensor_top/uart_controller/uart_rx/n30 (net)     1   0.0048                                0.9250    0.0000     5.9271 f    [0.00,0.00]
  khu_sensor_top/uart_controller/uart_rx/r_Clock_Count_reg_1_/D (fd2qd1_hd)   0.0000   0.0527   0.0000   0.9250   0.0000 *   5.9271 f (3320.33,884.30)
  data arrival time                                                                                                   5.9271

  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  clock uncertainty                                                                                        0.2400     5.9000
  khu_sensor_top/uart_controller/uart_rx/r_Clock_Count_reg_1_/CK (fd2qd1_hd)                               0.0000     5.9000 r
  library hold time                                                                                        0.0037     5.9037
  data required time                                                                                                  5.9037
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  5.9037
  data arrival time                                                                                                  -5.9271
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0234


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_15_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_15_
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_15_/CK (fd2qd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   5.6600 r (3434.25,1928.31)
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_15_/Q (fd2qd1_hd)   0.0880             0.9250    0.1692     5.8292 f    (3425.12,1928.82)
  khu_sensor_top/uart_controller/r_uart_data_tx_shift[15] (net)     2   0.0139                   0.9250    0.0000     5.8292 f    [0.01,0.01]
  khu_sensor_top/uart_controller/U295/D0 (mx2d1_hd)               0.0000    0.0880    0.0000     0.9250    0.0000 *   5.8292 f    (3411.93,1928.29)
  khu_sensor_top/uart_controller/U295/Y (mx2d1_hd)                          0.0673               0.9250    0.0997     5.9290 f    (3409.31,1928.51)
  khu_sensor_top/uart_controller/n91 (net)      1       0.0079                                   0.9250    0.0000     5.9290 f    [0.01,0.01]
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_15_/D (fd2qd1_hd)   0.0000   0.0673   0.0000   0.9250   0.0000 *   5.9290 f (3432.67,1928.30)
  data arrival time                                                                                                   5.9290

  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  clock uncertainty                                                                                        0.2400     5.9000
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_15_/CK (fd2qd1_hd)                               0.0000     5.9000 r
  library hold time                                                                                        0.0055     5.9055
  data required time                                                                                                  5.9055
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  5.9055
  data arrival time                                                                                                  -5.9290
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0235


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_37_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_37_
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_37_/CK (fd2qd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   5.6600 r (3393.55,2026.12)
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_37_/Q (fd2qd1_hd)   0.0928             0.9250    0.1726     5.8326 f    (3402.68,2025.62)
  khu_sensor_top/uart_controller/r_uart_data_tx_shift[37] (net)     2   0.0153                   0.9250    0.0000     5.8326 f    [0.01,0.02]
  khu_sensor_top/uart_controller/U339/D0 (mx2d1_hd)               0.0000    0.0928    0.0000     0.9250    0.0000 *   5.8326 f    (3413.25,2029.09)
  khu_sensor_top/uart_controller/U339/Y (mx2d1_hd)                          0.0617               0.9250    0.0958     5.9284 f    (3410.63,2029.31)
  khu_sensor_top/uart_controller/n69 (net)      1       0.0064                                   0.9250    0.0000     5.9284 f    [0.00,0.01]
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_37_/D (fd2qd1_hd)   0.0000   0.0617   0.0000   0.9250   0.0000 *   5.9284 f (3395.13,2026.14)
  data arrival time                                                                                                   5.9284

  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  clock uncertainty                                                                                        0.2400     5.9000
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_37_/CK (fd2qd1_hd)                               0.0000     5.9000 r
  library hold time                                                                                        0.0048     5.9048
  data required time                                                                                                  5.9048
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  5.9048
  data arrival time                                                                                                  -5.9284
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0236


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_9_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_9_
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_9_/CK (fd2qd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   5.6600 r (3399.49,1755.52)
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_9_/Q (fd2qd1_hd)   0.0878              0.9250    0.1691     5.8291 f    (3390.36,1756.02)
  khu_sensor_top/uart_controller/r_uart_data_tx_shift[9] (net)     2   0.0139                    0.9250    0.0000     5.8291 f    [0.01,0.01]
  khu_sensor_top/uart_controller/U283/D0 (mx2d1_hd)               0.0000    0.0878    0.0000     0.9250    0.0000 *   5.8291 f    (3411.92,1741.09)
  khu_sensor_top/uart_controller/U283/Y (mx2d1_hd)                          0.0680               0.9250    0.1002     5.9293 f    (3414.53,1741.31)
  khu_sensor_top/uart_controller/n97 (net)      1       0.0081                                   0.9250    0.0000     5.9293 f    [0.01,0.01]
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_9_/D (fd2qd1_hd)   0.0000   0.0680   0.0000   0.9250   0.0000 *   5.9293 f (3397.91,1755.50)
  data arrival time                                                                                                   5.9293

  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  clock uncertainty                                                                                        0.2400     5.9000
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_9_/CK (fd2qd1_hd)                                0.0000     5.9000 r
  library hold time                                                                                        0.0056     5.9056
  data required time                                                                                                  5.9056
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  5.9056
  data arrival time                                                                                                  -5.9293
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0238


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_21_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_21_
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_21_/CK (fd2qd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   5.6600 r (3455.81,2069.32)
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_21_/Q (fd2qd1_hd)   0.0932             0.9250    0.1729     5.8329 f    (3446.68,2068.82)
  khu_sensor_top/uart_controller/r_uart_data_tx_shift[21] (net)     2   0.0154                   0.9250    0.0000     5.8329 f    [0.01,0.02]
  khu_sensor_top/uart_controller/U307/D0 (mx2d1_hd)               0.0000    0.0932    0.0000     0.9250    0.0000 *   5.8329 f    (3433.92,2057.89)
  khu_sensor_top/uart_controller/U307/Y (mx2d1_hd)                          0.0597               0.9250    0.0956     5.9285 f    (3436.53,2058.11)
  khu_sensor_top/uart_controller/n85 (net)      1       0.0063                                   0.9250    0.0000     5.9285 f    [0.00,0.01]
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_21_/D (fd2qd1_hd)   0.0000   0.0597   0.0000   0.9250   0.0000 *   5.9285 f (3454.23,2069.34)
  data arrival time                                                                                                   5.9285

  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  clock uncertainty                                                                                        0.2400     5.9000
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_21_/CK (fd2qd1_hd)                               0.0000     5.9000 r
  library hold time                                                                                        0.0046     5.9046
  data required time                                                                                                  5.9046
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  5.9046
  data arrival time                                                                                                  -5.9285
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0239


  Startpoint: khu_sensor_top/sensor_core/r_mpr_touch_status_reg_10_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_touch_status_reg_10_
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  khu_sensor_top/sensor_core/r_mpr_touch_status_reg_10_/CK (fd2qd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   5.6600 r    (3354.39,1568.31)
  khu_sensor_top/sensor_core/r_mpr_touch_status_reg_10_/Q (fd2qd1_hd)       0.0945               0.9250    0.1738     5.8338 f    (3363.52,1568.82)
  khu_sensor_top/sensor_core/r_mpr_touch_status[10] (net)     2   0.0158                         0.9250    0.0000     5.8338 f    [0.01,0.02]
  khu_sensor_top/sensor_core/U1136/D0 (mx2d1_hd)                  0.0000    0.0945    0.0000     0.9250    0.0000 *   5.8338 f    (3363.52,1561.09)
  khu_sensor_top/sensor_core/U1136/Y (mx2d1_hd)                             0.0580               0.9250    0.0947     5.9285 f    (3360.91,1561.31)
  khu_sensor_top/sensor_core/n408 (net)         1       0.0059                                   0.9250    0.0000     5.9285 f    [0.00,0.01]
  khu_sensor_top/sensor_core/r_mpr_touch_status_reg_10_/D (fd2qd1_hd)   0.0000   0.0580   0.0000   0.9250   0.0000 *   5.9285 f   (3355.97,1568.30)
  data arrival time                                                                                                   5.9285

  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  clock uncertainty                                                                                        0.2400     5.9000
  khu_sensor_top/sensor_core/r_mpr_touch_status_reg_10_/CK (fd2qd1_hd)                                     0.0000     5.9000 r
  library hold time                                                                                        0.0044     5.9044
  data required time                                                                                                  5.9044
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  5.9044
  data arrival time                                                                                                  -5.9285
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0241


  Startpoint: khu_sensor_top/uart_controller/o_UART_DATA_RX_reg_11_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/o_UART_DATA_RX_reg_11_
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  khu_sensor_top/uart_controller/o_UART_DATA_RX_reg_11_/CK (fd2qd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   5.6600 r    (3370.45,1201.11)
  khu_sensor_top/uart_controller/o_UART_DATA_RX_reg_11_/Q (fd2qd1_hd)       0.0940               0.9250    0.1734     5.8334 f    (3361.32,1201.62)
  khu_sensor_top/uart_controller/o_UART_DATA_RX[11] (net)     2   0.0156                         0.9250    0.0000     5.8334 f    [0.01,0.02]
  khu_sensor_top/uart_controller/U389/D0 (mx2d1_hd)               0.0000    0.0940    0.0000     0.9250    0.0000 *   5.8334 f    (3348.55,1205.35)
  khu_sensor_top/uart_controller/U389/Y (mx2d1_hd)                          0.0616               0.9250    0.0955     5.9289 f    (3351.17,1205.13)
  khu_sensor_top/uart_controller/n38 (net)      1       0.0062                                   0.9250    0.0000     5.9289 f    [0.00,0.01]
  khu_sensor_top/uart_controller/o_UART_DATA_RX_reg_11_/D (fd2qd1_hd)   0.0000   0.0616   0.0000   0.9250   0.0000 *   5.9289 f   (3368.87,1201.10)
  data arrival time                                                                                                   5.9289

  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  clock uncertainty                                                                                        0.2400     5.9000
  khu_sensor_top/uart_controller/o_UART_DATA_RX_reg_11_/CK (fd2qd1_hd)                                     0.0000     5.9000 r
  library hold time                                                                                        0.0048     5.9048
  data required time                                                                                                  5.9048
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  5.9048
  data arrival time                                                                                                  -5.9289
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0241


  Startpoint: khu_sensor_top/sensor_core/r_ads_first_param_reg_6_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_first_param_reg_6_
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  khu_sensor_top/sensor_core/r_ads_first_param_reg_6_/CK (fd2qd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000     5.6600 r    (3308.63,2403.51)
  khu_sensor_top/sensor_core/r_ads_first_param_reg_6_/Q (fd2qd1_hd)         0.0820               0.9250    0.1651     5.8251 f    (3317.76,2404.02)
  khu_sensor_top/sensor_core/r_ads_first_param[6] (net)     2   0.0123                           0.9250    0.0000     5.8251 f    [0.01,0.01]
  khu_sensor_top/sensor_core/U1261/D0 (mx2d1_hd)                  0.0000    0.0820    0.0000     0.9250    0.0000 *   5.8251 f    (3309.41,2378.95)
  khu_sensor_top/sensor_core/U1261/Y (mx2d1_hd)                             0.0763               0.9250    0.1056     5.9308 f    (3306.79,2378.73)
  khu_sensor_top/sensor_core/n307 (net)         1       0.0102                                   0.9250    0.0000     5.9308 f    [0.01,0.01]
  khu_sensor_top/sensor_core/r_ads_first_param_reg_6_/D (fd2qd1_hd)   0.0000   0.0763   0.0000   0.9250    0.0000 *   5.9308 f    (3310.21,2403.50)
  data arrival time                                                                                                   5.9308

  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  clock uncertainty                                                                                        0.2400     5.9000
  khu_sensor_top/sensor_core/r_ads_first_param_reg_6_/CK (fd2qd1_hd)                                       0.0000     5.9000 r
  library hold time                                                                                        0.0066     5.9066
  data required time                                                                                                  5.9066
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  5.9066
  data arrival time                                                                                                  -5.9308
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0242


  Startpoint: khu_sensor_top/sensor_core/r_mpr_touch_status_1_reg_3_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_touch_status_1_reg_3_
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  khu_sensor_top/sensor_core/r_mpr_touch_status_1_reg_3_/CK (fd2qd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   5.6600 r   (3325.57,1496.31)
  khu_sensor_top/sensor_core/r_mpr_touch_status_1_reg_3_/Q (fd2qd1_hd)      0.0961               0.9250    0.1749     5.8349 f    (3316.44,1496.82)
  khu_sensor_top/sensor_core/r_mpr_touch_status_1[3] (net)     2   0.0162                        0.9250    0.0000     5.8349 f    [0.01,0.02]
  khu_sensor_top/sensor_core/U1309/D0 (mx2d1_hd)                  0.0000    0.0961    0.0000     0.9250    0.0000 *   5.8349 f    (3334.49,1489.09)
  khu_sensor_top/sensor_core/U1309/Y (mx2d1_hd)                             0.0584               0.9250    0.0944     5.9293 f    (3331.87,1489.31)
  khu_sensor_top/sensor_core/n427 (net)         1       0.0058                                   0.9250    0.0000     5.9293 f    [0.00,0.01]
  khu_sensor_top/sensor_core/r_mpr_touch_status_1_reg_3_/D (fd2qd1_hd)   0.0000   0.0584   0.0000   0.9250   0.0000 *   5.9293 f  (3323.99,1496.30)
  data arrival time                                                                                                   5.9293

  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  clock uncertainty                                                                                        0.2400     5.9000
  khu_sensor_top/sensor_core/r_mpr_touch_status_1_reg_3_/CK (fd2qd1_hd)                                    0.0000     5.9000 r
  library hold time                                                                                        0.0044     5.9044
  data required time                                                                                                  5.9044
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  5.9044
  data arrival time                                                                                                  -5.9293
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0249


  Startpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_50_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_50_
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_50_/CK (fd2qd1_hd)   0.0000   0.9000   0.0000    0.9250    0.0000     5.6600 r    (3295.87,1831.72)
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_50_/Q (fd2qd1_hd)           0.0980               0.9250    0.1762     5.8362 f    (3305.00,1831.22)
  khu_sensor_top/sensor_core/o_UART_DATA_TX[50] (net)     2   0.0168                             0.9250    0.0000     5.8362 f    [0.01,0.02]
  khu_sensor_top/sensor_core/U1234/D0 (mx2d1_hd)                  0.0000    0.0980    0.0000     0.9250    0.0000 *   5.8362 f    (3325.69,1834.69)
  khu_sensor_top/sensor_core/U1234/Y (mx2d1_hd)                             0.0578               0.9250    0.0932     5.9294 f    (3323.07,1834.91)
  khu_sensor_top/sensor_core/n382 (net)         1       0.0053                                   0.9250    0.0000     5.9294 f    [0.00,0.01]
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_50_/D (fd2qd1_hd)   0.0000   0.0578   0.0000     0.9250    0.0000 *   5.9294 f    (3297.45,1831.74)
  data arrival time                                                                                                   5.9294

  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  clock uncertainty                                                                                        0.2400     5.9000
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_50_/CK (fd2qd1_hd)                                         0.0000     5.9000 r
  library hold time                                                                                        0.0044     5.9044
  data required time                                                                                                  5.9044
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  5.9044
  data arrival time                                                                                                  -5.9294
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0250


  Startpoint: khu_sensor_top/sensor_core/r_ads_second_param_reg_6_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_second_param_reg_6_
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  khu_sensor_top/sensor_core/r_ads_second_param_reg_6_/CK (fd2qd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000    5.6600 r    (3364.95,2342.93)
  khu_sensor_top/sensor_core/r_ads_second_param_reg_6_/Q (fd2qd1_hd)        0.1024               0.9250    0.1792     5.8392 f    (3374.08,2342.42)
  khu_sensor_top/sensor_core/r_ads_second_param[6] (net)     2   0.0180                          0.9250    0.0000     5.8392 f    [0.01,0.02]
  khu_sensor_top/sensor_core/U1251/D0 (mx2d1_hd)                  0.0000    0.1024    0.0000     0.9250    0.0000 *   5.8392 f    (3365.73,2328.55)
  khu_sensor_top/sensor_core/U1251/Y (mx2d1_hd)                             0.0508               0.9250    0.0895     5.9288 f    (3363.11,2328.33)
  khu_sensor_top/sensor_core/n317 (net)         1       0.0041                                   0.9250    0.0000     5.9288 f    [0.00,0.00]
  khu_sensor_top/sensor_core/r_ads_second_param_reg_6_/D (fd2qd1_hd)   0.0000   0.0508   0.0000   0.9250   0.0000 *   5.9288 f    (3366.53,2342.94)
  data arrival time                                                                                                   5.9288

  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  clock uncertainty                                                                                        0.2400     5.9000
  khu_sensor_top/sensor_core/r_ads_second_param_reg_6_/CK (fd2qd1_hd)                                      0.0000     5.9000 r
  library hold time                                                                                        0.0035     5.9035
  data required time                                                                                                  5.9035
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  5.9035
  data arrival time                                                                                                  -5.9288
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0253


  Startpoint: khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_9_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_9_
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_9_/CK (fd2qd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000    5.6600 r    (3178.39,2148.52)
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_9_/Q (fd2qd1_hd)        0.0992               0.9250    0.1770     5.8370 f    (3187.52,2148.02)
  khu_sensor_top/sensor_core/r_ads_ch2_data_out[9] (net)     2   0.0171                          0.9250    0.0000     5.8370 f    [0.01,0.02]
  khu_sensor_top/sensor_core/U1324/D0 (mx2d1_hd)                  0.0000    0.0992    0.0000     0.9250    0.0000 *   5.8370 f    (3197.21,2162.95)
  khu_sensor_top/sensor_core/U1324/Y (mx2d1_hd)                             0.0556               0.9250    0.0925     5.9295 f    (3194.59,2162.73)
  khu_sensor_top/sensor_core/n342 (net)         1       0.0050                                   0.9250    0.0000     5.9295 f    [0.00,0.00]
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_9_/D (fd2qd1_hd)   0.0000   0.0556   0.0000   0.9250   0.0000 *   5.9295 f    (3179.97,2148.54)
  data arrival time                                                                                                   5.9295

  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  clock uncertainty                                                                                        0.2400     5.9000
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_9_/CK (fd2qd1_hd)                                      0.0000     5.9000 r
  library hold time                                                                                        0.0041     5.9041
  data required time                                                                                                  5.9041
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  5.9041
  data arrival time                                                                                                  -5.9295
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0254


  Startpoint: khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_2_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_2_
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_2_/CK (fd2qd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000    5.6600 r    (3145.83,2249.32)
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_2_/Q (fd2qd1_hd)        0.0927               0.9250    0.1725     5.8325 f    (3154.96,2248.82)
  khu_sensor_top/sensor_core/r_ads_ch2_data_out[2] (net)     2   0.0153                          0.9250    0.0000     5.8325 f    [0.01,0.02]
  khu_sensor_top/sensor_core/U1317/D0 (mx2d1_hd)                  0.0000    0.0927    0.0000     0.9250    0.0000 *   5.8325 f    (3158.93,2259.49)
  khu_sensor_top/sensor_core/U1317/Y (mx2d1_hd)                             0.0634               0.9250    0.0980     5.9305 f    (3156.31,2259.71)
  khu_sensor_top/sensor_core/n373 (net)         1       0.0071                                   0.9250    0.0000     5.9305 f    [0.01,0.01]
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_2_/D (fd2qd1_hd)   0.0000   0.0634   0.0000   0.9250   0.0000 *   5.9305 f    (3147.41,2249.34)
  data arrival time                                                                                                   5.9305

  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  clock uncertainty                                                                                        0.2400     5.9000
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_2_/CK (fd2qd1_hd)                                      0.0000     5.9000 r
  library hold time                                                                                        0.0050     5.9050
  data required time                                                                                                  5.9050
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  5.9050
  data arrival time                                                                                                  -5.9305
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0255


  Startpoint: khu_sensor_top/sensor_core/r_mpr_second_param_reg_3_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_3_
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_3_/CK (fd2qd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000    5.6600 r    (3049.03,989.33)
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_3_/Q (fd2qd1_hd)        0.0979               0.9250    0.1761     5.8361 f    (3058.16,988.82)
  khu_sensor_top/sensor_core/r_mpr_second_param[3] (net)     2   0.0167                          0.9250    0.0000     5.8361 f    [0.01,0.02]
  khu_sensor_top/sensor_core/U1195/D1 (mx2d1_hd)                  0.0000    0.0979    0.0000     0.9250    0.0000 *   5.8361 f    (3071.36,978.07)
  khu_sensor_top/sensor_core/U1195/Y (mx2d1_hd)                             0.0589               0.9250    0.0941     5.9302 f    (3070.51,978.11)
  khu_sensor_top/sensor_core/n273 (net)         1       0.0059                                   0.9250    0.0000     5.9302 f    [0.00,0.01]
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_3_/D (fd2qd1_hd)   0.0000   0.0589   0.0000    0.9250    0.0000 *   5.9302 f    (3061.61,960.54)
  data arrival time                                                                                                   5.9302

  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  clock uncertainty                                                                                        0.2400     5.9000
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_3_/CK (fd2qd1_hd)                                        0.0000     5.9000 r
  library hold time                                                                                        0.0045     5.9045
  data required time                                                                                                  5.9045
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  5.9045
  data arrival time                                                                                                  -5.9302
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0257


  Startpoint: khu_sensor_top/uart_controller/o_UART_DATA_RX_reg_0_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/o_UART_DATA_RX_reg_0_
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  khu_sensor_top/uart_controller/o_UART_DATA_RX_reg_0_/CK (fd2qd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000    5.6600 r    (3360.77,1280.31)
  khu_sensor_top/uart_controller/o_UART_DATA_RX_reg_0_/Q (fd2qd1_hd)        0.0961               0.9250    0.1749     5.8349 f    (3351.64,1280.82)
  khu_sensor_top/uart_controller/o_UART_DATA_RX[0] (net)     2   0.0162                          0.9250    0.0000     5.8349 f    [0.01,0.02]
  khu_sensor_top/uart_controller/U414/D0 (mx2d1_hd)               0.0000    0.0961    0.0000     0.9250    0.0000 *   5.8349 f    (3350.75,1262.95)
  khu_sensor_top/uart_controller/U414/Y (mx2d1_hd)                          0.0618               0.9250    0.0958     5.9307 f    (3353.37,1262.73)
  khu_sensor_top/uart_controller/n27 (net)      1       0.0062                                   0.9250    0.0000     5.9307 f    [0.00,0.01]
  khu_sensor_top/uart_controller/o_UART_DATA_RX_reg_0_/D (fd2qd1_hd)   0.0000   0.0618   0.0000   0.9250   0.0000 *   5.9307 f    (3359.19,1280.30)
  data arrival time                                                                                                   5.9307

  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  clock uncertainty                                                                                        0.2400     5.9000
  khu_sensor_top/uart_controller/o_UART_DATA_RX_reg_0_/CK (fd2qd1_hd)                                      0.0000     5.9000 r
  library hold time                                                                                        0.0048     5.9048
  data required time                                                                                                  5.9048
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  5.9048
  data arrival time                                                                                                  -5.9307
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0259


  Startpoint: khu_sensor_top/sensor_core/r_mpr_second_param_reg_3_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_second_param_reg_3_
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_3_/CK (fd2qd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000    5.6600 r    (3049.03,989.33)
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_3_/Q (fd2qd1_hd)        0.0979               0.9250    0.1761     5.8361 f    (3058.16,988.82)
  khu_sensor_top/sensor_core/r_mpr_second_param[3] (net)     2   0.0167                          0.9250    0.0000     5.8361 f    [0.01,0.02]
  khu_sensor_top/sensor_core/U1101/D0 (mx2d1_hd)                  0.0000    0.0979    0.0000     0.9250    0.0000 *   5.8361 f    (3063.45,1013.89)
  khu_sensor_top/sensor_core/U1101/Y (mx2d1_hd)                             0.0559               0.9250    0.0939     5.9300 f    (3060.83,1014.11)
  khu_sensor_top/sensor_core/n274 (net)         1       0.0055                                   0.9250    0.0000     5.9300 f    [0.00,0.01]
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_3_/D (fd2qd1_hd)   0.0000   0.0559   0.0000   0.9250   0.0000 *   5.9300 f    (3050.61,989.34)
  data arrival time                                                                                                   5.9300

  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  clock uncertainty                                                                                        0.2400     5.9000
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_3_/CK (fd2qd1_hd)                                      0.0000     5.9000 r
  library hold time                                                                                        0.0041     5.9041
  data required time                                                                                                  5.9041
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  5.9041
  data arrival time                                                                                                  -5.9300
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0259


  Startpoint: khu_sensor_top/sensor_core/r_mpr_second_param_reg_2_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_second_param_reg_2_
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_2_/CK (fd2qd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000    5.6600 r    (3014.27,996.53)
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_2_/Q (fd2qd1_hd)        0.1024               0.9250    0.1792     5.8392 f    (3023.40,996.02)
  khu_sensor_top/sensor_core/r_mpr_second_param[2] (net)     2   0.0180                          0.9250    0.0000     5.8392 f    [0.01,0.02]
  khu_sensor_top/sensor_core/U1099/D0 (mx2d1_hd)                  0.0000    0.1024    0.0000     0.9250    0.0000 *   5.8392 f    (3038.79,1006.69)
  khu_sensor_top/sensor_core/U1099/Y (mx2d1_hd)                             0.0546               0.9250    0.0909     5.9301 f    (3041.41,1006.91)
  khu_sensor_top/sensor_core/n276 (net)         1       0.0044                                   0.9250    0.0000     5.9301 f    [0.00,0.00]
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_2_/D (fd2qd1_hd)   0.0000   0.0546   0.0000   0.9250   0.0000 *   5.9301 f    (3015.85,996.54)
  data arrival time                                                                                                   5.9301

  clock clk_half (rise edge)                                                                               5.0000     5.0000
  clock network delay (ideal)                                                                              0.6600     5.6600
  clock uncertainty                                                                                        0.2400     5.9000
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_2_/CK (fd2qd1_hd)                                      0.0000     5.9000 r
  library hold time                                                                                        0.0040     5.9040
  data required time                                                                                                  5.9040
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  5.9040
  data arrival time                                                                                                  -5.9301
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0261


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_2/z_reg_25_
              (rising edge-triggered flip-flop clocked by clk_pad)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_2/o_Z_reg_25_
            (rising edge-triggered flip-flop clocked by clk_pad)
  Path Group: clk_pad
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/z_reg_25_/CK (fd1eqd2_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   0.0000 r (1862.28,1406.77)
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/z_reg_25_/Q (fd1eqd2_hd)   0.0381               0.9250    0.1219     0.1219 f    (1863.12,1406.51)
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/z[25] (net)     1   0.0042                      0.9250    0.0000     0.1219 f    [0.00,0.00]
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/o_Z_reg_25_/D (fd1eqd1_hd)   0.0000   0.0381   0.0000   0.9250   0.0000 *   0.1219 f (2157.86,1395.94)
  data arrival time                                                                                                   0.1219

  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  clock uncertainty                                                                                        0.2400     0.2400
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/o_Z_reg_25_/CK (fd1eqd1_hd)                               0.0000     0.2400 r
  library hold time                                                                                        0.0100     0.2500
  data required time                                                                                                  0.2500
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.2500
  data arrival time                                                                                                  -0.1219
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1281


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_2/z_reg_24_
              (rising edge-triggered flip-flop clocked by clk_pad)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_2/o_Z_reg_24_
            (rising edge-triggered flip-flop clocked by clk_pad)
  Path Group: clk_pad
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/z_reg_24_/CK (fd1eqd2_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   0.0000 r (1842.04,1413.96)
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/z_reg_24_/Q (fd1eqd2_hd)   0.0390               0.9250    0.1229     0.1229 f    (1842.88,1413.71)
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/z[24] (net)     1   0.0048                      0.9250    0.0000     0.1229 f    [0.00,0.00]
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/o_Z_reg_24_/D (fd1eqd1_hd)   0.0000   0.0390   0.0000   0.9250   0.0000 *   0.1229 f (2182.94,1406.51)
  data arrival time                                                                                                   0.1229

  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  clock uncertainty                                                                                        0.2400     0.2400
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/o_Z_reg_24_/CK (fd1eqd1_hd)                               0.0000     0.2400 r
  library hold time                                                                                        0.0100     0.2500
  data required time                                                                                                  0.2500
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.2500
  data arrival time                                                                                                  -0.1229
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1271


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_2/z_reg_27_
              (rising edge-triggered flip-flop clocked by clk_pad)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_2/o_Z_reg_27_
            (rising edge-triggered flip-flop clocked by clk_pad)
  Path Group: clk_pad
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/z_reg_27_/CK (fd1eqd2_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   0.0000 r (1857.44,1356.36)
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/z_reg_27_/Q (fd1eqd2_hd)   0.0442               0.9250    0.1283     0.1283 f    (1858.28,1356.11)
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/z[27] (net)     1   0.0079                      0.9250    0.0000     0.1283 f    [0.01,0.01]
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/o_Z_reg_27_/D (fd1eqd1_hd)   0.0000   0.0442   0.0000   0.9250   0.0000 *   0.1283 f (2189.98,1359.94)
  data arrival time                                                                                                   0.1283

  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  clock uncertainty                                                                                        0.2400     0.2400
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/o_Z_reg_27_/CK (fd1eqd1_hd)                               0.0000     0.2400 r
  library hold time                                                                                        0.0100     0.2500
  data required time                                                                                                  0.2500
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.2500
  data arrival time                                                                                                  -0.1283
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1217


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_1/a_reg_31_
              (rising edge-triggered flip-flop clocked by clk_pad)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_1/a_s_reg
            (rising edge-triggered flip-flop clocked by clk_pad)
  Path Group: clk_pad
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/a_reg_31_/CK (fd1eqd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   0.0000 r (2674.81,1129.22)
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/a_reg_31_/Q (fd1eqd1_hd)   0.0483               0.9250    0.1346     0.1346 f    (2675.35,1129.46)
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/a[31] (net)     1   0.0056                      0.9250    0.0000     0.1346 f    [0.00,0.01]
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/a_s_reg/D (fd1eqd1_hd)   0.0000   0.0483   0.0000   0.9250   0.0000 *   0.1346 f (2737.34,1100.73)
  data arrival time                                                                                                   0.1346

  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  clock uncertainty                                                                                        0.2400     0.2400
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/a_s_reg/CK (fd1eqd1_hd)                                   0.0000     0.2400 r
  library hold time                                                                                        0.0100     0.2500
  data required time                                                                                                  0.2500
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.2500
  data arrival time                                                                                                  -0.1346
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1154


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/add/b_reg_31_
              (rising edge-triggered flip-flop clocked by clk_pad)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/add/b_s_reg
            (rising edge-triggered flip-flop clocked by clk_pad)
  Path Group: clk_pad
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  khu_sensor_top/ads1292_filter/iir_lpf/add/b_reg_31_/CK (fd1eqd2_hd)   0.0000   0.9000   0.0000   0.9250   0.0000    0.0000 r    (2521.40,3188.48)
  khu_sensor_top/ads1292_filter/iir_lpf/add/b_reg_31_/Q (fd1eqd2_hd)        0.0528               0.9250    0.1350     0.1350 f    (2522.24,3188.73)
  khu_sensor_top/ads1292_filter/iir_lpf/add/b[31] (net)     1   0.0123                           0.9250    0.0000     0.1350 f    [0.01,0.01]
  khu_sensor_top/ads1292_filter/iir_lpf/add/b_s_reg/D (fd1eqd1_hd)   0.0000   0.0528   0.0000    0.9250    0.0000 *   0.1350 f    (2829.74,3188.74)
  data arrival time                                                                                                   0.1350

  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  clock uncertainty                                                                                        0.2400     0.2400
  khu_sensor_top/ads1292_filter/iir_lpf/add/b_s_reg/CK (fd1eqd1_hd)                                        0.0000     0.2400 r
  library hold time                                                                                        0.0100     0.2500
  data required time                                                                                                  0.2500
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.2500
  data arrival time                                                                                                  -0.1350
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1150


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_3/z_reg_28_
              (rising edge-triggered flip-flop clocked by clk_pad)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_3/o_Z_reg_28_
            (rising edge-triggered flip-flop clocked by clk_pad)
  Path Group: clk_pad
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/z_reg_28_/CK (fd1eqd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   0.0000 r (2163.09,1179.62)
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/z_reg_28_/Q (fd1eqd1_hd)   0.0494               0.9250    0.1353     0.1353 f    (2163.64,1179.86)
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/z[28] (net)     1   0.0058                      0.9250    0.0000     0.1353 f    [0.00,0.01]
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/o_Z_reg_28_/D (fd1eqd1_hd)   0.0000   0.0494   0.0000   0.9250   0.0000 *   0.1353 f (2255.98,1215.94)
  data arrival time                                                                                                   0.1353

  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  clock uncertainty                                                                                        0.2400     0.2400
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/o_Z_reg_28_/CK (fd1eqd1_hd)                               0.0000     0.2400 r
  library hold time                                                                                        0.0100     0.2500
  data required time                                                                                                  0.2500
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.2500
  data arrival time                                                                                                  -0.1353
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1147


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_2/z_reg_29_
              (rising edge-triggered flip-flop clocked by clk_pad)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_2/o_Z_reg_29_
            (rising edge-triggered flip-flop clocked by clk_pad)
  Path Group: clk_pad
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/z_reg_29_/CK (fd1eqd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   0.0000 r  (2115.57,3469.22)
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/z_reg_29_/Q (fd1eqd1_hd)     0.0496               0.9250    0.1354     0.1354 f    (2116.11,3469.46)
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/z[29] (net)     1   0.0059                        0.9250    0.0000     0.1354 f    [0.00,0.01]
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/o_Z_reg_29_/D (fd1eqd1_hd)   0.0000   0.0496   0.0000   0.9250   0.0000 *   0.1354 f (2202.74,3447.94)
  data arrival time                                                                                                   0.1354

  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  clock uncertainty                                                                                        0.2400     0.2400
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/o_Z_reg_29_/CK (fd1eqd1_hd)                                 0.0000     0.2400 r
  library hold time                                                                                        0.0100     0.2500
  data required time                                                                                                  0.2500
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.2500
  data arrival time                                                                                                  -0.1354
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1146


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/z_reg_8_
              (rising edge-triggered flip-flop clocked by clk_pad)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/o_Z_reg_8_
            (rising edge-triggered flip-flop clocked by clk_pad)
  Path Group: clk_pad
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  khu_sensor_top/ads1292_filter/iir_hpf/add/z_reg_8_/CK (fd1eqd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000     0.0000 r    (1763.13,2425.22)
  khu_sensor_top/ads1292_filter/iir_hpf/add/z_reg_8_/Q (fd1eqd1_hd)         0.0510               0.9250    0.1364     0.1364 f    (1763.68,2425.46)
  khu_sensor_top/ads1292_filter/iir_hpf/add/z[8] (net)     1   0.0062                            0.9250    0.0000     0.1364 f    [0.00,0.01]
  khu_sensor_top/ads1292_filter/iir_hpf/add/o_Z_reg_8_/D (fds2eqd1_hd)   0.0000   0.0510   0.0000   0.9250   0.0000 *   0.1364 f  (1768.97,2324.85)
  data arrival time                                                                                                   0.1364

  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  clock uncertainty                                                                                        0.2400     0.2400
  khu_sensor_top/ads1292_filter/iir_hpf/add/o_Z_reg_8_/CK (fds2eqd1_hd)                                    0.0000     0.2400 r
  library hold time                                                                                        0.0100     0.2500
  data required time                                                                                                  0.2500
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.2500
  data arrival time                                                                                                  -0.1364
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1136


  Startpoint: khu_sensor_top/ads1292_filter/converter_f2i/z_reg_28_
              (rising edge-triggered flip-flop clocked by clk_pad)
  Endpoint: khu_sensor_top/ads1292_filter/converter_f2i/o_Z_reg_28_
            (rising edge-triggered flip-flop clocked by clk_pad)
  Path Group: clk_pad
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  khu_sensor_top/ads1292_filter/converter_f2i/z_reg_28_/CK (fd1ed1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   0.0000 r    (2927.04,2436.84)
  khu_sensor_top/ads1292_filter/converter_f2i/z_reg_28_/Q (fd1ed1_hd)       0.0557               0.9250    0.1375     0.1375 f    (2931.90,2436.22)
  khu_sensor_top/ads1292_filter/converter_f2i/z[28] (net)     1   0.0068                         0.9250    0.0000     0.1375 f    [0.01,0.01]
  khu_sensor_top/ads1292_filter/converter_f2i/o_Z_reg_28_/D (fd1ed1_hd)   0.0000   0.0557   0.0000   0.9250   0.0000 *   0.1375 f (3097.66,2439.22)
  data arrival time                                                                                                   0.1375

  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  clock uncertainty                                                                                        0.2400     0.2400
  khu_sensor_top/ads1292_filter/converter_f2i/o_Z_reg_28_/CK (fd1ed1_hd)                                   0.0000     0.2400 r
  library hold time                                                                                        0.0100     0.2500
  data required time                                                                                                  0.2500
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.2500
  data arrival time                                                                                                  -0.1375
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1125


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_1/z_reg_25_
              (rising edge-triggered flip-flop clocked by clk_pad)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_1/o_Z_reg_25_
            (rising edge-triggered flip-flop clocked by clk_pad)
  Path Group: clk_pad
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/z_reg_25_/CK (fd1eqd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   0.0000 r (2687.57,1010.82)
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/z_reg_25_/Q (fd1eqd1_hd)   0.0556               0.9250    0.1396     0.1396 f    (2688.11,1010.58)
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/z[25] (net)     1   0.0073                      0.9250    0.0000     0.1396 f    [0.01,0.01]
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/o_Z_reg_25_/D (fd1eqd2_hd)   0.0000   0.0556   0.0000   0.9250   0.0000 *   0.1396 f (2689.84,1103.34)
  data arrival time                                                                                                   0.1396

  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  clock uncertainty                                                                                        0.2400     0.2400
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/o_Z_reg_25_/CK (fd1eqd2_hd)                               0.0000     0.2400 r
  library hold time                                                                                        0.0100     0.2500
  data required time                                                                                                  0.2500
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.2500
  data arrival time                                                                                                  -0.1396
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1104


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_3/z_reg_15_
              (rising edge-triggered flip-flop clocked by clk_pad)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_3/o_Z_reg_15_
            (rising edge-triggered flip-flop clocked by clk_pad)
  Path Group: clk_pad
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/z_reg_15_/CK (fd1eqd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   0.0000 r (2106.77,1219.62)
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/z_reg_15_/Q (fd1eqd1_hd)   0.0557               0.9250    0.1396     0.1396 f    (2107.31,1219.38)
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/z[15] (net)     1   0.0074                      0.9250    0.0000     0.1396 f    [0.01,0.01]
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/o_Z_reg_15_/D (fd1eqd1_hd)   0.0000   0.0557   0.0000   0.9250   0.0000 *   0.1396 f (2232.66,1255.31)
  data arrival time                                                                                                   0.1396

  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  clock uncertainty                                                                                        0.2400     0.2400
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/o_Z_reg_15_/CK (fd1eqd1_hd)                               0.0000     0.2400 r
  library hold time                                                                                        0.0100     0.2500
  data required time                                                                                                  0.2500
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.2500
  data arrival time                                                                                                  -0.1396
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1104


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/add_2/z_reg_22_
              (rising edge-triggered flip-flop clocked by clk_pad)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/add_2/o_Z_reg_22_
            (rising edge-triggered flip-flop clocked by clk_pad)
  Path Group: clk_pad
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  khu_sensor_top/ads1292_filter/iir_notch/add_2/z_reg_22_/CK (fd1eqd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   0.0000 r (2765.23,1561.22)
  khu_sensor_top/ads1292_filter/iir_notch/add_2/z_reg_22_/Q (fd1eqd1_hd)    0.0570               0.9250    0.1405     0.1405 f    (2764.69,1561.46)
  khu_sensor_top/ads1292_filter/iir_notch/add_2/z[22] (net)     1   0.0077                       0.9250    0.0000     0.1405 f    [0.01,0.01]
  khu_sensor_top/ads1292_filter/iir_notch/add_2/o_Z_reg_22_/D (fds2eqd1_hd)   0.0000   0.0570   0.0000   0.9250   0.0000 *   0.1405 f (2755.01,1576.06)
  data arrival time                                                                                                   0.1405

  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  clock uncertainty                                                                                        0.2400     0.2400
  khu_sensor_top/ads1292_filter/iir_notch/add_2/o_Z_reg_22_/CK (fds2eqd1_hd)                               0.0000     0.2400 r
  library hold time                                                                                        0.0100     0.2500
  data required time                                                                                                  0.2500
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.2500
  data arrival time                                                                                                  -0.1405
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1095


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/add_1/z_reg_29_
              (rising edge-triggered flip-flop clocked by clk_pad)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/add_1/o_Z_reg_29_
            (rising edge-triggered flip-flop clocked by clk_pad)
  Path Group: clk_pad
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  khu_sensor_top/ads1292_filter/iir_notch/add_1/z_reg_29_/CK (fd1eqd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   0.0000 r (2939.47,1878.02)
  khu_sensor_top/ads1292_filter/iir_notch/add_1/z_reg_29_/Q (fd1eqd1_hd)    0.0576               0.9250    0.1409     0.1409 f    (2938.93,1878.26)
  khu_sensor_top/ads1292_filter/iir_notch/add_1/z[29] (net)     1   0.0078                       0.9250    0.0000     0.1409 f    [0.01,0.01]
  khu_sensor_top/ads1292_filter/iir_notch/add_1/o_Z_reg_29_/D (fds2eqd1_hd)   0.0000   0.0576   0.0000   0.9250   0.0000 *   0.1409 f (2850.94,1864.06)
  data arrival time                                                                                                   0.1409

  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  clock uncertainty                                                                                        0.2400     0.2400
  khu_sensor_top/ads1292_filter/iir_notch/add_1/o_Z_reg_29_/CK (fds2eqd1_hd)                               0.0000     0.2400 r
  library hold time                                                                                        0.0100     0.2500
  data required time                                                                                                  0.2500
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.2500
  data arrival time                                                                                                  -0.1409
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1091


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_1/z_reg_1_
              (rising edge-triggered flip-flop clocked by clk_pad)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_1/o_Z_reg_1_
            (rising edge-triggered flip-flop clocked by clk_pad)
  Path Group: clk_pad
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/z_reg_1_/CK (fd1eqd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   0.0000 r (2554.03,992.42)
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/z_reg_1_/Q (fd1eqd1_hd)    0.0585               0.9250    0.1416     0.1416 f    (2553.49,992.66)
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/z[1] (net)     1   0.0080                       0.9250    0.0000     0.1416 f    [0.01,0.01]
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/o_Z_reg_1_/D (fd1eqd1_hd)   0.0000   0.0585   0.0000   0.9250   0.0000 *   0.1416 f (2518.78,1075.31)
  data arrival time                                                                                                   0.1416

  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  clock uncertainty                                                                                        0.2400     0.2400
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/o_Z_reg_1_/CK (fd1eqd1_hd)                                0.0000     0.2400 r
  library hold time                                                                                        0.0100     0.2500
  data required time                                                                                                  0.2500
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.2500
  data arrival time                                                                                                  -0.1416
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1084


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_2/z_reg_26_
              (rising edge-triggered flip-flop clocked by clk_pad)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_2/o_Z_reg_26_
            (rising edge-triggered flip-flop clocked by clk_pad)
  Path Group: clk_pad
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/z_reg_26_/CK (fd1eqd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   0.0000 r  (2115.13,3447.62)
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/z_reg_26_/Q (fd1eqd1_hd)     0.0589               0.9250    0.1418     0.1418 f    (2115.68,3447.86)
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/z[26] (net)     1   0.0081                        0.9250    0.0000     0.1418 f    [0.01,0.01]
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/o_Z_reg_26_/D (fd1eqd1_hd)   0.0000   0.0589   0.0000   0.9250   0.0000 *   0.1418 f (2186.46,3462.33)
  data arrival time                                                                                                   0.1418

  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  clock uncertainty                                                                                        0.2400     0.2400
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/o_Z_reg_26_/CK (fd1eqd1_hd)                                 0.0000     0.2400 r
  library hold time                                                                                        0.0100     0.2500
  data required time                                                                                                  0.2500
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.2500
  data arrival time                                                                                                  -0.1418
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1082


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_2/a_reg_31_
              (rising edge-triggered flip-flop clocked by clk_pad)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_2/a_s_reg
            (rising edge-triggered flip-flop clocked by clk_pad)
  Path Group: clk_pad
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/a_reg_31_/CK (fd1eqd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   0.0000 r (1872.47,1417.22)
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/a_reg_31_/Q (fd1eqd1_hd)   0.0602               0.9250    0.1427     0.1427 f    (1871.93,1417.46)
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/a[31] (net)     1   0.0084                      0.9250    0.0000     0.1427 f    [0.01,0.01]
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/a_s_reg/D (fd1eqd1_hd)   0.0000   0.0602   0.0000   0.9250   0.0000 *   0.1427 f (1854.38,1435.31)
  data arrival time                                                                                                   0.1427

  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  clock uncertainty                                                                                        0.2400     0.2400
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/a_s_reg/CK (fd1eqd1_hd)                                   0.0000     0.2400 r
  library hold time                                                                                        0.0100     0.2500
  data required time                                                                                                  0.2500
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.2500
  data arrival time                                                                                                  -0.1427
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1073


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_2/z_reg_2_
              (rising edge-triggered flip-flop clocked by clk_pad)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_2/o_Z_reg_2_
            (rising edge-triggered flip-flop clocked by clk_pad)
  Path Group: clk_pad
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/z_reg_2_/CK (fd1eqd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   0.0000 r (1848.93,1604.42)
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/z_reg_2_/Q (fd1eqd1_hd)    0.0608               0.9250    0.1431     0.1431 f    (1849.47,1604.66)
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/z[2] (net)     1   0.0086                       0.9250    0.0000     0.1431 f    [0.01,0.01]
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/o_Z_reg_2_/D (fd1eqd1_hd)   0.0000   0.0608   0.0000   0.9250   0.0000 *   0.1431 f (2097.58,1586.51)
  data arrival time                                                                                                   0.1431

  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  clock uncertainty                                                                                        0.2400     0.2400
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/o_Z_reg_2_/CK (fd1eqd1_hd)                                0.0000     0.2400 r
  library hold time                                                                                        0.0100     0.2500
  data required time                                                                                                  0.2500
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.2500
  data arrival time                                                                                                  -0.1431
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1069


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_1/z_reg_31_
              (rising edge-triggered flip-flop clocked by clk_pad)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_1/o_Z_reg_31_
            (rising edge-triggered flip-flop clocked by clk_pad)
  Path Group: clk_pad
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/z_reg_31_/CK (fd1eqd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   0.0000 r (2664.47,1028.42)
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/z_reg_31_/Q (fd1eqd1_hd)   0.0613               0.9250    0.1434     0.1434 f    (2663.93,1028.66)
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/z[31] (net)     1   0.0087                      0.9250    0.0000     0.1434 f    [0.01,0.01]
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/o_Z_reg_31_/D (fd1eqd2_hd)   0.0000   0.0613   0.0000   0.9250   0.0000 *   0.1434 f (2664.32,1103.34)
  data arrival time                                                                                                   0.1434

  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  clock uncertainty                                                                                        0.2400     0.2400
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/o_Z_reg_31_/CK (fd1eqd2_hd)                               0.0000     0.2400 r
  library hold time                                                                                        0.0100     0.2500
  data required time                                                                                                  0.2500
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.2500
  data arrival time                                                                                                  -0.1434
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1066


  Startpoint: khu_sensor_top/ads1292_filter/converter_f2i/z_reg_7_
              (rising edge-triggered flip-flop clocked by clk_pad)
  Endpoint: khu_sensor_top/ads1292_filter/converter_f2i/o_Z_reg_7_
            (rising edge-triggered flip-flop clocked by clk_pad)
  Path Group: clk_pad
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  khu_sensor_top/ads1292_filter/converter_f2i/z_reg_7_/CK (fd1ed1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000    0.0000 r    (2871.60,2588.04)
  khu_sensor_top/ads1292_filter/converter_f2i/z_reg_7_/Q (fd1ed1_hd)        0.0645               0.9250    0.1438     0.1438 f    (2876.46,2587.42)
  khu_sensor_top/ads1292_filter/converter_f2i/z[7] (net)     1   0.0089                          0.9250    0.0000     0.1438 f    [0.01,0.01]
  khu_sensor_top/ads1292_filter/converter_f2i/o_Z_reg_7_/D (fd1ed1_hd)   0.0000   0.0645   0.0000   0.9250   0.0000 *   0.1438 f  (2881.18,2604.82)
  data arrival time                                                                                                   0.1438

  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  clock uncertainty                                                                                        0.2400     0.2400
  khu_sensor_top/ads1292_filter/converter_f2i/o_Z_reg_7_/CK (fd1ed1_hd)                                    0.0000     0.2400 r
  library hold time                                                                                        0.0100     0.2500
  data required time                                                                                                  0.2500
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.2500
  data arrival time                                                                                                  -0.1438
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1062


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_1/z_reg_26_
              (rising edge-triggered flip-flop clocked by clk_pad)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_1/o_Z_reg_26_
            (rising edge-triggered flip-flop clocked by clk_pad)
  Path Group: clk_pad
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/z_reg_26_/CK (fd1eqd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   0.0000 r (2727.39,1010.82)
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/z_reg_26_/Q (fd1eqd1_hd)   0.0627               0.9250    0.1444     0.1444 f    (2726.84,1010.58)
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/z[26] (net)     1   0.0090                      0.9250    0.0000     0.1444 f    [0.01,0.01]
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/o_Z_reg_26_/D (fd1eqd1_hd)   0.0000   0.0627   0.0000   0.9250   0.0000 *   0.1444 f (2713.26,1079.14)
  data arrival time                                                                                                   0.1444

  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  clock uncertainty                                                                                        0.2400     0.2400
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/o_Z_reg_26_/CK (fd1eqd1_hd)                               0.0000     0.2400 r
  library hold time                                                                                        0.0100     0.2500
  data required time                                                                                                  0.2500
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.2500
  data arrival time                                                                                                  -0.1444
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1056


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_3/z_reg_29_
              (rising edge-triggered flip-flop clocked by clk_pad)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_3/o_Z_reg_29_
            (rising edge-triggered flip-flop clocked by clk_pad)
  Path Group: clk_pad
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/z_reg_29_/CK (fd1eqd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   0.0000 r (2166.61,1198.02)
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/z_reg_29_/Q (fd1eqd1_hd)   0.0638               0.9250    0.1451     0.1451 f    (2167.16,1197.78)
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/z[29] (net)     1   0.0093                      0.9250    0.0000     0.1451 f    [0.01,0.01]
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/o_Z_reg_29_/D (fd1eqd1_hd)   0.0000   0.0638   0.0000   0.9250   0.0000 *   0.1451 f (2196.58,1215.94)
  data arrival time                                                                                                   0.1451

  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  clock uncertainty                                                                                        0.2400     0.2400
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/o_Z_reg_29_/CK (fd1eqd1_hd)                               0.0000     0.2400 r
  library hold time                                                                                        0.0100     0.2500
  data required time                                                                                                  0.2500
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.2500
  data arrival time                                                                                                  -0.1451
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1049


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/add_2/z_reg_2_
              (rising edge-triggered flip-flop clocked by clk_pad)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/add_2/o_Z_reg_2_
            (rising edge-triggered flip-flop clocked by clk_pad)
  Path Group: clk_pad
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  khu_sensor_top/ads1292_filter/iir_notch/add_2/z_reg_2_/CK (fd1eqd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   0.0000 r  (2765.67,1594.02)
  khu_sensor_top/ads1292_filter/iir_notch/add_2/z_reg_2_/Q (fd1eqd1_hd)     0.0638               0.9250    0.1451     0.1451 f    (2765.12,1593.78)
  khu_sensor_top/ads1292_filter/iir_notch/add_2/z[2] (net)     1   0.0093                        0.9250    0.0000     0.1451 f    [0.01,0.01]
  khu_sensor_top/ads1292_filter/iir_notch/add_2/o_Z_reg_2_/D (fds2eqd1_hd)   0.0000   0.0638   0.0000   0.9250   0.0000 *   0.1451 f (2737.85,1619.26)
  data arrival time                                                                                                   0.1451

  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  clock uncertainty                                                                                        0.2400     0.2400
  khu_sensor_top/ads1292_filter/iir_notch/add_2/o_Z_reg_2_/CK (fds2eqd1_hd)                                0.0000     0.2400 r
  library hold time                                                                                        0.0100     0.2500
  data required time                                                                                                  0.2500
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.2500
  data arrival time                                                                                                  -0.1451
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1049


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_1/a_reg_31_
              (rising edge-triggered flip-flop clocked by clk_pad)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_1/a_s_reg
            (rising edge-triggered flip-flop clocked by clk_pad)
  Path Group: clk_pad
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/a_reg_31_/CK (fd1eqd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   0.0000 r  (1672.93,3058.82)
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/a_reg_31_/Q (fd1eqd1_hd)     0.0639               0.9250    0.1452     0.1452 f    (1673.47,3059.06)
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/a[31] (net)     1   0.0093                        0.9250    0.0000     0.1452 f    [0.01,0.01]
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/a_s_reg/D (fd1eqd1_hd)   0.0000   0.0639   0.0000   0.9250   0.0000 *   0.1452 f   (1674.30,3037.53)
  data arrival time                                                                                                   0.1452

  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  clock uncertainty                                                                                        0.2400     0.2400
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/a_s_reg/CK (fd1eqd1_hd)                                     0.0000     0.2400 r
  library hold time                                                                                        0.0100     0.2500
  data required time                                                                                                  0.2500
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.2500
  data arrival time                                                                                                  -0.1452
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1048


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/add_1/z_reg_15_
              (rising edge-triggered flip-flop clocked by clk_pad)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/add_1/o_Z_reg_15_
            (rising edge-triggered flip-flop clocked by clk_pad)
  Path Group: clk_pad
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  khu_sensor_top/ads1292_filter/iir_notch/add_1/z_reg_15_/CK (fd1eqd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   0.0000 r (2651.71,2062.02)
  khu_sensor_top/ads1292_filter/iir_notch/add_1/z_reg_15_/Q (fd1eqd1_hd)    0.0642               0.9250    0.1454     0.1454 f    (2651.17,2061.78)
  khu_sensor_top/ads1292_filter/iir_notch/add_1/z[15] (net)     1   0.0094                       0.9250    0.0000     0.1454 f    [0.01,0.01]
  khu_sensor_top/ads1292_filter/iir_notch/add_1/o_Z_reg_15_/D (fds2eqd1_hd)   0.0000   0.0642   0.0000   0.9250   0.0000 *   0.1454 f (2605.85,2051.25)
  data arrival time                                                                                                   0.1454

  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  clock uncertainty                                                                                        0.2400     0.2400
  khu_sensor_top/ads1292_filter/iir_notch/add_1/o_Z_reg_15_/CK (fds2eqd1_hd)                               0.0000     0.2400 r
  library hold time                                                                                        0.0100     0.2500
  data required time                                                                                                  0.2500
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.2500
  data arrival time                                                                                                  -0.1454
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1046


  Startpoint: khu_sensor_top/ads1292_filter/converter_f2i/z_reg_24_
              (rising edge-triggered flip-flop clocked by clk_pad)
  Endpoint: khu_sensor_top/ads1292_filter/converter_f2i/o_Z_reg_24_
            (rising edge-triggered flip-flop clocked by clk_pad)
  Path Group: clk_pad
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  khu_sensor_top/ads1292_filter/converter_f2i/z_reg_24_/CK (fd1ed1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   0.0000 r    (2989.96,2422.45)
  khu_sensor_top/ads1292_filter/converter_f2i/z_reg_24_/Q (fd1ed1_hd)       0.0669               0.9250    0.1456     0.1456 f    (2994.82,2421.82)
  khu_sensor_top/ads1292_filter/converter_f2i/z[24] (net)     1   0.0095                         0.9250    0.0000     0.1456 f    [0.01,0.01]
  khu_sensor_top/ads1292_filter/converter_f2i/o_Z_reg_24_/D (fd1ed1_hd)   0.0000   0.0669   0.0000   0.9250   0.0000 *   0.1456 f (3037.38,2403.22)
  data arrival time                                                                                                   0.1456

  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  clock uncertainty                                                                                        0.2400     0.2400
  khu_sensor_top/ads1292_filter/converter_f2i/o_Z_reg_24_/CK (fd1ed1_hd)                                   0.0000     0.2400 r
  library hold time                                                                                        0.0100     0.2500
  data required time                                                                                                  0.2500
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.2500
  data arrival time                                                                                                  -0.1456
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1044


  Startpoint: khu_sensor_top/ads1292_filter/converter_f2i/z_reg_26_
              (rising edge-triggered flip-flop clocked by clk_pad)
  Endpoint: khu_sensor_top/ads1292_filter/converter_f2i/o_Z_reg_26_
            (rising edge-triggered flip-flop clocked by clk_pad)
  Path Group: clk_pad
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  khu_sensor_top/ads1292_filter/converter_f2i/z_reg_26_/CK (fd1ed1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   0.0000 r    (2979.84,2439.20)
  khu_sensor_top/ads1292_filter/converter_f2i/z_reg_26_/Q (fd1ed1_hd)       0.0671               0.9250    0.1457     0.1457 f    (2984.70,2439.82)
  khu_sensor_top/ads1292_filter/converter_f2i/z[26] (net)     1   0.0096                         0.9250    0.0000     0.1457 f    [0.01,0.01]
  khu_sensor_top/ads1292_filter/converter_f2i/o_Z_reg_26_/D (fd1ed1_hd)   0.0000   0.0671   0.0000   0.9250   0.0000 *   0.1457 f (3093.25,2410.42)
  data arrival time                                                                                                   0.1457

  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  clock uncertainty                                                                                        0.2400     0.2400
  khu_sensor_top/ads1292_filter/converter_f2i/o_Z_reg_26_/CK (fd1ed1_hd)                                   0.0000     0.2400 r
  library hold time                                                                                        0.0100     0.2500
  data required time                                                                                                  0.2500
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.2500
  data arrival time                                                                                                  -0.1457
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1043


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/add/z_reg_11_
              (rising edge-triggered flip-flop clocked by clk_pad)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/add/o_Z_reg_11_
            (rising edge-triggered flip-flop clocked by clk_pad)
  Path Group: clk_pad
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  khu_sensor_top/ads1292_filter/iir_lpf/add/z_reg_11_/CK (fd1eqd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000    0.0000 r    (2579.55,3343.62)
  khu_sensor_top/ads1292_filter/iir_lpf/add/z_reg_11_/Q (fd1eqd1_hd)        0.0653               0.9250    0.1462     0.1462 f    (2579.00,3343.38)
  khu_sensor_top/ads1292_filter/iir_lpf/add/z[11] (net)     1   0.0097                           0.9250    0.0000     0.1462 f    [0.01,0.01]
  khu_sensor_top/ads1292_filter/iir_lpf/add/o_Z_reg_11_/D (fds2eqd1_hd)   0.0000   0.0653   0.0000   0.9250   0.0000 *   0.1462 f (2477.38,3361.66)
  data arrival time                                                                                                   0.1462

  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  clock uncertainty                                                                                        0.2400     0.2400
  khu_sensor_top/ads1292_filter/iir_lpf/add/o_Z_reg_11_/CK (fds2eqd1_hd)                                   0.0000     0.2400 r
  library hold time                                                                                        0.0100     0.2500
  data required time                                                                                                  0.2500
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.2500
  data arrival time                                                                                                  -0.1462
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1038


  Startpoint: khu_sensor_top/ads1292_filter/converter_f2i/z_reg_22_
              (rising edge-triggered flip-flop clocked by clk_pad)
  Endpoint: khu_sensor_top/ads1292_filter/converter_f2i/o_Z_reg_22_
            (rising edge-triggered flip-flop clocked by clk_pad)
  Path Group: clk_pad
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  khu_sensor_top/ads1292_filter/converter_f2i/z_reg_22_/CK (fd1ed1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   0.0000 r    (3021.20,2429.65)
  khu_sensor_top/ads1292_filter/converter_f2i/z_reg_22_/Q (fd1ed1_hd)       0.0680               0.9250    0.1464     0.1464 f    (3026.06,2429.02)
  khu_sensor_top/ads1292_filter/converter_f2i/z[22] (net)     1   0.0098                         0.9250    0.0000     0.1464 f    [0.01,0.01]
  khu_sensor_top/ads1292_filter/converter_f2i/o_Z_reg_22_/D (fd1ed1_hd)   0.0000   0.0680   0.0000   0.9250   0.0000 *   0.1464 f (3054.98,2388.82)
  data arrival time                                                                                                   0.1464

  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  clock uncertainty                                                                                        0.2400     0.2400
  khu_sensor_top/ads1292_filter/converter_f2i/o_Z_reg_22_/CK (fd1ed1_hd)                                   0.0000     0.2400 r
  library hold time                                                                                        0.0100     0.2500
  data required time                                                                                                  0.2500
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.2500
  data arrival time                                                                                                  -0.1464
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1036


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/add_2/z_reg_15_
              (rising edge-triggered flip-flop clocked by clk_pad)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/add_2/o_Z_reg_15_
            (rising edge-triggered flip-flop clocked by clk_pad)
  Path Group: clk_pad
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  khu_sensor_top/ads1292_filter/iir_notch/add_2/z_reg_15_/CK (fd1eqd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   0.0000 r (2798.23,1752.42)
  khu_sensor_top/ads1292_filter/iir_notch/add_2/z_reg_15_/Q (fd1eqd1_hd)    0.0673               0.9250    0.1475     0.1475 f    (2797.69,1752.18)
  khu_sensor_top/ads1292_filter/iir_notch/add_2/z[15] (net)     1   0.0102                       0.9250    0.0000     0.1475 f    [0.01,0.01]
  khu_sensor_top/ads1292_filter/iir_notch/add_2/o_Z_reg_15_/D (fds2eqd2_hd)   0.0000   0.0673   0.0000   0.9250   0.0000 *   0.1475 f (2755.90,1756.06)
  data arrival time                                                                                                   0.1475

  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  clock uncertainty                                                                                        0.2400     0.2400
  khu_sensor_top/ads1292_filter/iir_notch/add_2/o_Z_reg_15_/CK (fds2eqd2_hd)                               0.0000     0.2400 r
  library hold time                                                                                        0.0100     0.2500
  data required time                                                                                                  0.2500
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.2500
  data arrival time                                                                                                  -0.1475
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1025


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_2/z_reg_12_
              (rising edge-triggered flip-flop clocked by clk_pad)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_2/o_Z_reg_12_
            (rising edge-triggered flip-flop clocked by clk_pad)
  Path Group: clk_pad
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/z_reg_12_/CK (fd1eqd2_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   0.0000 r (1815.64,1654.88)
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/z_reg_12_/Q (fd1eqd2_hd)   0.0713               0.9250    0.1479     0.1479 f    (1816.48,1655.13)
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/z[12] (net)     1   0.0214                      0.9250    0.0000     0.1479 f    [0.02,0.02]
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/o_Z_reg_12_/D (fd1eqd1_hd)   0.0000   0.0713   0.0000   0.9250   0.0000 *   0.1479 f (2110.34,1626.33)
  data arrival time                                                                                                   0.1479

  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  clock uncertainty                                                                                        0.2400     0.2400
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/o_Z_reg_12_/CK (fd1eqd1_hd)                               0.0000     0.2400 r
  library hold time                                                                                        0.0100     0.2500
  data required time                                                                                                  0.2500
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.2500
  data arrival time                                                                                                  -0.1479
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1021


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_2/z_reg_23_
              (rising edge-triggered flip-flop clocked by clk_pad)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_2/o_Z_reg_23_
            (rising edge-triggered flip-flop clocked by clk_pad)
  Path Group: clk_pad
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/z_reg_23_/CK (fd1eqd2_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   0.0000 r (1830.60,1395.68)
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/z_reg_23_/Q (fd1eqd2_hd)   0.0714               0.9250    0.1480     0.1480 f    (1831.44,1395.93)
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/z[23] (net)     1   0.0215                      0.9250    0.0000     0.1480 f    [0.02,0.02]
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/o_Z_reg_23_/D (fd1eqd1_hd)   0.0000   0.0714   0.0000   0.9250   0.0000 *   0.1480 f (2171.06,1377.70)
  data arrival time                                                                                                   0.1480

  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  clock uncertainty                                                                                        0.2400     0.2400
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/o_Z_reg_23_/CK (fd1eqd1_hd)                               0.0000     0.2400 r
  library hold time                                                                                        0.0100     0.2500
  data required time                                                                                                  0.2500
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.2500
  data arrival time                                                                                                  -0.1480
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1020


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_2/z_reg_5_
              (rising edge-triggered flip-flop clocked by clk_pad)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_2/o_Z_reg_5_
            (rising edge-triggered flip-flop clocked by clk_pad)
  Path Group: clk_pad
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/z_reg_5_/CK (fd1eqd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   0.0000 r (1804.93,1626.02)
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/z_reg_5_/Q (fd1eqd1_hd)    0.0683               0.9250    0.1481     0.1481 f    (1805.47,1626.26)
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/z[5] (net)     1   0.0104                       0.9250    0.0000     0.1481 f    [0.01,0.01]
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/o_Z_reg_5_/D (fd1eqd1_hd)   0.0000   0.0683   0.0000   0.9250   0.0000 *   0.1481 f (2073.38,1600.91)
  data arrival time                                                                                                   0.1481

  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  clock uncertainty                                                                                        0.2400     0.2400
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/o_Z_reg_5_/CK (fd1eqd1_hd)                                0.0000     0.2400 r
  library hold time                                                                                        0.0100     0.2500
  data required time                                                                                                  0.2500
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.2500
  data arrival time                                                                                                  -0.1481
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1019


  Startpoint: khu_sensor_top/ads1292_filter/converter_f2i/z_reg_5_
              (rising edge-triggered flip-flop clocked by clk_pad)
  Endpoint: khu_sensor_top/ads1292_filter/converter_f2i/o_Z_reg_5_
            (rising edge-triggered flip-flop clocked by clk_pad)
  Path Group: clk_pad
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  khu_sensor_top/ads1292_filter/converter_f2i/z_reg_5_/CK (fd1ed1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000    0.0000 r    (2939.80,2566.45)
  khu_sensor_top/ads1292_filter/converter_f2i/z_reg_5_/Q (fd1ed1_hd)        0.0707               0.9250    0.1481     0.1481 f    (2944.66,2565.82)
  khu_sensor_top/ads1292_filter/converter_f2i/z[5] (net)     1   0.0105                          0.9250    0.0000     0.1481 f    [0.01,0.01]
  khu_sensor_top/ads1292_filter/converter_f2i/o_Z_reg_5_/D (fd1ed1_hd)   0.0000   0.0707   0.0000   0.9250   0.0000 *   0.1481 f  (2958.61,2566.42)
  data arrival time                                                                                                   0.1481

  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  clock uncertainty                                                                                        0.2400     0.2400
  khu_sensor_top/ads1292_filter/converter_f2i/o_Z_reg_5_/CK (fd1ed1_hd)                                    0.0000     0.2400 r
  library hold time                                                                                        0.0100     0.2500
  data required time                                                                                                  0.2500
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.2500
  data arrival time                                                                                                  -0.1481
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1019


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_2/z_reg_26_
              (rising edge-triggered flip-flop clocked by clk_pad)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_2/o_Z_reg_26_
            (rising edge-triggered flip-flop clocked by clk_pad)
  Path Group: clk_pad
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/z_reg_26_/CK (fd1eqd2_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   0.0000 r (1841.60,1377.96)
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/z_reg_26_/Q (fd1eqd2_hd)   0.0722               0.9250    0.1485     0.1485 f    (1842.44,1377.71)
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/z[26] (net)     1   0.0219                      0.9250    0.0000     0.1485 f    [0.02,0.02]
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/o_Z_reg_26_/D (fd1eqd2_hd)   0.0000   0.0722   0.0000   0.9250   0.0000 *   0.1485 f (2132.88,1355.34)
  data arrival time                                                                                                   0.1485

  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  clock uncertainty                                                                                        0.2400     0.2400
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/o_Z_reg_26_/CK (fd1eqd2_hd)                               0.0000     0.2400 r
  library hold time                                                                                        0.0100     0.2500
  data required time                                                                                                  0.2500
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.2500
  data arrival time                                                                                                  -0.1485
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1015


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/mult/a_reg_31_
              (rising edge-triggered flip-flop clocked by clk_pad)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/mult/a_s_reg
            (rising edge-triggered flip-flop clocked by clk_pad)
  Path Group: clk_pad
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  khu_sensor_top/ads1292_filter/iir_hpf/mult/a_reg_31_/CK (fd1eqd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   0.0000 r    (1506.39,1334.82)
  khu_sensor_top/ads1292_filter/iir_hpf/mult/a_reg_31_/Q (fd1eqd1_hd)       0.0690               0.9250    0.1486     0.1486 f    (1505.84,1334.58)
  khu_sensor_top/ads1292_filter/iir_hpf/mult/a[31] (net)     1   0.0106                          0.9250    0.0000     0.1486 f    [0.01,0.01]
  khu_sensor_top/ads1292_filter/iir_hpf/mult/a_s_reg/D (fd1eqd1_hd)   0.0000   0.0690   0.0000   0.9250    0.0000 *   0.1486 f    (1503.58,1298.51)
  data arrival time                                                                                                   0.1486

  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  clock uncertainty                                                                                        0.2400     0.2400
  khu_sensor_top/ads1292_filter/iir_hpf/mult/a_s_reg/CK (fd1eqd1_hd)                                       0.0000     0.2400 r
  library hold time                                                                                        0.0100     0.2500
  data required time                                                                                                  0.2500
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.2500
  data arrival time                                                                                                  -0.1486
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1014


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_2/z_reg_28_
              (rising edge-triggered flip-flop clocked by clk_pad)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_2/o_Z_reg_28_
            (rising edge-triggered flip-flop clocked by clk_pad)
  Path Group: clk_pad
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/z_reg_28_/CK (fd1eqd2_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   0.0000 r (1817.40,1338.07)
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/z_reg_28_/Q (fd1eqd2_hd)   0.0725               0.9250    0.1486     0.1486 f    (1818.24,1338.33)
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/z[28] (net)     1   0.0220                      0.9250    0.0000     0.1486 f    [0.02,0.02]
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/o_Z_reg_28_/D (fd1eqd1_hd)   0.0000   0.0725   0.0000   0.9250   0.0000 *   0.1486 f (2164.90,1352.73)
  data arrival time                                                                                                   0.1486

  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  clock uncertainty                                                                                        0.2400     0.2400
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/o_Z_reg_28_/CK (fd1eqd1_hd)                               0.0000     0.2400 r
  library hold time                                                                                        0.0100     0.2500
  data required time                                                                                                  0.2500
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.2500
  data arrival time                                                                                                  -0.1486
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1014


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/add_1/z_reg_26_
              (rising edge-triggered flip-flop clocked by clk_pad)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/add_1/o_Z_reg_26_
            (rising edge-triggered flip-flop clocked by clk_pad)
  Path Group: clk_pad
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  khu_sensor_top/ads1292_filter/iir_notch/add_1/z_reg_26_/CK (fd1eqd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   0.0000 r (2979.07,1860.42)
  khu_sensor_top/ads1292_filter/iir_notch/add_1/z_reg_26_/Q (fd1eqd1_hd)    0.0692               0.9250    0.1487     0.1487 f    (2978.52,1860.18)
  khu_sensor_top/ads1292_filter/iir_notch/add_1/z[26] (net)     1   0.0107                       0.9250    0.0000     0.1487 f    [0.01,0.01]
  khu_sensor_top/ads1292_filter/iir_notch/add_1/o_Z_reg_26_/D (fds2eqd1_hd)   0.0000   0.0692   0.0000   0.9250   0.0001 *   0.1488 f (2850.05,1838.39)
  data arrival time                                                                                                   0.1488

  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  clock uncertainty                                                                                        0.2400     0.2400
  khu_sensor_top/ads1292_filter/iir_notch/add_1/o_Z_reg_26_/CK (fds2eqd1_hd)                               0.0000     0.2400 r
  library hold time                                                                                        0.0100     0.2500
  data required time                                                                                                  0.2500
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.2500
  data arrival time                                                                                                  -0.1488
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1012


  Startpoint: khu_sensor_top/ads1292_filter/converter_i2f/z_reg_9_
              (rising edge-triggered flip-flop clocked by clk_pad)
  Endpoint: khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_9_
            (rising edge-triggered flip-flop clocked by clk_pad)
  Path Group: clk_pad
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_9_/CK (fds2eqd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   0.0000 r   (2744.02,2799.53)
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_9_/Q (fds2eqd1_hd)      0.0605               0.9250    0.1492     0.1492 f    (2743.12,2799.57)
  khu_sensor_top/ads1292_filter/converter_i2f/z[9] (net)     1   0.0078                          0.9250    0.0000     0.1492 f    [0.01,0.01]
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_9_/D (fds2eqd1_hd)   0.0000   0.0605   0.0000   0.9250   0.0000 *   0.1492 f (2667.01,2788.78)
  data arrival time                                                                                                   0.1492

  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  clock uncertainty                                                                                        0.2400     0.2400
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_9_/CK (fds2eqd1_hd)                                  0.0000     0.2400 r
  library hold time                                                                                        0.0100     0.2500
  data required time                                                                                                  0.2500
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.2500
  data arrival time                                                                                                  -0.1492
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1008


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_2/z_reg_30_
              (rising edge-triggered flip-flop clocked by clk_pad)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_2/o_Z_reg_30_
            (rising edge-triggered flip-flop clocked by clk_pad)
  Path Group: clk_pad
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/z_reg_30_/CK (fd1eqd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   0.0000 r (1860.81,1385.22)
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/z_reg_30_/Q (fd1eqd1_hd)   0.0719               0.9250    0.1503     0.1503 f    (1861.35,1384.98)
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/z[30] (net)     1   0.0114                      0.9250    0.0000     0.1503 f    [0.01,0.01]
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/o_Z_reg_30_/D (fd1eqd1_hd)   0.0000   0.0719   0.0000   0.9250   0.0000 *   0.1503 f (2146.86,1374.33)
  data arrival time                                                                                                   0.1503

  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  clock uncertainty                                                                                        0.2400     0.2400
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/o_Z_reg_30_/CK (fd1eqd1_hd)                               0.0000     0.2400 r
  library hold time                                                                                        0.0100     0.2500
  data required time                                                                                                  0.2500
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.2500
  data arrival time                                                                                                  -0.1503
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0997


  Startpoint: khu_sensor_top/ads1292_filter/converter_f2i/z_reg_4_
              (rising edge-triggered flip-flop clocked by clk_pad)
  Endpoint: khu_sensor_top/ads1292_filter/converter_f2i/o_Z_reg_4_
            (rising edge-triggered flip-flop clocked by clk_pad)
  Path Group: clk_pad
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  khu_sensor_top/ads1292_filter/converter_f2i/z_reg_4_/CK (fd1ed1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000    0.0000 r    (2913.40,2566.45)
  khu_sensor_top/ads1292_filter/converter_f2i/z_reg_4_/Q (fd1ed1_hd)        0.0743               0.9250    0.1503     0.1503 f    (2918.26,2565.82)
  khu_sensor_top/ads1292_filter/converter_f2i/z[4] (net)     1   0.0114                          0.9250    0.0000     0.1503 f    [0.01,0.01]
  khu_sensor_top/ads1292_filter/converter_f2i/o_Z_reg_4_/D (fd1ed1_hd)   0.0000   0.0743   0.0000   0.9250   0.0000 *   0.1503 f  (2926.94,2588.02)
  data arrival time                                                                                                   0.1503

  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  clock uncertainty                                                                                        0.2400     0.2400
  khu_sensor_top/ads1292_filter/converter_f2i/o_Z_reg_4_/CK (fd1ed1_hd)                                    0.0000     0.2400 r
  library hold time                                                                                        0.0100     0.2500
  data required time                                                                                                  0.2500
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.2500
  data arrival time                                                                                                  -0.1503
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0997


  Startpoint: khu_sensor_top/ads1292_filter/converter_f2i/z_reg_2_
              (rising edge-triggered flip-flop clocked by clk_pad)
  Endpoint: khu_sensor_top/ads1292_filter/converter_f2i/o_Z_reg_2_
            (rising edge-triggered flip-flop clocked by clk_pad)
  Path Group: clk_pad
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  khu_sensor_top/ads1292_filter/converter_f2i/z_reg_2_/CK (fd1ed1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000    0.0000 r    (2846.52,2595.25)
  khu_sensor_top/ads1292_filter/converter_f2i/z_reg_2_/Q (fd1ed1_hd)        0.0749               0.9250    0.1507     0.1507 f    (2851.38,2594.62)
  khu_sensor_top/ads1292_filter/converter_f2i/z[2] (net)     1   0.0116                          0.9250    0.0000     0.1507 f    [0.01,0.01]
  khu_sensor_top/ads1292_filter/converter_f2i/o_Z_reg_2_/D (fd1ed1_hd)   0.0000   0.0749   0.0000   0.9250   0.0000 *   0.1507 f  (2853.46,2612.02)
  data arrival time                                                                                                   0.1507

  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  clock uncertainty                                                                                        0.2400     0.2400
  khu_sensor_top/ads1292_filter/converter_f2i/o_Z_reg_2_/CK (fd1ed1_hd)                                    0.0000     0.2400 r
  library hold time                                                                                        0.0100     0.2500
  data required time                                                                                                  0.2500
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.2500
  data arrival time                                                                                                  -0.1507
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0993


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_2/z_reg_29_
              (rising edge-triggered flip-flop clocked by clk_pad)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_2/o_Z_reg_29_
            (rising edge-triggered flip-flop clocked by clk_pad)
  Path Group: clk_pad
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/z_reg_29_/CK (fd1eqd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   0.0000 r (1840.13,1345.22)
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/z_reg_29_/Q (fd1eqd1_hd)   0.0743               0.9250    0.1518     0.1518 f    (1840.68,1345.46)
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/z[29] (net)     1   0.0120                      0.9250    0.0000     0.1518 f    [0.01,0.01]
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/o_Z_reg_29_/D (fd1eqd1_hd)   0.0000   0.0743   0.0000   0.9250   0.0000 *   0.1518 f (2148.62,1338.33)
  data arrival time                                                                                                   0.1518

  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  clock uncertainty                                                                                        0.2400     0.2400
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/o_Z_reg_29_/CK (fd1eqd1_hd)                               0.0000     0.2400 r
  library hold time                                                                                        0.0100     0.2500
  data required time                                                                                                  0.2500
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.2500
  data arrival time                                                                                                  -0.1518
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0982


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/add_2/z_reg_11_
              (rising edge-triggered flip-flop clocked by clk_pad)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/add_2/o_Z_reg_11_
            (rising edge-triggered flip-flop clocked by clk_pad)
  Path Group: clk_pad
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  khu_sensor_top/ads1292_filter/iir_notch/add_2/z_reg_11_/CK (fd1eqd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   0.0000 r (2808.79,1777.22)
  khu_sensor_top/ads1292_filter/iir_notch/add_2/z_reg_11_/Q (fd1eqd1_hd)    0.0746               0.9250    0.1520     0.1520 f    (2808.25,1777.46)
  khu_sensor_top/ads1292_filter/iir_notch/add_2/z[11] (net)     1   0.0120                       0.9250    0.0000     0.1520 f    [0.01,0.01]
  khu_sensor_top/ads1292_filter/iir_notch/add_2/o_Z_reg_11_/D (fds2eqd2_hd)   0.0000   0.0746   0.0000   0.9250   0.0000 *   0.1520 f (2732.14,1799.26)
  data arrival time                                                                                                   0.1520

  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  clock uncertainty                                                                                        0.2400     0.2400
  khu_sensor_top/ads1292_filter/iir_notch/add_2/o_Z_reg_11_/CK (fds2eqd2_hd)                               0.0000     0.2400 r
  library hold time                                                                                        0.0100     0.2500
  data required time                                                                                                  0.2500
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.2500
  data arrival time                                                                                                  -0.1520
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0980


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_2/z_reg_23_
              (rising edge-triggered flip-flop clocked by clk_pad)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_2/o_Z_reg_23_
            (rising edge-triggered flip-flop clocked by clk_pad)
  Path Group: clk_pad
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/z_reg_23_/CK (fd1eqd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   0.0000 r  (2079.49,3437.22)
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/z_reg_23_/Q (fd1eqd1_hd)     0.0747               0.9250    0.1520     0.1520 f    (2080.03,3436.98)
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/z[23] (net)     1   0.0121                        0.9250    0.0000     0.1520 f    [0.01,0.01]
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/o_Z_reg_23_/D (fd1eqd1_hd)   0.0000   0.0747   0.0000   0.9250   0.0000 *   0.1520 f (2141.58,3415.30)
  data arrival time                                                                                                   0.1520

  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  clock uncertainty                                                                                        0.2400     0.2400
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/o_Z_reg_23_/CK (fd1eqd1_hd)                                 0.0000     0.2400 r
  library hold time                                                                                        0.0100     0.2500
  data required time                                                                                                  0.2500
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.2500
  data arrival time                                                                                                  -0.1520
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0980


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_add_A_reg_25_
              (rising edge-triggered flip-flop clocked by clk_pad)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/a_reg_25_
            (rising edge-triggered flip-flop clocked by clk_pad)
  Path Group: clk_pad
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  khu_sensor_top/ads1292_filter/iir_hpf/r_add_A_reg_25_/CK (fd4qd2_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   0.0000 r    (1373.47,2238.40)
  khu_sensor_top/ads1292_filter/iir_hpf/r_add_A_reg_25_/Q (fd4qd2_hd)       0.0814               0.9250    0.1528     0.1528 f    (1383.08,2238.33)
  khu_sensor_top/ads1292_filter/iir_hpf/r_add_A[25] (net)     3   0.0243                         0.9250    0.0000     0.1528 f    [0.02,0.02]
  khu_sensor_top/ads1292_filter/iir_hpf/add/i_A[25] (float_adder_0)                              0.9250    0.0000     0.1528 f    (netlink)
  khu_sensor_top/ads1292_filter/iir_hpf/add/i_A[25] (net)   0.0243                               0.9250    0.0000     0.1528 f    [0.02,0.02]
  khu_sensor_top/ads1292_filter/iir_hpf/add/a_reg_25_/D (fds2eqd1_hd)   0.0000   0.0814   0.0000   0.9250   0.0000 *   0.1528 f   (1413.86,2421.58)
  data arrival time                                                                                                   0.1528

  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  clock uncertainty                                                                                        0.2400     0.2400
  khu_sensor_top/ads1292_filter/iir_hpf/add/a_reg_25_/CK (fds2eqd1_hd)                                     0.0000     0.2400 r
  library hold time                                                                                        0.0100     0.2500
  data required time                                                                                                  0.2500
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.2500
  data arrival time                                                                                                  -0.1528
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0972


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/add_2/z_reg_14_
              (rising edge-triggered flip-flop clocked by clk_pad)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/add_2/o_Z_reg_14_
            (rising edge-triggered flip-flop clocked by clk_pad)
  Path Group: clk_pad
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  khu_sensor_top/ads1292_filter/iir_notch/add_2/z_reg_14_/CK (fd1eqd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   0.0000 r (2827.27,1774.02)
  khu_sensor_top/ads1292_filter/iir_notch/add_2/z_reg_14_/Q (fd1eqd1_hd)    0.0763               0.9250    0.1530     0.1530 f    (2826.73,1773.78)
  khu_sensor_top/ads1292_filter/iir_notch/add_2/z[14] (net)     1   0.0125                       0.9250    0.0000     0.1530 f    [0.01,0.01]
  khu_sensor_top/ads1292_filter/iir_notch/add_2/o_Z_reg_14_/D (fds2eqd2_hd)   0.0000   0.0763   0.0000   0.9250   0.0000 *   0.1530 f (2773.05,1780.79)
  data arrival time                                                                                                   0.1530

  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  clock uncertainty                                                                                        0.2400     0.2400
  khu_sensor_top/ads1292_filter/iir_notch/add_2/o_Z_reg_14_/CK (fds2eqd2_hd)                               0.0000     0.2400 r
  library hold time                                                                                        0.0100     0.2500
  data required time                                                                                                  0.2500
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.2500
  data arrival time                                                                                                  -0.1530
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0970


  Startpoint: khu_sensor_top/ads1292_filter/converter_f2i/z_reg_27_
              (rising edge-triggered flip-flop clocked by clk_pad)
  Endpoint: khu_sensor_top/ads1292_filter/converter_f2i/o_Z_reg_27_
            (rising edge-triggered flip-flop clocked by clk_pad)
  Path Group: clk_pad
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  khu_sensor_top/ads1292_filter/converter_f2i/z_reg_27_/CK (fd1ed1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   0.0000 r    (2953.00,2439.20)
  khu_sensor_top/ads1292_filter/converter_f2i/z_reg_27_/Q (fd1ed1_hd)       0.0789               0.9250    0.1532     0.1532 f    (2957.86,2439.82)
  khu_sensor_top/ads1292_filter/converter_f2i/z[27] (net)     1   0.0126                         0.9250    0.0000     0.1532 f    [0.01,0.01]
  khu_sensor_top/ads1292_filter/converter_f2i/o_Z_reg_27_/D (fd1ed1_hd)   0.0000   0.0789   0.0000   0.9250   0.0000 *   0.1532 f (3069.05,2415.22)
  data arrival time                                                                                                   0.1532

  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  clock uncertainty                                                                                        0.2400     0.2400
  khu_sensor_top/ads1292_filter/converter_f2i/o_Z_reg_27_/CK (fd1ed1_hd)                                   0.0000     0.2400 r
  library hold time                                                                                        0.0100     0.2500
  data required time                                                                                                  0.2500
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.2500
  data arrival time                                                                                                  -0.1532
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0968


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_3/z_reg_14_
              (rising edge-triggered flip-flop clocked by clk_pad)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_3/o_Z_reg_14_
            (rising edge-triggered flip-flop clocked by clk_pad)
  Path Group: clk_pad
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/z_reg_14_/CK (fd1eqd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   0.0000 r (2123.49,1230.02)
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/z_reg_14_/Q (fd1eqd1_hd)   0.0779               0.9250    0.1540     0.1540 f    (2124.03,1230.26)
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/z[14] (net)     1   0.0129                      0.9250    0.0000     0.1540 f    [0.01,0.01]
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/o_Z_reg_14_/D (fd1eqd1_hd)   0.0000   0.0779   0.0000   0.9250   0.0000 *   0.1540 f (2214.62,1251.94)
  data arrival time                                                                                                   0.1540

  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  clock uncertainty                                                                                        0.2400     0.2400
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/o_Z_reg_14_/CK (fd1eqd1_hd)                               0.0000     0.2400 r
  library hold time                                                                                        0.0100     0.2500
  data required time                                                                                                  0.2500
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.2500
  data arrival time                                                                                                  -0.1540
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0960


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_1/z_reg_20_
              (rising edge-triggered flip-flop clocked by clk_pad)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_1/o_Z_reg_20_
            (rising edge-triggered flip-flop clocked by clk_pad)
  Path Group: clk_pad
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/z_reg_20_/CK (fd1eqd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   0.0000 r (2617.17,1039.62)
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/z_reg_20_/Q (fd1eqd1_hd)   0.0779               0.9250    0.1540     0.1540 f    (2617.72,1039.38)
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/z[20] (net)     1   0.0129                      0.9250    0.0000     0.1540 f    [0.01,0.01]
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/o_Z_reg_20_/D (fd1eqd1_hd)   0.0000   0.0779   0.0000   0.9250   0.0000 *   0.1540 f (2619.10,1068.10)
  data arrival time                                                                                                   0.1540

  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  clock uncertainty                                                                                        0.2400     0.2400
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/o_Z_reg_20_/CK (fd1eqd1_hd)                               0.0000     0.2400 r
  library hold time                                                                                        0.0100     0.2500
  data required time                                                                                                  0.2500
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.2500
  data arrival time                                                                                                  -0.1540
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0960


  Startpoint: khu_sensor_top/ads1292_controller/r_ads_data_out_reg_8_
              (rising edge-triggered flip-flop clocked by clk_pad)
  Endpoint: khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg_8_
            (rising edge-triggered flip-flop clocked by clk_pad)
  Path Group: clk_pad
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  khu_sensor_top/ads1292_controller/r_ads_data_out_reg_8_/CK (fd2qd2_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   0.0000 r  (3199.42,2759.93)
  khu_sensor_top/ads1292_controller/r_ads_data_out_reg_8_/Q (fd2qd2_hd)     0.0781               0.9250    0.1542     0.1542 f    (3198.29,2760.32)
  khu_sensor_top/ads1292_controller/r_ads_data_out[8] (net)     3   0.0231                       0.9250    0.0000     0.1542 f    [0.02,0.02]
  khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg_8_/D (fds2eqd1_hd)   0.0000   0.0781   0.0000   0.9250   0.0000 *   0.1542 f (3176.98,2857.66)
  data arrival time                                                                                                   0.1542

  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  clock uncertainty                                                                                        0.2400     0.2400
  khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg_8_/CK (fds2eqd1_hd)                             0.0000     0.2400 r
  library hold time                                                                                        0.0100     0.2500
  data required time                                                                                                  0.2500
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.2500
  data arrival time                                                                                                  -0.1542
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0958


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/add/z_reg_29_
              (rising edge-triggered flip-flop clocked by clk_pad)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/add/o_Z_reg_29_
            (rising edge-triggered flip-flop clocked by clk_pad)
  Path Group: clk_pad
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  khu_sensor_top/ads1292_filter/iir_lpf/add/z_reg_29_/CK (fd1eqd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000    0.0000 r    (2633.23,3120.42)
  khu_sensor_top/ads1292_filter/iir_lpf/add/z_reg_29_/Q (fd1eqd1_hd)        0.0784               0.9250    0.1542     0.1542 f    (2632.69,3120.18)
  khu_sensor_top/ads1292_filter/iir_lpf/add/z[29] (net)     1   0.0130                           0.9250    0.0000     0.1542 f    [0.01,0.01]
  khu_sensor_top/ads1292_filter/iir_lpf/add/o_Z_reg_29_/D (fds2eqd1_hd)   0.0000   0.0784   0.0000   0.9250   0.0000 *   0.1542 f (2543.38,3152.85)
  data arrival time                                                                                                   0.1542

  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  clock uncertainty                                                                                        0.2400     0.2400
  khu_sensor_top/ads1292_filter/iir_lpf/add/o_Z_reg_29_/CK (fds2eqd1_hd)                                   0.0000     0.2400 r
  library hold time                                                                                        0.0100     0.2500
  data required time                                                                                                  0.2500
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.2500
  data arrival time                                                                                                  -0.1542
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0958


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_1/z_reg_2_
              (rising edge-triggered flip-flop clocked by clk_pad)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_1/o_Z_reg_2_
            (rising edge-triggered flip-flop clocked by clk_pad)
  Path Group: clk_pad
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/z_reg_2_/CK (fd1eqd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   0.0000 r (2541.27,1018.02)
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/z_reg_2_/Q (fd1eqd1_hd)    0.0784               0.9250    0.1543     0.1543 f    (2540.73,1017.78)
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/z[2] (net)     1   0.0130                       0.9250    0.0000     0.1543 f    [0.01,0.01]
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/o_Z_reg_2_/D (fd1eqd1_hd)   0.0000   0.0784   0.0000   0.9250   0.0000 *   0.1543 f (2532.86,1100.73)
  data arrival time                                                                                                   0.1543

  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  clock uncertainty                                                                                        0.2400     0.2400
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/o_Z_reg_2_/CK (fd1eqd1_hd)                                0.0000     0.2400 r
  library hold time                                                                                        0.0100     0.2500
  data required time                                                                                                  0.2500
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.2500
  data arrival time                                                                                                  -0.1543
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0957


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_1/z_reg_8_
              (rising edge-triggered flip-flop clocked by clk_pad)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_1/o_Z_reg_8_
            (rising edge-triggered flip-flop clocked by clk_pad)
  Path Group: clk_pad
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/z_reg_8_/CK (fd1eqd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   0.0000 r (2521.47,1018.02)
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/z_reg_8_/Q (fd1eqd1_hd)    0.0788               0.9250    0.1545     0.1545 f    (2520.93,1017.78)
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/z[8] (net)     1   0.0131                       0.9250    0.0000     0.1545 f    [0.01,0.01]
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/o_Z_reg_8_/D (fd1eqd1_hd)   0.0000   0.0788   0.0000   0.9250   0.0000 *   0.1545 f (2510.86,1187.14)
  data arrival time                                                                                                   0.1545

  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  clock uncertainty                                                                                        0.2400     0.2400
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/o_Z_reg_8_/CK (fd1eqd1_hd)                                0.0000     0.2400 r
  library hold time                                                                                        0.0100     0.2500
  data required time                                                                                                  0.2500
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.2500
  data arrival time                                                                                                  -0.1545
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0955


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/add_2/z_reg_8_
              (rising edge-triggered flip-flop clocked by clk_pad)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/add_2/o_Z_reg_8_
            (rising edge-triggered flip-flop clocked by clk_pad)
  Path Group: clk_pad
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  khu_sensor_top/ads1292_filter/iir_notch/add_2/z_reg_8_/CK (fd1eqd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   0.0000 r  (2829.91,1752.42)
  khu_sensor_top/ads1292_filter/iir_notch/add_2/z_reg_8_/Q (fd1eqd1_hd)     0.0796               0.9250    0.1550     0.1550 f    (2829.36,1752.18)
  khu_sensor_top/ads1292_filter/iir_notch/add_2/z[8] (net)     1   0.0133                        0.9250    0.0000     0.1550 f    [0.01,0.01]
  khu_sensor_top/ads1292_filter/iir_notch/add_2/o_Z_reg_8_/D (fds2eqd2_hd)   0.0000   0.0796   0.0000   0.9250   0.0000 *   0.1550 f (2795.94,1780.79)
  data arrival time                                                                                                   0.1550

  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  clock uncertainty                                                                                        0.2400     0.2400
  khu_sensor_top/ads1292_filter/iir_notch/add_2/o_Z_reg_8_/CK (fds2eqd2_hd)                                0.0000     0.2400 r
  library hold time                                                                                        0.0100     0.2500
  data required time                                                                                                  0.2500
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.2500
  data arrival time                                                                                                  -0.1550
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0950


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_3/a_reg_31_
              (rising edge-triggered flip-flop clocked by clk_pad)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_3/a_s_reg
            (rising edge-triggered flip-flop clocked by clk_pad)
  Path Group: clk_pad
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/a_reg_31_/CK (fd1eqd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   0.0000 r (1977.41,1320.42)
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/a_reg_31_/Q (fd1eqd1_hd)   0.0797               0.9250    0.1551     0.1551 f    (1977.95,1320.18)
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/a[31] (net)     1   0.0134                      0.9250    0.0000     0.1551 f    [0.01,0.01]
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/a_s_reg/D (fd1eqd1_hd)   0.0000   0.0797   0.0000   0.9250   0.0000 *   0.1551 f (1995.18,1302.33)
  data arrival time                                                                                                   0.1551

  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  clock uncertainty                                                                                        0.2400     0.2400
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/a_s_reg/CK (fd1eqd1_hd)                                   0.0000     0.2400 r
  library hold time                                                                                        0.0100     0.2500
  data required time                                                                                                  0.2500
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.2500
  data arrival time                                                                                                  -0.1551
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0949


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/add_2/z_reg_1_
              (rising edge-triggered flip-flop clocked by clk_pad)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/add_2/o_Z_reg_1_
            (rising edge-triggered flip-flop clocked by clk_pad)
  Path Group: clk_pad
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  khu_sensor_top/ads1292_filter/iir_notch/add_2/z_reg_1_/CK (fd1eqd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   0.0000 r  (2769.63,1539.62)
  khu_sensor_top/ads1292_filter/iir_notch/add_2/z_reg_1_/Q (fd1eqd1_hd)     0.0801               0.9250    0.1553     0.1553 f    (2769.08,1539.86)
  khu_sensor_top/ads1292_filter/iir_notch/add_2/z[1] (net)     1   0.0135                        0.9250    0.0000     0.1553 f    [0.01,0.01]
  khu_sensor_top/ads1292_filter/iir_notch/add_2/o_Z_reg_1_/D (fds2eqd1_hd)   0.0000   0.0801   0.0000   0.9250   0.0000 *   0.1553 f (2748.85,1550.39)
  data arrival time                                                                                                   0.1553

  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  clock uncertainty                                                                                        0.2400     0.2400
  khu_sensor_top/ads1292_filter/iir_notch/add_2/o_Z_reg_1_/CK (fds2eqd1_hd)                                0.0000     0.2400 r
  library hold time                                                                                        0.0100     0.2500
  data required time                                                                                                  0.2500
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.2500
  data arrival time                                                                                                  -0.1553
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0947


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_1/z_reg_22_
              (rising edge-triggered flip-flop clocked by clk_pad)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_1/o_Z_reg_22_
            (rising edge-triggered flip-flop clocked by clk_pad)
  Path Group: clk_pad
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/z_reg_22_/CK (fd1eqd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   0.0000 r (2650.39,1042.82)
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/z_reg_22_/Q (fd1eqd1_hd)   0.0801               0.9250    0.1553     0.1553 f    (2649.84,1043.06)
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/z[22] (net)     1   0.0135                      0.9250    0.0000     0.1553 f    [0.01,0.01]
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/o_Z_reg_22_/D (fd1eqd1_hd)   0.0000   0.0801   0.0000   0.9250   0.0000 *   0.1553 f (2637.58,1089.70)
  data arrival time                                                                                                   0.1553

  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  clock uncertainty                                                                                        0.2400     0.2400
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/o_Z_reg_22_/CK (fd1eqd1_hd)                               0.0000     0.2400 r
  library hold time                                                                                        0.0100     0.2500
  data required time                                                                                                  0.2500
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.2500
  data arrival time                                                                                                  -0.1553
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0947


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_1/z_reg_30_
              (rising edge-triggered flip-flop clocked by clk_pad)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_1/o_Z_reg_30_
            (rising edge-triggered flip-flop clocked by clk_pad)
  Path Group: clk_pad
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/z_reg_30_/CK (fd1eqd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   0.0000 r (2699.67,1025.22)
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/z_reg_30_/Q (fd1eqd1_hd)   0.0804               0.9250    0.1555     0.1555 f    (2699.12,1024.98)
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/z[30] (net)     1   0.0135                      0.9250    0.0000     0.1555 f    [0.01,0.01]
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/o_Z_reg_30_/D (fd1eqd2_hd)   0.0000   0.0804   0.0000   0.9250   0.0000 *   0.1555 f (2674.88,1058.30)
  data arrival time                                                                                                   0.1555

  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  clock uncertainty                                                                                        0.2400     0.2400
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/o_Z_reg_30_/CK (fd1eqd2_hd)                               0.0000     0.2400 r
  library hold time                                                                                        0.0100     0.2500
  data required time                                                                                                  0.2500
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.2500
  data arrival time                                                                                                  -0.1555
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0945


  Startpoint: khu_sensor_top/ads1292_filter/converter_i2f/z_reg_13_
              (rising edge-triggered flip-flop clocked by clk_pad)
  Endpoint: khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_13_
            (rising edge-triggered flip-flop clocked by clk_pad)
  Path Group: clk_pad
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_13_/CK (fds2eqd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   0.0000 r  (2736.54,2821.14)
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_13_/Q (fds2eqd1_hd)     0.0698               0.9250    0.1558     0.1558 f    (2735.64,2821.17)
  khu_sensor_top/ads1292_filter/converter_i2f/z[13] (net)     1   0.0100                         0.9250    0.0000     0.1558 f    [0.01,0.01]
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_13_/D (fds2eqd1_hd)   0.0000   0.0698   0.0000   0.9250   0.0000 *   0.1558 f (2679.33,2807.25)
  data arrival time                                                                                                   0.1558

  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  clock uncertainty                                                                                        0.2400     0.2400
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_13_/CK (fds2eqd1_hd)                                 0.0000     0.2400 r
  library hold time                                                                                        0.0100     0.2500
  data required time                                                                                                  0.2500
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.2500
  data arrival time                                                                                                  -0.1558
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0942


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_1/b_reg_31_
              (rising edge-triggered flip-flop clocked by clk_pad)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_1/b_s_reg
            (rising edge-triggered flip-flop clocked by clk_pad)
  Path Group: clk_pad
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/b_reg_31_/CK (fd1eqd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   0.0000 r (2757.09,1129.22)
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/b_reg_31_/Q (fd1eqd1_hd)   0.0811               0.9250    0.1559     0.1559 f    (2757.64,1129.46)
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/b[31] (net)     1   0.0137                      0.9250    0.0000     0.1559 f    [0.01,0.01]
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/b_s_reg/D (fds2eqd1_hd)   0.0000   0.0811   0.0000   0.9250   0.0000 *   0.1559 f (2767.77,1096.79)
  data arrival time                                                                                                   0.1559

  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  clock uncertainty                                                                                        0.2400     0.2400
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/b_s_reg/CK (fds2eqd1_hd)                                  0.0000     0.2400 r
  library hold time                                                                                        0.0100     0.2500
  data required time                                                                                                  0.2500
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.2500
  data arrival time                                                                                                  -0.1559
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0941


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_1/z_reg_5_
              (rising edge-triggered flip-flop clocked by clk_pad)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_Z_reg_5_
            (rising edge-triggered flip-flop clocked by clk_pad)
  Path Group: clk_pad
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/z_reg_5_/CK (fd1eqd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   0.0000 r   (1722.21,2839.62)
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/z_reg_5_/Q (fd1eqd1_hd)      0.0812               0.9250    0.1560     0.1560 f    (1722.76,2839.38)
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/z[5] (net)     1   0.0137                         0.9250    0.0000     0.1560 f    [0.01,0.01]
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_Z_reg_5_/D (fd1eqd1_hd)   0.0000   0.0812   0.0000   0.9250   0.0000 *   0.1560 f (1849.42,2915.14)
  data arrival time                                                                                                   0.1560

  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  clock uncertainty                                                                                        0.2400     0.2400
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_Z_reg_5_/CK (fd1eqd1_hd)                                  0.0000     0.2400 r
  library hold time                                                                                        0.0100     0.2500
  data required time                                                                                                  0.2500
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.2500
  data arrival time                                                                                                  -0.1560
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0940


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_2/a_reg_31_
              (rising edge-triggered flip-flop clocked by clk_pad)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_2/a_s_reg
            (rising edge-triggered flip-flop clocked by clk_pad)
  Path Group: clk_pad
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/a_reg_31_/CK (fd1eqd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   0.0000 r  (1958.49,3228.42)
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/a_reg_31_/Q (fd1eqd1_hd)     0.0814               0.9250    0.1561     0.1561 f    (1959.04,3228.18)
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/a[31] (net)     1   0.0138                        0.9250    0.0000     0.1561 f    [0.01,0.01]
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/a_s_reg/D (fd1eqd1_hd)   0.0000   0.0814   0.0000   0.9250   0.0000 *   0.1561 f   (1963.82,3278.50)
  data arrival time                                                                                                   0.1561

  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  clock uncertainty                                                                                        0.2400     0.2400
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/a_s_reg/CK (fd1eqd1_hd)                                     0.0000     0.2400 r
  library hold time                                                                                        0.0100     0.2500
  data required time                                                                                                  0.2500
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.2500
  data arrival time                                                                                                  -0.1561
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0939


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_1/z_reg_28_
              (rising edge-triggered flip-flop clocked by clk_pad)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_1/o_Z_reg_28_
            (rising edge-triggered flip-flop clocked by clk_pad)
  Path Group: clk_pad
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/z_reg_28_/CK (fd1eqd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   0.0000 r (2747.63,1003.62)
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/z_reg_28_/Q (fd1eqd1_hd)   0.0814               0.9250    0.1561     0.1561 f    (2747.08,1003.38)
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/z[28] (net)     1   0.0138                      0.9250    0.0000     0.1561 f    [0.01,0.01]
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/o_Z_reg_28_/D (fd1eqd1_hd)   0.0000   0.0814   0.0000   0.9250   0.0000 *   0.1561 f (2725.14,1053.70)
  data arrival time                                                                                                   0.1561

  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  clock uncertainty                                                                                        0.2400     0.2400
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/o_Z_reg_28_/CK (fd1eqd1_hd)                               0.0000     0.2400 r
  library hold time                                                                                        0.0100     0.2500
  data required time                                                                                                  0.2500
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.2500
  data arrival time                                                                                                  -0.1561
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0939


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_1/z_reg_27_
              (rising edge-triggered flip-flop clocked by clk_pad)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_1/o_Z_reg_27_
            (rising edge-triggered flip-flop clocked by clk_pad)
  Path Group: clk_pad
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/z_reg_27_/CK (fd1eqd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   0.0000 r (2747.19,1061.22)
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/z_reg_27_/Q (fd1eqd1_hd)   0.0815               0.9250    0.1562     0.1562 f    (2746.65,1060.98)
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/z[27] (net)     1   0.0138                      0.9250    0.0000     0.1562 f    [0.01,0.01]
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/o_Z_reg_27_/D (fd1eqd1_hd)   0.0000   0.0815   0.0000   0.9250   0.0000 *   0.1562 f (2737.02,1075.31)
  data arrival time                                                                                                   0.1562

  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  clock uncertainty                                                                                        0.2400     0.2400
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/o_Z_reg_27_/CK (fd1eqd1_hd)                               0.0000     0.2400 r
  library hold time                                                                                        0.0100     0.2500
  data required time                                                                                                  0.2500
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.2500
  data arrival time                                                                                                  -0.1562
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0938


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_1_A_reg_23_
              (rising edge-triggered flip-flop clocked by clk_pad)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_1/a_reg_23_
            (rising edge-triggered flip-flop clocked by clk_pad)
  Path Group: clk_pad
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_1_A_reg_23_/CK (fd4qd2_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   0.0000 r (2610.75,1122.40)
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_1_A_reg_23_/Q (fd4qd2_hd)   0.0872              0.9250    0.1566     0.1566 f    (2620.36,1122.33)
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_1_A[23] (net)     3   0.0274                    0.9250    0.0000     0.1566 f    [0.02,0.03]
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/i_A[23] (float_multiplier_3)                    0.9250    0.0000     0.1566 f    (netlink)
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/i_A[23] (net)   0.0274                          0.9250    0.0000     0.1566 f    [0.02,0.03]
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/a_reg_23_/D (fd1eqd1_hd)   0.0000   0.0872   0.0000   0.9250   0.0000 *   0.1566 f (2769.02,1046.51)
  data arrival time                                                                                                   0.1566

  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  clock uncertainty                                                                                        0.2400     0.2400
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/a_reg_23_/CK (fd1eqd1_hd)                                 0.0000     0.2400 r
  library hold time                                                                                        0.0100     0.2500
  data required time                                                                                                  0.2500
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.2500
  data arrival time                                                                                                  -0.1566
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0934


  Startpoint: khu_sensor_top/ads1292_filter/converter_f2i/z_reg_11_
              (rising edge-triggered flip-flop clocked by clk_pad)
  Endpoint: khu_sensor_top/ads1292_filter/converter_f2i/o_Z_reg_11_
            (rising edge-triggered flip-flop clocked by clk_pad)
  Path Group: clk_pad
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  khu_sensor_top/ads1292_filter/converter_f2i/z_reg_11_/CK (fd1ed1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   0.0000 r    (2990.40,2516.04)
  khu_sensor_top/ads1292_filter/converter_f2i/z_reg_11_/Q (fd1ed1_hd)       0.0852               0.9250    0.1570     0.1570 f    (2995.26,2515.42)
  khu_sensor_top/ads1292_filter/converter_f2i/z[11] (net)     1   0.0142                         0.9250    0.0000     0.1570 f    [0.01,0.01]
  khu_sensor_top/ads1292_filter/converter_f2i/o_Z_reg_11_/D (fd1ed1_hd)   0.0000   0.0852   0.0000   0.9250   0.0000 *   0.1570 f (3087.09,2511.22)
  data arrival time                                                                                                   0.1570

  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  clock uncertainty                                                                                        0.2400     0.2400
  khu_sensor_top/ads1292_filter/converter_f2i/o_Z_reg_11_/CK (fd1ed1_hd)                                   0.0000     0.2400 r
  library hold time                                                                                        0.0100     0.2500
  data required time                                                                                                  0.2500
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.2500
  data arrival time                                                                                                  -0.1570
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0930


  Startpoint: khu_sensor_top/ads1292_filter/r_converter_f2i_a_reg_18_
              (rising edge-triggered flip-flop clocked by clk_pad)
  Endpoint: khu_sensor_top/ads1292_filter/converter_f2i/a_reg_18_
            (rising edge-triggered flip-flop clocked by clk_pad)
  Path Group: clk_pad
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  khu_sensor_top/ads1292_filter/r_converter_f2i_a_reg_18_/CK (fd4qd2_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   0.0000 r  (2320.35,2332.00)
  khu_sensor_top/ads1292_filter/r_converter_f2i_a_reg_18_/Q (fd4qd2_hd)     0.0878               0.9250    0.1570     0.1570 f    (2329.96,2331.93)
  khu_sensor_top/ads1292_filter/r_converter_f2i_a[18] (net)     2   0.0277                       0.9250    0.0000     0.1570 f    [0.02,0.03]
  khu_sensor_top/ads1292_filter/converter_f2i/i_A[18] (converter_f2i)                            0.9250    0.0000     0.1570 f    (netlink)
  khu_sensor_top/ads1292_filter/converter_f2i/i_A[18] (net)   0.0277                             0.9250    0.0000     0.1570 f    [0.02,0.03]
  khu_sensor_top/ads1292_filter/converter_f2i/a_reg_18_/D (fd1ed1_hd)   0.0000   0.0878   0.0000   0.9250   0.0000 *   0.1570 f   (2510.25,2367.22)
  data arrival time                                                                                                   0.1570

  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  clock uncertainty                                                                                        0.2400     0.2400
  khu_sensor_top/ads1292_filter/converter_f2i/a_reg_18_/CK (fd1ed1_hd)                                     0.0000     0.2400 r
  library hold time                                                                                        0.0100     0.2500
  data required time                                                                                                  0.2500
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.2500
  data arrival time                                                                                                  -0.1570
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0930


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_3/z_reg_26_
              (rising edge-triggered flip-flop clocked by clk_pad)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_3/o_Z_reg_26_
            (rising edge-triggered flip-flop clocked by clk_pad)
  Path Group: clk_pad
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/z_reg_26_/CK (fd1eqd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   0.0000 r (2196.97,1194.02)
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/z_reg_26_/Q (fd1eqd1_hd)   0.0836               0.9250    0.1574     0.1574 f    (2197.51,1194.26)
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/z[26] (net)     1   0.0143                      0.9250    0.0000     0.1574 f    [0.01,0.01]
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/o_Z_reg_26_/D (fd1eqd1_hd)   0.0000   0.0836   0.0000   0.9250   0.0000 *   0.1574 f (2280.18,1223.14)
  data arrival time                                                                                                   0.1574

  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  clock uncertainty                                                                                        0.2400     0.2400
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/o_Z_reg_26_/CK (fd1eqd1_hd)                               0.0000     0.2400 r
  library hold time                                                                                        0.0100     0.2500
  data required time                                                                                                  0.2500
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.2500
  data arrival time                                                                                                  -0.1574
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0926


  Startpoint: khu_sensor_top/ads1292_controller/r_ads_data_out_reg_1_
              (rising edge-triggered flip-flop clocked by clk_pad)
  Endpoint: khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg_1_
            (rising edge-triggered flip-flop clocked by clk_pad)
  Path Group: clk_pad
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  khu_sensor_top/ads1292_controller/r_ads_data_out_reg_1_/CK (fd2qd2_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   0.0000 r  (3219.62,2684.91)
  khu_sensor_top/ads1292_controller/r_ads_data_out_reg_1_/Q (fd2qd2_hd)     0.0833               0.9250    0.1577     0.1577 f    (3220.75,2684.52)
  khu_sensor_top/ads1292_controller/r_ads_data_out[1] (net)     3   0.0259                       0.9250    0.0000     0.1577 f    [0.02,0.03]
  khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg_1_/D (fds2eqd1_hd)   0.0000   0.0833   0.0000   0.9250   0.0000 *   0.1577 f (3162.01,2695.19)
  data arrival time                                                                                                   0.1577

  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  clock uncertainty                                                                                        0.2400     0.2400
  khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg_1_/CK (fds2eqd1_hd)                             0.0000     0.2400 r
  library hold time                                                                                        0.0100     0.2500
  data required time                                                                                                  0.2500
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.2500
  data arrival time                                                                                                  -0.1577
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0923


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_1/z_reg_15_
              (rising edge-triggered flip-flop clocked by clk_pad)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_1/o_Z_reg_15_
            (rising edge-triggered flip-flop clocked by clk_pad)
  Path Group: clk_pad
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/z_reg_15_/CK (fd1eqd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   0.0000 r (2595.83,974.82)
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/z_reg_15_/Q (fd1eqd1_hd)   0.0843               0.9250    0.1579     0.1579 f    (2595.28,974.58)
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/z[15] (net)     1   0.0145                      0.9250    0.0000     0.1579 f    [0.01,0.01]
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/o_Z_reg_15_/D (fd1eqd1_hd)   0.0000   0.0843   0.0000   0.9250   0.0000 *   0.1579 f (2553.86,1086.33)
  data arrival time                                                                                                   0.1579

  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  clock uncertainty                                                                                        0.2400     0.2400
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/o_Z_reg_15_/CK (fd1eqd1_hd)                               0.0000     0.2400 r
  library hold time                                                                                        0.0100     0.2500
  data required time                                                                                                  0.2500
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.2500
  data arrival time                                                                                                  -0.1579
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0921


  Startpoint: khu_sensor_top/ads1292_filter/converter_i2f/z_reg_28_
              (rising edge-triggered flip-flop clocked by clk_pad)
  Endpoint: khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_28_
            (rising edge-triggered flip-flop clocked by clk_pad)
  Path Group: clk_pad
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_28_/CK (fds2eqd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   0.0000 r  (2743.58,2648.33)
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_28_/Q (fds2eqd1_hd)     0.0746               0.9250    0.1589     0.1589 f    (2742.68,2648.37)
  khu_sensor_top/ads1292_filter/converter_i2f/z[28] (net)     1   0.0113                         0.9250    0.0000     0.1589 f    [0.01,0.01]
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_28_/D (fds2eqd1_hd)   0.0000   0.0746   0.0000   0.9250   0.0000 *   0.1589 f (2713.66,2659.19)
  data arrival time                                                                                                   0.1589

  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  clock uncertainty                                                                                        0.2400     0.2400
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_28_/CK (fds2eqd1_hd)                                 0.0000     0.2400 r
  library hold time                                                                                        0.0100     0.2500
  data required time                                                                                                  0.2500
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.2500
  data arrival time                                                                                                  -0.1589
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0911


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_1/z_reg_3_
              (rising edge-triggered flip-flop clocked by clk_pad)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_1/o_Z_reg_3_
            (rising edge-triggered flip-flop clocked by clk_pad)
  Path Group: clk_pad
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/z_reg_3_/CK (fd1eqd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   0.0000 r (2514.43,1042.82)
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/z_reg_3_/Q (fd1eqd1_hd)    0.0861               0.9250    0.1590     0.1590 f    (2513.89,1043.06)
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/z[3] (net)     1   0.0150                       0.9250    0.0000     0.1590 f    [0.01,0.01]
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/o_Z_reg_3_/D (fd1eqd1_hd)   0.0000   0.0861   0.0000   0.9250   0.0000 *   0.1590 f (2504.70,1129.54)
  data arrival time                                                                                                   0.1590

  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  clock uncertainty                                                                                        0.2400     0.2400
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/o_Z_reg_3_/CK (fd1eqd1_hd)                                0.0000     0.2400 r
  library hold time                                                                                        0.0100     0.2500
  data required time                                                                                                  0.2500
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.2500
  data arrival time                                                                                                  -0.1590
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0910


  Startpoint: khu_sensor_top/ads1292_filter/converter_f2i/z_reg_25_
              (rising edge-triggered flip-flop clocked by clk_pad)
  Endpoint: khu_sensor_top/ads1292_filter/converter_f2i/o_Z_reg_25_
            (rising edge-triggered flip-flop clocked by clk_pad)
  Path Group: clk_pad
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  khu_sensor_top/ads1292_filter/converter_f2i/z_reg_25_/CK (fd1ed1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   0.0000 r    (2958.72,2417.59)
  khu_sensor_top/ads1292_filter/converter_f2i/z_reg_25_/Q (fd1ed1_hd)       0.0888               0.9250    0.1592     0.1592 f    (2963.58,2418.22)
  khu_sensor_top/ads1292_filter/converter_f2i/z[25] (net)     1   0.0151                         0.9250    0.0000     0.1592 f    [0.01,0.02]
  khu_sensor_top/ads1292_filter/converter_f2i/o_Z_reg_25_/D (fd1ed1_hd)   0.0000   0.0888   0.0000   0.9250   0.0000 *   0.1592 f (3010.98,2408.02)
  data arrival time                                                                                                   0.1592

  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  clock uncertainty                                                                                        0.2400     0.2400
  khu_sensor_top/ads1292_filter/converter_f2i/o_Z_reg_25_/CK (fd1ed1_hd)                                   0.0000     0.2400 r
  library hold time                                                                                        0.0100     0.2500
  data required time                                                                                                  0.2500
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.2500
  data arrival time                                                                                                  -0.1592
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0908


  Startpoint: khu_sensor_top/ads1292_filter/converter_i2f/z_reg_26_
              (rising edge-triggered flip-flop clocked by clk_pad)
  Endpoint: khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_26_
            (rising edge-triggered flip-flop clocked by clk_pad)
  Path Group: clk_pad
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_26_/CK (fds2eqd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   0.0000 r  (2696.50,2702.91)
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_26_/Q (fds2eqd1_hd)     0.0757               0.9250    0.1596     0.1596 f    (2695.60,2702.87)
  khu_sensor_top/ads1292_filter/converter_i2f/z[26] (net)     1   0.0116                         0.9250    0.0000     0.1596 f    [0.01,0.01]
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_26_/D (fds2eqd1_hd)   0.0000   0.0757   0.0000   0.9250   0.0000 *   0.1596 f (2677.14,2687.99)
  data arrival time                                                                                                   0.1596

  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  clock uncertainty                                                                                        0.2400     0.2400
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_26_/CK (fds2eqd1_hd)                                 0.0000     0.2400 r
  library hold time                                                                                        0.0100     0.2500
  data required time                                                                                                  0.2500
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.2500
  data arrival time                                                                                                  -0.1596
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0904


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/add_1/z_reg_27_
              (rising edge-triggered flip-flop clocked by clk_pad)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/add_1/o_Z_reg_27_
            (rising edge-triggered flip-flop clocked by clk_pad)
  Path Group: clk_pad
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  khu_sensor_top/ads1292_filter/iir_notch/add_1/z_reg_27_/CK (fd1eqd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   0.0000 r (2921.87,1889.22)
  khu_sensor_top/ads1292_filter/iir_notch/add_1/z_reg_27_/Q (fd1eqd1_hd)    0.0872               0.9250    0.1597     0.1597 f    (2921.32,1888.98)
  khu_sensor_top/ads1292_filter/iir_notch/add_1/z[27] (net)     1   0.0153                       0.9250    0.0000     0.1597 f    [0.01,0.02]
  khu_sensor_top/ads1292_filter/iir_notch/add_1/o_Z_reg_27_/D (fds2eqd1_hd)   0.0000   0.0872   0.0000   0.9250   0.0000 *   0.1597 f (2905.05,1859.98)
  data arrival time                                                                                                   0.1597

  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  clock uncertainty                                                                                        0.2400     0.2400
  khu_sensor_top/ads1292_filter/iir_notch/add_1/o_Z_reg_27_/CK (fds2eqd1_hd)                               0.0000     0.2400 r
  library hold time                                                                                        0.0100     0.2500
  data required time                                                                                                  0.2500
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.2500
  data arrival time                                                                                                  -0.1597
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0903


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/add_2/z_reg_3_
              (rising edge-triggered flip-flop clocked by clk_pad)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/add_2/o_Z_reg_3_
            (rising edge-triggered flip-flop clocked by clk_pad)
  Path Group: clk_pad
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  khu_sensor_top/ads1292_filter/iir_notch/add_2/z_reg_3_/CK (fd1eqd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   0.0000 r  (2748.07,1608.42)
  khu_sensor_top/ads1292_filter/iir_notch/add_2/z_reg_3_/Q (fd1eqd1_hd)     0.0872               0.9250    0.1597     0.1597 f    (2747.52,1608.18)
  khu_sensor_top/ads1292_filter/iir_notch/add_2/z[3] (net)     1   0.0153                        0.9250    0.0000     0.1597 f    [0.01,0.02]
  khu_sensor_top/ads1292_filter/iir_notch/add_2/o_Z_reg_3_/D (fds2eqd1_hd)   0.0000   0.0872   0.0000   0.9250   0.0000 *   0.1597 f (2736.09,1590.45)
  data arrival time                                                                                                   0.1597

  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  clock uncertainty                                                                                        0.2400     0.2400
  khu_sensor_top/ads1292_filter/iir_notch/add_2/o_Z_reg_3_/CK (fds2eqd1_hd)                                0.0000     0.2400 r
  library hold time                                                                                        0.0100     0.2500
  data required time                                                                                                  0.2500
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.2500
  data arrival time                                                                                                  -0.1597
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0903


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/add_1/z_reg_4_
              (rising edge-triggered flip-flop clocked by clk_pad)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/add_1/o_Z_reg_4_
            (rising edge-triggered flip-flop clocked by clk_pad)
  Path Group: clk_pad
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  khu_sensor_top/ads1292_filter/iir_notch/add_1/z_reg_4_/CK (fd1eqd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   0.0000 r  (2738.83,1982.82)
  khu_sensor_top/ads1292_filter/iir_notch/add_1/z_reg_4_/Q (fd1eqd1_hd)     0.0875               0.9250    0.1599     0.1599 f    (2738.28,1982.58)
  khu_sensor_top/ads1292_filter/iir_notch/add_1/z[4] (net)     1   0.0154                        0.9250    0.0000     0.1599 f    [0.01,0.02]
  khu_sensor_top/ads1292_filter/iir_notch/add_1/o_Z_reg_4_/D (fds2eqd1_hd)   0.0000   0.0875   0.0000   0.9250   0.0000 *   0.1599 f (2683.29,1939.19)
  data arrival time                                                                                                   0.1599

  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  clock uncertainty                                                                                        0.2400     0.2400
  khu_sensor_top/ads1292_filter/iir_notch/add_1/o_Z_reg_4_/CK (fds2eqd1_hd)                                0.0000     0.2400 r
  library hold time                                                                                        0.0100     0.2500
  data required time                                                                                                  0.2500
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.2500
  data arrival time                                                                                                  -0.1599
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0901


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_1/z_reg_4_
              (rising edge-triggered flip-flop clocked by clk_pad)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_Z_reg_4_
            (rising edge-triggered flip-flop clocked by clk_pad)
  Path Group: clk_pad
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/z_reg_4_/CK (fd1eqd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   0.0000 r   (1733.65,2818.02)
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/z_reg_4_/Q (fd1eqd1_hd)      0.0882               0.9250    0.1602     0.1602 f    (1734.19,2817.78)
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/z[4] (net)     1   0.0155                         0.9250    0.0000     0.1602 f    [0.01,0.02]
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_Z_reg_4_/D (fd1eqd1_hd)   0.0000   0.0882   0.0000   0.9250   0.0000 *   0.1602 f (1848.98,2936.74)
  data arrival time                                                                                                   0.1602

  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  clock uncertainty                                                                                        0.2400     0.2400
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_Z_reg_4_/CK (fd1eqd1_hd)                                  0.0000     0.2400 r
  library hold time                                                                                        0.0100     0.2500
  data required time                                                                                                  0.2500
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.2500
  data arrival time                                                                                                  -0.1602
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0898


  Startpoint: khu_sensor_top/ads1292_filter/converter_f2i/z_reg_9_
              (rising edge-triggered flip-flop clocked by clk_pad)
  Endpoint: khu_sensor_top/ads1292_filter/converter_f2i/o_Z_reg_9_
            (rising edge-triggered flip-flop clocked by clk_pad)
  Path Group: clk_pad
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  khu_sensor_top/ads1292_filter/converter_f2i/z_reg_9_/CK (fd1ed1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000    0.0000 r    (2939.80,2516.04)
  khu_sensor_top/ads1292_filter/converter_f2i/z_reg_9_/Q (fd1ed1_hd)        0.0905               0.9250    0.1603     0.1603 f    (2944.66,2515.42)
  khu_sensor_top/ads1292_filter/converter_f2i/z[9] (net)     1   0.0156                          0.9250    0.0000     0.1603 f    [0.01,0.02]
  khu_sensor_top/ads1292_filter/converter_f2i/o_Z_reg_9_/D (fd1ed1_hd)   0.0000   0.0905   0.0000   0.9250   0.0000 *   0.1603 f  (3036.50,2508.82)
  data arrival time                                                                                                   0.1603

  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  clock uncertainty                                                                                        0.2400     0.2400
  khu_sensor_top/ads1292_filter/converter_f2i/o_Z_reg_9_/CK (fd1ed1_hd)                                    0.0000     0.2400 r
  library hold time                                                                                        0.0100     0.2500
  data required time                                                                                                  0.2500
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.2500
  data arrival time                                                                                                  -0.1603
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0897


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_1/z_reg_19_
              (rising edge-triggered flip-flop clocked by clk_pad)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_Z_reg_19_
            (rising edge-triggered flip-flop clocked by clk_pad)
  Path Group: clk_pad
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/z_reg_19_/CK (fd1eqd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   0.0000 r  (1780.73,2846.82)
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/z_reg_19_/Q (fd1eqd1_hd)     0.0885               0.9250    0.1605     0.1605 f    (1781.28,2846.58)
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/z[19] (net)     1   0.0156                        0.9250    0.0000     0.1605 f    [0.01,0.02]
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_Z_reg_19_/D (fd1eqd1_hd)   0.0000   0.0885   0.0000   0.9250   0.0000 *   0.1605 f (1864.38,2896.91)
  data arrival time                                                                                                   0.1605

  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  clock uncertainty                                                                                        0.2400     0.2400
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_Z_reg_19_/CK (fd1eqd1_hd)                                 0.0000     0.2400 r
  library hold time                                                                                        0.0100     0.2500
  data required time                                                                                                  0.2500
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.2500
  data arrival time                                                                                                  -0.1605
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0895


  Startpoint: khu_sensor_top/ads1292_filter/converter_i2f/z_reg_29_
              (rising edge-triggered flip-flop clocked by clk_pad)
  Endpoint: khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_29_
            (rising edge-triggered flip-flop clocked by clk_pad)
  Path Group: clk_pad
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_29_/CK (fds2eqd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   0.0000 r  (2753.71,2626.74)
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_29_/Q (fds2eqd1_hd)     0.0769               0.9250    0.1605     0.1605 f    (2752.80,2626.77)
  khu_sensor_top/ads1292_filter/converter_i2f/z[29] (net)     1   0.0119                         0.9250    0.0000     0.1605 f    [0.01,0.01]
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_29_/D (fds2eqd1_hd)   0.0000   0.0769   0.0000   0.9250   0.0000 *   0.1605 f (2687.70,2656.05)
  data arrival time                                                                                                   0.1605

  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  clock uncertainty                                                                                        0.2400     0.2400
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_29_/CK (fds2eqd1_hd)                                 0.0000     0.2400 r
  library hold time                                                                                        0.0100     0.2500
  data required time                                                                                                  0.2500
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.2500
  data arrival time                                                                                                  -0.1605
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0895


  Startpoint: khu_sensor_top/ads1292_filter/converter_f2i/z_reg_1_
              (rising edge-triggered flip-flop clocked by clk_pad)
  Endpoint: khu_sensor_top/ads1292_filter/converter_f2i/o_Z_reg_1_
            (rising edge-triggered flip-flop clocked by clk_pad)
  Path Group: clk_pad
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  khu_sensor_top/ads1292_filter/converter_f2i/z_reg_1_/CK (fd1ed1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000    0.0000 r    (2782.72,2631.25)
  khu_sensor_top/ads1292_filter/converter_f2i/z_reg_1_/Q (fd1ed1_hd)        0.0914               0.9250    0.1608     0.1608 f    (2787.58,2630.62)
  khu_sensor_top/ads1292_filter/converter_f2i/z[1] (net)     1   0.0158                          0.9250    0.0000     0.1608 f    [0.01,0.02]
  khu_sensor_top/ads1292_filter/converter_f2i/o_Z_reg_1_/D (fd1ed1_hd)   0.0000   0.0914   0.0000   0.9250   0.0000 *   0.1608 f  (2805.05,2638.42)
  data arrival time                                                                                                   0.1608

  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  clock uncertainty                                                                                        0.2400     0.2400
  khu_sensor_top/ads1292_filter/converter_f2i/o_Z_reg_1_/CK (fd1ed1_hd)                                    0.0000     0.2400 r
  library hold time                                                                                        0.0100     0.2500
  data required time                                                                                                  0.2500
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.2500
  data arrival time                                                                                                  -0.1608
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0892


  Startpoint: khu_sensor_top/ads1292_filter/converter_f2i/z_reg_29_
              (rising edge-triggered flip-flop clocked by clk_pad)
  Endpoint: khu_sensor_top/ads1292_filter/converter_f2i/o_Z_reg_29_
            (rising edge-triggered flip-flop clocked by clk_pad)
  Path Group: clk_pad
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  khu_sensor_top/ads1292_filter/converter_f2i/z_reg_29_/CK (fd1ed1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   0.0000 r    (2916.48,2458.45)
  khu_sensor_top/ads1292_filter/converter_f2i/z_reg_29_/Q (fd1ed1_hd)       0.0916               0.9250    0.1610     0.1610 f    (2921.34,2457.82)
  khu_sensor_top/ads1292_filter/converter_f2i/z[29] (net)     1   0.0158                         0.9250    0.0000     0.1610 f    [0.01,0.02]
  khu_sensor_top/ads1292_filter/converter_f2i/o_Z_reg_29_/D (fd1ed1_hd)   0.0000   0.0916   0.0000   0.9250   0.0000 *   0.1610 f (3070.81,2439.22)
  data arrival time                                                                                                   0.1610

  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  clock uncertainty                                                                                        0.2400     0.2400
  khu_sensor_top/ads1292_filter/converter_f2i/o_Z_reg_29_/CK (fd1ed1_hd)                                   0.0000     0.2400 r
  library hold time                                                                                        0.0100     0.2500
  data required time                                                                                                  0.2500
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.2500
  data arrival time                                                                                                  -0.1610
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0890


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/add_1/z_reg_6_
              (rising edge-triggered flip-flop clocked by clk_pad)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/add_1/o_Z_reg_6_
            (rising edge-triggered flip-flop clocked by clk_pad)
  Path Group: clk_pad
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  khu_sensor_top/ads1292_filter/iir_notch/add_1/z_reg_6_/CK (fd1eqd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   0.0000 r  (2708.03,2069.22)
  khu_sensor_top/ads1292_filter/iir_notch/add_1/z_reg_6_/Q (fd1eqd1_hd)     0.0895               0.9250    0.1610     0.1610 f    (2707.49,2068.98)
  khu_sensor_top/ads1292_filter/iir_notch/add_1/z[6] (net)     1   0.0159                        0.9250    0.0000     0.1610 f    [0.01,0.02]
  khu_sensor_top/ads1292_filter/iir_notch/add_1/o_Z_reg_6_/D (fds2eqd1_hd)   0.0000   0.0895   0.0000   0.9250   0.0000 *   0.1610 f (2587.38,2032.79)
  data arrival time                                                                                                   0.1610

  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  clock uncertainty                                                                                        0.2400     0.2400
  khu_sensor_top/ads1292_filter/iir_notch/add_1/o_Z_reg_6_/CK (fds2eqd1_hd)                                0.0000     0.2400 r
  library hold time                                                                                        0.0100     0.2500
  data required time                                                                                                  0.2500
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.2500
  data arrival time                                                                                                  -0.1610
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0890


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/add_1/z_reg_24_
              (rising edge-triggered flip-flop clocked by clk_pad)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/add_1/o_Z_reg_24_
            (rising edge-triggered flip-flop clocked by clk_pad)
  Path Group: clk_pad
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  khu_sensor_top/ads1292_filter/iir_notch/add_1/z_reg_24_/CK (fd1eqd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   0.0000 r (2902.51,1889.22)
  khu_sensor_top/ads1292_filter/iir_notch/add_1/z_reg_24_/Q (fd1eqd1_hd)    0.0896               0.9250    0.1611     0.1611 f    (2901.97,1888.98)
  khu_sensor_top/ads1292_filter/iir_notch/add_1/z[24] (net)     1   0.0159                       0.9250    0.0000     0.1611 f    [0.01,0.02]
  khu_sensor_top/ads1292_filter/iir_notch/add_1/o_Z_reg_24_/D (fds2eqd1_hd)   0.0000   0.0896   0.0000   0.9250   0.0000 *   0.1611 f (2881.29,1859.98)
  data arrival time                                                                                                   0.1611

  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  clock uncertainty                                                                                        0.2400     0.2400
  khu_sensor_top/ads1292_filter/iir_notch/add_1/o_Z_reg_24_/CK (fds2eqd1_hd)                               0.0000     0.2400 r
  library hold time                                                                                        0.0100     0.2500
  data required time                                                                                                  0.2500
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.2500
  data arrival time                                                                                                  -0.1611
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0889


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/add_2/z_reg_21_
              (rising edge-triggered flip-flop clocked by clk_pad)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/add_2/o_Z_reg_21_
            (rising edge-triggered flip-flop clocked by clk_pad)
  Path Group: clk_pad
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  khu_sensor_top/ads1292_filter/iir_notch/add_2/z_reg_21_/CK (fd1eqd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   0.0000 r (2763.03,1626.02)
  khu_sensor_top/ads1292_filter/iir_notch/add_2/z_reg_21_/Q (fd1eqd1_hd)    0.0899               0.9250    0.1613     0.1613 f    (2762.49,1626.26)
  khu_sensor_top/ads1292_filter/iir_notch/add_2/z[21] (net)     1   0.0160                       0.9250    0.0000     0.1613 f    [0.01,0.02]
  khu_sensor_top/ads1292_filter/iir_notch/add_2/o_Z_reg_21_/D (fds2eqd1_hd)   0.0000   0.0899   0.0000   0.9250   0.0000 *   0.1613 f (2748.85,1640.85)
  data arrival time                                                                                                   0.1613

  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  clock uncertainty                                                                                        0.2400     0.2400
  khu_sensor_top/ads1292_filter/iir_notch/add_2/o_Z_reg_21_/CK (fds2eqd1_hd)                               0.0000     0.2400 r
  library hold time                                                                                        0.0100     0.2500
  data required time                                                                                                  0.2500
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.2500
  data arrival time                                                                                                  -0.1613
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0887


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/add/z_reg_23_
              (rising edge-triggered flip-flop clocked by clk_pad)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/add/o_Z_reg_23_
            (rising edge-triggered flip-flop clocked by clk_pad)
  Path Group: clk_pad
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  khu_sensor_top/ads1292_filter/iir_lpf/add/z_reg_23_/CK (fd1eqd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000    0.0000 r    (2617.83,3159.62)
  khu_sensor_top/ads1292_filter/iir_lpf/add/z_reg_23_/Q (fd1eqd1_hd)        0.0902               0.9250    0.1615     0.1615 f    (2617.28,3159.86)
  khu_sensor_top/ads1292_filter/iir_lpf/add/z[23] (net)     1   0.0161                           0.9250    0.0000     0.1615 f    [0.01,0.02]
  khu_sensor_top/ads1292_filter/iir_lpf/add/o_Z_reg_23_/D (fds2eqd1_hd)   0.0000   0.0902   0.0000   0.9250   0.0000 *   0.1615 f (2543.81,3210.46)
  data arrival time                                                                                                   0.1615

  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  clock uncertainty                                                                                        0.2400     0.2400
  khu_sensor_top/ads1292_filter/iir_lpf/add/o_Z_reg_23_/CK (fds2eqd1_hd)                                   0.0000     0.2400 r
  library hold time                                                                                        0.0100     0.2500
  data required time                                                                                                  0.2500
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.2500
  data arrival time                                                                                                  -0.1615
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0885


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_1/z_reg_18_
              (rising edge-triggered flip-flop clocked by clk_pad)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_1/o_Z_reg_18_
            (rising edge-triggered flip-flop clocked by clk_pad)
  Path Group: clk_pad
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/z_reg_18_/CK (fd1eqd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   0.0000 r (2628.39,1018.02)
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/z_reg_18_/Q (fd1eqd1_hd)   0.0904               0.9250    0.1616     0.1616 f    (2627.84,1017.78)
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/z[18] (net)     1   0.0161                      0.9250    0.0000     0.1616 f    [0.01,0.02]
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/o_Z_reg_18_/D (fd1eqd1_hd)   0.0000   0.0904   0.0000   0.9250   0.0000 *   0.1616 f (2600.62,1057.54)
  data arrival time                                                                                                   0.1616

  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  clock uncertainty                                                                                        0.2400     0.2400
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/o_Z_reg_18_/CK (fd1eqd1_hd)                               0.0000     0.2400 r
  library hold time                                                                                        0.0100     0.2500
  data required time                                                                                                  0.2500
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.2500
  data arrival time                                                                                                  -0.1616
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0884


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_1/z_reg_14_
              (rising edge-triggered flip-flop clocked by clk_pad)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_1/o_Z_reg_14_
            (rising edge-triggered flip-flop clocked by clk_pad)
  Path Group: clk_pad
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/z_reg_14_/CK (fd1eqd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   0.0000 r (2587.03,999.62)
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/z_reg_14_/Q (fd1eqd1_hd)   0.0908               0.9250    0.1618     0.1618 f    (2586.49,999.86)
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/z[14] (net)     1   0.0162                      0.9250    0.0000     0.1618 f    [0.01,0.02]
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/o_Z_reg_14_/D (fd1eqd1_hd)   0.0000   0.0908   0.0000   0.9250   0.0000 *   0.1618 f (2579.94,1064.73)
  data arrival time                                                                                                   0.1618

  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  clock uncertainty                                                                                        0.2400     0.2400
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/o_Z_reg_14_/CK (fd1eqd1_hd)                               0.0000     0.2400 r
  library hold time                                                                                        0.0100     0.2500
  data required time                                                                                                  0.2500
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.2500
  data arrival time                                                                                                  -0.1618
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0882


  Startpoint: khu_sensor_top/ads1292_filter/converter_f2i/z_reg_14_
              (rising edge-triggered flip-flop clocked by clk_pad)
  Endpoint: khu_sensor_top/ads1292_filter/converter_f2i/o_Z_reg_14_
            (rising edge-triggered flip-flop clocked by clk_pad)
  Path Group: clk_pad
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  khu_sensor_top/ads1292_filter/converter_f2i/z_reg_14_/CK (fd1ed1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   0.0000 r    (3012.40,2487.25)
  khu_sensor_top/ads1292_filter/converter_f2i/z_reg_14_/Q (fd1ed1_hd)       0.0931               0.9250    0.1619     0.1619 f    (3017.26,2486.62)
  khu_sensor_top/ads1292_filter/converter_f2i/z[14] (net)     1   0.0162                         0.9250    0.0000     0.1619 f    [0.01,0.02]
  khu_sensor_top/ads1292_filter/converter_f2i/o_Z_reg_14_/D (fd1ed1_hd)   0.0000   0.0931   0.0000   0.9250   0.0000 *   0.1619 f (3089.74,2487.22)
  data arrival time                                                                                                   0.1619

  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  clock uncertainty                                                                                        0.2400     0.2400
  khu_sensor_top/ads1292_filter/converter_f2i/o_Z_reg_14_/CK (fd1ed1_hd)                                   0.0000     0.2400 r
  library hold time                                                                                        0.0100     0.2500
  data required time                                                                                                  0.2500
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.2500
  data arrival time                                                                                                  -0.1619
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0881


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_3/z_reg_27_
              (rising edge-triggered flip-flop clocked by clk_pad)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_3/o_Z_reg_27_
            (rising edge-triggered flip-flop clocked by clk_pad)
  Path Group: clk_pad
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/z_reg_27_/CK (fd1eqd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   0.0000 r (2189.49,1176.42)
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/z_reg_27_/Q (fd1eqd1_hd)   0.0913               0.9250    0.1621     0.1621 f    (2190.03,1176.18)
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/z[27] (net)     1   0.0163                      0.9250    0.0000     0.1621 f    [0.01,0.02]
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/o_Z_reg_27_/D (fd1eqd1_hd)   0.0000   0.0913   0.0000   0.9250   0.0000 *   0.1621 f (2289.42,1201.54)
  data arrival time                                                                                                   0.1621

  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  clock uncertainty                                                                                        0.2400     0.2400
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/o_Z_reg_27_/CK (fd1eqd1_hd)                               0.0000     0.2400 r
  library hold time                                                                                        0.0100     0.2500
  data required time                                                                                                  0.2500
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.2500
  data arrival time                                                                                                  -0.1621
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0879


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_2/b_reg_31_
              (rising edge-triggered flip-flop clocked by clk_pad)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_2/b_s_reg
            (rising edge-triggered flip-flop clocked by clk_pad)
  Path Group: clk_pad
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/b_reg_31_/CK (fd1eqd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   0.0000 r (1868.51,1438.82)
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/b_reg_31_/Q (fd1eqd1_hd)   0.0921               0.9250    0.1627     0.1627 f    (1867.96,1439.06)
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/b[31] (net)     1   0.0165                      0.9250    0.0000     0.1627 f    [0.02,0.02]
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/b_s_reg/D (fds2eqd1_hd)   0.0000   0.0921   0.0000   0.9250   0.0002 *   0.1628 f (1833.21,1439.26)
  data arrival time                                                                                                   0.1628

  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  clock uncertainty                                                                                        0.2400     0.2400
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/b_s_reg/CK (fds2eqd1_hd)                                  0.0000     0.2400 r
  library hold time                                                                                        0.0100     0.2500
  data required time                                                                                                  0.2500
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.2500
  data arrival time                                                                                                  -0.1628
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0872


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_1/z_reg_9_
              (rising edge-triggered flip-flop clocked by clk_pad)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_1/o_Z_reg_9_
            (rising edge-triggered flip-flop clocked by clk_pad)
  Path Group: clk_pad
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/z_reg_9_/CK (fd1eqd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   0.0000 r (2533.35,989.22)
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/z_reg_9_/Q (fd1eqd1_hd)    0.0924               0.9250    0.1628     0.1628 f    (2532.80,988.98)
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/z[9] (net)     1   0.0166                       0.9250    0.0000     0.1628 f    [0.02,0.02]
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/o_Z_reg_9_/D (fd1eqd1_hd)   0.0000   0.0924   0.0000   0.9250   0.0000 *   0.1628 f (2496.34,1208.73)
  data arrival time                                                                                                   0.1628

  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  clock uncertainty                                                                                        0.2400     0.2400
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/o_Z_reg_9_/CK (fd1eqd1_hd)                                0.0000     0.2400 r
  library hold time                                                                                        0.0100     0.2500
  data required time                                                                                                  0.2500
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.2500
  data arrival time                                                                                                  -0.1628
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0872


  Startpoint: khu_sensor_top/ads1292_filter/converter_i2f/z_reg_17_
              (rising edge-triggered flip-flop clocked by clk_pad)
  Endpoint: khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_17_
            (rising edge-triggered flip-flop clocked by clk_pad)
  Path Group: clk_pad
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_17_/CK (fds2eqd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   0.0000 r  (2759.43,2921.94)
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_17_/Q (fds2eqd1_hd)     0.0808               0.9250    0.1630     0.1630 f    (2758.52,2921.97)
  khu_sensor_top/ads1292_filter/converter_i2f/z[17] (net)     1   0.0129                         0.9250    0.0000     0.1630 f    [0.01,0.01]
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_17_/D (fds2eqd1_hd)   0.0000   0.0808   0.0000   0.9250   0.0000 *   0.1630 f (2740.94,2932.78)
  data arrival time                                                                                                   0.1630

  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  clock uncertainty                                                                                        0.2400     0.2400
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_17_/CK (fds2eqd1_hd)                                 0.0000     0.2400 r
  library hold time                                                                                        0.0100     0.2500
  data required time                                                                                                  0.2500
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.2500
  data arrival time                                                                                                  -0.1630
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0870


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/add_1/z_reg_28_
              (rising edge-triggered flip-flop clocked by clk_pad)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/add_1/o_Z_reg_28_
            (rising edge-triggered flip-flop clocked by clk_pad)
  Path Group: clk_pad
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  khu_sensor_top/ads1292_filter/iir_notch/add_1/z_reg_28_/CK (fd1eqd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   0.0000 r (2960.59,1867.62)
  khu_sensor_top/ads1292_filter/iir_notch/add_1/z_reg_28_/Q (fd1eqd1_hd)    0.0928               0.9250    0.1631     0.1631 f    (2960.04,1867.38)
  khu_sensor_top/ads1292_filter/iir_notch/add_1/z[28] (net)     1   0.0167                       0.9250    0.0000     0.1631 f    [0.02,0.02]
  khu_sensor_top/ads1292_filter/iir_notch/add_1/o_Z_reg_28_/D (fds2eqd1_hd)   0.0000   0.0928   0.0000   0.9250   0.0000 *   0.1631 f (2927.50,1859.98)
  data arrival time                                                                                                   0.1631

  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  clock uncertainty                                                                                        0.2400     0.2400
  khu_sensor_top/ads1292_filter/iir_notch/add_1/o_Z_reg_28_/CK (fds2eqd1_hd)                               0.0000     0.2400 r
  library hold time                                                                                        0.0100     0.2500
  data required time                                                                                                  0.2500
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.2500
  data arrival time                                                                                                  -0.1631
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0869


  Startpoint: khu_sensor_top/ads1292_filter/converter_f2i/z_reg_13_
              (rising edge-triggered flip-flop clocked by clk_pad)
  Endpoint: khu_sensor_top/ads1292_filter/converter_f2i/o_Z_reg_13_
            (rising edge-triggered flip-flop clocked by clk_pad)
  Path Group: clk_pad
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  khu_sensor_top/ads1292_filter/converter_f2i/z_reg_13_/CK (fd1ed1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   0.0000 r    (2994.80,2468.00)
  khu_sensor_top/ads1292_filter/converter_f2i/z_reg_13_/Q (fd1ed1_hd)       0.0950               0.9250    0.1631     0.1631 f    (2999.66,2468.62)
  khu_sensor_top/ads1292_filter/converter_f2i/z[13] (net)     1   0.0167                         0.9250    0.0000     0.1631 f    [0.02,0.02]
  khu_sensor_top/ads1292_filter/converter_f2i/o_Z_reg_13_/D (fd1ed1_hd)   0.0000   0.0950   0.0000   0.9250   0.0000 *   0.1631 f (3085.77,2465.62)
  data arrival time                                                                                                   0.1631

  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  clock uncertainty                                                                                        0.2400     0.2400
  khu_sensor_top/ads1292_filter/converter_f2i/o_Z_reg_13_/CK (fd1ed1_hd)                                   0.0000     0.2400 r
  library hold time                                                                                        0.0100     0.2500
  data required time                                                                                                  0.2500
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.2500
  data arrival time                                                                                                  -0.1631
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0869


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/add/z_reg_28_
              (rising edge-triggered flip-flop clocked by clk_pad)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/add/o_Z_reg_28_
            (rising edge-triggered flip-flop clocked by clk_pad)
  Path Group: clk_pad
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  khu_sensor_top/ads1292_filter/iir_lpf/add/z_reg_28_/CK (fd1eqd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000    0.0000 r    (2590.99,3142.02)
  khu_sensor_top/ads1292_filter/iir_lpf/add/z_reg_28_/Q (fd1eqd1_hd)        0.0930               0.9250    0.1632     0.1632 f    (2590.45,3141.78)
  khu_sensor_top/ads1292_filter/iir_lpf/add/z[28] (net)     1   0.0168                           0.9250    0.0000     0.1632 f    [0.02,0.02]
  khu_sensor_top/ads1292_filter/iir_lpf/add/o_Z_reg_28_/D (fds2eqd1_hd)   0.0000   0.0930   0.0000   0.9250   0.0000 *   0.1632 f (2544.25,3181.66)
  data arrival time                                                                                                   0.1632

  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  clock uncertainty                                                                                        0.2400     0.2400
  khu_sensor_top/ads1292_filter/iir_lpf/add/o_Z_reg_28_/CK (fds2eqd1_hd)                                   0.0000     0.2400 r
  library hold time                                                                                        0.0100     0.2500
  data required time                                                                                                  0.2500
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.2500
  data arrival time                                                                                                  -0.1632
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0868


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/add_1/z_reg_10_
              (rising edge-triggered flip-flop clocked by clk_pad)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/add_1/o_Z_reg_10_
            (rising edge-triggered flip-flop clocked by clk_pad)
  Path Group: clk_pad
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  khu_sensor_top/ads1292_filter/iir_notch/add_1/z_reg_10_/CK (fd1eqd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   0.0000 r (2682.07,2022.02)
  khu_sensor_top/ads1292_filter/iir_notch/add_1/z_reg_10_/Q (fd1eqd1_hd)    0.0932               0.9250    0.1633     0.1633 f    (2681.52,2022.26)
  khu_sensor_top/ads1292_filter/iir_notch/add_1/z[10] (net)     1   0.0168                       0.9250    0.0000     0.1633 f    [0.02,0.02]
  khu_sensor_top/ads1292_filter/iir_notch/add_1/o_Z_reg_10_/D (fds2eqd1_hd)   0.0000   0.0932   0.0000   0.9250   0.0000 *   0.1633 f (2669.22,2011.19)
  data arrival time                                                                                                   0.1633

  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  clock uncertainty                                                                                        0.2400     0.2400
  khu_sensor_top/ads1292_filter/iir_notch/add_1/o_Z_reg_10_/CK (fds2eqd1_hd)                               0.0000     0.2400 r
  library hold time                                                                                        0.0100     0.2500
  data required time                                                                                                  0.2500
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.2500
  data arrival time                                                                                                  -0.1633
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0867


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/add_2/z_reg_7_
              (rising edge-triggered flip-flop clocked by clk_pad)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/add_2/o_Z_reg_7_
            (rising edge-triggered flip-flop clocked by clk_pad)
  Path Group: clk_pad
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  khu_sensor_top/ads1292_filter/iir_notch/add_2/z_reg_7_/CK (fd1eqd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   0.0000 r  (2810.99,1741.22)
  khu_sensor_top/ads1292_filter/iir_notch/add_2/z_reg_7_/Q (fd1eqd1_hd)     0.0933               0.9250    0.1633     0.1633 f    (2810.45,1741.46)
  khu_sensor_top/ads1292_filter/iir_notch/add_2/z[7] (net)     1   0.0168                        0.9250    0.0000     0.1633 f    [0.02,0.02]
  khu_sensor_top/ads1292_filter/iir_notch/add_2/o_Z_reg_7_/D (fds2eqd1_hd)   0.0000   0.0933   0.0000   0.9250   0.0000 *   0.1633 f (2781.85,1756.06)
  data arrival time                                                                                                   0.1633

  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  clock uncertainty                                                                                        0.2400     0.2400
  khu_sensor_top/ads1292_filter/iir_notch/add_2/o_Z_reg_7_/CK (fds2eqd1_hd)                                0.0000     0.2400 r
  library hold time                                                                                        0.0100     0.2500
  data required time                                                                                                  0.2500
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.2500
  data arrival time                                                                                                  -0.1633
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0867


  Startpoint: khu_sensor_top/ads1292_filter/converter_i2f/z_reg_10_
              (rising edge-triggered flip-flop clocked by clk_pad)
  Endpoint: khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_10_
            (rising edge-triggered flip-flop clocked by clk_pad)
  Path Group: clk_pad
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_10_/CK (fds2eqd1_hd)   0.0000   0.9000   0.0000   0.9250   0.0000   0.0000 r  (2762.06,2813.94)
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_10_/Q (fds2eqd1_hd)     0.0817               0.9250    0.1635     0.1635 f    (2761.16,2813.97)
  khu_sensor_top/ads1292_filter/converter_i2f/z[10] (net)     1   0.0131                         0.9250    0.0000     0.1635 f    [0.01,0.01]
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_10_/D (fds2eqd1_hd)   0.0000   0.0817   0.0000   0.9250   0.0000 *   0.1635 f (2699.57,2814.46)
  data arrival time                                                                                                   0.1635

  clock clk_pad (rise edge)                                                                                0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  clock uncertainty                                                                                        0.2400     0.2400
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_10_/CK (fds2eqd1_hd)                                 0.0000     0.2400 r
  library hold time                                                                                        0.0100     0.2500
  data required time                                                                                                  0.2500
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.2500
  data arrival time                                                                                                  -0.1635
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0865


1
