// Seed: 3276601935
module module_0;
  wire id_2;
  assign module_2.type_26 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  input wire id_1;
  supply1 id_4 = 1'b0;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output wor id_0,
    output wire id_1,
    input uwire id_2,
    input tri0 id_3,
    output wire id_4,
    output uwire id_5,
    input supply0 id_6,
    input wand id_7,
    input uwire id_8,
    output tri1 id_9,
    output wire id_10,
    input tri0 id_11,
    input tri0 id_12,
    input supply0 id_13,
    input uwire id_14,
    input wand id_15,
    input tri id_16,
    output supply1 id_17,
    output wor id_18
);
  wire id_20;
  module_0 modCall_1 ();
  assign id_5 = id_6;
endmodule
