{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652886925114 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652886925114 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 18 17:15:24 2022 " "Processing started: Wed May 18 17:15:24 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652886925114 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652886925114 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off nivel -c nivel " "Command: quartus_map --read_settings_files=on --write_settings_files=off nivel -c nivel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652886925114 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1652886925458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/d.allegue/downloads/dd2/hdl/spi_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/d.allegue/downloads/dd2/hdl/spi_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_master-rtl " "Found design unit 1: spi_master-rtl" {  } { { "../hdl/spi_master.vhd" "" { Text "C:/Users/d.allegue/Downloads/DD2/hdl/spi_master.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652886936034 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_master " "Found entity 1: spi_master" {  } { { "../hdl/spi_master.vhd" "" { Text "C:/Users/d.allegue/Downloads/DD2/hdl/spi_master.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652886936034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652886936034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/d.allegue/downloads/dd2/hdl/spi_controlador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/d.allegue/downloads/dd2/hdl/spi_controlador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_controlador-rtl " "Found design unit 1: spi_controlador-rtl" {  } { { "../hdl/spi_controlador.vhd" "" { Text "C:/Users/d.allegue/Downloads/DD2/hdl/spi_controlador.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652886936034 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_controlador " "Found entity 1: spi_controlador" {  } { { "../hdl/spi_controlador.vhd" "" { Text "C:/Users/d.allegue/Downloads/DD2/hdl/spi_controlador.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652886936034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652886936034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/d.allegue/downloads/dd2/hdl/representacion.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/d.allegue/downloads/dd2/hdl/representacion.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 representacion-rtl " "Found design unit 1: representacion-rtl" {  } { { "../hdl/representacion.vhd" "" { Text "C:/Users/d.allegue/Downloads/DD2/hdl/representacion.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652886936049 ""} { "Info" "ISGN_ENTITY_NAME" "1 representacion " "Found entity 1: representacion" {  } { { "../hdl/representacion.vhd" "" { Text "C:/Users/d.allegue/Downloads/DD2/hdl/representacion.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652886936049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652886936049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/d.allegue/downloads/dd2/hdl/nivel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/d.allegue/downloads/dd2/hdl/nivel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nivel-struct " "Found design unit 1: nivel-struct" {  } { { "../hdl/nivel.vhd" "" { Text "C:/Users/d.allegue/Downloads/DD2/hdl/nivel.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652886936049 ""} { "Info" "ISGN_ENTITY_NAME" "1 nivel " "Found entity 1: nivel" {  } { { "../hdl/nivel.vhd" "" { Text "C:/Users/d.allegue/Downloads/DD2/hdl/nivel.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652886936049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652886936049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/d.allegue/downloads/dd2/hdl/estimador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/d.allegue/downloads/dd2/hdl/estimador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 estimador-rtl " "Found design unit 1: estimador-rtl" {  } { { "../hdl/estimador.vhd" "" { Text "C:/Users/d.allegue/Downloads/DD2/hdl/estimador.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652886936049 ""} { "Info" "ISGN_ENTITY_NAME" "1 estimador " "Found entity 1: estimador" {  } { { "../hdl/estimador.vhd" "" { Text "C:/Users/d.allegue/Downloads/DD2/hdl/estimador.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652886936049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652886936049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/d.allegue/downloads/dd2/hdl/calc_offset.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/d.allegue/downloads/dd2/hdl/calc_offset.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 calc_offset-rtl " "Found design unit 1: calc_offset-rtl" {  } { { "../hdl/calc_offset.vhd" "" { Text "C:/Users/d.allegue/Downloads/DD2/hdl/calc_offset.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652886936049 ""} { "Info" "ISGN_ENTITY_NAME" "1 calc_offset " "Found entity 1: calc_offset" {  } { { "../hdl/calc_offset.vhd" "" { Text "C:/Users/d.allegue/Downloads/DD2/hdl/calc_offset.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652886936049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652886936049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/d.allegue/downloads/dd2/hdl/auxiliar.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/d.allegue/downloads/dd2/hdl/auxiliar.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auxiliar " "Found design unit 1: auxiliar" {  } { { "../hdl/auxiliar.vhd" "" { Text "C:/Users/d.allegue/Downloads/DD2/hdl/auxiliar.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652886936049 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auxiliar-body " "Found design unit 2: auxiliar-body" {  } { { "../hdl/auxiliar.vhd" "" { Text "C:/Users/d.allegue/Downloads/DD2/hdl/auxiliar.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652886936049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652886936049 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "nivel " "Elaborating entity \"nivel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1652886936081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "spi_master spi_master:spi_master A:rtl " "Elaborating entity \"spi_master\" using architecture \"A:rtl\" for hierarchy \"spi_master:spi_master\"" {  } { { "../hdl/nivel.vhd" "spi_master" { Text "C:/Users/d.allegue/Downloads/DD2/hdl/nivel.vhd" 37 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652886936081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "spi_controlador spi_controlador:spi_controlador A:rtl " "Elaborating entity \"spi_controlador\" using architecture \"A:rtl\" for hierarchy \"spi_controlador:spi_controlador\"" {  } { { "../hdl/nivel.vhd" "spi_controlador" { Text "C:/Users/d.allegue/Downloads/DD2/hdl/nivel.vhd" 52 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652886936096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "calc_offset calc_offset:calc_offset A:rtl " "Elaborating entity \"calc_offset\" using architecture \"A:rtl\" for hierarchy \"calc_offset:calc_offset\"" {  } { { "../hdl/nivel.vhd" "calc_offset" { Text "C:/Users/d.allegue/Downloads/DD2/hdl/nivel.vhd" 61 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652886936096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "estimador estimador:estimador A:rtl " "Elaborating entity \"estimador\" using architecture \"A:rtl\" for hierarchy \"estimador:estimador\"" {  } { { "../hdl/nivel.vhd" "estimador" { Text "C:/Users/d.allegue/Downloads/DD2/hdl/nivel.vhd" 71 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652886936096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "representacion representacion:representacion A:rtl " "Elaborating entity \"representacion\" using architecture \"A:rtl\" for hierarchy \"representacion:representacion\"" {  } { { "../hdl/nivel.vhd" "representacion" { Text "C:/Users/d.allegue/Downloads/DD2/hdl/nivel.vhd" 81 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652886936096 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "T_TIC_MUX representacion.vhd(28) " "VHDL Signal Declaration warning at representacion.vhd(28): used explicit default value for signal \"T_TIC_MUX\" because signal was never assigned a value" {  } { { "../hdl/representacion.vhd" "" { Text "C:/Users/d.allegue/Downloads/DD2/hdl/representacion.vhd" 28 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1652886936096 "|nivel|representacion:representacion"}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "estimador:estimador\|reg_muestra_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"estimador:estimador\|reg_muestra_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652886936614 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 32 " "Parameter TAP_DISTANCE set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652886936614 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 22 " "Parameter WIDTH set to 22" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652886936614 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1652886936614 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1652886936614 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "estimador:estimador\|altshift_taps:reg_muestra_rtl_0 " "Elaborated megafunction instantiation \"estimador:estimador\|altshift_taps:reg_muestra_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652886936708 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "estimador:estimador\|altshift_taps:reg_muestra_rtl_0 " "Instantiated megafunction \"estimador:estimador\|altshift_taps:reg_muestra_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652886936708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 32 " "Parameter \"TAP_DISTANCE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652886936708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 22 " "Parameter \"WIDTH\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652886936708 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652886936708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_0im.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_0im.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_0im " "Found entity 1: shift_taps_0im" {  } { { "db/shift_taps_0im.tdf" "" { Text "C:/Users/d.allegue/Downloads/DD2/quartus/db/shift_taps_0im.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652886936755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652886936755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mfa1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mfa1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mfa1 " "Found entity 1: altsyncram_mfa1" {  } { { "db/altsyncram_mfa1.tdf" "" { Text "C:/Users/d.allegue/Downloads/DD2/quartus/db/altsyncram_mfa1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652886936786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652886936786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_f5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_f5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_f5f " "Found entity 1: cntr_f5f" {  } { { "db/cntr_f5f.tdf" "" { Text "C:/Users/d.allegue/Downloads/DD2/quartus/db/cntr_f5f.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652886936817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652886936817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_hrb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_hrb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_hrb " "Found entity 1: cmpr_hrb" {  } { { "db/cmpr_hrb.tdf" "" { Text "C:/Users/d.allegue/Downloads/DD2/quartus/db/cmpr_hrb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652886936864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652886936864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_5lg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_5lg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_5lg " "Found entity 1: cntr_5lg" {  } { { "db/cntr_5lg.tdf" "" { Text "C:/Users/d.allegue/Downloads/DD2/quartus/db/cntr_5lg.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652886936895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652886936895 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../hdl/spi_master.vhd" "" { Text "C:/Users/d.allegue/Downloads/DD2/hdl/spi_master.vhd" 22 -1 0 } } { "../hdl/spi_master.vhd" "" { Text "C:/Users/d.allegue/Downloads/DD2/hdl/spi_master.vhd" 25 -1 0 } } { "../hdl/representacion.vhd" "" { Text "C:/Users/d.allegue/Downloads/DD2/hdl/representacion.vhd" 128 -1 0 } } { "../hdl/spi_master.vhd" "" { Text "C:/Users/d.allegue/Downloads/DD2/hdl/spi_master.vhd" 124 -1 0 } } { "../hdl/representacion.vhd" "" { Text "C:/Users/d.allegue/Downloads/DD2/hdl/representacion.vhd" 110 -1 0 } } { "db/shift_taps_0im.tdf" "" { Text "C:/Users/d.allegue/Downloads/DD2/quartus/db/shift_taps_0im.tdf" 40 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1652886937130 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1652886937130 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[0\] VCC " "Pin \"seg\[0\]\" is stuck at VCC" {  } { { "../hdl/nivel.vhd" "" { Text "C:/Users/d.allegue/Downloads/DD2/hdl/nivel.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652886937302 "|nivel|seg[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[1\] VCC " "Pin \"seg\[1\]\" is stuck at VCC" {  } { { "../hdl/nivel.vhd" "" { Text "C:/Users/d.allegue/Downloads/DD2/hdl/nivel.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652886937302 "|nivel|seg[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[2\] VCC " "Pin \"seg\[2\]\" is stuck at VCC" {  } { { "../hdl/nivel.vhd" "" { Text "C:/Users/d.allegue/Downloads/DD2/hdl/nivel.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652886937302 "|nivel|seg[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[3\] VCC " "Pin \"seg\[3\]\" is stuck at VCC" {  } { { "../hdl/nivel.vhd" "" { Text "C:/Users/d.allegue/Downloads/DD2/hdl/nivel.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652886937302 "|nivel|seg[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[4\] VCC " "Pin \"seg\[4\]\" is stuck at VCC" {  } { { "../hdl/nivel.vhd" "" { Text "C:/Users/d.allegue/Downloads/DD2/hdl/nivel.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652886937302 "|nivel|seg[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[5\] VCC " "Pin \"seg\[5\]\" is stuck at VCC" {  } { { "../hdl/nivel.vhd" "" { Text "C:/Users/d.allegue/Downloads/DD2/hdl/nivel.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652886937302 "|nivel|seg[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[6\] VCC " "Pin \"seg\[6\]\" is stuck at VCC" {  } { { "../hdl/nivel.vhd" "" { Text "C:/Users/d.allegue/Downloads/DD2/hdl/nivel.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652886937302 "|nivel|seg[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1652886937302 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1652886937364 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1652886938036 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652886938036 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "554 " "Implemented 554 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1652886938083 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1652886938083 ""} { "Info" "ICUT_CUT_TM_LCELLS" "503 " "Implemented 503 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1652886938083 ""} { "Info" "ICUT_CUT_TM_RAMS" "22 " "Implemented 22 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1652886938083 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1652886938083 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5013 " "Peak virtual memory: 5013 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652886938098 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 18 17:15:38 2022 " "Processing ended: Wed May 18 17:15:38 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652886938098 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652886938098 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652886938098 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652886938098 ""}
