#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Apr 11 18:50:08 2022
# Process ID: 2380
# Current directory: D:/desktop/COD_Labs/Lab4/Lab4_cpu
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5020 D:\desktop\COD_Labs\Lab4\Lab4_cpu\Lab4_cpu.xpr
# Log file: D:/desktop/COD_Labs/Lab4/Lab4_cpu/vivado.log
# Journal file: D:/desktop/COD_Labs/Lab4/Lab4_cpu\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 1019.473 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
file mkdir D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/constrs_1
file mkdir D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/constrs_1/new
close [ open D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/constrs_1/new/cpu.xdc w ]
add_files -fileset constrs_1 D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/constrs_1/new/cpu.xdc
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Apr 11 21:12:57 2022] Launched synth_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.runs/synth_1/runme.log
[Mon Apr 11 21:12:57 2022] Launched impl_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Apr 11 21:19:49 2022] Launched synth_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.runs/synth_1/runme.log
[Mon Apr 11 21:19:49 2022] Launched impl_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Apr 11 21:24:42 2022] Launched synth_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.runs/synth_1/runme.log
[Mon Apr 11 21:24:42 2022] Launched impl_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Apr 11 21:28:01 2022] Launched synth_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.runs/synth_1/runme.log
[Mon Apr 11 21:28:01 2022] Launched impl_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.runs/impl_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Apr 11 21:35:26 2022] Launched synth_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.runs/synth_1/runme.log
[Mon Apr 11 21:35:26 2022] Launched impl_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.runs/impl_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Apr 11 21:37:22 2022] Launched synth_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.runs/synth_1/runme.log
[Mon Apr 11 21:37:23 2022] Launched impl_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.runs/impl_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Apr 11 23:16:26 2022] Launched synth_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.runs/synth_1/runme.log
[Mon Apr 11 23:16:26 2022] Launched impl_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.runs/impl_1/runme.log
set_property STEPS.WRITE_BITSTREAM.TCL.PRE [ get_files D:/desktop/COD_Labs/Lab4/1.tcl -of [get_fileset utils_1] ] [get_runs impl_1]
WARNING: [Vivado 12-818] No files matched 'D:/desktop/COD_Labs/Lab4/1.tcl'
set_property STEPS.WRITE_BITSTREAM.TCL.PRE [ get_files D:/desktop/COD_Labs/Lab4/1.tcl -of [get_fileset utils_1] ] [get_runs impl_1]
WARNING: [Vivado 12-818] No files matched 'D:/desktop/COD_Labs/Lab4/1.tcl'
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Apr 11 23:20:02 2022] Launched impl_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.runs/impl_1/runme.log
add_files -fileset utils_1 -norecurse D:/desktop/COD_Labs/Lab4/1.tcl
set_property STEPS.WRITE_BITSTREAM.TCL.PRE [ get_files D:/desktop/COD_Labs/Lab4/1.tcl -of [get_fileset utils_1] ] [get_runs impl_1]
set_property STEPS.WRITE_BITSTREAM.TCL.PRE [ get_files D:/desktop/COD_Labs/Lab4/1.tcl -of [get_fileset utils_1] ] [get_runs impl_1]
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Apr 11 23:22:18 2022] Launched impl_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1212.441 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 528 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Common 17-344] 'open_run' was cancelled
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-05:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1233.031 ; gain = 16.508
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292ABF75DA
set_property PROGRAM.FILE {D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.runs/impl_1/pdu.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.runs/impl_1/pdu.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292ABF75DA
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Apr 11 23:31:44 2022] Launched synth_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.runs/synth_1/runme.log
[Mon Apr 11 23:31:44 2022] Launched impl_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292ABF75DA
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.runs/impl_1/pdu.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.runs/impl_1/pdu.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292ABF75DA
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Apr 12 09:09:09 2022] Launched synth_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.runs/synth_1/runme.log
[Tue Apr 12 09:09:09 2022] Launched impl_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292ABF75DA
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.runs/impl_1/pdu.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.runs/impl_1/pdu.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Apr 12 11:10:06 2022] Launched synth_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.runs/synth_1/runme.log
[Tue Apr 12 11:10:06 2022] Launched impl_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.runs/impl_1/pdu.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Apr 12 11:26:36 2022] Launched synth_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.runs/synth_1/runme.log
[Tue Apr 12 11:26:36 2022] Launched impl_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.runs/impl_1/pdu.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292ABF75DA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292ABF75DA
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.runs/impl_1/pdu.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property -dict [list CONFIG.coefficient_file {D:/desktop/COD_Labs/Lab4/test.coe}] [get_ips instrcution]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/desktop/COD_Labs/Lab4/test.coe' provided. It will be converted relative to IP Instance files '../../../../../test.coe'
generate_target all [get_files  D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/ip/instrcution/instrcution.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'instrcution'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'instrcution'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'instrcution'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'instrcution'...
catch { config_ip_cache -export [get_ips -all instrcution] }
export_ip_user_files -of_objects [get_files D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/ip/instrcution/instrcution.xci] -no_script -sync -force -quiet
reset_run instrcution_synth_1
launch_runs instrcution_synth_1 -jobs 4
[Tue Apr 12 22:29:28 2022] Launched instrcution_synth_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.runs/instrcution_synth_1/runme.log
export_simulation -of_objects [get_files D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/ip/instrcution/instrcution.xci] -directory D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.ip_user_files/sim_scripts -ip_user_files_dir D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.ip_user_files -ipstatic_source_dir D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.cache/compile_simlib/modelsim} {questa=D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.cache/compile_simlib/questa} {riviera=D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.cache/compile_simlib/riviera} {activehdl=D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Apr 12 22:31:12 2022] Launched synth_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.runs/synth_1/runme.log
[Tue Apr 12 22:31:12 2022] Launched impl_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.runs/impl_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.runs/impl_1/pdu.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property -dict [list CONFIG.coefficient_file {D:/desktop/COD_Labs/Lab4/test.coe}] [get_ips instrcution]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/desktop/COD_Labs/Lab4/test.coe' provided. It will be converted relative to IP Instance files '../../../../../test.coe'
generate_target all [get_files  D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/ip/instrcution/instrcution.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'instrcution'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'instrcution'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'instrcution'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'instrcution'...
catch { config_ip_cache -export [get_ips -all instrcution] }
export_ip_user_files -of_objects [get_files D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/ip/instrcution/instrcution.xci] -no_script -sync -force -quiet
reset_run instrcution_synth_1
launch_runs instrcution_synth_1 -jobs 4
[Tue Apr 12 22:38:10 2022] Launched instrcution_synth_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.runs/instrcution_synth_1/runme.log
export_simulation -of_objects [get_files D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/ip/instrcution/instrcution.xci] -directory D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.ip_user_files/sim_scripts -ip_user_files_dir D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.ip_user_files -ipstatic_source_dir D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.cache/compile_simlib/modelsim} {questa=D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.cache/compile_simlib/questa} {riviera=D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.cache/compile_simlib/riviera} {activehdl=D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Apr 12 22:38:56 2022] Launched synth_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.runs/synth_1/runme.log
[Tue Apr 12 22:38:56 2022] Launched impl_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.runs/impl_1/pdu.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Apr 12 22:52:57 2022] Launched synth_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.runs/synth_1/runme.log
[Tue Apr 12 22:52:57 2022] Launched impl_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.runs/impl_1/pdu.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.runs/impl_1/pdu.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.runs/impl_1/pdu.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Apr 12 23:48:54 2022] Launched synth_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.runs/synth_1/runme.log
[Tue Apr 12 23:48:54 2022] Launched impl_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.runs/impl_1/pdu.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292ABF75DA
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr 13 10:21:50 2022...
