Vivado Simulator 2020.2
Time resolution is 1 ps
Block Memory Generator module top_pivot_tb.duv.bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Note: pre citanja cnt; 0
Time: 60 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 0
Time: 60 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1
Time: 80 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1
Time: 80 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2
Time: 100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2
Time: 100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3
Time: 120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3
Time: 120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4
Time: 140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4
Time: 140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5
Time: 160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5
Time: 160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 6
Time: 180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 6
Time: 180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 7
Time: 200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 7
Time: 200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 8
Time: 220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 8
Time: 220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 9
Time: 240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 9
Time: 240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 10
Time: 260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 10
Time: 260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 11
Time: 280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 11
Time: 280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 12
Time: 300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 12
Time: 300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 13
Time: 320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 13
Time: 320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 14
Time: 340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 14
Time: 340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 15
Time: 360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 15
Time: 360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 16
Time: 380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 16
Time: 380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 17
Time: 400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 17
Time: 400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 18
Time: 420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 18
Time: 420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 19
Time: 440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 19
Time: 440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 20
Time: 460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 20
Time: 460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 21
Time: 480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 21
Time: 480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 22
Time: 500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 22
Time: 500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 23
Time: 520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 23
Time: 520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 24
Time: 540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 24
Time: 540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 25
Time: 560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 25
Time: 560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 26
Time: 580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 26
Time: 580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 27
Time: 600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 27
Time: 600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 28
Time: 620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 28
Time: 620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 29
Time: 640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 29
Time: 640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 30
Time: 660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 30
Time: 660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 31
Time: 680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 31
Time: 680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 32
Time: 700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 32
Time: 700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 33
Time: 720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 33
Time: 720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 34
Time: 740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 34
Time: 740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 35
Time: 760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 35
Time: 760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 36
Time: 780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 36
Time: 780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 37
Time: 800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 37
Time: 800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 38
Time: 820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 38
Time: 820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 39
Time: 840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 39
Time: 840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 40
Time: 860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 40
Time: 860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 41
Time: 880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 41
Time: 880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 42
Time: 900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 42
Time: 900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 43
Time: 920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 43
Time: 920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 44
Time: 940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 44
Time: 940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 45
Time: 960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 45
Time: 960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 46
Time: 980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 46
Time: 980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 47
Time: 1 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 47
Time: 1 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 48
Time: 1020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 48
Time: 1020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 49
Time: 1040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 49
Time: 1040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 50
Time: 1060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 50
Time: 1060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 51
Time: 1080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 51
Time: 1080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 52
Time: 1100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 52
Time: 1100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 53
Time: 1120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 53
Time: 1120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 54
Time: 1140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 54
Time: 1140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 55
Time: 1160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 55
Time: 1160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 56
Time: 1180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 56
Time: 1180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 57
Time: 1200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 57
Time: 1200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 58
Time: 1220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 58
Time: 1220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 59
Time: 1240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 59
Time: 1240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 60
Time: 1260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 60
Time: 1260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 61
Time: 1280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 61
Time: 1280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 62
Time: 1300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 62
Time: 1300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 63
Time: 1320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 63
Time: 1320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 64
Time: 1340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 64
Time: 1340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 65
Time: 1360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 65
Time: 1360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 66
Time: 1380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 66
Time: 1380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 67
Time: 1400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 67
Time: 1400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 68
Time: 1420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 68
Time: 1420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 69
Time: 1440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 69
Time: 1440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 70
Time: 1460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 70
Time: 1460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 71
Time: 1480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 71
Time: 1480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 72
Time: 1500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 72
Time: 1500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 73
Time: 1520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 73
Time: 1520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 74
Time: 1540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 74
Time: 1540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 75
Time: 1560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 75
Time: 1560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 76
Time: 1580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 76
Time: 1580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 77
Time: 1600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 77
Time: 1600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 78
Time: 1620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 78
Time: 1620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 79
Time: 1640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 79
Time: 1640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 80
Time: 1660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 80
Time: 1660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 81
Time: 1680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 81
Time: 1680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 82
Time: 1700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 82
Time: 1700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 83
Time: 1720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 83
Time: 1720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 84
Time: 1740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 84
Time: 1740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 85
Time: 1760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 85
Time: 1760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 86
Time: 1780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 86
Time: 1780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 87
Time: 1800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 87
Time: 1800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 88
Time: 1820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 88
Time: 1820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 89
Time: 1840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 89
Time: 1840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 90
Time: 1860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 90
Time: 1860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 91
Time: 1880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 91
Time: 1880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 92
Time: 1900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 92
Time: 1900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 93
Time: 1920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 93
Time: 1920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 94
Time: 1940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 94
Time: 1940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 95
Time: 1960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 95
Time: 1960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 96
Time: 1980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 96
Time: 1980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 97
Time: 2 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 97
Time: 2 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 98
Time: 2020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 98
Time: 2020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 99
Time: 2040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 99
Time: 2040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 100
Time: 2060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 100
Time: 2060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 101
Time: 2080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 101
Time: 2080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 102
Time: 2100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 102
Time: 2100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 103
Time: 2120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 103
Time: 2120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 104
Time: 2140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 104
Time: 2140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 105
Time: 2160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 105
Time: 2160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 106
Time: 2180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 106
Time: 2180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 107
Time: 2200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 107
Time: 2200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 108
Time: 2220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 108
Time: 2220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 109
Time: 2240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 109
Time: 2240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 110
Time: 2260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 110
Time: 2260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 111
Time: 2280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 111
Time: 2280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 112
Time: 2300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 112
Time: 2300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 113
Time: 2320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 113
Time: 2320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 114
Time: 2340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 114
Time: 2340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 115
Time: 2360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 115
Time: 2360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 116
Time: 2380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 116
Time: 2380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 117
Time: 2400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 117
Time: 2400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 118
Time: 2420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 118
Time: 2420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 119
Time: 2440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 119
Time: 2440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 120
Time: 2460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 120
Time: 2460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 121
Time: 2480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 121
Time: 2480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 122
Time: 2500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 122
Time: 2500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 123
Time: 2520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 123
Time: 2520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 124
Time: 2540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 124
Time: 2540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 125
Time: 2560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 125
Time: 2560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 126
Time: 2580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 126
Time: 2580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 127
Time: 2600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 127
Time: 2600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 128
Time: 2620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 128
Time: 2620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 129
Time: 2640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 129
Time: 2640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 130
Time: 2660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 130
Time: 2660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 131
Time: 2680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 131
Time: 2680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 132
Time: 2700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 132
Time: 2700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 133
Time: 2720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 133
Time: 2720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 134
Time: 2740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 134
Time: 2740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 135
Time: 2760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 135
Time: 2760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 136
Time: 2780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 136
Time: 2780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 137
Time: 2800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 137
Time: 2800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 138
Time: 2820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 138
Time: 2820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 139
Time: 2840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 139
Time: 2840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 140
Time: 2860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 140
Time: 2860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 141
Time: 2880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 141
Time: 2880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 142
Time: 2900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 142
Time: 2900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 143
Time: 2920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 143
Time: 2920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 144
Time: 2940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 144
Time: 2940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 145
Time: 2960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 145
Time: 2960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 146
Time: 2980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 146
Time: 2980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 147
Time: 3 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 147
Time: 3 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 148
Time: 3020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 148
Time: 3020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 149
Time: 3040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 149
Time: 3040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 150
Time: 3060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 150
Time: 3060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 151
Time: 3080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 151
Time: 3080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 152
Time: 3100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 152
Time: 3100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 153
Time: 3120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 153
Time: 3120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 154
Time: 3140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 154
Time: 3140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 155
Time: 3160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 155
Time: 3160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 156
Time: 3180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 156
Time: 3180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 157
Time: 3200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 157
Time: 3200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 158
Time: 3220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 158
Time: 3220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 159
Time: 3240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 159
Time: 3240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 160
Time: 3260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 160
Time: 3260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 161
Time: 3280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 161
Time: 3280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 162
Time: 3300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 162
Time: 3300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 163
Time: 3320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 163
Time: 3320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 164
Time: 3340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 164
Time: 3340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 165
Time: 3360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 165
Time: 3360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 166
Time: 3380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 166
Time: 3380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 167
Time: 3400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 167
Time: 3400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 168
Time: 3420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 168
Time: 3420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 169
Time: 3440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 169
Time: 3440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 170
Time: 3460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 170
Time: 3460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 171
Time: 3480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 171
Time: 3480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 172
Time: 3500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 172
Time: 3500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 173
Time: 3520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 173
Time: 3520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 174
Time: 3540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 174
Time: 3540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 175
Time: 3560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 175
Time: 3560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 176
Time: 3580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 176
Time: 3580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 177
Time: 3600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 177
Time: 3600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 178
Time: 3620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 178
Time: 3620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 179
Time: 3640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 179
Time: 3640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 180
Time: 3660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 180
Time: 3660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 181
Time: 3680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 181
Time: 3680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 182
Time: 3700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 182
Time: 3700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 183
Time: 3720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 183
Time: 3720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 184
Time: 3740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 184
Time: 3740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 185
Time: 3760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 185
Time: 3760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 186
Time: 3780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 186
Time: 3780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 187
Time: 3800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 187
Time: 3800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 188
Time: 3820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 188
Time: 3820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 189
Time: 3840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 189
Time: 3840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 190
Time: 3860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 190
Time: 3860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 191
Time: 3880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 191
Time: 3880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 192
Time: 3900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 192
Time: 3900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 193
Time: 3920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 193
Time: 3920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 194
Time: 3940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 194
Time: 3940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 195
Time: 3960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 195
Time: 3960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 196
Time: 3980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 196
Time: 3980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 197
Time: 4 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 197
Time: 4 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 198
Time: 4020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 198
Time: 4020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 199
Time: 4040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 199
Time: 4040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 200
Time: 4060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 200
Time: 4060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 201
Time: 4080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 201
Time: 4080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 202
Time: 4100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 202
Time: 4100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 203
Time: 4120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 203
Time: 4120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 204
Time: 4140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 204
Time: 4140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 205
Time: 4160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 205
Time: 4160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 206
Time: 4180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 206
Time: 4180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 207
Time: 4200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 207
Time: 4200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 208
Time: 4220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 208
Time: 4220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 209
Time: 4240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 209
Time: 4240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 210
Time: 4260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 210
Time: 4260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 211
Time: 4280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 211
Time: 4280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 212
Time: 4300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 212
Time: 4300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 213
Time: 4320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 213
Time: 4320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 214
Time: 4340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 214
Time: 4340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 215
Time: 4360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 215
Time: 4360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 216
Time: 4380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 216
Time: 4380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 217
Time: 4400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 217
Time: 4400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 218
Time: 4420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 218
Time: 4420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 219
Time: 4440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 219
Time: 4440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 220
Time: 4460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 220
Time: 4460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 221
Time: 4480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 221
Time: 4480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 222
Time: 4500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 222
Time: 4500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 223
Time: 4520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 223
Time: 4520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 224
Time: 4540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 224
Time: 4540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 225
Time: 4560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 225
Time: 4560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 226
Time: 4580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 226
Time: 4580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 227
Time: 4600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 227
Time: 4600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 228
Time: 4620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 228
Time: 4620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 229
Time: 4640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 229
Time: 4640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 230
Time: 4660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 230
Time: 4660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 231
Time: 4680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 231
Time: 4680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 232
Time: 4700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 232
Time: 4700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 233
Time: 4720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 233
Time: 4720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 234
Time: 4740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 234
Time: 4740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 235
Time: 4760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 235
Time: 4760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 236
Time: 4780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 236
Time: 4780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 237
Time: 4800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 237
Time: 4800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 238
Time: 4820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 238
Time: 4820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 239
Time: 4840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 239
Time: 4840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 240
Time: 4860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 240
Time: 4860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 241
Time: 4880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 241
Time: 4880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 242
Time: 4900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 242
Time: 4900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 243
Time: 4920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 243
Time: 4920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 244
Time: 4940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 244
Time: 4940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 245
Time: 4960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 245
Time: 4960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 246
Time: 4980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 246
Time: 4980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 247
Time: 5 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 247
Time: 5 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 248
Time: 5020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 248
Time: 5020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 249
Time: 5040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 249
Time: 5040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 250
Time: 5060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 250
Time: 5060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 251
Time: 5080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 251
Time: 5080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 252
Time: 5100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 252
Time: 5100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 253
Time: 5120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 253
Time: 5120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 254
Time: 5140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 254
Time: 5140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 255
Time: 5160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 255
Time: 5160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 256
Time: 5180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 256
Time: 5180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 257
Time: 5200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 257
Time: 5200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 258
Time: 5220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 258
Time: 5220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 259
Time: 5240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 259
Time: 5240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 260
Time: 5260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 260
Time: 5260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 261
Time: 5280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 261
Time: 5280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 262
Time: 5300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 262
Time: 5300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 263
Time: 5320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 263
Time: 5320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 264
Time: 5340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 264
Time: 5340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 265
Time: 5360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 265
Time: 5360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 266
Time: 5380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 266
Time: 5380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 267
Time: 5400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 267
Time: 5400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 268
Time: 5420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 268
Time: 5420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 269
Time: 5440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 269
Time: 5440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 270
Time: 5460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 270
Time: 5460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 271
Time: 5480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 271
Time: 5480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 272
Time: 5500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 272
Time: 5500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 273
Time: 5520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 273
Time: 5520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 274
Time: 5540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 274
Time: 5540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 275
Time: 5560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 275
Time: 5560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 276
Time: 5580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 276
Time: 5580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 277
Time: 5600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 277
Time: 5600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 278
Time: 5620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 278
Time: 5620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 279
Time: 5640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 279
Time: 5640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 280
Time: 5660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 280
Time: 5660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 281
Time: 5680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 281
Time: 5680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 282
Time: 5700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 282
Time: 5700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 283
Time: 5720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 283
Time: 5720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 284
Time: 5740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 284
Time: 5740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 285
Time: 5760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 285
Time: 5760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 286
Time: 5780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 286
Time: 5780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 287
Time: 5800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 287
Time: 5800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 288
Time: 5820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 288
Time: 5820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 289
Time: 5840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 289
Time: 5840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 290
Time: 5860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 290
Time: 5860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 291
Time: 5880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 291
Time: 5880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 292
Time: 5900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 292
Time: 5900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 293
Time: 5920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 293
Time: 5920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 294
Time: 5940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 294
Time: 5940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 295
Time: 5960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 295
Time: 5960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 296
Time: 5980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 296
Time: 5980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 297
Time: 6 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 297
Time: 6 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 298
Time: 6020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 298
Time: 6020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 299
Time: 6040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 299
Time: 6040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 300
Time: 6060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 300
Time: 6060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 301
Time: 6080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 301
Time: 6080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 302
Time: 6100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 302
Time: 6100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 303
Time: 6120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 303
Time: 6120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 304
Time: 6140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 304
Time: 6140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 305
Time: 6160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 305
Time: 6160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 306
Time: 6180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 306
Time: 6180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 307
Time: 6200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 307
Time: 6200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 308
Time: 6220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 308
Time: 6220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 309
Time: 6240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 309
Time: 6240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 310
Time: 6260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 310
Time: 6260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 311
Time: 6280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 311
Time: 6280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 312
Time: 6300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 312
Time: 6300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 313
Time: 6320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 313
Time: 6320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 314
Time: 6340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 314
Time: 6340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 315
Time: 6360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 315
Time: 6360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 316
Time: 6380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 316
Time: 6380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 317
Time: 6400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 317
Time: 6400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 318
Time: 6420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 318
Time: 6420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 319
Time: 6440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 319
Time: 6440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 320
Time: 6460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 320
Time: 6460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 321
Time: 6480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 321
Time: 6480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 322
Time: 6500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 322
Time: 6500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 323
Time: 6520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 323
Time: 6520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 324
Time: 6540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 324
Time: 6540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 325
Time: 6560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 325
Time: 6560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 326
Time: 6580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 326
Time: 6580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 327
Time: 6600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 327
Time: 6600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 328
Time: 6620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 328
Time: 6620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 329
Time: 6640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 329
Time: 6640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 330
Time: 6660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 330
Time: 6660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 331
Time: 6680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 331
Time: 6680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 332
Time: 6700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 332
Time: 6700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 333
Time: 6720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 333
Time: 6720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 334
Time: 6740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 334
Time: 6740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 335
Time: 6760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 335
Time: 6760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 336
Time: 6780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 336
Time: 6780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 337
Time: 6800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 337
Time: 6800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 338
Time: 6820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 338
Time: 6820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 339
Time: 6840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 339
Time: 6840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 340
Time: 6860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 340
Time: 6860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 341
Time: 6880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 341
Time: 6880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 342
Time: 6900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 342
Time: 6900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 343
Time: 6920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 343
Time: 6920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 344
Time: 6940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 344
Time: 6940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 345
Time: 6960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 345
Time: 6960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 346
Time: 6980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 346
Time: 6980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 347
Time: 7 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 347
Time: 7 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 348
Time: 7020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 348
Time: 7020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 349
Time: 7040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 349
Time: 7040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 350
Time: 7060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 350
Time: 7060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 351
Time: 7080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 351
Time: 7080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 352
Time: 7100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 352
Time: 7100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 353
Time: 7120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 353
Time: 7120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 354
Time: 7140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 354
Time: 7140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 355
Time: 7160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 355
Time: 7160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 356
Time: 7180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 356
Time: 7180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 357
Time: 7200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 357
Time: 7200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 358
Time: 7220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 358
Time: 7220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 359
Time: 7240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 359
Time: 7240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 360
Time: 7260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 360
Time: 7260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 361
Time: 7280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 361
Time: 7280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 362
Time: 7300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 362
Time: 7300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 363
Time: 7320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 363
Time: 7320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 364
Time: 7340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 364
Time: 7340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 365
Time: 7360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 365
Time: 7360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 366
Time: 7380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 366
Time: 7380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 367
Time: 7400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 367
Time: 7400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 368
Time: 7420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 368
Time: 7420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 369
Time: 7440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 369
Time: 7440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 370
Time: 7460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 370
Time: 7460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 371
Time: 7480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 371
Time: 7480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 372
Time: 7500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 372
Time: 7500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 373
Time: 7520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 373
Time: 7520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 374
Time: 7540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 374
Time: 7540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 375
Time: 7560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 375
Time: 7560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 376
Time: 7580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 376
Time: 7580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 377
Time: 7600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 377
Time: 7600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 378
Time: 7620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 378
Time: 7620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 379
Time: 7640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 379
Time: 7640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 380
Time: 7660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 380
Time: 7660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 381
Time: 7680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 381
Time: 7680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 382
Time: 7700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 382
Time: 7700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 383
Time: 7720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 383
Time: 7720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 384
Time: 7740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 384
Time: 7740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 385
Time: 7760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 385
Time: 7760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 386
Time: 7780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 386
Time: 7780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 387
Time: 7800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 387
Time: 7800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 388
Time: 7820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 388
Time: 7820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 389
Time: 7840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 389
Time: 7840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 390
Time: 7860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 390
Time: 7860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 391
Time: 7880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 391
Time: 7880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 392
Time: 7900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 392
Time: 7900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 393
Time: 7920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 393
Time: 7920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 394
Time: 7940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 394
Time: 7940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 395
Time: 7960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 395
Time: 7960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 396
Time: 7980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 396
Time: 7980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 397
Time: 8 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 397
Time: 8 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 398
Time: 8020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 398
Time: 8020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 399
Time: 8040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 399
Time: 8040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 400
Time: 8060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 400
Time: 8060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 401
Time: 8080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 401
Time: 8080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 402
Time: 8100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 402
Time: 8100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 403
Time: 8120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 403
Time: 8120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 404
Time: 8140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 404
Time: 8140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 405
Time: 8160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 405
Time: 8160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 406
Time: 8180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 406
Time: 8180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 407
Time: 8200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 407
Time: 8200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 408
Time: 8220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 408
Time: 8220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 409
Time: 8240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 409
Time: 8240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 410
Time: 8260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 410
Time: 8260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 411
Time: 8280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 411
Time: 8280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 412
Time: 8300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 412
Time: 8300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 413
Time: 8320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 413
Time: 8320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 414
Time: 8340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 414
Time: 8340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 415
Time: 8360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 415
Time: 8360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 416
Time: 8380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 416
Time: 8380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 417
Time: 8400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 417
Time: 8400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 418
Time: 8420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 418
Time: 8420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 419
Time: 8440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 419
Time: 8440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 420
Time: 8460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 420
Time: 8460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 421
Time: 8480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 421
Time: 8480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 422
Time: 8500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 422
Time: 8500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 423
Time: 8520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 423
Time: 8520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 424
Time: 8540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 424
Time: 8540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 425
Time: 8560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 425
Time: 8560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 426
Time: 8580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 426
Time: 8580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 427
Time: 8600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 427
Time: 8600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 428
Time: 8620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 428
Time: 8620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 429
Time: 8640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 429
Time: 8640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 430
Time: 8660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 430
Time: 8660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 431
Time: 8680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 431
Time: 8680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 432
Time: 8700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 432
Time: 8700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 433
Time: 8720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 433
Time: 8720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 434
Time: 8740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 434
Time: 8740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 435
Time: 8760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 435
Time: 8760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 436
Time: 8780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 436
Time: 8780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 437
Time: 8800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 437
Time: 8800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 438
Time: 8820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 438
Time: 8820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 439
Time: 8840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 439
Time: 8840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 440
Time: 8860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 440
Time: 8860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 441
Time: 8880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 441
Time: 8880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 442
Time: 8900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 442
Time: 8900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 443
Time: 8920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 443
Time: 8920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 444
Time: 8940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 444
Time: 8940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 445
Time: 8960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 445
Time: 8960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 446
Time: 8980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 446
Time: 8980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 447
Time: 9 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 447
Time: 9 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 448
Time: 9020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 448
Time: 9020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 449
Time: 9040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 449
Time: 9040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 450
Time: 9060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 450
Time: 9060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 451
Time: 9080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 451
Time: 9080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 452
Time: 9100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 452
Time: 9100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 453
Time: 9120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 453
Time: 9120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 454
Time: 9140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 454
Time: 9140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 455
Time: 9160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 455
Time: 9160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 456
Time: 9180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 456
Time: 9180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 457
Time: 9200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 457
Time: 9200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 458
Time: 9220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 458
Time: 9220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 459
Time: 9240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 459
Time: 9240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 460
Time: 9260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 460
Time: 9260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 461
Time: 9280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 461
Time: 9280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 462
Time: 9300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 462
Time: 9300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 463
Time: 9320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 463
Time: 9320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 464
Time: 9340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 464
Time: 9340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 465
Time: 9360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 465
Time: 9360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 466
Time: 9380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 466
Time: 9380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 467
Time: 9400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 467
Time: 9400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 468
Time: 9420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 468
Time: 9420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 469
Time: 9440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 469
Time: 9440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 470
Time: 9460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 470
Time: 9460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 471
Time: 9480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 471
Time: 9480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 472
Time: 9500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 472
Time: 9500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 473
Time: 9520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 473
Time: 9520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 474
Time: 9540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 474
Time: 9540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 475
Time: 9560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 475
Time: 9560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 476
Time: 9580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 476
Time: 9580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 477
Time: 9600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 477
Time: 9600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 478
Time: 9620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 478
Time: 9620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 479
Time: 9640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 479
Time: 9640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 480
Time: 9660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 480
Time: 9660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 481
Time: 9680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 481
Time: 9680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 482
Time: 9700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 482
Time: 9700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 483
Time: 9720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 483
Time: 9720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 484
Time: 9740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 484
Time: 9740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 485
Time: 9760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 485
Time: 9760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 486
Time: 9780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 486
Time: 9780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 487
Time: 9800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 487
Time: 9800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 488
Time: 9820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 488
Time: 9820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 489
Time: 9840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 489
Time: 9840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 490
Time: 9860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 490
Time: 9860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 491
Time: 9880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 491
Time: 9880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 492
Time: 9900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 492
Time: 9900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 493
Time: 9920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 493
Time: 9920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 494
Time: 9940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 494
Time: 9940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 495
Time: 9960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 495
Time: 9960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 496
Time: 9980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 496
Time: 9980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 497
Time: 10 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 497
Time: 10 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 498
Time: 10020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 498
Time: 10020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 499
Time: 10040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 499
Time: 10040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 500
Time: 10060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 500
Time: 10060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 501
Time: 10080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 501
Time: 10080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 502
Time: 10100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 502
Time: 10100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 503
Time: 10120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 503
Time: 10120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 504
Time: 10140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 504
Time: 10140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 505
Time: 10160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 505
Time: 10160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 506
Time: 10180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 506
Time: 10180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 507
Time: 10200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 507
Time: 10200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 508
Time: 10220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 508
Time: 10220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 509
Time: 10240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 509
Time: 10240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 510
Time: 10260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 510
Time: 10260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 511
Time: 10280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 511
Time: 10280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 512
Time: 10300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 512
Time: 10300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 513
Time: 10320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 513
Time: 10320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 514
Time: 10340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 514
Time: 10340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 515
Time: 10360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 515
Time: 10360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 516
Time: 10380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 516
Time: 10380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 517
Time: 10400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 517
Time: 10400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 518
Time: 10420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 518
Time: 10420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 519
Time: 10440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 519
Time: 10440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 520
Time: 10460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 520
Time: 10460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 521
Time: 10480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 521
Time: 10480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 522
Time: 10500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 522
Time: 10500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 523
Time: 10520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 523
Time: 10520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 524
Time: 10540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 524
Time: 10540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 525
Time: 10560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 525
Time: 10560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 526
Time: 10580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 526
Time: 10580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 527
Time: 10600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 527
Time: 10600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 528
Time: 10620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 528
Time: 10620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 529
Time: 10640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 529
Time: 10640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 530
Time: 10660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 530
Time: 10660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 531
Time: 10680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 531
Time: 10680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 532
Time: 10700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 532
Time: 10700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 533
Time: 10720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 533
Time: 10720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 534
Time: 10740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 534
Time: 10740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 535
Time: 10760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 535
Time: 10760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 536
Time: 10780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 536
Time: 10780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 537
Time: 10800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 537
Time: 10800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 538
Time: 10820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 538
Time: 10820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 539
Time: 10840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 539
Time: 10840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 540
Time: 10860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 540
Time: 10860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 541
Time: 10880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 541
Time: 10880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 542
Time: 10900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 542
Time: 10900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 543
Time: 10920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 543
Time: 10920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 544
Time: 10940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 544
Time: 10940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 545
Time: 10960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 545
Time: 10960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 546
Time: 10980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 546
Time: 10980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 547
Time: 11 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 547
Time: 11 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 548
Time: 11020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 548
Time: 11020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 549
Time: 11040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 549
Time: 11040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 550
Time: 11060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 550
Time: 11060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 551
Time: 11080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 551
Time: 11080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 552
Time: 11100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 552
Time: 11100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 553
Time: 11120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 553
Time: 11120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 554
Time: 11140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 554
Time: 11140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 555
Time: 11160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 555
Time: 11160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 556
Time: 11180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 556
Time: 11180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 557
Time: 11200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 557
Time: 11200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 558
Time: 11220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 558
Time: 11220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 559
Time: 11240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 559
Time: 11240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 560
Time: 11260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 560
Time: 11260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 561
Time: 11280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 561
Time: 11280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 562
Time: 11300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 562
Time: 11300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 563
Time: 11320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 563
Time: 11320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 564
Time: 11340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 564
Time: 11340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 565
Time: 11360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 565
Time: 11360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 566
Time: 11380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 566
Time: 11380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 567
Time: 11400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 567
Time: 11400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 568
Time: 11420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 568
Time: 11420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 569
Time: 11440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 569
Time: 11440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 570
Time: 11460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 570
Time: 11460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 571
Time: 11480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 571
Time: 11480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 572
Time: 11500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 572
Time: 11500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 573
Time: 11520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 573
Time: 11520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 574
Time: 11540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 574
Time: 11540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 575
Time: 11560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 575
Time: 11560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 576
Time: 11580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 576
Time: 11580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 577
Time: 11600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 577
Time: 11600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 578
Time: 11620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 578
Time: 11620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 579
Time: 11640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 579
Time: 11640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 580
Time: 11660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 580
Time: 11660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 581
Time: 11680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 581
Time: 11680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 582
Time: 11700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 582
Time: 11700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 583
Time: 11720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 583
Time: 11720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 584
Time: 11740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 584
Time: 11740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 585
Time: 11760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 585
Time: 11760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 586
Time: 11780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 586
Time: 11780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 587
Time: 11800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 587
Time: 11800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 588
Time: 11820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 588
Time: 11820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 589
Time: 11840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 589
Time: 11840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 590
Time: 11860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 590
Time: 11860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 591
Time: 11880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 591
Time: 11880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 592
Time: 11900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 592
Time: 11900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 593
Time: 11920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 593
Time: 11920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 594
Time: 11940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 594
Time: 11940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 595
Time: 11960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 595
Time: 11960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 596
Time: 11980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 596
Time: 11980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 597
Time: 12 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 597
Time: 12 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 598
Time: 12020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 598
Time: 12020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 599
Time: 12040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 599
Time: 12040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 600
Time: 12060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 600
Time: 12060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 601
Time: 12080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 601
Time: 12080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 602
Time: 12100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 602
Time: 12100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 603
Time: 12120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 603
Time: 12120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 604
Time: 12140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 604
Time: 12140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 605
Time: 12160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 605
Time: 12160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 606
Time: 12180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 606
Time: 12180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 607
Time: 12200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 607
Time: 12200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 608
Time: 12220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 608
Time: 12220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 609
Time: 12240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 609
Time: 12240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 610
Time: 12260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 610
Time: 12260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 611
Time: 12280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 611
Time: 12280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 612
Time: 12300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 612
Time: 12300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 613
Time: 12320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 613
Time: 12320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 614
Time: 12340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 614
Time: 12340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 615
Time: 12360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 615
Time: 12360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 616
Time: 12380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 616
Time: 12380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 617
Time: 12400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 617
Time: 12400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 618
Time: 12420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 618
Time: 12420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 619
Time: 12440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 619
Time: 12440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 620
Time: 12460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 620
Time: 12460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 621
Time: 12480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 621
Time: 12480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 622
Time: 12500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 622
Time: 12500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 623
Time: 12520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 623
Time: 12520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 624
Time: 12540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 624
Time: 12540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 625
Time: 12560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 625
Time: 12560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 626
Time: 12580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 626
Time: 12580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 627
Time: 12600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 627
Time: 12600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 628
Time: 12620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 628
Time: 12620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 629
Time: 12640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 629
Time: 12640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 630
Time: 12660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 630
Time: 12660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 631
Time: 12680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 631
Time: 12680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 632
Time: 12700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 632
Time: 12700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 633
Time: 12720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 633
Time: 12720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 634
Time: 12740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 634
Time: 12740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 635
Time: 12760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 635
Time: 12760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 636
Time: 12780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 636
Time: 12780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 637
Time: 12800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 637
Time: 12800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 638
Time: 12820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 638
Time: 12820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 639
Time: 12840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 639
Time: 12840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 640
Time: 12860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 640
Time: 12860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 641
Time: 12880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 641
Time: 12880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 642
Time: 12900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 642
Time: 12900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 643
Time: 12920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 643
Time: 12920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 644
Time: 12940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 644
Time: 12940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 645
Time: 12960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 645
Time: 12960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 646
Time: 12980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 646
Time: 12980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 647
Time: 13 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 647
Time: 13 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 648
Time: 13020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 648
Time: 13020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 649
Time: 13040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 649
Time: 13040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 650
Time: 13060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 650
Time: 13060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 651
Time: 13080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 651
Time: 13080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 652
Time: 13100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 652
Time: 13100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 653
Time: 13120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 653
Time: 13120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 654
Time: 13140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 654
Time: 13140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 655
Time: 13160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 655
Time: 13160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 656
Time: 13180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 656
Time: 13180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 657
Time: 13200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 657
Time: 13200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 658
Time: 13220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 658
Time: 13220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 659
Time: 13240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 659
Time: 13240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 660
Time: 13260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 660
Time: 13260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 661
Time: 13280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 661
Time: 13280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 662
Time: 13300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 662
Time: 13300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 663
Time: 13320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 663
Time: 13320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 664
Time: 13340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 664
Time: 13340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 665
Time: 13360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 665
Time: 13360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 666
Time: 13380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 666
Time: 13380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 667
Time: 13400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 667
Time: 13400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 668
Time: 13420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 668
Time: 13420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 669
Time: 13440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 669
Time: 13440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 670
Time: 13460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 670
Time: 13460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 671
Time: 13480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 671
Time: 13480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 672
Time: 13500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 672
Time: 13500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 673
Time: 13520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 673
Time: 13520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 674
Time: 13540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 674
Time: 13540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 675
Time: 13560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 675
Time: 13560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 676
Time: 13580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 676
Time: 13580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 677
Time: 13600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 677
Time: 13600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 678
Time: 13620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 678
Time: 13620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 679
Time: 13640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 679
Time: 13640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 680
Time: 13660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 680
Time: 13660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 681
Time: 13680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 681
Time: 13680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 682
Time: 13700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 682
Time: 13700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 683
Time: 13720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 683
Time: 13720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 684
Time: 13740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 684
Time: 13740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 685
Time: 13760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 685
Time: 13760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 686
Time: 13780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 686
Time: 13780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 687
Time: 13800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 687
Time: 13800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 688
Time: 13820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 688
Time: 13820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 689
Time: 13840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 689
Time: 13840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 690
Time: 13860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 690
Time: 13860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 691
Time: 13880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 691
Time: 13880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 692
Time: 13900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 692
Time: 13900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 693
Time: 13920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 693
Time: 13920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 694
Time: 13940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 694
Time: 13940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 695
Time: 13960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 695
Time: 13960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 696
Time: 13980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 696
Time: 13980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 697
Time: 14 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 697
Time: 14 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 698
Time: 14020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 698
Time: 14020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 699
Time: 14040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 699
Time: 14040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 700
Time: 14060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 700
Time: 14060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 701
Time: 14080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 701
Time: 14080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 702
Time: 14100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 702
Time: 14100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 703
Time: 14120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 703
Time: 14120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 704
Time: 14140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 704
Time: 14140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 705
Time: 14160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 705
Time: 14160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 706
Time: 14180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 706
Time: 14180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 707
Time: 14200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 707
Time: 14200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 708
Time: 14220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 708
Time: 14220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 709
Time: 14240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 709
Time: 14240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 710
Time: 14260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 710
Time: 14260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 711
Time: 14280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 711
Time: 14280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 712
Time: 14300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 712
Time: 14300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 713
Time: 14320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 713
Time: 14320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 714
Time: 14340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 714
Time: 14340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 715
Time: 14360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 715
Time: 14360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 716
Time: 14380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 716
Time: 14380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 717
Time: 14400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 717
Time: 14400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 718
Time: 14420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 718
Time: 14420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 719
Time: 14440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 719
Time: 14440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 720
Time: 14460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 720
Time: 14460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 721
Time: 14480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 721
Time: 14480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 722
Time: 14500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 722
Time: 14500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 723
Time: 14520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 723
Time: 14520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 724
Time: 14540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 724
Time: 14540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 725
Time: 14560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 725
Time: 14560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 726
Time: 14580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 726
Time: 14580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 727
Time: 14600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 727
Time: 14600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 728
Time: 14620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 728
Time: 14620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 729
Time: 14640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 729
Time: 14640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 730
Time: 14660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 730
Time: 14660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 731
Time: 14680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 731
Time: 14680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 732
Time: 14700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 732
Time: 14700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 733
Time: 14720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 733
Time: 14720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 734
Time: 14740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 734
Time: 14740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 735
Time: 14760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 735
Time: 14760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 736
Time: 14780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 736
Time: 14780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 737
Time: 14800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 737
Time: 14800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 738
Time: 14820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 738
Time: 14820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 739
Time: 14840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 739
Time: 14840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 740
Time: 14860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 740
Time: 14860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 741
Time: 14880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 741
Time: 14880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 742
Time: 14900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 742
Time: 14900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 743
Time: 14920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 743
Time: 14920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 744
Time: 14940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 744
Time: 14940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 745
Time: 14960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 745
Time: 14960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 746
Time: 14980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 746
Time: 14980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 747
Time: 15 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 747
Time: 15 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 748
Time: 15020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 748
Time: 15020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 749
Time: 15040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 749
Time: 15040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 750
Time: 15060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 750
Time: 15060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 751
Time: 15080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 751
Time: 15080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 752
Time: 15100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 752
Time: 15100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 753
Time: 15120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 753
Time: 15120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 754
Time: 15140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 754
Time: 15140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 755
Time: 15160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 755
Time: 15160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 756
Time: 15180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 756
Time: 15180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 757
Time: 15200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 757
Time: 15200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 758
Time: 15220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 758
Time: 15220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 759
Time: 15240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 759
Time: 15240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 760
Time: 15260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 760
Time: 15260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 761
Time: 15280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 761
Time: 15280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 762
Time: 15300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 762
Time: 15300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 763
Time: 15320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 763
Time: 15320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 764
Time: 15340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 764
Time: 15340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 765
Time: 15360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 765
Time: 15360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 766
Time: 15380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 766
Time: 15380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 767
Time: 15400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 767
Time: 15400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 768
Time: 15420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 768
Time: 15420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 769
Time: 15440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 769
Time: 15440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 770
Time: 15460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 770
Time: 15460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 771
Time: 15480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 771
Time: 15480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 772
Time: 15500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 772
Time: 15500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 773
Time: 15520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 773
Time: 15520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 774
Time: 15540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 774
Time: 15540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 775
Time: 15560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 775
Time: 15560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 776
Time: 15580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 776
Time: 15580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 777
Time: 15600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 777
Time: 15600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 778
Time: 15620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 778
Time: 15620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 779
Time: 15640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 779
Time: 15640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 780
Time: 15660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 780
Time: 15660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 781
Time: 15680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 781
Time: 15680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 782
Time: 15700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 782
Time: 15700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 783
Time: 15720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 783
Time: 15720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 784
Time: 15740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 784
Time: 15740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 785
Time: 15760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 785
Time: 15760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 786
Time: 15780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 786
Time: 15780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 787
Time: 15800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 787
Time: 15800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 788
Time: 15820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 788
Time: 15820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 789
Time: 15840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 789
Time: 15840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 790
Time: 15860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 790
Time: 15860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 791
Time: 15880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 791
Time: 15880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 792
Time: 15900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 792
Time: 15900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 793
Time: 15920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 793
Time: 15920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 794
Time: 15940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 794
Time: 15940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 795
Time: 15960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 795
Time: 15960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 796
Time: 15980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 796
Time: 15980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 797
Time: 16 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 797
Time: 16 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 798
Time: 16020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 798
Time: 16020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 799
Time: 16040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 799
Time: 16040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 800
Time: 16060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 800
Time: 16060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 801
Time: 16080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 801
Time: 16080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 802
Time: 16100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 802
Time: 16100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 803
Time: 16120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 803
Time: 16120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 804
Time: 16140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 804
Time: 16140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 805
Time: 16160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 805
Time: 16160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 806
Time: 16180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 806
Time: 16180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 807
Time: 16200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 807
Time: 16200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 808
Time: 16220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 808
Time: 16220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 809
Time: 16240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 809
Time: 16240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 810
Time: 16260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 810
Time: 16260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 811
Time: 16280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 811
Time: 16280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 812
Time: 16300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 812
Time: 16300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 813
Time: 16320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 813
Time: 16320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 814
Time: 16340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 814
Time: 16340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 815
Time: 16360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 815
Time: 16360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 816
Time: 16380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 816
Time: 16380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 817
Time: 16400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 817
Time: 16400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 818
Time: 16420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 818
Time: 16420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 819
Time: 16440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 819
Time: 16440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 820
Time: 16460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 820
Time: 16460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 821
Time: 16480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 821
Time: 16480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 822
Time: 16500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 822
Time: 16500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 823
Time: 16520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 823
Time: 16520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 824
Time: 16540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 824
Time: 16540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 825
Time: 16560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 825
Time: 16560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 826
Time: 16580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 826
Time: 16580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 827
Time: 16600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 827
Time: 16600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 828
Time: 16620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 828
Time: 16620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 829
Time: 16640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 829
Time: 16640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 830
Time: 16660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 830
Time: 16660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 831
Time: 16680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 831
Time: 16680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 832
Time: 16700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 832
Time: 16700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 833
Time: 16720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 833
Time: 16720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 834
Time: 16740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 834
Time: 16740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 835
Time: 16760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 835
Time: 16760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 836
Time: 16780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 836
Time: 16780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 837
Time: 16800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 837
Time: 16800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 838
Time: 16820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 838
Time: 16820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 839
Time: 16840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 839
Time: 16840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 840
Time: 16860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 840
Time: 16860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 841
Time: 16880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 841
Time: 16880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 842
Time: 16900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 842
Time: 16900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 843
Time: 16920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 843
Time: 16920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 844
Time: 16940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 844
Time: 16940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 845
Time: 16960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 845
Time: 16960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 846
Time: 16980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 846
Time: 16980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 847
Time: 17 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 847
Time: 17 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 848
Time: 17020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 848
Time: 17020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 849
Time: 17040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 849
Time: 17040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 850
Time: 17060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 850
Time: 17060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 851
Time: 17080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 851
Time: 17080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 852
Time: 17100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 852
Time: 17100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 853
Time: 17120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 853
Time: 17120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 854
Time: 17140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 854
Time: 17140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 855
Time: 17160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 855
Time: 17160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 856
Time: 17180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 856
Time: 17180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 857
Time: 17200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 857
Time: 17200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 858
Time: 17220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 858
Time: 17220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 859
Time: 17240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 859
Time: 17240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 860
Time: 17260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 860
Time: 17260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 861
Time: 17280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 861
Time: 17280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 862
Time: 17300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 862
Time: 17300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 863
Time: 17320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 863
Time: 17320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 864
Time: 17340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 864
Time: 17340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 865
Time: 17360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 865
Time: 17360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 866
Time: 17380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 866
Time: 17380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 867
Time: 17400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 867
Time: 17400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 868
Time: 17420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 868
Time: 17420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 869
Time: 17440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 869
Time: 17440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 870
Time: 17460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 870
Time: 17460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 871
Time: 17480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 871
Time: 17480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 872
Time: 17500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 872
Time: 17500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 873
Time: 17520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 873
Time: 17520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 874
Time: 17540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 874
Time: 17540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 875
Time: 17560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 875
Time: 17560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 876
Time: 17580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 876
Time: 17580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 877
Time: 17600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 877
Time: 17600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 878
Time: 17620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 878
Time: 17620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 879
Time: 17640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 879
Time: 17640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 880
Time: 17660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 880
Time: 17660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 881
Time: 17680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 881
Time: 17680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 882
Time: 17700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 882
Time: 17700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 883
Time: 17720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 883
Time: 17720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 884
Time: 17740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 884
Time: 17740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 885
Time: 17760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 885
Time: 17760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 886
Time: 17780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 886
Time: 17780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 887
Time: 17800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 887
Time: 17800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 888
Time: 17820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 888
Time: 17820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 889
Time: 17840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 889
Time: 17840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 890
Time: 17860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 890
Time: 17860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 891
Time: 17880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 891
Time: 17880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 892
Time: 17900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 892
Time: 17900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 893
Time: 17920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 893
Time: 17920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 894
Time: 17940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 894
Time: 17940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 895
Time: 17960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 895
Time: 17960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 896
Time: 17980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 896
Time: 17980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 897
Time: 18 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 897
Time: 18 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 898
Time: 18020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 898
Time: 18020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 899
Time: 18040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 899
Time: 18040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 900
Time: 18060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 900
Time: 18060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 901
Time: 18080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 901
Time: 18080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 902
Time: 18100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 902
Time: 18100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 903
Time: 18120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 903
Time: 18120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 904
Time: 18140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 904
Time: 18140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 905
Time: 18160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 905
Time: 18160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 906
Time: 18180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 906
Time: 18180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 907
Time: 18200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 907
Time: 18200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 908
Time: 18220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 908
Time: 18220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 909
Time: 18240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 909
Time: 18240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 910
Time: 18260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 910
Time: 18260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 911
Time: 18280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 911
Time: 18280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 912
Time: 18300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 912
Time: 18300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 913
Time: 18320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 913
Time: 18320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 914
Time: 18340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 914
Time: 18340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 915
Time: 18360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 915
Time: 18360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 916
Time: 18380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 916
Time: 18380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 917
Time: 18400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 917
Time: 18400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 918
Time: 18420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 918
Time: 18420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 919
Time: 18440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 919
Time: 18440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 920
Time: 18460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 920
Time: 18460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 921
Time: 18480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 921
Time: 18480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 922
Time: 18500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 922
Time: 18500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 923
Time: 18520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 923
Time: 18520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 924
Time: 18540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 924
Time: 18540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 925
Time: 18560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 925
Time: 18560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 926
Time: 18580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 926
Time: 18580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 927
Time: 18600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 927
Time: 18600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 928
Time: 18620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 928
Time: 18620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 929
Time: 18640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 929
Time: 18640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 930
Time: 18660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 930
Time: 18660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 931
Time: 18680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 931
Time: 18680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 932
Time: 18700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 932
Time: 18700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 933
Time: 18720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 933
Time: 18720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 934
Time: 18740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 934
Time: 18740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 935
Time: 18760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 935
Time: 18760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 936
Time: 18780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 936
Time: 18780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 937
Time: 18800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 937
Time: 18800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 938
Time: 18820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 938
Time: 18820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 939
Time: 18840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 939
Time: 18840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 940
Time: 18860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 940
Time: 18860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 941
Time: 18880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 941
Time: 18880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 942
Time: 18900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 942
Time: 18900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 943
Time: 18920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 943
Time: 18920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 944
Time: 18940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 944
Time: 18940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 945
Time: 18960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 945
Time: 18960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 946
Time: 18980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 946
Time: 18980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 947
Time: 19 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 947
Time: 19 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 948
Time: 19020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 948
Time: 19020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 949
Time: 19040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 949
Time: 19040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 950
Time: 19060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 950
Time: 19060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 951
Time: 19080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 951
Time: 19080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 952
Time: 19100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 952
Time: 19100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 953
Time: 19120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 953
Time: 19120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 954
Time: 19140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 954
Time: 19140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 955
Time: 19160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 955
Time: 19160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 956
Time: 19180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 956
Time: 19180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 957
Time: 19200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 957
Time: 19200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 958
Time: 19220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 958
Time: 19220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 959
Time: 19240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 959
Time: 19240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 960
Time: 19260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 960
Time: 19260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 961
Time: 19280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 961
Time: 19280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 962
Time: 19300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 962
Time: 19300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 963
Time: 19320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 963
Time: 19320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 964
Time: 19340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 964
Time: 19340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 965
Time: 19360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 965
Time: 19360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 966
Time: 19380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 966
Time: 19380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 967
Time: 19400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 967
Time: 19400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 968
Time: 19420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 968
Time: 19420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 969
Time: 19440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 969
Time: 19440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 970
Time: 19460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 970
Time: 19460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 971
Time: 19480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 971
Time: 19480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 972
Time: 19500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 972
Time: 19500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 973
Time: 19520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 973
Time: 19520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 974
Time: 19540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 974
Time: 19540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 975
Time: 19560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 975
Time: 19560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 976
Time: 19580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 976
Time: 19580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 977
Time: 19600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 977
Time: 19600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 978
Time: 19620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 978
Time: 19620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 979
Time: 19640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 979
Time: 19640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 980
Time: 19660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 980
Time: 19660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 981
Time: 19680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 981
Time: 19680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 982
Time: 19700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 982
Time: 19700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 983
Time: 19720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 983
Time: 19720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 984
Time: 19740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 984
Time: 19740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 985
Time: 19760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 985
Time: 19760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 986
Time: 19780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 986
Time: 19780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 987
Time: 19800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 987
Time: 19800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 988
Time: 19820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 988
Time: 19820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 989
Time: 19840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 989
Time: 19840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 990
Time: 19860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 990
Time: 19860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 991
Time: 19880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 991
Time: 19880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 992
Time: 19900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 992
Time: 19900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 993
Time: 19920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 993
Time: 19920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 994
Time: 19940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 994
Time: 19940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 995
Time: 19960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 995
Time: 19960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 996
Time: 19980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 996
Time: 19980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 997
Time: 20 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 997
Time: 20 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 998
Time: 20020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 998
Time: 20020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 999
Time: 20040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 999
Time: 20040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1000
Time: 20060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1000
Time: 20060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1001
Time: 20080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1001
Time: 20080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1002
Time: 20100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1002
Time: 20100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1003
Time: 20120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1003
Time: 20120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1004
Time: 20140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1004
Time: 20140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1005
Time: 20160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1005
Time: 20160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1006
Time: 20180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1006
Time: 20180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1007
Time: 20200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1007
Time: 20200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1008
Time: 20220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1008
Time: 20220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1009
Time: 20240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1009
Time: 20240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1010
Time: 20260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1010
Time: 20260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1011
Time: 20280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1011
Time: 20280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1012
Time: 20300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1012
Time: 20300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1013
Time: 20320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1013
Time: 20320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1014
Time: 20340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1014
Time: 20340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1015
Time: 20360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1015
Time: 20360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1016
Time: 20380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1016
Time: 20380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1017
Time: 20400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1017
Time: 20400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1018
Time: 20420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1018
Time: 20420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1019
Time: 20440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1019
Time: 20440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1020
Time: 20460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1020
Time: 20460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1021
Time: 20480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1021
Time: 20480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1022
Time: 20500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1022
Time: 20500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1023
Time: 20520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1023
Time: 20520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1024
Time: 20540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1024
Time: 20540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1025
Time: 20560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1025
Time: 20560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1026
Time: 20580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1026
Time: 20580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1027
Time: 20600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1027
Time: 20600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1028
Time: 20620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1028
Time: 20620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1029
Time: 20640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1029
Time: 20640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1030
Time: 20660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1030
Time: 20660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1031
Time: 20680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1031
Time: 20680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1032
Time: 20700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1032
Time: 20700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1033
Time: 20720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1033
Time: 20720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1034
Time: 20740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1034
Time: 20740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1035
Time: 20760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1035
Time: 20760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1036
Time: 20780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1036
Time: 20780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1037
Time: 20800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1037
Time: 20800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1038
Time: 20820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1038
Time: 20820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1039
Time: 20840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1039
Time: 20840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1040
Time: 20860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1040
Time: 20860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1041
Time: 20880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1041
Time: 20880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1042
Time: 20900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1042
Time: 20900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1043
Time: 20920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1043
Time: 20920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1044
Time: 20940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1044
Time: 20940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1045
Time: 20960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1045
Time: 20960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1046
Time: 20980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1046
Time: 20980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1047
Time: 21 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1047
Time: 21 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1048
Time: 21020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1048
Time: 21020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1049
Time: 21040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1049
Time: 21040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1050
Time: 21060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1050
Time: 21060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1051
Time: 21080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1051
Time: 21080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1052
Time: 21100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1052
Time: 21100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1053
Time: 21120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1053
Time: 21120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1054
Time: 21140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1054
Time: 21140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1055
Time: 21160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1055
Time: 21160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1056
Time: 21180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1056
Time: 21180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1057
Time: 21200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1057
Time: 21200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1058
Time: 21220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1058
Time: 21220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1059
Time: 21240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1059
Time: 21240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1060
Time: 21260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1060
Time: 21260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1061
Time: 21280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1061
Time: 21280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1062
Time: 21300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1062
Time: 21300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1063
Time: 21320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1063
Time: 21320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1064
Time: 21340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1064
Time: 21340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1065
Time: 21360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1065
Time: 21360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1066
Time: 21380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1066
Time: 21380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1067
Time: 21400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1067
Time: 21400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1068
Time: 21420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1068
Time: 21420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1069
Time: 21440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1069
Time: 21440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1070
Time: 21460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1070
Time: 21460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1071
Time: 21480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1071
Time: 21480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1072
Time: 21500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1072
Time: 21500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1073
Time: 21520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1073
Time: 21520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1074
Time: 21540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1074
Time: 21540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1075
Time: 21560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1075
Time: 21560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1076
Time: 21580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1076
Time: 21580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1077
Time: 21600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1077
Time: 21600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1078
Time: 21620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1078
Time: 21620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1079
Time: 21640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1079
Time: 21640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1080
Time: 21660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1080
Time: 21660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1081
Time: 21680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1081
Time: 21680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1082
Time: 21700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1082
Time: 21700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1083
Time: 21720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1083
Time: 21720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1084
Time: 21740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1084
Time: 21740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1085
Time: 21760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1085
Time: 21760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1086
Time: 21780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1086
Time: 21780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1087
Time: 21800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1087
Time: 21800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1088
Time: 21820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1088
Time: 21820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1089
Time: 21840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1089
Time: 21840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1090
Time: 21860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1090
Time: 21860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1091
Time: 21880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1091
Time: 21880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1092
Time: 21900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1092
Time: 21900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1093
Time: 21920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1093
Time: 21920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1094
Time: 21940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1094
Time: 21940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1095
Time: 21960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1095
Time: 21960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1096
Time: 21980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1096
Time: 21980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1097
Time: 22 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1097
Time: 22 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1098
Time: 22020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1098
Time: 22020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1099
Time: 22040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1099
Time: 22040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1100
Time: 22060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1100
Time: 22060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1101
Time: 22080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1101
Time: 22080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1102
Time: 22100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1102
Time: 22100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1103
Time: 22120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1103
Time: 22120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1104
Time: 22140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1104
Time: 22140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1105
Time: 22160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1105
Time: 22160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1106
Time: 22180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1106
Time: 22180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1107
Time: 22200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1107
Time: 22200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1108
Time: 22220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1108
Time: 22220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1109
Time: 22240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1109
Time: 22240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1110
Time: 22260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1110
Time: 22260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1111
Time: 22280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1111
Time: 22280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1112
Time: 22300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1112
Time: 22300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1113
Time: 22320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1113
Time: 22320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1114
Time: 22340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1114
Time: 22340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1115
Time: 22360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1115
Time: 22360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1116
Time: 22380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1116
Time: 22380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1117
Time: 22400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1117
Time: 22400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1118
Time: 22420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1118
Time: 22420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1119
Time: 22440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1119
Time: 22440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1120
Time: 22460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1120
Time: 22460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1121
Time: 22480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1121
Time: 22480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1122
Time: 22500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1122
Time: 22500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1123
Time: 22520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1123
Time: 22520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1124
Time: 22540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1124
Time: 22540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1125
Time: 22560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1125
Time: 22560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1126
Time: 22580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1126
Time: 22580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1127
Time: 22600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1127
Time: 22600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1128
Time: 22620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1128
Time: 22620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1129
Time: 22640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1129
Time: 22640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1130
Time: 22660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1130
Time: 22660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1131
Time: 22680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1131
Time: 22680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1132
Time: 22700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1132
Time: 22700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1133
Time: 22720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1133
Time: 22720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1134
Time: 22740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1134
Time: 22740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1135
Time: 22760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1135
Time: 22760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1136
Time: 22780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1136
Time: 22780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1137
Time: 22800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1137
Time: 22800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1138
Time: 22820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1138
Time: 22820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1139
Time: 22840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1139
Time: 22840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1140
Time: 22860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1140
Time: 22860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1141
Time: 22880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1141
Time: 22880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1142
Time: 22900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1142
Time: 22900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1143
Time: 22920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1143
Time: 22920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1144
Time: 22940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1144
Time: 22940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1145
Time: 22960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1145
Time: 22960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1146
Time: 22980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1146
Time: 22980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1147
Time: 23 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1147
Time: 23 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1148
Time: 23020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1148
Time: 23020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1149
Time: 23040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1149
Time: 23040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1150
Time: 23060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1150
Time: 23060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1151
Time: 23080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1151
Time: 23080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1152
Time: 23100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1152
Time: 23100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1153
Time: 23120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1153
Time: 23120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1154
Time: 23140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1154
Time: 23140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1155
Time: 23160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1155
Time: 23160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1156
Time: 23180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1156
Time: 23180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1157
Time: 23200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1157
Time: 23200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1158
Time: 23220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1158
Time: 23220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1159
Time: 23240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1159
Time: 23240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1160
Time: 23260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1160
Time: 23260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1161
Time: 23280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1161
Time: 23280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1162
Time: 23300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1162
Time: 23300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1163
Time: 23320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1163
Time: 23320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1164
Time: 23340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1164
Time: 23340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1165
Time: 23360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1165
Time: 23360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1166
Time: 23380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1166
Time: 23380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1167
Time: 23400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1167
Time: 23400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1168
Time: 23420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1168
Time: 23420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1169
Time: 23440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1169
Time: 23440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1170
Time: 23460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1170
Time: 23460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1171
Time: 23480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1171
Time: 23480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1172
Time: 23500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1172
Time: 23500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1173
Time: 23520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1173
Time: 23520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1174
Time: 23540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1174
Time: 23540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1175
Time: 23560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1175
Time: 23560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1176
Time: 23580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1176
Time: 23580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1177
Time: 23600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1177
Time: 23600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1178
Time: 23620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1178
Time: 23620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1179
Time: 23640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1179
Time: 23640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1180
Time: 23660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1180
Time: 23660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1181
Time: 23680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1181
Time: 23680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1182
Time: 23700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1182
Time: 23700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1183
Time: 23720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1183
Time: 23720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1184
Time: 23740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1184
Time: 23740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1185
Time: 23760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1185
Time: 23760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1186
Time: 23780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1186
Time: 23780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1187
Time: 23800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1187
Time: 23800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1188
Time: 23820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1188
Time: 23820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1189
Time: 23840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1189
Time: 23840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1190
Time: 23860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1190
Time: 23860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1191
Time: 23880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1191
Time: 23880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1192
Time: 23900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1192
Time: 23900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1193
Time: 23920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1193
Time: 23920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1194
Time: 23940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1194
Time: 23940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1195
Time: 23960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1195
Time: 23960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1196
Time: 23980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1196
Time: 23980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1197
Time: 24 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1197
Time: 24 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1198
Time: 24020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1198
Time: 24020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1199
Time: 24040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1199
Time: 24040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1200
Time: 24060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1200
Time: 24060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1201
Time: 24080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1201
Time: 24080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1202
Time: 24100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1202
Time: 24100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1203
Time: 24120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1203
Time: 24120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1204
Time: 24140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1204
Time: 24140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1205
Time: 24160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1205
Time: 24160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1206
Time: 24180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1206
Time: 24180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1207
Time: 24200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1207
Time: 24200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1208
Time: 24220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1208
Time: 24220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1209
Time: 24240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1209
Time: 24240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1210
Time: 24260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1210
Time: 24260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1211
Time: 24280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1211
Time: 24280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1212
Time: 24300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1212
Time: 24300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1213
Time: 24320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1213
Time: 24320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1214
Time: 24340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1214
Time: 24340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1215
Time: 24360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1215
Time: 24360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1216
Time: 24380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1216
Time: 24380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1217
Time: 24400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1217
Time: 24400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1218
Time: 24420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1218
Time: 24420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1219
Time: 24440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1219
Time: 24440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1220
Time: 24460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1220
Time: 24460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1221
Time: 24480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1221
Time: 24480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1222
Time: 24500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1222
Time: 24500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1223
Time: 24520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1223
Time: 24520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1224
Time: 24540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1224
Time: 24540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1225
Time: 24560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1225
Time: 24560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1226
Time: 24580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1226
Time: 24580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1227
Time: 24600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1227
Time: 24600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1228
Time: 24620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1228
Time: 24620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1229
Time: 24640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1229
Time: 24640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1230
Time: 24660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1230
Time: 24660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1231
Time: 24680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1231
Time: 24680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1232
Time: 24700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1232
Time: 24700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1233
Time: 24720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1233
Time: 24720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1234
Time: 24740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1234
Time: 24740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1235
Time: 24760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1235
Time: 24760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1236
Time: 24780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1236
Time: 24780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1237
Time: 24800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1237
Time: 24800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1238
Time: 24820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1238
Time: 24820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1239
Time: 24840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1239
Time: 24840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1240
Time: 24860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1240
Time: 24860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1241
Time: 24880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1241
Time: 24880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1242
Time: 24900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1242
Time: 24900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1243
Time: 24920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1243
Time: 24920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1244
Time: 24940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1244
Time: 24940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1245
Time: 24960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1245
Time: 24960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1246
Time: 24980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1246
Time: 24980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1247
Time: 25 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1247
Time: 25 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1248
Time: 25020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1248
Time: 25020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1249
Time: 25040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1249
Time: 25040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1250
Time: 25060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1250
Time: 25060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1251
Time: 25080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1251
Time: 25080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1252
Time: 25100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1252
Time: 25100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1253
Time: 25120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1253
Time: 25120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1254
Time: 25140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1254
Time: 25140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1255
Time: 25160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1255
Time: 25160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1256
Time: 25180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1256
Time: 25180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1257
Time: 25200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1257
Time: 25200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1258
Time: 25220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1258
Time: 25220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1259
Time: 25240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1259
Time: 25240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1260
Time: 25260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1260
Time: 25260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1261
Time: 25280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1261
Time: 25280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1262
Time: 25300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1262
Time: 25300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1263
Time: 25320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1263
Time: 25320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1264
Time: 25340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1264
Time: 25340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1265
Time: 25360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1265
Time: 25360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1266
Time: 25380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1266
Time: 25380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1267
Time: 25400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1267
Time: 25400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1268
Time: 25420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1268
Time: 25420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1269
Time: 25440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1269
Time: 25440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1270
Time: 25460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1270
Time: 25460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1271
Time: 25480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1271
Time: 25480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1272
Time: 25500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1272
Time: 25500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1273
Time: 25520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1273
Time: 25520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1274
Time: 25540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1274
Time: 25540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1275
Time: 25560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1275
Time: 25560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1276
Time: 25580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1276
Time: 25580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1277
Time: 25600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1277
Time: 25600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1278
Time: 25620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1278
Time: 25620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1279
Time: 25640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1279
Time: 25640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1280
Time: 25660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1280
Time: 25660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1281
Time: 25680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1281
Time: 25680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1282
Time: 25700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1282
Time: 25700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1283
Time: 25720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1283
Time: 25720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1284
Time: 25740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1284
Time: 25740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1285
Time: 25760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1285
Time: 25760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1286
Time: 25780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1286
Time: 25780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1287
Time: 25800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1287
Time: 25800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1288
Time: 25820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1288
Time: 25820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1289
Time: 25840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1289
Time: 25840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1290
Time: 25860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1290
Time: 25860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1291
Time: 25880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1291
Time: 25880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1292
Time: 25900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1292
Time: 25900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1293
Time: 25920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1293
Time: 25920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1294
Time: 25940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1294
Time: 25940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1295
Time: 25960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1295
Time: 25960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1296
Time: 25980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1296
Time: 25980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1297
Time: 26 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1297
Time: 26 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1298
Time: 26020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1298
Time: 26020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1299
Time: 26040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1299
Time: 26040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1300
Time: 26060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1300
Time: 26060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1301
Time: 26080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1301
Time: 26080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1302
Time: 26100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1302
Time: 26100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1303
Time: 26120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1303
Time: 26120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1304
Time: 26140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1304
Time: 26140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1305
Time: 26160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1305
Time: 26160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1306
Time: 26180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1306
Time: 26180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1307
Time: 26200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1307
Time: 26200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1308
Time: 26220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1308
Time: 26220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1309
Time: 26240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1309
Time: 26240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1310
Time: 26260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1310
Time: 26260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1311
Time: 26280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1311
Time: 26280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1312
Time: 26300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1312
Time: 26300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1313
Time: 26320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1313
Time: 26320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1314
Time: 26340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1314
Time: 26340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1315
Time: 26360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1315
Time: 26360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1316
Time: 26380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1316
Time: 26380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1317
Time: 26400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1317
Time: 26400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1318
Time: 26420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1318
Time: 26420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1319
Time: 26440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1319
Time: 26440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1320
Time: 26460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1320
Time: 26460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1321
Time: 26480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1321
Time: 26480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1322
Time: 26500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1322
Time: 26500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1323
Time: 26520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1323
Time: 26520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1324
Time: 26540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1324
Time: 26540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1325
Time: 26560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1325
Time: 26560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1326
Time: 26580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1326
Time: 26580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1327
Time: 26600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1327
Time: 26600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1328
Time: 26620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1328
Time: 26620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1329
Time: 26640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1329
Time: 26640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1330
Time: 26660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1330
Time: 26660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1331
Time: 26680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1331
Time: 26680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1332
Time: 26700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1332
Time: 26700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1333
Time: 26720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1333
Time: 26720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1334
Time: 26740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1334
Time: 26740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1335
Time: 26760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1335
Time: 26760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1336
Time: 26780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1336
Time: 26780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1337
Time: 26800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1337
Time: 26800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1338
Time: 26820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1338
Time: 26820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1339
Time: 26840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1339
Time: 26840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1340
Time: 26860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1340
Time: 26860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1341
Time: 26880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1341
Time: 26880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1342
Time: 26900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1342
Time: 26900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1343
Time: 26920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1343
Time: 26920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1344
Time: 26940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1344
Time: 26940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1345
Time: 26960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1345
Time: 26960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1346
Time: 26980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1346
Time: 26980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1347
Time: 27 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1347
Time: 27 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1348
Time: 27020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1348
Time: 27020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1349
Time: 27040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1349
Time: 27040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1350
Time: 27060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1350
Time: 27060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1351
Time: 27080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1351
Time: 27080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1352
Time: 27100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1352
Time: 27100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1353
Time: 27120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1353
Time: 27120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1354
Time: 27140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1354
Time: 27140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1355
Time: 27160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1355
Time: 27160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1356
Time: 27180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1356
Time: 27180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1357
Time: 27200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1357
Time: 27200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1358
Time: 27220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1358
Time: 27220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1359
Time: 27240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1359
Time: 27240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1360
Time: 27260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1360
Time: 27260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1361
Time: 27280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1361
Time: 27280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1362
Time: 27300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1362
Time: 27300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1363
Time: 27320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1363
Time: 27320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1364
Time: 27340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1364
Time: 27340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1365
Time: 27360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1365
Time: 27360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1366
Time: 27380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1366
Time: 27380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1367
Time: 27400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1367
Time: 27400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1368
Time: 27420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1368
Time: 27420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1369
Time: 27440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1369
Time: 27440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1370
Time: 27460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1370
Time: 27460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1371
Time: 27480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1371
Time: 27480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1372
Time: 27500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1372
Time: 27500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1373
Time: 27520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1373
Time: 27520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1374
Time: 27540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1374
Time: 27540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1375
Time: 27560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1375
Time: 27560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1376
Time: 27580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1376
Time: 27580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1377
Time: 27600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1377
Time: 27600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1378
Time: 27620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1378
Time: 27620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1379
Time: 27640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1379
Time: 27640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1380
Time: 27660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1380
Time: 27660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1381
Time: 27680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1381
Time: 27680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1382
Time: 27700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1382
Time: 27700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1383
Time: 27720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1383
Time: 27720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1384
Time: 27740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1384
Time: 27740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1385
Time: 27760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1385
Time: 27760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1386
Time: 27780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1386
Time: 27780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1387
Time: 27800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1387
Time: 27800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1388
Time: 27820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1388
Time: 27820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1389
Time: 27840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1389
Time: 27840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1390
Time: 27860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1390
Time: 27860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1391
Time: 27880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1391
Time: 27880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1392
Time: 27900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1392
Time: 27900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1393
Time: 27920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1393
Time: 27920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1394
Time: 27940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1394
Time: 27940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1395
Time: 27960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1395
Time: 27960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1396
Time: 27980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1396
Time: 27980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1397
Time: 28 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1397
Time: 28 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1398
Time: 28020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1398
Time: 28020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1399
Time: 28040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1399
Time: 28040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1400
Time: 28060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1400
Time: 28060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1401
Time: 28080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1401
Time: 28080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1402
Time: 28100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1402
Time: 28100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1403
Time: 28120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1403
Time: 28120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1404
Time: 28140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1404
Time: 28140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1405
Time: 28160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1405
Time: 28160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1406
Time: 28180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1406
Time: 28180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1407
Time: 28200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1407
Time: 28200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1408
Time: 28220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1408
Time: 28220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1409
Time: 28240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1409
Time: 28240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1410
Time: 28260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1410
Time: 28260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1411
Time: 28280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1411
Time: 28280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1412
Time: 28300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1412
Time: 28300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1413
Time: 28320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1413
Time: 28320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1414
Time: 28340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1414
Time: 28340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1415
Time: 28360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1415
Time: 28360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1416
Time: 28380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1416
Time: 28380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1417
Time: 28400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1417
Time: 28400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1418
Time: 28420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1418
Time: 28420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1419
Time: 28440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1419
Time: 28440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1420
Time: 28460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1420
Time: 28460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1421
Time: 28480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1421
Time: 28480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1422
Time: 28500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1422
Time: 28500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1423
Time: 28520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1423
Time: 28520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1424
Time: 28540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1424
Time: 28540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1425
Time: 28560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1425
Time: 28560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1426
Time: 28580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1426
Time: 28580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1427
Time: 28600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1427
Time: 28600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1428
Time: 28620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1428
Time: 28620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1429
Time: 28640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1429
Time: 28640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1430
Time: 28660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1430
Time: 28660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1431
Time: 28680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1431
Time: 28680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1432
Time: 28700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1432
Time: 28700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1433
Time: 28720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1433
Time: 28720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1434
Time: 28740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1434
Time: 28740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1435
Time: 28760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1435
Time: 28760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1436
Time: 28780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1436
Time: 28780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1437
Time: 28800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1437
Time: 28800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1438
Time: 28820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1438
Time: 28820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1439
Time: 28840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1439
Time: 28840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1440
Time: 28860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1440
Time: 28860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1441
Time: 28880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1441
Time: 28880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1442
Time: 28900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1442
Time: 28900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1443
Time: 28920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1443
Time: 28920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1444
Time: 28940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1444
Time: 28940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1445
Time: 28960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1445
Time: 28960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1446
Time: 28980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1446
Time: 28980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1447
Time: 29 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1447
Time: 29 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1448
Time: 29020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1448
Time: 29020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1449
Time: 29040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1449
Time: 29040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1450
Time: 29060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1450
Time: 29060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1451
Time: 29080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1451
Time: 29080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1452
Time: 29100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1452
Time: 29100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1453
Time: 29120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1453
Time: 29120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1454
Time: 29140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1454
Time: 29140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1455
Time: 29160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1455
Time: 29160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1456
Time: 29180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1456
Time: 29180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1457
Time: 29200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1457
Time: 29200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1458
Time: 29220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1458
Time: 29220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1459
Time: 29240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1459
Time: 29240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1460
Time: 29260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1460
Time: 29260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1461
Time: 29280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1461
Time: 29280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1462
Time: 29300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1462
Time: 29300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1463
Time: 29320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1463
Time: 29320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1464
Time: 29340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1464
Time: 29340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1465
Time: 29360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1465
Time: 29360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1466
Time: 29380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1466
Time: 29380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1467
Time: 29400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1467
Time: 29400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1468
Time: 29420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1468
Time: 29420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1469
Time: 29440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1469
Time: 29440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1470
Time: 29460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1470
Time: 29460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1471
Time: 29480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1471
Time: 29480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1472
Time: 29500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1472
Time: 29500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1473
Time: 29520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1473
Time: 29520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1474
Time: 29540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1474
Time: 29540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1475
Time: 29560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1475
Time: 29560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1476
Time: 29580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1476
Time: 29580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1477
Time: 29600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1477
Time: 29600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1478
Time: 29620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1478
Time: 29620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1479
Time: 29640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1479
Time: 29640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1480
Time: 29660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1480
Time: 29660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1481
Time: 29680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1481
Time: 29680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1482
Time: 29700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1482
Time: 29700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1483
Time: 29720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1483
Time: 29720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1484
Time: 29740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1484
Time: 29740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1485
Time: 29760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1485
Time: 29760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1486
Time: 29780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1486
Time: 29780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1487
Time: 29800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1487
Time: 29800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1488
Time: 29820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1488
Time: 29820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1489
Time: 29840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1489
Time: 29840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1490
Time: 29860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1490
Time: 29860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1491
Time: 29880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1491
Time: 29880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1492
Time: 29900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1492
Time: 29900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1493
Time: 29920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1493
Time: 29920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1494
Time: 29940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1494
Time: 29940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1495
Time: 29960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1495
Time: 29960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1496
Time: 29980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1496
Time: 29980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1497
Time: 30 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1497
Time: 30 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1498
Time: 30020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1498
Time: 30020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1499
Time: 30040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1499
Time: 30040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1500
Time: 30060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1500
Time: 30060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1501
Time: 30080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1501
Time: 30080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1502
Time: 30100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1502
Time: 30100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1503
Time: 30120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1503
Time: 30120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1504
Time: 30140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1504
Time: 30140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1505
Time: 30160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1505
Time: 30160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1506
Time: 30180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1506
Time: 30180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1507
Time: 30200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1507
Time: 30200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1508
Time: 30220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1508
Time: 30220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1509
Time: 30240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1509
Time: 30240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1510
Time: 30260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1510
Time: 30260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1511
Time: 30280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1511
Time: 30280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1512
Time: 30300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1512
Time: 30300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1513
Time: 30320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1513
Time: 30320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1514
Time: 30340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1514
Time: 30340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1515
Time: 30360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1515
Time: 30360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1516
Time: 30380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1516
Time: 30380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1517
Time: 30400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1517
Time: 30400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1518
Time: 30420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1518
Time: 30420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1519
Time: 30440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1519
Time: 30440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1520
Time: 30460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1520
Time: 30460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1521
Time: 30480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1521
Time: 30480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1522
Time: 30500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1522
Time: 30500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1523
Time: 30520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1523
Time: 30520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1524
Time: 30540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1524
Time: 30540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1525
Time: 30560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1525
Time: 30560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1526
Time: 30580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1526
Time: 30580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1527
Time: 30600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1527
Time: 30600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1528
Time: 30620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1528
Time: 30620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1529
Time: 30640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1529
Time: 30640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1530
Time: 30660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1530
Time: 30660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1531
Time: 30680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1531
Time: 30680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1532
Time: 30700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1532
Time: 30700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1533
Time: 30720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1533
Time: 30720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1534
Time: 30740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1534
Time: 30740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1535
Time: 30760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1535
Time: 30760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1536
Time: 30780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1536
Time: 30780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1537
Time: 30800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1537
Time: 30800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1538
Time: 30820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1538
Time: 30820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1539
Time: 30840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1539
Time: 30840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1540
Time: 30860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1540
Time: 30860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1541
Time: 30880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1541
Time: 30880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1542
Time: 30900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1542
Time: 30900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1543
Time: 30920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1543
Time: 30920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1544
Time: 30940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1544
Time: 30940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1545
Time: 30960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1545
Time: 30960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1546
Time: 30980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1546
Time: 30980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1547
Time: 31 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1547
Time: 31 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1548
Time: 31020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1548
Time: 31020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1549
Time: 31040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1549
Time: 31040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1550
Time: 31060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1550
Time: 31060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1551
Time: 31080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1551
Time: 31080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1552
Time: 31100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1552
Time: 31100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1553
Time: 31120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1553
Time: 31120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1554
Time: 31140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1554
Time: 31140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1555
Time: 31160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1555
Time: 31160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1556
Time: 31180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1556
Time: 31180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1557
Time: 31200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1557
Time: 31200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1558
Time: 31220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1558
Time: 31220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1559
Time: 31240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1559
Time: 31240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1560
Time: 31260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1560
Time: 31260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1561
Time: 31280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1561
Time: 31280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1562
Time: 31300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1562
Time: 31300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1563
Time: 31320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1563
Time: 31320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1564
Time: 31340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1564
Time: 31340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1565
Time: 31360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1565
Time: 31360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1566
Time: 31380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1566
Time: 31380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1567
Time: 31400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1567
Time: 31400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1568
Time: 31420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1568
Time: 31420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1569
Time: 31440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1569
Time: 31440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1570
Time: 31460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1570
Time: 31460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1571
Time: 31480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1571
Time: 31480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1572
Time: 31500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1572
Time: 31500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1573
Time: 31520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1573
Time: 31520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1574
Time: 31540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1574
Time: 31540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1575
Time: 31560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1575
Time: 31560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1576
Time: 31580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1576
Time: 31580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1577
Time: 31600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1577
Time: 31600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1578
Time: 31620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1578
Time: 31620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1579
Time: 31640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1579
Time: 31640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1580
Time: 31660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1580
Time: 31660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1581
Time: 31680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1581
Time: 31680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1582
Time: 31700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1582
Time: 31700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1583
Time: 31720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1583
Time: 31720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1584
Time: 31740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1584
Time: 31740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1585
Time: 31760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1585
Time: 31760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1586
Time: 31780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1586
Time: 31780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1587
Time: 31800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1587
Time: 31800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1588
Time: 31820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1588
Time: 31820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1589
Time: 31840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1589
Time: 31840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1590
Time: 31860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1590
Time: 31860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1591
Time: 31880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1591
Time: 31880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1592
Time: 31900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1592
Time: 31900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1593
Time: 31920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1593
Time: 31920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1594
Time: 31940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1594
Time: 31940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1595
Time: 31960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1595
Time: 31960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1596
Time: 31980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1596
Time: 31980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1597
Time: 32 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1597
Time: 32 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1598
Time: 32020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1598
Time: 32020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1599
Time: 32040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1599
Time: 32040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1600
Time: 32060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1600
Time: 32060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1601
Time: 32080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1601
Time: 32080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1602
Time: 32100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1602
Time: 32100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1603
Time: 32120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1603
Time: 32120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1604
Time: 32140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1604
Time: 32140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1605
Time: 32160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1605
Time: 32160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1606
Time: 32180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1606
Time: 32180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1607
Time: 32200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1607
Time: 32200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1608
Time: 32220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1608
Time: 32220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1609
Time: 32240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1609
Time: 32240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1610
Time: 32260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1610
Time: 32260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1611
Time: 32280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1611
Time: 32280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1612
Time: 32300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1612
Time: 32300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1613
Time: 32320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1613
Time: 32320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1614
Time: 32340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1614
Time: 32340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1615
Time: 32360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1615
Time: 32360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1616
Time: 32380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1616
Time: 32380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1617
Time: 32400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1617
Time: 32400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1618
Time: 32420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1618
Time: 32420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1619
Time: 32440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1619
Time: 32440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1620
Time: 32460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1620
Time: 32460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1621
Time: 32480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1621
Time: 32480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1622
Time: 32500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1622
Time: 32500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1623
Time: 32520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1623
Time: 32520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1624
Time: 32540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1624
Time: 32540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1625
Time: 32560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1625
Time: 32560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1626
Time: 32580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1626
Time: 32580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1627
Time: 32600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1627
Time: 32600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1628
Time: 32620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1628
Time: 32620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1629
Time: 32640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1629
Time: 32640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1630
Time: 32660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1630
Time: 32660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1631
Time: 32680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1631
Time: 32680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1632
Time: 32700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1632
Time: 32700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1633
Time: 32720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1633
Time: 32720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1634
Time: 32740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1634
Time: 32740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1635
Time: 32760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1635
Time: 32760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1636
Time: 32780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1636
Time: 32780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1637
Time: 32800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1637
Time: 32800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1638
Time: 32820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1638
Time: 32820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1639
Time: 32840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1639
Time: 32840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1640
Time: 32860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1640
Time: 32860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1641
Time: 32880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1641
Time: 32880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1642
Time: 32900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1642
Time: 32900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1643
Time: 32920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1643
Time: 32920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1644
Time: 32940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1644
Time: 32940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1645
Time: 32960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1645
Time: 32960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1646
Time: 32980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1646
Time: 32980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1647
Time: 33 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1647
Time: 33 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1648
Time: 33020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1648
Time: 33020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1649
Time: 33040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1649
Time: 33040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1650
Time: 33060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1650
Time: 33060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1651
Time: 33080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1651
Time: 33080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1652
Time: 33100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1652
Time: 33100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1653
Time: 33120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1653
Time: 33120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1654
Time: 33140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1654
Time: 33140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1655
Time: 33160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1655
Time: 33160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1656
Time: 33180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1656
Time: 33180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1657
Time: 33200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1657
Time: 33200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1658
Time: 33220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1658
Time: 33220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1659
Time: 33240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1659
Time: 33240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1660
Time: 33260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1660
Time: 33260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1661
Time: 33280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1661
Time: 33280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1662
Time: 33300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1662
Time: 33300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1663
Time: 33320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1663
Time: 33320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1664
Time: 33340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1664
Time: 33340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1665
Time: 33360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1665
Time: 33360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1666
Time: 33380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1666
Time: 33380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1667
Time: 33400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1667
Time: 33400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1668
Time: 33420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1668
Time: 33420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1669
Time: 33440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1669
Time: 33440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1670
Time: 33460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1670
Time: 33460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1671
Time: 33480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1671
Time: 33480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1672
Time: 33500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1672
Time: 33500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1673
Time: 33520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1673
Time: 33520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1674
Time: 33540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1674
Time: 33540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1675
Time: 33560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1675
Time: 33560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1676
Time: 33580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1676
Time: 33580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1677
Time: 33600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1677
Time: 33600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1678
Time: 33620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1678
Time: 33620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1679
Time: 33640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1679
Time: 33640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1680
Time: 33660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1680
Time: 33660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1681
Time: 33680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1681
Time: 33680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1682
Time: 33700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1682
Time: 33700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1683
Time: 33720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1683
Time: 33720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1684
Time: 33740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1684
Time: 33740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1685
Time: 33760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1685
Time: 33760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1686
Time: 33780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1686
Time: 33780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1687
Time: 33800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1687
Time: 33800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1688
Time: 33820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1688
Time: 33820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1689
Time: 33840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1689
Time: 33840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1690
Time: 33860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1690
Time: 33860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1691
Time: 33880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1691
Time: 33880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1692
Time: 33900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1692
Time: 33900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1693
Time: 33920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1693
Time: 33920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1694
Time: 33940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1694
Time: 33940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1695
Time: 33960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1695
Time: 33960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1696
Time: 33980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1696
Time: 33980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1697
Time: 34 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1697
Time: 34 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1698
Time: 34020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1698
Time: 34020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1699
Time: 34040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1699
Time: 34040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1700
Time: 34060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1700
Time: 34060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1701
Time: 34080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1701
Time: 34080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1702
Time: 34100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1702
Time: 34100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1703
Time: 34120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1703
Time: 34120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1704
Time: 34140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1704
Time: 34140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1705
Time: 34160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1705
Time: 34160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1706
Time: 34180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1706
Time: 34180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1707
Time: 34200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1707
Time: 34200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1708
Time: 34220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1708
Time: 34220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1709
Time: 34240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1709
Time: 34240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1710
Time: 34260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1710
Time: 34260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1711
Time: 34280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1711
Time: 34280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1712
Time: 34300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1712
Time: 34300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1713
Time: 34320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1713
Time: 34320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1714
Time: 34340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1714
Time: 34340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1715
Time: 34360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1715
Time: 34360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1716
Time: 34380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1716
Time: 34380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1717
Time: 34400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1717
Time: 34400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1718
Time: 34420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1718
Time: 34420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1719
Time: 34440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1719
Time: 34440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1720
Time: 34460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1720
Time: 34460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1721
Time: 34480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1721
Time: 34480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1722
Time: 34500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1722
Time: 34500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1723
Time: 34520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1723
Time: 34520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1724
Time: 34540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1724
Time: 34540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1725
Time: 34560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1725
Time: 34560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1726
Time: 34580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1726
Time: 34580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1727
Time: 34600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1727
Time: 34600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1728
Time: 34620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1728
Time: 34620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1729
Time: 34640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1729
Time: 34640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1730
Time: 34660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1730
Time: 34660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1731
Time: 34680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1731
Time: 34680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1732
Time: 34700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1732
Time: 34700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1733
Time: 34720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1733
Time: 34720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1734
Time: 34740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1734
Time: 34740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1735
Time: 34760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1735
Time: 34760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1736
Time: 34780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1736
Time: 34780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1737
Time: 34800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1737
Time: 34800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1738
Time: 34820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1738
Time: 34820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1739
Time: 34840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1739
Time: 34840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1740
Time: 34860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1740
Time: 34860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1741
Time: 34880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1741
Time: 34880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1742
Time: 34900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1742
Time: 34900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1743
Time: 34920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1743
Time: 34920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1744
Time: 34940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1744
Time: 34940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1745
Time: 34960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1745
Time: 34960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1746
Time: 34980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1746
Time: 34980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1747
Time: 35 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1747
Time: 35 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1748
Time: 35020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1748
Time: 35020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1749
Time: 35040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1749
Time: 35040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1750
Time: 35060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1750
Time: 35060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1751
Time: 35080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1751
Time: 35080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1752
Time: 35100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1752
Time: 35100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1753
Time: 35120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1753
Time: 35120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1754
Time: 35140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1754
Time: 35140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1755
Time: 35160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1755
Time: 35160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1756
Time: 35180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1756
Time: 35180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1757
Time: 35200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1757
Time: 35200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1758
Time: 35220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1758
Time: 35220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1759
Time: 35240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1759
Time: 35240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1760
Time: 35260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1760
Time: 35260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1761
Time: 35280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1761
Time: 35280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1762
Time: 35300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1762
Time: 35300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1763
Time: 35320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1763
Time: 35320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1764
Time: 35340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1764
Time: 35340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1765
Time: 35360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1765
Time: 35360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1766
Time: 35380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1766
Time: 35380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1767
Time: 35400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1767
Time: 35400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1768
Time: 35420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1768
Time: 35420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1769
Time: 35440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1769
Time: 35440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1770
Time: 35460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1770
Time: 35460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1771
Time: 35480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1771
Time: 35480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1772
Time: 35500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1772
Time: 35500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1773
Time: 35520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1773
Time: 35520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1774
Time: 35540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1774
Time: 35540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1775
Time: 35560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1775
Time: 35560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1776
Time: 35580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1776
Time: 35580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1777
Time: 35600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1777
Time: 35600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1778
Time: 35620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1778
Time: 35620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1779
Time: 35640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1779
Time: 35640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1780
Time: 35660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1780
Time: 35660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1781
Time: 35680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1781
Time: 35680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1782
Time: 35700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1782
Time: 35700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1783
Time: 35720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1783
Time: 35720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1784
Time: 35740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1784
Time: 35740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1785
Time: 35760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1785
Time: 35760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1786
Time: 35780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1786
Time: 35780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1787
Time: 35800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1787
Time: 35800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1788
Time: 35820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1788
Time: 35820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1789
Time: 35840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1789
Time: 35840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1790
Time: 35860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1790
Time: 35860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1791
Time: 35880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1791
Time: 35880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1792
Time: 35900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1792
Time: 35900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1793
Time: 35920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1793
Time: 35920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1794
Time: 35940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1794
Time: 35940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1795
Time: 35960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1795
Time: 35960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1796
Time: 35980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1796
Time: 35980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1797
Time: 36 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1797
Time: 36 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1798
Time: 36020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1798
Time: 36020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1799
Time: 36040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1799
Time: 36040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1800
Time: 36060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1800
Time: 36060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1801
Time: 36080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1801
Time: 36080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1802
Time: 36100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1802
Time: 36100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1803
Time: 36120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1803
Time: 36120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1804
Time: 36140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1804
Time: 36140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1805
Time: 36160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1805
Time: 36160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1806
Time: 36180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1806
Time: 36180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1807
Time: 36200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1807
Time: 36200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1808
Time: 36220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1808
Time: 36220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1809
Time: 36240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1809
Time: 36240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1810
Time: 36260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1810
Time: 36260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1811
Time: 36280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1811
Time: 36280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1812
Time: 36300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1812
Time: 36300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1813
Time: 36320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1813
Time: 36320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1814
Time: 36340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1814
Time: 36340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1815
Time: 36360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1815
Time: 36360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1816
Time: 36380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1816
Time: 36380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1817
Time: 36400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1817
Time: 36400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1818
Time: 36420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1818
Time: 36420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1819
Time: 36440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1819
Time: 36440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1820
Time: 36460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1820
Time: 36460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1821
Time: 36480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1821
Time: 36480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1822
Time: 36500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1822
Time: 36500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1823
Time: 36520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1823
Time: 36520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1824
Time: 36540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1824
Time: 36540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1825
Time: 36560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1825
Time: 36560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1826
Time: 36580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1826
Time: 36580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1827
Time: 36600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1827
Time: 36600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1828
Time: 36620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1828
Time: 36620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1829
Time: 36640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1829
Time: 36640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1830
Time: 36660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1830
Time: 36660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1831
Time: 36680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1831
Time: 36680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1832
Time: 36700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1832
Time: 36700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1833
Time: 36720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1833
Time: 36720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1834
Time: 36740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1834
Time: 36740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1835
Time: 36760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1835
Time: 36760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1836
Time: 36780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1836
Time: 36780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1837
Time: 36800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1837
Time: 36800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1838
Time: 36820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1838
Time: 36820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1839
Time: 36840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1839
Time: 36840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1840
Time: 36860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1840
Time: 36860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1841
Time: 36880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1841
Time: 36880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1842
Time: 36900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1842
Time: 36900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1843
Time: 36920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1843
Time: 36920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1844
Time: 36940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1844
Time: 36940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1845
Time: 36960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1845
Time: 36960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1846
Time: 36980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1846
Time: 36980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1847
Time: 37 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1847
Time: 37 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1848
Time: 37020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1848
Time: 37020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1849
Time: 37040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1849
Time: 37040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1850
Time: 37060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1850
Time: 37060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1851
Time: 37080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1851
Time: 37080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1852
Time: 37100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1852
Time: 37100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1853
Time: 37120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1853
Time: 37120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1854
Time: 37140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1854
Time: 37140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1855
Time: 37160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1855
Time: 37160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1856
Time: 37180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1856
Time: 37180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1857
Time: 37200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1857
Time: 37200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1858
Time: 37220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1858
Time: 37220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1859
Time: 37240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1859
Time: 37240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1860
Time: 37260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1860
Time: 37260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1861
Time: 37280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1861
Time: 37280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1862
Time: 37300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1862
Time: 37300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1863
Time: 37320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1863
Time: 37320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1864
Time: 37340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1864
Time: 37340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1865
Time: 37360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1865
Time: 37360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1866
Time: 37380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1866
Time: 37380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1867
Time: 37400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1867
Time: 37400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1868
Time: 37420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1868
Time: 37420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1869
Time: 37440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1869
Time: 37440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1870
Time: 37460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1870
Time: 37460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1871
Time: 37480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1871
Time: 37480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1872
Time: 37500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1872
Time: 37500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1873
Time: 37520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1873
Time: 37520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1874
Time: 37540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1874
Time: 37540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1875
Time: 37560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1875
Time: 37560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1876
Time: 37580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1876
Time: 37580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1877
Time: 37600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1877
Time: 37600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1878
Time: 37620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1878
Time: 37620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1879
Time: 37640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1879
Time: 37640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1880
Time: 37660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1880
Time: 37660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1881
Time: 37680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1881
Time: 37680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1882
Time: 37700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1882
Time: 37700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1883
Time: 37720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1883
Time: 37720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1884
Time: 37740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1884
Time: 37740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1885
Time: 37760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1885
Time: 37760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1886
Time: 37780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1886
Time: 37780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1887
Time: 37800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1887
Time: 37800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1888
Time: 37820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1888
Time: 37820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1889
Time: 37840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1889
Time: 37840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1890
Time: 37860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1890
Time: 37860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1891
Time: 37880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1891
Time: 37880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1892
Time: 37900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1892
Time: 37900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1893
Time: 37920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1893
Time: 37920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1894
Time: 37940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1894
Time: 37940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1895
Time: 37960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1895
Time: 37960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1896
Time: 37980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1896
Time: 37980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1897
Time: 38 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1897
Time: 38 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1898
Time: 38020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1898
Time: 38020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1899
Time: 38040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1899
Time: 38040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1900
Time: 38060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1900
Time: 38060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1901
Time: 38080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1901
Time: 38080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1902
Time: 38100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1902
Time: 38100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1903
Time: 38120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1903
Time: 38120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1904
Time: 38140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1904
Time: 38140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1905
Time: 38160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1905
Time: 38160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1906
Time: 38180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1906
Time: 38180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1907
Time: 38200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1907
Time: 38200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1908
Time: 38220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1908
Time: 38220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1909
Time: 38240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1909
Time: 38240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1910
Time: 38260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1910
Time: 38260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1911
Time: 38280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1911
Time: 38280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1912
Time: 38300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1912
Time: 38300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1913
Time: 38320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1913
Time: 38320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1914
Time: 38340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1914
Time: 38340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1915
Time: 38360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1915
Time: 38360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1916
Time: 38380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1916
Time: 38380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1917
Time: 38400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1917
Time: 38400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1918
Time: 38420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1918
Time: 38420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1919
Time: 38440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1919
Time: 38440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1920
Time: 38460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1920
Time: 38460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1921
Time: 38480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1921
Time: 38480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1922
Time: 38500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1922
Time: 38500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1923
Time: 38520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1923
Time: 38520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1924
Time: 38540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1924
Time: 38540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1925
Time: 38560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1925
Time: 38560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1926
Time: 38580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1926
Time: 38580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1927
Time: 38600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1927
Time: 38600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1928
Time: 38620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1928
Time: 38620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1929
Time: 38640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1929
Time: 38640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1930
Time: 38660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1930
Time: 38660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1931
Time: 38680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1931
Time: 38680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1932
Time: 38700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1932
Time: 38700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1933
Time: 38720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1933
Time: 38720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1934
Time: 38740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1934
Time: 38740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1935
Time: 38760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1935
Time: 38760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1936
Time: 38780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1936
Time: 38780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1937
Time: 38800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1937
Time: 38800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1938
Time: 38820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1938
Time: 38820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1939
Time: 38840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1939
Time: 38840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1940
Time: 38860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1940
Time: 38860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1941
Time: 38880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1941
Time: 38880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1942
Time: 38900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1942
Time: 38900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1943
Time: 38920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1943
Time: 38920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1944
Time: 38940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1944
Time: 38940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1945
Time: 38960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1945
Time: 38960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1946
Time: 38980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1946
Time: 38980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1947
Time: 39 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1947
Time: 39 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1948
Time: 39020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1948
Time: 39020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1949
Time: 39040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1949
Time: 39040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1950
Time: 39060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1950
Time: 39060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1951
Time: 39080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1951
Time: 39080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1952
Time: 39100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1952
Time: 39100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1953
Time: 39120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1953
Time: 39120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1954
Time: 39140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1954
Time: 39140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1955
Time: 39160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1955
Time: 39160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1956
Time: 39180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1956
Time: 39180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1957
Time: 39200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1957
Time: 39200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1958
Time: 39220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1958
Time: 39220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1959
Time: 39240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1959
Time: 39240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1960
Time: 39260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1960
Time: 39260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1961
Time: 39280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1961
Time: 39280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1962
Time: 39300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1962
Time: 39300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1963
Time: 39320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1963
Time: 39320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1964
Time: 39340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1964
Time: 39340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1965
Time: 39360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1965
Time: 39360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1966
Time: 39380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1966
Time: 39380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1967
Time: 39400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1967
Time: 39400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1968
Time: 39420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1968
Time: 39420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1969
Time: 39440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1969
Time: 39440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1970
Time: 39460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1970
Time: 39460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1971
Time: 39480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1971
Time: 39480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1972
Time: 39500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1972
Time: 39500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1973
Time: 39520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1973
Time: 39520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1974
Time: 39540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1974
Time: 39540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1975
Time: 39560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1975
Time: 39560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1976
Time: 39580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1976
Time: 39580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1977
Time: 39600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1977
Time: 39600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1978
Time: 39620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1978
Time: 39620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1979
Time: 39640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1979
Time: 39640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1980
Time: 39660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1980
Time: 39660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1981
Time: 39680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1981
Time: 39680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1982
Time: 39700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1982
Time: 39700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1983
Time: 39720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1983
Time: 39720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1984
Time: 39740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1984
Time: 39740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1985
Time: 39760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1985
Time: 39760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1986
Time: 39780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1986
Time: 39780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1987
Time: 39800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1987
Time: 39800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1988
Time: 39820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1988
Time: 39820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1989
Time: 39840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1989
Time: 39840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1990
Time: 39860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1990
Time: 39860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1991
Time: 39880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1991
Time: 39880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1992
Time: 39900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1992
Time: 39900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1993
Time: 39920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1993
Time: 39920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1994
Time: 39940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1994
Time: 39940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1995
Time: 39960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1995
Time: 39960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1996
Time: 39980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1996
Time: 39980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1997
Time: 40 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1997
Time: 40 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1998
Time: 40020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1998
Time: 40020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 1999
Time: 40040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 1999
Time: 40040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2000
Time: 40060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2000
Time: 40060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2001
Time: 40080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2001
Time: 40080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2002
Time: 40100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2002
Time: 40100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2003
Time: 40120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2003
Time: 40120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2004
Time: 40140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2004
Time: 40140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2005
Time: 40160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2005
Time: 40160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2006
Time: 40180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2006
Time: 40180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2007
Time: 40200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2007
Time: 40200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2008
Time: 40220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2008
Time: 40220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2009
Time: 40240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2009
Time: 40240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2010
Time: 40260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2010
Time: 40260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2011
Time: 40280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2011
Time: 40280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2012
Time: 40300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2012
Time: 40300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2013
Time: 40320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2013
Time: 40320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2014
Time: 40340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2014
Time: 40340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2015
Time: 40360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2015
Time: 40360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2016
Time: 40380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2016
Time: 40380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2017
Time: 40400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2017
Time: 40400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2018
Time: 40420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2018
Time: 40420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2019
Time: 40440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2019
Time: 40440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2020
Time: 40460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2020
Time: 40460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2021
Time: 40480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2021
Time: 40480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2022
Time: 40500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2022
Time: 40500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2023
Time: 40520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2023
Time: 40520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2024
Time: 40540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2024
Time: 40540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2025
Time: 40560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2025
Time: 40560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2026
Time: 40580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2026
Time: 40580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2027
Time: 40600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2027
Time: 40600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2028
Time: 40620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2028
Time: 40620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2029
Time: 40640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2029
Time: 40640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2030
Time: 40660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2030
Time: 40660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2031
Time: 40680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2031
Time: 40680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2032
Time: 40700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2032
Time: 40700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2033
Time: 40720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2033
Time: 40720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2034
Time: 40740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2034
Time: 40740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2035
Time: 40760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2035
Time: 40760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2036
Time: 40780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2036
Time: 40780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2037
Time: 40800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2037
Time: 40800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2038
Time: 40820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2038
Time: 40820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2039
Time: 40840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2039
Time: 40840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2040
Time: 40860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2040
Time: 40860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2041
Time: 40880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2041
Time: 40880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2042
Time: 40900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2042
Time: 40900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2043
Time: 40920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2043
Time: 40920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2044
Time: 40940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2044
Time: 40940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2045
Time: 40960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2045
Time: 40960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2046
Time: 40980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2046
Time: 40980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2047
Time: 41 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2047
Time: 41 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2048
Time: 41020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2048
Time: 41020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2049
Time: 41040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2049
Time: 41040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2050
Time: 41060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2050
Time: 41060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2051
Time: 41080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2051
Time: 41080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2052
Time: 41100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2052
Time: 41100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2053
Time: 41120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2053
Time: 41120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2054
Time: 41140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2054
Time: 41140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2055
Time: 41160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2055
Time: 41160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2056
Time: 41180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2056
Time: 41180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2057
Time: 41200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2057
Time: 41200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2058
Time: 41220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2058
Time: 41220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2059
Time: 41240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2059
Time: 41240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2060
Time: 41260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2060
Time: 41260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2061
Time: 41280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2061
Time: 41280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2062
Time: 41300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2062
Time: 41300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2063
Time: 41320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2063
Time: 41320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2064
Time: 41340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2064
Time: 41340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2065
Time: 41360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2065
Time: 41360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2066
Time: 41380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2066
Time: 41380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2067
Time: 41400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2067
Time: 41400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2068
Time: 41420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2068
Time: 41420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2069
Time: 41440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2069
Time: 41440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2070
Time: 41460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2070
Time: 41460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2071
Time: 41480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2071
Time: 41480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2072
Time: 41500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2072
Time: 41500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2073
Time: 41520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2073
Time: 41520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2074
Time: 41540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2074
Time: 41540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2075
Time: 41560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2075
Time: 41560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2076
Time: 41580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2076
Time: 41580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2077
Time: 41600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2077
Time: 41600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2078
Time: 41620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2078
Time: 41620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2079
Time: 41640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2079
Time: 41640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2080
Time: 41660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2080
Time: 41660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2081
Time: 41680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2081
Time: 41680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2082
Time: 41700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2082
Time: 41700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2083
Time: 41720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2083
Time: 41720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2084
Time: 41740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2084
Time: 41740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2085
Time: 41760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2085
Time: 41760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2086
Time: 41780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2086
Time: 41780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2087
Time: 41800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2087
Time: 41800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2088
Time: 41820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2088
Time: 41820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2089
Time: 41840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2089
Time: 41840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2090
Time: 41860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2090
Time: 41860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2091
Time: 41880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2091
Time: 41880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2092
Time: 41900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2092
Time: 41900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2093
Time: 41920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2093
Time: 41920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2094
Time: 41940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2094
Time: 41940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2095
Time: 41960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2095
Time: 41960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2096
Time: 41980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2096
Time: 41980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2097
Time: 42 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2097
Time: 42 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2098
Time: 42020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2098
Time: 42020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2099
Time: 42040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2099
Time: 42040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2100
Time: 42060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2100
Time: 42060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2101
Time: 42080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2101
Time: 42080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2102
Time: 42100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2102
Time: 42100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2103
Time: 42120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2103
Time: 42120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2104
Time: 42140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2104
Time: 42140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2105
Time: 42160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2105
Time: 42160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2106
Time: 42180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2106
Time: 42180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2107
Time: 42200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2107
Time: 42200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2108
Time: 42220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2108
Time: 42220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2109
Time: 42240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2109
Time: 42240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2110
Time: 42260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2110
Time: 42260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2111
Time: 42280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2111
Time: 42280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2112
Time: 42300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2112
Time: 42300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2113
Time: 42320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2113
Time: 42320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2114
Time: 42340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2114
Time: 42340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2115
Time: 42360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2115
Time: 42360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2116
Time: 42380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2116
Time: 42380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2117
Time: 42400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2117
Time: 42400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2118
Time: 42420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2118
Time: 42420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2119
Time: 42440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2119
Time: 42440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2120
Time: 42460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2120
Time: 42460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2121
Time: 42480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2121
Time: 42480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2122
Time: 42500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2122
Time: 42500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2123
Time: 42520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2123
Time: 42520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2124
Time: 42540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2124
Time: 42540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2125
Time: 42560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2125
Time: 42560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2126
Time: 42580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2126
Time: 42580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2127
Time: 42600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2127
Time: 42600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2128
Time: 42620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2128
Time: 42620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2129
Time: 42640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2129
Time: 42640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2130
Time: 42660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2130
Time: 42660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2131
Time: 42680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2131
Time: 42680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2132
Time: 42700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2132
Time: 42700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2133
Time: 42720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2133
Time: 42720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2134
Time: 42740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2134
Time: 42740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2135
Time: 42760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2135
Time: 42760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2136
Time: 42780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2136
Time: 42780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2137
Time: 42800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2137
Time: 42800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2138
Time: 42820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2138
Time: 42820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2139
Time: 42840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2139
Time: 42840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2140
Time: 42860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2140
Time: 42860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2141
Time: 42880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2141
Time: 42880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2142
Time: 42900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2142
Time: 42900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2143
Time: 42920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2143
Time: 42920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2144
Time: 42940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2144
Time: 42940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2145
Time: 42960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2145
Time: 42960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2146
Time: 42980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2146
Time: 42980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2147
Time: 43 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2147
Time: 43 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2148
Time: 43020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2148
Time: 43020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2149
Time: 43040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2149
Time: 43040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2150
Time: 43060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2150
Time: 43060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2151
Time: 43080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2151
Time: 43080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2152
Time: 43100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2152
Time: 43100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2153
Time: 43120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2153
Time: 43120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2154
Time: 43140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2154
Time: 43140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2155
Time: 43160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2155
Time: 43160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2156
Time: 43180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2156
Time: 43180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2157
Time: 43200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2157
Time: 43200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2158
Time: 43220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2158
Time: 43220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2159
Time: 43240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2159
Time: 43240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2160
Time: 43260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2160
Time: 43260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2161
Time: 43280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2161
Time: 43280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2162
Time: 43300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2162
Time: 43300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2163
Time: 43320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2163
Time: 43320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2164
Time: 43340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2164
Time: 43340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2165
Time: 43360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2165
Time: 43360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2166
Time: 43380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2166
Time: 43380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2167
Time: 43400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2167
Time: 43400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2168
Time: 43420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2168
Time: 43420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2169
Time: 43440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2169
Time: 43440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2170
Time: 43460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2170
Time: 43460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2171
Time: 43480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2171
Time: 43480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2172
Time: 43500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2172
Time: 43500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2173
Time: 43520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2173
Time: 43520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2174
Time: 43540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2174
Time: 43540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2175
Time: 43560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2175
Time: 43560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2176
Time: 43580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2176
Time: 43580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2177
Time: 43600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2177
Time: 43600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2178
Time: 43620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2178
Time: 43620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2179
Time: 43640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2179
Time: 43640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2180
Time: 43660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2180
Time: 43660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2181
Time: 43680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2181
Time: 43680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2182
Time: 43700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2182
Time: 43700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2183
Time: 43720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2183
Time: 43720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2184
Time: 43740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2184
Time: 43740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2185
Time: 43760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2185
Time: 43760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2186
Time: 43780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2186
Time: 43780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2187
Time: 43800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2187
Time: 43800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2188
Time: 43820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2188
Time: 43820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2189
Time: 43840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2189
Time: 43840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2190
Time: 43860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2190
Time: 43860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2191
Time: 43880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2191
Time: 43880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2192
Time: 43900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2192
Time: 43900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2193
Time: 43920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2193
Time: 43920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2194
Time: 43940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2194
Time: 43940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2195
Time: 43960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2195
Time: 43960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2196
Time: 43980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2196
Time: 43980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2197
Time: 44 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2197
Time: 44 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2198
Time: 44020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2198
Time: 44020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2199
Time: 44040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2199
Time: 44040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2200
Time: 44060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2200
Time: 44060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2201
Time: 44080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2201
Time: 44080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2202
Time: 44100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2202
Time: 44100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2203
Time: 44120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2203
Time: 44120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2204
Time: 44140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2204
Time: 44140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2205
Time: 44160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2205
Time: 44160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2206
Time: 44180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2206
Time: 44180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2207
Time: 44200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2207
Time: 44200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2208
Time: 44220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2208
Time: 44220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2209
Time: 44240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2209
Time: 44240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2210
Time: 44260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2210
Time: 44260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2211
Time: 44280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2211
Time: 44280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2212
Time: 44300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2212
Time: 44300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2213
Time: 44320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2213
Time: 44320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2214
Time: 44340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2214
Time: 44340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2215
Time: 44360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2215
Time: 44360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2216
Time: 44380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2216
Time: 44380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2217
Time: 44400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2217
Time: 44400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2218
Time: 44420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2218
Time: 44420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2219
Time: 44440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2219
Time: 44440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2220
Time: 44460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2220
Time: 44460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2221
Time: 44480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2221
Time: 44480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2222
Time: 44500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2222
Time: 44500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2223
Time: 44520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2223
Time: 44520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2224
Time: 44540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2224
Time: 44540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2225
Time: 44560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2225
Time: 44560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2226
Time: 44580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2226
Time: 44580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2227
Time: 44600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2227
Time: 44600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2228
Time: 44620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2228
Time: 44620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2229
Time: 44640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2229
Time: 44640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2230
Time: 44660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2230
Time: 44660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2231
Time: 44680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2231
Time: 44680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2232
Time: 44700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2232
Time: 44700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2233
Time: 44720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2233
Time: 44720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2234
Time: 44740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2234
Time: 44740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2235
Time: 44760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2235
Time: 44760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2236
Time: 44780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2236
Time: 44780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2237
Time: 44800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2237
Time: 44800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2238
Time: 44820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2238
Time: 44820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2239
Time: 44840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2239
Time: 44840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2240
Time: 44860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2240
Time: 44860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2241
Time: 44880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2241
Time: 44880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2242
Time: 44900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2242
Time: 44900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2243
Time: 44920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2243
Time: 44920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2244
Time: 44940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2244
Time: 44940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2245
Time: 44960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2245
Time: 44960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2246
Time: 44980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2246
Time: 44980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2247
Time: 45 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2247
Time: 45 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2248
Time: 45020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2248
Time: 45020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2249
Time: 45040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2249
Time: 45040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2250
Time: 45060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2250
Time: 45060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2251
Time: 45080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2251
Time: 45080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2252
Time: 45100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2252
Time: 45100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2253
Time: 45120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2253
Time: 45120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2254
Time: 45140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2254
Time: 45140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2255
Time: 45160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2255
Time: 45160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2256
Time: 45180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2256
Time: 45180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2257
Time: 45200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2257
Time: 45200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2258
Time: 45220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2258
Time: 45220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2259
Time: 45240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2259
Time: 45240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2260
Time: 45260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2260
Time: 45260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2261
Time: 45280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2261
Time: 45280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2262
Time: 45300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2262
Time: 45300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2263
Time: 45320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2263
Time: 45320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2264
Time: 45340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2264
Time: 45340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2265
Time: 45360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2265
Time: 45360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2266
Time: 45380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2266
Time: 45380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2267
Time: 45400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2267
Time: 45400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2268
Time: 45420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2268
Time: 45420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2269
Time: 45440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2269
Time: 45440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2270
Time: 45460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2270
Time: 45460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2271
Time: 45480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2271
Time: 45480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2272
Time: 45500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2272
Time: 45500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2273
Time: 45520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2273
Time: 45520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2274
Time: 45540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2274
Time: 45540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2275
Time: 45560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2275
Time: 45560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2276
Time: 45580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2276
Time: 45580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2277
Time: 45600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2277
Time: 45600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2278
Time: 45620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2278
Time: 45620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2279
Time: 45640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2279
Time: 45640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2280
Time: 45660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2280
Time: 45660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2281
Time: 45680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2281
Time: 45680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2282
Time: 45700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2282
Time: 45700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2283
Time: 45720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2283
Time: 45720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2284
Time: 45740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2284
Time: 45740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2285
Time: 45760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2285
Time: 45760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2286
Time: 45780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2286
Time: 45780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2287
Time: 45800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2287
Time: 45800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2288
Time: 45820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2288
Time: 45820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2289
Time: 45840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2289
Time: 45840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2290
Time: 45860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2290
Time: 45860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2291
Time: 45880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2291
Time: 45880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2292
Time: 45900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2292
Time: 45900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2293
Time: 45920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2293
Time: 45920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2294
Time: 45940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2294
Time: 45940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2295
Time: 45960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2295
Time: 45960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2296
Time: 45980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2296
Time: 45980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2297
Time: 46 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2297
Time: 46 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2298
Time: 46020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2298
Time: 46020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2299
Time: 46040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2299
Time: 46040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2300
Time: 46060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2300
Time: 46060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2301
Time: 46080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2301
Time: 46080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2302
Time: 46100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2302
Time: 46100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2303
Time: 46120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2303
Time: 46120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2304
Time: 46140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2304
Time: 46140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2305
Time: 46160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2305
Time: 46160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2306
Time: 46180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2306
Time: 46180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2307
Time: 46200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2307
Time: 46200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2308
Time: 46220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2308
Time: 46220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2309
Time: 46240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2309
Time: 46240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2310
Time: 46260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2310
Time: 46260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2311
Time: 46280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2311
Time: 46280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2312
Time: 46300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2312
Time: 46300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2313
Time: 46320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2313
Time: 46320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2314
Time: 46340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2314
Time: 46340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2315
Time: 46360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2315
Time: 46360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2316
Time: 46380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2316
Time: 46380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2317
Time: 46400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2317
Time: 46400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2318
Time: 46420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2318
Time: 46420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2319
Time: 46440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2319
Time: 46440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2320
Time: 46460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2320
Time: 46460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2321
Time: 46480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2321
Time: 46480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2322
Time: 46500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2322
Time: 46500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2323
Time: 46520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2323
Time: 46520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2324
Time: 46540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2324
Time: 46540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2325
Time: 46560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2325
Time: 46560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2326
Time: 46580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2326
Time: 46580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2327
Time: 46600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2327
Time: 46600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2328
Time: 46620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2328
Time: 46620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2329
Time: 46640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2329
Time: 46640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2330
Time: 46660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2330
Time: 46660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2331
Time: 46680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2331
Time: 46680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2332
Time: 46700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2332
Time: 46700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2333
Time: 46720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2333
Time: 46720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2334
Time: 46740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2334
Time: 46740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2335
Time: 46760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2335
Time: 46760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2336
Time: 46780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2336
Time: 46780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2337
Time: 46800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2337
Time: 46800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2338
Time: 46820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2338
Time: 46820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2339
Time: 46840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2339
Time: 46840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2340
Time: 46860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2340
Time: 46860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2341
Time: 46880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2341
Time: 46880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2342
Time: 46900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2342
Time: 46900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2343
Time: 46920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2343
Time: 46920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2344
Time: 46940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2344
Time: 46940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2345
Time: 46960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2345
Time: 46960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2346
Time: 46980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2346
Time: 46980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2347
Time: 47 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2347
Time: 47 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2348
Time: 47020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2348
Time: 47020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2349
Time: 47040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2349
Time: 47040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2350
Time: 47060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2350
Time: 47060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2351
Time: 47080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2351
Time: 47080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2352
Time: 47100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2352
Time: 47100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2353
Time: 47120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2353
Time: 47120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2354
Time: 47140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2354
Time: 47140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2355
Time: 47160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2355
Time: 47160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2356
Time: 47180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2356
Time: 47180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2357
Time: 47200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2357
Time: 47200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2358
Time: 47220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2358
Time: 47220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2359
Time: 47240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2359
Time: 47240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2360
Time: 47260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2360
Time: 47260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2361
Time: 47280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2361
Time: 47280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2362
Time: 47300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2362
Time: 47300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2363
Time: 47320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2363
Time: 47320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2364
Time: 47340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2364
Time: 47340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2365
Time: 47360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2365
Time: 47360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2366
Time: 47380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2366
Time: 47380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2367
Time: 47400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2367
Time: 47400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2368
Time: 47420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2368
Time: 47420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2369
Time: 47440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2369
Time: 47440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2370
Time: 47460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2370
Time: 47460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2371
Time: 47480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2371
Time: 47480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2372
Time: 47500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2372
Time: 47500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2373
Time: 47520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2373
Time: 47520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2374
Time: 47540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2374
Time: 47540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2375
Time: 47560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2375
Time: 47560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2376
Time: 47580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2376
Time: 47580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2377
Time: 47600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2377
Time: 47600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2378
Time: 47620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2378
Time: 47620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2379
Time: 47640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2379
Time: 47640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2380
Time: 47660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2380
Time: 47660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2381
Time: 47680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2381
Time: 47680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2382
Time: 47700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2382
Time: 47700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2383
Time: 47720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2383
Time: 47720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2384
Time: 47740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2384
Time: 47740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2385
Time: 47760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2385
Time: 47760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2386
Time: 47780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2386
Time: 47780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2387
Time: 47800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2387
Time: 47800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2388
Time: 47820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2388
Time: 47820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2389
Time: 47840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2389
Time: 47840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2390
Time: 47860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2390
Time: 47860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2391
Time: 47880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2391
Time: 47880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2392
Time: 47900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2392
Time: 47900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2393
Time: 47920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2393
Time: 47920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2394
Time: 47940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2394
Time: 47940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2395
Time: 47960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2395
Time: 47960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2396
Time: 47980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2396
Time: 47980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2397
Time: 48 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2397
Time: 48 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2398
Time: 48020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2398
Time: 48020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2399
Time: 48040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2399
Time: 48040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2400
Time: 48060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2400
Time: 48060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2401
Time: 48080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2401
Time: 48080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2402
Time: 48100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2402
Time: 48100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2403
Time: 48120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2403
Time: 48120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2404
Time: 48140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2404
Time: 48140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2405
Time: 48160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2405
Time: 48160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2406
Time: 48180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2406
Time: 48180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2407
Time: 48200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2407
Time: 48200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2408
Time: 48220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2408
Time: 48220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2409
Time: 48240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2409
Time: 48240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2410
Time: 48260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2410
Time: 48260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2411
Time: 48280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2411
Time: 48280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2412
Time: 48300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2412
Time: 48300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2413
Time: 48320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2413
Time: 48320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2414
Time: 48340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2414
Time: 48340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2415
Time: 48360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2415
Time: 48360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2416
Time: 48380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2416
Time: 48380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2417
Time: 48400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2417
Time: 48400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2418
Time: 48420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2418
Time: 48420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2419
Time: 48440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2419
Time: 48440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2420
Time: 48460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2420
Time: 48460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2421
Time: 48480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2421
Time: 48480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2422
Time: 48500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2422
Time: 48500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2423
Time: 48520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2423
Time: 48520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2424
Time: 48540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2424
Time: 48540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2425
Time: 48560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2425
Time: 48560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2426
Time: 48580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2426
Time: 48580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2427
Time: 48600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2427
Time: 48600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2428
Time: 48620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2428
Time: 48620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2429
Time: 48640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2429
Time: 48640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2430
Time: 48660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2430
Time: 48660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2431
Time: 48680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2431
Time: 48680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2432
Time: 48700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2432
Time: 48700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2433
Time: 48720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2433
Time: 48720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2434
Time: 48740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2434
Time: 48740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2435
Time: 48760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2435
Time: 48760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2436
Time: 48780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2436
Time: 48780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2437
Time: 48800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2437
Time: 48800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2438
Time: 48820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2438
Time: 48820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2439
Time: 48840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2439
Time: 48840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2440
Time: 48860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2440
Time: 48860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2441
Time: 48880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2441
Time: 48880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2442
Time: 48900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2442
Time: 48900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2443
Time: 48920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2443
Time: 48920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2444
Time: 48940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2444
Time: 48940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2445
Time: 48960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2445
Time: 48960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2446
Time: 48980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2446
Time: 48980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2447
Time: 49 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2447
Time: 49 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2448
Time: 49020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2448
Time: 49020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2449
Time: 49040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2449
Time: 49040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2450
Time: 49060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2450
Time: 49060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2451
Time: 49080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2451
Time: 49080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2452
Time: 49100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2452
Time: 49100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2453
Time: 49120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2453
Time: 49120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2454
Time: 49140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2454
Time: 49140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2455
Time: 49160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2455
Time: 49160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2456
Time: 49180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2456
Time: 49180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2457
Time: 49200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2457
Time: 49200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2458
Time: 49220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2458
Time: 49220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2459
Time: 49240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2459
Time: 49240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2460
Time: 49260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2460
Time: 49260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2461
Time: 49280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2461
Time: 49280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2462
Time: 49300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2462
Time: 49300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2463
Time: 49320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2463
Time: 49320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2464
Time: 49340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2464
Time: 49340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2465
Time: 49360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2465
Time: 49360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2466
Time: 49380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2466
Time: 49380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2467
Time: 49400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2467
Time: 49400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2468
Time: 49420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2468
Time: 49420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2469
Time: 49440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2469
Time: 49440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2470
Time: 49460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2470
Time: 49460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2471
Time: 49480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2471
Time: 49480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2472
Time: 49500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2472
Time: 49500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2473
Time: 49520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2473
Time: 49520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2474
Time: 49540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2474
Time: 49540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2475
Time: 49560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2475
Time: 49560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2476
Time: 49580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2476
Time: 49580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2477
Time: 49600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2477
Time: 49600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2478
Time: 49620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2478
Time: 49620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2479
Time: 49640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2479
Time: 49640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2480
Time: 49660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2480
Time: 49660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2481
Time: 49680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2481
Time: 49680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2482
Time: 49700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2482
Time: 49700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2483
Time: 49720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2483
Time: 49720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2484
Time: 49740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2484
Time: 49740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2485
Time: 49760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2485
Time: 49760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2486
Time: 49780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2486
Time: 49780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2487
Time: 49800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2487
Time: 49800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2488
Time: 49820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2488
Time: 49820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2489
Time: 49840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2489
Time: 49840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2490
Time: 49860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2490
Time: 49860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2491
Time: 49880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2491
Time: 49880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2492
Time: 49900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2492
Time: 49900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2493
Time: 49920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2493
Time: 49920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2494
Time: 49940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2494
Time: 49940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2495
Time: 49960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2495
Time: 49960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2496
Time: 49980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2496
Time: 49980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2497
Time: 50 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2497
Time: 50 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2498
Time: 50020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2498
Time: 50020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2499
Time: 50040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2499
Time: 50040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2500
Time: 50060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2500
Time: 50060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2501
Time: 50080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2501
Time: 50080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2502
Time: 50100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2502
Time: 50100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2503
Time: 50120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2503
Time: 50120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2504
Time: 50140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2504
Time: 50140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2505
Time: 50160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2505
Time: 50160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2506
Time: 50180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2506
Time: 50180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2507
Time: 50200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2507
Time: 50200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2508
Time: 50220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2508
Time: 50220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2509
Time: 50240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2509
Time: 50240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2510
Time: 50260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2510
Time: 50260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2511
Time: 50280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2511
Time: 50280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2512
Time: 50300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2512
Time: 50300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2513
Time: 50320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2513
Time: 50320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2514
Time: 50340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2514
Time: 50340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2515
Time: 50360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2515
Time: 50360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2516
Time: 50380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2516
Time: 50380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2517
Time: 50400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2517
Time: 50400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2518
Time: 50420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2518
Time: 50420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2519
Time: 50440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2519
Time: 50440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2520
Time: 50460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2520
Time: 50460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2521
Time: 50480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2521
Time: 50480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2522
Time: 50500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2522
Time: 50500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2523
Time: 50520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2523
Time: 50520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2524
Time: 50540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2524
Time: 50540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2525
Time: 50560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2525
Time: 50560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2526
Time: 50580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2526
Time: 50580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2527
Time: 50600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2527
Time: 50600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2528
Time: 50620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2528
Time: 50620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2529
Time: 50640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2529
Time: 50640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2530
Time: 50660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2530
Time: 50660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2531
Time: 50680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2531
Time: 50680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2532
Time: 50700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2532
Time: 50700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2533
Time: 50720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2533
Time: 50720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2534
Time: 50740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2534
Time: 50740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2535
Time: 50760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2535
Time: 50760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2536
Time: 50780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2536
Time: 50780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2537
Time: 50800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2537
Time: 50800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2538
Time: 50820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2538
Time: 50820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2539
Time: 50840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2539
Time: 50840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2540
Time: 50860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2540
Time: 50860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2541
Time: 50880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2541
Time: 50880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2542
Time: 50900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2542
Time: 50900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2543
Time: 50920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2543
Time: 50920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2544
Time: 50940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2544
Time: 50940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2545
Time: 50960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2545
Time: 50960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2546
Time: 50980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2546
Time: 50980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2547
Time: 51 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2547
Time: 51 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2548
Time: 51020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2548
Time: 51020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2549
Time: 51040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2549
Time: 51040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2550
Time: 51060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2550
Time: 51060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2551
Time: 51080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2551
Time: 51080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2552
Time: 51100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2552
Time: 51100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2553
Time: 51120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2553
Time: 51120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2554
Time: 51140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2554
Time: 51140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2555
Time: 51160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2555
Time: 51160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2556
Time: 51180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2556
Time: 51180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2557
Time: 51200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2557
Time: 51200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2558
Time: 51220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2558
Time: 51220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2559
Time: 51240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2559
Time: 51240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2560
Time: 51260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2560
Time: 51260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2561
Time: 51280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2561
Time: 51280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2562
Time: 51300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2562
Time: 51300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2563
Time: 51320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2563
Time: 51320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2564
Time: 51340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2564
Time: 51340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2565
Time: 51360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2565
Time: 51360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2566
Time: 51380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2566
Time: 51380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2567
Time: 51400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2567
Time: 51400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2568
Time: 51420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2568
Time: 51420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2569
Time: 51440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2569
Time: 51440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2570
Time: 51460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2570
Time: 51460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2571
Time: 51480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2571
Time: 51480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2572
Time: 51500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2572
Time: 51500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2573
Time: 51520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2573
Time: 51520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2574
Time: 51540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2574
Time: 51540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2575
Time: 51560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2575
Time: 51560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2576
Time: 51580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2576
Time: 51580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2577
Time: 51600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2577
Time: 51600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2578
Time: 51620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2578
Time: 51620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2579
Time: 51640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2579
Time: 51640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2580
Time: 51660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2580
Time: 51660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2581
Time: 51680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2581
Time: 51680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2582
Time: 51700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2582
Time: 51700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2583
Time: 51720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2583
Time: 51720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2584
Time: 51740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2584
Time: 51740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2585
Time: 51760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2585
Time: 51760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2586
Time: 51780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2586
Time: 51780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2587
Time: 51800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2587
Time: 51800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2588
Time: 51820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2588
Time: 51820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2589
Time: 51840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2589
Time: 51840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2590
Time: 51860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2590
Time: 51860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2591
Time: 51880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2591
Time: 51880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2592
Time: 51900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2592
Time: 51900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2593
Time: 51920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2593
Time: 51920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2594
Time: 51940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2594
Time: 51940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2595
Time: 51960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2595
Time: 51960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2596
Time: 51980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2596
Time: 51980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2597
Time: 52 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2597
Time: 52 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2598
Time: 52020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2598
Time: 52020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2599
Time: 52040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2599
Time: 52040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2600
Time: 52060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2600
Time: 52060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2601
Time: 52080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2601
Time: 52080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2602
Time: 52100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2602
Time: 52100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2603
Time: 52120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2603
Time: 52120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2604
Time: 52140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2604
Time: 52140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2605
Time: 52160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2605
Time: 52160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2606
Time: 52180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2606
Time: 52180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2607
Time: 52200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2607
Time: 52200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2608
Time: 52220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2608
Time: 52220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2609
Time: 52240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2609
Time: 52240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2610
Time: 52260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2610
Time: 52260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2611
Time: 52280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2611
Time: 52280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2612
Time: 52300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2612
Time: 52300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2613
Time: 52320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2613
Time: 52320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2614
Time: 52340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2614
Time: 52340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2615
Time: 52360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2615
Time: 52360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2616
Time: 52380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2616
Time: 52380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2617
Time: 52400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2617
Time: 52400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2618
Time: 52420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2618
Time: 52420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2619
Time: 52440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2619
Time: 52440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2620
Time: 52460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2620
Time: 52460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2621
Time: 52480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2621
Time: 52480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2622
Time: 52500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2622
Time: 52500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2623
Time: 52520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2623
Time: 52520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2624
Time: 52540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2624
Time: 52540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2625
Time: 52560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2625
Time: 52560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2626
Time: 52580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2626
Time: 52580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2627
Time: 52600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2627
Time: 52600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2628
Time: 52620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2628
Time: 52620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2629
Time: 52640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2629
Time: 52640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2630
Time: 52660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2630
Time: 52660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2631
Time: 52680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2631
Time: 52680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2632
Time: 52700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2632
Time: 52700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2633
Time: 52720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2633
Time: 52720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2634
Time: 52740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2634
Time: 52740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2635
Time: 52760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2635
Time: 52760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2636
Time: 52780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2636
Time: 52780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2637
Time: 52800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2637
Time: 52800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2638
Time: 52820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2638
Time: 52820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2639
Time: 52840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2639
Time: 52840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2640
Time: 52860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2640
Time: 52860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2641
Time: 52880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2641
Time: 52880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2642
Time: 52900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2642
Time: 52900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2643
Time: 52920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2643
Time: 52920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2644
Time: 52940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2644
Time: 52940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2645
Time: 52960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2645
Time: 52960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2646
Time: 52980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2646
Time: 52980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2647
Time: 53 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2647
Time: 53 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2648
Time: 53020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2648
Time: 53020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2649
Time: 53040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2649
Time: 53040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2650
Time: 53060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2650
Time: 53060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2651
Time: 53080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2651
Time: 53080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2652
Time: 53100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2652
Time: 53100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2653
Time: 53120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2653
Time: 53120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2654
Time: 53140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2654
Time: 53140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2655
Time: 53160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2655
Time: 53160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2656
Time: 53180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2656
Time: 53180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2657
Time: 53200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2657
Time: 53200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2658
Time: 53220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2658
Time: 53220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2659
Time: 53240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2659
Time: 53240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2660
Time: 53260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2660
Time: 53260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2661
Time: 53280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2661
Time: 53280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2662
Time: 53300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2662
Time: 53300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2663
Time: 53320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2663
Time: 53320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2664
Time: 53340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2664
Time: 53340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2665
Time: 53360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2665
Time: 53360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2666
Time: 53380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2666
Time: 53380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2667
Time: 53400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2667
Time: 53400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2668
Time: 53420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2668
Time: 53420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2669
Time: 53440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2669
Time: 53440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2670
Time: 53460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2670
Time: 53460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2671
Time: 53480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2671
Time: 53480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2672
Time: 53500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2672
Time: 53500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2673
Time: 53520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2673
Time: 53520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2674
Time: 53540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2674
Time: 53540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2675
Time: 53560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2675
Time: 53560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2676
Time: 53580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2676
Time: 53580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2677
Time: 53600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2677
Time: 53600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2678
Time: 53620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2678
Time: 53620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2679
Time: 53640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2679
Time: 53640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2680
Time: 53660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2680
Time: 53660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2681
Time: 53680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2681
Time: 53680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2682
Time: 53700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2682
Time: 53700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2683
Time: 53720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2683
Time: 53720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2684
Time: 53740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2684
Time: 53740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2685
Time: 53760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2685
Time: 53760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2686
Time: 53780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2686
Time: 53780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2687
Time: 53800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2687
Time: 53800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2688
Time: 53820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2688
Time: 53820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2689
Time: 53840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2689
Time: 53840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2690
Time: 53860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2690
Time: 53860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2691
Time: 53880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2691
Time: 53880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2692
Time: 53900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2692
Time: 53900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2693
Time: 53920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2693
Time: 53920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2694
Time: 53940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2694
Time: 53940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2695
Time: 53960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2695
Time: 53960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2696
Time: 53980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2696
Time: 53980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2697
Time: 54 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2697
Time: 54 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2698
Time: 54020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2698
Time: 54020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2699
Time: 54040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2699
Time: 54040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2700
Time: 54060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2700
Time: 54060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2701
Time: 54080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2701
Time: 54080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2702
Time: 54100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2702
Time: 54100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2703
Time: 54120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2703
Time: 54120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2704
Time: 54140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2704
Time: 54140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2705
Time: 54160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2705
Time: 54160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2706
Time: 54180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2706
Time: 54180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2707
Time: 54200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2707
Time: 54200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2708
Time: 54220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2708
Time: 54220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2709
Time: 54240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2709
Time: 54240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2710
Time: 54260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2710
Time: 54260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2711
Time: 54280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2711
Time: 54280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2712
Time: 54300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2712
Time: 54300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2713
Time: 54320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2713
Time: 54320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2714
Time: 54340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2714
Time: 54340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2715
Time: 54360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2715
Time: 54360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2716
Time: 54380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2716
Time: 54380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2717
Time: 54400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2717
Time: 54400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2718
Time: 54420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2718
Time: 54420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2719
Time: 54440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2719
Time: 54440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2720
Time: 54460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2720
Time: 54460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2721
Time: 54480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2721
Time: 54480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2722
Time: 54500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2722
Time: 54500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2723
Time: 54520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2723
Time: 54520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2724
Time: 54540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2724
Time: 54540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2725
Time: 54560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2725
Time: 54560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2726
Time: 54580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2726
Time: 54580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2727
Time: 54600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2727
Time: 54600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2728
Time: 54620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2728
Time: 54620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2729
Time: 54640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2729
Time: 54640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2730
Time: 54660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2730
Time: 54660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2731
Time: 54680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2731
Time: 54680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2732
Time: 54700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2732
Time: 54700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2733
Time: 54720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2733
Time: 54720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2734
Time: 54740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2734
Time: 54740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2735
Time: 54760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2735
Time: 54760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2736
Time: 54780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2736
Time: 54780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2737
Time: 54800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2737
Time: 54800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2738
Time: 54820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2738
Time: 54820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2739
Time: 54840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2739
Time: 54840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2740
Time: 54860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2740
Time: 54860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2741
Time: 54880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2741
Time: 54880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2742
Time: 54900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2742
Time: 54900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2743
Time: 54920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2743
Time: 54920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2744
Time: 54940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2744
Time: 54940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2745
Time: 54960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2745
Time: 54960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2746
Time: 54980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2746
Time: 54980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2747
Time: 55 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2747
Time: 55 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2748
Time: 55020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2748
Time: 55020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2749
Time: 55040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2749
Time: 55040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2750
Time: 55060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2750
Time: 55060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2751
Time: 55080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2751
Time: 55080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2752
Time: 55100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2752
Time: 55100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2753
Time: 55120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2753
Time: 55120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2754
Time: 55140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2754
Time: 55140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2755
Time: 55160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2755
Time: 55160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2756
Time: 55180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2756
Time: 55180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2757
Time: 55200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2757
Time: 55200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2758
Time: 55220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2758
Time: 55220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2759
Time: 55240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2759
Time: 55240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2760
Time: 55260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2760
Time: 55260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2761
Time: 55280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2761
Time: 55280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2762
Time: 55300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2762
Time: 55300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2763
Time: 55320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2763
Time: 55320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2764
Time: 55340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2764
Time: 55340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2765
Time: 55360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2765
Time: 55360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2766
Time: 55380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2766
Time: 55380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2767
Time: 55400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2767
Time: 55400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2768
Time: 55420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2768
Time: 55420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2769
Time: 55440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2769
Time: 55440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2770
Time: 55460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2770
Time: 55460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2771
Time: 55480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2771
Time: 55480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2772
Time: 55500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2772
Time: 55500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2773
Time: 55520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2773
Time: 55520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2774
Time: 55540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2774
Time: 55540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2775
Time: 55560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2775
Time: 55560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2776
Time: 55580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2776
Time: 55580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2777
Time: 55600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2777
Time: 55600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2778
Time: 55620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2778
Time: 55620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2779
Time: 55640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2779
Time: 55640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2780
Time: 55660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2780
Time: 55660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2781
Time: 55680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2781
Time: 55680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2782
Time: 55700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2782
Time: 55700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2783
Time: 55720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2783
Time: 55720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2784
Time: 55740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2784
Time: 55740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2785
Time: 55760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2785
Time: 55760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2786
Time: 55780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2786
Time: 55780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2787
Time: 55800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2787
Time: 55800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2788
Time: 55820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2788
Time: 55820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2789
Time: 55840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2789
Time: 55840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2790
Time: 55860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2790
Time: 55860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2791
Time: 55880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2791
Time: 55880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2792
Time: 55900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2792
Time: 55900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2793
Time: 55920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2793
Time: 55920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2794
Time: 55940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2794
Time: 55940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2795
Time: 55960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2795
Time: 55960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2796
Time: 55980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2796
Time: 55980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2797
Time: 56 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2797
Time: 56 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2798
Time: 56020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2798
Time: 56020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2799
Time: 56040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2799
Time: 56040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2800
Time: 56060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2800
Time: 56060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2801
Time: 56080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2801
Time: 56080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2802
Time: 56100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2802
Time: 56100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2803
Time: 56120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2803
Time: 56120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2804
Time: 56140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2804
Time: 56140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2805
Time: 56160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2805
Time: 56160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2806
Time: 56180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2806
Time: 56180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2807
Time: 56200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2807
Time: 56200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2808
Time: 56220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2808
Time: 56220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2809
Time: 56240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2809
Time: 56240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2810
Time: 56260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2810
Time: 56260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2811
Time: 56280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2811
Time: 56280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2812
Time: 56300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2812
Time: 56300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2813
Time: 56320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2813
Time: 56320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2814
Time: 56340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2814
Time: 56340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2815
Time: 56360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2815
Time: 56360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2816
Time: 56380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2816
Time: 56380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2817
Time: 56400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2817
Time: 56400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2818
Time: 56420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2818
Time: 56420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2819
Time: 56440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2819
Time: 56440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2820
Time: 56460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2820
Time: 56460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2821
Time: 56480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2821
Time: 56480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2822
Time: 56500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2822
Time: 56500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2823
Time: 56520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2823
Time: 56520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2824
Time: 56540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2824
Time: 56540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2825
Time: 56560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2825
Time: 56560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2826
Time: 56580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2826
Time: 56580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2827
Time: 56600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2827
Time: 56600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2828
Time: 56620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2828
Time: 56620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2829
Time: 56640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2829
Time: 56640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2830
Time: 56660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2830
Time: 56660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2831
Time: 56680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2831
Time: 56680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2832
Time: 56700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2832
Time: 56700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2833
Time: 56720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2833
Time: 56720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2834
Time: 56740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2834
Time: 56740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2835
Time: 56760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2835
Time: 56760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2836
Time: 56780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2836
Time: 56780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2837
Time: 56800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2837
Time: 56800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2838
Time: 56820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2838
Time: 56820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2839
Time: 56840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2839
Time: 56840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2840
Time: 56860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2840
Time: 56860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2841
Time: 56880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2841
Time: 56880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2842
Time: 56900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2842
Time: 56900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2843
Time: 56920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2843
Time: 56920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2844
Time: 56940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2844
Time: 56940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2845
Time: 56960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2845
Time: 56960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2846
Time: 56980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2846
Time: 56980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2847
Time: 57 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2847
Time: 57 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2848
Time: 57020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2848
Time: 57020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2849
Time: 57040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2849
Time: 57040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2850
Time: 57060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2850
Time: 57060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2851
Time: 57080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2851
Time: 57080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2852
Time: 57100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2852
Time: 57100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2853
Time: 57120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2853
Time: 57120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2854
Time: 57140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2854
Time: 57140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2855
Time: 57160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2855
Time: 57160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2856
Time: 57180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2856
Time: 57180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2857
Time: 57200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2857
Time: 57200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2858
Time: 57220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2858
Time: 57220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2859
Time: 57240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2859
Time: 57240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2860
Time: 57260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2860
Time: 57260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2861
Time: 57280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2861
Time: 57280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2862
Time: 57300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2862
Time: 57300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2863
Time: 57320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2863
Time: 57320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2864
Time: 57340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2864
Time: 57340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2865
Time: 57360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2865
Time: 57360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2866
Time: 57380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2866
Time: 57380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2867
Time: 57400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2867
Time: 57400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2868
Time: 57420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2868
Time: 57420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2869
Time: 57440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2869
Time: 57440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2870
Time: 57460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2870
Time: 57460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2871
Time: 57480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2871
Time: 57480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2872
Time: 57500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2872
Time: 57500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2873
Time: 57520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2873
Time: 57520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2874
Time: 57540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2874
Time: 57540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2875
Time: 57560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2875
Time: 57560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2876
Time: 57580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2876
Time: 57580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2877
Time: 57600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2877
Time: 57600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2878
Time: 57620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2878
Time: 57620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2879
Time: 57640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2879
Time: 57640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2880
Time: 57660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2880
Time: 57660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2881
Time: 57680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2881
Time: 57680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2882
Time: 57700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2882
Time: 57700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2883
Time: 57720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2883
Time: 57720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2884
Time: 57740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2884
Time: 57740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2885
Time: 57760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2885
Time: 57760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2886
Time: 57780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2886
Time: 57780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2887
Time: 57800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2887
Time: 57800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2888
Time: 57820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2888
Time: 57820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2889
Time: 57840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2889
Time: 57840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2890
Time: 57860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2890
Time: 57860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2891
Time: 57880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2891
Time: 57880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2892
Time: 57900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2892
Time: 57900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2893
Time: 57920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2893
Time: 57920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2894
Time: 57940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2894
Time: 57940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2895
Time: 57960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2895
Time: 57960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2896
Time: 57980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2896
Time: 57980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2897
Time: 58 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2897
Time: 58 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2898
Time: 58020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2898
Time: 58020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2899
Time: 58040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2899
Time: 58040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2900
Time: 58060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2900
Time: 58060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2901
Time: 58080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2901
Time: 58080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2902
Time: 58100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2902
Time: 58100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2903
Time: 58120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2903
Time: 58120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2904
Time: 58140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2904
Time: 58140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2905
Time: 58160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2905
Time: 58160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2906
Time: 58180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2906
Time: 58180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2907
Time: 58200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2907
Time: 58200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2908
Time: 58220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2908
Time: 58220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2909
Time: 58240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2909
Time: 58240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2910
Time: 58260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2910
Time: 58260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2911
Time: 58280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2911
Time: 58280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2912
Time: 58300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2912
Time: 58300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2913
Time: 58320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2913
Time: 58320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2914
Time: 58340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2914
Time: 58340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2915
Time: 58360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2915
Time: 58360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2916
Time: 58380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2916
Time: 58380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2917
Time: 58400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2917
Time: 58400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2918
Time: 58420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2918
Time: 58420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2919
Time: 58440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2919
Time: 58440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2920
Time: 58460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2920
Time: 58460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2921
Time: 58480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2921
Time: 58480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2922
Time: 58500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2922
Time: 58500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2923
Time: 58520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2923
Time: 58520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2924
Time: 58540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2924
Time: 58540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2925
Time: 58560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2925
Time: 58560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2926
Time: 58580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2926
Time: 58580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2927
Time: 58600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2927
Time: 58600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2928
Time: 58620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2928
Time: 58620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2929
Time: 58640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2929
Time: 58640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2930
Time: 58660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2930
Time: 58660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2931
Time: 58680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2931
Time: 58680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2932
Time: 58700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2932
Time: 58700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2933
Time: 58720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2933
Time: 58720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2934
Time: 58740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2934
Time: 58740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2935
Time: 58760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2935
Time: 58760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2936
Time: 58780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2936
Time: 58780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2937
Time: 58800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2937
Time: 58800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2938
Time: 58820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2938
Time: 58820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2939
Time: 58840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2939
Time: 58840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2940
Time: 58860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2940
Time: 58860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2941
Time: 58880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2941
Time: 58880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2942
Time: 58900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2942
Time: 58900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2943
Time: 58920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2943
Time: 58920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2944
Time: 58940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2944
Time: 58940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2945
Time: 58960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2945
Time: 58960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2946
Time: 58980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2946
Time: 58980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2947
Time: 59 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2947
Time: 59 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2948
Time: 59020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2948
Time: 59020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2949
Time: 59040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2949
Time: 59040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2950
Time: 59060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2950
Time: 59060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2951
Time: 59080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2951
Time: 59080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2952
Time: 59100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2952
Time: 59100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2953
Time: 59120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2953
Time: 59120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2954
Time: 59140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2954
Time: 59140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2955
Time: 59160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2955
Time: 59160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2956
Time: 59180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2956
Time: 59180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2957
Time: 59200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2957
Time: 59200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2958
Time: 59220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2958
Time: 59220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2959
Time: 59240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2959
Time: 59240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2960
Time: 59260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2960
Time: 59260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2961
Time: 59280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2961
Time: 59280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2962
Time: 59300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2962
Time: 59300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2963
Time: 59320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2963
Time: 59320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2964
Time: 59340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2964
Time: 59340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2965
Time: 59360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2965
Time: 59360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2966
Time: 59380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2966
Time: 59380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2967
Time: 59400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2967
Time: 59400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2968
Time: 59420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2968
Time: 59420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2969
Time: 59440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2969
Time: 59440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2970
Time: 59460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2970
Time: 59460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2971
Time: 59480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2971
Time: 59480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2972
Time: 59500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2972
Time: 59500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2973
Time: 59520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2973
Time: 59520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2974
Time: 59540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2974
Time: 59540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2975
Time: 59560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2975
Time: 59560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2976
Time: 59580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2976
Time: 59580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2977
Time: 59600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2977
Time: 59600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2978
Time: 59620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2978
Time: 59620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2979
Time: 59640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2979
Time: 59640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2980
Time: 59660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2980
Time: 59660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2981
Time: 59680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2981
Time: 59680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2982
Time: 59700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2982
Time: 59700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2983
Time: 59720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2983
Time: 59720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2984
Time: 59740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2984
Time: 59740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2985
Time: 59760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2985
Time: 59760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2986
Time: 59780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2986
Time: 59780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2987
Time: 59800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2987
Time: 59800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2988
Time: 59820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2988
Time: 59820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2989
Time: 59840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2989
Time: 59840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2990
Time: 59860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2990
Time: 59860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2991
Time: 59880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2991
Time: 59880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2992
Time: 59900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2992
Time: 59900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2993
Time: 59920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2993
Time: 59920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2994
Time: 59940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2994
Time: 59940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2995
Time: 59960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2995
Time: 59960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2996
Time: 59980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2996
Time: 59980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2997
Time: 60 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2997
Time: 60 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2998
Time: 60020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2998
Time: 60020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 2999
Time: 60040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 2999
Time: 60040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3000
Time: 60060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3000
Time: 60060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3001
Time: 60080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3001
Time: 60080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3002
Time: 60100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3002
Time: 60100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3003
Time: 60120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3003
Time: 60120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3004
Time: 60140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3004
Time: 60140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3005
Time: 60160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3005
Time: 60160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3006
Time: 60180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3006
Time: 60180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3007
Time: 60200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3007
Time: 60200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3008
Time: 60220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3008
Time: 60220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3009
Time: 60240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3009
Time: 60240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3010
Time: 60260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3010
Time: 60260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3011
Time: 60280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3011
Time: 60280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3012
Time: 60300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3012
Time: 60300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3013
Time: 60320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3013
Time: 60320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3014
Time: 60340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3014
Time: 60340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3015
Time: 60360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3015
Time: 60360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3016
Time: 60380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3016
Time: 60380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3017
Time: 60400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3017
Time: 60400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3018
Time: 60420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3018
Time: 60420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3019
Time: 60440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3019
Time: 60440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3020
Time: 60460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3020
Time: 60460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3021
Time: 60480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3021
Time: 60480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3022
Time: 60500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3022
Time: 60500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3023
Time: 60520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3023
Time: 60520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3024
Time: 60540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3024
Time: 60540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3025
Time: 60560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3025
Time: 60560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3026
Time: 60580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3026
Time: 60580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3027
Time: 60600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3027
Time: 60600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3028
Time: 60620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3028
Time: 60620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3029
Time: 60640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3029
Time: 60640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3030
Time: 60660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3030
Time: 60660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3031
Time: 60680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3031
Time: 60680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3032
Time: 60700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3032
Time: 60700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3033
Time: 60720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3033
Time: 60720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3034
Time: 60740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3034
Time: 60740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3035
Time: 60760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3035
Time: 60760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3036
Time: 60780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3036
Time: 60780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3037
Time: 60800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3037
Time: 60800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3038
Time: 60820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3038
Time: 60820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3039
Time: 60840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3039
Time: 60840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3040
Time: 60860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3040
Time: 60860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3041
Time: 60880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3041
Time: 60880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3042
Time: 60900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3042
Time: 60900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3043
Time: 60920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3043
Time: 60920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3044
Time: 60940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3044
Time: 60940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3045
Time: 60960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3045
Time: 60960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3046
Time: 60980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3046
Time: 60980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3047
Time: 61 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3047
Time: 61 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3048
Time: 61020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3048
Time: 61020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3049
Time: 61040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3049
Time: 61040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3050
Time: 61060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3050
Time: 61060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3051
Time: 61080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3051
Time: 61080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3052
Time: 61100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3052
Time: 61100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3053
Time: 61120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3053
Time: 61120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3054
Time: 61140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3054
Time: 61140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3055
Time: 61160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3055
Time: 61160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3056
Time: 61180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3056
Time: 61180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3057
Time: 61200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3057
Time: 61200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3058
Time: 61220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3058
Time: 61220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3059
Time: 61240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3059
Time: 61240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3060
Time: 61260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3060
Time: 61260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3061
Time: 61280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3061
Time: 61280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3062
Time: 61300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3062
Time: 61300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3063
Time: 61320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3063
Time: 61320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3064
Time: 61340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3064
Time: 61340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3065
Time: 61360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3065
Time: 61360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3066
Time: 61380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3066
Time: 61380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3067
Time: 61400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3067
Time: 61400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3068
Time: 61420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3068
Time: 61420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3069
Time: 61440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3069
Time: 61440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3070
Time: 61460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3070
Time: 61460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3071
Time: 61480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3071
Time: 61480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3072
Time: 61500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3072
Time: 61500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3073
Time: 61520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3073
Time: 61520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3074
Time: 61540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3074
Time: 61540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3075
Time: 61560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3075
Time: 61560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3076
Time: 61580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3076
Time: 61580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3077
Time: 61600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3077
Time: 61600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3078
Time: 61620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3078
Time: 61620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3079
Time: 61640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3079
Time: 61640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3080
Time: 61660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3080
Time: 61660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3081
Time: 61680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3081
Time: 61680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3082
Time: 61700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3082
Time: 61700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3083
Time: 61720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3083
Time: 61720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3084
Time: 61740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3084
Time: 61740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3085
Time: 61760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3085
Time: 61760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3086
Time: 61780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3086
Time: 61780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3087
Time: 61800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3087
Time: 61800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3088
Time: 61820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3088
Time: 61820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3089
Time: 61840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3089
Time: 61840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3090
Time: 61860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3090
Time: 61860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3091
Time: 61880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3091
Time: 61880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3092
Time: 61900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3092
Time: 61900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3093
Time: 61920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3093
Time: 61920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3094
Time: 61940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3094
Time: 61940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3095
Time: 61960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3095
Time: 61960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3096
Time: 61980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3096
Time: 61980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3097
Time: 62 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3097
Time: 62 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3098
Time: 62020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3098
Time: 62020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3099
Time: 62040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3099
Time: 62040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3100
Time: 62060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3100
Time: 62060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3101
Time: 62080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3101
Time: 62080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3102
Time: 62100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3102
Time: 62100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3103
Time: 62120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3103
Time: 62120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3104
Time: 62140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3104
Time: 62140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3105
Time: 62160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3105
Time: 62160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3106
Time: 62180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3106
Time: 62180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3107
Time: 62200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3107
Time: 62200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3108
Time: 62220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3108
Time: 62220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3109
Time: 62240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3109
Time: 62240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3110
Time: 62260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3110
Time: 62260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3111
Time: 62280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3111
Time: 62280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3112
Time: 62300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3112
Time: 62300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3113
Time: 62320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3113
Time: 62320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3114
Time: 62340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3114
Time: 62340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3115
Time: 62360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3115
Time: 62360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3116
Time: 62380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3116
Time: 62380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3117
Time: 62400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3117
Time: 62400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3118
Time: 62420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3118
Time: 62420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3119
Time: 62440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3119
Time: 62440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3120
Time: 62460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3120
Time: 62460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3121
Time: 62480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3121
Time: 62480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3122
Time: 62500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3122
Time: 62500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3123
Time: 62520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3123
Time: 62520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3124
Time: 62540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3124
Time: 62540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3125
Time: 62560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3125
Time: 62560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3126
Time: 62580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3126
Time: 62580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3127
Time: 62600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3127
Time: 62600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3128
Time: 62620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3128
Time: 62620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3129
Time: 62640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3129
Time: 62640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3130
Time: 62660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3130
Time: 62660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3131
Time: 62680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3131
Time: 62680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3132
Time: 62700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3132
Time: 62700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3133
Time: 62720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3133
Time: 62720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3134
Time: 62740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3134
Time: 62740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3135
Time: 62760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3135
Time: 62760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3136
Time: 62780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3136
Time: 62780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3137
Time: 62800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3137
Time: 62800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3138
Time: 62820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3138
Time: 62820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3139
Time: 62840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3139
Time: 62840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3140
Time: 62860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3140
Time: 62860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3141
Time: 62880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3141
Time: 62880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3142
Time: 62900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3142
Time: 62900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3143
Time: 62920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3143
Time: 62920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3144
Time: 62940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3144
Time: 62940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3145
Time: 62960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3145
Time: 62960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3146
Time: 62980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3146
Time: 62980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3147
Time: 63 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3147
Time: 63 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3148
Time: 63020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3148
Time: 63020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3149
Time: 63040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3149
Time: 63040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3150
Time: 63060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3150
Time: 63060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3151
Time: 63080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3151
Time: 63080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3152
Time: 63100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3152
Time: 63100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3153
Time: 63120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3153
Time: 63120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3154
Time: 63140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3154
Time: 63140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3155
Time: 63160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3155
Time: 63160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3156
Time: 63180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3156
Time: 63180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3157
Time: 63200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3157
Time: 63200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3158
Time: 63220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3158
Time: 63220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3159
Time: 63240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3159
Time: 63240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3160
Time: 63260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3160
Time: 63260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3161
Time: 63280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3161
Time: 63280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3162
Time: 63300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3162
Time: 63300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3163
Time: 63320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3163
Time: 63320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3164
Time: 63340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3164
Time: 63340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3165
Time: 63360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3165
Time: 63360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3166
Time: 63380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3166
Time: 63380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3167
Time: 63400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3167
Time: 63400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3168
Time: 63420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3168
Time: 63420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3169
Time: 63440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3169
Time: 63440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3170
Time: 63460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3170
Time: 63460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3171
Time: 63480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3171
Time: 63480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3172
Time: 63500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3172
Time: 63500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3173
Time: 63520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3173
Time: 63520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3174
Time: 63540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3174
Time: 63540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3175
Time: 63560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3175
Time: 63560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3176
Time: 63580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3176
Time: 63580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3177
Time: 63600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3177
Time: 63600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3178
Time: 63620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3178
Time: 63620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3179
Time: 63640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3179
Time: 63640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3180
Time: 63660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3180
Time: 63660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3181
Time: 63680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3181
Time: 63680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3182
Time: 63700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3182
Time: 63700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3183
Time: 63720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3183
Time: 63720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3184
Time: 63740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3184
Time: 63740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3185
Time: 63760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3185
Time: 63760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3186
Time: 63780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3186
Time: 63780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3187
Time: 63800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3187
Time: 63800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3188
Time: 63820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3188
Time: 63820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3189
Time: 63840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3189
Time: 63840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3190
Time: 63860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3190
Time: 63860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3191
Time: 63880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3191
Time: 63880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3192
Time: 63900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3192
Time: 63900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3193
Time: 63920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3193
Time: 63920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3194
Time: 63940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3194
Time: 63940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3195
Time: 63960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3195
Time: 63960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3196
Time: 63980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3196
Time: 63980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3197
Time: 64 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3197
Time: 64 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3198
Time: 64020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3198
Time: 64020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3199
Time: 64040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3199
Time: 64040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3200
Time: 64060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3200
Time: 64060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3201
Time: 64080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3201
Time: 64080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3202
Time: 64100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3202
Time: 64100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3203
Time: 64120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3203
Time: 64120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3204
Time: 64140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3204
Time: 64140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3205
Time: 64160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3205
Time: 64160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3206
Time: 64180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3206
Time: 64180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3207
Time: 64200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3207
Time: 64200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3208
Time: 64220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3208
Time: 64220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3209
Time: 64240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3209
Time: 64240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3210
Time: 64260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3210
Time: 64260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3211
Time: 64280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3211
Time: 64280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3212
Time: 64300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3212
Time: 64300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3213
Time: 64320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3213
Time: 64320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3214
Time: 64340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3214
Time: 64340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3215
Time: 64360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3215
Time: 64360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3216
Time: 64380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3216
Time: 64380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3217
Time: 64400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3217
Time: 64400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3218
Time: 64420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3218
Time: 64420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3219
Time: 64440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3219
Time: 64440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3220
Time: 64460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3220
Time: 64460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3221
Time: 64480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3221
Time: 64480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3222
Time: 64500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3222
Time: 64500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3223
Time: 64520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3223
Time: 64520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3224
Time: 64540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3224
Time: 64540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3225
Time: 64560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3225
Time: 64560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3226
Time: 64580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3226
Time: 64580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3227
Time: 64600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3227
Time: 64600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3228
Time: 64620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3228
Time: 64620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3229
Time: 64640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3229
Time: 64640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3230
Time: 64660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3230
Time: 64660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3231
Time: 64680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3231
Time: 64680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3232
Time: 64700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3232
Time: 64700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3233
Time: 64720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3233
Time: 64720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3234
Time: 64740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3234
Time: 64740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3235
Time: 64760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3235
Time: 64760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3236
Time: 64780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3236
Time: 64780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3237
Time: 64800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3237
Time: 64800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3238
Time: 64820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3238
Time: 64820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3239
Time: 64840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3239
Time: 64840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3240
Time: 64860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3240
Time: 64860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3241
Time: 64880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3241
Time: 64880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3242
Time: 64900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3242
Time: 64900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3243
Time: 64920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3243
Time: 64920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3244
Time: 64940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3244
Time: 64940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3245
Time: 64960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3245
Time: 64960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3246
Time: 64980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3246
Time: 64980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3247
Time: 65 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3247
Time: 65 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3248
Time: 65020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3248
Time: 65020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3249
Time: 65040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3249
Time: 65040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3250
Time: 65060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3250
Time: 65060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3251
Time: 65080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3251
Time: 65080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3252
Time: 65100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3252
Time: 65100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3253
Time: 65120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3253
Time: 65120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3254
Time: 65140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3254
Time: 65140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3255
Time: 65160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3255
Time: 65160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3256
Time: 65180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3256
Time: 65180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3257
Time: 65200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3257
Time: 65200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3258
Time: 65220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3258
Time: 65220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3259
Time: 65240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3259
Time: 65240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3260
Time: 65260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3260
Time: 65260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3261
Time: 65280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3261
Time: 65280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3262
Time: 65300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3262
Time: 65300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3263
Time: 65320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3263
Time: 65320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3264
Time: 65340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3264
Time: 65340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3265
Time: 65360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3265
Time: 65360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3266
Time: 65380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3266
Time: 65380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3267
Time: 65400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3267
Time: 65400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3268
Time: 65420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3268
Time: 65420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3269
Time: 65440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3269
Time: 65440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3270
Time: 65460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3270
Time: 65460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3271
Time: 65480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3271
Time: 65480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3272
Time: 65500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3272
Time: 65500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3273
Time: 65520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3273
Time: 65520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3274
Time: 65540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3274
Time: 65540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3275
Time: 65560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3275
Time: 65560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3276
Time: 65580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3276
Time: 65580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3277
Time: 65600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3277
Time: 65600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3278
Time: 65620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3278
Time: 65620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3279
Time: 65640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3279
Time: 65640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3280
Time: 65660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3280
Time: 65660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3281
Time: 65680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3281
Time: 65680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3282
Time: 65700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3282
Time: 65700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3283
Time: 65720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3283
Time: 65720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3284
Time: 65740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3284
Time: 65740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3285
Time: 65760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3285
Time: 65760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3286
Time: 65780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3286
Time: 65780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3287
Time: 65800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3287
Time: 65800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3288
Time: 65820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3288
Time: 65820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3289
Time: 65840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3289
Time: 65840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3290
Time: 65860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3290
Time: 65860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3291
Time: 65880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3291
Time: 65880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3292
Time: 65900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3292
Time: 65900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3293
Time: 65920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3293
Time: 65920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3294
Time: 65940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3294
Time: 65940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3295
Time: 65960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3295
Time: 65960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3296
Time: 65980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3296
Time: 65980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3297
Time: 66 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3297
Time: 66 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3298
Time: 66020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3298
Time: 66020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3299
Time: 66040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3299
Time: 66040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3300
Time: 66060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3300
Time: 66060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3301
Time: 66080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3301
Time: 66080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3302
Time: 66100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3302
Time: 66100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3303
Time: 66120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3303
Time: 66120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3304
Time: 66140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3304
Time: 66140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3305
Time: 66160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3305
Time: 66160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3306
Time: 66180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3306
Time: 66180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3307
Time: 66200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3307
Time: 66200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3308
Time: 66220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3308
Time: 66220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3309
Time: 66240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3309
Time: 66240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3310
Time: 66260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3310
Time: 66260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3311
Time: 66280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3311
Time: 66280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3312
Time: 66300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3312
Time: 66300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3313
Time: 66320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3313
Time: 66320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3314
Time: 66340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3314
Time: 66340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3315
Time: 66360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3315
Time: 66360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3316
Time: 66380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3316
Time: 66380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3317
Time: 66400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3317
Time: 66400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3318
Time: 66420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3318
Time: 66420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3319
Time: 66440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3319
Time: 66440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3320
Time: 66460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3320
Time: 66460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3321
Time: 66480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3321
Time: 66480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3322
Time: 66500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3322
Time: 66500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3323
Time: 66520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3323
Time: 66520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3324
Time: 66540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3324
Time: 66540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3325
Time: 66560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3325
Time: 66560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3326
Time: 66580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3326
Time: 66580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3327
Time: 66600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3327
Time: 66600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3328
Time: 66620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3328
Time: 66620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3329
Time: 66640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3329
Time: 66640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3330
Time: 66660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3330
Time: 66660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3331
Time: 66680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3331
Time: 66680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3332
Time: 66700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3332
Time: 66700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3333
Time: 66720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3333
Time: 66720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3334
Time: 66740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3334
Time: 66740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3335
Time: 66760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3335
Time: 66760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3336
Time: 66780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3336
Time: 66780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3337
Time: 66800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3337
Time: 66800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3338
Time: 66820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3338
Time: 66820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3339
Time: 66840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3339
Time: 66840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3340
Time: 66860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3340
Time: 66860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3341
Time: 66880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3341
Time: 66880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3342
Time: 66900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3342
Time: 66900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3343
Time: 66920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3343
Time: 66920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3344
Time: 66940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3344
Time: 66940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3345
Time: 66960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3345
Time: 66960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3346
Time: 66980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3346
Time: 66980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3347
Time: 67 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3347
Time: 67 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3348
Time: 67020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3348
Time: 67020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3349
Time: 67040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3349
Time: 67040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3350
Time: 67060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3350
Time: 67060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3351
Time: 67080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3351
Time: 67080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3352
Time: 67100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3352
Time: 67100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3353
Time: 67120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3353
Time: 67120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3354
Time: 67140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3354
Time: 67140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3355
Time: 67160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3355
Time: 67160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3356
Time: 67180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3356
Time: 67180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3357
Time: 67200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3357
Time: 67200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3358
Time: 67220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3358
Time: 67220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3359
Time: 67240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3359
Time: 67240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3360
Time: 67260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3360
Time: 67260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3361
Time: 67280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3361
Time: 67280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3362
Time: 67300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3362
Time: 67300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3363
Time: 67320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3363
Time: 67320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3364
Time: 67340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3364
Time: 67340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3365
Time: 67360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3365
Time: 67360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3366
Time: 67380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3366
Time: 67380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3367
Time: 67400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3367
Time: 67400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3368
Time: 67420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3368
Time: 67420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3369
Time: 67440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3369
Time: 67440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3370
Time: 67460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3370
Time: 67460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3371
Time: 67480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3371
Time: 67480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3372
Time: 67500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3372
Time: 67500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3373
Time: 67520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3373
Time: 67520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3374
Time: 67540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3374
Time: 67540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3375
Time: 67560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3375
Time: 67560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3376
Time: 67580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3376
Time: 67580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3377
Time: 67600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3377
Time: 67600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3378
Time: 67620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3378
Time: 67620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3379
Time: 67640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3379
Time: 67640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3380
Time: 67660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3380
Time: 67660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3381
Time: 67680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3381
Time: 67680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3382
Time: 67700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3382
Time: 67700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3383
Time: 67720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3383
Time: 67720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3384
Time: 67740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3384
Time: 67740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3385
Time: 67760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3385
Time: 67760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3386
Time: 67780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3386
Time: 67780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3387
Time: 67800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3387
Time: 67800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3388
Time: 67820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3388
Time: 67820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3389
Time: 67840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3389
Time: 67840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3390
Time: 67860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3390
Time: 67860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3391
Time: 67880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3391
Time: 67880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3392
Time: 67900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3392
Time: 67900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3393
Time: 67920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3393
Time: 67920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3394
Time: 67940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3394
Time: 67940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3395
Time: 67960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3395
Time: 67960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3396
Time: 67980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3396
Time: 67980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3397
Time: 68 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3397
Time: 68 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3398
Time: 68020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3398
Time: 68020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3399
Time: 68040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3399
Time: 68040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3400
Time: 68060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3400
Time: 68060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3401
Time: 68080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3401
Time: 68080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3402
Time: 68100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3402
Time: 68100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3403
Time: 68120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3403
Time: 68120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3404
Time: 68140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3404
Time: 68140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3405
Time: 68160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3405
Time: 68160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3406
Time: 68180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3406
Time: 68180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3407
Time: 68200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3407
Time: 68200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3408
Time: 68220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3408
Time: 68220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3409
Time: 68240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3409
Time: 68240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3410
Time: 68260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3410
Time: 68260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3411
Time: 68280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3411
Time: 68280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3412
Time: 68300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3412
Time: 68300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3413
Time: 68320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3413
Time: 68320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3414
Time: 68340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3414
Time: 68340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3415
Time: 68360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3415
Time: 68360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3416
Time: 68380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3416
Time: 68380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3417
Time: 68400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3417
Time: 68400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3418
Time: 68420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3418
Time: 68420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3419
Time: 68440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3419
Time: 68440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3420
Time: 68460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3420
Time: 68460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3421
Time: 68480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3421
Time: 68480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3422
Time: 68500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3422
Time: 68500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3423
Time: 68520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3423
Time: 68520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3424
Time: 68540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3424
Time: 68540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3425
Time: 68560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3425
Time: 68560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3426
Time: 68580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3426
Time: 68580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3427
Time: 68600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3427
Time: 68600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3428
Time: 68620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3428
Time: 68620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3429
Time: 68640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3429
Time: 68640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3430
Time: 68660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3430
Time: 68660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3431
Time: 68680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3431
Time: 68680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3432
Time: 68700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3432
Time: 68700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3433
Time: 68720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3433
Time: 68720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3434
Time: 68740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3434
Time: 68740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3435
Time: 68760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3435
Time: 68760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3436
Time: 68780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3436
Time: 68780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3437
Time: 68800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3437
Time: 68800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3438
Time: 68820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3438
Time: 68820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3439
Time: 68840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3439
Time: 68840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3440
Time: 68860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3440
Time: 68860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3441
Time: 68880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3441
Time: 68880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3442
Time: 68900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3442
Time: 68900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3443
Time: 68920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3443
Time: 68920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3444
Time: 68940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3444
Time: 68940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3445
Time: 68960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3445
Time: 68960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3446
Time: 68980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3446
Time: 68980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3447
Time: 69 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3447
Time: 69 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3448
Time: 69020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3448
Time: 69020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3449
Time: 69040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3449
Time: 69040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3450
Time: 69060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3450
Time: 69060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3451
Time: 69080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3451
Time: 69080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3452
Time: 69100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3452
Time: 69100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3453
Time: 69120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3453
Time: 69120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3454
Time: 69140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3454
Time: 69140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3455
Time: 69160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3455
Time: 69160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3456
Time: 69180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3456
Time: 69180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3457
Time: 69200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3457
Time: 69200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3458
Time: 69220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3458
Time: 69220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3459
Time: 69240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3459
Time: 69240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3460
Time: 69260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3460
Time: 69260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3461
Time: 69280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3461
Time: 69280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3462
Time: 69300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3462
Time: 69300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3463
Time: 69320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3463
Time: 69320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3464
Time: 69340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3464
Time: 69340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3465
Time: 69360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3465
Time: 69360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3466
Time: 69380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3466
Time: 69380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3467
Time: 69400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3467
Time: 69400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3468
Time: 69420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3468
Time: 69420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3469
Time: 69440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3469
Time: 69440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3470
Time: 69460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3470
Time: 69460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3471
Time: 69480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3471
Time: 69480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3472
Time: 69500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3472
Time: 69500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3473
Time: 69520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3473
Time: 69520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3474
Time: 69540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3474
Time: 69540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3475
Time: 69560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3475
Time: 69560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3476
Time: 69580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3476
Time: 69580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3477
Time: 69600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3477
Time: 69600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3478
Time: 69620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3478
Time: 69620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3479
Time: 69640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3479
Time: 69640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3480
Time: 69660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3480
Time: 69660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3481
Time: 69680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3481
Time: 69680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3482
Time: 69700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3482
Time: 69700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3483
Time: 69720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3483
Time: 69720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3484
Time: 69740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3484
Time: 69740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3485
Time: 69760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3485
Time: 69760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3486
Time: 69780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3486
Time: 69780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3487
Time: 69800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3487
Time: 69800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3488
Time: 69820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3488
Time: 69820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3489
Time: 69840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3489
Time: 69840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3490
Time: 69860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3490
Time: 69860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3491
Time: 69880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3491
Time: 69880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3492
Time: 69900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3492
Time: 69900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3493
Time: 69920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3493
Time: 69920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3494
Time: 69940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3494
Time: 69940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3495
Time: 69960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3495
Time: 69960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3496
Time: 69980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3496
Time: 69980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3497
Time: 70 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3497
Time: 70 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3498
Time: 70020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3498
Time: 70020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3499
Time: 70040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3499
Time: 70040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3500
Time: 70060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3500
Time: 70060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3501
Time: 70080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3501
Time: 70080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3502
Time: 70100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3502
Time: 70100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3503
Time: 70120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3503
Time: 70120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3504
Time: 70140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3504
Time: 70140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3505
Time: 70160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3505
Time: 70160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3506
Time: 70180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3506
Time: 70180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3507
Time: 70200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3507
Time: 70200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3508
Time: 70220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3508
Time: 70220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3509
Time: 70240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3509
Time: 70240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3510
Time: 70260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3510
Time: 70260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3511
Time: 70280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3511
Time: 70280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3512
Time: 70300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3512
Time: 70300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3513
Time: 70320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3513
Time: 70320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3514
Time: 70340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3514
Time: 70340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3515
Time: 70360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3515
Time: 70360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3516
Time: 70380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3516
Time: 70380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3517
Time: 70400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3517
Time: 70400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3518
Time: 70420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3518
Time: 70420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3519
Time: 70440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3519
Time: 70440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3520
Time: 70460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3520
Time: 70460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3521
Time: 70480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3521
Time: 70480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3522
Time: 70500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3522
Time: 70500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3523
Time: 70520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3523
Time: 70520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3524
Time: 70540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3524
Time: 70540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3525
Time: 70560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3525
Time: 70560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3526
Time: 70580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3526
Time: 70580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3527
Time: 70600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3527
Time: 70600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3528
Time: 70620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3528
Time: 70620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3529
Time: 70640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3529
Time: 70640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3530
Time: 70660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3530
Time: 70660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3531
Time: 70680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3531
Time: 70680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3532
Time: 70700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3532
Time: 70700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3533
Time: 70720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3533
Time: 70720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3534
Time: 70740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3534
Time: 70740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3535
Time: 70760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3535
Time: 70760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3536
Time: 70780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3536
Time: 70780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3537
Time: 70800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3537
Time: 70800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3538
Time: 70820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3538
Time: 70820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3539
Time: 70840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3539
Time: 70840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3540
Time: 70860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3540
Time: 70860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3541
Time: 70880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3541
Time: 70880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3542
Time: 70900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3542
Time: 70900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3543
Time: 70920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3543
Time: 70920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3544
Time: 70940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3544
Time: 70940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3545
Time: 70960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3545
Time: 70960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3546
Time: 70980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3546
Time: 70980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3547
Time: 71 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3547
Time: 71 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3548
Time: 71020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3548
Time: 71020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3549
Time: 71040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3549
Time: 71040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3550
Time: 71060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3550
Time: 71060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3551
Time: 71080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3551
Time: 71080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3552
Time: 71100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3552
Time: 71100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3553
Time: 71120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3553
Time: 71120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3554
Time: 71140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3554
Time: 71140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3555
Time: 71160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3555
Time: 71160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3556
Time: 71180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3556
Time: 71180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3557
Time: 71200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3557
Time: 71200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3558
Time: 71220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3558
Time: 71220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3559
Time: 71240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3559
Time: 71240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3560
Time: 71260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3560
Time: 71260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3561
Time: 71280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3561
Time: 71280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3562
Time: 71300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3562
Time: 71300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3563
Time: 71320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3563
Time: 71320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3564
Time: 71340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3564
Time: 71340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3565
Time: 71360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3565
Time: 71360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3566
Time: 71380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3566
Time: 71380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3567
Time: 71400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3567
Time: 71400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3568
Time: 71420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3568
Time: 71420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3569
Time: 71440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3569
Time: 71440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3570
Time: 71460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3570
Time: 71460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3571
Time: 71480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3571
Time: 71480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3572
Time: 71500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3572
Time: 71500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3573
Time: 71520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3573
Time: 71520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3574
Time: 71540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3574
Time: 71540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3575
Time: 71560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3575
Time: 71560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3576
Time: 71580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3576
Time: 71580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3577
Time: 71600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3577
Time: 71600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3578
Time: 71620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3578
Time: 71620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3579
Time: 71640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3579
Time: 71640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3580
Time: 71660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3580
Time: 71660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3581
Time: 71680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3581
Time: 71680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3582
Time: 71700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3582
Time: 71700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3583
Time: 71720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3583
Time: 71720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3584
Time: 71740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3584
Time: 71740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3585
Time: 71760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3585
Time: 71760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3586
Time: 71780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3586
Time: 71780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3587
Time: 71800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3587
Time: 71800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3588
Time: 71820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3588
Time: 71820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3589
Time: 71840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3589
Time: 71840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3590
Time: 71860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3590
Time: 71860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3591
Time: 71880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3591
Time: 71880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3592
Time: 71900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3592
Time: 71900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3593
Time: 71920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3593
Time: 71920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3594
Time: 71940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3594
Time: 71940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3595
Time: 71960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3595
Time: 71960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3596
Time: 71980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3596
Time: 71980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3597
Time: 72 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3597
Time: 72 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3598
Time: 72020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3598
Time: 72020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3599
Time: 72040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3599
Time: 72040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3600
Time: 72060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3600
Time: 72060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3601
Time: 72080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3601
Time: 72080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3602
Time: 72100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3602
Time: 72100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3603
Time: 72120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3603
Time: 72120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3604
Time: 72140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3604
Time: 72140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3605
Time: 72160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3605
Time: 72160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3606
Time: 72180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3606
Time: 72180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3607
Time: 72200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3607
Time: 72200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3608
Time: 72220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3608
Time: 72220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3609
Time: 72240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3609
Time: 72240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3610
Time: 72260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3610
Time: 72260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3611
Time: 72280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3611
Time: 72280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3612
Time: 72300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3612
Time: 72300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3613
Time: 72320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3613
Time: 72320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3614
Time: 72340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3614
Time: 72340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3615
Time: 72360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3615
Time: 72360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3616
Time: 72380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3616
Time: 72380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3617
Time: 72400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3617
Time: 72400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3618
Time: 72420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3618
Time: 72420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3619
Time: 72440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3619
Time: 72440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3620
Time: 72460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3620
Time: 72460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3621
Time: 72480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3621
Time: 72480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3622
Time: 72500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3622
Time: 72500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3623
Time: 72520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3623
Time: 72520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3624
Time: 72540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3624
Time: 72540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3625
Time: 72560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3625
Time: 72560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3626
Time: 72580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3626
Time: 72580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3627
Time: 72600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3627
Time: 72600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3628
Time: 72620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3628
Time: 72620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3629
Time: 72640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3629
Time: 72640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3630
Time: 72660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3630
Time: 72660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3631
Time: 72680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3631
Time: 72680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3632
Time: 72700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3632
Time: 72700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3633
Time: 72720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3633
Time: 72720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3634
Time: 72740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3634
Time: 72740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3635
Time: 72760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3635
Time: 72760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3636
Time: 72780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3636
Time: 72780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3637
Time: 72800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3637
Time: 72800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3638
Time: 72820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3638
Time: 72820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3639
Time: 72840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3639
Time: 72840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3640
Time: 72860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3640
Time: 72860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3641
Time: 72880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3641
Time: 72880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3642
Time: 72900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3642
Time: 72900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3643
Time: 72920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3643
Time: 72920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3644
Time: 72940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3644
Time: 72940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3645
Time: 72960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3645
Time: 72960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3646
Time: 72980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3646
Time: 72980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3647
Time: 73 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3647
Time: 73 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3648
Time: 73020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3648
Time: 73020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3649
Time: 73040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3649
Time: 73040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3650
Time: 73060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3650
Time: 73060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3651
Time: 73080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3651
Time: 73080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3652
Time: 73100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3652
Time: 73100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3653
Time: 73120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3653
Time: 73120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3654
Time: 73140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3654
Time: 73140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3655
Time: 73160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3655
Time: 73160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3656
Time: 73180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3656
Time: 73180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3657
Time: 73200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3657
Time: 73200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3658
Time: 73220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3658
Time: 73220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3659
Time: 73240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3659
Time: 73240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3660
Time: 73260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3660
Time: 73260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3661
Time: 73280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3661
Time: 73280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3662
Time: 73300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3662
Time: 73300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3663
Time: 73320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3663
Time: 73320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3664
Time: 73340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3664
Time: 73340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3665
Time: 73360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3665
Time: 73360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3666
Time: 73380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3666
Time: 73380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3667
Time: 73400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3667
Time: 73400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3668
Time: 73420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3668
Time: 73420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3669
Time: 73440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3669
Time: 73440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3670
Time: 73460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3670
Time: 73460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3671
Time: 73480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3671
Time: 73480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3672
Time: 73500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3672
Time: 73500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3673
Time: 73520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3673
Time: 73520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3674
Time: 73540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3674
Time: 73540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3675
Time: 73560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3675
Time: 73560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3676
Time: 73580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3676
Time: 73580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3677
Time: 73600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3677
Time: 73600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3678
Time: 73620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3678
Time: 73620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3679
Time: 73640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3679
Time: 73640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3680
Time: 73660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3680
Time: 73660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3681
Time: 73680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3681
Time: 73680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3682
Time: 73700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3682
Time: 73700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3683
Time: 73720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3683
Time: 73720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3684
Time: 73740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3684
Time: 73740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3685
Time: 73760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3685
Time: 73760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3686
Time: 73780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3686
Time: 73780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3687
Time: 73800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3687
Time: 73800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3688
Time: 73820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3688
Time: 73820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3689
Time: 73840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3689
Time: 73840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3690
Time: 73860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3690
Time: 73860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3691
Time: 73880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3691
Time: 73880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3692
Time: 73900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3692
Time: 73900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3693
Time: 73920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3693
Time: 73920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3694
Time: 73940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3694
Time: 73940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3695
Time: 73960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3695
Time: 73960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3696
Time: 73980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3696
Time: 73980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3697
Time: 74 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3697
Time: 74 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3698
Time: 74020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3698
Time: 74020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3699
Time: 74040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3699
Time: 74040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3700
Time: 74060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3700
Time: 74060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3701
Time: 74080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3701
Time: 74080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3702
Time: 74100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3702
Time: 74100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3703
Time: 74120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3703
Time: 74120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3704
Time: 74140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3704
Time: 74140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3705
Time: 74160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3705
Time: 74160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3706
Time: 74180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3706
Time: 74180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3707
Time: 74200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3707
Time: 74200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3708
Time: 74220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3708
Time: 74220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3709
Time: 74240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3709
Time: 74240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3710
Time: 74260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3710
Time: 74260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3711
Time: 74280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3711
Time: 74280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3712
Time: 74300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3712
Time: 74300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3713
Time: 74320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3713
Time: 74320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3714
Time: 74340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3714
Time: 74340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3715
Time: 74360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3715
Time: 74360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3716
Time: 74380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3716
Time: 74380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3717
Time: 74400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3717
Time: 74400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3718
Time: 74420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3718
Time: 74420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3719
Time: 74440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3719
Time: 74440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3720
Time: 74460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3720
Time: 74460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3721
Time: 74480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3721
Time: 74480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3722
Time: 74500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3722
Time: 74500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3723
Time: 74520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3723
Time: 74520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3724
Time: 74540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3724
Time: 74540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3725
Time: 74560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3725
Time: 74560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3726
Time: 74580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3726
Time: 74580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3727
Time: 74600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3727
Time: 74600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3728
Time: 74620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3728
Time: 74620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3729
Time: 74640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3729
Time: 74640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3730
Time: 74660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3730
Time: 74660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3731
Time: 74680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3731
Time: 74680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3732
Time: 74700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3732
Time: 74700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3733
Time: 74720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3733
Time: 74720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3734
Time: 74740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3734
Time: 74740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3735
Time: 74760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3735
Time: 74760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3736
Time: 74780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3736
Time: 74780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3737
Time: 74800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3737
Time: 74800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3738
Time: 74820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3738
Time: 74820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3739
Time: 74840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3739
Time: 74840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3740
Time: 74860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3740
Time: 74860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3741
Time: 74880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3741
Time: 74880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3742
Time: 74900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3742
Time: 74900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3743
Time: 74920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3743
Time: 74920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3744
Time: 74940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3744
Time: 74940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3745
Time: 74960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3745
Time: 74960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3746
Time: 74980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3746
Time: 74980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3747
Time: 75 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3747
Time: 75 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3748
Time: 75020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3748
Time: 75020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3749
Time: 75040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3749
Time: 75040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3750
Time: 75060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3750
Time: 75060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3751
Time: 75080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3751
Time: 75080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3752
Time: 75100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3752
Time: 75100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3753
Time: 75120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3753
Time: 75120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3754
Time: 75140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3754
Time: 75140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3755
Time: 75160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3755
Time: 75160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3756
Time: 75180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3756
Time: 75180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3757
Time: 75200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3757
Time: 75200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3758
Time: 75220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3758
Time: 75220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3759
Time: 75240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3759
Time: 75240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3760
Time: 75260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3760
Time: 75260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3761
Time: 75280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3761
Time: 75280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3762
Time: 75300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3762
Time: 75300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3763
Time: 75320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3763
Time: 75320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3764
Time: 75340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3764
Time: 75340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3765
Time: 75360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3765
Time: 75360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3766
Time: 75380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3766
Time: 75380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3767
Time: 75400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3767
Time: 75400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3768
Time: 75420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3768
Time: 75420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3769
Time: 75440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3769
Time: 75440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3770
Time: 75460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3770
Time: 75460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3771
Time: 75480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3771
Time: 75480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3772
Time: 75500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3772
Time: 75500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3773
Time: 75520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3773
Time: 75520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3774
Time: 75540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3774
Time: 75540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3775
Time: 75560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3775
Time: 75560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3776
Time: 75580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3776
Time: 75580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3777
Time: 75600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3777
Time: 75600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3778
Time: 75620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3778
Time: 75620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3779
Time: 75640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3779
Time: 75640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3780
Time: 75660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3780
Time: 75660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3781
Time: 75680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3781
Time: 75680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3782
Time: 75700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3782
Time: 75700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3783
Time: 75720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3783
Time: 75720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3784
Time: 75740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3784
Time: 75740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3785
Time: 75760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3785
Time: 75760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3786
Time: 75780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3786
Time: 75780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3787
Time: 75800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3787
Time: 75800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3788
Time: 75820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3788
Time: 75820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3789
Time: 75840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3789
Time: 75840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3790
Time: 75860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3790
Time: 75860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3791
Time: 75880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3791
Time: 75880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3792
Time: 75900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3792
Time: 75900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3793
Time: 75920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3793
Time: 75920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3794
Time: 75940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3794
Time: 75940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3795
Time: 75960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3795
Time: 75960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3796
Time: 75980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3796
Time: 75980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3797
Time: 76 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3797
Time: 76 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3798
Time: 76020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3798
Time: 76020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3799
Time: 76040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3799
Time: 76040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3800
Time: 76060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3800
Time: 76060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3801
Time: 76080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3801
Time: 76080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3802
Time: 76100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3802
Time: 76100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3803
Time: 76120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3803
Time: 76120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3804
Time: 76140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3804
Time: 76140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3805
Time: 76160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3805
Time: 76160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3806
Time: 76180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3806
Time: 76180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3807
Time: 76200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3807
Time: 76200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3808
Time: 76220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3808
Time: 76220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3809
Time: 76240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3809
Time: 76240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3810
Time: 76260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3810
Time: 76260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3811
Time: 76280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3811
Time: 76280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3812
Time: 76300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3812
Time: 76300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3813
Time: 76320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3813
Time: 76320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3814
Time: 76340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3814
Time: 76340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3815
Time: 76360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3815
Time: 76360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3816
Time: 76380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3816
Time: 76380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3817
Time: 76400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3817
Time: 76400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3818
Time: 76420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3818
Time: 76420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3819
Time: 76440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3819
Time: 76440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3820
Time: 76460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3820
Time: 76460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3821
Time: 76480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3821
Time: 76480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3822
Time: 76500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3822
Time: 76500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3823
Time: 76520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3823
Time: 76520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3824
Time: 76540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3824
Time: 76540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3825
Time: 76560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3825
Time: 76560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3826
Time: 76580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3826
Time: 76580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3827
Time: 76600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3827
Time: 76600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3828
Time: 76620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3828
Time: 76620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3829
Time: 76640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3829
Time: 76640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3830
Time: 76660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3830
Time: 76660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3831
Time: 76680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3831
Time: 76680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3832
Time: 76700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3832
Time: 76700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3833
Time: 76720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3833
Time: 76720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3834
Time: 76740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3834
Time: 76740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3835
Time: 76760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3835
Time: 76760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3836
Time: 76780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3836
Time: 76780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3837
Time: 76800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3837
Time: 76800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3838
Time: 76820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3838
Time: 76820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3839
Time: 76840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3839
Time: 76840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3840
Time: 76860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3840
Time: 76860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3841
Time: 76880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3841
Time: 76880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3842
Time: 76900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3842
Time: 76900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3843
Time: 76920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3843
Time: 76920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3844
Time: 76940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3844
Time: 76940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3845
Time: 76960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3845
Time: 76960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3846
Time: 76980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3846
Time: 76980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3847
Time: 77 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3847
Time: 77 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3848
Time: 77020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3848
Time: 77020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3849
Time: 77040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3849
Time: 77040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3850
Time: 77060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3850
Time: 77060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3851
Time: 77080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3851
Time: 77080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3852
Time: 77100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3852
Time: 77100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3853
Time: 77120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3853
Time: 77120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3854
Time: 77140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3854
Time: 77140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3855
Time: 77160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3855
Time: 77160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3856
Time: 77180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3856
Time: 77180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3857
Time: 77200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3857
Time: 77200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3858
Time: 77220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3858
Time: 77220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3859
Time: 77240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3859
Time: 77240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3860
Time: 77260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3860
Time: 77260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3861
Time: 77280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3861
Time: 77280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3862
Time: 77300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3862
Time: 77300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3863
Time: 77320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3863
Time: 77320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3864
Time: 77340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3864
Time: 77340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3865
Time: 77360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3865
Time: 77360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3866
Time: 77380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3866
Time: 77380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3867
Time: 77400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3867
Time: 77400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3868
Time: 77420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3868
Time: 77420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3869
Time: 77440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3869
Time: 77440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3870
Time: 77460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3870
Time: 77460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3871
Time: 77480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3871
Time: 77480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3872
Time: 77500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3872
Time: 77500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3873
Time: 77520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3873
Time: 77520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3874
Time: 77540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3874
Time: 77540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3875
Time: 77560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3875
Time: 77560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3876
Time: 77580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3876
Time: 77580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3877
Time: 77600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3877
Time: 77600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3878
Time: 77620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3878
Time: 77620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3879
Time: 77640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3879
Time: 77640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3880
Time: 77660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3880
Time: 77660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3881
Time: 77680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3881
Time: 77680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3882
Time: 77700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3882
Time: 77700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3883
Time: 77720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3883
Time: 77720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3884
Time: 77740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3884
Time: 77740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3885
Time: 77760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3885
Time: 77760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3886
Time: 77780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3886
Time: 77780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3887
Time: 77800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3887
Time: 77800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3888
Time: 77820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3888
Time: 77820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3889
Time: 77840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3889
Time: 77840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3890
Time: 77860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3890
Time: 77860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3891
Time: 77880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3891
Time: 77880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3892
Time: 77900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3892
Time: 77900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3893
Time: 77920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3893
Time: 77920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3894
Time: 77940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3894
Time: 77940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3895
Time: 77960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3895
Time: 77960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3896
Time: 77980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3896
Time: 77980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3897
Time: 78 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3897
Time: 78 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3898
Time: 78020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3898
Time: 78020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3899
Time: 78040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3899
Time: 78040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3900
Time: 78060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3900
Time: 78060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3901
Time: 78080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3901
Time: 78080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3902
Time: 78100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3902
Time: 78100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3903
Time: 78120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3903
Time: 78120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3904
Time: 78140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3904
Time: 78140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3905
Time: 78160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3905
Time: 78160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3906
Time: 78180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3906
Time: 78180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3907
Time: 78200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3907
Time: 78200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3908
Time: 78220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3908
Time: 78220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3909
Time: 78240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3909
Time: 78240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3910
Time: 78260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3910
Time: 78260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3911
Time: 78280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3911
Time: 78280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3912
Time: 78300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3912
Time: 78300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3913
Time: 78320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3913
Time: 78320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3914
Time: 78340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3914
Time: 78340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3915
Time: 78360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3915
Time: 78360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3916
Time: 78380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3916
Time: 78380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3917
Time: 78400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3917
Time: 78400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3918
Time: 78420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3918
Time: 78420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3919
Time: 78440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3919
Time: 78440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3920
Time: 78460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3920
Time: 78460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3921
Time: 78480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3921
Time: 78480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3922
Time: 78500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3922
Time: 78500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3923
Time: 78520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3923
Time: 78520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3924
Time: 78540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3924
Time: 78540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3925
Time: 78560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3925
Time: 78560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3926
Time: 78580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3926
Time: 78580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3927
Time: 78600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3927
Time: 78600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3928
Time: 78620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3928
Time: 78620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3929
Time: 78640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3929
Time: 78640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3930
Time: 78660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3930
Time: 78660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3931
Time: 78680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3931
Time: 78680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3932
Time: 78700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3932
Time: 78700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3933
Time: 78720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3933
Time: 78720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3934
Time: 78740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3934
Time: 78740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3935
Time: 78760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3935
Time: 78760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3936
Time: 78780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3936
Time: 78780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3937
Time: 78800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3937
Time: 78800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3938
Time: 78820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3938
Time: 78820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3939
Time: 78840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3939
Time: 78840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3940
Time: 78860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3940
Time: 78860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3941
Time: 78880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3941
Time: 78880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3942
Time: 78900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3942
Time: 78900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3943
Time: 78920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3943
Time: 78920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3944
Time: 78940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3944
Time: 78940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3945
Time: 78960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3945
Time: 78960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3946
Time: 78980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3946
Time: 78980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3947
Time: 79 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3947
Time: 79 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3948
Time: 79020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3948
Time: 79020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3949
Time: 79040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3949
Time: 79040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3950
Time: 79060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3950
Time: 79060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3951
Time: 79080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3951
Time: 79080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3952
Time: 79100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3952
Time: 79100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3953
Time: 79120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3953
Time: 79120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3954
Time: 79140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3954
Time: 79140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3955
Time: 79160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3955
Time: 79160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3956
Time: 79180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3956
Time: 79180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3957
Time: 79200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3957
Time: 79200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3958
Time: 79220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3958
Time: 79220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3959
Time: 79240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3959
Time: 79240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3960
Time: 79260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3960
Time: 79260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3961
Time: 79280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3961
Time: 79280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3962
Time: 79300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3962
Time: 79300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3963
Time: 79320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3963
Time: 79320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3964
Time: 79340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3964
Time: 79340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3965
Time: 79360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3965
Time: 79360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3966
Time: 79380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3966
Time: 79380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3967
Time: 79400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3967
Time: 79400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3968
Time: 79420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3968
Time: 79420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3969
Time: 79440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3969
Time: 79440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3970
Time: 79460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3970
Time: 79460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3971
Time: 79480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3971
Time: 79480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3972
Time: 79500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3972
Time: 79500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3973
Time: 79520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3973
Time: 79520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3974
Time: 79540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3974
Time: 79540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3975
Time: 79560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3975
Time: 79560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3976
Time: 79580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3976
Time: 79580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3977
Time: 79600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3977
Time: 79600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3978
Time: 79620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3978
Time: 79620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3979
Time: 79640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3979
Time: 79640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3980
Time: 79660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3980
Time: 79660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3981
Time: 79680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3981
Time: 79680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3982
Time: 79700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3982
Time: 79700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3983
Time: 79720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3983
Time: 79720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3984
Time: 79740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3984
Time: 79740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3985
Time: 79760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3985
Time: 79760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3986
Time: 79780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3986
Time: 79780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3987
Time: 79800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3987
Time: 79800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3988
Time: 79820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3988
Time: 79820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3989
Time: 79840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3989
Time: 79840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3990
Time: 79860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3990
Time: 79860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3991
Time: 79880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3991
Time: 79880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3992
Time: 79900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3992
Time: 79900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3993
Time: 79920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3993
Time: 79920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3994
Time: 79940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3994
Time: 79940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3995
Time: 79960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3995
Time: 79960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3996
Time: 79980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3996
Time: 79980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3997
Time: 80 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3997
Time: 80 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3998
Time: 80020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3998
Time: 80020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 3999
Time: 80040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 3999
Time: 80040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4000
Time: 80060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4000
Time: 80060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4001
Time: 80080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4001
Time: 80080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4002
Time: 80100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4002
Time: 80100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4003
Time: 80120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4003
Time: 80120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4004
Time: 80140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4004
Time: 80140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4005
Time: 80160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4005
Time: 80160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4006
Time: 80180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4006
Time: 80180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4007
Time: 80200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4007
Time: 80200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4008
Time: 80220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4008
Time: 80220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4009
Time: 80240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4009
Time: 80240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4010
Time: 80260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4010
Time: 80260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4011
Time: 80280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4011
Time: 80280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4012
Time: 80300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4012
Time: 80300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4013
Time: 80320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4013
Time: 80320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4014
Time: 80340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4014
Time: 80340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4015
Time: 80360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4015
Time: 80360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4016
Time: 80380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4016
Time: 80380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4017
Time: 80400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4017
Time: 80400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4018
Time: 80420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4018
Time: 80420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4019
Time: 80440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4019
Time: 80440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4020
Time: 80460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4020
Time: 80460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4021
Time: 80480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4021
Time: 80480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4022
Time: 80500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4022
Time: 80500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4023
Time: 80520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4023
Time: 80520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4024
Time: 80540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4024
Time: 80540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4025
Time: 80560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4025
Time: 80560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4026
Time: 80580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4026
Time: 80580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4027
Time: 80600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4027
Time: 80600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4028
Time: 80620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4028
Time: 80620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4029
Time: 80640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4029
Time: 80640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4030
Time: 80660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4030
Time: 80660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4031
Time: 80680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4031
Time: 80680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4032
Time: 80700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4032
Time: 80700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4033
Time: 80720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4033
Time: 80720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4034
Time: 80740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4034
Time: 80740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4035
Time: 80760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4035
Time: 80760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4036
Time: 80780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4036
Time: 80780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4037
Time: 80800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4037
Time: 80800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4038
Time: 80820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4038
Time: 80820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4039
Time: 80840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4039
Time: 80840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4040
Time: 80860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4040
Time: 80860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4041
Time: 80880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4041
Time: 80880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4042
Time: 80900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4042
Time: 80900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4043
Time: 80920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4043
Time: 80920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4044
Time: 80940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4044
Time: 80940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4045
Time: 80960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4045
Time: 80960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4046
Time: 80980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4046
Time: 80980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4047
Time: 81 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4047
Time: 81 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4048
Time: 81020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4048
Time: 81020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4049
Time: 81040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4049
Time: 81040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4050
Time: 81060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4050
Time: 81060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4051
Time: 81080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4051
Time: 81080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4052
Time: 81100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4052
Time: 81100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4053
Time: 81120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4053
Time: 81120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4054
Time: 81140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4054
Time: 81140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4055
Time: 81160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4055
Time: 81160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4056
Time: 81180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4056
Time: 81180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4057
Time: 81200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4057
Time: 81200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4058
Time: 81220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4058
Time: 81220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4059
Time: 81240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4059
Time: 81240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4060
Time: 81260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4060
Time: 81260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4061
Time: 81280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4061
Time: 81280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4062
Time: 81300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4062
Time: 81300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4063
Time: 81320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4063
Time: 81320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4064
Time: 81340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4064
Time: 81340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4065
Time: 81360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4065
Time: 81360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4066
Time: 81380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4066
Time: 81380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4067
Time: 81400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4067
Time: 81400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4068
Time: 81420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4068
Time: 81420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4069
Time: 81440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4069
Time: 81440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4070
Time: 81460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4070
Time: 81460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4071
Time: 81480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4071
Time: 81480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4072
Time: 81500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4072
Time: 81500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4073
Time: 81520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4073
Time: 81520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4074
Time: 81540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4074
Time: 81540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4075
Time: 81560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4075
Time: 81560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4076
Time: 81580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4076
Time: 81580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4077
Time: 81600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4077
Time: 81600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4078
Time: 81620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4078
Time: 81620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4079
Time: 81640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4079
Time: 81640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4080
Time: 81660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4080
Time: 81660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4081
Time: 81680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4081
Time: 81680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4082
Time: 81700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4082
Time: 81700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4083
Time: 81720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4083
Time: 81720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4084
Time: 81740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4084
Time: 81740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4085
Time: 81760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4085
Time: 81760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4086
Time: 81780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4086
Time: 81780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4087
Time: 81800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4087
Time: 81800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4088
Time: 81820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4088
Time: 81820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4089
Time: 81840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4089
Time: 81840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4090
Time: 81860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4090
Time: 81860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4091
Time: 81880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4091
Time: 81880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4092
Time: 81900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4092
Time: 81900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4093
Time: 81920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4093
Time: 81920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4094
Time: 81940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4094
Time: 81940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4095
Time: 81960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4095
Time: 81960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4096
Time: 81980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4096
Time: 81980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4097
Time: 82 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4097
Time: 82 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4098
Time: 82020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4098
Time: 82020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4099
Time: 82040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4099
Time: 82040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4100
Time: 82060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4100
Time: 82060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4101
Time: 82080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4101
Time: 82080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4102
Time: 82100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4102
Time: 82100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4103
Time: 82120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4103
Time: 82120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4104
Time: 82140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4104
Time: 82140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4105
Time: 82160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4105
Time: 82160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4106
Time: 82180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4106
Time: 82180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4107
Time: 82200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4107
Time: 82200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4108
Time: 82220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4108
Time: 82220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4109
Time: 82240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4109
Time: 82240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4110
Time: 82260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4110
Time: 82260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4111
Time: 82280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4111
Time: 82280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4112
Time: 82300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4112
Time: 82300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4113
Time: 82320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4113
Time: 82320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4114
Time: 82340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4114
Time: 82340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4115
Time: 82360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4115
Time: 82360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4116
Time: 82380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4116
Time: 82380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4117
Time: 82400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4117
Time: 82400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4118
Time: 82420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4118
Time: 82420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4119
Time: 82440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4119
Time: 82440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4120
Time: 82460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4120
Time: 82460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4121
Time: 82480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4121
Time: 82480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4122
Time: 82500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4122
Time: 82500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4123
Time: 82520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4123
Time: 82520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4124
Time: 82540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4124
Time: 82540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4125
Time: 82560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4125
Time: 82560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4126
Time: 82580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4126
Time: 82580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4127
Time: 82600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4127
Time: 82600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4128
Time: 82620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4128
Time: 82620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4129
Time: 82640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4129
Time: 82640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4130
Time: 82660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4130
Time: 82660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4131
Time: 82680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4131
Time: 82680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4132
Time: 82700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4132
Time: 82700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4133
Time: 82720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4133
Time: 82720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4134
Time: 82740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4134
Time: 82740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4135
Time: 82760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4135
Time: 82760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4136
Time: 82780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4136
Time: 82780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4137
Time: 82800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4137
Time: 82800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4138
Time: 82820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4138
Time: 82820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4139
Time: 82840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4139
Time: 82840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4140
Time: 82860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4140
Time: 82860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4141
Time: 82880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4141
Time: 82880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4142
Time: 82900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4142
Time: 82900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4143
Time: 82920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4143
Time: 82920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4144
Time: 82940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4144
Time: 82940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4145
Time: 82960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4145
Time: 82960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4146
Time: 82980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4146
Time: 82980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4147
Time: 83 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4147
Time: 83 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4148
Time: 83020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4148
Time: 83020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4149
Time: 83040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4149
Time: 83040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4150
Time: 83060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4150
Time: 83060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4151
Time: 83080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4151
Time: 83080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4152
Time: 83100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4152
Time: 83100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4153
Time: 83120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4153
Time: 83120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4154
Time: 83140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4154
Time: 83140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4155
Time: 83160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4155
Time: 83160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4156
Time: 83180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4156
Time: 83180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4157
Time: 83200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4157
Time: 83200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4158
Time: 83220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4158
Time: 83220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4159
Time: 83240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4159
Time: 83240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4160
Time: 83260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4160
Time: 83260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4161
Time: 83280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4161
Time: 83280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4162
Time: 83300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4162
Time: 83300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4163
Time: 83320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4163
Time: 83320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4164
Time: 83340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4164
Time: 83340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4165
Time: 83360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4165
Time: 83360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4166
Time: 83380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4166
Time: 83380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4167
Time: 83400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4167
Time: 83400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4168
Time: 83420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4168
Time: 83420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4169
Time: 83440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4169
Time: 83440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4170
Time: 83460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4170
Time: 83460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4171
Time: 83480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4171
Time: 83480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4172
Time: 83500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4172
Time: 83500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4173
Time: 83520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4173
Time: 83520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4174
Time: 83540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4174
Time: 83540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4175
Time: 83560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4175
Time: 83560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4176
Time: 83580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4176
Time: 83580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4177
Time: 83600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4177
Time: 83600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4178
Time: 83620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4178
Time: 83620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4179
Time: 83640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4179
Time: 83640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4180
Time: 83660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4180
Time: 83660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4181
Time: 83680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4181
Time: 83680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4182
Time: 83700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4182
Time: 83700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4183
Time: 83720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4183
Time: 83720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4184
Time: 83740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4184
Time: 83740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4185
Time: 83760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4185
Time: 83760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4186
Time: 83780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4186
Time: 83780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4187
Time: 83800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4187
Time: 83800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4188
Time: 83820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4188
Time: 83820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4189
Time: 83840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4189
Time: 83840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4190
Time: 83860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4190
Time: 83860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4191
Time: 83880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4191
Time: 83880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4192
Time: 83900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4192
Time: 83900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4193
Time: 83920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4193
Time: 83920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4194
Time: 83940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4194
Time: 83940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4195
Time: 83960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4195
Time: 83960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4196
Time: 83980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4196
Time: 83980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4197
Time: 84 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4197
Time: 84 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4198
Time: 84020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4198
Time: 84020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4199
Time: 84040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4199
Time: 84040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4200
Time: 84060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4200
Time: 84060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4201
Time: 84080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4201
Time: 84080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4202
Time: 84100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4202
Time: 84100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4203
Time: 84120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4203
Time: 84120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4204
Time: 84140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4204
Time: 84140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4205
Time: 84160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4205
Time: 84160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4206
Time: 84180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4206
Time: 84180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4207
Time: 84200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4207
Time: 84200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4208
Time: 84220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4208
Time: 84220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4209
Time: 84240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4209
Time: 84240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4210
Time: 84260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4210
Time: 84260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4211
Time: 84280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4211
Time: 84280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4212
Time: 84300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4212
Time: 84300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4213
Time: 84320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4213
Time: 84320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4214
Time: 84340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4214
Time: 84340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4215
Time: 84360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4215
Time: 84360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4216
Time: 84380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4216
Time: 84380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4217
Time: 84400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4217
Time: 84400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4218
Time: 84420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4218
Time: 84420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4219
Time: 84440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4219
Time: 84440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4220
Time: 84460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4220
Time: 84460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4221
Time: 84480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4221
Time: 84480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4222
Time: 84500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4222
Time: 84500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4223
Time: 84520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4223
Time: 84520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4224
Time: 84540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4224
Time: 84540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4225
Time: 84560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4225
Time: 84560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4226
Time: 84580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4226
Time: 84580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4227
Time: 84600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4227
Time: 84600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4228
Time: 84620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4228
Time: 84620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4229
Time: 84640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4229
Time: 84640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4230
Time: 84660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4230
Time: 84660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4231
Time: 84680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4231
Time: 84680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4232
Time: 84700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4232
Time: 84700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4233
Time: 84720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4233
Time: 84720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4234
Time: 84740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4234
Time: 84740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4235
Time: 84760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4235
Time: 84760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4236
Time: 84780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4236
Time: 84780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4237
Time: 84800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4237
Time: 84800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4238
Time: 84820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4238
Time: 84820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4239
Time: 84840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4239
Time: 84840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4240
Time: 84860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4240
Time: 84860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4241
Time: 84880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4241
Time: 84880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4242
Time: 84900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4242
Time: 84900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4243
Time: 84920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4243
Time: 84920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4244
Time: 84940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4244
Time: 84940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4245
Time: 84960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4245
Time: 84960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4246
Time: 84980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4246
Time: 84980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4247
Time: 85 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4247
Time: 85 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4248
Time: 85020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4248
Time: 85020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4249
Time: 85040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4249
Time: 85040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4250
Time: 85060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4250
Time: 85060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4251
Time: 85080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4251
Time: 85080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4252
Time: 85100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4252
Time: 85100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4253
Time: 85120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4253
Time: 85120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4254
Time: 85140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4254
Time: 85140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4255
Time: 85160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4255
Time: 85160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4256
Time: 85180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4256
Time: 85180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4257
Time: 85200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4257
Time: 85200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4258
Time: 85220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4258
Time: 85220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4259
Time: 85240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4259
Time: 85240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4260
Time: 85260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4260
Time: 85260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4261
Time: 85280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4261
Time: 85280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4262
Time: 85300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4262
Time: 85300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4263
Time: 85320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4263
Time: 85320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4264
Time: 85340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4264
Time: 85340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4265
Time: 85360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4265
Time: 85360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4266
Time: 85380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4266
Time: 85380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4267
Time: 85400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4267
Time: 85400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4268
Time: 85420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4268
Time: 85420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4269
Time: 85440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4269
Time: 85440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4270
Time: 85460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4270
Time: 85460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4271
Time: 85480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4271
Time: 85480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4272
Time: 85500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4272
Time: 85500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4273
Time: 85520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4273
Time: 85520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4274
Time: 85540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4274
Time: 85540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4275
Time: 85560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4275
Time: 85560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4276
Time: 85580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4276
Time: 85580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4277
Time: 85600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4277
Time: 85600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4278
Time: 85620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4278
Time: 85620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4279
Time: 85640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4279
Time: 85640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4280
Time: 85660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4280
Time: 85660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4281
Time: 85680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4281
Time: 85680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4282
Time: 85700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4282
Time: 85700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4283
Time: 85720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4283
Time: 85720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4284
Time: 85740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4284
Time: 85740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4285
Time: 85760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4285
Time: 85760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4286
Time: 85780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4286
Time: 85780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4287
Time: 85800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4287
Time: 85800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4288
Time: 85820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4288
Time: 85820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4289
Time: 85840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4289
Time: 85840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4290
Time: 85860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4290
Time: 85860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4291
Time: 85880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4291
Time: 85880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4292
Time: 85900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4292
Time: 85900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4293
Time: 85920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4293
Time: 85920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4294
Time: 85940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4294
Time: 85940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4295
Time: 85960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4295
Time: 85960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4296
Time: 85980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4296
Time: 85980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4297
Time: 86 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4297
Time: 86 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4298
Time: 86020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4298
Time: 86020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4299
Time: 86040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4299
Time: 86040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4300
Time: 86060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4300
Time: 86060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4301
Time: 86080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4301
Time: 86080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4302
Time: 86100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4302
Time: 86100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4303
Time: 86120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4303
Time: 86120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4304
Time: 86140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4304
Time: 86140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4305
Time: 86160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4305
Time: 86160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4306
Time: 86180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4306
Time: 86180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4307
Time: 86200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4307
Time: 86200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4308
Time: 86220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4308
Time: 86220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4309
Time: 86240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4309
Time: 86240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4310
Time: 86260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4310
Time: 86260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4311
Time: 86280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4311
Time: 86280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4312
Time: 86300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4312
Time: 86300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4313
Time: 86320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4313
Time: 86320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4314
Time: 86340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4314
Time: 86340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4315
Time: 86360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4315
Time: 86360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4316
Time: 86380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4316
Time: 86380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4317
Time: 86400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4317
Time: 86400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4318
Time: 86420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4318
Time: 86420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4319
Time: 86440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4319
Time: 86440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4320
Time: 86460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4320
Time: 86460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4321
Time: 86480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4321
Time: 86480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4322
Time: 86500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4322
Time: 86500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4323
Time: 86520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4323
Time: 86520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4324
Time: 86540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4324
Time: 86540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4325
Time: 86560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4325
Time: 86560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4326
Time: 86580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4326
Time: 86580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4327
Time: 86600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4327
Time: 86600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4328
Time: 86620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4328
Time: 86620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4329
Time: 86640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4329
Time: 86640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4330
Time: 86660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4330
Time: 86660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4331
Time: 86680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4331
Time: 86680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4332
Time: 86700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4332
Time: 86700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4333
Time: 86720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4333
Time: 86720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4334
Time: 86740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4334
Time: 86740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4335
Time: 86760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4335
Time: 86760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4336
Time: 86780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4336
Time: 86780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4337
Time: 86800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4337
Time: 86800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4338
Time: 86820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4338
Time: 86820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4339
Time: 86840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4339
Time: 86840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4340
Time: 86860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4340
Time: 86860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4341
Time: 86880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4341
Time: 86880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4342
Time: 86900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4342
Time: 86900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4343
Time: 86920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4343
Time: 86920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4344
Time: 86940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4344
Time: 86940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4345
Time: 86960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4345
Time: 86960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4346
Time: 86980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4346
Time: 86980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4347
Time: 87 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4347
Time: 87 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4348
Time: 87020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4348
Time: 87020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4349
Time: 87040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4349
Time: 87040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4350
Time: 87060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4350
Time: 87060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4351
Time: 87080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4351
Time: 87080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4352
Time: 87100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4352
Time: 87100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4353
Time: 87120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4353
Time: 87120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4354
Time: 87140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4354
Time: 87140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4355
Time: 87160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4355
Time: 87160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4356
Time: 87180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4356
Time: 87180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4357
Time: 87200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4357
Time: 87200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4358
Time: 87220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4358
Time: 87220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4359
Time: 87240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4359
Time: 87240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4360
Time: 87260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4360
Time: 87260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4361
Time: 87280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4361
Time: 87280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4362
Time: 87300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4362
Time: 87300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4363
Time: 87320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4363
Time: 87320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4364
Time: 87340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4364
Time: 87340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4365
Time: 87360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4365
Time: 87360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4366
Time: 87380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4366
Time: 87380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4367
Time: 87400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4367
Time: 87400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4368
Time: 87420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4368
Time: 87420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4369
Time: 87440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4369
Time: 87440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4370
Time: 87460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4370
Time: 87460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4371
Time: 87480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4371
Time: 87480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4372
Time: 87500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4372
Time: 87500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4373
Time: 87520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4373
Time: 87520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4374
Time: 87540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4374
Time: 87540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4375
Time: 87560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4375
Time: 87560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4376
Time: 87580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4376
Time: 87580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4377
Time: 87600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4377
Time: 87600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4378
Time: 87620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4378
Time: 87620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4379
Time: 87640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4379
Time: 87640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4380
Time: 87660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4380
Time: 87660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4381
Time: 87680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4381
Time: 87680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4382
Time: 87700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4382
Time: 87700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4383
Time: 87720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4383
Time: 87720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4384
Time: 87740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4384
Time: 87740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4385
Time: 87760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4385
Time: 87760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4386
Time: 87780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4386
Time: 87780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4387
Time: 87800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4387
Time: 87800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4388
Time: 87820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4388
Time: 87820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4389
Time: 87840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4389
Time: 87840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4390
Time: 87860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4390
Time: 87860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4391
Time: 87880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4391
Time: 87880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4392
Time: 87900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4392
Time: 87900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4393
Time: 87920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4393
Time: 87920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4394
Time: 87940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4394
Time: 87940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4395
Time: 87960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4395
Time: 87960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4396
Time: 87980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4396
Time: 87980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4397
Time: 88 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4397
Time: 88 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4398
Time: 88020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4398
Time: 88020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4399
Time: 88040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4399
Time: 88040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4400
Time: 88060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4400
Time: 88060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4401
Time: 88080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4401
Time: 88080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4402
Time: 88100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4402
Time: 88100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4403
Time: 88120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4403
Time: 88120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4404
Time: 88140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4404
Time: 88140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4405
Time: 88160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4405
Time: 88160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4406
Time: 88180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4406
Time: 88180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4407
Time: 88200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4407
Time: 88200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4408
Time: 88220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4408
Time: 88220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4409
Time: 88240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4409
Time: 88240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4410
Time: 88260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4410
Time: 88260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4411
Time: 88280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4411
Time: 88280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4412
Time: 88300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4412
Time: 88300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4413
Time: 88320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4413
Time: 88320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4414
Time: 88340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4414
Time: 88340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4415
Time: 88360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4415
Time: 88360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4416
Time: 88380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4416
Time: 88380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4417
Time: 88400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4417
Time: 88400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4418
Time: 88420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4418
Time: 88420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4419
Time: 88440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4419
Time: 88440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4420
Time: 88460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4420
Time: 88460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4421
Time: 88480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4421
Time: 88480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4422
Time: 88500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4422
Time: 88500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4423
Time: 88520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4423
Time: 88520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4424
Time: 88540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4424
Time: 88540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4425
Time: 88560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4425
Time: 88560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4426
Time: 88580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4426
Time: 88580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4427
Time: 88600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4427
Time: 88600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4428
Time: 88620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4428
Time: 88620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4429
Time: 88640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4429
Time: 88640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4430
Time: 88660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4430
Time: 88660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4431
Time: 88680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4431
Time: 88680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4432
Time: 88700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4432
Time: 88700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4433
Time: 88720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4433
Time: 88720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4434
Time: 88740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4434
Time: 88740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4435
Time: 88760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4435
Time: 88760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4436
Time: 88780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4436
Time: 88780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4437
Time: 88800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4437
Time: 88800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4438
Time: 88820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4438
Time: 88820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4439
Time: 88840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4439
Time: 88840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4440
Time: 88860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4440
Time: 88860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4441
Time: 88880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4441
Time: 88880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4442
Time: 88900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4442
Time: 88900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4443
Time: 88920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4443
Time: 88920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4444
Time: 88940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4444
Time: 88940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4445
Time: 88960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4445
Time: 88960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4446
Time: 88980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4446
Time: 88980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4447
Time: 89 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4447
Time: 89 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4448
Time: 89020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4448
Time: 89020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4449
Time: 89040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4449
Time: 89040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4450
Time: 89060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4450
Time: 89060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4451
Time: 89080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4451
Time: 89080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4452
Time: 89100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4452
Time: 89100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4453
Time: 89120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4453
Time: 89120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4454
Time: 89140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4454
Time: 89140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4455
Time: 89160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4455
Time: 89160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4456
Time: 89180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4456
Time: 89180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4457
Time: 89200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4457
Time: 89200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4458
Time: 89220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4458
Time: 89220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4459
Time: 89240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4459
Time: 89240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4460
Time: 89260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4460
Time: 89260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4461
Time: 89280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4461
Time: 89280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4462
Time: 89300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4462
Time: 89300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4463
Time: 89320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4463
Time: 89320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4464
Time: 89340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4464
Time: 89340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4465
Time: 89360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4465
Time: 89360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4466
Time: 89380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4466
Time: 89380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4467
Time: 89400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4467
Time: 89400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4468
Time: 89420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4468
Time: 89420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4469
Time: 89440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4469
Time: 89440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4470
Time: 89460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4470
Time: 89460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4471
Time: 89480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4471
Time: 89480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4472
Time: 89500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4472
Time: 89500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4473
Time: 89520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4473
Time: 89520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4474
Time: 89540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4474
Time: 89540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4475
Time: 89560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4475
Time: 89560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4476
Time: 89580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4476
Time: 89580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4477
Time: 89600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4477
Time: 89600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4478
Time: 89620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4478
Time: 89620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4479
Time: 89640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4479
Time: 89640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4480
Time: 89660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4480
Time: 89660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4481
Time: 89680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4481
Time: 89680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4482
Time: 89700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4482
Time: 89700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4483
Time: 89720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4483
Time: 89720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4484
Time: 89740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4484
Time: 89740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4485
Time: 89760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4485
Time: 89760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4486
Time: 89780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4486
Time: 89780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4487
Time: 89800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4487
Time: 89800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4488
Time: 89820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4488
Time: 89820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4489
Time: 89840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4489
Time: 89840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4490
Time: 89860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4490
Time: 89860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4491
Time: 89880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4491
Time: 89880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4492
Time: 89900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4492
Time: 89900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4493
Time: 89920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4493
Time: 89920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4494
Time: 89940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4494
Time: 89940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4495
Time: 89960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4495
Time: 89960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4496
Time: 89980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4496
Time: 89980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4497
Time: 90 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4497
Time: 90 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4498
Time: 90020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4498
Time: 90020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4499
Time: 90040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4499
Time: 90040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4500
Time: 90060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4500
Time: 90060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4501
Time: 90080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4501
Time: 90080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4502
Time: 90100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4502
Time: 90100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4503
Time: 90120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4503
Time: 90120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4504
Time: 90140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4504
Time: 90140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4505
Time: 90160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4505
Time: 90160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4506
Time: 90180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4506
Time: 90180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4507
Time: 90200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4507
Time: 90200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4508
Time: 90220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4508
Time: 90220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4509
Time: 90240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4509
Time: 90240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4510
Time: 90260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4510
Time: 90260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4511
Time: 90280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4511
Time: 90280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4512
Time: 90300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4512
Time: 90300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4513
Time: 90320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4513
Time: 90320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4514
Time: 90340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4514
Time: 90340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4515
Time: 90360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4515
Time: 90360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4516
Time: 90380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4516
Time: 90380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4517
Time: 90400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4517
Time: 90400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4518
Time: 90420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4518
Time: 90420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4519
Time: 90440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4519
Time: 90440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4520
Time: 90460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4520
Time: 90460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4521
Time: 90480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4521
Time: 90480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4522
Time: 90500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4522
Time: 90500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4523
Time: 90520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4523
Time: 90520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4524
Time: 90540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4524
Time: 90540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4525
Time: 90560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4525
Time: 90560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4526
Time: 90580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4526
Time: 90580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4527
Time: 90600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4527
Time: 90600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4528
Time: 90620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4528
Time: 90620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4529
Time: 90640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4529
Time: 90640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4530
Time: 90660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4530
Time: 90660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4531
Time: 90680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4531
Time: 90680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4532
Time: 90700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4532
Time: 90700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4533
Time: 90720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4533
Time: 90720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4534
Time: 90740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4534
Time: 90740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4535
Time: 90760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4535
Time: 90760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4536
Time: 90780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4536
Time: 90780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4537
Time: 90800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4537
Time: 90800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4538
Time: 90820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4538
Time: 90820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4539
Time: 90840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4539
Time: 90840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4540
Time: 90860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4540
Time: 90860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4541
Time: 90880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4541
Time: 90880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4542
Time: 90900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4542
Time: 90900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4543
Time: 90920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4543
Time: 90920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4544
Time: 90940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4544
Time: 90940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4545
Time: 90960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4545
Time: 90960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4546
Time: 90980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4546
Time: 90980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4547
Time: 91 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4547
Time: 91 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4548
Time: 91020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4548
Time: 91020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4549
Time: 91040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4549
Time: 91040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4550
Time: 91060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4550
Time: 91060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4551
Time: 91080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4551
Time: 91080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4552
Time: 91100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4552
Time: 91100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4553
Time: 91120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4553
Time: 91120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4554
Time: 91140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4554
Time: 91140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4555
Time: 91160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4555
Time: 91160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4556
Time: 91180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4556
Time: 91180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4557
Time: 91200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4557
Time: 91200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4558
Time: 91220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4558
Time: 91220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4559
Time: 91240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4559
Time: 91240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4560
Time: 91260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4560
Time: 91260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4561
Time: 91280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4561
Time: 91280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4562
Time: 91300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4562
Time: 91300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4563
Time: 91320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4563
Time: 91320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4564
Time: 91340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4564
Time: 91340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4565
Time: 91360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4565
Time: 91360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4566
Time: 91380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4566
Time: 91380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4567
Time: 91400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4567
Time: 91400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4568
Time: 91420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4568
Time: 91420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4569
Time: 91440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4569
Time: 91440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4570
Time: 91460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4570
Time: 91460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4571
Time: 91480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4571
Time: 91480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4572
Time: 91500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4572
Time: 91500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4573
Time: 91520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4573
Time: 91520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4574
Time: 91540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4574
Time: 91540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4575
Time: 91560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4575
Time: 91560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4576
Time: 91580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4576
Time: 91580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4577
Time: 91600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4577
Time: 91600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4578
Time: 91620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4578
Time: 91620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4579
Time: 91640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4579
Time: 91640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4580
Time: 91660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4580
Time: 91660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4581
Time: 91680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4581
Time: 91680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4582
Time: 91700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4582
Time: 91700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4583
Time: 91720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4583
Time: 91720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4584
Time: 91740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4584
Time: 91740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4585
Time: 91760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4585
Time: 91760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4586
Time: 91780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4586
Time: 91780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4587
Time: 91800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4587
Time: 91800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4588
Time: 91820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4588
Time: 91820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4589
Time: 91840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4589
Time: 91840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4590
Time: 91860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4590
Time: 91860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4591
Time: 91880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4591
Time: 91880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4592
Time: 91900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4592
Time: 91900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4593
Time: 91920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4593
Time: 91920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4594
Time: 91940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4594
Time: 91940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4595
Time: 91960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4595
Time: 91960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4596
Time: 91980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4596
Time: 91980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4597
Time: 92 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4597
Time: 92 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4598
Time: 92020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4598
Time: 92020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4599
Time: 92040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4599
Time: 92040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4600
Time: 92060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4600
Time: 92060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4601
Time: 92080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4601
Time: 92080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4602
Time: 92100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4602
Time: 92100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4603
Time: 92120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4603
Time: 92120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4604
Time: 92140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4604
Time: 92140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4605
Time: 92160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4605
Time: 92160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4606
Time: 92180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4606
Time: 92180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4607
Time: 92200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4607
Time: 92200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4608
Time: 92220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4608
Time: 92220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4609
Time: 92240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4609
Time: 92240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4610
Time: 92260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4610
Time: 92260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4611
Time: 92280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4611
Time: 92280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4612
Time: 92300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4612
Time: 92300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4613
Time: 92320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4613
Time: 92320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4614
Time: 92340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4614
Time: 92340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4615
Time: 92360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4615
Time: 92360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4616
Time: 92380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4616
Time: 92380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4617
Time: 92400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4617
Time: 92400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4618
Time: 92420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4618
Time: 92420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4619
Time: 92440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4619
Time: 92440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4620
Time: 92460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4620
Time: 92460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4621
Time: 92480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4621
Time: 92480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4622
Time: 92500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4622
Time: 92500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4623
Time: 92520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4623
Time: 92520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4624
Time: 92540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4624
Time: 92540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4625
Time: 92560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4625
Time: 92560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4626
Time: 92580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4626
Time: 92580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4627
Time: 92600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4627
Time: 92600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4628
Time: 92620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4628
Time: 92620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4629
Time: 92640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4629
Time: 92640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4630
Time: 92660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4630
Time: 92660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4631
Time: 92680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4631
Time: 92680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4632
Time: 92700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4632
Time: 92700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4633
Time: 92720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4633
Time: 92720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4634
Time: 92740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4634
Time: 92740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4635
Time: 92760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4635
Time: 92760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4636
Time: 92780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4636
Time: 92780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4637
Time: 92800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4637
Time: 92800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4638
Time: 92820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4638
Time: 92820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4639
Time: 92840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4639
Time: 92840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4640
Time: 92860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4640
Time: 92860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4641
Time: 92880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4641
Time: 92880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4642
Time: 92900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4642
Time: 92900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4643
Time: 92920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4643
Time: 92920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4644
Time: 92940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4644
Time: 92940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4645
Time: 92960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4645
Time: 92960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4646
Time: 92980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4646
Time: 92980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4647
Time: 93 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4647
Time: 93 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4648
Time: 93020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4648
Time: 93020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4649
Time: 93040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4649
Time: 93040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4650
Time: 93060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4650
Time: 93060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4651
Time: 93080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4651
Time: 93080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4652
Time: 93100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4652
Time: 93100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4653
Time: 93120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4653
Time: 93120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4654
Time: 93140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4654
Time: 93140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4655
Time: 93160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4655
Time: 93160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4656
Time: 93180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4656
Time: 93180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4657
Time: 93200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4657
Time: 93200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4658
Time: 93220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4658
Time: 93220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4659
Time: 93240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4659
Time: 93240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4660
Time: 93260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4660
Time: 93260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4661
Time: 93280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4661
Time: 93280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4662
Time: 93300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4662
Time: 93300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4663
Time: 93320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4663
Time: 93320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4664
Time: 93340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4664
Time: 93340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4665
Time: 93360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4665
Time: 93360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4666
Time: 93380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4666
Time: 93380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4667
Time: 93400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4667
Time: 93400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4668
Time: 93420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4668
Time: 93420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4669
Time: 93440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4669
Time: 93440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4670
Time: 93460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4670
Time: 93460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4671
Time: 93480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4671
Time: 93480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4672
Time: 93500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4672
Time: 93500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4673
Time: 93520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4673
Time: 93520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4674
Time: 93540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4674
Time: 93540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4675
Time: 93560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4675
Time: 93560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4676
Time: 93580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4676
Time: 93580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4677
Time: 93600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4677
Time: 93600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4678
Time: 93620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4678
Time: 93620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4679
Time: 93640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4679
Time: 93640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4680
Time: 93660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4680
Time: 93660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4681
Time: 93680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4681
Time: 93680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4682
Time: 93700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4682
Time: 93700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4683
Time: 93720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4683
Time: 93720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4684
Time: 93740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4684
Time: 93740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4685
Time: 93760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4685
Time: 93760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4686
Time: 93780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4686
Time: 93780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4687
Time: 93800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4687
Time: 93800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4688
Time: 93820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4688
Time: 93820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4689
Time: 93840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4689
Time: 93840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4690
Time: 93860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4690
Time: 93860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4691
Time: 93880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4691
Time: 93880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4692
Time: 93900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4692
Time: 93900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4693
Time: 93920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4693
Time: 93920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4694
Time: 93940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4694
Time: 93940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4695
Time: 93960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4695
Time: 93960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4696
Time: 93980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4696
Time: 93980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4697
Time: 94 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4697
Time: 94 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4698
Time: 94020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4698
Time: 94020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4699
Time: 94040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4699
Time: 94040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4700
Time: 94060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4700
Time: 94060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4701
Time: 94080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4701
Time: 94080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4702
Time: 94100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4702
Time: 94100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4703
Time: 94120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4703
Time: 94120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4704
Time: 94140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4704
Time: 94140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4705
Time: 94160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4705
Time: 94160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4706
Time: 94180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4706
Time: 94180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4707
Time: 94200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4707
Time: 94200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4708
Time: 94220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4708
Time: 94220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4709
Time: 94240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4709
Time: 94240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4710
Time: 94260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4710
Time: 94260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4711
Time: 94280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4711
Time: 94280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4712
Time: 94300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4712
Time: 94300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4713
Time: 94320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4713
Time: 94320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4714
Time: 94340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4714
Time: 94340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4715
Time: 94360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4715
Time: 94360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4716
Time: 94380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4716
Time: 94380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4717
Time: 94400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4717
Time: 94400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4718
Time: 94420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4718
Time: 94420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4719
Time: 94440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4719
Time: 94440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4720
Time: 94460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4720
Time: 94460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4721
Time: 94480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4721
Time: 94480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4722
Time: 94500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4722
Time: 94500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4723
Time: 94520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4723
Time: 94520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4724
Time: 94540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4724
Time: 94540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4725
Time: 94560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4725
Time: 94560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4726
Time: 94580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4726
Time: 94580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4727
Time: 94600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4727
Time: 94600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4728
Time: 94620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4728
Time: 94620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4729
Time: 94640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4729
Time: 94640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4730
Time: 94660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4730
Time: 94660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4731
Time: 94680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4731
Time: 94680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4732
Time: 94700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4732
Time: 94700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4733
Time: 94720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4733
Time: 94720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4734
Time: 94740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4734
Time: 94740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4735
Time: 94760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4735
Time: 94760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4736
Time: 94780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4736
Time: 94780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4737
Time: 94800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4737
Time: 94800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4738
Time: 94820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4738
Time: 94820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4739
Time: 94840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4739
Time: 94840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4740
Time: 94860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4740
Time: 94860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4741
Time: 94880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4741
Time: 94880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4742
Time: 94900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4742
Time: 94900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4743
Time: 94920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4743
Time: 94920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4744
Time: 94940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4744
Time: 94940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4745
Time: 94960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4745
Time: 94960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4746
Time: 94980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4746
Time: 94980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4747
Time: 95 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4747
Time: 95 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4748
Time: 95020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4748
Time: 95020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4749
Time: 95040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4749
Time: 95040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4750
Time: 95060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4750
Time: 95060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4751
Time: 95080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4751
Time: 95080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4752
Time: 95100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4752
Time: 95100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4753
Time: 95120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4753
Time: 95120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4754
Time: 95140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4754
Time: 95140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4755
Time: 95160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4755
Time: 95160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4756
Time: 95180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4756
Time: 95180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4757
Time: 95200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4757
Time: 95200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4758
Time: 95220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4758
Time: 95220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4759
Time: 95240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4759
Time: 95240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4760
Time: 95260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4760
Time: 95260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4761
Time: 95280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4761
Time: 95280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4762
Time: 95300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4762
Time: 95300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4763
Time: 95320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4763
Time: 95320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4764
Time: 95340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4764
Time: 95340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4765
Time: 95360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4765
Time: 95360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4766
Time: 95380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4766
Time: 95380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4767
Time: 95400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4767
Time: 95400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4768
Time: 95420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4768
Time: 95420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4769
Time: 95440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4769
Time: 95440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4770
Time: 95460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4770
Time: 95460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4771
Time: 95480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4771
Time: 95480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4772
Time: 95500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4772
Time: 95500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4773
Time: 95520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4773
Time: 95520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4774
Time: 95540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4774
Time: 95540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4775
Time: 95560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4775
Time: 95560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4776
Time: 95580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4776
Time: 95580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4777
Time: 95600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4777
Time: 95600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4778
Time: 95620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4778
Time: 95620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4779
Time: 95640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4779
Time: 95640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4780
Time: 95660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4780
Time: 95660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4781
Time: 95680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4781
Time: 95680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4782
Time: 95700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4782
Time: 95700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4783
Time: 95720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4783
Time: 95720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4784
Time: 95740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4784
Time: 95740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4785
Time: 95760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4785
Time: 95760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4786
Time: 95780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4786
Time: 95780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4787
Time: 95800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4787
Time: 95800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4788
Time: 95820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4788
Time: 95820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4789
Time: 95840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4789
Time: 95840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4790
Time: 95860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4790
Time: 95860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4791
Time: 95880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4791
Time: 95880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4792
Time: 95900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4792
Time: 95900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4793
Time: 95920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4793
Time: 95920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4794
Time: 95940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4794
Time: 95940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4795
Time: 95960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4795
Time: 95960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4796
Time: 95980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4796
Time: 95980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4797
Time: 96 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4797
Time: 96 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4798
Time: 96020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4798
Time: 96020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4799
Time: 96040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4799
Time: 96040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4800
Time: 96060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4800
Time: 96060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4801
Time: 96080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4801
Time: 96080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4802
Time: 96100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4802
Time: 96100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4803
Time: 96120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4803
Time: 96120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4804
Time: 96140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4804
Time: 96140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4805
Time: 96160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4805
Time: 96160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4806
Time: 96180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4806
Time: 96180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4807
Time: 96200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4807
Time: 96200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4808
Time: 96220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4808
Time: 96220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4809
Time: 96240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4809
Time: 96240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4810
Time: 96260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4810
Time: 96260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4811
Time: 96280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4811
Time: 96280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4812
Time: 96300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4812
Time: 96300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4813
Time: 96320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4813
Time: 96320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4814
Time: 96340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4814
Time: 96340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4815
Time: 96360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4815
Time: 96360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4816
Time: 96380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4816
Time: 96380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4817
Time: 96400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4817
Time: 96400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4818
Time: 96420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4818
Time: 96420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4819
Time: 96440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4819
Time: 96440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4820
Time: 96460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4820
Time: 96460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4821
Time: 96480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4821
Time: 96480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4822
Time: 96500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4822
Time: 96500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4823
Time: 96520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4823
Time: 96520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4824
Time: 96540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4824
Time: 96540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4825
Time: 96560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4825
Time: 96560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4826
Time: 96580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4826
Time: 96580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4827
Time: 96600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4827
Time: 96600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4828
Time: 96620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4828
Time: 96620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4829
Time: 96640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4829
Time: 96640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4830
Time: 96660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4830
Time: 96660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4831
Time: 96680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4831
Time: 96680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4832
Time: 96700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4832
Time: 96700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4833
Time: 96720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4833
Time: 96720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4834
Time: 96740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4834
Time: 96740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4835
Time: 96760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4835
Time: 96760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4836
Time: 96780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4836
Time: 96780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4837
Time: 96800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4837
Time: 96800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4838
Time: 96820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4838
Time: 96820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4839
Time: 96840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4839
Time: 96840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4840
Time: 96860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4840
Time: 96860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4841
Time: 96880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4841
Time: 96880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4842
Time: 96900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4842
Time: 96900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4843
Time: 96920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4843
Time: 96920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4844
Time: 96940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4844
Time: 96940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4845
Time: 96960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4845
Time: 96960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4846
Time: 96980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4846
Time: 96980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4847
Time: 97 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4847
Time: 97 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4848
Time: 97020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4848
Time: 97020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4849
Time: 97040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4849
Time: 97040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4850
Time: 97060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4850
Time: 97060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4851
Time: 97080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4851
Time: 97080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4852
Time: 97100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4852
Time: 97100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4853
Time: 97120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4853
Time: 97120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4854
Time: 97140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4854
Time: 97140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4855
Time: 97160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4855
Time: 97160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4856
Time: 97180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4856
Time: 97180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4857
Time: 97200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4857
Time: 97200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4858
Time: 97220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4858
Time: 97220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4859
Time: 97240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4859
Time: 97240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4860
Time: 97260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4860
Time: 97260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4861
Time: 97280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4861
Time: 97280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4862
Time: 97300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4862
Time: 97300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4863
Time: 97320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4863
Time: 97320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4864
Time: 97340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4864
Time: 97340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4865
Time: 97360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4865
Time: 97360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4866
Time: 97380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4866
Time: 97380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4867
Time: 97400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4867
Time: 97400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4868
Time: 97420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4868
Time: 97420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4869
Time: 97440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4869
Time: 97440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4870
Time: 97460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4870
Time: 97460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4871
Time: 97480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4871
Time: 97480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4872
Time: 97500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4872
Time: 97500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4873
Time: 97520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4873
Time: 97520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4874
Time: 97540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4874
Time: 97540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4875
Time: 97560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4875
Time: 97560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4876
Time: 97580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4876
Time: 97580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4877
Time: 97600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4877
Time: 97600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4878
Time: 97620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4878
Time: 97620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4879
Time: 97640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4879
Time: 97640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4880
Time: 97660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4880
Time: 97660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4881
Time: 97680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4881
Time: 97680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4882
Time: 97700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4882
Time: 97700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4883
Time: 97720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4883
Time: 97720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4884
Time: 97740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4884
Time: 97740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4885
Time: 97760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4885
Time: 97760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4886
Time: 97780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4886
Time: 97780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4887
Time: 97800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4887
Time: 97800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4888
Time: 97820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4888
Time: 97820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4889
Time: 97840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4889
Time: 97840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4890
Time: 97860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4890
Time: 97860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4891
Time: 97880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4891
Time: 97880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4892
Time: 97900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4892
Time: 97900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4893
Time: 97920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4893
Time: 97920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4894
Time: 97940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4894
Time: 97940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4895
Time: 97960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4895
Time: 97960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4896
Time: 97980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4896
Time: 97980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4897
Time: 98 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4897
Time: 98 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4898
Time: 98020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4898
Time: 98020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4899
Time: 98040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4899
Time: 98040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4900
Time: 98060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4900
Time: 98060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4901
Time: 98080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4901
Time: 98080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4902
Time: 98100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4902
Time: 98100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4903
Time: 98120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4903
Time: 98120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4904
Time: 98140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4904
Time: 98140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4905
Time: 98160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4905
Time: 98160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4906
Time: 98180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4906
Time: 98180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4907
Time: 98200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4907
Time: 98200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4908
Time: 98220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4908
Time: 98220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4909
Time: 98240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4909
Time: 98240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4910
Time: 98260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4910
Time: 98260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4911
Time: 98280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4911
Time: 98280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4912
Time: 98300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4912
Time: 98300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4913
Time: 98320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4913
Time: 98320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4914
Time: 98340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4914
Time: 98340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4915
Time: 98360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4915
Time: 98360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4916
Time: 98380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4916
Time: 98380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4917
Time: 98400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4917
Time: 98400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4918
Time: 98420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4918
Time: 98420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4919
Time: 98440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4919
Time: 98440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4920
Time: 98460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4920
Time: 98460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4921
Time: 98480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4921
Time: 98480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4922
Time: 98500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4922
Time: 98500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4923
Time: 98520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4923
Time: 98520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4924
Time: 98540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4924
Time: 98540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4925
Time: 98560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4925
Time: 98560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4926
Time: 98580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4926
Time: 98580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4927
Time: 98600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4927
Time: 98600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4928
Time: 98620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4928
Time: 98620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4929
Time: 98640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4929
Time: 98640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4930
Time: 98660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4930
Time: 98660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4931
Time: 98680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4931
Time: 98680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4932
Time: 98700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4932
Time: 98700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4933
Time: 98720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4933
Time: 98720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4934
Time: 98740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4934
Time: 98740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4935
Time: 98760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4935
Time: 98760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4936
Time: 98780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4936
Time: 98780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4937
Time: 98800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4937
Time: 98800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4938
Time: 98820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4938
Time: 98820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4939
Time: 98840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4939
Time: 98840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4940
Time: 98860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4940
Time: 98860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4941
Time: 98880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4941
Time: 98880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4942
Time: 98900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4942
Time: 98900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4943
Time: 98920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4943
Time: 98920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4944
Time: 98940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4944
Time: 98940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4945
Time: 98960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4945
Time: 98960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4946
Time: 98980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4946
Time: 98980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4947
Time: 99 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4947
Time: 99 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4948
Time: 99020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4948
Time: 99020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4949
Time: 99040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4949
Time: 99040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4950
Time: 99060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4950
Time: 99060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4951
Time: 99080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4951
Time: 99080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4952
Time: 99100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4952
Time: 99100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4953
Time: 99120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4953
Time: 99120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4954
Time: 99140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4954
Time: 99140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4955
Time: 99160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4955
Time: 99160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4956
Time: 99180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4956
Time: 99180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4957
Time: 99200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4957
Time: 99200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4958
Time: 99220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4958
Time: 99220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4959
Time: 99240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4959
Time: 99240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4960
Time: 99260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4960
Time: 99260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4961
Time: 99280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4961
Time: 99280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4962
Time: 99300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4962
Time: 99300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4963
Time: 99320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4963
Time: 99320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4964
Time: 99340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4964
Time: 99340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4965
Time: 99360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4965
Time: 99360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4966
Time: 99380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4966
Time: 99380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4967
Time: 99400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4967
Time: 99400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4968
Time: 99420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4968
Time: 99420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4969
Time: 99440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4969
Time: 99440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4970
Time: 99460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4970
Time: 99460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4971
Time: 99480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4971
Time: 99480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4972
Time: 99500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4972
Time: 99500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4973
Time: 99520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4973
Time: 99520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4974
Time: 99540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4974
Time: 99540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4975
Time: 99560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4975
Time: 99560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4976
Time: 99580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4976
Time: 99580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4977
Time: 99600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4977
Time: 99600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4978
Time: 99620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4978
Time: 99620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4979
Time: 99640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4979
Time: 99640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4980
Time: 99660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4980
Time: 99660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4981
Time: 99680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4981
Time: 99680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4982
Time: 99700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4982
Time: 99700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4983
Time: 99720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4983
Time: 99720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4984
Time: 99740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4984
Time: 99740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4985
Time: 99760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4985
Time: 99760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4986
Time: 99780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4986
Time: 99780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4987
Time: 99800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4987
Time: 99800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4988
Time: 99820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4988
Time: 99820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4989
Time: 99840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4989
Time: 99840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4990
Time: 99860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4990
Time: 99860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4991
Time: 99880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4991
Time: 99880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4992
Time: 99900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4992
Time: 99900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4993
Time: 99920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4993
Time: 99920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4994
Time: 99940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4994
Time: 99940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4995
Time: 99960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4995
Time: 99960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4996
Time: 99980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4996
Time: 99980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4997
Time: 100 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4997
Time: 100 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4998
Time: 100020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4998
Time: 100020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 4999
Time: 100040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 4999
Time: 100040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5000
Time: 100060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5000
Time: 100060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5001
Time: 100080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5001
Time: 100080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5002
Time: 100100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5002
Time: 100100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5003
Time: 100120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5003
Time: 100120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5004
Time: 100140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5004
Time: 100140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5005
Time: 100160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5005
Time: 100160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5006
Time: 100180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5006
Time: 100180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5007
Time: 100200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5007
Time: 100200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5008
Time: 100220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5008
Time: 100220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5009
Time: 100240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5009
Time: 100240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5010
Time: 100260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5010
Time: 100260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5011
Time: 100280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5011
Time: 100280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5012
Time: 100300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5012
Time: 100300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5013
Time: 100320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5013
Time: 100320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5014
Time: 100340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5014
Time: 100340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5015
Time: 100360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5015
Time: 100360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5016
Time: 100380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5016
Time: 100380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5017
Time: 100400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5017
Time: 100400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5018
Time: 100420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5018
Time: 100420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5019
Time: 100440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5019
Time: 100440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5020
Time: 100460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5020
Time: 100460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5021
Time: 100480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5021
Time: 100480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5022
Time: 100500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5022
Time: 100500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5023
Time: 100520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5023
Time: 100520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5024
Time: 100540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5024
Time: 100540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5025
Time: 100560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5025
Time: 100560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5026
Time: 100580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5026
Time: 100580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5027
Time: 100600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5027
Time: 100600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5028
Time: 100620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5028
Time: 100620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5029
Time: 100640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5029
Time: 100640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5030
Time: 100660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5030
Time: 100660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5031
Time: 100680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5031
Time: 100680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5032
Time: 100700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5032
Time: 100700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5033
Time: 100720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5033
Time: 100720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5034
Time: 100740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5034
Time: 100740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5035
Time: 100760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5035
Time: 100760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5036
Time: 100780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5036
Time: 100780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5037
Time: 100800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5037
Time: 100800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5038
Time: 100820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5038
Time: 100820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5039
Time: 100840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5039
Time: 100840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5040
Time: 100860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5040
Time: 100860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5041
Time: 100880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5041
Time: 100880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5042
Time: 100900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5042
Time: 100900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5043
Time: 100920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5043
Time: 100920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5044
Time: 100940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5044
Time: 100940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5045
Time: 100960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5045
Time: 100960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5046
Time: 100980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5046
Time: 100980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5047
Time: 101 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5047
Time: 101 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5048
Time: 101020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5048
Time: 101020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5049
Time: 101040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5049
Time: 101040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5050
Time: 101060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5050
Time: 101060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5051
Time: 101080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5051
Time: 101080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5052
Time: 101100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5052
Time: 101100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5053
Time: 101120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5053
Time: 101120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5054
Time: 101140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5054
Time: 101140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5055
Time: 101160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5055
Time: 101160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5056
Time: 101180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5056
Time: 101180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5057
Time: 101200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5057
Time: 101200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5058
Time: 101220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5058
Time: 101220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5059
Time: 101240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5059
Time: 101240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5060
Time: 101260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5060
Time: 101260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5061
Time: 101280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5061
Time: 101280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5062
Time: 101300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5062
Time: 101300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5063
Time: 101320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5063
Time: 101320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5064
Time: 101340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5064
Time: 101340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5065
Time: 101360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5065
Time: 101360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5066
Time: 101380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5066
Time: 101380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5067
Time: 101400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5067
Time: 101400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5068
Time: 101420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5068
Time: 101420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5069
Time: 101440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5069
Time: 101440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5070
Time: 101460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5070
Time: 101460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5071
Time: 101480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5071
Time: 101480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5072
Time: 101500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5072
Time: 101500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5073
Time: 101520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5073
Time: 101520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5074
Time: 101540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5074
Time: 101540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5075
Time: 101560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5075
Time: 101560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5076
Time: 101580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5076
Time: 101580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5077
Time: 101600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5077
Time: 101600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5078
Time: 101620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5078
Time: 101620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5079
Time: 101640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5079
Time: 101640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5080
Time: 101660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5080
Time: 101660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5081
Time: 101680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5081
Time: 101680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5082
Time: 101700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5082
Time: 101700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5083
Time: 101720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5083
Time: 101720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5084
Time: 101740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5084
Time: 101740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5085
Time: 101760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5085
Time: 101760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5086
Time: 101780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5086
Time: 101780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5087
Time: 101800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5087
Time: 101800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5088
Time: 101820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5088
Time: 101820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5089
Time: 101840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5089
Time: 101840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5090
Time: 101860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5090
Time: 101860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5091
Time: 101880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5091
Time: 101880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5092
Time: 101900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5092
Time: 101900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5093
Time: 101920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5093
Time: 101920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5094
Time: 101940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5094
Time: 101940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5095
Time: 101960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5095
Time: 101960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5096
Time: 101980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5096
Time: 101980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5097
Time: 102 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5097
Time: 102 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5098
Time: 102020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5098
Time: 102020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5099
Time: 102040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5099
Time: 102040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5100
Time: 102060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5100
Time: 102060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5101
Time: 102080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5101
Time: 102080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5102
Time: 102100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5102
Time: 102100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5103
Time: 102120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5103
Time: 102120 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5104
Time: 102140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5104
Time: 102140 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5105
Time: 102160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5105
Time: 102160 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5106
Time: 102180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5106
Time: 102180 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5107
Time: 102200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5107
Time: 102200 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5108
Time: 102220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5108
Time: 102220 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5109
Time: 102240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5109
Time: 102240 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5110
Time: 102260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5110
Time: 102260 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5111
Time: 102280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5111
Time: 102280 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5112
Time: 102300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5112
Time: 102300 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5113
Time: 102320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5113
Time: 102320 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5114
Time: 102340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5114
Time: 102340 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5115
Time: 102360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5115
Time: 102360 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5116
Time: 102380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5116
Time: 102380 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5117
Time: 102400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5117
Time: 102400 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5118
Time: 102420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5118
Time: 102420 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5119
Time: 102440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5119
Time: 102440 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5120
Time: 102460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5120
Time: 102460 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5121
Time: 102480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5121
Time: 102480 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5122
Time: 102500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5122
Time: 102500 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5123
Time: 102520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5123
Time: 102520 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5124
Time: 102540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5124
Time: 102540 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5125
Time: 102560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5125
Time: 102560 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5126
Time: 102580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5126
Time: 102580 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5127
Time: 102600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5127
Time: 102600 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5128
Time: 102620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5128
Time: 102620 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5129
Time: 102640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5129
Time: 102640 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5130
Time: 102660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5130
Time: 102660 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5131
Time: 102680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5131
Time: 102680 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5132
Time: 102700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5132
Time: 102700 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5133
Time: 102720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5133
Time: 102720 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5134
Time: 102740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5134
Time: 102740 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5135
Time: 102760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5135
Time: 102760 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5136
Time: 102780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5136
Time: 102780 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5137
Time: 102800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5137
Time: 102800 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5138
Time: 102820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5138
Time: 102820 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5139
Time: 102840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5139
Time: 102840 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5140
Time: 102860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5140
Time: 102860 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5141
Time: 102880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5141
Time: 102880 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5142
Time: 102900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5142
Time: 102900 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5143
Time: 102920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5143
Time: 102920 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5144
Time: 102940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5144
Time: 102940 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5145
Time: 102960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5145
Time: 102960 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5146
Time: 102980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5146
Time: 102980 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5147
Time: 103 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5147
Time: 103 us  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5148
Time: 103020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5148
Time: 103020 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5149
Time: 103040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5149
Time: 103040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5150
Time: 103060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5150
Time: 103060 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: pre citanja cnt; 5151
Time: 103080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: after writing in bram, cnt: 5151
Time: 103080 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: first loop end
Time: 103100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: second loop end
Time: 103100 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
Note: START
Time: 103100 ns  Iteration: 2  Process: /top_pivot_tb/duv/ip_core/line__248  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sources_1/new/ip_pivot.vhd
Note: START
Time: 103100 ns  Iteration: 3  Process: /top_pivot_tb/duv/ip_core/line__248  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sources_1/new/ip_pivot.vhd
Note: xor je okino
Time: 104370 ns  Iteration: 1  Process: /top_pivot_tb/duv/ip_core/div/line__104  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sources_1/new/divider_32.vhd
Note: xor je okino
Time: 104370 ns  Iteration: 8  Process: /top_pivot_tb/duv/ip_core/div/line__104  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sources_1/new/divider_32.vhd
Note: xor je okino
Time: 104370 ns  Iteration: 9  Process: /top_pivot_tb/duv/ip_core/div/line__104  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sources_1/new/divider_32.vhd
Note: xor je okino
Time: 104410 ns  Iteration: 1  Process: /top_pivot_tb/duv/ip_core/div/line__104  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sources_1/new/divider_32.vhd
Note: xor je okino
Time: 104410 ns  Iteration: 8  Process: /top_pivot_tb/duv/ip_core/div/line__104  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sources_1/new/divider_32.vhd
Note: xor je okino
Time: 104410 ns  Iteration: 9  Process: /top_pivot_tb/duv/ip_core/div/line__104  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sources_1/new/divider_32.vhd
Note: xor je okino
Time: 104430 ns  Iteration: 8  Process: /top_pivot_tb/duv/ip_core/div/line__104  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sources_1/new/divider_32.vhd
Note: xor je okino
Time: 104430 ns  Iteration: 9  Process: /top_pivot_tb/duv/ip_core/div/line__104  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sources_1/new/divider_32.vhd
Note: xor je okino
Time: 104450 ns  Iteration: 8  Process: /top_pivot_tb/duv/ip_core/div/line__104  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sources_1/new/divider_32.vhd
Note: xor je okino
Time: 104450 ns  Iteration: 9  Process: /top_pivot_tb/duv/ip_core/div/line__104  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sources_1/new/divider_32.vhd
Note: xor je okino
Time: 104470 ns  Iteration: 8  Process: /top_pivot_tb/duv/ip_core/div/line__104  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sources_1/new/divider_32.vhd
Note: xor je okino
Time: 104470 ns  Iteration: 9  Process: /top_pivot_tb/duv/ip_core/div/line__104  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sources_1/new/divider_32.vhd
Note: xor je okino
Time: 104490 ns  Iteration: 8  Process: /top_pivot_tb/duv/ip_core/div/line__104  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sources_1/new/divider_32.vhd
Note: xor je okino
Time: 104490 ns  Iteration: 9  Process: /top_pivot_tb/duv/ip_core/div/line__104  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sources_1/new/divider_32.vhd
Note: xor je okino
Time: 104530 ns  Iteration: 1  Process: /top_pivot_tb/duv/ip_core/div/line__104  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sources_1/new/divider_32.vhd
Note: xor je okino
Time: 104530 ns  Iteration: 8  Process: /top_pivot_tb/duv/ip_core/div/line__104  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sources_1/new/divider_32.vhd
Note: xor je okino
Time: 104530 ns  Iteration: 9  Process: /top_pivot_tb/duv/ip_core/div/line__104  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sources_1/new/divider_32.vhd
Note: xor je okino
Time: 104550 ns  Iteration: 8  Process: /top_pivot_tb/duv/ip_core/div/line__104  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sources_1/new/divider_32.vhd
Note: xor je okino
Time: 104550 ns  Iteration: 9  Process: /top_pivot_tb/duv/ip_core/div/line__104  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sources_1/new/divider_32.vhd
Note: xor je okino
Time: 104570 ns  Iteration: 8  Process: /top_pivot_tb/duv/ip_core/div/line__104  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sources_1/new/divider_32.vhd
Note: xor je okino
Time: 104570 ns  Iteration: 9  Process: /top_pivot_tb/duv/ip_core/div/line__104  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sources_1/new/divider_32.vhd
Note: xor je okino
Time: 104650 ns  Iteration: 1  Process: /top_pivot_tb/duv/ip_core/div/line__104  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sources_1/new/divider_32.vhd
Note: xor je okino
Time: 104650 ns  Iteration: 8  Process: /top_pivot_tb/duv/ip_core/div/line__104  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sources_1/new/divider_32.vhd
Note: xor je okino
Time: 104650 ns  Iteration: 9  Process: /top_pivot_tb/duv/ip_core/div/line__104  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sources_1/new/divider_32.vhd
Note: xor je okino
Time: 104710 ns  Iteration: 1  Process: /top_pivot_tb/duv/ip_core/div/line__104  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sources_1/new/divider_32.vhd
Note: xor je okino
Time: 104710 ns  Iteration: 8  Process: /top_pivot_tb/duv/ip_core/div/line__104  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sources_1/new/divider_32.vhd
Note: xor je okino
Time: 104710 ns  Iteration: 9  Process: /top_pivot_tb/duv/ip_core/div/line__104  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sources_1/new/divider_32.vhd
Note: xor je okino
Time: 104790 ns  Iteration: 1  Process: /top_pivot_tb/duv/ip_core/div/line__104  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sources_1/new/divider_32.vhd
Note: xor je okino
Time: 104790 ns  Iteration: 8  Process: /top_pivot_tb/duv/ip_core/div/line__104  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sources_1/new/divider_32.vhd
Note: xor je okino
Time: 104790 ns  Iteration: 9  Process: /top_pivot_tb/duv/ip_core/div/line__104  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sources_1/new/divider_32.vhd
Note: xor je okino
Time: 104970 ns  Iteration: 1  Process: /top_pivot_tb/duv/ip_core/div/line__104  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sources_1/new/divider_32.vhd
Note: xor je okino
Time: 104970 ns  Iteration: 8  Process: /top_pivot_tb/duv/ip_core/div/line__104  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sources_1/new/divider_32.vhd
Note: xor je okino
Time: 104970 ns  Iteration: 9  Process: /top_pivot_tb/duv/ip_core/div/line__104  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sources_1/new/divider_32.vhd
Note: xor je okino
Time: 104990 ns  Iteration: 8  Process: /top_pivot_tb/duv/ip_core/div/line__104  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sources_1/new/divider_32.vhd
Note: xor je okino
Time: 104990 ns  Iteration: 9  Process: /top_pivot_tb/duv/ip_core/div/line__104  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sources_1/new/divider_32.vhd
Note: xor je okino
Time: 105010 ns  Iteration: 8  Process: /top_pivot_tb/duv/ip_core/div/line__104  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sources_1/new/divider_32.vhd
Note: xor je okino
Time: 105010 ns  Iteration: 9  Process: /top_pivot_tb/duv/ip_core/div/line__104  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sources_1/new/divider_32.vhd
Note: xor je okino
Time: 105050 ns  Iteration: 1  Process: /top_pivot_tb/duv/ip_core/div/line__104  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sources_1/new/divider_32.vhd
Note: xor je okino
Time: 105050 ns  Iteration: 8  Process: /top_pivot_tb/duv/ip_core/div/line__104  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sources_1/new/divider_32.vhd
Note: xor je okino
Time: 105050 ns  Iteration: 9  Process: /top_pivot_tb/duv/ip_core/div/line__104  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sources_1/new/divider_32.vhd
Note: xor je okino
Time: 105150 ns  Iteration: 1  Process: /top_pivot_tb/duv/ip_core/div/line__104  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sources_1/new/divider_32.vhd
Note: xor je okino
Time: 105150 ns  Iteration: 8  Process: /top_pivot_tb/duv/ip_core/div/line__104  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sources_1/new/divider_32.vhd
Note: xor je okino
Time: 105150 ns  Iteration: 9  Process: /top_pivot_tb/duv/ip_core/div/line__104  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sources_1/new/divider_32.vhd
Note: xor je okino
Time: 105190 ns  Iteration: 1  Process: /top_pivot_tb/duv/ip_core/div/line__104  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sources_1/new/divider_32.vhd
Note: xor je okino
Time: 105190 ns  Iteration: 8  Process: /top_pivot_tb/duv/ip_core/div/line__104  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sources_1/new/divider_32.vhd
Note: xor je okino
Time: 105190 ns  Iteration: 9  Process: /top_pivot_tb/duv/ip_core/div/line__104  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sources_1/new/divider_32.vhd
Note: xor je okino
Time: 105310 ns  Iteration: 1  Process: /top_pivot_tb/duv/ip_core/div/line__104  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sources_1/new/divider_32.vhd
Note: xor je okino
Time: 105310 ns  Iteration: 8  Process: /top_pivot_tb/duv/ip_core/div/line__104  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sources_1/new/divider_32.vhd
Note: xor je okino
Time: 105310 ns  Iteration: 9  Process: /top_pivot_tb/duv/ip_core/div/line__104  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sources_1/new/divider_32.vhd
Note: xor je okino
Time: 105330 ns  Iteration: 8  Process: /top_pivot_tb/duv/ip_core/div/line__104  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sources_1/new/divider_32.vhd
Note: xor je okino
Time: 105330 ns  Iteration: 9  Process: /top_pivot_tb/duv/ip_core/div/line__104  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sources_1/new/divider_32.vhd
Note: END
Time: 412930 ns  Iteration: 1  Process: /top_pivot_tb/duv/ip_core/line__248  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sources_1/new/ip_pivot.vhd
Note: END
Time: 412930 ns  Iteration: 2  Process: /top_pivot_tb/duv/ip_core/line__248  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sources_1/new/ip_pivot.vhd
Note: STOP!!!!!!
Time: 516040 ns  Iteration: 1  Process: /top_pivot_tb/stim_gen  File: C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd
