{"sha": "7cbe9bb710456ead34f4f7e32db678bcdd618c59", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6N2NiZTliYjcxMDQ1NmVhZDM0ZjRmN2UzMmRiNjc4YmNkZDYxOGM1OQ==", "commit": {"author": {"name": "Richard Henderson", "email": "rth@redhat.com", "date": "2002-01-12T19:35:58Z"}, "committer": {"name": "Richard Henderson", "email": "rth@gcc.gnu.org", "date": "2002-01-12T19:35:58Z"}, "message": "* doc/invoke.texi: Update i386 built-in function lists.\n\nFrom-SVN: r48806", "tree": {"sha": "3c0b4b463085f87408b6342efa5b86505669d154", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/3c0b4b463085f87408b6342efa5b86505669d154"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/7cbe9bb710456ead34f4f7e32db678bcdd618c59", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/7cbe9bb710456ead34f4f7e32db678bcdd618c59", "html_url": "https://github.com/Rust-GCC/gccrs/commit/7cbe9bb710456ead34f4f7e32db678bcdd618c59", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/7cbe9bb710456ead34f4f7e32db678bcdd618c59/comments", "author": null, "committer": null, "parents": [{"sha": "9d5608608ce71fbfe4e0fcc247ec166c47ff3f53", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/9d5608608ce71fbfe4e0fcc247ec166c47ff3f53", "html_url": "https://github.com/Rust-GCC/gccrs/commit/9d5608608ce71fbfe4e0fcc247ec166c47ff3f53"}], "stats": {"total": 494, "additions": 178, "deletions": 316}, "files": [{"sha": "b0c02cd8ccc743526e905bf7dc4fd5fd6779f9b5", "filename": "gcc/ChangeLog", "status": "modified", "additions": 4, "deletions": 0, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/7cbe9bb710456ead34f4f7e32db678bcdd618c59/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/7cbe9bb710456ead34f4f7e32db678bcdd618c59/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=7cbe9bb710456ead34f4f7e32db678bcdd618c59", "patch": "@@ -1,3 +1,7 @@\n+2002-01-12  Richard Henderson  <rth@redhat.com>\n+\n+\t* doc/invoke.texi: Update i386 built-in function lists.\n+\n Sat Jan 12 17:38:11 CET 2002  Jan Hubicka  <jh@suse.cz>\n \n \t* unroll.c (final_reg_note_copy): Avoid crash on REG_LABEL note"}, {"sha": "60a5bb9bfcbf554a2b46ceeaad501f40d4f41f3c", "filename": "gcc/doc/invoke.texi", "status": "modified", "additions": 174, "deletions": 316, "changes": 490, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/7cbe9bb710456ead34f4f7e32db678bcdd618c59/gcc%2Fdoc%2Finvoke.texi", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/7cbe9bb710456ead34f4f7e32db678bcdd618c59/gcc%2Fdoc%2Finvoke.texi", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fdoc%2Finvoke.texi?ref=7cbe9bb710456ead34f4f7e32db678bcdd618c59", "patch": "@@ -7744,298 +7744,150 @@ integers, these use @code{V4SI}.  Finally, some instructions operate on an\n entire vector register, interpreting it as a 128 bit integer, these use mode\n @code{TI}.\n \n-The following built-in functions are made available by @option{-mmmx}:\n-@table @code\n-@item v8qi __builtin_ia32_paddb (v8qi, v8qi)\n-Generates the @code{paddb} machine instruction.\n-@item v4hi __builtin_ia32_paddw (v4hi, v4hi)\n-Generates the @code{paddw} machine instruction.\n-@item v2si __builtin_ia32_paddd (v2si, v2si)\n-Generates the @code{paddd} machine instruction.\n-@item v8qi __builtin_ia32_psubb (v8qi, v8qi)\n-Generates the @code{psubb} machine instruction.\n-@item v4hi __builtin_ia32_psubw (v4hi, v4hi)\n-Generates the @code{psubw} machine instruction.\n-@item v2si __builtin_ia32_psubd (v2si, v2si)\n-Generates the @code{psubd} machine instruction.\n-\n-@item v8qi __builtin_ia32_paddsb (v8qi, v8qi)\n-Generates the @code{paddsb} machine instruction.\n-@item v4hi __builtin_ia32_paddsw (v4hi, v4hi)\n-Generates the @code{paddsw} machine instruction.\n-@item v8qi __builtin_ia32_psubsb (v8qi, v8qi)\n-Generates the @code{psubsb} machine instruction.\n-@item v4hi __builtin_ia32_psubsw (v4hi, v4hi)\n-Generates the @code{psubsw} machine instruction.\n-\n-@item v8qi __builtin_ia32_paddusb (v8qi, v8qi)\n-Generates the @code{paddusb} machine instruction.\n-@item v4hi __builtin_ia32_paddusw (v4hi, v4hi)\n-Generates the @code{paddusw} machine instruction.\n-@item v8qi __builtin_ia32_psubusb (v8qi, v8qi)\n-Generates the @code{psubusb} machine instruction.\n-@item v4hi __builtin_ia32_psubusw (v4hi, v4hi)\n-Generates the @code{psubusw} machine instruction.\n-\n-@item v4hi __builtin_ia32_pmullw (v4hi, v4hi)\n-Generates the @code{pmullw} machine instruction.\n-@item v4hi __builtin_ia32_pmulhw (v4hi, v4hi)\n-Generates the @code{pmulhw} machine instruction.\n-\n-@item di __builtin_ia32_pand (di, di)\n-Generates the @code{pand} machine instruction.\n-@item di __builtin_ia32_pandn (di,di)\n-Generates the @code{pandn} machine instruction.\n-@item di __builtin_ia32_por (di, di)\n-Generates the @code{por} machine instruction.\n-@item di __builtin_ia32_pxor (di, di)\n-Generates the @code{pxor} machine instruction.\n-\n-@item v8qi __builtin_ia32_pcmpeqb (v8qi, v8qi)\n-Generates the @code{pcmpeqb} machine instruction.\n-@item v4hi __builtin_ia32_pcmpeqw (v4hi, v4hi)\n-Generates the @code{pcmpeqw} machine instruction.\n-@item v2si __builtin_ia32_pcmpeqd (v2si, v2si)\n-Generates the @code{pcmpeqd} machine instruction.\n-@item v8qi __builtin_ia32_pcmpgtb (v8qi, v8qi)\n-Generates the @code{pcmpgtb} machine instruction.\n-@item v4hi __builtin_ia32_pcmpgtw (v4hi, v4hi)\n-Generates the @code{pcmpgtw} machine instruction.\n-@item v2si __builtin_ia32_pcmpgtd (v2si, v2si)\n-Generates the @code{pcmpgtd} machine instruction.\n-\n-@item v8qi __builtin_ia32_punpckhbw (v8qi, v8qi)\n-Generates the @code{punpckhbw} machine instruction.\n-@item v4hi __builtin_ia32_punpckhwd (v4hi, v4hi)\n-Generates the @code{punpckhwd} machine instruction.\n-@item v2si __builtin_ia32_punpckhdq (v2si, v2si)\n-Generates the @code{punpckhdq} machine instruction.\n-@item v8qi __builtin_ia32_punpcklbw (v8qi, v8qi)\n-Generates the @code{punpcklbw} machine instruction.\n-@item v4hi __builtin_ia32_punpcklwd (v4hi, v4hi)\n-Generates the @code{punpcklwd} machine instruction.\n-@item v2si __builtin_ia32_punpckldq (v2si, v2si)\n-Generates the @code{punpckldq} machine instruction.\n-\n-@item v8qi __builtin_ia32_packsswb (v4hi, v4hi)\n-Generates the @code{packsswb} machine instruction.\n-@item v4hi __builtin_ia32_packssdw (v2si, v2si)\n-Generates the @code{packssdw} machine instruction.\n-@item v8qi __builtin_ia32_packuswb (v4hi, v4hi)\n-Generates the @code{packuswb} machine instruction.\n+The following built-in functions are made available by @option{-mmmx}.\n+All of them generate the machine instruction that is part of the name.\n \n-@end table\n+@example\n+v8qi __builtin_ia32_paddb (v8qi, v8qi)\n+v4hi __builtin_ia32_paddw (v4hi, v4hi)\n+v2si __builtin_ia32_paddd (v2si, v2si)\n+v8qi __builtin_ia32_psubb (v8qi, v8qi)\n+v4hi __builtin_ia32_psubw (v4hi, v4hi)\n+v2si __builtin_ia32_psubd (v2si, v2si)\n+v8qi __builtin_ia32_paddsb (v8qi, v8qi)\n+v4hi __builtin_ia32_paddsw (v4hi, v4hi)\n+v8qi __builtin_ia32_psubsb (v8qi, v8qi)\n+v4hi __builtin_ia32_psubsw (v4hi, v4hi)\n+v8qi __builtin_ia32_paddusb (v8qi, v8qi)\n+v4hi __builtin_ia32_paddusw (v4hi, v4hi)\n+v8qi __builtin_ia32_psubusb (v8qi, v8qi)\n+v4hi __builtin_ia32_psubusw (v4hi, v4hi)\n+v4hi __builtin_ia32_pmullw (v4hi, v4hi)\n+v4hi __builtin_ia32_pmulhw (v4hi, v4hi)\n+di __builtin_ia32_pand (di, di)\n+di __builtin_ia32_pandn (di,di)\n+di __builtin_ia32_por (di, di)\n+di __builtin_ia32_pxor (di, di)\n+v8qi __builtin_ia32_pcmpeqb (v8qi, v8qi)\n+v4hi __builtin_ia32_pcmpeqw (v4hi, v4hi)\n+v2si __builtin_ia32_pcmpeqd (v2si, v2si)\n+v8qi __builtin_ia32_pcmpgtb (v8qi, v8qi)\n+v4hi __builtin_ia32_pcmpgtw (v4hi, v4hi)\n+v2si __builtin_ia32_pcmpgtd (v2si, v2si)\n+v8qi __builtin_ia32_punpckhbw (v8qi, v8qi)\n+v4hi __builtin_ia32_punpckhwd (v4hi, v4hi)\n+v2si __builtin_ia32_punpckhdq (v2si, v2si)\n+v8qi __builtin_ia32_punpcklbw (v8qi, v8qi)\n+v4hi __builtin_ia32_punpcklwd (v4hi, v4hi)\n+v2si __builtin_ia32_punpckldq (v2si, v2si)\n+v8qi __builtin_ia32_packsswb (v4hi, v4hi)\n+v4hi __builtin_ia32_packssdw (v2si, v2si)\n+v8qi __builtin_ia32_packuswb (v4hi, v4hi)\n+@end example\n \n-The following built-in functions are made available either with @option{-msse}, or\n-with a combination of @option{-m3dnow} and @option{-march=athlon}.\n-@table @code\n+The following built-in functions are made available either with\n+@option{-msse}, or with a combination of @option{-m3dnow} and\n+@option{-march=athlon}.  All of them generate the machine\n+instruction that is part of the name.\n+\n+@example\n+v4hi __builtin_ia32_pmulhuw (v4hi, v4hi)\n+v8qi __builtin_ia32_pavgb (v8qi, v8qi)\n+v4hi __builtin_ia32_pavgw (v4hi, v4hi)\n+v4hi __builtin_ia32_psadbw (v8qi, v8qi)\n+v8qi __builtin_ia32_pmaxub (v8qi, v8qi)\n+v4hi __builtin_ia32_pmaxsw (v4hi, v4hi)\n+v8qi __builtin_ia32_pminub (v8qi, v8qi)\n+v4hi __builtin_ia32_pminsw (v4hi, v4hi)\n+int __builtin_ia32_pextrw (v4hi, int)\n+v4hi __builtin_ia32_pinsrw (v4hi, int, int)\n+int __builtin_ia32_pmovmskb (v8qi)\n+void __builtin_ia32_maskmovq (v8qi, v8qi, char *)\n+void __builtin_ia32_movntq (di *, di)\n+void __builtin_ia32_sfence (void)\n+@end example\n \n-@item v4hi __builtin_ia32_pmulhuw (v4hi, v4hi)\n-Generates the @code{pmulhuw} machine instruction.\n-\n-@item v8qi __builtin_ia32_pavgb (v8qi, v8qi)\n-Generates the @code{pavgb} machine instruction.\n-@item v4hi __builtin_ia32_pavgw (v4hi, v4hi)\n-Generates the @code{pavgw} machine instruction.\n-@item v4hi __builtin_ia32_psadbw (v8qi, v8qi)\n-Generates the @code{psadbw} machine instruction.\n-\n-@item v8qi __builtin_ia32_pmaxub (v8qi, v8qi)\n-Generates the @code{pmaxub} machine instruction.\n-@item v4hi __builtin_ia32_pmaxsw (v4hi, v4hi)\n-Generates the @code{pmaxsw} machine instruction.\n-@item v8qi __builtin_ia32_pminub (v8qi, v8qi)\n-Generates the @code{pminub} machine instruction.\n-@item v4hi __builtin_ia32_pminsw (v4hi, v4hi)\n-Generates the @code{pminsw} machine instruction.\n-\n-@item int __builtin_ia32_pextrw (v4hi, int)\n-Generates the @code{pextrw} machine instruction.\n-@item v4hi __builtin_ia32_pinsrw (v4hi, int, int)\n-Generates the @code{pinsrw} machine instruction.\n-\n-@item int __builtin_ia32_pmovmskb (v8qi)\n-Generates the @code{pmovmskb} machine instruction.\n-@item void __builtin_ia32_maskmovq (v8qi, v8qi, char *)\n-Generates the @code{maskmovq} machine instruction.\n-@item void __builtin_ia32_movntq (di *, di)\n-Generates the @code{movntq} machine instruction.\n-@item void __builtin_ia32_sfence (void)\n-Generates the @code{sfence} machine instruction.\n-@item void __builtin_ia32_prefetch (char *, int selector)\n-Generates a prefetch machine instruction, depending on the value of\n-selector.  If @code{selector} is 0, it generates @code{prefetchnta}; for\n-a value of 1, it generates @code{prefetcht0}; for a value of 2, it generates\n-@code{prefetcht1}; and for a value of 3 it generates @code{prefetcht2}.\n+The following built-in functions are available when @option{-msse} is used.\n+All of them generate the machine instruction that is part of the name.\n \n-@end table\n+@example\n+int __builtin_ia32_comieq (v4sf, v4sf)\n+int __builtin_ia32_comineq (v4sf, v4sf)\n+int __builtin_ia32_comilt (v4sf, v4sf)\n+int __builtin_ia32_comile (v4sf, v4sf)\n+int __builtin_ia32_comigt (v4sf, v4sf)\n+int __builtin_ia32_comige (v4sf, v4sf)\n+int __builtin_ia32_ucomieq (v4sf, v4sf)\n+int __builtin_ia32_ucomineq (v4sf, v4sf)\n+int __builtin_ia32_ucomilt (v4sf, v4sf)\n+int __builtin_ia32_ucomile (v4sf, v4sf)\n+int __builtin_ia32_ucomigt (v4sf, v4sf)\n+int __builtin_ia32_ucomige (v4sf, v4sf)\n+v4sf __builtin_ia32_addps (v4sf, v4sf)\n+v4sf __builtin_ia32_subps (v4sf, v4sf)\n+v4sf __builtin_ia32_mulps (v4sf, v4sf)\n+v4sf __builtin_ia32_divps (v4sf, v4sf)\n+v4sf __builtin_ia32_addss (v4sf, v4sf)\n+v4sf __builtin_ia32_subss (v4sf, v4sf)\n+v4sf __builtin_ia32_mulss (v4sf, v4sf)\n+v4sf __builtin_ia32_divss (v4sf, v4sf)\n+v4si __builtin_ia32_cmpeqps (v4sf, v4sf)\n+v4si __builtin_ia32_cmpltps (v4sf, v4sf)\n+v4si __builtin_ia32_cmpleps (v4sf, v4sf)\n+v4si __builtin_ia32_cmpgtps (v4sf, v4sf)\n+v4si __builtin_ia32_cmpgeps (v4sf, v4sf)\n+v4si __builtin_ia32_cmpunordps (v4sf, v4sf)\n+v4si __builtin_ia32_cmpneqps (v4sf, v4sf)\n+v4si __builtin_ia32_cmpnltps (v4sf, v4sf)\n+v4si __builtin_ia32_cmpnleps (v4sf, v4sf)\n+v4si __builtin_ia32_cmpngtps (v4sf, v4sf)\n+v4si __builtin_ia32_cmpngeps (v4sf, v4sf)\n+v4si __builtin_ia32_cmpordps (v4sf, v4sf)\n+v4si __builtin_ia32_cmpeqss (v4sf, v4sf)\n+v4si __builtin_ia32_cmpltss (v4sf, v4sf)\n+v4si __builtin_ia32_cmpless (v4sf, v4sf)\n+v4si __builtin_ia32_cmpgtss (v4sf, v4sf)\n+v4si __builtin_ia32_cmpgess (v4sf, v4sf)\n+v4si __builtin_ia32_cmpunordss (v4sf, v4sf)\n+v4si __builtin_ia32_cmpneqss (v4sf, v4sf)\n+v4si __builtin_ia32_cmpnlts (v4sf, v4sf)\n+v4si __builtin_ia32_cmpnless (v4sf, v4sf)\n+v4si __builtin_ia32_cmpngtss (v4sf, v4sf)\n+v4si __builtin_ia32_cmpngess (v4sf, v4sf)\n+v4si __builtin_ia32_cmpordss (v4sf, v4sf)\n+v4sf __builtin_ia32_maxps (v4sf, v4sf)\n+v4sf __builtin_ia32_maxss (v4sf, v4sf)\n+v4sf __builtin_ia32_minps (v4sf, v4sf)\n+v4sf __builtin_ia32_minss (v4sf, v4sf)\n+v4sf __builtin_ia32_andps (v4sf, v4sf)\n+v4sf __builtin_ia32_andnps (v4sf, v4sf)\n+v4sf __builtin_ia32_orps (v4sf, v4sf)\n+v4sf __builtin_ia32_xorps (v4sf, v4sf)\n+v4sf __builtin_ia32_movss (v4sf, v4sf)\n+v4sf __builtin_ia32_movhlps (v4sf, v4sf)\n+v4sf __builtin_ia32_movlhps (v4sf, v4sf)\n+v4sf __builtin_ia32_unpckhps (v4sf, v4sf)\n+v4sf __builtin_ia32_unpcklps (v4sf, v4sf)\n+v4sf __builtin_ia32_cvtpi2ps (v4sf, v2si)\n+v4sf __builtin_ia32_cvtsi2ss (v4sf, int)\n+v2si __builtin_ia32_cvtps2pi (v4sf)\n+int __builtin_ia32_cvtss2si (v4sf)\n+v2si __builtin_ia32_cvttps2pi (v4sf)\n+int __builtin_ia32_cvttss2si (v4sf)\n+v4sf __builtin_ia32_rcpps (v4sf)\n+v4sf __builtin_ia32_rsqrtps (v4sf)\n+v4sf __builtin_ia32_sqrtps (v4sf)\n+v4sf __builtin_ia32_rcpss (v4sf)\n+v4sf __builtin_ia32_rsqrtss (v4sf)\n+v4sf __builtin_ia32_sqrtss (v4sf)\n+v4sf __builtin_ia32_shufps (v4sf, v4sf, int)\n+void __builtin_ia32_movntps (float *, v4sf)\n+int __builtin_ia32_movmskps (v4sf)\n+@end example\n \n The following built-in functions are available when @option{-msse} is used.\n \n @table @code\n-@item int __builtin_ia32_comieq (v4sf, v4sf)\n-Generates the @code{comiss} machine instruction and performs an equality\n-comparison.  The return value is the truth value of that comparison.\n-@item int __builtin_ia32_comineq (v4sf, v4sf)\n-Generates the @code{comiss} machine instruction and performs an inequality\n-comparison.  The return value is the truth value of that comparison.\n-@item int __builtin_ia32_comilt (v4sf, v4sf)\n-Generates the @code{comiss} machine instruction and performs a ``less than''\n-comparison.  The return value is the truth value of that comparison.\n-@item int __builtin_ia32_comile (v4sf, v4sf)\n-Generates the @code{comiss} machine instruction and performs a ``less or\n-equal'' comparison.  The return value is the truth value of that comparison.\n-@item int __builtin_ia32_comigt (v4sf, v4sf)\n-Generates the @code{comiss} machine instruction and performs a ``greater than''\n-comparison.  The return value is the truth value of that comparison.\n-@item int __builtin_ia32_comige (v4sf, v4sf)\n-Generates the @code{comiss} machine instruction and performs a ``greater or\n-equal'' comparison.  The return value is the truth value of that comparison.\n-\n-@item int __builtin_ia32_ucomieq (v4sf, v4sf)\n-Generates the @code{ucomiss} machine instruction and performs an equality\n-comparison.  The return value is the truth value of that comparison.\n-@item int __builtin_ia32_ucomineq (v4sf, v4sf)\n-Generates the @code{ucomiss} machine instruction and performs an inequality\n-comparison.  The return value is the truth value of that comparison.\n-@item int __builtin_ia32_ucomilt (v4sf, v4sf)\n-Generates the @code{ucomiss} machine instruction and performs a ``less than''\n-comparison.  The return value is the truth value of that comparison.\n-@item int __builtin_ia32_ucomile (v4sf, v4sf)\n-Generates the @code{ucomiss} machine instruction and performs a ``less or\n-equal'' comparison.  The return value is the truth value of that comparison.\n-@item int __builtin_ia32_ucomigt (v4sf, v4sf)\n-Generates the @code{ucomiss} machine instruction and performs a ``greater than''\n-comparison.  The return value is the truth value of that comparison.\n-@item int __builtin_ia32_ucomige (v4sf, v4sf)\n-Generates the @code{ucomiss} machine instruction and performs a ``greater or\n-equal'' comparison.  The return value is the truth value of that comparison.\n-\n-@item v4sf __builtin_ia32_addps (v4sf, v4sf)\n-Generates the @code{addps} machine instruction.\n-@item v4sf __builtin_ia32_addss (v4sf, v4sf)\n-Generates the @code{addss} machine instruction.\n-@item v4sf __builtin_ia32_subps (v4sf, v4sf)\n-Generates the @code{subps} machine instruction.\n-@item v4sf __builtin_ia32_subss (v4sf, v4sf)\n-Generates the @code{subss} machine instruction.\n-@item v4sf __builtin_ia32_mulps (v4sf, v4sf)\n-Generates the @code{mulps} machine instruction.\n-@item v4sf __builtin_ia32_mulss (v4sf, v4sf)\n-Generates the @code{mulss} machine instruction.\n-@item v4sf __builtin_ia32_divps (v4sf, v4sf)\n-Generates the @code{divps} machine instruction.\n-@item v4sf __builtin_ia32_divss (v4sf, v4sf)\n-Generates the @code{divss} machine instruction.\n-\n-@item v4si __builtin_ia32_cmpeqps (v4sf, v4sf)\n-Generates the @code{cmpeqps} machine instruction.\n-@item v4si __builtin_ia32_cmplts (v4sf, v4sf)\n-Generates the @code{cmpltps} machine instruction.\n-@item v4si __builtin_ia32_cmpleps (v4sf, v4sf)\n-Generates the @code{cmpleps} machine instruction.\n-@item v4si __builtin_ia32_cmpgtps (v4sf, v4sf)\n-Generates the @code{cmpgtps} machine instruction.\n-@item v4si __builtin_ia32_cmpgeps (v4sf, v4sf)\n-Generates the @code{cmpgeps} machine instruction.\n-@item v4si __builtin_ia32_cmpunordps (v4sf, v4sf)\n-Generates the @code{cmpunodps} machine instruction.\n-@item v4si __builtin_ia32_cmpneqps (v4sf, v4sf)\n-Generates the @code{cmpeqps} machine instruction.\n-@item v4si __builtin_ia32_cmpnltps (v4sf, v4sf)\n-Generates the @code{cmpltps} machine instruction.\n-@item v4si __builtin_ia32_cmpnleps (v4sf, v4sf)\n-Generates the @code{cmpleps} machine instruction.\n-@item v4si __builtin_ia32_cmpngtps (v4sf, v4sf)\n-Generates the @code{cmpgtps} machine instruction.\n-@item v4si __builtin_ia32_cmpngeps (v4sf, v4sf)\n-Generates the @code{cmpgeps} machine instruction.\n-@item v4si __builtin_ia32_cmpordps (v4sf, v4sf)\n-Generates the @code{cmpunodps} machine instruction.\n-\n-@item v4si __builtin_ia32_cmpeqss (v4sf, v4sf)\n-Generates the @code{cmpeqss} machine instruction.\n-@item v4si __builtin_ia32_cmpltss (v4sf, v4sf)\n-Generates the @code{cmpltss} machine instruction.\n-@item v4si __builtin_ia32_cmpless (v4sf, v4sf)\n-Generates the @code{cmpless} machine instruction.\n-@item v4si __builtin_ia32_cmpgtss (v4sf, v4sf)\n-Generates the @code{cmpgtss} machine instruction.\n-@item v4si __builtin_ia32_cmpgess (v4sf, v4sf)\n-Generates the @code{cmpgess} machine instruction.\n-@item v4si __builtin_ia32_cmpunordss (v4sf, v4sf)\n-Generates the @code{cmpunodss} machine instruction.\n-@item v4si __builtin_ia32_cmpneqss (v4sf, v4sf)\n-Generates the @code{cmpeqss} machine instruction.\n-@item v4si __builtin_ia32_cmpnlts (v4sf, v4sf)\n-Generates the @code{cmpltss} machine instruction.\n-@item v4si __builtin_ia32_cmpnless (v4sf, v4sf)\n-Generates the @code{cmpless} machine instruction.\n-@item v4si __builtin_ia32_cmpngtss (v4sf, v4sf)\n-Generates the @code{cmpgtss} machine instruction.\n-@item v4si __builtin_ia32_cmpngess (v4sf, v4sf)\n-Generates the @code{cmpgess} machine instruction.\n-@item v4si __builtin_ia32_cmpordss (v4sf, v4sf)\n-Generates the @code{cmpunodss} machine instruction.\n-\n-@item v4sf __builtin_ia32_maxps (v4sf, v4sf)\n-Generates the @code{maxps} machine instruction.\n-@item v4sf __builtin_ia32_maxsss (v4sf, v4sf)\n-Generates the @code{maxss} machine instruction.\n-@item v4sf __builtin_ia32_minps (v4sf, v4sf)\n-Generates the @code{minps} machine instruction.\n-@item v4sf __builtin_ia32_minsss (v4sf, v4sf)\n-Generates the @code{minss} machine instruction.\n-\n-@item ti __builtin_ia32_andps (ti, ti)\n-Generates the @code{andps} machine instruction.\n-@item ti __builtin_ia32_andnps (ti, ti)\n-Generates the @code{andnps} machine instruction.\n-@item ti __builtin_ia32_orps (ti, ti)\n-Generates the @code{orps} machine instruction.\n-@item ti __builtin_ia32_xorps (ti, ti)\n-Generates the @code{xorps} machine instruction.\n-\n-@item v4sf __builtin_ia32_movps (v4sf, v4sf)\n-Generates the @code{movps} machine instruction.\n-@item v4sf __builtin_ia32_movhlps (v4sf, v4sf)\n-Generates the @code{movhlps} machine instruction.\n-@item v4sf __builtin_ia32_movlhps (v4sf, v4sf)\n-Generates the @code{movlhps} machine instruction.\n-@item v4sf __builtin_ia32_unpckhps (v4sf, v4sf)\n-Generates the @code{unpckhps} machine instruction.\n-@item v4sf __builtin_ia32_unpcklps (v4sf, v4sf)\n-Generates the @code{unpcklps} machine instruction.\n-\n-@item v4sf __builtin_ia32_cvtpi2ps (v4sf, v2si)\n-Generates the @code{cvtpi2ps} machine instruction.\n-@item v2si __builtin_ia32_cvtps2pi (v4sf)\n-Generates the @code{cvtps2pi} machine instruction.\n-@item v4sf __builtin_ia32_cvtsi2ss (v4sf, int)\n-Generates the @code{cvtsi2ss} machine instruction.\n-@item int __builtin_ia32_cvtss2si (v4sf)\n-Generates the @code{cvtsi2ss} machine instruction.\n-@item v2si __builtin_ia32_cvttps2pi (v4sf)\n-Generates the @code{cvttps2pi} machine instruction.\n-@item int __builtin_ia32_cvttss2si (v4sf)\n-Generates the @code{cvttsi2ss} machine instruction.\n-\n-@item v4sf __builtin_ia32_rcpps (v4sf)\n-Generates the @code{rcpps} machine instruction.\n-@item v4sf __builtin_ia32_rsqrtps (v4sf)\n-Generates the @code{rsqrtps} machine instruction.\n-@item v4sf __builtin_ia32_sqrtps (v4sf)\n-Generates the @code{sqrtps} machine instruction.\n-@item v4sf __builtin_ia32_rcpss (v4sf)\n-Generates the @code{rcpss} machine instruction.\n-@item v4sf __builtin_ia32_rsqrtss (v4sf)\n-Generates the @code{rsqrtss} machine instruction.\n-@item v4sf __builtin_ia32_sqrtss (v4sf)\n-Generates the @code{sqrtss} machine instruction.\n-\n-@item v4sf __builtin_ia32_shufps (v4sf, v4sf, int)\n-Generates the @code{shufps} machine instruction.\n-\n @item v4sf __builtin_ia32_loadaps (float *)\n Generates the @code{movaps} machine instruction as a load from memory.\n @item void __builtin_ia32_storeaps (float *, v4sf)\n@@ -8048,7 +7900,6 @@ Generates the @code{movups} machine instruction as a store to memory.\n Generates the @code{movss} machine instruction as a load from memory.\n @item void __builtin_ia32_storess (float *, v4sf)\n Generates the @code{movss} machine instruction as a store to memory.\n-\n @item v4sf __builtin_ia32_loadhps (v4sf, v2si *)\n Generates the @code{movhps} machine instruction as a load from memory.\n @item v4sf __builtin_ia32_loadlps (v4sf, v2si *)\n@@ -8057,39 +7908,46 @@ Generates the @code{movlps} machine instruction as a load from memory\n Generates the @code{movhps} machine instruction as a store to memory.\n @item void __builtin_ia32_storelps (v4sf, v2si *)\n Generates the @code{movlps} machine instruction as a store to memory.\n+@end table\n \n-@item void __builtin_ia32_movntps (float *, v4sf)\n-Generates the @code{movntps} machine instruction.\n-@item int __builtin_ia32_movmskps (v4sf)\n-Generates the @code{movntps} machine instruction.\n+The following built-in functions are available when @option{-m3dnow} is used.\n+All of them generate the machine instruction that is part of the name.\n \n-@item void __builtin_ia32_storeps1 (float *, v4sf)\n-Generates the @code{movaps} machine instruction as a store to memory.\n-Before storing, the value is modified with a @code{shufps} instruction\n-so that the lowest of the four floating point elements is replicated\n-across the entire vector that is stored.\n-@item void __builtin_ia32_storerps (float *, v4sf)\n-Generates the @code{movaps} machine instruction as a store to memory.\n-Before storing, the value is modified with a @code{shufps} instruction\n-so that the order of the four floating point elements in the vector is\n-reversed.\n-@item v4sf __builtin_ia32_loadps1 (float *)\n-Generates a @code{movss} machine instruction to load a floating point\n-value from memory, and a @code{shufps} instruction to replicate the\n-loaded value across all four elements of the result vector.\n-@item v4sf __builtin_ia32_loadrps (float *)\n-Generates a @code{movaps} machine instruction to load a vector from\n-memory, and a @code{shufps} instruction to reverse the order of the\n-four floating point elements in the result vector.\n-@item v4sf __builtin_ia32_setps (float, float, float, float)\n-Constructs a vector from four single floating point values.  The return\n-value is equal to the value that would result from storing the four\n-arguments into consecutive memory locations and then executing a\n-@code{movaps} to load the vector from memory.\n-@item v4sf __builtin_ia32_setps1 (float)\n-Constructs a vector from a single floating point value by replicating\n-it across all four elements of the result vector.\n-@end table\n+@example\n+void __builtin_ia32_femms (void)\n+v8qi __builtin_ia32_pavgusb (v8qi, v8qi)\n+v2si __builtin_ia32_pf2id (v2sf)\n+v2sf __builtin_ia32_pfacc (v2sf, v2sf)\n+v2sf __builtin_ia32_pfadd (v2sf, v2sf)\n+v2si __builtin_ia32_pfcmpeq (v2sf, v2sf)\n+v2si __builtin_ia32_pfcmpge (v2sf, v2sf)\n+v2si __builtin_ia32_pfcmpgt (v2sf, v2sf)\n+v2sf __builtin_ia32_pfmax (v2sf, v2sf)\n+v2sf __builtin_ia32_pfmin (v2sf, v2sf)\n+v2sf __builtin_ia32_pfmul (v2sf, v2sf)\n+v2sf __builtin_ia32_pfrcp (v2sf)\n+v2sf __builtin_ia32_pfrcpit1 (v2sf, v2sf)\n+v2sf __builtin_ia32_pfrcpit2 (v2sf, v2sf)\n+v2sf __builtin_ia32_pfrsqrt (v2sf)\n+v2sf __builtin_ia32_pfrsqrtit1 (v2sf, v2sf)\n+v2sf __builtin_ia32_pfsub (v2sf, v2sf)\n+v2sf __builtin_ia32_pfsubr (v2sf, v2sf)\n+v2sf __builtin_ia32_pi2fd (v2si)\n+v4hi __builtin_ia32_pmulhrw (v4hi, v4hi)\n+@end example\n+\n+The following built-in functions are available when both @option{-m3dnow}\n+and @option{-march=athlon} are used.  All of them generate the machine\n+instruction that is part of the name.\n+\n+@example\n+v2si __builtin_ia32_pf2iw (v2sf)\n+v2sf __builtin_ia32_pfnacc (v2sf, v2sf)\n+v2sf __builtin_ia32_pfpnacc (v2sf, v2sf)\n+v2sf __builtin_ia32_pi2fw (v2si)\n+v2sf __builtin_ia32_pswapdsf (v2sf)\n+v2si __builtin_ia32_pswapdsi (v2si)\n+@end example\n \n @item -mpush-args\n @itemx -mno-push-args"}]}