00:21:51 DEBUG : Logs will be stored at 'Z:/EE_277/lab4/lab4_vit/IDE.log'.
00:21:55 INFO  : Launching XSCT server: xsct.bat -n  -interactive Z:\EE_277\lab4\lab4_vit\temp_xsdb_launch_script.tcl
00:21:56 INFO  : Registering command handlers for Vitis TCF services
00:21:56 INFO  : Platform repository initialization has completed.
00:21:58 INFO  : XSCT server has started successfully.
00:21:58 INFO  : Successfully done setting XSCT server connection channel  
00:21:58 INFO  : plnx-install-location is set to ''
00:21:58 INFO  : Successfully done setting workspace for the tool. 
00:21:58 INFO  : Successfully done query RDI_DATADIR 
00:22:46 INFO  : Result from executing command 'getProjects': lab4_sa
00:22:46 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|Z:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|Z:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|Z:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|Z:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|Z:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|Z:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|Z:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
00:22:47 WARN  : An unexpected exception occurred in the module 'platform project logging'
00:22:49 INFO  : Platform 'lab4_sa' is added to custom repositories.
00:23:01 INFO  : Platform 'lab4_sa' is added to custom repositories.
00:29:26 INFO  : Result from executing command 'getProjects': lab4_sa
00:29:26 INFO  : Result from executing command 'getPlatforms': lab4_sa|Z:/EE_277/lab4/lab4_vit/lab4_sa/export/lab4_sa/lab4_sa.xpfm;xilinx_vck190_base_202310_1|Z:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|Z:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|Z:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|Z:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|Z:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|Z:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|Z:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
00:29:28 INFO  : Checking for BSP changes to sync application flags for project 'lab4'...
00:29:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:29:41 INFO  : Jtag cable 'Digilent Zybo Z7 210351B808E7A' is selected.
00:29:41 INFO  : 'jtag frequency' command is executed.
00:29:41 INFO  : Context for 'APU' is selected.
00:29:41 INFO  : System reset is completed.
00:29:44 INFO  : 'after 3000' command is executed.
00:29:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B808E7A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B808E7A-13722093-0"}' command is executed.
00:29:45 INFO  : Device configured successfully with "Z:/EE_277/lab4/lab4_vit/lab4/_ide/bitstream/lab4_sa.bit"
00:29:45 INFO  : Context for 'APU' is selected.
00:29:45 INFO  : Hardware design and registers information is loaded from 'Z:/EE_277/lab4/lab4_vit/lab4_sa/export/lab4_sa/hw/lab4_sa.xsa'.
00:29:45 INFO  : 'configparams force-mem-access 1' command is executed.
00:29:46 INFO  : Context for 'APU' is selected.
00:29:46 INFO  : Sourcing of 'Z:/EE_277/lab4/lab4_vit/lab4/_ide/psinit/ps7_init.tcl' is done.
00:29:46 INFO  : 'ps7_init' command is executed.
00:29:46 INFO  : 'ps7_post_config' command is executed.
00:29:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:29:46 INFO  : The application 'Z:/EE_277/lab4/lab4_vit/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:29:46 INFO  : 'configparams force-mem-access 0' command is executed.
00:29:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B808E7A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B808E7A-13722093-0"}
fpga -file Z:/EE_277/lab4/lab4_vit/lab4/_ide/bitstream/lab4_sa.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw Z:/EE_277/lab4/lab4_vit/lab4_sa/export/lab4_sa/hw/lab4_sa.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source Z:/EE_277/lab4/lab4_vit/lab4/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow Z:/EE_277/lab4/lab4_vit/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

00:29:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:29:46 INFO  : 'con' command is executed.
00:29:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:29:46 INFO  : Launch script is exported to file 'Z:\EE_277\lab4\lab4_vit\lab4_sys\_ide\scripts\debugger_lab4-default.tcl'
00:34:22 INFO  : Checking for BSP changes to sync application flags for project 'lab4'...
00:34:47 INFO  : Checking for BSP changes to sync application flags for project 'lab4'...
00:35:17 INFO  : Disconnected from the channel tcfchan#2.
00:35:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:35:18 INFO  : Jtag cable 'Digilent Zybo Z7 210351B808E7A' is selected.
00:35:18 INFO  : 'jtag frequency' command is executed.
00:35:18 INFO  : Context for 'APU' is selected.
00:35:18 INFO  : System reset is completed.
00:35:21 INFO  : 'after 3000' command is executed.
00:35:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B808E7A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B808E7A-13722093-0"}' command is executed.
00:35:23 INFO  : Device configured successfully with "Z:/EE_277/lab4/lab4_vit/lab4/_ide/bitstream/lab4_sa.bit"
00:35:23 INFO  : Context for 'APU' is selected.
00:35:23 INFO  : Hardware design and registers information is loaded from 'Z:/EE_277/lab4/lab4_vit/lab4_sa/export/lab4_sa/hw/lab4_sa.xsa'.
00:35:23 INFO  : 'configparams force-mem-access 1' command is executed.
00:35:23 INFO  : Context for 'APU' is selected.
00:35:23 INFO  : Sourcing of 'Z:/EE_277/lab4/lab4_vit/lab4/_ide/psinit/ps7_init.tcl' is done.
00:35:23 INFO  : 'ps7_init' command is executed.
00:35:23 INFO  : 'ps7_post_config' command is executed.
00:35:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:35:23 INFO  : The application 'Z:/EE_277/lab4/lab4_vit/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:35:23 INFO  : 'configparams force-mem-access 0' command is executed.
00:35:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B808E7A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B808E7A-13722093-0"}
fpga -file Z:/EE_277/lab4/lab4_vit/lab4/_ide/bitstream/lab4_sa.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw Z:/EE_277/lab4/lab4_vit/lab4_sa/export/lab4_sa/hw/lab4_sa.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source Z:/EE_277/lab4/lab4_vit/lab4/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow Z:/EE_277/lab4/lab4_vit/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

00:35:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:35:23 INFO  : 'con' command is executed.
00:35:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:35:23 INFO  : Launch script is exported to file 'Z:\EE_277\lab4\lab4_vit\lab4_sys\_ide\scripts\debugger_lab4-default.tcl'
01:04:11 INFO  : Checking for BSP changes to sync application flags for project 'lab4'...
01:04:23 INFO  : Disconnected from the channel tcfchan#3.
01:04:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:04:24 INFO  : Jtag cable 'Digilent Zybo Z7 210351B808E7A' is selected.
01:04:24 INFO  : 'jtag frequency' command is executed.
01:04:24 INFO  : Context for 'APU' is selected.
01:04:24 INFO  : System reset is completed.
01:04:27 INFO  : 'after 3000' command is executed.
01:04:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B808E7A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B808E7A-13722093-0"}' command is executed.
01:04:29 INFO  : Device configured successfully with "Z:/EE_277/lab4/lab4_vit/lab4/_ide/bitstream/lab4_sa.bit"
01:04:29 INFO  : Context for 'APU' is selected.
01:04:29 INFO  : Hardware design and registers information is loaded from 'Z:/EE_277/lab4/lab4_vit/lab4_sa/export/lab4_sa/hw/lab4_sa.xsa'.
01:04:29 INFO  : 'configparams force-mem-access 1' command is executed.
01:04:29 INFO  : Context for 'APU' is selected.
01:04:29 INFO  : Sourcing of 'Z:/EE_277/lab4/lab4_vit/lab4/_ide/psinit/ps7_init.tcl' is done.
01:04:29 INFO  : 'ps7_init' command is executed.
01:04:29 INFO  : 'ps7_post_config' command is executed.
01:04:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:04:29 INFO  : The application 'Z:/EE_277/lab4/lab4_vit/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:04:29 INFO  : 'configparams force-mem-access 0' command is executed.
01:04:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B808E7A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B808E7A-13722093-0"}
fpga -file Z:/EE_277/lab4/lab4_vit/lab4/_ide/bitstream/lab4_sa.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw Z:/EE_277/lab4/lab4_vit/lab4_sa/export/lab4_sa/hw/lab4_sa.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source Z:/EE_277/lab4/lab4_vit/lab4/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow Z:/EE_277/lab4/lab4_vit/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

01:04:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:04:29 INFO  : 'con' command is executed.
01:04:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:04:29 INFO  : Launch script is exported to file 'Z:\EE_277\lab4\lab4_vit\lab4_sys\_ide\scripts\debugger_lab4-default.tcl'
01:39:26 INFO  : Checking for BSP changes to sync application flags for project 'lab4'...
01:39:34 INFO  : Checking for BSP changes to sync application flags for project 'lab4'...
01:39:39 INFO  : Disconnected from the channel tcfchan#4.
01:39:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:39:40 INFO  : Jtag cable 'Digilent Zybo Z7 210351B808E7A' is selected.
01:39:40 INFO  : 'jtag frequency' command is executed.
01:39:40 INFO  : Context for 'APU' is selected.
01:39:40 INFO  : System reset is completed.
01:39:43 INFO  : 'after 3000' command is executed.
01:39:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B808E7A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B808E7A-13722093-0"}' command is executed.
01:39:45 INFO  : Device configured successfully with "Z:/EE_277/lab4/lab4_vit/lab4/_ide/bitstream/lab4_sa.bit"
01:39:45 INFO  : Context for 'APU' is selected.
01:39:45 INFO  : Hardware design and registers information is loaded from 'Z:/EE_277/lab4/lab4_vit/lab4_sa/export/lab4_sa/hw/lab4_sa.xsa'.
01:39:45 INFO  : 'configparams force-mem-access 1' command is executed.
01:39:45 INFO  : Context for 'APU' is selected.
01:39:45 INFO  : Sourcing of 'Z:/EE_277/lab4/lab4_vit/lab4/_ide/psinit/ps7_init.tcl' is done.
01:39:45 INFO  : 'ps7_init' command is executed.
01:39:45 INFO  : 'ps7_post_config' command is executed.
01:39:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:39:45 INFO  : The application 'Z:/EE_277/lab4/lab4_vit/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:39:45 INFO  : 'configparams force-mem-access 0' command is executed.
01:39:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B808E7A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B808E7A-13722093-0"}
fpga -file Z:/EE_277/lab4/lab4_vit/lab4/_ide/bitstream/lab4_sa.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw Z:/EE_277/lab4/lab4_vit/lab4_sa/export/lab4_sa/hw/lab4_sa.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source Z:/EE_277/lab4/lab4_vit/lab4/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow Z:/EE_277/lab4/lab4_vit/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

01:39:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:39:46 INFO  : 'con' command is executed.
01:39:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:39:46 INFO  : Launch script is exported to file 'Z:\EE_277\lab4\lab4_vit\lab4_sys\_ide\scripts\debugger_lab4-default.tcl'
01:41:09 INFO  : Checking for BSP changes to sync application flags for project 'lab4'...
01:42:00 INFO  : Checking for BSP changes to sync application flags for project 'lab4'...
01:42:11 INFO  : Disconnected from the channel tcfchan#5.
01:42:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:42:12 INFO  : Jtag cable 'Digilent Zybo Z7 210351B808E7A' is selected.
01:42:12 INFO  : 'jtag frequency' command is executed.
01:42:12 INFO  : Context for 'APU' is selected.
01:42:12 INFO  : System reset is completed.
01:42:15 INFO  : 'after 3000' command is executed.
01:42:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B808E7A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B808E7A-13722093-0"}' command is executed.
01:42:16 INFO  : Device configured successfully with "Z:/EE_277/lab4/lab4_vit/lab4/_ide/bitstream/lab4_sa.bit"
01:42:16 INFO  : Context for 'APU' is selected.
01:42:16 INFO  : Hardware design and registers information is loaded from 'Z:/EE_277/lab4/lab4_vit/lab4_sa/export/lab4_sa/hw/lab4_sa.xsa'.
01:42:16 INFO  : 'configparams force-mem-access 1' command is executed.
01:42:16 INFO  : Context for 'APU' is selected.
01:42:16 INFO  : Sourcing of 'Z:/EE_277/lab4/lab4_vit/lab4/_ide/psinit/ps7_init.tcl' is done.
01:42:17 INFO  : 'ps7_init' command is executed.
01:42:17 INFO  : 'ps7_post_config' command is executed.
01:42:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:42:17 INFO  : The application 'Z:/EE_277/lab4/lab4_vit/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:42:17 INFO  : 'configparams force-mem-access 0' command is executed.
01:42:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B808E7A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B808E7A-13722093-0"}
fpga -file Z:/EE_277/lab4/lab4_vit/lab4/_ide/bitstream/lab4_sa.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw Z:/EE_277/lab4/lab4_vit/lab4_sa/export/lab4_sa/hw/lab4_sa.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source Z:/EE_277/lab4/lab4_vit/lab4/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow Z:/EE_277/lab4/lab4_vit/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

01:42:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:42:17 INFO  : 'con' command is executed.
01:42:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:42:17 INFO  : Launch script is exported to file 'Z:\EE_277\lab4\lab4_vit\lab4_sys\_ide\scripts\debugger_lab4-default.tcl'
02:03:14 INFO  : Hardware specification for platform project 'lab4_sa' is updated.
02:03:34 INFO  : Result from executing command 'getProjects': lab4_sa
02:03:34 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|Z:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|Z:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|Z:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|Z:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|Z:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|Z:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|Z:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
02:03:36 INFO  : Checking for BSP changes to sync application flags for project 'lab4'...
02:05:11 INFO  : Disconnected from the channel tcfchan#6.
02:05:12 INFO  : The hardware specification used by project 'lab4' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
02:05:12 INFO  : The file 'Z:\EE_277\lab4\lab4_vit\lab4\_ide\bitstream\lab4_sa.bit' stored in project is removed.
02:05:12 INFO  : The updated bitstream files are copied from platform to folder 'Z:\EE_277\lab4\lab4_vit\lab4\_ide\bitstream' in project 'lab4'.
02:05:12 INFO  : The file 'Z:\EE_277\lab4\lab4_vit\lab4\_ide\psinit\ps7_init.tcl' stored in project is removed.
02:05:19 INFO  : The updated ps init files are copied from platform to folder 'Z:\EE_277\lab4\lab4_vit\lab4\_ide\psinit' in project 'lab4'.
02:05:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:05:19 INFO  : Jtag cable 'Digilent Zybo Z7 210351B808E7A' is selected.
02:05:19 INFO  : 'jtag frequency' command is executed.
02:05:19 INFO  : Context for 'APU' is selected.
02:05:19 INFO  : System reset is completed.
02:05:22 INFO  : 'after 3000' command is executed.
02:05:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B808E7A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B808E7A-13722093-0"}' command is executed.
02:05:24 INFO  : Device configured successfully with "Z:/EE_277/lab4/lab4_vit/lab4/_ide/bitstream/lab4_sa.bit"
02:05:24 INFO  : Context for 'APU' is selected.
02:05:24 INFO  : Hardware design and registers information is loaded from 'Z:/EE_277/lab4/lab4_vit/lab4_sa/export/lab4_sa/hw/lab4_sa.xsa'.
02:05:24 INFO  : 'configparams force-mem-access 1' command is executed.
02:05:24 INFO  : Context for 'APU' is selected.
02:05:24 INFO  : Sourcing of 'Z:/EE_277/lab4/lab4_vit/lab4/_ide/psinit/ps7_init.tcl' is done.
02:05:24 INFO  : 'ps7_init' command is executed.
02:05:24 INFO  : 'ps7_post_config' command is executed.
02:05:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:05:24 INFO  : The application 'Z:/EE_277/lab4/lab4_vit/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:05:24 INFO  : 'configparams force-mem-access 0' command is executed.
02:05:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B808E7A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B808E7A-13722093-0"}
fpga -file Z:/EE_277/lab4/lab4_vit/lab4/_ide/bitstream/lab4_sa.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw Z:/EE_277/lab4/lab4_vit/lab4_sa/export/lab4_sa/hw/lab4_sa.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source Z:/EE_277/lab4/lab4_vit/lab4/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow Z:/EE_277/lab4/lab4_vit/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

02:05:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:05:25 INFO  : 'con' command is executed.
02:05:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:05:25 INFO  : Launch script is exported to file 'Z:\EE_277\lab4\lab4_vit\lab4_sys\_ide\scripts\debugger_lab4-default.tcl'
02:06:47 INFO  : Checking for BSP changes to sync application flags for project 'lab4'...
02:06:55 INFO  : Disconnected from the channel tcfchan#8.
02:06:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:06:56 INFO  : Jtag cable 'Digilent Zybo Z7 210351B808E7A' is selected.
02:06:56 INFO  : 'jtag frequency' command is executed.
02:06:56 INFO  : Context for 'APU' is selected.
02:06:56 INFO  : System reset is completed.
02:06:59 INFO  : 'after 3000' command is executed.
02:06:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B808E7A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B808E7A-13722093-0"}' command is executed.
02:07:00 INFO  : Device configured successfully with "Z:/EE_277/lab4/lab4_vit/lab4/_ide/bitstream/lab4_sa.bit"
02:07:00 INFO  : Context for 'APU' is selected.
02:07:00 INFO  : Hardware design and registers information is loaded from 'Z:/EE_277/lab4/lab4_vit/lab4_sa/export/lab4_sa/hw/lab4_sa.xsa'.
02:07:00 INFO  : 'configparams force-mem-access 1' command is executed.
02:07:00 INFO  : Context for 'APU' is selected.
02:07:00 INFO  : Sourcing of 'Z:/EE_277/lab4/lab4_vit/lab4/_ide/psinit/ps7_init.tcl' is done.
02:07:01 INFO  : 'ps7_init' command is executed.
02:07:01 INFO  : 'ps7_post_config' command is executed.
02:07:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:07:01 INFO  : The application 'Z:/EE_277/lab4/lab4_vit/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:07:01 INFO  : 'configparams force-mem-access 0' command is executed.
02:07:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B808E7A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B808E7A-13722093-0"}
fpga -file Z:/EE_277/lab4/lab4_vit/lab4/_ide/bitstream/lab4_sa.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw Z:/EE_277/lab4/lab4_vit/lab4_sa/export/lab4_sa/hw/lab4_sa.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source Z:/EE_277/lab4/lab4_vit/lab4/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow Z:/EE_277/lab4/lab4_vit/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

02:07:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:07:01 INFO  : 'con' command is executed.
02:07:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:07:01 INFO  : Launch script is exported to file 'Z:\EE_277\lab4\lab4_vit\lab4_sys\_ide\scripts\debugger_lab4-default.tcl'
02:07:40 INFO  : Disconnected from the channel tcfchan#9.
02:07:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:07:42 INFO  : Jtag cable 'Digilent Zybo Z7 210351B808E7A' is selected.
02:07:42 INFO  : 'jtag frequency' command is executed.
02:07:42 INFO  : Context for 'APU' is selected.
02:07:42 INFO  : System reset is completed.
02:07:45 INFO  : 'after 3000' command is executed.
02:07:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B808E7A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B808E7A-13722093-0"}' command is executed.
02:07:46 INFO  : Device configured successfully with "Z:/EE_277/lab4/lab4_vit/lab4/_ide/bitstream/lab4_sa.bit"
02:07:46 INFO  : Context for 'APU' is selected.
02:07:46 INFO  : Hardware design and registers information is loaded from 'Z:/EE_277/lab4/lab4_vit/lab4_sa/export/lab4_sa/hw/lab4_sa.xsa'.
02:07:46 INFO  : 'configparams force-mem-access 1' command is executed.
02:07:46 INFO  : Context for 'APU' is selected.
02:07:46 INFO  : Sourcing of 'Z:/EE_277/lab4/lab4_vit/lab4/_ide/psinit/ps7_init.tcl' is done.
02:07:46 INFO  : 'ps7_init' command is executed.
02:07:46 INFO  : 'ps7_post_config' command is executed.
02:07:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:07:47 INFO  : The application 'Z:/EE_277/lab4/lab4_vit/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:07:47 INFO  : 'configparams force-mem-access 0' command is executed.
02:07:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B808E7A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B808E7A-13722093-0"}
fpga -file Z:/EE_277/lab4/lab4_vit/lab4/_ide/bitstream/lab4_sa.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw Z:/EE_277/lab4/lab4_vit/lab4_sa/export/lab4_sa/hw/lab4_sa.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source Z:/EE_277/lab4/lab4_vit/lab4/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow Z:/EE_277/lab4/lab4_vit/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

02:07:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:07:47 INFO  : 'con' command is executed.
02:07:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:07:47 INFO  : Launch script is exported to file 'Z:\EE_277\lab4\lab4_vit\lab4_sys\_ide\scripts\debugger_lab4-default.tcl'
02:08:44 INFO  : Checking for BSP changes to sync application flags for project 'lab4'...
02:08:50 INFO  : Disconnected from the channel tcfchan#10.
02:08:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:08:51 INFO  : Jtag cable 'Digilent Zybo Z7 210351B808E7A' is selected.
02:08:51 INFO  : 'jtag frequency' command is executed.
02:08:51 INFO  : Context for 'APU' is selected.
02:08:51 INFO  : System reset is completed.
02:08:54 INFO  : 'after 3000' command is executed.
02:08:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B808E7A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B808E7A-13722093-0"}' command is executed.
02:08:56 INFO  : Device configured successfully with "Z:/EE_277/lab4/lab4_vit/lab4/_ide/bitstream/lab4_sa.bit"
02:08:56 INFO  : Context for 'APU' is selected.
02:08:56 INFO  : Hardware design and registers information is loaded from 'Z:/EE_277/lab4/lab4_vit/lab4_sa/export/lab4_sa/hw/lab4_sa.xsa'.
02:08:56 INFO  : 'configparams force-mem-access 1' command is executed.
02:08:56 INFO  : Context for 'APU' is selected.
02:08:56 INFO  : Sourcing of 'Z:/EE_277/lab4/lab4_vit/lab4/_ide/psinit/ps7_init.tcl' is done.
02:08:56 INFO  : 'ps7_init' command is executed.
02:08:56 INFO  : 'ps7_post_config' command is executed.
02:08:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:08:56 INFO  : The application 'Z:/EE_277/lab4/lab4_vit/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:08:56 INFO  : 'configparams force-mem-access 0' command is executed.
02:08:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B808E7A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B808E7A-13722093-0"}
fpga -file Z:/EE_277/lab4/lab4_vit/lab4/_ide/bitstream/lab4_sa.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw Z:/EE_277/lab4/lab4_vit/lab4_sa/export/lab4_sa/hw/lab4_sa.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source Z:/EE_277/lab4/lab4_vit/lab4/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow Z:/EE_277/lab4/lab4_vit/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

02:08:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:08:56 INFO  : 'con' command is executed.
02:08:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:08:56 INFO  : Launch script is exported to file 'Z:\EE_277\lab4\lab4_vit\lab4_sys\_ide\scripts\debugger_lab4-default.tcl'
13:56:37 INFO  : Disconnected from the channel tcfchan#11.
23:14:50 DEBUG : Logs will be stored at 'Z:/EE_277/lab4/lab4_vit/IDE.log'.
23:14:50 INFO  : Launching XSCT server: xsct.bat -n  -interactive Z:\EE_277\lab4\lab4_vit\temp_xsdb_launch_script.tcl
23:14:54 INFO  : XSCT server has started successfully.
23:14:54 INFO  : plnx-install-location is set to ''
23:14:54 INFO  : Successfully done setting XSCT server connection channel  
23:14:54 INFO  : Successfully done setting workspace for the tool. 
23:14:55 INFO  : Platform repository initialization has completed.
23:15:14 INFO  : Registering command handlers for Vitis TCF services
23:15:18 INFO  : Successfully done query RDI_DATADIR 
23:18:46 INFO  : Checking for BSP changes to sync application flags for project 'lab4'...
23:20:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:20:12 INFO  : Jtag cable 'Digilent Zybo Z7 210351B808E7A' is selected.
23:20:12 INFO  : 'jtag frequency' command is executed.
23:20:12 INFO  : Context for 'APU' is selected.
23:20:12 INFO  : System reset is completed.
23:20:15 INFO  : 'after 3000' command is executed.
23:20:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B808E7A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B808E7A-13722093-0"}' command is executed.
23:20:17 INFO  : Device configured successfully with "Z:/EE_277/lab4/lab4_vit/lab4/_ide/bitstream/lab4_sa.bit"
23:20:18 INFO  : Context for 'APU' is selected.
23:20:19 INFO  : Hardware design and registers information is loaded from 'Z:/EE_277/lab4/lab4_vit/lab4_sa/export/lab4_sa/hw/lab4_sa.xsa'.
23:20:19 INFO  : 'configparams force-mem-access 1' command is executed.
23:20:20 INFO  : Context for 'APU' is selected.
23:20:20 INFO  : Sourcing of 'Z:/EE_277/lab4/lab4_vit/lab4/_ide/psinit/ps7_init.tcl' is done.
23:20:21 INFO  : 'ps7_init' command is executed.
23:20:21 INFO  : 'ps7_post_config' command is executed.
23:20:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:20:23 INFO  : The application 'Z:/EE_277/lab4/lab4_vit/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:20:23 INFO  : 'configparams force-mem-access 0' command is executed.
23:20:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B808E7A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B808E7A-13722093-0"}
fpga -file Z:/EE_277/lab4/lab4_vit/lab4/_ide/bitstream/lab4_sa.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw Z:/EE_277/lab4/lab4_vit/lab4_sa/export/lab4_sa/hw/lab4_sa.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source Z:/EE_277/lab4/lab4_vit/lab4/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow Z:/EE_277/lab4/lab4_vit/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

23:20:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:20:25 INFO  : Disconnected from the channel tcfchan#1.
23:20:25 ERROR : Invalid target. Use "connect" command to connect to hw_server/TCF agent
23:20:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:20:26 INFO  : Jtag cable 'Digilent Zybo Z7 210351B808E7A' is selected.
23:20:26 INFO  : 'jtag frequency' command is executed.
23:20:27 INFO  : Context for 'APU' is selected.
23:20:27 INFO  : System reset is completed.
23:20:30 INFO  : 'after 3000' command is executed.
23:20:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B808E7A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B808E7A-13722093-0"}' command is executed.
23:20:31 INFO  : Device configured successfully with "Z:/EE_277/lab4/lab4_vit/lab4/_ide/bitstream/lab4_sa.bit"
23:20:31 INFO  : Context for 'APU' is selected.
23:20:34 INFO  : Hardware design and registers information is loaded from 'Z:/EE_277/lab4/lab4_vit/lab4_sa/export/lab4_sa/hw/lab4_sa.xsa'.
23:20:34 INFO  : 'configparams force-mem-access 1' command is executed.
23:20:34 INFO  : Context for 'APU' is selected.
23:20:34 INFO  : Sourcing of 'Z:/EE_277/lab4/lab4_vit/lab4/_ide/psinit/ps7_init.tcl' is done.
23:20:34 INFO  : 'ps7_init' command is executed.
23:20:34 INFO  : 'ps7_post_config' command is executed.
23:20:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:20:35 INFO  : The application 'Z:/EE_277/lab4/lab4_vit/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:20:35 INFO  : 'configparams force-mem-access 0' command is executed.
23:20:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B808E7A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B808E7A-13722093-0"}
fpga -file Z:/EE_277/lab4/lab4_vit/lab4/_ide/bitstream/lab4_sa.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw Z:/EE_277/lab4/lab4_vit/lab4_sa/export/lab4_sa/hw/lab4_sa.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source Z:/EE_277/lab4/lab4_vit/lab4/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow Z:/EE_277/lab4/lab4_vit/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

23:20:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:20:35 INFO  : 'con' command is executed.
23:20:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:20:35 INFO  : Launch script is exported to file 'Z:\EE_277\lab4\lab4_vit\lab4_sys\_ide\scripts\debugger_lab4-default.tcl'
00:06:49 INFO  : Checking for BSP changes to sync application flags for project 'lab4'...
00:06:57 INFO  : Disconnected from the channel tcfchan#2.
00:06:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:06:58 INFO  : Jtag cable 'Digilent Zybo Z7 210351B808E7A' is selected.
00:06:58 INFO  : 'jtag frequency' command is executed.
00:06:58 INFO  : Context for 'APU' is selected.
00:06:58 INFO  : System reset is completed.
00:07:01 INFO  : 'after 3000' command is executed.
00:07:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B808E7A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B808E7A-13722093-0"}' command is executed.
00:07:02 INFO  : Device configured successfully with "Z:/EE_277/lab4/lab4_vit/lab4/_ide/bitstream/lab4_sa.bit"
00:07:02 INFO  : Context for 'APU' is selected.
00:07:05 INFO  : Hardware design and registers information is loaded from 'Z:/EE_277/lab4/lab4_vit/lab4_sa/export/lab4_sa/hw/lab4_sa.xsa'.
00:07:05 INFO  : 'configparams force-mem-access 1' command is executed.
00:07:05 INFO  : Context for 'APU' is selected.
00:07:05 INFO  : Sourcing of 'Z:/EE_277/lab4/lab4_vit/lab4/_ide/psinit/ps7_init.tcl' is done.
00:07:06 INFO  : 'ps7_init' command is executed.
00:07:06 INFO  : 'ps7_post_config' command is executed.
00:07:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:07:06 INFO  : The application 'Z:/EE_277/lab4/lab4_vit/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:07:06 INFO  : 'configparams force-mem-access 0' command is executed.
00:07:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B808E7A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B808E7A-13722093-0"}
fpga -file Z:/EE_277/lab4/lab4_vit/lab4/_ide/bitstream/lab4_sa.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw Z:/EE_277/lab4/lab4_vit/lab4_sa/export/lab4_sa/hw/lab4_sa.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source Z:/EE_277/lab4/lab4_vit/lab4/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow Z:/EE_277/lab4/lab4_vit/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

00:07:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:07:06 INFO  : 'con' command is executed.
00:07:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:07:06 INFO  : Launch script is exported to file 'Z:\EE_277\lab4\lab4_vit\lab4_sys\_ide\scripts\debugger_lab4-default.tcl'
00:10:54 INFO  : Disconnected from the channel tcfchan#3.
00:10:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:10:55 INFO  : Jtag cable 'Digilent Zybo Z7 210351B808E7A' is selected.
00:10:55 INFO  : 'jtag frequency' command is executed.
00:10:55 INFO  : Context for 'APU' is selected.
00:10:55 INFO  : System reset is completed.
00:10:58 INFO  : 'after 3000' command is executed.
00:10:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B808E7A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B808E7A-13722093-0"}' command is executed.
00:10:59 INFO  : Device configured successfully with "Z:/EE_277/lab4/lab4_vit/lab4/_ide/bitstream/lab4_sa.bit"
00:10:59 INFO  : Context for 'APU' is selected.
00:11:02 INFO  : Hardware design and registers information is loaded from 'Z:/EE_277/lab4/lab4_vit/lab4_sa/export/lab4_sa/hw/lab4_sa.xsa'.
00:11:02 INFO  : 'configparams force-mem-access 1' command is executed.
00:11:02 INFO  : Context for 'APU' is selected.
00:11:02 INFO  : Sourcing of 'Z:/EE_277/lab4/lab4_vit/lab4/_ide/psinit/ps7_init.tcl' is done.
00:11:02 INFO  : 'ps7_init' command is executed.
00:11:02 INFO  : 'ps7_post_config' command is executed.
00:11:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:11:02 INFO  : The application 'Z:/EE_277/lab4/lab4_vit/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:11:02 INFO  : 'configparams force-mem-access 0' command is executed.
00:11:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B808E7A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B808E7A-13722093-0"}
fpga -file Z:/EE_277/lab4/lab4_vit/lab4/_ide/bitstream/lab4_sa.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw Z:/EE_277/lab4/lab4_vit/lab4_sa/export/lab4_sa/hw/lab4_sa.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source Z:/EE_277/lab4/lab4_vit/lab4/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow Z:/EE_277/lab4/lab4_vit/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

00:11:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:11:02 INFO  : 'con' command is executed.
00:11:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:11:02 INFO  : Launch script is exported to file 'Z:\EE_277\lab4\lab4_vit\lab4_sys\_ide\scripts\debugger_lab4-default.tcl'
00:11:38 INFO  : Checking for BSP changes to sync application flags for project 'lab4'...
00:11:44 INFO  : Disconnected from the channel tcfchan#4.
00:11:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:11:45 INFO  : Jtag cable 'Digilent Zybo Z7 210351B808E7A' is selected.
00:11:45 INFO  : 'jtag frequency' command is executed.
00:11:45 INFO  : Context for 'APU' is selected.
00:11:45 INFO  : System reset is completed.
00:11:48 INFO  : 'after 3000' command is executed.
00:11:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B808E7A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B808E7A-13722093-0"}' command is executed.
00:11:50 INFO  : Device configured successfully with "Z:/EE_277/lab4/lab4_vit/lab4/_ide/bitstream/lab4_sa.bit"
00:11:50 INFO  : Context for 'APU' is selected.
00:11:52 INFO  : Hardware design and registers information is loaded from 'Z:/EE_277/lab4/lab4_vit/lab4_sa/export/lab4_sa/hw/lab4_sa.xsa'.
00:11:52 INFO  : 'configparams force-mem-access 1' command is executed.
00:11:52 INFO  : Context for 'APU' is selected.
00:11:52 INFO  : Sourcing of 'Z:/EE_277/lab4/lab4_vit/lab4/_ide/psinit/ps7_init.tcl' is done.
00:11:53 INFO  : 'ps7_init' command is executed.
00:11:53 INFO  : 'ps7_post_config' command is executed.
00:11:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:11:53 INFO  : The application 'Z:/EE_277/lab4/lab4_vit/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:11:53 INFO  : 'configparams force-mem-access 0' command is executed.
00:11:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B808E7A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B808E7A-13722093-0"}
fpga -file Z:/EE_277/lab4/lab4_vit/lab4/_ide/bitstream/lab4_sa.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw Z:/EE_277/lab4/lab4_vit/lab4_sa/export/lab4_sa/hw/lab4_sa.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source Z:/EE_277/lab4/lab4_vit/lab4/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow Z:/EE_277/lab4/lab4_vit/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

00:11:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:11:53 INFO  : 'con' command is executed.
00:11:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:11:53 INFO  : Launch script is exported to file 'Z:\EE_277\lab4\lab4_vit\lab4_sys\_ide\scripts\debugger_lab4-default.tcl'
00:17:04 INFO  : Checking for BSP changes to sync application flags for project 'lab4'...
00:17:11 INFO  : Disconnected from the channel tcfchan#5.
00:17:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:17:12 INFO  : Jtag cable 'Digilent Zybo Z7 210351B808E7A' is selected.
00:17:12 INFO  : 'jtag frequency' command is executed.
00:17:12 INFO  : Context for 'APU' is selected.
00:17:12 INFO  : System reset is completed.
00:17:15 INFO  : 'after 3000' command is executed.
00:17:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B808E7A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B808E7A-13722093-0"}' command is executed.
00:17:16 INFO  : Device configured successfully with "Z:/EE_277/lab4/lab4_vit/lab4/_ide/bitstream/lab4_sa.bit"
00:17:16 INFO  : Context for 'APU' is selected.
00:17:19 INFO  : Hardware design and registers information is loaded from 'Z:/EE_277/lab4/lab4_vit/lab4_sa/export/lab4_sa/hw/lab4_sa.xsa'.
00:17:19 INFO  : 'configparams force-mem-access 1' command is executed.
00:17:19 INFO  : Context for 'APU' is selected.
00:17:19 INFO  : Sourcing of 'Z:/EE_277/lab4/lab4_vit/lab4/_ide/psinit/ps7_init.tcl' is done.
00:17:19 INFO  : 'ps7_init' command is executed.
00:17:19 INFO  : 'ps7_post_config' command is executed.
00:17:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:17:19 INFO  : The application 'Z:/EE_277/lab4/lab4_vit/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:17:19 INFO  : 'configparams force-mem-access 0' command is executed.
00:17:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B808E7A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B808E7A-13722093-0"}
fpga -file Z:/EE_277/lab4/lab4_vit/lab4/_ide/bitstream/lab4_sa.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw Z:/EE_277/lab4/lab4_vit/lab4_sa/export/lab4_sa/hw/lab4_sa.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source Z:/EE_277/lab4/lab4_vit/lab4/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow Z:/EE_277/lab4/lab4_vit/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

00:17:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:17:20 INFO  : 'con' command is executed.
00:17:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:17:20 INFO  : Launch script is exported to file 'Z:\EE_277\lab4\lab4_vit\lab4_sys\_ide\scripts\debugger_lab4-default.tcl'
00:18:18 INFO  : Disconnected from the channel tcfchan#6.
20:09:43 DEBUG : Logs will be stored at 'Z:/EE_277/lab4/lab4_vit/IDE.log'.
20:09:44 INFO  : Launching XSCT server: xsct.bat -n  -interactive Z:\EE_277\lab4\lab4_vit\temp_xsdb_launch_script.tcl
20:09:48 INFO  : XSCT server has started successfully.
20:09:48 INFO  : plnx-install-location is set to ''
20:09:48 INFO  : Successfully done setting XSCT server connection channel  
20:09:48 INFO  : Successfully done setting workspace for the tool. 
20:09:49 INFO  : Platform repository initialization has completed.
20:10:13 INFO  : Registering command handlers for Vitis TCF services
20:10:17 INFO  : Successfully done query RDI_DATADIR 
22:44:01 INFO  : Checking for BSP changes to sync application flags for project 'lab4'...
22:44:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:44:36 INFO  : Jtag cable 'Digilent Zybo Z7 210351B808E7A' is selected.
22:44:36 INFO  : 'jtag frequency' command is executed.
22:44:36 INFO  : Context for 'APU' is selected.
22:44:36 INFO  : System reset is completed.
22:44:39 INFO  : 'after 3000' command is executed.
22:44:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B808E7A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B808E7A-13722093-0"}' command is executed.
22:44:41 INFO  : Device configured successfully with "Z:/EE_277/lab4/lab4_vit/lab4/_ide/bitstream/lab4_sa.bit"
22:44:41 INFO  : Context for 'APU' is selected.
22:44:41 INFO  : Hardware design and registers information is loaded from 'Z:/EE_277/lab4/lab4_vit/lab4_sa/export/lab4_sa/hw/lab4_sa.xsa'.
22:44:41 INFO  : 'configparams force-mem-access 1' command is executed.
22:44:41 INFO  : Context for 'APU' is selected.
22:44:41 INFO  : Sourcing of 'Z:/EE_277/lab4/lab4_vit/lab4/_ide/psinit/ps7_init.tcl' is done.
22:44:41 INFO  : 'ps7_init' command is executed.
22:44:41 INFO  : 'ps7_post_config' command is executed.
22:44:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:44:41 INFO  : The application 'Z:/EE_277/lab4/lab4_vit/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:44:41 INFO  : 'configparams force-mem-access 0' command is executed.
22:44:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B808E7A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B808E7A-13722093-0"}
fpga -file Z:/EE_277/lab4/lab4_vit/lab4/_ide/bitstream/lab4_sa.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw Z:/EE_277/lab4/lab4_vit/lab4_sa/export/lab4_sa/hw/lab4_sa.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source Z:/EE_277/lab4/lab4_vit/lab4/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow Z:/EE_277/lab4/lab4_vit/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

22:44:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:44:42 INFO  : 'con' command is executed.
22:44:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:44:42 INFO  : Launch script is exported to file 'Z:\EE_277\lab4\lab4_vit\lab4_sys\_ide\scripts\debugger_lab4-default.tcl'
