
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -219.51

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -0.36

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.36

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[823]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3522.88    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.32    1.08    1.52 ^ gen_regfile_ff.register_file_i.rf_reg_q[823]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.52   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gen_regfile_ff.register_file_i.rf_reg_q[823]$_DFFE_PN0P_/CK (DFFR_X1)
                          1.83    1.83   library removal time
                                  1.83   data required time
-----------------------------------------------------------------------------
                                  1.83   data required time
                                 -1.52   data arrival time
-----------------------------------------------------------------------------
                                 -0.31   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.12    0.01    0.05    1.15 ^ core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.15 ^ _29919_/A2 (AND2_X1)
                                  1.15   data arrival time

                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                          0.00    1.10   clock reconvergence pessimism
                                  1.10 v _29919_/A1 (AND2_X1)
                          0.00    1.10   clock gating hold time
                                  1.10   data required time
-----------------------------------------------------------------------------
                                  1.10   data required time
                                 -1.15   data arrival time
-----------------------------------------------------------------------------
                                  0.05   slack (MET)


Startpoint: cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/CK (DFFR_X1)
     2    3.74    0.01    0.07    0.07 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/QN (DFFR_X1)
                                         _01164_ (net)
                  0.01    0.00    0.07 ^ _28337_/A1 (OAI22_X1)
     1    1.20    0.01    0.01    0.08 v _28337_/ZN (OAI22_X1)
                                         _02831_ (net)
                  0.01    0.00    0.08 v cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/D (DFFR_X1)
                                  0.08   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.08   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[823]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3522.88    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.32    1.08    1.52 ^ gen_regfile_ff.register_file_i.rf_reg_q[823]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.52   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[823]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.26    1.94   library recovery time
                                  1.94   data required time
-----------------------------------------------------------------------------
                                  1.94   data required time
                                 -1.52   data arrival time
-----------------------------------------------------------------------------
                                  0.42   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.04    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[221]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
     1    3.46    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[1] (net)
                  0.01    0.00    0.09 ^ _16515_/A (BUF_X4)
     4   19.31    0.01    0.03    0.12 ^ _16515_/Z (BUF_X4)
                                         _10699_ (net)
                  0.01    0.00    0.12 ^ _16516_/A (BUF_X16)
    10   39.03    0.01    0.02    0.14 ^ _16516_/Z (BUF_X16)
                                         _10700_ (net)
                  0.01    0.00    0.14 ^ _16517_/A (BUF_X16)
    10   60.18    0.01    0.02    0.17 ^ _16517_/Z (BUF_X16)
                                         _10701_ (net)
                  0.01    0.00    0.17 ^ _16518_/A (BUF_X32)
    10   45.92    0.01    0.02    0.19 ^ _16518_/Z (BUF_X32)
                                         _10702_ (net)
                  0.01    0.01    0.20 ^ _16519_/A (BUF_X16)
    10   36.34    0.01    0.02    0.23 ^ _16519_/Z (BUF_X16)
                                         _10703_ (net)
                  0.01    0.01    0.23 ^ _16520_/A (BUF_X8)
    10   31.52    0.01    0.03    0.26 ^ _16520_/Z (BUF_X8)
                                         _10704_ (net)
                  0.01    0.00    0.26 ^ _16566_/A (BUF_X4)
    19   51.03    0.03    0.04    0.30 ^ _16566_/Z (BUF_X4)
                                         _10750_ (net)
                  0.03    0.01    0.31 ^ _18259_/A (BUF_X2)
    10   30.37    0.04    0.06    0.37 ^ _18259_/Z (BUF_X2)
                                         _12376_ (net)
                  0.04    0.00    0.37 ^ _18281_/A (BUF_X1)
    10   34.58    0.08    0.11    0.48 ^ _18281_/Z (BUF_X1)
                                         _12398_ (net)
                  0.08    0.00    0.48 ^ _18288_/S (MUX2_X1)
     1    0.95    0.01    0.06    0.54 v _18288_/Z (MUX2_X1)
                                         _12405_ (net)
                  0.01    0.00    0.54 v _18290_/A (MUX2_X1)
     1    1.55    0.01    0.06    0.60 v _18290_/Z (MUX2_X1)
                                         _12407_ (net)
                  0.01    0.00    0.60 v _18293_/B (MUX2_X1)
     1    1.05    0.01    0.06    0.66 v _18293_/Z (MUX2_X1)
                                         _12410_ (net)
                  0.01    0.00    0.66 v _18301_/A (MUX2_X1)
     1    4.47    0.01    0.06    0.72 v _18301_/Z (MUX2_X1)
                                         _12418_ (net)
                  0.01    0.00    0.72 v _18303_/B1 (AOI21_X1)
     8   28.58    0.14    0.16    0.88 ^ _18303_/ZN (AOI21_X1)
                                         _12420_ (net)
                  0.14    0.01    0.89 ^ _20566_/A1 (AND2_X1)
     1    1.76    0.01    0.05    0.94 ^ _20566_/ZN (AND2_X1)
                                         _03892_ (net)
                  0.01    0.00    0.94 ^ _20567_/A (AOI21_X1)
     2    5.93    0.03    0.02    0.96 v _20567_/ZN (AOI21_X1)
                                         _03893_ (net)
                  0.03    0.00    0.96 v _20568_/A (BUF_X1)
    10   20.54    0.02    0.06    1.03 v _20568_/Z (BUF_X1)
                                         _03894_ (net)
                  0.02    0.00    1.03 v _20569_/A2 (NOR2_X1)
     1    3.58    0.02    0.04    1.07 ^ _20569_/ZN (NOR2_X1)
                                         _16090_ (net)
                  0.02    0.00    1.07 ^ _30519_/B (HA_X1)
     1    1.89    0.01    0.04    1.11 ^ _30519_/CO (HA_X1)
                                         _16091_ (net)
                  0.01    0.00    1.11 ^ _21749_/A (INV_X1)
     1    3.74    0.01    0.01    1.12 v _21749_/ZN (INV_X1)
                                         _14781_ (net)
                  0.01    0.00    1.12 v _30142_/A (FA_X1)
     1    1.76    0.01    0.11    1.23 ^ _30142_/S (FA_X1)
                                         _14783_ (net)
                  0.01    0.00    1.23 ^ _21681_/A (INV_X1)
     1    3.64    0.01    0.01    1.24 v _21681_/ZN (INV_X1)
                                         _16103_ (net)
                  0.01    0.00    1.24 v _30524_/B (HA_X1)
     1    3.90    0.01    0.06    1.30 v _30524_/S (HA_X1)
                                         _14801_ (net)
                  0.01    0.00    1.30 v _30147_/B (FA_X1)
     1    2.17    0.01    0.12    1.42 ^ _30147_/S (FA_X1)
                                         _14804_ (net)
                  0.01    0.00    1.42 ^ _21162_/A (INV_X1)
     1    4.26    0.01    0.01    1.43 v _21162_/ZN (INV_X1)
                                         _14818_ (net)
                  0.01    0.00    1.43 v _30151_/A (FA_X1)
     1    2.95    0.01    0.11    1.54 ^ _30151_/S (FA_X1)
                                         _14822_ (net)
                  0.01    0.00    1.54 ^ _30152_/CI (FA_X1)
     1    1.94    0.02    0.09    1.63 v _30152_/S (FA_X1)
                                         _14826_ (net)
                  0.02    0.00    1.63 v _21682_/A (INV_X1)
     1    3.64    0.01    0.02    1.66 ^ _21682_/ZN (INV_X1)
                                         _16107_ (net)
                  0.01    0.00    1.66 ^ _30526_/B (HA_X1)
     4    8.07    0.05    0.08    1.73 ^ _30526_/S (HA_X1)
                                         _16109_ (net)
                  0.05    0.00    1.73 ^ _23473_/A3 (AND3_X1)
     2    3.64    0.01    0.06    1.79 ^ _23473_/ZN (AND3_X1)
                                         _05986_ (net)
                  0.01    0.00    1.79 ^ _23533_/A3 (NAND3_X1)
     2    4.16    0.02    0.03    1.82 v _23533_/ZN (NAND3_X1)
                                         _06045_ (net)
                  0.02    0.00    1.82 v _23589_/A1 (AND3_X1)
     2    3.54    0.01    0.04    1.86 v _23589_/ZN (AND3_X1)
                                         _06099_ (net)
                  0.01    0.00    1.86 v _23633_/A2 (NOR3_X1)
     2    3.75    0.04    0.06    1.92 ^ _23633_/ZN (NOR3_X1)
                                         _06141_ (net)
                  0.04    0.00    1.92 ^ _23682_/A2 (NOR2_X1)
     1    3.21    0.01    0.02    1.94 v _23682_/ZN (NOR2_X1)
                                         _06188_ (net)
                  0.01    0.00    1.94 v _23683_/B2 (AOI21_X2)
     5   13.92    0.04    0.06    2.00 ^ _23683_/ZN (AOI21_X2)
                                         _06189_ (net)
                  0.04    0.00    2.00 ^ _23908_/A3 (AND4_X1)
     2    3.98    0.02    0.07    2.07 ^ _23908_/ZN (AND4_X1)
                                         _06405_ (net)
                  0.02    0.00    2.07 ^ _23912_/A2 (NOR3_X1)
     1    2.55    0.01    0.01    2.09 v _23912_/ZN (NOR3_X1)
                                         _06409_ (net)
                  0.01    0.00    2.09 v _23913_/B (XOR2_X1)
     1    4.66    0.03    0.05    2.13 ^ _23913_/Z (XOR2_X1)
                                         _06410_ (net)
                  0.03    0.00    2.13 ^ _23914_/B (MUX2_X1)
     2    5.26    0.02    0.05    2.18 ^ _23914_/Z (MUX2_X1)
                                         _06411_ (net)
                  0.02    0.00    2.19 ^ _23915_/A2 (NAND2_X1)
     1    6.41    0.02    0.03    2.21 v _23915_/ZN (NAND2_X1)
                                         _06412_ (net)
                  0.02    0.00    2.21 v _23924_/B2 (AOI221_X1)
     1    7.22    0.08    0.13    2.34 ^ _23924_/ZN (AOI221_X1)
                                         _06421_ (net)
                  0.08    0.00    2.34 ^ _23925_/B1 (AOI21_X1)
     4   10.60    0.03    0.05    2.39 v _23925_/ZN (AOI21_X1)
                                         _06422_ (net)
                  0.03    0.00    2.39 v _24289_/A (BUF_X1)
    10   18.29    0.02    0.06    2.46 v _24289_/Z (BUF_X1)
                                         _06679_ (net)
                  0.02    0.00    2.46 v _24290_/A (MUX2_X1)
     1    1.35    0.01    0.06    2.52 v _24290_/Z (MUX2_X1)
                                         _01415_ (net)
                  0.01    0.00    2.52 v gen_regfile_ff.register_file_i.rf_reg_q[221]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.52   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[221]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.52   data arrival time
-----------------------------------------------------------------------------
                                 -0.36   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[823]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3522.88    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.32    1.08    1.52 ^ gen_regfile_ff.register_file_i.rf_reg_q[823]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.52   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[823]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.26    1.94   library recovery time
                                  1.94   data required time
-----------------------------------------------------------------------------
                                  1.94   data required time
                                 -1.52   data arrival time
-----------------------------------------------------------------------------
                                  0.42   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.04    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[221]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
     1    3.46    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[1] (net)
                  0.01    0.00    0.09 ^ _16515_/A (BUF_X4)
     4   19.31    0.01    0.03    0.12 ^ _16515_/Z (BUF_X4)
                                         _10699_ (net)
                  0.01    0.00    0.12 ^ _16516_/A (BUF_X16)
    10   39.03    0.01    0.02    0.14 ^ _16516_/Z (BUF_X16)
                                         _10700_ (net)
                  0.01    0.00    0.14 ^ _16517_/A (BUF_X16)
    10   60.18    0.01    0.02    0.17 ^ _16517_/Z (BUF_X16)
                                         _10701_ (net)
                  0.01    0.00    0.17 ^ _16518_/A (BUF_X32)
    10   45.92    0.01    0.02    0.19 ^ _16518_/Z (BUF_X32)
                                         _10702_ (net)
                  0.01    0.01    0.20 ^ _16519_/A (BUF_X16)
    10   36.34    0.01    0.02    0.23 ^ _16519_/Z (BUF_X16)
                                         _10703_ (net)
                  0.01    0.01    0.23 ^ _16520_/A (BUF_X8)
    10   31.52    0.01    0.03    0.26 ^ _16520_/Z (BUF_X8)
                                         _10704_ (net)
                  0.01    0.00    0.26 ^ _16566_/A (BUF_X4)
    19   51.03    0.03    0.04    0.30 ^ _16566_/Z (BUF_X4)
                                         _10750_ (net)
                  0.03    0.01    0.31 ^ _18259_/A (BUF_X2)
    10   30.37    0.04    0.06    0.37 ^ _18259_/Z (BUF_X2)
                                         _12376_ (net)
                  0.04    0.00    0.37 ^ _18281_/A (BUF_X1)
    10   34.58    0.08    0.11    0.48 ^ _18281_/Z (BUF_X1)
                                         _12398_ (net)
                  0.08    0.00    0.48 ^ _18288_/S (MUX2_X1)
     1    0.95    0.01    0.06    0.54 v _18288_/Z (MUX2_X1)
                                         _12405_ (net)
                  0.01    0.00    0.54 v _18290_/A (MUX2_X1)
     1    1.55    0.01    0.06    0.60 v _18290_/Z (MUX2_X1)
                                         _12407_ (net)
                  0.01    0.00    0.60 v _18293_/B (MUX2_X1)
     1    1.05    0.01    0.06    0.66 v _18293_/Z (MUX2_X1)
                                         _12410_ (net)
                  0.01    0.00    0.66 v _18301_/A (MUX2_X1)
     1    4.47    0.01    0.06    0.72 v _18301_/Z (MUX2_X1)
                                         _12418_ (net)
                  0.01    0.00    0.72 v _18303_/B1 (AOI21_X1)
     8   28.58    0.14    0.16    0.88 ^ _18303_/ZN (AOI21_X1)
                                         _12420_ (net)
                  0.14    0.01    0.89 ^ _20566_/A1 (AND2_X1)
     1    1.76    0.01    0.05    0.94 ^ _20566_/ZN (AND2_X1)
                                         _03892_ (net)
                  0.01    0.00    0.94 ^ _20567_/A (AOI21_X1)
     2    5.93    0.03    0.02    0.96 v _20567_/ZN (AOI21_X1)
                                         _03893_ (net)
                  0.03    0.00    0.96 v _20568_/A (BUF_X1)
    10   20.54    0.02    0.06    1.03 v _20568_/Z (BUF_X1)
                                         _03894_ (net)
                  0.02    0.00    1.03 v _20569_/A2 (NOR2_X1)
     1    3.58    0.02    0.04    1.07 ^ _20569_/ZN (NOR2_X1)
                                         _16090_ (net)
                  0.02    0.00    1.07 ^ _30519_/B (HA_X1)
     1    1.89    0.01    0.04    1.11 ^ _30519_/CO (HA_X1)
                                         _16091_ (net)
                  0.01    0.00    1.11 ^ _21749_/A (INV_X1)
     1    3.74    0.01    0.01    1.12 v _21749_/ZN (INV_X1)
                                         _14781_ (net)
                  0.01    0.00    1.12 v _30142_/A (FA_X1)
     1    1.76    0.01    0.11    1.23 ^ _30142_/S (FA_X1)
                                         _14783_ (net)
                  0.01    0.00    1.23 ^ _21681_/A (INV_X1)
     1    3.64    0.01    0.01    1.24 v _21681_/ZN (INV_X1)
                                         _16103_ (net)
                  0.01    0.00    1.24 v _30524_/B (HA_X1)
     1    3.90    0.01    0.06    1.30 v _30524_/S (HA_X1)
                                         _14801_ (net)
                  0.01    0.00    1.30 v _30147_/B (FA_X1)
     1    2.17    0.01    0.12    1.42 ^ _30147_/S (FA_X1)
                                         _14804_ (net)
                  0.01    0.00    1.42 ^ _21162_/A (INV_X1)
     1    4.26    0.01    0.01    1.43 v _21162_/ZN (INV_X1)
                                         _14818_ (net)
                  0.01    0.00    1.43 v _30151_/A (FA_X1)
     1    2.95    0.01    0.11    1.54 ^ _30151_/S (FA_X1)
                                         _14822_ (net)
                  0.01    0.00    1.54 ^ _30152_/CI (FA_X1)
     1    1.94    0.02    0.09    1.63 v _30152_/S (FA_X1)
                                         _14826_ (net)
                  0.02    0.00    1.63 v _21682_/A (INV_X1)
     1    3.64    0.01    0.02    1.66 ^ _21682_/ZN (INV_X1)
                                         _16107_ (net)
                  0.01    0.00    1.66 ^ _30526_/B (HA_X1)
     4    8.07    0.05    0.08    1.73 ^ _30526_/S (HA_X1)
                                         _16109_ (net)
                  0.05    0.00    1.73 ^ _23473_/A3 (AND3_X1)
     2    3.64    0.01    0.06    1.79 ^ _23473_/ZN (AND3_X1)
                                         _05986_ (net)
                  0.01    0.00    1.79 ^ _23533_/A3 (NAND3_X1)
     2    4.16    0.02    0.03    1.82 v _23533_/ZN (NAND3_X1)
                                         _06045_ (net)
                  0.02    0.00    1.82 v _23589_/A1 (AND3_X1)
     2    3.54    0.01    0.04    1.86 v _23589_/ZN (AND3_X1)
                                         _06099_ (net)
                  0.01    0.00    1.86 v _23633_/A2 (NOR3_X1)
     2    3.75    0.04    0.06    1.92 ^ _23633_/ZN (NOR3_X1)
                                         _06141_ (net)
                  0.04    0.00    1.92 ^ _23682_/A2 (NOR2_X1)
     1    3.21    0.01    0.02    1.94 v _23682_/ZN (NOR2_X1)
                                         _06188_ (net)
                  0.01    0.00    1.94 v _23683_/B2 (AOI21_X2)
     5   13.92    0.04    0.06    2.00 ^ _23683_/ZN (AOI21_X2)
                                         _06189_ (net)
                  0.04    0.00    2.00 ^ _23908_/A3 (AND4_X1)
     2    3.98    0.02    0.07    2.07 ^ _23908_/ZN (AND4_X1)
                                         _06405_ (net)
                  0.02    0.00    2.07 ^ _23912_/A2 (NOR3_X1)
     1    2.55    0.01    0.01    2.09 v _23912_/ZN (NOR3_X1)
                                         _06409_ (net)
                  0.01    0.00    2.09 v _23913_/B (XOR2_X1)
     1    4.66    0.03    0.05    2.13 ^ _23913_/Z (XOR2_X1)
                                         _06410_ (net)
                  0.03    0.00    2.13 ^ _23914_/B (MUX2_X1)
     2    5.26    0.02    0.05    2.18 ^ _23914_/Z (MUX2_X1)
                                         _06411_ (net)
                  0.02    0.00    2.19 ^ _23915_/A2 (NAND2_X1)
     1    6.41    0.02    0.03    2.21 v _23915_/ZN (NAND2_X1)
                                         _06412_ (net)
                  0.02    0.00    2.21 v _23924_/B2 (AOI221_X1)
     1    7.22    0.08    0.13    2.34 ^ _23924_/ZN (AOI221_X1)
                                         _06421_ (net)
                  0.08    0.00    2.34 ^ _23925_/B1 (AOI21_X1)
     4   10.60    0.03    0.05    2.39 v _23925_/ZN (AOI21_X1)
                                         _06422_ (net)
                  0.03    0.00    2.39 v _24289_/A (BUF_X1)
    10   18.29    0.02    0.06    2.46 v _24289_/Z (BUF_X1)
                                         _06679_ (net)
                  0.02    0.00    2.46 v _24290_/A (MUX2_X1)
     1    1.35    0.01    0.06    2.52 v _24290_/Z (MUX2_X1)
                                         _01415_ (net)
                  0.01    0.00    2.52 v gen_regfile_ff.register_file_i.rf_reg_q[221]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.52   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[221]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.52   data arrival time
-----------------------------------------------------------------------------
                                 -0.36   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max slew

Pin                                    Limit    Slew   Slack
------------------------------------------------------------
_20440_/ZN                              0.20    0.26   -0.06 (VIOLATED)
_17048_/Z                               0.20    0.23   -0.04 (VIOLATED)
_22284_/ZN                              0.20    0.21   -0.01 (VIOLATED)
_24776_/ZN                              0.20    0.20   -0.00 (VIOLATED)
_19183_/ZN                              0.20    0.20   -0.00 (VIOLATED)
_20328_/ZN                              0.20    0.20   -0.00 (VIOLATED)
_27512_/ZN                              0.20    0.20   -0.00 (VIOLATED)
_22176_/ZN                              0.20    0.20   -0.00 (VIOLATED)

max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_17048_/Z                              25.33   49.42  -24.09 (VIOLATED)
_22284_/ZN                             23.23   41.32  -18.09 (VIOLATED)
_19183_/ZN                             26.70   43.76  -17.06 (VIOLATED)
_27512_/ZN                             23.23   40.00  -16.76 (VIOLATED)
_22176_/ZN                             23.23   39.32  -16.09 (VIOLATED)
_20440_/ZN                             10.47   26.13  -15.66 (VIOLATED)
_19731_/ZN                             26.02   41.04  -15.02 (VIOLATED)
_22344_/ZN                             23.23   37.44  -14.21 (VIOLATED)
_27522_/ZN                             23.23   37.22  -13.98 (VIOLATED)
_19924_/ZN                             25.33   39.14  -13.81 (VIOLATED)
_19370_/ZN                             26.02   39.70  -13.68 (VIOLATED)
_27504_/ZN                             23.23   36.53  -13.30 (VIOLATED)
_22133_/ZN                             23.23   36.30  -13.07 (VIOLATED)
_19553_/ZN                             26.02   38.41  -12.40 (VIOLATED)
_22073_/ZN                             23.23   35.42  -12.19 (VIOLATED)
_18215_/ZN                             26.02   38.18  -12.17 (VIOLATED)
_18417_/ZN                             26.02   37.88  -11.86 (VIOLATED)
_24776_/ZN                             16.02   27.82  -11.80 (VIOLATED)
_18977_/ZN                             26.02   37.56  -11.55 (VIOLATED)
_20328_/ZN                             16.02   27.49  -11.47 (VIOLATED)
_22089_/ZN                             23.23   34.38  -11.15 (VIOLATED)
_22217_/ZN                             23.23   34.33  -11.10 (VIOLATED)
_18055_/ZN                             28.99   39.32  -10.32 (VIOLATED)
_18225_/ZN                             26.02   36.14  -10.12 (VIOLATED)
_18028_/ZN                             26.02   35.63   -9.61 (VIOLATED)
_20319_/Z                              25.33   34.65   -9.32 (VIOLATED)
_18429_/ZN                             26.02   34.96   -8.94 (VIOLATED)
_20318_/Z                              25.33   33.96   -8.63 (VIOLATED)
_18615_/ZN                             28.99   37.52   -8.53 (VIOLATED)
_18603_/ZN                             26.02   34.35   -8.33 (VIOLATED)
_20147_/ZN                             10.47   18.01   -7.54 (VIOLATED)
_17534_/ZN                             13.81   21.27   -7.46 (VIOLATED)
_22911_/ZN                             10.47   17.85   -7.38 (VIOLATED)
_22052_/ZN                             23.23   30.52   -7.29 (VIOLATED)
_25831_/ZN                             10.47   16.72   -6.25 (VIOLATED)
_22363_/ZN                             26.05   31.55   -5.50 (VIOLATED)
_22868_/ZN                             10.47   15.69   -5.22 (VIOLATED)
_23147_/ZN                             25.33   30.52   -5.19 (VIOLATED)
_23322_/ZN                             10.47   15.61   -5.14 (VIOLATED)
_22301_/ZN                             10.47   15.13   -4.66 (VIOLATED)
_20352_/ZN                             16.02   20.52   -4.50 (VIOLATED)
_20890_/ZN                             16.02   20.22   -4.19 (VIOLATED)
_20148_/ZN                             10.47   14.54   -4.07 (VIOLATED)
_18303_/ZN                             25.33   28.58   -3.25 (VIOLATED)
_22831_/ZN                             10.47   13.60   -3.13 (VIOLATED)
_22360_/ZN                             10.47   13.56   -3.09 (VIOLATED)
_27336_/ZN                             25.33   28.37   -3.04 (VIOLATED)
_19384_/ZN                             26.70   29.73   -3.03 (VIOLATED)
_18358_/ZN                             25.33   28.00   -2.67 (VIOLATED)
_19863_/ZN                             25.33   27.98   -2.65 (VIOLATED)
_27740_/ZN                             10.47   13.08   -2.61 (VIOLATED)
_17917_/ZN                             25.33   27.40   -2.07 (VIOLATED)
_17872_/ZN                             25.33   27.34   -2.01 (VIOLATED)
_23367_/ZN                             16.02   17.90   -1.88 (VIOLATED)
_21844_/ZN                             10.47   12.03   -1.56 (VIOLATED)
_19781_/ZN                             25.33   26.83   -1.51 (VIOLATED)
_17229_/ZN                             16.02   17.37   -1.34 (VIOLATED)
_18471_/ZN                             25.33   26.55   -1.22 (VIOLATED)
_23513_/ZN                             13.81   15.00   -1.19 (VIOLATED)
_21836_/ZN                             10.47   11.65   -1.18 (VIOLATED)
_17619_/ZN                             16.02   17.01   -0.99 (VIOLATED)
_17829_/ZN                             26.05   26.84   -0.78 (VIOLATED)
_19639_/ZN                             26.05   26.72   -0.66 (VIOLATED)
_28321_/ZN                             16.02   16.27   -0.25 (VIOLATED)
_17600_/ZN                             16.02   16.20   -0.18 (VIOLATED)


==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
-0.06475386768579483

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
-0.3262

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
-24.088285446166992

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
25.329599380493164

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.9510

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 8

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 65

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 1172

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 1203

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[221]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
   0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
   0.03    0.12 ^ _16515_/Z (BUF_X4)
   0.03    0.14 ^ _16516_/Z (BUF_X16)
   0.02    0.17 ^ _16517_/Z (BUF_X16)
   0.02    0.19 ^ _16518_/Z (BUF_X32)
   0.03    0.23 ^ _16519_/Z (BUF_X16)
   0.03    0.26 ^ _16520_/Z (BUF_X8)
   0.04    0.30 ^ _16566_/Z (BUF_X4)
   0.07    0.37 ^ _18259_/Z (BUF_X2)
   0.11    0.48 ^ _18281_/Z (BUF_X1)
   0.06    0.54 v _18288_/Z (MUX2_X1)
   0.06    0.60 v _18290_/Z (MUX2_X1)
   0.06    0.66 v _18293_/Z (MUX2_X1)
   0.06    0.72 v _18301_/Z (MUX2_X1)
   0.16    0.88 ^ _18303_/ZN (AOI21_X1)
   0.06    0.94 ^ _20566_/ZN (AND2_X1)
   0.02    0.96 v _20567_/ZN (AOI21_X1)
   0.06    1.03 v _20568_/Z (BUF_X1)
   0.05    1.07 ^ _20569_/ZN (NOR2_X1)
   0.04    1.11 ^ _30519_/CO (HA_X1)
   0.01    1.12 v _21749_/ZN (INV_X1)
   0.11    1.23 ^ _30142_/S (FA_X1)
   0.01    1.24 v _21681_/ZN (INV_X1)
   0.06    1.30 v _30524_/S (HA_X1)
   0.12    1.42 ^ _30147_/S (FA_X1)
   0.01    1.43 v _21162_/ZN (INV_X1)
   0.11    1.54 ^ _30151_/S (FA_X1)
   0.09    1.63 v _30152_/S (FA_X1)
   0.02    1.66 ^ _21682_/ZN (INV_X1)
   0.08    1.73 ^ _30526_/S (HA_X1)
   0.06    1.79 ^ _23473_/ZN (AND3_X1)
   0.03    1.82 v _23533_/ZN (NAND3_X1)
   0.04    1.86 v _23589_/ZN (AND3_X1)
   0.06    1.92 ^ _23633_/ZN (NOR3_X1)
   0.02    1.94 v _23682_/ZN (NOR2_X1)
   0.06    2.00 ^ _23683_/ZN (AOI21_X2)
   0.07    2.07 ^ _23908_/ZN (AND4_X1)
   0.01    2.09 v _23912_/ZN (NOR3_X1)
   0.05    2.13 ^ _23913_/Z (XOR2_X1)
   0.05    2.18 ^ _23914_/Z (MUX2_X1)
   0.03    2.21 v _23915_/ZN (NAND2_X1)
   0.13    2.34 ^ _23924_/ZN (AOI221_X1)
   0.05    2.39 v _23925_/ZN (AOI21_X1)
   0.06    2.46 v _24289_/Z (BUF_X1)
   0.06    2.52 v _24290_/Z (MUX2_X1)
   0.00    2.52 v gen_regfile_ff.register_file_i.rf_reg_q[221]$_DFFE_PN0P_/D (DFFR_X1)
           2.52   data arrival time

   2.20    2.20   clock core_clock (rise edge)
   0.00    2.20   clock network delay (ideal)
   0.00    2.20   clock reconvergence pessimism
           2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[221]$_DFFE_PN0P_/CK (DFFR_X1)
  -0.04    2.16   library setup time
           2.16   data required time
---------------------------------------------------------
           2.16   data required time
          -2.52   data arrival time
---------------------------------------------------------
          -0.36   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/CK (DFFR_X1)
   0.07    0.07 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/QN (DFFR_X1)
   0.01    0.08 v _28337_/ZN (OAI22_X1)
   0.00    0.08 v cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/D (DFFR_X1)
           0.08   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/CK (DFFR_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.08   data arrival time
---------------------------------------------------------
           0.08   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
2.5188

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-0.3603

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-14.304431

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.12e-02   1.50e-03   1.56e-04   1.29e-02  16.3%
Combinational          2.99e-02   3.55e-02   4.29e-04   6.58e-02  83.2%
Clock                  1.63e-06   3.75e-04   2.97e-08   3.76e-04   0.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.12e-02   3.74e-02   5.85e-04   7.91e-02 100.0%
                          52.0%      47.2%       0.7%
