
---------- Begin Simulation Statistics ----------
final_tick                               1332553979500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  59436                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701532                       # Number of bytes of host memory used
host_op_rate                                    59631                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 18606.59                       # Real time elapsed on the host
host_tick_rate                               71617299                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1105895942                       # Number of instructions simulated
sim_ops                                    1109521304                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.332554                       # Number of seconds simulated
sim_ticks                                1332553979500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            88.091333                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              141376149                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           160488148                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         14607196                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        220262475                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          18758301                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       18883896                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          125595                       # Number of indirect misses.
system.cpu0.branchPred.lookups              280668698                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1859542                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1811474                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          9414097                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 260697738                       # Number of branches committed
system.cpu0.commit.bw_lim_events             26970334                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5441379                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       54314192                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1050812542                       # Number of instructions committed
system.cpu0.commit.committedOps            1052626531                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1814816482                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.580018                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.342207                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1308335365     72.09%     72.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    300726896     16.57%     88.66% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     71525454      3.94%     92.60% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     67620226      3.73%     96.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     22392915      1.23%     97.56% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      7988745      0.44%     98.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      4085837      0.23%     98.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      5170710      0.28%     98.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     26970334      1.49%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1814816482                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            20857978                       # Number of function calls committed.
system.cpu0.commit.int_insts               1016000369                       # Number of committed integer instructions.
system.cpu0.commit.loads                    326227575                       # Number of loads committed
system.cpu0.commit.membars                    3625344                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      3625350      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       583955864     55.48%     55.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        8031601      0.76%     56.58% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1811037      0.17%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      328039041     31.16%     87.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     127163588     12.08%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1052626531                       # Class of committed instruction
system.cpu0.commit.refs                     455202657                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1050812542                       # Number of Instructions Simulated
system.cpu0.committedOps                   1052626531                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.530851                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.530851                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            344884143                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              5201016                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           139897175                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1127313476                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               702029731                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                767316502                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               9421217                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             14528444                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              5157556                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  280668698                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                189464934                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1127494800                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5474500                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          105                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1151119171                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  24                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           91                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               29228662                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.105536                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         686699798                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         160134450                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.432841                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1828809149                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.630429                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.912188                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1026718864     56.14%     56.14% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               589650938     32.24%     88.38% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               109338566      5.98%     94.36% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                79165067      4.33%     98.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                18686116      1.02%     99.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2980581      0.16%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  343460      0.02%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     631      0.00%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1924926      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1828809149                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      24                       # number of floating regfile writes
system.cpu0.idleCycles                      830640630                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             9572590                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               267786421                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.412751                       # Inst execution rate
system.cpu0.iew.exec_refs                   482239560                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 132920479                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              286668413                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            349275407                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1816857                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          4333381                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           134041869                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1106922636                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            349319081                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          6569831                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1097691541                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1681880                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2512309                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               9421217                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              6182033                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       135531                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        17322330                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        77128                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         7443                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4256981                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     23047832                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      5066787                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          7443                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1198274                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       8374316                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                498313647                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1087964775                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.836610                       # average fanout of values written-back
system.cpu0.iew.wb_producers                416894259                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.409094                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1088051574                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1341909984                       # number of integer regfile reads
system.cpu0.int_regfile_writes              695167566                       # number of integer regfile writes
system.cpu0.ipc                              0.395124                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.395124                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          3626832      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            605494166     54.83%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             8139969      0.74%     55.90% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1811523      0.16%     56.06% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.06% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.06% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.06% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.06% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.06% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.06% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.06% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.06% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           353703984     32.03%     88.09% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          131484844     11.91%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             12      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1104261372                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     58                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                112                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           52                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                58                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2285243                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002069                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 440544     19.28%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     9      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1604151     70.20%     89.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               240535     10.53%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1102919725                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4039767421                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1087964723                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1161225160                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1101478719                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1104261372                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            5443917                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       54296102                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           150397                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved          2538                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     18974647                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1828809149                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.603814                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.844461                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1057046431     57.80%     57.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          521337225     28.51%     86.31% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          181845648      9.94%     96.25% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           58287670      3.19%     99.44% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            8575177      0.47%     99.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             681445      0.04%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             716483      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             189550      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             129520      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1828809149                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.415222                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         16370906                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2612989                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           349275407                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          134041869                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1500                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2659449779                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     5658338                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              306776766                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            670655147                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              12546862                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               711983347                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               7956606                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                50805                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1372736412                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1121772766                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          719951094                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                761462946                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              18437800                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               9421217                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             39034185                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                49295943                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1372736368                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        130688                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4649                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 24370148                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4634                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  2894767826                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2227891340                       # The number of ROB writes
system.cpu0.timesIdled                       22391077                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1467                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            94.992067                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                9743000                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            10256646                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1959149                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         18946692                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            333352                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         483933                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          150581                       # Number of indirect misses.
system.cpu1.branchPred.lookups               20660612                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         4810                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1811198                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1148631                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  12203698                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1229183                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5434257                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       21724031                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            55083400                       # Number of instructions committed
system.cpu1.commit.committedOps              56894773                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    337533733                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.168560                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.807738                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    313832572     92.98%     92.98% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     11803343      3.50%     96.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3941254      1.17%     97.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3682122      1.09%     98.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       909481      0.27%     99.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       300708      0.09%     99.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1657862      0.49%     99.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       177208      0.05%     99.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1229183      0.36%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    337533733                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              502668                       # Number of function calls committed.
system.cpu1.commit.int_insts                 52980502                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16126936                       # Number of loads committed
system.cpu1.commit.membars                    3622520                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      3622520      6.37%      6.37% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        32015728     56.27%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       17938134     31.53%     94.17% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3318250      5.83%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         56894773                       # Class of committed instruction
system.cpu1.commit.refs                      21256396                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   55083400                       # Number of Instructions Simulated
system.cpu1.committedOps                     56894773                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.205623                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.205623                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            291350944                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               816801                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             8585528                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              85918534                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                14287312                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 29865576                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1149223                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1194875                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4414223                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   20660612                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 14755852                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    322712702                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               135509                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      99596054                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3919482                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.060442                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          16394834                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          10076352                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.291364                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         341067278                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.303033                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.789365                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               280712462     82.30%     82.30% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                34569601     10.14%     92.44% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                15299323      4.49%     96.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 6169596      1.81%     98.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2779446      0.81%     99.55% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  668732      0.20%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  864436      0.25%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      10      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    3672      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           341067278                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         759515                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1203769                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                14770974                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.187685                       # Inst execution rate
system.cpu1.iew.exec_refs                    22503020                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5218639                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              246505066                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             22332802                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2712186                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          2267210                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7108703                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           78611057                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             17284381                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           752589                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             64155922                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1737160                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1812151                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1149223                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              5277821                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        35117                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          319693                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        10623                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          644                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         3304                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      6205866                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1979243                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           644                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       207145                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        996624                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 37263420                       # num instructions consuming a value
system.cpu1.iew.wb_count                     63687532                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.834304                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 31089015                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.186315                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      63703359                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                80127910                       # number of integer regfile reads
system.cpu1.int_regfile_writes               42183801                       # number of integer regfile writes
system.cpu1.ipc                              0.161144                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.161144                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          3622620      5.58%      5.58% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             38670907     59.58%     65.16% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  45      0.00%     65.16% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     65.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.16% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            19192703     29.57%     94.73% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3422138      5.27%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              64908511                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1992859                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.030703                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 325343     16.33%     16.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     16.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     16.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     16.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     16.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     16.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     16.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     16.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     16.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     16.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     16.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     16.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     16.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     16.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     16.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     16.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     16.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     16.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     16.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     16.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     16.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     16.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     16.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     16.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     16.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     16.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     16.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     16.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     16.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     16.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     16.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     16.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     16.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     16.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     16.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     16.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     16.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     16.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     16.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     16.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     16.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     16.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     16.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1462784     73.40%     89.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               204728     10.27%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              63278734                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         473023792                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     63687520                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        100327863                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  70475583                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 64908511                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            8135474                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       21716283                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           146661                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       2701217                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     14870155                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    341067278                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.190310                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.633081                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          299950029     87.94%     87.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           28308099      8.30%     96.24% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            6653413      1.95%     98.20% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2893248      0.85%     99.04% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2380776      0.70%     99.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             367090      0.11%     99.85% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             404317      0.12%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              53062      0.02%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              57244      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      341067278                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.189887                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         16209670                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2006461                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            22332802                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7108703                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    100                       # number of misc regfile reads
system.cpu1.numCycles                       341826793                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2323262046                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              264566006                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             37999741                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              10886562                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                16604903                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               2308617                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                41351                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            102473694                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              83160765                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           56100042                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 29918619                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              14136596                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1149223                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             28806362                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                18100301                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       102473682                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         22165                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               633                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 21952195                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           633                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   414923146                       # The number of ROB reads
system.cpu1.rob.rob_writes                  160776393                       # The number of ROB writes
system.cpu1.timesIdled                          26573                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          6261027                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              1576932                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             9341060                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              40154                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1846378                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     14462812                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      28892598                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       342795                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        35436                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     44245694                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      9987591                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     88473372                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       10023027                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1332553979500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           11789062                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2871175                       # Transaction distribution
system.membus.trans_dist::CleanEvict         11558463                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              320                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            251                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2673087                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2673084                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      11789062                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           240                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     43354744                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               43354744                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1109332544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1109332544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              524                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          14462960                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                14462960    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            14462960                       # Request fanout histogram
system.membus.respLayer1.occupancy        75634608801                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         43970045765                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1332553979500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1332553979500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1332553979500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1332553979500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1332553979500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1332553979500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1332553979500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1332553979500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1332553979500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1332553979500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                  8                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            4                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       707292750                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   615303081.894945                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            4    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value      9425500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1448307500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              4                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1329724808500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   2829171000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1332553979500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    163331438                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       163331438                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    163331438                       # number of overall hits
system.cpu0.icache.overall_hits::total      163331438                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     26133496                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      26133496                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     26133496                       # number of overall misses
system.cpu0.icache.overall_misses::total     26133496                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 886367739498                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 886367739498                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 886367739498                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 886367739498                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    189464934                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    189464934                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    189464934                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    189464934                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.137933                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.137933                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.137933                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.137933                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 33916.921773                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 33916.921773                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 33916.921773                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 33916.921773                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3309                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               59                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    56.084746                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     22834831                       # number of writebacks
system.cpu0.icache.writebacks::total         22834831                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      3298632                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      3298632                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      3298632                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      3298632                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     22834864                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     22834864                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     22834864                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     22834864                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 675026409498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 675026409498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 675026409498                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 675026409498                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.120523                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.120523                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.120523                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.120523                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 29561.218735                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 29561.218735                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 29561.218735                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 29561.218735                       # average overall mshr miss latency
system.cpu0.icache.replacements              22834831                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    163331438                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      163331438                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     26133496                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     26133496                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 886367739498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 886367739498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    189464934                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    189464934                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.137933                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.137933                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 33916.921773                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 33916.921773                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      3298632                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      3298632                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     22834864                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     22834864                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 675026409498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 675026409498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.120523                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.120523                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 29561.218735                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 29561.218735                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1332553979500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999960                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          186164846                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         22834831                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.152670                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999960                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        401764731                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       401764731                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1332553979500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    427178732                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       427178732                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    427178732                       # number of overall hits
system.cpu0.dcache.overall_hits::total      427178732                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     27141269                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      27141269                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     27141269                       # number of overall misses
system.cpu0.dcache.overall_misses::total     27141269                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1023892757114                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1023892757114                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1023892757114                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1023892757114                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    454320001                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    454320001                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    454320001                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    454320001                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.059740                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.059740                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.059740                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.059740                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 37724.572020                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 37724.572020                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 37724.572020                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 37724.572020                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      8071412                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       571660                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           146118                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           6615                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    55.238999                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    86.418745                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     19647355                       # number of writebacks
system.cpu0.dcache.writebacks::total         19647355                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      8244930                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      8244930                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      8244930                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      8244930                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     18896339                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     18896339                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     18896339                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     18896339                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 425431226268                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 425431226268                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 425431226268                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 425431226268                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.041593                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.041593                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.041593                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.041593                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 22513.949727                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 22513.949727                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 22513.949727                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 22513.949727                       # average overall mshr miss latency
system.cpu0.dcache.replacements              19647355                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    305840414                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      305840414                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     21319068                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     21319068                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 635195032500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 635195032500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    327159482                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    327159482                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.065164                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.065164                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 29794.690486                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 29794.690486                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      4690733                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      4690733                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     16628335                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     16628335                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 316152597500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 316152597500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.050826                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.050826                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 19012.883581                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 19012.883581                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    121338318                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     121338318                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      5822201                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      5822201                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 388697724614                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 388697724614                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    127160519                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    127160519                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.045786                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.045786                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 66761.302919                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 66761.302919                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      3554197                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      3554197                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2268004                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2268004                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 109278628768                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 109278628768                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.017836                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.017836                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 48182.731939                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 48182.731939                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1791                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1791                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1354                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1354                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      9059500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      9059500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3145                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3145                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.430525                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.430525                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6690.915805                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6690.915805                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1341                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1341                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           13                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           13                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       906500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       906500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.004134                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.004134                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 69730.769231                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69730.769231                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2948                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2948                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          140                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          140                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       647000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       647000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.045337                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.045337                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4621.428571                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4621.428571                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          140                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          140                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       507000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       507000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.045337                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.045337                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3621.428571                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3621.428571                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1050989                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1050989                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       760485                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       760485                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  65508960000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  65508960000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1811474                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1811474                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.419816                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.419816                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 86141.028423                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 86141.028423                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       760485                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       760485                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  64748475000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  64748475000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.419816                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.419816                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 85141.028423                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 85141.028423                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1332553979500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.990356                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          447891400                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         19656601                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            22.785801                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.990356                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999699                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999699                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        931932049                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       931932049                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1332553979500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            16820031                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            17233679                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               29027                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              173248                       # number of demand (read+write) hits
system.l2.demand_hits::total                 34255985                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           16820031                       # number of overall hits
system.l2.overall_hits::.cpu0.data           17233679                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              29027                       # number of overall hits
system.l2.overall_hits::.cpu1.data             173248                       # number of overall hits
system.l2.overall_hits::total                34255985                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           6014833                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2412989                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3752                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1537263                       # number of demand (read+write) misses
system.l2.demand_misses::total                9968837                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          6014833                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2412989                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3752                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1537263                       # number of overall misses
system.l2.overall_misses::total               9968837                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 462535441987                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 242823425992                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    387758487                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 159890398894                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     865637025360                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 462535441987                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 242823425992                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    387758487                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 159890398894                       # number of overall miss cycles
system.l2.overall_miss_latency::total    865637025360                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        22834864                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        19646668                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           32779                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1710511                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             44224822                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       22834864                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       19646668                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          32779                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1710511                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            44224822                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.263406                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.122819                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.114464                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.898716                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.225413                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.263406                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.122819                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.114464                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.898716                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.225413                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 76899.132858                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 100631.799810                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 103347.144723                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 104009.788107                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86834.304278                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 76899.132858                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 100631.799810                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 103347.144723                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 104009.788107                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86834.304278                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             258947                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      9297                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      27.852748                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   4451233                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             2871175                       # number of writebacks
system.l2.writebacks::total                   2871175                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             42                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          68379                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             73                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           5508                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               74002                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            42                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         68379                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            73                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          5508                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              74002                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      6014791                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2344610                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3679                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1531755                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           9894835                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      6014791                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2344610                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3679                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1531755                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      4621745                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         14516580                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 402384787488                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 214733320196                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    346508487                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 144254384408                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 761719000579                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 402384787488                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 214733320196                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    346508487                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 144254384408                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 452753891120                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1214472891699                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.263404                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.119339                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.112236                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.895496                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.223739                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.263404                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.119339                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.112236                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.895496                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.328245                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 66899.213537                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 91585.944015                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 94185.508834                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 94175.886097                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76981.475748                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 66899.213537                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 91585.944015                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 94185.508834                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 94175.886097                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 97961.677055                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83661.089024                       # average overall mshr miss latency
system.l2.replacements                       24355735                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      4495824                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4495824                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      4495824                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4495824                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     39566362                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         39566362                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     39566362                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     39566362                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      4621745                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        4621745                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 452753891120                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 452753891120                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 97961.677055                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 97961.677055                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu1.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    6                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            21                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            14                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 35                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       119000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       149500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           21                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           20                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               41                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.700000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.853659                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  5666.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  2178.571429                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4271.428571                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           21                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           14                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            35                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       417500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       276000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       693500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.700000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.853659                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19880.952381                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19714.285714                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19814.285714                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.888889                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.916667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        59500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       159000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       218500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.888889                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.916667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19833.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        19875                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19863.636364                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1422890                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           102467                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1525357                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1595901                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1113048                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2708949                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 153107730564                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 113804677925                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  266912408489                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3018791                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1215515                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           4234306                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.528656                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.915701                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.639762                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 95938.113056                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 102245.974949                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98529.875789                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        33805                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         2482                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            36287                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1562096                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1110566                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2672662                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 134930155647                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 102512365434                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 237442521081                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.517457                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.913659                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.631192                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 86377.633415                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 92306.414418                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88841.208159                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      16820031                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         29027                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           16849058                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      6014833                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3752                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          6018585                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 462535441987                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    387758487                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 462923200474                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     22834864                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        32779                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       22867643                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.263406                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.114464                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.263192                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 76899.132858                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 103347.144723                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76915.620611                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           42                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           73                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           115                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      6014791                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3679                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      6018470                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 402384787488                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    346508487                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 402731295975                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.263404                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.112236                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.263187                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 66899.213537                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 94185.508834                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66915.893238                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     15810789                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        70781                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          15881570                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       817088                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       424215                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1241303                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  89715695428                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  46085720969                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 135801416397                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     16627877                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       494996                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      17122873                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.049140                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.857007                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.072494                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 109799.306107                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 108637.650646                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 109402.310634                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        34574                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         3026                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        37600                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       782514                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       421189                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1203703                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  79803164549                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  41742018974                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 121545183523                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.047060                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.850894                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.070298                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 101983.050206                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 99105.197367                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 100976.057651                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           49                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            4                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                53                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          299                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            8                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             307                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      5930989                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       134999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      6065988                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          348                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           12                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           360                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.859195                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.666667                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.852778                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 19836.083612                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 16874.875000                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 19758.918567                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           67                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            2                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           69                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          232                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            6                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          238                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      4617989                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       125498                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      4743487                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.666667                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.500000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.661111                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19905.125000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20916.333333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19930.617647                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1332553979500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1332553979500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999926                       # Cycle average of tags in use
system.l2.tags.total_refs                    92780217                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  24355855                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.809360                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      36.543648                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.084621                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       13.158926                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.008601                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.690475                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    11.513655                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.570995                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.032572                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.205608                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000134                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.010789                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.179901                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            55                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024             9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           55                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.859375                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.140625                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 730655295                       # Number of tag accesses
system.l2.tags.data_accesses                730655295                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1332553979500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     384946560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     150089920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        235456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      98035008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    292270400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          925577344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    384946560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       235456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     385182016                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    183755200                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       183755200                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        6014790                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2345155                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3679                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1531797                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      4566725                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            14462146                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2871175                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2871175                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        288878774                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        112633276                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           176695                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         73569258                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    219331002                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             694589006                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    288878774                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       176695                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        289055469                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      137897003                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            137897003                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      137897003                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       288878774                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       112633276                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          176695                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        73569258                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    219331002                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            832486009                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2712239.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   6014790.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2173881.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3679.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1509866.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   4563111.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.009779694500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       166729                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       166729                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            27063440                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2551195                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    14462146                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2871175                       # Number of write requests accepted
system.mem_ctrls.readBursts                  14462146                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2871175                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 196819                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                158936                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            378979                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            379338                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            448773                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           3726275                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            438793                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           4097383                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            471685                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            455026                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            461105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            449781                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           466192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           385982                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           427922                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           397836                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           359919                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           920338                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            141958                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            135553                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            133434                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            123435                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            172757                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            206109                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            205096                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            206555                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            220052                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            210927                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           192800                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           149223                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           179453                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           159775                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           126697                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           148391                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.75                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.13                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 395870410199                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                71326635000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            663345291449                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     27750.53                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                46500.53                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 11377451                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1597473                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.76                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                58.90                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              14462146                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2871175                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 8057120                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1446249                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  620453                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  500401                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  433402                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  376687                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  347870                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  326193                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  298104                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  268881                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 272122                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 467241                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 261925                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 173290                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 155407                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 129544                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  90424                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  37431                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   2031                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    552                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  13218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  15316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  69427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 151365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 167811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 170181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 169495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 169706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 169862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 170176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 170839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 176531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 170193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 169515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 167260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 165103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 164835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 165581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   9063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   6647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   5375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   4530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   3957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   4714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   4583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   4030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   3963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   3791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   3841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   3620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   3301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   3173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   3048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   3429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      1                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      4002605                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    271.463194                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   149.381785                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   319.435073                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2055870     51.36%     51.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       701994     17.54%     68.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       207428      5.18%     74.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       135245      3.38%     77.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       171165      4.28%     81.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       203961      5.10%     86.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       105309      2.63%     89.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        48047      1.20%     90.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       373586      9.33%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      4002605                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       166729                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      85.559909                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    519.410221                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       166724    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-24575            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::180224-188415            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        166729                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       166729                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.267206                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.248269                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.829139                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           148025     88.78%     88.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2304      1.38%     90.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            10458      6.27%     96.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3729      2.24%     98.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1442      0.86%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              459      0.28%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              184      0.11%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               84      0.05%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               27      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               10      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        166729                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              912980928                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                12596416                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               173581760                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               925577344                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            183755200                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       685.14                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       130.26                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    694.59                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    137.90                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.37                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.35                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1332553949500                       # Total gap between requests
system.mem_ctrls.avgGap                      76878.17                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    384946560                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    139128384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       235456                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     96631424                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    292039104                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    173581760                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 288878774.084963798523                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 104407315.681278184056                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 176695.281108497846                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 72515954.690449371934                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 219157428.886729747057                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 130262460.410895481706                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      6014790                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2345155                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3679                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1531797                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      4566725                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2871175                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst 155931411454                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 119092724105                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    191743807                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  80872767610                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 307256644473                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 32167467587236                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     25924.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     50782.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     52118.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     52796.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     67281.62                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  11203590.02                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    76.42                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          12103392420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           6433082865                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         27625195500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7241799960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     105190104240.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     336972178770                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     227934683040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       723500436795                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        542.942686                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 588738563136                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  44496660000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 699318756364                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          16475300100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           8756803110                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         74229239280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6915962340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     105190104240.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     595827141180                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       9951556800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       817346107050                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        613.368103                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  20327078915                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  44496660000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1267730240585                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                167                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           84                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean     13824937250                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   62738810237.438927                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           80     95.24%     95.24% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.19%     96.43% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1.5e+11-2e+11            1      1.19%     97.62% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::3e+11-3.5e+11            1      1.19%     98.81% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      1.19%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value       230000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 456431156000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             84                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   171259250500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1161294729000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1332553979500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     14719852                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14719852                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     14719852                       # number of overall hits
system.cpu1.icache.overall_hits::total       14719852                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        36000                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         36000                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        36000                       # number of overall misses
system.cpu1.icache.overall_misses::total        36000                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    923155000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    923155000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    923155000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    923155000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     14755852                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14755852                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     14755852                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14755852                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002440                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002440                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002440                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002440                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 25643.194444                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 25643.194444                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 25643.194444                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 25643.194444                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          562                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs   187.333333                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        32747                       # number of writebacks
system.cpu1.icache.writebacks::total            32747                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         3221                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         3221                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         3221                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         3221                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        32779                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        32779                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        32779                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        32779                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    778670500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    778670500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    778670500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    778670500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002221                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002221                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002221                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002221                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 23755.163367                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 23755.163367                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 23755.163367                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 23755.163367                       # average overall mshr miss latency
system.cpu1.icache.replacements                 32747                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     14719852                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14719852                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        36000                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        36000                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    923155000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    923155000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     14755852                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14755852                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002440                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002440                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 25643.194444                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 25643.194444                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         3221                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         3221                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        32779                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        32779                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    778670500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    778670500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002221                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002221                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 23755.163367                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 23755.163367                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1332553979500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.991656                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           14688830                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            32747                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           448.554982                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        345969500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.991656                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999739                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999739                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         29544483                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        29544483                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1332553979500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     15774528                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15774528                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     15774528                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15774528                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      4355188                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       4355188                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      4355188                       # number of overall misses
system.cpu1.dcache.overall_misses::total      4355188                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 456165536092                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 456165536092                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 456165536092                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 456165536092                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     20129716                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20129716                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     20129716                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20129716                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.216356                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.216356                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.216356                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.216356                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 104740.722121                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 104740.722121                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 104740.722121                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 104740.722121                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1998489                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       322291                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            34253                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3493                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    58.344933                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    92.267678                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1710211                       # number of writebacks
system.cpu1.dcache.writebacks::total          1710211                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      3343830                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      3343830                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      3343830                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      3343830                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1011358                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1011358                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1011358                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1011358                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 103805348013                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 103805348013                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 103805348013                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 103805348013                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.050242                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050242                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.050242                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050242                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 102639.567802                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 102639.567802                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 102639.567802                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 102639.567802                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1710211                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     14230124                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       14230124                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2581769                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2581769                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 219441118000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 219441118000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     16811893                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     16811893                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.153568                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.153568                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 84996.418347                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 84996.418347                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2086551                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2086551                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       495218                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       495218                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  47900864500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  47900864500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.029456                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.029456                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 96726.824348                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 96726.824348                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1544404                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1544404                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1773419                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1773419                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 236724418092                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 236724418092                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3317823                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3317823                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.534513                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.534513                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 133484.764792                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 133484.764792                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1257279                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1257279                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       516140                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       516140                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  55904483513                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  55904483513                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.155566                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.155566                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 108312.635163                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 108312.635163                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          290                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          290                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          172                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          172                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6992000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6992000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          462                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          462                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.372294                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.372294                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 40651.162791                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 40651.162791                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          128                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          128                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           44                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           44                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3341000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3341000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.095238                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.095238                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 75931.818182                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 75931.818182                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          326                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          326                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          113                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          113                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       687000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       687000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          439                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          439                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.257403                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.257403                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6079.646018                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6079.646018                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          113                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          113                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       575000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       575000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.257403                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.257403                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5088.495575                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5088.495575                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1102676                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1102676                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       708522                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       708522                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  62025121500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  62025121500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1811198                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1811198                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.391190                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.391190                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 87541.560460                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 87541.560460                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       708522                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       708522                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  61316599500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  61316599500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.391190                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.391190                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 86541.560460                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 86541.560460                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1332553979500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.664370                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           18593951                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1719780                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.811820                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        345981000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.664370                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.895762                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.895762                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         45603437                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        45603437                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1332553979500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          39991234                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      7366999                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     39729308                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        21484560                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          8481833                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             322                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           252                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            574                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          4252487                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         4252487                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      22867643                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     17123592                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          360                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          360                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     68504558                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     58951368                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        98305                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      5140793                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             132695024                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   2922860416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2514817216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4193664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    218925760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             5660797056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        32856991                       # Total snoops (count)
system.tol2bus.snoopTraffic                 184964928                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         77084379                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.135181                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.343262                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               66699505     86.53%     86.53% # Request fanout histogram
system.tol2bus.snoop_fanout::1               10349414     13.43%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  35435      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                     25      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           77084379                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        88463533061                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       29485751009                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       34261686677                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.6                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2580334443                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          49287760                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1504                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1407872052000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 495567                       # Simulator instruction rate (inst/s)
host_mem_usage                                 707232                       # Number of bytes of host memory used
host_op_rate                                   497192                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2469.48                       # Real time elapsed on the host
host_tick_rate                               30499579                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1223791775                       # Number of instructions simulated
sim_ops                                    1227804275                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.075318                       # Number of seconds simulated
sim_ticks                                 75318072500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            94.265322                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               13609900                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            14437865                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          2586993                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         23945344                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             31792                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          48146                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           16354                       # Number of indirect misses.
system.cpu0.branchPred.lookups               26027289                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         9864                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          5007                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1841614                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  12667077                       # Number of branches committed
system.cpu0.commit.bw_lim_events              3279105                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         512234                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       37676319                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            60403164                       # Number of instructions committed
system.cpu0.commit.committedOps              60654970                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    130343648                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.465347                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.492382                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    108629264     83.34%     83.34% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     11917083      9.14%     92.48% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      2601899      2.00%     94.48% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      1807997      1.39%     95.87% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       600010      0.46%     96.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       306126      0.23%     96.56% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       468560      0.36%     96.92% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       733604      0.56%     97.48% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      3279105      2.52%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    130343648                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3067                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               65516                       # Number of function calls committed.
system.cpu0.commit.int_insts                 59400120                       # Number of committed integer instructions.
system.cpu0.commit.loads                     14220506                       # Number of loads committed
system.cpu0.commit.membars                     378761                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       379400      0.63%      0.63% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        43735248     72.10%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6319      0.01%     72.74% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1778      0.00%     72.74% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     72.74% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           426      0.00%     72.74% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1279      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           213      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          295      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       14224969     23.45%     96.20% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       2304189      3.80%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          544      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          294      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         60654970                       # Class of committed instruction
system.cpu0.commit.refs                      16529996                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   60403164                       # Number of Instructions Simulated
system.cpu0.committedOps                     60654970                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.447500                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.447500                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             65933117                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               749776                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            11918579                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             107548808                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                12933126                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 54386198                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1843301                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              2235349                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1952112                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   26027289                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  8561508                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    122500385                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               118190                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          482                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     121426110                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 143                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                5177360                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.176054                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          11958164                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          13641692                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.821353                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         137047854                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.893007                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.042153                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                61467059     44.85%     44.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                42893205     31.30%     76.15% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                22266203     16.25%     92.40% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 8628438      6.30%     98.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  700137      0.51%     99.20% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  661604      0.48%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  224418      0.16%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   35610      0.03%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  171180      0.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           137047854                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2630                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1924                       # number of floating regfile writes
system.cpu0.idleCycles                       10788884                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             2024980                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                17815838                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.584434                       # Inst execution rate
system.cpu0.iew.exec_refs                    24232805                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   2374832                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               28853301                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             23240755                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            199271                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1452966                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             2536273                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           98291324                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             21857973                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          2022402                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             86400765                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                276778                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              4529075                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1843301                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              5068084                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       227150                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           35736                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          157                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          299                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads            9                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      9020249                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       226783                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           299                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       519077                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       1505903                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 64705165                       # num instructions consuming a value
system.cpu0.iew.wb_count                     83411039                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.802744                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 51941691                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.564210                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      83633884                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               111443469                       # number of integer regfile reads
system.cpu0.int_regfile_writes               63242161                       # number of integer regfile writes
system.cpu0.ipc                              0.408580                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.408580                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           380833      0.43%      0.43% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             63128202     71.39%     71.82% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                6649      0.01%     71.83% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1832      0.00%     71.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     71.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                426      0.00%     71.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1289      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                213      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               295      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            22528946     25.48%     97.31% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            2373610      2.68%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            562      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           294      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              88423167                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3123                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               6226                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3080                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3183                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     879427                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.009946                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 613509     69.76%     69.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    28      0.00%     69.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     37      0.00%     69.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     69.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     69.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     69.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     69.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     69.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     69.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.00%     69.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     69.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     69.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     69.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     69.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     69.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     69.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     69.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     69.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     69.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     69.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     69.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     69.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     69.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     69.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     69.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     69.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     69.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     69.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     69.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     69.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     69.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     69.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     69.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     69.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     69.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     69.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     69.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     69.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     69.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     69.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     69.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     69.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     69.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     69.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     69.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                247930     28.19%     97.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                17895      2.03%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               12      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              88918638                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         314956776                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     83407959                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        135924787                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  97578704                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 88423167                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             712620                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       37636356                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           189387                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        200386                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     17107512                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    137047854                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.645199                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.186073                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           90947560     66.36%     66.36% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           24551882     17.91%     84.28% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           10908939      7.96%     92.24% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            4931263      3.60%     95.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            3491915      2.55%     98.38% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             761603      0.56%     98.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             784496      0.57%     99.51% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             584601      0.43%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              85595      0.06%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      137047854                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.598114                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           462365                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           22191                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            23240755                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            2536273                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   4751                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2229                       # number of misc regfile writes
system.cpu0.numCycles                       147836738                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     2799429                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               40823215                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             45465515                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                939187                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                15745937                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               7749529                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               387688                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            133693410                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             103445154                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           78585660                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 52826314                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                758627                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1843301                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             10486806                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                33120149                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2684                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       133690726                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles      15322281                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            195527                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  5952970                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        195525                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   225379062                       # The number of ROB reads
system.cpu0.rob.rob_writes                  203389134                       # The number of ROB writes
system.cpu0.timesIdled                         105173                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1432                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            97.308710                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               12795456                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            13149343                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2342945                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         22430677                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             13422                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          16048                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            2626                       # Number of indirect misses.
system.cpu1.branchPred.lookups               24418186                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1359                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          4345                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1718867                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  12018070                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3070432                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         277166                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       38199207                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            57492669                       # Number of instructions committed
system.cpu1.commit.committedOps              57628001                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    115825884                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.497540                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.535125                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     95097687     82.10%     82.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     11547576      9.97%     92.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2256476      1.95%     94.02% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1739825      1.50%     95.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       643619      0.56%     96.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       305746      0.26%     96.34% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       470325      0.41%     96.75% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       694198      0.60%     97.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3070432      2.65%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    115825884                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               22293                       # Number of function calls committed.
system.cpu1.commit.int_insts                 56558156                       # Number of committed integer instructions.
system.cpu1.commit.loads                     13510423                       # Number of loads committed
system.cpu1.commit.membars                     204060                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       204060      0.35%      0.35% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        41975677     72.84%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            265      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             318      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       13514768     23.45%     96.65% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1932913      3.35%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         57628001                       # Class of committed instruction
system.cpu1.commit.refs                      15447681                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   57492669                       # Number of Instructions Simulated
system.cpu1.committedOps                     57628001                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.168725                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.168725                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             54908423                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               627667                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            11543222                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             104187060                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                10439824                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 53508476                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1719672                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1952832                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1889439                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   24418186                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  7593028                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    111091771                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                77125                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     116176879                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                4687500                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.195838                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           9030313                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          12808878                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.931757                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         122465834                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.951624                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.013816                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                49384515     40.33%     40.33% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                41946402     34.25%     74.58% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                21433636     17.50%     92.08% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 8220577      6.71%     98.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  673846      0.55%     99.34% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  630084      0.51%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   86213      0.07%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   21488      0.02%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   69073      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           122465834                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        2219964                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1910433                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                17267023                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.671293                       # Inst execution rate
system.cpu1.iew.exec_refs                    23113258                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   2030952                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               28911572                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             22528869                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             95018                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1045438                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2258471                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           95795034                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             21082306                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2048819                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             83700666                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                278656                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              3227840                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1719672                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              3765800                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       192433                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           27041                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           70                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          110                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      9018446                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       321213                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           110                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       531055                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1379378                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 62793663                       # num instructions consuming a value
system.cpu1.iew.wb_count                     80806411                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.802436                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 50387895                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.648080                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      81071067                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               107916011                       # number of integer regfile reads
system.cpu1.int_regfile_writes               61664148                       # number of integer regfile writes
system.cpu1.ipc                              0.461100                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.461100                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           204778      0.24%      0.24% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             61763743     72.03%     72.27% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 291      0.00%     72.27% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  318      0.00%     72.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     72.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     72.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     72.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     72.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     72.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     72.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     72.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     72.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     72.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     72.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     72.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     72.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     72.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     72.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     72.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     72.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     72.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     72.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     72.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     72.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     72.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     72.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     72.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     72.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     72.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     72.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     72.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     72.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     72.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     72.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     72.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     72.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     72.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     72.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     72.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     72.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     72.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     72.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     72.27% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            21750823     25.37%     97.63% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            2029532      2.37%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              85749485                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     801198                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.009343                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 594838     74.24%     74.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     74.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     74.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     74.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     74.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     74.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     74.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     74.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     74.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     74.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     74.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     74.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     74.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     74.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     74.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     74.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     74.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     74.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     74.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     74.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     74.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     74.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     74.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     74.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     74.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     74.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     74.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     74.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     74.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     74.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     74.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     74.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     74.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     74.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     74.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     74.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     74.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     74.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     74.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     74.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     74.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     74.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     74.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     74.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     74.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                205088     25.60%     99.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 1272      0.16%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              86345905                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         294952803                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     80806411                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        133962175                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  95464788                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 85749485                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             330246                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       38167033                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           186801                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         53080                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     17515954                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    122465834                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.700191                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.218142                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           78048880     63.73%     63.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           23098815     18.86%     82.59% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           10930965      8.93%     91.52% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            4909558      4.01%     95.53% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3412990      2.79%     98.31% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             697948      0.57%     98.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             728872      0.60%     99.48% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             557314      0.46%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              80492      0.07%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      122465834                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.687725                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           349004                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           26486                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            22528869                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2258471                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    718                       # number of misc regfile reads
system.cpu1.numCycles                       124685798                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    25859105                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               39508688                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             43553811                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                938992                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                13021248                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               7084250                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               380058                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            130153448                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             100620266                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           76916347                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 52110304                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                169101                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1719672                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              9173683                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                33362536                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       130153448                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       6932239                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             90943                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  5643011                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         90979                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   208579111                       # The number of ROB reads
system.cpu1.rob.rob_writes                  198315862                       # The number of ROB writes
system.cpu1.timesIdled                          20576                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          1656383                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               488249                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             2594450                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              13793                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                612497                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3264142                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       6374590                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       514168                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       107219                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3221541                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2032275                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      6443963                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2139494                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  75318072500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3101797                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       346660                       # Transaction distribution
system.membus.trans_dist::WritebackClean            2                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2764121                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            44218                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           8859                       # Transaction distribution
system.membus.trans_dist::ReadExReq            108493                       # Transaction distribution
system.membus.trans_dist::ReadExResp           108335                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3101797                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           440                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      9584722                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                9584722                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    227634816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               227634816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            49020                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3263807                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3263807    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3263807                       # Request fanout histogram
system.membus.respLayer1.occupancy        16699404605                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             22.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          8386041731                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              11.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON    75318072500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  75318072500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  75318072500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  75318072500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  75318072500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON    75318072500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  75318072500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  75318072500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  75318072500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  75318072500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                282                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          141                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    9927553.191489                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   15697666.322203                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          141    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        22000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     52892500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            141                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    73918287500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1399785000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  75318072500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      8455871                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         8455871                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      8455871                       # number of overall hits
system.cpu0.icache.overall_hits::total        8455871                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       105635                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        105635                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       105635                       # number of overall misses
system.cpu0.icache.overall_misses::total       105635                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   8062129991                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   8062129991                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   8062129991                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   8062129991                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      8561506                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      8561506                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      8561506                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      8561506                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.012338                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.012338                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.012338                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.012338                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 76320.632281                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 76320.632281                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 76320.632281                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 76320.632281                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        19902                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              280                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    71.078571                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        98843                       # number of writebacks
system.cpu0.icache.writebacks::total            98843                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         6780                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         6780                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         6780                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         6780                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        98855                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        98855                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        98855                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        98855                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   7550579991                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   7550579991                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   7550579991                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   7550579991                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.011546                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.011546                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.011546                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.011546                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 76380.354974                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 76380.354974                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 76380.354974                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 76380.354974                       # average overall mshr miss latency
system.cpu0.icache.replacements                 98843                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      8455871                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        8455871                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       105635                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       105635                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   8062129991                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   8062129991                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      8561506                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      8561506                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.012338                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.012338                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 76320.632281                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 76320.632281                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         6780                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         6780                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        98855                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        98855                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   7550579991                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   7550579991                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.011546                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.011546                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 76380.354974                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 76380.354974                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  75318072500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999820                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            8556181                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            98887                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            86.524831                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999820                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999994                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999994                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         17221867                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        17221867                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  75318072500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     15854434                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        15854434                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     15854434                       # number of overall hits
system.cpu0.dcache.overall_hits::total       15854434                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      7031587                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       7031587                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      7031587                       # number of overall misses
system.cpu0.dcache.overall_misses::total      7031587                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 442069927130                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 442069927130                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 442069927130                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 442069927130                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     22886021                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     22886021                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     22886021                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     22886021                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.307244                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.307244                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.307244                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.307244                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 62869.154165                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 62869.154165                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 62869.154165                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 62869.154165                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      9204182                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        46639                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           250925                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            692                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    36.681008                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    67.397399                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1587783                       # number of writebacks
system.cpu0.dcache.writebacks::total          1587783                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      5382669                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      5382669                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      5382669                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      5382669                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1648918                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1648918                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1648918                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1648918                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 106366770126                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 106366770126                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 106366770126                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 106366770126                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.072049                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.072049                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.072049                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.072049                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 64507.010128                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 64507.010128                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 64507.010128                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 64507.010128                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1587723                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     14284250                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       14284250                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      6423682                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      6423682                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 401695758000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 401695758000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     20707932                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20707932                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.310204                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.310204                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 62533.568443                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 62533.568443                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      4897239                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      4897239                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1526443                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1526443                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  99085138000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  99085138000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.073713                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.073713                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 64912.438918                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 64912.438918                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1570184                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1570184                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       607905                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       607905                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  40374169130                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  40374169130                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      2178089                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      2178089                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.279100                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.279100                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 66415.260822                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 66415.260822                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       485430                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       485430                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       122475                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       122475                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   7281632126                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   7281632126                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.056230                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.056230                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 59454.028381                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 59454.028381                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       125746                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       125746                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1288                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1288                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     42202000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     42202000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       127034                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       127034                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.010139                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.010139                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 32765.527950                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 32765.527950                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          977                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          977                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          311                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          311                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      4317000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      4317000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002448                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002448                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 13881.028939                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13881.028939                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       121612                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       121612                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         4715                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         4715                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     29121000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     29121000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       126327                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       126327                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.037324                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.037324                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6176.246023                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6176.246023                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         4652                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         4652                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     24501000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     24501000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.036825                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.036825                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  5266.766982                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5266.766982                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       821000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       821000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       789000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       789000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2069                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2069                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         2938                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         2938                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    109484000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    109484000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         5007                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         5007                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.586779                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.586779                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 37264.805990                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 37264.805990                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         2938                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         2938                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    106546000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    106546000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.586779                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.586779                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 36264.805990                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 36264.805990                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  75318072500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.848369                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           17765851                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1627761                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            10.914287                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.848369                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.995262                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.995262                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         47916507                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        47916507                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  75318072500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                9735                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              509432                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                2840                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              488531                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1010538                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               9735                       # number of overall hits
system.l2.overall_hits::.cpu0.data             509432                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               2840                       # number of overall hits
system.l2.overall_hits::.cpu1.data             488531                       # number of overall hits
system.l2.overall_hits::total                 1010538                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             89107                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1075732                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             16755                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            956214                       # number of demand (read+write) misses
system.l2.demand_misses::total                2137808                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            89107                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1075732                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            16755                       # number of overall misses
system.l2.overall_misses::.cpu1.data           956214                       # number of overall misses
system.l2.overall_misses::total               2137808                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   7284624971                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  96664848192                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1464424971                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  84959800781                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     190373698915                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   7284624971                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  96664848192                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1464424971                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  84959800781                       # number of overall miss cycles
system.l2.overall_miss_latency::total    190373698915                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           98842                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1585164                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           19595                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1444745                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3148346                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          98842                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1585164                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          19595                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1444745                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3148346                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.901509                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.678625                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.855065                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.661857                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.679026                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.901509                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.678625                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.855065                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.661857                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.679026                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81751.433344                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 89859.600897                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 87402.266249                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 88850.195438                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89050.887131                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81751.433344                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 89859.600897                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 87402.266249                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 88850.195438                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89050.887131                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              67727                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      2640                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      25.654167                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   1050761                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              346658                       # number of writebacks
system.l2.writebacks::total                    346658                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            177                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          27775                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            282                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          18897                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               47131                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           177                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         27775                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           282                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         18897                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              47131                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        88930                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1047957                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        16473                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       937317                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2090677                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        88930                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1047957                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        16473                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       937317                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      1147373                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3238050                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   6385548973                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  84499005250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1285686472                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  74492904819                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 166663145514                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   6385548973                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  84499005250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1285686472                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  74492904819                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 101023441923                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 267686587437                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.899719                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.661103                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.840674                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.648777                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.664056                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.899719                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.661103                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.840674                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.648777                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.028492                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71804.216496                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 80632.130183                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 78048.107327                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 79474.611918                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79717.309519                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71804.216496                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 80632.130183                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 78048.107327                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 79474.611918                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 88047.602587                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82669.071644                       # average overall mshr miss latency
system.l2.replacements                        5211794                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       469404                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           469404                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            2                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              2                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks       469406                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       469406                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000004                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000004                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            2                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            2                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000004                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000004                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks      2246356                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2246356                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            2                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              2                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      2246358                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2246358                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            2                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            2                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      1147373                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        1147373                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 101023441923                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 101023441923                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 88047.602587                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 88047.602587                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            3403                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            3582                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 6985                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          1781                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          1874                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               3655                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      2367000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      1237000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      3604000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         5184                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         5456                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            10640                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.343557                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.343475                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.343515                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  1329.028636                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data   660.085379                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   986.046512                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            4                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               5                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         1780                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         1870                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          3650                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     35761990                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     37590989                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     73352979                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.343364                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.342742                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.343045                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20091.005618                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20102.133155                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20096.706575                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            94                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            99                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                193                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          336                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          211                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              547                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      1285500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       416500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      1702000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          430                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          310                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            740                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.781395                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.680645                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.739189                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  3825.892857                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  1973.933649                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3111.517367                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             4                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          334                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          209                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          543                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      6771500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      4242500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     11014000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.776744                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.674194                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.733784                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20273.952096                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20299.043062                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20283.609576                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            18519                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            12205                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 30724                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          70608                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          46763                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              117371                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   6668245415                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   4549449449                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11217694864                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        89127                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        58968                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            148095                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.792218                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.793023                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.792539                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 94440.366743                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 97287.373543                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 95574.672313                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         7283                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         1916                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             9199                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        63325                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        44847                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         108172                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   5522246933                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   3978092461                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   9500339394                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.710503                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.760531                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.730423                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 87204.846948                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 88703.647089                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87826.234090                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          9735                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          2840                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              12575                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        89107                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        16755                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           105862                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   7284624971                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1464424971                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   8749049942                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        98842                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        19595                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         118437                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.901509                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.855065                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.893825                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81751.433344                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 87402.266249                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82645.802479                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          177                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          282                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           459                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        88930                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        16473                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       105403                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   6385548973                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1285686472                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   7671235445                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.899719                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.840674                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.889950                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71804.216496                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 78048.107327                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72780.048433                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       490913                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       476326                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            967239                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1005124                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       909451                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1914575                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  89996602777                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  80410351332                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 170406954109                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      1496037                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1385777                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2881814                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.671858                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.656275                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.664365                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 89537.811033                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 88416.364743                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89005.107718                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        20492                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        16981                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        37473                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       984632                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       892470                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1877102                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  78976758317                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  70514812358                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 149491570675                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.658160                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.644021                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.651361                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 80209.416632                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 79010.848945                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79639.556441                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          498                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           12                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               510                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          709                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           57                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             766                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     22881999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       784999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     23666998                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         1207                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           69                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1276                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.587407                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.826087                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.600313                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 32273.623413                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 13771.912281                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 30896.864230                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          329                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            5                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          334                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          380                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           52                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          432                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      7526992                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1018497                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      8545489                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.314830                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.753623                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.338558                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19807.873684                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19586.480769                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19781.224537                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  75318072500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  75318072500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999630                       # Cycle average of tags in use
system.l2.tags.total_refs                     6944472                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5212696                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.332223                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      33.213995                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.332264                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        4.675479                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.423264                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        4.347215                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    21.007414                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.518969                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.005192                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.073054                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.006613                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.067925                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.328241                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999994                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            62                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.031250                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  52226920                       # Number of tag accesses
system.l2.tags.data_accesses                 52226920                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  75318072500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       5691584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      67094720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1054272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      59995456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher     71612416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          205448448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      5691584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1054272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       6745856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     22186240                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        22186240                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          88931                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1048355                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          16473                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         937429                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      1118944                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3210132                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       346660                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             346660                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         75567308                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        890818336                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         13997597                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        796561224                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    950799903                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2727744367                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     75567308                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     13997597                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         89564905                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      294567283                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            294567283                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      294567283                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        75567308                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       890818336                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        13997597                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       796561224                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    950799903                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3022311650                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    336681.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     88931.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1036963.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     16473.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    929156.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   1107011.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000411042250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        20532                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        20532                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5732561                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             317373                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3210132                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     346662                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3210132                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   346662                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  31598                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  9981                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            139392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            142333                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            149993                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            139517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            195792                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            222305                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            207745                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            182005                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            156888                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            153463                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           198069                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           158104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           142933                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           226815                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           369365                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           393815                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             14719                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             14574                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             13683                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             18188                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             25574                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             30582                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             28024                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             23456                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             20342                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             18667                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            24913                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            22755                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            13997                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            18189                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            25708                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            23310                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.71                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.53                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  86273438281                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                15892670000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            145870950781                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     27142.52                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                45892.52                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2699697                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  298861                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.94                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.77                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3210132                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               346662                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  808819                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  678504                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  424824                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  252998                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  176159                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  134624                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  109226                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   91301                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   76794                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   65030                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  63787                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 117063                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  66490                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  34980                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  28604                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  23047                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  17218                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   8425                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    512                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    129                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  13273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  17820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  19545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  20273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  20724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  20912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  20931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  21197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  21431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  21983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  20997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  20898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  20791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  20737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  20668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  20744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       516666                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    435.436866                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   249.320833                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   400.440141                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       151577     29.34%     29.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       109468     21.19%     50.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        39405      7.63%     58.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        25261      4.89%     63.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        19049      3.69%     66.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        14524      2.81%     69.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        12327      2.39%     71.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        10430      2.02%     73.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       134625     26.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       516666                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        20532                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     154.806643                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    104.906548                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    221.255291                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         17155     83.55%     83.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511         3028     14.75%     98.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767          209      1.02%     99.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           41      0.20%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           21      0.10%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           14      0.07%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791           16      0.08%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            9      0.04%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            4      0.02%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            2      0.01%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            2      0.01%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            1      0.00%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            1      0.00%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583            3      0.01%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            3      0.01%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            3      0.01%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            1      0.00%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            3      0.01%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119           16      0.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         20532                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        20532                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.397867                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.372223                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.960899                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            16953     82.57%     82.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              596      2.90%     85.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1924      9.37%     94.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              701      3.41%     98.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              228      1.11%     99.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               90      0.44%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               24      0.12%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               12      0.06%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                4      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         20532                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              203426176                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2022272                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                21547584                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               205448448                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             22186368                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2700.89                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       286.09                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2727.74                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    294.57                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        23.34                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    21.10                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.24                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   75318012000                       # Total gap between requests
system.mem_ctrls.avgGap                      21175.82                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      5691584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     66365632                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1054272                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     59465984                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher     70848704                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     21547584                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 75567308.231367707253                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 881138215.532533764839                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 13997596.659155078232                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 789531410.273410797119                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 940660078.628538966179                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 286087831.044800043106                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        88931                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1048355                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        16473                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       937429                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      1118944                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       346662                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2709414008                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  41209151292                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    602554517                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  35790392620                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  65559438344                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1852926940155                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30466.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     39308.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     36578.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     38179.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     58590.46                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5345053.51                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    85.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2201390520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1170085785                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         12848087280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          876338820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5946027360.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      33446562030                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        756613920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        57245105715                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        760.044752                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1614657515                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2515240000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  71188174985                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1487540460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            790661685                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          9846645480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          881136000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5946027360.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      30967467300                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2844272640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        52763750925                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        700.545688                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   7009656304                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2515240000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  65793176196                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                890                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          446                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    29092816.143498                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   88438941.210223                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          446    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        16500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    907389500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            446                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    62342676500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  12975396000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  75318072500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      7572599                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         7572599                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      7572599                       # number of overall hits
system.cpu1.icache.overall_hits::total        7572599                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        20429                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         20429                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        20429                       # number of overall misses
system.cpu1.icache.overall_misses::total        20429                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1599841000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1599841000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1599841000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1599841000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      7593028                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      7593028                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      7593028                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      7593028                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002690                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002690                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002690                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002690                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 78312.252191                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 78312.252191                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 78312.252191                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 78312.252191                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          495                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               11                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           45                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        19595                       # number of writebacks
system.cpu1.icache.writebacks::total            19595                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          834                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          834                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          834                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          834                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        19595                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        19595                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        19595                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        19595                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1528726500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1528726500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1528726500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1528726500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002581                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002581                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002581                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002581                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 78016.152080                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 78016.152080                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 78016.152080                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 78016.152080                       # average overall mshr miss latency
system.cpu1.icache.replacements                 19595                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      7572599                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        7572599                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        20429                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        20429                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1599841000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1599841000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      7593028                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      7593028                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002690                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002690                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 78312.252191                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 78312.252191                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          834                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          834                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        19595                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        19595                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1528726500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1528726500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002581                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002581                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 78016.152080                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 78016.152080                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  75318072500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            7655995                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            19627                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           390.074642                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         15205651                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        15205651                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  75318072500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     15383443                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15383443                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     15383443                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15383443                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      6642549                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       6642549                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      6642549                       # number of overall misses
system.cpu1.dcache.overall_misses::total      6642549                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 418163336303                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 418163336303                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 418163336303                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 418163336303                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     22025992                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     22025992                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     22025992                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     22025992                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.301578                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.301578                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.301578                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.301578                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 62952.239615                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 62952.239615                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 62952.239615                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 62952.239615                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      6888024                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        64466                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           209680                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            894                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    32.850172                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    72.109620                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1444712                       # number of writebacks
system.cpu1.dcache.writebacks::total          1444712                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      5135880                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      5135880                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      5135880                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      5135880                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1506669                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1506669                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1506669                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1506669                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  94142060521                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  94142060521                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  94142060521                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  94142060521                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.068404                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.068404                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.068404                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.068404                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 62483.571721                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 62483.571721                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 62483.571721                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 62483.571721                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1444687                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     13959549                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       13959549                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      6201573                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      6201573                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 388709752500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 388709752500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     20161122                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     20161122                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.307601                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.307601                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 62679.219047                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 62679.219047                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4786050                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4786050                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1415523                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1415523                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  89135988000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  89135988000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.070211                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.070211                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 62970.356540                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 62970.356540                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1423894                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1423894                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       440976                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       440976                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  29453583803                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  29453583803                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1864870                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1864870                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.236465                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.236465                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 66791.806817                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 66791.806817                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       349830                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       349830                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        91146                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        91146                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   5006072521                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   5006072521                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.048875                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.048875                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 54923.666656                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 54923.666656                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        67486                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        67486                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          685                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          685                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     34687000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     34687000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        68171                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        68171                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.010048                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.010048                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 50637.956204                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 50637.956204                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          181                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          181                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          504                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          504                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     20911500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     20911500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.007393                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.007393                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 41491.071429                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 41491.071429                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        63462                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        63462                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         4518                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         4518                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     24847500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     24847500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        67980                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        67980                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.066461                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.066461                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5499.667995                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5499.667995                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         4461                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         4461                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     20413500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     20413500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.065622                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.065622                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4575.991930                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4575.991930                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       698500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       698500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       671500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       671500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1487                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1487                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         2858                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         2858                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    108416000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    108416000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         4345                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         4345                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.657768                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.657768                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 37934.219734                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 37934.219734                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         2857                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         2857                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    105553500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    105553500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.657537                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.657537                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 36945.572279                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 36945.572279                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  75318072500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.064379                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           17039110                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1485645                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.469167                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.064379                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.970762                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.970762                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         45818594                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        45818594                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  75318072500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3061764                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       816064                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2681449                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4865136                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          2011290                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           51188                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          9054                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          60242                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           59                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           59                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           168783                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          168783                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        118449                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2943314                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1276                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1276                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       296540                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      4837713                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        58785                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      4410945                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9603983                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     12651904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    203066176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2508160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    184922816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              403149056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         7354207                       # Total snoops (count)
system.tol2bus.snoopTraffic                  27450816                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         10515769                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.269216                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.466314                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                7793161     74.11%     74.11% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2614698     24.86%     98.97% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 107419      1.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    491      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           10515769                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6376493177                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2460489020                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         148387789                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2248662816                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             3.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          29547689                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             3011                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
