Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Aug 23 10:00:38 2023
| Host         : LAPTOP-TRUNG running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
| Design       : system_wrapper
| Device       : xczu7ev
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   579 |
| Unused register locations in slices containing registers |   510 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |           11 |
|      4 |           59 |
|      6 |           89 |
|      8 |           39 |
|     10 |           15 |
|     12 |           27 |
|     14 |           10 |
|    16+ |          329 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2346 |          246 |
| No           | No                    | Yes                    |              84 |           10 |
| No           | Yes                   | No                     |            1490 |          323 |
| Yes          | No                    | No                     |           11616 |          751 |
| Yes          | No                    | Yes                    |             120 |            9 |
| Yes          | Yes                   | No                     |            8974 |          743 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|               Clock Signal               |                                                                                                                                      Enable Signal                                                                                                                                      |                                                                                                                                Set/Reset Signal                                                                                                                                | Slice Load Count | Bel Load Count |
+------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.wsplit_first_offset_fifo/gen_pipelined.mesg_reg                                                                                                                                              |                                                                                                                                                                                                                                                                                |                1 |              2 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID_SNG.axi_rid_int[0]_i_1_n_0                                                                                                                                                        |                0 |              2 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_composite_cntlr_reset                                                                                                                                                                        |                1 |              2 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                         | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID_SNG.axi_rid_int[0]_i_1_n_0                                                                                                                                                        |                1 |              2 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.wsplit_first_offset_fifo/gen_srls[6].srl_nx1/shift_qual                                                                                                                                      |                                                                                                                                                                                                                                                                                |                1 |              2 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |                1 |              2 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/shift_qual                                                                                                                                                              |                                                                                                                                                                                                                                                                                |                1 |              2 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/shift_qual                                                                                                                                                              |                                                                                                                                                                                                                                                                                |                1 |              2 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_srls[0].srl_nx1/shift_qual                                                                                                                              |                                                                                                                                                                                                                                                                                |                1 |              2 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                                    | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/ar_cmd_reg/skid_buffer[1133]_i_1__0_n_0                                                                                                                                                           |                0 |              2 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/shift_qual                                                                                                                                                                |                                                                                                                                                                                                                                                                                |                1 |              2 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                                                                                                   |                1 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                           |                0 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0][0]                                                                                                                                                                             |                1 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/gen_endpoint.w_state_reg[0][0]                                                                                                                                                                                          | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                 |                1 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                                                              |                                                                                                                                                                                                                                                                                |                0 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                            |                                                                                                                                                                                                                                                                                |                1 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/m_vector_i                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |                1 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/last_grant_reg[0]_0[0]                                                                                                                        | system_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/SR[0]                                                                                                                                                                                                        |                1 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                                                                               | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                       |                0 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                                                               | system_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[1]_i_1_n_0                                                                                                                                          |                0 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                                                           | system_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/SR[0]                                                                                                                                                                                                        |                1 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.wsplit_last_offset_fifo/gen_pipelined.mesg_reg                                                                                                                                               |                                                                                                                                                                                                                                                                                |                0 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.wsplit_last_offset_fifo/gen_srls[6].srl_nx1/shift_qual                                                                                                                                       |                                                                                                                                                                                                                                                                                |                1 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                                      | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                   |                0 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | system_i/axi_smc_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                     |                2 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                                                               |                                                                                                                                                                                                                                                                                |                0 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/skid_buffer[1057]_i_2_n_0                                                                                                                                                                                                | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/skid_buffer[1057]_i_1_n_0                                                                                                                                                                                       |                0 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | system_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/grant_i_reg[0]                                                                                                          |                1 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/act_rd_burst_set                                                                                                                                                                                   | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/act_rd_burst_two_i_1_n_0                                                                                                                                                                  |                1 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                         | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                 |                1 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/count_r_reg[1]_0[0]                                                                                                                                            | system_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/SR[0]                                                                                                                                                                                                        |                1 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                                  | system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                   |                1 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_split/m_ready_d[1]_i_1_n_0                                                                                                                                                                      |                1 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/FSM_sequential_arb_sm_cs[1]_i_1_n_0                                                                                                                                                       | system_i/rst_ps8_0_136M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                               |                1 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | system_i/axi_smc_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                     |                2 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                                                                                              | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rd_burst_i_1_n_0                                                                                                                                                                      |                1 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                                     | system_i/leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                      |                1 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                         |                                                                                                                                                                                                                                                                                |                0 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/b_reg/skid_buffer[1057]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                |                0 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                           |                                                                                                                                                                                                                                                                                |                1 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                                    | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                 |                1 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                         | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                       |                1 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                         | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                  |                1 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/b_reg/m_vector_i                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                |                1 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_pipelined.mesg_reg                                                                                                                                                                              |                                                                                                                                                                                                                                                                                |                1 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                                                               |                                                                                                                                                                                                                                                                                |                1 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                         | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                       |                0 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                                 | system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                  |                1 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | system_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/grant_i_reg[0]                                                                                                          |                1 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/FSM_sequential_arb_sm_cs[1]_i_1_n_0                                                                                                                                                       | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                |                1 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_srls[1].srl_nx1/shift_qual                                                                                                                                                                      |                                                                                                                                                                                                                                                                                |                1 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/E[0]                                                                                                                                                                                                                 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                   |                1 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                         | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                  |                2 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                                                                | system_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[1]_i_1_n_0                                                                                                                                           |                0 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                         | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                      |                1 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | system_i/axi_smc_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                     |                1 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                         | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                      |                2 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_wsplitter.accum_bresp                                                                                                                                   | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/SR[0]                                                                                                                                              |                1 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                                                                                              | system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rd_burst_i_1_n_0                                                                                                                                                                      |                1 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                                                              |                                                                                                                                                                                                                                                                                |                1 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/act_rd_burst_set                                                                                                                                                                                   | system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/act_rd_burst_two_i_1_n_0                                                                                                                                                                  |                1 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                                                           | system_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/SR[0]                                                                                                                                                                                                        |                1 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/count_r_reg[1]_0[0]                                                                                                                                            | system_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/SR[0]                                                                                                                                                                                                        |                1 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/last_grant_reg[0]_0[0]                                                                                                                        | system_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/SR[0]                                                                                                                                                                                                        |                1 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                                                              |                                                                                                                                                                                                                                                                                |                1 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                                                               | system_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[1]_i_1_n_0                                                                                                                                          |                0 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                                                              |                                                                                                                                                                                                                                                                                |                0 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                         | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                 |                2 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/skid_buffer[1039]_i_1__0_n_0                                                                                                                                                                                               | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/skid_buffer[1057]_i_1_n_0                                                                                                                                                                                         |                0 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_rlast_sm_cs[2]_i_1_n_0                                                                                                                                                              | system_i/rst_ps8_0_136M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                               |                2 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/state                                                                                                                                                                                                                    | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                 |                0 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/w_reg/state                                                                                                                                                                                                                     | system_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                 |                1 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bvalid_cnt[2]_i_1_n_0                                                                                                                                                                              | system_i/rst_ps8_0_136M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                               |                1 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs[2]_i_1_n_0                                                                                                                         | system_i/rst_ps8_0_136M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                               |                1 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/state                                                                                                                                                                                                                       | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                   |                1 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/state                                                                                                                                                                                                                     | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                   |                1 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | system_i/axi_smc_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                    |                1 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | system_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                     |                3 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | system_i/axi_smc_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                    |                1 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | system_i/axi_smc_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                     |                2 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/state                                                                                                                                                                                                                | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                   |                1 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | system_i/axi_smc_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                    |                2 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | system_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                    |                1 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/state                                                                                                                                                                                                                     | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                   |                1 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/p_1_out                                                                                                                                                                                          |                1 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state                                                                                                                                                                                                              | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                 |                1 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/p_0_out                                                                                                                                                                                          |                0 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state                                                                                                                                                                                                                | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                   |                2 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/state                                                                                                                                                                                                                   | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                 |                1 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/state                                                                                                                                                                                                                       | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                   |                1 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                               | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_s_h_halt_reg_reg_0                                                                                                                        |                1 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/state                                                                                                                                                                                                              | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                 |                1 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/state                                                                                                                                                                                                                   | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                 |                1 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_1_n_0                                                                                                                                                 | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                 |                1 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/state                                                                                                                                                                                                                    | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                 |                2 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_pipelined.state                                                                                                                                                                                 | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                 |                2 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/state                                                                                                                                                                                                                    | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                 |                1 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                         | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                  |                3 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state[2]_i_1_n_0                                                                                         | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                        |                2 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/m01_exit_pipeline/m01_exit/inst/w_reg/state                                                                                                                                                                                                                     | system_i/axi_smc_1/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                                 |                1 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/state                                                                                                                                                                                                                    | system_i/axi_smc_1/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                                 |                2 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/state                                                                                                                                                                                                                    | system_i/axi_smc_1/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                                 |                1 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/m01_exit_pipeline/m01_exit/inst/b_reg/state                                                                                                                                                                                                                     | system_i/axi_smc_1/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                                 |                0 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.state                                                                                                                                                                         | system_i/axi_smc_1/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                                 |                2 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.state                                                                                                                                                                         | system_i/axi_smc_1/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                                 |                0 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.state                                                                                                                                                                         | system_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                 |                2 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/m01_exit_pipeline/m01_exit/inst/r_reg/state                                                                                                                                                                                                                     | system_i/axi_smc_1/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                                 |                1 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.state                                                                                                                                                                         | system_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                 |                2 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/b_reg/state                                                                                                                                                                                                                     | system_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                 |                1 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                                                                | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[2]_i_1_n_0                                                                             |                1 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/state                                                                                                                                                                                                                    | system_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                 |                1 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/state                                                                                                                                                                                                                    | system_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                 |                1 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                                        | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                               |                2 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/r_reg/state                                                                                                                                                                                                                     | system_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                 |                1 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                                        | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                               |                1 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_addr_posted_cntr[2]_i_1_n_0                                                                                                                 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_s_h_halt_reg_reg_0                                                                                                                        |                1 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                     |                                                                                                                                                                                                                                                                                |                1 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bvalid_cnt[2]_i_1_n_0                                                                                                                                                                              | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                |                2 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.state                                                                                                                                                             | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                          |                1 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_pipelined.state                                                                                                                                         | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                          |                2 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_push_input_reg11_out                                                                                                            | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                  |                1 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_strbgen_bytes_ireg2_reg[0]_0[0]                                                                                        |                0 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | system_i/axi_smc_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                    |                2 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_strbgen_bytes_ireg2[2]_i_1__0_n_0                                                                                      |                0 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/aw_cmd_reg/state                                                                                                                                                                                           | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                          |                2 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/ar_cmd_reg/state                                                                                                                                                                                           | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                          |                1 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_rlast_sm_cs[2]_i_1_n_0                                                                                                                                                              | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                |                2 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/state                                                                                                                                                                                                                      | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                   |                1 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_1_n_0                                                                                                                                                                                  |                0 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/state                                                                                                                                                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                          |                1 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs[2]_i_1_n_0                                                                                                                         | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                |                2 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.state                                                                                                                                                                | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                          |                1 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.state[2]_i_1_n_0                                                                                                        | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                                 |                2 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | system_i/axi_smc_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                     |                1 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                            | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                  |                1 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_thread_loop[0].r_pack_pointer_reg[0][1]                                                                                                                   |                                                                                                                                                                                                                                                                                |                1 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.state                                                                                                                                  | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                          |                1 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_thread_loop[0].r_pack_ratio_log_reg[0][0][0]                                                                                                                | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                          |                0 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.state                                                                                                                                             | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                          |                2 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.state[2]_i_1__0_n_0                                                                                                     | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                                 |                2 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.wsplit_last_offset_fifo/gen_pipelined.state                                                                                                                                                  | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                          |                1 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | system_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                     |                2 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/state                                                                                                                                                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                          |                1 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.state                                                                                                                                                                           | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                   |                2 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | system_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                    |                1 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.state                                                                                                                                                                           | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                   |                1 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/b_reg/state                                                                                                                                                                                                                       | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                   |                0 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_DMA_CNTLR/E[0]                                                                                                                                                                                                       | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/SR[0]                                                                                                                                                                                            |                1 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_DMA_CNTLR/sig_s2mm_status_reg_reg[6]_0[0]                                                                                                                                                                            | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/SR[0]                                                                                                                                                                                            |                0 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/state                                                                                                                                                                                                                      | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                   |                1 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/state                                                                                                                                                                                                                      | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                   |                1 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr[2]_i_1__0_n_0                                                                                                              | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_s_h_halt_reg_reg_0                                                                                                                        |                0 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/state                                                                                                                                                                                                                      | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                   |                1 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_1_n_0                                                                                                                                                   | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                   |                1 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/state                                                                                                                                                                                                                      | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                   |                1 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                               | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_s_h_halt_reg_reg_0                                                                                                                        |                1 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.wsplit_first_offset_fifo/gen_pipelined.state                                                                                                                                                 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                          |                1 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.state                                                                                                                                                     | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                          |                1 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_rd_data_sm_cs[3]_i_1_n_0                                                                                                                                                            | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                |                2 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                            | system_i/leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                      |                2 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | system_i/axi_smc_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                     |                2 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | system_i/axi_smc_1/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                    |                0 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1144]_i_1_n_0                                                                                                                                                        | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1132]_i_1_n_0                                                                                                                                               |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | system_i/axi_smc_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                               |                3 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_axi_por2rst_out                                                                                                                                                                              |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                     | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1132]_i_1__0_n_0                                                                                                                                            |                3 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                         | system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                   |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                           | system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                     |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int_reg[15]                                                                                                                                                    | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_wrap_burst_reg_reg[0]                                                                                                                                                    |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/GEN_SYNC_WRITE.axi2ip_wrce_reg[10]                                                                                                                                                               |                0 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_rd_data_sm_cs[3]_i_1_n_0                                                                                                                                                            | system_i/rst_ps8_0_136M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                               |                3 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                   |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | system_i/axi_smc_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                               |                3 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | system_i/leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                      |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/read_offset_reg[0][0]                                                                                                                                |                                                                                                                                                                                                                                                                                |                0 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                           | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_s_h_halt_reg_reg_0                                                                                                                        |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | system_i/axi_smc_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                |                4 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                         | system_i/rst_ps8_0_136M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                     |                0 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                             | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_reg_full_i_1_n_0                                                                                                            |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                       | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_s_h_halt_reg_reg_0                                                                                                                        |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                                                               |                4 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2_n_0                                                                                                                         | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_1_n_0                                                                                                                |                3 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                         | system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                      |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | system_i/axi_smc_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                               |                3 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                                                                                                               | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/SR[0]                                                                                                                                                                     |                2 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int_reg[15]                                                                                                                                                    | system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_wrap_burst_reg_reg[0]                                                                                                                                                    |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                        | system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                  |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/arvalid_re                                                                                                                                                                                     | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_lite_bside_hw_reset_reg                                                                                                                                                                      |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                          | system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                    |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                               |                3 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | system_i/axi_smc_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                               |                4 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                         | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                       |                2 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                  |                0 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                              | system_i/leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                        |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push_d                                                                                                                                                                   | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                          |                3 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/read_offset_reg[0][0]                                                                                                                                                   |                                                                                                                                                                                                                                                                                |                2 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]                                                                                                                                                    |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr                                                                                                                                                                         | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                          |                1 |             10 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                                                                                                               |                                                                                                                                                                                                                                                                                |                1 |             10 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |                2 |             10 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                                                                                                                      | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                          |                0 |             10 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/r_acceptance_reg[4]_0[0]                                                                                                                                      | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                          |                2 |             10 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/ar_cmd_reg/E[0]                                                                                                                                                                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                          |                1 |             10 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.ALLIN1_ND.READ_REG_GEN[0].reg1_reg[27]                                                                                                                                                               |                2 |             10 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | system_i/rst_ps8_0_99M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                      |                0 |             10 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                                                                                                                             | system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                   |                1 |             10 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/aw_cmd_reg/E[0]                                                                                                                                                                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                          |                2 |             10 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/dmacr_i_reg[4][0]                                                                                                                                                                              | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_composite_reg_reset                                                                                                                                                                          |                1 |             10 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                          | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_interr_reg_i_1_n_0                                                                                                       |                0 |             10 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1_n_0                                                                                    |                0 |             10 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | system_i/axi_smc_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                |                4 |             10 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | system_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                     |                2 |             10 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                       | system_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/SR[0]                                                                                                                                                                                                        |                2 |             12 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                                    | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                 |                2 |             12 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/rst_ps8_0_136M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                               | system_i/rst_ps8_0_136M/U0/SEQ/seq_clr                                                                                                                                                                                                                                         |                1 |             12 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/gen_endpoint.r_cnt_reg[0][0]                                                                                                                                                                                            | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                 |                1 |             12 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                         | system_i/axi_smc_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                |                1 |             12 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_depth_reg[5][0]                                                                                                                    | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                |                2 |             12 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                                      | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                   |                2 |             12 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                      | system_i/axi_smc_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                               |                3 |             12 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                      | system_i/axi_smc_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                               |                2 |             12 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                      | system_i/axi_smc_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                               |                3 |             12 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                   | system_i/axi_smc_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                |                3 |             12 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/gen_endpoint.w_cnt_reg[0][0]                                                                                                                                                                                            | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                 |                1 |             12 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                   | system_i/axi_smc_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                |                2 |             12 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/USE_B_CHANNEL.cmd_b_depth_reg[5][0]                                                                                  | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                |                1 |             12 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                | system_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_clr                                                                                                                                                                                                                          |                1 |             12 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/E[0]                                                                                                                                                                                                                       | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                   |                2 |             12 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                   | system_i/axi_smc_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                |                3 |             12 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/rst_ps8_0_99M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                | system_i/rst_ps8_0_99M/U0/SEQ/seq_clr                                                                                                                                                                                                                                          |                1 |             12 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/E[0]                                                                                                                                                                                                                       | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                   |                2 |             12 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                    | system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                   |                2 |             12 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                         | system_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/SR[0]                                                                                                                                                                                                        |                2 |             12 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                       | system_i/axi_smc_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                |                2 |             12 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | system_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/SR[0]                                                                                                                                                                                                        |                4 |             12 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                       |                2 |             12 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                              | system_i/axi_smc_1/inst/clk_map/psr_aclk/U0/SEQ/seq_clr                                                                                                                                                                                                                        |                1 |             12 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                   | system_i/axi_smc_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                |                1 |             12 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                      | system_i/axi_smc_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                               |                2 |             12 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/E[0]                                                                                                                                         | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                               |                2 |             14 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                        |                4 |             14 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | system_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/SR[0]                                                                                                                                                                                                        |                3 |             14 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | system_i/axi_smc_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                |                4 |             14 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/E[0]                                                                                                                                         | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                               |                2 |             14 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | system_i/axi_smc_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                |                3 |             14 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | system_i/axi_smc_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                |                4 |             14 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | system_i/axi_smc_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                |                4 |             14 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                                                                   |                                                                                                                                                                                                                                                                                |                1 |             14 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                                                                   |                                                                                                                                                                                                                                                                                |                1 |             14 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                  | system_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                               |                3 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                         | system_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/SR[0]                                                                                                                                                                                                        |                4 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_composite_reg_reset                                                                                                                                                                          |                4 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.ALLIN1_ND.READ_REG_GEN[0].reg1_reg[24]                                                                                                                                                              |                3 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                            |                                                                                                                                                                                                                                                                                |                1 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                    | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                       |                2 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_thread_loop[0].r_word_cnt_reg[0][0][0]                                                                                                                      | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                          |                1 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                                      | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[7]_i_1_n_0                                                                                                                                                      |                3 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                             | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                 |                3 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                                      | system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[7]_i_1_n_0                                                                                                                                                      |                2 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_cnt[7]_i_1_n_0                                                                                                                                                                                | system_i/rst_ps8_0_136M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                               |                2 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                   | system_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                |                4 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                  | system_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                               |                5 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_beat_cnt_reg[7][0]                                                                                                                                                               | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                          |                3 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0][0]                                                                                            | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                                                 |                0 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                                                                                                                            | system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                  |                3 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                      | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_s_h_halt_reg_reg_0                                                                                                                        |                3 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/pushed_commands_reg[0][0]                                                                                                              | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                                                |                0 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                      | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_s_h_halt_reg_reg_0                                                                                                                        |                2 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                               | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                   |                3 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[7].srl_nx1/shift_qual                                                                                                                                                  |                                                                                                                                                                                                                                                                                |                1 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.mesg_reg                                                                                                                                                          |                                                                                                                                                                                                                                                                                |                2 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                           | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                  |                4 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_cnt[7]_i_1_n_0                                                                                                                                                                                | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                |                3 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | system_i/leds/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                                                                                                                                                   |                3 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[strb][15][8]                                                                                                                                                         |                                                                                                                                                                                                                                                                                |                1 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[strb][15][3]                                                                                                                                                         |                                                                                                                                                                                                                                                                                |                2 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[strb][15][4]                                                                                                                                                         |                                                                                                                                                                                                                                                                                |                2 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[strb][15][1]                                                                                                                                                         |                                                                                                                                                                                                                                                                                |                5 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.w_split_fifo/gen_wsplitter.wcnt_last_reg[0]                                                                                                                                                  | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                          |                3 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/E[0]                                                                                                                                                                                   | system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_wrap_burst_reg_reg[0]                                                                                                                                                    |                2 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | system_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                               |                6 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                           | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_s_h_halt_reg_reg_0                                                                                                                        |                1 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                       | system_i/leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                      |                2 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | system_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                |                4 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/last_beat_reg_0[0]                                                                                                                                                      | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                          |                4 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[data][0]_0                                                                                                                                                           | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[data][0]                                                                                                                                                    |                1 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                       | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_s_h_halt_reg_reg_0                                                                                                                        |                4 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[strb][15][2]                                                                                                                                                         |                                                                                                                                                                                                                                                                                |                2 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | system_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                               |                5 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_lite_bside_hw_reset_reg                                                                                                                                                                      |                1 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                   | system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                  |                1 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/E[0]                                                                                                                                                                                   | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_wrap_burst_reg_reg[0]                                                                                                                                                    |                3 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                                             |                                                                                                                                                                                                                                                                                |                3 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0]                                                                                                                                 |                                                                                                                                                                                                                                                                                |                0 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11]                                                                                                                                    |                                                                                                                                                                                                                                                                                |                1 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1__0_n_0                                                                                                                         |                                                                                                                                                                                                                                                                                |                4 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[strb][15][6]                                                                                                                                                         |                                                                                                                                                                                                                                                                                |                1 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                      |                                                                                                                                                                                                                                                                                |                1 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[strb][15][7]                                                                                                                                                         |                                                                                                                                                                                                                                                                                |                2 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[strb][15][0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                |                2 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[strb][15][5]                                                                                                                                                         |                                                                                                                                                                                                                                                                                |                1 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                          |                                                                                                                                                                                                                                                                                |                1 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/last_beat_reg_0[0]                                                                                                                                   | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                          |                3 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[strb][15][14]                                                                                                                                                        |                                                                                                                                                                                                                                                                                |                3 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[strb][15][10]                                                                                                                                                        |                                                                                                                                                                                                                                                                                |                0 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[strb][15][13]                                                                                                                                                        |                                                                                                                                                                                                                                                                                |                3 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[strb][15][12]                                                                                                                                                        |                                                                                                                                                                                                                                                                                |                3 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[strb][15][9]                                                                                                                                                         |                                                                                                                                                                                                                                                                                |                1 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[strb][15][11]                                                                                                                                                        |                                                                                                                                                                                                                                                                                |                4 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                              | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                |                2 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                         | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                  |                1 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                  |                1 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                         | system_i/axi_smc_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                |                3 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                       | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                |                2 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_thread_loop[0].r_beat_cnt_reg[0][7][0]                                                                                                                    | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                          |                3 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]       | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                |                3 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                         | system_i/axi_smc_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                |                4 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                              | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                |                0 |             20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                                                                |                                                                                                                                                                                                                                                                                |                4 |             22 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                    | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                |                4 |             22 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                |                2 |             24 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                  |                2 |             24 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/E[0]                                                                                                                                                                           | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                       |                0 |             24 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/m01_nodes/m01_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                       | system_i/axi_smc_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                    |                3 |             24 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                       | system_i/axi_smc_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                    |                3 |             24 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                |                4 |             24 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                       | system_i/axi_smc_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                    |                4 |             24 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                                                     | system_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                     |                3 |             24 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                       | system_i/axi_smc_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                    |                2 |             24 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/SS[0]                                                                                                                      |                1 |             24 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                        | system_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                     |                3 |             24 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/m01_nodes/m01_w_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                        | system_i/axi_smc_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                     |                3 |             24 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                       | system_i/axi_smc_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                    |                3 |             24 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                                               |                                                                                                                                                                                                                                                                                |                3 |             24 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                                                       | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                       |                2 |             24 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                                                      |                                                                                                                                                                                                                                                                                |                2 |             24 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                         | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                                 |                5 |             24 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                        | system_i/axi_smc_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                     |                3 |             24 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/m00_nodes/m00_w_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                        | system_i/axi_smc_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                     |                2 |             24 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                        | system_i/axi_smc_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                     |                3 |             24 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                                                     | system_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                     |                5 |             24 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                        | system_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                     |                2 |             24 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                       | system_i/axi_smc_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                    |                2 |             24 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                       | system_i/axi_smc_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                    |                3 |             24 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                                                      | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                      |                4 |             24 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                       | system_i/axi_smc_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                    |                4 |             24 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                  |                                                                                                                                                                                                                                                                                |                4 |             24 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                                                                         |                                                                                                                                                                                                                                                                                |                3 |             24 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                                                      | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                      |                4 |             24 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc1_reg_reg_n_0                                                                                                         | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/SS[0]                                                                                                                      |                2 |             24 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                                                       | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                       |                2 |             24 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                                         |                2 |             26 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                                                                                                    | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                          |                1 |             26 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |                1 |             26 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                |                4 |             26 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/first_word_reg[0]                                                                                                                    | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                |                1 |             26 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                |                0 |             26 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |                2 |             26 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                                                                                                 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                          |                1 |             26 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_sm_state0                                                                                                                                                                                    |                1 |             28 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                                                                                             |                                                                                                                                                                                                                                                                                |                2 |             28 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_local_hw_reset_reg                                                                                                                                                                           |                3 |             28 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                                                                                                             |                                                                                                                                                                                                                                                                                |                2 |             30 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                         | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                   |               13 |             30 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                                                                                                             |                                                                                                                                                                                                                                                                                |                3 |             30 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                                      |                                                                                                                                                                                                                                                                                |                2 |             30 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/first_mi_word_reg[0]                                                                                                                   | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                |                2 |             30 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                                      |                                                                                                                                                                                                                                                                                |                2 |             30 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/queue_id_reg[0][0]                                                                                                   | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                |                2 |             32 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                             |                                                                                                                                                                                                                                                                                |                1 |             32 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                                   | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                |                0 |             32 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                      | system_i/leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                      |                4 |             32 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                      |                                                                                                                                                                                                                                                                                |                1 |             32 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                             |                                                                                                                                                                                                                                                                                |                1 |             32 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                             |                                                                                                                                                                                                                                                                                |                1 |             32 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                              |                                                                                                                                                                                                                                                                                |                1 |             32 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.load_mesg                                                                                                               |                                                                                                                                                                                                                                                                                |                2 |             32 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[15]_i_1_n_0                                                                                                                   | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/SS[0]                                                                                                                      |                4 |             32 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_addr_cntr_im0_msh[15]_i_1__0_n_0                                                                                                | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/SS[0]                                                                                                                      |                4 |             32 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/skid_buffer[1039]_i_1__0_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |                1 |             32 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/SS[0]                                                                                                                      |                6 |             32 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i                                                                                                                                                                       | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                   |                3 |             32 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                       |                                                                                                                                                                                                                                                                                |                1 |             32 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/SS[0]                                                                                                                      |                5 |             32 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_srls[15].srl_nx1/shift                                                                                                            |                                                                                                                                                                                                                                                                                |                3 |             32 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.load_mesg                                                                                                               |                                                                                                                                                                                                                                                                                |                1 |             32 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[15]_i_1_n_0                                                                                                                                                          | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                   |                1 |             32 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                               |                                                                                                                                                                                                                                                                                |                1 |             32 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_srls[15].srl_nx1/shift                                                                                                            |                                                                                                                                                                                                                                                                                |                3 |             32 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                      |                                                                                                                                                                                                                                                                                |                1 |             32 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1058]_i_1_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                |                1 |             34 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                                                                                                                      |                                                                                                                                                                                                                                                                                |                2 |             34 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                                                                                                                      |                                                                                                                                                                                                                                                                                |                2 |             34 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | system_i/axi_smc_1/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                                 |                7 |             34 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                         | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                   |               10 |             34 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | system_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                 |               11 |             36 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/m_vector_i                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                |                8 |             36 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/gen_wsplitter.awsplit_len_last_d_reg[6][0]                                                                                                                                       |                                                                                                                                                                                                                                                                                |                2 |             38 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                   |                5 |             38 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                         | system_i/rst_ps8_0_136M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                               |               12 |             40 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                          | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                 |                4 |             40 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[19].srl_nx1/shift_qual                                                                                                                                                    |                                                                                                                                                                                                                                                                                |                3 |             40 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                             |                                                                                                                                                                                                                                                                                |                5 |             40 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                        | system_i/axi_smc_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                               |                3 |             40 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                                |                6 |             42 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                |                4 |             42 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                |                0 |             42 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |                5 |             42 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                 |               11 |             42 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                |                0 |             42 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                                |                6 |             42 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg[0]                | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_strt_strb_reg_reg[0][0] |                2 |             44 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | system_i/leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                      |                2 |             44 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                   | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_reg       |                2 |             44 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                  |                3 |             44 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[22].srl_nx1/shift_qual                                                                                                                                 |                                                                                                                                                                                                                                                                                |                3 |             46 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                          |                                                                                                                                                                                                                                                                                |                5 |             46 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                          |                                                                                                                                                                                                                                                                                |                2 |             46 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                          |                                                                                                                                                                                                                                                                                |                2 |             46 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/m00_nodes/m00_r_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                                                     | system_i/axi_smc_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                     |                7 |             48 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                                                    | system_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                    |                6 |             48 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/m00_nodes/m00_b_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                                                     | system_i/axi_smc_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                     |                7 |             48 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/E[0]                                                                                                                                                                         | system_i/axi_smc_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                     |                6 |             48 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/m01_nodes/m01_b_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                                                     | system_i/axi_smc_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                     |                6 |             48 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                                                    | system_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                    |                9 |             48 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/E[0]                                                                                                                                                                         | system_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                     |                6 |             48 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/E[0]                                                                                                                                                                                           | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_composite_reg_reset                                                                                                                                                                          |                5 |             52 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/aw_cmd_reg/m_vector_i                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                |                5 |             54 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/aw_cmd_reg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                                |                1 |             54 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                      |                                                                                                                                                                                                                                                                                |                3 |             56 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                          |                                                                                                                                                                                                                                                                                |                7 |             56 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                                                                |                3 |             58 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                            |                                                                                                                                                                                                                                                                                |                4 |             58 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/gen_rsplitter.ar_last_offset_d_reg[6][0]                                                                                                                                         |                                                                                                                                                                                                                                                                                |                1 |             60 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |                7 |             62 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                          | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                 |                5 |             62 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                            | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/SS[0]                                                                                                                      |                3 |             64 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/rvalid                                                                                                                                                                                         | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                            |                7 |             64 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[2].S_AXI_RDATA_II_reg[95][0]                                                                                                 | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                                                                      |                2 |             64 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31][0]                                                                                                 | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                                                                      |               21 |             64 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/SS[0]                                                                                                                      |               11 |             64 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                            |                                                                                                                                                                                                                                                                                |                2 |             64 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[1].S_AXI_RDATA_II_reg[63][0]                                                                                                 | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                                                                      |                3 |             64 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[3].S_AXI_RDATA_II_reg[127][0]                                                                                                | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                                                                      |                5 |             64 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/sig_sa_register_lsb_reg[0][0]                                                                                                                                                                  | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_composite_reg_reset                                                                                                                                                                          |                0 |             64 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_push_input_reg11_out                                                                                                            | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/SS[0]                                                                                                                      |                3 |             64 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                              |                                                                                                                                                                                                                                                                                |                2 |             64 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/sig_da_register_lsb_reg[0][0]                                                                                                                                                                  | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_composite_reg_reset                                                                                                                                                                          |                1 |             64 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc3_reg_reg_n_0                                                                                                         | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/SS[0]                                                                                                                      |                6 |             66 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                               | system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                                         |                6 |             66 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/SS[0]                                                                                                                      |                5 |             66 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                           |                                                                                                                                                                                                                                                                                |                5 |             68 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                         |                                                                                                                                                                                                                                                                                |                5 |             70 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                |               10 |             70 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                                   |                                                                                                                                                                                                                                                                                |                0 |             70 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1144]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                |                1 |             72 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                  |                                                                                                                                                                                                                                                                                |                3 |             74 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                  |                                                                                                                                                                                                                                                                                |                3 |             74 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                |                6 |             76 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                        | system_i/axi_smc_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                               |                5 |             76 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                |                5 |             76 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                |                0 |             76 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                |                0 |             76 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/pushed_commands_reg[0][0]                                                                                                              | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                |                4 |             78 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                |                6 |             78 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                                   |                                                                                                                                                                                                                                                                                |                6 |             78 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                                    |                                                                                                                                                                                                                                                                                |                0 |             78 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                 |                                                                                                                                                                                                                                                                                |                0 |             78 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0][0]                                                                                            | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                |                5 |             78 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                                   |                                                                                                                                                                                                                                                                                |                6 |             78 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                |                6 |             78 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                |                1 |             78 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                |                0 |             78 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                            | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_addr_valid_reg_i_1_n_0                                                                                                                |                4 |             80 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_posted_to_axi_2_reg                           | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_addr_valid_reg_i_1__0_n_0                                                                                                             |                4 |             80 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                                                                                                       |                                                                                                                                                                                                                                                                                |               14 |             80 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                   | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/SS[0]                                                                                                                      |                4 |             84 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_btt_cntr_im0[25]_i_1_n_0                                                                                                        | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/SS[0]                                                                                                                      |                7 |             84 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                |               24 |             88 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                             |                9 |             94 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                            |                                                                                                                                                                                                                                                                                |                3 |             96 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                                |                0 |             96 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                     |                                                                                                                                                                                                                                                                                |                1 |             96 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                |                                                                                                                                                                                                                                                                                |                3 |             96 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                              |                                                                                                                                                                                                                                                                                |                3 |             96 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/ar_cmd_reg/m_vector_i                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                |               12 |             98 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                                             |                                                                                                                                                                                                                                                                                |                6 |             98 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                                                                           |                                                                                                                                                                                                                                                                                |                6 |             98 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                                                                                                                |                                                                                                                                                                                                                                                                                |                0 |             98 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                                                                                                                |                                                                                                                                                                                                                                                                                |                0 |             98 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                |                0 |            102 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_s_h_halt_reg_reg_0                                                                                                                        |               18 |            102 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                |                0 |            102 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |                7 |            102 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |                7 |            102 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                                                                                                       |                                                                                                                                                                                                                                                                                |               15 |            104 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                        | system_i/axi_smc_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                               |                7 |            116 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                |               15 |            118 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                |                0 |            118 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                   | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_s_h_halt_reg_reg_0                                                                                                                        |                9 |            120 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_DMA_CNTLR/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0][0]                                                                                                                                                              | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_s_h_halt_reg_reg_0                                                                                                                        |                4 |            120 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                                     | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                |                0 |            128 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                                                       | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID_SNG.axi_rid_int[0]_i_1_n_0                                                                                                                                                        |               16 |            128 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                                     | system_i/rst_ps8_0_136M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                               |                0 |            128 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                       |                                                                                                                                                                                                                                                                                |               14 |            128 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                           |                                                                                                                                                                                                                                                                                |                0 |            128 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                |               25 |            128 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                                                       | system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID_SNG.axi_rid_int[0]_i_1_n_0                                                                                                                                                        |               14 |            128 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum                                                                                                                                                               |                                                                                                                                                                                                                                                                                |                7 |            128 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                |               20 |            128 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                              |                                                                                                                                                                                                                                                                                |                4 |            128 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                                                                                |                                                                                                                                                                                                                                                                                |                6 |            128 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                                                                                                                |                7 |            128 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][8][userdata][7]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                                                                                                                |                9 |            128 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1122]_i_1_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                |                2 |            130 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                |               11 |            130 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                        | system_i/axi_smc_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                               |                7 |            130 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/m01_exit_pipeline/m01_exit/inst/r_reg/m_vector_i                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                |               13 |            130 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                |                3 |            130 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/m01_exit_pipeline/m01_exit/inst/r_reg/skid_buffer[1122]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                |                0 |            130 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                |                8 |            130 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1120]_i_2_n_0                                                                                                                                                                                                | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1120]_i_1_n_0                                                                                                                                                                                       |                2 |            132 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |               27 |            134 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                         | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                          |               41 |            136 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/s_axi_arready                                                                                                                                         |                                                                                                                                                                                                                                                                                |               24 |            138 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/s_axi_awready                                                                                                                                       |                                                                                                                                                                                                                                                                                |               23 |            138 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                                                                                |                                                                                                                                                                                                                                                                                |               10 |            144 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                                                               |                                                                                                                                                                                                                                                                                |                9 |            144 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                |               12 |            146 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |               14 |            146 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2056]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                |                0 |            146 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2056]_i_1_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                |                2 |            146 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/m01_exit_pipeline/m01_exit/inst/w_reg/skid_buffer[2056]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                |                3 |            146 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/m01_exit_pipeline/m01_exit/inst/w_reg/m_vector_i                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                |                8 |            146 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                                         | system_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                               |                8 |            148 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                                         | system_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                               |                7 |            148 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                |               14 |            158 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                |                0 |            158 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                            |                                                                                                                                                                                                                                                                                |                5 |            160 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                            |                                                                                                                                                                                                                                                                                |                5 |            160 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                            |                                                                                                                                                                                                                                                                                |                5 |            160 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                            |                                                                                                                                                                                                                                                                                |                5 |            160 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                |                1 |            170 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                |               16 |            170 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/s_axi_awready                                                                                                                                       | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                |               13 |            182 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/s_axi_arready                                                                                                                                         | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                |               15 |            182 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                |               40 |            212 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[146].srl_nx1/mesg_reg_reg[146]                                                                                                                       |                                                                                                                                                                                                                                                                                |               19 |            260 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1058]_i_1_n_0                                                                                                                                                                                                  | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1184]_i_1_n_0                                                                                                                                                                                         |                0 |            260 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                |                2 |            260 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/mesg_reg_reg[16][0]                                                                                                                                  |                                                                                                                                                                                                                                                                                |               15 |            260 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                |               18 |            262 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1186]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                |                0 |            262 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                |                0 |            270 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                                    | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                  |               11 |            274 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr_1                                                                                                       | system_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/SR[0]                                                                                                                                                                                                        |               13 |            278 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                         | system_i/axi_smc_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                |               13 |            282 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                         | system_i/axi_smc_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                |               12 |            282 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.w_split_fifo/E[0]                                                                                                                                                                            |                                                                                                                                                                                                                                                                                |               15 |            288 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[223].srl_nx1/mesg_reg_reg[223]                                                                                                                                          |                                                                                                                                                                                                                                                                                |               19 |            288 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2064]_i_1_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                |                6 |            290 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                |               20 |            290 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2064]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                |                0 |            290 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                |               31 |            290 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                |               60 |            294 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                         | system_i/axi_smc_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                |               12 |            302 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                           | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                  |               14 |            306 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr_1                                                                                                       | system_i/axi_smc_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                |               14 |            306 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                                          | system_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                |               15 |            314 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                               |                                                                                                                                                                                                                                                                                |               10 |            320 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                             |                                                                                                                                                                                                                                                                                |               10 |            320 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                             |                                                                                                                                                                                                                                                                                |               11 |            352 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                             |                                                                                                                                                                                                                                                                                |               11 |            352 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                             |                                                                                                                                                                                                                                                                                |               11 |            352 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                               |                                                                                                                                                                                                                                                                                |               11 |            352 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                             |                                                                                                                                                                                                                                                                                |               11 |            352 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                             |                                                                                                                                                                                                                                                                                |               12 |            384 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                |              211 |           2146 |
+------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


