Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Feb  9 21:26:27 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -complexity -congestion -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution
3. Complexity Characteristics (Cells)
4. Placed Maximum Level Congestion Reporting
5. Initial Estimated Router Congestion Reporting
6. Routed Maximum Level Congestion Reporting
7. SLR Net Crossing Reporting
8. Placed Tile Based Congestion Metric (Vertical)
9. Placed Tile Based Congestion Metric (Horizontal)

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |                                                                      WorstPath to Src                                                                      |                                                                                     Path #1                                                                                    | WorstPath from Dst |
+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                                                                                                                                                      3.125 |                                                                                                                                                                          3.125 |              3.125 |
| Path Delay                |                                                                                                                                                     17.952 |                                                                                                                                                                         21.924 |              0.512 |
| Logic Delay               | 2.975(17%)                                                                                                                                                 | 4.000(19%)                                                                                                                                                                     | 0.096(19%)         |
| Net Delay                 | 14.977(83%)                                                                                                                                                | 17.924(81%)                                                                                                                                                                    | 0.416(81%)         |
| Clock Skew                |                                                                                                                                                     -0.172 |                                                                                                                                                                          0.097 |             -0.349 |
| Slack                     |                                                                                                                                                    -15.007 |                                                                                                                                                                        -18.710 |              2.256 |
| Timing Exception          |                                                                                                                                                            |                                                                                                                                                                                |                    |
| Bounding Box Size         | 20% x 4%                                                                                                                                                   | 19% x 4%                                                                                                                                                                       | 2% x 0%            |
| Clock Region Distance     | (0, 1)                                                                                                                                                     | (0, 1)                                                                                                                                                                         | (0, 0)             |
| Cumulative Fanout         |                                                                                                                                                        227 |                                                                                                                                                                            195 |                  1 |
| Fixed Loc                 |                                                                                                                                                          0 |                                                                                                                                                                              0 |                  0 |
| Fixed Route               |                                                                                                                                                          0 |                                                                                                                                                                              0 |                  0 |
| Hold Fix Detour           |                                                                                                                                                          0 |                                                                                                                                                                              0 |                  0 |
| Combined LUT Pairs        |                                                                                                                                                          0 |                                                                                                                                                                              0 |                  0 |
| Clock Relationship        | Safely Timed                                                                                                                                               | Safely Timed                                                                                                                                                                   | Safely Timed       |
| Logic Levels              |                                                                                                                                                         29 |                                                                                                                                                                             33 |                  0 |
| Routes                    |                                                                                                                                                         30 |                                                                                                                                                                             33 |                  1 |
| Logical Path              | FDRE LUT4 LUT5 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT5 LUT4 LUT5 LUT4 LUT6 LUT6 LUT4 LUT4 LUT6 LUT6 LUT4 LUT5 LUT5 LUT6 LUT5 LUT6 FDRE | FDRE LUT6 LUT6 LUT5 LUT4 LUT5 LUT6 LUT5 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                                                                                                                                                        | clk                                                                                                                                                                            | clk                |
| End Point Clock           | clk                                                                                                                                                        | clk                                                                                                                                                                            | clk                |
| DSP Block                 | None                                                                                                                                                       | None                                                                                                                                                                           | None               |
| BRAM                      | None                                                                                                                                                       | None                                                                                                                                                                           | None               |
| IO Crossings              |                                                                                                                                                          3 |                                                                                                                                                                              3 |                  0 |
| SLR Crossings             |                                                                                                                                                          0 |                                                                                                                                                                              0 |                  0 |
| PBlocks                   |                                                                                                                                                          0 |                                                                                                                                                                              0 |                  0 |
| High Fanout               |                                                                                                                                                         48 |                                                                                                                                                                             16 |                  1 |
| Dont Touch                |                                                                                                                                                          0 |                                                                                                                                                                              0 |                  0 |
| Mark Debug                |                                                                                                                                                          0 |                                                                                                                                                                              0 |                  0 |
| Start Point Pin Primitive | FDRE/C                                                                                                                                                     | FDRE/C                                                                                                                                                                         | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                                                                                                                                                     | FDRE/D                                                                                                                                                                         | FDRE/D             |
| Start Point Pin           | muon_cand_29.pt[1]/C                                                                                                                                       | sector_ret_21076/C                                                                                                                                                             | sr_2_14.roi[1]/C   |
| End Point Pin             | sector_ret_21076/D                                                                                                                                         | sr_2_14.roi[1]/D                                                                                                                                                               | sr_3_14.roi[1]/D   |
+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |                                                                      WorstPath to Src                                                                      |                                                                                       Path #2                                                                                       | WorstPath from Dst |
+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                                                                                                                                                      3.125 |                                                                                                                                                                               3.125 |              3.125 |
| Path Delay                |                                                                                                                                                     17.952 |                                                                                                                                                                              21.712 |              0.537 |
| Logic Delay               | 2.975(17%)                                                                                                                                                 | 3.980(19%)                                                                                                                                                                          | 0.096(18%)         |
| Net Delay                 | 14.977(83%)                                                                                                                                                | 17.732(81%)                                                                                                                                                                         | 0.441(82%)         |
| Clock Skew                |                                                                                                                                                     -0.172 |                                                                                                                                                                              -0.111 |             -0.097 |
| Slack                     |                                                                                                                                                    -15.007 |                                                                                                                                                                             -18.707 |              2.482 |
| Timing Exception          |                                                                                                                                                            |                                                                                                                                                                                     |                    |
| Bounding Box Size         | 20% x 4%                                                                                                                                                   | 19% x 4%                                                                                                                                                                            | 2% x 0%            |
| Clock Region Distance     | (0, 1)                                                                                                                                                     | (0, 0)                                                                                                                                                                              | (0, 0)             |
| Cumulative Fanout         |                                                                                                                                                        227 |                                                                                                                                                                                 193 |                  1 |
| Fixed Loc                 |                                                                                                                                                          0 |                                                                                                                                                                                   0 |                  0 |
| Fixed Route               |                                                                                                                                                          0 |                                                                                                                                                                                   0 |                  0 |
| Hold Fix Detour           |                                                                                                                                                          0 |                                                                                                                                                                                   0 |                  0 |
| Combined LUT Pairs        |                                                                                                                                                          0 |                                                                                                                                                                                   0 |                  0 |
| Clock Relationship        | Safely Timed                                                                                                                                               | Safely Timed                                                                                                                                                                        | Safely Timed       |
| Logic Levels              |                                                                                                                                                         29 |                                                                                                                                                                                  34 |                  0 |
| Routes                    |                                                                                                                                                         30 |                                                                                                                                                                                  34 |                  1 |
| Logical Path              | FDRE LUT4 LUT5 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT5 LUT4 LUT5 LUT4 LUT6 LUT6 LUT4 LUT4 LUT6 LUT6 LUT4 LUT5 LUT5 LUT6 LUT5 LUT6 FDRE | FDRE LUT6 LUT6 LUT5 LUT4 LUT5 LUT6 LUT5 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                                                                                                                                                        | clk                                                                                                                                                                                 | clk                |
| End Point Clock           | clk                                                                                                                                                        | clk                                                                                                                                                                                 | clk                |
| DSP Block                 | None                                                                                                                                                       | None                                                                                                                                                                                | None               |
| BRAM                      | None                                                                                                                                                       | None                                                                                                                                                                                | None               |
| IO Crossings              |                                                                                                                                                          3 |                                                                                                                                                                                   3 |                  0 |
| SLR Crossings             |                                                                                                                                                          0 |                                                                                                                                                                                   0 |                  0 |
| PBlocks                   |                                                                                                                                                          0 |                                                                                                                                                                                   0 |                  0 |
| High Fanout               |                                                                                                                                                         48 |                                                                                                                                                                                  16 |                  1 |
| Dont Touch                |                                                                                                                                                          0 |                                                                                                                                                                                   0 |                  0 |
| Mark Debug                |                                                                                                                                                          0 |                                                                                                                                                                                   0 |                  0 |
| Start Point Pin Primitive | FDRE/C                                                                                                                                                     | FDRE/C                                                                                                                                                                              | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                                                                                                                                                     | FDRE/D                                                                                                                                                                              | FDRE/D             |
| Start Point Pin           | muon_cand_29.pt[1]/C                                                                                                                                       | sector_ret_21076/C                                                                                                                                                                  | sr_2_14.pt[2]/C    |
| End Point Pin             | sector_ret_21076/D                                                                                                                                         | sr_2_14.pt[2]/D                                                                                                                                                                     | sr_3_14.pt[2]/D    |
+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |                                                            WorstPath to Src                                                            |                                                                           Path #3                                                                          | WorstPath from Dst |
+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                                                                                                                                  3.125 |                                                                                                                                                      3.125 |              3.125 |
| Path Delay                |                                                                                                                                 15.938 |                                                                                                                                                     21.739 |              0.406 |
| Logic Delay               | 2.864(18%)                                                                                                                             | 3.424(16%)                                                                                                                                                 | 0.093(23%)         |
| Net Delay                 | 13.074(82%)                                                                                                                            | 18.315(84%)                                                                                                                                                | 0.313(77%)         |
| Clock Skew                |                                                                                                                                 -0.175 |                                                                                                                                                     -0.084 |             -0.130 |
| Slack                     |                                                                                                                                -12.996 |                                                                                                                                                    -18.706 |              2.581 |
| Timing Exception          |                                                                                                                                        |                                                                                                                                                            |                    |
| Bounding Box Size         | 12% x 4%                                                                                                                               | 16% x 5%                                                                                                                                                   | 1% x 0%            |
| Clock Region Distance     | (0, 1)                                                                                                                                 | (0, 1)                                                                                                                                                     | (0, 0)             |
| Cumulative Fanout         |                                                                                                                                    195 |                                                                                                                                                        189 |                  1 |
| Fixed Loc                 |                                                                                                                                      0 |                                                                                                                                                          0 |                  0 |
| Fixed Route               |                                                                                                                                      0 |                                                                                                                                                          0 |                  0 |
| Hold Fix Detour           |                                                                                                                                      0 |                                                                                                                                                          0 |                  0 |
| Combined LUT Pairs        |                                                                                                                                      0 |                                                                                                                                                          0 |                  0 |
| Clock Relationship        | Safely Timed                                                                                                                           | Safely Timed                                                                                                                                               | Safely Timed       |
| Logic Levels              |                                                                                                                                     25 |                                                                                                                                                         29 |                  0 |
| Routes                    |                                                                                                                                     26 |                                                                                                                                                         29 |                  1 |
| Logical Path              | FDRE LUT4 LUT5 LUT6 LUT3 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 FDRE | FDRE LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                                                                                                                                    | clk                                                                                                                                                        | clk                |
| End Point Clock           | clk                                                                                                                                    | clk                                                                                                                                                        | clk                |
| DSP Block                 | None                                                                                                                                   | None                                                                                                                                                       | None               |
| BRAM                      | None                                                                                                                                   | None                                                                                                                                                       | None               |
| IO Crossings              |                                                                                                                                      0 |                                                                                                                                                          6 |                  0 |
| SLR Crossings             |                                                                                                                                      0 |                                                                                                                                                          0 |                  0 |
| PBlocks                   |                                                                                                                                      0 |                                                                                                                                                          0 |                  0 |
| High Fanout               |                                                                                                                                     42 |                                                                                                                                                         16 |                  1 |
| Dont Touch                |                                                                                                                                      0 |                                                                                                                                                          0 |                  0 |
| Mark Debug                |                                                                                                                                      0 |                                                                                                                                                          0 |                  0 |
| Start Point Pin Primitive | FDRE/C                                                                                                                                 | FDRE/C                                                                                                                                                     | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                                                                                                                                 | FDRE/D                                                                                                                                                     | FDRE/D             |
| Start Point Pin           | muon_cand_27.pt[0]/C                                                                                                                   | sector_ret_20941/C                                                                                                                                         | sr_2_14.roi[6]/C   |
| End Point Pin             | sector_ret_20941/D                                                                                                                     | sr_2_14.roi[6]/D                                                                                                                                           | sr_3_14.roi[6]/D   |
+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
|      Characteristics      |                                                            WorstPath to Src                                                            |                                                                                  Path #4                                                                                  |    WorstPath from Dst    |
+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
| Requirement               |                                                                                                                                  3.125 |                                                                                                                                                                     3.125 |                    3.125 |
| Path Delay                |                                                                                                                                 15.938 |                                                                                                                                                                    21.839 |                    2.719 |
| Logic Delay               | 2.864(18%)                                                                                                                             | 4.041(19%)                                                                                                                                                                | 0.348(13%)               |
| Net Delay                 | 13.074(82%)                                                                                                                            | 17.798(81%)                                                                                                                                                               | 2.371(87%)               |
| Clock Skew                |                                                                                                                                 -0.175 |                                                                                                                                                                     0.018 |                   -0.351 |
| Slack                     |                                                                                                                                -12.996 |                                                                                                                                                                   -18.704 |                    0.047 |
| Timing Exception          |                                                                                                                                        |                                                                                                                                                                           |                          |
| Bounding Box Size         | 12% x 4%                                                                                                                               | 14% x 6%                                                                                                                                                                  | 7% x 1%                  |
| Clock Region Distance     | (0, 1)                                                                                                                                 | (0, 1)                                                                                                                                                                    | (0, 1)                   |
| Cumulative Fanout         |                                                                                                                                    195 |                                                                                                                                                                       193 |                       19 |
| Fixed Loc                 |                                                                                                                                      0 |                                                                                                                                                                         0 |                        0 |
| Fixed Route               |                                                                                                                                      0 |                                                                                                                                                                         0 |                        0 |
| Hold Fix Detour           |                                                                                                                                      0 |                                                                                                                                                                         0 |                        0 |
| Combined LUT Pairs        |                                                                                                                                      0 |                                                                                                                                                                         0 |                        0 |
| Clock Relationship        | Safely Timed                                                                                                                           | Safely Timed                                                                                                                                                              | Safely Timed             |
| Logic Levels              |                                                                                                                                     25 |                                                                                                                                                                        32 |                        3 |
| Routes                    |                                                                                                                                     26 |                                                                                                                                                                        32 |                        3 |
| Logical Path              | FDRE LUT4 LUT5 LUT6 LUT3 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 FDRE | FDRE LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT3 LUT6 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                                                                                                                                    | clk                                                                                                                                                                       | clk                      |
| End Point Clock           | clk                                                                                                                                    | clk                                                                                                                                                                       | clk                      |
| DSP Block                 | None                                                                                                                                   | None                                                                                                                                                                      | None                     |
| BRAM                      | None                                                                                                                                   | None                                                                                                                                                                      | None                     |
| IO Crossings              |                                                                                                                                      0 |                                                                                                                                                                         6 |                        3 |
| SLR Crossings             |                                                                                                                                      0 |                                                                                                                                                                         0 |                        0 |
| PBlocks                   |                                                                                                                                      0 |                                                                                                                                                                         0 |                        0 |
| High Fanout               |                                                                                                                                     42 |                                                                                                                                                                        16 |                       16 |
| Dont Touch                |                                                                                                                                      0 |                                                                                                                                                                         0 |                        0 |
| Mark Debug                |                                                                                                                                      0 |                                                                                                                                                                         0 |                        0 |
| Start Point Pin Primitive | FDRE/C                                                                                                                                 | FDRE/C                                                                                                                                                                    | FDRE/C                   |
| End Point Pin Primitive   | FDRE/D                                                                                                                                 | FDRE/D                                                                                                                                                                    | FDRE/D                   |
| Start Point Pin           | muon_cand_27.pt[0]/C                                                                                                                   | sector_ret_20941/C                                                                                                                                                        | roi_ret_3845/C           |
| End Point Pin             | sector_ret_20941/D                                                                                                                     | roi_ret_3845/D                                                                                                                                                            | sr_3_15.pt[0]/D          |
+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
|      Characteristics      |                                                                      WorstPath to Src                                                                      |                                                                                       Path #5                                                                                       |  WorstPath from Dst |
+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
| Requirement               |                                                                                                                                                      3.125 |                                                                                                                                                                               3.125 |               3.125 |
| Path Delay                |                                                                                                                                                     17.952 |                                                                                                                                                                              22.000 |               1.674 |
| Logic Delay               | 2.975(17%)                                                                                                                                                 | 4.126(19%)                                                                                                                                                                          | 0.369(23%)          |
| Net Delay                 | 14.977(83%)                                                                                                                                                | 17.874(81%)                                                                                                                                                                         | 1.305(77%)          |
| Clock Skew                |                                                                                                                                                     -0.172 |                                                                                                                                                                               0.186 |              -0.575 |
| Slack                     |                                                                                                                                                    -15.007 |                                                                                                                                                                             -18.697 |               0.868 |
| Timing Exception          |                                                                                                                                                            |                                                                                                                                                                                     |                     |
| Bounding Box Size         | 20% x 4%                                                                                                                                                   | 20% x 4%                                                                                                                                                                            | 11% x 0%            |
| Clock Region Distance     | (0, 1)                                                                                                                                                     | (1, 1)                                                                                                                                                                              | (1, 1)              |
| Cumulative Fanout         |                                                                                                                                                        227 |                                                                                                                                                                                 202 |                  18 |
| Fixed Loc                 |                                                                                                                                                          0 |                                                                                                                                                                                   0 |                   0 |
| Fixed Route               |                                                                                                                                                          0 |                                                                                                                                                                                   0 |                   0 |
| Hold Fix Detour           |                                                                                                                                                          0 |                                                                                                                                                                                   0 |                   0 |
| Combined LUT Pairs        |                                                                                                                                                          0 |                                                                                                                                                                                   0 |                   0 |
| Clock Relationship        | Safely Timed                                                                                                                                               | Safely Timed                                                                                                                                                                        | Safely Timed        |
| Logic Levels              |                                                                                                                                                         29 |                                                                                                                                                                                  34 |                   2 |
| Routes                    |                                                                                                                                                         30 |                                                                                                                                                                                  34 |                   2 |
| Logical Path              | FDRE LUT4 LUT5 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT5 LUT4 LUT5 LUT4 LUT6 LUT6 LUT4 LUT4 LUT6 LUT6 LUT4 LUT5 LUT5 LUT6 LUT5 LUT6 FDRE | FDRE LUT6 LUT6 LUT5 LUT4 LUT5 LUT6 LUT5 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 FDRE |
| Start Point Clock         | clk                                                                                                                                                        | clk                                                                                                                                                                                 | clk                 |
| End Point Clock           | clk                                                                                                                                                        | clk                                                                                                                                                                                 | clk                 |
| DSP Block                 | None                                                                                                                                                       | None                                                                                                                                                                                | None                |
| BRAM                      | None                                                                                                                                                       | None                                                                                                                                                                                | None                |
| IO Crossings              |                                                                                                                                                          3 |                                                                                                                                                                                   3 |                   0 |
| SLR Crossings             |                                                                                                                                                          0 |                                                                                                                                                                                   0 |                   0 |
| PBlocks                   |                                                                                                                                                          0 |                                                                                                                                                                                   0 |                   0 |
| High Fanout               |                                                                                                                                                         48 |                                                                                                                                                                                  16 |                  16 |
| Dont Touch                |                                                                                                                                                          0 |                                                                                                                                                                                   0 |                   0 |
| Mark Debug                |                                                                                                                                                          0 |                                                                                                                                                                                   0 |                   0 |
| Start Point Pin Primitive | FDRE/C                                                                                                                                                     | FDRE/C                                                                                                                                                                              | FDRE/C              |
| End Point Pin Primitive   | FDRE/D                                                                                                                                                     | FDRE/D                                                                                                                                                                              | FDRE/D              |
| Start Point Pin           | muon_cand_29.pt[1]/C                                                                                                                                       | sector_ret_21076/C                                                                                                                                                                  | roi_ret_3718/C      |
| End Point Pin             | sector_ret_21076/D                                                                                                                                         | roi_ret_3718/D                                                                                                                                                                      | sr_3_15.pt[1]/D     |
+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
|      Characteristics      |                                                                      WorstPath to Src                                                                      |                                                                                       Path #6                                                                                       |       WorstPath from Dst      |
+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
| Requirement               |                                                                                                                                                      3.125 |                                                                                                                                                                               3.125 |                         3.125 |
| Path Delay                |                                                                                                                                                     17.952 |                                                                                                                                                                              21.832 |                         3.753 |
| Logic Delay               | 2.975(17%)                                                                                                                                                 | 3.783(18%)                                                                                                                                                                          | 0.545(15%)                    |
| Net Delay                 | 14.977(83%)                                                                                                                                                | 18.049(82%)                                                                                                                                                                         | 3.208(85%)                    |
| Clock Skew                |                                                                                                                                                     -0.172 |                                                                                                                                                                               0.020 |                        -0.264 |
| Slack                     |                                                                                                                                                    -15.007 |                                                                                                                                                                             -18.696 |                        -0.901 |
| Timing Exception          |                                                                                                                                                            |                                                                                                                                                                                     |                               |
| Bounding Box Size         | 20% x 4%                                                                                                                                                   | 19% x 5%                                                                                                                                                                            | 12% x 2%                      |
| Clock Region Distance     | (0, 1)                                                                                                                                                     | (0, 0)                                                                                                                                                                              | (0, 0)                        |
| Cumulative Fanout         |                                                                                                                                                        227 |                                                                                                                                                                                 208 |                            20 |
| Fixed Loc                 |                                                                                                                                                          0 |                                                                                                                                                                                   0 |                             0 |
| Fixed Route               |                                                                                                                                                          0 |                                                                                                                                                                                   0 |                             0 |
| Hold Fix Detour           |                                                                                                                                                          0 |                                                                                                                                                                                   0 |                             0 |
| Combined LUT Pairs        |                                                                                                                                                          0 |                                                                                                                                                                                   0 |                             0 |
| Clock Relationship        | Safely Timed                                                                                                                                               | Safely Timed                                                                                                                                                                        | Safely Timed                  |
| Logic Levels              |                                                                                                                                                         29 |                                                                                                                                                                                  34 |                             4 |
| Routes                    |                                                                                                                                                         30 |                                                                                                                                                                                  34 |                             4 |
| Logical Path              | FDRE LUT4 LUT5 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT5 LUT4 LUT5 LUT4 LUT6 LUT6 LUT4 LUT4 LUT6 LUT6 LUT4 LUT5 LUT5 LUT6 LUT5 LUT6 FDRE | FDRE LUT6 LUT6 LUT5 LUT4 LUT5 LUT6 LUT5 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT5 LUT3 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                                                                                                                                                        | clk                                                                                                                                                                                 | clk                           |
| End Point Clock           | clk                                                                                                                                                        | clk                                                                                                                                                                                 | clk                           |
| DSP Block                 | None                                                                                                                                                       | None                                                                                                                                                                                | None                          |
| BRAM                      | None                                                                                                                                                       | None                                                                                                                                                                                | None                          |
| IO Crossings              |                                                                                                                                                          3 |                                                                                                                                                                                   3 |                             3 |
| SLR Crossings             |                                                                                                                                                          0 |                                                                                                                                                                                   0 |                             0 |
| PBlocks                   |                                                                                                                                                          0 |                                                                                                                                                                                   0 |                             0 |
| High Fanout               |                                                                                                                                                         48 |                                                                                                                                                                                  16 |                            16 |
| Dont Touch                |                                                                                                                                                          0 |                                                                                                                                                                                   0 |                             0 |
| Mark Debug                |                                                                                                                                                          0 |                                                                                                                                                                                   0 |                             0 |
| Start Point Pin Primitive | FDRE/C                                                                                                                                                     | FDRE/C                                                                                                                                                                              | FDRE/C                        |
| End Point Pin Primitive   | FDRE/D                                                                                                                                                     | FDRE/D                                                                                                                                                                              | FDRE/D                        |
| Start Point Pin           | muon_cand_29.pt[1]/C                                                                                                                                       | sector_ret_21076/C                                                                                                                                                                  | pt_ret_3582/C                 |
| End Point Pin             | sector_ret_21076/D                                                                                                                                         | pt_ret_3582/D                                                                                                                                                                       | sr_3_15.pt[0]/D               |
+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+---------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
|      Characteristics      |                  WorstPath to Src                 |                                                                                       Path #7                                                                                       |       WorstPath from Dst      |
+---------------------------+---------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
| Requirement               |                                             3.125 |                                                                                                                                                                               3.125 |                         3.125 |
| Path Delay                |                                             6.417 |                                                                                                                                                                              21.998 |                         2.700 |
| Logic Delay               | 0.965(16%)                                        | 4.017(19%)                                                                                                                                                                          | 0.587(22%)                    |
| Net Delay                 | 5.452(84%)                                        | 17.981(81%)                                                                                                                                                                         | 2.113(78%)                    |
| Clock Skew                |                                            -0.173 |                                                                                                                                                                               0.189 |                        -0.560 |
| Slack                     |                                            -3.473 |                                                                                                                                                                             -18.692 |                        -0.143 |
| Timing Exception          |                                                   |                                                                                                                                                                                     |                               |
| Bounding Box Size         | 14% x 4%                                          | 21% x 5%                                                                                                                                                                            | 12% x 1%                      |
| Clock Region Distance     | (0, 1)                                            | (1, 1)                                                                                                                                                                              | (1, 1)                        |
| Cumulative Fanout         |                                                98 |                                                                                                                                                                                 220 |                            20 |
| Fixed Loc                 |                                                 0 |                                                                                                                                                                                   0 |                             0 |
| Fixed Route               |                                                 0 |                                                                                                                                                                                   0 |                             0 |
| Hold Fix Detour           |                                                 0 |                                                                                                                                                                                   0 |                             0 |
| Combined LUT Pairs        |                                                 0 |                                                                                                                                                                                   0 |                             0 |
| Clock Relationship        | Safely Timed                                      | Safely Timed                                                                                                                                                                        | Safely Timed                  |
| Logic Levels              |                                                 8 |                                                                                                                                                                                  34 |                             4 |
| Routes                    |                                                 9 |                                                                                                                                                                                  34 |                             4 |
| Logical Path              | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT3 FDRE | FDRE LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT4 LUT5 LUT6 LUT5 LUT5 LUT6 LUT4 LUT6 LUT6 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 FDRE | FDRE LUT4 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                                               | clk                                                                                                                                                                                 | clk                           |
| End Point Clock           | clk                                               | clk                                                                                                                                                                                 | clk                           |
| DSP Block                 | None                                              | None                                                                                                                                                                                | None                          |
| BRAM                      | None                                              | None                                                                                                                                                                                | None                          |
| IO Crossings              |                                                 3 |                                                                                                                                                                                   6 |                             0 |
| SLR Crossings             |                                                 0 |                                                                                                                                                                                   0 |                             0 |
| PBlocks                   |                                                 0 |                                                                                                                                                                                   0 |                             0 |
| High Fanout               |                                                47 |                                                                                                                                                                                  36 |                            16 |
| Dont Touch                |                                                 0 |                                                                                                                                                                                   0 |                             0 |
| Mark Debug                |                                                 0 |                                                                                                                                                                                   0 |                             0 |
| Start Point Pin Primitive | FDRE/C                                            | FDRE/C                                                                                                                                                                              | FDRE/C                        |
| End Point Pin Primitive   | FDRE/D                                            | FDRE/D                                                                                                                                                                              | FDRE/D                        |
| Start Point Pin           | muon_cand_18.pt[1]/C                              | roi_ret_4138_1_rep_2/C                                                                                                                                                              | roi_ret_4145/C                |
| End Point Pin             | roi_ret_4138_1_rep_2/D                            | roi_ret_4145/D                                                                                                                                                                      | sr_3_15.pt[3]/D               |
+---------------------------+---------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |                                                            WorstPath to Src                                                            |                                                                           Path #8                                                                          | WorstPath from Dst |
+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                                                                                                                                  3.125 |                                                                                                                                                      3.125 |              3.125 |
| Path Delay                |                                                                                                                                 15.938 |                                                                                                                                                     21.707 |              0.943 |
| Logic Delay               | 2.864(18%)                                                                                                                             | 3.427(16%)                                                                                                                                                 | 0.097(11%)         |
| Net Delay                 | 13.074(82%)                                                                                                                            | 18.280(84%)                                                                                                                                                | 0.846(89%)         |
| Clock Skew                |                                                                                                                                 -0.175 |                                                                                                                                                     -0.099 |             -0.099 |
| Slack                     |                                                                                                                                -12.996 |                                                                                                                                                    -18.689 |              2.075 |
| Timing Exception          |                                                                                                                                        |                                                                                                                                                            |                    |
| Bounding Box Size         | 12% x 4%                                                                                                                               | 16% x 5%                                                                                                                                                   | 2% x 0%            |
| Clock Region Distance     | (0, 1)                                                                                                                                 | (0, 1)                                                                                                                                                     | (0, 0)             |
| Cumulative Fanout         |                                                                                                                                    195 |                                                                                                                                                        189 |                  1 |
| Fixed Loc                 |                                                                                                                                      0 |                                                                                                                                                          0 |                  0 |
| Fixed Route               |                                                                                                                                      0 |                                                                                                                                                          0 |                  0 |
| Hold Fix Detour           |                                                                                                                                      0 |                                                                                                                                                          0 |                  0 |
| Combined LUT Pairs        |                                                                                                                                      0 |                                                                                                                                                          0 |                  0 |
| Clock Relationship        | Safely Timed                                                                                                                           | Safely Timed                                                                                                                                               | Safely Timed       |
| Logic Levels              |                                                                                                                                     25 |                                                                                                                                                         29 |                  0 |
| Routes                    |                                                                                                                                     26 |                                                                                                                                                         29 |                  1 |
| Logical Path              | FDRE LUT4 LUT5 LUT6 LUT3 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 FDRE | FDRE LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                                                                                                                                    | clk                                                                                                                                                        | clk                |
| End Point Clock           | clk                                                                                                                                    | clk                                                                                                                                                        | clk                |
| DSP Block                 | None                                                                                                                                   | None                                                                                                                                                       | None               |
| BRAM                      | None                                                                                                                                   | None                                                                                                                                                       | None               |
| IO Crossings              |                                                                                                                                      0 |                                                                                                                                                          6 |                  0 |
| SLR Crossings             |                                                                                                                                      0 |                                                                                                                                                          0 |                  0 |
| PBlocks                   |                                                                                                                                      0 |                                                                                                                                                          0 |                  0 |
| High Fanout               |                                                                                                                                     42 |                                                                                                                                                         16 |                  1 |
| Dont Touch                |                                                                                                                                      0 |                                                                                                                                                          0 |                  0 |
| Mark Debug                |                                                                                                                                      0 |                                                                                                                                                          0 |                  0 |
| Start Point Pin Primitive | FDRE/C                                                                                                                                 | FDRE/C                                                                                                                                                     | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                                                                                                                                 | FDRE/D                                                                                                                                                     | FDRE/D             |
| Start Point Pin           | muon_cand_27.pt[0]/C                                                                                                                   | sector_ret_20941/C                                                                                                                                         | sr_2_14.roi[4]/C   |
| End Point Pin             | sector_ret_20941/D                                                                                                                     | sr_2_14.roi[4]/D                                                                                                                                           | sr_3_14.roi[4]/D   |
+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+---------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
|      Characteristics      |                  WorstPath to Src                 |                                                                                     Path #9                                                                                    |  WorstPath from Dst |
+---------------------------+---------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
| Requirement               |                                             3.125 |                                                                                                                                                                          3.125 |               3.125 |
| Path Delay                |                                             6.417 |                                                                                                                                                                         21.816 |               0.413 |
| Logic Delay               | 0.965(16%)                                        | 3.882(18%)                                                                                                                                                                     | 0.096(24%)          |
| Net Delay                 | 5.452(84%)                                        | 17.934(82%)                                                                                                                                                                    | 0.317(76%)          |
| Clock Skew                |                                            -0.173 |                                                                                                                                                                          0.012 |              -0.230 |
| Slack                     |                                            -3.473 |                                                                                                                                                                        -18.687 |               2.473 |
| Timing Exception          |                                                   |                                                                                                                                                                                |                     |
| Bounding Box Size         | 14% x 4%                                          | 19% x 5%                                                                                                                                                                       | 2% x 0%             |
| Clock Region Distance     | (0, 1)                                            | (0, 1)                                                                                                                                                                         | (0, 0)              |
| Cumulative Fanout         |                                                98 |                                                                                                                                                                            224 |                   1 |
| Fixed Loc                 |                                                 0 |                                                                                                                                                                              0 |                   0 |
| Fixed Route               |                                                 0 |                                                                                                                                                                              0 |                   0 |
| Hold Fix Detour           |                                                 0 |                                                                                                                                                                              0 |                   0 |
| Combined LUT Pairs        |                                                 0 |                                                                                                                                                                              0 |                   0 |
| Clock Relationship        | Safely Timed                                      | Safely Timed                                                                                                                                                                   | Safely Timed        |
| Logic Levels              |                                                 8 |                                                                                                                                                                             33 |                   0 |
| Routes                    |                                                 9 |                                                                                                                                                                             33 |                   1 |
| Logical Path              | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT3 FDRE | FDRE LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT4 LUT5 LUT6 LUT5 LUT3 LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT4 LUT5 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 FDRE | FDRE FDRE           |
| Start Point Clock         | clk                                               | clk                                                                                                                                                                            | clk                 |
| End Point Clock           | clk                                               | clk                                                                                                                                                                            | clk                 |
| DSP Block                 | None                                              | None                                                                                                                                                                           | None                |
| BRAM                      | None                                              | None                                                                                                                                                                           | None                |
| IO Crossings              |                                                 3 |                                                                                                                                                                              6 |                   0 |
| SLR Crossings             |                                                 0 |                                                                                                                                                                              0 |                   0 |
| PBlocks                   |                                                 0 |                                                                                                                                                                              0 |                   0 |
| High Fanout               |                                                47 |                                                                                                                                                                             36 |                   1 |
| Dont Touch                |                                                 0 |                                                                                                                                                                              0 |                   0 |
| Mark Debug                |                                                 0 |                                                                                                                                                                              0 |                   0 |
| Start Point Pin Primitive | FDRE/C                                            | FDRE/C                                                                                                                                                                         | FDRE/C              |
| End Point Pin Primitive   | FDRE/D                                            | FDRE/D                                                                                                                                                                         | FDRE/D              |
| Start Point Pin           | muon_cand_18.pt[1]/C                              | roi_ret_4138_1_rep_2/C                                                                                                                                                         | sr_2_14.sector[3]/C |
| End Point Pin             | roi_ret_4138_1_rep_2/D                            | sr_2_14.sector[3]/D                                                                                                                                                            | sr_3_14.sector[3]/D |
+---------------------------+---------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                       Path #10                                                                                      |                                                                                    WorstPath from Dst                                                                                    |
+---------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                3.125 |                                                                                                                                                                               3.125 |                                                                                                                                                                                    3.125 |
| Path Delay                |                0.779 |                                                                                                                                                                              21.615 |                                                                                                                                                                                   19.890 |
| Logic Delay               | 0.093(12%)           | 3.583(17%)                                                                                                                                                                          | 4.004(21%)                                                                                                                                                                               |
| Net Delay                 | 0.686(88%)           | 18.032(83%)                                                                                                                                                                         | 15.886(79%)                                                                                                                                                                              |
| Clock Skew                |               -0.101 |                                                                                                                                                                              -0.187 |                                                                                                                                                                                    0.187 |
| Slack                     |                2.236 |                                                                                                                                                                             -18.685 |                                                                                                                                                                                  -16.586 |
| Timing Exception          |                      |                                                                                                                                                                                     |                                                                                                                                                                                          |
| Bounding Box Size         | 2% x 1%              | 19% x 5%                                                                                                                                                                            | 20% x 5%                                                                                                                                                                                 |
| Clock Region Distance     | (0, 0)               | (0, 1)                                                                                                                                                                              | (1, 1)                                                                                                                                                                                   |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                 262 |                                                                                                                                                                                      183 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                   0 |                                                                                                                                                                                        0 |
| Fixed Route               |                    0 |                                                                                                                                                                                   0 |                                                                                                                                                                                        0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                   0 |                                                                                                                                                                                        0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                   0 |                                                                                                                                                                                        0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                        | Safely Timed                                                                                                                                                                             |
| Logic Levels              |                    0 |                                                                                                                                                                                  34 |                                                                                                                                                                                       35 |
| Routes                    |                    1 |                                                                                                                                                                                  34 |                                                                                                                                                                                       35 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT5 LUT4 LUT5 LUT4 LUT6 LUT2 LUT6 LUT6 LUT4 LUT4 LUT6 LUT6 LUT3 LUT6 LUT5 LUT5 LUT6 LUT6 LUT4 LUT4 LUT6 FDRE | FDRE LUT6 LUT2 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT5 LUT3 LUT6 LUT4 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT5 LUT5 LUT6 LUT4 LUT6 LUT6 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                  | clk                                                                                                                                                                                 | clk                                                                                                                                                                                      |
| End Point Clock           | clk                  | clk                                                                                                                                                                                 | clk                                                                                                                                                                                      |
| DSP Block                 | None                 | None                                                                                                                                                                                | None                                                                                                                                                                                     |
| BRAM                      | None                 | None                                                                                                                                                                                | None                                                                                                                                                                                     |
| IO Crossings              |                    0 |                                                                                                                                                                                   3 |                                                                                                                                                                                        3 |
| SLR Crossings             |                    0 |                                                                                                                                                                                   0 |                                                                                                                                                                                        0 |
| PBlocks                   |                    0 |                                                                                                                                                                                   0 |                                                                                                                                                                                        0 |
| High Fanout               |                    1 |                                                                                                                                                                                  48 |                                                                                                                                                                                       16 |
| Dont Touch                |                    0 |                                                                                                                                                                                   0 |                                                                                                                                                                                        0 |
| Mark Debug                |                    0 |                                                                                                                                                                                   0 |                                                                                                                                                                                        0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                              | FDRE/C                                                                                                                                                                                   |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                              | FDRE/D                                                                                                                                                                                   |
| Start Point Pin           | sr_p.sr_15[469]/C    | muon_cand_29.pt[1]/C                                                                                                                                                                | pt_ret_2272/C                                                                                                                                                                            |
| End Point Pin             | muon_cand_29.pt[1]/D | pt_ret_2272/D                                                                                                                                                                       | roi_ret_4145/D                                                                                                                                                                           |
+---------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+----+----+----+-----+----+-----+-----+-----+----+----+----+
| End Point Clock | Requirement | 25 | 27 | 28 | 29 |  30 | 31 |  32 |  33 |  34 | 35 | 36 | 37 |
+-----------------+-------------+----+----+----+----+-----+----+-----+-----+-----+----+----+----+
| clk             | 3.125ns     |  1 |  7 | 43 | 72 | 130 | 66 | 120 | 211 | 224 | 73 | 25 | 28 |
+-----------------+-------------+----+----+----+----+-----+----+-----+-----+-----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Complexity Characteristics (Cells)
-------------------------------------

+------------------+--------------------------------------------------+------+----------------+-----------------+---------+-----------+------------+-------------+-------------+--------------+------------+-----+------+------+------+
|     Instance     |                      Module                      | Rent | Average Fanout | Total Instances |   LUT1  |    LUT2   |    LUT3    |     LUT4    |     LUT5    |     LUT6     | Memory LUT | DSP | RAMB | MUXF | URAM |
+------------------+--------------------------------------------------+------+----------------+-----------------+---------+-----------+------------+-------------+-------------+--------------+------------+-----+------+------+------+
| (top)            |                                          wrapper | 0.75 |           3.47 |           38161 | 0(0.0%) | 296(1.3%) | 1326(6.0%) | 2385(10.9%) | 5811(26.5%) | 12145(55.3%) |        112 |   0 |    0 |    0 |    0 |
|  muon_sorter_1   | muon_sorter_I032_O016_D003-freq320retfan16_rev_1 | 0.97 |           4.35 |           25157 | 0(0.0%) | 294(1.3%) | 1322(6.1%) | 2293(10.5%) | 5804(26.6%) | 12135(55.5%) |        112 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_i |                              shift_reg_tap_512_4 | 0.00 |           1.00 |            7680 | 0(0.0%) |   0(0.0%) |    0(0.0%) |     0(0.0%) |     0(0.0%) |      0(0.0%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_o |                              shift_reg_tap_256_4 | 0.00 |           1.00 |            3840 | 0(0.0%) |   0(0.0%) |    0(0.0%) |     0(0.0%) |     0(0.0%) |      0(0.0%) |          0 |   0 |    0 |    0 |    0 |
+------------------+--------------------------------------------------+------+----------------+-----------------+---------+-----------+------------+-------------+-------------+--------------+------------+-----+------+------+------+
* Complexity Ranges 
** 0.0 - 0.3 -> Very Low, 0.3 - 0.5 -> low, 0.5 - 0.65 -> normal,  0.65 - 0.85 -> high, 0.85 - 1.0 -> very high
*** -* -> Not computable as cell size is very small


4. Placed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+---------------------------------+---------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |        Congestion Window        |      Cell Names     | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+---------------------------------+---------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                5 |       129% | (CLEL_R_X44Y360,CLEM_X59Y391)   | muon_sorter_1(97%)  |            0% |        4.9043 | 92%          | 0%         |   9% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| East      |                5 |       104% | (CLEM_X40Y378,NULL_X340Y424)    | muon_sorter_1(98%)  |            0% |        4.9381 | 91%          | 0%         |  13% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| South     |                3 |       116% | (CLEL_R_X43Y379,CLEM_X47Y386)   | muon_sorter_1(100%) |            0% |       5.27148 | 98%          | 0%         |  17% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                4 |       145% | (CLEL_R_X43Y378,CLEL_R_X50Y393) | muon_sorter_1(99%)  |            0% |       4.94427 | 92%          | 0%         |  21% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+---------------------------------+---------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


5. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+--------+------------------+------------------+---------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction |  Type  | Congestion Level | Percentage Tiles |        Congestion Window        |            Cell Names           | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+--------+------------------+------------------+---------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     | Global |                3 |           0.175% | (CLEL_R_X38Y381,CLEM_X49Y388)   | muon_sorter_1(99%)              |            0% |       5.23355 | 98%          | 0%         |  20% |   0% | NA   | NA   | 0%  |    0% |  0% |
| South     | Global |                6 |           1.326% | (CLEL_R_X32Y356,CLEM_X63Y419)   | muon_sorter_1(94%)              |            0% |       3.42602 | 64%          | 0%         |   7% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Global |                6 |           1.183% | (CLEL_R_X32Y356,CLEM_X63Y419)   | muon_sorter_1(94%)              |            0% |       3.42602 | 64%          | 0%         |   7% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Global |                5 |           0.976% | (CLEM_X37Y336,CLEL_R_X68Y399)   | muon_sorter_1(78%),wrapper(21%) |            0% |       3.29388 | 62%          | 0%         |  13% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| North     | Long   |                1 |           0.012% | (CLEM_X58Y362,CLEM_X60Y364)     | muon_sorter_1(100%)             |            0% |             4 | 73%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     | Long   |                5 |           0.701% | (CLEM_X40Y349,CLEM_X63Y380)     | muon_sorter_1(86%),wrapper(13%) |            0% |       4.13789 | 78%          | 0%         |   8% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Long   |                5 |           0.558% | (CLEL_R_X38Y366,CLEL_R_X53Y413) | muon_sorter_1(95%)              |            0% |       4.47316 | 83%          | 0%         |  11% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Long   |                5 |           0.452% | (CLEM_X40Y373,CLEM_X63Y396)     | muon_sorter_1(98%)              |            0% |       4.50356 | 84%          | 0%         |  11% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| North     | Short  |                5 |           0.669% | (CLEM_X39Y360,CLEM_X54Y407)     | muon_sorter_1(96%)              |            0% |       4.63051 | 86%          | 0%         |  10% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| South     | Short  |                6 |           1.537% | (CLEL_R_X32Y334,CLEM_X63Y429)   | muon_sorter_1(79%),wrapper(20%) |            0% |       3.07847 | 58%          | 0%         |  12% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Short  |                6 |           1.489% | (CLEL_R_X32Y333,CLEM_X63Y428)   | muon_sorter_1(78%),wrapper(21%) |            0% |       3.06952 | 57%          | 0%         |  13% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Short  |                6 |           1.335% | (CLEL_R_X32Y338,CLEM_X63Y417)   | muon_sorter_1(83%),wrapper(16%) |            0% |        3.3497 | 63%          | 0%         |  11% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
+-----------+--------+------------------+------------------+---------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


6. Routed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------------------+--------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |       Congestion Window       |           Cell Names           | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------------------+--------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                2 |        87% | (CLEM_X44Y400,CLEM_X47Y403)   | muon_sorter_1(99%)             |            0% |       4.54018 | 83%          | 0%         |   4% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                3 |        89% | (CLEM_X40Y396,CLEM_X47Y403)   | muon_sorter_1(99%)             |            0% |       5.00481 | 91%          | 0%         |   3% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                3 |        85% | (CLEM_X40Y388,CLEM_X47Y395)   | muon_sorter_1(98%)             |            0% |       5.27764 | 98%          | 0%         |   5% |   0% | NA   | 0%   | NA  |    0% |  0% |
| East      |                3 |        86% | (CLEM_X40Y364,CLEM_X47Y371)   | muon_sorter_1(90%),wrapper(9%) |            0% |       4.42909 | 85%          | 0%         |   4% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                4 |         0% | (CLEL_R_X36Y372,CLEM_X51Y387) | muon_sorter_1(95%)             |            0% |       3.97927 | 74%          | 0%         |  17% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| South     |                4 |         0% | (CLEL_R_X36Y371,CLEM_X51Y386) | muon_sorter_1(95%)             |            0% |       3.88311 | 73%          | 0%         |  16% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| South     |                4 |         0% | (CLEL_R_X36Y370,CLEM_X51Y385) | muon_sorter_1(93%),wrapper(6%) |            0% |       3.77494 | 71%          | 0%         |  15% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| South     |                4 |         0% | (CLEL_R_X36Y369,CLEM_X51Y384) | muon_sorter_1(91%),wrapper(8%) |            0% |       3.67879 | 69%          | 0%         |  15% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| South     |                4 |         0% | (CLEL_R_X36Y373,CLEM_X51Y388) | muon_sorter_1(96%)             |            0% |       4.10998 | 77%          | 0%         |  18% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      |                4 |         0% | (CLEM_X48Y379,CLEM_X63Y394)   | muon_sorter_1(99%)             |            0% |       4.74772 | 88%          | 0%         |  14% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      |                4 |         0% | (CLEM_X48Y378,CLEM_X63Y393)   | muon_sorter_1(99%)             |            0% |       4.86035 | 91%          | 0%         |  14% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      |                4 |         0% | (CLEM_X48Y377,CLEM_X63Y392)   | muon_sorter_1(99%)             |            0% |       4.89909 | 92%          | 0%         |  13% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      |                4 |         0% | (CLEM_X44Y377,CLEM_X59Y392)   | muon_sorter_1(99%)             |            0% |       4.93547 | 93%          | 0%         |  16% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| West      |                4 |         0% | (CLEM_X45Y379,CLEM_X60Y394)   | muon_sorter_1(99%)             |            0% |       4.97927 | 93%          | 0%         |  16% |   0% | 0%   | NA   | 0%  |    0% |  0% |
+-----------+------------------+------------+-------------------------------+--------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
* Congested regions with less than 85% congestion are not reported.


7. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


8. Placed Tile Based Congestion Metric (Vertical)
-------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |            Cell Names           | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+
| CLEM_X46Y398   | 302             | 519          | 68%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X45Y398 | 301             | 519          | 67%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X46Y397   | 302             | 520          | 67%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X45Y397 | 301             | 520          | 66%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X46Y399   | 302             | 518          | 66%                  | muon_sorter_1(88%),wrapper(11%) | Y                   |
| CLEM_X46Y396   | 302             | 521          | 66%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X45Y360   | 299             | 558          | 66%                  | muon_sorter_1(57%),wrapper(42%) | Y                   |
| CLEL_R_X45Y396 | 301             | 521          | 65%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X45Y357   | 299             | 562          | 65%                  | muon_sorter_1(53%),wrapper(46%) | Y                   |
| CLEL_R_X44Y360 | 298             | 558          | 65%                  | muon_sorter_1(100%)             | Y                   |
+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+


9. Placed Tile Based Congestion Metric (Horizontal)
---------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |      Cell Names     | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------------+---------------------+
| CLEM_X46Y386   | 302             | 532          | 106%                 | muon_sorter_1(100%) | Y                   |
| CLEM_X46Y385   | 302             | 533          | 106%                 | muon_sorter_1(100%) | Y                   |
| CLEM_X47Y386   | 307             | 532          | 105%                 | muon_sorter_1(100%) | Y                   |
| CLEL_R_X47Y386 | 309             | 532          | 105%                 | muon_sorter_1(100%) | Y                   |
| CLEL_R_X45Y385 | 301             | 533          | 104%                 | muon_sorter_1(100%) | Y                   |
| CLEL_R_X45Y386 | 301             | 532          | 104%                 | muon_sorter_1(100%) | Y                   |
| CLEM_X47Y385   | 307             | 533          | 104%                 | muon_sorter_1(100%) | Y                   |
| CLEL_R_X46Y385 | 304             | 533          | 104%                 | muon_sorter_1(100%) | Y                   |
| CLEL_R_X46Y386 | 304             | 532          | 104%                 | muon_sorter_1(100%) | Y                   |
| CLEM_X45Y385   | 299             | 533          | 103%                 | muon_sorter_1(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------------+---------------------+


