{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713359992637 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713359992638 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 17 16:19:52 2024 " "Processing started: Wed Apr 17 16:19:52 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713359992638 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713359992638 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DCE01_3 -c DCE01_3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off DCE01_3 -c DCE01_3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713359992638 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1713359992755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unifilter4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file unifilter4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 unifilter4 " "Found entity 1: unifilter4" {  } { { "unifilter4.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/unifilter4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713359998065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713359998065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stbus_ctrl2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file stbus_ctrl2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 stbus_ctrl2 " "Found entity 1: stbus_ctrl2" {  } { { "stbus_ctrl2.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/stbus_ctrl2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713359998066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713359998066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stbus_ctrl.bdf 1 1 " "Found 1 design units, including 1 entities, in source file stbus_ctrl.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 stbus_ctrl " "Found entity 1: stbus_ctrl" {  } { { "stbus_ctrl.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/stbus_ctrl.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713359998066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713359998066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slctr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file slctr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 slctr " "Found entity 1: slctr" {  } { { "slctr.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/slctr.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713359998066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713359998066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shrg_ctrl7.bdf 1 1 " "Found 1 design units, including 1 entities, in source file shrg_ctrl7.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 shrg_ctrl7 " "Found entity 1: shrg_ctrl7" {  } { { "shrg_ctrl7.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/shrg_ctrl7.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713359998067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713359998067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "plsgen.bdf 1 1 " "Found 1 design units, including 1 entities, in source file plsgen.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 plsgen " "Found entity 1: plsgen" {  } { { "plsgen.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/plsgen.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713359998067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713359998067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f0_former.bdf 1 1 " "Found 1 design units, including 1 entities, in source file f0_former.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 f0_former " "Found entity 1: f0_former" {  } { { "f0_former.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/f0_former.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713359998067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713359998067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div125.bdf 1 1 " "Found 1 design units, including 1 entities, in source file div125.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 div125 " "Found entity 1: div125" {  } { { "div125.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/div125.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713359998067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713359998067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div61.bdf 1 1 " "Found 1 design units, including 1 entities, in source file div61.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 div61 " "Found entity 1: div61" {  } { { "div61.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/div61.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713359998068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713359998068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div59.bdf 1 1 " "Found 1 design units, including 1 entities, in source file div59.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 div59 " "Found entity 1: div59" {  } { { "div59.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/div59.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713359998068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713359998068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div15.bdf 1 1 " "Found 1 design units, including 1 entities, in source file div15.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 div15 " "Found entity 1: div15" {  } { { "div15.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/div15.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713359998068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713359998068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div5-1123.bdf 1 1 " "Found 1 design units, including 1 entities, in source file div5-1123.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 div5-1123 " "Found entity 1: div5-1123" {  } { { "div5-1123.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/div5-1123.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713359998069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713359998069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div5.bdf 1 1 " "Found 1 design units, including 1 entities, in source file div5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 div5 " "Found entity 1: div5" {  } { { "div5.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/div5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713359998069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713359998069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dcdr01.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dcdr01.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dcdr01-ttable " "Found design unit 1: dcdr01-ttable" {  } { { "dcdr01.vhd" "" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/dcdr01.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713359998353 ""} { "Info" "ISGN_ENTITY_NAME" "1 dcdr01 " "Found entity 1: dcdr01" {  } { { "dcdr01.vhd" "" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/dcdr01.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713359998353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713359998353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dbltff.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dbltff.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dbltff " "Found entity 1: dbltff" {  } { { "dbltff.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/dbltff.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713359998353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713359998353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_int_form2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu_int_form2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_int_form2 " "Found entity 1: cpu_int_form2" {  } { { "cpu_int_form2.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/cpu_int_form2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713359998353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713359998353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_int_form.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu_int_form.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_int_form " "Found entity 1: cpu_int_form" {  } { { "cpu_int_form.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/cpu_int_form.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713359998354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713359998354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cntr7.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cntr7.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr7 " "Found entity 1: cntr7" {  } { { "cntr7.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/cntr7.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713359998354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713359998354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ch_clk_ctrl2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ch_clk_ctrl2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ch_clk_ctrl2 " "Found entity 1: ch_clk_ctrl2" {  } { { "ch_clk_ctrl2.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/ch_clk_ctrl2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713359998354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713359998354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ch_clk_ctrl.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ch_clk_ctrl.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ch_clk_ctrl " "Found entity 1: ch_clk_ctrl" {  } { { "ch_clk_ctrl.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/ch_clk_ctrl.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713359998354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713359998354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinker.bdf 1 1 " "Found 1 design units, including 1 entities, in source file blinker.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 blinker " "Found entity 1: blinker" {  } { { "blinker.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/blinker.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713359998355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713359998355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file altpll2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altpll2-SYN " "Found design unit 1: altpll2-SYN" {  } { { "altpll2.vhd" "" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/altpll2.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713359998355 ""} { "Info" "ISGN_ENTITY_NAME" "1 altpll2 " "Found entity 1: altpll2" {  } { { "altpll2.vhd" "" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/altpll2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713359998355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713359998355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file altpll1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altpll1-SYN " "Found design unit 1: altpll1-SYN" {  } { { "altpll1.vhd" "" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/altpll1.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713359998356 ""} { "Info" "ISGN_ENTITY_NAME" "1 altpll1 " "Found entity 1: altpll1" {  } { { "altpll1.vhd" "" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/altpll1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713359998356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713359998356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file altpll0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altpll0-SYN " "Found design unit 1: altpll0-SYN" {  } { { "altpll0.vhd" "" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/altpll0.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713359998357 ""} { "Info" "ISGN_ENTITY_NAME" "1 altpll0 " "Found entity 1: altpll0" {  } { { "altpll0.vhd" "" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/altpll0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713359998357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713359998357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ABONENT.v 1 1 " "Found 1 design units, including 1 entities, in source file ABONENT.v" { { "Info" "ISGN_ENTITY_NAME" "1 converter " "Found entity 1: converter" {  } { { "ABONENT.v" "" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/ABONENT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713359998357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713359998357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DCE01_3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file DCE01_3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DCE01_3 " "Found entity 1: DCE01_3" {  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713359998358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713359998358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shrg_ctrl9.bdf 1 1 " "Found 1 design units, including 1 entities, in source file shrg_ctrl9.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 shrg_ctrl9 " "Found entity 1: shrg_ctrl9" {  } { { "shrg_ctrl9.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/shrg_ctrl9.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713359998359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713359998359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stbus_ctrl3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file stbus_ctrl3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 stbus_ctrl3 " "Found entity 1: stbus_ctrl3" {  } { { "stbus_ctrl3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/stbus_ctrl3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713359998359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713359998359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DBL_BUF.bdf 1 1 " "Found 1 design units, including 1 entities, in source file DBL_BUF.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DBL_BUF " "Found entity 1: DBL_BUF" {  } { { "DBL_BUF.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DBL_BUF.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713359998359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713359998359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_seq2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file test_seq2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 test_seq2 " "Found entity 1: test_seq2" {  } { { "test_seq2.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/test_seq2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713359998360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713359998360 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DCE01_3 " "Elaborating entity \"DCE01_3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1713359998392 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "TFF inst100 " "Primitive \"TFF\" of instance \"inst100\" not used" {  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 3408 1840 1904 3488 "inst100" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1713359998468 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "TFF inst101 " "Primitive \"TFF\" of instance \"inst101\" not used" {  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 3544 1840 1904 3624 "inst101" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1713359998468 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "TFF inst102 " "Primitive \"TFF\" of instance \"inst102\" not used" {  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 3680 1840 1904 3760 "inst102" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1713359998468 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst103 " "Primitive \"AND2\" of instance \"inst103\" not used" {  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 3448 1928 1976 3512 "inst103" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1713359998468 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst104 " "Primitive \"AND2\" of instance \"inst104\" not used" {  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 3584 1920 1968 3648 "inst104" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1713359998468 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "TFF inst123 " "Primitive \"TFF\" of instance \"inst123\" not used" {  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 3944 1840 1904 4024 "inst123" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1713359998468 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "TFF inst143 " "Primitive \"TFF\" of instance \"inst143\" not used" {  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 4080 1840 1904 4160 "inst143" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1713359998468 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "TFF inst147 " "Primitive \"TFF\" of instance \"inst147\" not used" {  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 4216 1840 1904 4296 "inst147" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1713359998468 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst149 " "Primitive \"AND2\" of instance \"inst149\" not used" {  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 3848 1912 1960 3912 "inst149" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1713359998468 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst154 " "Primitive \"AND2\" of instance \"inst154\" not used" {  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 3984 1920 1968 4048 "inst154" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1713359998468 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst155 " "Primitive \"AND2\" of instance \"inst155\" not used" {  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 4120 1928 1976 4184 "inst155" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1713359998468 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "TFF inst48 " "Primitive \"TFF\" of instance \"inst48\" not used" {  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 4032 824 888 4112 "inst48" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1713359998468 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst58 " "Primitive \"AND2\" of instance \"inst58\" not used" {  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 3936 904 952 4000 "inst58" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1713359998468 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst89 " "Primitive \"AND2\" of instance \"inst89\" not used" {  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 2632 1928 1976 2696 "inst89" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1713359998468 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "TFF inst90 " "Primitive \"TFF\" of instance \"inst90\" not used" {  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 2728 1840 1904 2808 "inst90" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1713359998468 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst91 " "Primitive \"AND2\" of instance \"inst91\" not used" {  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 2768 1920 1968 2832 "inst91" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1713359998468 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "TFF inst92 " "Primitive \"TFF\" of instance \"inst92\" not used" {  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 2864 1840 1904 2944 "inst92" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1713359998469 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "TFF inst93 " "Primitive \"TFF\" of instance \"inst93\" not used" {  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 3000 1840 1904 3080 "inst93" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1713359998469 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "TFF inst94 " "Primitive \"TFF\" of instance \"inst94\" not used" {  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 3136 1840 1904 3216 "inst94" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1713359998469 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst95 " "Primitive \"AND2\" of instance \"inst95\" not used" {  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 2904 1928 1976 2968 "inst95" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1713359998469 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst96 " "Primitive \"AND2\" of instance \"inst96\" not used" {  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 3040 1920 1968 3104 "inst96" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1713359998469 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst97 " "Primitive \"AND2\" of instance \"inst97\" not used" {  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 3176 1928 1976 3240 "inst97" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1713359998469 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "TFF inst98 " "Primitive \"TFF\" of instance \"inst98\" not used" {  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 3272 1840 1904 3352 "inst98" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1713359998469 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst99 " "Primitive \"AND2\" of instance \"inst99\" not used" {  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 3312 1920 1968 3376 "inst99" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1713359998469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DBL_BUF DBL_BUF:inst " "Elaborating entity \"DBL_BUF\" for hierarchy \"DBL_BUF:inst\"" {  } { { "DCE01_3.bdf" "inst" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 3448 3120 3304 3720 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713359998472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slctr DBL_BUF:inst\|slctr:inst " "Elaborating entity \"slctr\" for hierarchy \"DBL_BUF:inst\|slctr:inst\"" {  } { { "DBL_BUF.bdf" "inst" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DBL_BUF.bdf" { { 424 896 960 520 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713359998473 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "altshift_taps altshift_taps.tdf " "Entity \"altshift_taps\" obtained from \"altshift_taps.tdf\" instead of from Quartus Prime megafunction library" {  } { { "altshift_taps.tdf" "" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/megafunctions/altshift_taps.tdf" 45 1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1713359998477 ""}
{ "Warning" "WSGN_SEARCH_FILE" "megafunctions/altshift_taps.tdf 1 1 " "Using design file megafunctions/altshift_taps.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altshift_taps " "Found entity 1: altshift_taps" {  } { { "altshift_taps.tdf" "" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/megafunctions/altshift_taps.tdf" 45 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713359998478 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1713359998478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALTSHIFT_TAPS DBL_BUF:inst\|ALTSHIFT_TAPS:inst209 " "Elaborating entity \"ALTSHIFT_TAPS\" for hierarchy \"DBL_BUF:inst\|ALTSHIFT_TAPS:inst209\"" {  } { { "DBL_BUF.bdf" "inst209" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DBL_BUF.bdf" { { 352 688 864 464 "inst209" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713359998543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_aln.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_aln.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_aln " "Found entity 1: shift_taps_aln" {  } { { "db/shift_taps_aln.tdf" "" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/db/shift_taps_aln.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713359998569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713359998569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_aln DBL_BUF:inst\|ALTSHIFT_TAPS:inst209\|shift_taps_aln:auto_generated " "Elaborating entity \"shift_taps_aln\" for hierarchy \"DBL_BUF:inst\|ALTSHIFT_TAPS:inst209\|shift_taps_aln:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713359998569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e8b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e8b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e8b1 " "Found entity 1: altsyncram_e8b1" {  } { { "db/altsyncram_e8b1.tdf" "" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/db/altsyncram_e8b1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713359998599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713359998599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e8b1 DBL_BUF:inst\|ALTSHIFT_TAPS:inst209\|shift_taps_aln:auto_generated\|altsyncram_e8b1:altsyncram2 " "Elaborating entity \"altsyncram_e8b1\" for hierarchy \"DBL_BUF:inst\|ALTSHIFT_TAPS:inst209\|shift_taps_aln:auto_generated\|altsyncram_e8b1:altsyncram2\"" {  } { { "db/shift_taps_aln.tdf" "altsyncram2" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/db/shift_taps_aln.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713359998599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3uf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_3uf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3uf " "Found entity 1: cntr_3uf" {  } { { "db/cntr_3uf.tdf" "" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/db/cntr_3uf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713359998627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713359998627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_3uf DBL_BUF:inst\|ALTSHIFT_TAPS:inst209\|shift_taps_aln:auto_generated\|cntr_3uf:cntr1 " "Elaborating entity \"cntr_3uf\" for hierarchy \"DBL_BUF:inst\|ALTSHIFT_TAPS:inst209\|shift_taps_aln:auto_generated\|cntr_3uf:cntr1\"" {  } { { "db/shift_taps_aln.tdf" "cntr1" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/db/shift_taps_aln.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713359998627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_7ic.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_7ic.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_7ic " "Found entity 1: cmpr_7ic" {  } { { "db/cmpr_7ic.tdf" "" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/db/cmpr_7ic.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713359998653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713359998653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7ic DBL_BUF:inst\|ALTSHIFT_TAPS:inst209\|shift_taps_aln:auto_generated\|cntr_3uf:cntr1\|cmpr_7ic:cmpr6 " "Elaborating entity \"cmpr_7ic\" for hierarchy \"DBL_BUF:inst\|ALTSHIFT_TAPS:inst209\|shift_taps_aln:auto_generated\|cntr_3uf:cntr1\|cmpr_7ic:cmpr6\"" {  } { { "db/cntr_3uf.tdf" "cmpr6" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/db/cntr_3uf.tdf" 86 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713359998653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_pdh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_pdh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_pdh " "Found entity 1: cntr_pdh" {  } { { "db/cntr_pdh.tdf" "" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/db/cntr_pdh.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713359998680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713359998680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_pdh DBL_BUF:inst\|ALTSHIFT_TAPS:inst209\|shift_taps_aln:auto_generated\|cntr_pdh:cntr3 " "Elaborating entity \"cntr_pdh\" for hierarchy \"DBL_BUF:inst\|ALTSHIFT_TAPS:inst209\|shift_taps_aln:auto_generated\|cntr_pdh:cntr3\"" {  } { { "db/shift_taps_aln.tdf" "cntr3" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/db/shift_taps_aln.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713359998681 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.bdf " "Entity \"mux\" obtained from \"mux.bdf\" instead of from Quartus Prime megafunction library" {  } { { "mux.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/mux.bdf" { } } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1713359998683 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux.bdf 1 1 " "Using design file mux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/mux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713359998683 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1713359998683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux DBL_BUF:inst\|mux:inst15 " "Elaborating entity \"mux\" for hierarchy \"DBL_BUF:inst\|mux:inst15\"" {  } { { "DBL_BUF.bdf" "inst15" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DBL_BUF.bdf" { { -136 112 176 -48 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713359998683 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fpga_cpu_clk_sel.gdf 1 1 " "Using design file fpga_cpu_clk_sel.gdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_cpu_clk_sel " "Found entity 1: fpga_cpu_clk_sel" {  } { { "fpga_cpu_clk_sel.gdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/fpga_cpu_clk_sel.gdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713359998685 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1713359998685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_cpu_clk_sel DBL_BUF:inst\|fpga_cpu_clk_sel:inst12 " "Elaborating entity \"fpga_cpu_clk_sel\" for hierarchy \"DBL_BUF:inst\|fpga_cpu_clk_sel:inst12\"" {  } { { "DBL_BUF.bdf" "inst12" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DBL_BUF.bdf" { { -624 176 408 -520 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713359998685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shrg_ctrl9 shrg_ctrl9:inst5 " "Elaborating entity \"shrg_ctrl9\" for hierarchy \"shrg_ctrl9:inst5\"" {  } { { "DCE01_3.bdf" "inst5" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 3184 2384 2632 3512 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713359998837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unifilter4 unifilter4:inst128 " "Elaborating entity \"unifilter4\" for hierarchy \"unifilter4:inst128\"" {  } { { "DCE01_3.bdf" "inst128" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 2200 3464 3576 2360 "inst128" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713359998838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll1 altpll1:inst169 " "Elaborating entity \"altpll1\" for hierarchy \"altpll1:inst169\"" {  } { { "DCE01_3.bdf" "inst169" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 248 1168 1432 400 "inst169" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713359998838 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "altpll altpll.tdf " "Entity \"altpll\" obtained from \"altpll.tdf\" instead of from Quartus Prime megafunction library" {  } { { "altpll.tdf" "" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/megafunctions/altpll.tdf" 495 1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1713359998845 ""}
{ "Warning" "WSGN_SEARCH_FILE" "megafunctions/altpll.tdf 1 1 " "Using design file megafunctions/altpll.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altpll " "Found entity 1: altpll" {  } { { "altpll.tdf" "" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/megafunctions/altpll.tdf" 495 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713359998845 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1713359998845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll altpll1:inst169\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"altpll1:inst169\|altpll:altpll_component\"" {  } { { "altpll1.vhd" "altpll_component" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/altpll1.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713359998852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll1_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll1_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpll1_altpll " "Found entity 1: altpll1_altpll" {  } { { "db/altpll1_altpll.v" "" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/db/altpll1_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713359998880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713359998880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll1_altpll altpll1:inst169\|altpll:altpll_component\|altpll1_altpll:auto_generated " "Elaborating entity \"altpll1_altpll\" for hierarchy \"altpll1:inst169\|altpll:altpll_component\|altpll1_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713359998880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div5-1123 div5-1123:inst120 " "Elaborating entity \"div5-1123\" for hierarchy \"div5-1123:inst120\"" {  } { { "DCE01_3.bdf" "inst120" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { -368 1624 1776 -240 "inst120" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713359998882 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND3 69 " "Primitive \"AND3\" of instance \"69\" not used" {  } { { "div5-1123.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/div5-1123.bdf" { { 1096 528 592 1136 "69" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1713359998882 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT 70 " "Primitive \"NOT\" of instance \"70\" not used" {  } { { "div5-1123.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/div5-1123.bdf" { { 1136 440 488 1168 "70" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1713359998882 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT 71 " "Primitive \"NOT\" of instance \"71\" not used" {  } { { "div5-1123.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/div5-1123.bdf" { { 1072 440 488 1104 "71" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1713359998882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll2 altpll2:inst176 " "Elaborating entity \"altpll2\" for hierarchy \"altpll2:inst176\"" {  } { { "DCE01_3.bdf" "inst176" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 40 1544 1800 192 "inst176" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713359998882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll altpll2:inst176\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"altpll2:inst176\|altpll:altpll_component\"" {  } { { "altpll2.vhd" "altpll_component" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/altpll2.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713359998886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll2_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll2_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpll2_altpll " "Found entity 1: altpll2_altpll" {  } { { "db/altpll2_altpll.v" "" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/db/altpll2_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713359998916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713359998916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll2_altpll altpll2:inst176\|altpll:altpll_component\|altpll2_altpll:auto_generated " "Elaborating entity \"altpll2_altpll\" for hierarchy \"altpll2:inst176\|altpll:altpll_component\|altpll2_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713359998917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f0_former f0_former:inst106 " "Elaborating entity \"f0_former\" for hierarchy \"f0_former:inst106\"" {  } { { "DCE01_3.bdf" "inst106" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 2872 2536 2632 2968 "inst106" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713359998918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stbus_ctrl3 stbus_ctrl3:inst1 " "Elaborating entity \"stbus_ctrl3\" for hierarchy \"stbus_ctrl3:inst1\"" {  } { { "DCE01_3.bdf" "inst1" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 3304 2776 3032 3432 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713359998919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_seq2 test_seq2:inst121 " "Elaborating entity \"test_seq2\" for hierarchy \"test_seq2:inst121\"" {  } { { "DCE01_3.bdf" "inst121" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 3720 3864 4016 3880 "inst121" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713359998920 ""}
{ "Warning" "WSGN_SEARCH_FILE" "net_ctrl.bdf 1 1 " "Using design file net_ctrl.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 net_ctrl " "Found entity 1: net_ctrl" {  } { { "net_ctrl.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/net_ctrl.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713359998922 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1713359998922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "net_ctrl net_ctrl:inst110 " "Elaborating entity \"net_ctrl\" for hierarchy \"net_ctrl:inst110\"" {  } { { "DCE01_3.bdf" "inst110" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 952 2520 2712 1240 "inst110" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713359998922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div5 div5:inst150 " "Elaborating entity \"div5\" for hierarchy \"div5:inst150\"" {  } { { "DCE01_3.bdf" "inst150" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { -248 2176 2360 -144 "inst150" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713359998922 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "DBL_BUF:inst\|fpga_cpu_clk_sel:inst12\|8~0 " "Found clock multiplexer DBL_BUF:inst\|fpga_cpu_clk_sel:inst12\|8~0" {  } { { "fpga_cpu_clk_sel.gdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/fpga_cpu_clk_sel.gdf" { { 168 480 544 208 "8" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1713359999151 "|DCE01_3|DBL_BUF:inst|fpga_cpu_clk_sel:inst12|8~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "DBL_BUF:inst\|fpga_cpu_clk_sel:inst1\|8~0 " "Found clock multiplexer DBL_BUF:inst\|fpga_cpu_clk_sel:inst1\|8~0" {  } { { "fpga_cpu_clk_sel.gdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/fpga_cpu_clk_sel.gdf" { { 168 480 544 208 "8" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1713359999151 "|DCE01_3|DBL_BUF:inst|fpga_cpu_clk_sel:inst1|8~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "inst132~0 " "Found clock multiplexer inst132~0" {  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 2720 3272 3336 2768 "inst132" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1713359999151 "|DCE01_3|inst132~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "DBL_BUF:inst\|fpga_cpu_clk_sel:inst1\|7~0 " "Found clock multiplexer DBL_BUF:inst\|fpga_cpu_clk_sel:inst1\|7~0" {  } { { "fpga_cpu_clk_sel.gdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/fpga_cpu_clk_sel.gdf" { { 112 480 544 152 "7" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1713359999151 "|DCE01_3|DBL_BUF:inst|fpga_cpu_clk_sel:inst1|7~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "inst183~0 " "Found clock multiplexer inst183~0" {  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 2784 3272 3336 2832 "inst183" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1713359999151 "|DCE01_3|inst183~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "DBL_BUF:inst\|fpga_cpu_clk_sel:inst12\|7~0 " "Found clock multiplexer DBL_BUF:inst\|fpga_cpu_clk_sel:inst12\|7~0" {  } { { "fpga_cpu_clk_sel.gdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/fpga_cpu_clk_sel.gdf" { { 112 480 544 152 "7" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1713359999151 "|DCE01_3|DBL_BUF:inst|fpga_cpu_clk_sel:inst12|7~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "unifilter4:inst184\|65~0 " "Found clock multiplexer unifilter4:inst184\|65~0" {  } { { "unifilter4.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/unifilter4.bdf" { { 152 616 680 192 "65" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1713359999151 "|DCE01_3|unifilter4:inst184|65~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "slctr:inst118\|2~0 " "Found clock multiplexer slctr:inst118\|2~0" {  } { { "slctr.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/slctr.bdf" { { 72 344 408 112 "2" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1713359999151 "|DCE01_3|slctr:inst118|2~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "unifilter4:inst128\|65~0 " "Found clock multiplexer unifilter4:inst128\|65~0" {  } { { "unifilter4.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/unifilter4.bdf" { { 152 616 680 192 "65" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1713359999151 "|DCE01_3|unifilter4:inst128|65~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "unifilter4:inst129\|65~0 " "Found clock multiplexer unifilter4:inst129\|65~0" {  } { { "unifilter4.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/unifilter4.bdf" { { 152 616 680 192 "65" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1713359999151 "|DCE01_3|unifilter4:inst129|65~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1713359999151 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst136 unifilter4:inst128\|74 " "Converted the fan-out from the tri-state buffer \"inst136\" to the node \"unifilter4:inst128\|74\" into an OR gate" {  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 2720 4096 4144 2752 "inst136" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1713359999504 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst135 unifilter4:inst129\|74 " "Converted the fan-out from the tri-state buffer \"inst135\" to the node \"unifilter4:inst129\|74\" into an OR gate" {  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 2864 4136 4184 2896 "inst135" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1713359999504 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1713359999504 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 456 984 1048 536 "inst111" "" } } } } { "stbus_ctrl3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/stbus_ctrl3.bdf" { { 448 672 736 544 "25" "" } } } } { "db/shift_taps_aln.tdf" "" { Text "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/db/shift_taps_aln.tdf" 40 2 0 } } { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 456 880 944 536 "inst112" "" } } } } { "test_seq2.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/test_seq2.bdf" { { 584 1392 1456 664 "38" "" } } } } { "unifilter4.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/unifilter4.bdf" { { 720 328 392 800 "79" "" } } } } { "unifilter4.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/unifilter4.bdf" { { 720 472 536 800 "80" "" } } } } { "unifilter4.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/unifilter4.bdf" { { 136 752 816 216 "59" "" } } } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1713359999506 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1713359999506 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "unifilter4:inst184\|129 unifilter4:inst184\|129~_emulated unifilter4:inst184\|129~1 " "Register \"unifilter4:inst184\|129\" is converted into an equivalent circuit using register \"unifilter4:inst184\|129~_emulated\" and latch \"unifilter4:inst184\|129~1\"" {  } { { "unifilter4.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/unifilter4.bdf" { { 344 752 816 424 "129" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713359999506 "|DCE01_3|unifilter4:inst184|129"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "unifilter4:inst128\|129 unifilter4:inst128\|129~_emulated unifilter4:inst128\|129~1 " "Register \"unifilter4:inst128\|129\" is converted into an equivalent circuit using register \"unifilter4:inst128\|129~_emulated\" and latch \"unifilter4:inst128\|129~1\"" {  } { { "unifilter4.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/unifilter4.bdf" { { 344 752 816 424 "129" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713359999506 "|DCE01_3|unifilter4:inst128|129"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "unifilter4:inst129\|129 unifilter4:inst129\|129~_emulated unifilter4:inst129\|129~1 " "Register \"unifilter4:inst129\|129\" is converted into an equivalent circuit using register \"unifilter4:inst129\|129~_emulated\" and latch \"unifilter4:inst129\|129~1\"" {  } { { "unifilter4.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/unifilter4.bdf" { { 344 752 816 424 "129" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713359999506 "|DCE01_3|unifilter4:inst129|129"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1713359999506 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "PMODE0 VCC " "Pin \"PMODE0\" is stuck at VCC" {  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 80 568 744 96 "PMODE0" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713359999559 "|DCE01_3|PMODE0"} { "Warning" "WMLS_MLS_STUCK_PIN" "PMODE1 VCC " "Pin \"PMODE1\" is stuck at VCC" {  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 104 568 744 120 "PMODE1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713359999559 "|DCE01_3|PMODE1"} { "Warning" "WMLS_MLS_STUCK_PIN" "PMODE2 GND " "Pin \"PMODE2\" is stuck at GND" {  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 128 568 744 144 "PMODE2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713359999559 "|DCE01_3|PMODE2"} { "Warning" "WMLS_MLS_STUCK_PIN" "LOUT_DIS_DTS GND " "Pin \"LOUT_DIS_DTS\" is stuck at GND" {  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 96 2096 2272 112 "LOUT_DIS_DTS" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713359999559 "|DCE01_3|LOUT_DIS_DTS"} { "Warning" "WMLS_MLS_STUCK_PIN" "WP_SPI_EEPROM VCC " "Pin \"WP_SPI_EEPROM\" is stuck at VCC" {  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 8 2096 2272 24 "WP_SPI_EEPROM" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713359999559 "|DCE01_3|WP_SPI_EEPROM"} { "Warning" "WMLS_MLS_STUCK_PIN" "MS0 GND " "Pin \"MS0\" is stuck at GND" {  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 2304 4192 4368 2320 "MS0" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713359999559 "|DCE01_3|MS0"} { "Warning" "WMLS_MLS_STUCK_PIN" "MS1 GND " "Pin \"MS1\" is stuck at GND" {  } { { "DCE01_3.bdf" "" { Schematic "/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/DCE01_3.bdf" { { 2328 4192 4368 2344 "MS1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713359999559 "|DCE01_3|MS1"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1713359999559 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1713359999650 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713360000208 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "The Timing Analyzer is analyzing 3 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Analysis & Synthesis" 0 -1 1713360000327 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DCE01_3.sdc " "Synopsys Design Constraints File file not found: 'DCE01_3.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Analysis & Synthesis" 0 -1 1713360000328 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Analysis & Synthesis" 0 -1 1713360000328 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Analysis & Synthesis" 0 -1 1713360000329 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "unifilter4:inst129\|59 unifilter4:inst129\|59 " "Clock target unifilter4:inst129\|59 of clock unifilter4:inst129\|59 is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Analysis & Synthesis" 0 -1 1713360000331 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "unifilter4:inst128\|59 unifilter4:inst128\|59 " "Clock target unifilter4:inst128\|59 of clock unifilter4:inst128\|59 is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Analysis & Synthesis" 0 -1 1713360000331 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "unifilter4:inst184\|59 unifilter4:inst184\|59 " "Clock target unifilter4:inst184\|59 of clock unifilter4:inst184\|59 is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Analysis & Synthesis" 0 -1 1713360000331 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: C4~output  from: oe  to: o " "Cell: C4~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713360000332 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: F0~output  from: oe  to: o " "Cell: F0~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713360000332 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst128\|129~2  from: datac  to: combout " "Cell: inst128\|129~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713360000332 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst128\|65  from: datac  to: combout " "Cell: inst128\|65  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713360000332 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst128\|70  from: datac  to: combout " "Cell: inst128\|70  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713360000332 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst128\|74  from: datac  to: combout " "Cell: inst128\|74  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713360000332 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst128\|74  from: datad  to: combout " "Cell: inst128\|74  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713360000332 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst129\|129~2  from: datac  to: combout " "Cell: inst129\|129~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713360000332 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst129\|65  from: datac  to: combout " "Cell: inst129\|65  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713360000332 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst129\|70  from: datac  to: combout " "Cell: inst129\|70  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713360000332 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst129\|74  from: datac  to: combout " "Cell: inst129\|74  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713360000332 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst129\|74  from: datad  to: combout " "Cell: inst129\|74  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713360000332 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst132  from: datac  to: combout " "Cell: inst132  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713360000332 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst183  from: datac  to: combout " "Cell: inst183  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713360000332 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst184\|129~2  from: datac  to: combout " "Cell: inst184\|129~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713360000332 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst184\|65  from: datac  to: combout " "Cell: inst184\|65  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713360000332 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst184\|70  from: datac  to: combout " "Cell: inst184\|70  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713360000332 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst184\|74  from: datad  to: combout " "Cell: inst184\|74  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713360000332 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst1\|6  from: datad  to: combout " "Cell: inst\|inst1\|6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713360000332 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Analysis & Synthesis" 0 -1 1713360000332 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713360000334 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713360000339 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Analysis & Synthesis" 0 -1 1713360000340 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713360000377 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1713360000429 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713360000431 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1713360000438 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:00 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:00" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713360000439 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1713360000563 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713360000563 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "416 " "Implemented 416 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1713360000598 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1713360000598 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1713360000598 ""} { "Info" "ICUT_CUT_TM_LCELLS" "363 " "Implemented 363 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1713360000598 ""} { "Info" "ICUT_CUT_TM_RAMS" "4 " "Implemented 4 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1713360000598 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1713360000598 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1713360000598 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 66 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 66 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "521 " "Peak virtual memory: 521 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713360000609 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 17 16:20:00 2024 " "Processing ended: Wed Apr 17 16:20:00 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713360000609 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713360000609 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713360000609 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1713360000609 ""}
