ef8d57e6b7f2 ("mlxsw: reg: Add session_id and pid to MPAT register")
3390787b61d8 ("mlxsw: reg: Add Policy-Engine Region Association Register")
c33d0cb1922e ("mlxsw: reg: Add Infrastructure Entry Delete Register")
0d6cd3fcbc02 ("mlxsw: reg: Add SPAN encapsulation to MPAT register")
1e659ebf5819 ("mlxsw: reg: Add Routing Tunnel Decap Properties Register")
72e8ebe1b3cc ("mlxsw: reg: Update RAUHTD register with IPv6 support")
7ca36994a347 ("mlxsw: reg: Add MCIA register for cable info access")
ba73e97a6376 ("mlxsw: reg: Add Router Interface Counter Register")
0171cdec03bd ("mlxsw: reg: Add Policy-Engine TCAM Entry Register Version 2")
d9c2661e1c8a ("mlxsw: reg: Add Policy-Engine TCAM Allocation Register")
10fabef5134b ("mlxsw: reg: Add Policy-Engine ACL Group Table register")
3279da4c8877 ("mlxsw: reg: Add Policy-Engine ACL Register")
76a4c7d32a0b ("mlxsw: reg: Add QoS Policer Configuration Register")
8e9658d56718 ("mlxsw: reg: Generare register names automatically")
21978dcfc8d8 ("mlxsw: reg: Use helper macro to define registers")
1803e0fb7ef9 ("mlxsw: spectrum: Limit number of FDB records per learning session")
230190548b75 ("mlxsw: reg: Add the Monitoring Port Analyzer register")
43a468562030 ("mlxsw: reg: Add Monitoring Port Analyzer Table register")
51ae8cc66244 ("mlxsw: reg: Add Shared Buffer Internal Buffer register")
a59f0b312a19 ("mlxsw: reg: Add Router Algorithmic LPM ECMP Update Register")
089f981683f8 ("mlxsw: reg: Add Router Adjacency Table register")
7cf2c205d703 ("mlxsw: reg: Add Router Algorithmic LPM Unicast Host Table Dump register")
4457b3df3fb9 ("mlxsw: reg: Add Router Algorithmic LPM Unicast Host Table register")
d5a1c749d22c ("mlxsw: reg: Add Router Algorithmic LPM Unicast Entry Register definition")
20ae4053e9ba ("mlxsw: reg: Add Router Algorithmic LPM Tree Binding Register definition")
a9823359c6fd ("mlxsw: reg: Add Router Algorithmic LPM Structure Tree Register definition")
6f9fc3cee4f1 ("mlxsw: reg: Add Router Algorithmic LPM Tree Allocation Register definition")
3dc266896d75 ("mlxsw: reg: Add Router Interface Table Register")
69c407aaf902 ("mlxsw: reg: Add Router General Configuration Register")
42a7f1d77479 ("mlxsw: reg: Extend SBPM register for occupancy control")
26176def3c1e ("mlxsw: reg: Add Shared Buffer Status register definition")
078f9c7132cb ("mlxsw: spectrum_buffers: Cache shared buffer configuration")
aa99bc70bac1 ("mlxsw: spectrum_buffers: Rename "pool" to "pr" in initialization")
b11c3b4018e6 ("mlxsw: spectrum_buffers: Push out indexes and direction out of SB structs")
94266e3278ef ("mlxsw: spectrum_buffers: Push out shared buffer register writes")
497e8592c6d2 ("mlxsw: reg: Share direction enum between SBPR, SBCM, SBPM")
6f253d8381e9 ("mlxsw: reg: Add Port Flow Control Configuration register")
2c63a555e849 ("mlxsw: reg: Add QoS Switch Traffic Class Table register")
b9b7cee40579 ("mlxsw: reg: Add QoS ETS Element Configuration register")
ff6551ec0c27 ("mlxsw: spectrum: Correctly configure headroom size")
1a1984490f5c ("mlxsw: spectrum: Add bytes to cells helper")
dd6cb0f9fdb3 ("mlxsw: spectrum: Map all switch priorities to priority group 0")
b98ff151b659 ("mlxsw: reg: Add Port Prio To Buffer register")
18f1e70c4137 ("mlxsw: spectrum: Introduce port splitting")
558c2d5e5214 ("mlxsw: spectrum: Store local port to module mapping during init")
3e9b27b8fc8b ("mlxsw: spectrum: Unmap local port from module during teardown")
c4745500e988 ("mlxsw: Implement devlink interface")
148f472da5db ("mlxsw: reg: Add the Switch Port Acceptable Frame Types register")
4f2c6ae5c64c ("switchdev: Require RTNL mutex to be held when sending FDB notifications")
419332713581 ("mlxsw: reg: Add the Switch Filtering DB Flush register")
