// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module flashSetPathNoFilter (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        flashDemux2setPathMe_1_dout,
        flashDemux2setPathMe_1_empty_n,
        flashDemux2setPathMe_1_read,
        flashDemux2setPathVa_1_dout,
        flashDemux2setPathVa_1_empty_n,
        flashDemux2setPathVa_1_read,
        memWrCmd_V_TREADY,
        memWrData_V_V_TREADY,
        memWrCmd_V_TDATA,
        memWrCmd_V_TVALID,
        memWrData_V_V_TDATA,
        memWrData_V_V_TVALID
);

parameter    ap_ST_iter0_fsm_state1 = 1'd1;
parameter    ap_ST_iter1_fsm_state2 = 2'd2;
parameter    ap_ST_iter2_fsm_state3 = 2'd2;
parameter    ap_ST_iter1_fsm_state0 = 2'd1;
parameter    ap_ST_iter2_fsm_state0 = 2'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [47:0] flashDemux2setPathMe_1_dout;
input   flashDemux2setPathMe_1_empty_n;
output   flashDemux2setPathMe_1_read;
input  [65:0] flashDemux2setPathVa_1_dout;
input   flashDemux2setPathVa_1_empty_n;
output   flashDemux2setPathVa_1_read;
input   memWrCmd_V_TREADY;
input   memWrData_V_V_TREADY;
output  [47:0] memWrCmd_V_TDATA;
output   memWrCmd_V_TVALID;
output  [63:0] memWrData_V_V_TDATA;
output   memWrData_V_V_TVALID;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg flashDemux2setPathMe_1_read;
reg flashDemux2setPathVa_1_read;

reg    ap_done_reg;
reg   [0:0] ap_CS_iter0_fsm;
wire    ap_CS_iter0_fsm_state1;
reg   [1:0] ap_CS_iter1_fsm;
wire    ap_CS_iter1_fsm_state0;
reg   [1:0] ap_CS_iter2_fsm;
wire    ap_CS_iter2_fsm_state0;
wire   [0:0] tmp_445_nbreadreq_fu_76_p3;
wire   [0:0] grp_nbreadreq_fu_84_p3;
reg    ap_predicate_op9_read_state1;
reg    ap_predicate_op23_read_state1;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    memWrCmd_V_1_ack_in;
reg   [0:0] flashSetState_load_reg_221;
reg   [0:0] tmp_445_reg_225;
reg   [0:0] tmp_448_reg_229;
reg   [0:0] tmp_451_reg_248;
reg    ap_predicate_op31_write_state2;
wire    memWrData_V_V_1_ack_in;
reg   [0:0] tmp_reg_252;
reg    ap_predicate_op34_write_state2;
reg    ap_block_state2_io;
wire    ap_CS_iter1_fsm_state2;
reg    ap_block_state3_pp0_stage0_iter2;
reg   [0:0] flashSetState_load_reg_221_pp0_iter1_reg;
reg   [0:0] tmp_445_reg_225_pp0_iter1_reg;
reg   [0:0] tmp_448_reg_229_pp0_iter1_reg;
reg   [0:0] tmp_451_reg_248_pp0_iter1_reg;
reg    ap_predicate_op41_write_state3;
reg   [0:0] tmp_reg_252_pp0_iter1_reg;
reg    ap_predicate_op46_write_state3;
reg    ap_block_state3_io;
wire    ap_CS_iter2_fsm_state3;
reg   [47:0] memWrCmd_V_1_data_out;
reg    memWrCmd_V_1_vld_in;
wire    memWrCmd_V_1_vld_out;
wire    memWrCmd_V_1_ack_out;
reg   [47:0] memWrCmd_V_1_payload_A;
reg   [47:0] memWrCmd_V_1_payload_B;
reg    memWrCmd_V_1_sel_rd;
reg    memWrCmd_V_1_sel_wr;
wire    memWrCmd_V_1_sel;
wire    memWrCmd_V_1_load_A;
wire    memWrCmd_V_1_load_B;
reg   [1:0] memWrCmd_V_1_state;
wire    memWrCmd_V_1_state_cmp_full;
reg   [63:0] memWrData_V_V_1_data_in;
reg   [63:0] memWrData_V_V_1_data_out;
reg    memWrData_V_V_1_vld_in;
wire    memWrData_V_V_1_vld_out;
wire    memWrData_V_V_1_ack_out;
reg   [63:0] memWrData_V_V_1_payload_A;
reg   [63:0] memWrData_V_V_1_payload_B;
reg    memWrData_V_V_1_sel_rd;
reg    memWrData_V_V_1_sel_wr;
wire    memWrData_V_V_1_sel;
wire    memWrData_V_V_1_load_A;
wire    memWrData_V_V_1_load_B;
reg   [1:0] memWrData_V_V_1_state;
wire    memWrData_V_V_1_state_cmp_full;
reg   [0:0] flashSetState;
reg    memWrCmd_V_TDATA_blk_n;
reg    memWrData_V_V_TDATA_blk_n;
reg    flashDemux2setPathMe_1_blk_n;
reg    flashDemux2setPathVa_1_blk_n;
wire   [31:0] setCtrlWord_address_s_fu_122_p1;
reg   [31:0] setCtrlWord_address_s_reg_233;
wire   [12:0] setCtrlWord_count_V_fu_166_p3;
reg   [12:0] setCtrlWord_count_V_reg_238;
wire   [63:0] tmp_V_54_fu_174_p1;
reg   [63:0] tmp_V_54_reg_243;
wire   [0:0] tmp_451_fu_178_p3;
wire   [63:0] tmp_V_fu_192_p1;
reg   [63:0] tmp_V_reg_256;
wire   [0:0] tmp_447_fu_196_p3;
wire  signed [47:0] tmp_2_cast_fu_216_p1;
wire   [12:0] tmp_s_fu_136_p4;
wire   [15:0] tmp_length_V_load_ne_fu_126_p4;
wire   [15:0] op2_assign_fu_146_p3;
wire   [0:0] tmp_197_i_fu_154_p2;
wire   [12:0] tmp_68_i_fu_160_p2;
wire   [44:0] tmp_2_fu_210_p3;
reg   [0:0] ap_NS_iter0_fsm;
reg   [1:0] ap_NS_iter1_fsm;
reg   [1:0] ap_NS_iter2_fsm;
reg    ap_condition_473;
reg    ap_condition_472;
reg    ap_condition_353;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_iter0_fsm = 1'd1;
#0 ap_CS_iter1_fsm = 2'd1;
#0 ap_CS_iter2_fsm = 2'd1;
#0 flashSetState_load_reg_221 = 1'd0;
#0 tmp_445_reg_225 = 1'd0;
#0 tmp_448_reg_229 = 1'd0;
#0 tmp_451_reg_248 = 1'd0;
#0 tmp_reg_252 = 1'd0;
#0 flashSetState_load_reg_221_pp0_iter1_reg = 1'd0;
#0 tmp_445_reg_225_pp0_iter1_reg = 1'd0;
#0 tmp_448_reg_229_pp0_iter1_reg = 1'd0;
#0 tmp_451_reg_248_pp0_iter1_reg = 1'd0;
#0 tmp_reg_252_pp0_iter1_reg = 1'd0;
#0 memWrCmd_V_1_payload_A = 48'd0;
#0 memWrCmd_V_1_payload_B = 48'd0;
#0 memWrCmd_V_1_sel_rd = 1'b0;
#0 memWrCmd_V_1_sel_wr = 1'b0;
#0 memWrCmd_V_1_state = 2'd0;
#0 memWrData_V_V_1_payload_A = 64'd0;
#0 memWrData_V_V_1_payload_B = 64'd0;
#0 memWrData_V_V_1_sel_rd = 1'b0;
#0 memWrData_V_V_1_sel_wr = 1'b0;
#0 memWrData_V_V_1_state = 2'd0;
#0 flashSetState = 1'd0;
#0 setCtrlWord_address_s_reg_233 = 32'd0;
#0 setCtrlWord_count_V_reg_238 = 13'd0;
#0 tmp_V_54_reg_243 = 64'd0;
#0 tmp_V_reg_256 = 64'd0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter0_fsm <= ap_ST_iter0_fsm_state1;
    end else begin
        ap_CS_iter0_fsm <= ap_NS_iter0_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter1_fsm <= ap_ST_iter1_fsm_state0;
    end else begin
        ap_CS_iter1_fsm <= ap_NS_iter1_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter2_fsm <= ap_ST_iter2_fsm_state0;
    end else begin
        ap_CS_iter2_fsm <= ap_NS_iter2_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((~((memWrCmd_V_1_ack_in == 1'b0) | (memWrData_V_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state3_io) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        flashSetState <= 1'd0;
    end else begin
        if ((1'b1 == ap_condition_472)) begin
            if (((tmp_447_fu_196_p3 == 1'd1) & (flashSetState == 1'd1))) begin
                flashSetState <= 1'd0;
            end else if ((1'b1 == ap_condition_473)) begin
                flashSetState <= 1'd1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        flashSetState_load_reg_221 <= 1'd0;
    end else begin
        if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((flashDemux2setPathVa_1_empty_n == 1'b0) & (ap_predicate_op23_read_state1 == 1'b1)) | ((flashDemux2setPathVa_1_empty_n == 1'b0) & (ap_predicate_op9_read_state1 == 1'b1)) | ((flashDemux2setPathMe_1_empty_n == 1'b0) & (ap_predicate_op9_read_state1 == 1'b1)) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((memWrCmd_V_1_ack_in == 1'b0) | (memWrData_V_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state3_io))) | ((1'b1 == ap_CS_iter1_fsm_state2) & (1'b1 == ap_block_state2_io))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
            flashSetState_load_reg_221 <= flashSetState;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        flashSetState_load_reg_221_pp0_iter1_reg <= 1'd0;
    end else begin
        if ((~((1'b1 == ap_block_state2_io) | (ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((memWrCmd_V_1_ack_in == 1'b0) | (memWrData_V_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state3_io)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
            flashSetState_load_reg_221_pp0_iter1_reg <= flashSetState_load_reg_221;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        memWrCmd_V_1_payload_A <= 48'd0;
    end else begin
        if ((memWrCmd_V_1_load_A == 1'b1)) begin
            memWrCmd_V_1_payload_A <= tmp_2_cast_fu_216_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        memWrCmd_V_1_payload_B <= 48'd0;
    end else begin
        if ((memWrCmd_V_1_load_B == 1'b1)) begin
            memWrCmd_V_1_payload_B <= tmp_2_cast_fu_216_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        memWrCmd_V_1_sel_rd <= 1'b0;
    end else begin
        if (((memWrCmd_V_1_ack_out == 1'b1) & (memWrCmd_V_1_vld_out == 1'b1))) begin
            memWrCmd_V_1_sel_rd <= ~memWrCmd_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        memWrCmd_V_1_sel_wr <= 1'b0;
    end else begin
        if (((memWrCmd_V_1_ack_in == 1'b1) & (memWrCmd_V_1_vld_in == 1'b1))) begin
            memWrCmd_V_1_sel_wr <= ~memWrCmd_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        memWrCmd_V_1_state <= 2'd0;
    end else begin
        if ((((memWrCmd_V_1_vld_in == 1'b0) & (memWrCmd_V_1_state == 2'd2)) | ((memWrCmd_V_1_vld_in == 1'b0) & (memWrCmd_V_1_ack_out == 1'b1) & (memWrCmd_V_1_state == 2'd3)))) begin
            memWrCmd_V_1_state <= 2'd2;
        end else if ((((memWrCmd_V_1_ack_out == 1'b0) & (memWrCmd_V_1_state == 2'd1)) | ((memWrCmd_V_1_ack_out == 1'b0) & (memWrCmd_V_1_vld_in == 1'b1) & (memWrCmd_V_1_state == 2'd3)))) begin
            memWrCmd_V_1_state <= 2'd1;
        end else if (((~((memWrCmd_V_1_vld_in == 1'b0) & (memWrCmd_V_1_ack_out == 1'b1)) & ~((memWrCmd_V_1_ack_out == 1'b0) & (memWrCmd_V_1_vld_in == 1'b1)) & (memWrCmd_V_1_state == 2'd3)) | ((memWrCmd_V_1_ack_out == 1'b1) & (memWrCmd_V_1_state == 2'd1)) | ((memWrCmd_V_1_vld_in == 1'b1) & (memWrCmd_V_1_state == 2'd2)))) begin
            memWrCmd_V_1_state <= 2'd3;
        end else begin
            memWrCmd_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        memWrData_V_V_1_payload_A <= 64'd0;
    end else begin
        if ((memWrData_V_V_1_load_A == 1'b1)) begin
            memWrData_V_V_1_payload_A <= memWrData_V_V_1_data_in;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        memWrData_V_V_1_payload_B <= 64'd0;
    end else begin
        if ((memWrData_V_V_1_load_B == 1'b1)) begin
            memWrData_V_V_1_payload_B <= memWrData_V_V_1_data_in;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        memWrData_V_V_1_sel_rd <= 1'b0;
    end else begin
        if (((memWrData_V_V_1_ack_out == 1'b1) & (memWrData_V_V_1_vld_out == 1'b1))) begin
            memWrData_V_V_1_sel_rd <= ~memWrData_V_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        memWrData_V_V_1_sel_wr <= 1'b0;
    end else begin
        if (((memWrData_V_V_1_vld_in == 1'b1) & (memWrData_V_V_1_ack_in == 1'b1))) begin
            memWrData_V_V_1_sel_wr <= ~memWrData_V_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        memWrData_V_V_1_state <= 2'd0;
    end else begin
        if ((((memWrData_V_V_1_vld_in == 1'b0) & (memWrData_V_V_1_state == 2'd2)) | ((memWrData_V_V_1_vld_in == 1'b0) & (memWrData_V_V_1_ack_out == 1'b1) & (memWrData_V_V_1_state == 2'd3)))) begin
            memWrData_V_V_1_state <= 2'd2;
        end else if ((((memWrData_V_V_1_ack_out == 1'b0) & (memWrData_V_V_1_state == 2'd1)) | ((memWrData_V_V_1_ack_out == 1'b0) & (memWrData_V_V_1_vld_in == 1'b1) & (memWrData_V_V_1_state == 2'd3)))) begin
            memWrData_V_V_1_state <= 2'd1;
        end else if (((~((memWrData_V_V_1_vld_in == 1'b0) & (memWrData_V_V_1_ack_out == 1'b1)) & ~((memWrData_V_V_1_ack_out == 1'b0) & (memWrData_V_V_1_vld_in == 1'b1)) & (memWrData_V_V_1_state == 2'd3)) | ((memWrData_V_V_1_ack_out == 1'b1) & (memWrData_V_V_1_state == 2'd1)) | ((memWrData_V_V_1_vld_in == 1'b1) & (memWrData_V_V_1_state == 2'd2)))) begin
            memWrData_V_V_1_state <= 2'd3;
        end else begin
            memWrData_V_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        setCtrlWord_address_s_reg_233 <= 32'd0;
    end else begin
        if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((flashDemux2setPathVa_1_empty_n == 1'b0) & (ap_predicate_op23_read_state1 == 1'b1)) | ((flashDemux2setPathVa_1_empty_n == 1'b0) & (ap_predicate_op9_read_state1 == 1'b1)) | ((flashDemux2setPathMe_1_empty_n == 1'b0) & (ap_predicate_op9_read_state1 == 1'b1)) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((memWrCmd_V_1_ack_in == 1'b0) | (memWrData_V_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state3_io))) | ((1'b1 == ap_CS_iter1_fsm_state2) & (1'b1 == ap_block_state2_io))) & (1'b1 == ap_CS_iter0_fsm_state1) & (ap_predicate_op9_read_state1 == 1'b1))) begin
            setCtrlWord_address_s_reg_233 <= setCtrlWord_address_s_fu_122_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        setCtrlWord_count_V_reg_238 <= 13'd0;
    end else begin
        if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((flashDemux2setPathVa_1_empty_n == 1'b0) & (ap_predicate_op23_read_state1 == 1'b1)) | ((flashDemux2setPathVa_1_empty_n == 1'b0) & (ap_predicate_op9_read_state1 == 1'b1)) | ((flashDemux2setPathMe_1_empty_n == 1'b0) & (ap_predicate_op9_read_state1 == 1'b1)) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((memWrCmd_V_1_ack_in == 1'b0) | (memWrData_V_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state3_io))) | ((1'b1 == ap_CS_iter1_fsm_state2) & (1'b1 == ap_block_state2_io))) & (1'b1 == ap_CS_iter0_fsm_state1) & (ap_predicate_op9_read_state1 == 1'b1))) begin
            setCtrlWord_count_V_reg_238 <= setCtrlWord_count_V_fu_166_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_445_reg_225 <= 1'd0;
    end else begin
        if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((flashDemux2setPathVa_1_empty_n == 1'b0) & (ap_predicate_op23_read_state1 == 1'b1)) | ((flashDemux2setPathVa_1_empty_n == 1'b0) & (ap_predicate_op9_read_state1 == 1'b1)) | ((flashDemux2setPathMe_1_empty_n == 1'b0) & (ap_predicate_op9_read_state1 == 1'b1)) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((memWrCmd_V_1_ack_in == 1'b0) | (memWrData_V_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state3_io))) | ((1'b1 == ap_CS_iter1_fsm_state2) & (1'b1 == ap_block_state2_io))) & (flashSetState == 1'd0) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
            tmp_445_reg_225 <= flashDemux2setPathMe_1_empty_n;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_445_reg_225_pp0_iter1_reg <= 1'd0;
    end else begin
        if ((~((1'b1 == ap_block_state2_io) | (ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((memWrCmd_V_1_ack_in == 1'b0) | (memWrData_V_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state3_io)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
            tmp_445_reg_225_pp0_iter1_reg <= tmp_445_reg_225;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_448_reg_229 <= 1'd0;
    end else begin
        if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((flashDemux2setPathVa_1_empty_n == 1'b0) & (ap_predicate_op23_read_state1 == 1'b1)) | ((flashDemux2setPathVa_1_empty_n == 1'b0) & (ap_predicate_op9_read_state1 == 1'b1)) | ((flashDemux2setPathMe_1_empty_n == 1'b0) & (ap_predicate_op9_read_state1 == 1'b1)) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((memWrCmd_V_1_ack_in == 1'b0) | (memWrData_V_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state3_io))) | ((1'b1 == ap_CS_iter1_fsm_state2) & (1'b1 == ap_block_state2_io))) & (tmp_445_nbreadreq_fu_76_p3 == 1'd1) & (flashSetState == 1'd0) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
            tmp_448_reg_229 <= flashDemux2setPathVa_1_empty_n;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_448_reg_229_pp0_iter1_reg <= 1'd0;
    end else begin
        if ((~((1'b1 == ap_block_state2_io) | (ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((memWrCmd_V_1_ack_in == 1'b0) | (memWrData_V_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state3_io)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
            tmp_448_reg_229_pp0_iter1_reg <= tmp_448_reg_229;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_451_reg_248 <= 1'd0;
    end else begin
        if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((flashDemux2setPathVa_1_empty_n == 1'b0) & (ap_predicate_op23_read_state1 == 1'b1)) | ((flashDemux2setPathVa_1_empty_n == 1'b0) & (ap_predicate_op9_read_state1 == 1'b1)) | ((flashDemux2setPathMe_1_empty_n == 1'b0) & (ap_predicate_op9_read_state1 == 1'b1)) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((memWrCmd_V_1_ack_in == 1'b0) | (memWrData_V_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state3_io))) | ((1'b1 == ap_CS_iter1_fsm_state2) & (1'b1 == ap_block_state2_io))) & (1'b1 == ap_CS_iter0_fsm_state1) & (ap_predicate_op9_read_state1 == 1'b1))) begin
            tmp_451_reg_248 <= flashDemux2setPathVa_1_dout[32'd64];
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_451_reg_248_pp0_iter1_reg <= 1'd0;
    end else begin
        if ((~((1'b1 == ap_block_state2_io) | (ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((memWrCmd_V_1_ack_in == 1'b0) | (memWrData_V_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state3_io)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
            tmp_451_reg_248_pp0_iter1_reg <= tmp_451_reg_248;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_V_54_reg_243 <= 64'd0;
    end else begin
        if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((flashDemux2setPathVa_1_empty_n == 1'b0) & (ap_predicate_op23_read_state1 == 1'b1)) | ((flashDemux2setPathVa_1_empty_n == 1'b0) & (ap_predicate_op9_read_state1 == 1'b1)) | ((flashDemux2setPathMe_1_empty_n == 1'b0) & (ap_predicate_op9_read_state1 == 1'b1)) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((memWrCmd_V_1_ack_in == 1'b0) | (memWrData_V_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state3_io))) | ((1'b1 == ap_CS_iter1_fsm_state2) & (1'b1 == ap_block_state2_io))) & (1'b1 == ap_CS_iter0_fsm_state1) & (ap_predicate_op9_read_state1 == 1'b1))) begin
            tmp_V_54_reg_243 <= tmp_V_54_fu_174_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_V_reg_256 <= 64'd0;
    end else begin
        if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((flashDemux2setPathVa_1_empty_n == 1'b0) & (ap_predicate_op23_read_state1 == 1'b1)) | ((flashDemux2setPathVa_1_empty_n == 1'b0) & (ap_predicate_op9_read_state1 == 1'b1)) | ((flashDemux2setPathMe_1_empty_n == 1'b0) & (ap_predicate_op9_read_state1 == 1'b1)) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((memWrCmd_V_1_ack_in == 1'b0) | (memWrData_V_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state3_io))) | ((1'b1 == ap_CS_iter1_fsm_state2) & (1'b1 == ap_block_state2_io))) & (1'b1 == ap_CS_iter0_fsm_state1) & (ap_predicate_op23_read_state1 == 1'b1))) begin
            tmp_V_reg_256 <= tmp_V_fu_192_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_reg_252 <= 1'd0;
    end else begin
        if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((flashDemux2setPathVa_1_empty_n == 1'b0) & (ap_predicate_op23_read_state1 == 1'b1)) | ((flashDemux2setPathVa_1_empty_n == 1'b0) & (ap_predicate_op9_read_state1 == 1'b1)) | ((flashDemux2setPathMe_1_empty_n == 1'b0) & (ap_predicate_op9_read_state1 == 1'b1)) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((memWrCmd_V_1_ack_in == 1'b0) | (memWrData_V_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state3_io))) | ((1'b1 == ap_CS_iter1_fsm_state2) & (1'b1 == ap_block_state2_io))) & (flashSetState == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
            tmp_reg_252 <= flashDemux2setPathVa_1_empty_n;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_reg_252_pp0_iter1_reg <= 1'd0;
    end else begin
        if ((~((1'b1 == ap_block_state2_io) | (ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((memWrCmd_V_1_ack_in == 1'b0) | (memWrData_V_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state3_io)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
            tmp_reg_252_pp0_iter1_reg <= tmp_reg_252;
        end
    end
end

always @ (*) begin
    if ((~((memWrCmd_V_1_ack_in == 1'b0) | (memWrData_V_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state3_io) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state0) & (1'b1 == ap_CS_iter1_fsm_state0) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((flashDemux2setPathVa_1_empty_n == 1'b0) & (ap_predicate_op23_read_state1 == 1'b1)) | ((flashDemux2setPathVa_1_empty_n == 1'b0) & (ap_predicate_op9_read_state1 == 1'b1)) | ((flashDemux2setPathMe_1_empty_n == 1'b0) & (ap_predicate_op9_read_state1 == 1'b1)) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((memWrCmd_V_1_ack_in == 1'b0) | (memWrData_V_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state3_io))) | ((1'b1 == ap_CS_iter1_fsm_state2) & (1'b1 == ap_block_state2_io))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_iter0_fsm_state1) & (ap_start == 1'b1) & (ap_predicate_op9_read_state1 == 1'b1))) begin
        flashDemux2setPathMe_1_blk_n = flashDemux2setPathMe_1_empty_n;
    end else begin
        flashDemux2setPathMe_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((flashDemux2setPathVa_1_empty_n == 1'b0) & (ap_predicate_op23_read_state1 == 1'b1)) | ((flashDemux2setPathVa_1_empty_n == 1'b0) & (ap_predicate_op9_read_state1 == 1'b1)) | ((flashDemux2setPathMe_1_empty_n == 1'b0) & (ap_predicate_op9_read_state1 == 1'b1)) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((memWrCmd_V_1_ack_in == 1'b0) | (memWrData_V_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state3_io))) | ((1'b1 == ap_CS_iter1_fsm_state2) & (1'b1 == ap_block_state2_io))) & (1'b1 == ap_CS_iter0_fsm_state1) & (ap_predicate_op9_read_state1 == 1'b1))) begin
        flashDemux2setPathMe_1_read = 1'b1;
    end else begin
        flashDemux2setPathMe_1_read = 1'b0;
    end
end

always @ (*) begin
    if (((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_iter0_fsm_state1) & (ap_start == 1'b1) & (ap_predicate_op23_read_state1 == 1'b1)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_iter0_fsm_state1) & (ap_start == 1'b1) & (ap_predicate_op9_read_state1 == 1'b1)))) begin
        flashDemux2setPathVa_1_blk_n = flashDemux2setPathVa_1_empty_n;
    end else begin
        flashDemux2setPathVa_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((flashDemux2setPathVa_1_empty_n == 1'b0) & (ap_predicate_op23_read_state1 == 1'b1)) | ((flashDemux2setPathVa_1_empty_n == 1'b0) & (ap_predicate_op9_read_state1 == 1'b1)) | ((flashDemux2setPathMe_1_empty_n == 1'b0) & (ap_predicate_op9_read_state1 == 1'b1)) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((memWrCmd_V_1_ack_in == 1'b0) | (memWrData_V_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state3_io))) | ((1'b1 == ap_CS_iter1_fsm_state2) & (1'b1 == ap_block_state2_io))) & (1'b1 == ap_CS_iter0_fsm_state1) & (ap_predicate_op23_read_state1 == 1'b1)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((flashDemux2setPathVa_1_empty_n == 1'b0) & (ap_predicate_op23_read_state1 == 1'b1)) | ((flashDemux2setPathVa_1_empty_n == 1'b0) & (ap_predicate_op9_read_state1 == 1'b1)) | ((flashDemux2setPathMe_1_empty_n == 1'b0) & (ap_predicate_op9_read_state1 == 1'b1)) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((memWrCmd_V_1_ack_in == 1'b0) | (memWrData_V_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state3_io))) | ((1'b1 == ap_CS_iter1_fsm_state2) & (1'b1 == ap_block_state2_io))) & (1'b1 == ap_CS_iter0_fsm_state1) & (ap_predicate_op9_read_state1 == 1'b1)))) begin
        flashDemux2setPathVa_1_read = 1'b1;
    end else begin
        flashDemux2setPathVa_1_read = 1'b0;
    end
end

always @ (*) begin
    if ((memWrCmd_V_1_sel == 1'b1)) begin
        memWrCmd_V_1_data_out = memWrCmd_V_1_payload_B;
    end else begin
        memWrCmd_V_1_data_out = memWrCmd_V_1_payload_A;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state2_io) | (ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((memWrCmd_V_1_ack_in == 1'b0) | (memWrData_V_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state3_io)))) & (1'b1 == ap_CS_iter1_fsm_state2) & (ap_predicate_op31_write_state2 == 1'b1))) begin
        memWrCmd_V_1_vld_in = 1'b1;
    end else begin
        memWrCmd_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_iter1_fsm_state2) & (ap_predicate_op31_write_state2 == 1'b1)) | ((1'b1 == ap_CS_iter2_fsm_state3) & (ap_predicate_op41_write_state3 == 1'b1)))) begin
        memWrCmd_V_TDATA_blk_n = memWrCmd_V_1_state[1'd1];
    end else begin
        memWrCmd_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_353)) begin
        if ((ap_predicate_op34_write_state2 == 1'b1)) begin
            memWrData_V_V_1_data_in = tmp_V_reg_256;
        end else if ((ap_predicate_op31_write_state2 == 1'b1)) begin
            memWrData_V_V_1_data_in = tmp_V_54_reg_243;
        end else begin
            memWrData_V_V_1_data_in = 'bx;
        end
    end else begin
        memWrData_V_V_1_data_in = 'bx;
    end
end

always @ (*) begin
    if ((memWrData_V_V_1_sel == 1'b1)) begin
        memWrData_V_V_1_data_out = memWrData_V_V_1_payload_B;
    end else begin
        memWrData_V_V_1_data_out = memWrData_V_V_1_payload_A;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_block_state2_io) | (ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((memWrCmd_V_1_ack_in == 1'b0) | (memWrData_V_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state3_io)))) & (1'b1 == ap_CS_iter1_fsm_state2) & (ap_predicate_op31_write_state2 == 1'b1)) | (~((1'b1 == ap_block_state2_io) | (ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((memWrCmd_V_1_ack_in == 1'b0) | (memWrData_V_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state3_io)))) & (1'b1 == ap_CS_iter1_fsm_state2) & (ap_predicate_op34_write_state2 == 1'b1)))) begin
        memWrData_V_V_1_vld_in = 1'b1;
    end else begin
        memWrData_V_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_iter1_fsm_state2) & (ap_predicate_op31_write_state2 == 1'b1)) | ((1'b1 == ap_CS_iter2_fsm_state3) & (ap_predicate_op46_write_state3 == 1'b1)) | ((1'b1 == ap_CS_iter2_fsm_state3) & (ap_predicate_op41_write_state3 == 1'b1)) | ((1'b1 == ap_CS_iter1_fsm_state2) & (ap_predicate_op34_write_state2 == 1'b1)))) begin
        memWrData_V_V_TDATA_blk_n = memWrData_V_V_1_state[1'd1];
    end else begin
        memWrData_V_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    case (ap_CS_iter0_fsm)
        ap_ST_iter0_fsm_state1 : begin
            ap_NS_iter0_fsm = ap_ST_iter0_fsm_state1;
        end
        default : begin
            ap_NS_iter0_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter1_fsm)
        ap_ST_iter1_fsm_state2 : begin
            if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((flashDemux2setPathVa_1_empty_n == 1'b0) & (ap_predicate_op23_read_state1 == 1'b1)) | ((flashDemux2setPathVa_1_empty_n == 1'b0) & (ap_predicate_op9_read_state1 == 1'b1)) | ((flashDemux2setPathMe_1_empty_n == 1'b0) & (ap_predicate_op9_read_state1 == 1'b1))) & ~((1'b1 == ap_block_state2_io) | (ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((memWrCmd_V_1_ack_in == 1'b0) | (memWrData_V_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state3_io)))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end else if ((~((1'b1 == ap_block_state2_io) | (ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((memWrCmd_V_1_ack_in == 1'b0) | (memWrData_V_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state3_io)))) & ((1'b0 == ap_CS_iter0_fsm_state1) | ((1'b1 == ap_CS_iter0_fsm_state1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((flashDemux2setPathVa_1_empty_n == 1'b0) & (ap_predicate_op23_read_state1 == 1'b1)) | ((flashDemux2setPathVa_1_empty_n == 1'b0) & (ap_predicate_op9_read_state1 == 1'b1)) | ((flashDemux2setPathMe_1_empty_n == 1'b0) & (ap_predicate_op9_read_state1 == 1'b1))))))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state0;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end
        end
        ap_ST_iter1_fsm_state0 : begin
            if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((flashDemux2setPathVa_1_empty_n == 1'b0) & (ap_predicate_op23_read_state1 == 1'b1)) | ((flashDemux2setPathVa_1_empty_n == 1'b0) & (ap_predicate_op9_read_state1 == 1'b1)) | ((flashDemux2setPathMe_1_empty_n == 1'b0) & (ap_predicate_op9_read_state1 == 1'b1)) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((memWrCmd_V_1_ack_in == 1'b0) | (memWrData_V_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state3_io))) | ((1'b1 == ap_CS_iter1_fsm_state2) & (1'b1 == ap_block_state2_io))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter1_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter2_fsm)
        ap_ST_iter2_fsm_state3 : begin
            if ((~((memWrCmd_V_1_ack_in == 1'b0) | (memWrData_V_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state3_io) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_iter1_fsm_state2) & (1'b0 == ap_block_state2_io))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state3;
            end else if ((~((memWrCmd_V_1_ack_in == 1'b0) | (memWrData_V_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state3_io) | (ap_done_reg == 1'b1)) & ((1'b0 == ap_CS_iter1_fsm_state2) | ((1'b1 == ap_CS_iter1_fsm_state2) & (1'b1 == ap_block_state2_io))))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state0;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state3;
            end
        end
        ap_ST_iter2_fsm_state0 : begin
            if ((~((1'b1 == ap_block_state2_io) | (ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((memWrCmd_V_1_ack_in == 1'b0) | (memWrData_V_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state3_io)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state3;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter2_fsm = 'bx;
        end
    endcase
end

assign ap_CS_iter0_fsm_state1 = ap_CS_iter0_fsm[32'd0];

assign ap_CS_iter1_fsm_state0 = ap_CS_iter1_fsm[32'd0];

assign ap_CS_iter1_fsm_state2 = ap_CS_iter1_fsm[32'd1];

assign ap_CS_iter2_fsm_state0 = ap_CS_iter2_fsm[32'd0];

assign ap_CS_iter2_fsm_state3 = ap_CS_iter2_fsm[32'd1];

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((flashDemux2setPathVa_1_empty_n == 1'b0) & (ap_predicate_op23_read_state1 == 1'b1)) | ((flashDemux2setPathVa_1_empty_n == 1'b0) & (ap_predicate_op9_read_state1 == 1'b1)) | ((flashDemux2setPathMe_1_empty_n == 1'b0) & (ap_predicate_op9_read_state1 == 1'b1)));
end

always @ (*) begin
    ap_block_state2_io = (((memWrData_V_V_1_ack_in == 1'b0) & (ap_predicate_op31_write_state2 == 1'b1)) | ((memWrCmd_V_1_ack_in == 1'b0) & (ap_predicate_op31_write_state2 == 1'b1)) | ((memWrData_V_V_1_ack_in == 1'b0) & (ap_predicate_op34_write_state2 == 1'b1)));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_io = (((memWrCmd_V_1_ack_in == 1'b0) & (ap_predicate_op41_write_state3 == 1'b1)) | ((memWrData_V_V_1_ack_in == 1'b0) & (ap_predicate_op46_write_state3 == 1'b1)) | ((memWrData_V_V_1_ack_in == 1'b0) & (ap_predicate_op41_write_state3 == 1'b1)));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = ((memWrCmd_V_1_ack_in == 1'b0) | (memWrData_V_V_1_ack_in == 1'b0));
end

always @ (*) begin
    ap_condition_353 = (~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((memWrCmd_V_1_ack_in == 1'b0) | (memWrData_V_V_1_ack_in == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2));
end

always @ (*) begin
    ap_condition_472 = (~((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((flashDemux2setPathVa_1_empty_n == 1'b0) & (ap_predicate_op23_read_state1 == 1'b1)) | ((flashDemux2setPathVa_1_empty_n == 1'b0) & (ap_predicate_op9_read_state1 == 1'b1)) | ((flashDemux2setPathMe_1_empty_n == 1'b0) & (ap_predicate_op9_read_state1 == 1'b1)) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((memWrCmd_V_1_ack_in == 1'b0) | (memWrData_V_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state3_io))) | ((1'b1 == ap_CS_iter1_fsm_state2) & (1'b1 == ap_block_state2_io))) & (grp_nbreadreq_fu_84_p3 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1));
end

always @ (*) begin
    ap_condition_473 = ((tmp_451_fu_178_p3 == 1'd1) & (tmp_445_nbreadreq_fu_76_p3 == 1'd1) & (flashSetState == 1'd0));
end

always @ (*) begin
    ap_predicate_op23_read_state1 = ((grp_nbreadreq_fu_84_p3 == 1'd1) & (flashSetState == 1'd1));
end

always @ (*) begin
    ap_predicate_op31_write_state2 = ((tmp_451_reg_248 == 1'd1) & (tmp_448_reg_229 == 1'd1) & (tmp_445_reg_225 == 1'd1) & (flashSetState_load_reg_221 == 1'd0));
end

always @ (*) begin
    ap_predicate_op34_write_state2 = ((flashSetState_load_reg_221 == 1'd1) & (tmp_reg_252 == 1'd1));
end

always @ (*) begin
    ap_predicate_op41_write_state3 = ((tmp_451_reg_248_pp0_iter1_reg == 1'd1) & (tmp_448_reg_229_pp0_iter1_reg == 1'd1) & (tmp_445_reg_225_pp0_iter1_reg == 1'd1) & (flashSetState_load_reg_221_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op46_write_state3 = ((tmp_reg_252_pp0_iter1_reg == 1'd1) & (flashSetState_load_reg_221_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op9_read_state1 = ((grp_nbreadreq_fu_84_p3 == 1'd1) & (tmp_445_nbreadreq_fu_76_p3 == 1'd1) & (flashSetState == 1'd0));
end

assign grp_nbreadreq_fu_84_p3 = flashDemux2setPathVa_1_empty_n;

assign memWrCmd_V_1_ack_in = memWrCmd_V_1_state[1'd1];

assign memWrCmd_V_1_ack_out = memWrCmd_V_TREADY;

assign memWrCmd_V_1_load_A = (memWrCmd_V_1_state_cmp_full & ~memWrCmd_V_1_sel_wr);

assign memWrCmd_V_1_load_B = (memWrCmd_V_1_state_cmp_full & memWrCmd_V_1_sel_wr);

assign memWrCmd_V_1_sel = memWrCmd_V_1_sel_rd;

assign memWrCmd_V_1_state_cmp_full = ((memWrCmd_V_1_state != 2'd1) ? 1'b1 : 1'b0);

assign memWrCmd_V_1_vld_out = memWrCmd_V_1_state[1'd0];

assign memWrCmd_V_TDATA = memWrCmd_V_1_data_out;

assign memWrCmd_V_TVALID = memWrCmd_V_1_state[1'd0];

assign memWrData_V_V_1_ack_in = memWrData_V_V_1_state[1'd1];

assign memWrData_V_V_1_ack_out = memWrData_V_V_TREADY;

assign memWrData_V_V_1_load_A = (memWrData_V_V_1_state_cmp_full & ~memWrData_V_V_1_sel_wr);

assign memWrData_V_V_1_load_B = (memWrData_V_V_1_state_cmp_full & memWrData_V_V_1_sel_wr);

assign memWrData_V_V_1_sel = memWrData_V_V_1_sel_rd;

assign memWrData_V_V_1_state_cmp_full = ((memWrData_V_V_1_state != 2'd1) ? 1'b1 : 1'b0);

assign memWrData_V_V_1_vld_out = memWrData_V_V_1_state[1'd0];

assign memWrData_V_V_TDATA = memWrData_V_V_1_data_out;

assign memWrData_V_V_TVALID = memWrData_V_V_1_state[1'd0];

assign op2_assign_fu_146_p3 = {{tmp_s_fu_136_p4}, {3'd0}};

assign setCtrlWord_address_s_fu_122_p1 = flashDemux2setPathMe_1_dout[31:0];

assign setCtrlWord_count_V_fu_166_p3 = ((tmp_197_i_fu_154_p2[0:0] === 1'b1) ? tmp_68_i_fu_160_p2 : tmp_s_fu_136_p4);

assign tmp_197_i_fu_154_p2 = ((tmp_length_V_load_ne_fu_126_p4 > op2_assign_fu_146_p3) ? 1'b1 : 1'b0);

assign tmp_2_cast_fu_216_p1 = $signed(tmp_2_fu_210_p3);

assign tmp_2_fu_210_p3 = {{setCtrlWord_count_V_reg_238}, {setCtrlWord_address_s_reg_233}};

assign tmp_445_nbreadreq_fu_76_p3 = flashDemux2setPathMe_1_empty_n;

assign tmp_447_fu_196_p3 = flashDemux2setPathVa_1_dout[32'd65];

assign tmp_451_fu_178_p3 = flashDemux2setPathVa_1_dout[32'd64];

assign tmp_68_i_fu_160_p2 = (13'd1 + tmp_s_fu_136_p4);

assign tmp_V_54_fu_174_p1 = flashDemux2setPathVa_1_dout[63:0];

assign tmp_V_fu_192_p1 = flashDemux2setPathVa_1_dout[63:0];

assign tmp_length_V_load_ne_fu_126_p4 = {{flashDemux2setPathMe_1_dout[47:32]}};

assign tmp_s_fu_136_p4 = {{flashDemux2setPathMe_1_dout[47:35]}};

endmodule //flashSetPathNoFilter
