{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 17 18:30:59 2019 " "Info: Processing started: Fri May 17 18:30:59 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off PQP -c PQP --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off PQP -c PQP --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.Sllv_2742 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.Sllv_2742\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.Srav_2542 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.Srav_2542\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.SllvWriteReg_2712 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.SllvWriteReg_2712\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.SllWriteReg_2770 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.SllWriteReg_2770\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.SllvOp_2598 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.SllvOp_2598\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.SllOp_2570 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.SllOp_2570\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.SrlOp_2426 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.SrlOp_2426\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.SrlWriteReg_2398 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.SrlWriteReg_2398\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.SravWriteReg_2484 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.SravWriteReg_2484\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.SraOp_2654 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.SraOp_2654\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.SraWriteReg_2626 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.SraWriteReg_2626\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.SravOp_2512 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.SravOp_2512\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.Sll_2800 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.Sll_2800\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.Srl_2456 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.Srl_2456\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.Sra_2684 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.Sra_2684\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.WaitMemRead2_3006 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.WaitMemRead2_3006\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.Jr_2830 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.Jr_2830\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.Lw_2060 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.Lw_2060\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.Decode_3176 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.Decode_3176\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.OverflowExc_2340 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.OverflowExc_2340\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.LGet_2032 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.LGet_2032\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.WaitMemRead_3204 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.WaitMemRead_3204\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.BleCompare_2088 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.BleCompare_2088\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.BneCompare_2200 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.BneCompare_2200\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.BeqCompare_2256 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.BeqCompare_2256\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.BgtCompare_2144 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.BgtCompare_2144\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.Slt_2370 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.Slt_2370\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.Rte_2860 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.Rte_2860\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.Add_3148 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.Add_3148\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.Start_3232 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.Start_3232\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.Ble_2116 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.Ble_2116\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.Bne_2228 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.Bne_2228\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.Beq_2284 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.Beq_2284\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.Bgt_2172 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.Bgt_2172\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.Addi_3062 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.Addi_3062\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.WriteInPC_2888 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.WriteInPC_2888\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.Break_2918 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.Break_2918\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.Sub_2948 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.Sub_2948\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.Lui_1914 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.Lui_1914\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.And_2978 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.And_2978\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.WriteInReg_3118 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.WriteInReg_3118\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.LSaveh_1974 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.LSaveh_1974\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.LSaveb_1944 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.LSaveb_1944\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.LSave_2004 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.LSave_2004\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.Addiu_2312 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.Addiu_2312\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.Lui2_1886 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.Lui2_1886\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.WriteInRegAddi_3034 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.WriteInRegAddi_3034\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.Wait_3090 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.Wait_3090\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|contador\[1\] " "Warning: Node \"ControlUnit:ControlUnit\|contador\[1\]\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.Mult_1858 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.Mult_1858\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|contador\[5\] " "Warning: Node \"ControlUnit:ControlUnit\|contador\[5\]\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|contador\[2\] " "Warning: Node \"ControlUnit:ControlUnit\|contador\[2\]\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|contador\[3\] " "Warning: Node \"ControlUnit:ControlUnit\|contador\[3\]\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|contador\[4\] " "Warning: Node \"ControlUnit:ControlUnit\|contador\[4\]\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|MultControl " "Warning: Node \"ControlUnit:ControlUnit\|MultControl\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "ControlUnit:ControlUnit\|contador\[0\]~0 " "Warning: Node \"ControlUnit:ControlUnit\|contador\[0\]~0\"" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "ControlUnit:ControlUnit\|Selector56~1 " "Warning: Node \"ControlUnit:ControlUnit\|Selector56~1\"" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 2 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "39 " "Warning: Found 39 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "ControlUnit:ControlUnit\|contador\[4\] " "Info: Detected ripple clock \"ControlUnit:ControlUnit\|contador\[4\]\" as buffer" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ControlUnit:ControlUnit\|contador\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ControlUnit:ControlUnit\|contador\[3\] " "Info: Detected ripple clock \"ControlUnit:ControlUnit\|contador\[3\]\" as buffer" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ControlUnit:ControlUnit\|contador\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ControlUnit:ControlUnit\|contador\[2\] " "Info: Detected ripple clock \"ControlUnit:ControlUnit\|contador\[2\]\" as buffer" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ControlUnit:ControlUnit\|contador\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ControlUnit:ControlUnit\|contador\[5\] " "Info: Detected ripple clock \"ControlUnit:ControlUnit\|contador\[5\]\" as buffer" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ControlUnit:ControlUnit\|contador\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ControlUnit:ControlUnit\|contador\[1\] " "Info: Detected ripple clock \"ControlUnit:ControlUnit\|contador\[1\]\" as buffer" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ControlUnit:ControlUnit\|contador\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ControlUnit:ControlUnit\|WideOr73 " "Info: Detected gated clock \"ControlUnit:ControlUnit\|WideOr73\" as buffer" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ControlUnit:ControlUnit\|WideOr73" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ControlUnit:ControlUnit\|Selector56~1 " "Info: Detected gated clock \"ControlUnit:ControlUnit\|Selector56~1\" as buffer" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ControlUnit:ControlUnit\|Selector56~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ControlUnit:ControlUnit\|Equal11~0 " "Info: Detected gated clock \"ControlUnit:ControlUnit\|Equal11~0\" as buffer" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 1234 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ControlUnit:ControlUnit\|Equal11~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ControlUnit:ControlUnit\|state.Mult " "Info: Detected ripple clock \"ControlUnit:ControlUnit\|state.Mult\" as buffer" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 91 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ControlUnit:ControlUnit\|state.Mult" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ControlUnit:ControlUnit\|Selector16~0 " "Info: Detected gated clock \"ControlUnit:ControlUnit\|Selector16~0\" as buffer" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ControlUnit:ControlUnit\|Selector16~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ControlUnit:ControlUnit\|state.Reset " "Info: Detected ripple clock \"ControlUnit:ControlUnit\|state.Reset\" as buffer" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 91 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ControlUnit:ControlUnit\|state.Reset" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ControlUnit:ControlUnit\|WideOr18~0 " "Info: Detected gated clock \"ControlUnit:ControlUnit\|WideOr18~0\" as buffer" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 231 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ControlUnit:ControlUnit\|WideOr18~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ControlUnit:ControlUnit\|WideOr18~1 " "Info: Detected gated clock \"ControlUnit:ControlUnit\|WideOr18~1\" as buffer" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 231 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ControlUnit:ControlUnit\|WideOr18~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ControlUnit:ControlUnit\|WideOr18~2 " "Info: Detected gated clock \"ControlUnit:ControlUnit\|WideOr18~2\" as buffer" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 231 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ControlUnit:ControlUnit\|WideOr18~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ControlUnit:ControlUnit\|nextstate.Bne~0 " "Info: Detected gated clock \"ControlUnit:ControlUnit\|nextstate.Bne~0\" as buffer" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 91 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ControlUnit:ControlUnit\|nextstate.Bne~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ControlUnit:ControlUnit\|state.Start " "Info: Detected ripple clock \"ControlUnit:ControlUnit\|state.Start\" as buffer" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 91 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ControlUnit:ControlUnit\|state.Start" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ControlUnit:ControlUnit\|Decoder2~0 " "Info: Detected gated clock \"ControlUnit:ControlUnit\|Decoder2~0\" as buffer" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 1085 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ControlUnit:ControlUnit\|Decoder2~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:InstructionRegister\|Instr31_26\[2\] " "Info: Detected ripple clock \"Instr_Reg:InstructionRegister\|Instr31_26\[2\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:InstructionRegister\|Instr31_26\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ControlUnit:ControlUnit\|nextstate.Bne~1 " "Info: Detected gated clock \"ControlUnit:ControlUnit\|nextstate.Bne~1\" as buffer" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 91 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ControlUnit:ControlUnit\|nextstate.Bne~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:InstructionRegister\|Instr31_26\[0\] " "Info: Detected ripple clock \"Instr_Reg:InstructionRegister\|Instr31_26\[0\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:InstructionRegister\|Instr31_26\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ControlUnit:ControlUnit\|Selector123~0 " "Info: Detected gated clock \"ControlUnit:ControlUnit\|Selector123~0\" as buffer" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ControlUnit:ControlUnit\|Selector123~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:InstructionRegister\|Instr31_26\[3\] " "Info: Detected ripple clock \"Instr_Reg:InstructionRegister\|Instr31_26\[3\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:InstructionRegister\|Instr31_26\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:InstructionRegister\|Instr31_26\[1\] " "Info: Detected ripple clock \"Instr_Reg:InstructionRegister\|Instr31_26\[1\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:InstructionRegister\|Instr31_26\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:InstructionRegister\|Instr31_26\[5\] " "Info: Detected ripple clock \"Instr_Reg:InstructionRegister\|Instr31_26\[5\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:InstructionRegister\|Instr31_26\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ControlUnit:ControlUnit\|WideOr21~0 " "Info: Detected gated clock \"ControlUnit:ControlUnit\|WideOr21~0\" as buffer" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 1085 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ControlUnit:ControlUnit\|WideOr21~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:InstructionRegister\|Instr31_26\[4\] " "Info: Detected ripple clock \"Instr_Reg:InstructionRegister\|Instr31_26\[4\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:InstructionRegister\|Instr31_26\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ControlUnit:ControlUnit\|Selector123~1 " "Info: Detected gated clock \"ControlUnit:ControlUnit\|Selector123~1\" as buffer" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ControlUnit:ControlUnit\|Selector123~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:InstructionRegister\|Instr15_0\[4\] " "Info: Detected ripple clock \"Instr_Reg:InstructionRegister\|Instr15_0\[4\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:InstructionRegister\|Instr15_0\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:InstructionRegister\|Instr15_0\[3\] " "Info: Detected ripple clock \"Instr_Reg:InstructionRegister\|Instr15_0\[3\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:InstructionRegister\|Instr15_0\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ControlUnit:ControlUnit\|state.WaitMemRead " "Info: Detected ripple clock \"ControlUnit:ControlUnit\|state.WaitMemRead\" as buffer" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 91 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ControlUnit:ControlUnit\|state.WaitMemRead" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ControlUnit:ControlUnit\|state.LGet " "Info: Detected ripple clock \"ControlUnit:ControlUnit\|state.LGet\" as buffer" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 91 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ControlUnit:ControlUnit\|state.LGet" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ControlUnit:ControlUnit\|Selector123~2 " "Info: Detected gated clock \"ControlUnit:ControlUnit\|Selector123~2\" as buffer" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ControlUnit:ControlUnit\|Selector123~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ControlUnit:ControlUnit\|state.Decode " "Info: Detected ripple clock \"ControlUnit:ControlUnit\|state.Decode\" as buffer" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 91 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ControlUnit:ControlUnit\|state.Decode" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:InstructionRegister\|Instr15_0\[0\] " "Info: Detected ripple clock \"Instr_Reg:InstructionRegister\|Instr15_0\[0\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:InstructionRegister\|Instr15_0\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ControlUnit:ControlUnit\|Selector119~0 " "Info: Detected gated clock \"ControlUnit:ControlUnit\|Selector119~0\" as buffer" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ControlUnit:ControlUnit\|Selector119~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:InstructionRegister\|Instr15_0\[5\] " "Info: Detected ripple clock \"Instr_Reg:InstructionRegister\|Instr15_0\[5\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:InstructionRegister\|Instr15_0\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:InstructionRegister\|Instr15_0\[2\] " "Info: Detected ripple clock \"Instr_Reg:InstructionRegister\|Instr15_0\[2\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:InstructionRegister\|Instr15_0\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:InstructionRegister\|Instr15_0\[1\] " "Info: Detected ripple clock \"Instr_Reg:InstructionRegister\|Instr15_0\[1\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:InstructionRegister\|Instr15_0\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ControlUnit:ControlUnit\|state.WaitMemRead2 " "Info: Detected ripple clock \"ControlUnit:ControlUnit\|state.WaitMemRead2\" as buffer" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 91 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ControlUnit:ControlUnit\|state.WaitMemRead2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register ControlUnit:ControlUnit\|nextstate.SraOp_2654 register ControlUnit:ControlUnit\|state.SraOp 60.89 MHz 16.424 ns Internal " "Info: Clock \"clock\" has Internal fmax of 60.89 MHz between source register \"ControlUnit:ControlUnit\|nextstate.SraOp_2654\" and destination register \"ControlUnit:ControlUnit\|state.SraOp\" (period= 16.424 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.674 ns + Longest register register " "Info: + Longest register to register delay is 0.674 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ControlUnit:ControlUnit\|nextstate.SraOp_2654 1 REG LCCOMB_X7_Y13_N12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X7_Y13_N12; Fanout = 1; REG Node = 'ControlUnit:ControlUnit\|nextstate.SraOp_2654'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { ControlUnit:ControlUnit|nextstate.SraOp_2654 } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.309 ns) 0.674 ns ControlUnit:ControlUnit\|state.SraOp 2 REG LCFF_X7_Y13_N15 5 " "Info: 2: + IC(0.365 ns) + CELL(0.309 ns) = 0.674 ns; Loc. = LCFF_X7_Y13_N15; Fanout = 5; REG Node = 'ControlUnit:ControlUnit\|state.SraOp'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.674 ns" { ControlUnit:ControlUnit|nextstate.SraOp_2654 ControlUnit:ControlUnit|state.SraOp } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.309 ns ( 45.85 % ) " "Info: Total cell delay = 0.309 ns ( 45.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.365 ns ( 54.15 % ) " "Info: Total interconnect delay = 0.365 ns ( 54.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.674 ns" { ControlUnit:ControlUnit|nextstate.SraOp_2654 ControlUnit:ControlUnit|state.SraOp } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "0.674 ns" { ControlUnit:ControlUnit|nextstate.SraOp_2654 {} ControlUnit:ControlUnit|state.SraOp {} } { 0.000ns 0.365ns } { 0.000ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-7.448 ns - Smallest " "Info: - Smallest clock skew is -7.448 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.488 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.488 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 20 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 20; CLK Node = 'clock'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 1637 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1637; COMB Node = 'clock~clkctrl'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.673 ns) + CELL(0.618 ns) 2.488 ns ControlUnit:ControlUnit\|state.SraOp 3 REG LCFF_X7_Y13_N15 5 " "Info: 3: + IC(0.673 ns) + CELL(0.618 ns) = 2.488 ns; Loc. = LCFF_X7_Y13_N15; Fanout = 5; REG Node = 'ControlUnit:ControlUnit\|state.SraOp'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.291 ns" { clock~clkctrl ControlUnit:ControlUnit|state.SraOp } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.16 % ) " "Info: Total cell delay = 1.472 ns ( 59.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.016 ns ( 40.84 % ) " "Info: Total interconnect delay = 1.016 ns ( 40.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { clock clock~clkctrl ControlUnit:ControlUnit|state.SraOp } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.488 ns" { clock {} clock~combout {} clock~clkctrl {} ControlUnit:ControlUnit|state.SraOp {} } { 0.000ns 0.000ns 0.343ns 0.673ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 9.936 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 9.936 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 20 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 20; CLK Node = 'clock'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.357 ns) + CELL(0.712 ns) 2.923 ns Instr_Reg:InstructionRegister\|Instr15_0\[1\] 2 REG LCFF_X10_Y16_N7 21 " "Info: 2: + IC(1.357 ns) + CELL(0.712 ns) = 2.923 ns; Loc. = LCFF_X10_Y16_N7; Fanout = 21; REG Node = 'Instr_Reg:InstructionRegister\|Instr15_0\[1\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.069 ns" { clock Instr_Reg:InstructionRegister|Instr15_0[1] } "NODE_NAME" } } { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.715 ns) + CELL(0.366 ns) 4.004 ns ControlUnit:ControlUnit\|WideOr18~2 3 COMB LCCOMB_X11_Y15_N26 1 " "Info: 3: + IC(0.715 ns) + CELL(0.366 ns) = 4.004 ns; Loc. = LCCOMB_X11_Y15_N26; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit\|WideOr18~2'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.081 ns" { Instr_Reg:InstructionRegister|Instr15_0[1] ControlUnit:ControlUnit|WideOr18~2 } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 231 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.228 ns) 4.478 ns ControlUnit:ControlUnit\|nextstate.Bne~0 4 COMB LCCOMB_X11_Y15_N16 1 " "Info: 4: + IC(0.246 ns) + CELL(0.228 ns) = 4.478 ns; Loc. = LCCOMB_X11_Y15_N16; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit\|nextstate.Bne~0'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.474 ns" { ControlUnit:ControlUnit|WideOr18~2 ControlUnit:ControlUnit|nextstate.Bne~0 } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.607 ns) + CELL(0.366 ns) 5.451 ns ControlUnit:ControlUnit\|nextstate.Bne~1 5 COMB LCCOMB_X6_Y15_N6 1 " "Info: 5: + IC(0.607 ns) + CELL(0.366 ns) = 5.451 ns; Loc. = LCCOMB_X6_Y15_N6; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit\|nextstate.Bne~1'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.973 ns" { ControlUnit:ControlUnit|nextstate.Bne~0 ControlUnit:ControlUnit|nextstate.Bne~1 } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.225 ns) + CELL(0.225 ns) 5.901 ns ControlUnit:ControlUnit\|Selector123~1 6 COMB LCCOMB_X6_Y15_N16 3 " "Info: 6: + IC(0.225 ns) + CELL(0.225 ns) = 5.901 ns; Loc. = LCCOMB_X6_Y15_N16; Fanout = 3; COMB Node = 'ControlUnit:ControlUnit\|Selector123~1'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.450 ns" { ControlUnit:ControlUnit|nextstate.Bne~1 ControlUnit:ControlUnit|Selector123~1 } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.283 ns) + CELL(0.366 ns) 6.550 ns ControlUnit:ControlUnit\|Selector123~2 7 COMB LCCOMB_X6_Y15_N8 1 " "Info: 7: + IC(0.283 ns) + CELL(0.366 ns) = 6.550 ns; Loc. = LCCOMB_X6_Y15_N8; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit\|Selector123~2'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.649 ns" { ControlUnit:ControlUnit|Selector123~1 ControlUnit:ControlUnit|Selector123~2 } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.192 ns) + CELL(0.000 ns) 8.742 ns ControlUnit:ControlUnit\|Selector123~2clkctrl 8 COMB CLKCTRL_G14 26 " "Info: 8: + IC(2.192 ns) + CELL(0.000 ns) = 8.742 ns; Loc. = CLKCTRL_G14; Fanout = 26; COMB Node = 'ControlUnit:ControlUnit\|Selector123~2clkctrl'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.192 ns" { ControlUnit:ControlUnit|Selector123~2 ControlUnit:ControlUnit|Selector123~2clkctrl } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.966 ns) + CELL(0.228 ns) 9.936 ns ControlUnit:ControlUnit\|nextstate.SraOp_2654 9 REG LCCOMB_X7_Y13_N12 1 " "Info: 9: + IC(0.966 ns) + CELL(0.228 ns) = 9.936 ns; Loc. = LCCOMB_X7_Y13_N12; Fanout = 1; REG Node = 'ControlUnit:ControlUnit\|nextstate.SraOp_2654'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.194 ns" { ControlUnit:ControlUnit|Selector123~2clkctrl ControlUnit:ControlUnit|nextstate.SraOp_2654 } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.345 ns ( 33.67 % ) " "Info: Total cell delay = 3.345 ns ( 33.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.591 ns ( 66.33 % ) " "Info: Total interconnect delay = 6.591 ns ( 66.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "9.936 ns" { clock Instr_Reg:InstructionRegister|Instr15_0[1] ControlUnit:ControlUnit|WideOr18~2 ControlUnit:ControlUnit|nextstate.Bne~0 ControlUnit:ControlUnit|nextstate.Bne~1 ControlUnit:ControlUnit|Selector123~1 ControlUnit:ControlUnit|Selector123~2 ControlUnit:ControlUnit|Selector123~2clkctrl ControlUnit:ControlUnit|nextstate.SraOp_2654 } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "9.936 ns" { clock {} clock~combout {} Instr_Reg:InstructionRegister|Instr15_0[1] {} ControlUnit:ControlUnit|WideOr18~2 {} ControlUnit:ControlUnit|nextstate.Bne~0 {} ControlUnit:ControlUnit|nextstate.Bne~1 {} ControlUnit:ControlUnit|Selector123~1 {} ControlUnit:ControlUnit|Selector123~2 {} ControlUnit:ControlUnit|Selector123~2clkctrl {} ControlUnit:ControlUnit|nextstate.SraOp_2654 {} } { 0.000ns 0.000ns 1.357ns 0.715ns 0.246ns 0.607ns 0.225ns 0.283ns 2.192ns 0.966ns } { 0.000ns 0.854ns 0.712ns 0.366ns 0.228ns 0.366ns 0.225ns 0.366ns 0.000ns 0.228ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { clock clock~clkctrl ControlUnit:ControlUnit|state.SraOp } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.488 ns" { clock {} clock~combout {} clock~clkctrl {} ControlUnit:ControlUnit|state.SraOp {} } { 0.000ns 0.000ns 0.343ns 0.673ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "9.936 ns" { clock Instr_Reg:InstructionRegister|Instr15_0[1] ControlUnit:ControlUnit|WideOr18~2 ControlUnit:ControlUnit|nextstate.Bne~0 ControlUnit:ControlUnit|nextstate.Bne~1 ControlUnit:ControlUnit|Selector123~1 ControlUnit:ControlUnit|Selector123~2 ControlUnit:ControlUnit|Selector123~2clkctrl ControlUnit:ControlUnit|nextstate.SraOp_2654 } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "9.936 ns" { clock {} clock~combout {} Instr_Reg:InstructionRegister|Instr15_0[1] {} ControlUnit:ControlUnit|WideOr18~2 {} ControlUnit:ControlUnit|nextstate.Bne~0 {} ControlUnit:ControlUnit|nextstate.Bne~1 {} ControlUnit:ControlUnit|Selector123~1 {} ControlUnit:ControlUnit|Selector123~2 {} ControlUnit:ControlUnit|Selector123~2clkctrl {} ControlUnit:ControlUnit|nextstate.SraOp_2654 {} } { 0.000ns 0.000ns 1.357ns 0.715ns 0.246ns 0.607ns 0.225ns 0.283ns 2.192ns 0.966ns } { 0.000ns 0.854ns 0.712ns 0.366ns 0.228ns 0.366ns 0.225ns 0.366ns 0.000ns 0.228ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 91 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 91 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.674 ns" { ControlUnit:ControlUnit|nextstate.SraOp_2654 ControlUnit:ControlUnit|state.SraOp } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "0.674 ns" { ControlUnit:ControlUnit|nextstate.SraOp_2654 {} ControlUnit:ControlUnit|state.SraOp {} } { 0.000ns 0.365ns } { 0.000ns 0.309ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { clock clock~clkctrl ControlUnit:ControlUnit|state.SraOp } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.488 ns" { clock {} clock~combout {} clock~clkctrl {} ControlUnit:ControlUnit|state.SraOp {} } { 0.000ns 0.000ns 0.343ns 0.673ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "9.936 ns" { clock Instr_Reg:InstructionRegister|Instr15_0[1] ControlUnit:ControlUnit|WideOr18~2 ControlUnit:ControlUnit|nextstate.Bne~0 ControlUnit:ControlUnit|nextstate.Bne~1 ControlUnit:ControlUnit|Selector123~1 ControlUnit:ControlUnit|Selector123~2 ControlUnit:ControlUnit|Selector123~2clkctrl ControlUnit:ControlUnit|nextstate.SraOp_2654 } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "9.936 ns" { clock {} clock~combout {} Instr_Reg:InstructionRegister|Instr15_0[1] {} ControlUnit:ControlUnit|WideOr18~2 {} ControlUnit:ControlUnit|nextstate.Bne~0 {} ControlUnit:ControlUnit|nextstate.Bne~1 {} ControlUnit:ControlUnit|Selector123~1 {} ControlUnit:ControlUnit|Selector123~2 {} ControlUnit:ControlUnit|Selector123~2clkctrl {} ControlUnit:ControlUnit|nextstate.SraOp_2654 {} } { 0.000ns 0.000ns 1.357ns 0.715ns 0.246ns 0.607ns 0.225ns 0.283ns 2.192ns 0.966ns } { 0.000ns 0.854ns 0.712ns 0.366ns 0.228ns 0.366ns 0.225ns 0.366ns 0.000ns 0.228ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clock 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clock\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "ControlUnit:ControlUnit\|state.Sll ControlUnit:ControlUnit\|nextstate.SllOp_2570 clock 6.666 ns " "Info: Found hold time violation between source  pin or register \"ControlUnit:ControlUnit\|state.Sll\" and destination pin or register \"ControlUnit:ControlUnit\|nextstate.SllOp_2570\" for clock \"clock\" (Hold time is 6.666 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "7.415 ns + Largest " "Info: + Largest clock skew is 7.415 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 9.902 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 9.902 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 20 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 20; CLK Node = 'clock'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.357 ns) + CELL(0.712 ns) 2.923 ns Instr_Reg:InstructionRegister\|Instr15_0\[1\] 2 REG LCFF_X10_Y16_N7 21 " "Info: 2: + IC(1.357 ns) + CELL(0.712 ns) = 2.923 ns; Loc. = LCFF_X10_Y16_N7; Fanout = 21; REG Node = 'Instr_Reg:InstructionRegister\|Instr15_0\[1\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.069 ns" { clock Instr_Reg:InstructionRegister|Instr15_0[1] } "NODE_NAME" } } { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.715 ns) + CELL(0.366 ns) 4.004 ns ControlUnit:ControlUnit\|WideOr18~2 3 COMB LCCOMB_X11_Y15_N26 1 " "Info: 3: + IC(0.715 ns) + CELL(0.366 ns) = 4.004 ns; Loc. = LCCOMB_X11_Y15_N26; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit\|WideOr18~2'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.081 ns" { Instr_Reg:InstructionRegister|Instr15_0[1] ControlUnit:ControlUnit|WideOr18~2 } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 231 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.228 ns) 4.478 ns ControlUnit:ControlUnit\|nextstate.Bne~0 4 COMB LCCOMB_X11_Y15_N16 1 " "Info: 4: + IC(0.246 ns) + CELL(0.228 ns) = 4.478 ns; Loc. = LCCOMB_X11_Y15_N16; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit\|nextstate.Bne~0'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.474 ns" { ControlUnit:ControlUnit|WideOr18~2 ControlUnit:ControlUnit|nextstate.Bne~0 } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.607 ns) + CELL(0.366 ns) 5.451 ns ControlUnit:ControlUnit\|nextstate.Bne~1 5 COMB LCCOMB_X6_Y15_N6 1 " "Info: 5: + IC(0.607 ns) + CELL(0.366 ns) = 5.451 ns; Loc. = LCCOMB_X6_Y15_N6; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit\|nextstate.Bne~1'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.973 ns" { ControlUnit:ControlUnit|nextstate.Bne~0 ControlUnit:ControlUnit|nextstate.Bne~1 } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.225 ns) + CELL(0.225 ns) 5.901 ns ControlUnit:ControlUnit\|Selector123~1 6 COMB LCCOMB_X6_Y15_N16 3 " "Info: 6: + IC(0.225 ns) + CELL(0.225 ns) = 5.901 ns; Loc. = LCCOMB_X6_Y15_N16; Fanout = 3; COMB Node = 'ControlUnit:ControlUnit\|Selector123~1'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.450 ns" { ControlUnit:ControlUnit|nextstate.Bne~1 ControlUnit:ControlUnit|Selector123~1 } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.283 ns) + CELL(0.366 ns) 6.550 ns ControlUnit:ControlUnit\|Selector123~2 7 COMB LCCOMB_X6_Y15_N8 1 " "Info: 7: + IC(0.283 ns) + CELL(0.366 ns) = 6.550 ns; Loc. = LCCOMB_X6_Y15_N8; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit\|Selector123~2'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.649 ns" { ControlUnit:ControlUnit|Selector123~1 ControlUnit:ControlUnit|Selector123~2 } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.192 ns) + CELL(0.000 ns) 8.742 ns ControlUnit:ControlUnit\|Selector123~2clkctrl 8 COMB CLKCTRL_G14 26 " "Info: 8: + IC(2.192 ns) + CELL(0.000 ns) = 8.742 ns; Loc. = CLKCTRL_G14; Fanout = 26; COMB Node = 'ControlUnit:ControlUnit\|Selector123~2clkctrl'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.192 ns" { ControlUnit:ControlUnit|Selector123~2 ControlUnit:ControlUnit|Selector123~2clkctrl } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.935 ns) + CELL(0.225 ns) 9.902 ns ControlUnit:ControlUnit\|nextstate.SllOp_2570 9 REG LCCOMB_X6_Y13_N4 1 " "Info: 9: + IC(0.935 ns) + CELL(0.225 ns) = 9.902 ns; Loc. = LCCOMB_X6_Y13_N4; Fanout = 1; REG Node = 'ControlUnit:ControlUnit\|nextstate.SllOp_2570'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.160 ns" { ControlUnit:ControlUnit|Selector123~2clkctrl ControlUnit:ControlUnit|nextstate.SllOp_2570 } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.342 ns ( 33.75 % ) " "Info: Total cell delay = 3.342 ns ( 33.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.560 ns ( 66.25 % ) " "Info: Total interconnect delay = 6.560 ns ( 66.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "9.902 ns" { clock Instr_Reg:InstructionRegister|Instr15_0[1] ControlUnit:ControlUnit|WideOr18~2 ControlUnit:ControlUnit|nextstate.Bne~0 ControlUnit:ControlUnit|nextstate.Bne~1 ControlUnit:ControlUnit|Selector123~1 ControlUnit:ControlUnit|Selector123~2 ControlUnit:ControlUnit|Selector123~2clkctrl ControlUnit:ControlUnit|nextstate.SllOp_2570 } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "9.902 ns" { clock {} clock~combout {} Instr_Reg:InstructionRegister|Instr15_0[1] {} ControlUnit:ControlUnit|WideOr18~2 {} ControlUnit:ControlUnit|nextstate.Bne~0 {} ControlUnit:ControlUnit|nextstate.Bne~1 {} ControlUnit:ControlUnit|Selector123~1 {} ControlUnit:ControlUnit|Selector123~2 {} ControlUnit:ControlUnit|Selector123~2clkctrl {} ControlUnit:ControlUnit|nextstate.SllOp_2570 {} } { 0.000ns 0.000ns 1.357ns 0.715ns 0.246ns 0.607ns 0.225ns 0.283ns 2.192ns 0.935ns } { 0.000ns 0.854ns 0.712ns 0.366ns 0.228ns 0.366ns 0.225ns 0.366ns 0.000ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.487 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to source register is 2.487 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 20 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 20; CLK Node = 'clock'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 1637 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1637; COMB Node = 'clock~clkctrl'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.618 ns) 2.487 ns ControlUnit:ControlUnit\|state.Sll 3 REG LCFF_X6_Y13_N29 4 " "Info: 3: + IC(0.672 ns) + CELL(0.618 ns) = 2.487 ns; Loc. = LCFF_X6_Y13_N29; Fanout = 4; REG Node = 'ControlUnit:ControlUnit\|state.Sll'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.290 ns" { clock~clkctrl ControlUnit:ControlUnit|state.Sll } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.19 % ) " "Info: Total cell delay = 1.472 ns ( 59.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.015 ns ( 40.81 % ) " "Info: Total interconnect delay = 1.015 ns ( 40.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.487 ns" { clock clock~clkctrl ControlUnit:ControlUnit|state.Sll } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.487 ns" { clock {} clock~combout {} clock~clkctrl {} ControlUnit:ControlUnit|state.Sll {} } { 0.000ns 0.000ns 0.343ns 0.672ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "9.902 ns" { clock Instr_Reg:InstructionRegister|Instr15_0[1] ControlUnit:ControlUnit|WideOr18~2 ControlUnit:ControlUnit|nextstate.Bne~0 ControlUnit:ControlUnit|nextstate.Bne~1 ControlUnit:ControlUnit|Selector123~1 ControlUnit:ControlUnit|Selector123~2 ControlUnit:ControlUnit|Selector123~2clkctrl ControlUnit:ControlUnit|nextstate.SllOp_2570 } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "9.902 ns" { clock {} clock~combout {} Instr_Reg:InstructionRegister|Instr15_0[1] {} ControlUnit:ControlUnit|WideOr18~2 {} ControlUnit:ControlUnit|nextstate.Bne~0 {} ControlUnit:ControlUnit|nextstate.Bne~1 {} ControlUnit:ControlUnit|Selector123~1 {} ControlUnit:ControlUnit|Selector123~2 {} ControlUnit:ControlUnit|Selector123~2clkctrl {} ControlUnit:ControlUnit|nextstate.SllOp_2570 {} } { 0.000ns 0.000ns 1.357ns 0.715ns 0.246ns 0.607ns 0.225ns 0.283ns 2.192ns 0.935ns } { 0.000ns 0.854ns 0.712ns 0.366ns 0.228ns 0.366ns 0.225ns 0.366ns 0.000ns 0.225ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.487 ns" { clock clock~clkctrl ControlUnit:ControlUnit|state.Sll } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.487 ns" { clock {} clock~combout {} clock~clkctrl {} ControlUnit:ControlUnit|state.Sll {} } { 0.000ns 0.000ns 0.343ns 0.672ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 91 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.655 ns - Shortest register register " "Info: - Shortest register to register delay is 0.655 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ControlUnit:ControlUnit\|state.Sll 1 REG LCFF_X6_Y13_N29 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X6_Y13_N29; Fanout = 4; REG Node = 'ControlUnit:ControlUnit\|state.Sll'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { ControlUnit:ControlUnit|state.Sll } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.427 ns) + CELL(0.228 ns) 0.655 ns ControlUnit:ControlUnit\|nextstate.SllOp_2570 2 REG LCCOMB_X6_Y13_N4 1 " "Info: 2: + IC(0.427 ns) + CELL(0.228 ns) = 0.655 ns; Loc. = LCCOMB_X6_Y13_N4; Fanout = 1; REG Node = 'ControlUnit:ControlUnit\|nextstate.SllOp_2570'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.655 ns" { ControlUnit:ControlUnit|state.Sll ControlUnit:ControlUnit|nextstate.SllOp_2570 } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.228 ns ( 34.81 % ) " "Info: Total cell delay = 0.228 ns ( 34.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.427 ns ( 65.19 % ) " "Info: Total interconnect delay = 0.427 ns ( 65.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.655 ns" { ControlUnit:ControlUnit|state.Sll ControlUnit:ControlUnit|nextstate.SllOp_2570 } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "0.655 ns" { ControlUnit:ControlUnit|state.Sll {} ControlUnit:ControlUnit|nextstate.SllOp_2570 {} } { 0.000ns 0.427ns } { 0.000ns 0.228ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 91 -1 0 } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "9.902 ns" { clock Instr_Reg:InstructionRegister|Instr15_0[1] ControlUnit:ControlUnit|WideOr18~2 ControlUnit:ControlUnit|nextstate.Bne~0 ControlUnit:ControlUnit|nextstate.Bne~1 ControlUnit:ControlUnit|Selector123~1 ControlUnit:ControlUnit|Selector123~2 ControlUnit:ControlUnit|Selector123~2clkctrl ControlUnit:ControlUnit|nextstate.SllOp_2570 } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "9.902 ns" { clock {} clock~combout {} Instr_Reg:InstructionRegister|Instr15_0[1] {} ControlUnit:ControlUnit|WideOr18~2 {} ControlUnit:ControlUnit|nextstate.Bne~0 {} ControlUnit:ControlUnit|nextstate.Bne~1 {} ControlUnit:ControlUnit|Selector123~1 {} ControlUnit:ControlUnit|Selector123~2 {} ControlUnit:ControlUnit|Selector123~2clkctrl {} ControlUnit:ControlUnit|nextstate.SllOp_2570 {} } { 0.000ns 0.000ns 1.357ns 0.715ns 0.246ns 0.607ns 0.225ns 0.283ns 2.192ns 0.935ns } { 0.000ns 0.854ns 0.712ns 0.366ns 0.228ns 0.366ns 0.225ns 0.366ns 0.000ns 0.225ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.487 ns" { clock clock~clkctrl ControlUnit:ControlUnit|state.Sll } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.487 ns" { clock {} clock~combout {} clock~clkctrl {} ControlUnit:ControlUnit|state.Sll {} } { 0.000ns 0.000ns 0.343ns 0.672ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.655 ns" { ControlUnit:ControlUnit|state.Sll ControlUnit:ControlUnit|nextstate.SllOp_2570 } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "0.655 ns" { ControlUnit:ControlUnit|state.Sll {} ControlUnit:ControlUnit|nextstate.SllOp_2570 {} } { 0.000ns 0.427ns } { 0.000ns 0.228ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Multi:Multi\|result\[18\] reset clock 6.276 ns register " "Info: tsu for register \"Multi:Multi\|result\[18\]\" (data pin = \"reset\", clock pin = \"clock\") is 6.276 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.651 ns + Longest pin register " "Info: + Longest pin to register delay is 8.651 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns reset 1 PIN PIN_M21 2 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 2; PIN Node = 'reset'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.156 ns) + CELL(0.378 ns) 6.398 ns Multi:Multi\|result\[56\]~0 2 COMB LCCOMB_X29_Y6_N6 63 " "Info: 2: + IC(5.156 ns) + CELL(0.378 ns) = 6.398 ns; Loc. = LCCOMB_X29_Y6_N6; Fanout = 63; COMB Node = 'Multi:Multi\|result\[56\]~0'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "5.534 ns" { reset Multi:Multi|result[56]~0 } "NODE_NAME" } } { "Multi.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Multi.sv" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.507 ns) + CELL(0.746 ns) 8.651 ns Multi:Multi\|result\[18\] 3 REG LCFF_X17_Y10_N11 1 " "Info: 3: + IC(1.507 ns) + CELL(0.746 ns) = 8.651 ns; Loc. = LCFF_X17_Y10_N11; Fanout = 1; REG Node = 'Multi:Multi\|result\[18\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.253 ns" { Multi:Multi|result[56]~0 Multi:Multi|result[18] } "NODE_NAME" } } { "Multi.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Multi.sv" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.988 ns ( 22.98 % ) " "Info: Total cell delay = 1.988 ns ( 22.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.663 ns ( 77.02 % ) " "Info: Total interconnect delay = 6.663 ns ( 77.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "8.651 ns" { reset Multi:Multi|result[56]~0 Multi:Multi|result[18] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "8.651 ns" { reset {} reset~combout {} Multi:Multi|result[56]~0 {} Multi:Multi|result[18] {} } { 0.000ns 0.000ns 5.156ns 1.507ns } { 0.000ns 0.864ns 0.378ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Multi.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Multi.sv" 26 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.465 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.465 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 20 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 20; CLK Node = 'clock'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 1637 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1637; COMB Node = 'clock~clkctrl'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.650 ns) + CELL(0.618 ns) 2.465 ns Multi:Multi\|result\[18\] 3 REG LCFF_X17_Y10_N11 1 " "Info: 3: + IC(0.650 ns) + CELL(0.618 ns) = 2.465 ns; Loc. = LCFF_X17_Y10_N11; Fanout = 1; REG Node = 'Multi:Multi\|result\[18\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.268 ns" { clock~clkctrl Multi:Multi|result[18] } "NODE_NAME" } } { "Multi.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Multi.sv" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.72 % ) " "Info: Total cell delay = 1.472 ns ( 59.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.993 ns ( 40.28 % ) " "Info: Total interconnect delay = 0.993 ns ( 40.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.465 ns" { clock clock~clkctrl Multi:Multi|result[18] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.465 ns" { clock {} clock~combout {} clock~clkctrl {} Multi:Multi|result[18] {} } { 0.000ns 0.000ns 0.343ns 0.650ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "8.651 ns" { reset Multi:Multi|result[56]~0 Multi:Multi|result[18] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "8.651 ns" { reset {} reset~combout {} Multi:Multi|result[56]~0 {} Multi:Multi|result[18] {} } { 0.000ns 0.000ns 5.156ns 1.507ns } { 0.000ns 0.864ns 0.378ns 0.746ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.465 ns" { clock clock~clkctrl Multi:Multi|result[18] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.465 ns" { clock {} clock~combout {} clock~clkctrl {} Multi:Multi|result[18] {} } { 0.000ns 0.000ns 0.343ns 0.650ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock MuxMemToRegOut\[0\] ControlUnit:ControlUnit\|state.Start 15.905 ns register " "Info: tco from clock \"clock\" to destination pin \"MuxMemToRegOut\[0\]\" through register \"ControlUnit:ControlUnit\|state.Start\" is 15.905 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.921 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.921 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 20 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 20; CLK Node = 'clock'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.449 ns) + CELL(0.618 ns) 2.921 ns ControlUnit:ControlUnit\|state.Start 2 REG LCFF_X9_Y15_N19 12 " "Info: 2: + IC(1.449 ns) + CELL(0.618 ns) = 2.921 ns; Loc. = LCFF_X9_Y15_N19; Fanout = 12; REG Node = 'ControlUnit:ControlUnit\|state.Start'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.067 ns" { clock ControlUnit:ControlUnit|state.Start } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 50.39 % ) " "Info: Total cell delay = 1.472 ns ( 50.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.449 ns ( 49.61 % ) " "Info: Total interconnect delay = 1.449 ns ( 49.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.921 ns" { clock ControlUnit:ControlUnit|state.Start } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.921 ns" { clock {} clock~combout {} ControlUnit:ControlUnit|state.Start {} } { 0.000ns 0.000ns 1.449ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 91 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.890 ns + Longest register pin " "Info: + Longest register to pin delay is 12.890 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ControlUnit:ControlUnit\|state.Start 1 REG LCFF_X9_Y15_N19 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y15_N19; Fanout = 12; REG Node = 'ControlUnit:ControlUnit\|state.Start'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { ControlUnit:ControlUnit|state.Start } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.843 ns) + CELL(0.272 ns) 1.115 ns ControlUnit:ControlUnit\|WideOr25 2 COMB LCCOMB_X10_Y16_N8 36 " "Info: 2: + IC(0.843 ns) + CELL(0.272 ns) = 1.115 ns; Loc. = LCCOMB_X10_Y16_N8; Fanout = 36; COMB Node = 'ControlUnit:ControlUnit\|WideOr25'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.115 ns" { ControlUnit:ControlUnit|state.Start ControlUnit:ControlUnit|WideOr25 } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.227 ns) + CELL(0.154 ns) 1.496 ns MuxALUSrcB:MuxALUSrcB\|Mux0~0 3 COMB LCCOMB_X10_Y16_N4 3 " "Info: 3: + IC(0.227 ns) + CELL(0.154 ns) = 1.496 ns; Loc. = LCCOMB_X10_Y16_N4; Fanout = 3; COMB Node = 'MuxALUSrcB:MuxALUSrcB\|Mux0~0'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.381 ns" { ControlUnit:ControlUnit|WideOr25 MuxALUSrcB:MuxALUSrcB|Mux0~0 } "NODE_NAME" } } { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.228 ns) 1.973 ns Ula32:ULA\|carry_temp\[0\]~1 4 COMB LCCOMB_X10_Y16_N22 2 " "Info: 4: + IC(0.249 ns) + CELL(0.228 ns) = 1.973 ns; Loc. = LCCOMB_X10_Y16_N22; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[0\]~1'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.477 ns" { MuxALUSrcB:MuxALUSrcB|Mux0~0 Ula32:ULA|carry_temp[0]~1 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.228 ns) 2.455 ns Ula32:ULA\|carry_temp\[1\]~2 5 COMB LCCOMB_X10_Y16_N30 4 " "Info: 5: + IC(0.254 ns) + CELL(0.228 ns) = 2.455 ns; Loc. = LCCOMB_X10_Y16_N30; Fanout = 4; COMB Node = 'Ula32:ULA\|carry_temp\[1\]~2'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.482 ns" { Ula32:ULA|carry_temp[0]~1 Ula32:ULA|carry_temp[1]~2 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.053 ns) 2.740 ns Ula32:ULA\|carry_temp\[3\]~3 6 COMB LCCOMB_X10_Y16_N18 5 " "Info: 6: + IC(0.232 ns) + CELL(0.053 ns) = 2.740 ns; Loc. = LCCOMB_X10_Y16_N18; Fanout = 5; COMB Node = 'Ula32:ULA\|carry_temp\[3\]~3'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.285 ns" { Ula32:ULA|carry_temp[1]~2 Ula32:ULA|carry_temp[3]~3 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.225 ns) + CELL(0.154 ns) 3.119 ns Ula32:ULA\|carry_temp\[5\]~4 7 COMB LCCOMB_X10_Y16_N14 5 " "Info: 7: + IC(0.225 ns) + CELL(0.154 ns) = 3.119 ns; Loc. = LCCOMB_X10_Y16_N14; Fanout = 5; COMB Node = 'Ula32:ULA\|carry_temp\[5\]~4'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.379 ns" { Ula32:ULA|carry_temp[3]~3 Ula32:ULA|carry_temp[5]~4 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.219 ns) + CELL(0.053 ns) 3.391 ns Ula32:ULA\|carry_temp\[7\]~5 8 COMB LCCOMB_X10_Y16_N2 5 " "Info: 8: + IC(0.219 ns) + CELL(0.053 ns) = 3.391 ns; Loc. = LCCOMB_X10_Y16_N2; Fanout = 5; COMB Node = 'Ula32:ULA\|carry_temp\[7\]~5'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.272 ns" { Ula32:ULA|carry_temp[5]~4 Ula32:ULA|carry_temp[7]~5 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.596 ns) + CELL(0.053 ns) 4.040 ns Ula32:ULA\|carry_temp\[9\]~6 9 COMB LCCOMB_X10_Y17_N16 5 " "Info: 9: + IC(0.596 ns) + CELL(0.053 ns) = 4.040 ns; Loc. = LCCOMB_X10_Y17_N16; Fanout = 5; COMB Node = 'Ula32:ULA\|carry_temp\[9\]~6'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.649 ns" { Ula32:ULA|carry_temp[7]~5 Ula32:ULA|carry_temp[9]~6 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.053 ns) 4.334 ns Ula32:ULA\|carry_temp\[11\]~7 10 COMB LCCOMB_X10_Y17_N4 5 " "Info: 10: + IC(0.241 ns) + CELL(0.053 ns) = 4.334 ns; Loc. = LCCOMB_X10_Y17_N4; Fanout = 5; COMB Node = 'Ula32:ULA\|carry_temp\[11\]~7'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.294 ns" { Ula32:ULA|carry_temp[9]~6 Ula32:ULA|carry_temp[11]~7 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.222 ns) + CELL(0.053 ns) 4.609 ns Ula32:ULA\|carry_temp\[13\]~8 11 COMB LCCOMB_X10_Y17_N10 5 " "Info: 11: + IC(0.222 ns) + CELL(0.053 ns) = 4.609 ns; Loc. = LCCOMB_X10_Y17_N10; Fanout = 5; COMB Node = 'Ula32:ULA\|carry_temp\[13\]~8'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.275 ns" { Ula32:ULA|carry_temp[11]~7 Ula32:ULA|carry_temp[13]~8 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.053 ns) 4.874 ns Ula32:ULA\|carry_temp\[15\]~9 12 COMB LCCOMB_X10_Y17_N14 5 " "Info: 12: + IC(0.212 ns) + CELL(0.053 ns) = 4.874 ns; Loc. = LCCOMB_X10_Y17_N14; Fanout = 5; COMB Node = 'Ula32:ULA\|carry_temp\[15\]~9'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.265 ns" { Ula32:ULA|carry_temp[13]~8 Ula32:ULA|carry_temp[15]~9 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.215 ns) + CELL(0.053 ns) 5.142 ns Ula32:ULA\|carry_temp\[17\]~10 13 COMB LCCOMB_X10_Y17_N0 5 " "Info: 13: + IC(0.215 ns) + CELL(0.053 ns) = 5.142 ns; Loc. = LCCOMB_X10_Y17_N0; Fanout = 5; COMB Node = 'Ula32:ULA\|carry_temp\[17\]~10'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.268 ns" { Ula32:ULA|carry_temp[15]~9 Ula32:ULA|carry_temp[17]~10 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.223 ns) + CELL(0.053 ns) 5.418 ns Ula32:ULA\|carry_temp\[19\]~11 14 COMB LCCOMB_X10_Y17_N20 5 " "Info: 14: + IC(0.223 ns) + CELL(0.053 ns) = 5.418 ns; Loc. = LCCOMB_X10_Y17_N20; Fanout = 5; COMB Node = 'Ula32:ULA\|carry_temp\[19\]~11'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.276 ns" { Ula32:ULA|carry_temp[17]~10 Ula32:ULA|carry_temp[19]~11 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.208 ns) + CELL(0.053 ns) 5.679 ns Ula32:ULA\|carry_temp\[21\]~12 15 COMB LCCOMB_X10_Y17_N26 6 " "Info: 15: + IC(0.208 ns) + CELL(0.053 ns) = 5.679 ns; Loc. = LCCOMB_X10_Y17_N26; Fanout = 6; COMB Node = 'Ula32:ULA\|carry_temp\[21\]~12'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.261 ns" { Ula32:ULA|carry_temp[19]~11 Ula32:ULA|carry_temp[21]~12 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.053 ns) 5.950 ns Ula32:ULA\|carry_temp\[23\]~13 16 COMB LCCOMB_X10_Y17_N30 5 " "Info: 16: + IC(0.218 ns) + CELL(0.053 ns) = 5.950 ns; Loc. = LCCOMB_X10_Y17_N30; Fanout = 5; COMB Node = 'Ula32:ULA\|carry_temp\[23\]~13'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.271 ns" { Ula32:ULA|carry_temp[21]~12 Ula32:ULA|carry_temp[23]~13 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.574 ns) + CELL(0.053 ns) 6.577 ns Ula32:ULA\|carry_temp\[25\]~14 17 COMB LCCOMB_X10_Y18_N8 5 " "Info: 17: + IC(0.574 ns) + CELL(0.053 ns) = 6.577 ns; Loc. = LCCOMB_X10_Y18_N8; Fanout = 5; COMB Node = 'Ula32:ULA\|carry_temp\[25\]~14'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.627 ns" { Ula32:ULA|carry_temp[23]~13 Ula32:ULA|carry_temp[25]~14 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.311 ns) + CELL(0.053 ns) 6.941 ns Ula32:ULA\|carry_temp\[27\]~15 18 COMB LCCOMB_X10_Y18_N20 7 " "Info: 18: + IC(0.311 ns) + CELL(0.053 ns) = 6.941 ns; Loc. = LCCOMB_X10_Y18_N20; Fanout = 7; COMB Node = 'Ula32:ULA\|carry_temp\[27\]~15'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.364 ns" { Ula32:ULA|carry_temp[25]~14 Ula32:ULA|carry_temp[27]~15 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.237 ns) + CELL(0.053 ns) 7.231 ns Ula32:ULA\|carry_temp\[29\]~16 19 COMB LCCOMB_X10_Y18_N30 9 " "Info: 19: + IC(0.237 ns) + CELL(0.053 ns) = 7.231 ns; Loc. = LCCOMB_X10_Y18_N30; Fanout = 9; COMB Node = 'Ula32:ULA\|carry_temp\[29\]~16'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.290 ns" { Ula32:ULA|carry_temp[27]~15 Ula32:ULA|carry_temp[29]~16 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.653 ns) + CELL(0.225 ns) 8.109 ns MuxMemToReg:MuxMemToReg\|Mux0~3 20 COMB LCCOMB_X10_Y14_N8 2 " "Info: 20: + IC(0.653 ns) + CELL(0.225 ns) = 8.109 ns; Loc. = LCCOMB_X10_Y14_N8; Fanout = 2; COMB Node = 'MuxMemToReg:MuxMemToReg\|Mux0~3'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.878 ns" { Ula32:ULA|carry_temp[29]~16 MuxMemToReg:MuxMemToReg|Mux0~3 } "NODE_NAME" } } { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.798 ns) + CELL(0.053 ns) 8.960 ns MuxMemToReg:MuxMemToReg\|Mux0~4DUPLICATE 21 COMB LCCOMB_X14_Y18_N2 19 " "Info: 21: + IC(0.798 ns) + CELL(0.053 ns) = 8.960 ns; Loc. = LCCOMB_X14_Y18_N2; Fanout = 19; COMB Node = 'MuxMemToReg:MuxMemToReg\|Mux0~4DUPLICATE'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.851 ns" { MuxMemToReg:MuxMemToReg|Mux0~3 MuxMemToReg:MuxMemToReg|Mux0~4DUPLICATE } "NODE_NAME" } } { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.958 ns) + CELL(1.972 ns) 12.890 ns MuxMemToRegOut\[0\] 22 PIN PIN_B16 0 " "Info: 22: + IC(1.958 ns) + CELL(1.972 ns) = 12.890 ns; Loc. = PIN_B16; Fanout = 0; PIN Node = 'MuxMemToRegOut\[0\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "3.930 ns" { MuxMemToReg:MuxMemToReg|Mux0~4DUPLICATE MuxMemToRegOut[0] } "NODE_NAME" } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.975 ns ( 30.84 % ) " "Info: Total cell delay = 3.975 ns ( 30.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.915 ns ( 69.16 % ) " "Info: Total interconnect delay = 8.915 ns ( 69.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "12.890 ns" { ControlUnit:ControlUnit|state.Start ControlUnit:ControlUnit|WideOr25 MuxALUSrcB:MuxALUSrcB|Mux0~0 Ula32:ULA|carry_temp[0]~1 Ula32:ULA|carry_temp[1]~2 Ula32:ULA|carry_temp[3]~3 Ula32:ULA|carry_temp[5]~4 Ula32:ULA|carry_temp[7]~5 Ula32:ULA|carry_temp[9]~6 Ula32:ULA|carry_temp[11]~7 Ula32:ULA|carry_temp[13]~8 Ula32:ULA|carry_temp[15]~9 Ula32:ULA|carry_temp[17]~10 Ula32:ULA|carry_temp[19]~11 Ula32:ULA|carry_temp[21]~12 Ula32:ULA|carry_temp[23]~13 Ula32:ULA|carry_temp[25]~14 Ula32:ULA|carry_temp[27]~15 Ula32:ULA|carry_temp[29]~16 MuxMemToReg:MuxMemToReg|Mux0~3 MuxMemToReg:MuxMemToReg|Mux0~4DUPLICATE MuxMemToRegOut[0] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "12.890 ns" { ControlUnit:ControlUnit|state.Start {} ControlUnit:ControlUnit|WideOr25 {} MuxALUSrcB:MuxALUSrcB|Mux0~0 {} Ula32:ULA|carry_temp[0]~1 {} Ula32:ULA|carry_temp[1]~2 {} Ula32:ULA|carry_temp[3]~3 {} Ula32:ULA|carry_temp[5]~4 {} Ula32:ULA|carry_temp[7]~5 {} Ula32:ULA|carry_temp[9]~6 {} Ula32:ULA|carry_temp[11]~7 {} Ula32:ULA|carry_temp[13]~8 {} Ula32:ULA|carry_temp[15]~9 {} Ula32:ULA|carry_temp[17]~10 {} Ula32:ULA|carry_temp[19]~11 {} Ula32:ULA|carry_temp[21]~12 {} Ula32:ULA|carry_temp[23]~13 {} Ula32:ULA|carry_temp[25]~14 {} Ula32:ULA|carry_temp[27]~15 {} Ula32:ULA|carry_temp[29]~16 {} MuxMemToReg:MuxMemToReg|Mux0~3 {} MuxMemToReg:MuxMemToReg|Mux0~4DUPLICATE {} MuxMemToRegOut[0] {} } { 0.000ns 0.843ns 0.227ns 0.249ns 0.254ns 0.232ns 0.225ns 0.219ns 0.596ns 0.241ns 0.222ns 0.212ns 0.215ns 0.223ns 0.208ns 0.218ns 0.574ns 0.311ns 0.237ns 0.653ns 0.798ns 1.958ns } { 0.000ns 0.272ns 0.154ns 0.228ns 0.228ns 0.053ns 0.154ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.225ns 0.053ns 1.972ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.921 ns" { clock ControlUnit:ControlUnit|state.Start } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.921 ns" { clock {} clock~combout {} ControlUnit:ControlUnit|state.Start {} } { 0.000ns 0.000ns 1.449ns } { 0.000ns 0.854ns 0.618ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "12.890 ns" { ControlUnit:ControlUnit|state.Start ControlUnit:ControlUnit|WideOr25 MuxALUSrcB:MuxALUSrcB|Mux0~0 Ula32:ULA|carry_temp[0]~1 Ula32:ULA|carry_temp[1]~2 Ula32:ULA|carry_temp[3]~3 Ula32:ULA|carry_temp[5]~4 Ula32:ULA|carry_temp[7]~5 Ula32:ULA|carry_temp[9]~6 Ula32:ULA|carry_temp[11]~7 Ula32:ULA|carry_temp[13]~8 Ula32:ULA|carry_temp[15]~9 Ula32:ULA|carry_temp[17]~10 Ula32:ULA|carry_temp[19]~11 Ula32:ULA|carry_temp[21]~12 Ula32:ULA|carry_temp[23]~13 Ula32:ULA|carry_temp[25]~14 Ula32:ULA|carry_temp[27]~15 Ula32:ULA|carry_temp[29]~16 MuxMemToReg:MuxMemToReg|Mux0~3 MuxMemToReg:MuxMemToReg|Mux0~4DUPLICATE MuxMemToRegOut[0] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "12.890 ns" { ControlUnit:ControlUnit|state.Start {} ControlUnit:ControlUnit|WideOr25 {} MuxALUSrcB:MuxALUSrcB|Mux0~0 {} Ula32:ULA|carry_temp[0]~1 {} Ula32:ULA|carry_temp[1]~2 {} Ula32:ULA|carry_temp[3]~3 {} Ula32:ULA|carry_temp[5]~4 {} Ula32:ULA|carry_temp[7]~5 {} Ula32:ULA|carry_temp[9]~6 {} Ula32:ULA|carry_temp[11]~7 {} Ula32:ULA|carry_temp[13]~8 {} Ula32:ULA|carry_temp[15]~9 {} Ula32:ULA|carry_temp[17]~10 {} Ula32:ULA|carry_temp[19]~11 {} Ula32:ULA|carry_temp[21]~12 {} Ula32:ULA|carry_temp[23]~13 {} Ula32:ULA|carry_temp[25]~14 {} Ula32:ULA|carry_temp[27]~15 {} Ula32:ULA|carry_temp[29]~16 {} MuxMemToReg:MuxMemToReg|Mux0~3 {} MuxMemToReg:MuxMemToReg|Mux0~4DUPLICATE {} MuxMemToRegOut[0] {} } { 0.000ns 0.843ns 0.227ns 0.249ns 0.254ns 0.232ns 0.225ns 0.219ns 0.596ns 0.241ns 0.222ns 0.212ns 0.215ns 0.223ns 0.208ns 0.218ns 0.574ns 0.311ns 0.237ns 0.653ns 0.798ns 1.958ns } { 0.000ns 0.272ns 0.154ns 0.228ns 0.228ns 0.053ns 0.154ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.225ns 0.053ns 1.972ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Multi:Multi\|result\[52\] reset clock -4.750 ns register " "Info: th for register \"Multi:Multi\|result\[52\]\" (data pin = \"reset\", clock pin = \"clock\") is -4.750 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.469 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.469 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 20 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 20; CLK Node = 'clock'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 1637 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1637; COMB Node = 'clock~clkctrl'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.654 ns) + CELL(0.618 ns) 2.469 ns Multi:Multi\|result\[52\] 3 REG LCFF_X29_Y6_N27 1 " "Info: 3: + IC(0.654 ns) + CELL(0.618 ns) = 2.469 ns; Loc. = LCFF_X29_Y6_N27; Fanout = 1; REG Node = 'Multi:Multi\|result\[52\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.272 ns" { clock~clkctrl Multi:Multi|result[52] } "NODE_NAME" } } { "Multi.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Multi.sv" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.62 % ) " "Info: Total cell delay = 1.472 ns ( 59.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.997 ns ( 40.38 % ) " "Info: Total interconnect delay = 0.997 ns ( 40.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.469 ns" { clock clock~clkctrl Multi:Multi|result[52] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.469 ns" { clock {} clock~combout {} clock~clkctrl {} Multi:Multi|result[52] {} } { 0.000ns 0.000ns 0.343ns 0.654ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "Multi.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Multi.sv" 26 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.368 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.368 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns reset 1 PIN PIN_M21 2 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 2; PIN Node = 'reset'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.156 ns) + CELL(0.378 ns) 6.398 ns Multi:Multi\|result\[56\]~0 2 COMB LCCOMB_X29_Y6_N6 63 " "Info: 2: + IC(5.156 ns) + CELL(0.378 ns) = 6.398 ns; Loc. = LCCOMB_X29_Y6_N6; Fanout = 63; COMB Node = 'Multi:Multi\|result\[56\]~0'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "5.534 ns" { reset Multi:Multi|result[56]~0 } "NODE_NAME" } } { "Multi.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Multi.sv" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.224 ns) + CELL(0.746 ns) 7.368 ns Multi:Multi\|result\[52\] 3 REG LCFF_X29_Y6_N27 1 " "Info: 3: + IC(0.224 ns) + CELL(0.746 ns) = 7.368 ns; Loc. = LCFF_X29_Y6_N27; Fanout = 1; REG Node = 'Multi:Multi\|result\[52\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.970 ns" { Multi:Multi|result[56]~0 Multi:Multi|result[52] } "NODE_NAME" } } { "Multi.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Multi.sv" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.988 ns ( 26.98 % ) " "Info: Total cell delay = 1.988 ns ( 26.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.380 ns ( 73.02 % ) " "Info: Total interconnect delay = 5.380 ns ( 73.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "7.368 ns" { reset Multi:Multi|result[56]~0 Multi:Multi|result[52] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "7.368 ns" { reset {} reset~combout {} Multi:Multi|result[56]~0 {} Multi:Multi|result[52] {} } { 0.000ns 0.000ns 5.156ns 0.224ns } { 0.000ns 0.864ns 0.378ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.469 ns" { clock clock~clkctrl Multi:Multi|result[52] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.469 ns" { clock {} clock~combout {} clock~clkctrl {} Multi:Multi|result[52] {} } { 0.000ns 0.000ns 0.343ns 0.654ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "7.368 ns" { reset Multi:Multi|result[56]~0 Multi:Multi|result[52] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "7.368 ns" { reset {} reset~combout {} Multi:Multi|result[56]~0 {} Multi:Multi|result[52] {} } { 0.000ns 0.000ns 5.156ns 0.224ns } { 0.000ns 0.864ns 0.378ns 0.746ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 62 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 62 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "254 " "Info: Peak virtual memory: 254 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 17 18:31:00 2019 " "Info: Processing ended: Fri May 17 18:31:00 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
