// Seed: 1502805064
module module_0 (
    output wand id_0,
    input tri1 id_1,
    input uwire id_2,
    input tri0 id_3,
    output tri0 id_4,
    input tri0 id_5,
    output uwire id_6
    , id_25,
    input supply1 id_7,
    input tri0 id_8,
    input tri0 id_9,
    input tri1 id_10,
    input uwire id_11,
    output wire id_12,
    input tri0 id_13,
    input supply1 id_14,
    output supply0 id_15,
    input tri id_16,
    output tri id_17
    , id_26,
    input supply1 id_18,
    input supply1 id_19,
    input tri0 id_20,
    input wand id_21,
    output wor id_22,
    output tri0 id_23
);
endmodule
module module_1 (
    input wire id_0,
    output wire id_1,
    output wand id_2,
    input tri0 id_3,
    output tri id_4,
    input supply0 id_5,
    input wire id_6
);
  assign id_2 = !1 <-> id_5;
  assign id_1 = id_3;
  module_0 modCall_1 (
      id_4,
      id_5,
      id_6,
      id_0,
      id_2,
      id_0,
      id_1,
      id_0,
      id_0,
      id_5,
      id_3,
      id_0,
      id_4,
      id_0,
      id_6,
      id_1,
      id_6,
      id_2,
      id_3,
      id_6,
      id_3,
      id_3,
      id_2,
      id_4
  );
  assign modCall_1.id_9 = 0;
  wire id_8;
endmodule
