Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Jul 17 21:45:38 2019
| Host         : DESKTOP-P7F927J running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7s15
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |    10 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      6 |            1 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              60 |           13 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              18 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              32 |            7 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------+------------------------------------------------------+-----------------------------------------------+------------------+----------------+
|             Clock Signal            |                     Enable Signal                    |                Set/Reset Signal               | Slice Load Count | Bel Load Count |
+-------------------------------------+------------------------------------------------------+-----------------------------------------------+------------------+----------------+
|  design_1_i/clk_wiz_0/inst/clk_out2 |                                                      |                                               |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/ad_tx_0/inst/FSM_onehot_state[10]_i_1_n_0 |                                               |                2 |             18 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/ad_tx_0/inst/bit_timer[15]_i_2_n_0        | design_1_i/ad_tx_0/inst/bit_timer[15]_i_1_n_0 |                7 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                      |                                               |               11 |             54 |
+-------------------------------------+------------------------------------------------------+-----------------------------------------------+------------------+----------------+


