
Manipulator.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c07c  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005a8  0800c140  0800c140  0001c140  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  0800c6e8  0800c6e8  0001c6e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  0800c6ec  0800c6ec  0001c6ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000084  20000000  0800c6f0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000144  20000084  0800c774  00020084  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  200001c8  0800c774  000201c8  2**0
                  ALLOC
  8 .ARM.attributes 00000028  00000000  00000000  00020084  2**0
                  CONTENTS, READONLY
  9 .debug_info   0001342d  00000000  00000000  000200ac  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00002771  00000000  00000000  000334d9  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000c78  00000000  00000000  00035c50  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000b60  00000000  00000000  000368c8  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   000062ed  00000000  00000000  00037428  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    000038c4  00000000  00000000  0003d715  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  00040fd9  2**0
                  CONTENTS, READONLY
 16 .debug_frame  00003688  00000000  00000000  00041058  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000084 	.word	0x20000084
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800c124 	.word	0x0800c124

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000088 	.word	0x20000088
 8000104:	0800c124 	.word	0x0800c124

08000108 <__gnu_thumb1_case_uqi>:
 8000108:	b402      	push	{r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0049      	lsls	r1, r1, #1
 8000110:	5c09      	ldrb	r1, [r1, r0]
 8000112:	0049      	lsls	r1, r1, #1
 8000114:	448e      	add	lr, r1
 8000116:	bc02      	pop	{r1}
 8000118:	4770      	bx	lr
 800011a:	46c0      	nop			; (mov r8, r8)

0800011c <__udivsi3>:
 800011c:	2200      	movs	r2, #0
 800011e:	0843      	lsrs	r3, r0, #1
 8000120:	428b      	cmp	r3, r1
 8000122:	d374      	bcc.n	800020e <__udivsi3+0xf2>
 8000124:	0903      	lsrs	r3, r0, #4
 8000126:	428b      	cmp	r3, r1
 8000128:	d35f      	bcc.n	80001ea <__udivsi3+0xce>
 800012a:	0a03      	lsrs	r3, r0, #8
 800012c:	428b      	cmp	r3, r1
 800012e:	d344      	bcc.n	80001ba <__udivsi3+0x9e>
 8000130:	0b03      	lsrs	r3, r0, #12
 8000132:	428b      	cmp	r3, r1
 8000134:	d328      	bcc.n	8000188 <__udivsi3+0x6c>
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d30d      	bcc.n	8000158 <__udivsi3+0x3c>
 800013c:	22ff      	movs	r2, #255	; 0xff
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	ba12      	rev	r2, r2
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d302      	bcc.n	800014e <__udivsi3+0x32>
 8000148:	1212      	asrs	r2, r2, #8
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	d065      	beq.n	800021a <__udivsi3+0xfe>
 800014e:	0b03      	lsrs	r3, r0, #12
 8000150:	428b      	cmp	r3, r1
 8000152:	d319      	bcc.n	8000188 <__udivsi3+0x6c>
 8000154:	e000      	b.n	8000158 <__udivsi3+0x3c>
 8000156:	0a09      	lsrs	r1, r1, #8
 8000158:	0bc3      	lsrs	r3, r0, #15
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x46>
 800015e:	03cb      	lsls	r3, r1, #15
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b83      	lsrs	r3, r0, #14
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x52>
 800016a:	038b      	lsls	r3, r1, #14
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b43      	lsrs	r3, r0, #13
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x5e>
 8000176:	034b      	lsls	r3, r1, #13
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b03      	lsrs	r3, r0, #12
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x6a>
 8000182:	030b      	lsls	r3, r1, #12
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0ac3      	lsrs	r3, r0, #11
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x76>
 800018e:	02cb      	lsls	r3, r1, #11
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a83      	lsrs	r3, r0, #10
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x82>
 800019a:	028b      	lsls	r3, r1, #10
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a43      	lsrs	r3, r0, #9
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x8e>
 80001a6:	024b      	lsls	r3, r1, #9
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a03      	lsrs	r3, r0, #8
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x9a>
 80001b2:	020b      	lsls	r3, r1, #8
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	d2cd      	bcs.n	8000156 <__udivsi3+0x3a>
 80001ba:	09c3      	lsrs	r3, r0, #7
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xa8>
 80001c0:	01cb      	lsls	r3, r1, #7
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0983      	lsrs	r3, r0, #6
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xb4>
 80001cc:	018b      	lsls	r3, r1, #6
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0943      	lsrs	r3, r0, #5
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xc0>
 80001d8:	014b      	lsls	r3, r1, #5
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0903      	lsrs	r3, r0, #4
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xcc>
 80001e4:	010b      	lsls	r3, r1, #4
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	08c3      	lsrs	r3, r0, #3
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xd8>
 80001f0:	00cb      	lsls	r3, r1, #3
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0883      	lsrs	r3, r0, #2
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xe4>
 80001fc:	008b      	lsls	r3, r1, #2
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0843      	lsrs	r3, r0, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xf0>
 8000208:	004b      	lsls	r3, r1, #1
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	1a41      	subs	r1, r0, r1
 8000210:	d200      	bcs.n	8000214 <__udivsi3+0xf8>
 8000212:	4601      	mov	r1, r0
 8000214:	4152      	adcs	r2, r2
 8000216:	4610      	mov	r0, r2
 8000218:	4770      	bx	lr
 800021a:	e7ff      	b.n	800021c <__udivsi3+0x100>
 800021c:	b501      	push	{r0, lr}
 800021e:	2000      	movs	r0, #0
 8000220:	f000 f8f0 	bl	8000404 <__aeabi_idiv0>
 8000224:	bd02      	pop	{r1, pc}
 8000226:	46c0      	nop			; (mov r8, r8)

08000228 <__aeabi_uidivmod>:
 8000228:	2900      	cmp	r1, #0
 800022a:	d0f7      	beq.n	800021c <__udivsi3+0x100>
 800022c:	e776      	b.n	800011c <__udivsi3>
 800022e:	4770      	bx	lr

08000230 <__divsi3>:
 8000230:	4603      	mov	r3, r0
 8000232:	430b      	orrs	r3, r1
 8000234:	d47f      	bmi.n	8000336 <__divsi3+0x106>
 8000236:	2200      	movs	r2, #0
 8000238:	0843      	lsrs	r3, r0, #1
 800023a:	428b      	cmp	r3, r1
 800023c:	d374      	bcc.n	8000328 <__divsi3+0xf8>
 800023e:	0903      	lsrs	r3, r0, #4
 8000240:	428b      	cmp	r3, r1
 8000242:	d35f      	bcc.n	8000304 <__divsi3+0xd4>
 8000244:	0a03      	lsrs	r3, r0, #8
 8000246:	428b      	cmp	r3, r1
 8000248:	d344      	bcc.n	80002d4 <__divsi3+0xa4>
 800024a:	0b03      	lsrs	r3, r0, #12
 800024c:	428b      	cmp	r3, r1
 800024e:	d328      	bcc.n	80002a2 <__divsi3+0x72>
 8000250:	0c03      	lsrs	r3, r0, #16
 8000252:	428b      	cmp	r3, r1
 8000254:	d30d      	bcc.n	8000272 <__divsi3+0x42>
 8000256:	22ff      	movs	r2, #255	; 0xff
 8000258:	0209      	lsls	r1, r1, #8
 800025a:	ba12      	rev	r2, r2
 800025c:	0c03      	lsrs	r3, r0, #16
 800025e:	428b      	cmp	r3, r1
 8000260:	d302      	bcc.n	8000268 <__divsi3+0x38>
 8000262:	1212      	asrs	r2, r2, #8
 8000264:	0209      	lsls	r1, r1, #8
 8000266:	d065      	beq.n	8000334 <__divsi3+0x104>
 8000268:	0b03      	lsrs	r3, r0, #12
 800026a:	428b      	cmp	r3, r1
 800026c:	d319      	bcc.n	80002a2 <__divsi3+0x72>
 800026e:	e000      	b.n	8000272 <__divsi3+0x42>
 8000270:	0a09      	lsrs	r1, r1, #8
 8000272:	0bc3      	lsrs	r3, r0, #15
 8000274:	428b      	cmp	r3, r1
 8000276:	d301      	bcc.n	800027c <__divsi3+0x4c>
 8000278:	03cb      	lsls	r3, r1, #15
 800027a:	1ac0      	subs	r0, r0, r3
 800027c:	4152      	adcs	r2, r2
 800027e:	0b83      	lsrs	r3, r0, #14
 8000280:	428b      	cmp	r3, r1
 8000282:	d301      	bcc.n	8000288 <__divsi3+0x58>
 8000284:	038b      	lsls	r3, r1, #14
 8000286:	1ac0      	subs	r0, r0, r3
 8000288:	4152      	adcs	r2, r2
 800028a:	0b43      	lsrs	r3, r0, #13
 800028c:	428b      	cmp	r3, r1
 800028e:	d301      	bcc.n	8000294 <__divsi3+0x64>
 8000290:	034b      	lsls	r3, r1, #13
 8000292:	1ac0      	subs	r0, r0, r3
 8000294:	4152      	adcs	r2, r2
 8000296:	0b03      	lsrs	r3, r0, #12
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x70>
 800029c:	030b      	lsls	r3, r1, #12
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0ac3      	lsrs	r3, r0, #11
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x7c>
 80002a8:	02cb      	lsls	r3, r1, #11
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0a83      	lsrs	r3, r0, #10
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x88>
 80002b4:	028b      	lsls	r3, r1, #10
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0a43      	lsrs	r3, r0, #9
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x94>
 80002c0:	024b      	lsls	r3, r1, #9
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0a03      	lsrs	r3, r0, #8
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0xa0>
 80002cc:	020b      	lsls	r3, r1, #8
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	d2cd      	bcs.n	8000270 <__divsi3+0x40>
 80002d4:	09c3      	lsrs	r3, r0, #7
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d301      	bcc.n	80002de <__divsi3+0xae>
 80002da:	01cb      	lsls	r3, r1, #7
 80002dc:	1ac0      	subs	r0, r0, r3
 80002de:	4152      	adcs	r2, r2
 80002e0:	0983      	lsrs	r3, r0, #6
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d301      	bcc.n	80002ea <__divsi3+0xba>
 80002e6:	018b      	lsls	r3, r1, #6
 80002e8:	1ac0      	subs	r0, r0, r3
 80002ea:	4152      	adcs	r2, r2
 80002ec:	0943      	lsrs	r3, r0, #5
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d301      	bcc.n	80002f6 <__divsi3+0xc6>
 80002f2:	014b      	lsls	r3, r1, #5
 80002f4:	1ac0      	subs	r0, r0, r3
 80002f6:	4152      	adcs	r2, r2
 80002f8:	0903      	lsrs	r3, r0, #4
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xd2>
 80002fe:	010b      	lsls	r3, r1, #4
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	08c3      	lsrs	r3, r0, #3
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xde>
 800030a:	00cb      	lsls	r3, r1, #3
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0883      	lsrs	r3, r0, #2
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xea>
 8000316:	008b      	lsls	r3, r1, #2
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0843      	lsrs	r3, r0, #1
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xf6>
 8000322:	004b      	lsls	r3, r1, #1
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	1a41      	subs	r1, r0, r1
 800032a:	d200      	bcs.n	800032e <__divsi3+0xfe>
 800032c:	4601      	mov	r1, r0
 800032e:	4152      	adcs	r2, r2
 8000330:	4610      	mov	r0, r2
 8000332:	4770      	bx	lr
 8000334:	e05d      	b.n	80003f2 <__divsi3+0x1c2>
 8000336:	0fca      	lsrs	r2, r1, #31
 8000338:	d000      	beq.n	800033c <__divsi3+0x10c>
 800033a:	4249      	negs	r1, r1
 800033c:	1003      	asrs	r3, r0, #32
 800033e:	d300      	bcc.n	8000342 <__divsi3+0x112>
 8000340:	4240      	negs	r0, r0
 8000342:	4053      	eors	r3, r2
 8000344:	2200      	movs	r2, #0
 8000346:	469c      	mov	ip, r3
 8000348:	0903      	lsrs	r3, r0, #4
 800034a:	428b      	cmp	r3, r1
 800034c:	d32d      	bcc.n	80003aa <__divsi3+0x17a>
 800034e:	0a03      	lsrs	r3, r0, #8
 8000350:	428b      	cmp	r3, r1
 8000352:	d312      	bcc.n	800037a <__divsi3+0x14a>
 8000354:	22fc      	movs	r2, #252	; 0xfc
 8000356:	0189      	lsls	r1, r1, #6
 8000358:	ba12      	rev	r2, r2
 800035a:	0a03      	lsrs	r3, r0, #8
 800035c:	428b      	cmp	r3, r1
 800035e:	d30c      	bcc.n	800037a <__divsi3+0x14a>
 8000360:	0189      	lsls	r1, r1, #6
 8000362:	1192      	asrs	r2, r2, #6
 8000364:	428b      	cmp	r3, r1
 8000366:	d308      	bcc.n	800037a <__divsi3+0x14a>
 8000368:	0189      	lsls	r1, r1, #6
 800036a:	1192      	asrs	r2, r2, #6
 800036c:	428b      	cmp	r3, r1
 800036e:	d304      	bcc.n	800037a <__divsi3+0x14a>
 8000370:	0189      	lsls	r1, r1, #6
 8000372:	d03a      	beq.n	80003ea <__divsi3+0x1ba>
 8000374:	1192      	asrs	r2, r2, #6
 8000376:	e000      	b.n	800037a <__divsi3+0x14a>
 8000378:	0989      	lsrs	r1, r1, #6
 800037a:	09c3      	lsrs	r3, r0, #7
 800037c:	428b      	cmp	r3, r1
 800037e:	d301      	bcc.n	8000384 <__divsi3+0x154>
 8000380:	01cb      	lsls	r3, r1, #7
 8000382:	1ac0      	subs	r0, r0, r3
 8000384:	4152      	adcs	r2, r2
 8000386:	0983      	lsrs	r3, r0, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d301      	bcc.n	8000390 <__divsi3+0x160>
 800038c:	018b      	lsls	r3, r1, #6
 800038e:	1ac0      	subs	r0, r0, r3
 8000390:	4152      	adcs	r2, r2
 8000392:	0943      	lsrs	r3, r0, #5
 8000394:	428b      	cmp	r3, r1
 8000396:	d301      	bcc.n	800039c <__divsi3+0x16c>
 8000398:	014b      	lsls	r3, r1, #5
 800039a:	1ac0      	subs	r0, r0, r3
 800039c:	4152      	adcs	r2, r2
 800039e:	0903      	lsrs	r3, r0, #4
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x178>
 80003a4:	010b      	lsls	r3, r1, #4
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	08c3      	lsrs	r3, r0, #3
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x184>
 80003b0:	00cb      	lsls	r3, r1, #3
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0883      	lsrs	r3, r0, #2
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x190>
 80003bc:	008b      	lsls	r3, r1, #2
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	d2d9      	bcs.n	8000378 <__divsi3+0x148>
 80003c4:	0843      	lsrs	r3, r0, #1
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d301      	bcc.n	80003ce <__divsi3+0x19e>
 80003ca:	004b      	lsls	r3, r1, #1
 80003cc:	1ac0      	subs	r0, r0, r3
 80003ce:	4152      	adcs	r2, r2
 80003d0:	1a41      	subs	r1, r0, r1
 80003d2:	d200      	bcs.n	80003d6 <__divsi3+0x1a6>
 80003d4:	4601      	mov	r1, r0
 80003d6:	4663      	mov	r3, ip
 80003d8:	4152      	adcs	r2, r2
 80003da:	105b      	asrs	r3, r3, #1
 80003dc:	4610      	mov	r0, r2
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x1b4>
 80003e0:	4240      	negs	r0, r0
 80003e2:	2b00      	cmp	r3, #0
 80003e4:	d500      	bpl.n	80003e8 <__divsi3+0x1b8>
 80003e6:	4249      	negs	r1, r1
 80003e8:	4770      	bx	lr
 80003ea:	4663      	mov	r3, ip
 80003ec:	105b      	asrs	r3, r3, #1
 80003ee:	d300      	bcc.n	80003f2 <__divsi3+0x1c2>
 80003f0:	4240      	negs	r0, r0
 80003f2:	b501      	push	{r0, lr}
 80003f4:	2000      	movs	r0, #0
 80003f6:	f000 f805 	bl	8000404 <__aeabi_idiv0>
 80003fa:	bd02      	pop	{r1, pc}

080003fc <__aeabi_idivmod>:
 80003fc:	2900      	cmp	r1, #0
 80003fe:	d0f8      	beq.n	80003f2 <__divsi3+0x1c2>
 8000400:	e716      	b.n	8000230 <__divsi3>
 8000402:	4770      	bx	lr

08000404 <__aeabi_idiv0>:
 8000404:	4770      	bx	lr
 8000406:	46c0      	nop			; (mov r8, r8)

08000408 <__aeabi_cdrcmple>:
 8000408:	4684      	mov	ip, r0
 800040a:	1c10      	adds	r0, r2, #0
 800040c:	4662      	mov	r2, ip
 800040e:	468c      	mov	ip, r1
 8000410:	1c19      	adds	r1, r3, #0
 8000412:	4663      	mov	r3, ip
 8000414:	e000      	b.n	8000418 <__aeabi_cdcmpeq>
 8000416:	46c0      	nop			; (mov r8, r8)

08000418 <__aeabi_cdcmpeq>:
 8000418:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800041a:	f001 fd41 	bl	8001ea0 <__ledf2>
 800041e:	2800      	cmp	r0, #0
 8000420:	d401      	bmi.n	8000426 <__aeabi_cdcmpeq+0xe>
 8000422:	2100      	movs	r1, #0
 8000424:	42c8      	cmn	r0, r1
 8000426:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000428 <__aeabi_dcmpeq>:
 8000428:	b510      	push	{r4, lr}
 800042a:	f001 fc9b 	bl	8001d64 <__eqdf2>
 800042e:	4240      	negs	r0, r0
 8000430:	3001      	adds	r0, #1
 8000432:	bd10      	pop	{r4, pc}

08000434 <__aeabi_dcmplt>:
 8000434:	b510      	push	{r4, lr}
 8000436:	f001 fd33 	bl	8001ea0 <__ledf2>
 800043a:	2800      	cmp	r0, #0
 800043c:	db01      	blt.n	8000442 <__aeabi_dcmplt+0xe>
 800043e:	2000      	movs	r0, #0
 8000440:	bd10      	pop	{r4, pc}
 8000442:	2001      	movs	r0, #1
 8000444:	bd10      	pop	{r4, pc}
 8000446:	46c0      	nop			; (mov r8, r8)

08000448 <__aeabi_dcmple>:
 8000448:	b510      	push	{r4, lr}
 800044a:	f001 fd29 	bl	8001ea0 <__ledf2>
 800044e:	2800      	cmp	r0, #0
 8000450:	dd01      	ble.n	8000456 <__aeabi_dcmple+0xe>
 8000452:	2000      	movs	r0, #0
 8000454:	bd10      	pop	{r4, pc}
 8000456:	2001      	movs	r0, #1
 8000458:	bd10      	pop	{r4, pc}
 800045a:	46c0      	nop			; (mov r8, r8)

0800045c <__aeabi_dcmpgt>:
 800045c:	b510      	push	{r4, lr}
 800045e:	f001 fcbb 	bl	8001dd8 <__gedf2>
 8000462:	2800      	cmp	r0, #0
 8000464:	dc01      	bgt.n	800046a <__aeabi_dcmpgt+0xe>
 8000466:	2000      	movs	r0, #0
 8000468:	bd10      	pop	{r4, pc}
 800046a:	2001      	movs	r0, #1
 800046c:	bd10      	pop	{r4, pc}
 800046e:	46c0      	nop			; (mov r8, r8)

08000470 <__aeabi_dcmpge>:
 8000470:	b510      	push	{r4, lr}
 8000472:	f001 fcb1 	bl	8001dd8 <__gedf2>
 8000476:	2800      	cmp	r0, #0
 8000478:	da01      	bge.n	800047e <__aeabi_dcmpge+0xe>
 800047a:	2000      	movs	r0, #0
 800047c:	bd10      	pop	{r4, pc}
 800047e:	2001      	movs	r0, #1
 8000480:	bd10      	pop	{r4, pc}
 8000482:	46c0      	nop			; (mov r8, r8)

08000484 <__aeabi_fadd>:
 8000484:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000486:	46c6      	mov	lr, r8
 8000488:	024e      	lsls	r6, r1, #9
 800048a:	0247      	lsls	r7, r0, #9
 800048c:	0a76      	lsrs	r6, r6, #9
 800048e:	0a7b      	lsrs	r3, r7, #9
 8000490:	0044      	lsls	r4, r0, #1
 8000492:	0fc5      	lsrs	r5, r0, #31
 8000494:	00f7      	lsls	r7, r6, #3
 8000496:	0048      	lsls	r0, r1, #1
 8000498:	4698      	mov	r8, r3
 800049a:	b500      	push	{lr}
 800049c:	0e24      	lsrs	r4, r4, #24
 800049e:	002a      	movs	r2, r5
 80004a0:	00db      	lsls	r3, r3, #3
 80004a2:	0e00      	lsrs	r0, r0, #24
 80004a4:	0fc9      	lsrs	r1, r1, #31
 80004a6:	46bc      	mov	ip, r7
 80004a8:	428d      	cmp	r5, r1
 80004aa:	d067      	beq.n	800057c <__aeabi_fadd+0xf8>
 80004ac:	1a22      	subs	r2, r4, r0
 80004ae:	2a00      	cmp	r2, #0
 80004b0:	dc00      	bgt.n	80004b4 <__aeabi_fadd+0x30>
 80004b2:	e0a5      	b.n	8000600 <__aeabi_fadd+0x17c>
 80004b4:	2800      	cmp	r0, #0
 80004b6:	d13a      	bne.n	800052e <__aeabi_fadd+0xaa>
 80004b8:	2f00      	cmp	r7, #0
 80004ba:	d100      	bne.n	80004be <__aeabi_fadd+0x3a>
 80004bc:	e093      	b.n	80005e6 <__aeabi_fadd+0x162>
 80004be:	1e51      	subs	r1, r2, #1
 80004c0:	2900      	cmp	r1, #0
 80004c2:	d000      	beq.n	80004c6 <__aeabi_fadd+0x42>
 80004c4:	e0bc      	b.n	8000640 <__aeabi_fadd+0x1bc>
 80004c6:	2401      	movs	r4, #1
 80004c8:	1bdb      	subs	r3, r3, r7
 80004ca:	015a      	lsls	r2, r3, #5
 80004cc:	d546      	bpl.n	800055c <__aeabi_fadd+0xd8>
 80004ce:	019b      	lsls	r3, r3, #6
 80004d0:	099e      	lsrs	r6, r3, #6
 80004d2:	0030      	movs	r0, r6
 80004d4:	f002 fc4e 	bl	8002d74 <__clzsi2>
 80004d8:	3805      	subs	r0, #5
 80004da:	4086      	lsls	r6, r0
 80004dc:	4284      	cmp	r4, r0
 80004de:	dd00      	ble.n	80004e2 <__aeabi_fadd+0x5e>
 80004e0:	e09d      	b.n	800061e <__aeabi_fadd+0x19a>
 80004e2:	1b04      	subs	r4, r0, r4
 80004e4:	0032      	movs	r2, r6
 80004e6:	2020      	movs	r0, #32
 80004e8:	3401      	adds	r4, #1
 80004ea:	40e2      	lsrs	r2, r4
 80004ec:	1b04      	subs	r4, r0, r4
 80004ee:	40a6      	lsls	r6, r4
 80004f0:	0033      	movs	r3, r6
 80004f2:	1e5e      	subs	r6, r3, #1
 80004f4:	41b3      	sbcs	r3, r6
 80004f6:	2400      	movs	r4, #0
 80004f8:	4313      	orrs	r3, r2
 80004fa:	075a      	lsls	r2, r3, #29
 80004fc:	d004      	beq.n	8000508 <__aeabi_fadd+0x84>
 80004fe:	220f      	movs	r2, #15
 8000500:	401a      	ands	r2, r3
 8000502:	2a04      	cmp	r2, #4
 8000504:	d000      	beq.n	8000508 <__aeabi_fadd+0x84>
 8000506:	3304      	adds	r3, #4
 8000508:	015a      	lsls	r2, r3, #5
 800050a:	d529      	bpl.n	8000560 <__aeabi_fadd+0xdc>
 800050c:	3401      	adds	r4, #1
 800050e:	2cff      	cmp	r4, #255	; 0xff
 8000510:	d100      	bne.n	8000514 <__aeabi_fadd+0x90>
 8000512:	e081      	b.n	8000618 <__aeabi_fadd+0x194>
 8000514:	002a      	movs	r2, r5
 8000516:	019b      	lsls	r3, r3, #6
 8000518:	0a5b      	lsrs	r3, r3, #9
 800051a:	b2e4      	uxtb	r4, r4
 800051c:	025b      	lsls	r3, r3, #9
 800051e:	05e4      	lsls	r4, r4, #23
 8000520:	0a58      	lsrs	r0, r3, #9
 8000522:	07d2      	lsls	r2, r2, #31
 8000524:	4320      	orrs	r0, r4
 8000526:	4310      	orrs	r0, r2
 8000528:	bc04      	pop	{r2}
 800052a:	4690      	mov	r8, r2
 800052c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800052e:	2cff      	cmp	r4, #255	; 0xff
 8000530:	d0e3      	beq.n	80004fa <__aeabi_fadd+0x76>
 8000532:	2180      	movs	r1, #128	; 0x80
 8000534:	0038      	movs	r0, r7
 8000536:	04c9      	lsls	r1, r1, #19
 8000538:	4308      	orrs	r0, r1
 800053a:	4684      	mov	ip, r0
 800053c:	2a1b      	cmp	r2, #27
 800053e:	dd00      	ble.n	8000542 <__aeabi_fadd+0xbe>
 8000540:	e082      	b.n	8000648 <__aeabi_fadd+0x1c4>
 8000542:	2020      	movs	r0, #32
 8000544:	4661      	mov	r1, ip
 8000546:	40d1      	lsrs	r1, r2
 8000548:	1a82      	subs	r2, r0, r2
 800054a:	4660      	mov	r0, ip
 800054c:	4090      	lsls	r0, r2
 800054e:	0002      	movs	r2, r0
 8000550:	1e50      	subs	r0, r2, #1
 8000552:	4182      	sbcs	r2, r0
 8000554:	430a      	orrs	r2, r1
 8000556:	1a9b      	subs	r3, r3, r2
 8000558:	015a      	lsls	r2, r3, #5
 800055a:	d4b8      	bmi.n	80004ce <__aeabi_fadd+0x4a>
 800055c:	075a      	lsls	r2, r3, #29
 800055e:	d1ce      	bne.n	80004fe <__aeabi_fadd+0x7a>
 8000560:	08de      	lsrs	r6, r3, #3
 8000562:	002a      	movs	r2, r5
 8000564:	2cff      	cmp	r4, #255	; 0xff
 8000566:	d13a      	bne.n	80005de <__aeabi_fadd+0x15a>
 8000568:	2e00      	cmp	r6, #0
 800056a:	d100      	bne.n	800056e <__aeabi_fadd+0xea>
 800056c:	e0ae      	b.n	80006cc <__aeabi_fadd+0x248>
 800056e:	2380      	movs	r3, #128	; 0x80
 8000570:	03db      	lsls	r3, r3, #15
 8000572:	4333      	orrs	r3, r6
 8000574:	025b      	lsls	r3, r3, #9
 8000576:	0a5b      	lsrs	r3, r3, #9
 8000578:	24ff      	movs	r4, #255	; 0xff
 800057a:	e7cf      	b.n	800051c <__aeabi_fadd+0x98>
 800057c:	1a21      	subs	r1, r4, r0
 800057e:	2900      	cmp	r1, #0
 8000580:	dd52      	ble.n	8000628 <__aeabi_fadd+0x1a4>
 8000582:	2800      	cmp	r0, #0
 8000584:	d031      	beq.n	80005ea <__aeabi_fadd+0x166>
 8000586:	2cff      	cmp	r4, #255	; 0xff
 8000588:	d0b7      	beq.n	80004fa <__aeabi_fadd+0x76>
 800058a:	2080      	movs	r0, #128	; 0x80
 800058c:	003e      	movs	r6, r7
 800058e:	04c0      	lsls	r0, r0, #19
 8000590:	4306      	orrs	r6, r0
 8000592:	46b4      	mov	ip, r6
 8000594:	291b      	cmp	r1, #27
 8000596:	dd00      	ble.n	800059a <__aeabi_fadd+0x116>
 8000598:	e0aa      	b.n	80006f0 <__aeabi_fadd+0x26c>
 800059a:	2620      	movs	r6, #32
 800059c:	4660      	mov	r0, ip
 800059e:	40c8      	lsrs	r0, r1
 80005a0:	1a71      	subs	r1, r6, r1
 80005a2:	4666      	mov	r6, ip
 80005a4:	408e      	lsls	r6, r1
 80005a6:	0031      	movs	r1, r6
 80005a8:	1e4e      	subs	r6, r1, #1
 80005aa:	41b1      	sbcs	r1, r6
 80005ac:	4301      	orrs	r1, r0
 80005ae:	185b      	adds	r3, r3, r1
 80005b0:	0159      	lsls	r1, r3, #5
 80005b2:	d5d3      	bpl.n	800055c <__aeabi_fadd+0xd8>
 80005b4:	3401      	adds	r4, #1
 80005b6:	2cff      	cmp	r4, #255	; 0xff
 80005b8:	d100      	bne.n	80005bc <__aeabi_fadd+0x138>
 80005ba:	e087      	b.n	80006cc <__aeabi_fadd+0x248>
 80005bc:	2201      	movs	r2, #1
 80005be:	4978      	ldr	r1, [pc, #480]	; (80007a0 <__aeabi_fadd+0x31c>)
 80005c0:	401a      	ands	r2, r3
 80005c2:	085b      	lsrs	r3, r3, #1
 80005c4:	400b      	ands	r3, r1
 80005c6:	4313      	orrs	r3, r2
 80005c8:	e797      	b.n	80004fa <__aeabi_fadd+0x76>
 80005ca:	2c00      	cmp	r4, #0
 80005cc:	d000      	beq.n	80005d0 <__aeabi_fadd+0x14c>
 80005ce:	e0a7      	b.n	8000720 <__aeabi_fadd+0x29c>
 80005d0:	2b00      	cmp	r3, #0
 80005d2:	d000      	beq.n	80005d6 <__aeabi_fadd+0x152>
 80005d4:	e0b6      	b.n	8000744 <__aeabi_fadd+0x2c0>
 80005d6:	1e3b      	subs	r3, r7, #0
 80005d8:	d162      	bne.n	80006a0 <__aeabi_fadd+0x21c>
 80005da:	2600      	movs	r6, #0
 80005dc:	2200      	movs	r2, #0
 80005de:	0273      	lsls	r3, r6, #9
 80005e0:	0a5b      	lsrs	r3, r3, #9
 80005e2:	b2e4      	uxtb	r4, r4
 80005e4:	e79a      	b.n	800051c <__aeabi_fadd+0x98>
 80005e6:	0014      	movs	r4, r2
 80005e8:	e787      	b.n	80004fa <__aeabi_fadd+0x76>
 80005ea:	2f00      	cmp	r7, #0
 80005ec:	d04d      	beq.n	800068a <__aeabi_fadd+0x206>
 80005ee:	1e48      	subs	r0, r1, #1
 80005f0:	2800      	cmp	r0, #0
 80005f2:	d157      	bne.n	80006a4 <__aeabi_fadd+0x220>
 80005f4:	4463      	add	r3, ip
 80005f6:	2401      	movs	r4, #1
 80005f8:	015a      	lsls	r2, r3, #5
 80005fa:	d5af      	bpl.n	800055c <__aeabi_fadd+0xd8>
 80005fc:	2402      	movs	r4, #2
 80005fe:	e7dd      	b.n	80005bc <__aeabi_fadd+0x138>
 8000600:	2a00      	cmp	r2, #0
 8000602:	d124      	bne.n	800064e <__aeabi_fadd+0x1ca>
 8000604:	1c62      	adds	r2, r4, #1
 8000606:	b2d2      	uxtb	r2, r2
 8000608:	2a01      	cmp	r2, #1
 800060a:	ddde      	ble.n	80005ca <__aeabi_fadd+0x146>
 800060c:	1bde      	subs	r6, r3, r7
 800060e:	0172      	lsls	r2, r6, #5
 8000610:	d535      	bpl.n	800067e <__aeabi_fadd+0x1fa>
 8000612:	1afe      	subs	r6, r7, r3
 8000614:	000d      	movs	r5, r1
 8000616:	e75c      	b.n	80004d2 <__aeabi_fadd+0x4e>
 8000618:	002a      	movs	r2, r5
 800061a:	2300      	movs	r3, #0
 800061c:	e77e      	b.n	800051c <__aeabi_fadd+0x98>
 800061e:	0033      	movs	r3, r6
 8000620:	4a60      	ldr	r2, [pc, #384]	; (80007a4 <__aeabi_fadd+0x320>)
 8000622:	1a24      	subs	r4, r4, r0
 8000624:	4013      	ands	r3, r2
 8000626:	e768      	b.n	80004fa <__aeabi_fadd+0x76>
 8000628:	2900      	cmp	r1, #0
 800062a:	d163      	bne.n	80006f4 <__aeabi_fadd+0x270>
 800062c:	1c61      	adds	r1, r4, #1
 800062e:	b2c8      	uxtb	r0, r1
 8000630:	2801      	cmp	r0, #1
 8000632:	dd4e      	ble.n	80006d2 <__aeabi_fadd+0x24e>
 8000634:	29ff      	cmp	r1, #255	; 0xff
 8000636:	d049      	beq.n	80006cc <__aeabi_fadd+0x248>
 8000638:	4463      	add	r3, ip
 800063a:	085b      	lsrs	r3, r3, #1
 800063c:	000c      	movs	r4, r1
 800063e:	e75c      	b.n	80004fa <__aeabi_fadd+0x76>
 8000640:	2aff      	cmp	r2, #255	; 0xff
 8000642:	d041      	beq.n	80006c8 <__aeabi_fadd+0x244>
 8000644:	000a      	movs	r2, r1
 8000646:	e779      	b.n	800053c <__aeabi_fadd+0xb8>
 8000648:	2201      	movs	r2, #1
 800064a:	1a9b      	subs	r3, r3, r2
 800064c:	e784      	b.n	8000558 <__aeabi_fadd+0xd4>
 800064e:	2c00      	cmp	r4, #0
 8000650:	d01d      	beq.n	800068e <__aeabi_fadd+0x20a>
 8000652:	28ff      	cmp	r0, #255	; 0xff
 8000654:	d022      	beq.n	800069c <__aeabi_fadd+0x218>
 8000656:	2480      	movs	r4, #128	; 0x80
 8000658:	04e4      	lsls	r4, r4, #19
 800065a:	4252      	negs	r2, r2
 800065c:	4323      	orrs	r3, r4
 800065e:	2a1b      	cmp	r2, #27
 8000660:	dd00      	ble.n	8000664 <__aeabi_fadd+0x1e0>
 8000662:	e08a      	b.n	800077a <__aeabi_fadd+0x2f6>
 8000664:	001c      	movs	r4, r3
 8000666:	2520      	movs	r5, #32
 8000668:	40d4      	lsrs	r4, r2
 800066a:	1aaa      	subs	r2, r5, r2
 800066c:	4093      	lsls	r3, r2
 800066e:	1e5a      	subs	r2, r3, #1
 8000670:	4193      	sbcs	r3, r2
 8000672:	4323      	orrs	r3, r4
 8000674:	4662      	mov	r2, ip
 8000676:	0004      	movs	r4, r0
 8000678:	1ad3      	subs	r3, r2, r3
 800067a:	000d      	movs	r5, r1
 800067c:	e725      	b.n	80004ca <__aeabi_fadd+0x46>
 800067e:	2e00      	cmp	r6, #0
 8000680:	d000      	beq.n	8000684 <__aeabi_fadd+0x200>
 8000682:	e726      	b.n	80004d2 <__aeabi_fadd+0x4e>
 8000684:	2200      	movs	r2, #0
 8000686:	2400      	movs	r4, #0
 8000688:	e7a9      	b.n	80005de <__aeabi_fadd+0x15a>
 800068a:	000c      	movs	r4, r1
 800068c:	e735      	b.n	80004fa <__aeabi_fadd+0x76>
 800068e:	2b00      	cmp	r3, #0
 8000690:	d04d      	beq.n	800072e <__aeabi_fadd+0x2aa>
 8000692:	43d2      	mvns	r2, r2
 8000694:	2a00      	cmp	r2, #0
 8000696:	d0ed      	beq.n	8000674 <__aeabi_fadd+0x1f0>
 8000698:	28ff      	cmp	r0, #255	; 0xff
 800069a:	d1e0      	bne.n	800065e <__aeabi_fadd+0x1da>
 800069c:	4663      	mov	r3, ip
 800069e:	24ff      	movs	r4, #255	; 0xff
 80006a0:	000d      	movs	r5, r1
 80006a2:	e72a      	b.n	80004fa <__aeabi_fadd+0x76>
 80006a4:	29ff      	cmp	r1, #255	; 0xff
 80006a6:	d00f      	beq.n	80006c8 <__aeabi_fadd+0x244>
 80006a8:	0001      	movs	r1, r0
 80006aa:	e773      	b.n	8000594 <__aeabi_fadd+0x110>
 80006ac:	2b00      	cmp	r3, #0
 80006ae:	d061      	beq.n	8000774 <__aeabi_fadd+0x2f0>
 80006b0:	24ff      	movs	r4, #255	; 0xff
 80006b2:	2f00      	cmp	r7, #0
 80006b4:	d100      	bne.n	80006b8 <__aeabi_fadd+0x234>
 80006b6:	e720      	b.n	80004fa <__aeabi_fadd+0x76>
 80006b8:	2280      	movs	r2, #128	; 0x80
 80006ba:	4641      	mov	r1, r8
 80006bc:	03d2      	lsls	r2, r2, #15
 80006be:	4211      	tst	r1, r2
 80006c0:	d002      	beq.n	80006c8 <__aeabi_fadd+0x244>
 80006c2:	4216      	tst	r6, r2
 80006c4:	d100      	bne.n	80006c8 <__aeabi_fadd+0x244>
 80006c6:	003b      	movs	r3, r7
 80006c8:	24ff      	movs	r4, #255	; 0xff
 80006ca:	e716      	b.n	80004fa <__aeabi_fadd+0x76>
 80006cc:	24ff      	movs	r4, #255	; 0xff
 80006ce:	2300      	movs	r3, #0
 80006d0:	e724      	b.n	800051c <__aeabi_fadd+0x98>
 80006d2:	2c00      	cmp	r4, #0
 80006d4:	d1ea      	bne.n	80006ac <__aeabi_fadd+0x228>
 80006d6:	2b00      	cmp	r3, #0
 80006d8:	d058      	beq.n	800078c <__aeabi_fadd+0x308>
 80006da:	2f00      	cmp	r7, #0
 80006dc:	d100      	bne.n	80006e0 <__aeabi_fadd+0x25c>
 80006de:	e70c      	b.n	80004fa <__aeabi_fadd+0x76>
 80006e0:	4463      	add	r3, ip
 80006e2:	015a      	lsls	r2, r3, #5
 80006e4:	d400      	bmi.n	80006e8 <__aeabi_fadd+0x264>
 80006e6:	e739      	b.n	800055c <__aeabi_fadd+0xd8>
 80006e8:	4a2e      	ldr	r2, [pc, #184]	; (80007a4 <__aeabi_fadd+0x320>)
 80006ea:	000c      	movs	r4, r1
 80006ec:	4013      	ands	r3, r2
 80006ee:	e704      	b.n	80004fa <__aeabi_fadd+0x76>
 80006f0:	2101      	movs	r1, #1
 80006f2:	e75c      	b.n	80005ae <__aeabi_fadd+0x12a>
 80006f4:	2c00      	cmp	r4, #0
 80006f6:	d11e      	bne.n	8000736 <__aeabi_fadd+0x2b2>
 80006f8:	2b00      	cmp	r3, #0
 80006fa:	d040      	beq.n	800077e <__aeabi_fadd+0x2fa>
 80006fc:	43c9      	mvns	r1, r1
 80006fe:	2900      	cmp	r1, #0
 8000700:	d00b      	beq.n	800071a <__aeabi_fadd+0x296>
 8000702:	28ff      	cmp	r0, #255	; 0xff
 8000704:	d036      	beq.n	8000774 <__aeabi_fadd+0x2f0>
 8000706:	291b      	cmp	r1, #27
 8000708:	dc47      	bgt.n	800079a <__aeabi_fadd+0x316>
 800070a:	001c      	movs	r4, r3
 800070c:	2620      	movs	r6, #32
 800070e:	40cc      	lsrs	r4, r1
 8000710:	1a71      	subs	r1, r6, r1
 8000712:	408b      	lsls	r3, r1
 8000714:	1e59      	subs	r1, r3, #1
 8000716:	418b      	sbcs	r3, r1
 8000718:	4323      	orrs	r3, r4
 800071a:	4463      	add	r3, ip
 800071c:	0004      	movs	r4, r0
 800071e:	e747      	b.n	80005b0 <__aeabi_fadd+0x12c>
 8000720:	2b00      	cmp	r3, #0
 8000722:	d118      	bne.n	8000756 <__aeabi_fadd+0x2d2>
 8000724:	1e3b      	subs	r3, r7, #0
 8000726:	d02d      	beq.n	8000784 <__aeabi_fadd+0x300>
 8000728:	000d      	movs	r5, r1
 800072a:	24ff      	movs	r4, #255	; 0xff
 800072c:	e6e5      	b.n	80004fa <__aeabi_fadd+0x76>
 800072e:	003b      	movs	r3, r7
 8000730:	0004      	movs	r4, r0
 8000732:	000d      	movs	r5, r1
 8000734:	e6e1      	b.n	80004fa <__aeabi_fadd+0x76>
 8000736:	28ff      	cmp	r0, #255	; 0xff
 8000738:	d01c      	beq.n	8000774 <__aeabi_fadd+0x2f0>
 800073a:	2480      	movs	r4, #128	; 0x80
 800073c:	04e4      	lsls	r4, r4, #19
 800073e:	4249      	negs	r1, r1
 8000740:	4323      	orrs	r3, r4
 8000742:	e7e0      	b.n	8000706 <__aeabi_fadd+0x282>
 8000744:	2f00      	cmp	r7, #0
 8000746:	d100      	bne.n	800074a <__aeabi_fadd+0x2c6>
 8000748:	e6d7      	b.n	80004fa <__aeabi_fadd+0x76>
 800074a:	1bde      	subs	r6, r3, r7
 800074c:	0172      	lsls	r2, r6, #5
 800074e:	d51f      	bpl.n	8000790 <__aeabi_fadd+0x30c>
 8000750:	1afb      	subs	r3, r7, r3
 8000752:	000d      	movs	r5, r1
 8000754:	e6d1      	b.n	80004fa <__aeabi_fadd+0x76>
 8000756:	24ff      	movs	r4, #255	; 0xff
 8000758:	2f00      	cmp	r7, #0
 800075a:	d100      	bne.n	800075e <__aeabi_fadd+0x2da>
 800075c:	e6cd      	b.n	80004fa <__aeabi_fadd+0x76>
 800075e:	2280      	movs	r2, #128	; 0x80
 8000760:	4640      	mov	r0, r8
 8000762:	03d2      	lsls	r2, r2, #15
 8000764:	4210      	tst	r0, r2
 8000766:	d0af      	beq.n	80006c8 <__aeabi_fadd+0x244>
 8000768:	4216      	tst	r6, r2
 800076a:	d1ad      	bne.n	80006c8 <__aeabi_fadd+0x244>
 800076c:	003b      	movs	r3, r7
 800076e:	000d      	movs	r5, r1
 8000770:	24ff      	movs	r4, #255	; 0xff
 8000772:	e6c2      	b.n	80004fa <__aeabi_fadd+0x76>
 8000774:	4663      	mov	r3, ip
 8000776:	24ff      	movs	r4, #255	; 0xff
 8000778:	e6bf      	b.n	80004fa <__aeabi_fadd+0x76>
 800077a:	2301      	movs	r3, #1
 800077c:	e77a      	b.n	8000674 <__aeabi_fadd+0x1f0>
 800077e:	003b      	movs	r3, r7
 8000780:	0004      	movs	r4, r0
 8000782:	e6ba      	b.n	80004fa <__aeabi_fadd+0x76>
 8000784:	2680      	movs	r6, #128	; 0x80
 8000786:	2200      	movs	r2, #0
 8000788:	03f6      	lsls	r6, r6, #15
 800078a:	e6f0      	b.n	800056e <__aeabi_fadd+0xea>
 800078c:	003b      	movs	r3, r7
 800078e:	e6b4      	b.n	80004fa <__aeabi_fadd+0x76>
 8000790:	1e33      	subs	r3, r6, #0
 8000792:	d000      	beq.n	8000796 <__aeabi_fadd+0x312>
 8000794:	e6e2      	b.n	800055c <__aeabi_fadd+0xd8>
 8000796:	2200      	movs	r2, #0
 8000798:	e721      	b.n	80005de <__aeabi_fadd+0x15a>
 800079a:	2301      	movs	r3, #1
 800079c:	e7bd      	b.n	800071a <__aeabi_fadd+0x296>
 800079e:	46c0      	nop			; (mov r8, r8)
 80007a0:	7dffffff 	.word	0x7dffffff
 80007a4:	fbffffff 	.word	0xfbffffff

080007a8 <__aeabi_fdiv>:
 80007a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80007aa:	4657      	mov	r7, sl
 80007ac:	464e      	mov	r6, r9
 80007ae:	46de      	mov	lr, fp
 80007b0:	4645      	mov	r5, r8
 80007b2:	b5e0      	push	{r5, r6, r7, lr}
 80007b4:	0244      	lsls	r4, r0, #9
 80007b6:	0043      	lsls	r3, r0, #1
 80007b8:	0fc6      	lsrs	r6, r0, #31
 80007ba:	b083      	sub	sp, #12
 80007bc:	1c0f      	adds	r7, r1, #0
 80007be:	0a64      	lsrs	r4, r4, #9
 80007c0:	0e1b      	lsrs	r3, r3, #24
 80007c2:	46b2      	mov	sl, r6
 80007c4:	d053      	beq.n	800086e <__aeabi_fdiv+0xc6>
 80007c6:	2bff      	cmp	r3, #255	; 0xff
 80007c8:	d027      	beq.n	800081a <__aeabi_fdiv+0x72>
 80007ca:	2280      	movs	r2, #128	; 0x80
 80007cc:	00e4      	lsls	r4, r4, #3
 80007ce:	04d2      	lsls	r2, r2, #19
 80007d0:	4314      	orrs	r4, r2
 80007d2:	227f      	movs	r2, #127	; 0x7f
 80007d4:	4252      	negs	r2, r2
 80007d6:	4690      	mov	r8, r2
 80007d8:	4498      	add	r8, r3
 80007da:	2300      	movs	r3, #0
 80007dc:	4699      	mov	r9, r3
 80007de:	469b      	mov	fp, r3
 80007e0:	027d      	lsls	r5, r7, #9
 80007e2:	0078      	lsls	r0, r7, #1
 80007e4:	0ffb      	lsrs	r3, r7, #31
 80007e6:	0a6d      	lsrs	r5, r5, #9
 80007e8:	0e00      	lsrs	r0, r0, #24
 80007ea:	9300      	str	r3, [sp, #0]
 80007ec:	d024      	beq.n	8000838 <__aeabi_fdiv+0x90>
 80007ee:	28ff      	cmp	r0, #255	; 0xff
 80007f0:	d046      	beq.n	8000880 <__aeabi_fdiv+0xd8>
 80007f2:	2380      	movs	r3, #128	; 0x80
 80007f4:	2100      	movs	r1, #0
 80007f6:	00ed      	lsls	r5, r5, #3
 80007f8:	04db      	lsls	r3, r3, #19
 80007fa:	431d      	orrs	r5, r3
 80007fc:	387f      	subs	r0, #127	; 0x7f
 80007fe:	4647      	mov	r7, r8
 8000800:	1a38      	subs	r0, r7, r0
 8000802:	464f      	mov	r7, r9
 8000804:	430f      	orrs	r7, r1
 8000806:	00bf      	lsls	r7, r7, #2
 8000808:	46b9      	mov	r9, r7
 800080a:	0033      	movs	r3, r6
 800080c:	9a00      	ldr	r2, [sp, #0]
 800080e:	4f87      	ldr	r7, [pc, #540]	; (8000a2c <__aeabi_fdiv+0x284>)
 8000810:	4053      	eors	r3, r2
 8000812:	464a      	mov	r2, r9
 8000814:	58ba      	ldr	r2, [r7, r2]
 8000816:	9301      	str	r3, [sp, #4]
 8000818:	4697      	mov	pc, r2
 800081a:	2c00      	cmp	r4, #0
 800081c:	d14e      	bne.n	80008bc <__aeabi_fdiv+0x114>
 800081e:	2308      	movs	r3, #8
 8000820:	4699      	mov	r9, r3
 8000822:	33f7      	adds	r3, #247	; 0xf7
 8000824:	4698      	mov	r8, r3
 8000826:	3bfd      	subs	r3, #253	; 0xfd
 8000828:	469b      	mov	fp, r3
 800082a:	027d      	lsls	r5, r7, #9
 800082c:	0078      	lsls	r0, r7, #1
 800082e:	0ffb      	lsrs	r3, r7, #31
 8000830:	0a6d      	lsrs	r5, r5, #9
 8000832:	0e00      	lsrs	r0, r0, #24
 8000834:	9300      	str	r3, [sp, #0]
 8000836:	d1da      	bne.n	80007ee <__aeabi_fdiv+0x46>
 8000838:	2d00      	cmp	r5, #0
 800083a:	d126      	bne.n	800088a <__aeabi_fdiv+0xe2>
 800083c:	2000      	movs	r0, #0
 800083e:	2101      	movs	r1, #1
 8000840:	0033      	movs	r3, r6
 8000842:	9a00      	ldr	r2, [sp, #0]
 8000844:	4f7a      	ldr	r7, [pc, #488]	; (8000a30 <__aeabi_fdiv+0x288>)
 8000846:	4053      	eors	r3, r2
 8000848:	4642      	mov	r2, r8
 800084a:	1a10      	subs	r0, r2, r0
 800084c:	464a      	mov	r2, r9
 800084e:	430a      	orrs	r2, r1
 8000850:	0092      	lsls	r2, r2, #2
 8000852:	58ba      	ldr	r2, [r7, r2]
 8000854:	001d      	movs	r5, r3
 8000856:	4697      	mov	pc, r2
 8000858:	9b00      	ldr	r3, [sp, #0]
 800085a:	002c      	movs	r4, r5
 800085c:	469a      	mov	sl, r3
 800085e:	468b      	mov	fp, r1
 8000860:	465b      	mov	r3, fp
 8000862:	2b02      	cmp	r3, #2
 8000864:	d131      	bne.n	80008ca <__aeabi_fdiv+0x122>
 8000866:	4653      	mov	r3, sl
 8000868:	21ff      	movs	r1, #255	; 0xff
 800086a:	2400      	movs	r4, #0
 800086c:	e038      	b.n	80008e0 <__aeabi_fdiv+0x138>
 800086e:	2c00      	cmp	r4, #0
 8000870:	d117      	bne.n	80008a2 <__aeabi_fdiv+0xfa>
 8000872:	2304      	movs	r3, #4
 8000874:	4699      	mov	r9, r3
 8000876:	2300      	movs	r3, #0
 8000878:	4698      	mov	r8, r3
 800087a:	3301      	adds	r3, #1
 800087c:	469b      	mov	fp, r3
 800087e:	e7af      	b.n	80007e0 <__aeabi_fdiv+0x38>
 8000880:	20ff      	movs	r0, #255	; 0xff
 8000882:	2d00      	cmp	r5, #0
 8000884:	d10b      	bne.n	800089e <__aeabi_fdiv+0xf6>
 8000886:	2102      	movs	r1, #2
 8000888:	e7da      	b.n	8000840 <__aeabi_fdiv+0x98>
 800088a:	0028      	movs	r0, r5
 800088c:	f002 fa72 	bl	8002d74 <__clzsi2>
 8000890:	1f43      	subs	r3, r0, #5
 8000892:	409d      	lsls	r5, r3
 8000894:	2376      	movs	r3, #118	; 0x76
 8000896:	425b      	negs	r3, r3
 8000898:	1a18      	subs	r0, r3, r0
 800089a:	2100      	movs	r1, #0
 800089c:	e7af      	b.n	80007fe <__aeabi_fdiv+0x56>
 800089e:	2103      	movs	r1, #3
 80008a0:	e7ad      	b.n	80007fe <__aeabi_fdiv+0x56>
 80008a2:	0020      	movs	r0, r4
 80008a4:	f002 fa66 	bl	8002d74 <__clzsi2>
 80008a8:	1f43      	subs	r3, r0, #5
 80008aa:	409c      	lsls	r4, r3
 80008ac:	2376      	movs	r3, #118	; 0x76
 80008ae:	425b      	negs	r3, r3
 80008b0:	1a1b      	subs	r3, r3, r0
 80008b2:	4698      	mov	r8, r3
 80008b4:	2300      	movs	r3, #0
 80008b6:	4699      	mov	r9, r3
 80008b8:	469b      	mov	fp, r3
 80008ba:	e791      	b.n	80007e0 <__aeabi_fdiv+0x38>
 80008bc:	230c      	movs	r3, #12
 80008be:	4699      	mov	r9, r3
 80008c0:	33f3      	adds	r3, #243	; 0xf3
 80008c2:	4698      	mov	r8, r3
 80008c4:	3bfc      	subs	r3, #252	; 0xfc
 80008c6:	469b      	mov	fp, r3
 80008c8:	e78a      	b.n	80007e0 <__aeabi_fdiv+0x38>
 80008ca:	2b03      	cmp	r3, #3
 80008cc:	d100      	bne.n	80008d0 <__aeabi_fdiv+0x128>
 80008ce:	e0a5      	b.n	8000a1c <__aeabi_fdiv+0x274>
 80008d0:	4655      	mov	r5, sl
 80008d2:	2b01      	cmp	r3, #1
 80008d4:	d000      	beq.n	80008d8 <__aeabi_fdiv+0x130>
 80008d6:	e081      	b.n	80009dc <__aeabi_fdiv+0x234>
 80008d8:	2301      	movs	r3, #1
 80008da:	2100      	movs	r1, #0
 80008dc:	2400      	movs	r4, #0
 80008de:	402b      	ands	r3, r5
 80008e0:	0264      	lsls	r4, r4, #9
 80008e2:	05c9      	lsls	r1, r1, #23
 80008e4:	0a60      	lsrs	r0, r4, #9
 80008e6:	07db      	lsls	r3, r3, #31
 80008e8:	4308      	orrs	r0, r1
 80008ea:	4318      	orrs	r0, r3
 80008ec:	b003      	add	sp, #12
 80008ee:	bc3c      	pop	{r2, r3, r4, r5}
 80008f0:	4690      	mov	r8, r2
 80008f2:	4699      	mov	r9, r3
 80008f4:	46a2      	mov	sl, r4
 80008f6:	46ab      	mov	fp, r5
 80008f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80008fa:	2480      	movs	r4, #128	; 0x80
 80008fc:	2300      	movs	r3, #0
 80008fe:	03e4      	lsls	r4, r4, #15
 8000900:	21ff      	movs	r1, #255	; 0xff
 8000902:	e7ed      	b.n	80008e0 <__aeabi_fdiv+0x138>
 8000904:	21ff      	movs	r1, #255	; 0xff
 8000906:	2400      	movs	r4, #0
 8000908:	e7ea      	b.n	80008e0 <__aeabi_fdiv+0x138>
 800090a:	2301      	movs	r3, #1
 800090c:	1a59      	subs	r1, r3, r1
 800090e:	291b      	cmp	r1, #27
 8000910:	dd66      	ble.n	80009e0 <__aeabi_fdiv+0x238>
 8000912:	9a01      	ldr	r2, [sp, #4]
 8000914:	4013      	ands	r3, r2
 8000916:	2100      	movs	r1, #0
 8000918:	2400      	movs	r4, #0
 800091a:	e7e1      	b.n	80008e0 <__aeabi_fdiv+0x138>
 800091c:	2380      	movs	r3, #128	; 0x80
 800091e:	03db      	lsls	r3, r3, #15
 8000920:	421c      	tst	r4, r3
 8000922:	d038      	beq.n	8000996 <__aeabi_fdiv+0x1ee>
 8000924:	421d      	tst	r5, r3
 8000926:	d051      	beq.n	80009cc <__aeabi_fdiv+0x224>
 8000928:	431c      	orrs	r4, r3
 800092a:	0264      	lsls	r4, r4, #9
 800092c:	0a64      	lsrs	r4, r4, #9
 800092e:	0033      	movs	r3, r6
 8000930:	21ff      	movs	r1, #255	; 0xff
 8000932:	e7d5      	b.n	80008e0 <__aeabi_fdiv+0x138>
 8000934:	0163      	lsls	r3, r4, #5
 8000936:	016c      	lsls	r4, r5, #5
 8000938:	42a3      	cmp	r3, r4
 800093a:	d23b      	bcs.n	80009b4 <__aeabi_fdiv+0x20c>
 800093c:	261b      	movs	r6, #27
 800093e:	2100      	movs	r1, #0
 8000940:	3801      	subs	r0, #1
 8000942:	2501      	movs	r5, #1
 8000944:	001f      	movs	r7, r3
 8000946:	0049      	lsls	r1, r1, #1
 8000948:	005b      	lsls	r3, r3, #1
 800094a:	2f00      	cmp	r7, #0
 800094c:	db01      	blt.n	8000952 <__aeabi_fdiv+0x1aa>
 800094e:	429c      	cmp	r4, r3
 8000950:	d801      	bhi.n	8000956 <__aeabi_fdiv+0x1ae>
 8000952:	1b1b      	subs	r3, r3, r4
 8000954:	4329      	orrs	r1, r5
 8000956:	3e01      	subs	r6, #1
 8000958:	2e00      	cmp	r6, #0
 800095a:	d1f3      	bne.n	8000944 <__aeabi_fdiv+0x19c>
 800095c:	001c      	movs	r4, r3
 800095e:	1e63      	subs	r3, r4, #1
 8000960:	419c      	sbcs	r4, r3
 8000962:	430c      	orrs	r4, r1
 8000964:	0001      	movs	r1, r0
 8000966:	317f      	adds	r1, #127	; 0x7f
 8000968:	2900      	cmp	r1, #0
 800096a:	ddce      	ble.n	800090a <__aeabi_fdiv+0x162>
 800096c:	0763      	lsls	r3, r4, #29
 800096e:	d004      	beq.n	800097a <__aeabi_fdiv+0x1d2>
 8000970:	230f      	movs	r3, #15
 8000972:	4023      	ands	r3, r4
 8000974:	2b04      	cmp	r3, #4
 8000976:	d000      	beq.n	800097a <__aeabi_fdiv+0x1d2>
 8000978:	3404      	adds	r4, #4
 800097a:	0123      	lsls	r3, r4, #4
 800097c:	d503      	bpl.n	8000986 <__aeabi_fdiv+0x1de>
 800097e:	0001      	movs	r1, r0
 8000980:	4b2c      	ldr	r3, [pc, #176]	; (8000a34 <__aeabi_fdiv+0x28c>)
 8000982:	3180      	adds	r1, #128	; 0x80
 8000984:	401c      	ands	r4, r3
 8000986:	29fe      	cmp	r1, #254	; 0xfe
 8000988:	dd0d      	ble.n	80009a6 <__aeabi_fdiv+0x1fe>
 800098a:	2301      	movs	r3, #1
 800098c:	9a01      	ldr	r2, [sp, #4]
 800098e:	21ff      	movs	r1, #255	; 0xff
 8000990:	4013      	ands	r3, r2
 8000992:	2400      	movs	r4, #0
 8000994:	e7a4      	b.n	80008e0 <__aeabi_fdiv+0x138>
 8000996:	2380      	movs	r3, #128	; 0x80
 8000998:	03db      	lsls	r3, r3, #15
 800099a:	431c      	orrs	r4, r3
 800099c:	0264      	lsls	r4, r4, #9
 800099e:	0a64      	lsrs	r4, r4, #9
 80009a0:	0033      	movs	r3, r6
 80009a2:	21ff      	movs	r1, #255	; 0xff
 80009a4:	e79c      	b.n	80008e0 <__aeabi_fdiv+0x138>
 80009a6:	2301      	movs	r3, #1
 80009a8:	9a01      	ldr	r2, [sp, #4]
 80009aa:	01a4      	lsls	r4, r4, #6
 80009ac:	0a64      	lsrs	r4, r4, #9
 80009ae:	b2c9      	uxtb	r1, r1
 80009b0:	4013      	ands	r3, r2
 80009b2:	e795      	b.n	80008e0 <__aeabi_fdiv+0x138>
 80009b4:	1b1b      	subs	r3, r3, r4
 80009b6:	261a      	movs	r6, #26
 80009b8:	2101      	movs	r1, #1
 80009ba:	e7c2      	b.n	8000942 <__aeabi_fdiv+0x19a>
 80009bc:	9b00      	ldr	r3, [sp, #0]
 80009be:	468b      	mov	fp, r1
 80009c0:	469a      	mov	sl, r3
 80009c2:	2400      	movs	r4, #0
 80009c4:	e74c      	b.n	8000860 <__aeabi_fdiv+0xb8>
 80009c6:	0263      	lsls	r3, r4, #9
 80009c8:	d5e5      	bpl.n	8000996 <__aeabi_fdiv+0x1ee>
 80009ca:	2500      	movs	r5, #0
 80009cc:	2480      	movs	r4, #128	; 0x80
 80009ce:	03e4      	lsls	r4, r4, #15
 80009d0:	432c      	orrs	r4, r5
 80009d2:	0264      	lsls	r4, r4, #9
 80009d4:	0a64      	lsrs	r4, r4, #9
 80009d6:	9b00      	ldr	r3, [sp, #0]
 80009d8:	21ff      	movs	r1, #255	; 0xff
 80009da:	e781      	b.n	80008e0 <__aeabi_fdiv+0x138>
 80009dc:	9501      	str	r5, [sp, #4]
 80009de:	e7c1      	b.n	8000964 <__aeabi_fdiv+0x1bc>
 80009e0:	0023      	movs	r3, r4
 80009e2:	2020      	movs	r0, #32
 80009e4:	40cb      	lsrs	r3, r1
 80009e6:	1a41      	subs	r1, r0, r1
 80009e8:	408c      	lsls	r4, r1
 80009ea:	1e61      	subs	r1, r4, #1
 80009ec:	418c      	sbcs	r4, r1
 80009ee:	431c      	orrs	r4, r3
 80009f0:	0763      	lsls	r3, r4, #29
 80009f2:	d004      	beq.n	80009fe <__aeabi_fdiv+0x256>
 80009f4:	230f      	movs	r3, #15
 80009f6:	4023      	ands	r3, r4
 80009f8:	2b04      	cmp	r3, #4
 80009fa:	d000      	beq.n	80009fe <__aeabi_fdiv+0x256>
 80009fc:	3404      	adds	r4, #4
 80009fe:	0163      	lsls	r3, r4, #5
 8000a00:	d505      	bpl.n	8000a0e <__aeabi_fdiv+0x266>
 8000a02:	2301      	movs	r3, #1
 8000a04:	9a01      	ldr	r2, [sp, #4]
 8000a06:	2101      	movs	r1, #1
 8000a08:	4013      	ands	r3, r2
 8000a0a:	2400      	movs	r4, #0
 8000a0c:	e768      	b.n	80008e0 <__aeabi_fdiv+0x138>
 8000a0e:	2301      	movs	r3, #1
 8000a10:	9a01      	ldr	r2, [sp, #4]
 8000a12:	01a4      	lsls	r4, r4, #6
 8000a14:	0a64      	lsrs	r4, r4, #9
 8000a16:	4013      	ands	r3, r2
 8000a18:	2100      	movs	r1, #0
 8000a1a:	e761      	b.n	80008e0 <__aeabi_fdiv+0x138>
 8000a1c:	2380      	movs	r3, #128	; 0x80
 8000a1e:	03db      	lsls	r3, r3, #15
 8000a20:	431c      	orrs	r4, r3
 8000a22:	0264      	lsls	r4, r4, #9
 8000a24:	0a64      	lsrs	r4, r4, #9
 8000a26:	4653      	mov	r3, sl
 8000a28:	21ff      	movs	r1, #255	; 0xff
 8000a2a:	e759      	b.n	80008e0 <__aeabi_fdiv+0x138>
 8000a2c:	0800c330 	.word	0x0800c330
 8000a30:	0800c370 	.word	0x0800c370
 8000a34:	f7ffffff 	.word	0xf7ffffff

08000a38 <__aeabi_fmul>:
 8000a38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000a3a:	4657      	mov	r7, sl
 8000a3c:	464e      	mov	r6, r9
 8000a3e:	4645      	mov	r5, r8
 8000a40:	46de      	mov	lr, fp
 8000a42:	b5e0      	push	{r5, r6, r7, lr}
 8000a44:	0247      	lsls	r7, r0, #9
 8000a46:	0046      	lsls	r6, r0, #1
 8000a48:	4688      	mov	r8, r1
 8000a4a:	0a7f      	lsrs	r7, r7, #9
 8000a4c:	0e36      	lsrs	r6, r6, #24
 8000a4e:	0fc4      	lsrs	r4, r0, #31
 8000a50:	2e00      	cmp	r6, #0
 8000a52:	d047      	beq.n	8000ae4 <__aeabi_fmul+0xac>
 8000a54:	2eff      	cmp	r6, #255	; 0xff
 8000a56:	d024      	beq.n	8000aa2 <__aeabi_fmul+0x6a>
 8000a58:	00fb      	lsls	r3, r7, #3
 8000a5a:	2780      	movs	r7, #128	; 0x80
 8000a5c:	04ff      	lsls	r7, r7, #19
 8000a5e:	431f      	orrs	r7, r3
 8000a60:	2300      	movs	r3, #0
 8000a62:	4699      	mov	r9, r3
 8000a64:	469a      	mov	sl, r3
 8000a66:	3e7f      	subs	r6, #127	; 0x7f
 8000a68:	4643      	mov	r3, r8
 8000a6a:	025d      	lsls	r5, r3, #9
 8000a6c:	0058      	lsls	r0, r3, #1
 8000a6e:	0fdb      	lsrs	r3, r3, #31
 8000a70:	0a6d      	lsrs	r5, r5, #9
 8000a72:	0e00      	lsrs	r0, r0, #24
 8000a74:	4698      	mov	r8, r3
 8000a76:	d043      	beq.n	8000b00 <__aeabi_fmul+0xc8>
 8000a78:	28ff      	cmp	r0, #255	; 0xff
 8000a7a:	d03b      	beq.n	8000af4 <__aeabi_fmul+0xbc>
 8000a7c:	00eb      	lsls	r3, r5, #3
 8000a7e:	2580      	movs	r5, #128	; 0x80
 8000a80:	2200      	movs	r2, #0
 8000a82:	04ed      	lsls	r5, r5, #19
 8000a84:	431d      	orrs	r5, r3
 8000a86:	387f      	subs	r0, #127	; 0x7f
 8000a88:	1836      	adds	r6, r6, r0
 8000a8a:	1c73      	adds	r3, r6, #1
 8000a8c:	4641      	mov	r1, r8
 8000a8e:	469b      	mov	fp, r3
 8000a90:	464b      	mov	r3, r9
 8000a92:	4061      	eors	r1, r4
 8000a94:	4313      	orrs	r3, r2
 8000a96:	2b0f      	cmp	r3, #15
 8000a98:	d864      	bhi.n	8000b64 <__aeabi_fmul+0x12c>
 8000a9a:	4875      	ldr	r0, [pc, #468]	; (8000c70 <__aeabi_fmul+0x238>)
 8000a9c:	009b      	lsls	r3, r3, #2
 8000a9e:	58c3      	ldr	r3, [r0, r3]
 8000aa0:	469f      	mov	pc, r3
 8000aa2:	2f00      	cmp	r7, #0
 8000aa4:	d142      	bne.n	8000b2c <__aeabi_fmul+0xf4>
 8000aa6:	2308      	movs	r3, #8
 8000aa8:	4699      	mov	r9, r3
 8000aaa:	3b06      	subs	r3, #6
 8000aac:	26ff      	movs	r6, #255	; 0xff
 8000aae:	469a      	mov	sl, r3
 8000ab0:	e7da      	b.n	8000a68 <__aeabi_fmul+0x30>
 8000ab2:	4641      	mov	r1, r8
 8000ab4:	2a02      	cmp	r2, #2
 8000ab6:	d028      	beq.n	8000b0a <__aeabi_fmul+0xd2>
 8000ab8:	2a03      	cmp	r2, #3
 8000aba:	d100      	bne.n	8000abe <__aeabi_fmul+0x86>
 8000abc:	e0ce      	b.n	8000c5c <__aeabi_fmul+0x224>
 8000abe:	2a01      	cmp	r2, #1
 8000ac0:	d000      	beq.n	8000ac4 <__aeabi_fmul+0x8c>
 8000ac2:	e0ac      	b.n	8000c1e <__aeabi_fmul+0x1e6>
 8000ac4:	4011      	ands	r1, r2
 8000ac6:	2000      	movs	r0, #0
 8000ac8:	2200      	movs	r2, #0
 8000aca:	b2cc      	uxtb	r4, r1
 8000acc:	0240      	lsls	r0, r0, #9
 8000ace:	05d2      	lsls	r2, r2, #23
 8000ad0:	0a40      	lsrs	r0, r0, #9
 8000ad2:	07e4      	lsls	r4, r4, #31
 8000ad4:	4310      	orrs	r0, r2
 8000ad6:	4320      	orrs	r0, r4
 8000ad8:	bc3c      	pop	{r2, r3, r4, r5}
 8000ada:	4690      	mov	r8, r2
 8000adc:	4699      	mov	r9, r3
 8000ade:	46a2      	mov	sl, r4
 8000ae0:	46ab      	mov	fp, r5
 8000ae2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000ae4:	2f00      	cmp	r7, #0
 8000ae6:	d115      	bne.n	8000b14 <__aeabi_fmul+0xdc>
 8000ae8:	2304      	movs	r3, #4
 8000aea:	4699      	mov	r9, r3
 8000aec:	3b03      	subs	r3, #3
 8000aee:	2600      	movs	r6, #0
 8000af0:	469a      	mov	sl, r3
 8000af2:	e7b9      	b.n	8000a68 <__aeabi_fmul+0x30>
 8000af4:	20ff      	movs	r0, #255	; 0xff
 8000af6:	2202      	movs	r2, #2
 8000af8:	2d00      	cmp	r5, #0
 8000afa:	d0c5      	beq.n	8000a88 <__aeabi_fmul+0x50>
 8000afc:	2203      	movs	r2, #3
 8000afe:	e7c3      	b.n	8000a88 <__aeabi_fmul+0x50>
 8000b00:	2d00      	cmp	r5, #0
 8000b02:	d119      	bne.n	8000b38 <__aeabi_fmul+0x100>
 8000b04:	2000      	movs	r0, #0
 8000b06:	2201      	movs	r2, #1
 8000b08:	e7be      	b.n	8000a88 <__aeabi_fmul+0x50>
 8000b0a:	2401      	movs	r4, #1
 8000b0c:	22ff      	movs	r2, #255	; 0xff
 8000b0e:	400c      	ands	r4, r1
 8000b10:	2000      	movs	r0, #0
 8000b12:	e7db      	b.n	8000acc <__aeabi_fmul+0x94>
 8000b14:	0038      	movs	r0, r7
 8000b16:	f002 f92d 	bl	8002d74 <__clzsi2>
 8000b1a:	2676      	movs	r6, #118	; 0x76
 8000b1c:	1f43      	subs	r3, r0, #5
 8000b1e:	409f      	lsls	r7, r3
 8000b20:	2300      	movs	r3, #0
 8000b22:	4276      	negs	r6, r6
 8000b24:	1a36      	subs	r6, r6, r0
 8000b26:	4699      	mov	r9, r3
 8000b28:	469a      	mov	sl, r3
 8000b2a:	e79d      	b.n	8000a68 <__aeabi_fmul+0x30>
 8000b2c:	230c      	movs	r3, #12
 8000b2e:	4699      	mov	r9, r3
 8000b30:	3b09      	subs	r3, #9
 8000b32:	26ff      	movs	r6, #255	; 0xff
 8000b34:	469a      	mov	sl, r3
 8000b36:	e797      	b.n	8000a68 <__aeabi_fmul+0x30>
 8000b38:	0028      	movs	r0, r5
 8000b3a:	f002 f91b 	bl	8002d74 <__clzsi2>
 8000b3e:	1f43      	subs	r3, r0, #5
 8000b40:	409d      	lsls	r5, r3
 8000b42:	2376      	movs	r3, #118	; 0x76
 8000b44:	425b      	negs	r3, r3
 8000b46:	1a18      	subs	r0, r3, r0
 8000b48:	2200      	movs	r2, #0
 8000b4a:	e79d      	b.n	8000a88 <__aeabi_fmul+0x50>
 8000b4c:	2080      	movs	r0, #128	; 0x80
 8000b4e:	2400      	movs	r4, #0
 8000b50:	03c0      	lsls	r0, r0, #15
 8000b52:	22ff      	movs	r2, #255	; 0xff
 8000b54:	e7ba      	b.n	8000acc <__aeabi_fmul+0x94>
 8000b56:	003d      	movs	r5, r7
 8000b58:	4652      	mov	r2, sl
 8000b5a:	e7ab      	b.n	8000ab4 <__aeabi_fmul+0x7c>
 8000b5c:	003d      	movs	r5, r7
 8000b5e:	0021      	movs	r1, r4
 8000b60:	4652      	mov	r2, sl
 8000b62:	e7a7      	b.n	8000ab4 <__aeabi_fmul+0x7c>
 8000b64:	0c3b      	lsrs	r3, r7, #16
 8000b66:	469c      	mov	ip, r3
 8000b68:	042a      	lsls	r2, r5, #16
 8000b6a:	0c12      	lsrs	r2, r2, #16
 8000b6c:	0c2b      	lsrs	r3, r5, #16
 8000b6e:	0014      	movs	r4, r2
 8000b70:	4660      	mov	r0, ip
 8000b72:	4665      	mov	r5, ip
 8000b74:	043f      	lsls	r7, r7, #16
 8000b76:	0c3f      	lsrs	r7, r7, #16
 8000b78:	437c      	muls	r4, r7
 8000b7a:	4342      	muls	r2, r0
 8000b7c:	435d      	muls	r5, r3
 8000b7e:	437b      	muls	r3, r7
 8000b80:	0c27      	lsrs	r7, r4, #16
 8000b82:	189b      	adds	r3, r3, r2
 8000b84:	18ff      	adds	r7, r7, r3
 8000b86:	42ba      	cmp	r2, r7
 8000b88:	d903      	bls.n	8000b92 <__aeabi_fmul+0x15a>
 8000b8a:	2380      	movs	r3, #128	; 0x80
 8000b8c:	025b      	lsls	r3, r3, #9
 8000b8e:	469c      	mov	ip, r3
 8000b90:	4465      	add	r5, ip
 8000b92:	0424      	lsls	r4, r4, #16
 8000b94:	043a      	lsls	r2, r7, #16
 8000b96:	0c24      	lsrs	r4, r4, #16
 8000b98:	1912      	adds	r2, r2, r4
 8000b9a:	0193      	lsls	r3, r2, #6
 8000b9c:	1e5c      	subs	r4, r3, #1
 8000b9e:	41a3      	sbcs	r3, r4
 8000ba0:	0c3f      	lsrs	r7, r7, #16
 8000ba2:	0e92      	lsrs	r2, r2, #26
 8000ba4:	197d      	adds	r5, r7, r5
 8000ba6:	431a      	orrs	r2, r3
 8000ba8:	01ad      	lsls	r5, r5, #6
 8000baa:	4315      	orrs	r5, r2
 8000bac:	012b      	lsls	r3, r5, #4
 8000bae:	d504      	bpl.n	8000bba <__aeabi_fmul+0x182>
 8000bb0:	2301      	movs	r3, #1
 8000bb2:	465e      	mov	r6, fp
 8000bb4:	086a      	lsrs	r2, r5, #1
 8000bb6:	401d      	ands	r5, r3
 8000bb8:	4315      	orrs	r5, r2
 8000bba:	0032      	movs	r2, r6
 8000bbc:	327f      	adds	r2, #127	; 0x7f
 8000bbe:	2a00      	cmp	r2, #0
 8000bc0:	dd25      	ble.n	8000c0e <__aeabi_fmul+0x1d6>
 8000bc2:	076b      	lsls	r3, r5, #29
 8000bc4:	d004      	beq.n	8000bd0 <__aeabi_fmul+0x198>
 8000bc6:	230f      	movs	r3, #15
 8000bc8:	402b      	ands	r3, r5
 8000bca:	2b04      	cmp	r3, #4
 8000bcc:	d000      	beq.n	8000bd0 <__aeabi_fmul+0x198>
 8000bce:	3504      	adds	r5, #4
 8000bd0:	012b      	lsls	r3, r5, #4
 8000bd2:	d503      	bpl.n	8000bdc <__aeabi_fmul+0x1a4>
 8000bd4:	0032      	movs	r2, r6
 8000bd6:	4b27      	ldr	r3, [pc, #156]	; (8000c74 <__aeabi_fmul+0x23c>)
 8000bd8:	3280      	adds	r2, #128	; 0x80
 8000bda:	401d      	ands	r5, r3
 8000bdc:	2afe      	cmp	r2, #254	; 0xfe
 8000bde:	dc94      	bgt.n	8000b0a <__aeabi_fmul+0xd2>
 8000be0:	2401      	movs	r4, #1
 8000be2:	01a8      	lsls	r0, r5, #6
 8000be4:	0a40      	lsrs	r0, r0, #9
 8000be6:	b2d2      	uxtb	r2, r2
 8000be8:	400c      	ands	r4, r1
 8000bea:	e76f      	b.n	8000acc <__aeabi_fmul+0x94>
 8000bec:	2080      	movs	r0, #128	; 0x80
 8000bee:	03c0      	lsls	r0, r0, #15
 8000bf0:	4207      	tst	r7, r0
 8000bf2:	d007      	beq.n	8000c04 <__aeabi_fmul+0x1cc>
 8000bf4:	4205      	tst	r5, r0
 8000bf6:	d105      	bne.n	8000c04 <__aeabi_fmul+0x1cc>
 8000bf8:	4328      	orrs	r0, r5
 8000bfa:	0240      	lsls	r0, r0, #9
 8000bfc:	0a40      	lsrs	r0, r0, #9
 8000bfe:	4644      	mov	r4, r8
 8000c00:	22ff      	movs	r2, #255	; 0xff
 8000c02:	e763      	b.n	8000acc <__aeabi_fmul+0x94>
 8000c04:	4338      	orrs	r0, r7
 8000c06:	0240      	lsls	r0, r0, #9
 8000c08:	0a40      	lsrs	r0, r0, #9
 8000c0a:	22ff      	movs	r2, #255	; 0xff
 8000c0c:	e75e      	b.n	8000acc <__aeabi_fmul+0x94>
 8000c0e:	2401      	movs	r4, #1
 8000c10:	1aa3      	subs	r3, r4, r2
 8000c12:	2b1b      	cmp	r3, #27
 8000c14:	dd05      	ble.n	8000c22 <__aeabi_fmul+0x1ea>
 8000c16:	400c      	ands	r4, r1
 8000c18:	2200      	movs	r2, #0
 8000c1a:	2000      	movs	r0, #0
 8000c1c:	e756      	b.n	8000acc <__aeabi_fmul+0x94>
 8000c1e:	465e      	mov	r6, fp
 8000c20:	e7cb      	b.n	8000bba <__aeabi_fmul+0x182>
 8000c22:	002a      	movs	r2, r5
 8000c24:	2020      	movs	r0, #32
 8000c26:	40da      	lsrs	r2, r3
 8000c28:	1ac3      	subs	r3, r0, r3
 8000c2a:	409d      	lsls	r5, r3
 8000c2c:	002b      	movs	r3, r5
 8000c2e:	1e5d      	subs	r5, r3, #1
 8000c30:	41ab      	sbcs	r3, r5
 8000c32:	4313      	orrs	r3, r2
 8000c34:	075a      	lsls	r2, r3, #29
 8000c36:	d004      	beq.n	8000c42 <__aeabi_fmul+0x20a>
 8000c38:	220f      	movs	r2, #15
 8000c3a:	401a      	ands	r2, r3
 8000c3c:	2a04      	cmp	r2, #4
 8000c3e:	d000      	beq.n	8000c42 <__aeabi_fmul+0x20a>
 8000c40:	3304      	adds	r3, #4
 8000c42:	015a      	lsls	r2, r3, #5
 8000c44:	d504      	bpl.n	8000c50 <__aeabi_fmul+0x218>
 8000c46:	2401      	movs	r4, #1
 8000c48:	2201      	movs	r2, #1
 8000c4a:	400c      	ands	r4, r1
 8000c4c:	2000      	movs	r0, #0
 8000c4e:	e73d      	b.n	8000acc <__aeabi_fmul+0x94>
 8000c50:	2401      	movs	r4, #1
 8000c52:	019b      	lsls	r3, r3, #6
 8000c54:	0a58      	lsrs	r0, r3, #9
 8000c56:	400c      	ands	r4, r1
 8000c58:	2200      	movs	r2, #0
 8000c5a:	e737      	b.n	8000acc <__aeabi_fmul+0x94>
 8000c5c:	2080      	movs	r0, #128	; 0x80
 8000c5e:	2401      	movs	r4, #1
 8000c60:	03c0      	lsls	r0, r0, #15
 8000c62:	4328      	orrs	r0, r5
 8000c64:	0240      	lsls	r0, r0, #9
 8000c66:	0a40      	lsrs	r0, r0, #9
 8000c68:	400c      	ands	r4, r1
 8000c6a:	22ff      	movs	r2, #255	; 0xff
 8000c6c:	e72e      	b.n	8000acc <__aeabi_fmul+0x94>
 8000c6e:	46c0      	nop			; (mov r8, r8)
 8000c70:	0800c3b0 	.word	0x0800c3b0
 8000c74:	f7ffffff 	.word	0xf7ffffff

08000c78 <__aeabi_fsub>:
 8000c78:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000c7a:	464f      	mov	r7, r9
 8000c7c:	46d6      	mov	lr, sl
 8000c7e:	4646      	mov	r6, r8
 8000c80:	0044      	lsls	r4, r0, #1
 8000c82:	b5c0      	push	{r6, r7, lr}
 8000c84:	0fc2      	lsrs	r2, r0, #31
 8000c86:	0247      	lsls	r7, r0, #9
 8000c88:	0248      	lsls	r0, r1, #9
 8000c8a:	0a40      	lsrs	r0, r0, #9
 8000c8c:	4684      	mov	ip, r0
 8000c8e:	4666      	mov	r6, ip
 8000c90:	0a7b      	lsrs	r3, r7, #9
 8000c92:	0048      	lsls	r0, r1, #1
 8000c94:	0fc9      	lsrs	r1, r1, #31
 8000c96:	469a      	mov	sl, r3
 8000c98:	0e24      	lsrs	r4, r4, #24
 8000c9a:	0015      	movs	r5, r2
 8000c9c:	00db      	lsls	r3, r3, #3
 8000c9e:	0e00      	lsrs	r0, r0, #24
 8000ca0:	4689      	mov	r9, r1
 8000ca2:	00f6      	lsls	r6, r6, #3
 8000ca4:	28ff      	cmp	r0, #255	; 0xff
 8000ca6:	d100      	bne.n	8000caa <__aeabi_fsub+0x32>
 8000ca8:	e08f      	b.n	8000dca <__aeabi_fsub+0x152>
 8000caa:	2101      	movs	r1, #1
 8000cac:	464f      	mov	r7, r9
 8000cae:	404f      	eors	r7, r1
 8000cb0:	0039      	movs	r1, r7
 8000cb2:	4291      	cmp	r1, r2
 8000cb4:	d066      	beq.n	8000d84 <__aeabi_fsub+0x10c>
 8000cb6:	1a22      	subs	r2, r4, r0
 8000cb8:	2a00      	cmp	r2, #0
 8000cba:	dc00      	bgt.n	8000cbe <__aeabi_fsub+0x46>
 8000cbc:	e09d      	b.n	8000dfa <__aeabi_fsub+0x182>
 8000cbe:	2800      	cmp	r0, #0
 8000cc0:	d13d      	bne.n	8000d3e <__aeabi_fsub+0xc6>
 8000cc2:	2e00      	cmp	r6, #0
 8000cc4:	d100      	bne.n	8000cc8 <__aeabi_fsub+0x50>
 8000cc6:	e08b      	b.n	8000de0 <__aeabi_fsub+0x168>
 8000cc8:	1e51      	subs	r1, r2, #1
 8000cca:	2900      	cmp	r1, #0
 8000ccc:	d000      	beq.n	8000cd0 <__aeabi_fsub+0x58>
 8000cce:	e0b5      	b.n	8000e3c <__aeabi_fsub+0x1c4>
 8000cd0:	2401      	movs	r4, #1
 8000cd2:	1b9b      	subs	r3, r3, r6
 8000cd4:	015a      	lsls	r2, r3, #5
 8000cd6:	d544      	bpl.n	8000d62 <__aeabi_fsub+0xea>
 8000cd8:	019b      	lsls	r3, r3, #6
 8000cda:	099f      	lsrs	r7, r3, #6
 8000cdc:	0038      	movs	r0, r7
 8000cde:	f002 f849 	bl	8002d74 <__clzsi2>
 8000ce2:	3805      	subs	r0, #5
 8000ce4:	4087      	lsls	r7, r0
 8000ce6:	4284      	cmp	r4, r0
 8000ce8:	dd00      	ble.n	8000cec <__aeabi_fsub+0x74>
 8000cea:	e096      	b.n	8000e1a <__aeabi_fsub+0x1a2>
 8000cec:	1b04      	subs	r4, r0, r4
 8000cee:	003a      	movs	r2, r7
 8000cf0:	2020      	movs	r0, #32
 8000cf2:	3401      	adds	r4, #1
 8000cf4:	40e2      	lsrs	r2, r4
 8000cf6:	1b04      	subs	r4, r0, r4
 8000cf8:	40a7      	lsls	r7, r4
 8000cfa:	003b      	movs	r3, r7
 8000cfc:	1e5f      	subs	r7, r3, #1
 8000cfe:	41bb      	sbcs	r3, r7
 8000d00:	2400      	movs	r4, #0
 8000d02:	4313      	orrs	r3, r2
 8000d04:	075a      	lsls	r2, r3, #29
 8000d06:	d004      	beq.n	8000d12 <__aeabi_fsub+0x9a>
 8000d08:	220f      	movs	r2, #15
 8000d0a:	401a      	ands	r2, r3
 8000d0c:	2a04      	cmp	r2, #4
 8000d0e:	d000      	beq.n	8000d12 <__aeabi_fsub+0x9a>
 8000d10:	3304      	adds	r3, #4
 8000d12:	015a      	lsls	r2, r3, #5
 8000d14:	d527      	bpl.n	8000d66 <__aeabi_fsub+0xee>
 8000d16:	3401      	adds	r4, #1
 8000d18:	2cff      	cmp	r4, #255	; 0xff
 8000d1a:	d100      	bne.n	8000d1e <__aeabi_fsub+0xa6>
 8000d1c:	e079      	b.n	8000e12 <__aeabi_fsub+0x19a>
 8000d1e:	2201      	movs	r2, #1
 8000d20:	019b      	lsls	r3, r3, #6
 8000d22:	0a5b      	lsrs	r3, r3, #9
 8000d24:	b2e4      	uxtb	r4, r4
 8000d26:	402a      	ands	r2, r5
 8000d28:	025b      	lsls	r3, r3, #9
 8000d2a:	05e4      	lsls	r4, r4, #23
 8000d2c:	0a58      	lsrs	r0, r3, #9
 8000d2e:	07d2      	lsls	r2, r2, #31
 8000d30:	4320      	orrs	r0, r4
 8000d32:	4310      	orrs	r0, r2
 8000d34:	bc1c      	pop	{r2, r3, r4}
 8000d36:	4690      	mov	r8, r2
 8000d38:	4699      	mov	r9, r3
 8000d3a:	46a2      	mov	sl, r4
 8000d3c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000d3e:	2cff      	cmp	r4, #255	; 0xff
 8000d40:	d0e0      	beq.n	8000d04 <__aeabi_fsub+0x8c>
 8000d42:	2180      	movs	r1, #128	; 0x80
 8000d44:	04c9      	lsls	r1, r1, #19
 8000d46:	430e      	orrs	r6, r1
 8000d48:	2a1b      	cmp	r2, #27
 8000d4a:	dc7b      	bgt.n	8000e44 <__aeabi_fsub+0x1cc>
 8000d4c:	0031      	movs	r1, r6
 8000d4e:	2020      	movs	r0, #32
 8000d50:	40d1      	lsrs	r1, r2
 8000d52:	1a82      	subs	r2, r0, r2
 8000d54:	4096      	lsls	r6, r2
 8000d56:	1e72      	subs	r2, r6, #1
 8000d58:	4196      	sbcs	r6, r2
 8000d5a:	430e      	orrs	r6, r1
 8000d5c:	1b9b      	subs	r3, r3, r6
 8000d5e:	015a      	lsls	r2, r3, #5
 8000d60:	d4ba      	bmi.n	8000cd8 <__aeabi_fsub+0x60>
 8000d62:	075a      	lsls	r2, r3, #29
 8000d64:	d1d0      	bne.n	8000d08 <__aeabi_fsub+0x90>
 8000d66:	2201      	movs	r2, #1
 8000d68:	08df      	lsrs	r7, r3, #3
 8000d6a:	402a      	ands	r2, r5
 8000d6c:	2cff      	cmp	r4, #255	; 0xff
 8000d6e:	d133      	bne.n	8000dd8 <__aeabi_fsub+0x160>
 8000d70:	2f00      	cmp	r7, #0
 8000d72:	d100      	bne.n	8000d76 <__aeabi_fsub+0xfe>
 8000d74:	e0a8      	b.n	8000ec8 <__aeabi_fsub+0x250>
 8000d76:	2380      	movs	r3, #128	; 0x80
 8000d78:	03db      	lsls	r3, r3, #15
 8000d7a:	433b      	orrs	r3, r7
 8000d7c:	025b      	lsls	r3, r3, #9
 8000d7e:	0a5b      	lsrs	r3, r3, #9
 8000d80:	24ff      	movs	r4, #255	; 0xff
 8000d82:	e7d1      	b.n	8000d28 <__aeabi_fsub+0xb0>
 8000d84:	1a21      	subs	r1, r4, r0
 8000d86:	2900      	cmp	r1, #0
 8000d88:	dd4c      	ble.n	8000e24 <__aeabi_fsub+0x1ac>
 8000d8a:	2800      	cmp	r0, #0
 8000d8c:	d02a      	beq.n	8000de4 <__aeabi_fsub+0x16c>
 8000d8e:	2cff      	cmp	r4, #255	; 0xff
 8000d90:	d0b8      	beq.n	8000d04 <__aeabi_fsub+0x8c>
 8000d92:	2080      	movs	r0, #128	; 0x80
 8000d94:	04c0      	lsls	r0, r0, #19
 8000d96:	4306      	orrs	r6, r0
 8000d98:	291b      	cmp	r1, #27
 8000d9a:	dd00      	ble.n	8000d9e <__aeabi_fsub+0x126>
 8000d9c:	e0af      	b.n	8000efe <__aeabi_fsub+0x286>
 8000d9e:	0030      	movs	r0, r6
 8000da0:	2720      	movs	r7, #32
 8000da2:	40c8      	lsrs	r0, r1
 8000da4:	1a79      	subs	r1, r7, r1
 8000da6:	408e      	lsls	r6, r1
 8000da8:	1e71      	subs	r1, r6, #1
 8000daa:	418e      	sbcs	r6, r1
 8000dac:	4306      	orrs	r6, r0
 8000dae:	199b      	adds	r3, r3, r6
 8000db0:	0159      	lsls	r1, r3, #5
 8000db2:	d5d6      	bpl.n	8000d62 <__aeabi_fsub+0xea>
 8000db4:	3401      	adds	r4, #1
 8000db6:	2cff      	cmp	r4, #255	; 0xff
 8000db8:	d100      	bne.n	8000dbc <__aeabi_fsub+0x144>
 8000dba:	e085      	b.n	8000ec8 <__aeabi_fsub+0x250>
 8000dbc:	2201      	movs	r2, #1
 8000dbe:	497a      	ldr	r1, [pc, #488]	; (8000fa8 <__aeabi_fsub+0x330>)
 8000dc0:	401a      	ands	r2, r3
 8000dc2:	085b      	lsrs	r3, r3, #1
 8000dc4:	400b      	ands	r3, r1
 8000dc6:	4313      	orrs	r3, r2
 8000dc8:	e79c      	b.n	8000d04 <__aeabi_fsub+0x8c>
 8000dca:	2e00      	cmp	r6, #0
 8000dcc:	d000      	beq.n	8000dd0 <__aeabi_fsub+0x158>
 8000dce:	e770      	b.n	8000cb2 <__aeabi_fsub+0x3a>
 8000dd0:	e76b      	b.n	8000caa <__aeabi_fsub+0x32>
 8000dd2:	1e3b      	subs	r3, r7, #0
 8000dd4:	d1c5      	bne.n	8000d62 <__aeabi_fsub+0xea>
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	027b      	lsls	r3, r7, #9
 8000dda:	0a5b      	lsrs	r3, r3, #9
 8000ddc:	b2e4      	uxtb	r4, r4
 8000dde:	e7a3      	b.n	8000d28 <__aeabi_fsub+0xb0>
 8000de0:	0014      	movs	r4, r2
 8000de2:	e78f      	b.n	8000d04 <__aeabi_fsub+0x8c>
 8000de4:	2e00      	cmp	r6, #0
 8000de6:	d04d      	beq.n	8000e84 <__aeabi_fsub+0x20c>
 8000de8:	1e48      	subs	r0, r1, #1
 8000dea:	2800      	cmp	r0, #0
 8000dec:	d157      	bne.n	8000e9e <__aeabi_fsub+0x226>
 8000dee:	199b      	adds	r3, r3, r6
 8000df0:	2401      	movs	r4, #1
 8000df2:	015a      	lsls	r2, r3, #5
 8000df4:	d5b5      	bpl.n	8000d62 <__aeabi_fsub+0xea>
 8000df6:	2402      	movs	r4, #2
 8000df8:	e7e0      	b.n	8000dbc <__aeabi_fsub+0x144>
 8000dfa:	2a00      	cmp	r2, #0
 8000dfc:	d125      	bne.n	8000e4a <__aeabi_fsub+0x1d2>
 8000dfe:	1c62      	adds	r2, r4, #1
 8000e00:	b2d2      	uxtb	r2, r2
 8000e02:	2a01      	cmp	r2, #1
 8000e04:	dd72      	ble.n	8000eec <__aeabi_fsub+0x274>
 8000e06:	1b9f      	subs	r7, r3, r6
 8000e08:	017a      	lsls	r2, r7, #5
 8000e0a:	d535      	bpl.n	8000e78 <__aeabi_fsub+0x200>
 8000e0c:	1af7      	subs	r7, r6, r3
 8000e0e:	000d      	movs	r5, r1
 8000e10:	e764      	b.n	8000cdc <__aeabi_fsub+0x64>
 8000e12:	2201      	movs	r2, #1
 8000e14:	2300      	movs	r3, #0
 8000e16:	402a      	ands	r2, r5
 8000e18:	e786      	b.n	8000d28 <__aeabi_fsub+0xb0>
 8000e1a:	003b      	movs	r3, r7
 8000e1c:	4a63      	ldr	r2, [pc, #396]	; (8000fac <__aeabi_fsub+0x334>)
 8000e1e:	1a24      	subs	r4, r4, r0
 8000e20:	4013      	ands	r3, r2
 8000e22:	e76f      	b.n	8000d04 <__aeabi_fsub+0x8c>
 8000e24:	2900      	cmp	r1, #0
 8000e26:	d16c      	bne.n	8000f02 <__aeabi_fsub+0x28a>
 8000e28:	1c61      	adds	r1, r4, #1
 8000e2a:	b2c8      	uxtb	r0, r1
 8000e2c:	2801      	cmp	r0, #1
 8000e2e:	dd4e      	ble.n	8000ece <__aeabi_fsub+0x256>
 8000e30:	29ff      	cmp	r1, #255	; 0xff
 8000e32:	d049      	beq.n	8000ec8 <__aeabi_fsub+0x250>
 8000e34:	199b      	adds	r3, r3, r6
 8000e36:	085b      	lsrs	r3, r3, #1
 8000e38:	000c      	movs	r4, r1
 8000e3a:	e763      	b.n	8000d04 <__aeabi_fsub+0x8c>
 8000e3c:	2aff      	cmp	r2, #255	; 0xff
 8000e3e:	d041      	beq.n	8000ec4 <__aeabi_fsub+0x24c>
 8000e40:	000a      	movs	r2, r1
 8000e42:	e781      	b.n	8000d48 <__aeabi_fsub+0xd0>
 8000e44:	2601      	movs	r6, #1
 8000e46:	1b9b      	subs	r3, r3, r6
 8000e48:	e789      	b.n	8000d5e <__aeabi_fsub+0xe6>
 8000e4a:	2c00      	cmp	r4, #0
 8000e4c:	d01c      	beq.n	8000e88 <__aeabi_fsub+0x210>
 8000e4e:	28ff      	cmp	r0, #255	; 0xff
 8000e50:	d021      	beq.n	8000e96 <__aeabi_fsub+0x21e>
 8000e52:	2480      	movs	r4, #128	; 0x80
 8000e54:	04e4      	lsls	r4, r4, #19
 8000e56:	4252      	negs	r2, r2
 8000e58:	4323      	orrs	r3, r4
 8000e5a:	2a1b      	cmp	r2, #27
 8000e5c:	dd00      	ble.n	8000e60 <__aeabi_fsub+0x1e8>
 8000e5e:	e096      	b.n	8000f8e <__aeabi_fsub+0x316>
 8000e60:	001c      	movs	r4, r3
 8000e62:	2520      	movs	r5, #32
 8000e64:	40d4      	lsrs	r4, r2
 8000e66:	1aaa      	subs	r2, r5, r2
 8000e68:	4093      	lsls	r3, r2
 8000e6a:	1e5a      	subs	r2, r3, #1
 8000e6c:	4193      	sbcs	r3, r2
 8000e6e:	4323      	orrs	r3, r4
 8000e70:	1af3      	subs	r3, r6, r3
 8000e72:	0004      	movs	r4, r0
 8000e74:	000d      	movs	r5, r1
 8000e76:	e72d      	b.n	8000cd4 <__aeabi_fsub+0x5c>
 8000e78:	2f00      	cmp	r7, #0
 8000e7a:	d000      	beq.n	8000e7e <__aeabi_fsub+0x206>
 8000e7c:	e72e      	b.n	8000cdc <__aeabi_fsub+0x64>
 8000e7e:	2200      	movs	r2, #0
 8000e80:	2400      	movs	r4, #0
 8000e82:	e7a9      	b.n	8000dd8 <__aeabi_fsub+0x160>
 8000e84:	000c      	movs	r4, r1
 8000e86:	e73d      	b.n	8000d04 <__aeabi_fsub+0x8c>
 8000e88:	2b00      	cmp	r3, #0
 8000e8a:	d058      	beq.n	8000f3e <__aeabi_fsub+0x2c6>
 8000e8c:	43d2      	mvns	r2, r2
 8000e8e:	2a00      	cmp	r2, #0
 8000e90:	d0ee      	beq.n	8000e70 <__aeabi_fsub+0x1f8>
 8000e92:	28ff      	cmp	r0, #255	; 0xff
 8000e94:	d1e1      	bne.n	8000e5a <__aeabi_fsub+0x1e2>
 8000e96:	0033      	movs	r3, r6
 8000e98:	24ff      	movs	r4, #255	; 0xff
 8000e9a:	000d      	movs	r5, r1
 8000e9c:	e732      	b.n	8000d04 <__aeabi_fsub+0x8c>
 8000e9e:	29ff      	cmp	r1, #255	; 0xff
 8000ea0:	d010      	beq.n	8000ec4 <__aeabi_fsub+0x24c>
 8000ea2:	0001      	movs	r1, r0
 8000ea4:	e778      	b.n	8000d98 <__aeabi_fsub+0x120>
 8000ea6:	2b00      	cmp	r3, #0
 8000ea8:	d06e      	beq.n	8000f88 <__aeabi_fsub+0x310>
 8000eaa:	24ff      	movs	r4, #255	; 0xff
 8000eac:	2e00      	cmp	r6, #0
 8000eae:	d100      	bne.n	8000eb2 <__aeabi_fsub+0x23a>
 8000eb0:	e728      	b.n	8000d04 <__aeabi_fsub+0x8c>
 8000eb2:	2280      	movs	r2, #128	; 0x80
 8000eb4:	4651      	mov	r1, sl
 8000eb6:	03d2      	lsls	r2, r2, #15
 8000eb8:	4211      	tst	r1, r2
 8000eba:	d003      	beq.n	8000ec4 <__aeabi_fsub+0x24c>
 8000ebc:	4661      	mov	r1, ip
 8000ebe:	4211      	tst	r1, r2
 8000ec0:	d100      	bne.n	8000ec4 <__aeabi_fsub+0x24c>
 8000ec2:	0033      	movs	r3, r6
 8000ec4:	24ff      	movs	r4, #255	; 0xff
 8000ec6:	e71d      	b.n	8000d04 <__aeabi_fsub+0x8c>
 8000ec8:	24ff      	movs	r4, #255	; 0xff
 8000eca:	2300      	movs	r3, #0
 8000ecc:	e72c      	b.n	8000d28 <__aeabi_fsub+0xb0>
 8000ece:	2c00      	cmp	r4, #0
 8000ed0:	d1e9      	bne.n	8000ea6 <__aeabi_fsub+0x22e>
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	d063      	beq.n	8000f9e <__aeabi_fsub+0x326>
 8000ed6:	2e00      	cmp	r6, #0
 8000ed8:	d100      	bne.n	8000edc <__aeabi_fsub+0x264>
 8000eda:	e713      	b.n	8000d04 <__aeabi_fsub+0x8c>
 8000edc:	199b      	adds	r3, r3, r6
 8000ede:	015a      	lsls	r2, r3, #5
 8000ee0:	d400      	bmi.n	8000ee4 <__aeabi_fsub+0x26c>
 8000ee2:	e73e      	b.n	8000d62 <__aeabi_fsub+0xea>
 8000ee4:	4a31      	ldr	r2, [pc, #196]	; (8000fac <__aeabi_fsub+0x334>)
 8000ee6:	000c      	movs	r4, r1
 8000ee8:	4013      	ands	r3, r2
 8000eea:	e70b      	b.n	8000d04 <__aeabi_fsub+0x8c>
 8000eec:	2c00      	cmp	r4, #0
 8000eee:	d11e      	bne.n	8000f2e <__aeabi_fsub+0x2b6>
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	d12f      	bne.n	8000f54 <__aeabi_fsub+0x2dc>
 8000ef4:	2e00      	cmp	r6, #0
 8000ef6:	d04f      	beq.n	8000f98 <__aeabi_fsub+0x320>
 8000ef8:	0033      	movs	r3, r6
 8000efa:	000d      	movs	r5, r1
 8000efc:	e702      	b.n	8000d04 <__aeabi_fsub+0x8c>
 8000efe:	2601      	movs	r6, #1
 8000f00:	e755      	b.n	8000dae <__aeabi_fsub+0x136>
 8000f02:	2c00      	cmp	r4, #0
 8000f04:	d11f      	bne.n	8000f46 <__aeabi_fsub+0x2ce>
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	d043      	beq.n	8000f92 <__aeabi_fsub+0x31a>
 8000f0a:	43c9      	mvns	r1, r1
 8000f0c:	2900      	cmp	r1, #0
 8000f0e:	d00b      	beq.n	8000f28 <__aeabi_fsub+0x2b0>
 8000f10:	28ff      	cmp	r0, #255	; 0xff
 8000f12:	d039      	beq.n	8000f88 <__aeabi_fsub+0x310>
 8000f14:	291b      	cmp	r1, #27
 8000f16:	dc44      	bgt.n	8000fa2 <__aeabi_fsub+0x32a>
 8000f18:	001c      	movs	r4, r3
 8000f1a:	2720      	movs	r7, #32
 8000f1c:	40cc      	lsrs	r4, r1
 8000f1e:	1a79      	subs	r1, r7, r1
 8000f20:	408b      	lsls	r3, r1
 8000f22:	1e59      	subs	r1, r3, #1
 8000f24:	418b      	sbcs	r3, r1
 8000f26:	4323      	orrs	r3, r4
 8000f28:	199b      	adds	r3, r3, r6
 8000f2a:	0004      	movs	r4, r0
 8000f2c:	e740      	b.n	8000db0 <__aeabi_fsub+0x138>
 8000f2e:	2b00      	cmp	r3, #0
 8000f30:	d11a      	bne.n	8000f68 <__aeabi_fsub+0x2f0>
 8000f32:	2e00      	cmp	r6, #0
 8000f34:	d124      	bne.n	8000f80 <__aeabi_fsub+0x308>
 8000f36:	2780      	movs	r7, #128	; 0x80
 8000f38:	2200      	movs	r2, #0
 8000f3a:	03ff      	lsls	r7, r7, #15
 8000f3c:	e71b      	b.n	8000d76 <__aeabi_fsub+0xfe>
 8000f3e:	0033      	movs	r3, r6
 8000f40:	0004      	movs	r4, r0
 8000f42:	000d      	movs	r5, r1
 8000f44:	e6de      	b.n	8000d04 <__aeabi_fsub+0x8c>
 8000f46:	28ff      	cmp	r0, #255	; 0xff
 8000f48:	d01e      	beq.n	8000f88 <__aeabi_fsub+0x310>
 8000f4a:	2480      	movs	r4, #128	; 0x80
 8000f4c:	04e4      	lsls	r4, r4, #19
 8000f4e:	4249      	negs	r1, r1
 8000f50:	4323      	orrs	r3, r4
 8000f52:	e7df      	b.n	8000f14 <__aeabi_fsub+0x29c>
 8000f54:	2e00      	cmp	r6, #0
 8000f56:	d100      	bne.n	8000f5a <__aeabi_fsub+0x2e2>
 8000f58:	e6d4      	b.n	8000d04 <__aeabi_fsub+0x8c>
 8000f5a:	1b9f      	subs	r7, r3, r6
 8000f5c:	017a      	lsls	r2, r7, #5
 8000f5e:	d400      	bmi.n	8000f62 <__aeabi_fsub+0x2ea>
 8000f60:	e737      	b.n	8000dd2 <__aeabi_fsub+0x15a>
 8000f62:	1af3      	subs	r3, r6, r3
 8000f64:	000d      	movs	r5, r1
 8000f66:	e6cd      	b.n	8000d04 <__aeabi_fsub+0x8c>
 8000f68:	24ff      	movs	r4, #255	; 0xff
 8000f6a:	2e00      	cmp	r6, #0
 8000f6c:	d100      	bne.n	8000f70 <__aeabi_fsub+0x2f8>
 8000f6e:	e6c9      	b.n	8000d04 <__aeabi_fsub+0x8c>
 8000f70:	2280      	movs	r2, #128	; 0x80
 8000f72:	4650      	mov	r0, sl
 8000f74:	03d2      	lsls	r2, r2, #15
 8000f76:	4210      	tst	r0, r2
 8000f78:	d0a4      	beq.n	8000ec4 <__aeabi_fsub+0x24c>
 8000f7a:	4660      	mov	r0, ip
 8000f7c:	4210      	tst	r0, r2
 8000f7e:	d1a1      	bne.n	8000ec4 <__aeabi_fsub+0x24c>
 8000f80:	0033      	movs	r3, r6
 8000f82:	000d      	movs	r5, r1
 8000f84:	24ff      	movs	r4, #255	; 0xff
 8000f86:	e6bd      	b.n	8000d04 <__aeabi_fsub+0x8c>
 8000f88:	0033      	movs	r3, r6
 8000f8a:	24ff      	movs	r4, #255	; 0xff
 8000f8c:	e6ba      	b.n	8000d04 <__aeabi_fsub+0x8c>
 8000f8e:	2301      	movs	r3, #1
 8000f90:	e76e      	b.n	8000e70 <__aeabi_fsub+0x1f8>
 8000f92:	0033      	movs	r3, r6
 8000f94:	0004      	movs	r4, r0
 8000f96:	e6b5      	b.n	8000d04 <__aeabi_fsub+0x8c>
 8000f98:	2700      	movs	r7, #0
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	e71c      	b.n	8000dd8 <__aeabi_fsub+0x160>
 8000f9e:	0033      	movs	r3, r6
 8000fa0:	e6b0      	b.n	8000d04 <__aeabi_fsub+0x8c>
 8000fa2:	2301      	movs	r3, #1
 8000fa4:	e7c0      	b.n	8000f28 <__aeabi_fsub+0x2b0>
 8000fa6:	46c0      	nop			; (mov r8, r8)
 8000fa8:	7dffffff 	.word	0x7dffffff
 8000fac:	fbffffff 	.word	0xfbffffff

08000fb0 <__aeabi_i2f>:
 8000fb0:	b570      	push	{r4, r5, r6, lr}
 8000fb2:	2800      	cmp	r0, #0
 8000fb4:	d030      	beq.n	8001018 <__aeabi_i2f+0x68>
 8000fb6:	17c3      	asrs	r3, r0, #31
 8000fb8:	18c4      	adds	r4, r0, r3
 8000fba:	405c      	eors	r4, r3
 8000fbc:	0fc5      	lsrs	r5, r0, #31
 8000fbe:	0020      	movs	r0, r4
 8000fc0:	f001 fed8 	bl	8002d74 <__clzsi2>
 8000fc4:	239e      	movs	r3, #158	; 0x9e
 8000fc6:	1a1b      	subs	r3, r3, r0
 8000fc8:	2b96      	cmp	r3, #150	; 0x96
 8000fca:	dc0d      	bgt.n	8000fe8 <__aeabi_i2f+0x38>
 8000fcc:	2296      	movs	r2, #150	; 0x96
 8000fce:	1ad2      	subs	r2, r2, r3
 8000fd0:	4094      	lsls	r4, r2
 8000fd2:	002a      	movs	r2, r5
 8000fd4:	0264      	lsls	r4, r4, #9
 8000fd6:	0a64      	lsrs	r4, r4, #9
 8000fd8:	b2db      	uxtb	r3, r3
 8000fda:	0264      	lsls	r4, r4, #9
 8000fdc:	05db      	lsls	r3, r3, #23
 8000fde:	0a60      	lsrs	r0, r4, #9
 8000fe0:	07d2      	lsls	r2, r2, #31
 8000fe2:	4318      	orrs	r0, r3
 8000fe4:	4310      	orrs	r0, r2
 8000fe6:	bd70      	pop	{r4, r5, r6, pc}
 8000fe8:	2b99      	cmp	r3, #153	; 0x99
 8000fea:	dc19      	bgt.n	8001020 <__aeabi_i2f+0x70>
 8000fec:	2299      	movs	r2, #153	; 0x99
 8000fee:	1ad2      	subs	r2, r2, r3
 8000ff0:	2a00      	cmp	r2, #0
 8000ff2:	dd29      	ble.n	8001048 <__aeabi_i2f+0x98>
 8000ff4:	4094      	lsls	r4, r2
 8000ff6:	0022      	movs	r2, r4
 8000ff8:	4c14      	ldr	r4, [pc, #80]	; (800104c <__aeabi_i2f+0x9c>)
 8000ffa:	4014      	ands	r4, r2
 8000ffc:	0751      	lsls	r1, r2, #29
 8000ffe:	d004      	beq.n	800100a <__aeabi_i2f+0x5a>
 8001000:	210f      	movs	r1, #15
 8001002:	400a      	ands	r2, r1
 8001004:	2a04      	cmp	r2, #4
 8001006:	d000      	beq.n	800100a <__aeabi_i2f+0x5a>
 8001008:	3404      	adds	r4, #4
 800100a:	0162      	lsls	r2, r4, #5
 800100c:	d413      	bmi.n	8001036 <__aeabi_i2f+0x86>
 800100e:	01a4      	lsls	r4, r4, #6
 8001010:	0a64      	lsrs	r4, r4, #9
 8001012:	b2db      	uxtb	r3, r3
 8001014:	002a      	movs	r2, r5
 8001016:	e7e0      	b.n	8000fda <__aeabi_i2f+0x2a>
 8001018:	2200      	movs	r2, #0
 800101a:	2300      	movs	r3, #0
 800101c:	2400      	movs	r4, #0
 800101e:	e7dc      	b.n	8000fda <__aeabi_i2f+0x2a>
 8001020:	2205      	movs	r2, #5
 8001022:	0021      	movs	r1, r4
 8001024:	1a12      	subs	r2, r2, r0
 8001026:	40d1      	lsrs	r1, r2
 8001028:	22b9      	movs	r2, #185	; 0xb9
 800102a:	1ad2      	subs	r2, r2, r3
 800102c:	4094      	lsls	r4, r2
 800102e:	1e62      	subs	r2, r4, #1
 8001030:	4194      	sbcs	r4, r2
 8001032:	430c      	orrs	r4, r1
 8001034:	e7da      	b.n	8000fec <__aeabi_i2f+0x3c>
 8001036:	4b05      	ldr	r3, [pc, #20]	; (800104c <__aeabi_i2f+0x9c>)
 8001038:	002a      	movs	r2, r5
 800103a:	401c      	ands	r4, r3
 800103c:	239f      	movs	r3, #159	; 0x9f
 800103e:	01a4      	lsls	r4, r4, #6
 8001040:	1a1b      	subs	r3, r3, r0
 8001042:	0a64      	lsrs	r4, r4, #9
 8001044:	b2db      	uxtb	r3, r3
 8001046:	e7c8      	b.n	8000fda <__aeabi_i2f+0x2a>
 8001048:	0022      	movs	r2, r4
 800104a:	e7d5      	b.n	8000ff8 <__aeabi_i2f+0x48>
 800104c:	fbffffff 	.word	0xfbffffff

08001050 <__aeabi_ui2f>:
 8001050:	b510      	push	{r4, lr}
 8001052:	1e04      	subs	r4, r0, #0
 8001054:	d027      	beq.n	80010a6 <__aeabi_ui2f+0x56>
 8001056:	f001 fe8d 	bl	8002d74 <__clzsi2>
 800105a:	239e      	movs	r3, #158	; 0x9e
 800105c:	1a1b      	subs	r3, r3, r0
 800105e:	2b96      	cmp	r3, #150	; 0x96
 8001060:	dc0a      	bgt.n	8001078 <__aeabi_ui2f+0x28>
 8001062:	2296      	movs	r2, #150	; 0x96
 8001064:	1ad2      	subs	r2, r2, r3
 8001066:	4094      	lsls	r4, r2
 8001068:	0264      	lsls	r4, r4, #9
 800106a:	0a64      	lsrs	r4, r4, #9
 800106c:	b2db      	uxtb	r3, r3
 800106e:	0264      	lsls	r4, r4, #9
 8001070:	05db      	lsls	r3, r3, #23
 8001072:	0a60      	lsrs	r0, r4, #9
 8001074:	4318      	orrs	r0, r3
 8001076:	bd10      	pop	{r4, pc}
 8001078:	2b99      	cmp	r3, #153	; 0x99
 800107a:	dc17      	bgt.n	80010ac <__aeabi_ui2f+0x5c>
 800107c:	2299      	movs	r2, #153	; 0x99
 800107e:	1ad2      	subs	r2, r2, r3
 8001080:	2a00      	cmp	r2, #0
 8001082:	dd27      	ble.n	80010d4 <__aeabi_ui2f+0x84>
 8001084:	4094      	lsls	r4, r2
 8001086:	0022      	movs	r2, r4
 8001088:	4c13      	ldr	r4, [pc, #76]	; (80010d8 <__aeabi_ui2f+0x88>)
 800108a:	4014      	ands	r4, r2
 800108c:	0751      	lsls	r1, r2, #29
 800108e:	d004      	beq.n	800109a <__aeabi_ui2f+0x4a>
 8001090:	210f      	movs	r1, #15
 8001092:	400a      	ands	r2, r1
 8001094:	2a04      	cmp	r2, #4
 8001096:	d000      	beq.n	800109a <__aeabi_ui2f+0x4a>
 8001098:	3404      	adds	r4, #4
 800109a:	0162      	lsls	r2, r4, #5
 800109c:	d412      	bmi.n	80010c4 <__aeabi_ui2f+0x74>
 800109e:	01a4      	lsls	r4, r4, #6
 80010a0:	0a64      	lsrs	r4, r4, #9
 80010a2:	b2db      	uxtb	r3, r3
 80010a4:	e7e3      	b.n	800106e <__aeabi_ui2f+0x1e>
 80010a6:	2300      	movs	r3, #0
 80010a8:	2400      	movs	r4, #0
 80010aa:	e7e0      	b.n	800106e <__aeabi_ui2f+0x1e>
 80010ac:	22b9      	movs	r2, #185	; 0xb9
 80010ae:	0021      	movs	r1, r4
 80010b0:	1ad2      	subs	r2, r2, r3
 80010b2:	4091      	lsls	r1, r2
 80010b4:	000a      	movs	r2, r1
 80010b6:	1e51      	subs	r1, r2, #1
 80010b8:	418a      	sbcs	r2, r1
 80010ba:	2105      	movs	r1, #5
 80010bc:	1a09      	subs	r1, r1, r0
 80010be:	40cc      	lsrs	r4, r1
 80010c0:	4314      	orrs	r4, r2
 80010c2:	e7db      	b.n	800107c <__aeabi_ui2f+0x2c>
 80010c4:	4b04      	ldr	r3, [pc, #16]	; (80010d8 <__aeabi_ui2f+0x88>)
 80010c6:	401c      	ands	r4, r3
 80010c8:	239f      	movs	r3, #159	; 0x9f
 80010ca:	01a4      	lsls	r4, r4, #6
 80010cc:	1a1b      	subs	r3, r3, r0
 80010ce:	0a64      	lsrs	r4, r4, #9
 80010d0:	b2db      	uxtb	r3, r3
 80010d2:	e7cc      	b.n	800106e <__aeabi_ui2f+0x1e>
 80010d4:	0022      	movs	r2, r4
 80010d6:	e7d7      	b.n	8001088 <__aeabi_ui2f+0x38>
 80010d8:	fbffffff 	.word	0xfbffffff

080010dc <__aeabi_dadd>:
 80010dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80010de:	4645      	mov	r5, r8
 80010e0:	46de      	mov	lr, fp
 80010e2:	4657      	mov	r7, sl
 80010e4:	464e      	mov	r6, r9
 80010e6:	030c      	lsls	r4, r1, #12
 80010e8:	b5e0      	push	{r5, r6, r7, lr}
 80010ea:	004e      	lsls	r6, r1, #1
 80010ec:	0fc9      	lsrs	r1, r1, #31
 80010ee:	4688      	mov	r8, r1
 80010f0:	000d      	movs	r5, r1
 80010f2:	0a61      	lsrs	r1, r4, #9
 80010f4:	0f44      	lsrs	r4, r0, #29
 80010f6:	430c      	orrs	r4, r1
 80010f8:	00c7      	lsls	r7, r0, #3
 80010fa:	0319      	lsls	r1, r3, #12
 80010fc:	0058      	lsls	r0, r3, #1
 80010fe:	0fdb      	lsrs	r3, r3, #31
 8001100:	469b      	mov	fp, r3
 8001102:	0a4b      	lsrs	r3, r1, #9
 8001104:	0f51      	lsrs	r1, r2, #29
 8001106:	430b      	orrs	r3, r1
 8001108:	0d76      	lsrs	r6, r6, #21
 800110a:	0d40      	lsrs	r0, r0, #21
 800110c:	0019      	movs	r1, r3
 800110e:	00d2      	lsls	r2, r2, #3
 8001110:	45d8      	cmp	r8, fp
 8001112:	d100      	bne.n	8001116 <__aeabi_dadd+0x3a>
 8001114:	e0ae      	b.n	8001274 <__aeabi_dadd+0x198>
 8001116:	1a35      	subs	r5, r6, r0
 8001118:	2d00      	cmp	r5, #0
 800111a:	dc00      	bgt.n	800111e <__aeabi_dadd+0x42>
 800111c:	e0f6      	b.n	800130c <__aeabi_dadd+0x230>
 800111e:	2800      	cmp	r0, #0
 8001120:	d10f      	bne.n	8001142 <__aeabi_dadd+0x66>
 8001122:	4313      	orrs	r3, r2
 8001124:	d100      	bne.n	8001128 <__aeabi_dadd+0x4c>
 8001126:	e0db      	b.n	80012e0 <__aeabi_dadd+0x204>
 8001128:	1e6b      	subs	r3, r5, #1
 800112a:	2b00      	cmp	r3, #0
 800112c:	d000      	beq.n	8001130 <__aeabi_dadd+0x54>
 800112e:	e137      	b.n	80013a0 <__aeabi_dadd+0x2c4>
 8001130:	1aba      	subs	r2, r7, r2
 8001132:	4297      	cmp	r7, r2
 8001134:	41bf      	sbcs	r7, r7
 8001136:	1a64      	subs	r4, r4, r1
 8001138:	427f      	negs	r7, r7
 800113a:	1be4      	subs	r4, r4, r7
 800113c:	2601      	movs	r6, #1
 800113e:	0017      	movs	r7, r2
 8001140:	e024      	b.n	800118c <__aeabi_dadd+0xb0>
 8001142:	4bc6      	ldr	r3, [pc, #792]	; (800145c <__aeabi_dadd+0x380>)
 8001144:	429e      	cmp	r6, r3
 8001146:	d04d      	beq.n	80011e4 <__aeabi_dadd+0x108>
 8001148:	2380      	movs	r3, #128	; 0x80
 800114a:	041b      	lsls	r3, r3, #16
 800114c:	4319      	orrs	r1, r3
 800114e:	2d38      	cmp	r5, #56	; 0x38
 8001150:	dd00      	ble.n	8001154 <__aeabi_dadd+0x78>
 8001152:	e107      	b.n	8001364 <__aeabi_dadd+0x288>
 8001154:	2d1f      	cmp	r5, #31
 8001156:	dd00      	ble.n	800115a <__aeabi_dadd+0x7e>
 8001158:	e138      	b.n	80013cc <__aeabi_dadd+0x2f0>
 800115a:	2020      	movs	r0, #32
 800115c:	1b43      	subs	r3, r0, r5
 800115e:	469a      	mov	sl, r3
 8001160:	000b      	movs	r3, r1
 8001162:	4650      	mov	r0, sl
 8001164:	4083      	lsls	r3, r0
 8001166:	4699      	mov	r9, r3
 8001168:	0013      	movs	r3, r2
 800116a:	4648      	mov	r0, r9
 800116c:	40eb      	lsrs	r3, r5
 800116e:	4318      	orrs	r0, r3
 8001170:	0003      	movs	r3, r0
 8001172:	4650      	mov	r0, sl
 8001174:	4082      	lsls	r2, r0
 8001176:	1e50      	subs	r0, r2, #1
 8001178:	4182      	sbcs	r2, r0
 800117a:	40e9      	lsrs	r1, r5
 800117c:	431a      	orrs	r2, r3
 800117e:	1aba      	subs	r2, r7, r2
 8001180:	1a61      	subs	r1, r4, r1
 8001182:	4297      	cmp	r7, r2
 8001184:	41a4      	sbcs	r4, r4
 8001186:	0017      	movs	r7, r2
 8001188:	4264      	negs	r4, r4
 800118a:	1b0c      	subs	r4, r1, r4
 800118c:	0223      	lsls	r3, r4, #8
 800118e:	d562      	bpl.n	8001256 <__aeabi_dadd+0x17a>
 8001190:	0264      	lsls	r4, r4, #9
 8001192:	0a65      	lsrs	r5, r4, #9
 8001194:	2d00      	cmp	r5, #0
 8001196:	d100      	bne.n	800119a <__aeabi_dadd+0xbe>
 8001198:	e0df      	b.n	800135a <__aeabi_dadd+0x27e>
 800119a:	0028      	movs	r0, r5
 800119c:	f001 fdea 	bl	8002d74 <__clzsi2>
 80011a0:	0003      	movs	r3, r0
 80011a2:	3b08      	subs	r3, #8
 80011a4:	2b1f      	cmp	r3, #31
 80011a6:	dd00      	ble.n	80011aa <__aeabi_dadd+0xce>
 80011a8:	e0d2      	b.n	8001350 <__aeabi_dadd+0x274>
 80011aa:	2220      	movs	r2, #32
 80011ac:	003c      	movs	r4, r7
 80011ae:	1ad2      	subs	r2, r2, r3
 80011b0:	409d      	lsls	r5, r3
 80011b2:	40d4      	lsrs	r4, r2
 80011b4:	409f      	lsls	r7, r3
 80011b6:	4325      	orrs	r5, r4
 80011b8:	429e      	cmp	r6, r3
 80011ba:	dd00      	ble.n	80011be <__aeabi_dadd+0xe2>
 80011bc:	e0c4      	b.n	8001348 <__aeabi_dadd+0x26c>
 80011be:	1b9e      	subs	r6, r3, r6
 80011c0:	1c73      	adds	r3, r6, #1
 80011c2:	2b1f      	cmp	r3, #31
 80011c4:	dd00      	ble.n	80011c8 <__aeabi_dadd+0xec>
 80011c6:	e0f1      	b.n	80013ac <__aeabi_dadd+0x2d0>
 80011c8:	2220      	movs	r2, #32
 80011ca:	0038      	movs	r0, r7
 80011cc:	0029      	movs	r1, r5
 80011ce:	1ad2      	subs	r2, r2, r3
 80011d0:	40d8      	lsrs	r0, r3
 80011d2:	4091      	lsls	r1, r2
 80011d4:	4097      	lsls	r7, r2
 80011d6:	002c      	movs	r4, r5
 80011d8:	4301      	orrs	r1, r0
 80011da:	1e78      	subs	r0, r7, #1
 80011dc:	4187      	sbcs	r7, r0
 80011de:	40dc      	lsrs	r4, r3
 80011e0:	2600      	movs	r6, #0
 80011e2:	430f      	orrs	r7, r1
 80011e4:	077b      	lsls	r3, r7, #29
 80011e6:	d009      	beq.n	80011fc <__aeabi_dadd+0x120>
 80011e8:	230f      	movs	r3, #15
 80011ea:	403b      	ands	r3, r7
 80011ec:	2b04      	cmp	r3, #4
 80011ee:	d005      	beq.n	80011fc <__aeabi_dadd+0x120>
 80011f0:	1d3b      	adds	r3, r7, #4
 80011f2:	42bb      	cmp	r3, r7
 80011f4:	41bf      	sbcs	r7, r7
 80011f6:	427f      	negs	r7, r7
 80011f8:	19e4      	adds	r4, r4, r7
 80011fa:	001f      	movs	r7, r3
 80011fc:	0223      	lsls	r3, r4, #8
 80011fe:	d52c      	bpl.n	800125a <__aeabi_dadd+0x17e>
 8001200:	4b96      	ldr	r3, [pc, #600]	; (800145c <__aeabi_dadd+0x380>)
 8001202:	3601      	adds	r6, #1
 8001204:	429e      	cmp	r6, r3
 8001206:	d100      	bne.n	800120a <__aeabi_dadd+0x12e>
 8001208:	e09a      	b.n	8001340 <__aeabi_dadd+0x264>
 800120a:	4645      	mov	r5, r8
 800120c:	4b94      	ldr	r3, [pc, #592]	; (8001460 <__aeabi_dadd+0x384>)
 800120e:	08ff      	lsrs	r7, r7, #3
 8001210:	401c      	ands	r4, r3
 8001212:	0760      	lsls	r0, r4, #29
 8001214:	0576      	lsls	r6, r6, #21
 8001216:	0264      	lsls	r4, r4, #9
 8001218:	4307      	orrs	r7, r0
 800121a:	0b24      	lsrs	r4, r4, #12
 800121c:	0d76      	lsrs	r6, r6, #21
 800121e:	2100      	movs	r1, #0
 8001220:	0324      	lsls	r4, r4, #12
 8001222:	0b23      	lsrs	r3, r4, #12
 8001224:	0d0c      	lsrs	r4, r1, #20
 8001226:	4a8f      	ldr	r2, [pc, #572]	; (8001464 <__aeabi_dadd+0x388>)
 8001228:	0524      	lsls	r4, r4, #20
 800122a:	431c      	orrs	r4, r3
 800122c:	4014      	ands	r4, r2
 800122e:	0533      	lsls	r3, r6, #20
 8001230:	4323      	orrs	r3, r4
 8001232:	005b      	lsls	r3, r3, #1
 8001234:	07ed      	lsls	r5, r5, #31
 8001236:	085b      	lsrs	r3, r3, #1
 8001238:	432b      	orrs	r3, r5
 800123a:	0038      	movs	r0, r7
 800123c:	0019      	movs	r1, r3
 800123e:	bc3c      	pop	{r2, r3, r4, r5}
 8001240:	4690      	mov	r8, r2
 8001242:	4699      	mov	r9, r3
 8001244:	46a2      	mov	sl, r4
 8001246:	46ab      	mov	fp, r5
 8001248:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800124a:	4664      	mov	r4, ip
 800124c:	4304      	orrs	r4, r0
 800124e:	d100      	bne.n	8001252 <__aeabi_dadd+0x176>
 8001250:	e211      	b.n	8001676 <__aeabi_dadd+0x59a>
 8001252:	0004      	movs	r4, r0
 8001254:	4667      	mov	r7, ip
 8001256:	077b      	lsls	r3, r7, #29
 8001258:	d1c6      	bne.n	80011e8 <__aeabi_dadd+0x10c>
 800125a:	4645      	mov	r5, r8
 800125c:	0760      	lsls	r0, r4, #29
 800125e:	08ff      	lsrs	r7, r7, #3
 8001260:	4307      	orrs	r7, r0
 8001262:	08e4      	lsrs	r4, r4, #3
 8001264:	4b7d      	ldr	r3, [pc, #500]	; (800145c <__aeabi_dadd+0x380>)
 8001266:	429e      	cmp	r6, r3
 8001268:	d030      	beq.n	80012cc <__aeabi_dadd+0x1f0>
 800126a:	0324      	lsls	r4, r4, #12
 800126c:	0576      	lsls	r6, r6, #21
 800126e:	0b24      	lsrs	r4, r4, #12
 8001270:	0d76      	lsrs	r6, r6, #21
 8001272:	e7d4      	b.n	800121e <__aeabi_dadd+0x142>
 8001274:	1a33      	subs	r3, r6, r0
 8001276:	469a      	mov	sl, r3
 8001278:	2b00      	cmp	r3, #0
 800127a:	dd78      	ble.n	800136e <__aeabi_dadd+0x292>
 800127c:	2800      	cmp	r0, #0
 800127e:	d031      	beq.n	80012e4 <__aeabi_dadd+0x208>
 8001280:	4876      	ldr	r0, [pc, #472]	; (800145c <__aeabi_dadd+0x380>)
 8001282:	4286      	cmp	r6, r0
 8001284:	d0ae      	beq.n	80011e4 <__aeabi_dadd+0x108>
 8001286:	2080      	movs	r0, #128	; 0x80
 8001288:	0400      	lsls	r0, r0, #16
 800128a:	4301      	orrs	r1, r0
 800128c:	4653      	mov	r3, sl
 800128e:	2b38      	cmp	r3, #56	; 0x38
 8001290:	dc00      	bgt.n	8001294 <__aeabi_dadd+0x1b8>
 8001292:	e0e9      	b.n	8001468 <__aeabi_dadd+0x38c>
 8001294:	430a      	orrs	r2, r1
 8001296:	1e51      	subs	r1, r2, #1
 8001298:	418a      	sbcs	r2, r1
 800129a:	2100      	movs	r1, #0
 800129c:	19d2      	adds	r2, r2, r7
 800129e:	42ba      	cmp	r2, r7
 80012a0:	41bf      	sbcs	r7, r7
 80012a2:	1909      	adds	r1, r1, r4
 80012a4:	427c      	negs	r4, r7
 80012a6:	0017      	movs	r7, r2
 80012a8:	190c      	adds	r4, r1, r4
 80012aa:	0223      	lsls	r3, r4, #8
 80012ac:	d5d3      	bpl.n	8001256 <__aeabi_dadd+0x17a>
 80012ae:	4b6b      	ldr	r3, [pc, #428]	; (800145c <__aeabi_dadd+0x380>)
 80012b0:	3601      	adds	r6, #1
 80012b2:	429e      	cmp	r6, r3
 80012b4:	d100      	bne.n	80012b8 <__aeabi_dadd+0x1dc>
 80012b6:	e13a      	b.n	800152e <__aeabi_dadd+0x452>
 80012b8:	2001      	movs	r0, #1
 80012ba:	4b69      	ldr	r3, [pc, #420]	; (8001460 <__aeabi_dadd+0x384>)
 80012bc:	401c      	ands	r4, r3
 80012be:	087b      	lsrs	r3, r7, #1
 80012c0:	4007      	ands	r7, r0
 80012c2:	431f      	orrs	r7, r3
 80012c4:	07e0      	lsls	r0, r4, #31
 80012c6:	4307      	orrs	r7, r0
 80012c8:	0864      	lsrs	r4, r4, #1
 80012ca:	e78b      	b.n	80011e4 <__aeabi_dadd+0x108>
 80012cc:	0023      	movs	r3, r4
 80012ce:	433b      	orrs	r3, r7
 80012d0:	d100      	bne.n	80012d4 <__aeabi_dadd+0x1f8>
 80012d2:	e1cb      	b.n	800166c <__aeabi_dadd+0x590>
 80012d4:	2280      	movs	r2, #128	; 0x80
 80012d6:	0312      	lsls	r2, r2, #12
 80012d8:	4314      	orrs	r4, r2
 80012da:	0324      	lsls	r4, r4, #12
 80012dc:	0b24      	lsrs	r4, r4, #12
 80012de:	e79e      	b.n	800121e <__aeabi_dadd+0x142>
 80012e0:	002e      	movs	r6, r5
 80012e2:	e77f      	b.n	80011e4 <__aeabi_dadd+0x108>
 80012e4:	0008      	movs	r0, r1
 80012e6:	4310      	orrs	r0, r2
 80012e8:	d100      	bne.n	80012ec <__aeabi_dadd+0x210>
 80012ea:	e0b4      	b.n	8001456 <__aeabi_dadd+0x37a>
 80012ec:	1e58      	subs	r0, r3, #1
 80012ee:	2800      	cmp	r0, #0
 80012f0:	d000      	beq.n	80012f4 <__aeabi_dadd+0x218>
 80012f2:	e0de      	b.n	80014b2 <__aeabi_dadd+0x3d6>
 80012f4:	18ba      	adds	r2, r7, r2
 80012f6:	42ba      	cmp	r2, r7
 80012f8:	419b      	sbcs	r3, r3
 80012fa:	1864      	adds	r4, r4, r1
 80012fc:	425b      	negs	r3, r3
 80012fe:	18e4      	adds	r4, r4, r3
 8001300:	0017      	movs	r7, r2
 8001302:	2601      	movs	r6, #1
 8001304:	0223      	lsls	r3, r4, #8
 8001306:	d5a6      	bpl.n	8001256 <__aeabi_dadd+0x17a>
 8001308:	2602      	movs	r6, #2
 800130a:	e7d5      	b.n	80012b8 <__aeabi_dadd+0x1dc>
 800130c:	2d00      	cmp	r5, #0
 800130e:	d16e      	bne.n	80013ee <__aeabi_dadd+0x312>
 8001310:	1c70      	adds	r0, r6, #1
 8001312:	0540      	lsls	r0, r0, #21
 8001314:	0d40      	lsrs	r0, r0, #21
 8001316:	2801      	cmp	r0, #1
 8001318:	dc00      	bgt.n	800131c <__aeabi_dadd+0x240>
 800131a:	e0f9      	b.n	8001510 <__aeabi_dadd+0x434>
 800131c:	1ab8      	subs	r0, r7, r2
 800131e:	4684      	mov	ip, r0
 8001320:	4287      	cmp	r7, r0
 8001322:	4180      	sbcs	r0, r0
 8001324:	1ae5      	subs	r5, r4, r3
 8001326:	4240      	negs	r0, r0
 8001328:	1a2d      	subs	r5, r5, r0
 800132a:	0228      	lsls	r0, r5, #8
 800132c:	d400      	bmi.n	8001330 <__aeabi_dadd+0x254>
 800132e:	e089      	b.n	8001444 <__aeabi_dadd+0x368>
 8001330:	1bd7      	subs	r7, r2, r7
 8001332:	42ba      	cmp	r2, r7
 8001334:	4192      	sbcs	r2, r2
 8001336:	1b1c      	subs	r4, r3, r4
 8001338:	4252      	negs	r2, r2
 800133a:	1aa5      	subs	r5, r4, r2
 800133c:	46d8      	mov	r8, fp
 800133e:	e729      	b.n	8001194 <__aeabi_dadd+0xb8>
 8001340:	4645      	mov	r5, r8
 8001342:	2400      	movs	r4, #0
 8001344:	2700      	movs	r7, #0
 8001346:	e76a      	b.n	800121e <__aeabi_dadd+0x142>
 8001348:	4c45      	ldr	r4, [pc, #276]	; (8001460 <__aeabi_dadd+0x384>)
 800134a:	1af6      	subs	r6, r6, r3
 800134c:	402c      	ands	r4, r5
 800134e:	e749      	b.n	80011e4 <__aeabi_dadd+0x108>
 8001350:	003d      	movs	r5, r7
 8001352:	3828      	subs	r0, #40	; 0x28
 8001354:	4085      	lsls	r5, r0
 8001356:	2700      	movs	r7, #0
 8001358:	e72e      	b.n	80011b8 <__aeabi_dadd+0xdc>
 800135a:	0038      	movs	r0, r7
 800135c:	f001 fd0a 	bl	8002d74 <__clzsi2>
 8001360:	3020      	adds	r0, #32
 8001362:	e71d      	b.n	80011a0 <__aeabi_dadd+0xc4>
 8001364:	430a      	orrs	r2, r1
 8001366:	1e51      	subs	r1, r2, #1
 8001368:	418a      	sbcs	r2, r1
 800136a:	2100      	movs	r1, #0
 800136c:	e707      	b.n	800117e <__aeabi_dadd+0xa2>
 800136e:	2b00      	cmp	r3, #0
 8001370:	d000      	beq.n	8001374 <__aeabi_dadd+0x298>
 8001372:	e0f3      	b.n	800155c <__aeabi_dadd+0x480>
 8001374:	1c70      	adds	r0, r6, #1
 8001376:	0543      	lsls	r3, r0, #21
 8001378:	0d5b      	lsrs	r3, r3, #21
 800137a:	2b01      	cmp	r3, #1
 800137c:	dc00      	bgt.n	8001380 <__aeabi_dadd+0x2a4>
 800137e:	e0ad      	b.n	80014dc <__aeabi_dadd+0x400>
 8001380:	4b36      	ldr	r3, [pc, #216]	; (800145c <__aeabi_dadd+0x380>)
 8001382:	4298      	cmp	r0, r3
 8001384:	d100      	bne.n	8001388 <__aeabi_dadd+0x2ac>
 8001386:	e0d1      	b.n	800152c <__aeabi_dadd+0x450>
 8001388:	18ba      	adds	r2, r7, r2
 800138a:	42ba      	cmp	r2, r7
 800138c:	41bf      	sbcs	r7, r7
 800138e:	1864      	adds	r4, r4, r1
 8001390:	427f      	negs	r7, r7
 8001392:	19e4      	adds	r4, r4, r7
 8001394:	07e7      	lsls	r7, r4, #31
 8001396:	0852      	lsrs	r2, r2, #1
 8001398:	4317      	orrs	r7, r2
 800139a:	0864      	lsrs	r4, r4, #1
 800139c:	0006      	movs	r6, r0
 800139e:	e721      	b.n	80011e4 <__aeabi_dadd+0x108>
 80013a0:	482e      	ldr	r0, [pc, #184]	; (800145c <__aeabi_dadd+0x380>)
 80013a2:	4285      	cmp	r5, r0
 80013a4:	d100      	bne.n	80013a8 <__aeabi_dadd+0x2cc>
 80013a6:	e093      	b.n	80014d0 <__aeabi_dadd+0x3f4>
 80013a8:	001d      	movs	r5, r3
 80013aa:	e6d0      	b.n	800114e <__aeabi_dadd+0x72>
 80013ac:	0029      	movs	r1, r5
 80013ae:	3e1f      	subs	r6, #31
 80013b0:	40f1      	lsrs	r1, r6
 80013b2:	2b20      	cmp	r3, #32
 80013b4:	d100      	bne.n	80013b8 <__aeabi_dadd+0x2dc>
 80013b6:	e08d      	b.n	80014d4 <__aeabi_dadd+0x3f8>
 80013b8:	2240      	movs	r2, #64	; 0x40
 80013ba:	1ad3      	subs	r3, r2, r3
 80013bc:	409d      	lsls	r5, r3
 80013be:	432f      	orrs	r7, r5
 80013c0:	1e7d      	subs	r5, r7, #1
 80013c2:	41af      	sbcs	r7, r5
 80013c4:	2400      	movs	r4, #0
 80013c6:	430f      	orrs	r7, r1
 80013c8:	2600      	movs	r6, #0
 80013ca:	e744      	b.n	8001256 <__aeabi_dadd+0x17a>
 80013cc:	002b      	movs	r3, r5
 80013ce:	0008      	movs	r0, r1
 80013d0:	3b20      	subs	r3, #32
 80013d2:	40d8      	lsrs	r0, r3
 80013d4:	0003      	movs	r3, r0
 80013d6:	2d20      	cmp	r5, #32
 80013d8:	d100      	bne.n	80013dc <__aeabi_dadd+0x300>
 80013da:	e07d      	b.n	80014d8 <__aeabi_dadd+0x3fc>
 80013dc:	2040      	movs	r0, #64	; 0x40
 80013de:	1b45      	subs	r5, r0, r5
 80013e0:	40a9      	lsls	r1, r5
 80013e2:	430a      	orrs	r2, r1
 80013e4:	1e51      	subs	r1, r2, #1
 80013e6:	418a      	sbcs	r2, r1
 80013e8:	2100      	movs	r1, #0
 80013ea:	431a      	orrs	r2, r3
 80013ec:	e6c7      	b.n	800117e <__aeabi_dadd+0xa2>
 80013ee:	2e00      	cmp	r6, #0
 80013f0:	d050      	beq.n	8001494 <__aeabi_dadd+0x3b8>
 80013f2:	4e1a      	ldr	r6, [pc, #104]	; (800145c <__aeabi_dadd+0x380>)
 80013f4:	42b0      	cmp	r0, r6
 80013f6:	d057      	beq.n	80014a8 <__aeabi_dadd+0x3cc>
 80013f8:	2680      	movs	r6, #128	; 0x80
 80013fa:	426b      	negs	r3, r5
 80013fc:	4699      	mov	r9, r3
 80013fe:	0436      	lsls	r6, r6, #16
 8001400:	4334      	orrs	r4, r6
 8001402:	464b      	mov	r3, r9
 8001404:	2b38      	cmp	r3, #56	; 0x38
 8001406:	dd00      	ble.n	800140a <__aeabi_dadd+0x32e>
 8001408:	e0d6      	b.n	80015b8 <__aeabi_dadd+0x4dc>
 800140a:	2b1f      	cmp	r3, #31
 800140c:	dd00      	ble.n	8001410 <__aeabi_dadd+0x334>
 800140e:	e135      	b.n	800167c <__aeabi_dadd+0x5a0>
 8001410:	2620      	movs	r6, #32
 8001412:	1af5      	subs	r5, r6, r3
 8001414:	0026      	movs	r6, r4
 8001416:	40ae      	lsls	r6, r5
 8001418:	46b2      	mov	sl, r6
 800141a:	003e      	movs	r6, r7
 800141c:	40de      	lsrs	r6, r3
 800141e:	46ac      	mov	ip, r5
 8001420:	0035      	movs	r5, r6
 8001422:	4656      	mov	r6, sl
 8001424:	432e      	orrs	r6, r5
 8001426:	4665      	mov	r5, ip
 8001428:	40af      	lsls	r7, r5
 800142a:	1e7d      	subs	r5, r7, #1
 800142c:	41af      	sbcs	r7, r5
 800142e:	40dc      	lsrs	r4, r3
 8001430:	4337      	orrs	r7, r6
 8001432:	1bd7      	subs	r7, r2, r7
 8001434:	42ba      	cmp	r2, r7
 8001436:	4192      	sbcs	r2, r2
 8001438:	1b0c      	subs	r4, r1, r4
 800143a:	4252      	negs	r2, r2
 800143c:	1aa4      	subs	r4, r4, r2
 800143e:	0006      	movs	r6, r0
 8001440:	46d8      	mov	r8, fp
 8001442:	e6a3      	b.n	800118c <__aeabi_dadd+0xb0>
 8001444:	4664      	mov	r4, ip
 8001446:	4667      	mov	r7, ip
 8001448:	432c      	orrs	r4, r5
 800144a:	d000      	beq.n	800144e <__aeabi_dadd+0x372>
 800144c:	e6a2      	b.n	8001194 <__aeabi_dadd+0xb8>
 800144e:	2500      	movs	r5, #0
 8001450:	2600      	movs	r6, #0
 8001452:	2700      	movs	r7, #0
 8001454:	e706      	b.n	8001264 <__aeabi_dadd+0x188>
 8001456:	001e      	movs	r6, r3
 8001458:	e6c4      	b.n	80011e4 <__aeabi_dadd+0x108>
 800145a:	46c0      	nop			; (mov r8, r8)
 800145c:	000007ff 	.word	0x000007ff
 8001460:	ff7fffff 	.word	0xff7fffff
 8001464:	800fffff 	.word	0x800fffff
 8001468:	2b1f      	cmp	r3, #31
 800146a:	dc63      	bgt.n	8001534 <__aeabi_dadd+0x458>
 800146c:	2020      	movs	r0, #32
 800146e:	1ac3      	subs	r3, r0, r3
 8001470:	0008      	movs	r0, r1
 8001472:	4098      	lsls	r0, r3
 8001474:	469c      	mov	ip, r3
 8001476:	4683      	mov	fp, r0
 8001478:	4653      	mov	r3, sl
 800147a:	0010      	movs	r0, r2
 800147c:	40d8      	lsrs	r0, r3
 800147e:	0003      	movs	r3, r0
 8001480:	4658      	mov	r0, fp
 8001482:	4318      	orrs	r0, r3
 8001484:	4663      	mov	r3, ip
 8001486:	409a      	lsls	r2, r3
 8001488:	1e53      	subs	r3, r2, #1
 800148a:	419a      	sbcs	r2, r3
 800148c:	4653      	mov	r3, sl
 800148e:	4302      	orrs	r2, r0
 8001490:	40d9      	lsrs	r1, r3
 8001492:	e703      	b.n	800129c <__aeabi_dadd+0x1c0>
 8001494:	0026      	movs	r6, r4
 8001496:	433e      	orrs	r6, r7
 8001498:	d006      	beq.n	80014a8 <__aeabi_dadd+0x3cc>
 800149a:	43eb      	mvns	r3, r5
 800149c:	4699      	mov	r9, r3
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d0c7      	beq.n	8001432 <__aeabi_dadd+0x356>
 80014a2:	4e94      	ldr	r6, [pc, #592]	; (80016f4 <__aeabi_dadd+0x618>)
 80014a4:	42b0      	cmp	r0, r6
 80014a6:	d1ac      	bne.n	8001402 <__aeabi_dadd+0x326>
 80014a8:	000c      	movs	r4, r1
 80014aa:	0017      	movs	r7, r2
 80014ac:	0006      	movs	r6, r0
 80014ae:	46d8      	mov	r8, fp
 80014b0:	e698      	b.n	80011e4 <__aeabi_dadd+0x108>
 80014b2:	4b90      	ldr	r3, [pc, #576]	; (80016f4 <__aeabi_dadd+0x618>)
 80014b4:	459a      	cmp	sl, r3
 80014b6:	d00b      	beq.n	80014d0 <__aeabi_dadd+0x3f4>
 80014b8:	4682      	mov	sl, r0
 80014ba:	e6e7      	b.n	800128c <__aeabi_dadd+0x1b0>
 80014bc:	2800      	cmp	r0, #0
 80014be:	d000      	beq.n	80014c2 <__aeabi_dadd+0x3e6>
 80014c0:	e09e      	b.n	8001600 <__aeabi_dadd+0x524>
 80014c2:	0018      	movs	r0, r3
 80014c4:	4310      	orrs	r0, r2
 80014c6:	d100      	bne.n	80014ca <__aeabi_dadd+0x3ee>
 80014c8:	e0e9      	b.n	800169e <__aeabi_dadd+0x5c2>
 80014ca:	001c      	movs	r4, r3
 80014cc:	0017      	movs	r7, r2
 80014ce:	46d8      	mov	r8, fp
 80014d0:	4e88      	ldr	r6, [pc, #544]	; (80016f4 <__aeabi_dadd+0x618>)
 80014d2:	e687      	b.n	80011e4 <__aeabi_dadd+0x108>
 80014d4:	2500      	movs	r5, #0
 80014d6:	e772      	b.n	80013be <__aeabi_dadd+0x2e2>
 80014d8:	2100      	movs	r1, #0
 80014da:	e782      	b.n	80013e2 <__aeabi_dadd+0x306>
 80014dc:	0023      	movs	r3, r4
 80014de:	433b      	orrs	r3, r7
 80014e0:	2e00      	cmp	r6, #0
 80014e2:	d000      	beq.n	80014e6 <__aeabi_dadd+0x40a>
 80014e4:	e0ab      	b.n	800163e <__aeabi_dadd+0x562>
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d100      	bne.n	80014ec <__aeabi_dadd+0x410>
 80014ea:	e0e7      	b.n	80016bc <__aeabi_dadd+0x5e0>
 80014ec:	000b      	movs	r3, r1
 80014ee:	4313      	orrs	r3, r2
 80014f0:	d100      	bne.n	80014f4 <__aeabi_dadd+0x418>
 80014f2:	e677      	b.n	80011e4 <__aeabi_dadd+0x108>
 80014f4:	18ba      	adds	r2, r7, r2
 80014f6:	42ba      	cmp	r2, r7
 80014f8:	41bf      	sbcs	r7, r7
 80014fa:	1864      	adds	r4, r4, r1
 80014fc:	427f      	negs	r7, r7
 80014fe:	19e4      	adds	r4, r4, r7
 8001500:	0223      	lsls	r3, r4, #8
 8001502:	d400      	bmi.n	8001506 <__aeabi_dadd+0x42a>
 8001504:	e0f2      	b.n	80016ec <__aeabi_dadd+0x610>
 8001506:	4b7c      	ldr	r3, [pc, #496]	; (80016f8 <__aeabi_dadd+0x61c>)
 8001508:	0017      	movs	r7, r2
 800150a:	401c      	ands	r4, r3
 800150c:	0006      	movs	r6, r0
 800150e:	e669      	b.n	80011e4 <__aeabi_dadd+0x108>
 8001510:	0020      	movs	r0, r4
 8001512:	4338      	orrs	r0, r7
 8001514:	2e00      	cmp	r6, #0
 8001516:	d1d1      	bne.n	80014bc <__aeabi_dadd+0x3e0>
 8001518:	2800      	cmp	r0, #0
 800151a:	d15b      	bne.n	80015d4 <__aeabi_dadd+0x4f8>
 800151c:	001c      	movs	r4, r3
 800151e:	4314      	orrs	r4, r2
 8001520:	d100      	bne.n	8001524 <__aeabi_dadd+0x448>
 8001522:	e0a8      	b.n	8001676 <__aeabi_dadd+0x59a>
 8001524:	001c      	movs	r4, r3
 8001526:	0017      	movs	r7, r2
 8001528:	46d8      	mov	r8, fp
 800152a:	e65b      	b.n	80011e4 <__aeabi_dadd+0x108>
 800152c:	0006      	movs	r6, r0
 800152e:	2400      	movs	r4, #0
 8001530:	2700      	movs	r7, #0
 8001532:	e697      	b.n	8001264 <__aeabi_dadd+0x188>
 8001534:	4650      	mov	r0, sl
 8001536:	000b      	movs	r3, r1
 8001538:	3820      	subs	r0, #32
 800153a:	40c3      	lsrs	r3, r0
 800153c:	4699      	mov	r9, r3
 800153e:	4653      	mov	r3, sl
 8001540:	2b20      	cmp	r3, #32
 8001542:	d100      	bne.n	8001546 <__aeabi_dadd+0x46a>
 8001544:	e095      	b.n	8001672 <__aeabi_dadd+0x596>
 8001546:	2340      	movs	r3, #64	; 0x40
 8001548:	4650      	mov	r0, sl
 800154a:	1a1b      	subs	r3, r3, r0
 800154c:	4099      	lsls	r1, r3
 800154e:	430a      	orrs	r2, r1
 8001550:	1e51      	subs	r1, r2, #1
 8001552:	418a      	sbcs	r2, r1
 8001554:	464b      	mov	r3, r9
 8001556:	2100      	movs	r1, #0
 8001558:	431a      	orrs	r2, r3
 800155a:	e69f      	b.n	800129c <__aeabi_dadd+0x1c0>
 800155c:	2e00      	cmp	r6, #0
 800155e:	d130      	bne.n	80015c2 <__aeabi_dadd+0x4e6>
 8001560:	0026      	movs	r6, r4
 8001562:	433e      	orrs	r6, r7
 8001564:	d067      	beq.n	8001636 <__aeabi_dadd+0x55a>
 8001566:	43db      	mvns	r3, r3
 8001568:	469a      	mov	sl, r3
 800156a:	2b00      	cmp	r3, #0
 800156c:	d01c      	beq.n	80015a8 <__aeabi_dadd+0x4cc>
 800156e:	4e61      	ldr	r6, [pc, #388]	; (80016f4 <__aeabi_dadd+0x618>)
 8001570:	42b0      	cmp	r0, r6
 8001572:	d060      	beq.n	8001636 <__aeabi_dadd+0x55a>
 8001574:	4653      	mov	r3, sl
 8001576:	2b38      	cmp	r3, #56	; 0x38
 8001578:	dd00      	ble.n	800157c <__aeabi_dadd+0x4a0>
 800157a:	e096      	b.n	80016aa <__aeabi_dadd+0x5ce>
 800157c:	2b1f      	cmp	r3, #31
 800157e:	dd00      	ble.n	8001582 <__aeabi_dadd+0x4a6>
 8001580:	e09f      	b.n	80016c2 <__aeabi_dadd+0x5e6>
 8001582:	2620      	movs	r6, #32
 8001584:	1af3      	subs	r3, r6, r3
 8001586:	0026      	movs	r6, r4
 8001588:	409e      	lsls	r6, r3
 800158a:	469c      	mov	ip, r3
 800158c:	46b3      	mov	fp, r6
 800158e:	4653      	mov	r3, sl
 8001590:	003e      	movs	r6, r7
 8001592:	40de      	lsrs	r6, r3
 8001594:	0033      	movs	r3, r6
 8001596:	465e      	mov	r6, fp
 8001598:	431e      	orrs	r6, r3
 800159a:	4663      	mov	r3, ip
 800159c:	409f      	lsls	r7, r3
 800159e:	1e7b      	subs	r3, r7, #1
 80015a0:	419f      	sbcs	r7, r3
 80015a2:	4653      	mov	r3, sl
 80015a4:	40dc      	lsrs	r4, r3
 80015a6:	4337      	orrs	r7, r6
 80015a8:	18bf      	adds	r7, r7, r2
 80015aa:	4297      	cmp	r7, r2
 80015ac:	4192      	sbcs	r2, r2
 80015ae:	1864      	adds	r4, r4, r1
 80015b0:	4252      	negs	r2, r2
 80015b2:	18a4      	adds	r4, r4, r2
 80015b4:	0006      	movs	r6, r0
 80015b6:	e678      	b.n	80012aa <__aeabi_dadd+0x1ce>
 80015b8:	4327      	orrs	r7, r4
 80015ba:	1e7c      	subs	r4, r7, #1
 80015bc:	41a7      	sbcs	r7, r4
 80015be:	2400      	movs	r4, #0
 80015c0:	e737      	b.n	8001432 <__aeabi_dadd+0x356>
 80015c2:	4e4c      	ldr	r6, [pc, #304]	; (80016f4 <__aeabi_dadd+0x618>)
 80015c4:	42b0      	cmp	r0, r6
 80015c6:	d036      	beq.n	8001636 <__aeabi_dadd+0x55a>
 80015c8:	2680      	movs	r6, #128	; 0x80
 80015ca:	425b      	negs	r3, r3
 80015cc:	0436      	lsls	r6, r6, #16
 80015ce:	469a      	mov	sl, r3
 80015d0:	4334      	orrs	r4, r6
 80015d2:	e7cf      	b.n	8001574 <__aeabi_dadd+0x498>
 80015d4:	0018      	movs	r0, r3
 80015d6:	4310      	orrs	r0, r2
 80015d8:	d100      	bne.n	80015dc <__aeabi_dadd+0x500>
 80015da:	e603      	b.n	80011e4 <__aeabi_dadd+0x108>
 80015dc:	1ab8      	subs	r0, r7, r2
 80015de:	4684      	mov	ip, r0
 80015e0:	4567      	cmp	r7, ip
 80015e2:	41ad      	sbcs	r5, r5
 80015e4:	1ae0      	subs	r0, r4, r3
 80015e6:	426d      	negs	r5, r5
 80015e8:	1b40      	subs	r0, r0, r5
 80015ea:	0205      	lsls	r5, r0, #8
 80015ec:	d400      	bmi.n	80015f0 <__aeabi_dadd+0x514>
 80015ee:	e62c      	b.n	800124a <__aeabi_dadd+0x16e>
 80015f0:	1bd7      	subs	r7, r2, r7
 80015f2:	42ba      	cmp	r2, r7
 80015f4:	4192      	sbcs	r2, r2
 80015f6:	1b1c      	subs	r4, r3, r4
 80015f8:	4252      	negs	r2, r2
 80015fa:	1aa4      	subs	r4, r4, r2
 80015fc:	46d8      	mov	r8, fp
 80015fe:	e5f1      	b.n	80011e4 <__aeabi_dadd+0x108>
 8001600:	0018      	movs	r0, r3
 8001602:	4310      	orrs	r0, r2
 8001604:	d100      	bne.n	8001608 <__aeabi_dadd+0x52c>
 8001606:	e763      	b.n	80014d0 <__aeabi_dadd+0x3f4>
 8001608:	08f8      	lsrs	r0, r7, #3
 800160a:	0767      	lsls	r7, r4, #29
 800160c:	4307      	orrs	r7, r0
 800160e:	2080      	movs	r0, #128	; 0x80
 8001610:	08e4      	lsrs	r4, r4, #3
 8001612:	0300      	lsls	r0, r0, #12
 8001614:	4204      	tst	r4, r0
 8001616:	d008      	beq.n	800162a <__aeabi_dadd+0x54e>
 8001618:	08dd      	lsrs	r5, r3, #3
 800161a:	4205      	tst	r5, r0
 800161c:	d105      	bne.n	800162a <__aeabi_dadd+0x54e>
 800161e:	08d2      	lsrs	r2, r2, #3
 8001620:	0759      	lsls	r1, r3, #29
 8001622:	4311      	orrs	r1, r2
 8001624:	000f      	movs	r7, r1
 8001626:	002c      	movs	r4, r5
 8001628:	46d8      	mov	r8, fp
 800162a:	0f7b      	lsrs	r3, r7, #29
 800162c:	00e4      	lsls	r4, r4, #3
 800162e:	431c      	orrs	r4, r3
 8001630:	00ff      	lsls	r7, r7, #3
 8001632:	4e30      	ldr	r6, [pc, #192]	; (80016f4 <__aeabi_dadd+0x618>)
 8001634:	e5d6      	b.n	80011e4 <__aeabi_dadd+0x108>
 8001636:	000c      	movs	r4, r1
 8001638:	0017      	movs	r7, r2
 800163a:	0006      	movs	r6, r0
 800163c:	e5d2      	b.n	80011e4 <__aeabi_dadd+0x108>
 800163e:	2b00      	cmp	r3, #0
 8001640:	d038      	beq.n	80016b4 <__aeabi_dadd+0x5d8>
 8001642:	000b      	movs	r3, r1
 8001644:	4313      	orrs	r3, r2
 8001646:	d100      	bne.n	800164a <__aeabi_dadd+0x56e>
 8001648:	e742      	b.n	80014d0 <__aeabi_dadd+0x3f4>
 800164a:	08f8      	lsrs	r0, r7, #3
 800164c:	0767      	lsls	r7, r4, #29
 800164e:	4307      	orrs	r7, r0
 8001650:	2080      	movs	r0, #128	; 0x80
 8001652:	08e4      	lsrs	r4, r4, #3
 8001654:	0300      	lsls	r0, r0, #12
 8001656:	4204      	tst	r4, r0
 8001658:	d0e7      	beq.n	800162a <__aeabi_dadd+0x54e>
 800165a:	08cb      	lsrs	r3, r1, #3
 800165c:	4203      	tst	r3, r0
 800165e:	d1e4      	bne.n	800162a <__aeabi_dadd+0x54e>
 8001660:	08d2      	lsrs	r2, r2, #3
 8001662:	0749      	lsls	r1, r1, #29
 8001664:	4311      	orrs	r1, r2
 8001666:	000f      	movs	r7, r1
 8001668:	001c      	movs	r4, r3
 800166a:	e7de      	b.n	800162a <__aeabi_dadd+0x54e>
 800166c:	2700      	movs	r7, #0
 800166e:	2400      	movs	r4, #0
 8001670:	e5d5      	b.n	800121e <__aeabi_dadd+0x142>
 8001672:	2100      	movs	r1, #0
 8001674:	e76b      	b.n	800154e <__aeabi_dadd+0x472>
 8001676:	2500      	movs	r5, #0
 8001678:	2700      	movs	r7, #0
 800167a:	e5f3      	b.n	8001264 <__aeabi_dadd+0x188>
 800167c:	464e      	mov	r6, r9
 800167e:	0025      	movs	r5, r4
 8001680:	3e20      	subs	r6, #32
 8001682:	40f5      	lsrs	r5, r6
 8001684:	464b      	mov	r3, r9
 8001686:	002e      	movs	r6, r5
 8001688:	2b20      	cmp	r3, #32
 800168a:	d02d      	beq.n	80016e8 <__aeabi_dadd+0x60c>
 800168c:	2540      	movs	r5, #64	; 0x40
 800168e:	1aed      	subs	r5, r5, r3
 8001690:	40ac      	lsls	r4, r5
 8001692:	4327      	orrs	r7, r4
 8001694:	1e7c      	subs	r4, r7, #1
 8001696:	41a7      	sbcs	r7, r4
 8001698:	2400      	movs	r4, #0
 800169a:	4337      	orrs	r7, r6
 800169c:	e6c9      	b.n	8001432 <__aeabi_dadd+0x356>
 800169e:	2480      	movs	r4, #128	; 0x80
 80016a0:	2500      	movs	r5, #0
 80016a2:	0324      	lsls	r4, r4, #12
 80016a4:	4e13      	ldr	r6, [pc, #76]	; (80016f4 <__aeabi_dadd+0x618>)
 80016a6:	2700      	movs	r7, #0
 80016a8:	e5dc      	b.n	8001264 <__aeabi_dadd+0x188>
 80016aa:	4327      	orrs	r7, r4
 80016ac:	1e7c      	subs	r4, r7, #1
 80016ae:	41a7      	sbcs	r7, r4
 80016b0:	2400      	movs	r4, #0
 80016b2:	e779      	b.n	80015a8 <__aeabi_dadd+0x4cc>
 80016b4:	000c      	movs	r4, r1
 80016b6:	0017      	movs	r7, r2
 80016b8:	4e0e      	ldr	r6, [pc, #56]	; (80016f4 <__aeabi_dadd+0x618>)
 80016ba:	e593      	b.n	80011e4 <__aeabi_dadd+0x108>
 80016bc:	000c      	movs	r4, r1
 80016be:	0017      	movs	r7, r2
 80016c0:	e590      	b.n	80011e4 <__aeabi_dadd+0x108>
 80016c2:	4656      	mov	r6, sl
 80016c4:	0023      	movs	r3, r4
 80016c6:	3e20      	subs	r6, #32
 80016c8:	40f3      	lsrs	r3, r6
 80016ca:	4699      	mov	r9, r3
 80016cc:	4653      	mov	r3, sl
 80016ce:	2b20      	cmp	r3, #32
 80016d0:	d00e      	beq.n	80016f0 <__aeabi_dadd+0x614>
 80016d2:	2340      	movs	r3, #64	; 0x40
 80016d4:	4656      	mov	r6, sl
 80016d6:	1b9b      	subs	r3, r3, r6
 80016d8:	409c      	lsls	r4, r3
 80016da:	4327      	orrs	r7, r4
 80016dc:	1e7c      	subs	r4, r7, #1
 80016de:	41a7      	sbcs	r7, r4
 80016e0:	464b      	mov	r3, r9
 80016e2:	2400      	movs	r4, #0
 80016e4:	431f      	orrs	r7, r3
 80016e6:	e75f      	b.n	80015a8 <__aeabi_dadd+0x4cc>
 80016e8:	2400      	movs	r4, #0
 80016ea:	e7d2      	b.n	8001692 <__aeabi_dadd+0x5b6>
 80016ec:	0017      	movs	r7, r2
 80016ee:	e5b2      	b.n	8001256 <__aeabi_dadd+0x17a>
 80016f0:	2400      	movs	r4, #0
 80016f2:	e7f2      	b.n	80016da <__aeabi_dadd+0x5fe>
 80016f4:	000007ff 	.word	0x000007ff
 80016f8:	ff7fffff 	.word	0xff7fffff

080016fc <__aeabi_ddiv>:
 80016fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80016fe:	4657      	mov	r7, sl
 8001700:	4645      	mov	r5, r8
 8001702:	46de      	mov	lr, fp
 8001704:	464e      	mov	r6, r9
 8001706:	b5e0      	push	{r5, r6, r7, lr}
 8001708:	004c      	lsls	r4, r1, #1
 800170a:	030e      	lsls	r6, r1, #12
 800170c:	b087      	sub	sp, #28
 800170e:	4683      	mov	fp, r0
 8001710:	4692      	mov	sl, r2
 8001712:	001d      	movs	r5, r3
 8001714:	4680      	mov	r8, r0
 8001716:	0b36      	lsrs	r6, r6, #12
 8001718:	0d64      	lsrs	r4, r4, #21
 800171a:	0fcf      	lsrs	r7, r1, #31
 800171c:	2c00      	cmp	r4, #0
 800171e:	d04f      	beq.n	80017c0 <__aeabi_ddiv+0xc4>
 8001720:	4b6f      	ldr	r3, [pc, #444]	; (80018e0 <__aeabi_ddiv+0x1e4>)
 8001722:	429c      	cmp	r4, r3
 8001724:	d035      	beq.n	8001792 <__aeabi_ddiv+0x96>
 8001726:	2380      	movs	r3, #128	; 0x80
 8001728:	0f42      	lsrs	r2, r0, #29
 800172a:	041b      	lsls	r3, r3, #16
 800172c:	00f6      	lsls	r6, r6, #3
 800172e:	4313      	orrs	r3, r2
 8001730:	4333      	orrs	r3, r6
 8001732:	4699      	mov	r9, r3
 8001734:	00c3      	lsls	r3, r0, #3
 8001736:	4698      	mov	r8, r3
 8001738:	4b6a      	ldr	r3, [pc, #424]	; (80018e4 <__aeabi_ddiv+0x1e8>)
 800173a:	2600      	movs	r6, #0
 800173c:	469c      	mov	ip, r3
 800173e:	2300      	movs	r3, #0
 8001740:	4464      	add	r4, ip
 8001742:	9303      	str	r3, [sp, #12]
 8001744:	032b      	lsls	r3, r5, #12
 8001746:	0b1b      	lsrs	r3, r3, #12
 8001748:	469b      	mov	fp, r3
 800174a:	006b      	lsls	r3, r5, #1
 800174c:	0fed      	lsrs	r5, r5, #31
 800174e:	4650      	mov	r0, sl
 8001750:	0d5b      	lsrs	r3, r3, #21
 8001752:	9501      	str	r5, [sp, #4]
 8001754:	d05e      	beq.n	8001814 <__aeabi_ddiv+0x118>
 8001756:	4a62      	ldr	r2, [pc, #392]	; (80018e0 <__aeabi_ddiv+0x1e4>)
 8001758:	4293      	cmp	r3, r2
 800175a:	d053      	beq.n	8001804 <__aeabi_ddiv+0x108>
 800175c:	465a      	mov	r2, fp
 800175e:	00d1      	lsls	r1, r2, #3
 8001760:	2280      	movs	r2, #128	; 0x80
 8001762:	0f40      	lsrs	r0, r0, #29
 8001764:	0412      	lsls	r2, r2, #16
 8001766:	4302      	orrs	r2, r0
 8001768:	430a      	orrs	r2, r1
 800176a:	4693      	mov	fp, r2
 800176c:	4652      	mov	r2, sl
 800176e:	00d1      	lsls	r1, r2, #3
 8001770:	4a5c      	ldr	r2, [pc, #368]	; (80018e4 <__aeabi_ddiv+0x1e8>)
 8001772:	4694      	mov	ip, r2
 8001774:	2200      	movs	r2, #0
 8001776:	4463      	add	r3, ip
 8001778:	0038      	movs	r0, r7
 800177a:	4068      	eors	r0, r5
 800177c:	4684      	mov	ip, r0
 800177e:	9002      	str	r0, [sp, #8]
 8001780:	1ae4      	subs	r4, r4, r3
 8001782:	4316      	orrs	r6, r2
 8001784:	2e0f      	cmp	r6, #15
 8001786:	d900      	bls.n	800178a <__aeabi_ddiv+0x8e>
 8001788:	e0b4      	b.n	80018f4 <__aeabi_ddiv+0x1f8>
 800178a:	4b57      	ldr	r3, [pc, #348]	; (80018e8 <__aeabi_ddiv+0x1ec>)
 800178c:	00b6      	lsls	r6, r6, #2
 800178e:	599b      	ldr	r3, [r3, r6]
 8001790:	469f      	mov	pc, r3
 8001792:	0003      	movs	r3, r0
 8001794:	4333      	orrs	r3, r6
 8001796:	4699      	mov	r9, r3
 8001798:	d16c      	bne.n	8001874 <__aeabi_ddiv+0x178>
 800179a:	2300      	movs	r3, #0
 800179c:	4698      	mov	r8, r3
 800179e:	3302      	adds	r3, #2
 80017a0:	2608      	movs	r6, #8
 80017a2:	9303      	str	r3, [sp, #12]
 80017a4:	e7ce      	b.n	8001744 <__aeabi_ddiv+0x48>
 80017a6:	46cb      	mov	fp, r9
 80017a8:	4641      	mov	r1, r8
 80017aa:	9a03      	ldr	r2, [sp, #12]
 80017ac:	9701      	str	r7, [sp, #4]
 80017ae:	2a02      	cmp	r2, #2
 80017b0:	d165      	bne.n	800187e <__aeabi_ddiv+0x182>
 80017b2:	9b01      	ldr	r3, [sp, #4]
 80017b4:	4c4a      	ldr	r4, [pc, #296]	; (80018e0 <__aeabi_ddiv+0x1e4>)
 80017b6:	469c      	mov	ip, r3
 80017b8:	2300      	movs	r3, #0
 80017ba:	2200      	movs	r2, #0
 80017bc:	4698      	mov	r8, r3
 80017be:	e06b      	b.n	8001898 <__aeabi_ddiv+0x19c>
 80017c0:	0003      	movs	r3, r0
 80017c2:	4333      	orrs	r3, r6
 80017c4:	4699      	mov	r9, r3
 80017c6:	d04e      	beq.n	8001866 <__aeabi_ddiv+0x16a>
 80017c8:	2e00      	cmp	r6, #0
 80017ca:	d100      	bne.n	80017ce <__aeabi_ddiv+0xd2>
 80017cc:	e1bc      	b.n	8001b48 <__aeabi_ddiv+0x44c>
 80017ce:	0030      	movs	r0, r6
 80017d0:	f001 fad0 	bl	8002d74 <__clzsi2>
 80017d4:	0003      	movs	r3, r0
 80017d6:	3b0b      	subs	r3, #11
 80017d8:	2b1c      	cmp	r3, #28
 80017da:	dd00      	ble.n	80017de <__aeabi_ddiv+0xe2>
 80017dc:	e1ac      	b.n	8001b38 <__aeabi_ddiv+0x43c>
 80017de:	221d      	movs	r2, #29
 80017e0:	1ad3      	subs	r3, r2, r3
 80017e2:	465a      	mov	r2, fp
 80017e4:	0001      	movs	r1, r0
 80017e6:	40da      	lsrs	r2, r3
 80017e8:	3908      	subs	r1, #8
 80017ea:	408e      	lsls	r6, r1
 80017ec:	0013      	movs	r3, r2
 80017ee:	4333      	orrs	r3, r6
 80017f0:	4699      	mov	r9, r3
 80017f2:	465b      	mov	r3, fp
 80017f4:	408b      	lsls	r3, r1
 80017f6:	4698      	mov	r8, r3
 80017f8:	2300      	movs	r3, #0
 80017fa:	4c3c      	ldr	r4, [pc, #240]	; (80018ec <__aeabi_ddiv+0x1f0>)
 80017fc:	2600      	movs	r6, #0
 80017fe:	1a24      	subs	r4, r4, r0
 8001800:	9303      	str	r3, [sp, #12]
 8001802:	e79f      	b.n	8001744 <__aeabi_ddiv+0x48>
 8001804:	4651      	mov	r1, sl
 8001806:	465a      	mov	r2, fp
 8001808:	4311      	orrs	r1, r2
 800180a:	d129      	bne.n	8001860 <__aeabi_ddiv+0x164>
 800180c:	2200      	movs	r2, #0
 800180e:	4693      	mov	fp, r2
 8001810:	3202      	adds	r2, #2
 8001812:	e7b1      	b.n	8001778 <__aeabi_ddiv+0x7c>
 8001814:	4659      	mov	r1, fp
 8001816:	4301      	orrs	r1, r0
 8001818:	d01e      	beq.n	8001858 <__aeabi_ddiv+0x15c>
 800181a:	465b      	mov	r3, fp
 800181c:	2b00      	cmp	r3, #0
 800181e:	d100      	bne.n	8001822 <__aeabi_ddiv+0x126>
 8001820:	e19e      	b.n	8001b60 <__aeabi_ddiv+0x464>
 8001822:	4658      	mov	r0, fp
 8001824:	f001 faa6 	bl	8002d74 <__clzsi2>
 8001828:	0003      	movs	r3, r0
 800182a:	3b0b      	subs	r3, #11
 800182c:	2b1c      	cmp	r3, #28
 800182e:	dd00      	ble.n	8001832 <__aeabi_ddiv+0x136>
 8001830:	e18f      	b.n	8001b52 <__aeabi_ddiv+0x456>
 8001832:	0002      	movs	r2, r0
 8001834:	4659      	mov	r1, fp
 8001836:	3a08      	subs	r2, #8
 8001838:	4091      	lsls	r1, r2
 800183a:	468b      	mov	fp, r1
 800183c:	211d      	movs	r1, #29
 800183e:	1acb      	subs	r3, r1, r3
 8001840:	4651      	mov	r1, sl
 8001842:	40d9      	lsrs	r1, r3
 8001844:	000b      	movs	r3, r1
 8001846:	4659      	mov	r1, fp
 8001848:	430b      	orrs	r3, r1
 800184a:	4651      	mov	r1, sl
 800184c:	469b      	mov	fp, r3
 800184e:	4091      	lsls	r1, r2
 8001850:	4b26      	ldr	r3, [pc, #152]	; (80018ec <__aeabi_ddiv+0x1f0>)
 8001852:	2200      	movs	r2, #0
 8001854:	1a1b      	subs	r3, r3, r0
 8001856:	e78f      	b.n	8001778 <__aeabi_ddiv+0x7c>
 8001858:	2300      	movs	r3, #0
 800185a:	2201      	movs	r2, #1
 800185c:	469b      	mov	fp, r3
 800185e:	e78b      	b.n	8001778 <__aeabi_ddiv+0x7c>
 8001860:	4651      	mov	r1, sl
 8001862:	2203      	movs	r2, #3
 8001864:	e788      	b.n	8001778 <__aeabi_ddiv+0x7c>
 8001866:	2300      	movs	r3, #0
 8001868:	4698      	mov	r8, r3
 800186a:	3301      	adds	r3, #1
 800186c:	2604      	movs	r6, #4
 800186e:	2400      	movs	r4, #0
 8001870:	9303      	str	r3, [sp, #12]
 8001872:	e767      	b.n	8001744 <__aeabi_ddiv+0x48>
 8001874:	2303      	movs	r3, #3
 8001876:	46b1      	mov	r9, r6
 8001878:	9303      	str	r3, [sp, #12]
 800187a:	260c      	movs	r6, #12
 800187c:	e762      	b.n	8001744 <__aeabi_ddiv+0x48>
 800187e:	2a03      	cmp	r2, #3
 8001880:	d100      	bne.n	8001884 <__aeabi_ddiv+0x188>
 8001882:	e25c      	b.n	8001d3e <__aeabi_ddiv+0x642>
 8001884:	9b01      	ldr	r3, [sp, #4]
 8001886:	2a01      	cmp	r2, #1
 8001888:	d000      	beq.n	800188c <__aeabi_ddiv+0x190>
 800188a:	e1e4      	b.n	8001c56 <__aeabi_ddiv+0x55a>
 800188c:	4013      	ands	r3, r2
 800188e:	469c      	mov	ip, r3
 8001890:	2300      	movs	r3, #0
 8001892:	2400      	movs	r4, #0
 8001894:	2200      	movs	r2, #0
 8001896:	4698      	mov	r8, r3
 8001898:	2100      	movs	r1, #0
 800189a:	0312      	lsls	r2, r2, #12
 800189c:	0b13      	lsrs	r3, r2, #12
 800189e:	0d0a      	lsrs	r2, r1, #20
 80018a0:	0512      	lsls	r2, r2, #20
 80018a2:	431a      	orrs	r2, r3
 80018a4:	0523      	lsls	r3, r4, #20
 80018a6:	4c12      	ldr	r4, [pc, #72]	; (80018f0 <__aeabi_ddiv+0x1f4>)
 80018a8:	4640      	mov	r0, r8
 80018aa:	4022      	ands	r2, r4
 80018ac:	4313      	orrs	r3, r2
 80018ae:	4662      	mov	r2, ip
 80018b0:	005b      	lsls	r3, r3, #1
 80018b2:	07d2      	lsls	r2, r2, #31
 80018b4:	085b      	lsrs	r3, r3, #1
 80018b6:	4313      	orrs	r3, r2
 80018b8:	0019      	movs	r1, r3
 80018ba:	b007      	add	sp, #28
 80018bc:	bc3c      	pop	{r2, r3, r4, r5}
 80018be:	4690      	mov	r8, r2
 80018c0:	4699      	mov	r9, r3
 80018c2:	46a2      	mov	sl, r4
 80018c4:	46ab      	mov	fp, r5
 80018c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80018c8:	2300      	movs	r3, #0
 80018ca:	2280      	movs	r2, #128	; 0x80
 80018cc:	469c      	mov	ip, r3
 80018ce:	0312      	lsls	r2, r2, #12
 80018d0:	4698      	mov	r8, r3
 80018d2:	4c03      	ldr	r4, [pc, #12]	; (80018e0 <__aeabi_ddiv+0x1e4>)
 80018d4:	e7e0      	b.n	8001898 <__aeabi_ddiv+0x19c>
 80018d6:	2300      	movs	r3, #0
 80018d8:	4c01      	ldr	r4, [pc, #4]	; (80018e0 <__aeabi_ddiv+0x1e4>)
 80018da:	2200      	movs	r2, #0
 80018dc:	4698      	mov	r8, r3
 80018de:	e7db      	b.n	8001898 <__aeabi_ddiv+0x19c>
 80018e0:	000007ff 	.word	0x000007ff
 80018e4:	fffffc01 	.word	0xfffffc01
 80018e8:	0800c3f0 	.word	0x0800c3f0
 80018ec:	fffffc0d 	.word	0xfffffc0d
 80018f0:	800fffff 	.word	0x800fffff
 80018f4:	45d9      	cmp	r9, fp
 80018f6:	d900      	bls.n	80018fa <__aeabi_ddiv+0x1fe>
 80018f8:	e139      	b.n	8001b6e <__aeabi_ddiv+0x472>
 80018fa:	d100      	bne.n	80018fe <__aeabi_ddiv+0x202>
 80018fc:	e134      	b.n	8001b68 <__aeabi_ddiv+0x46c>
 80018fe:	2300      	movs	r3, #0
 8001900:	4646      	mov	r6, r8
 8001902:	464d      	mov	r5, r9
 8001904:	469a      	mov	sl, r3
 8001906:	3c01      	subs	r4, #1
 8001908:	465b      	mov	r3, fp
 800190a:	0e0a      	lsrs	r2, r1, #24
 800190c:	021b      	lsls	r3, r3, #8
 800190e:	431a      	orrs	r2, r3
 8001910:	020b      	lsls	r3, r1, #8
 8001912:	0c17      	lsrs	r7, r2, #16
 8001914:	9303      	str	r3, [sp, #12]
 8001916:	0413      	lsls	r3, r2, #16
 8001918:	0c1b      	lsrs	r3, r3, #16
 800191a:	0039      	movs	r1, r7
 800191c:	0028      	movs	r0, r5
 800191e:	4690      	mov	r8, r2
 8001920:	9301      	str	r3, [sp, #4]
 8001922:	f7fe fbfb 	bl	800011c <__udivsi3>
 8001926:	0002      	movs	r2, r0
 8001928:	9b01      	ldr	r3, [sp, #4]
 800192a:	4683      	mov	fp, r0
 800192c:	435a      	muls	r2, r3
 800192e:	0028      	movs	r0, r5
 8001930:	0039      	movs	r1, r7
 8001932:	4691      	mov	r9, r2
 8001934:	f7fe fc78 	bl	8000228 <__aeabi_uidivmod>
 8001938:	0c35      	lsrs	r5, r6, #16
 800193a:	0409      	lsls	r1, r1, #16
 800193c:	430d      	orrs	r5, r1
 800193e:	45a9      	cmp	r9, r5
 8001940:	d90d      	bls.n	800195e <__aeabi_ddiv+0x262>
 8001942:	465b      	mov	r3, fp
 8001944:	4445      	add	r5, r8
 8001946:	3b01      	subs	r3, #1
 8001948:	45a8      	cmp	r8, r5
 800194a:	d900      	bls.n	800194e <__aeabi_ddiv+0x252>
 800194c:	e13a      	b.n	8001bc4 <__aeabi_ddiv+0x4c8>
 800194e:	45a9      	cmp	r9, r5
 8001950:	d800      	bhi.n	8001954 <__aeabi_ddiv+0x258>
 8001952:	e137      	b.n	8001bc4 <__aeabi_ddiv+0x4c8>
 8001954:	2302      	movs	r3, #2
 8001956:	425b      	negs	r3, r3
 8001958:	469c      	mov	ip, r3
 800195a:	4445      	add	r5, r8
 800195c:	44e3      	add	fp, ip
 800195e:	464b      	mov	r3, r9
 8001960:	1aeb      	subs	r3, r5, r3
 8001962:	0039      	movs	r1, r7
 8001964:	0018      	movs	r0, r3
 8001966:	9304      	str	r3, [sp, #16]
 8001968:	f7fe fbd8 	bl	800011c <__udivsi3>
 800196c:	9b01      	ldr	r3, [sp, #4]
 800196e:	0005      	movs	r5, r0
 8001970:	4343      	muls	r3, r0
 8001972:	0039      	movs	r1, r7
 8001974:	9804      	ldr	r0, [sp, #16]
 8001976:	4699      	mov	r9, r3
 8001978:	f7fe fc56 	bl	8000228 <__aeabi_uidivmod>
 800197c:	0433      	lsls	r3, r6, #16
 800197e:	0409      	lsls	r1, r1, #16
 8001980:	0c1b      	lsrs	r3, r3, #16
 8001982:	430b      	orrs	r3, r1
 8001984:	4599      	cmp	r9, r3
 8001986:	d909      	bls.n	800199c <__aeabi_ddiv+0x2a0>
 8001988:	4443      	add	r3, r8
 800198a:	1e6a      	subs	r2, r5, #1
 800198c:	4598      	cmp	r8, r3
 800198e:	d900      	bls.n	8001992 <__aeabi_ddiv+0x296>
 8001990:	e11a      	b.n	8001bc8 <__aeabi_ddiv+0x4cc>
 8001992:	4599      	cmp	r9, r3
 8001994:	d800      	bhi.n	8001998 <__aeabi_ddiv+0x29c>
 8001996:	e117      	b.n	8001bc8 <__aeabi_ddiv+0x4cc>
 8001998:	3d02      	subs	r5, #2
 800199a:	4443      	add	r3, r8
 800199c:	464a      	mov	r2, r9
 800199e:	1a9b      	subs	r3, r3, r2
 80019a0:	465a      	mov	r2, fp
 80019a2:	0412      	lsls	r2, r2, #16
 80019a4:	432a      	orrs	r2, r5
 80019a6:	9903      	ldr	r1, [sp, #12]
 80019a8:	4693      	mov	fp, r2
 80019aa:	0c10      	lsrs	r0, r2, #16
 80019ac:	0c0a      	lsrs	r2, r1, #16
 80019ae:	4691      	mov	r9, r2
 80019b0:	0409      	lsls	r1, r1, #16
 80019b2:	465a      	mov	r2, fp
 80019b4:	0c09      	lsrs	r1, r1, #16
 80019b6:	464e      	mov	r6, r9
 80019b8:	000d      	movs	r5, r1
 80019ba:	0412      	lsls	r2, r2, #16
 80019bc:	0c12      	lsrs	r2, r2, #16
 80019be:	4345      	muls	r5, r0
 80019c0:	9105      	str	r1, [sp, #20]
 80019c2:	4351      	muls	r1, r2
 80019c4:	4372      	muls	r2, r6
 80019c6:	4370      	muls	r0, r6
 80019c8:	1952      	adds	r2, r2, r5
 80019ca:	0c0e      	lsrs	r6, r1, #16
 80019cc:	18b2      	adds	r2, r6, r2
 80019ce:	4295      	cmp	r5, r2
 80019d0:	d903      	bls.n	80019da <__aeabi_ddiv+0x2de>
 80019d2:	2580      	movs	r5, #128	; 0x80
 80019d4:	026d      	lsls	r5, r5, #9
 80019d6:	46ac      	mov	ip, r5
 80019d8:	4460      	add	r0, ip
 80019da:	0c15      	lsrs	r5, r2, #16
 80019dc:	0409      	lsls	r1, r1, #16
 80019de:	0412      	lsls	r2, r2, #16
 80019e0:	0c09      	lsrs	r1, r1, #16
 80019e2:	1828      	adds	r0, r5, r0
 80019e4:	1852      	adds	r2, r2, r1
 80019e6:	4283      	cmp	r3, r0
 80019e8:	d200      	bcs.n	80019ec <__aeabi_ddiv+0x2f0>
 80019ea:	e0ce      	b.n	8001b8a <__aeabi_ddiv+0x48e>
 80019ec:	d100      	bne.n	80019f0 <__aeabi_ddiv+0x2f4>
 80019ee:	e0c8      	b.n	8001b82 <__aeabi_ddiv+0x486>
 80019f0:	1a1d      	subs	r5, r3, r0
 80019f2:	4653      	mov	r3, sl
 80019f4:	1a9e      	subs	r6, r3, r2
 80019f6:	45b2      	cmp	sl, r6
 80019f8:	4192      	sbcs	r2, r2
 80019fa:	4252      	negs	r2, r2
 80019fc:	1aab      	subs	r3, r5, r2
 80019fe:	469a      	mov	sl, r3
 8001a00:	4598      	cmp	r8, r3
 8001a02:	d100      	bne.n	8001a06 <__aeabi_ddiv+0x30a>
 8001a04:	e117      	b.n	8001c36 <__aeabi_ddiv+0x53a>
 8001a06:	0039      	movs	r1, r7
 8001a08:	0018      	movs	r0, r3
 8001a0a:	f7fe fb87 	bl	800011c <__udivsi3>
 8001a0e:	9b01      	ldr	r3, [sp, #4]
 8001a10:	0005      	movs	r5, r0
 8001a12:	4343      	muls	r3, r0
 8001a14:	0039      	movs	r1, r7
 8001a16:	4650      	mov	r0, sl
 8001a18:	9304      	str	r3, [sp, #16]
 8001a1a:	f7fe fc05 	bl	8000228 <__aeabi_uidivmod>
 8001a1e:	9804      	ldr	r0, [sp, #16]
 8001a20:	040b      	lsls	r3, r1, #16
 8001a22:	0c31      	lsrs	r1, r6, #16
 8001a24:	4319      	orrs	r1, r3
 8001a26:	4288      	cmp	r0, r1
 8001a28:	d909      	bls.n	8001a3e <__aeabi_ddiv+0x342>
 8001a2a:	4441      	add	r1, r8
 8001a2c:	1e6b      	subs	r3, r5, #1
 8001a2e:	4588      	cmp	r8, r1
 8001a30:	d900      	bls.n	8001a34 <__aeabi_ddiv+0x338>
 8001a32:	e107      	b.n	8001c44 <__aeabi_ddiv+0x548>
 8001a34:	4288      	cmp	r0, r1
 8001a36:	d800      	bhi.n	8001a3a <__aeabi_ddiv+0x33e>
 8001a38:	e104      	b.n	8001c44 <__aeabi_ddiv+0x548>
 8001a3a:	3d02      	subs	r5, #2
 8001a3c:	4441      	add	r1, r8
 8001a3e:	9b04      	ldr	r3, [sp, #16]
 8001a40:	1acb      	subs	r3, r1, r3
 8001a42:	0018      	movs	r0, r3
 8001a44:	0039      	movs	r1, r7
 8001a46:	9304      	str	r3, [sp, #16]
 8001a48:	f7fe fb68 	bl	800011c <__udivsi3>
 8001a4c:	9b01      	ldr	r3, [sp, #4]
 8001a4e:	4682      	mov	sl, r0
 8001a50:	4343      	muls	r3, r0
 8001a52:	0039      	movs	r1, r7
 8001a54:	9804      	ldr	r0, [sp, #16]
 8001a56:	9301      	str	r3, [sp, #4]
 8001a58:	f7fe fbe6 	bl	8000228 <__aeabi_uidivmod>
 8001a5c:	9801      	ldr	r0, [sp, #4]
 8001a5e:	040b      	lsls	r3, r1, #16
 8001a60:	0431      	lsls	r1, r6, #16
 8001a62:	0c09      	lsrs	r1, r1, #16
 8001a64:	4319      	orrs	r1, r3
 8001a66:	4288      	cmp	r0, r1
 8001a68:	d90d      	bls.n	8001a86 <__aeabi_ddiv+0x38a>
 8001a6a:	4653      	mov	r3, sl
 8001a6c:	4441      	add	r1, r8
 8001a6e:	3b01      	subs	r3, #1
 8001a70:	4588      	cmp	r8, r1
 8001a72:	d900      	bls.n	8001a76 <__aeabi_ddiv+0x37a>
 8001a74:	e0e8      	b.n	8001c48 <__aeabi_ddiv+0x54c>
 8001a76:	4288      	cmp	r0, r1
 8001a78:	d800      	bhi.n	8001a7c <__aeabi_ddiv+0x380>
 8001a7a:	e0e5      	b.n	8001c48 <__aeabi_ddiv+0x54c>
 8001a7c:	2302      	movs	r3, #2
 8001a7e:	425b      	negs	r3, r3
 8001a80:	469c      	mov	ip, r3
 8001a82:	4441      	add	r1, r8
 8001a84:	44e2      	add	sl, ip
 8001a86:	9b01      	ldr	r3, [sp, #4]
 8001a88:	042d      	lsls	r5, r5, #16
 8001a8a:	1ace      	subs	r6, r1, r3
 8001a8c:	4651      	mov	r1, sl
 8001a8e:	4329      	orrs	r1, r5
 8001a90:	9d05      	ldr	r5, [sp, #20]
 8001a92:	464f      	mov	r7, r9
 8001a94:	002a      	movs	r2, r5
 8001a96:	040b      	lsls	r3, r1, #16
 8001a98:	0c08      	lsrs	r0, r1, #16
 8001a9a:	0c1b      	lsrs	r3, r3, #16
 8001a9c:	435a      	muls	r2, r3
 8001a9e:	4345      	muls	r5, r0
 8001aa0:	437b      	muls	r3, r7
 8001aa2:	4378      	muls	r0, r7
 8001aa4:	195b      	adds	r3, r3, r5
 8001aa6:	0c17      	lsrs	r7, r2, #16
 8001aa8:	18fb      	adds	r3, r7, r3
 8001aaa:	429d      	cmp	r5, r3
 8001aac:	d903      	bls.n	8001ab6 <__aeabi_ddiv+0x3ba>
 8001aae:	2580      	movs	r5, #128	; 0x80
 8001ab0:	026d      	lsls	r5, r5, #9
 8001ab2:	46ac      	mov	ip, r5
 8001ab4:	4460      	add	r0, ip
 8001ab6:	0c1d      	lsrs	r5, r3, #16
 8001ab8:	0412      	lsls	r2, r2, #16
 8001aba:	041b      	lsls	r3, r3, #16
 8001abc:	0c12      	lsrs	r2, r2, #16
 8001abe:	1828      	adds	r0, r5, r0
 8001ac0:	189b      	adds	r3, r3, r2
 8001ac2:	4286      	cmp	r6, r0
 8001ac4:	d200      	bcs.n	8001ac8 <__aeabi_ddiv+0x3cc>
 8001ac6:	e093      	b.n	8001bf0 <__aeabi_ddiv+0x4f4>
 8001ac8:	d100      	bne.n	8001acc <__aeabi_ddiv+0x3d0>
 8001aca:	e08e      	b.n	8001bea <__aeabi_ddiv+0x4ee>
 8001acc:	2301      	movs	r3, #1
 8001ace:	4319      	orrs	r1, r3
 8001ad0:	4ba0      	ldr	r3, [pc, #640]	; (8001d54 <__aeabi_ddiv+0x658>)
 8001ad2:	18e3      	adds	r3, r4, r3
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	dc00      	bgt.n	8001ada <__aeabi_ddiv+0x3de>
 8001ad8:	e099      	b.n	8001c0e <__aeabi_ddiv+0x512>
 8001ada:	074a      	lsls	r2, r1, #29
 8001adc:	d000      	beq.n	8001ae0 <__aeabi_ddiv+0x3e4>
 8001ade:	e09e      	b.n	8001c1e <__aeabi_ddiv+0x522>
 8001ae0:	465a      	mov	r2, fp
 8001ae2:	01d2      	lsls	r2, r2, #7
 8001ae4:	d506      	bpl.n	8001af4 <__aeabi_ddiv+0x3f8>
 8001ae6:	465a      	mov	r2, fp
 8001ae8:	4b9b      	ldr	r3, [pc, #620]	; (8001d58 <__aeabi_ddiv+0x65c>)
 8001aea:	401a      	ands	r2, r3
 8001aec:	2380      	movs	r3, #128	; 0x80
 8001aee:	4693      	mov	fp, r2
 8001af0:	00db      	lsls	r3, r3, #3
 8001af2:	18e3      	adds	r3, r4, r3
 8001af4:	4a99      	ldr	r2, [pc, #612]	; (8001d5c <__aeabi_ddiv+0x660>)
 8001af6:	4293      	cmp	r3, r2
 8001af8:	dd68      	ble.n	8001bcc <__aeabi_ddiv+0x4d0>
 8001afa:	2301      	movs	r3, #1
 8001afc:	9a02      	ldr	r2, [sp, #8]
 8001afe:	4c98      	ldr	r4, [pc, #608]	; (8001d60 <__aeabi_ddiv+0x664>)
 8001b00:	401a      	ands	r2, r3
 8001b02:	2300      	movs	r3, #0
 8001b04:	4694      	mov	ip, r2
 8001b06:	4698      	mov	r8, r3
 8001b08:	2200      	movs	r2, #0
 8001b0a:	e6c5      	b.n	8001898 <__aeabi_ddiv+0x19c>
 8001b0c:	2280      	movs	r2, #128	; 0x80
 8001b0e:	464b      	mov	r3, r9
 8001b10:	0312      	lsls	r2, r2, #12
 8001b12:	4213      	tst	r3, r2
 8001b14:	d00a      	beq.n	8001b2c <__aeabi_ddiv+0x430>
 8001b16:	465b      	mov	r3, fp
 8001b18:	4213      	tst	r3, r2
 8001b1a:	d106      	bne.n	8001b2a <__aeabi_ddiv+0x42e>
 8001b1c:	431a      	orrs	r2, r3
 8001b1e:	0312      	lsls	r2, r2, #12
 8001b20:	0b12      	lsrs	r2, r2, #12
 8001b22:	46ac      	mov	ip, r5
 8001b24:	4688      	mov	r8, r1
 8001b26:	4c8e      	ldr	r4, [pc, #568]	; (8001d60 <__aeabi_ddiv+0x664>)
 8001b28:	e6b6      	b.n	8001898 <__aeabi_ddiv+0x19c>
 8001b2a:	464b      	mov	r3, r9
 8001b2c:	431a      	orrs	r2, r3
 8001b2e:	0312      	lsls	r2, r2, #12
 8001b30:	0b12      	lsrs	r2, r2, #12
 8001b32:	46bc      	mov	ip, r7
 8001b34:	4c8a      	ldr	r4, [pc, #552]	; (8001d60 <__aeabi_ddiv+0x664>)
 8001b36:	e6af      	b.n	8001898 <__aeabi_ddiv+0x19c>
 8001b38:	0003      	movs	r3, r0
 8001b3a:	465a      	mov	r2, fp
 8001b3c:	3b28      	subs	r3, #40	; 0x28
 8001b3e:	409a      	lsls	r2, r3
 8001b40:	2300      	movs	r3, #0
 8001b42:	4691      	mov	r9, r2
 8001b44:	4698      	mov	r8, r3
 8001b46:	e657      	b.n	80017f8 <__aeabi_ddiv+0xfc>
 8001b48:	4658      	mov	r0, fp
 8001b4a:	f001 f913 	bl	8002d74 <__clzsi2>
 8001b4e:	3020      	adds	r0, #32
 8001b50:	e640      	b.n	80017d4 <__aeabi_ddiv+0xd8>
 8001b52:	0003      	movs	r3, r0
 8001b54:	4652      	mov	r2, sl
 8001b56:	3b28      	subs	r3, #40	; 0x28
 8001b58:	409a      	lsls	r2, r3
 8001b5a:	2100      	movs	r1, #0
 8001b5c:	4693      	mov	fp, r2
 8001b5e:	e677      	b.n	8001850 <__aeabi_ddiv+0x154>
 8001b60:	f001 f908 	bl	8002d74 <__clzsi2>
 8001b64:	3020      	adds	r0, #32
 8001b66:	e65f      	b.n	8001828 <__aeabi_ddiv+0x12c>
 8001b68:	4588      	cmp	r8, r1
 8001b6a:	d200      	bcs.n	8001b6e <__aeabi_ddiv+0x472>
 8001b6c:	e6c7      	b.n	80018fe <__aeabi_ddiv+0x202>
 8001b6e:	464b      	mov	r3, r9
 8001b70:	07de      	lsls	r6, r3, #31
 8001b72:	085d      	lsrs	r5, r3, #1
 8001b74:	4643      	mov	r3, r8
 8001b76:	085b      	lsrs	r3, r3, #1
 8001b78:	431e      	orrs	r6, r3
 8001b7a:	4643      	mov	r3, r8
 8001b7c:	07db      	lsls	r3, r3, #31
 8001b7e:	469a      	mov	sl, r3
 8001b80:	e6c2      	b.n	8001908 <__aeabi_ddiv+0x20c>
 8001b82:	2500      	movs	r5, #0
 8001b84:	4592      	cmp	sl, r2
 8001b86:	d300      	bcc.n	8001b8a <__aeabi_ddiv+0x48e>
 8001b88:	e733      	b.n	80019f2 <__aeabi_ddiv+0x2f6>
 8001b8a:	9e03      	ldr	r6, [sp, #12]
 8001b8c:	4659      	mov	r1, fp
 8001b8e:	46b4      	mov	ip, r6
 8001b90:	44e2      	add	sl, ip
 8001b92:	45b2      	cmp	sl, r6
 8001b94:	41ad      	sbcs	r5, r5
 8001b96:	426d      	negs	r5, r5
 8001b98:	4445      	add	r5, r8
 8001b9a:	18eb      	adds	r3, r5, r3
 8001b9c:	3901      	subs	r1, #1
 8001b9e:	4598      	cmp	r8, r3
 8001ba0:	d207      	bcs.n	8001bb2 <__aeabi_ddiv+0x4b6>
 8001ba2:	4298      	cmp	r0, r3
 8001ba4:	d900      	bls.n	8001ba8 <__aeabi_ddiv+0x4ac>
 8001ba6:	e07f      	b.n	8001ca8 <__aeabi_ddiv+0x5ac>
 8001ba8:	d100      	bne.n	8001bac <__aeabi_ddiv+0x4b0>
 8001baa:	e0bc      	b.n	8001d26 <__aeabi_ddiv+0x62a>
 8001bac:	1a1d      	subs	r5, r3, r0
 8001bae:	468b      	mov	fp, r1
 8001bb0:	e71f      	b.n	80019f2 <__aeabi_ddiv+0x2f6>
 8001bb2:	4598      	cmp	r8, r3
 8001bb4:	d1fa      	bne.n	8001bac <__aeabi_ddiv+0x4b0>
 8001bb6:	9d03      	ldr	r5, [sp, #12]
 8001bb8:	4555      	cmp	r5, sl
 8001bba:	d9f2      	bls.n	8001ba2 <__aeabi_ddiv+0x4a6>
 8001bbc:	4643      	mov	r3, r8
 8001bbe:	468b      	mov	fp, r1
 8001bc0:	1a1d      	subs	r5, r3, r0
 8001bc2:	e716      	b.n	80019f2 <__aeabi_ddiv+0x2f6>
 8001bc4:	469b      	mov	fp, r3
 8001bc6:	e6ca      	b.n	800195e <__aeabi_ddiv+0x262>
 8001bc8:	0015      	movs	r5, r2
 8001bca:	e6e7      	b.n	800199c <__aeabi_ddiv+0x2a0>
 8001bcc:	465a      	mov	r2, fp
 8001bce:	08c9      	lsrs	r1, r1, #3
 8001bd0:	0752      	lsls	r2, r2, #29
 8001bd2:	430a      	orrs	r2, r1
 8001bd4:	055b      	lsls	r3, r3, #21
 8001bd6:	4690      	mov	r8, r2
 8001bd8:	0d5c      	lsrs	r4, r3, #21
 8001bda:	465a      	mov	r2, fp
 8001bdc:	2301      	movs	r3, #1
 8001bde:	9902      	ldr	r1, [sp, #8]
 8001be0:	0252      	lsls	r2, r2, #9
 8001be2:	4019      	ands	r1, r3
 8001be4:	0b12      	lsrs	r2, r2, #12
 8001be6:	468c      	mov	ip, r1
 8001be8:	e656      	b.n	8001898 <__aeabi_ddiv+0x19c>
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d100      	bne.n	8001bf0 <__aeabi_ddiv+0x4f4>
 8001bee:	e76f      	b.n	8001ad0 <__aeabi_ddiv+0x3d4>
 8001bf0:	4446      	add	r6, r8
 8001bf2:	1e4a      	subs	r2, r1, #1
 8001bf4:	45b0      	cmp	r8, r6
 8001bf6:	d929      	bls.n	8001c4c <__aeabi_ddiv+0x550>
 8001bf8:	0011      	movs	r1, r2
 8001bfa:	4286      	cmp	r6, r0
 8001bfc:	d000      	beq.n	8001c00 <__aeabi_ddiv+0x504>
 8001bfe:	e765      	b.n	8001acc <__aeabi_ddiv+0x3d0>
 8001c00:	9a03      	ldr	r2, [sp, #12]
 8001c02:	4293      	cmp	r3, r2
 8001c04:	d000      	beq.n	8001c08 <__aeabi_ddiv+0x50c>
 8001c06:	e761      	b.n	8001acc <__aeabi_ddiv+0x3d0>
 8001c08:	e762      	b.n	8001ad0 <__aeabi_ddiv+0x3d4>
 8001c0a:	2101      	movs	r1, #1
 8001c0c:	4249      	negs	r1, r1
 8001c0e:	2001      	movs	r0, #1
 8001c10:	1ac2      	subs	r2, r0, r3
 8001c12:	2a38      	cmp	r2, #56	; 0x38
 8001c14:	dd21      	ble.n	8001c5a <__aeabi_ddiv+0x55e>
 8001c16:	9b02      	ldr	r3, [sp, #8]
 8001c18:	4003      	ands	r3, r0
 8001c1a:	469c      	mov	ip, r3
 8001c1c:	e638      	b.n	8001890 <__aeabi_ddiv+0x194>
 8001c1e:	220f      	movs	r2, #15
 8001c20:	400a      	ands	r2, r1
 8001c22:	2a04      	cmp	r2, #4
 8001c24:	d100      	bne.n	8001c28 <__aeabi_ddiv+0x52c>
 8001c26:	e75b      	b.n	8001ae0 <__aeabi_ddiv+0x3e4>
 8001c28:	000a      	movs	r2, r1
 8001c2a:	1d11      	adds	r1, r2, #4
 8001c2c:	4291      	cmp	r1, r2
 8001c2e:	4192      	sbcs	r2, r2
 8001c30:	4252      	negs	r2, r2
 8001c32:	4493      	add	fp, r2
 8001c34:	e754      	b.n	8001ae0 <__aeabi_ddiv+0x3e4>
 8001c36:	4b47      	ldr	r3, [pc, #284]	; (8001d54 <__aeabi_ddiv+0x658>)
 8001c38:	18e3      	adds	r3, r4, r3
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	dde5      	ble.n	8001c0a <__aeabi_ddiv+0x50e>
 8001c3e:	2201      	movs	r2, #1
 8001c40:	4252      	negs	r2, r2
 8001c42:	e7f2      	b.n	8001c2a <__aeabi_ddiv+0x52e>
 8001c44:	001d      	movs	r5, r3
 8001c46:	e6fa      	b.n	8001a3e <__aeabi_ddiv+0x342>
 8001c48:	469a      	mov	sl, r3
 8001c4a:	e71c      	b.n	8001a86 <__aeabi_ddiv+0x38a>
 8001c4c:	42b0      	cmp	r0, r6
 8001c4e:	d839      	bhi.n	8001cc4 <__aeabi_ddiv+0x5c8>
 8001c50:	d06e      	beq.n	8001d30 <__aeabi_ddiv+0x634>
 8001c52:	0011      	movs	r1, r2
 8001c54:	e73a      	b.n	8001acc <__aeabi_ddiv+0x3d0>
 8001c56:	9302      	str	r3, [sp, #8]
 8001c58:	e73a      	b.n	8001ad0 <__aeabi_ddiv+0x3d4>
 8001c5a:	2a1f      	cmp	r2, #31
 8001c5c:	dc3c      	bgt.n	8001cd8 <__aeabi_ddiv+0x5dc>
 8001c5e:	2320      	movs	r3, #32
 8001c60:	1a9b      	subs	r3, r3, r2
 8001c62:	000c      	movs	r4, r1
 8001c64:	4658      	mov	r0, fp
 8001c66:	4099      	lsls	r1, r3
 8001c68:	4098      	lsls	r0, r3
 8001c6a:	1e4b      	subs	r3, r1, #1
 8001c6c:	4199      	sbcs	r1, r3
 8001c6e:	465b      	mov	r3, fp
 8001c70:	40d4      	lsrs	r4, r2
 8001c72:	40d3      	lsrs	r3, r2
 8001c74:	4320      	orrs	r0, r4
 8001c76:	4308      	orrs	r0, r1
 8001c78:	001a      	movs	r2, r3
 8001c7a:	0743      	lsls	r3, r0, #29
 8001c7c:	d009      	beq.n	8001c92 <__aeabi_ddiv+0x596>
 8001c7e:	230f      	movs	r3, #15
 8001c80:	4003      	ands	r3, r0
 8001c82:	2b04      	cmp	r3, #4
 8001c84:	d005      	beq.n	8001c92 <__aeabi_ddiv+0x596>
 8001c86:	0001      	movs	r1, r0
 8001c88:	1d08      	adds	r0, r1, #4
 8001c8a:	4288      	cmp	r0, r1
 8001c8c:	419b      	sbcs	r3, r3
 8001c8e:	425b      	negs	r3, r3
 8001c90:	18d2      	adds	r2, r2, r3
 8001c92:	0213      	lsls	r3, r2, #8
 8001c94:	d53a      	bpl.n	8001d0c <__aeabi_ddiv+0x610>
 8001c96:	2301      	movs	r3, #1
 8001c98:	9a02      	ldr	r2, [sp, #8]
 8001c9a:	2401      	movs	r4, #1
 8001c9c:	401a      	ands	r2, r3
 8001c9e:	2300      	movs	r3, #0
 8001ca0:	4694      	mov	ip, r2
 8001ca2:	4698      	mov	r8, r3
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	e5f7      	b.n	8001898 <__aeabi_ddiv+0x19c>
 8001ca8:	2102      	movs	r1, #2
 8001caa:	4249      	negs	r1, r1
 8001cac:	468c      	mov	ip, r1
 8001cae:	9d03      	ldr	r5, [sp, #12]
 8001cb0:	44e3      	add	fp, ip
 8001cb2:	46ac      	mov	ip, r5
 8001cb4:	44e2      	add	sl, ip
 8001cb6:	45aa      	cmp	sl, r5
 8001cb8:	41ad      	sbcs	r5, r5
 8001cba:	426d      	negs	r5, r5
 8001cbc:	4445      	add	r5, r8
 8001cbe:	18ed      	adds	r5, r5, r3
 8001cc0:	1a2d      	subs	r5, r5, r0
 8001cc2:	e696      	b.n	80019f2 <__aeabi_ddiv+0x2f6>
 8001cc4:	1e8a      	subs	r2, r1, #2
 8001cc6:	9903      	ldr	r1, [sp, #12]
 8001cc8:	004d      	lsls	r5, r1, #1
 8001cca:	428d      	cmp	r5, r1
 8001ccc:	4189      	sbcs	r1, r1
 8001cce:	4249      	negs	r1, r1
 8001cd0:	4441      	add	r1, r8
 8001cd2:	1876      	adds	r6, r6, r1
 8001cd4:	9503      	str	r5, [sp, #12]
 8001cd6:	e78f      	b.n	8001bf8 <__aeabi_ddiv+0x4fc>
 8001cd8:	201f      	movs	r0, #31
 8001cda:	4240      	negs	r0, r0
 8001cdc:	1ac3      	subs	r3, r0, r3
 8001cde:	4658      	mov	r0, fp
 8001ce0:	40d8      	lsrs	r0, r3
 8001ce2:	0003      	movs	r3, r0
 8001ce4:	2a20      	cmp	r2, #32
 8001ce6:	d028      	beq.n	8001d3a <__aeabi_ddiv+0x63e>
 8001ce8:	2040      	movs	r0, #64	; 0x40
 8001cea:	465d      	mov	r5, fp
 8001cec:	1a82      	subs	r2, r0, r2
 8001cee:	4095      	lsls	r5, r2
 8001cf0:	4329      	orrs	r1, r5
 8001cf2:	1e4a      	subs	r2, r1, #1
 8001cf4:	4191      	sbcs	r1, r2
 8001cf6:	4319      	orrs	r1, r3
 8001cf8:	2307      	movs	r3, #7
 8001cfa:	2200      	movs	r2, #0
 8001cfc:	400b      	ands	r3, r1
 8001cfe:	d009      	beq.n	8001d14 <__aeabi_ddiv+0x618>
 8001d00:	230f      	movs	r3, #15
 8001d02:	2200      	movs	r2, #0
 8001d04:	400b      	ands	r3, r1
 8001d06:	0008      	movs	r0, r1
 8001d08:	2b04      	cmp	r3, #4
 8001d0a:	d1bd      	bne.n	8001c88 <__aeabi_ddiv+0x58c>
 8001d0c:	0001      	movs	r1, r0
 8001d0e:	0753      	lsls	r3, r2, #29
 8001d10:	0252      	lsls	r2, r2, #9
 8001d12:	0b12      	lsrs	r2, r2, #12
 8001d14:	08c9      	lsrs	r1, r1, #3
 8001d16:	4319      	orrs	r1, r3
 8001d18:	2301      	movs	r3, #1
 8001d1a:	4688      	mov	r8, r1
 8001d1c:	9902      	ldr	r1, [sp, #8]
 8001d1e:	2400      	movs	r4, #0
 8001d20:	4019      	ands	r1, r3
 8001d22:	468c      	mov	ip, r1
 8001d24:	e5b8      	b.n	8001898 <__aeabi_ddiv+0x19c>
 8001d26:	4552      	cmp	r2, sl
 8001d28:	d8be      	bhi.n	8001ca8 <__aeabi_ddiv+0x5ac>
 8001d2a:	468b      	mov	fp, r1
 8001d2c:	2500      	movs	r5, #0
 8001d2e:	e660      	b.n	80019f2 <__aeabi_ddiv+0x2f6>
 8001d30:	9d03      	ldr	r5, [sp, #12]
 8001d32:	429d      	cmp	r5, r3
 8001d34:	d3c6      	bcc.n	8001cc4 <__aeabi_ddiv+0x5c8>
 8001d36:	0011      	movs	r1, r2
 8001d38:	e762      	b.n	8001c00 <__aeabi_ddiv+0x504>
 8001d3a:	2500      	movs	r5, #0
 8001d3c:	e7d8      	b.n	8001cf0 <__aeabi_ddiv+0x5f4>
 8001d3e:	2280      	movs	r2, #128	; 0x80
 8001d40:	465b      	mov	r3, fp
 8001d42:	0312      	lsls	r2, r2, #12
 8001d44:	431a      	orrs	r2, r3
 8001d46:	9b01      	ldr	r3, [sp, #4]
 8001d48:	0312      	lsls	r2, r2, #12
 8001d4a:	0b12      	lsrs	r2, r2, #12
 8001d4c:	469c      	mov	ip, r3
 8001d4e:	4688      	mov	r8, r1
 8001d50:	4c03      	ldr	r4, [pc, #12]	; (8001d60 <__aeabi_ddiv+0x664>)
 8001d52:	e5a1      	b.n	8001898 <__aeabi_ddiv+0x19c>
 8001d54:	000003ff 	.word	0x000003ff
 8001d58:	feffffff 	.word	0xfeffffff
 8001d5c:	000007fe 	.word	0x000007fe
 8001d60:	000007ff 	.word	0x000007ff

08001d64 <__eqdf2>:
 8001d64:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001d66:	464f      	mov	r7, r9
 8001d68:	4646      	mov	r6, r8
 8001d6a:	46d6      	mov	lr, sl
 8001d6c:	005c      	lsls	r4, r3, #1
 8001d6e:	b5c0      	push	{r6, r7, lr}
 8001d70:	031f      	lsls	r7, r3, #12
 8001d72:	0fdb      	lsrs	r3, r3, #31
 8001d74:	469a      	mov	sl, r3
 8001d76:	4b17      	ldr	r3, [pc, #92]	; (8001dd4 <__eqdf2+0x70>)
 8001d78:	030e      	lsls	r6, r1, #12
 8001d7a:	004d      	lsls	r5, r1, #1
 8001d7c:	4684      	mov	ip, r0
 8001d7e:	4680      	mov	r8, r0
 8001d80:	0b36      	lsrs	r6, r6, #12
 8001d82:	0d6d      	lsrs	r5, r5, #21
 8001d84:	0fc9      	lsrs	r1, r1, #31
 8001d86:	4691      	mov	r9, r2
 8001d88:	0b3f      	lsrs	r7, r7, #12
 8001d8a:	0d64      	lsrs	r4, r4, #21
 8001d8c:	2001      	movs	r0, #1
 8001d8e:	429d      	cmp	r5, r3
 8001d90:	d008      	beq.n	8001da4 <__eqdf2+0x40>
 8001d92:	429c      	cmp	r4, r3
 8001d94:	d001      	beq.n	8001d9a <__eqdf2+0x36>
 8001d96:	42a5      	cmp	r5, r4
 8001d98:	d00b      	beq.n	8001db2 <__eqdf2+0x4e>
 8001d9a:	bc1c      	pop	{r2, r3, r4}
 8001d9c:	4690      	mov	r8, r2
 8001d9e:	4699      	mov	r9, r3
 8001da0:	46a2      	mov	sl, r4
 8001da2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001da4:	4663      	mov	r3, ip
 8001da6:	4333      	orrs	r3, r6
 8001da8:	d1f7      	bne.n	8001d9a <__eqdf2+0x36>
 8001daa:	42ac      	cmp	r4, r5
 8001dac:	d1f5      	bne.n	8001d9a <__eqdf2+0x36>
 8001dae:	433a      	orrs	r2, r7
 8001db0:	d1f3      	bne.n	8001d9a <__eqdf2+0x36>
 8001db2:	2001      	movs	r0, #1
 8001db4:	42be      	cmp	r6, r7
 8001db6:	d1f0      	bne.n	8001d9a <__eqdf2+0x36>
 8001db8:	45c8      	cmp	r8, r9
 8001dba:	d1ee      	bne.n	8001d9a <__eqdf2+0x36>
 8001dbc:	4551      	cmp	r1, sl
 8001dbe:	d007      	beq.n	8001dd0 <__eqdf2+0x6c>
 8001dc0:	2d00      	cmp	r5, #0
 8001dc2:	d1ea      	bne.n	8001d9a <__eqdf2+0x36>
 8001dc4:	4663      	mov	r3, ip
 8001dc6:	431e      	orrs	r6, r3
 8001dc8:	0030      	movs	r0, r6
 8001dca:	1e46      	subs	r6, r0, #1
 8001dcc:	41b0      	sbcs	r0, r6
 8001dce:	e7e4      	b.n	8001d9a <__eqdf2+0x36>
 8001dd0:	2000      	movs	r0, #0
 8001dd2:	e7e2      	b.n	8001d9a <__eqdf2+0x36>
 8001dd4:	000007ff 	.word	0x000007ff

08001dd8 <__gedf2>:
 8001dd8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001dda:	4645      	mov	r5, r8
 8001ddc:	46de      	mov	lr, fp
 8001dde:	4657      	mov	r7, sl
 8001de0:	464e      	mov	r6, r9
 8001de2:	b5e0      	push	{r5, r6, r7, lr}
 8001de4:	031f      	lsls	r7, r3, #12
 8001de6:	0b3d      	lsrs	r5, r7, #12
 8001de8:	4f2c      	ldr	r7, [pc, #176]	; (8001e9c <__gedf2+0xc4>)
 8001dea:	030e      	lsls	r6, r1, #12
 8001dec:	004c      	lsls	r4, r1, #1
 8001dee:	46ab      	mov	fp, r5
 8001df0:	005d      	lsls	r5, r3, #1
 8001df2:	4684      	mov	ip, r0
 8001df4:	0b36      	lsrs	r6, r6, #12
 8001df6:	0d64      	lsrs	r4, r4, #21
 8001df8:	0fc9      	lsrs	r1, r1, #31
 8001dfa:	4690      	mov	r8, r2
 8001dfc:	0d6d      	lsrs	r5, r5, #21
 8001dfe:	0fdb      	lsrs	r3, r3, #31
 8001e00:	42bc      	cmp	r4, r7
 8001e02:	d02a      	beq.n	8001e5a <__gedf2+0x82>
 8001e04:	4f25      	ldr	r7, [pc, #148]	; (8001e9c <__gedf2+0xc4>)
 8001e06:	42bd      	cmp	r5, r7
 8001e08:	d02d      	beq.n	8001e66 <__gedf2+0x8e>
 8001e0a:	2c00      	cmp	r4, #0
 8001e0c:	d10f      	bne.n	8001e2e <__gedf2+0x56>
 8001e0e:	4330      	orrs	r0, r6
 8001e10:	0007      	movs	r7, r0
 8001e12:	4681      	mov	r9, r0
 8001e14:	4278      	negs	r0, r7
 8001e16:	4178      	adcs	r0, r7
 8001e18:	b2c0      	uxtb	r0, r0
 8001e1a:	2d00      	cmp	r5, #0
 8001e1c:	d117      	bne.n	8001e4e <__gedf2+0x76>
 8001e1e:	465f      	mov	r7, fp
 8001e20:	433a      	orrs	r2, r7
 8001e22:	d114      	bne.n	8001e4e <__gedf2+0x76>
 8001e24:	464b      	mov	r3, r9
 8001e26:	2000      	movs	r0, #0
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d00a      	beq.n	8001e42 <__gedf2+0x6a>
 8001e2c:	e006      	b.n	8001e3c <__gedf2+0x64>
 8001e2e:	2d00      	cmp	r5, #0
 8001e30:	d102      	bne.n	8001e38 <__gedf2+0x60>
 8001e32:	4658      	mov	r0, fp
 8001e34:	4302      	orrs	r2, r0
 8001e36:	d001      	beq.n	8001e3c <__gedf2+0x64>
 8001e38:	4299      	cmp	r1, r3
 8001e3a:	d018      	beq.n	8001e6e <__gedf2+0x96>
 8001e3c:	4248      	negs	r0, r1
 8001e3e:	2101      	movs	r1, #1
 8001e40:	4308      	orrs	r0, r1
 8001e42:	bc3c      	pop	{r2, r3, r4, r5}
 8001e44:	4690      	mov	r8, r2
 8001e46:	4699      	mov	r9, r3
 8001e48:	46a2      	mov	sl, r4
 8001e4a:	46ab      	mov	fp, r5
 8001e4c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001e4e:	2800      	cmp	r0, #0
 8001e50:	d0f2      	beq.n	8001e38 <__gedf2+0x60>
 8001e52:	2001      	movs	r0, #1
 8001e54:	3b01      	subs	r3, #1
 8001e56:	4318      	orrs	r0, r3
 8001e58:	e7f3      	b.n	8001e42 <__gedf2+0x6a>
 8001e5a:	0037      	movs	r7, r6
 8001e5c:	4307      	orrs	r7, r0
 8001e5e:	d0d1      	beq.n	8001e04 <__gedf2+0x2c>
 8001e60:	2002      	movs	r0, #2
 8001e62:	4240      	negs	r0, r0
 8001e64:	e7ed      	b.n	8001e42 <__gedf2+0x6a>
 8001e66:	465f      	mov	r7, fp
 8001e68:	4317      	orrs	r7, r2
 8001e6a:	d0ce      	beq.n	8001e0a <__gedf2+0x32>
 8001e6c:	e7f8      	b.n	8001e60 <__gedf2+0x88>
 8001e6e:	42ac      	cmp	r4, r5
 8001e70:	dce4      	bgt.n	8001e3c <__gedf2+0x64>
 8001e72:	da03      	bge.n	8001e7c <__gedf2+0xa4>
 8001e74:	1e48      	subs	r0, r1, #1
 8001e76:	2101      	movs	r1, #1
 8001e78:	4308      	orrs	r0, r1
 8001e7a:	e7e2      	b.n	8001e42 <__gedf2+0x6a>
 8001e7c:	455e      	cmp	r6, fp
 8001e7e:	d8dd      	bhi.n	8001e3c <__gedf2+0x64>
 8001e80:	d006      	beq.n	8001e90 <__gedf2+0xb8>
 8001e82:	2000      	movs	r0, #0
 8001e84:	455e      	cmp	r6, fp
 8001e86:	d2dc      	bcs.n	8001e42 <__gedf2+0x6a>
 8001e88:	2301      	movs	r3, #1
 8001e8a:	1e48      	subs	r0, r1, #1
 8001e8c:	4318      	orrs	r0, r3
 8001e8e:	e7d8      	b.n	8001e42 <__gedf2+0x6a>
 8001e90:	45c4      	cmp	ip, r8
 8001e92:	d8d3      	bhi.n	8001e3c <__gedf2+0x64>
 8001e94:	2000      	movs	r0, #0
 8001e96:	45c4      	cmp	ip, r8
 8001e98:	d3f6      	bcc.n	8001e88 <__gedf2+0xb0>
 8001e9a:	e7d2      	b.n	8001e42 <__gedf2+0x6a>
 8001e9c:	000007ff 	.word	0x000007ff

08001ea0 <__ledf2>:
 8001ea0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001ea2:	464e      	mov	r6, r9
 8001ea4:	4645      	mov	r5, r8
 8001ea6:	46de      	mov	lr, fp
 8001ea8:	4657      	mov	r7, sl
 8001eaa:	005c      	lsls	r4, r3, #1
 8001eac:	b5e0      	push	{r5, r6, r7, lr}
 8001eae:	031f      	lsls	r7, r3, #12
 8001eb0:	0fdb      	lsrs	r3, r3, #31
 8001eb2:	4699      	mov	r9, r3
 8001eb4:	4b2a      	ldr	r3, [pc, #168]	; (8001f60 <__ledf2+0xc0>)
 8001eb6:	030e      	lsls	r6, r1, #12
 8001eb8:	004d      	lsls	r5, r1, #1
 8001eba:	0fc9      	lsrs	r1, r1, #31
 8001ebc:	4684      	mov	ip, r0
 8001ebe:	0b36      	lsrs	r6, r6, #12
 8001ec0:	0d6d      	lsrs	r5, r5, #21
 8001ec2:	468b      	mov	fp, r1
 8001ec4:	4690      	mov	r8, r2
 8001ec6:	0b3f      	lsrs	r7, r7, #12
 8001ec8:	0d64      	lsrs	r4, r4, #21
 8001eca:	429d      	cmp	r5, r3
 8001ecc:	d020      	beq.n	8001f10 <__ledf2+0x70>
 8001ece:	4b24      	ldr	r3, [pc, #144]	; (8001f60 <__ledf2+0xc0>)
 8001ed0:	429c      	cmp	r4, r3
 8001ed2:	d022      	beq.n	8001f1a <__ledf2+0x7a>
 8001ed4:	2d00      	cmp	r5, #0
 8001ed6:	d112      	bne.n	8001efe <__ledf2+0x5e>
 8001ed8:	4330      	orrs	r0, r6
 8001eda:	4243      	negs	r3, r0
 8001edc:	4143      	adcs	r3, r0
 8001ede:	b2db      	uxtb	r3, r3
 8001ee0:	2c00      	cmp	r4, #0
 8001ee2:	d01f      	beq.n	8001f24 <__ledf2+0x84>
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d00c      	beq.n	8001f02 <__ledf2+0x62>
 8001ee8:	464b      	mov	r3, r9
 8001eea:	2001      	movs	r0, #1
 8001eec:	3b01      	subs	r3, #1
 8001eee:	4303      	orrs	r3, r0
 8001ef0:	0018      	movs	r0, r3
 8001ef2:	bc3c      	pop	{r2, r3, r4, r5}
 8001ef4:	4690      	mov	r8, r2
 8001ef6:	4699      	mov	r9, r3
 8001ef8:	46a2      	mov	sl, r4
 8001efa:	46ab      	mov	fp, r5
 8001efc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001efe:	2c00      	cmp	r4, #0
 8001f00:	d016      	beq.n	8001f30 <__ledf2+0x90>
 8001f02:	45cb      	cmp	fp, r9
 8001f04:	d017      	beq.n	8001f36 <__ledf2+0x96>
 8001f06:	465b      	mov	r3, fp
 8001f08:	4259      	negs	r1, r3
 8001f0a:	2301      	movs	r3, #1
 8001f0c:	430b      	orrs	r3, r1
 8001f0e:	e7ef      	b.n	8001ef0 <__ledf2+0x50>
 8001f10:	0031      	movs	r1, r6
 8001f12:	2302      	movs	r3, #2
 8001f14:	4301      	orrs	r1, r0
 8001f16:	d1eb      	bne.n	8001ef0 <__ledf2+0x50>
 8001f18:	e7d9      	b.n	8001ece <__ledf2+0x2e>
 8001f1a:	0039      	movs	r1, r7
 8001f1c:	2302      	movs	r3, #2
 8001f1e:	4311      	orrs	r1, r2
 8001f20:	d1e6      	bne.n	8001ef0 <__ledf2+0x50>
 8001f22:	e7d7      	b.n	8001ed4 <__ledf2+0x34>
 8001f24:	433a      	orrs	r2, r7
 8001f26:	d1dd      	bne.n	8001ee4 <__ledf2+0x44>
 8001f28:	2300      	movs	r3, #0
 8001f2a:	2800      	cmp	r0, #0
 8001f2c:	d0e0      	beq.n	8001ef0 <__ledf2+0x50>
 8001f2e:	e7ea      	b.n	8001f06 <__ledf2+0x66>
 8001f30:	433a      	orrs	r2, r7
 8001f32:	d1e6      	bne.n	8001f02 <__ledf2+0x62>
 8001f34:	e7e7      	b.n	8001f06 <__ledf2+0x66>
 8001f36:	42a5      	cmp	r5, r4
 8001f38:	dce5      	bgt.n	8001f06 <__ledf2+0x66>
 8001f3a:	db05      	blt.n	8001f48 <__ledf2+0xa8>
 8001f3c:	42be      	cmp	r6, r7
 8001f3e:	d8e2      	bhi.n	8001f06 <__ledf2+0x66>
 8001f40:	d007      	beq.n	8001f52 <__ledf2+0xb2>
 8001f42:	2300      	movs	r3, #0
 8001f44:	42be      	cmp	r6, r7
 8001f46:	d2d3      	bcs.n	8001ef0 <__ledf2+0x50>
 8001f48:	4659      	mov	r1, fp
 8001f4a:	2301      	movs	r3, #1
 8001f4c:	3901      	subs	r1, #1
 8001f4e:	430b      	orrs	r3, r1
 8001f50:	e7ce      	b.n	8001ef0 <__ledf2+0x50>
 8001f52:	45c4      	cmp	ip, r8
 8001f54:	d8d7      	bhi.n	8001f06 <__ledf2+0x66>
 8001f56:	2300      	movs	r3, #0
 8001f58:	45c4      	cmp	ip, r8
 8001f5a:	d3f5      	bcc.n	8001f48 <__ledf2+0xa8>
 8001f5c:	e7c8      	b.n	8001ef0 <__ledf2+0x50>
 8001f5e:	46c0      	nop			; (mov r8, r8)
 8001f60:	000007ff 	.word	0x000007ff

08001f64 <__aeabi_dmul>:
 8001f64:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001f66:	4657      	mov	r7, sl
 8001f68:	4645      	mov	r5, r8
 8001f6a:	46de      	mov	lr, fp
 8001f6c:	464e      	mov	r6, r9
 8001f6e:	b5e0      	push	{r5, r6, r7, lr}
 8001f70:	030c      	lsls	r4, r1, #12
 8001f72:	4698      	mov	r8, r3
 8001f74:	004e      	lsls	r6, r1, #1
 8001f76:	0b23      	lsrs	r3, r4, #12
 8001f78:	b087      	sub	sp, #28
 8001f7a:	0007      	movs	r7, r0
 8001f7c:	4692      	mov	sl, r2
 8001f7e:	469b      	mov	fp, r3
 8001f80:	0d76      	lsrs	r6, r6, #21
 8001f82:	0fcd      	lsrs	r5, r1, #31
 8001f84:	2e00      	cmp	r6, #0
 8001f86:	d06b      	beq.n	8002060 <__aeabi_dmul+0xfc>
 8001f88:	4b6d      	ldr	r3, [pc, #436]	; (8002140 <__aeabi_dmul+0x1dc>)
 8001f8a:	429e      	cmp	r6, r3
 8001f8c:	d035      	beq.n	8001ffa <__aeabi_dmul+0x96>
 8001f8e:	2480      	movs	r4, #128	; 0x80
 8001f90:	465b      	mov	r3, fp
 8001f92:	0f42      	lsrs	r2, r0, #29
 8001f94:	0424      	lsls	r4, r4, #16
 8001f96:	00db      	lsls	r3, r3, #3
 8001f98:	4314      	orrs	r4, r2
 8001f9a:	431c      	orrs	r4, r3
 8001f9c:	00c3      	lsls	r3, r0, #3
 8001f9e:	4699      	mov	r9, r3
 8001fa0:	4b68      	ldr	r3, [pc, #416]	; (8002144 <__aeabi_dmul+0x1e0>)
 8001fa2:	46a3      	mov	fp, r4
 8001fa4:	469c      	mov	ip, r3
 8001fa6:	2300      	movs	r3, #0
 8001fa8:	2700      	movs	r7, #0
 8001faa:	4466      	add	r6, ip
 8001fac:	9302      	str	r3, [sp, #8]
 8001fae:	4643      	mov	r3, r8
 8001fb0:	031c      	lsls	r4, r3, #12
 8001fb2:	005a      	lsls	r2, r3, #1
 8001fb4:	0fdb      	lsrs	r3, r3, #31
 8001fb6:	4650      	mov	r0, sl
 8001fb8:	0b24      	lsrs	r4, r4, #12
 8001fba:	0d52      	lsrs	r2, r2, #21
 8001fbc:	4698      	mov	r8, r3
 8001fbe:	d100      	bne.n	8001fc2 <__aeabi_dmul+0x5e>
 8001fc0:	e076      	b.n	80020b0 <__aeabi_dmul+0x14c>
 8001fc2:	4b5f      	ldr	r3, [pc, #380]	; (8002140 <__aeabi_dmul+0x1dc>)
 8001fc4:	429a      	cmp	r2, r3
 8001fc6:	d06d      	beq.n	80020a4 <__aeabi_dmul+0x140>
 8001fc8:	2380      	movs	r3, #128	; 0x80
 8001fca:	0f41      	lsrs	r1, r0, #29
 8001fcc:	041b      	lsls	r3, r3, #16
 8001fce:	430b      	orrs	r3, r1
 8001fd0:	495c      	ldr	r1, [pc, #368]	; (8002144 <__aeabi_dmul+0x1e0>)
 8001fd2:	00e4      	lsls	r4, r4, #3
 8001fd4:	468c      	mov	ip, r1
 8001fd6:	431c      	orrs	r4, r3
 8001fd8:	00c3      	lsls	r3, r0, #3
 8001fda:	2000      	movs	r0, #0
 8001fdc:	4462      	add	r2, ip
 8001fde:	4641      	mov	r1, r8
 8001fe0:	18b6      	adds	r6, r6, r2
 8001fe2:	4069      	eors	r1, r5
 8001fe4:	1c72      	adds	r2, r6, #1
 8001fe6:	9101      	str	r1, [sp, #4]
 8001fe8:	4694      	mov	ip, r2
 8001fea:	4307      	orrs	r7, r0
 8001fec:	2f0f      	cmp	r7, #15
 8001fee:	d900      	bls.n	8001ff2 <__aeabi_dmul+0x8e>
 8001ff0:	e0b0      	b.n	8002154 <__aeabi_dmul+0x1f0>
 8001ff2:	4a55      	ldr	r2, [pc, #340]	; (8002148 <__aeabi_dmul+0x1e4>)
 8001ff4:	00bf      	lsls	r7, r7, #2
 8001ff6:	59d2      	ldr	r2, [r2, r7]
 8001ff8:	4697      	mov	pc, r2
 8001ffa:	465b      	mov	r3, fp
 8001ffc:	4303      	orrs	r3, r0
 8001ffe:	4699      	mov	r9, r3
 8002000:	d000      	beq.n	8002004 <__aeabi_dmul+0xa0>
 8002002:	e087      	b.n	8002114 <__aeabi_dmul+0x1b0>
 8002004:	2300      	movs	r3, #0
 8002006:	469b      	mov	fp, r3
 8002008:	3302      	adds	r3, #2
 800200a:	2708      	movs	r7, #8
 800200c:	9302      	str	r3, [sp, #8]
 800200e:	e7ce      	b.n	8001fae <__aeabi_dmul+0x4a>
 8002010:	4642      	mov	r2, r8
 8002012:	9201      	str	r2, [sp, #4]
 8002014:	2802      	cmp	r0, #2
 8002016:	d067      	beq.n	80020e8 <__aeabi_dmul+0x184>
 8002018:	2803      	cmp	r0, #3
 800201a:	d100      	bne.n	800201e <__aeabi_dmul+0xba>
 800201c:	e20e      	b.n	800243c <__aeabi_dmul+0x4d8>
 800201e:	2801      	cmp	r0, #1
 8002020:	d000      	beq.n	8002024 <__aeabi_dmul+0xc0>
 8002022:	e162      	b.n	80022ea <__aeabi_dmul+0x386>
 8002024:	2300      	movs	r3, #0
 8002026:	2400      	movs	r4, #0
 8002028:	2200      	movs	r2, #0
 800202a:	4699      	mov	r9, r3
 800202c:	9901      	ldr	r1, [sp, #4]
 800202e:	4001      	ands	r1, r0
 8002030:	b2cd      	uxtb	r5, r1
 8002032:	2100      	movs	r1, #0
 8002034:	0312      	lsls	r2, r2, #12
 8002036:	0d0b      	lsrs	r3, r1, #20
 8002038:	0b12      	lsrs	r2, r2, #12
 800203a:	051b      	lsls	r3, r3, #20
 800203c:	4313      	orrs	r3, r2
 800203e:	4a43      	ldr	r2, [pc, #268]	; (800214c <__aeabi_dmul+0x1e8>)
 8002040:	0524      	lsls	r4, r4, #20
 8002042:	4013      	ands	r3, r2
 8002044:	431c      	orrs	r4, r3
 8002046:	0064      	lsls	r4, r4, #1
 8002048:	07ed      	lsls	r5, r5, #31
 800204a:	0864      	lsrs	r4, r4, #1
 800204c:	432c      	orrs	r4, r5
 800204e:	4648      	mov	r0, r9
 8002050:	0021      	movs	r1, r4
 8002052:	b007      	add	sp, #28
 8002054:	bc3c      	pop	{r2, r3, r4, r5}
 8002056:	4690      	mov	r8, r2
 8002058:	4699      	mov	r9, r3
 800205a:	46a2      	mov	sl, r4
 800205c:	46ab      	mov	fp, r5
 800205e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002060:	4303      	orrs	r3, r0
 8002062:	4699      	mov	r9, r3
 8002064:	d04f      	beq.n	8002106 <__aeabi_dmul+0x1a2>
 8002066:	465b      	mov	r3, fp
 8002068:	2b00      	cmp	r3, #0
 800206a:	d100      	bne.n	800206e <__aeabi_dmul+0x10a>
 800206c:	e189      	b.n	8002382 <__aeabi_dmul+0x41e>
 800206e:	4658      	mov	r0, fp
 8002070:	f000 fe80 	bl	8002d74 <__clzsi2>
 8002074:	0003      	movs	r3, r0
 8002076:	3b0b      	subs	r3, #11
 8002078:	2b1c      	cmp	r3, #28
 800207a:	dd00      	ble.n	800207e <__aeabi_dmul+0x11a>
 800207c:	e17a      	b.n	8002374 <__aeabi_dmul+0x410>
 800207e:	221d      	movs	r2, #29
 8002080:	1ad3      	subs	r3, r2, r3
 8002082:	003a      	movs	r2, r7
 8002084:	0001      	movs	r1, r0
 8002086:	465c      	mov	r4, fp
 8002088:	40da      	lsrs	r2, r3
 800208a:	3908      	subs	r1, #8
 800208c:	408c      	lsls	r4, r1
 800208e:	0013      	movs	r3, r2
 8002090:	408f      	lsls	r7, r1
 8002092:	4323      	orrs	r3, r4
 8002094:	469b      	mov	fp, r3
 8002096:	46b9      	mov	r9, r7
 8002098:	2300      	movs	r3, #0
 800209a:	4e2d      	ldr	r6, [pc, #180]	; (8002150 <__aeabi_dmul+0x1ec>)
 800209c:	2700      	movs	r7, #0
 800209e:	1a36      	subs	r6, r6, r0
 80020a0:	9302      	str	r3, [sp, #8]
 80020a2:	e784      	b.n	8001fae <__aeabi_dmul+0x4a>
 80020a4:	4653      	mov	r3, sl
 80020a6:	4323      	orrs	r3, r4
 80020a8:	d12a      	bne.n	8002100 <__aeabi_dmul+0x19c>
 80020aa:	2400      	movs	r4, #0
 80020ac:	2002      	movs	r0, #2
 80020ae:	e796      	b.n	8001fde <__aeabi_dmul+0x7a>
 80020b0:	4653      	mov	r3, sl
 80020b2:	4323      	orrs	r3, r4
 80020b4:	d020      	beq.n	80020f8 <__aeabi_dmul+0x194>
 80020b6:	2c00      	cmp	r4, #0
 80020b8:	d100      	bne.n	80020bc <__aeabi_dmul+0x158>
 80020ba:	e157      	b.n	800236c <__aeabi_dmul+0x408>
 80020bc:	0020      	movs	r0, r4
 80020be:	f000 fe59 	bl	8002d74 <__clzsi2>
 80020c2:	0003      	movs	r3, r0
 80020c4:	3b0b      	subs	r3, #11
 80020c6:	2b1c      	cmp	r3, #28
 80020c8:	dd00      	ble.n	80020cc <__aeabi_dmul+0x168>
 80020ca:	e149      	b.n	8002360 <__aeabi_dmul+0x3fc>
 80020cc:	211d      	movs	r1, #29
 80020ce:	1acb      	subs	r3, r1, r3
 80020d0:	4651      	mov	r1, sl
 80020d2:	0002      	movs	r2, r0
 80020d4:	40d9      	lsrs	r1, r3
 80020d6:	4653      	mov	r3, sl
 80020d8:	3a08      	subs	r2, #8
 80020da:	4094      	lsls	r4, r2
 80020dc:	4093      	lsls	r3, r2
 80020de:	430c      	orrs	r4, r1
 80020e0:	4a1b      	ldr	r2, [pc, #108]	; (8002150 <__aeabi_dmul+0x1ec>)
 80020e2:	1a12      	subs	r2, r2, r0
 80020e4:	2000      	movs	r0, #0
 80020e6:	e77a      	b.n	8001fde <__aeabi_dmul+0x7a>
 80020e8:	2501      	movs	r5, #1
 80020ea:	9b01      	ldr	r3, [sp, #4]
 80020ec:	4c14      	ldr	r4, [pc, #80]	; (8002140 <__aeabi_dmul+0x1dc>)
 80020ee:	401d      	ands	r5, r3
 80020f0:	2300      	movs	r3, #0
 80020f2:	2200      	movs	r2, #0
 80020f4:	4699      	mov	r9, r3
 80020f6:	e79c      	b.n	8002032 <__aeabi_dmul+0xce>
 80020f8:	2400      	movs	r4, #0
 80020fa:	2200      	movs	r2, #0
 80020fc:	2001      	movs	r0, #1
 80020fe:	e76e      	b.n	8001fde <__aeabi_dmul+0x7a>
 8002100:	4653      	mov	r3, sl
 8002102:	2003      	movs	r0, #3
 8002104:	e76b      	b.n	8001fde <__aeabi_dmul+0x7a>
 8002106:	2300      	movs	r3, #0
 8002108:	469b      	mov	fp, r3
 800210a:	3301      	adds	r3, #1
 800210c:	2704      	movs	r7, #4
 800210e:	2600      	movs	r6, #0
 8002110:	9302      	str	r3, [sp, #8]
 8002112:	e74c      	b.n	8001fae <__aeabi_dmul+0x4a>
 8002114:	2303      	movs	r3, #3
 8002116:	4681      	mov	r9, r0
 8002118:	270c      	movs	r7, #12
 800211a:	9302      	str	r3, [sp, #8]
 800211c:	e747      	b.n	8001fae <__aeabi_dmul+0x4a>
 800211e:	2280      	movs	r2, #128	; 0x80
 8002120:	2300      	movs	r3, #0
 8002122:	2500      	movs	r5, #0
 8002124:	0312      	lsls	r2, r2, #12
 8002126:	4699      	mov	r9, r3
 8002128:	4c05      	ldr	r4, [pc, #20]	; (8002140 <__aeabi_dmul+0x1dc>)
 800212a:	e782      	b.n	8002032 <__aeabi_dmul+0xce>
 800212c:	465c      	mov	r4, fp
 800212e:	464b      	mov	r3, r9
 8002130:	9802      	ldr	r0, [sp, #8]
 8002132:	e76f      	b.n	8002014 <__aeabi_dmul+0xb0>
 8002134:	465c      	mov	r4, fp
 8002136:	464b      	mov	r3, r9
 8002138:	9501      	str	r5, [sp, #4]
 800213a:	9802      	ldr	r0, [sp, #8]
 800213c:	e76a      	b.n	8002014 <__aeabi_dmul+0xb0>
 800213e:	46c0      	nop			; (mov r8, r8)
 8002140:	000007ff 	.word	0x000007ff
 8002144:	fffffc01 	.word	0xfffffc01
 8002148:	0800c430 	.word	0x0800c430
 800214c:	800fffff 	.word	0x800fffff
 8002150:	fffffc0d 	.word	0xfffffc0d
 8002154:	464a      	mov	r2, r9
 8002156:	4649      	mov	r1, r9
 8002158:	0c17      	lsrs	r7, r2, #16
 800215a:	0c1a      	lsrs	r2, r3, #16
 800215c:	041b      	lsls	r3, r3, #16
 800215e:	0c1b      	lsrs	r3, r3, #16
 8002160:	0408      	lsls	r0, r1, #16
 8002162:	0019      	movs	r1, r3
 8002164:	0c00      	lsrs	r0, r0, #16
 8002166:	4341      	muls	r1, r0
 8002168:	0015      	movs	r5, r2
 800216a:	4688      	mov	r8, r1
 800216c:	0019      	movs	r1, r3
 800216e:	437d      	muls	r5, r7
 8002170:	4379      	muls	r1, r7
 8002172:	9503      	str	r5, [sp, #12]
 8002174:	4689      	mov	r9, r1
 8002176:	0029      	movs	r1, r5
 8002178:	0015      	movs	r5, r2
 800217a:	4345      	muls	r5, r0
 800217c:	444d      	add	r5, r9
 800217e:	9502      	str	r5, [sp, #8]
 8002180:	4645      	mov	r5, r8
 8002182:	0c2d      	lsrs	r5, r5, #16
 8002184:	46aa      	mov	sl, r5
 8002186:	9d02      	ldr	r5, [sp, #8]
 8002188:	4455      	add	r5, sl
 800218a:	45a9      	cmp	r9, r5
 800218c:	d906      	bls.n	800219c <__aeabi_dmul+0x238>
 800218e:	468a      	mov	sl, r1
 8002190:	2180      	movs	r1, #128	; 0x80
 8002192:	0249      	lsls	r1, r1, #9
 8002194:	4689      	mov	r9, r1
 8002196:	44ca      	add	sl, r9
 8002198:	4651      	mov	r1, sl
 800219a:	9103      	str	r1, [sp, #12]
 800219c:	0c29      	lsrs	r1, r5, #16
 800219e:	9104      	str	r1, [sp, #16]
 80021a0:	4641      	mov	r1, r8
 80021a2:	0409      	lsls	r1, r1, #16
 80021a4:	042d      	lsls	r5, r5, #16
 80021a6:	0c09      	lsrs	r1, r1, #16
 80021a8:	4688      	mov	r8, r1
 80021aa:	0029      	movs	r1, r5
 80021ac:	0c25      	lsrs	r5, r4, #16
 80021ae:	0424      	lsls	r4, r4, #16
 80021b0:	4441      	add	r1, r8
 80021b2:	0c24      	lsrs	r4, r4, #16
 80021b4:	9105      	str	r1, [sp, #20]
 80021b6:	0021      	movs	r1, r4
 80021b8:	4341      	muls	r1, r0
 80021ba:	4688      	mov	r8, r1
 80021bc:	0021      	movs	r1, r4
 80021be:	4379      	muls	r1, r7
 80021c0:	468a      	mov	sl, r1
 80021c2:	4368      	muls	r0, r5
 80021c4:	4641      	mov	r1, r8
 80021c6:	4450      	add	r0, sl
 80021c8:	4681      	mov	r9, r0
 80021ca:	0c08      	lsrs	r0, r1, #16
 80021cc:	4448      	add	r0, r9
 80021ce:	436f      	muls	r7, r5
 80021d0:	4582      	cmp	sl, r0
 80021d2:	d903      	bls.n	80021dc <__aeabi_dmul+0x278>
 80021d4:	2180      	movs	r1, #128	; 0x80
 80021d6:	0249      	lsls	r1, r1, #9
 80021d8:	4689      	mov	r9, r1
 80021da:	444f      	add	r7, r9
 80021dc:	0c01      	lsrs	r1, r0, #16
 80021de:	4689      	mov	r9, r1
 80021e0:	0039      	movs	r1, r7
 80021e2:	4449      	add	r1, r9
 80021e4:	9102      	str	r1, [sp, #8]
 80021e6:	4641      	mov	r1, r8
 80021e8:	040f      	lsls	r7, r1, #16
 80021ea:	9904      	ldr	r1, [sp, #16]
 80021ec:	0c3f      	lsrs	r7, r7, #16
 80021ee:	4688      	mov	r8, r1
 80021f0:	0400      	lsls	r0, r0, #16
 80021f2:	19c0      	adds	r0, r0, r7
 80021f4:	4480      	add	r8, r0
 80021f6:	4641      	mov	r1, r8
 80021f8:	9104      	str	r1, [sp, #16]
 80021fa:	4659      	mov	r1, fp
 80021fc:	0c0f      	lsrs	r7, r1, #16
 80021fe:	0409      	lsls	r1, r1, #16
 8002200:	0c09      	lsrs	r1, r1, #16
 8002202:	4688      	mov	r8, r1
 8002204:	4359      	muls	r1, r3
 8002206:	468a      	mov	sl, r1
 8002208:	0039      	movs	r1, r7
 800220a:	4351      	muls	r1, r2
 800220c:	4689      	mov	r9, r1
 800220e:	4641      	mov	r1, r8
 8002210:	434a      	muls	r2, r1
 8002212:	4651      	mov	r1, sl
 8002214:	0c09      	lsrs	r1, r1, #16
 8002216:	468b      	mov	fp, r1
 8002218:	437b      	muls	r3, r7
 800221a:	18d2      	adds	r2, r2, r3
 800221c:	445a      	add	r2, fp
 800221e:	4293      	cmp	r3, r2
 8002220:	d903      	bls.n	800222a <__aeabi_dmul+0x2c6>
 8002222:	2380      	movs	r3, #128	; 0x80
 8002224:	025b      	lsls	r3, r3, #9
 8002226:	469b      	mov	fp, r3
 8002228:	44d9      	add	r9, fp
 800222a:	4651      	mov	r1, sl
 800222c:	0409      	lsls	r1, r1, #16
 800222e:	0c09      	lsrs	r1, r1, #16
 8002230:	468a      	mov	sl, r1
 8002232:	4641      	mov	r1, r8
 8002234:	4361      	muls	r1, r4
 8002236:	437c      	muls	r4, r7
 8002238:	0c13      	lsrs	r3, r2, #16
 800223a:	0412      	lsls	r2, r2, #16
 800223c:	444b      	add	r3, r9
 800223e:	4452      	add	r2, sl
 8002240:	46a1      	mov	r9, r4
 8002242:	468a      	mov	sl, r1
 8002244:	003c      	movs	r4, r7
 8002246:	4641      	mov	r1, r8
 8002248:	436c      	muls	r4, r5
 800224a:	434d      	muls	r5, r1
 800224c:	4651      	mov	r1, sl
 800224e:	444d      	add	r5, r9
 8002250:	0c0f      	lsrs	r7, r1, #16
 8002252:	197d      	adds	r5, r7, r5
 8002254:	45a9      	cmp	r9, r5
 8002256:	d903      	bls.n	8002260 <__aeabi_dmul+0x2fc>
 8002258:	2180      	movs	r1, #128	; 0x80
 800225a:	0249      	lsls	r1, r1, #9
 800225c:	4688      	mov	r8, r1
 800225e:	4444      	add	r4, r8
 8002260:	9f04      	ldr	r7, [sp, #16]
 8002262:	9903      	ldr	r1, [sp, #12]
 8002264:	46b8      	mov	r8, r7
 8002266:	4441      	add	r1, r8
 8002268:	468b      	mov	fp, r1
 800226a:	4583      	cmp	fp, r0
 800226c:	4180      	sbcs	r0, r0
 800226e:	4241      	negs	r1, r0
 8002270:	4688      	mov	r8, r1
 8002272:	4651      	mov	r1, sl
 8002274:	0408      	lsls	r0, r1, #16
 8002276:	042f      	lsls	r7, r5, #16
 8002278:	0c00      	lsrs	r0, r0, #16
 800227a:	183f      	adds	r7, r7, r0
 800227c:	4658      	mov	r0, fp
 800227e:	9902      	ldr	r1, [sp, #8]
 8002280:	1810      	adds	r0, r2, r0
 8002282:	4689      	mov	r9, r1
 8002284:	4290      	cmp	r0, r2
 8002286:	4192      	sbcs	r2, r2
 8002288:	444f      	add	r7, r9
 800228a:	46ba      	mov	sl, r7
 800228c:	4252      	negs	r2, r2
 800228e:	4699      	mov	r9, r3
 8002290:	4693      	mov	fp, r2
 8002292:	44c2      	add	sl, r8
 8002294:	44d1      	add	r9, sl
 8002296:	44cb      	add	fp, r9
 8002298:	428f      	cmp	r7, r1
 800229a:	41bf      	sbcs	r7, r7
 800229c:	45c2      	cmp	sl, r8
 800229e:	4189      	sbcs	r1, r1
 80022a0:	4599      	cmp	r9, r3
 80022a2:	419b      	sbcs	r3, r3
 80022a4:	4593      	cmp	fp, r2
 80022a6:	4192      	sbcs	r2, r2
 80022a8:	427f      	negs	r7, r7
 80022aa:	4249      	negs	r1, r1
 80022ac:	0c2d      	lsrs	r5, r5, #16
 80022ae:	4252      	negs	r2, r2
 80022b0:	430f      	orrs	r7, r1
 80022b2:	425b      	negs	r3, r3
 80022b4:	4313      	orrs	r3, r2
 80022b6:	197f      	adds	r7, r7, r5
 80022b8:	18ff      	adds	r7, r7, r3
 80022ba:	465b      	mov	r3, fp
 80022bc:	193c      	adds	r4, r7, r4
 80022be:	0ddb      	lsrs	r3, r3, #23
 80022c0:	9a05      	ldr	r2, [sp, #20]
 80022c2:	0264      	lsls	r4, r4, #9
 80022c4:	431c      	orrs	r4, r3
 80022c6:	0243      	lsls	r3, r0, #9
 80022c8:	4313      	orrs	r3, r2
 80022ca:	1e5d      	subs	r5, r3, #1
 80022cc:	41ab      	sbcs	r3, r5
 80022ce:	465a      	mov	r2, fp
 80022d0:	0dc0      	lsrs	r0, r0, #23
 80022d2:	4303      	orrs	r3, r0
 80022d4:	0252      	lsls	r2, r2, #9
 80022d6:	4313      	orrs	r3, r2
 80022d8:	01e2      	lsls	r2, r4, #7
 80022da:	d556      	bpl.n	800238a <__aeabi_dmul+0x426>
 80022dc:	2001      	movs	r0, #1
 80022de:	085a      	lsrs	r2, r3, #1
 80022e0:	4003      	ands	r3, r0
 80022e2:	4313      	orrs	r3, r2
 80022e4:	07e2      	lsls	r2, r4, #31
 80022e6:	4313      	orrs	r3, r2
 80022e8:	0864      	lsrs	r4, r4, #1
 80022ea:	485a      	ldr	r0, [pc, #360]	; (8002454 <__aeabi_dmul+0x4f0>)
 80022ec:	4460      	add	r0, ip
 80022ee:	2800      	cmp	r0, #0
 80022f0:	dd4d      	ble.n	800238e <__aeabi_dmul+0x42a>
 80022f2:	075a      	lsls	r2, r3, #29
 80022f4:	d009      	beq.n	800230a <__aeabi_dmul+0x3a6>
 80022f6:	220f      	movs	r2, #15
 80022f8:	401a      	ands	r2, r3
 80022fa:	2a04      	cmp	r2, #4
 80022fc:	d005      	beq.n	800230a <__aeabi_dmul+0x3a6>
 80022fe:	1d1a      	adds	r2, r3, #4
 8002300:	429a      	cmp	r2, r3
 8002302:	419b      	sbcs	r3, r3
 8002304:	425b      	negs	r3, r3
 8002306:	18e4      	adds	r4, r4, r3
 8002308:	0013      	movs	r3, r2
 800230a:	01e2      	lsls	r2, r4, #7
 800230c:	d504      	bpl.n	8002318 <__aeabi_dmul+0x3b4>
 800230e:	2080      	movs	r0, #128	; 0x80
 8002310:	4a51      	ldr	r2, [pc, #324]	; (8002458 <__aeabi_dmul+0x4f4>)
 8002312:	00c0      	lsls	r0, r0, #3
 8002314:	4014      	ands	r4, r2
 8002316:	4460      	add	r0, ip
 8002318:	4a50      	ldr	r2, [pc, #320]	; (800245c <__aeabi_dmul+0x4f8>)
 800231a:	4290      	cmp	r0, r2
 800231c:	dd00      	ble.n	8002320 <__aeabi_dmul+0x3bc>
 800231e:	e6e3      	b.n	80020e8 <__aeabi_dmul+0x184>
 8002320:	2501      	movs	r5, #1
 8002322:	08db      	lsrs	r3, r3, #3
 8002324:	0762      	lsls	r2, r4, #29
 8002326:	431a      	orrs	r2, r3
 8002328:	0264      	lsls	r4, r4, #9
 800232a:	9b01      	ldr	r3, [sp, #4]
 800232c:	4691      	mov	r9, r2
 800232e:	0b22      	lsrs	r2, r4, #12
 8002330:	0544      	lsls	r4, r0, #21
 8002332:	0d64      	lsrs	r4, r4, #21
 8002334:	401d      	ands	r5, r3
 8002336:	e67c      	b.n	8002032 <__aeabi_dmul+0xce>
 8002338:	2280      	movs	r2, #128	; 0x80
 800233a:	4659      	mov	r1, fp
 800233c:	0312      	lsls	r2, r2, #12
 800233e:	4211      	tst	r1, r2
 8002340:	d008      	beq.n	8002354 <__aeabi_dmul+0x3f0>
 8002342:	4214      	tst	r4, r2
 8002344:	d106      	bne.n	8002354 <__aeabi_dmul+0x3f0>
 8002346:	4322      	orrs	r2, r4
 8002348:	0312      	lsls	r2, r2, #12
 800234a:	0b12      	lsrs	r2, r2, #12
 800234c:	4645      	mov	r5, r8
 800234e:	4699      	mov	r9, r3
 8002350:	4c43      	ldr	r4, [pc, #268]	; (8002460 <__aeabi_dmul+0x4fc>)
 8002352:	e66e      	b.n	8002032 <__aeabi_dmul+0xce>
 8002354:	465b      	mov	r3, fp
 8002356:	431a      	orrs	r2, r3
 8002358:	0312      	lsls	r2, r2, #12
 800235a:	0b12      	lsrs	r2, r2, #12
 800235c:	4c40      	ldr	r4, [pc, #256]	; (8002460 <__aeabi_dmul+0x4fc>)
 800235e:	e668      	b.n	8002032 <__aeabi_dmul+0xce>
 8002360:	0003      	movs	r3, r0
 8002362:	4654      	mov	r4, sl
 8002364:	3b28      	subs	r3, #40	; 0x28
 8002366:	409c      	lsls	r4, r3
 8002368:	2300      	movs	r3, #0
 800236a:	e6b9      	b.n	80020e0 <__aeabi_dmul+0x17c>
 800236c:	f000 fd02 	bl	8002d74 <__clzsi2>
 8002370:	3020      	adds	r0, #32
 8002372:	e6a6      	b.n	80020c2 <__aeabi_dmul+0x15e>
 8002374:	0003      	movs	r3, r0
 8002376:	3b28      	subs	r3, #40	; 0x28
 8002378:	409f      	lsls	r7, r3
 800237a:	2300      	movs	r3, #0
 800237c:	46bb      	mov	fp, r7
 800237e:	4699      	mov	r9, r3
 8002380:	e68a      	b.n	8002098 <__aeabi_dmul+0x134>
 8002382:	f000 fcf7 	bl	8002d74 <__clzsi2>
 8002386:	3020      	adds	r0, #32
 8002388:	e674      	b.n	8002074 <__aeabi_dmul+0x110>
 800238a:	46b4      	mov	ip, r6
 800238c:	e7ad      	b.n	80022ea <__aeabi_dmul+0x386>
 800238e:	2501      	movs	r5, #1
 8002390:	1a2a      	subs	r2, r5, r0
 8002392:	2a38      	cmp	r2, #56	; 0x38
 8002394:	dd06      	ble.n	80023a4 <__aeabi_dmul+0x440>
 8002396:	9b01      	ldr	r3, [sp, #4]
 8002398:	2400      	movs	r4, #0
 800239a:	401d      	ands	r5, r3
 800239c:	2300      	movs	r3, #0
 800239e:	2200      	movs	r2, #0
 80023a0:	4699      	mov	r9, r3
 80023a2:	e646      	b.n	8002032 <__aeabi_dmul+0xce>
 80023a4:	2a1f      	cmp	r2, #31
 80023a6:	dc21      	bgt.n	80023ec <__aeabi_dmul+0x488>
 80023a8:	2520      	movs	r5, #32
 80023aa:	0020      	movs	r0, r4
 80023ac:	1aad      	subs	r5, r5, r2
 80023ae:	001e      	movs	r6, r3
 80023b0:	40ab      	lsls	r3, r5
 80023b2:	40a8      	lsls	r0, r5
 80023b4:	40d6      	lsrs	r6, r2
 80023b6:	1e5d      	subs	r5, r3, #1
 80023b8:	41ab      	sbcs	r3, r5
 80023ba:	4330      	orrs	r0, r6
 80023bc:	4318      	orrs	r0, r3
 80023be:	40d4      	lsrs	r4, r2
 80023c0:	0743      	lsls	r3, r0, #29
 80023c2:	d009      	beq.n	80023d8 <__aeabi_dmul+0x474>
 80023c4:	230f      	movs	r3, #15
 80023c6:	4003      	ands	r3, r0
 80023c8:	2b04      	cmp	r3, #4
 80023ca:	d005      	beq.n	80023d8 <__aeabi_dmul+0x474>
 80023cc:	0003      	movs	r3, r0
 80023ce:	1d18      	adds	r0, r3, #4
 80023d0:	4298      	cmp	r0, r3
 80023d2:	419b      	sbcs	r3, r3
 80023d4:	425b      	negs	r3, r3
 80023d6:	18e4      	adds	r4, r4, r3
 80023d8:	0223      	lsls	r3, r4, #8
 80023da:	d521      	bpl.n	8002420 <__aeabi_dmul+0x4bc>
 80023dc:	2501      	movs	r5, #1
 80023de:	9b01      	ldr	r3, [sp, #4]
 80023e0:	2401      	movs	r4, #1
 80023e2:	401d      	ands	r5, r3
 80023e4:	2300      	movs	r3, #0
 80023e6:	2200      	movs	r2, #0
 80023e8:	4699      	mov	r9, r3
 80023ea:	e622      	b.n	8002032 <__aeabi_dmul+0xce>
 80023ec:	251f      	movs	r5, #31
 80023ee:	0021      	movs	r1, r4
 80023f0:	426d      	negs	r5, r5
 80023f2:	1a28      	subs	r0, r5, r0
 80023f4:	40c1      	lsrs	r1, r0
 80023f6:	0008      	movs	r0, r1
 80023f8:	2a20      	cmp	r2, #32
 80023fa:	d01d      	beq.n	8002438 <__aeabi_dmul+0x4d4>
 80023fc:	355f      	adds	r5, #95	; 0x5f
 80023fe:	1aaa      	subs	r2, r5, r2
 8002400:	4094      	lsls	r4, r2
 8002402:	4323      	orrs	r3, r4
 8002404:	1e5c      	subs	r4, r3, #1
 8002406:	41a3      	sbcs	r3, r4
 8002408:	2507      	movs	r5, #7
 800240a:	4303      	orrs	r3, r0
 800240c:	401d      	ands	r5, r3
 800240e:	2200      	movs	r2, #0
 8002410:	2d00      	cmp	r5, #0
 8002412:	d009      	beq.n	8002428 <__aeabi_dmul+0x4c4>
 8002414:	220f      	movs	r2, #15
 8002416:	2400      	movs	r4, #0
 8002418:	401a      	ands	r2, r3
 800241a:	0018      	movs	r0, r3
 800241c:	2a04      	cmp	r2, #4
 800241e:	d1d6      	bne.n	80023ce <__aeabi_dmul+0x46a>
 8002420:	0003      	movs	r3, r0
 8002422:	0765      	lsls	r5, r4, #29
 8002424:	0264      	lsls	r4, r4, #9
 8002426:	0b22      	lsrs	r2, r4, #12
 8002428:	08db      	lsrs	r3, r3, #3
 800242a:	432b      	orrs	r3, r5
 800242c:	2501      	movs	r5, #1
 800242e:	4699      	mov	r9, r3
 8002430:	9b01      	ldr	r3, [sp, #4]
 8002432:	2400      	movs	r4, #0
 8002434:	401d      	ands	r5, r3
 8002436:	e5fc      	b.n	8002032 <__aeabi_dmul+0xce>
 8002438:	2400      	movs	r4, #0
 800243a:	e7e2      	b.n	8002402 <__aeabi_dmul+0x49e>
 800243c:	2280      	movs	r2, #128	; 0x80
 800243e:	2501      	movs	r5, #1
 8002440:	0312      	lsls	r2, r2, #12
 8002442:	4322      	orrs	r2, r4
 8002444:	9901      	ldr	r1, [sp, #4]
 8002446:	0312      	lsls	r2, r2, #12
 8002448:	0b12      	lsrs	r2, r2, #12
 800244a:	400d      	ands	r5, r1
 800244c:	4699      	mov	r9, r3
 800244e:	4c04      	ldr	r4, [pc, #16]	; (8002460 <__aeabi_dmul+0x4fc>)
 8002450:	e5ef      	b.n	8002032 <__aeabi_dmul+0xce>
 8002452:	46c0      	nop			; (mov r8, r8)
 8002454:	000003ff 	.word	0x000003ff
 8002458:	feffffff 	.word	0xfeffffff
 800245c:	000007fe 	.word	0x000007fe
 8002460:	000007ff 	.word	0x000007ff

08002464 <__aeabi_dsub>:
 8002464:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002466:	4646      	mov	r6, r8
 8002468:	46d6      	mov	lr, sl
 800246a:	464f      	mov	r7, r9
 800246c:	030c      	lsls	r4, r1, #12
 800246e:	b5c0      	push	{r6, r7, lr}
 8002470:	0fcd      	lsrs	r5, r1, #31
 8002472:	004e      	lsls	r6, r1, #1
 8002474:	0a61      	lsrs	r1, r4, #9
 8002476:	0f44      	lsrs	r4, r0, #29
 8002478:	430c      	orrs	r4, r1
 800247a:	00c1      	lsls	r1, r0, #3
 800247c:	0058      	lsls	r0, r3, #1
 800247e:	0d40      	lsrs	r0, r0, #21
 8002480:	4684      	mov	ip, r0
 8002482:	468a      	mov	sl, r1
 8002484:	000f      	movs	r7, r1
 8002486:	0319      	lsls	r1, r3, #12
 8002488:	0f50      	lsrs	r0, r2, #29
 800248a:	0a49      	lsrs	r1, r1, #9
 800248c:	4301      	orrs	r1, r0
 800248e:	48c6      	ldr	r0, [pc, #792]	; (80027a8 <__aeabi_dsub+0x344>)
 8002490:	0d76      	lsrs	r6, r6, #21
 8002492:	46a8      	mov	r8, r5
 8002494:	0fdb      	lsrs	r3, r3, #31
 8002496:	00d2      	lsls	r2, r2, #3
 8002498:	4584      	cmp	ip, r0
 800249a:	d100      	bne.n	800249e <__aeabi_dsub+0x3a>
 800249c:	e0d8      	b.n	8002650 <__aeabi_dsub+0x1ec>
 800249e:	2001      	movs	r0, #1
 80024a0:	4043      	eors	r3, r0
 80024a2:	42ab      	cmp	r3, r5
 80024a4:	d100      	bne.n	80024a8 <__aeabi_dsub+0x44>
 80024a6:	e0a6      	b.n	80025f6 <__aeabi_dsub+0x192>
 80024a8:	4660      	mov	r0, ip
 80024aa:	1a35      	subs	r5, r6, r0
 80024ac:	2d00      	cmp	r5, #0
 80024ae:	dc00      	bgt.n	80024b2 <__aeabi_dsub+0x4e>
 80024b0:	e105      	b.n	80026be <__aeabi_dsub+0x25a>
 80024b2:	2800      	cmp	r0, #0
 80024b4:	d110      	bne.n	80024d8 <__aeabi_dsub+0x74>
 80024b6:	000b      	movs	r3, r1
 80024b8:	4313      	orrs	r3, r2
 80024ba:	d100      	bne.n	80024be <__aeabi_dsub+0x5a>
 80024bc:	e0d7      	b.n	800266e <__aeabi_dsub+0x20a>
 80024be:	1e6b      	subs	r3, r5, #1
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d000      	beq.n	80024c6 <__aeabi_dsub+0x62>
 80024c4:	e14b      	b.n	800275e <__aeabi_dsub+0x2fa>
 80024c6:	4653      	mov	r3, sl
 80024c8:	1a9f      	subs	r7, r3, r2
 80024ca:	45ba      	cmp	sl, r7
 80024cc:	4180      	sbcs	r0, r0
 80024ce:	1a64      	subs	r4, r4, r1
 80024d0:	4240      	negs	r0, r0
 80024d2:	1a24      	subs	r4, r4, r0
 80024d4:	2601      	movs	r6, #1
 80024d6:	e01e      	b.n	8002516 <__aeabi_dsub+0xb2>
 80024d8:	4bb3      	ldr	r3, [pc, #716]	; (80027a8 <__aeabi_dsub+0x344>)
 80024da:	429e      	cmp	r6, r3
 80024dc:	d048      	beq.n	8002570 <__aeabi_dsub+0x10c>
 80024de:	2380      	movs	r3, #128	; 0x80
 80024e0:	041b      	lsls	r3, r3, #16
 80024e2:	4319      	orrs	r1, r3
 80024e4:	2d38      	cmp	r5, #56	; 0x38
 80024e6:	dd00      	ble.n	80024ea <__aeabi_dsub+0x86>
 80024e8:	e119      	b.n	800271e <__aeabi_dsub+0x2ba>
 80024ea:	2d1f      	cmp	r5, #31
 80024ec:	dd00      	ble.n	80024f0 <__aeabi_dsub+0x8c>
 80024ee:	e14c      	b.n	800278a <__aeabi_dsub+0x326>
 80024f0:	2320      	movs	r3, #32
 80024f2:	000f      	movs	r7, r1
 80024f4:	1b5b      	subs	r3, r3, r5
 80024f6:	0010      	movs	r0, r2
 80024f8:	409a      	lsls	r2, r3
 80024fa:	409f      	lsls	r7, r3
 80024fc:	40e8      	lsrs	r0, r5
 80024fe:	1e53      	subs	r3, r2, #1
 8002500:	419a      	sbcs	r2, r3
 8002502:	40e9      	lsrs	r1, r5
 8002504:	4307      	orrs	r7, r0
 8002506:	4317      	orrs	r7, r2
 8002508:	4653      	mov	r3, sl
 800250a:	1bdf      	subs	r7, r3, r7
 800250c:	1a61      	subs	r1, r4, r1
 800250e:	45ba      	cmp	sl, r7
 8002510:	41a4      	sbcs	r4, r4
 8002512:	4264      	negs	r4, r4
 8002514:	1b0c      	subs	r4, r1, r4
 8002516:	0223      	lsls	r3, r4, #8
 8002518:	d400      	bmi.n	800251c <__aeabi_dsub+0xb8>
 800251a:	e0c5      	b.n	80026a8 <__aeabi_dsub+0x244>
 800251c:	0264      	lsls	r4, r4, #9
 800251e:	0a65      	lsrs	r5, r4, #9
 8002520:	2d00      	cmp	r5, #0
 8002522:	d100      	bne.n	8002526 <__aeabi_dsub+0xc2>
 8002524:	e0f6      	b.n	8002714 <__aeabi_dsub+0x2b0>
 8002526:	0028      	movs	r0, r5
 8002528:	f000 fc24 	bl	8002d74 <__clzsi2>
 800252c:	0003      	movs	r3, r0
 800252e:	3b08      	subs	r3, #8
 8002530:	2b1f      	cmp	r3, #31
 8002532:	dd00      	ble.n	8002536 <__aeabi_dsub+0xd2>
 8002534:	e0e9      	b.n	800270a <__aeabi_dsub+0x2a6>
 8002536:	2220      	movs	r2, #32
 8002538:	003c      	movs	r4, r7
 800253a:	1ad2      	subs	r2, r2, r3
 800253c:	409d      	lsls	r5, r3
 800253e:	40d4      	lsrs	r4, r2
 8002540:	409f      	lsls	r7, r3
 8002542:	4325      	orrs	r5, r4
 8002544:	429e      	cmp	r6, r3
 8002546:	dd00      	ble.n	800254a <__aeabi_dsub+0xe6>
 8002548:	e0db      	b.n	8002702 <__aeabi_dsub+0x29e>
 800254a:	1b9e      	subs	r6, r3, r6
 800254c:	1c73      	adds	r3, r6, #1
 800254e:	2b1f      	cmp	r3, #31
 8002550:	dd00      	ble.n	8002554 <__aeabi_dsub+0xf0>
 8002552:	e10a      	b.n	800276a <__aeabi_dsub+0x306>
 8002554:	2220      	movs	r2, #32
 8002556:	0038      	movs	r0, r7
 8002558:	1ad2      	subs	r2, r2, r3
 800255a:	0029      	movs	r1, r5
 800255c:	4097      	lsls	r7, r2
 800255e:	002c      	movs	r4, r5
 8002560:	4091      	lsls	r1, r2
 8002562:	40d8      	lsrs	r0, r3
 8002564:	1e7a      	subs	r2, r7, #1
 8002566:	4197      	sbcs	r7, r2
 8002568:	40dc      	lsrs	r4, r3
 800256a:	2600      	movs	r6, #0
 800256c:	4301      	orrs	r1, r0
 800256e:	430f      	orrs	r7, r1
 8002570:	077b      	lsls	r3, r7, #29
 8002572:	d009      	beq.n	8002588 <__aeabi_dsub+0x124>
 8002574:	230f      	movs	r3, #15
 8002576:	403b      	ands	r3, r7
 8002578:	2b04      	cmp	r3, #4
 800257a:	d005      	beq.n	8002588 <__aeabi_dsub+0x124>
 800257c:	1d3b      	adds	r3, r7, #4
 800257e:	42bb      	cmp	r3, r7
 8002580:	41bf      	sbcs	r7, r7
 8002582:	427f      	negs	r7, r7
 8002584:	19e4      	adds	r4, r4, r7
 8002586:	001f      	movs	r7, r3
 8002588:	0223      	lsls	r3, r4, #8
 800258a:	d525      	bpl.n	80025d8 <__aeabi_dsub+0x174>
 800258c:	4b86      	ldr	r3, [pc, #536]	; (80027a8 <__aeabi_dsub+0x344>)
 800258e:	3601      	adds	r6, #1
 8002590:	429e      	cmp	r6, r3
 8002592:	d100      	bne.n	8002596 <__aeabi_dsub+0x132>
 8002594:	e0af      	b.n	80026f6 <__aeabi_dsub+0x292>
 8002596:	4b85      	ldr	r3, [pc, #532]	; (80027ac <__aeabi_dsub+0x348>)
 8002598:	2501      	movs	r5, #1
 800259a:	401c      	ands	r4, r3
 800259c:	4643      	mov	r3, r8
 800259e:	0762      	lsls	r2, r4, #29
 80025a0:	08ff      	lsrs	r7, r7, #3
 80025a2:	0264      	lsls	r4, r4, #9
 80025a4:	0576      	lsls	r6, r6, #21
 80025a6:	4317      	orrs	r7, r2
 80025a8:	0b24      	lsrs	r4, r4, #12
 80025aa:	0d76      	lsrs	r6, r6, #21
 80025ac:	401d      	ands	r5, r3
 80025ae:	2100      	movs	r1, #0
 80025b0:	0324      	lsls	r4, r4, #12
 80025b2:	0b23      	lsrs	r3, r4, #12
 80025b4:	0d0c      	lsrs	r4, r1, #20
 80025b6:	4a7e      	ldr	r2, [pc, #504]	; (80027b0 <__aeabi_dsub+0x34c>)
 80025b8:	0524      	lsls	r4, r4, #20
 80025ba:	431c      	orrs	r4, r3
 80025bc:	4014      	ands	r4, r2
 80025be:	0533      	lsls	r3, r6, #20
 80025c0:	4323      	orrs	r3, r4
 80025c2:	005b      	lsls	r3, r3, #1
 80025c4:	07ed      	lsls	r5, r5, #31
 80025c6:	085b      	lsrs	r3, r3, #1
 80025c8:	432b      	orrs	r3, r5
 80025ca:	0038      	movs	r0, r7
 80025cc:	0019      	movs	r1, r3
 80025ce:	bc1c      	pop	{r2, r3, r4}
 80025d0:	4690      	mov	r8, r2
 80025d2:	4699      	mov	r9, r3
 80025d4:	46a2      	mov	sl, r4
 80025d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80025d8:	2501      	movs	r5, #1
 80025da:	4643      	mov	r3, r8
 80025dc:	0762      	lsls	r2, r4, #29
 80025de:	08ff      	lsrs	r7, r7, #3
 80025e0:	4317      	orrs	r7, r2
 80025e2:	08e4      	lsrs	r4, r4, #3
 80025e4:	401d      	ands	r5, r3
 80025e6:	4b70      	ldr	r3, [pc, #448]	; (80027a8 <__aeabi_dsub+0x344>)
 80025e8:	429e      	cmp	r6, r3
 80025ea:	d036      	beq.n	800265a <__aeabi_dsub+0x1f6>
 80025ec:	0324      	lsls	r4, r4, #12
 80025ee:	0576      	lsls	r6, r6, #21
 80025f0:	0b24      	lsrs	r4, r4, #12
 80025f2:	0d76      	lsrs	r6, r6, #21
 80025f4:	e7db      	b.n	80025ae <__aeabi_dsub+0x14a>
 80025f6:	4663      	mov	r3, ip
 80025f8:	1af3      	subs	r3, r6, r3
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	dc00      	bgt.n	8002600 <__aeabi_dsub+0x19c>
 80025fe:	e094      	b.n	800272a <__aeabi_dsub+0x2c6>
 8002600:	4660      	mov	r0, ip
 8002602:	2800      	cmp	r0, #0
 8002604:	d035      	beq.n	8002672 <__aeabi_dsub+0x20e>
 8002606:	4868      	ldr	r0, [pc, #416]	; (80027a8 <__aeabi_dsub+0x344>)
 8002608:	4286      	cmp	r6, r0
 800260a:	d0b1      	beq.n	8002570 <__aeabi_dsub+0x10c>
 800260c:	2780      	movs	r7, #128	; 0x80
 800260e:	043f      	lsls	r7, r7, #16
 8002610:	4339      	orrs	r1, r7
 8002612:	2b38      	cmp	r3, #56	; 0x38
 8002614:	dc00      	bgt.n	8002618 <__aeabi_dsub+0x1b4>
 8002616:	e0fd      	b.n	8002814 <__aeabi_dsub+0x3b0>
 8002618:	430a      	orrs	r2, r1
 800261a:	0017      	movs	r7, r2
 800261c:	2100      	movs	r1, #0
 800261e:	1e7a      	subs	r2, r7, #1
 8002620:	4197      	sbcs	r7, r2
 8002622:	4457      	add	r7, sl
 8002624:	4557      	cmp	r7, sl
 8002626:	4180      	sbcs	r0, r0
 8002628:	1909      	adds	r1, r1, r4
 800262a:	4244      	negs	r4, r0
 800262c:	190c      	adds	r4, r1, r4
 800262e:	0223      	lsls	r3, r4, #8
 8002630:	d53a      	bpl.n	80026a8 <__aeabi_dsub+0x244>
 8002632:	4b5d      	ldr	r3, [pc, #372]	; (80027a8 <__aeabi_dsub+0x344>)
 8002634:	3601      	adds	r6, #1
 8002636:	429e      	cmp	r6, r3
 8002638:	d100      	bne.n	800263c <__aeabi_dsub+0x1d8>
 800263a:	e14b      	b.n	80028d4 <__aeabi_dsub+0x470>
 800263c:	2201      	movs	r2, #1
 800263e:	4b5b      	ldr	r3, [pc, #364]	; (80027ac <__aeabi_dsub+0x348>)
 8002640:	401c      	ands	r4, r3
 8002642:	087b      	lsrs	r3, r7, #1
 8002644:	4017      	ands	r7, r2
 8002646:	431f      	orrs	r7, r3
 8002648:	07e2      	lsls	r2, r4, #31
 800264a:	4317      	orrs	r7, r2
 800264c:	0864      	lsrs	r4, r4, #1
 800264e:	e78f      	b.n	8002570 <__aeabi_dsub+0x10c>
 8002650:	0008      	movs	r0, r1
 8002652:	4310      	orrs	r0, r2
 8002654:	d000      	beq.n	8002658 <__aeabi_dsub+0x1f4>
 8002656:	e724      	b.n	80024a2 <__aeabi_dsub+0x3e>
 8002658:	e721      	b.n	800249e <__aeabi_dsub+0x3a>
 800265a:	0023      	movs	r3, r4
 800265c:	433b      	orrs	r3, r7
 800265e:	d100      	bne.n	8002662 <__aeabi_dsub+0x1fe>
 8002660:	e1b9      	b.n	80029d6 <__aeabi_dsub+0x572>
 8002662:	2280      	movs	r2, #128	; 0x80
 8002664:	0312      	lsls	r2, r2, #12
 8002666:	4314      	orrs	r4, r2
 8002668:	0324      	lsls	r4, r4, #12
 800266a:	0b24      	lsrs	r4, r4, #12
 800266c:	e79f      	b.n	80025ae <__aeabi_dsub+0x14a>
 800266e:	002e      	movs	r6, r5
 8002670:	e77e      	b.n	8002570 <__aeabi_dsub+0x10c>
 8002672:	0008      	movs	r0, r1
 8002674:	4310      	orrs	r0, r2
 8002676:	d100      	bne.n	800267a <__aeabi_dsub+0x216>
 8002678:	e0ca      	b.n	8002810 <__aeabi_dsub+0x3ac>
 800267a:	1e58      	subs	r0, r3, #1
 800267c:	4684      	mov	ip, r0
 800267e:	2800      	cmp	r0, #0
 8002680:	d000      	beq.n	8002684 <__aeabi_dsub+0x220>
 8002682:	e0e7      	b.n	8002854 <__aeabi_dsub+0x3f0>
 8002684:	4452      	add	r2, sl
 8002686:	4552      	cmp	r2, sl
 8002688:	4180      	sbcs	r0, r0
 800268a:	1864      	adds	r4, r4, r1
 800268c:	4240      	negs	r0, r0
 800268e:	1824      	adds	r4, r4, r0
 8002690:	0017      	movs	r7, r2
 8002692:	2601      	movs	r6, #1
 8002694:	0223      	lsls	r3, r4, #8
 8002696:	d507      	bpl.n	80026a8 <__aeabi_dsub+0x244>
 8002698:	2602      	movs	r6, #2
 800269a:	e7cf      	b.n	800263c <__aeabi_dsub+0x1d8>
 800269c:	4664      	mov	r4, ip
 800269e:	432c      	orrs	r4, r5
 80026a0:	d100      	bne.n	80026a4 <__aeabi_dsub+0x240>
 80026a2:	e1b3      	b.n	8002a0c <__aeabi_dsub+0x5a8>
 80026a4:	002c      	movs	r4, r5
 80026a6:	4667      	mov	r7, ip
 80026a8:	077b      	lsls	r3, r7, #29
 80026aa:	d000      	beq.n	80026ae <__aeabi_dsub+0x24a>
 80026ac:	e762      	b.n	8002574 <__aeabi_dsub+0x110>
 80026ae:	0763      	lsls	r3, r4, #29
 80026b0:	08ff      	lsrs	r7, r7, #3
 80026b2:	431f      	orrs	r7, r3
 80026b4:	2501      	movs	r5, #1
 80026b6:	4643      	mov	r3, r8
 80026b8:	08e4      	lsrs	r4, r4, #3
 80026ba:	401d      	ands	r5, r3
 80026bc:	e793      	b.n	80025e6 <__aeabi_dsub+0x182>
 80026be:	2d00      	cmp	r5, #0
 80026c0:	d178      	bne.n	80027b4 <__aeabi_dsub+0x350>
 80026c2:	1c75      	adds	r5, r6, #1
 80026c4:	056d      	lsls	r5, r5, #21
 80026c6:	0d6d      	lsrs	r5, r5, #21
 80026c8:	2d01      	cmp	r5, #1
 80026ca:	dc00      	bgt.n	80026ce <__aeabi_dsub+0x26a>
 80026cc:	e0f2      	b.n	80028b4 <__aeabi_dsub+0x450>
 80026ce:	4650      	mov	r0, sl
 80026d0:	1a80      	subs	r0, r0, r2
 80026d2:	4582      	cmp	sl, r0
 80026d4:	41bf      	sbcs	r7, r7
 80026d6:	1a65      	subs	r5, r4, r1
 80026d8:	427f      	negs	r7, r7
 80026da:	1bed      	subs	r5, r5, r7
 80026dc:	4684      	mov	ip, r0
 80026de:	0228      	lsls	r0, r5, #8
 80026e0:	d400      	bmi.n	80026e4 <__aeabi_dsub+0x280>
 80026e2:	e08c      	b.n	80027fe <__aeabi_dsub+0x39a>
 80026e4:	4650      	mov	r0, sl
 80026e6:	1a17      	subs	r7, r2, r0
 80026e8:	42ba      	cmp	r2, r7
 80026ea:	4192      	sbcs	r2, r2
 80026ec:	1b0c      	subs	r4, r1, r4
 80026ee:	4255      	negs	r5, r2
 80026f0:	1b65      	subs	r5, r4, r5
 80026f2:	4698      	mov	r8, r3
 80026f4:	e714      	b.n	8002520 <__aeabi_dsub+0xbc>
 80026f6:	2501      	movs	r5, #1
 80026f8:	4643      	mov	r3, r8
 80026fa:	2400      	movs	r4, #0
 80026fc:	401d      	ands	r5, r3
 80026fe:	2700      	movs	r7, #0
 8002700:	e755      	b.n	80025ae <__aeabi_dsub+0x14a>
 8002702:	4c2a      	ldr	r4, [pc, #168]	; (80027ac <__aeabi_dsub+0x348>)
 8002704:	1af6      	subs	r6, r6, r3
 8002706:	402c      	ands	r4, r5
 8002708:	e732      	b.n	8002570 <__aeabi_dsub+0x10c>
 800270a:	003d      	movs	r5, r7
 800270c:	3828      	subs	r0, #40	; 0x28
 800270e:	4085      	lsls	r5, r0
 8002710:	2700      	movs	r7, #0
 8002712:	e717      	b.n	8002544 <__aeabi_dsub+0xe0>
 8002714:	0038      	movs	r0, r7
 8002716:	f000 fb2d 	bl	8002d74 <__clzsi2>
 800271a:	3020      	adds	r0, #32
 800271c:	e706      	b.n	800252c <__aeabi_dsub+0xc8>
 800271e:	430a      	orrs	r2, r1
 8002720:	0017      	movs	r7, r2
 8002722:	2100      	movs	r1, #0
 8002724:	1e7a      	subs	r2, r7, #1
 8002726:	4197      	sbcs	r7, r2
 8002728:	e6ee      	b.n	8002508 <__aeabi_dsub+0xa4>
 800272a:	2b00      	cmp	r3, #0
 800272c:	d000      	beq.n	8002730 <__aeabi_dsub+0x2cc>
 800272e:	e0e5      	b.n	80028fc <__aeabi_dsub+0x498>
 8002730:	1c73      	adds	r3, r6, #1
 8002732:	469c      	mov	ip, r3
 8002734:	055b      	lsls	r3, r3, #21
 8002736:	0d5b      	lsrs	r3, r3, #21
 8002738:	2b01      	cmp	r3, #1
 800273a:	dc00      	bgt.n	800273e <__aeabi_dsub+0x2da>
 800273c:	e09f      	b.n	800287e <__aeabi_dsub+0x41a>
 800273e:	4b1a      	ldr	r3, [pc, #104]	; (80027a8 <__aeabi_dsub+0x344>)
 8002740:	459c      	cmp	ip, r3
 8002742:	d100      	bne.n	8002746 <__aeabi_dsub+0x2e2>
 8002744:	e0c5      	b.n	80028d2 <__aeabi_dsub+0x46e>
 8002746:	4452      	add	r2, sl
 8002748:	4552      	cmp	r2, sl
 800274a:	4180      	sbcs	r0, r0
 800274c:	1864      	adds	r4, r4, r1
 800274e:	4240      	negs	r0, r0
 8002750:	1824      	adds	r4, r4, r0
 8002752:	07e7      	lsls	r7, r4, #31
 8002754:	0852      	lsrs	r2, r2, #1
 8002756:	4317      	orrs	r7, r2
 8002758:	0864      	lsrs	r4, r4, #1
 800275a:	4666      	mov	r6, ip
 800275c:	e708      	b.n	8002570 <__aeabi_dsub+0x10c>
 800275e:	4812      	ldr	r0, [pc, #72]	; (80027a8 <__aeabi_dsub+0x344>)
 8002760:	4285      	cmp	r5, r0
 8002762:	d100      	bne.n	8002766 <__aeabi_dsub+0x302>
 8002764:	e085      	b.n	8002872 <__aeabi_dsub+0x40e>
 8002766:	001d      	movs	r5, r3
 8002768:	e6bc      	b.n	80024e4 <__aeabi_dsub+0x80>
 800276a:	0029      	movs	r1, r5
 800276c:	3e1f      	subs	r6, #31
 800276e:	40f1      	lsrs	r1, r6
 8002770:	2b20      	cmp	r3, #32
 8002772:	d100      	bne.n	8002776 <__aeabi_dsub+0x312>
 8002774:	e07f      	b.n	8002876 <__aeabi_dsub+0x412>
 8002776:	2240      	movs	r2, #64	; 0x40
 8002778:	1ad3      	subs	r3, r2, r3
 800277a:	409d      	lsls	r5, r3
 800277c:	432f      	orrs	r7, r5
 800277e:	1e7d      	subs	r5, r7, #1
 8002780:	41af      	sbcs	r7, r5
 8002782:	2400      	movs	r4, #0
 8002784:	430f      	orrs	r7, r1
 8002786:	2600      	movs	r6, #0
 8002788:	e78e      	b.n	80026a8 <__aeabi_dsub+0x244>
 800278a:	002b      	movs	r3, r5
 800278c:	000f      	movs	r7, r1
 800278e:	3b20      	subs	r3, #32
 8002790:	40df      	lsrs	r7, r3
 8002792:	2d20      	cmp	r5, #32
 8002794:	d071      	beq.n	800287a <__aeabi_dsub+0x416>
 8002796:	2340      	movs	r3, #64	; 0x40
 8002798:	1b5d      	subs	r5, r3, r5
 800279a:	40a9      	lsls	r1, r5
 800279c:	430a      	orrs	r2, r1
 800279e:	1e51      	subs	r1, r2, #1
 80027a0:	418a      	sbcs	r2, r1
 80027a2:	2100      	movs	r1, #0
 80027a4:	4317      	orrs	r7, r2
 80027a6:	e6af      	b.n	8002508 <__aeabi_dsub+0xa4>
 80027a8:	000007ff 	.word	0x000007ff
 80027ac:	ff7fffff 	.word	0xff7fffff
 80027b0:	800fffff 	.word	0x800fffff
 80027b4:	2e00      	cmp	r6, #0
 80027b6:	d03e      	beq.n	8002836 <__aeabi_dsub+0x3d2>
 80027b8:	4eb3      	ldr	r6, [pc, #716]	; (8002a88 <__aeabi_dsub+0x624>)
 80027ba:	45b4      	cmp	ip, r6
 80027bc:	d045      	beq.n	800284a <__aeabi_dsub+0x3e6>
 80027be:	2680      	movs	r6, #128	; 0x80
 80027c0:	0436      	lsls	r6, r6, #16
 80027c2:	426d      	negs	r5, r5
 80027c4:	4334      	orrs	r4, r6
 80027c6:	2d38      	cmp	r5, #56	; 0x38
 80027c8:	dd00      	ble.n	80027cc <__aeabi_dsub+0x368>
 80027ca:	e0a8      	b.n	800291e <__aeabi_dsub+0x4ba>
 80027cc:	2d1f      	cmp	r5, #31
 80027ce:	dd00      	ble.n	80027d2 <__aeabi_dsub+0x36e>
 80027d0:	e11f      	b.n	8002a12 <__aeabi_dsub+0x5ae>
 80027d2:	2620      	movs	r6, #32
 80027d4:	0027      	movs	r7, r4
 80027d6:	4650      	mov	r0, sl
 80027d8:	1b76      	subs	r6, r6, r5
 80027da:	40b7      	lsls	r7, r6
 80027dc:	40e8      	lsrs	r0, r5
 80027de:	4307      	orrs	r7, r0
 80027e0:	4650      	mov	r0, sl
 80027e2:	40b0      	lsls	r0, r6
 80027e4:	1e46      	subs	r6, r0, #1
 80027e6:	41b0      	sbcs	r0, r6
 80027e8:	40ec      	lsrs	r4, r5
 80027ea:	4338      	orrs	r0, r7
 80027ec:	1a17      	subs	r7, r2, r0
 80027ee:	42ba      	cmp	r2, r7
 80027f0:	4192      	sbcs	r2, r2
 80027f2:	1b0c      	subs	r4, r1, r4
 80027f4:	4252      	negs	r2, r2
 80027f6:	1aa4      	subs	r4, r4, r2
 80027f8:	4666      	mov	r6, ip
 80027fa:	4698      	mov	r8, r3
 80027fc:	e68b      	b.n	8002516 <__aeabi_dsub+0xb2>
 80027fe:	4664      	mov	r4, ip
 8002800:	4667      	mov	r7, ip
 8002802:	432c      	orrs	r4, r5
 8002804:	d000      	beq.n	8002808 <__aeabi_dsub+0x3a4>
 8002806:	e68b      	b.n	8002520 <__aeabi_dsub+0xbc>
 8002808:	2500      	movs	r5, #0
 800280a:	2600      	movs	r6, #0
 800280c:	2700      	movs	r7, #0
 800280e:	e6ea      	b.n	80025e6 <__aeabi_dsub+0x182>
 8002810:	001e      	movs	r6, r3
 8002812:	e6ad      	b.n	8002570 <__aeabi_dsub+0x10c>
 8002814:	2b1f      	cmp	r3, #31
 8002816:	dc60      	bgt.n	80028da <__aeabi_dsub+0x476>
 8002818:	2720      	movs	r7, #32
 800281a:	1af8      	subs	r0, r7, r3
 800281c:	000f      	movs	r7, r1
 800281e:	4684      	mov	ip, r0
 8002820:	4087      	lsls	r7, r0
 8002822:	0010      	movs	r0, r2
 8002824:	40d8      	lsrs	r0, r3
 8002826:	4307      	orrs	r7, r0
 8002828:	4660      	mov	r0, ip
 800282a:	4082      	lsls	r2, r0
 800282c:	1e50      	subs	r0, r2, #1
 800282e:	4182      	sbcs	r2, r0
 8002830:	40d9      	lsrs	r1, r3
 8002832:	4317      	orrs	r7, r2
 8002834:	e6f5      	b.n	8002622 <__aeabi_dsub+0x1be>
 8002836:	0026      	movs	r6, r4
 8002838:	4650      	mov	r0, sl
 800283a:	4306      	orrs	r6, r0
 800283c:	d005      	beq.n	800284a <__aeabi_dsub+0x3e6>
 800283e:	43ed      	mvns	r5, r5
 8002840:	2d00      	cmp	r5, #0
 8002842:	d0d3      	beq.n	80027ec <__aeabi_dsub+0x388>
 8002844:	4e90      	ldr	r6, [pc, #576]	; (8002a88 <__aeabi_dsub+0x624>)
 8002846:	45b4      	cmp	ip, r6
 8002848:	d1bd      	bne.n	80027c6 <__aeabi_dsub+0x362>
 800284a:	000c      	movs	r4, r1
 800284c:	0017      	movs	r7, r2
 800284e:	4666      	mov	r6, ip
 8002850:	4698      	mov	r8, r3
 8002852:	e68d      	b.n	8002570 <__aeabi_dsub+0x10c>
 8002854:	488c      	ldr	r0, [pc, #560]	; (8002a88 <__aeabi_dsub+0x624>)
 8002856:	4283      	cmp	r3, r0
 8002858:	d00b      	beq.n	8002872 <__aeabi_dsub+0x40e>
 800285a:	4663      	mov	r3, ip
 800285c:	e6d9      	b.n	8002612 <__aeabi_dsub+0x1ae>
 800285e:	2d00      	cmp	r5, #0
 8002860:	d000      	beq.n	8002864 <__aeabi_dsub+0x400>
 8002862:	e096      	b.n	8002992 <__aeabi_dsub+0x52e>
 8002864:	0008      	movs	r0, r1
 8002866:	4310      	orrs	r0, r2
 8002868:	d100      	bne.n	800286c <__aeabi_dsub+0x408>
 800286a:	e0e2      	b.n	8002a32 <__aeabi_dsub+0x5ce>
 800286c:	000c      	movs	r4, r1
 800286e:	0017      	movs	r7, r2
 8002870:	4698      	mov	r8, r3
 8002872:	4e85      	ldr	r6, [pc, #532]	; (8002a88 <__aeabi_dsub+0x624>)
 8002874:	e67c      	b.n	8002570 <__aeabi_dsub+0x10c>
 8002876:	2500      	movs	r5, #0
 8002878:	e780      	b.n	800277c <__aeabi_dsub+0x318>
 800287a:	2100      	movs	r1, #0
 800287c:	e78e      	b.n	800279c <__aeabi_dsub+0x338>
 800287e:	0023      	movs	r3, r4
 8002880:	4650      	mov	r0, sl
 8002882:	4303      	orrs	r3, r0
 8002884:	2e00      	cmp	r6, #0
 8002886:	d000      	beq.n	800288a <__aeabi_dsub+0x426>
 8002888:	e0a8      	b.n	80029dc <__aeabi_dsub+0x578>
 800288a:	2b00      	cmp	r3, #0
 800288c:	d100      	bne.n	8002890 <__aeabi_dsub+0x42c>
 800288e:	e0de      	b.n	8002a4e <__aeabi_dsub+0x5ea>
 8002890:	000b      	movs	r3, r1
 8002892:	4313      	orrs	r3, r2
 8002894:	d100      	bne.n	8002898 <__aeabi_dsub+0x434>
 8002896:	e66b      	b.n	8002570 <__aeabi_dsub+0x10c>
 8002898:	4452      	add	r2, sl
 800289a:	4552      	cmp	r2, sl
 800289c:	4180      	sbcs	r0, r0
 800289e:	1864      	adds	r4, r4, r1
 80028a0:	4240      	negs	r0, r0
 80028a2:	1824      	adds	r4, r4, r0
 80028a4:	0017      	movs	r7, r2
 80028a6:	0223      	lsls	r3, r4, #8
 80028a8:	d400      	bmi.n	80028ac <__aeabi_dsub+0x448>
 80028aa:	e6fd      	b.n	80026a8 <__aeabi_dsub+0x244>
 80028ac:	4b77      	ldr	r3, [pc, #476]	; (8002a8c <__aeabi_dsub+0x628>)
 80028ae:	4666      	mov	r6, ip
 80028b0:	401c      	ands	r4, r3
 80028b2:	e65d      	b.n	8002570 <__aeabi_dsub+0x10c>
 80028b4:	0025      	movs	r5, r4
 80028b6:	4650      	mov	r0, sl
 80028b8:	4305      	orrs	r5, r0
 80028ba:	2e00      	cmp	r6, #0
 80028bc:	d1cf      	bne.n	800285e <__aeabi_dsub+0x3fa>
 80028be:	2d00      	cmp	r5, #0
 80028c0:	d14f      	bne.n	8002962 <__aeabi_dsub+0x4fe>
 80028c2:	000c      	movs	r4, r1
 80028c4:	4314      	orrs	r4, r2
 80028c6:	d100      	bne.n	80028ca <__aeabi_dsub+0x466>
 80028c8:	e0a0      	b.n	8002a0c <__aeabi_dsub+0x5a8>
 80028ca:	000c      	movs	r4, r1
 80028cc:	0017      	movs	r7, r2
 80028ce:	4698      	mov	r8, r3
 80028d0:	e64e      	b.n	8002570 <__aeabi_dsub+0x10c>
 80028d2:	4666      	mov	r6, ip
 80028d4:	2400      	movs	r4, #0
 80028d6:	2700      	movs	r7, #0
 80028d8:	e685      	b.n	80025e6 <__aeabi_dsub+0x182>
 80028da:	001f      	movs	r7, r3
 80028dc:	0008      	movs	r0, r1
 80028de:	3f20      	subs	r7, #32
 80028e0:	40f8      	lsrs	r0, r7
 80028e2:	0007      	movs	r7, r0
 80028e4:	2b20      	cmp	r3, #32
 80028e6:	d100      	bne.n	80028ea <__aeabi_dsub+0x486>
 80028e8:	e08e      	b.n	8002a08 <__aeabi_dsub+0x5a4>
 80028ea:	2040      	movs	r0, #64	; 0x40
 80028ec:	1ac3      	subs	r3, r0, r3
 80028ee:	4099      	lsls	r1, r3
 80028f0:	430a      	orrs	r2, r1
 80028f2:	1e51      	subs	r1, r2, #1
 80028f4:	418a      	sbcs	r2, r1
 80028f6:	2100      	movs	r1, #0
 80028f8:	4317      	orrs	r7, r2
 80028fa:	e692      	b.n	8002622 <__aeabi_dsub+0x1be>
 80028fc:	2e00      	cmp	r6, #0
 80028fe:	d114      	bne.n	800292a <__aeabi_dsub+0x4c6>
 8002900:	0026      	movs	r6, r4
 8002902:	4650      	mov	r0, sl
 8002904:	4306      	orrs	r6, r0
 8002906:	d062      	beq.n	80029ce <__aeabi_dsub+0x56a>
 8002908:	43db      	mvns	r3, r3
 800290a:	2b00      	cmp	r3, #0
 800290c:	d15c      	bne.n	80029c8 <__aeabi_dsub+0x564>
 800290e:	1887      	adds	r7, r0, r2
 8002910:	4297      	cmp	r7, r2
 8002912:	4192      	sbcs	r2, r2
 8002914:	1864      	adds	r4, r4, r1
 8002916:	4252      	negs	r2, r2
 8002918:	18a4      	adds	r4, r4, r2
 800291a:	4666      	mov	r6, ip
 800291c:	e687      	b.n	800262e <__aeabi_dsub+0x1ca>
 800291e:	4650      	mov	r0, sl
 8002920:	4320      	orrs	r0, r4
 8002922:	1e44      	subs	r4, r0, #1
 8002924:	41a0      	sbcs	r0, r4
 8002926:	2400      	movs	r4, #0
 8002928:	e760      	b.n	80027ec <__aeabi_dsub+0x388>
 800292a:	4e57      	ldr	r6, [pc, #348]	; (8002a88 <__aeabi_dsub+0x624>)
 800292c:	45b4      	cmp	ip, r6
 800292e:	d04e      	beq.n	80029ce <__aeabi_dsub+0x56a>
 8002930:	2680      	movs	r6, #128	; 0x80
 8002932:	0436      	lsls	r6, r6, #16
 8002934:	425b      	negs	r3, r3
 8002936:	4334      	orrs	r4, r6
 8002938:	2b38      	cmp	r3, #56	; 0x38
 800293a:	dd00      	ble.n	800293e <__aeabi_dsub+0x4da>
 800293c:	e07f      	b.n	8002a3e <__aeabi_dsub+0x5da>
 800293e:	2b1f      	cmp	r3, #31
 8002940:	dd00      	ble.n	8002944 <__aeabi_dsub+0x4e0>
 8002942:	e08b      	b.n	8002a5c <__aeabi_dsub+0x5f8>
 8002944:	2620      	movs	r6, #32
 8002946:	0027      	movs	r7, r4
 8002948:	4650      	mov	r0, sl
 800294a:	1af6      	subs	r6, r6, r3
 800294c:	40b7      	lsls	r7, r6
 800294e:	40d8      	lsrs	r0, r3
 8002950:	4307      	orrs	r7, r0
 8002952:	4650      	mov	r0, sl
 8002954:	40b0      	lsls	r0, r6
 8002956:	1e46      	subs	r6, r0, #1
 8002958:	41b0      	sbcs	r0, r6
 800295a:	4307      	orrs	r7, r0
 800295c:	40dc      	lsrs	r4, r3
 800295e:	18bf      	adds	r7, r7, r2
 8002960:	e7d6      	b.n	8002910 <__aeabi_dsub+0x4ac>
 8002962:	000d      	movs	r5, r1
 8002964:	4315      	orrs	r5, r2
 8002966:	d100      	bne.n	800296a <__aeabi_dsub+0x506>
 8002968:	e602      	b.n	8002570 <__aeabi_dsub+0x10c>
 800296a:	4650      	mov	r0, sl
 800296c:	1a80      	subs	r0, r0, r2
 800296e:	4582      	cmp	sl, r0
 8002970:	41bf      	sbcs	r7, r7
 8002972:	1a65      	subs	r5, r4, r1
 8002974:	427f      	negs	r7, r7
 8002976:	1bed      	subs	r5, r5, r7
 8002978:	4684      	mov	ip, r0
 800297a:	0228      	lsls	r0, r5, #8
 800297c:	d400      	bmi.n	8002980 <__aeabi_dsub+0x51c>
 800297e:	e68d      	b.n	800269c <__aeabi_dsub+0x238>
 8002980:	4650      	mov	r0, sl
 8002982:	1a17      	subs	r7, r2, r0
 8002984:	42ba      	cmp	r2, r7
 8002986:	4192      	sbcs	r2, r2
 8002988:	1b0c      	subs	r4, r1, r4
 800298a:	4252      	negs	r2, r2
 800298c:	1aa4      	subs	r4, r4, r2
 800298e:	4698      	mov	r8, r3
 8002990:	e5ee      	b.n	8002570 <__aeabi_dsub+0x10c>
 8002992:	000d      	movs	r5, r1
 8002994:	4315      	orrs	r5, r2
 8002996:	d100      	bne.n	800299a <__aeabi_dsub+0x536>
 8002998:	e76b      	b.n	8002872 <__aeabi_dsub+0x40e>
 800299a:	4650      	mov	r0, sl
 800299c:	0767      	lsls	r7, r4, #29
 800299e:	08c0      	lsrs	r0, r0, #3
 80029a0:	4307      	orrs	r7, r0
 80029a2:	2080      	movs	r0, #128	; 0x80
 80029a4:	08e4      	lsrs	r4, r4, #3
 80029a6:	0300      	lsls	r0, r0, #12
 80029a8:	4204      	tst	r4, r0
 80029aa:	d007      	beq.n	80029bc <__aeabi_dsub+0x558>
 80029ac:	08cd      	lsrs	r5, r1, #3
 80029ae:	4205      	tst	r5, r0
 80029b0:	d104      	bne.n	80029bc <__aeabi_dsub+0x558>
 80029b2:	002c      	movs	r4, r5
 80029b4:	4698      	mov	r8, r3
 80029b6:	08d7      	lsrs	r7, r2, #3
 80029b8:	0749      	lsls	r1, r1, #29
 80029ba:	430f      	orrs	r7, r1
 80029bc:	0f7b      	lsrs	r3, r7, #29
 80029be:	00e4      	lsls	r4, r4, #3
 80029c0:	431c      	orrs	r4, r3
 80029c2:	00ff      	lsls	r7, r7, #3
 80029c4:	4e30      	ldr	r6, [pc, #192]	; (8002a88 <__aeabi_dsub+0x624>)
 80029c6:	e5d3      	b.n	8002570 <__aeabi_dsub+0x10c>
 80029c8:	4e2f      	ldr	r6, [pc, #188]	; (8002a88 <__aeabi_dsub+0x624>)
 80029ca:	45b4      	cmp	ip, r6
 80029cc:	d1b4      	bne.n	8002938 <__aeabi_dsub+0x4d4>
 80029ce:	000c      	movs	r4, r1
 80029d0:	0017      	movs	r7, r2
 80029d2:	4666      	mov	r6, ip
 80029d4:	e5cc      	b.n	8002570 <__aeabi_dsub+0x10c>
 80029d6:	2700      	movs	r7, #0
 80029d8:	2400      	movs	r4, #0
 80029da:	e5e8      	b.n	80025ae <__aeabi_dsub+0x14a>
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d039      	beq.n	8002a54 <__aeabi_dsub+0x5f0>
 80029e0:	000b      	movs	r3, r1
 80029e2:	4313      	orrs	r3, r2
 80029e4:	d100      	bne.n	80029e8 <__aeabi_dsub+0x584>
 80029e6:	e744      	b.n	8002872 <__aeabi_dsub+0x40e>
 80029e8:	08c0      	lsrs	r0, r0, #3
 80029ea:	0767      	lsls	r7, r4, #29
 80029ec:	4307      	orrs	r7, r0
 80029ee:	2080      	movs	r0, #128	; 0x80
 80029f0:	08e4      	lsrs	r4, r4, #3
 80029f2:	0300      	lsls	r0, r0, #12
 80029f4:	4204      	tst	r4, r0
 80029f6:	d0e1      	beq.n	80029bc <__aeabi_dsub+0x558>
 80029f8:	08cb      	lsrs	r3, r1, #3
 80029fa:	4203      	tst	r3, r0
 80029fc:	d1de      	bne.n	80029bc <__aeabi_dsub+0x558>
 80029fe:	08d7      	lsrs	r7, r2, #3
 8002a00:	0749      	lsls	r1, r1, #29
 8002a02:	430f      	orrs	r7, r1
 8002a04:	001c      	movs	r4, r3
 8002a06:	e7d9      	b.n	80029bc <__aeabi_dsub+0x558>
 8002a08:	2100      	movs	r1, #0
 8002a0a:	e771      	b.n	80028f0 <__aeabi_dsub+0x48c>
 8002a0c:	2500      	movs	r5, #0
 8002a0e:	2700      	movs	r7, #0
 8002a10:	e5e9      	b.n	80025e6 <__aeabi_dsub+0x182>
 8002a12:	002e      	movs	r6, r5
 8002a14:	0027      	movs	r7, r4
 8002a16:	3e20      	subs	r6, #32
 8002a18:	40f7      	lsrs	r7, r6
 8002a1a:	2d20      	cmp	r5, #32
 8002a1c:	d02f      	beq.n	8002a7e <__aeabi_dsub+0x61a>
 8002a1e:	2640      	movs	r6, #64	; 0x40
 8002a20:	1b75      	subs	r5, r6, r5
 8002a22:	40ac      	lsls	r4, r5
 8002a24:	4650      	mov	r0, sl
 8002a26:	4320      	orrs	r0, r4
 8002a28:	1e44      	subs	r4, r0, #1
 8002a2a:	41a0      	sbcs	r0, r4
 8002a2c:	2400      	movs	r4, #0
 8002a2e:	4338      	orrs	r0, r7
 8002a30:	e6dc      	b.n	80027ec <__aeabi_dsub+0x388>
 8002a32:	2480      	movs	r4, #128	; 0x80
 8002a34:	2500      	movs	r5, #0
 8002a36:	0324      	lsls	r4, r4, #12
 8002a38:	4e13      	ldr	r6, [pc, #76]	; (8002a88 <__aeabi_dsub+0x624>)
 8002a3a:	2700      	movs	r7, #0
 8002a3c:	e5d3      	b.n	80025e6 <__aeabi_dsub+0x182>
 8002a3e:	4650      	mov	r0, sl
 8002a40:	4320      	orrs	r0, r4
 8002a42:	0007      	movs	r7, r0
 8002a44:	1e78      	subs	r0, r7, #1
 8002a46:	4187      	sbcs	r7, r0
 8002a48:	2400      	movs	r4, #0
 8002a4a:	18bf      	adds	r7, r7, r2
 8002a4c:	e760      	b.n	8002910 <__aeabi_dsub+0x4ac>
 8002a4e:	000c      	movs	r4, r1
 8002a50:	0017      	movs	r7, r2
 8002a52:	e58d      	b.n	8002570 <__aeabi_dsub+0x10c>
 8002a54:	000c      	movs	r4, r1
 8002a56:	0017      	movs	r7, r2
 8002a58:	4e0b      	ldr	r6, [pc, #44]	; (8002a88 <__aeabi_dsub+0x624>)
 8002a5a:	e589      	b.n	8002570 <__aeabi_dsub+0x10c>
 8002a5c:	001e      	movs	r6, r3
 8002a5e:	0027      	movs	r7, r4
 8002a60:	3e20      	subs	r6, #32
 8002a62:	40f7      	lsrs	r7, r6
 8002a64:	2b20      	cmp	r3, #32
 8002a66:	d00c      	beq.n	8002a82 <__aeabi_dsub+0x61e>
 8002a68:	2640      	movs	r6, #64	; 0x40
 8002a6a:	1af3      	subs	r3, r6, r3
 8002a6c:	409c      	lsls	r4, r3
 8002a6e:	4650      	mov	r0, sl
 8002a70:	4320      	orrs	r0, r4
 8002a72:	1e44      	subs	r4, r0, #1
 8002a74:	41a0      	sbcs	r0, r4
 8002a76:	4307      	orrs	r7, r0
 8002a78:	2400      	movs	r4, #0
 8002a7a:	18bf      	adds	r7, r7, r2
 8002a7c:	e748      	b.n	8002910 <__aeabi_dsub+0x4ac>
 8002a7e:	2400      	movs	r4, #0
 8002a80:	e7d0      	b.n	8002a24 <__aeabi_dsub+0x5c0>
 8002a82:	2400      	movs	r4, #0
 8002a84:	e7f3      	b.n	8002a6e <__aeabi_dsub+0x60a>
 8002a86:	46c0      	nop			; (mov r8, r8)
 8002a88:	000007ff 	.word	0x000007ff
 8002a8c:	ff7fffff 	.word	0xff7fffff

08002a90 <__aeabi_dcmpun>:
 8002a90:	b570      	push	{r4, r5, r6, lr}
 8002a92:	4e0e      	ldr	r6, [pc, #56]	; (8002acc <__aeabi_dcmpun+0x3c>)
 8002a94:	030d      	lsls	r5, r1, #12
 8002a96:	031c      	lsls	r4, r3, #12
 8002a98:	0049      	lsls	r1, r1, #1
 8002a9a:	005b      	lsls	r3, r3, #1
 8002a9c:	0b2d      	lsrs	r5, r5, #12
 8002a9e:	0d49      	lsrs	r1, r1, #21
 8002aa0:	0b24      	lsrs	r4, r4, #12
 8002aa2:	0d5b      	lsrs	r3, r3, #21
 8002aa4:	42b1      	cmp	r1, r6
 8002aa6:	d004      	beq.n	8002ab2 <__aeabi_dcmpun+0x22>
 8002aa8:	4908      	ldr	r1, [pc, #32]	; (8002acc <__aeabi_dcmpun+0x3c>)
 8002aaa:	2000      	movs	r0, #0
 8002aac:	428b      	cmp	r3, r1
 8002aae:	d008      	beq.n	8002ac2 <__aeabi_dcmpun+0x32>
 8002ab0:	bd70      	pop	{r4, r5, r6, pc}
 8002ab2:	4305      	orrs	r5, r0
 8002ab4:	2001      	movs	r0, #1
 8002ab6:	2d00      	cmp	r5, #0
 8002ab8:	d1fa      	bne.n	8002ab0 <__aeabi_dcmpun+0x20>
 8002aba:	4904      	ldr	r1, [pc, #16]	; (8002acc <__aeabi_dcmpun+0x3c>)
 8002abc:	2000      	movs	r0, #0
 8002abe:	428b      	cmp	r3, r1
 8002ac0:	d1f6      	bne.n	8002ab0 <__aeabi_dcmpun+0x20>
 8002ac2:	4314      	orrs	r4, r2
 8002ac4:	0020      	movs	r0, r4
 8002ac6:	1e44      	subs	r4, r0, #1
 8002ac8:	41a0      	sbcs	r0, r4
 8002aca:	e7f1      	b.n	8002ab0 <__aeabi_dcmpun+0x20>
 8002acc:	000007ff 	.word	0x000007ff

08002ad0 <__aeabi_d2iz>:
 8002ad0:	b530      	push	{r4, r5, lr}
 8002ad2:	4d13      	ldr	r5, [pc, #76]	; (8002b20 <__aeabi_d2iz+0x50>)
 8002ad4:	030a      	lsls	r2, r1, #12
 8002ad6:	004b      	lsls	r3, r1, #1
 8002ad8:	0b12      	lsrs	r2, r2, #12
 8002ada:	0d5b      	lsrs	r3, r3, #21
 8002adc:	0fc9      	lsrs	r1, r1, #31
 8002ade:	2400      	movs	r4, #0
 8002ae0:	42ab      	cmp	r3, r5
 8002ae2:	dd10      	ble.n	8002b06 <__aeabi_d2iz+0x36>
 8002ae4:	4c0f      	ldr	r4, [pc, #60]	; (8002b24 <__aeabi_d2iz+0x54>)
 8002ae6:	42a3      	cmp	r3, r4
 8002ae8:	dc0f      	bgt.n	8002b0a <__aeabi_d2iz+0x3a>
 8002aea:	2480      	movs	r4, #128	; 0x80
 8002aec:	4d0e      	ldr	r5, [pc, #56]	; (8002b28 <__aeabi_d2iz+0x58>)
 8002aee:	0364      	lsls	r4, r4, #13
 8002af0:	4322      	orrs	r2, r4
 8002af2:	1aed      	subs	r5, r5, r3
 8002af4:	2d1f      	cmp	r5, #31
 8002af6:	dd0b      	ble.n	8002b10 <__aeabi_d2iz+0x40>
 8002af8:	480c      	ldr	r0, [pc, #48]	; (8002b2c <__aeabi_d2iz+0x5c>)
 8002afa:	1ac3      	subs	r3, r0, r3
 8002afc:	40da      	lsrs	r2, r3
 8002afe:	4254      	negs	r4, r2
 8002b00:	2900      	cmp	r1, #0
 8002b02:	d100      	bne.n	8002b06 <__aeabi_d2iz+0x36>
 8002b04:	0014      	movs	r4, r2
 8002b06:	0020      	movs	r0, r4
 8002b08:	bd30      	pop	{r4, r5, pc}
 8002b0a:	4b09      	ldr	r3, [pc, #36]	; (8002b30 <__aeabi_d2iz+0x60>)
 8002b0c:	18cc      	adds	r4, r1, r3
 8002b0e:	e7fa      	b.n	8002b06 <__aeabi_d2iz+0x36>
 8002b10:	4c08      	ldr	r4, [pc, #32]	; (8002b34 <__aeabi_d2iz+0x64>)
 8002b12:	40e8      	lsrs	r0, r5
 8002b14:	46a4      	mov	ip, r4
 8002b16:	4463      	add	r3, ip
 8002b18:	409a      	lsls	r2, r3
 8002b1a:	4302      	orrs	r2, r0
 8002b1c:	e7ef      	b.n	8002afe <__aeabi_d2iz+0x2e>
 8002b1e:	46c0      	nop			; (mov r8, r8)
 8002b20:	000003fe 	.word	0x000003fe
 8002b24:	0000041d 	.word	0x0000041d
 8002b28:	00000433 	.word	0x00000433
 8002b2c:	00000413 	.word	0x00000413
 8002b30:	7fffffff 	.word	0x7fffffff
 8002b34:	fffffbed 	.word	0xfffffbed

08002b38 <__aeabi_i2d>:
 8002b38:	b570      	push	{r4, r5, r6, lr}
 8002b3a:	2800      	cmp	r0, #0
 8002b3c:	d030      	beq.n	8002ba0 <__aeabi_i2d+0x68>
 8002b3e:	17c3      	asrs	r3, r0, #31
 8002b40:	18c4      	adds	r4, r0, r3
 8002b42:	405c      	eors	r4, r3
 8002b44:	0fc5      	lsrs	r5, r0, #31
 8002b46:	0020      	movs	r0, r4
 8002b48:	f000 f914 	bl	8002d74 <__clzsi2>
 8002b4c:	4b17      	ldr	r3, [pc, #92]	; (8002bac <__aeabi_i2d+0x74>)
 8002b4e:	4a18      	ldr	r2, [pc, #96]	; (8002bb0 <__aeabi_i2d+0x78>)
 8002b50:	1a1b      	subs	r3, r3, r0
 8002b52:	1ad2      	subs	r2, r2, r3
 8002b54:	2a1f      	cmp	r2, #31
 8002b56:	dd18      	ble.n	8002b8a <__aeabi_i2d+0x52>
 8002b58:	4a16      	ldr	r2, [pc, #88]	; (8002bb4 <__aeabi_i2d+0x7c>)
 8002b5a:	1ad2      	subs	r2, r2, r3
 8002b5c:	4094      	lsls	r4, r2
 8002b5e:	2200      	movs	r2, #0
 8002b60:	0324      	lsls	r4, r4, #12
 8002b62:	055b      	lsls	r3, r3, #21
 8002b64:	0b24      	lsrs	r4, r4, #12
 8002b66:	0d5b      	lsrs	r3, r3, #21
 8002b68:	2100      	movs	r1, #0
 8002b6a:	0010      	movs	r0, r2
 8002b6c:	0324      	lsls	r4, r4, #12
 8002b6e:	0d0a      	lsrs	r2, r1, #20
 8002b70:	0b24      	lsrs	r4, r4, #12
 8002b72:	0512      	lsls	r2, r2, #20
 8002b74:	4322      	orrs	r2, r4
 8002b76:	4c10      	ldr	r4, [pc, #64]	; (8002bb8 <__aeabi_i2d+0x80>)
 8002b78:	051b      	lsls	r3, r3, #20
 8002b7a:	4022      	ands	r2, r4
 8002b7c:	4313      	orrs	r3, r2
 8002b7e:	005b      	lsls	r3, r3, #1
 8002b80:	07ed      	lsls	r5, r5, #31
 8002b82:	085b      	lsrs	r3, r3, #1
 8002b84:	432b      	orrs	r3, r5
 8002b86:	0019      	movs	r1, r3
 8002b88:	bd70      	pop	{r4, r5, r6, pc}
 8002b8a:	0021      	movs	r1, r4
 8002b8c:	4091      	lsls	r1, r2
 8002b8e:	000a      	movs	r2, r1
 8002b90:	210b      	movs	r1, #11
 8002b92:	1a08      	subs	r0, r1, r0
 8002b94:	40c4      	lsrs	r4, r0
 8002b96:	055b      	lsls	r3, r3, #21
 8002b98:	0324      	lsls	r4, r4, #12
 8002b9a:	0b24      	lsrs	r4, r4, #12
 8002b9c:	0d5b      	lsrs	r3, r3, #21
 8002b9e:	e7e3      	b.n	8002b68 <__aeabi_i2d+0x30>
 8002ba0:	2500      	movs	r5, #0
 8002ba2:	2300      	movs	r3, #0
 8002ba4:	2400      	movs	r4, #0
 8002ba6:	2200      	movs	r2, #0
 8002ba8:	e7de      	b.n	8002b68 <__aeabi_i2d+0x30>
 8002baa:	46c0      	nop			; (mov r8, r8)
 8002bac:	0000041e 	.word	0x0000041e
 8002bb0:	00000433 	.word	0x00000433
 8002bb4:	00000413 	.word	0x00000413
 8002bb8:	800fffff 	.word	0x800fffff

08002bbc <__aeabi_f2d>:
 8002bbc:	0041      	lsls	r1, r0, #1
 8002bbe:	0e09      	lsrs	r1, r1, #24
 8002bc0:	1c4b      	adds	r3, r1, #1
 8002bc2:	b570      	push	{r4, r5, r6, lr}
 8002bc4:	b2db      	uxtb	r3, r3
 8002bc6:	0246      	lsls	r6, r0, #9
 8002bc8:	0a75      	lsrs	r5, r6, #9
 8002bca:	0fc4      	lsrs	r4, r0, #31
 8002bcc:	2b01      	cmp	r3, #1
 8002bce:	dd14      	ble.n	8002bfa <__aeabi_f2d+0x3e>
 8002bd0:	23e0      	movs	r3, #224	; 0xe0
 8002bd2:	009b      	lsls	r3, r3, #2
 8002bd4:	076d      	lsls	r5, r5, #29
 8002bd6:	0b36      	lsrs	r6, r6, #12
 8002bd8:	18cb      	adds	r3, r1, r3
 8002bda:	2100      	movs	r1, #0
 8002bdc:	0d0a      	lsrs	r2, r1, #20
 8002bde:	0028      	movs	r0, r5
 8002be0:	0512      	lsls	r2, r2, #20
 8002be2:	4d1c      	ldr	r5, [pc, #112]	; (8002c54 <__aeabi_f2d+0x98>)
 8002be4:	4332      	orrs	r2, r6
 8002be6:	055b      	lsls	r3, r3, #21
 8002be8:	402a      	ands	r2, r5
 8002bea:	085b      	lsrs	r3, r3, #1
 8002bec:	4313      	orrs	r3, r2
 8002bee:	005b      	lsls	r3, r3, #1
 8002bf0:	07e4      	lsls	r4, r4, #31
 8002bf2:	085b      	lsrs	r3, r3, #1
 8002bf4:	4323      	orrs	r3, r4
 8002bf6:	0019      	movs	r1, r3
 8002bf8:	bd70      	pop	{r4, r5, r6, pc}
 8002bfa:	2900      	cmp	r1, #0
 8002bfc:	d114      	bne.n	8002c28 <__aeabi_f2d+0x6c>
 8002bfe:	2d00      	cmp	r5, #0
 8002c00:	d01e      	beq.n	8002c40 <__aeabi_f2d+0x84>
 8002c02:	0028      	movs	r0, r5
 8002c04:	f000 f8b6 	bl	8002d74 <__clzsi2>
 8002c08:	280a      	cmp	r0, #10
 8002c0a:	dc1c      	bgt.n	8002c46 <__aeabi_f2d+0x8a>
 8002c0c:	230b      	movs	r3, #11
 8002c0e:	002a      	movs	r2, r5
 8002c10:	1a1b      	subs	r3, r3, r0
 8002c12:	40da      	lsrs	r2, r3
 8002c14:	0003      	movs	r3, r0
 8002c16:	3315      	adds	r3, #21
 8002c18:	409d      	lsls	r5, r3
 8002c1a:	4b0f      	ldr	r3, [pc, #60]	; (8002c58 <__aeabi_f2d+0x9c>)
 8002c1c:	0312      	lsls	r2, r2, #12
 8002c1e:	1a1b      	subs	r3, r3, r0
 8002c20:	055b      	lsls	r3, r3, #21
 8002c22:	0b16      	lsrs	r6, r2, #12
 8002c24:	0d5b      	lsrs	r3, r3, #21
 8002c26:	e7d8      	b.n	8002bda <__aeabi_f2d+0x1e>
 8002c28:	2d00      	cmp	r5, #0
 8002c2a:	d006      	beq.n	8002c3a <__aeabi_f2d+0x7e>
 8002c2c:	0b32      	lsrs	r2, r6, #12
 8002c2e:	2680      	movs	r6, #128	; 0x80
 8002c30:	0336      	lsls	r6, r6, #12
 8002c32:	076d      	lsls	r5, r5, #29
 8002c34:	4316      	orrs	r6, r2
 8002c36:	4b09      	ldr	r3, [pc, #36]	; (8002c5c <__aeabi_f2d+0xa0>)
 8002c38:	e7cf      	b.n	8002bda <__aeabi_f2d+0x1e>
 8002c3a:	4b08      	ldr	r3, [pc, #32]	; (8002c5c <__aeabi_f2d+0xa0>)
 8002c3c:	2600      	movs	r6, #0
 8002c3e:	e7cc      	b.n	8002bda <__aeabi_f2d+0x1e>
 8002c40:	2300      	movs	r3, #0
 8002c42:	2600      	movs	r6, #0
 8002c44:	e7c9      	b.n	8002bda <__aeabi_f2d+0x1e>
 8002c46:	0003      	movs	r3, r0
 8002c48:	002a      	movs	r2, r5
 8002c4a:	3b0b      	subs	r3, #11
 8002c4c:	409a      	lsls	r2, r3
 8002c4e:	2500      	movs	r5, #0
 8002c50:	e7e3      	b.n	8002c1a <__aeabi_f2d+0x5e>
 8002c52:	46c0      	nop			; (mov r8, r8)
 8002c54:	800fffff 	.word	0x800fffff
 8002c58:	00000389 	.word	0x00000389
 8002c5c:	000007ff 	.word	0x000007ff

08002c60 <__aeabi_d2f>:
 8002c60:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002c62:	004c      	lsls	r4, r1, #1
 8002c64:	0d64      	lsrs	r4, r4, #21
 8002c66:	030b      	lsls	r3, r1, #12
 8002c68:	1c62      	adds	r2, r4, #1
 8002c6a:	0f45      	lsrs	r5, r0, #29
 8002c6c:	0a5b      	lsrs	r3, r3, #9
 8002c6e:	0552      	lsls	r2, r2, #21
 8002c70:	432b      	orrs	r3, r5
 8002c72:	0fc9      	lsrs	r1, r1, #31
 8002c74:	00c5      	lsls	r5, r0, #3
 8002c76:	0d52      	lsrs	r2, r2, #21
 8002c78:	2a01      	cmp	r2, #1
 8002c7a:	dd28      	ble.n	8002cce <__aeabi_d2f+0x6e>
 8002c7c:	4a3a      	ldr	r2, [pc, #232]	; (8002d68 <__aeabi_d2f+0x108>)
 8002c7e:	18a6      	adds	r6, r4, r2
 8002c80:	2efe      	cmp	r6, #254	; 0xfe
 8002c82:	dc1b      	bgt.n	8002cbc <__aeabi_d2f+0x5c>
 8002c84:	2e00      	cmp	r6, #0
 8002c86:	dd3e      	ble.n	8002d06 <__aeabi_d2f+0xa6>
 8002c88:	0180      	lsls	r0, r0, #6
 8002c8a:	0002      	movs	r2, r0
 8002c8c:	1e50      	subs	r0, r2, #1
 8002c8e:	4182      	sbcs	r2, r0
 8002c90:	0f6d      	lsrs	r5, r5, #29
 8002c92:	432a      	orrs	r2, r5
 8002c94:	00db      	lsls	r3, r3, #3
 8002c96:	4313      	orrs	r3, r2
 8002c98:	075a      	lsls	r2, r3, #29
 8002c9a:	d004      	beq.n	8002ca6 <__aeabi_d2f+0x46>
 8002c9c:	220f      	movs	r2, #15
 8002c9e:	401a      	ands	r2, r3
 8002ca0:	2a04      	cmp	r2, #4
 8002ca2:	d000      	beq.n	8002ca6 <__aeabi_d2f+0x46>
 8002ca4:	3304      	adds	r3, #4
 8002ca6:	2280      	movs	r2, #128	; 0x80
 8002ca8:	04d2      	lsls	r2, r2, #19
 8002caa:	401a      	ands	r2, r3
 8002cac:	d05a      	beq.n	8002d64 <__aeabi_d2f+0x104>
 8002cae:	3601      	adds	r6, #1
 8002cb0:	2eff      	cmp	r6, #255	; 0xff
 8002cb2:	d003      	beq.n	8002cbc <__aeabi_d2f+0x5c>
 8002cb4:	019b      	lsls	r3, r3, #6
 8002cb6:	0a5b      	lsrs	r3, r3, #9
 8002cb8:	b2f4      	uxtb	r4, r6
 8002cba:	e001      	b.n	8002cc0 <__aeabi_d2f+0x60>
 8002cbc:	24ff      	movs	r4, #255	; 0xff
 8002cbe:	2300      	movs	r3, #0
 8002cc0:	0258      	lsls	r0, r3, #9
 8002cc2:	05e4      	lsls	r4, r4, #23
 8002cc4:	0a40      	lsrs	r0, r0, #9
 8002cc6:	07c9      	lsls	r1, r1, #31
 8002cc8:	4320      	orrs	r0, r4
 8002cca:	4308      	orrs	r0, r1
 8002ccc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002cce:	2c00      	cmp	r4, #0
 8002cd0:	d007      	beq.n	8002ce2 <__aeabi_d2f+0x82>
 8002cd2:	431d      	orrs	r5, r3
 8002cd4:	d0f2      	beq.n	8002cbc <__aeabi_d2f+0x5c>
 8002cd6:	2080      	movs	r0, #128	; 0x80
 8002cd8:	00db      	lsls	r3, r3, #3
 8002cda:	0480      	lsls	r0, r0, #18
 8002cdc:	4303      	orrs	r3, r0
 8002cde:	26ff      	movs	r6, #255	; 0xff
 8002ce0:	e7da      	b.n	8002c98 <__aeabi_d2f+0x38>
 8002ce2:	432b      	orrs	r3, r5
 8002ce4:	d003      	beq.n	8002cee <__aeabi_d2f+0x8e>
 8002ce6:	2305      	movs	r3, #5
 8002ce8:	08db      	lsrs	r3, r3, #3
 8002cea:	2cff      	cmp	r4, #255	; 0xff
 8002cec:	d003      	beq.n	8002cf6 <__aeabi_d2f+0x96>
 8002cee:	025b      	lsls	r3, r3, #9
 8002cf0:	0a5b      	lsrs	r3, r3, #9
 8002cf2:	b2e4      	uxtb	r4, r4
 8002cf4:	e7e4      	b.n	8002cc0 <__aeabi_d2f+0x60>
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d032      	beq.n	8002d60 <__aeabi_d2f+0x100>
 8002cfa:	2080      	movs	r0, #128	; 0x80
 8002cfc:	03c0      	lsls	r0, r0, #15
 8002cfe:	4303      	orrs	r3, r0
 8002d00:	025b      	lsls	r3, r3, #9
 8002d02:	0a5b      	lsrs	r3, r3, #9
 8002d04:	e7dc      	b.n	8002cc0 <__aeabi_d2f+0x60>
 8002d06:	0032      	movs	r2, r6
 8002d08:	3217      	adds	r2, #23
 8002d0a:	db14      	blt.n	8002d36 <__aeabi_d2f+0xd6>
 8002d0c:	2280      	movs	r2, #128	; 0x80
 8002d0e:	271e      	movs	r7, #30
 8002d10:	0412      	lsls	r2, r2, #16
 8002d12:	4313      	orrs	r3, r2
 8002d14:	1bbf      	subs	r7, r7, r6
 8002d16:	2f1f      	cmp	r7, #31
 8002d18:	dc0f      	bgt.n	8002d3a <__aeabi_d2f+0xda>
 8002d1a:	4a14      	ldr	r2, [pc, #80]	; (8002d6c <__aeabi_d2f+0x10c>)
 8002d1c:	4694      	mov	ip, r2
 8002d1e:	4464      	add	r4, ip
 8002d20:	002a      	movs	r2, r5
 8002d22:	40a5      	lsls	r5, r4
 8002d24:	002e      	movs	r6, r5
 8002d26:	40a3      	lsls	r3, r4
 8002d28:	1e75      	subs	r5, r6, #1
 8002d2a:	41ae      	sbcs	r6, r5
 8002d2c:	40fa      	lsrs	r2, r7
 8002d2e:	4333      	orrs	r3, r6
 8002d30:	4313      	orrs	r3, r2
 8002d32:	2600      	movs	r6, #0
 8002d34:	e7b0      	b.n	8002c98 <__aeabi_d2f+0x38>
 8002d36:	2400      	movs	r4, #0
 8002d38:	e7d5      	b.n	8002ce6 <__aeabi_d2f+0x86>
 8002d3a:	2202      	movs	r2, #2
 8002d3c:	4252      	negs	r2, r2
 8002d3e:	1b96      	subs	r6, r2, r6
 8002d40:	001a      	movs	r2, r3
 8002d42:	40f2      	lsrs	r2, r6
 8002d44:	2f20      	cmp	r7, #32
 8002d46:	d009      	beq.n	8002d5c <__aeabi_d2f+0xfc>
 8002d48:	4809      	ldr	r0, [pc, #36]	; (8002d70 <__aeabi_d2f+0x110>)
 8002d4a:	4684      	mov	ip, r0
 8002d4c:	4464      	add	r4, ip
 8002d4e:	40a3      	lsls	r3, r4
 8002d50:	432b      	orrs	r3, r5
 8002d52:	1e5d      	subs	r5, r3, #1
 8002d54:	41ab      	sbcs	r3, r5
 8002d56:	2600      	movs	r6, #0
 8002d58:	4313      	orrs	r3, r2
 8002d5a:	e79d      	b.n	8002c98 <__aeabi_d2f+0x38>
 8002d5c:	2300      	movs	r3, #0
 8002d5e:	e7f7      	b.n	8002d50 <__aeabi_d2f+0xf0>
 8002d60:	2300      	movs	r3, #0
 8002d62:	e7ad      	b.n	8002cc0 <__aeabi_d2f+0x60>
 8002d64:	0034      	movs	r4, r6
 8002d66:	e7bf      	b.n	8002ce8 <__aeabi_d2f+0x88>
 8002d68:	fffffc80 	.word	0xfffffc80
 8002d6c:	fffffc82 	.word	0xfffffc82
 8002d70:	fffffca2 	.word	0xfffffca2

08002d74 <__clzsi2>:
 8002d74:	211c      	movs	r1, #28
 8002d76:	2301      	movs	r3, #1
 8002d78:	041b      	lsls	r3, r3, #16
 8002d7a:	4298      	cmp	r0, r3
 8002d7c:	d301      	bcc.n	8002d82 <__clzsi2+0xe>
 8002d7e:	0c00      	lsrs	r0, r0, #16
 8002d80:	3910      	subs	r1, #16
 8002d82:	0a1b      	lsrs	r3, r3, #8
 8002d84:	4298      	cmp	r0, r3
 8002d86:	d301      	bcc.n	8002d8c <__clzsi2+0x18>
 8002d88:	0a00      	lsrs	r0, r0, #8
 8002d8a:	3908      	subs	r1, #8
 8002d8c:	091b      	lsrs	r3, r3, #4
 8002d8e:	4298      	cmp	r0, r3
 8002d90:	d301      	bcc.n	8002d96 <__clzsi2+0x22>
 8002d92:	0900      	lsrs	r0, r0, #4
 8002d94:	3904      	subs	r1, #4
 8002d96:	a202      	add	r2, pc, #8	; (adr r2, 8002da0 <__clzsi2+0x2c>)
 8002d98:	5c10      	ldrb	r0, [r2, r0]
 8002d9a:	1840      	adds	r0, r0, r1
 8002d9c:	4770      	bx	lr
 8002d9e:	46c0      	nop			; (mov r8, r8)
 8002da0:	02020304 	.word	0x02020304
 8002da4:	01010101 	.word	0x01010101
	...

08002db0 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002db0:	b580      	push	{r7, lr}
 8002db2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002db4:	4b07      	ldr	r3, [pc, #28]	; (8002dd4 <HAL_Init+0x24>)
 8002db6:	4a07      	ldr	r2, [pc, #28]	; (8002dd4 <HAL_Init+0x24>)
 8002db8:	6812      	ldr	r2, [r2, #0]
 8002dba:	2110      	movs	r1, #16
 8002dbc:	430a      	orrs	r2, r1
 8002dbe:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8002dc0:	2000      	movs	r0, #0
 8002dc2:	f000 f809 	bl	8002dd8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002dc6:	f005 fc4d 	bl	8008664 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002dca:	2300      	movs	r3, #0
}
 8002dcc:	0018      	movs	r0, r3
 8002dce:	46bd      	mov	sp, r7
 8002dd0:	bd80      	pop	{r7, pc}
 8002dd2:	46c0      	nop			; (mov r8, r8)
 8002dd4:	40022000 	.word	0x40022000

08002dd8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002dd8:	b580      	push	{r7, lr}
 8002dda:	b082      	sub	sp, #8
 8002ddc:	af00      	add	r7, sp, #0
 8002dde:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000U);
 8002de0:	f000 ff38 	bl	8003c54 <HAL_RCC_GetHCLKFreq>
 8002de4:	0002      	movs	r2, r0
 8002de6:	23fa      	movs	r3, #250	; 0xfa
 8002de8:	0099      	lsls	r1, r3, #2
 8002dea:	0010      	movs	r0, r2
 8002dec:	f7fd f996 	bl	800011c <__udivsi3>
 8002df0:	0003      	movs	r3, r0
 8002df2:	0018      	movs	r0, r3
 8002df4:	f000 f90e 	bl	8003014 <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0U);
 8002df8:	6879      	ldr	r1, [r7, #4]
 8002dfa:	2301      	movs	r3, #1
 8002dfc:	425b      	negs	r3, r3
 8002dfe:	2200      	movs	r2, #0
 8002e00:	0018      	movs	r0, r3
 8002e02:	f000 f8e1 	bl	8002fc8 <HAL_NVIC_SetPriority>

   /* Return function status */
  return HAL_OK;
 8002e06:	2300      	movs	r3, #0
}
 8002e08:	0018      	movs	r0, r3
 8002e0a:	46bd      	mov	sp, r7
 8002e0c:	b002      	add	sp, #8
 8002e0e:	bd80      	pop	{r7, pc}

08002e10 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002e10:	b580      	push	{r7, lr}
 8002e12:	af00      	add	r7, sp, #0
  uwTick++;
 8002e14:	4b03      	ldr	r3, [pc, #12]	; (8002e24 <HAL_IncTick+0x14>)
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	1c5a      	adds	r2, r3, #1
 8002e1a:	4b02      	ldr	r3, [pc, #8]	; (8002e24 <HAL_IncTick+0x14>)
 8002e1c:	601a      	str	r2, [r3, #0]
}
 8002e1e:	46c0      	nop			; (mov r8, r8)
 8002e20:	46bd      	mov	sp, r7
 8002e22:	bd80      	pop	{r7, pc}
 8002e24:	200000ac 	.word	0x200000ac

08002e28 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002e28:	b580      	push	{r7, lr}
 8002e2a:	af00      	add	r7, sp, #0
  return uwTick;
 8002e2c:	4b02      	ldr	r3, [pc, #8]	; (8002e38 <HAL_GetTick+0x10>)
 8002e2e:	681b      	ldr	r3, [r3, #0]
}
 8002e30:	0018      	movs	r0, r3
 8002e32:	46bd      	mov	sp, r7
 8002e34:	bd80      	pop	{r7, pc}
 8002e36:	46c0      	nop			; (mov r8, r8)
 8002e38:	200000ac 	.word	0x200000ac

08002e3c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 8002e3c:	b580      	push	{r7, lr}
 8002e3e:	b084      	sub	sp, #16
 8002e40:	af00      	add	r7, sp, #0
 8002e42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002e44:	f7ff fff0 	bl	8002e28 <HAL_GetTick>
 8002e48:	0003      	movs	r3, r0
 8002e4a:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	60fb      	str	r3, [r7, #12]
  
  /* Add a period to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	3301      	adds	r3, #1
 8002e54:	d002      	beq.n	8002e5c <HAL_Delay+0x20>
  {
     wait++;
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	3301      	adds	r3, #1
 8002e5a:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8002e5c:	46c0      	nop			; (mov r8, r8)
 8002e5e:	f7ff ffe3 	bl	8002e28 <HAL_GetTick>
 8002e62:	0002      	movs	r2, r0
 8002e64:	68bb      	ldr	r3, [r7, #8]
 8002e66:	1ad2      	subs	r2, r2, r3
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	429a      	cmp	r2, r3
 8002e6c:	d3f7      	bcc.n	8002e5e <HAL_Delay+0x22>
  {
  }
}
 8002e6e:	46c0      	nop			; (mov r8, r8)
 8002e70:	46bd      	mov	sp, r7
 8002e72:	b004      	add	sp, #16
 8002e74:	bd80      	pop	{r7, pc}
	...

08002e78 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e78:	b580      	push	{r7, lr}
 8002e7a:	b082      	sub	sp, #8
 8002e7c:	af00      	add	r7, sp, #0
 8002e7e:	0002      	movs	r2, r0
 8002e80:	1dfb      	adds	r3, r7, #7
 8002e82:	701a      	strb	r2, [r3, #0]
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8002e84:	4b06      	ldr	r3, [pc, #24]	; (8002ea0 <NVIC_EnableIRQ+0x28>)
 8002e86:	1dfa      	adds	r2, r7, #7
 8002e88:	7812      	ldrb	r2, [r2, #0]
 8002e8a:	0011      	movs	r1, r2
 8002e8c:	221f      	movs	r2, #31
 8002e8e:	400a      	ands	r2, r1
 8002e90:	2101      	movs	r1, #1
 8002e92:	4091      	lsls	r1, r2
 8002e94:	000a      	movs	r2, r1
 8002e96:	601a      	str	r2, [r3, #0]
}
 8002e98:	46c0      	nop			; (mov r8, r8)
 8002e9a:	46bd      	mov	sp, r7
 8002e9c:	b002      	add	sp, #8
 8002e9e:	bd80      	pop	{r7, pc}
 8002ea0:	e000e100 	.word	0xe000e100

08002ea4 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002ea4:	b5b0      	push	{r4, r5, r7, lr}
 8002ea6:	b082      	sub	sp, #8
 8002ea8:	af00      	add	r7, sp, #0
 8002eaa:	0002      	movs	r2, r0
 8002eac:	6039      	str	r1, [r7, #0]
 8002eae:	1dfb      	adds	r3, r7, #7
 8002eb0:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) < 0)
 8002eb2:	1dfb      	adds	r3, r7, #7
 8002eb4:	781b      	ldrb	r3, [r3, #0]
 8002eb6:	2b7f      	cmp	r3, #127	; 0x7f
 8002eb8:	d932      	bls.n	8002f20 <NVIC_SetPriority+0x7c>
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002eba:	4c2f      	ldr	r4, [pc, #188]	; (8002f78 <NVIC_SetPriority+0xd4>)
 8002ebc:	1dfb      	adds	r3, r7, #7
 8002ebe:	781b      	ldrb	r3, [r3, #0]
 8002ec0:	001a      	movs	r2, r3
 8002ec2:	230f      	movs	r3, #15
 8002ec4:	4013      	ands	r3, r2
 8002ec6:	3b08      	subs	r3, #8
 8002ec8:	0899      	lsrs	r1, r3, #2
 8002eca:	4a2b      	ldr	r2, [pc, #172]	; (8002f78 <NVIC_SetPriority+0xd4>)
 8002ecc:	1dfb      	adds	r3, r7, #7
 8002ece:	781b      	ldrb	r3, [r3, #0]
 8002ed0:	0018      	movs	r0, r3
 8002ed2:	230f      	movs	r3, #15
 8002ed4:	4003      	ands	r3, r0
 8002ed6:	3b08      	subs	r3, #8
 8002ed8:	089b      	lsrs	r3, r3, #2
 8002eda:	3306      	adds	r3, #6
 8002edc:	009b      	lsls	r3, r3, #2
 8002ede:	18d3      	adds	r3, r2, r3
 8002ee0:	3304      	adds	r3, #4
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	1dfa      	adds	r2, r7, #7
 8002ee6:	7812      	ldrb	r2, [r2, #0]
 8002ee8:	0010      	movs	r0, r2
 8002eea:	2203      	movs	r2, #3
 8002eec:	4002      	ands	r2, r0
 8002eee:	00d2      	lsls	r2, r2, #3
 8002ef0:	20ff      	movs	r0, #255	; 0xff
 8002ef2:	4090      	lsls	r0, r2
 8002ef4:	0002      	movs	r2, r0
 8002ef6:	43d2      	mvns	r2, r2
 8002ef8:	401a      	ands	r2, r3
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002efa:	683b      	ldr	r3, [r7, #0]
 8002efc:	019b      	lsls	r3, r3, #6
 8002efe:	20ff      	movs	r0, #255	; 0xff
 8002f00:	4018      	ands	r0, r3
 8002f02:	1dfb      	adds	r3, r7, #7
 8002f04:	781b      	ldrb	r3, [r3, #0]
 8002f06:	001d      	movs	r5, r3
 8002f08:	2303      	movs	r3, #3
 8002f0a:	402b      	ands	r3, r5
 8002f0c:	00db      	lsls	r3, r3, #3
 8002f0e:	4098      	lsls	r0, r3
 8002f10:	0003      	movs	r3, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002f12:	431a      	orrs	r2, r3
 8002f14:	1d8b      	adds	r3, r1, #6
 8002f16:	009b      	lsls	r3, r3, #2
 8002f18:	18e3      	adds	r3, r4, r3
 8002f1a:	3304      	adds	r3, #4
 8002f1c:	601a      	str	r2, [r3, #0]
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8002f1e:	e027      	b.n	8002f70 <NVIC_SetPriority+0xcc>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002f20:	4c16      	ldr	r4, [pc, #88]	; (8002f7c <NVIC_SetPriority+0xd8>)
 8002f22:	1dfb      	adds	r3, r7, #7
 8002f24:	781b      	ldrb	r3, [r3, #0]
 8002f26:	b25b      	sxtb	r3, r3
 8002f28:	089b      	lsrs	r3, r3, #2
 8002f2a:	4914      	ldr	r1, [pc, #80]	; (8002f7c <NVIC_SetPriority+0xd8>)
 8002f2c:	1dfa      	adds	r2, r7, #7
 8002f2e:	7812      	ldrb	r2, [r2, #0]
 8002f30:	b252      	sxtb	r2, r2
 8002f32:	0892      	lsrs	r2, r2, #2
 8002f34:	32c0      	adds	r2, #192	; 0xc0
 8002f36:	0092      	lsls	r2, r2, #2
 8002f38:	5852      	ldr	r2, [r2, r1]
 8002f3a:	1df9      	adds	r1, r7, #7
 8002f3c:	7809      	ldrb	r1, [r1, #0]
 8002f3e:	0008      	movs	r0, r1
 8002f40:	2103      	movs	r1, #3
 8002f42:	4001      	ands	r1, r0
 8002f44:	00c9      	lsls	r1, r1, #3
 8002f46:	20ff      	movs	r0, #255	; 0xff
 8002f48:	4088      	lsls	r0, r1
 8002f4a:	0001      	movs	r1, r0
 8002f4c:	43c9      	mvns	r1, r1
 8002f4e:	4011      	ands	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002f50:	683a      	ldr	r2, [r7, #0]
 8002f52:	0192      	lsls	r2, r2, #6
 8002f54:	20ff      	movs	r0, #255	; 0xff
 8002f56:	4010      	ands	r0, r2
 8002f58:	1dfa      	adds	r2, r7, #7
 8002f5a:	7812      	ldrb	r2, [r2, #0]
 8002f5c:	0015      	movs	r5, r2
 8002f5e:	2203      	movs	r2, #3
 8002f60:	402a      	ands	r2, r5
 8002f62:	00d2      	lsls	r2, r2, #3
 8002f64:	4090      	lsls	r0, r2
 8002f66:	0002      	movs	r2, r0
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002f68:	430a      	orrs	r2, r1
 8002f6a:	33c0      	adds	r3, #192	; 0xc0
 8002f6c:	009b      	lsls	r3, r3, #2
 8002f6e:	511a      	str	r2, [r3, r4]
}
 8002f70:	46c0      	nop			; (mov r8, r8)
 8002f72:	46bd      	mov	sp, r7
 8002f74:	b002      	add	sp, #8
 8002f76:	bdb0      	pop	{r4, r5, r7, pc}
 8002f78:	e000ed00 	.word	0xe000ed00
 8002f7c:	e000e100 	.word	0xe000e100

08002f80 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002f80:	b580      	push	{r7, lr}
 8002f82:	b082      	sub	sp, #8
 8002f84:	af00      	add	r7, sp, #0
 8002f86:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	3b01      	subs	r3, #1
 8002f8c:	4a0c      	ldr	r2, [pc, #48]	; (8002fc0 <SysTick_Config+0x40>)
 8002f8e:	4293      	cmp	r3, r2
 8002f90:	d901      	bls.n	8002f96 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002f92:	2301      	movs	r3, #1
 8002f94:	e010      	b.n	8002fb8 <SysTick_Config+0x38>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002f96:	4b0b      	ldr	r3, [pc, #44]	; (8002fc4 <SysTick_Config+0x44>)
 8002f98:	687a      	ldr	r2, [r7, #4]
 8002f9a:	3a01      	subs	r2, #1
 8002f9c:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002f9e:	2301      	movs	r3, #1
 8002fa0:	425b      	negs	r3, r3
 8002fa2:	2103      	movs	r1, #3
 8002fa4:	0018      	movs	r0, r3
 8002fa6:	f7ff ff7d 	bl	8002ea4 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002faa:	4b06      	ldr	r3, [pc, #24]	; (8002fc4 <SysTick_Config+0x44>)
 8002fac:	2200      	movs	r2, #0
 8002fae:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002fb0:	4b04      	ldr	r3, [pc, #16]	; (8002fc4 <SysTick_Config+0x44>)
 8002fb2:	2207      	movs	r2, #7
 8002fb4:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002fb6:	2300      	movs	r3, #0
}
 8002fb8:	0018      	movs	r0, r3
 8002fba:	46bd      	mov	sp, r7
 8002fbc:	b002      	add	sp, #8
 8002fbe:	bd80      	pop	{r7, pc}
 8002fc0:	00ffffff 	.word	0x00ffffff
 8002fc4:	e000e010 	.word	0xe000e010

08002fc8 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002fc8:	b580      	push	{r7, lr}
 8002fca:	b084      	sub	sp, #16
 8002fcc:	af00      	add	r7, sp, #0
 8002fce:	60b9      	str	r1, [r7, #8]
 8002fd0:	607a      	str	r2, [r7, #4]
 8002fd2:	230f      	movs	r3, #15
 8002fd4:	18fb      	adds	r3, r7, r3
 8002fd6:	1c02      	adds	r2, r0, #0
 8002fd8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8002fda:	68ba      	ldr	r2, [r7, #8]
 8002fdc:	230f      	movs	r3, #15
 8002fde:	18fb      	adds	r3, r7, r3
 8002fe0:	781b      	ldrb	r3, [r3, #0]
 8002fe2:	b25b      	sxtb	r3, r3
 8002fe4:	0011      	movs	r1, r2
 8002fe6:	0018      	movs	r0, r3
 8002fe8:	f7ff ff5c 	bl	8002ea4 <NVIC_SetPriority>
}
 8002fec:	46c0      	nop			; (mov r8, r8)
 8002fee:	46bd      	mov	sp, r7
 8002ff0:	b004      	add	sp, #16
 8002ff2:	bd80      	pop	{r7, pc}

08002ff4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ff4:	b580      	push	{r7, lr}
 8002ff6:	b082      	sub	sp, #8
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	0002      	movs	r2, r0
 8002ffc:	1dfb      	adds	r3, r7, #7
 8002ffe:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003000:	1dfb      	adds	r3, r7, #7
 8003002:	781b      	ldrb	r3, [r3, #0]
 8003004:	b25b      	sxtb	r3, r3
 8003006:	0018      	movs	r0, r3
 8003008:	f7ff ff36 	bl	8002e78 <NVIC_EnableIRQ>
}
 800300c:	46c0      	nop			; (mov r8, r8)
 800300e:	46bd      	mov	sp, r7
 8003010:	b002      	add	sp, #8
 8003012:	bd80      	pop	{r7, pc}

08003014 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003014:	b580      	push	{r7, lr}
 8003016:	b082      	sub	sp, #8
 8003018:	af00      	add	r7, sp, #0
 800301a:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	0018      	movs	r0, r3
 8003020:	f7ff ffae 	bl	8002f80 <SysTick_Config>
 8003024:	0003      	movs	r3, r0
}
 8003026:	0018      	movs	r0, r3
 8003028:	46bd      	mov	sp, r7
 800302a:	b002      	add	sp, #8
 800302c:	bd80      	pop	{r7, pc}

0800302e <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 800302e:	b580      	push	{r7, lr}
 8003030:	b084      	sub	sp, #16
 8003032:	af00      	add	r7, sp, #0
 8003034:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003036:	230f      	movs	r3, #15
 8003038:	18fb      	adds	r3, r7, r3
 800303a:	2200      	movs	r2, #0
 800303c:	701a      	strb	r2, [r3, #0]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	2221      	movs	r2, #33	; 0x21
 8003042:	5c9b      	ldrb	r3, [r3, r2]
 8003044:	b2db      	uxtb	r3, r3
 8003046:	2b02      	cmp	r3, #2
 8003048:	d007      	beq.n	800305a <HAL_DMA_Abort_IT+0x2c>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	2204      	movs	r2, #4
 800304e:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8003050:	230f      	movs	r3, #15
 8003052:	18fb      	adds	r3, r7, r3
 8003054:	2201      	movs	r2, #1
 8003056:	701a      	strb	r2, [r3, #0]
 8003058:	e028      	b.n	80030ac <HAL_DMA_Abort_IT+0x7e>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	687a      	ldr	r2, [r7, #4]
 8003060:	6812      	ldr	r2, [r2, #0]
 8003062:	6812      	ldr	r2, [r2, #0]
 8003064:	210e      	movs	r1, #14
 8003066:	438a      	bics	r2, r1
 8003068:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	687a      	ldr	r2, [r7, #4]
 8003070:	6812      	ldr	r2, [r2, #0]
 8003072:	6812      	ldr	r2, [r2, #0]
 8003074:	2101      	movs	r1, #1
 8003076:	438a      	bics	r2, r1
 8003078:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800307e:	687a      	ldr	r2, [r7, #4]
 8003080:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003082:	2101      	movs	r1, #1
 8003084:	4091      	lsls	r1, r2
 8003086:	000a      	movs	r2, r1
 8003088:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	2221      	movs	r2, #33	; 0x21
 800308e:	2101      	movs	r1, #1
 8003090:	5499      	strb	r1, [r3, r2]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	2220      	movs	r2, #32
 8003096:	2100      	movs	r1, #0
 8003098:	5499      	strb	r1, [r3, r2]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d004      	beq.n	80030ac <HAL_DMA_Abort_IT+0x7e>
    {
      hdma->XferAbortCallback(hdma);
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80030a6:	687a      	ldr	r2, [r7, #4]
 80030a8:	0010      	movs	r0, r2
 80030aa:	4798      	blx	r3
    } 
  }
  return status;
 80030ac:	230f      	movs	r3, #15
 80030ae:	18fb      	adds	r3, r7, r3
 80030b0:	781b      	ldrb	r3, [r3, #0]
}
 80030b2:	0018      	movs	r0, r3
 80030b4:	46bd      	mov	sp, r7
 80030b6:	b004      	add	sp, #16
 80030b8:	bd80      	pop	{r7, pc}
	...

080030bc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 80030bc:	b580      	push	{r7, lr}
 80030be:	b086      	sub	sp, #24
 80030c0:	af00      	add	r7, sp, #0
 80030c2:	6078      	str	r0, [r7, #4]
 80030c4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80030c6:	2300      	movs	r3, #0
 80030c8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80030ca:	2300      	movs	r3, #0
 80030cc:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 80030ce:	2300      	movs	r3, #0
 80030d0:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull)); 

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 80030d2:	e14f      	b.n	8003374 <HAL_GPIO_Init+0x2b8>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80030d4:	683b      	ldr	r3, [r7, #0]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	2101      	movs	r1, #1
 80030da:	697a      	ldr	r2, [r7, #20]
 80030dc:	4091      	lsls	r1, r2
 80030de:	000a      	movs	r2, r1
 80030e0:	4013      	ands	r3, r2
 80030e2:	60fb      	str	r3, [r7, #12]
    
    if(iocurrent)
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d100      	bne.n	80030ec <HAL_GPIO_Init+0x30>
 80030ea:	e140      	b.n	800336e <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 80030ec:	683b      	ldr	r3, [r7, #0]
 80030ee:	685b      	ldr	r3, [r3, #4]
 80030f0:	2b02      	cmp	r3, #2
 80030f2:	d003      	beq.n	80030fc <HAL_GPIO_Init+0x40>
 80030f4:	683b      	ldr	r3, [r7, #0]
 80030f6:	685b      	ldr	r3, [r3, #4]
 80030f8:	2b12      	cmp	r3, #18
 80030fa:	d123      	bne.n	8003144 <HAL_GPIO_Init+0x88>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */ 
        temp = GPIOx->AFR[position >> 3];
 80030fc:	697b      	ldr	r3, [r7, #20]
 80030fe:	08da      	lsrs	r2, r3, #3
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	3208      	adds	r2, #8
 8003104:	0092      	lsls	r2, r2, #2
 8003106:	58d3      	ldr	r3, [r2, r3]
 8003108:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;      
 800310a:	697b      	ldr	r3, [r7, #20]
 800310c:	2207      	movs	r2, #7
 800310e:	4013      	ands	r3, r2
 8003110:	009b      	lsls	r3, r3, #2
 8003112:	220f      	movs	r2, #15
 8003114:	409a      	lsls	r2, r3
 8003116:	0013      	movs	r3, r2
 8003118:	43da      	mvns	r2, r3
 800311a:	693b      	ldr	r3, [r7, #16]
 800311c:	4013      	ands	r3, r2
 800311e:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));       
 8003120:	683b      	ldr	r3, [r7, #0]
 8003122:	691a      	ldr	r2, [r3, #16]
 8003124:	697b      	ldr	r3, [r7, #20]
 8003126:	2107      	movs	r1, #7
 8003128:	400b      	ands	r3, r1
 800312a:	009b      	lsls	r3, r3, #2
 800312c:	409a      	lsls	r2, r3
 800312e:	0013      	movs	r3, r2
 8003130:	693a      	ldr	r2, [r7, #16]
 8003132:	4313      	orrs	r3, r2
 8003134:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8003136:	697b      	ldr	r3, [r7, #20]
 8003138:	08da      	lsrs	r2, r3, #3
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	3208      	adds	r2, #8
 800313e:	0092      	lsls	r2, r2, #2
 8003140:	6939      	ldr	r1, [r7, #16]
 8003142:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 800314a:	697b      	ldr	r3, [r7, #20]
 800314c:	005b      	lsls	r3, r3, #1
 800314e:	2203      	movs	r2, #3
 8003150:	409a      	lsls	r2, r3
 8003152:	0013      	movs	r3, r2
 8003154:	43da      	mvns	r2, r3
 8003156:	693b      	ldr	r3, [r7, #16]
 8003158:	4013      	ands	r3, r2
 800315a:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800315c:	683b      	ldr	r3, [r7, #0]
 800315e:	685b      	ldr	r3, [r3, #4]
 8003160:	2203      	movs	r2, #3
 8003162:	401a      	ands	r2, r3
 8003164:	697b      	ldr	r3, [r7, #20]
 8003166:	005b      	lsls	r3, r3, #1
 8003168:	409a      	lsls	r2, r3
 800316a:	0013      	movs	r3, r2
 800316c:	693a      	ldr	r2, [r7, #16]
 800316e:	4313      	orrs	r3, r2
 8003170:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	693a      	ldr	r2, [r7, #16]
 8003176:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003178:	683b      	ldr	r3, [r7, #0]
 800317a:	685b      	ldr	r3, [r3, #4]
 800317c:	2b01      	cmp	r3, #1
 800317e:	d00b      	beq.n	8003198 <HAL_GPIO_Init+0xdc>
 8003180:	683b      	ldr	r3, [r7, #0]
 8003182:	685b      	ldr	r3, [r3, #4]
 8003184:	2b02      	cmp	r3, #2
 8003186:	d007      	beq.n	8003198 <HAL_GPIO_Init+0xdc>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003188:	683b      	ldr	r3, [r7, #0]
 800318a:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800318c:	2b11      	cmp	r3, #17
 800318e:	d003      	beq.n	8003198 <HAL_GPIO_Init+0xdc>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003190:	683b      	ldr	r3, [r7, #0]
 8003192:	685b      	ldr	r3, [r3, #4]
 8003194:	2b12      	cmp	r3, #18
 8003196:	d130      	bne.n	80031fa <HAL_GPIO_Init+0x13e>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	689b      	ldr	r3, [r3, #8]
 800319c:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800319e:	697b      	ldr	r3, [r7, #20]
 80031a0:	005b      	lsls	r3, r3, #1
 80031a2:	2203      	movs	r2, #3
 80031a4:	409a      	lsls	r2, r3
 80031a6:	0013      	movs	r3, r2
 80031a8:	43da      	mvns	r2, r3
 80031aa:	693b      	ldr	r3, [r7, #16]
 80031ac:	4013      	ands	r3, r2
 80031ae:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 80031b0:	683b      	ldr	r3, [r7, #0]
 80031b2:	68da      	ldr	r2, [r3, #12]
 80031b4:	697b      	ldr	r3, [r7, #20]
 80031b6:	005b      	lsls	r3, r3, #1
 80031b8:	409a      	lsls	r2, r3
 80031ba:	0013      	movs	r3, r2
 80031bc:	693a      	ldr	r2, [r7, #16]
 80031be:	4313      	orrs	r3, r2
 80031c0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	693a      	ldr	r2, [r7, #16]
 80031c6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	685b      	ldr	r3, [r3, #4]
 80031cc:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 80031ce:	2201      	movs	r2, #1
 80031d0:	697b      	ldr	r3, [r7, #20]
 80031d2:	409a      	lsls	r2, r3
 80031d4:	0013      	movs	r3, r2
 80031d6:	43da      	mvns	r2, r3
 80031d8:	693b      	ldr	r3, [r7, #16]
 80031da:	4013      	ands	r3, r2
 80031dc:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, ((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80031de:	683b      	ldr	r3, [r7, #0]
 80031e0:	685b      	ldr	r3, [r3, #4]
 80031e2:	091b      	lsrs	r3, r3, #4
 80031e4:	2201      	movs	r2, #1
 80031e6:	401a      	ands	r2, r3
 80031e8:	697b      	ldr	r3, [r7, #20]
 80031ea:	409a      	lsls	r2, r3
 80031ec:	0013      	movs	r3, r2
 80031ee:	693a      	ldr	r2, [r7, #16]
 80031f0:	4313      	orrs	r3, r2
 80031f2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	693a      	ldr	r2, [r7, #16]
 80031f8:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	68db      	ldr	r3, [r3, #12]
 80031fe:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003200:	697b      	ldr	r3, [r7, #20]
 8003202:	005b      	lsls	r3, r3, #1
 8003204:	2203      	movs	r2, #3
 8003206:	409a      	lsls	r2, r3
 8003208:	0013      	movs	r3, r2
 800320a:	43da      	mvns	r2, r3
 800320c:	693b      	ldr	r3, [r7, #16]
 800320e:	4013      	ands	r3, r2
 8003210:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 8003212:	683b      	ldr	r3, [r7, #0]
 8003214:	689a      	ldr	r2, [r3, #8]
 8003216:	697b      	ldr	r3, [r7, #20]
 8003218:	005b      	lsls	r3, r3, #1
 800321a:	409a      	lsls	r2, r3
 800321c:	0013      	movs	r3, r2
 800321e:	693a      	ldr	r2, [r7, #16]
 8003220:	4313      	orrs	r3, r2
 8003222:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	693a      	ldr	r2, [r7, #16]
 8003228:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 800322a:	683b      	ldr	r3, [r7, #0]
 800322c:	685a      	ldr	r2, [r3, #4]
 800322e:	2380      	movs	r3, #128	; 0x80
 8003230:	055b      	lsls	r3, r3, #21
 8003232:	4013      	ands	r3, r2
 8003234:	d100      	bne.n	8003238 <HAL_GPIO_Init+0x17c>
 8003236:	e09a      	b.n	800336e <HAL_GPIO_Init+0x2b2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003238:	4b54      	ldr	r3, [pc, #336]	; (800338c <HAL_GPIO_Init+0x2d0>)
 800323a:	4a54      	ldr	r2, [pc, #336]	; (800338c <HAL_GPIO_Init+0x2d0>)
 800323c:	6992      	ldr	r2, [r2, #24]
 800323e:	2101      	movs	r1, #1
 8003240:	430a      	orrs	r2, r1
 8003242:	619a      	str	r2, [r3, #24]
 8003244:	4b51      	ldr	r3, [pc, #324]	; (800338c <HAL_GPIO_Init+0x2d0>)
 8003246:	699b      	ldr	r3, [r3, #24]
 8003248:	2201      	movs	r2, #1
 800324a:	4013      	ands	r3, r2
 800324c:	60bb      	str	r3, [r7, #8]
 800324e:	68bb      	ldr	r3, [r7, #8]
  
        temp = SYSCFG->EXTICR[position >> 2];
 8003250:	4a4f      	ldr	r2, [pc, #316]	; (8003390 <HAL_GPIO_Init+0x2d4>)
 8003252:	697b      	ldr	r3, [r7, #20]
 8003254:	089b      	lsrs	r3, r3, #2
 8003256:	3302      	adds	r3, #2
 8003258:	009b      	lsls	r3, r3, #2
 800325a:	589b      	ldr	r3, [r3, r2]
 800325c:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 800325e:	697b      	ldr	r3, [r7, #20]
 8003260:	2203      	movs	r2, #3
 8003262:	4013      	ands	r3, r2
 8003264:	009b      	lsls	r3, r3, #2
 8003266:	220f      	movs	r2, #15
 8003268:	409a      	lsls	r2, r3
 800326a:	0013      	movs	r3, r2
 800326c:	43da      	mvns	r2, r3
 800326e:	693b      	ldr	r3, [r7, #16]
 8003270:	4013      	ands	r3, r2
 8003272:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003274:	687a      	ldr	r2, [r7, #4]
 8003276:	2390      	movs	r3, #144	; 0x90
 8003278:	05db      	lsls	r3, r3, #23
 800327a:	429a      	cmp	r2, r3
 800327c:	d013      	beq.n	80032a6 <HAL_GPIO_Init+0x1ea>
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	4a44      	ldr	r2, [pc, #272]	; (8003394 <HAL_GPIO_Init+0x2d8>)
 8003282:	4293      	cmp	r3, r2
 8003284:	d00d      	beq.n	80032a2 <HAL_GPIO_Init+0x1e6>
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	4a43      	ldr	r2, [pc, #268]	; (8003398 <HAL_GPIO_Init+0x2dc>)
 800328a:	4293      	cmp	r3, r2
 800328c:	d007      	beq.n	800329e <HAL_GPIO_Init+0x1e2>
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	4a42      	ldr	r2, [pc, #264]	; (800339c <HAL_GPIO_Init+0x2e0>)
 8003292:	4293      	cmp	r3, r2
 8003294:	d101      	bne.n	800329a <HAL_GPIO_Init+0x1de>
 8003296:	2303      	movs	r3, #3
 8003298:	e006      	b.n	80032a8 <HAL_GPIO_Init+0x1ec>
 800329a:	2305      	movs	r3, #5
 800329c:	e004      	b.n	80032a8 <HAL_GPIO_Init+0x1ec>
 800329e:	2302      	movs	r3, #2
 80032a0:	e002      	b.n	80032a8 <HAL_GPIO_Init+0x1ec>
 80032a2:	2301      	movs	r3, #1
 80032a4:	e000      	b.n	80032a8 <HAL_GPIO_Init+0x1ec>
 80032a6:	2300      	movs	r3, #0
 80032a8:	697a      	ldr	r2, [r7, #20]
 80032aa:	2103      	movs	r1, #3
 80032ac:	400a      	ands	r2, r1
 80032ae:	0092      	lsls	r2, r2, #2
 80032b0:	4093      	lsls	r3, r2
 80032b2:	693a      	ldr	r2, [r7, #16]
 80032b4:	4313      	orrs	r3, r2
 80032b6:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 80032b8:	4935      	ldr	r1, [pc, #212]	; (8003390 <HAL_GPIO_Init+0x2d4>)
 80032ba:	697b      	ldr	r3, [r7, #20]
 80032bc:	089b      	lsrs	r3, r3, #2
 80032be:	3302      	adds	r3, #2
 80032c0:	009b      	lsls	r3, r3, #2
 80032c2:	693a      	ldr	r2, [r7, #16]
 80032c4:	505a      	str	r2, [r3, r1]
                  
        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80032c6:	4b36      	ldr	r3, [pc, #216]	; (80033a0 <HAL_GPIO_Init+0x2e4>)
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	43da      	mvns	r2, r3
 80032d0:	693b      	ldr	r3, [r7, #16]
 80032d2:	4013      	ands	r3, r2
 80032d4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80032d6:	683b      	ldr	r3, [r7, #0]
 80032d8:	685a      	ldr	r2, [r3, #4]
 80032da:	2380      	movs	r3, #128	; 0x80
 80032dc:	025b      	lsls	r3, r3, #9
 80032de:	4013      	ands	r3, r2
 80032e0:	d003      	beq.n	80032ea <HAL_GPIO_Init+0x22e>
        {
          SET_BIT(temp, iocurrent); 
 80032e2:	693a      	ldr	r2, [r7, #16]
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	4313      	orrs	r3, r2
 80032e8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80032ea:	4b2d      	ldr	r3, [pc, #180]	; (80033a0 <HAL_GPIO_Init+0x2e4>)
 80032ec:	693a      	ldr	r2, [r7, #16]
 80032ee:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 80032f0:	4b2b      	ldr	r3, [pc, #172]	; (80033a0 <HAL_GPIO_Init+0x2e4>)
 80032f2:	685b      	ldr	r3, [r3, #4]
 80032f4:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);      
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	43da      	mvns	r2, r3
 80032fa:	693b      	ldr	r3, [r7, #16]
 80032fc:	4013      	ands	r3, r2
 80032fe:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003300:	683b      	ldr	r3, [r7, #0]
 8003302:	685a      	ldr	r2, [r3, #4]
 8003304:	2380      	movs	r3, #128	; 0x80
 8003306:	029b      	lsls	r3, r3, #10
 8003308:	4013      	ands	r3, r2
 800330a:	d003      	beq.n	8003314 <HAL_GPIO_Init+0x258>
        { 
          SET_BIT(temp, iocurrent); 
 800330c:	693a      	ldr	r2, [r7, #16]
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	4313      	orrs	r3, r2
 8003312:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8003314:	4b22      	ldr	r3, [pc, #136]	; (80033a0 <HAL_GPIO_Init+0x2e4>)
 8003316:	693a      	ldr	r2, [r7, #16]
 8003318:	605a      	str	r2, [r3, #4]
  
        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800331a:	4b21      	ldr	r3, [pc, #132]	; (80033a0 <HAL_GPIO_Init+0x2e4>)
 800331c:	689b      	ldr	r3, [r3, #8]
 800331e:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	43da      	mvns	r2, r3
 8003324:	693b      	ldr	r3, [r7, #16]
 8003326:	4013      	ands	r3, r2
 8003328:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800332a:	683b      	ldr	r3, [r7, #0]
 800332c:	685a      	ldr	r2, [r3, #4]
 800332e:	2380      	movs	r3, #128	; 0x80
 8003330:	035b      	lsls	r3, r3, #13
 8003332:	4013      	ands	r3, r2
 8003334:	d003      	beq.n	800333e <HAL_GPIO_Init+0x282>
        {
          SET_BIT(temp, iocurrent); 
 8003336:	693a      	ldr	r2, [r7, #16]
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	4313      	orrs	r3, r2
 800333c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800333e:	4b18      	ldr	r3, [pc, #96]	; (80033a0 <HAL_GPIO_Init+0x2e4>)
 8003340:	693a      	ldr	r2, [r7, #16]
 8003342:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8003344:	4b16      	ldr	r3, [pc, #88]	; (80033a0 <HAL_GPIO_Init+0x2e4>)
 8003346:	68db      	ldr	r3, [r3, #12]
 8003348:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	43da      	mvns	r2, r3
 800334e:	693b      	ldr	r3, [r7, #16]
 8003350:	4013      	ands	r3, r2
 8003352:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003354:	683b      	ldr	r3, [r7, #0]
 8003356:	685a      	ldr	r2, [r3, #4]
 8003358:	2380      	movs	r3, #128	; 0x80
 800335a:	039b      	lsls	r3, r3, #14
 800335c:	4013      	ands	r3, r2
 800335e:	d003      	beq.n	8003368 <HAL_GPIO_Init+0x2ac>
        {
          SET_BIT(temp, iocurrent); 
 8003360:	693a      	ldr	r2, [r7, #16]
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	4313      	orrs	r3, r2
 8003366:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8003368:	4b0d      	ldr	r3, [pc, #52]	; (80033a0 <HAL_GPIO_Init+0x2e4>)
 800336a:	693a      	ldr	r2, [r7, #16]
 800336c:	60da      	str	r2, [r3, #12]
      }
    }
    
    position++;
 800336e:	697b      	ldr	r3, [r7, #20]
 8003370:	3301      	adds	r3, #1
 8003372:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != RESET)
 8003374:	683b      	ldr	r3, [r7, #0]
 8003376:	681a      	ldr	r2, [r3, #0]
 8003378:	697b      	ldr	r3, [r7, #20]
 800337a:	40da      	lsrs	r2, r3
 800337c:	1e13      	subs	r3, r2, #0
 800337e:	d000      	beq.n	8003382 <HAL_GPIO_Init+0x2c6>
 8003380:	e6a8      	b.n	80030d4 <HAL_GPIO_Init+0x18>
  } 
}
 8003382:	46c0      	nop			; (mov r8, r8)
 8003384:	46bd      	mov	sp, r7
 8003386:	b006      	add	sp, #24
 8003388:	bd80      	pop	{r7, pc}
 800338a:	46c0      	nop			; (mov r8, r8)
 800338c:	40021000 	.word	0x40021000
 8003390:	40010000 	.word	0x40010000
 8003394:	48000400 	.word	0x48000400
 8003398:	48000800 	.word	0x48000800
 800339c:	48000c00 	.word	0x48000c00
 80033a0:	40010400 	.word	0x40010400

080033a4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80033a4:	b580      	push	{r7, lr}
 80033a6:	b082      	sub	sp, #8
 80033a8:	af00      	add	r7, sp, #0
 80033aa:	6078      	str	r0, [r7, #4]
 80033ac:	0008      	movs	r0, r1
 80033ae:	0011      	movs	r1, r2
 80033b0:	1cbb      	adds	r3, r7, #2
 80033b2:	1c02      	adds	r2, r0, #0
 80033b4:	801a      	strh	r2, [r3, #0]
 80033b6:	1c7b      	adds	r3, r7, #1
 80033b8:	1c0a      	adds	r2, r1, #0
 80033ba:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80033bc:	1c7b      	adds	r3, r7, #1
 80033be:	781b      	ldrb	r3, [r3, #0]
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d004      	beq.n	80033ce <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80033c4:	1cbb      	adds	r3, r7, #2
 80033c6:	881a      	ldrh	r2, [r3, #0]
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80033cc:	e003      	b.n	80033d6 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80033ce:	1cbb      	adds	r3, r7, #2
 80033d0:	881a      	ldrh	r2, [r3, #0]
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	629a      	str	r2, [r3, #40]	; 0x28
}
 80033d6:	46c0      	nop			; (mov r8, r8)
 80033d8:	46bd      	mov	sp, r7
 80033da:	b002      	add	sp, #8
 80033dc:	bd80      	pop	{r7, pc}
	...

080033e0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80033e0:	b580      	push	{r7, lr}
 80033e2:	b086      	sub	sp, #24
 80033e4:	af00      	add	r7, sp, #0
 80033e6:	6078      	str	r0, [r7, #4]
   uint32_t tickstart = 0U;
 80033e8:	2300      	movs	r3, #0
 80033ea:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	2201      	movs	r2, #1
 80033f2:	4013      	ands	r3, r2
 80033f4:	d100      	bne.n	80033f8 <HAL_RCC_OscConfig+0x18>
 80033f6:	e08d      	b.n	8003514 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80033f8:	4bc3      	ldr	r3, [pc, #780]	; (8003708 <HAL_RCC_OscConfig+0x328>)
 80033fa:	685b      	ldr	r3, [r3, #4]
 80033fc:	220c      	movs	r2, #12
 80033fe:	4013      	ands	r3, r2
 8003400:	2b04      	cmp	r3, #4
 8003402:	d00e      	beq.n	8003422 <HAL_RCC_OscConfig+0x42>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003404:	4bc0      	ldr	r3, [pc, #768]	; (8003708 <HAL_RCC_OscConfig+0x328>)
 8003406:	685b      	ldr	r3, [r3, #4]
 8003408:	220c      	movs	r2, #12
 800340a:	4013      	ands	r3, r2
 800340c:	2b08      	cmp	r3, #8
 800340e:	d116      	bne.n	800343e <HAL_RCC_OscConfig+0x5e>
 8003410:	4bbd      	ldr	r3, [pc, #756]	; (8003708 <HAL_RCC_OscConfig+0x328>)
 8003412:	685a      	ldr	r2, [r3, #4]
 8003414:	2380      	movs	r3, #128	; 0x80
 8003416:	025b      	lsls	r3, r3, #9
 8003418:	401a      	ands	r2, r3
 800341a:	2380      	movs	r3, #128	; 0x80
 800341c:	025b      	lsls	r3, r3, #9
 800341e:	429a      	cmp	r2, r3
 8003420:	d10d      	bne.n	800343e <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003422:	4bb9      	ldr	r3, [pc, #740]	; (8003708 <HAL_RCC_OscConfig+0x328>)
 8003424:	681a      	ldr	r2, [r3, #0]
 8003426:	2380      	movs	r3, #128	; 0x80
 8003428:	029b      	lsls	r3, r3, #10
 800342a:	4013      	ands	r3, r2
 800342c:	d100      	bne.n	8003430 <HAL_RCC_OscConfig+0x50>
 800342e:	e070      	b.n	8003512 <HAL_RCC_OscConfig+0x132>
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	685b      	ldr	r3, [r3, #4]
 8003434:	2b00      	cmp	r3, #0
 8003436:	d000      	beq.n	800343a <HAL_RCC_OscConfig+0x5a>
 8003438:	e06b      	b.n	8003512 <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 800343a:	2301      	movs	r3, #1
 800343c:	e2b5      	b.n	80039aa <HAL_RCC_OscConfig+0x5ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	685b      	ldr	r3, [r3, #4]
 8003442:	2b01      	cmp	r3, #1
 8003444:	d107      	bne.n	8003456 <HAL_RCC_OscConfig+0x76>
 8003446:	4bb0      	ldr	r3, [pc, #704]	; (8003708 <HAL_RCC_OscConfig+0x328>)
 8003448:	4aaf      	ldr	r2, [pc, #700]	; (8003708 <HAL_RCC_OscConfig+0x328>)
 800344a:	6812      	ldr	r2, [r2, #0]
 800344c:	2180      	movs	r1, #128	; 0x80
 800344e:	0249      	lsls	r1, r1, #9
 8003450:	430a      	orrs	r2, r1
 8003452:	601a      	str	r2, [r3, #0]
 8003454:	e02f      	b.n	80034b6 <HAL_RCC_OscConfig+0xd6>
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	685b      	ldr	r3, [r3, #4]
 800345a:	2b00      	cmp	r3, #0
 800345c:	d10c      	bne.n	8003478 <HAL_RCC_OscConfig+0x98>
 800345e:	4baa      	ldr	r3, [pc, #680]	; (8003708 <HAL_RCC_OscConfig+0x328>)
 8003460:	4aa9      	ldr	r2, [pc, #676]	; (8003708 <HAL_RCC_OscConfig+0x328>)
 8003462:	6812      	ldr	r2, [r2, #0]
 8003464:	49a9      	ldr	r1, [pc, #676]	; (800370c <HAL_RCC_OscConfig+0x32c>)
 8003466:	400a      	ands	r2, r1
 8003468:	601a      	str	r2, [r3, #0]
 800346a:	4ba7      	ldr	r3, [pc, #668]	; (8003708 <HAL_RCC_OscConfig+0x328>)
 800346c:	4aa6      	ldr	r2, [pc, #664]	; (8003708 <HAL_RCC_OscConfig+0x328>)
 800346e:	6812      	ldr	r2, [r2, #0]
 8003470:	49a7      	ldr	r1, [pc, #668]	; (8003710 <HAL_RCC_OscConfig+0x330>)
 8003472:	400a      	ands	r2, r1
 8003474:	601a      	str	r2, [r3, #0]
 8003476:	e01e      	b.n	80034b6 <HAL_RCC_OscConfig+0xd6>
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	685b      	ldr	r3, [r3, #4]
 800347c:	2b05      	cmp	r3, #5
 800347e:	d10e      	bne.n	800349e <HAL_RCC_OscConfig+0xbe>
 8003480:	4ba1      	ldr	r3, [pc, #644]	; (8003708 <HAL_RCC_OscConfig+0x328>)
 8003482:	4aa1      	ldr	r2, [pc, #644]	; (8003708 <HAL_RCC_OscConfig+0x328>)
 8003484:	6812      	ldr	r2, [r2, #0]
 8003486:	2180      	movs	r1, #128	; 0x80
 8003488:	02c9      	lsls	r1, r1, #11
 800348a:	430a      	orrs	r2, r1
 800348c:	601a      	str	r2, [r3, #0]
 800348e:	4b9e      	ldr	r3, [pc, #632]	; (8003708 <HAL_RCC_OscConfig+0x328>)
 8003490:	4a9d      	ldr	r2, [pc, #628]	; (8003708 <HAL_RCC_OscConfig+0x328>)
 8003492:	6812      	ldr	r2, [r2, #0]
 8003494:	2180      	movs	r1, #128	; 0x80
 8003496:	0249      	lsls	r1, r1, #9
 8003498:	430a      	orrs	r2, r1
 800349a:	601a      	str	r2, [r3, #0]
 800349c:	e00b      	b.n	80034b6 <HAL_RCC_OscConfig+0xd6>
 800349e:	4b9a      	ldr	r3, [pc, #616]	; (8003708 <HAL_RCC_OscConfig+0x328>)
 80034a0:	4a99      	ldr	r2, [pc, #612]	; (8003708 <HAL_RCC_OscConfig+0x328>)
 80034a2:	6812      	ldr	r2, [r2, #0]
 80034a4:	4999      	ldr	r1, [pc, #612]	; (800370c <HAL_RCC_OscConfig+0x32c>)
 80034a6:	400a      	ands	r2, r1
 80034a8:	601a      	str	r2, [r3, #0]
 80034aa:	4b97      	ldr	r3, [pc, #604]	; (8003708 <HAL_RCC_OscConfig+0x328>)
 80034ac:	4a96      	ldr	r2, [pc, #600]	; (8003708 <HAL_RCC_OscConfig+0x328>)
 80034ae:	6812      	ldr	r2, [r2, #0]
 80034b0:	4997      	ldr	r1, [pc, #604]	; (8003710 <HAL_RCC_OscConfig+0x330>)
 80034b2:	400a      	ands	r2, r1
 80034b4:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	685b      	ldr	r3, [r3, #4]
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d014      	beq.n	80034e8 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034be:	f7ff fcb3 	bl	8002e28 <HAL_GetTick>
 80034c2:	0003      	movs	r3, r0
 80034c4:	613b      	str	r3, [r7, #16]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80034c6:	e008      	b.n	80034da <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80034c8:	f7ff fcae 	bl	8002e28 <HAL_GetTick>
 80034cc:	0002      	movs	r2, r0
 80034ce:	693b      	ldr	r3, [r7, #16]
 80034d0:	1ad3      	subs	r3, r2, r3
 80034d2:	2b64      	cmp	r3, #100	; 0x64
 80034d4:	d901      	bls.n	80034da <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80034d6:	2303      	movs	r3, #3
 80034d8:	e267      	b.n	80039aa <HAL_RCC_OscConfig+0x5ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80034da:	4b8b      	ldr	r3, [pc, #556]	; (8003708 <HAL_RCC_OscConfig+0x328>)
 80034dc:	681a      	ldr	r2, [r3, #0]
 80034de:	2380      	movs	r3, #128	; 0x80
 80034e0:	029b      	lsls	r3, r3, #10
 80034e2:	4013      	ands	r3, r2
 80034e4:	d0f0      	beq.n	80034c8 <HAL_RCC_OscConfig+0xe8>
 80034e6:	e015      	b.n	8003514 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034e8:	f7ff fc9e 	bl	8002e28 <HAL_GetTick>
 80034ec:	0003      	movs	r3, r0
 80034ee:	613b      	str	r3, [r7, #16]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80034f0:	e008      	b.n	8003504 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80034f2:	f7ff fc99 	bl	8002e28 <HAL_GetTick>
 80034f6:	0002      	movs	r2, r0
 80034f8:	693b      	ldr	r3, [r7, #16]
 80034fa:	1ad3      	subs	r3, r2, r3
 80034fc:	2b64      	cmp	r3, #100	; 0x64
 80034fe:	d901      	bls.n	8003504 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 8003500:	2303      	movs	r3, #3
 8003502:	e252      	b.n	80039aa <HAL_RCC_OscConfig+0x5ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003504:	4b80      	ldr	r3, [pc, #512]	; (8003708 <HAL_RCC_OscConfig+0x328>)
 8003506:	681a      	ldr	r2, [r3, #0]
 8003508:	2380      	movs	r3, #128	; 0x80
 800350a:	029b      	lsls	r3, r3, #10
 800350c:	4013      	ands	r3, r2
 800350e:	d1f0      	bne.n	80034f2 <HAL_RCC_OscConfig+0x112>
 8003510:	e000      	b.n	8003514 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003512:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	2202      	movs	r2, #2
 800351a:	4013      	ands	r3, r2
 800351c:	d100      	bne.n	8003520 <HAL_RCC_OscConfig+0x140>
 800351e:	e069      	b.n	80035f4 <HAL_RCC_OscConfig+0x214>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8003520:	4b79      	ldr	r3, [pc, #484]	; (8003708 <HAL_RCC_OscConfig+0x328>)
 8003522:	685b      	ldr	r3, [r3, #4]
 8003524:	220c      	movs	r2, #12
 8003526:	4013      	ands	r3, r2
 8003528:	d00b      	beq.n	8003542 <HAL_RCC_OscConfig+0x162>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 800352a:	4b77      	ldr	r3, [pc, #476]	; (8003708 <HAL_RCC_OscConfig+0x328>)
 800352c:	685b      	ldr	r3, [r3, #4]
 800352e:	220c      	movs	r2, #12
 8003530:	4013      	ands	r3, r2
 8003532:	2b08      	cmp	r3, #8
 8003534:	d11c      	bne.n	8003570 <HAL_RCC_OscConfig+0x190>
 8003536:	4b74      	ldr	r3, [pc, #464]	; (8003708 <HAL_RCC_OscConfig+0x328>)
 8003538:	685a      	ldr	r2, [r3, #4]
 800353a:	2380      	movs	r3, #128	; 0x80
 800353c:	025b      	lsls	r3, r3, #9
 800353e:	4013      	ands	r3, r2
 8003540:	d116      	bne.n	8003570 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003542:	4b71      	ldr	r3, [pc, #452]	; (8003708 <HAL_RCC_OscConfig+0x328>)
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	2202      	movs	r2, #2
 8003548:	4013      	ands	r3, r2
 800354a:	d005      	beq.n	8003558 <HAL_RCC_OscConfig+0x178>
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	68db      	ldr	r3, [r3, #12]
 8003550:	2b01      	cmp	r3, #1
 8003552:	d001      	beq.n	8003558 <HAL_RCC_OscConfig+0x178>
      {
        return HAL_ERROR;
 8003554:	2301      	movs	r3, #1
 8003556:	e228      	b.n	80039aa <HAL_RCC_OscConfig+0x5ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003558:	4a6b      	ldr	r2, [pc, #428]	; (8003708 <HAL_RCC_OscConfig+0x328>)
 800355a:	4b6b      	ldr	r3, [pc, #428]	; (8003708 <HAL_RCC_OscConfig+0x328>)
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	21f8      	movs	r1, #248	; 0xf8
 8003560:	438b      	bics	r3, r1
 8003562:	0019      	movs	r1, r3
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	691b      	ldr	r3, [r3, #16]
 8003568:	00db      	lsls	r3, r3, #3
 800356a:	430b      	orrs	r3, r1
 800356c:	6013      	str	r3, [r2, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800356e:	e041      	b.n	80035f4 <HAL_RCC_OscConfig+0x214>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	68db      	ldr	r3, [r3, #12]
 8003574:	2b00      	cmp	r3, #0
 8003576:	d024      	beq.n	80035c2 <HAL_RCC_OscConfig+0x1e2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003578:	4b63      	ldr	r3, [pc, #396]	; (8003708 <HAL_RCC_OscConfig+0x328>)
 800357a:	4a63      	ldr	r2, [pc, #396]	; (8003708 <HAL_RCC_OscConfig+0x328>)
 800357c:	6812      	ldr	r2, [r2, #0]
 800357e:	2101      	movs	r1, #1
 8003580:	430a      	orrs	r2, r1
 8003582:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003584:	f7ff fc50 	bl	8002e28 <HAL_GetTick>
 8003588:	0003      	movs	r3, r0
 800358a:	613b      	str	r3, [r7, #16]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800358c:	e008      	b.n	80035a0 <HAL_RCC_OscConfig+0x1c0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800358e:	f7ff fc4b 	bl	8002e28 <HAL_GetTick>
 8003592:	0002      	movs	r2, r0
 8003594:	693b      	ldr	r3, [r7, #16]
 8003596:	1ad3      	subs	r3, r2, r3
 8003598:	2b02      	cmp	r3, #2
 800359a:	d901      	bls.n	80035a0 <HAL_RCC_OscConfig+0x1c0>
          {
            return HAL_TIMEOUT;
 800359c:	2303      	movs	r3, #3
 800359e:	e204      	b.n	80039aa <HAL_RCC_OscConfig+0x5ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80035a0:	4b59      	ldr	r3, [pc, #356]	; (8003708 <HAL_RCC_OscConfig+0x328>)
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	2202      	movs	r2, #2
 80035a6:	4013      	ands	r3, r2
 80035a8:	d0f1      	beq.n	800358e <HAL_RCC_OscConfig+0x1ae>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80035aa:	4a57      	ldr	r2, [pc, #348]	; (8003708 <HAL_RCC_OscConfig+0x328>)
 80035ac:	4b56      	ldr	r3, [pc, #344]	; (8003708 <HAL_RCC_OscConfig+0x328>)
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	21f8      	movs	r1, #248	; 0xf8
 80035b2:	438b      	bics	r3, r1
 80035b4:	0019      	movs	r1, r3
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	691b      	ldr	r3, [r3, #16]
 80035ba:	00db      	lsls	r3, r3, #3
 80035bc:	430b      	orrs	r3, r1
 80035be:	6013      	str	r3, [r2, #0]
 80035c0:	e018      	b.n	80035f4 <HAL_RCC_OscConfig+0x214>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80035c2:	4b51      	ldr	r3, [pc, #324]	; (8003708 <HAL_RCC_OscConfig+0x328>)
 80035c4:	4a50      	ldr	r2, [pc, #320]	; (8003708 <HAL_RCC_OscConfig+0x328>)
 80035c6:	6812      	ldr	r2, [r2, #0]
 80035c8:	2101      	movs	r1, #1
 80035ca:	438a      	bics	r2, r1
 80035cc:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035ce:	f7ff fc2b 	bl	8002e28 <HAL_GetTick>
 80035d2:	0003      	movs	r3, r0
 80035d4:	613b      	str	r3, [r7, #16]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80035d6:	e008      	b.n	80035ea <HAL_RCC_OscConfig+0x20a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80035d8:	f7ff fc26 	bl	8002e28 <HAL_GetTick>
 80035dc:	0002      	movs	r2, r0
 80035de:	693b      	ldr	r3, [r7, #16]
 80035e0:	1ad3      	subs	r3, r2, r3
 80035e2:	2b02      	cmp	r3, #2
 80035e4:	d901      	bls.n	80035ea <HAL_RCC_OscConfig+0x20a>
          {
            return HAL_TIMEOUT;
 80035e6:	2303      	movs	r3, #3
 80035e8:	e1df      	b.n	80039aa <HAL_RCC_OscConfig+0x5ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80035ea:	4b47      	ldr	r3, [pc, #284]	; (8003708 <HAL_RCC_OscConfig+0x328>)
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	2202      	movs	r2, #2
 80035f0:	4013      	ands	r3, r2
 80035f2:	d1f1      	bne.n	80035d8 <HAL_RCC_OscConfig+0x1f8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	2208      	movs	r2, #8
 80035fa:	4013      	ands	r3, r2
 80035fc:	d036      	beq.n	800366c <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	69db      	ldr	r3, [r3, #28]
 8003602:	2b00      	cmp	r3, #0
 8003604:	d019      	beq.n	800363a <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003606:	4b40      	ldr	r3, [pc, #256]	; (8003708 <HAL_RCC_OscConfig+0x328>)
 8003608:	4a3f      	ldr	r2, [pc, #252]	; (8003708 <HAL_RCC_OscConfig+0x328>)
 800360a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800360c:	2101      	movs	r1, #1
 800360e:	430a      	orrs	r2, r1
 8003610:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003612:	f7ff fc09 	bl	8002e28 <HAL_GetTick>
 8003616:	0003      	movs	r3, r0
 8003618:	613b      	str	r3, [r7, #16]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800361a:	e008      	b.n	800362e <HAL_RCC_OscConfig+0x24e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800361c:	f7ff fc04 	bl	8002e28 <HAL_GetTick>
 8003620:	0002      	movs	r2, r0
 8003622:	693b      	ldr	r3, [r7, #16]
 8003624:	1ad3      	subs	r3, r2, r3
 8003626:	2b02      	cmp	r3, #2
 8003628:	d901      	bls.n	800362e <HAL_RCC_OscConfig+0x24e>
        {
          return HAL_TIMEOUT;
 800362a:	2303      	movs	r3, #3
 800362c:	e1bd      	b.n	80039aa <HAL_RCC_OscConfig+0x5ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800362e:	4b36      	ldr	r3, [pc, #216]	; (8003708 <HAL_RCC_OscConfig+0x328>)
 8003630:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003632:	2202      	movs	r2, #2
 8003634:	4013      	ands	r3, r2
 8003636:	d0f1      	beq.n	800361c <HAL_RCC_OscConfig+0x23c>
 8003638:	e018      	b.n	800366c <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800363a:	4b33      	ldr	r3, [pc, #204]	; (8003708 <HAL_RCC_OscConfig+0x328>)
 800363c:	4a32      	ldr	r2, [pc, #200]	; (8003708 <HAL_RCC_OscConfig+0x328>)
 800363e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003640:	2101      	movs	r1, #1
 8003642:	438a      	bics	r2, r1
 8003644:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003646:	f7ff fbef 	bl	8002e28 <HAL_GetTick>
 800364a:	0003      	movs	r3, r0
 800364c:	613b      	str	r3, [r7, #16]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800364e:	e008      	b.n	8003662 <HAL_RCC_OscConfig+0x282>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003650:	f7ff fbea 	bl	8002e28 <HAL_GetTick>
 8003654:	0002      	movs	r2, r0
 8003656:	693b      	ldr	r3, [r7, #16]
 8003658:	1ad3      	subs	r3, r2, r3
 800365a:	2b02      	cmp	r3, #2
 800365c:	d901      	bls.n	8003662 <HAL_RCC_OscConfig+0x282>
        {
          return HAL_TIMEOUT;
 800365e:	2303      	movs	r3, #3
 8003660:	e1a3      	b.n	80039aa <HAL_RCC_OscConfig+0x5ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003662:	4b29      	ldr	r3, [pc, #164]	; (8003708 <HAL_RCC_OscConfig+0x328>)
 8003664:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003666:	2202      	movs	r2, #2
 8003668:	4013      	ands	r3, r2
 800366a:	d1f1      	bne.n	8003650 <HAL_RCC_OscConfig+0x270>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	2204      	movs	r2, #4
 8003672:	4013      	ands	r3, r2
 8003674:	d100      	bne.n	8003678 <HAL_RCC_OscConfig+0x298>
 8003676:	e0b5      	b.n	80037e4 <HAL_RCC_OscConfig+0x404>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003678:	2317      	movs	r3, #23
 800367a:	18fb      	adds	r3, r7, r3
 800367c:	2200      	movs	r2, #0
 800367e:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003680:	4b21      	ldr	r3, [pc, #132]	; (8003708 <HAL_RCC_OscConfig+0x328>)
 8003682:	69da      	ldr	r2, [r3, #28]
 8003684:	2380      	movs	r3, #128	; 0x80
 8003686:	055b      	lsls	r3, r3, #21
 8003688:	4013      	ands	r3, r2
 800368a:	d111      	bne.n	80036b0 <HAL_RCC_OscConfig+0x2d0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800368c:	4b1e      	ldr	r3, [pc, #120]	; (8003708 <HAL_RCC_OscConfig+0x328>)
 800368e:	4a1e      	ldr	r2, [pc, #120]	; (8003708 <HAL_RCC_OscConfig+0x328>)
 8003690:	69d2      	ldr	r2, [r2, #28]
 8003692:	2180      	movs	r1, #128	; 0x80
 8003694:	0549      	lsls	r1, r1, #21
 8003696:	430a      	orrs	r2, r1
 8003698:	61da      	str	r2, [r3, #28]
 800369a:	4b1b      	ldr	r3, [pc, #108]	; (8003708 <HAL_RCC_OscConfig+0x328>)
 800369c:	69da      	ldr	r2, [r3, #28]
 800369e:	2380      	movs	r3, #128	; 0x80
 80036a0:	055b      	lsls	r3, r3, #21
 80036a2:	4013      	ands	r3, r2
 80036a4:	60fb      	str	r3, [r7, #12]
 80036a6:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80036a8:	2317      	movs	r3, #23
 80036aa:	18fb      	adds	r3, r7, r3
 80036ac:	2201      	movs	r2, #1
 80036ae:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80036b0:	4b18      	ldr	r3, [pc, #96]	; (8003714 <HAL_RCC_OscConfig+0x334>)
 80036b2:	681a      	ldr	r2, [r3, #0]
 80036b4:	2380      	movs	r3, #128	; 0x80
 80036b6:	005b      	lsls	r3, r3, #1
 80036b8:	4013      	ands	r3, r2
 80036ba:	d11a      	bne.n	80036f2 <HAL_RCC_OscConfig+0x312>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80036bc:	4b15      	ldr	r3, [pc, #84]	; (8003714 <HAL_RCC_OscConfig+0x334>)
 80036be:	4a15      	ldr	r2, [pc, #84]	; (8003714 <HAL_RCC_OscConfig+0x334>)
 80036c0:	6812      	ldr	r2, [r2, #0]
 80036c2:	2180      	movs	r1, #128	; 0x80
 80036c4:	0049      	lsls	r1, r1, #1
 80036c6:	430a      	orrs	r2, r1
 80036c8:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80036ca:	f7ff fbad 	bl	8002e28 <HAL_GetTick>
 80036ce:	0003      	movs	r3, r0
 80036d0:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80036d2:	e008      	b.n	80036e6 <HAL_RCC_OscConfig+0x306>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80036d4:	f7ff fba8 	bl	8002e28 <HAL_GetTick>
 80036d8:	0002      	movs	r2, r0
 80036da:	693b      	ldr	r3, [r7, #16]
 80036dc:	1ad3      	subs	r3, r2, r3
 80036de:	2b64      	cmp	r3, #100	; 0x64
 80036e0:	d901      	bls.n	80036e6 <HAL_RCC_OscConfig+0x306>
        {
          return HAL_TIMEOUT;
 80036e2:	2303      	movs	r3, #3
 80036e4:	e161      	b.n	80039aa <HAL_RCC_OscConfig+0x5ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80036e6:	4b0b      	ldr	r3, [pc, #44]	; (8003714 <HAL_RCC_OscConfig+0x334>)
 80036e8:	681a      	ldr	r2, [r3, #0]
 80036ea:	2380      	movs	r3, #128	; 0x80
 80036ec:	005b      	lsls	r3, r3, #1
 80036ee:	4013      	ands	r3, r2
 80036f0:	d0f0      	beq.n	80036d4 <HAL_RCC_OscConfig+0x2f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	689b      	ldr	r3, [r3, #8]
 80036f6:	2b01      	cmp	r3, #1
 80036f8:	d10e      	bne.n	8003718 <HAL_RCC_OscConfig+0x338>
 80036fa:	4b03      	ldr	r3, [pc, #12]	; (8003708 <HAL_RCC_OscConfig+0x328>)
 80036fc:	4a02      	ldr	r2, [pc, #8]	; (8003708 <HAL_RCC_OscConfig+0x328>)
 80036fe:	6a12      	ldr	r2, [r2, #32]
 8003700:	2101      	movs	r1, #1
 8003702:	430a      	orrs	r2, r1
 8003704:	621a      	str	r2, [r3, #32]
 8003706:	e035      	b.n	8003774 <HAL_RCC_OscConfig+0x394>
 8003708:	40021000 	.word	0x40021000
 800370c:	fffeffff 	.word	0xfffeffff
 8003710:	fffbffff 	.word	0xfffbffff
 8003714:	40007000 	.word	0x40007000
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	689b      	ldr	r3, [r3, #8]
 800371c:	2b00      	cmp	r3, #0
 800371e:	d10c      	bne.n	800373a <HAL_RCC_OscConfig+0x35a>
 8003720:	4ba4      	ldr	r3, [pc, #656]	; (80039b4 <HAL_RCC_OscConfig+0x5d4>)
 8003722:	4aa4      	ldr	r2, [pc, #656]	; (80039b4 <HAL_RCC_OscConfig+0x5d4>)
 8003724:	6a12      	ldr	r2, [r2, #32]
 8003726:	2101      	movs	r1, #1
 8003728:	438a      	bics	r2, r1
 800372a:	621a      	str	r2, [r3, #32]
 800372c:	4ba1      	ldr	r3, [pc, #644]	; (80039b4 <HAL_RCC_OscConfig+0x5d4>)
 800372e:	4aa1      	ldr	r2, [pc, #644]	; (80039b4 <HAL_RCC_OscConfig+0x5d4>)
 8003730:	6a12      	ldr	r2, [r2, #32]
 8003732:	2104      	movs	r1, #4
 8003734:	438a      	bics	r2, r1
 8003736:	621a      	str	r2, [r3, #32]
 8003738:	e01c      	b.n	8003774 <HAL_RCC_OscConfig+0x394>
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	689b      	ldr	r3, [r3, #8]
 800373e:	2b05      	cmp	r3, #5
 8003740:	d10c      	bne.n	800375c <HAL_RCC_OscConfig+0x37c>
 8003742:	4b9c      	ldr	r3, [pc, #624]	; (80039b4 <HAL_RCC_OscConfig+0x5d4>)
 8003744:	4a9b      	ldr	r2, [pc, #620]	; (80039b4 <HAL_RCC_OscConfig+0x5d4>)
 8003746:	6a12      	ldr	r2, [r2, #32]
 8003748:	2104      	movs	r1, #4
 800374a:	430a      	orrs	r2, r1
 800374c:	621a      	str	r2, [r3, #32]
 800374e:	4b99      	ldr	r3, [pc, #612]	; (80039b4 <HAL_RCC_OscConfig+0x5d4>)
 8003750:	4a98      	ldr	r2, [pc, #608]	; (80039b4 <HAL_RCC_OscConfig+0x5d4>)
 8003752:	6a12      	ldr	r2, [r2, #32]
 8003754:	2101      	movs	r1, #1
 8003756:	430a      	orrs	r2, r1
 8003758:	621a      	str	r2, [r3, #32]
 800375a:	e00b      	b.n	8003774 <HAL_RCC_OscConfig+0x394>
 800375c:	4b95      	ldr	r3, [pc, #596]	; (80039b4 <HAL_RCC_OscConfig+0x5d4>)
 800375e:	4a95      	ldr	r2, [pc, #596]	; (80039b4 <HAL_RCC_OscConfig+0x5d4>)
 8003760:	6a12      	ldr	r2, [r2, #32]
 8003762:	2101      	movs	r1, #1
 8003764:	438a      	bics	r2, r1
 8003766:	621a      	str	r2, [r3, #32]
 8003768:	4b92      	ldr	r3, [pc, #584]	; (80039b4 <HAL_RCC_OscConfig+0x5d4>)
 800376a:	4a92      	ldr	r2, [pc, #584]	; (80039b4 <HAL_RCC_OscConfig+0x5d4>)
 800376c:	6a12      	ldr	r2, [r2, #32]
 800376e:	2104      	movs	r1, #4
 8003770:	438a      	bics	r2, r1
 8003772:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	689b      	ldr	r3, [r3, #8]
 8003778:	2b00      	cmp	r3, #0
 800377a:	d014      	beq.n	80037a6 <HAL_RCC_OscConfig+0x3c6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800377c:	f7ff fb54 	bl	8002e28 <HAL_GetTick>
 8003780:	0003      	movs	r3, r0
 8003782:	613b      	str	r3, [r7, #16]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003784:	e009      	b.n	800379a <HAL_RCC_OscConfig+0x3ba>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003786:	f7ff fb4f 	bl	8002e28 <HAL_GetTick>
 800378a:	0002      	movs	r2, r0
 800378c:	693b      	ldr	r3, [r7, #16]
 800378e:	1ad3      	subs	r3, r2, r3
 8003790:	4a89      	ldr	r2, [pc, #548]	; (80039b8 <HAL_RCC_OscConfig+0x5d8>)
 8003792:	4293      	cmp	r3, r2
 8003794:	d901      	bls.n	800379a <HAL_RCC_OscConfig+0x3ba>
        {
          return HAL_TIMEOUT;
 8003796:	2303      	movs	r3, #3
 8003798:	e107      	b.n	80039aa <HAL_RCC_OscConfig+0x5ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800379a:	4b86      	ldr	r3, [pc, #536]	; (80039b4 <HAL_RCC_OscConfig+0x5d4>)
 800379c:	6a1b      	ldr	r3, [r3, #32]
 800379e:	2202      	movs	r2, #2
 80037a0:	4013      	ands	r3, r2
 80037a2:	d0f0      	beq.n	8003786 <HAL_RCC_OscConfig+0x3a6>
 80037a4:	e013      	b.n	80037ce <HAL_RCC_OscConfig+0x3ee>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80037a6:	f7ff fb3f 	bl	8002e28 <HAL_GetTick>
 80037aa:	0003      	movs	r3, r0
 80037ac:	613b      	str	r3, [r7, #16]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80037ae:	e009      	b.n	80037c4 <HAL_RCC_OscConfig+0x3e4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80037b0:	f7ff fb3a 	bl	8002e28 <HAL_GetTick>
 80037b4:	0002      	movs	r2, r0
 80037b6:	693b      	ldr	r3, [r7, #16]
 80037b8:	1ad3      	subs	r3, r2, r3
 80037ba:	4a7f      	ldr	r2, [pc, #508]	; (80039b8 <HAL_RCC_OscConfig+0x5d8>)
 80037bc:	4293      	cmp	r3, r2
 80037be:	d901      	bls.n	80037c4 <HAL_RCC_OscConfig+0x3e4>
        {
          return HAL_TIMEOUT;
 80037c0:	2303      	movs	r3, #3
 80037c2:	e0f2      	b.n	80039aa <HAL_RCC_OscConfig+0x5ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80037c4:	4b7b      	ldr	r3, [pc, #492]	; (80039b4 <HAL_RCC_OscConfig+0x5d4>)
 80037c6:	6a1b      	ldr	r3, [r3, #32]
 80037c8:	2202      	movs	r2, #2
 80037ca:	4013      	ands	r3, r2
 80037cc:	d1f0      	bne.n	80037b0 <HAL_RCC_OscConfig+0x3d0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80037ce:	2317      	movs	r3, #23
 80037d0:	18fb      	adds	r3, r7, r3
 80037d2:	781b      	ldrb	r3, [r3, #0]
 80037d4:	2b01      	cmp	r3, #1
 80037d6:	d105      	bne.n	80037e4 <HAL_RCC_OscConfig+0x404>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80037d8:	4b76      	ldr	r3, [pc, #472]	; (80039b4 <HAL_RCC_OscConfig+0x5d4>)
 80037da:	4a76      	ldr	r2, [pc, #472]	; (80039b4 <HAL_RCC_OscConfig+0x5d4>)
 80037dc:	69d2      	ldr	r2, [r2, #28]
 80037de:	4977      	ldr	r1, [pc, #476]	; (80039bc <HAL_RCC_OscConfig+0x5dc>)
 80037e0:	400a      	ands	r2, r1
 80037e2:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	2210      	movs	r2, #16
 80037ea:	4013      	ands	r3, r2
 80037ec:	d063      	beq.n	80038b6 <HAL_RCC_OscConfig+0x4d6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	695b      	ldr	r3, [r3, #20]
 80037f2:	2b01      	cmp	r3, #1
 80037f4:	d12a      	bne.n	800384c <HAL_RCC_OscConfig+0x46c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80037f6:	4b6f      	ldr	r3, [pc, #444]	; (80039b4 <HAL_RCC_OscConfig+0x5d4>)
 80037f8:	4a6e      	ldr	r2, [pc, #440]	; (80039b4 <HAL_RCC_OscConfig+0x5d4>)
 80037fa:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80037fc:	2104      	movs	r1, #4
 80037fe:	430a      	orrs	r2, r1
 8003800:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8003802:	4b6c      	ldr	r3, [pc, #432]	; (80039b4 <HAL_RCC_OscConfig+0x5d4>)
 8003804:	4a6b      	ldr	r2, [pc, #428]	; (80039b4 <HAL_RCC_OscConfig+0x5d4>)
 8003806:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003808:	2101      	movs	r1, #1
 800380a:	430a      	orrs	r2, r1
 800380c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800380e:	f7ff fb0b 	bl	8002e28 <HAL_GetTick>
 8003812:	0003      	movs	r3, r0
 8003814:	613b      	str	r3, [r7, #16]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8003816:	e008      	b.n	800382a <HAL_RCC_OscConfig+0x44a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8003818:	f7ff fb06 	bl	8002e28 <HAL_GetTick>
 800381c:	0002      	movs	r2, r0
 800381e:	693b      	ldr	r3, [r7, #16]
 8003820:	1ad3      	subs	r3, r2, r3
 8003822:	2b02      	cmp	r3, #2
 8003824:	d901      	bls.n	800382a <HAL_RCC_OscConfig+0x44a>
        {
          return HAL_TIMEOUT;
 8003826:	2303      	movs	r3, #3
 8003828:	e0bf      	b.n	80039aa <HAL_RCC_OscConfig+0x5ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800382a:	4b62      	ldr	r3, [pc, #392]	; (80039b4 <HAL_RCC_OscConfig+0x5d4>)
 800382c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800382e:	2202      	movs	r2, #2
 8003830:	4013      	ands	r3, r2
 8003832:	d0f1      	beq.n	8003818 <HAL_RCC_OscConfig+0x438>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8003834:	4a5f      	ldr	r2, [pc, #380]	; (80039b4 <HAL_RCC_OscConfig+0x5d4>)
 8003836:	4b5f      	ldr	r3, [pc, #380]	; (80039b4 <HAL_RCC_OscConfig+0x5d4>)
 8003838:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800383a:	21f8      	movs	r1, #248	; 0xf8
 800383c:	438b      	bics	r3, r1
 800383e:	0019      	movs	r1, r3
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	699b      	ldr	r3, [r3, #24]
 8003844:	00db      	lsls	r3, r3, #3
 8003846:	430b      	orrs	r3, r1
 8003848:	6353      	str	r3, [r2, #52]	; 0x34
 800384a:	e034      	b.n	80038b6 <HAL_RCC_OscConfig+0x4d6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	695b      	ldr	r3, [r3, #20]
 8003850:	3305      	adds	r3, #5
 8003852:	d111      	bne.n	8003878 <HAL_RCC_OscConfig+0x498>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8003854:	4b57      	ldr	r3, [pc, #348]	; (80039b4 <HAL_RCC_OscConfig+0x5d4>)
 8003856:	4a57      	ldr	r2, [pc, #348]	; (80039b4 <HAL_RCC_OscConfig+0x5d4>)
 8003858:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800385a:	2104      	movs	r1, #4
 800385c:	438a      	bics	r2, r1
 800385e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8003860:	4a54      	ldr	r2, [pc, #336]	; (80039b4 <HAL_RCC_OscConfig+0x5d4>)
 8003862:	4b54      	ldr	r3, [pc, #336]	; (80039b4 <HAL_RCC_OscConfig+0x5d4>)
 8003864:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003866:	21f8      	movs	r1, #248	; 0xf8
 8003868:	438b      	bics	r3, r1
 800386a:	0019      	movs	r1, r3
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	699b      	ldr	r3, [r3, #24]
 8003870:	00db      	lsls	r3, r3, #3
 8003872:	430b      	orrs	r3, r1
 8003874:	6353      	str	r3, [r2, #52]	; 0x34
 8003876:	e01e      	b.n	80038b6 <HAL_RCC_OscConfig+0x4d6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8003878:	4b4e      	ldr	r3, [pc, #312]	; (80039b4 <HAL_RCC_OscConfig+0x5d4>)
 800387a:	4a4e      	ldr	r2, [pc, #312]	; (80039b4 <HAL_RCC_OscConfig+0x5d4>)
 800387c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800387e:	2104      	movs	r1, #4
 8003880:	430a      	orrs	r2, r1
 8003882:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8003884:	4b4b      	ldr	r3, [pc, #300]	; (80039b4 <HAL_RCC_OscConfig+0x5d4>)
 8003886:	4a4b      	ldr	r2, [pc, #300]	; (80039b4 <HAL_RCC_OscConfig+0x5d4>)
 8003888:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800388a:	2101      	movs	r1, #1
 800388c:	438a      	bics	r2, r1
 800388e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003890:	f7ff faca 	bl	8002e28 <HAL_GetTick>
 8003894:	0003      	movs	r3, r0
 8003896:	613b      	str	r3, [r7, #16]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8003898:	e008      	b.n	80038ac <HAL_RCC_OscConfig+0x4cc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800389a:	f7ff fac5 	bl	8002e28 <HAL_GetTick>
 800389e:	0002      	movs	r2, r0
 80038a0:	693b      	ldr	r3, [r7, #16]
 80038a2:	1ad3      	subs	r3, r2, r3
 80038a4:	2b02      	cmp	r3, #2
 80038a6:	d901      	bls.n	80038ac <HAL_RCC_OscConfig+0x4cc>
        {
          return HAL_TIMEOUT;
 80038a8:	2303      	movs	r3, #3
 80038aa:	e07e      	b.n	80039aa <HAL_RCC_OscConfig+0x5ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80038ac:	4b41      	ldr	r3, [pc, #260]	; (80039b4 <HAL_RCC_OscConfig+0x5d4>)
 80038ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80038b0:	2202      	movs	r2, #2
 80038b2:	4013      	ands	r3, r2
 80038b4:	d1f1      	bne.n	800389a <HAL_RCC_OscConfig+0x4ba>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	6a1b      	ldr	r3, [r3, #32]
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d100      	bne.n	80038c0 <HAL_RCC_OscConfig+0x4e0>
 80038be:	e073      	b.n	80039a8 <HAL_RCC_OscConfig+0x5c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80038c0:	4b3c      	ldr	r3, [pc, #240]	; (80039b4 <HAL_RCC_OscConfig+0x5d4>)
 80038c2:	685b      	ldr	r3, [r3, #4]
 80038c4:	220c      	movs	r2, #12
 80038c6:	4013      	ands	r3, r2
 80038c8:	2b08      	cmp	r3, #8
 80038ca:	d100      	bne.n	80038ce <HAL_RCC_OscConfig+0x4ee>
 80038cc:	e06a      	b.n	80039a4 <HAL_RCC_OscConfig+0x5c4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	6a1b      	ldr	r3, [r3, #32]
 80038d2:	2b02      	cmp	r3, #2
 80038d4:	d14b      	bne.n	800396e <HAL_RCC_OscConfig+0x58e>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80038d6:	4b37      	ldr	r3, [pc, #220]	; (80039b4 <HAL_RCC_OscConfig+0x5d4>)
 80038d8:	4a36      	ldr	r2, [pc, #216]	; (80039b4 <HAL_RCC_OscConfig+0x5d4>)
 80038da:	6812      	ldr	r2, [r2, #0]
 80038dc:	4938      	ldr	r1, [pc, #224]	; (80039c0 <HAL_RCC_OscConfig+0x5e0>)
 80038de:	400a      	ands	r2, r1
 80038e0:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038e2:	f7ff faa1 	bl	8002e28 <HAL_GetTick>
 80038e6:	0003      	movs	r3, r0
 80038e8:	613b      	str	r3, [r7, #16]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80038ea:	e008      	b.n	80038fe <HAL_RCC_OscConfig+0x51e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80038ec:	f7ff fa9c 	bl	8002e28 <HAL_GetTick>
 80038f0:	0002      	movs	r2, r0
 80038f2:	693b      	ldr	r3, [r7, #16]
 80038f4:	1ad3      	subs	r3, r2, r3
 80038f6:	2b02      	cmp	r3, #2
 80038f8:	d901      	bls.n	80038fe <HAL_RCC_OscConfig+0x51e>
          {
            return HAL_TIMEOUT;
 80038fa:	2303      	movs	r3, #3
 80038fc:	e055      	b.n	80039aa <HAL_RCC_OscConfig+0x5ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80038fe:	4b2d      	ldr	r3, [pc, #180]	; (80039b4 <HAL_RCC_OscConfig+0x5d4>)
 8003900:	681a      	ldr	r2, [r3, #0]
 8003902:	2380      	movs	r3, #128	; 0x80
 8003904:	049b      	lsls	r3, r3, #18
 8003906:	4013      	ands	r3, r2
 8003908:	d1f0      	bne.n	80038ec <HAL_RCC_OscConfig+0x50c>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800390a:	4a2a      	ldr	r2, [pc, #168]	; (80039b4 <HAL_RCC_OscConfig+0x5d4>)
 800390c:	4b29      	ldr	r3, [pc, #164]	; (80039b4 <HAL_RCC_OscConfig+0x5d4>)
 800390e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003910:	210f      	movs	r1, #15
 8003912:	438b      	bics	r3, r1
 8003914:	0019      	movs	r1, r3
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800391a:	430b      	orrs	r3, r1
 800391c:	62d3      	str	r3, [r2, #44]	; 0x2c
 800391e:	4a25      	ldr	r2, [pc, #148]	; (80039b4 <HAL_RCC_OscConfig+0x5d4>)
 8003920:	4b24      	ldr	r3, [pc, #144]	; (80039b4 <HAL_RCC_OscConfig+0x5d4>)
 8003922:	685b      	ldr	r3, [r3, #4]
 8003924:	4927      	ldr	r1, [pc, #156]	; (80039c4 <HAL_RCC_OscConfig+0x5e4>)
 8003926:	4019      	ands	r1, r3
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	6a98      	ldr	r0, [r3, #40]	; 0x28
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003930:	4303      	orrs	r3, r0
 8003932:	430b      	orrs	r3, r1
 8003934:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003936:	4b1f      	ldr	r3, [pc, #124]	; (80039b4 <HAL_RCC_OscConfig+0x5d4>)
 8003938:	4a1e      	ldr	r2, [pc, #120]	; (80039b4 <HAL_RCC_OscConfig+0x5d4>)
 800393a:	6812      	ldr	r2, [r2, #0]
 800393c:	2180      	movs	r1, #128	; 0x80
 800393e:	0449      	lsls	r1, r1, #17
 8003940:	430a      	orrs	r2, r1
 8003942:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003944:	f7ff fa70 	bl	8002e28 <HAL_GetTick>
 8003948:	0003      	movs	r3, r0
 800394a:	613b      	str	r3, [r7, #16]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800394c:	e008      	b.n	8003960 <HAL_RCC_OscConfig+0x580>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800394e:	f7ff fa6b 	bl	8002e28 <HAL_GetTick>
 8003952:	0002      	movs	r2, r0
 8003954:	693b      	ldr	r3, [r7, #16]
 8003956:	1ad3      	subs	r3, r2, r3
 8003958:	2b02      	cmp	r3, #2
 800395a:	d901      	bls.n	8003960 <HAL_RCC_OscConfig+0x580>
          {
            return HAL_TIMEOUT;
 800395c:	2303      	movs	r3, #3
 800395e:	e024      	b.n	80039aa <HAL_RCC_OscConfig+0x5ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003960:	4b14      	ldr	r3, [pc, #80]	; (80039b4 <HAL_RCC_OscConfig+0x5d4>)
 8003962:	681a      	ldr	r2, [r3, #0]
 8003964:	2380      	movs	r3, #128	; 0x80
 8003966:	049b      	lsls	r3, r3, #18
 8003968:	4013      	ands	r3, r2
 800396a:	d0f0      	beq.n	800394e <HAL_RCC_OscConfig+0x56e>
 800396c:	e01c      	b.n	80039a8 <HAL_RCC_OscConfig+0x5c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800396e:	4b11      	ldr	r3, [pc, #68]	; (80039b4 <HAL_RCC_OscConfig+0x5d4>)
 8003970:	4a10      	ldr	r2, [pc, #64]	; (80039b4 <HAL_RCC_OscConfig+0x5d4>)
 8003972:	6812      	ldr	r2, [r2, #0]
 8003974:	4912      	ldr	r1, [pc, #72]	; (80039c0 <HAL_RCC_OscConfig+0x5e0>)
 8003976:	400a      	ands	r2, r1
 8003978:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800397a:	f7ff fa55 	bl	8002e28 <HAL_GetTick>
 800397e:	0003      	movs	r3, r0
 8003980:	613b      	str	r3, [r7, #16]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003982:	e008      	b.n	8003996 <HAL_RCC_OscConfig+0x5b6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003984:	f7ff fa50 	bl	8002e28 <HAL_GetTick>
 8003988:	0002      	movs	r2, r0
 800398a:	693b      	ldr	r3, [r7, #16]
 800398c:	1ad3      	subs	r3, r2, r3
 800398e:	2b02      	cmp	r3, #2
 8003990:	d901      	bls.n	8003996 <HAL_RCC_OscConfig+0x5b6>
          {
            return HAL_TIMEOUT;
 8003992:	2303      	movs	r3, #3
 8003994:	e009      	b.n	80039aa <HAL_RCC_OscConfig+0x5ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003996:	4b07      	ldr	r3, [pc, #28]	; (80039b4 <HAL_RCC_OscConfig+0x5d4>)
 8003998:	681a      	ldr	r2, [r3, #0]
 800399a:	2380      	movs	r3, #128	; 0x80
 800399c:	049b      	lsls	r3, r3, #18
 800399e:	4013      	ands	r3, r2
 80039a0:	d1f0      	bne.n	8003984 <HAL_RCC_OscConfig+0x5a4>
 80039a2:	e001      	b.n	80039a8 <HAL_RCC_OscConfig+0x5c8>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 80039a4:	2301      	movs	r3, #1
 80039a6:	e000      	b.n	80039aa <HAL_RCC_OscConfig+0x5ca>
    }
  }
  
  return HAL_OK;
 80039a8:	2300      	movs	r3, #0
}
 80039aa:	0018      	movs	r0, r3
 80039ac:	46bd      	mov	sp, r7
 80039ae:	b006      	add	sp, #24
 80039b0:	bd80      	pop	{r7, pc}
 80039b2:	46c0      	nop			; (mov r8, r8)
 80039b4:	40021000 	.word	0x40021000
 80039b8:	00001388 	.word	0x00001388
 80039bc:	efffffff 	.word	0xefffffff
 80039c0:	feffffff 	.word	0xfeffffff
 80039c4:	ffc2ffff 	.word	0xffc2ffff

080039c8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80039c8:	b580      	push	{r7, lr}
 80039ca:	b084      	sub	sp, #16
 80039cc:	af00      	add	r7, sp, #0
 80039ce:	6078      	str	r0, [r7, #4]
 80039d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80039d2:	2300      	movs	r3, #0
 80039d4:	60fb      	str	r3, [r7, #12]
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80039d6:	4b69      	ldr	r3, [pc, #420]	; (8003b7c <HAL_RCC_ClockConfig+0x1b4>)
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	2201      	movs	r2, #1
 80039dc:	401a      	ands	r2, r3
 80039de:	683b      	ldr	r3, [r7, #0]
 80039e0:	429a      	cmp	r2, r3
 80039e2:	d211      	bcs.n	8003a08 <HAL_RCC_ClockConfig+0x40>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80039e4:	4b65      	ldr	r3, [pc, #404]	; (8003b7c <HAL_RCC_ClockConfig+0x1b4>)
 80039e6:	4a65      	ldr	r2, [pc, #404]	; (8003b7c <HAL_RCC_ClockConfig+0x1b4>)
 80039e8:	6812      	ldr	r2, [r2, #0]
 80039ea:	2101      	movs	r1, #1
 80039ec:	438a      	bics	r2, r1
 80039ee:	0011      	movs	r1, r2
 80039f0:	683a      	ldr	r2, [r7, #0]
 80039f2:	430a      	orrs	r2, r1
 80039f4:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80039f6:	4b61      	ldr	r3, [pc, #388]	; (8003b7c <HAL_RCC_ClockConfig+0x1b4>)
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	2201      	movs	r2, #1
 80039fc:	401a      	ands	r2, r3
 80039fe:	683b      	ldr	r3, [r7, #0]
 8003a00:	429a      	cmp	r2, r3
 8003a02:	d001      	beq.n	8003a08 <HAL_RCC_ClockConfig+0x40>
    {
      return HAL_ERROR;
 8003a04:	2301      	movs	r3, #1
 8003a06:	e0b5      	b.n	8003b74 <HAL_RCC_ClockConfig+0x1ac>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	2202      	movs	r2, #2
 8003a0e:	4013      	ands	r3, r2
 8003a10:	d009      	beq.n	8003a26 <HAL_RCC_ClockConfig+0x5e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003a12:	4a5b      	ldr	r2, [pc, #364]	; (8003b80 <HAL_RCC_ClockConfig+0x1b8>)
 8003a14:	4b5a      	ldr	r3, [pc, #360]	; (8003b80 <HAL_RCC_ClockConfig+0x1b8>)
 8003a16:	685b      	ldr	r3, [r3, #4]
 8003a18:	21f0      	movs	r1, #240	; 0xf0
 8003a1a:	438b      	bics	r3, r1
 8003a1c:	0019      	movs	r1, r3
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	689b      	ldr	r3, [r3, #8]
 8003a22:	430b      	orrs	r3, r1
 8003a24:	6053      	str	r3, [r2, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	2201      	movs	r2, #1
 8003a2c:	4013      	ands	r3, r2
 8003a2e:	d100      	bne.n	8003a32 <HAL_RCC_ClockConfig+0x6a>
 8003a30:	e067      	b.n	8003b02 <HAL_RCC_ClockConfig+0x13a>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	685b      	ldr	r3, [r3, #4]
 8003a36:	2b01      	cmp	r3, #1
 8003a38:	d107      	bne.n	8003a4a <HAL_RCC_ClockConfig+0x82>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a3a:	4b51      	ldr	r3, [pc, #324]	; (8003b80 <HAL_RCC_ClockConfig+0x1b8>)
 8003a3c:	681a      	ldr	r2, [r3, #0]
 8003a3e:	2380      	movs	r3, #128	; 0x80
 8003a40:	029b      	lsls	r3, r3, #10
 8003a42:	4013      	ands	r3, r2
 8003a44:	d114      	bne.n	8003a70 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8003a46:	2301      	movs	r3, #1
 8003a48:	e094      	b.n	8003b74 <HAL_RCC_ClockConfig+0x1ac>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	685b      	ldr	r3, [r3, #4]
 8003a4e:	2b02      	cmp	r3, #2
 8003a50:	d107      	bne.n	8003a62 <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003a52:	4b4b      	ldr	r3, [pc, #300]	; (8003b80 <HAL_RCC_ClockConfig+0x1b8>)
 8003a54:	681a      	ldr	r2, [r3, #0]
 8003a56:	2380      	movs	r3, #128	; 0x80
 8003a58:	049b      	lsls	r3, r3, #18
 8003a5a:	4013      	ands	r3, r2
 8003a5c:	d108      	bne.n	8003a70 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8003a5e:	2301      	movs	r3, #1
 8003a60:	e088      	b.n	8003b74 <HAL_RCC_ClockConfig+0x1ac>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a62:	4b47      	ldr	r3, [pc, #284]	; (8003b80 <HAL_RCC_ClockConfig+0x1b8>)
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	2202      	movs	r2, #2
 8003a68:	4013      	ands	r3, r2
 8003a6a:	d101      	bne.n	8003a70 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8003a6c:	2301      	movs	r3, #1
 8003a6e:	e081      	b.n	8003b74 <HAL_RCC_ClockConfig+0x1ac>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003a70:	4a43      	ldr	r2, [pc, #268]	; (8003b80 <HAL_RCC_ClockConfig+0x1b8>)
 8003a72:	4b43      	ldr	r3, [pc, #268]	; (8003b80 <HAL_RCC_ClockConfig+0x1b8>)
 8003a74:	685b      	ldr	r3, [r3, #4]
 8003a76:	2103      	movs	r1, #3
 8003a78:	438b      	bics	r3, r1
 8003a7a:	0019      	movs	r1, r3
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	685b      	ldr	r3, [r3, #4]
 8003a80:	430b      	orrs	r3, r1
 8003a82:	6053      	str	r3, [r2, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003a84:	f7ff f9d0 	bl	8002e28 <HAL_GetTick>
 8003a88:	0003      	movs	r3, r0
 8003a8a:	60fb      	str	r3, [r7, #12]
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	685b      	ldr	r3, [r3, #4]
 8003a90:	2b01      	cmp	r3, #1
 8003a92:	d111      	bne.n	8003ab8 <HAL_RCC_ClockConfig+0xf0>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8003a94:	e009      	b.n	8003aaa <HAL_RCC_ClockConfig+0xe2>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003a96:	f7ff f9c7 	bl	8002e28 <HAL_GetTick>
 8003a9a:	0002      	movs	r2, r0
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	1ad3      	subs	r3, r2, r3
 8003aa0:	4a38      	ldr	r2, [pc, #224]	; (8003b84 <HAL_RCC_ClockConfig+0x1bc>)
 8003aa2:	4293      	cmp	r3, r2
 8003aa4:	d901      	bls.n	8003aaa <HAL_RCC_ClockConfig+0xe2>
        {
          return HAL_TIMEOUT;
 8003aa6:	2303      	movs	r3, #3
 8003aa8:	e064      	b.n	8003b74 <HAL_RCC_ClockConfig+0x1ac>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8003aaa:	4b35      	ldr	r3, [pc, #212]	; (8003b80 <HAL_RCC_ClockConfig+0x1b8>)
 8003aac:	685b      	ldr	r3, [r3, #4]
 8003aae:	220c      	movs	r2, #12
 8003ab0:	4013      	ands	r3, r2
 8003ab2:	2b04      	cmp	r3, #4
 8003ab4:	d1ef      	bne.n	8003a96 <HAL_RCC_ClockConfig+0xce>
 8003ab6:	e024      	b.n	8003b02 <HAL_RCC_ClockConfig+0x13a>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	685b      	ldr	r3, [r3, #4]
 8003abc:	2b02      	cmp	r3, #2
 8003abe:	d11b      	bne.n	8003af8 <HAL_RCC_ClockConfig+0x130>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003ac0:	e009      	b.n	8003ad6 <HAL_RCC_ClockConfig+0x10e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003ac2:	f7ff f9b1 	bl	8002e28 <HAL_GetTick>
 8003ac6:	0002      	movs	r2, r0
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	1ad3      	subs	r3, r2, r3
 8003acc:	4a2d      	ldr	r2, [pc, #180]	; (8003b84 <HAL_RCC_ClockConfig+0x1bc>)
 8003ace:	4293      	cmp	r3, r2
 8003ad0:	d901      	bls.n	8003ad6 <HAL_RCC_ClockConfig+0x10e>
        {
          return HAL_TIMEOUT;
 8003ad2:	2303      	movs	r3, #3
 8003ad4:	e04e      	b.n	8003b74 <HAL_RCC_ClockConfig+0x1ac>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003ad6:	4b2a      	ldr	r3, [pc, #168]	; (8003b80 <HAL_RCC_ClockConfig+0x1b8>)
 8003ad8:	685b      	ldr	r3, [r3, #4]
 8003ada:	220c      	movs	r2, #12
 8003adc:	4013      	ands	r3, r2
 8003ade:	2b08      	cmp	r3, #8
 8003ae0:	d1ef      	bne.n	8003ac2 <HAL_RCC_ClockConfig+0xfa>
 8003ae2:	e00e      	b.n	8003b02 <HAL_RCC_ClockConfig+0x13a>
#endif /* RCC_CFGR_SWS_HSI48 */
    else
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003ae4:	f7ff f9a0 	bl	8002e28 <HAL_GetTick>
 8003ae8:	0002      	movs	r2, r0
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	1ad3      	subs	r3, r2, r3
 8003aee:	4a25      	ldr	r2, [pc, #148]	; (8003b84 <HAL_RCC_ClockConfig+0x1bc>)
 8003af0:	4293      	cmp	r3, r2
 8003af2:	d901      	bls.n	8003af8 <HAL_RCC_ClockConfig+0x130>
        {
          return HAL_TIMEOUT;
 8003af4:	2303      	movs	r3, #3
 8003af6:	e03d      	b.n	8003b74 <HAL_RCC_ClockConfig+0x1ac>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8003af8:	4b21      	ldr	r3, [pc, #132]	; (8003b80 <HAL_RCC_ClockConfig+0x1b8>)
 8003afa:	685b      	ldr	r3, [r3, #4]
 8003afc:	220c      	movs	r2, #12
 8003afe:	4013      	ands	r3, r2
 8003b00:	d1f0      	bne.n	8003ae4 <HAL_RCC_ClockConfig+0x11c>
        }
      }
    }      
  }    
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8003b02:	4b1e      	ldr	r3, [pc, #120]	; (8003b7c <HAL_RCC_ClockConfig+0x1b4>)
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	2201      	movs	r2, #1
 8003b08:	401a      	ands	r2, r3
 8003b0a:	683b      	ldr	r3, [r7, #0]
 8003b0c:	429a      	cmp	r2, r3
 8003b0e:	d911      	bls.n	8003b34 <HAL_RCC_ClockConfig+0x16c>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b10:	4b1a      	ldr	r3, [pc, #104]	; (8003b7c <HAL_RCC_ClockConfig+0x1b4>)
 8003b12:	4a1a      	ldr	r2, [pc, #104]	; (8003b7c <HAL_RCC_ClockConfig+0x1b4>)
 8003b14:	6812      	ldr	r2, [r2, #0]
 8003b16:	2101      	movs	r1, #1
 8003b18:	438a      	bics	r2, r1
 8003b1a:	0011      	movs	r1, r2
 8003b1c:	683a      	ldr	r2, [r7, #0]
 8003b1e:	430a      	orrs	r2, r1
 8003b20:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003b22:	4b16      	ldr	r3, [pc, #88]	; (8003b7c <HAL_RCC_ClockConfig+0x1b4>)
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	2201      	movs	r2, #1
 8003b28:	401a      	ands	r2, r3
 8003b2a:	683b      	ldr	r3, [r7, #0]
 8003b2c:	429a      	cmp	r2, r3
 8003b2e:	d001      	beq.n	8003b34 <HAL_RCC_ClockConfig+0x16c>
    {
      return HAL_ERROR;
 8003b30:	2301      	movs	r3, #1
 8003b32:	e01f      	b.n	8003b74 <HAL_RCC_ClockConfig+0x1ac>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	2204      	movs	r2, #4
 8003b3a:	4013      	ands	r3, r2
 8003b3c:	d008      	beq.n	8003b50 <HAL_RCC_ClockConfig+0x188>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8003b3e:	4a10      	ldr	r2, [pc, #64]	; (8003b80 <HAL_RCC_ClockConfig+0x1b8>)
 8003b40:	4b0f      	ldr	r3, [pc, #60]	; (8003b80 <HAL_RCC_ClockConfig+0x1b8>)
 8003b42:	685b      	ldr	r3, [r3, #4]
 8003b44:	4910      	ldr	r1, [pc, #64]	; (8003b88 <HAL_RCC_ClockConfig+0x1c0>)
 8003b46:	4019      	ands	r1, r3
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	68db      	ldr	r3, [r3, #12]
 8003b4c:	430b      	orrs	r3, r1
 8003b4e:	6053      	str	r3, [r2, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8003b50:	f000 f820 	bl	8003b94 <HAL_RCC_GetSysClockFreq>
 8003b54:	0001      	movs	r1, r0
 8003b56:	4b0a      	ldr	r3, [pc, #40]	; (8003b80 <HAL_RCC_ClockConfig+0x1b8>)
 8003b58:	685b      	ldr	r3, [r3, #4]
 8003b5a:	091b      	lsrs	r3, r3, #4
 8003b5c:	220f      	movs	r2, #15
 8003b5e:	4013      	ands	r3, r2
 8003b60:	4a0a      	ldr	r2, [pc, #40]	; (8003b8c <HAL_RCC_ClockConfig+0x1c4>)
 8003b62:	5cd3      	ldrb	r3, [r2, r3]
 8003b64:	000a      	movs	r2, r1
 8003b66:	40da      	lsrs	r2, r3
 8003b68:	4b09      	ldr	r3, [pc, #36]	; (8003b90 <HAL_RCC_ClockConfig+0x1c8>)
 8003b6a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8003b6c:	2000      	movs	r0, #0
 8003b6e:	f7ff f933 	bl	8002dd8 <HAL_InitTick>
  
  return HAL_OK;
 8003b72:	2300      	movs	r3, #0
}
 8003b74:	0018      	movs	r0, r3
 8003b76:	46bd      	mov	sp, r7
 8003b78:	b004      	add	sp, #16
 8003b7a:	bd80      	pop	{r7, pc}
 8003b7c:	40022000 	.word	0x40022000
 8003b80:	40021000 	.word	0x40021000
 8003b84:	00001388 	.word	0x00001388
 8003b88:	fffff8ff 	.word	0xfffff8ff
 8003b8c:	0800c470 	.word	0x0800c470
 8003b90:	20000018 	.word	0x20000018

08003b94 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003b94:	b590      	push	{r4, r7, lr}
 8003b96:	b08f      	sub	sp, #60	; 0x3c
 8003b98:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8003b9a:	2314      	movs	r3, #20
 8003b9c:	18fb      	adds	r3, r7, r3
 8003b9e:	4a28      	ldr	r2, [pc, #160]	; (8003c40 <HAL_RCC_GetSysClockFreq+0xac>)
 8003ba0:	ca13      	ldmia	r2!, {r0, r1, r4}
 8003ba2:	c313      	stmia	r3!, {r0, r1, r4}
 8003ba4:	6812      	ldr	r2, [r2, #0]
 8003ba6:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8003ba8:	1d3b      	adds	r3, r7, #4
 8003baa:	4a26      	ldr	r2, [pc, #152]	; (8003c44 <HAL_RCC_GetSysClockFreq+0xb0>)
 8003bac:	ca13      	ldmia	r2!, {r0, r1, r4}
 8003bae:	c313      	stmia	r3!, {r0, r1, r4}
 8003bb0:	6812      	ldr	r2, [r2, #0]
 8003bb2:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003bb4:	2300      	movs	r3, #0
 8003bb6:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003bb8:	2300      	movs	r3, #0
 8003bba:	62bb      	str	r3, [r7, #40]	; 0x28
 8003bbc:	2300      	movs	r3, #0
 8003bbe:	637b      	str	r3, [r7, #52]	; 0x34
 8003bc0:	2300      	movs	r3, #0
 8003bc2:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 8003bc4:	2300      	movs	r3, #0
 8003bc6:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 8003bc8:	4b1f      	ldr	r3, [pc, #124]	; (8003c48 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003bca:	685b      	ldr	r3, [r3, #4]
 8003bcc:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003bce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003bd0:	220c      	movs	r2, #12
 8003bd2:	4013      	ands	r3, r2
 8003bd4:	2b04      	cmp	r3, #4
 8003bd6:	d002      	beq.n	8003bde <HAL_RCC_GetSysClockFreq+0x4a>
 8003bd8:	2b08      	cmp	r3, #8
 8003bda:	d003      	beq.n	8003be4 <HAL_RCC_GetSysClockFreq+0x50>
 8003bdc:	e027      	b.n	8003c2e <HAL_RCC_GetSysClockFreq+0x9a>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003bde:	4b1b      	ldr	r3, [pc, #108]	; (8003c4c <HAL_RCC_GetSysClockFreq+0xb8>)
 8003be0:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8003be2:	e027      	b.n	8003c34 <HAL_RCC_GetSysClockFreq+0xa0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8003be4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003be6:	0c9b      	lsrs	r3, r3, #18
 8003be8:	220f      	movs	r2, #15
 8003bea:	4013      	ands	r3, r2
 8003bec:	2214      	movs	r2, #20
 8003bee:	18ba      	adds	r2, r7, r2
 8003bf0:	5cd3      	ldrb	r3, [r2, r3]
 8003bf2:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8003bf4:	4b14      	ldr	r3, [pc, #80]	; (8003c48 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003bf6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bf8:	220f      	movs	r2, #15
 8003bfa:	4013      	ands	r3, r2
 8003bfc:	1d3a      	adds	r2, r7, #4
 8003bfe:	5cd3      	ldrb	r3, [r2, r3]
 8003c00:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8003c02:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003c04:	2380      	movs	r3, #128	; 0x80
 8003c06:	025b      	lsls	r3, r3, #9
 8003c08:	4013      	ands	r3, r2
 8003c0a:	d009      	beq.n	8003c20 <HAL_RCC_GetSysClockFreq+0x8c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (HSE_VALUE / prediv) * pllmul;
 8003c0c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003c0e:	480f      	ldr	r0, [pc, #60]	; (8003c4c <HAL_RCC_GetSysClockFreq+0xb8>)
 8003c10:	f7fc fa84 	bl	800011c <__udivsi3>
 8003c14:	0003      	movs	r3, r0
 8003c16:	001a      	movs	r2, r3
 8003c18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c1a:	4353      	muls	r3, r2
 8003c1c:	637b      	str	r3, [r7, #52]	; 0x34
 8003c1e:	e003      	b.n	8003c28 <HAL_RCC_GetSysClockFreq+0x94>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (HSI_VALUE / prediv) * pllmul;
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1U) * pllmul);
 8003c20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c22:	4a0b      	ldr	r2, [pc, #44]	; (8003c50 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003c24:	4353      	muls	r3, r2
 8003c26:	637b      	str	r3, [r7, #52]	; 0x34
#endif
      }
      sysclockfreq = pllclk;
 8003c28:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003c2a:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8003c2c:	e002      	b.n	8003c34 <HAL_RCC_GetSysClockFreq+0xa0>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003c2e:	4b07      	ldr	r3, [pc, #28]	; (8003c4c <HAL_RCC_GetSysClockFreq+0xb8>)
 8003c30:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8003c32:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8003c34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8003c36:	0018      	movs	r0, r3
 8003c38:	46bd      	mov	sp, r7
 8003c3a:	b00f      	add	sp, #60	; 0x3c
 8003c3c:	bd90      	pop	{r4, r7, pc}
 8003c3e:	46c0      	nop			; (mov r8, r8)
 8003c40:	0800c140 	.word	0x0800c140
 8003c44:	0800c150 	.word	0x0800c150
 8003c48:	40021000 	.word	0x40021000
 8003c4c:	007a1200 	.word	0x007a1200
 8003c50:	003d0900 	.word	0x003d0900

08003c54 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003c54:	b580      	push	{r7, lr}
 8003c56:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003c58:	4b02      	ldr	r3, [pc, #8]	; (8003c64 <HAL_RCC_GetHCLKFreq+0x10>)
 8003c5a:	681b      	ldr	r3, [r3, #0]
}
 8003c5c:	0018      	movs	r0, r3
 8003c5e:	46bd      	mov	sp, r7
 8003c60:	bd80      	pop	{r7, pc}
 8003c62:	46c0      	nop			; (mov r8, r8)
 8003c64:	20000018 	.word	0x20000018

08003c68 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003c68:	b580      	push	{r7, lr}
 8003c6a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8003c6c:	f7ff fff2 	bl	8003c54 <HAL_RCC_GetHCLKFreq>
 8003c70:	0001      	movs	r1, r0
 8003c72:	4b06      	ldr	r3, [pc, #24]	; (8003c8c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003c74:	685b      	ldr	r3, [r3, #4]
 8003c76:	0a1b      	lsrs	r3, r3, #8
 8003c78:	2207      	movs	r2, #7
 8003c7a:	4013      	ands	r3, r2
 8003c7c:	4a04      	ldr	r2, [pc, #16]	; (8003c90 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003c7e:	5cd3      	ldrb	r3, [r2, r3]
 8003c80:	40d9      	lsrs	r1, r3
 8003c82:	000b      	movs	r3, r1
}    
 8003c84:	0018      	movs	r0, r3
 8003c86:	46bd      	mov	sp, r7
 8003c88:	bd80      	pop	{r7, pc}
 8003c8a:	46c0      	nop			; (mov r8, r8)
 8003c8c:	40021000 	.word	0x40021000
 8003c90:	0800c480 	.word	0x0800c480

08003c94 <HAL_TIM_Base_Init>:
  *         parameters in the TIM_HandleTypeDef and create the associated handle.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003c94:	b580      	push	{r7, lr}
 8003c96:	b082      	sub	sp, #8
 8003c98:	af00      	add	r7, sp, #0
 8003c9a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d101      	bne.n	8003ca6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003ca2:	2301      	movs	r3, #1
 8003ca4:	e01e      	b.n	8003ce4 <HAL_TIM_Base_Init+0x50>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if(htim->State == HAL_TIM_STATE_RESET)
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	223d      	movs	r2, #61	; 0x3d
 8003caa:	5c9b      	ldrb	r3, [r3, r2]
 8003cac:	b2db      	uxtb	r3, r3
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d107      	bne.n	8003cc2 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	223c      	movs	r2, #60	; 0x3c
 8003cb6:	2100      	movs	r1, #0
 8003cb8:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	0018      	movs	r0, r3
 8003cbe:	f004 ff03 	bl	8008ac8 <HAL_TIM_Base_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	223d      	movs	r2, #61	; 0x3d
 8003cc6:	2102      	movs	r1, #2
 8003cc8:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681a      	ldr	r2, [r3, #0]
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	3304      	adds	r3, #4
 8003cd2:	0019      	movs	r1, r3
 8003cd4:	0010      	movs	r0, r2
 8003cd6:	f000 fa19 	bl	800410c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	223d      	movs	r2, #61	; 0x3d
 8003cde:	2101      	movs	r1, #1
 8003ce0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003ce2:	2300      	movs	r3, #0
}
 8003ce4:	0018      	movs	r0, r3
 8003ce6:	46bd      	mov	sp, r7
 8003ce8:	b002      	add	sp, #8
 8003cea:	bd80      	pop	{r7, pc}

08003cec <HAL_TIM_PWM_Init>:
  *         parameters in the TIM_HandleTypeDef and create the associated handle.
  * @param  htim TIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003cec:	b580      	push	{r7, lr}
 8003cee:	b082      	sub	sp, #8
 8003cf0:	af00      	add	r7, sp, #0
 8003cf2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d101      	bne.n	8003cfe <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003cfa:	2301      	movs	r3, #1
 8003cfc:	e01e      	b.n	8003d3c <HAL_TIM_PWM_Init+0x50>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if(htim->State == HAL_TIM_STATE_RESET)
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	223d      	movs	r2, #61	; 0x3d
 8003d02:	5c9b      	ldrb	r3, [r3, r2]
 8003d04:	b2db      	uxtb	r3, r3
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d107      	bne.n	8003d1a <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	223c      	movs	r2, #60	; 0x3c
 8003d0e:	2100      	movs	r1, #0
 8003d10:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	0018      	movs	r0, r3
 8003d16:	f000 f815 	bl	8003d44 <HAL_TIM_PWM_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	223d      	movs	r2, #61	; 0x3d
 8003d1e:	2102      	movs	r1, #2
 8003d20:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681a      	ldr	r2, [r3, #0]
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	3304      	adds	r3, #4
 8003d2a:	0019      	movs	r1, r3
 8003d2c:	0010      	movs	r0, r2
 8003d2e:	f000 f9ed 	bl	800410c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	223d      	movs	r2, #61	; 0x3d
 8003d36:	2101      	movs	r1, #1
 8003d38:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003d3a:	2300      	movs	r3, #0
}
 8003d3c:	0018      	movs	r0, r3
 8003d3e:	46bd      	mov	sp, r7
 8003d40:	b002      	add	sp, #8
 8003d42:	bd80      	pop	{r7, pc}

08003d44 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003d44:	b580      	push	{r7, lr}
 8003d46:	b082      	sub	sp, #8
 8003d48:	af00      	add	r7, sp, #0
 8003d4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003d4c:	46c0      	nop			; (mov r8, r8)
 8003d4e:	46bd      	mov	sp, r7
 8003d50:	b002      	add	sp, #8
 8003d52:	bd80      	pop	{r7, pc}

08003d54 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003d54:	b580      	push	{r7, lr}
 8003d56:	b082      	sub	sp, #8
 8003d58:	af00      	add	r7, sp, #0
 8003d5a:	6078      	str	r0, [r7, #4]
 8003d5c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	6839      	ldr	r1, [r7, #0]
 8003d64:	2201      	movs	r2, #1
 8003d66:	0018      	movs	r0, r3
 8003d68:	f000 fd10 	bl	800478c <TIM_CCxChannelCmd>

  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	4a16      	ldr	r2, [pc, #88]	; (8003dcc <HAL_TIM_PWM_Start+0x78>)
 8003d72:	4293      	cmp	r3, r2
 8003d74:	d00e      	beq.n	8003d94 <HAL_TIM_PWM_Start+0x40>
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	4a15      	ldr	r2, [pc, #84]	; (8003dd0 <HAL_TIM_PWM_Start+0x7c>)
 8003d7c:	4293      	cmp	r3, r2
 8003d7e:	d009      	beq.n	8003d94 <HAL_TIM_PWM_Start+0x40>
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	4a13      	ldr	r2, [pc, #76]	; (8003dd4 <HAL_TIM_PWM_Start+0x80>)
 8003d86:	4293      	cmp	r3, r2
 8003d88:	d004      	beq.n	8003d94 <HAL_TIM_PWM_Start+0x40>
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	4a12      	ldr	r2, [pc, #72]	; (8003dd8 <HAL_TIM_PWM_Start+0x84>)
 8003d90:	4293      	cmp	r3, r2
 8003d92:	d101      	bne.n	8003d98 <HAL_TIM_PWM_Start+0x44>
 8003d94:	2301      	movs	r3, #1
 8003d96:	e000      	b.n	8003d9a <HAL_TIM_PWM_Start+0x46>
 8003d98:	2300      	movs	r3, #0
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d008      	beq.n	8003db0 <HAL_TIM_PWM_Start+0x5c>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	687a      	ldr	r2, [r7, #4]
 8003da4:	6812      	ldr	r2, [r2, #0]
 8003da6:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8003da8:	2180      	movs	r1, #128	; 0x80
 8003daa:	0209      	lsls	r1, r1, #8
 8003dac:	430a      	orrs	r2, r1
 8003dae:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	687a      	ldr	r2, [r7, #4]
 8003db6:	6812      	ldr	r2, [r2, #0]
 8003db8:	6812      	ldr	r2, [r2, #0]
 8003dba:	2101      	movs	r1, #1
 8003dbc:	430a      	orrs	r2, r1
 8003dbe:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8003dc0:	2300      	movs	r3, #0
}
 8003dc2:	0018      	movs	r0, r3
 8003dc4:	46bd      	mov	sp, r7
 8003dc6:	b002      	add	sp, #8
 8003dc8:	bd80      	pop	{r7, pc}
 8003dca:	46c0      	nop			; (mov r8, r8)
 8003dcc:	40012c00 	.word	0x40012c00
 8003dd0:	40014000 	.word	0x40014000
 8003dd4:	40014400 	.word	0x40014400
 8003dd8:	40014800 	.word	0x40014800

08003ddc <HAL_TIM_PWM_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim, TIM_OC_InitTypeDef* sConfig, uint32_t Channel)
{
 8003ddc:	b580      	push	{r7, lr}
 8003dde:	b084      	sub	sp, #16
 8003de0:	af00      	add	r7, sp, #0
 8003de2:	60f8      	str	r0, [r7, #12]
 8003de4:	60b9      	str	r1, [r7, #8]
 8003de6:	607a      	str	r2, [r7, #4]
  __HAL_LOCK(htim);
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	223c      	movs	r2, #60	; 0x3c
 8003dec:	5c9b      	ldrb	r3, [r3, r2]
 8003dee:	2b01      	cmp	r3, #1
 8003df0:	d101      	bne.n	8003df6 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8003df2:	2302      	movs	r3, #2
 8003df4:	e0a4      	b.n	8003f40 <HAL_TIM_PWM_ConfigChannel+0x164>
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	223c      	movs	r2, #60	; 0x3c
 8003dfa:	2101      	movs	r1, #1
 8003dfc:	5499      	strb	r1, [r3, r2]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  htim->State = HAL_TIM_STATE_BUSY;
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	223d      	movs	r2, #61	; 0x3d
 8003e02:	2102      	movs	r1, #2
 8003e04:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	2b04      	cmp	r3, #4
 8003e0a:	d029      	beq.n	8003e60 <HAL_TIM_PWM_ConfigChannel+0x84>
 8003e0c:	d802      	bhi.n	8003e14 <HAL_TIM_PWM_ConfigChannel+0x38>
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d005      	beq.n	8003e1e <HAL_TIM_PWM_ConfigChannel+0x42>
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
    }
    break;

    default:
    break;
 8003e12:	e08c      	b.n	8003f2e <HAL_TIM_PWM_ConfigChannel+0x152>
  switch (Channel)
 8003e14:	2b08      	cmp	r3, #8
 8003e16:	d046      	beq.n	8003ea6 <HAL_TIM_PWM_ConfigChannel+0xca>
 8003e18:	2b0c      	cmp	r3, #12
 8003e1a:	d065      	beq.n	8003ee8 <HAL_TIM_PWM_ConfigChannel+0x10c>
    break;
 8003e1c:	e087      	b.n	8003f2e <HAL_TIM_PWM_ConfigChannel+0x152>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	68ba      	ldr	r2, [r7, #8]
 8003e24:	0011      	movs	r1, r2
 8003e26:	0018      	movs	r0, r3
 8003e28:	f000 f9f2 	bl	8004210 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	68fa      	ldr	r2, [r7, #12]
 8003e32:	6812      	ldr	r2, [r2, #0]
 8003e34:	6992      	ldr	r2, [r2, #24]
 8003e36:	2108      	movs	r1, #8
 8003e38:	430a      	orrs	r2, r1
 8003e3a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	68fa      	ldr	r2, [r7, #12]
 8003e42:	6812      	ldr	r2, [r2, #0]
 8003e44:	6992      	ldr	r2, [r2, #24]
 8003e46:	2104      	movs	r1, #4
 8003e48:	438a      	bics	r2, r1
 8003e4a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	68fa      	ldr	r2, [r7, #12]
 8003e52:	6812      	ldr	r2, [r2, #0]
 8003e54:	6991      	ldr	r1, [r2, #24]
 8003e56:	68ba      	ldr	r2, [r7, #8]
 8003e58:	6912      	ldr	r2, [r2, #16]
 8003e5a:	430a      	orrs	r2, r1
 8003e5c:	619a      	str	r2, [r3, #24]
    break;
 8003e5e:	e066      	b.n	8003f2e <HAL_TIM_PWM_ConfigChannel+0x152>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	68ba      	ldr	r2, [r7, #8]
 8003e66:	0011      	movs	r1, r2
 8003e68:	0018      	movs	r0, r3
 8003e6a:	f000 fa5f 	bl	800432c <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	68fa      	ldr	r2, [r7, #12]
 8003e74:	6812      	ldr	r2, [r2, #0]
 8003e76:	6992      	ldr	r2, [r2, #24]
 8003e78:	2180      	movs	r1, #128	; 0x80
 8003e7a:	0109      	lsls	r1, r1, #4
 8003e7c:	430a      	orrs	r2, r1
 8003e7e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	68fa      	ldr	r2, [r7, #12]
 8003e86:	6812      	ldr	r2, [r2, #0]
 8003e88:	6992      	ldr	r2, [r2, #24]
 8003e8a:	492f      	ldr	r1, [pc, #188]	; (8003f48 <HAL_TIM_PWM_ConfigChannel+0x16c>)
 8003e8c:	400a      	ands	r2, r1
 8003e8e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	68fa      	ldr	r2, [r7, #12]
 8003e96:	6812      	ldr	r2, [r2, #0]
 8003e98:	6991      	ldr	r1, [r2, #24]
 8003e9a:	68ba      	ldr	r2, [r7, #8]
 8003e9c:	6912      	ldr	r2, [r2, #16]
 8003e9e:	0212      	lsls	r2, r2, #8
 8003ea0:	430a      	orrs	r2, r1
 8003ea2:	619a      	str	r2, [r3, #24]
    break;
 8003ea4:	e043      	b.n	8003f2e <HAL_TIM_PWM_ConfigChannel+0x152>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	68ba      	ldr	r2, [r7, #8]
 8003eac:	0011      	movs	r1, r2
 8003eae:	0018      	movs	r0, r3
 8003eb0:	f000 fac6 	bl	8004440 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	68fa      	ldr	r2, [r7, #12]
 8003eba:	6812      	ldr	r2, [r2, #0]
 8003ebc:	69d2      	ldr	r2, [r2, #28]
 8003ebe:	2108      	movs	r1, #8
 8003ec0:	430a      	orrs	r2, r1
 8003ec2:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	68fa      	ldr	r2, [r7, #12]
 8003eca:	6812      	ldr	r2, [r2, #0]
 8003ecc:	69d2      	ldr	r2, [r2, #28]
 8003ece:	2104      	movs	r1, #4
 8003ed0:	438a      	bics	r2, r1
 8003ed2:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	68fa      	ldr	r2, [r7, #12]
 8003eda:	6812      	ldr	r2, [r2, #0]
 8003edc:	69d1      	ldr	r1, [r2, #28]
 8003ede:	68ba      	ldr	r2, [r7, #8]
 8003ee0:	6912      	ldr	r2, [r2, #16]
 8003ee2:	430a      	orrs	r2, r1
 8003ee4:	61da      	str	r2, [r3, #28]
    break;
 8003ee6:	e022      	b.n	8003f2e <HAL_TIM_PWM_ConfigChannel+0x152>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	68ba      	ldr	r2, [r7, #8]
 8003eee:	0011      	movs	r1, r2
 8003ef0:	0018      	movs	r0, r3
 8003ef2:	f000 fb31 	bl	8004558 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	68fa      	ldr	r2, [r7, #12]
 8003efc:	6812      	ldr	r2, [r2, #0]
 8003efe:	69d2      	ldr	r2, [r2, #28]
 8003f00:	2180      	movs	r1, #128	; 0x80
 8003f02:	0109      	lsls	r1, r1, #4
 8003f04:	430a      	orrs	r2, r1
 8003f06:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	68fa      	ldr	r2, [r7, #12]
 8003f0e:	6812      	ldr	r2, [r2, #0]
 8003f10:	69d2      	ldr	r2, [r2, #28]
 8003f12:	490d      	ldr	r1, [pc, #52]	; (8003f48 <HAL_TIM_PWM_ConfigChannel+0x16c>)
 8003f14:	400a      	ands	r2, r1
 8003f16:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	68fa      	ldr	r2, [r7, #12]
 8003f1e:	6812      	ldr	r2, [r2, #0]
 8003f20:	69d1      	ldr	r1, [r2, #28]
 8003f22:	68ba      	ldr	r2, [r7, #8]
 8003f24:	6912      	ldr	r2, [r2, #16]
 8003f26:	0212      	lsls	r2, r2, #8
 8003f28:	430a      	orrs	r2, r1
 8003f2a:	61da      	str	r2, [r3, #28]
    break;
 8003f2c:	46c0      	nop			; (mov r8, r8)
  }

  htim->State = HAL_TIM_STATE_READY;
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	223d      	movs	r2, #61	; 0x3d
 8003f32:	2101      	movs	r1, #1
 8003f34:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	223c      	movs	r2, #60	; 0x3c
 8003f3a:	2100      	movs	r1, #0
 8003f3c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003f3e:	2300      	movs	r3, #0
}
 8003f40:	0018      	movs	r0, r3
 8003f42:	46bd      	mov	sp, r7
 8003f44:	b004      	add	sp, #16
 8003f46:	bd80      	pop	{r7, pc}
 8003f48:	fffffbff 	.word	0xfffffbff

08003f4c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */ 
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)
{
 8003f4c:	b580      	push	{r7, lr}
 8003f4e:	b084      	sub	sp, #16
 8003f50:	af00      	add	r7, sp, #0
 8003f52:	6078      	str	r0, [r7, #4]
 8003f54:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr = 0U;
 8003f56:	2300      	movs	r3, #0
 8003f58:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(htim);
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	223c      	movs	r2, #60	; 0x3c
 8003f5e:	5c9b      	ldrb	r3, [r3, r2]
 8003f60:	2b01      	cmp	r3, #1
 8003f62:	d101      	bne.n	8003f68 <HAL_TIM_ConfigClockSource+0x1c>
 8003f64:	2302      	movs	r3, #2
 8003f66:	e0ca      	b.n	80040fe <HAL_TIM_ConfigClockSource+0x1b2>
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	223c      	movs	r2, #60	; 0x3c
 8003f6c:	2101      	movs	r1, #1
 8003f6e:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	223d      	movs	r2, #61	; 0x3d
 8003f74:	2102      	movs	r1, #2
 8003f76:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	689b      	ldr	r3, [r3, #8]
 8003f7e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	2277      	movs	r2, #119	; 0x77
 8003f84:	4393      	bics	r3, r2
 8003f86:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	4a5f      	ldr	r2, [pc, #380]	; (8004108 <HAL_TIM_ConfigClockSource+0x1bc>)
 8003f8c:	4013      	ands	r3, r2
 8003f8e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	68fa      	ldr	r2, [r7, #12]
 8003f96:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003f98:	683b      	ldr	r3, [r7, #0]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	2b40      	cmp	r3, #64	; 0x40
 8003f9e:	d100      	bne.n	8003fa2 <HAL_TIM_ConfigClockSource+0x56>
 8003fa0:	e078      	b.n	8004094 <HAL_TIM_ConfigClockSource+0x148>
 8003fa2:	d80e      	bhi.n	8003fc2 <HAL_TIM_ConfigClockSource+0x76>
 8003fa4:	2b10      	cmp	r3, #16
 8003fa6:	d100      	bne.n	8003faa <HAL_TIM_ConfigClockSource+0x5e>
 8003fa8:	e08b      	b.n	80040c2 <HAL_TIM_ConfigClockSource+0x176>
 8003faa:	d803      	bhi.n	8003fb4 <HAL_TIM_ConfigClockSource+0x68>
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d100      	bne.n	8003fb2 <HAL_TIM_ConfigClockSource+0x66>
 8003fb0:	e080      	b.n	80040b4 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
    }
    break;

  default:
    break;
 8003fb2:	e09b      	b.n	80040ec <HAL_TIM_ConfigClockSource+0x1a0>
  switch (sClockSourceConfig->ClockSource)
 8003fb4:	2b20      	cmp	r3, #32
 8003fb6:	d100      	bne.n	8003fba <HAL_TIM_ConfigClockSource+0x6e>
 8003fb8:	e08a      	b.n	80040d0 <HAL_TIM_ConfigClockSource+0x184>
 8003fba:	2b30      	cmp	r3, #48	; 0x30
 8003fbc:	d100      	bne.n	8003fc0 <HAL_TIM_ConfigClockSource+0x74>
 8003fbe:	e08e      	b.n	80040de <HAL_TIM_ConfigClockSource+0x192>
    break;
 8003fc0:	e094      	b.n	80040ec <HAL_TIM_ConfigClockSource+0x1a0>
  switch (sClockSourceConfig->ClockSource)
 8003fc2:	2b70      	cmp	r3, #112	; 0x70
 8003fc4:	d017      	beq.n	8003ff6 <HAL_TIM_ConfigClockSource+0xaa>
 8003fc6:	d804      	bhi.n	8003fd2 <HAL_TIM_ConfigClockSource+0x86>
 8003fc8:	2b50      	cmp	r3, #80	; 0x50
 8003fca:	d043      	beq.n	8004054 <HAL_TIM_ConfigClockSource+0x108>
 8003fcc:	2b60      	cmp	r3, #96	; 0x60
 8003fce:	d051      	beq.n	8004074 <HAL_TIM_ConfigClockSource+0x128>
    break;
 8003fd0:	e08c      	b.n	80040ec <HAL_TIM_ConfigClockSource+0x1a0>
  switch (sClockSourceConfig->ClockSource)
 8003fd2:	2280      	movs	r2, #128	; 0x80
 8003fd4:	0152      	lsls	r2, r2, #5
 8003fd6:	4293      	cmp	r3, r2
 8003fd8:	d004      	beq.n	8003fe4 <HAL_TIM_ConfigClockSource+0x98>
 8003fda:	2280      	movs	r2, #128	; 0x80
 8003fdc:	0192      	lsls	r2, r2, #6
 8003fde:	4293      	cmp	r3, r2
 8003fe0:	d024      	beq.n	800402c <HAL_TIM_ConfigClockSource+0xe0>
    break;
 8003fe2:	e083      	b.n	80040ec <HAL_TIM_ConfigClockSource+0x1a0>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	687a      	ldr	r2, [r7, #4]
 8003fea:	6812      	ldr	r2, [r2, #0]
 8003fec:	6892      	ldr	r2, [r2, #8]
 8003fee:	2107      	movs	r1, #7
 8003ff0:	438a      	bics	r2, r1
 8003ff2:	609a      	str	r2, [r3, #8]
    break;
 8003ff4:	e07a      	b.n	80040ec <HAL_TIM_ConfigClockSource+0x1a0>
      TIM_ETR_SetConfig(htim->Instance,
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	6818      	ldr	r0, [r3, #0]
 8003ffa:	683b      	ldr	r3, [r7, #0]
 8003ffc:	6899      	ldr	r1, [r3, #8]
 8003ffe:	683b      	ldr	r3, [r7, #0]
 8004000:	685a      	ldr	r2, [r3, #4]
 8004002:	683b      	ldr	r3, [r7, #0]
 8004004:	68db      	ldr	r3, [r3, #12]
 8004006:	f000 fb9f 	bl	8004748 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	689b      	ldr	r3, [r3, #8]
 8004010:	60fb      	str	r3, [r7, #12]
      tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	2277      	movs	r2, #119	; 0x77
 8004016:	4393      	bics	r3, r2
 8004018:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	2277      	movs	r2, #119	; 0x77
 800401e:	4313      	orrs	r3, r2
 8004020:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	68fa      	ldr	r2, [r7, #12]
 8004028:	609a      	str	r2, [r3, #8]
    break;
 800402a:	e05f      	b.n	80040ec <HAL_TIM_ConfigClockSource+0x1a0>
      TIM_ETR_SetConfig(htim->Instance,
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	6818      	ldr	r0, [r3, #0]
 8004030:	683b      	ldr	r3, [r7, #0]
 8004032:	6899      	ldr	r1, [r3, #8]
 8004034:	683b      	ldr	r3, [r7, #0]
 8004036:	685a      	ldr	r2, [r3, #4]
 8004038:	683b      	ldr	r3, [r7, #0]
 800403a:	68db      	ldr	r3, [r3, #12]
 800403c:	f000 fb84 	bl	8004748 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	687a      	ldr	r2, [r7, #4]
 8004046:	6812      	ldr	r2, [r2, #0]
 8004048:	6892      	ldr	r2, [r2, #8]
 800404a:	2180      	movs	r1, #128	; 0x80
 800404c:	01c9      	lsls	r1, r1, #7
 800404e:	430a      	orrs	r2, r1
 8004050:	609a      	str	r2, [r3, #8]
    break;
 8004052:	e04b      	b.n	80040ec <HAL_TIM_ConfigClockSource+0x1a0>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	6818      	ldr	r0, [r3, #0]
 8004058:	683b      	ldr	r3, [r7, #0]
 800405a:	6859      	ldr	r1, [r3, #4]
 800405c:	683b      	ldr	r3, [r7, #0]
 800405e:	68db      	ldr	r3, [r3, #12]
 8004060:	001a      	movs	r2, r3
 8004062:	f000 fae9 	bl	8004638 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	2150      	movs	r1, #80	; 0x50
 800406c:	0018      	movs	r0, r3
 800406e:	f000 fb4b 	bl	8004708 <TIM_ITRx_SetConfig>
    break;
 8004072:	e03b      	b.n	80040ec <HAL_TIM_ConfigClockSource+0x1a0>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	6818      	ldr	r0, [r3, #0]
 8004078:	683b      	ldr	r3, [r7, #0]
 800407a:	6859      	ldr	r1, [r3, #4]
 800407c:	683b      	ldr	r3, [r7, #0]
 800407e:	68db      	ldr	r3, [r3, #12]
 8004080:	001a      	movs	r2, r3
 8004082:	f000 fb0b 	bl	800469c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	2160      	movs	r1, #96	; 0x60
 800408c:	0018      	movs	r0, r3
 800408e:	f000 fb3b 	bl	8004708 <TIM_ITRx_SetConfig>
    break;
 8004092:	e02b      	b.n	80040ec <HAL_TIM_ConfigClockSource+0x1a0>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	6818      	ldr	r0, [r3, #0]
 8004098:	683b      	ldr	r3, [r7, #0]
 800409a:	6859      	ldr	r1, [r3, #4]
 800409c:	683b      	ldr	r3, [r7, #0]
 800409e:	68db      	ldr	r3, [r3, #12]
 80040a0:	001a      	movs	r2, r3
 80040a2:	f000 fac9 	bl	8004638 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	2140      	movs	r1, #64	; 0x40
 80040ac:	0018      	movs	r0, r3
 80040ae:	f000 fb2b 	bl	8004708 <TIM_ITRx_SetConfig>
    break;
 80040b2:	e01b      	b.n	80040ec <HAL_TIM_ConfigClockSource+0x1a0>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR0);
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	2100      	movs	r1, #0
 80040ba:	0018      	movs	r0, r3
 80040bc:	f000 fb24 	bl	8004708 <TIM_ITRx_SetConfig>
    break;
 80040c0:	e014      	b.n	80040ec <HAL_TIM_ConfigClockSource+0x1a0>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR1);
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	2110      	movs	r1, #16
 80040c8:	0018      	movs	r0, r3
 80040ca:	f000 fb1d 	bl	8004708 <TIM_ITRx_SetConfig>
    break;
 80040ce:	e00d      	b.n	80040ec <HAL_TIM_ConfigClockSource+0x1a0>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR2);
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	2120      	movs	r1, #32
 80040d6:	0018      	movs	r0, r3
 80040d8:	f000 fb16 	bl	8004708 <TIM_ITRx_SetConfig>
    break;
 80040dc:	e006      	b.n	80040ec <HAL_TIM_ConfigClockSource+0x1a0>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	2130      	movs	r1, #48	; 0x30
 80040e4:	0018      	movs	r0, r3
 80040e6:	f000 fb0f 	bl	8004708 <TIM_ITRx_SetConfig>
    break;
 80040ea:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	223d      	movs	r2, #61	; 0x3d
 80040f0:	2101      	movs	r1, #1
 80040f2:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	223c      	movs	r2, #60	; 0x3c
 80040f8:	2100      	movs	r1, #0
 80040fa:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80040fc:	2300      	movs	r3, #0
}
 80040fe:	0018      	movs	r0, r3
 8004100:	46bd      	mov	sp, r7
 8004102:	b004      	add	sp, #16
 8004104:	bd80      	pop	{r7, pc}
 8004106:	46c0      	nop			; (mov r8, r8)
 8004108:	ffff00ff 	.word	0xffff00ff

0800410c <TIM_Base_SetConfig>:
  * @param  TIMx TIM periheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800410c:	b580      	push	{r7, lr}
 800410e:	b084      	sub	sp, #16
 8004110:	af00      	add	r7, sp, #0
 8004112:	6078      	str	r0, [r7, #4]
 8004114:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0U;
 8004116:	2300      	movs	r3, #0
 8004118:	60fb      	str	r3, [r7, #12]
  tmpcr1 = TIMx->CR1;
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	4a34      	ldr	r2, [pc, #208]	; (80041f4 <TIM_Base_SetConfig+0xe8>)
 8004124:	4293      	cmp	r3, r2
 8004126:	d008      	beq.n	800413a <TIM_Base_SetConfig+0x2e>
 8004128:	687a      	ldr	r2, [r7, #4]
 800412a:	2380      	movs	r3, #128	; 0x80
 800412c:	05db      	lsls	r3, r3, #23
 800412e:	429a      	cmp	r2, r3
 8004130:	d003      	beq.n	800413a <TIM_Base_SetConfig+0x2e>
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	4a30      	ldr	r2, [pc, #192]	; (80041f8 <TIM_Base_SetConfig+0xec>)
 8004136:	4293      	cmp	r3, r2
 8004138:	d108      	bne.n	800414c <TIM_Base_SetConfig+0x40>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	2270      	movs	r2, #112	; 0x70
 800413e:	4393      	bics	r3, r2
 8004140:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004142:	683b      	ldr	r3, [r7, #0]
 8004144:	685b      	ldr	r3, [r3, #4]
 8004146:	68fa      	ldr	r2, [r7, #12]
 8004148:	4313      	orrs	r3, r2
 800414a:	60fb      	str	r3, [r7, #12]
  }

  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	4a29      	ldr	r2, [pc, #164]	; (80041f4 <TIM_Base_SetConfig+0xe8>)
 8004150:	4293      	cmp	r3, r2
 8004152:	d018      	beq.n	8004186 <TIM_Base_SetConfig+0x7a>
 8004154:	687a      	ldr	r2, [r7, #4]
 8004156:	2380      	movs	r3, #128	; 0x80
 8004158:	05db      	lsls	r3, r3, #23
 800415a:	429a      	cmp	r2, r3
 800415c:	d013      	beq.n	8004186 <TIM_Base_SetConfig+0x7a>
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	4a25      	ldr	r2, [pc, #148]	; (80041f8 <TIM_Base_SetConfig+0xec>)
 8004162:	4293      	cmp	r3, r2
 8004164:	d00f      	beq.n	8004186 <TIM_Base_SetConfig+0x7a>
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	4a24      	ldr	r2, [pc, #144]	; (80041fc <TIM_Base_SetConfig+0xf0>)
 800416a:	4293      	cmp	r3, r2
 800416c:	d00b      	beq.n	8004186 <TIM_Base_SetConfig+0x7a>
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	4a23      	ldr	r2, [pc, #140]	; (8004200 <TIM_Base_SetConfig+0xf4>)
 8004172:	4293      	cmp	r3, r2
 8004174:	d007      	beq.n	8004186 <TIM_Base_SetConfig+0x7a>
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	4a22      	ldr	r2, [pc, #136]	; (8004204 <TIM_Base_SetConfig+0xf8>)
 800417a:	4293      	cmp	r3, r2
 800417c:	d003      	beq.n	8004186 <TIM_Base_SetConfig+0x7a>
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	4a21      	ldr	r2, [pc, #132]	; (8004208 <TIM_Base_SetConfig+0xfc>)
 8004182:	4293      	cmp	r3, r2
 8004184:	d108      	bne.n	8004198 <TIM_Base_SetConfig+0x8c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	4a20      	ldr	r2, [pc, #128]	; (800420c <TIM_Base_SetConfig+0x100>)
 800418a:	4013      	ands	r3, r2
 800418c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800418e:	683b      	ldr	r3, [r7, #0]
 8004190:	68db      	ldr	r3, [r3, #12]
 8004192:	68fa      	ldr	r2, [r7, #12]
 8004194:	4313      	orrs	r3, r2
 8004196:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	2280      	movs	r2, #128	; 0x80
 800419c:	4393      	bics	r3, r2
 800419e:	001a      	movs	r2, r3
 80041a0:	683b      	ldr	r3, [r7, #0]
 80041a2:	695b      	ldr	r3, [r3, #20]
 80041a4:	4313      	orrs	r3, r2
 80041a6:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	68fa      	ldr	r2, [r7, #12]
 80041ac:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80041ae:	683b      	ldr	r3, [r7, #0]
 80041b0:	689a      	ldr	r2, [r3, #8]
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 80041b6:	683b      	ldr	r3, [r7, #0]
 80041b8:	681a      	ldr	r2, [r3, #0]
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	4a0c      	ldr	r2, [pc, #48]	; (80041f4 <TIM_Base_SetConfig+0xe8>)
 80041c2:	4293      	cmp	r3, r2
 80041c4:	d00b      	beq.n	80041de <TIM_Base_SetConfig+0xd2>
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	4a0d      	ldr	r2, [pc, #52]	; (8004200 <TIM_Base_SetConfig+0xf4>)
 80041ca:	4293      	cmp	r3, r2
 80041cc:	d007      	beq.n	80041de <TIM_Base_SetConfig+0xd2>
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	4a0c      	ldr	r2, [pc, #48]	; (8004204 <TIM_Base_SetConfig+0xf8>)
 80041d2:	4293      	cmp	r3, r2
 80041d4:	d003      	beq.n	80041de <TIM_Base_SetConfig+0xd2>
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	4a0b      	ldr	r2, [pc, #44]	; (8004208 <TIM_Base_SetConfig+0xfc>)
 80041da:	4293      	cmp	r3, r2
 80041dc:	d103      	bne.n	80041e6 <TIM_Base_SetConfig+0xda>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80041de:	683b      	ldr	r3, [r7, #0]
 80041e0:	691a      	ldr	r2, [r3, #16]
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_EGR_UG;
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	2201      	movs	r2, #1
 80041ea:	615a      	str	r2, [r3, #20]
}
 80041ec:	46c0      	nop			; (mov r8, r8)
 80041ee:	46bd      	mov	sp, r7
 80041f0:	b004      	add	sp, #16
 80041f2:	bd80      	pop	{r7, pc}
 80041f4:	40012c00 	.word	0x40012c00
 80041f8:	40000400 	.word	0x40000400
 80041fc:	40002000 	.word	0x40002000
 8004200:	40014000 	.word	0x40014000
 8004204:	40014400 	.word	0x40014400
 8004208:	40014800 	.word	0x40014800
 800420c:	fffffcff 	.word	0xfffffcff

08004210 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004210:	b580      	push	{r7, lr}
 8004212:	b086      	sub	sp, #24
 8004214:	af00      	add	r7, sp, #0
 8004216:	6078      	str	r0, [r7, #4]
 8004218:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 800421a:	2300      	movs	r3, #0
 800421c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 800421e:	2300      	movs	r3, #0
 8004220:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;
 8004222:	2300      	movs	r3, #0
 8004224:	613b      	str	r3, [r7, #16]

   /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	6a1b      	ldr	r3, [r3, #32]
 800422a:	2201      	movs	r2, #1
 800422c:	4393      	bics	r3, r2
 800422e:	001a      	movs	r2, r3
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	6a1b      	ldr	r3, [r3, #32]
 8004238:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	685b      	ldr	r3, [r3, #4]
 800423e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	699b      	ldr	r3, [r3, #24]
 8004244:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	2270      	movs	r2, #112	; 0x70
 800424a:	4393      	bics	r3, r2
 800424c:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	2203      	movs	r2, #3
 8004252:	4393      	bics	r3, r2
 8004254:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004256:	683b      	ldr	r3, [r7, #0]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	68fa      	ldr	r2, [r7, #12]
 800425c:	4313      	orrs	r3, r2
 800425e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004260:	697b      	ldr	r3, [r7, #20]
 8004262:	2202      	movs	r2, #2
 8004264:	4393      	bics	r3, r2
 8004266:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004268:	683b      	ldr	r3, [r7, #0]
 800426a:	689b      	ldr	r3, [r3, #8]
 800426c:	697a      	ldr	r2, [r7, #20]
 800426e:	4313      	orrs	r3, r2
 8004270:	617b      	str	r3, [r7, #20]

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	4a27      	ldr	r2, [pc, #156]	; (8004314 <TIM_OC1_SetConfig+0x104>)
 8004276:	4293      	cmp	r3, r2
 8004278:	d00b      	beq.n	8004292 <TIM_OC1_SetConfig+0x82>
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	4a26      	ldr	r2, [pc, #152]	; (8004318 <TIM_OC1_SetConfig+0x108>)
 800427e:	4293      	cmp	r3, r2
 8004280:	d007      	beq.n	8004292 <TIM_OC1_SetConfig+0x82>
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	4a25      	ldr	r2, [pc, #148]	; (800431c <TIM_OC1_SetConfig+0x10c>)
 8004286:	4293      	cmp	r3, r2
 8004288:	d003      	beq.n	8004292 <TIM_OC1_SetConfig+0x82>
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	4a24      	ldr	r2, [pc, #144]	; (8004320 <TIM_OC1_SetConfig+0x110>)
 800428e:	4293      	cmp	r3, r2
 8004290:	d10c      	bne.n	80042ac <TIM_OC1_SetConfig+0x9c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004292:	697b      	ldr	r3, [r7, #20]
 8004294:	2208      	movs	r2, #8
 8004296:	4393      	bics	r3, r2
 8004298:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800429a:	683b      	ldr	r3, [r7, #0]
 800429c:	68db      	ldr	r3, [r3, #12]
 800429e:	697a      	ldr	r2, [r7, #20]
 80042a0:	4313      	orrs	r3, r2
 80042a2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80042a4:	697b      	ldr	r3, [r7, #20]
 80042a6:	2204      	movs	r2, #4
 80042a8:	4393      	bics	r3, r2
 80042aa:	617b      	str	r3, [r7, #20]
  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	4a19      	ldr	r2, [pc, #100]	; (8004314 <TIM_OC1_SetConfig+0x104>)
 80042b0:	4293      	cmp	r3, r2
 80042b2:	d00b      	beq.n	80042cc <TIM_OC1_SetConfig+0xbc>
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	4a18      	ldr	r2, [pc, #96]	; (8004318 <TIM_OC1_SetConfig+0x108>)
 80042b8:	4293      	cmp	r3, r2
 80042ba:	d007      	beq.n	80042cc <TIM_OC1_SetConfig+0xbc>
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	4a17      	ldr	r2, [pc, #92]	; (800431c <TIM_OC1_SetConfig+0x10c>)
 80042c0:	4293      	cmp	r3, r2
 80042c2:	d003      	beq.n	80042cc <TIM_OC1_SetConfig+0xbc>
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	4a16      	ldr	r2, [pc, #88]	; (8004320 <TIM_OC1_SetConfig+0x110>)
 80042c8:	4293      	cmp	r3, r2
 80042ca:	d111      	bne.n	80042f0 <TIM_OC1_SetConfig+0xe0>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80042cc:	693b      	ldr	r3, [r7, #16]
 80042ce:	4a15      	ldr	r2, [pc, #84]	; (8004324 <TIM_OC1_SetConfig+0x114>)
 80042d0:	4013      	ands	r3, r2
 80042d2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80042d4:	693b      	ldr	r3, [r7, #16]
 80042d6:	4a14      	ldr	r2, [pc, #80]	; (8004328 <TIM_OC1_SetConfig+0x118>)
 80042d8:	4013      	ands	r3, r2
 80042da:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80042dc:	683b      	ldr	r3, [r7, #0]
 80042de:	695b      	ldr	r3, [r3, #20]
 80042e0:	693a      	ldr	r2, [r7, #16]
 80042e2:	4313      	orrs	r3, r2
 80042e4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80042e6:	683b      	ldr	r3, [r7, #0]
 80042e8:	699b      	ldr	r3, [r3, #24]
 80042ea:	693a      	ldr	r2, [r7, #16]
 80042ec:	4313      	orrs	r3, r2
 80042ee:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	693a      	ldr	r2, [r7, #16]
 80042f4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	68fa      	ldr	r2, [r7, #12]
 80042fa:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80042fc:	683b      	ldr	r3, [r7, #0]
 80042fe:	685a      	ldr	r2, [r3, #4]
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	697a      	ldr	r2, [r7, #20]
 8004308:	621a      	str	r2, [r3, #32]
}
 800430a:	46c0      	nop			; (mov r8, r8)
 800430c:	46bd      	mov	sp, r7
 800430e:	b006      	add	sp, #24
 8004310:	bd80      	pop	{r7, pc}
 8004312:	46c0      	nop			; (mov r8, r8)
 8004314:	40012c00 	.word	0x40012c00
 8004318:	40014000 	.word	0x40014000
 800431c:	40014400 	.word	0x40014400
 8004320:	40014800 	.word	0x40014800
 8004324:	fffffeff 	.word	0xfffffeff
 8004328:	fffffdff 	.word	0xfffffdff

0800432c <TIM_OC2_SetConfig>:
  * @param  TIMx  to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800432c:	b580      	push	{r7, lr}
 800432e:	b086      	sub	sp, #24
 8004330:	af00      	add	r7, sp, #0
 8004332:	6078      	str	r0, [r7, #4]
 8004334:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 8004336:	2300      	movs	r3, #0
 8004338:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 800433a:	2300      	movs	r3, #0
 800433c:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;
 800433e:	2300      	movs	r3, #0
 8004340:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	6a1b      	ldr	r3, [r3, #32]
 8004346:	2210      	movs	r2, #16
 8004348:	4393      	bics	r3, r2
 800434a:	001a      	movs	r2, r3
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	6a1b      	ldr	r3, [r3, #32]
 8004354:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	685b      	ldr	r3, [r3, #4]
 800435a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	699b      	ldr	r3, [r3, #24]
 8004360:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	4a2e      	ldr	r2, [pc, #184]	; (8004420 <TIM_OC2_SetConfig+0xf4>)
 8004366:	4013      	ands	r3, r2
 8004368:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	4a2d      	ldr	r2, [pc, #180]	; (8004424 <TIM_OC2_SetConfig+0xf8>)
 800436e:	4013      	ands	r3, r2
 8004370:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004372:	683b      	ldr	r3, [r7, #0]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	021b      	lsls	r3, r3, #8
 8004378:	68fa      	ldr	r2, [r7, #12]
 800437a:	4313      	orrs	r3, r2
 800437c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800437e:	697b      	ldr	r3, [r7, #20]
 8004380:	2220      	movs	r2, #32
 8004382:	4393      	bics	r3, r2
 8004384:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004386:	683b      	ldr	r3, [r7, #0]
 8004388:	689b      	ldr	r3, [r3, #8]
 800438a:	011b      	lsls	r3, r3, #4
 800438c:	697a      	ldr	r2, [r7, #20]
 800438e:	4313      	orrs	r3, r2
 8004390:	617b      	str	r3, [r7, #20]

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	4a24      	ldr	r2, [pc, #144]	; (8004428 <TIM_OC2_SetConfig+0xfc>)
 8004396:	4293      	cmp	r3, r2
 8004398:	d10d      	bne.n	80043b6 <TIM_OC2_SetConfig+0x8a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800439a:	697b      	ldr	r3, [r7, #20]
 800439c:	2280      	movs	r2, #128	; 0x80
 800439e:	4393      	bics	r3, r2
 80043a0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80043a2:	683b      	ldr	r3, [r7, #0]
 80043a4:	68db      	ldr	r3, [r3, #12]
 80043a6:	011b      	lsls	r3, r3, #4
 80043a8:	697a      	ldr	r2, [r7, #20]
 80043aa:	4313      	orrs	r3, r2
 80043ac:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80043ae:	697b      	ldr	r3, [r7, #20]
 80043b0:	2240      	movs	r2, #64	; 0x40
 80043b2:	4393      	bics	r3, r2
 80043b4:	617b      	str	r3, [r7, #20]

  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	4a1b      	ldr	r2, [pc, #108]	; (8004428 <TIM_OC2_SetConfig+0xfc>)
 80043ba:	4293      	cmp	r3, r2
 80043bc:	d00b      	beq.n	80043d6 <TIM_OC2_SetConfig+0xaa>
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	4a1a      	ldr	r2, [pc, #104]	; (800442c <TIM_OC2_SetConfig+0x100>)
 80043c2:	4293      	cmp	r3, r2
 80043c4:	d007      	beq.n	80043d6 <TIM_OC2_SetConfig+0xaa>
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	4a19      	ldr	r2, [pc, #100]	; (8004430 <TIM_OC2_SetConfig+0x104>)
 80043ca:	4293      	cmp	r3, r2
 80043cc:	d003      	beq.n	80043d6 <TIM_OC2_SetConfig+0xaa>
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	4a18      	ldr	r2, [pc, #96]	; (8004434 <TIM_OC2_SetConfig+0x108>)
 80043d2:	4293      	cmp	r3, r2
 80043d4:	d113      	bne.n	80043fe <TIM_OC2_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80043d6:	693b      	ldr	r3, [r7, #16]
 80043d8:	4a17      	ldr	r2, [pc, #92]	; (8004438 <TIM_OC2_SetConfig+0x10c>)
 80043da:	4013      	ands	r3, r2
 80043dc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80043de:	693b      	ldr	r3, [r7, #16]
 80043e0:	4a16      	ldr	r2, [pc, #88]	; (800443c <TIM_OC2_SetConfig+0x110>)
 80043e2:	4013      	ands	r3, r2
 80043e4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80043e6:	683b      	ldr	r3, [r7, #0]
 80043e8:	695b      	ldr	r3, [r3, #20]
 80043ea:	009b      	lsls	r3, r3, #2
 80043ec:	693a      	ldr	r2, [r7, #16]
 80043ee:	4313      	orrs	r3, r2
 80043f0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80043f2:	683b      	ldr	r3, [r7, #0]
 80043f4:	699b      	ldr	r3, [r3, #24]
 80043f6:	009b      	lsls	r3, r3, #2
 80043f8:	693a      	ldr	r2, [r7, #16]
 80043fa:	4313      	orrs	r3, r2
 80043fc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	693a      	ldr	r2, [r7, #16]
 8004402:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	68fa      	ldr	r2, [r7, #12]
 8004408:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800440a:	683b      	ldr	r3, [r7, #0]
 800440c:	685a      	ldr	r2, [r3, #4]
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	697a      	ldr	r2, [r7, #20]
 8004416:	621a      	str	r2, [r3, #32]
}
 8004418:	46c0      	nop			; (mov r8, r8)
 800441a:	46bd      	mov	sp, r7
 800441c:	b006      	add	sp, #24
 800441e:	bd80      	pop	{r7, pc}
 8004420:	ffff8fff 	.word	0xffff8fff
 8004424:	fffffcff 	.word	0xfffffcff
 8004428:	40012c00 	.word	0x40012c00
 800442c:	40014000 	.word	0x40014000
 8004430:	40014400 	.word	0x40014400
 8004434:	40014800 	.word	0x40014800
 8004438:	fffffbff 	.word	0xfffffbff
 800443c:	fffff7ff 	.word	0xfffff7ff

08004440 <TIM_OC3_SetConfig>:
  * @param  TIMx  to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004440:	b580      	push	{r7, lr}
 8004442:	b086      	sub	sp, #24
 8004444:	af00      	add	r7, sp, #0
 8004446:	6078      	str	r0, [r7, #4]
 8004448:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 800444a:	2300      	movs	r3, #0
 800444c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 800444e:	2300      	movs	r3, #0
 8004450:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;
 8004452:	2300      	movs	r3, #0
 8004454:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	6a1b      	ldr	r3, [r3, #32]
 800445a:	4a35      	ldr	r2, [pc, #212]	; (8004530 <TIM_OC3_SetConfig+0xf0>)
 800445c:	401a      	ands	r2, r3
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	6a1b      	ldr	r3, [r3, #32]
 8004466:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	685b      	ldr	r3, [r3, #4]
 800446c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	69db      	ldr	r3, [r3, #28]
 8004472:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	2270      	movs	r2, #112	; 0x70
 8004478:	4393      	bics	r3, r2
 800447a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	2203      	movs	r2, #3
 8004480:	4393      	bics	r3, r2
 8004482:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004484:	683b      	ldr	r3, [r7, #0]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	68fa      	ldr	r2, [r7, #12]
 800448a:	4313      	orrs	r3, r2
 800448c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800448e:	697b      	ldr	r3, [r7, #20]
 8004490:	4a28      	ldr	r2, [pc, #160]	; (8004534 <TIM_OC3_SetConfig+0xf4>)
 8004492:	4013      	ands	r3, r2
 8004494:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004496:	683b      	ldr	r3, [r7, #0]
 8004498:	689b      	ldr	r3, [r3, #8]
 800449a:	021b      	lsls	r3, r3, #8
 800449c:	697a      	ldr	r2, [r7, #20]
 800449e:	4313      	orrs	r3, r2
 80044a0:	617b      	str	r3, [r7, #20]

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	4a24      	ldr	r2, [pc, #144]	; (8004538 <TIM_OC3_SetConfig+0xf8>)
 80044a6:	4293      	cmp	r3, r2
 80044a8:	d10d      	bne.n	80044c6 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80044aa:	697b      	ldr	r3, [r7, #20]
 80044ac:	4a23      	ldr	r2, [pc, #140]	; (800453c <TIM_OC3_SetConfig+0xfc>)
 80044ae:	4013      	ands	r3, r2
 80044b0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80044b2:	683b      	ldr	r3, [r7, #0]
 80044b4:	68db      	ldr	r3, [r3, #12]
 80044b6:	021b      	lsls	r3, r3, #8
 80044b8:	697a      	ldr	r2, [r7, #20]
 80044ba:	4313      	orrs	r3, r2
 80044bc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80044be:	697b      	ldr	r3, [r7, #20]
 80044c0:	4a1f      	ldr	r2, [pc, #124]	; (8004540 <TIM_OC3_SetConfig+0x100>)
 80044c2:	4013      	ands	r3, r2
 80044c4:	617b      	str	r3, [r7, #20]
  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	4a1b      	ldr	r2, [pc, #108]	; (8004538 <TIM_OC3_SetConfig+0xf8>)
 80044ca:	4293      	cmp	r3, r2
 80044cc:	d00b      	beq.n	80044e6 <TIM_OC3_SetConfig+0xa6>
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	4a1c      	ldr	r2, [pc, #112]	; (8004544 <TIM_OC3_SetConfig+0x104>)
 80044d2:	4293      	cmp	r3, r2
 80044d4:	d007      	beq.n	80044e6 <TIM_OC3_SetConfig+0xa6>
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	4a1b      	ldr	r2, [pc, #108]	; (8004548 <TIM_OC3_SetConfig+0x108>)
 80044da:	4293      	cmp	r3, r2
 80044dc:	d003      	beq.n	80044e6 <TIM_OC3_SetConfig+0xa6>
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	4a1a      	ldr	r2, [pc, #104]	; (800454c <TIM_OC3_SetConfig+0x10c>)
 80044e2:	4293      	cmp	r3, r2
 80044e4:	d113      	bne.n	800450e <TIM_OC3_SetConfig+0xce>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80044e6:	693b      	ldr	r3, [r7, #16]
 80044e8:	4a19      	ldr	r2, [pc, #100]	; (8004550 <TIM_OC3_SetConfig+0x110>)
 80044ea:	4013      	ands	r3, r2
 80044ec:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80044ee:	693b      	ldr	r3, [r7, #16]
 80044f0:	4a18      	ldr	r2, [pc, #96]	; (8004554 <TIM_OC3_SetConfig+0x114>)
 80044f2:	4013      	ands	r3, r2
 80044f4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80044f6:	683b      	ldr	r3, [r7, #0]
 80044f8:	695b      	ldr	r3, [r3, #20]
 80044fa:	011b      	lsls	r3, r3, #4
 80044fc:	693a      	ldr	r2, [r7, #16]
 80044fe:	4313      	orrs	r3, r2
 8004500:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004502:	683b      	ldr	r3, [r7, #0]
 8004504:	699b      	ldr	r3, [r3, #24]
 8004506:	011b      	lsls	r3, r3, #4
 8004508:	693a      	ldr	r2, [r7, #16]
 800450a:	4313      	orrs	r3, r2
 800450c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	693a      	ldr	r2, [r7, #16]
 8004512:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	68fa      	ldr	r2, [r7, #12]
 8004518:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800451a:	683b      	ldr	r3, [r7, #0]
 800451c:	685a      	ldr	r2, [r3, #4]
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	697a      	ldr	r2, [r7, #20]
 8004526:	621a      	str	r2, [r3, #32]
}
 8004528:	46c0      	nop			; (mov r8, r8)
 800452a:	46bd      	mov	sp, r7
 800452c:	b006      	add	sp, #24
 800452e:	bd80      	pop	{r7, pc}
 8004530:	fffffeff 	.word	0xfffffeff
 8004534:	fffffdff 	.word	0xfffffdff
 8004538:	40012c00 	.word	0x40012c00
 800453c:	fffff7ff 	.word	0xfffff7ff
 8004540:	fffffbff 	.word	0xfffffbff
 8004544:	40014000 	.word	0x40014000
 8004548:	40014400 	.word	0x40014400
 800454c:	40014800 	.word	0x40014800
 8004550:	ffffefff 	.word	0xffffefff
 8004554:	ffffdfff 	.word	0xffffdfff

08004558 <TIM_OC4_SetConfig>:
  * @param  TIMx  to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004558:	b580      	push	{r7, lr}
 800455a:	b086      	sub	sp, #24
 800455c:	af00      	add	r7, sp, #0
 800455e:	6078      	str	r0, [r7, #4]
 8004560:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 8004562:	2300      	movs	r3, #0
 8004564:	613b      	str	r3, [r7, #16]
  uint32_t tmpccer = 0U;
 8004566:	2300      	movs	r3, #0
 8004568:	60fb      	str	r3, [r7, #12]
  uint32_t tmpcr2 = 0U;
 800456a:	2300      	movs	r3, #0
 800456c:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	6a1b      	ldr	r3, [r3, #32]
 8004572:	4a28      	ldr	r2, [pc, #160]	; (8004614 <TIM_OC4_SetConfig+0xbc>)
 8004574:	401a      	ands	r2, r3
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	6a1b      	ldr	r3, [r3, #32]
 800457e:	60fb      	str	r3, [r7, #12]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	685b      	ldr	r3, [r3, #4]
 8004584:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	69db      	ldr	r3, [r3, #28]
 800458a:	613b      	str	r3, [r7, #16]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800458c:	693b      	ldr	r3, [r7, #16]
 800458e:	4a22      	ldr	r2, [pc, #136]	; (8004618 <TIM_OC4_SetConfig+0xc0>)
 8004590:	4013      	ands	r3, r2
 8004592:	613b      	str	r3, [r7, #16]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004594:	693b      	ldr	r3, [r7, #16]
 8004596:	4a21      	ldr	r2, [pc, #132]	; (800461c <TIM_OC4_SetConfig+0xc4>)
 8004598:	4013      	ands	r3, r2
 800459a:	613b      	str	r3, [r7, #16]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800459c:	683b      	ldr	r3, [r7, #0]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	021b      	lsls	r3, r3, #8
 80045a2:	693a      	ldr	r2, [r7, #16]
 80045a4:	4313      	orrs	r3, r2
 80045a6:	613b      	str	r3, [r7, #16]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	4a1d      	ldr	r2, [pc, #116]	; (8004620 <TIM_OC4_SetConfig+0xc8>)
 80045ac:	4013      	ands	r3, r2
 80045ae:	60fb      	str	r3, [r7, #12]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80045b0:	683b      	ldr	r3, [r7, #0]
 80045b2:	689b      	ldr	r3, [r3, #8]
 80045b4:	031b      	lsls	r3, r3, #12
 80045b6:	68fa      	ldr	r2, [r7, #12]
 80045b8:	4313      	orrs	r3, r2
 80045ba:	60fb      	str	r3, [r7, #12]

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	4a19      	ldr	r2, [pc, #100]	; (8004624 <TIM_OC4_SetConfig+0xcc>)
 80045c0:	4293      	cmp	r3, r2
 80045c2:	d00b      	beq.n	80045dc <TIM_OC4_SetConfig+0x84>
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	4a18      	ldr	r2, [pc, #96]	; (8004628 <TIM_OC4_SetConfig+0xd0>)
 80045c8:	4293      	cmp	r3, r2
 80045ca:	d007      	beq.n	80045dc <TIM_OC4_SetConfig+0x84>
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	4a17      	ldr	r2, [pc, #92]	; (800462c <TIM_OC4_SetConfig+0xd4>)
 80045d0:	4293      	cmp	r3, r2
 80045d2:	d003      	beq.n	80045dc <TIM_OC4_SetConfig+0x84>
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	4a16      	ldr	r2, [pc, #88]	; (8004630 <TIM_OC4_SetConfig+0xd8>)
 80045d8:	4293      	cmp	r3, r2
 80045da:	d109      	bne.n	80045f0 <TIM_OC4_SetConfig+0x98>
  {
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

   /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80045dc:	697b      	ldr	r3, [r7, #20]
 80045de:	4a15      	ldr	r2, [pc, #84]	; (8004634 <TIM_OC4_SetConfig+0xdc>)
 80045e0:	4013      	ands	r3, r2
 80045e2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80045e4:	683b      	ldr	r3, [r7, #0]
 80045e6:	695b      	ldr	r3, [r3, #20]
 80045e8:	019b      	lsls	r3, r3, #6
 80045ea:	697a      	ldr	r2, [r7, #20]
 80045ec:	4313      	orrs	r3, r2
 80045ee:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	697a      	ldr	r2, [r7, #20]
 80045f4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	693a      	ldr	r2, [r7, #16]
 80045fa:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80045fc:	683b      	ldr	r3, [r7, #0]
 80045fe:	685a      	ldr	r2, [r3, #4]
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	68fa      	ldr	r2, [r7, #12]
 8004608:	621a      	str	r2, [r3, #32]
}
 800460a:	46c0      	nop			; (mov r8, r8)
 800460c:	46bd      	mov	sp, r7
 800460e:	b006      	add	sp, #24
 8004610:	bd80      	pop	{r7, pc}
 8004612:	46c0      	nop			; (mov r8, r8)
 8004614:	ffffefff 	.word	0xffffefff
 8004618:	ffff8fff 	.word	0xffff8fff
 800461c:	fffffcff 	.word	0xfffffcff
 8004620:	ffffdfff 	.word	0xffffdfff
 8004624:	40012c00 	.word	0x40012c00
 8004628:	40014000 	.word	0x40014000
 800462c:	40014400 	.word	0x40014400
 8004630:	40014800 	.word	0x40014800
 8004634:	ffffbfff 	.word	0xffffbfff

08004638 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004638:	b580      	push	{r7, lr}
 800463a:	b086      	sub	sp, #24
 800463c:	af00      	add	r7, sp, #0
 800463e:	60f8      	str	r0, [r7, #12]
 8004640:	60b9      	str	r1, [r7, #8]
 8004642:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0U;
 8004644:	2300      	movs	r3, #0
 8004646:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 8004648:	2300      	movs	r3, #0
 800464a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	6a1b      	ldr	r3, [r3, #32]
 8004650:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	6a1b      	ldr	r3, [r3, #32]
 8004656:	2201      	movs	r2, #1
 8004658:	4393      	bics	r3, r2
 800465a:	001a      	movs	r2, r3
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	699b      	ldr	r3, [r3, #24]
 8004664:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004666:	697b      	ldr	r3, [r7, #20]
 8004668:	22f0      	movs	r2, #240	; 0xf0
 800466a:	4393      	bics	r3, r2
 800466c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	011b      	lsls	r3, r3, #4
 8004672:	697a      	ldr	r2, [r7, #20]
 8004674:	4313      	orrs	r3, r2
 8004676:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004678:	693b      	ldr	r3, [r7, #16]
 800467a:	220a      	movs	r2, #10
 800467c:	4393      	bics	r3, r2
 800467e:	613b      	str	r3, [r7, #16]
  tmpccer |= TIM_ICPolarity;
 8004680:	693a      	ldr	r2, [r7, #16]
 8004682:	68bb      	ldr	r3, [r7, #8]
 8004684:	4313      	orrs	r3, r2
 8004686:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	697a      	ldr	r2, [r7, #20]
 800468c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	693a      	ldr	r2, [r7, #16]
 8004692:	621a      	str	r2, [r3, #32]
}
 8004694:	46c0      	nop			; (mov r8, r8)
 8004696:	46bd      	mov	sp, r7
 8004698:	b006      	add	sp, #24
 800469a:	bd80      	pop	{r7, pc}

0800469c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800469c:	b580      	push	{r7, lr}
 800469e:	b086      	sub	sp, #24
 80046a0:	af00      	add	r7, sp, #0
 80046a2:	60f8      	str	r0, [r7, #12]
 80046a4:	60b9      	str	r1, [r7, #8]
 80046a6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0U;
 80046a8:	2300      	movs	r3, #0
 80046aa:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 80046ac:	2300      	movs	r3, #0
 80046ae:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	6a1b      	ldr	r3, [r3, #32]
 80046b4:	2210      	movs	r2, #16
 80046b6:	4393      	bics	r3, r2
 80046b8:	001a      	movs	r2, r3
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	699b      	ldr	r3, [r3, #24]
 80046c2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	6a1b      	ldr	r3, [r3, #32]
 80046c8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80046ca:	697b      	ldr	r3, [r7, #20]
 80046cc:	4a0d      	ldr	r2, [pc, #52]	; (8004704 <TIM_TI2_ConfigInputStage+0x68>)
 80046ce:	4013      	ands	r3, r2
 80046d0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	031b      	lsls	r3, r3, #12
 80046d6:	697a      	ldr	r2, [r7, #20]
 80046d8:	4313      	orrs	r3, r2
 80046da:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80046dc:	693b      	ldr	r3, [r7, #16]
 80046de:	22a0      	movs	r2, #160	; 0xa0
 80046e0:	4393      	bics	r3, r2
 80046e2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80046e4:	68bb      	ldr	r3, [r7, #8]
 80046e6:	011b      	lsls	r3, r3, #4
 80046e8:	693a      	ldr	r2, [r7, #16]
 80046ea:	4313      	orrs	r3, r2
 80046ec:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	697a      	ldr	r2, [r7, #20]
 80046f2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	693a      	ldr	r2, [r7, #16]
 80046f8:	621a      	str	r2, [r3, #32]
}
 80046fa:	46c0      	nop			; (mov r8, r8)
 80046fc:	46bd      	mov	sp, r7
 80046fe:	b006      	add	sp, #24
 8004700:	bd80      	pop	{r7, pc}
 8004702:	46c0      	nop			; (mov r8, r8)
 8004704:	ffff0fff 	.word	0xffff0fff

08004708 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2 : Filtered Timer Input 2
  *            @arg TIM_TS_ETRF : External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t InputTriggerSource)
{
 8004708:	b580      	push	{r7, lr}
 800470a:	b084      	sub	sp, #16
 800470c:	af00      	add	r7, sp, #0
 800470e:	6078      	str	r0, [r7, #4]
 8004710:	000a      	movs	r2, r1
 8004712:	1cbb      	adds	r3, r7, #2
 8004714:	801a      	strh	r2, [r3, #0]
  uint32_t tmpsmcr = 0U;
 8004716:	2300      	movs	r3, #0
 8004718:	60fb      	str	r3, [r7, #12]

   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	689b      	ldr	r3, [r3, #8]
 800471e:	60fb      	str	r3, [r7, #12]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	2270      	movs	r2, #112	; 0x70
 8004724:	4393      	bics	r3, r2
 8004726:	60fb      	str	r3, [r7, #12]
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8004728:	1cbb      	adds	r3, r7, #2
 800472a:	881b      	ldrh	r3, [r3, #0]
 800472c:	2207      	movs	r2, #7
 800472e:	4313      	orrs	r3, r2
 8004730:	b29b      	uxth	r3, r3
 8004732:	001a      	movs	r2, r3
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	4313      	orrs	r3, r2
 8004738:	60fb      	str	r3, [r7, #12]
   /* Write to TIMx SMCR */
   TIMx->SMCR = tmpsmcr;
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	68fa      	ldr	r2, [r7, #12]
 800473e:	609a      	str	r2, [r3, #8]
}
 8004740:	46c0      	nop			; (mov r8, r8)
 8004742:	46bd      	mov	sp, r7
 8004744:	b004      	add	sp, #16
 8004746:	bd80      	pop	{r7, pc}

08004748 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef* TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004748:	b580      	push	{r7, lr}
 800474a:	b086      	sub	sp, #24
 800474c:	af00      	add	r7, sp, #0
 800474e:	60f8      	str	r0, [r7, #12]
 8004750:	60b9      	str	r1, [r7, #8]
 8004752:	607a      	str	r2, [r7, #4]
 8004754:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr = 0U;
 8004756:	2300      	movs	r3, #0
 8004758:	617b      	str	r3, [r7, #20]

  tmpsmcr = TIMx->SMCR;
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	689b      	ldr	r3, [r3, #8]
 800475e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004760:	697b      	ldr	r3, [r7, #20]
 8004762:	4a09      	ldr	r2, [pc, #36]	; (8004788 <TIM_ETR_SetConfig+0x40>)
 8004764:	4013      	ands	r3, r2
 8004766:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004768:	683b      	ldr	r3, [r7, #0]
 800476a:	021a      	lsls	r2, r3, #8
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	431a      	orrs	r2, r3
 8004770:	68bb      	ldr	r3, [r7, #8]
 8004772:	4313      	orrs	r3, r2
 8004774:	697a      	ldr	r2, [r7, #20]
 8004776:	4313      	orrs	r3, r2
 8004778:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	697a      	ldr	r2, [r7, #20]
 800477e:	609a      	str	r2, [r3, #8]
}
 8004780:	46c0      	nop			; (mov r8, r8)
 8004782:	46bd      	mov	sp, r7
 8004784:	b006      	add	sp, #24
 8004786:	bd80      	pop	{r7, pc}
 8004788:	ffff00ff 	.word	0xffff00ff

0800478c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_Disable.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800478c:	b580      	push	{r7, lr}
 800478e:	b086      	sub	sp, #24
 8004790:	af00      	add	r7, sp, #0
 8004792:	60f8      	str	r0, [r7, #12]
 8004794:	60b9      	str	r1, [r7, #8]
 8004796:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 8004798:	2300      	movs	r3, #0
 800479a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;
 800479c:	2201      	movs	r2, #1
 800479e:	68bb      	ldr	r3, [r7, #8]
 80047a0:	409a      	lsls	r2, r3
 80047a2:	0013      	movs	r3, r2
 80047a4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	6a1b      	ldr	r3, [r3, #32]
 80047aa:	697a      	ldr	r2, [r7, #20]
 80047ac:	43d2      	mvns	r2, r2
 80047ae:	401a      	ands	r2, r3
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	6a1a      	ldr	r2, [r3, #32]
 80047b8:	6879      	ldr	r1, [r7, #4]
 80047ba:	68bb      	ldr	r3, [r7, #8]
 80047bc:	4099      	lsls	r1, r3
 80047be:	000b      	movs	r3, r1
 80047c0:	431a      	orrs	r2, r3
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	621a      	str	r2, [r3, #32]
}
 80047c6:	46c0      	nop			; (mov r8, r8)
 80047c8:	46bd      	mov	sp, r7
 80047ca:	b006      	add	sp, #24
 80047cc:	bd80      	pop	{r7, pc}

080047ce <HAL_TIMEx_MasterConfigSynchronization>:
  *         contains the selected trigger output (TRGO) and the Master/Slave 
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, TIM_MasterConfigTypeDef * sMasterConfig)
{
 80047ce:	b580      	push	{r7, lr}
 80047d0:	b082      	sub	sp, #8
 80047d2:	af00      	add	r7, sp, #0
 80047d4:	6078      	str	r0, [r7, #4]
 80047d6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  __HAL_LOCK(htim);
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	223c      	movs	r2, #60	; 0x3c
 80047dc:	5c9b      	ldrb	r3, [r3, r2]
 80047de:	2b01      	cmp	r3, #1
 80047e0:	d101      	bne.n	80047e6 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80047e2:	2302      	movs	r3, #2
 80047e4:	e032      	b.n	800484c <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	223c      	movs	r2, #60	; 0x3c
 80047ea:	2101      	movs	r1, #1
 80047ec:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	223d      	movs	r2, #61	; 0x3d
 80047f2:	2102      	movs	r1, #2
 80047f4:	5499      	strb	r1, [r3, r2]

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	687a      	ldr	r2, [r7, #4]
 80047fc:	6812      	ldr	r2, [r2, #0]
 80047fe:	6852      	ldr	r2, [r2, #4]
 8004800:	2170      	movs	r1, #112	; 0x70
 8004802:	438a      	bics	r2, r1
 8004804:	605a      	str	r2, [r3, #4]
  /* Select the TRGO source */
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	687a      	ldr	r2, [r7, #4]
 800480c:	6812      	ldr	r2, [r2, #0]
 800480e:	6851      	ldr	r1, [r2, #4]
 8004810:	683a      	ldr	r2, [r7, #0]
 8004812:	6812      	ldr	r2, [r2, #0]
 8004814:	430a      	orrs	r2, r1
 8004816:	605a      	str	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	687a      	ldr	r2, [r7, #4]
 800481e:	6812      	ldr	r2, [r2, #0]
 8004820:	6892      	ldr	r2, [r2, #8]
 8004822:	2180      	movs	r1, #128	; 0x80
 8004824:	438a      	bics	r2, r1
 8004826:	609a      	str	r2, [r3, #8]
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	687a      	ldr	r2, [r7, #4]
 800482e:	6812      	ldr	r2, [r2, #0]
 8004830:	6891      	ldr	r1, [r2, #8]
 8004832:	683a      	ldr	r2, [r7, #0]
 8004834:	6852      	ldr	r2, [r2, #4]
 8004836:	430a      	orrs	r2, r1
 8004838:	609a      	str	r2, [r3, #8]

  htim->State = HAL_TIM_STATE_READY;
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	223d      	movs	r2, #61	; 0x3d
 800483e:	2101      	movs	r1, #1
 8004840:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	223c      	movs	r2, #60	; 0x3c
 8004846:	2100      	movs	r1, #0
 8004848:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800484a:	2300      	movs	r3, #0
}
 800484c:	0018      	movs	r0, r3
 800484e:	46bd      	mov	sp, r7
 8004850:	b002      	add	sp, #8
 8004852:	bd80      	pop	{r7, pc}

08004854 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         contains the BDTR Register configuration  information for the TIM peripheral.
  * @retval HAL status
  */    
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004854:	b580      	push	{r7, lr}
 8004856:	b084      	sub	sp, #16
 8004858:	af00      	add	r7, sp, #0
 800485a:	6078      	str	r0, [r7, #4]
 800485c:	6039      	str	r1, [r7, #0]
  uint32_t tmpbdtr = 0;
 800485e:	2300      	movs	r3, #0
 8004860:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	223c      	movs	r2, #60	; 0x3c
 8004866:	5c9b      	ldrb	r3, [r3, r2]
 8004868:	2b01      	cmp	r3, #1
 800486a:	d101      	bne.n	8004870 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800486c:	2302      	movs	r3, #2
 800486e:	e04d      	b.n	800490c <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	223c      	movs	r2, #60	; 0x3c
 8004874:	2101      	movs	r1, #1
 8004876:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	223d      	movs	r2, #61	; 0x3d
 800487c:	2102      	movs	r1, #2
 800487e:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */
  
  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	22ff      	movs	r2, #255	; 0xff
 8004884:	4393      	bics	r3, r2
 8004886:	001a      	movs	r2, r3
 8004888:	683b      	ldr	r3, [r7, #0]
 800488a:	68db      	ldr	r3, [r3, #12]
 800488c:	4313      	orrs	r3, r2
 800488e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	4a20      	ldr	r2, [pc, #128]	; (8004914 <HAL_TIMEx_ConfigBreakDeadTime+0xc0>)
 8004894:	401a      	ands	r2, r3
 8004896:	683b      	ldr	r3, [r7, #0]
 8004898:	689b      	ldr	r3, [r3, #8]
 800489a:	4313      	orrs	r3, r2
 800489c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	4a1d      	ldr	r2, [pc, #116]	; (8004918 <HAL_TIMEx_ConfigBreakDeadTime+0xc4>)
 80048a2:	401a      	ands	r2, r3
 80048a4:	683b      	ldr	r3, [r7, #0]
 80048a6:	685b      	ldr	r3, [r3, #4]
 80048a8:	4313      	orrs	r3, r2
 80048aa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	4a1b      	ldr	r2, [pc, #108]	; (800491c <HAL_TIMEx_ConfigBreakDeadTime+0xc8>)
 80048b0:	401a      	ands	r2, r3
 80048b2:	683b      	ldr	r3, [r7, #0]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	4313      	orrs	r3, r2
 80048b8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	4a18      	ldr	r2, [pc, #96]	; (8004920 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>)
 80048be:	401a      	ands	r2, r3
 80048c0:	683b      	ldr	r3, [r7, #0]
 80048c2:	691b      	ldr	r3, [r3, #16]
 80048c4:	4313      	orrs	r3, r2
 80048c6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	4a16      	ldr	r2, [pc, #88]	; (8004924 <HAL_TIMEx_ConfigBreakDeadTime+0xd0>)
 80048cc:	401a      	ands	r2, r3
 80048ce:	683b      	ldr	r3, [r7, #0]
 80048d0:	695b      	ldr	r3, [r3, #20]
 80048d2:	4313      	orrs	r3, r2
 80048d4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	4a13      	ldr	r2, [pc, #76]	; (8004928 <HAL_TIMEx_ConfigBreakDeadTime+0xd4>)
 80048da:	401a      	ands	r2, r3
 80048dc:	683b      	ldr	r3, [r7, #0]
 80048de:	699b      	ldr	r3, [r3, #24]
 80048e0:	4313      	orrs	r3, r2
 80048e2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_MOE, sBreakDeadTimeConfig->AutomaticOutput);
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	4a11      	ldr	r2, [pc, #68]	; (800492c <HAL_TIMEx_ConfigBreakDeadTime+0xd8>)
 80048e8:	401a      	ands	r2, r3
 80048ea:	683b      	ldr	r3, [r7, #0]
 80048ec:	699b      	ldr	r3, [r3, #24]
 80048ee:	4313      	orrs	r3, r2
 80048f0:	60fb      	str	r3, [r7, #12]
  
  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	68fa      	ldr	r2, [r7, #12]
 80048f8:	645a      	str	r2, [r3, #68]	; 0x44
  
  htim->State = HAL_TIM_STATE_READY;
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	223d      	movs	r2, #61	; 0x3d
 80048fe:	2101      	movs	r1, #1
 8004900:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	223c      	movs	r2, #60	; 0x3c
 8004906:	2100      	movs	r1, #0
 8004908:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800490a:	2300      	movs	r3, #0
}
 800490c:	0018      	movs	r0, r3
 800490e:	46bd      	mov	sp, r7
 8004910:	b004      	add	sp, #16
 8004912:	bd80      	pop	{r7, pc}
 8004914:	fffffcff 	.word	0xfffffcff
 8004918:	fffffbff 	.word	0xfffffbff
 800491c:	fffff7ff 	.word	0xfffff7ff
 8004920:	ffffefff 	.word	0xffffefff
 8004924:	ffffdfff 	.word	0xffffdfff
 8004928:	ffffbfff 	.word	0xffffbfff
 800492c:	ffff7fff 	.word	0xffff7fff

08004930 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004930:	b580      	push	{r7, lr}
 8004932:	b082      	sub	sp, #8
 8004934:	af00      	add	r7, sp, #0
 8004936:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	2b00      	cmp	r3, #0
 800493c:	d101      	bne.n	8004942 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800493e:	2301      	movs	r3, #1
 8004940:	e047      	b.n	80049d2 <HAL_UART_Init+0xa2>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if(huart->gState == HAL_UART_STATE_RESET)
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	2269      	movs	r2, #105	; 0x69
 8004946:	5c9b      	ldrb	r3, [r3, r2]
 8004948:	b2db      	uxtb	r3, r3
 800494a:	2b00      	cmp	r3, #0
 800494c:	d107      	bne.n	800495e <HAL_UART_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	2268      	movs	r2, #104	; 0x68
 8004952:	2100      	movs	r1, #0
 8004954:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	0018      	movs	r0, r3
 800495a:	f004 f991 	bl	8008c80 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	2269      	movs	r2, #105	; 0x69
 8004962:	2124      	movs	r1, #36	; 0x24
 8004964:	5499      	strb	r1, [r3, r2]

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	687a      	ldr	r2, [r7, #4]
 800496c:	6812      	ldr	r2, [r2, #0]
 800496e:	6812      	ldr	r2, [r2, #0]
 8004970:	2101      	movs	r1, #1
 8004972:	438a      	bics	r2, r1
 8004974:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	0018      	movs	r0, r3
 800497a:	f000 fa31 	bl	8004de0 <UART_SetConfig>
 800497e:	0003      	movs	r3, r0
 8004980:	2b01      	cmp	r3, #1
 8004982:	d101      	bne.n	8004988 <HAL_UART_Init+0x58>
  {
    return HAL_ERROR;
 8004984:	2301      	movs	r3, #1
 8004986:	e024      	b.n	80049d2 <HAL_UART_Init+0xa2>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800498c:	2b00      	cmp	r3, #0
 800498e:	d003      	beq.n	8004998 <HAL_UART_Init+0x68>
  {
    UART_AdvFeatureConfig(huart);
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	0018      	movs	r0, r3
 8004994:	f000 fb9a 	bl	80050cc <UART_AdvFeatureConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register. */
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	687a      	ldr	r2, [r7, #4]
 800499e:	6812      	ldr	r2, [r2, #0]
 80049a0:	6852      	ldr	r2, [r2, #4]
 80049a2:	490e      	ldr	r1, [pc, #56]	; (80049dc <HAL_UART_Init+0xac>)
 80049a4:	400a      	ands	r2, r1
 80049a6:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	687a      	ldr	r2, [r7, #4]
 80049ae:	6812      	ldr	r2, [r2, #0]
 80049b0:	6892      	ldr	r2, [r2, #8]
 80049b2:	212a      	movs	r1, #42	; 0x2a
 80049b4:	438a      	bics	r2, r1
 80049b6:	609a      	str	r2, [r3, #8]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif
#endif

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	687a      	ldr	r2, [r7, #4]
 80049be:	6812      	ldr	r2, [r2, #0]
 80049c0:	6812      	ldr	r2, [r2, #0]
 80049c2:	2101      	movs	r1, #1
 80049c4:	430a      	orrs	r2, r1
 80049c6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	0018      	movs	r0, r3
 80049cc:	f000 fc2a 	bl	8005224 <UART_CheckIdleState>
 80049d0:	0003      	movs	r3, r0
}
 80049d2:	0018      	movs	r0, r3
 80049d4:	46bd      	mov	sp, r7
 80049d6:	b002      	add	sp, #8
 80049d8:	bd80      	pop	{r7, pc}
 80049da:	46c0      	nop			; (mov r8, r8)
 80049dc:	ffffb7ff 	.word	0xffffb7ff

080049e0 <HAL_UART_Transmit_IT>:
  *         (as sent data will be handled using u16 pointer cast). Depending on compilation chain,
  *         use of specific alignment compilation directives or pragmas might be required to ensure proper alignment for pData.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80049e0:	b580      	push	{r7, lr}
 80049e2:	b084      	sub	sp, #16
 80049e4:	af00      	add	r7, sp, #0
 80049e6:	60f8      	str	r0, [r7, #12]
 80049e8:	60b9      	str	r1, [r7, #8]
 80049ea:	1dbb      	adds	r3, r7, #6
 80049ec:	801a      	strh	r2, [r3, #0]
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	2269      	movs	r2, #105	; 0x69
 80049f2:	5c9b      	ldrb	r3, [r3, r2]
 80049f4:	b2db      	uxtb	r3, r3
 80049f6:	2b20      	cmp	r3, #32
 80049f8:	d145      	bne.n	8004a86 <HAL_UART_Transmit_IT+0xa6>
  {
    if((pData == NULL ) || (Size == 0U))
 80049fa:	68bb      	ldr	r3, [r7, #8]
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d003      	beq.n	8004a08 <HAL_UART_Transmit_IT+0x28>
 8004a00:	1dbb      	adds	r3, r7, #6
 8004a02:	881b      	ldrh	r3, [r3, #0]
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d101      	bne.n	8004a0c <HAL_UART_Transmit_IT+0x2c>
    {
      return HAL_ERROR;
 8004a08:	2301      	movs	r3, #1
 8004a0a:	e03d      	b.n	8004a88 <HAL_UART_Transmit_IT+0xa8>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input paramter 
       should be aligned on a u16 frontier, as data to be filled into TDR will be 
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	689a      	ldr	r2, [r3, #8]
 8004a10:	2380      	movs	r3, #128	; 0x80
 8004a12:	015b      	lsls	r3, r3, #5
 8004a14:	429a      	cmp	r2, r3
 8004a16:	d109      	bne.n	8004a2c <HAL_UART_Transmit_IT+0x4c>
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	691b      	ldr	r3, [r3, #16]
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d105      	bne.n	8004a2c <HAL_UART_Transmit_IT+0x4c>
    {
      if((((uint32_t)pData)&1U) != 0U)
 8004a20:	68bb      	ldr	r3, [r7, #8]
 8004a22:	2201      	movs	r2, #1
 8004a24:	4013      	ands	r3, r2
 8004a26:	d001      	beq.n	8004a2c <HAL_UART_Transmit_IT+0x4c>
      {
        return  HAL_ERROR;
 8004a28:	2301      	movs	r3, #1
 8004a2a:	e02d      	b.n	8004a88 <HAL_UART_Transmit_IT+0xa8>
      }
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	2268      	movs	r2, #104	; 0x68
 8004a30:	5c9b      	ldrb	r3, [r3, r2]
 8004a32:	2b01      	cmp	r3, #1
 8004a34:	d101      	bne.n	8004a3a <HAL_UART_Transmit_IT+0x5a>
 8004a36:	2302      	movs	r3, #2
 8004a38:	e026      	b.n	8004a88 <HAL_UART_Transmit_IT+0xa8>
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	2268      	movs	r2, #104	; 0x68
 8004a3e:	2101      	movs	r1, #1
 8004a40:	5499      	strb	r1, [r3, r2]

    huart->pTxBuffPtr = pData;
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	68ba      	ldr	r2, [r7, #8]
 8004a46:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize = Size;
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	1dba      	adds	r2, r7, #6
 8004a4c:	2150      	movs	r1, #80	; 0x50
 8004a4e:	8812      	ldrh	r2, [r2, #0]
 8004a50:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	1dba      	adds	r2, r7, #6
 8004a56:	2152      	movs	r1, #82	; 0x52
 8004a58:	8812      	ldrh	r2, [r2, #0]
 8004a5a:	525a      	strh	r2, [r3, r1]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	2200      	movs	r2, #0
 8004a60:	66da      	str	r2, [r3, #108]	; 0x6c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	2269      	movs	r2, #105	; 0x69
 8004a66:	2121      	movs	r1, #33	; 0x21
 8004a68:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	2268      	movs	r2, #104	; 0x68
 8004a6e:	2100      	movs	r1, #0
 8004a70:	5499      	strb	r1, [r3, r2]

    /* Enable the UART Transmit Data Register Empty Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	68fa      	ldr	r2, [r7, #12]
 8004a78:	6812      	ldr	r2, [r2, #0]
 8004a7a:	6812      	ldr	r2, [r2, #0]
 8004a7c:	2180      	movs	r1, #128	; 0x80
 8004a7e:	430a      	orrs	r2, r1
 8004a80:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8004a82:	2300      	movs	r3, #0
 8004a84:	e000      	b.n	8004a88 <HAL_UART_Transmit_IT+0xa8>
  }
  else
  {
    return HAL_BUSY;
 8004a86:	2302      	movs	r3, #2
  }
}
 8004a88:	0018      	movs	r0, r3
 8004a8a:	46bd      	mov	sp, r7
 8004a8c:	b004      	add	sp, #16
 8004a8e:	bd80      	pop	{r7, pc}

08004a90 <HAL_UART_Receive_IT>:
  *         (as received data will be handled using u16 pointer cast). Depending on compilation chain,
  *         use of specific alignment compilation directives or pragmas might be required to ensure proper alignment for pData.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004a90:	b580      	push	{r7, lr}
 8004a92:	b084      	sub	sp, #16
 8004a94:	af00      	add	r7, sp, #0
 8004a96:	60f8      	str	r0, [r7, #12]
 8004a98:	60b9      	str	r1, [r7, #8]
 8004a9a:	1dbb      	adds	r3, r7, #6
 8004a9c:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY)
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	226a      	movs	r2, #106	; 0x6a
 8004aa2:	5c9b      	ldrb	r3, [r3, r2]
 8004aa4:	b2db      	uxtb	r3, r3
 8004aa6:	2b20      	cmp	r3, #32
 8004aa8:	d000      	beq.n	8004aac <HAL_UART_Receive_IT+0x1c>
 8004aaa:	e073      	b.n	8004b94 <HAL_UART_Receive_IT+0x104>
  {
    if((pData == NULL ) || (Size == 0U))
 8004aac:	68bb      	ldr	r3, [r7, #8]
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d003      	beq.n	8004aba <HAL_UART_Receive_IT+0x2a>
 8004ab2:	1dbb      	adds	r3, r7, #6
 8004ab4:	881b      	ldrh	r3, [r3, #0]
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d101      	bne.n	8004abe <HAL_UART_Receive_IT+0x2e>
    {
      return HAL_ERROR;
 8004aba:	2301      	movs	r3, #1
 8004abc:	e06b      	b.n	8004b96 <HAL_UART_Receive_IT+0x106>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input paramter 
       should be aligned on a u16 frontier, as data to be received from RDR will be 
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	689a      	ldr	r2, [r3, #8]
 8004ac2:	2380      	movs	r3, #128	; 0x80
 8004ac4:	015b      	lsls	r3, r3, #5
 8004ac6:	429a      	cmp	r2, r3
 8004ac8:	d109      	bne.n	8004ade <HAL_UART_Receive_IT+0x4e>
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	691b      	ldr	r3, [r3, #16]
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d105      	bne.n	8004ade <HAL_UART_Receive_IT+0x4e>
    {
      if((((uint32_t)pData)&1U) != 0U)
 8004ad2:	68bb      	ldr	r3, [r7, #8]
 8004ad4:	2201      	movs	r2, #1
 8004ad6:	4013      	ands	r3, r2
 8004ad8:	d001      	beq.n	8004ade <HAL_UART_Receive_IT+0x4e>
      {
        return  HAL_ERROR;
 8004ada:	2301      	movs	r3, #1
 8004adc:	e05b      	b.n	8004b96 <HAL_UART_Receive_IT+0x106>
      }
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	2268      	movs	r2, #104	; 0x68
 8004ae2:	5c9b      	ldrb	r3, [r3, r2]
 8004ae4:	2b01      	cmp	r3, #1
 8004ae6:	d101      	bne.n	8004aec <HAL_UART_Receive_IT+0x5c>
 8004ae8:	2302      	movs	r3, #2
 8004aea:	e054      	b.n	8004b96 <HAL_UART_Receive_IT+0x106>
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	2268      	movs	r2, #104	; 0x68
 8004af0:	2101      	movs	r1, #1
 8004af2:	5499      	strb	r1, [r3, r2]

    huart->pRxBuffPtr = pData;
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	68ba      	ldr	r2, [r7, #8]
 8004af8:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferSize = Size;
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	1dba      	adds	r2, r7, #6
 8004afe:	2158      	movs	r1, #88	; 0x58
 8004b00:	8812      	ldrh	r2, [r2, #0]
 8004b02:	525a      	strh	r2, [r3, r1]
    huart->RxXferCount = Size;
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	1dba      	adds	r2, r7, #6
 8004b08:	215a      	movs	r1, #90	; 0x5a
 8004b0a:	8812      	ldrh	r2, [r2, #0]
 8004b0c:	525a      	strh	r2, [r3, r1]

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	689a      	ldr	r2, [r3, #8]
 8004b12:	2380      	movs	r3, #128	; 0x80
 8004b14:	015b      	lsls	r3, r3, #5
 8004b16:	429a      	cmp	r2, r3
 8004b18:	d10d      	bne.n	8004b36 <HAL_UART_Receive_IT+0xa6>
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	691b      	ldr	r3, [r3, #16]
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d104      	bne.n	8004b2c <HAL_UART_Receive_IT+0x9c>
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	225c      	movs	r2, #92	; 0x5c
 8004b26:	491e      	ldr	r1, [pc, #120]	; (8004ba0 <HAL_UART_Receive_IT+0x110>)
 8004b28:	5299      	strh	r1, [r3, r2]
 8004b2a:	e015      	b.n	8004b58 <HAL_UART_Receive_IT+0xc8>
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	225c      	movs	r2, #92	; 0x5c
 8004b30:	21ff      	movs	r1, #255	; 0xff
 8004b32:	5299      	strh	r1, [r3, r2]
 8004b34:	e010      	b.n	8004b58 <HAL_UART_Receive_IT+0xc8>
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	689b      	ldr	r3, [r3, #8]
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d10c      	bne.n	8004b58 <HAL_UART_Receive_IT+0xc8>
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	691b      	ldr	r3, [r3, #16]
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d104      	bne.n	8004b50 <HAL_UART_Receive_IT+0xc0>
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	225c      	movs	r2, #92	; 0x5c
 8004b4a:	21ff      	movs	r1, #255	; 0xff
 8004b4c:	5299      	strh	r1, [r3, r2]
 8004b4e:	e003      	b.n	8004b58 <HAL_UART_Receive_IT+0xc8>
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	225c      	movs	r2, #92	; 0x5c
 8004b54:	217f      	movs	r1, #127	; 0x7f
 8004b56:	5299      	strh	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	2200      	movs	r2, #0
 8004b5c:	66da      	str	r2, [r3, #108]	; 0x6c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	226a      	movs	r2, #106	; 0x6a
 8004b62:	2122      	movs	r1, #34	; 0x22
 8004b64:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	2268      	movs	r2, #104	; 0x68
 8004b6a:	2100      	movs	r1, #0
 8004b6c:	5499      	strb	r1, [r3, r2]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	68fa      	ldr	r2, [r7, #12]
 8004b74:	6812      	ldr	r2, [r2, #0]
 8004b76:	6892      	ldr	r2, [r2, #8]
 8004b78:	2101      	movs	r1, #1
 8004b7a:	430a      	orrs	r2, r1
 8004b7c:	609a      	str	r2, [r3, #8]

    /* Enable the UART Parity Error and Data Register not empty Interrupts */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	68fa      	ldr	r2, [r7, #12]
 8004b84:	6812      	ldr	r2, [r2, #0]
 8004b86:	6812      	ldr	r2, [r2, #0]
 8004b88:	2190      	movs	r1, #144	; 0x90
 8004b8a:	0049      	lsls	r1, r1, #1
 8004b8c:	430a      	orrs	r2, r1
 8004b8e:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8004b90:	2300      	movs	r3, #0
 8004b92:	e000      	b.n	8004b96 <HAL_UART_Receive_IT+0x106>
  }
  else
  {
    return HAL_BUSY;
 8004b94:	2302      	movs	r3, #2
  }
}
 8004b96:	0018      	movs	r0, r3
 8004b98:	46bd      	mov	sp, r7
 8004b9a:	b004      	add	sp, #16
 8004b9c:	bd80      	pop	{r7, pc}
 8004b9e:	46c0      	nop			; (mov r8, r8)
 8004ba0:	000001ff 	.word	0x000001ff

08004ba4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004ba4:	b580      	push	{r7, lr}
 8004ba6:	b086      	sub	sp, #24
 8004ba8:	af00      	add	r7, sp, #0
 8004baa:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	69db      	ldr	r3, [r3, #28]
 8004bb2:	617b      	str	r3, [r7, #20]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	613b      	str	r3, [r7, #16]
  uint32_t cr3its;
  uint32_t errorflags;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE));
 8004bbc:	697b      	ldr	r3, [r7, #20]
 8004bbe:	220f      	movs	r2, #15
 8004bc0:	4013      	ands	r3, r2
 8004bc2:	60fb      	str	r3, [r7, #12]
  if (errorflags == RESET)
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d10c      	bne.n	8004be4 <HAL_UART_IRQHandler+0x40>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if(((isrflags & USART_ISR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004bca:	697b      	ldr	r3, [r7, #20]
 8004bcc:	2220      	movs	r2, #32
 8004bce:	4013      	ands	r3, r2
 8004bd0:	d008      	beq.n	8004be4 <HAL_UART_IRQHandler+0x40>
 8004bd2:	693b      	ldr	r3, [r7, #16]
 8004bd4:	2220      	movs	r2, #32
 8004bd6:	4013      	ands	r3, r2
 8004bd8:	d004      	beq.n	8004be4 <HAL_UART_IRQHandler+0x40>
    {
      UART_Receive_IT(huart);
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	0018      	movs	r0, r3
 8004bde:	f000 fc65 	bl	80054ac <UART_Receive_IT>
      return;
 8004be2:	e0ef      	b.n	8004dc4 <HAL_UART_IRQHandler+0x220>
    }
  }  

  /* If some errors occur */
  cr3its = READ_REG(huart->Instance->CR3);
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	689b      	ldr	r3, [r3, #8]
 8004bea:	60bb      	str	r3, [r7, #8]
  if(   (errorflags != RESET)
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d100      	bne.n	8004bf4 <HAL_UART_IRQHandler+0x50>
 8004bf2:	e0af      	b.n	8004d54 <HAL_UART_IRQHandler+0x1b0>
     && (   ((cr3its & USART_CR3_EIE) != RESET)
 8004bf4:	68bb      	ldr	r3, [r7, #8]
 8004bf6:	2201      	movs	r2, #1
 8004bf8:	4013      	ands	r3, r2
 8004bfa:	d105      	bne.n	8004c08 <HAL_UART_IRQHandler+0x64>
         || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)) )
 8004bfc:	693a      	ldr	r2, [r7, #16]
 8004bfe:	2390      	movs	r3, #144	; 0x90
 8004c00:	005b      	lsls	r3, r3, #1
 8004c02:	4013      	ands	r3, r2
 8004c04:	d100      	bne.n	8004c08 <HAL_UART_IRQHandler+0x64>
 8004c06:	e0a5      	b.n	8004d54 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if(((isrflags & USART_ISR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004c08:	697b      	ldr	r3, [r7, #20]
 8004c0a:	2201      	movs	r2, #1
 8004c0c:	4013      	ands	r3, r2
 8004c0e:	d00e      	beq.n	8004c2e <HAL_UART_IRQHandler+0x8a>
 8004c10:	693a      	ldr	r2, [r7, #16]
 8004c12:	2380      	movs	r3, #128	; 0x80
 8004c14:	005b      	lsls	r3, r3, #1
 8004c16:	4013      	ands	r3, r2
 8004c18:	d009      	beq.n	8004c2e <HAL_UART_IRQHandler+0x8a>
    {
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_PEF);
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	2201      	movs	r2, #1
 8004c20:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004c26:	2201      	movs	r2, #1
 8004c28:	431a      	orrs	r2, r3
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	66da      	str	r2, [r3, #108]	; 0x6c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if(((isrflags & USART_ISR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004c2e:	697b      	ldr	r3, [r7, #20]
 8004c30:	2202      	movs	r2, #2
 8004c32:	4013      	ands	r3, r2
 8004c34:	d00d      	beq.n	8004c52 <HAL_UART_IRQHandler+0xae>
 8004c36:	68bb      	ldr	r3, [r7, #8]
 8004c38:	2201      	movs	r2, #1
 8004c3a:	4013      	ands	r3, r2
 8004c3c:	d009      	beq.n	8004c52 <HAL_UART_IRQHandler+0xae>
    {
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_FEF);
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	2202      	movs	r2, #2
 8004c44:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004c4a:	2204      	movs	r2, #4
 8004c4c:	431a      	orrs	r2, r3
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	66da      	str	r2, [r3, #108]	; 0x6c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if(((isrflags & USART_ISR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004c52:	697b      	ldr	r3, [r7, #20]
 8004c54:	2204      	movs	r2, #4
 8004c56:	4013      	ands	r3, r2
 8004c58:	d00d      	beq.n	8004c76 <HAL_UART_IRQHandler+0xd2>
 8004c5a:	68bb      	ldr	r3, [r7, #8]
 8004c5c:	2201      	movs	r2, #1
 8004c5e:	4013      	ands	r3, r2
 8004c60:	d009      	beq.n	8004c76 <HAL_UART_IRQHandler+0xd2>
    {
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_NEF);
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	2204      	movs	r2, #4
 8004c68:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004c6e:	2202      	movs	r2, #2
 8004c70:	431a      	orrs	r2, r3
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	66da      	str	r2, [r3, #108]	; 0x6c
    }
    
    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if(((isrflags & USART_ISR_ORE) != RESET) &&
 8004c76:	697b      	ldr	r3, [r7, #20]
 8004c78:	2208      	movs	r2, #8
 8004c7a:	4013      	ands	r3, r2
 8004c7c:	d011      	beq.n	8004ca2 <HAL_UART_IRQHandler+0xfe>
       (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8004c7e:	693b      	ldr	r3, [r7, #16]
 8004c80:	2220      	movs	r2, #32
 8004c82:	4013      	ands	r3, r2
    if(((isrflags & USART_ISR_ORE) != RESET) &&
 8004c84:	d103      	bne.n	8004c8e <HAL_UART_IRQHandler+0xea>
       (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8004c86:	68bb      	ldr	r3, [r7, #8]
 8004c88:	2201      	movs	r2, #1
 8004c8a:	4013      	ands	r3, r2
 8004c8c:	d009      	beq.n	8004ca2 <HAL_UART_IRQHandler+0xfe>
    {
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_OREF);
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	2208      	movs	r2, #8
 8004c94:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004c9a:	2208      	movs	r2, #8
 8004c9c:	431a      	orrs	r2, r3
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	66da      	str	r2, [r3, #108]	; 0x6c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d100      	bne.n	8004cac <HAL_UART_IRQHandler+0x108>
 8004caa:	e08a      	b.n	8004dc2 <HAL_UART_IRQHandler+0x21e>
    {
      /* UART in mode Receiver ---------------------------------------------------*/
      if(((isrflags & USART_ISR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004cac:	697b      	ldr	r3, [r7, #20]
 8004cae:	2220      	movs	r2, #32
 8004cb0:	4013      	ands	r3, r2
 8004cb2:	d007      	beq.n	8004cc4 <HAL_UART_IRQHandler+0x120>
 8004cb4:	693b      	ldr	r3, [r7, #16]
 8004cb6:	2220      	movs	r2, #32
 8004cb8:	4013      	ands	r3, r2
 8004cba:	d003      	beq.n	8004cc4 <HAL_UART_IRQHandler+0x120>
      {
        UART_Receive_IT(huart);
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	0018      	movs	r0, r3
 8004cc0:	f000 fbf4 	bl	80054ac <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004cc8:	2208      	movs	r2, #8
 8004cca:	4013      	ands	r3, r2
 8004ccc:	d105      	bne.n	8004cda <HAL_UART_IRQHandler+0x136>
          (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)))
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	689b      	ldr	r3, [r3, #8]
 8004cd4:	2240      	movs	r2, #64	; 0x40
 8004cd6:	4013      	ands	r3, r2
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 8004cd8:	d032      	beq.n	8004d40 <HAL_UART_IRQHandler+0x19c>
      {  
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	0018      	movs	r0, r3
 8004cde:	f000 fb3f 	bl	8005360 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	689b      	ldr	r3, [r3, #8]
 8004ce8:	2240      	movs	r2, #64	; 0x40
 8004cea:	4013      	ands	r3, r2
 8004cec:	d023      	beq.n	8004d36 <HAL_UART_IRQHandler+0x192>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	687a      	ldr	r2, [r7, #4]
 8004cf4:	6812      	ldr	r2, [r2, #0]
 8004cf6:	6892      	ldr	r2, [r2, #8]
 8004cf8:	2140      	movs	r1, #64	; 0x40
 8004cfa:	438a      	bics	r2, r1
 8004cfc:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d012      	beq.n	8004d2c <HAL_UART_IRQHandler+0x188>
          {
            /* Set the UART DMA Abort callback : 
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004d0a:	4a30      	ldr	r2, [pc, #192]	; (8004dcc <HAL_UART_IRQHandler+0x228>)
 8004d0c:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004d12:	0018      	movs	r0, r3
 8004d14:	f7fe f98b 	bl	800302e <HAL_DMA_Abort_IT>
 8004d18:	1e03      	subs	r3, r0, #0
 8004d1a:	d019      	beq.n	8004d50 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004d20:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004d26:	0018      	movs	r0, r3
 8004d28:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004d2a:	e011      	b.n	8004d50 <HAL_UART_IRQHandler+0x1ac>
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	0018      	movs	r0, r3
 8004d30:	f000 f84e 	bl	8004dd0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004d34:	e00c      	b.n	8004d50 <HAL_UART_IRQHandler+0x1ac>
          }
        }
        else
        {
          /* Call user error callback */
          HAL_UART_ErrorCallback(huart);
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	0018      	movs	r0, r3
 8004d3a:	f000 f849 	bl	8004dd0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004d3e:	e007      	b.n	8004d50 <HAL_UART_IRQHandler+0x1ac>
      }
      else
      {
        /* Non Blocking error : transfer could go on. 
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	0018      	movs	r0, r3
 8004d44:	f000 f844 	bl	8004dd0 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	2200      	movs	r2, #0
 8004d4c:	66da      	str	r2, [r3, #108]	; 0x6c
      }
    }
    return;
 8004d4e:	e038      	b.n	8004dc2 <HAL_UART_IRQHandler+0x21e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004d50:	46c0      	nop			; (mov r8, r8)
    return;
 8004d52:	e036      	b.n	8004dc2 <HAL_UART_IRQHandler+0x21e>

  } /* End if some error occurs */

#if !defined(STM32F030x6) && !defined(STM32F030x8)&& !defined(STM32F070xB)&& !defined(STM32F070x6)&& !defined(STM32F030xC)
  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if(((isrflags & USART_ISR_WUF) != RESET) && ((cr3its & USART_CR3_WUFIE) != RESET))
 8004d54:	697a      	ldr	r2, [r7, #20]
 8004d56:	2380      	movs	r3, #128	; 0x80
 8004d58:	035b      	lsls	r3, r3, #13
 8004d5a:	4013      	ands	r3, r2
 8004d5c:	d016      	beq.n	8004d8c <HAL_UART_IRQHandler+0x1e8>
 8004d5e:	68ba      	ldr	r2, [r7, #8]
 8004d60:	2380      	movs	r3, #128	; 0x80
 8004d62:	03db      	lsls	r3, r3, #15
 8004d64:	4013      	ands	r3, r2
 8004d66:	d011      	beq.n	8004d8c <HAL_UART_IRQHandler+0x1e8>
  {
    __HAL_UART_CLEAR_IT(huart, UART_CLEAR_WUF);
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	2280      	movs	r2, #128	; 0x80
 8004d6e:	0352      	lsls	r2, r2, #13
 8004d70:	621a      	str	r2, [r3, #32]
    /* Set the UART state ready to be able to start again the process */
    huart->gState  = HAL_UART_STATE_READY;
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	2269      	movs	r2, #105	; 0x69
 8004d76:	2120      	movs	r1, #32
 8004d78:	5499      	strb	r1, [r3, r2]
    huart->RxState = HAL_UART_STATE_READY;
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	226a      	movs	r2, #106	; 0x6a
 8004d7e:	2120      	movs	r1, #32
 8004d80:	5499      	strb	r1, [r3, r2]
    HAL_UARTEx_WakeupCallback(huart);
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	0018      	movs	r0, r3
 8004d86:	f000 fc0b 	bl	80055a0 <HAL_UARTEx_WakeupCallback>
    return;
 8004d8a:	e01b      	b.n	8004dc4 <HAL_UART_IRQHandler+0x220>
  }
#endif /* !defined(STM32F030x6) && !defined(STM32F030x8)&& !defined(STM32F070xB)&& !defined(STM32F070x6)&& !defined(STM32F030xC) */

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_ISR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004d8c:	697b      	ldr	r3, [r7, #20]
 8004d8e:	2280      	movs	r2, #128	; 0x80
 8004d90:	4013      	ands	r3, r2
 8004d92:	d008      	beq.n	8004da6 <HAL_UART_IRQHandler+0x202>
 8004d94:	693b      	ldr	r3, [r7, #16]
 8004d96:	2280      	movs	r2, #128	; 0x80
 8004d98:	4013      	ands	r3, r2
 8004d9a:	d004      	beq.n	8004da6 <HAL_UART_IRQHandler+0x202>
  {
    UART_Transmit_IT(huart);
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	0018      	movs	r0, r3
 8004da0:	f000 fb13 	bl	80053ca <UART_Transmit_IT>
    return;
 8004da4:	e00e      	b.n	8004dc4 <HAL_UART_IRQHandler+0x220>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if(((isrflags & USART_ISR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004da6:	697b      	ldr	r3, [r7, #20]
 8004da8:	2240      	movs	r2, #64	; 0x40
 8004daa:	4013      	ands	r3, r2
 8004dac:	d00a      	beq.n	8004dc4 <HAL_UART_IRQHandler+0x220>
 8004dae:	693b      	ldr	r3, [r7, #16]
 8004db0:	2240      	movs	r2, #64	; 0x40
 8004db2:	4013      	ands	r3, r2
 8004db4:	d006      	beq.n	8004dc4 <HAL_UART_IRQHandler+0x220>
  {
    UART_EndTransmit_IT(huart);
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	0018      	movs	r0, r3
 8004dba:	f000 fb5d 	bl	8005478 <UART_EndTransmit_IT>
    return;
 8004dbe:	46c0      	nop			; (mov r8, r8)
 8004dc0:	e000      	b.n	8004dc4 <HAL_UART_IRQHandler+0x220>
    return;
 8004dc2:	46c0      	nop			; (mov r8, r8)
  }

}
 8004dc4:	46bd      	mov	sp, r7
 8004dc6:	b006      	add	sp, #24
 8004dc8:	bd80      	pop	{r7, pc}
 8004dca:	46c0      	nop			; (mov r8, r8)
 8004dcc:	0800539d 	.word	0x0800539d

08004dd0 <HAL_UART_ErrorCallback>:
  * @brief UART error callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004dd0:	b580      	push	{r7, lr}
 8004dd2:	b082      	sub	sp, #8
 8004dd4:	af00      	add	r7, sp, #0
 8004dd6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8004dd8:	46c0      	nop			; (mov r8, r8)
 8004dda:	46bd      	mov	sp, r7
 8004ddc:	b002      	add	sp, #8
 8004dde:	bd80      	pop	{r7, pc}

08004de0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004de0:	b590      	push	{r4, r7, lr}
 8004de2:	b087      	sub	sp, #28
 8004de4:	af00      	add	r7, sp, #0
 8004de6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg                     = 0x00000000U;
 8004de8:	2300      	movs	r3, #0
 8004dea:	60fb      	str	r3, [r7, #12]
  UART_ClockSourceTypeDef clocksource = UART_CLOCKSOURCE_UNDEFINED;
 8004dec:	2317      	movs	r3, #23
 8004dee:	18fb      	adds	r3, r7, r3
 8004df0:	2210      	movs	r2, #16
 8004df2:	701a      	strb	r2, [r3, #0]
  uint16_t brrtemp                    = 0x0000U;
 8004df4:	230a      	movs	r3, #10
 8004df6:	18fb      	adds	r3, r7, r3
 8004df8:	2200      	movs	r2, #0
 8004dfa:	801a      	strh	r2, [r3, #0]
  uint16_t usartdiv                   = 0x0000U;
 8004dfc:	2314      	movs	r3, #20
 8004dfe:	18fb      	adds	r3, r7, r3
 8004e00:	2200      	movs	r2, #0
 8004e02:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef ret               = HAL_OK;
 8004e04:	2313      	movs	r3, #19
 8004e06:	18fb      	adds	r3, r7, r3
 8004e08:	2200      	movs	r2, #0
 8004e0a:	701a      	strb	r2, [r3, #0]
   *  the UART Word Length, Parity, Mode and oversampling:
   *  set the M bits according to huart->Init.WordLength value
   *  set PCE and PS bits according to huart->Init.Parity value
   *  set TE and RE bits according to huart->Init.Mode value
   *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	689a      	ldr	r2, [r3, #8]
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	691b      	ldr	r3, [r3, #16]
 8004e14:	431a      	orrs	r2, r3
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	695b      	ldr	r3, [r3, #20]
 8004e1a:	431a      	orrs	r2, r3
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	69db      	ldr	r3, [r3, #28]
 8004e20:	4313      	orrs	r3, r2
 8004e22:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	687a      	ldr	r2, [r7, #4]
 8004e2a:	6812      	ldr	r2, [r2, #0]
 8004e2c:	6812      	ldr	r2, [r2, #0]
 8004e2e:	499f      	ldr	r1, [pc, #636]	; (80050ac <UART_SetConfig+0x2cc>)
 8004e30:	4011      	ands	r1, r2
 8004e32:	68fa      	ldr	r2, [r7, #12]
 8004e34:	430a      	orrs	r2, r1
 8004e36:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	687a      	ldr	r2, [r7, #4]
 8004e3e:	6812      	ldr	r2, [r2, #0]
 8004e40:	6852      	ldr	r2, [r2, #4]
 8004e42:	499b      	ldr	r1, [pc, #620]	; (80050b0 <UART_SetConfig+0x2d0>)
 8004e44:	4011      	ands	r1, r2
 8004e46:	687a      	ldr	r2, [r7, #4]
 8004e48:	68d2      	ldr	r2, [r2, #12]
 8004e4a:	430a      	orrs	r2, r1
 8004e4c:	605a      	str	r2, [r3, #4]
  /* Configure
   * - UART HardWare Flow Control: set CTSE and RTSE bits according
   *   to huart->Init.HwFlowCtl value
   * - one-bit sampling method versus three samples' majority rule according
   *   to huart->Init.OneBitSampling */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	699a      	ldr	r2, [r3, #24]
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	6a1b      	ldr	r3, [r3, #32]
 8004e56:	4313      	orrs	r3, r2
 8004e58:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	687a      	ldr	r2, [r7, #4]
 8004e60:	6812      	ldr	r2, [r2, #0]
 8004e62:	6892      	ldr	r2, [r2, #8]
 8004e64:	4993      	ldr	r1, [pc, #588]	; (80050b4 <UART_SetConfig+0x2d4>)
 8004e66:	4011      	ands	r1, r2
 8004e68:	68fa      	ldr	r2, [r7, #12]
 8004e6a:	430a      	orrs	r2, r1
 8004e6c:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	4a91      	ldr	r2, [pc, #580]	; (80050b8 <UART_SetConfig+0x2d8>)
 8004e74:	4293      	cmp	r3, r2
 8004e76:	d125      	bne.n	8004ec4 <UART_SetConfig+0xe4>
 8004e78:	4b90      	ldr	r3, [pc, #576]	; (80050bc <UART_SetConfig+0x2dc>)
 8004e7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e7c:	2203      	movs	r2, #3
 8004e7e:	4013      	ands	r3, r2
 8004e80:	2b01      	cmp	r3, #1
 8004e82:	d00f      	beq.n	8004ea4 <UART_SetConfig+0xc4>
 8004e84:	d304      	bcc.n	8004e90 <UART_SetConfig+0xb0>
 8004e86:	2b02      	cmp	r3, #2
 8004e88:	d011      	beq.n	8004eae <UART_SetConfig+0xce>
 8004e8a:	2b03      	cmp	r3, #3
 8004e8c:	d005      	beq.n	8004e9a <UART_SetConfig+0xba>
 8004e8e:	e013      	b.n	8004eb8 <UART_SetConfig+0xd8>
 8004e90:	2317      	movs	r3, #23
 8004e92:	18fb      	adds	r3, r7, r3
 8004e94:	2200      	movs	r2, #0
 8004e96:	701a      	strb	r2, [r3, #0]
 8004e98:	e022      	b.n	8004ee0 <UART_SetConfig+0x100>
 8004e9a:	2317      	movs	r3, #23
 8004e9c:	18fb      	adds	r3, r7, r3
 8004e9e:	2202      	movs	r2, #2
 8004ea0:	701a      	strb	r2, [r3, #0]
 8004ea2:	e01d      	b.n	8004ee0 <UART_SetConfig+0x100>
 8004ea4:	2317      	movs	r3, #23
 8004ea6:	18fb      	adds	r3, r7, r3
 8004ea8:	2204      	movs	r2, #4
 8004eaa:	701a      	strb	r2, [r3, #0]
 8004eac:	e018      	b.n	8004ee0 <UART_SetConfig+0x100>
 8004eae:	2317      	movs	r3, #23
 8004eb0:	18fb      	adds	r3, r7, r3
 8004eb2:	2208      	movs	r2, #8
 8004eb4:	701a      	strb	r2, [r3, #0]
 8004eb6:	e013      	b.n	8004ee0 <UART_SetConfig+0x100>
 8004eb8:	2317      	movs	r3, #23
 8004eba:	18fb      	adds	r3, r7, r3
 8004ebc:	2210      	movs	r2, #16
 8004ebe:	701a      	strb	r2, [r3, #0]
 8004ec0:	46c0      	nop			; (mov r8, r8)
 8004ec2:	e00d      	b.n	8004ee0 <UART_SetConfig+0x100>
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	4a7d      	ldr	r2, [pc, #500]	; (80050c0 <UART_SetConfig+0x2e0>)
 8004eca:	4293      	cmp	r3, r2
 8004ecc:	d104      	bne.n	8004ed8 <UART_SetConfig+0xf8>
 8004ece:	2317      	movs	r3, #23
 8004ed0:	18fb      	adds	r3, r7, r3
 8004ed2:	2200      	movs	r2, #0
 8004ed4:	701a      	strb	r2, [r3, #0]
 8004ed6:	e003      	b.n	8004ee0 <UART_SetConfig+0x100>
 8004ed8:	2317      	movs	r3, #23
 8004eda:	18fb      	adds	r3, r7, r3
 8004edc:	2210      	movs	r2, #16
 8004ede:	701a      	strb	r2, [r3, #0]
  
  /* Check UART Over Sampling to set Baud Rate Register */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	69da      	ldr	r2, [r3, #28]
 8004ee4:	2380      	movs	r3, #128	; 0x80
 8004ee6:	021b      	lsls	r3, r3, #8
 8004ee8:	429a      	cmp	r2, r3
 8004eea:	d000      	beq.n	8004eee <UART_SetConfig+0x10e>
 8004eec:	e07b      	b.n	8004fe6 <UART_SetConfig+0x206>
  {
    switch (clocksource)
 8004eee:	2317      	movs	r3, #23
 8004ef0:	18fb      	adds	r3, r7, r3
 8004ef2:	781b      	ldrb	r3, [r3, #0]
 8004ef4:	2b02      	cmp	r3, #2
 8004ef6:	d01c      	beq.n	8004f32 <UART_SetConfig+0x152>
 8004ef8:	dc02      	bgt.n	8004f00 <UART_SetConfig+0x120>
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d005      	beq.n	8004f0a <UART_SetConfig+0x12a>
 8004efe:	e04f      	b.n	8004fa0 <UART_SetConfig+0x1c0>
 8004f00:	2b04      	cmp	r3, #4
 8004f02:	d027      	beq.n	8004f54 <UART_SetConfig+0x174>
 8004f04:	2b08      	cmp	r3, #8
 8004f06:	d039      	beq.n	8004f7c <UART_SetConfig+0x19c>
 8004f08:	e04a      	b.n	8004fa0 <UART_SetConfig+0x1c0>
    {
      case UART_CLOCKSOURCE_PCLK1:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8004f0a:	f7fe fead 	bl	8003c68 <HAL_RCC_GetPCLK1Freq>
 8004f0e:	0003      	movs	r3, r0
 8004f10:	005a      	lsls	r2, r3, #1
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	685b      	ldr	r3, [r3, #4]
 8004f16:	085b      	lsrs	r3, r3, #1
 8004f18:	18d2      	adds	r2, r2, r3
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	685b      	ldr	r3, [r3, #4]
 8004f1e:	0019      	movs	r1, r3
 8004f20:	0010      	movs	r0, r2
 8004f22:	f7fb f8fb 	bl	800011c <__udivsi3>
 8004f26:	0003      	movs	r3, r0
 8004f28:	001a      	movs	r2, r3
 8004f2a:	2314      	movs	r3, #20
 8004f2c:	18fb      	adds	r3, r7, r3
 8004f2e:	801a      	strh	r2, [r3, #0]
        break;
 8004f30:	e03b      	b.n	8004faa <UART_SetConfig+0x1ca>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	685b      	ldr	r3, [r3, #4]
 8004f36:	085b      	lsrs	r3, r3, #1
 8004f38:	4a62      	ldr	r2, [pc, #392]	; (80050c4 <UART_SetConfig+0x2e4>)
 8004f3a:	189a      	adds	r2, r3, r2
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	685b      	ldr	r3, [r3, #4]
 8004f40:	0019      	movs	r1, r3
 8004f42:	0010      	movs	r0, r2
 8004f44:	f7fb f8ea 	bl	800011c <__udivsi3>
 8004f48:	0003      	movs	r3, r0
 8004f4a:	001a      	movs	r2, r3
 8004f4c:	2314      	movs	r3, #20
 8004f4e:	18fb      	adds	r3, r7, r3
 8004f50:	801a      	strh	r2, [r3, #0]
        break;
 8004f52:	e02a      	b.n	8004faa <UART_SetConfig+0x1ca>
      case UART_CLOCKSOURCE_SYSCLK:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8004f54:	f7fe fe1e 	bl	8003b94 <HAL_RCC_GetSysClockFreq>
 8004f58:	0003      	movs	r3, r0
 8004f5a:	005a      	lsls	r2, r3, #1
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	685b      	ldr	r3, [r3, #4]
 8004f60:	085b      	lsrs	r3, r3, #1
 8004f62:	18d2      	adds	r2, r2, r3
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	685b      	ldr	r3, [r3, #4]
 8004f68:	0019      	movs	r1, r3
 8004f6a:	0010      	movs	r0, r2
 8004f6c:	f7fb f8d6 	bl	800011c <__udivsi3>
 8004f70:	0003      	movs	r3, r0
 8004f72:	001a      	movs	r2, r3
 8004f74:	2314      	movs	r3, #20
 8004f76:	18fb      	adds	r3, r7, r3
 8004f78:	801a      	strh	r2, [r3, #0]
        break;
 8004f7a:	e016      	b.n	8004faa <UART_SetConfig+0x1ca>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	685b      	ldr	r3, [r3, #4]
 8004f80:	085b      	lsrs	r3, r3, #1
 8004f82:	2280      	movs	r2, #128	; 0x80
 8004f84:	0252      	lsls	r2, r2, #9
 8004f86:	189a      	adds	r2, r3, r2
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	685b      	ldr	r3, [r3, #4]
 8004f8c:	0019      	movs	r1, r3
 8004f8e:	0010      	movs	r0, r2
 8004f90:	f7fb f8c4 	bl	800011c <__udivsi3>
 8004f94:	0003      	movs	r3, r0
 8004f96:	001a      	movs	r2, r3
 8004f98:	2314      	movs	r3, #20
 8004f9a:	18fb      	adds	r3, r7, r3
 8004f9c:	801a      	strh	r2, [r3, #0]
        break;
 8004f9e:	e004      	b.n	8004faa <UART_SetConfig+0x1ca>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8004fa0:	2313      	movs	r3, #19
 8004fa2:	18fb      	adds	r3, r7, r3
 8004fa4:	2201      	movs	r2, #1
 8004fa6:	701a      	strb	r2, [r3, #0]
        break;
 8004fa8:	46c0      	nop			; (mov r8, r8)
    }

    brrtemp = usartdiv & 0xFFF0U;
 8004faa:	230a      	movs	r3, #10
 8004fac:	18fb      	adds	r3, r7, r3
 8004fae:	2214      	movs	r2, #20
 8004fb0:	18ba      	adds	r2, r7, r2
 8004fb2:	8812      	ldrh	r2, [r2, #0]
 8004fb4:	210f      	movs	r1, #15
 8004fb6:	438a      	bics	r2, r1
 8004fb8:	801a      	strh	r2, [r3, #0]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004fba:	2314      	movs	r3, #20
 8004fbc:	18fb      	adds	r3, r7, r3
 8004fbe:	881b      	ldrh	r3, [r3, #0]
 8004fc0:	105b      	asrs	r3, r3, #1
 8004fc2:	b29b      	uxth	r3, r3
 8004fc4:	2207      	movs	r2, #7
 8004fc6:	4013      	ands	r3, r2
 8004fc8:	b299      	uxth	r1, r3
 8004fca:	230a      	movs	r3, #10
 8004fcc:	18fb      	adds	r3, r7, r3
 8004fce:	220a      	movs	r2, #10
 8004fd0:	18ba      	adds	r2, r7, r2
 8004fd2:	8812      	ldrh	r2, [r2, #0]
 8004fd4:	430a      	orrs	r2, r1
 8004fd6:	801a      	strh	r2, [r3, #0]
    huart->Instance->BRR = brrtemp;
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	220a      	movs	r2, #10
 8004fde:	18ba      	adds	r2, r7, r2
 8004fe0:	8812      	ldrh	r2, [r2, #0]
 8004fe2:	60da      	str	r2, [r3, #12]
 8004fe4:	e05b      	b.n	800509e <UART_SetConfig+0x2be>
  }
  else
  {
    switch (clocksource)
 8004fe6:	2317      	movs	r3, #23
 8004fe8:	18fb      	adds	r3, r7, r3
 8004fea:	781b      	ldrb	r3, [r3, #0]
 8004fec:	2b02      	cmp	r3, #2
 8004fee:	d01b      	beq.n	8005028 <UART_SetConfig+0x248>
 8004ff0:	dc02      	bgt.n	8004ff8 <UART_SetConfig+0x218>
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d005      	beq.n	8005002 <UART_SetConfig+0x222>
 8004ff6:	e04d      	b.n	8005094 <UART_SetConfig+0x2b4>
 8004ff8:	2b04      	cmp	r3, #4
 8004ffa:	d026      	beq.n	800504a <UART_SetConfig+0x26a>
 8004ffc:	2b08      	cmp	r3, #8
 8004ffe:	d037      	beq.n	8005070 <UART_SetConfig+0x290>
 8005000:	e048      	b.n	8005094 <UART_SetConfig+0x2b4>
    {
      case UART_CLOCKSOURCE_PCLK1:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	681c      	ldr	r4, [r3, #0]
 8005006:	f7fe fe2f 	bl	8003c68 <HAL_RCC_GetPCLK1Freq>
 800500a:	0002      	movs	r2, r0
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	685b      	ldr	r3, [r3, #4]
 8005010:	085b      	lsrs	r3, r3, #1
 8005012:	18d2      	adds	r2, r2, r3
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	685b      	ldr	r3, [r3, #4]
 8005018:	0019      	movs	r1, r3
 800501a:	0010      	movs	r0, r2
 800501c:	f7fb f87e 	bl	800011c <__udivsi3>
 8005020:	0003      	movs	r3, r0
 8005022:	b29b      	uxth	r3, r3
 8005024:	60e3      	str	r3, [r4, #12]
        break;
 8005026:	e03a      	b.n	800509e <UART_SetConfig+0x2be>
      case UART_CLOCKSOURCE_HSI:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681c      	ldr	r4, [r3, #0]
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	685b      	ldr	r3, [r3, #4]
 8005030:	085b      	lsrs	r3, r3, #1
 8005032:	4a25      	ldr	r2, [pc, #148]	; (80050c8 <UART_SetConfig+0x2e8>)
 8005034:	189a      	adds	r2, r3, r2
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	685b      	ldr	r3, [r3, #4]
 800503a:	0019      	movs	r1, r3
 800503c:	0010      	movs	r0, r2
 800503e:	f7fb f86d 	bl	800011c <__udivsi3>
 8005042:	0003      	movs	r3, r0
 8005044:	b29b      	uxth	r3, r3
 8005046:	60e3      	str	r3, [r4, #12]
        break;
 8005048:	e029      	b.n	800509e <UART_SetConfig+0x2be>
      case UART_CLOCKSOURCE_SYSCLK:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	681c      	ldr	r4, [r3, #0]
 800504e:	f7fe fda1 	bl	8003b94 <HAL_RCC_GetSysClockFreq>
 8005052:	0002      	movs	r2, r0
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	685b      	ldr	r3, [r3, #4]
 8005058:	085b      	lsrs	r3, r3, #1
 800505a:	18d2      	adds	r2, r2, r3
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	685b      	ldr	r3, [r3, #4]
 8005060:	0019      	movs	r1, r3
 8005062:	0010      	movs	r0, r2
 8005064:	f7fb f85a 	bl	800011c <__udivsi3>
 8005068:	0003      	movs	r3, r0
 800506a:	b29b      	uxth	r3, r3
 800506c:	60e3      	str	r3, [r4, #12]
        break;
 800506e:	e016      	b.n	800509e <UART_SetConfig+0x2be>
      case UART_CLOCKSOURCE_LSE:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681c      	ldr	r4, [r3, #0]
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	685b      	ldr	r3, [r3, #4]
 8005078:	085b      	lsrs	r3, r3, #1
 800507a:	2280      	movs	r2, #128	; 0x80
 800507c:	0212      	lsls	r2, r2, #8
 800507e:	189a      	adds	r2, r3, r2
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	685b      	ldr	r3, [r3, #4]
 8005084:	0019      	movs	r1, r3
 8005086:	0010      	movs	r0, r2
 8005088:	f7fb f848 	bl	800011c <__udivsi3>
 800508c:	0003      	movs	r3, r0
 800508e:	b29b      	uxth	r3, r3
 8005090:	60e3      	str	r3, [r4, #12]
        break;
 8005092:	e004      	b.n	800509e <UART_SetConfig+0x2be>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8005094:	2313      	movs	r3, #19
 8005096:	18fb      	adds	r3, r7, r3
 8005098:	2201      	movs	r2, #1
 800509a:	701a      	strb	r2, [r3, #0]
        break;
 800509c:	46c0      	nop			; (mov r8, r8)
    }
  }

  return ret;
 800509e:	2313      	movs	r3, #19
 80050a0:	18fb      	adds	r3, r7, r3
 80050a2:	781b      	ldrb	r3, [r3, #0]

}
 80050a4:	0018      	movs	r0, r3
 80050a6:	46bd      	mov	sp, r7
 80050a8:	b007      	add	sp, #28
 80050aa:	bd90      	pop	{r4, r7, pc}
 80050ac:	ffff69f3 	.word	0xffff69f3
 80050b0:	ffffcfff 	.word	0xffffcfff
 80050b4:	fffff4ff 	.word	0xfffff4ff
 80050b8:	40013800 	.word	0x40013800
 80050bc:	40021000 	.word	0x40021000
 80050c0:	40004400 	.word	0x40004400
 80050c4:	00f42400 	.word	0x00f42400
 80050c8:	007a1200 	.word	0x007a1200

080050cc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80050cc:	b580      	push	{r7, lr}
 80050ce:	b082      	sub	sp, #8
 80050d0:	af00      	add	r7, sp, #0
 80050d2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050d8:	2201      	movs	r2, #1
 80050da:	4013      	ands	r3, r2
 80050dc:	d00a      	beq.n	80050f4 <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	687a      	ldr	r2, [r7, #4]
 80050e4:	6812      	ldr	r2, [r2, #0]
 80050e6:	6852      	ldr	r2, [r2, #4]
 80050e8:	4945      	ldr	r1, [pc, #276]	; (8005200 <UART_AdvFeatureConfig+0x134>)
 80050ea:	4011      	ands	r1, r2
 80050ec:	687a      	ldr	r2, [r7, #4]
 80050ee:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80050f0:	430a      	orrs	r2, r1
 80050f2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050f8:	2202      	movs	r2, #2
 80050fa:	4013      	ands	r3, r2
 80050fc:	d00a      	beq.n	8005114 <UART_AdvFeatureConfig+0x48>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	687a      	ldr	r2, [r7, #4]
 8005104:	6812      	ldr	r2, [r2, #0]
 8005106:	6852      	ldr	r2, [r2, #4]
 8005108:	493e      	ldr	r1, [pc, #248]	; (8005204 <UART_AdvFeatureConfig+0x138>)
 800510a:	4011      	ands	r1, r2
 800510c:	687a      	ldr	r2, [r7, #4]
 800510e:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8005110:	430a      	orrs	r2, r1
 8005112:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005118:	2204      	movs	r2, #4
 800511a:	4013      	ands	r3, r2
 800511c:	d00a      	beq.n	8005134 <UART_AdvFeatureConfig+0x68>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	687a      	ldr	r2, [r7, #4]
 8005124:	6812      	ldr	r2, [r2, #0]
 8005126:	6852      	ldr	r2, [r2, #4]
 8005128:	4937      	ldr	r1, [pc, #220]	; (8005208 <UART_AdvFeatureConfig+0x13c>)
 800512a:	4011      	ands	r1, r2
 800512c:	687a      	ldr	r2, [r7, #4]
 800512e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8005130:	430a      	orrs	r2, r1
 8005132:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005138:	2208      	movs	r2, #8
 800513a:	4013      	ands	r3, r2
 800513c:	d00a      	beq.n	8005154 <UART_AdvFeatureConfig+0x88>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	687a      	ldr	r2, [r7, #4]
 8005144:	6812      	ldr	r2, [r2, #0]
 8005146:	6852      	ldr	r2, [r2, #4]
 8005148:	4930      	ldr	r1, [pc, #192]	; (800520c <UART_AdvFeatureConfig+0x140>)
 800514a:	4011      	ands	r1, r2
 800514c:	687a      	ldr	r2, [r7, #4]
 800514e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005150:	430a      	orrs	r2, r1
 8005152:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005158:	2210      	movs	r2, #16
 800515a:	4013      	ands	r3, r2
 800515c:	d00a      	beq.n	8005174 <UART_AdvFeatureConfig+0xa8>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	687a      	ldr	r2, [r7, #4]
 8005164:	6812      	ldr	r2, [r2, #0]
 8005166:	6892      	ldr	r2, [r2, #8]
 8005168:	4929      	ldr	r1, [pc, #164]	; (8005210 <UART_AdvFeatureConfig+0x144>)
 800516a:	4011      	ands	r1, r2
 800516c:	687a      	ldr	r2, [r7, #4]
 800516e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005170:	430a      	orrs	r2, r1
 8005172:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005178:	2220      	movs	r2, #32
 800517a:	4013      	ands	r3, r2
 800517c:	d00a      	beq.n	8005194 <UART_AdvFeatureConfig+0xc8>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	687a      	ldr	r2, [r7, #4]
 8005184:	6812      	ldr	r2, [r2, #0]
 8005186:	6892      	ldr	r2, [r2, #8]
 8005188:	4922      	ldr	r1, [pc, #136]	; (8005214 <UART_AdvFeatureConfig+0x148>)
 800518a:	4011      	ands	r1, r2
 800518c:	687a      	ldr	r2, [r7, #4]
 800518e:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8005190:	430a      	orrs	r2, r1
 8005192:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005198:	2240      	movs	r2, #64	; 0x40
 800519a:	4013      	ands	r3, r2
 800519c:	d01b      	beq.n	80051d6 <UART_AdvFeatureConfig+0x10a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	687a      	ldr	r2, [r7, #4]
 80051a4:	6812      	ldr	r2, [r2, #0]
 80051a6:	6852      	ldr	r2, [r2, #4]
 80051a8:	491b      	ldr	r1, [pc, #108]	; (8005218 <UART_AdvFeatureConfig+0x14c>)
 80051aa:	4011      	ands	r1, r2
 80051ac:	687a      	ldr	r2, [r7, #4]
 80051ae:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80051b0:	430a      	orrs	r2, r1
 80051b2:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80051b8:	2380      	movs	r3, #128	; 0x80
 80051ba:	035b      	lsls	r3, r3, #13
 80051bc:	429a      	cmp	r2, r3
 80051be:	d10a      	bne.n	80051d6 <UART_AdvFeatureConfig+0x10a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	687a      	ldr	r2, [r7, #4]
 80051c6:	6812      	ldr	r2, [r2, #0]
 80051c8:	6852      	ldr	r2, [r2, #4]
 80051ca:	4914      	ldr	r1, [pc, #80]	; (800521c <UART_AdvFeatureConfig+0x150>)
 80051cc:	4011      	ands	r1, r2
 80051ce:	687a      	ldr	r2, [r7, #4]
 80051d0:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80051d2:	430a      	orrs	r2, r1
 80051d4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051da:	2280      	movs	r2, #128	; 0x80
 80051dc:	4013      	ands	r3, r2
 80051de:	d00a      	beq.n	80051f6 <UART_AdvFeatureConfig+0x12a>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	687a      	ldr	r2, [r7, #4]
 80051e6:	6812      	ldr	r2, [r2, #0]
 80051e8:	6852      	ldr	r2, [r2, #4]
 80051ea:	490d      	ldr	r1, [pc, #52]	; (8005220 <UART_AdvFeatureConfig+0x154>)
 80051ec:	4011      	ands	r1, r2
 80051ee:	687a      	ldr	r2, [r7, #4]
 80051f0:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80051f2:	430a      	orrs	r2, r1
 80051f4:	605a      	str	r2, [r3, #4]
  }
}
 80051f6:	46c0      	nop			; (mov r8, r8)
 80051f8:	46bd      	mov	sp, r7
 80051fa:	b002      	add	sp, #8
 80051fc:	bd80      	pop	{r7, pc}
 80051fe:	46c0      	nop			; (mov r8, r8)
 8005200:	fffdffff 	.word	0xfffdffff
 8005204:	fffeffff 	.word	0xfffeffff
 8005208:	fffbffff 	.word	0xfffbffff
 800520c:	ffff7fff 	.word	0xffff7fff
 8005210:	ffffefff 	.word	0xffffefff
 8005214:	ffffdfff 	.word	0xffffdfff
 8005218:	ffefffff 	.word	0xffefffff
 800521c:	ff9fffff 	.word	0xff9fffff
 8005220:	fff7ffff 	.word	0xfff7ffff

08005224 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005224:	b580      	push	{r7, lr}
 8005226:	b086      	sub	sp, #24
 8005228:	af02      	add	r7, sp, #8
 800522a:	6078      	str	r0, [r7, #4]
#if !defined(STM32F030x6) && !defined(STM32F030x8)&& !defined(STM32F070xB)&& !defined(STM32F070x6)&& !defined(STM32F030xC)
  uint32_t tickstart = 0U;
 800522c:	2300      	movs	r3, #0
 800522e:	60fb      	str	r3, [r7, #12]
#endif /* !defined(STM32F030x6) && !defined(STM32F030x8)&& !defined(STM32F070xB)&& !defined(STM32F070x6)&& !defined(STM32F030xC) */

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	2200      	movs	r2, #0
 8005234:	66da      	str	r2, [r3, #108]	; 0x6c

#if !defined(STM32F030x6) && !defined(STM32F030x8)&& !defined(STM32F070xB)&& !defined(STM32F070x6)&& !defined(STM32F030xC)
  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8005236:	f7fd fdf7 	bl	8002e28 <HAL_GetTick>
 800523a:	0003      	movs	r3, r0
 800523c:	60fb      	str	r3, [r7, #12]

  /* TEACK and REACK bits in ISR are checked only when available (not available on all F0 devices).
     Bits are defined for some specific devices, and are available only for UART instances supporting WakeUp from Stop Mode feature. 
  */
  if (IS_UART_WAKEUP_FROMSTOP_INSTANCE(huart->Instance))
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	4a1f      	ldr	r2, [pc, #124]	; (80052c0 <UART_CheckIdleState+0x9c>)
 8005244:	4293      	cmp	r3, r2
 8005246:	d129      	bne.n	800529c <UART_CheckIdleState+0x78>
  {
    /* Check if the Transmitter is enabled */
    if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	2208      	movs	r2, #8
 8005250:	4013      	ands	r3, r2
 8005252:	2b08      	cmp	r3, #8
 8005254:	d10d      	bne.n	8005272 <UART_CheckIdleState+0x4e>
    {
      /* Wait until TEACK flag is set */
      if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005256:	68fa      	ldr	r2, [r7, #12]
 8005258:	2380      	movs	r3, #128	; 0x80
 800525a:	0399      	lsls	r1, r3, #14
 800525c:	6878      	ldr	r0, [r7, #4]
 800525e:	4b19      	ldr	r3, [pc, #100]	; (80052c4 <UART_CheckIdleState+0xa0>)
 8005260:	9300      	str	r3, [sp, #0]
 8005262:	0013      	movs	r3, r2
 8005264:	2200      	movs	r2, #0
 8005266:	f000 f82f 	bl	80052c8 <UART_WaitOnFlagUntilTimeout>
 800526a:	1e03      	subs	r3, r0, #0
 800526c:	d001      	beq.n	8005272 <UART_CheckIdleState+0x4e>
      {
        /* Timeout occurred */
        return HAL_TIMEOUT;
 800526e:	2303      	movs	r3, #3
 8005270:	e021      	b.n	80052b6 <UART_CheckIdleState+0x92>
      }
    }

    /* Check if the Receiver is enabled */
    if((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	2204      	movs	r2, #4
 800527a:	4013      	ands	r3, r2
 800527c:	2b04      	cmp	r3, #4
 800527e:	d10d      	bne.n	800529c <UART_CheckIdleState+0x78>
    {
      /* Wait until REACK flag is set */
      if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005280:	68fa      	ldr	r2, [r7, #12]
 8005282:	2380      	movs	r3, #128	; 0x80
 8005284:	03d9      	lsls	r1, r3, #15
 8005286:	6878      	ldr	r0, [r7, #4]
 8005288:	4b0e      	ldr	r3, [pc, #56]	; (80052c4 <UART_CheckIdleState+0xa0>)
 800528a:	9300      	str	r3, [sp, #0]
 800528c:	0013      	movs	r3, r2
 800528e:	2200      	movs	r2, #0
 8005290:	f000 f81a 	bl	80052c8 <UART_WaitOnFlagUntilTimeout>
 8005294:	1e03      	subs	r3, r0, #0
 8005296:	d001      	beq.n	800529c <UART_CheckIdleState+0x78>
      {
        /* Timeout occurred */
        return HAL_TIMEOUT;
 8005298:	2303      	movs	r3, #3
 800529a:	e00c      	b.n	80052b6 <UART_CheckIdleState+0x92>
    }
  }
#endif /* !defined(STM32F030x6) && !defined(STM32F030x8)&& !defined(STM32F070xB)&& !defined(STM32F070x6)&& !defined(STM32F030xC) */

  /* Initialize the UART State */
  huart->gState  = HAL_UART_STATE_READY;
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	2269      	movs	r2, #105	; 0x69
 80052a0:	2120      	movs	r1, #32
 80052a2:	5499      	strb	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	226a      	movs	r2, #106	; 0x6a
 80052a8:	2120      	movs	r1, #32
 80052aa:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	2268      	movs	r2, #104	; 0x68
 80052b0:	2100      	movs	r1, #0
 80052b2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80052b4:	2300      	movs	r3, #0
}
 80052b6:	0018      	movs	r0, r3
 80052b8:	46bd      	mov	sp, r7
 80052ba:	b004      	add	sp, #16
 80052bc:	bd80      	pop	{r7, pc}
 80052be:	46c0      	nop			; (mov r8, r8)
 80052c0:	40013800 	.word	0x40013800
 80052c4:	01ffffff 	.word	0x01ffffff

080052c8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80052c8:	b580      	push	{r7, lr}
 80052ca:	b084      	sub	sp, #16
 80052cc:	af00      	add	r7, sp, #0
 80052ce:	60f8      	str	r0, [r7, #12]
 80052d0:	60b9      	str	r1, [r7, #8]
 80052d2:	603b      	str	r3, [r7, #0]
 80052d4:	1dfb      	adds	r3, r7, #7
 80052d6:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80052d8:	e02b      	b.n	8005332 <UART_WaitOnFlagUntilTimeout+0x6a>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 80052da:	69bb      	ldr	r3, [r7, #24]
 80052dc:	3301      	adds	r3, #1
 80052de:	d028      	beq.n	8005332 <UART_WaitOnFlagUntilTimeout+0x6a>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 80052e0:	69bb      	ldr	r3, [r7, #24]
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d007      	beq.n	80052f6 <UART_WaitOnFlagUntilTimeout+0x2e>
 80052e6:	f7fd fd9f 	bl	8002e28 <HAL_GetTick>
 80052ea:	0002      	movs	r2, r0
 80052ec:	683b      	ldr	r3, [r7, #0]
 80052ee:	1ad2      	subs	r2, r2, r3
 80052f0:	69bb      	ldr	r3, [r7, #24]
 80052f2:	429a      	cmp	r2, r3
 80052f4:	d91d      	bls.n	8005332 <UART_WaitOnFlagUntilTimeout+0x6a>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	68fa      	ldr	r2, [r7, #12]
 80052fc:	6812      	ldr	r2, [r2, #0]
 80052fe:	6812      	ldr	r2, [r2, #0]
 8005300:	4916      	ldr	r1, [pc, #88]	; (800535c <UART_WaitOnFlagUntilTimeout+0x94>)
 8005302:	400a      	ands	r2, r1
 8005304:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	68fa      	ldr	r2, [r7, #12]
 800530c:	6812      	ldr	r2, [r2, #0]
 800530e:	6892      	ldr	r2, [r2, #8]
 8005310:	2101      	movs	r1, #1
 8005312:	438a      	bics	r2, r1
 8005314:	609a      	str	r2, [r3, #8]

        huart->gState  = HAL_UART_STATE_READY;
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	2269      	movs	r2, #105	; 0x69
 800531a:	2120      	movs	r1, #32
 800531c:	5499      	strb	r1, [r3, r2]
        huart->RxState = HAL_UART_STATE_READY;
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	226a      	movs	r2, #106	; 0x6a
 8005322:	2120      	movs	r1, #32
 8005324:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	2268      	movs	r2, #104	; 0x68
 800532a:	2100      	movs	r1, #0
 800532c:	5499      	strb	r1, [r3, r2]
        return HAL_TIMEOUT;
 800532e:	2303      	movs	r3, #3
 8005330:	e00f      	b.n	8005352 <UART_WaitOnFlagUntilTimeout+0x8a>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	69db      	ldr	r3, [r3, #28]
 8005338:	68ba      	ldr	r2, [r7, #8]
 800533a:	401a      	ands	r2, r3
 800533c:	68bb      	ldr	r3, [r7, #8]
 800533e:	1ad3      	subs	r3, r2, r3
 8005340:	425a      	negs	r2, r3
 8005342:	4153      	adcs	r3, r2
 8005344:	b2db      	uxtb	r3, r3
 8005346:	001a      	movs	r2, r3
 8005348:	1dfb      	adds	r3, r7, #7
 800534a:	781b      	ldrb	r3, [r3, #0]
 800534c:	429a      	cmp	r2, r3
 800534e:	d0c4      	beq.n	80052da <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005350:	2300      	movs	r3, #0
}
 8005352:	0018      	movs	r0, r3
 8005354:	46bd      	mov	sp, r7
 8005356:	b004      	add	sp, #16
 8005358:	bd80      	pop	{r7, pc}
 800535a:	46c0      	nop			; (mov r8, r8)
 800535c:	fffffe5f 	.word	0xfffffe5f

08005360 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005360:	b580      	push	{r7, lr}
 8005362:	b082      	sub	sp, #8
 8005364:	af00      	add	r7, sp, #0
 8005366:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	687a      	ldr	r2, [r7, #4]
 800536e:	6812      	ldr	r2, [r2, #0]
 8005370:	6812      	ldr	r2, [r2, #0]
 8005372:	4909      	ldr	r1, [pc, #36]	; (8005398 <UART_EndRxTransfer+0x38>)
 8005374:	400a      	ands	r2, r1
 8005376:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	687a      	ldr	r2, [r7, #4]
 800537e:	6812      	ldr	r2, [r2, #0]
 8005380:	6892      	ldr	r2, [r2, #8]
 8005382:	2101      	movs	r1, #1
 8005384:	438a      	bics	r2, r1
 8005386:	609a      	str	r2, [r3, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	226a      	movs	r2, #106	; 0x6a
 800538c:	2120      	movs	r1, #32
 800538e:	5499      	strb	r1, [r3, r2]
}
 8005390:	46c0      	nop			; (mov r8, r8)
 8005392:	46bd      	mov	sp, r7
 8005394:	b002      	add	sp, #8
 8005396:	bd80      	pop	{r7, pc}
 8005398:	fffffedf 	.word	0xfffffedf

0800539c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800539c:	b580      	push	{r7, lr}
 800539e:	b084      	sub	sp, #16
 80053a0:	af00      	add	r7, sp, #0
 80053a2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)(hdma->Parent);
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053a8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	225a      	movs	r2, #90	; 0x5a
 80053ae:	2100      	movs	r1, #0
 80053b0:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	2252      	movs	r2, #82	; 0x52
 80053b6:	2100      	movs	r1, #0
 80053b8:	5299      	strh	r1, [r3, r2]

  HAL_UART_ErrorCallback(huart);
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	0018      	movs	r0, r3
 80053be:	f7ff fd07 	bl	8004dd0 <HAL_UART_ErrorCallback>
}
 80053c2:	46c0      	nop			; (mov r8, r8)
 80053c4:	46bd      	mov	sp, r7
 80053c6:	b004      	add	sp, #16
 80053c8:	bd80      	pop	{r7, pc}

080053ca <UART_Transmit_IT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param  huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80053ca:	b580      	push	{r7, lr}
 80053cc:	b084      	sub	sp, #16
 80053ce:	af00      	add	r7, sp, #0
 80053d0:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	2269      	movs	r2, #105	; 0x69
 80053d6:	5c9b      	ldrb	r3, [r3, r2]
 80053d8:	b2db      	uxtb	r3, r3
 80053da:	2b21      	cmp	r3, #33	; 0x21
 80053dc:	d147      	bne.n	800546e <UART_Transmit_IT+0xa4>
  {
    if(huart->TxXferCount == 0U)
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	2252      	movs	r2, #82	; 0x52
 80053e2:	5a9b      	ldrh	r3, [r3, r2]
 80053e4:	b29b      	uxth	r3, r3
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d111      	bne.n	800540e <UART_Transmit_IT+0x44>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	687a      	ldr	r2, [r7, #4]
 80053f0:	6812      	ldr	r2, [r2, #0]
 80053f2:	6812      	ldr	r2, [r2, #0]
 80053f4:	2180      	movs	r1, #128	; 0x80
 80053f6:	438a      	bics	r2, r1
 80053f8:	601a      	str	r2, [r3, #0]

      /* Enable the UART Transmit Complete Interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	687a      	ldr	r2, [r7, #4]
 8005400:	6812      	ldr	r2, [r2, #0]
 8005402:	6812      	ldr	r2, [r2, #0]
 8005404:	2140      	movs	r1, #64	; 0x40
 8005406:	430a      	orrs	r2, r1
 8005408:	601a      	str	r2, [r3, #0]

      return HAL_OK;
 800540a:	2300      	movs	r3, #0
 800540c:	e030      	b.n	8005470 <UART_Transmit_IT+0xa6>
    }
    else
    {
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	689a      	ldr	r2, [r3, #8]
 8005412:	2380      	movs	r3, #128	; 0x80
 8005414:	015b      	lsls	r3, r3, #5
 8005416:	429a      	cmp	r2, r3
 8005418:	d114      	bne.n	8005444 <UART_Transmit_IT+0x7a>
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	691b      	ldr	r3, [r3, #16]
 800541e:	2b00      	cmp	r3, #0
 8005420:	d110      	bne.n	8005444 <UART_Transmit_IT+0x7a>
      {
        tmp = (uint16_t*) huart->pTxBuffPtr;
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005426:	60fb      	str	r3, [r7, #12]
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	68fa      	ldr	r2, [r7, #12]
 800542e:	8812      	ldrh	r2, [r2, #0]
 8005430:	05d2      	lsls	r2, r2, #23
 8005432:	0dd2      	lsrs	r2, r2, #23
 8005434:	b292      	uxth	r2, r2
 8005436:	851a      	strh	r2, [r3, #40]	; 0x28
        huart->pTxBuffPtr += 2U;
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800543c:	1c9a      	adds	r2, r3, #2
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	64da      	str	r2, [r3, #76]	; 0x4c
 8005442:	e009      	b.n	8005458 <UART_Transmit_IT+0x8e>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0xFFU);
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	6819      	ldr	r1, [r3, #0]
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800544c:	1c58      	adds	r0, r3, #1
 800544e:	687a      	ldr	r2, [r7, #4]
 8005450:	64d0      	str	r0, [r2, #76]	; 0x4c
 8005452:	781b      	ldrb	r3, [r3, #0]
 8005454:	b29b      	uxth	r3, r3
 8005456:	850b      	strh	r3, [r1, #40]	; 0x28
      }
      huart->TxXferCount--;
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	2252      	movs	r2, #82	; 0x52
 800545c:	5a9b      	ldrh	r3, [r3, r2]
 800545e:	b29b      	uxth	r3, r3
 8005460:	3b01      	subs	r3, #1
 8005462:	b299      	uxth	r1, r3
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	2252      	movs	r2, #82	; 0x52
 8005468:	5299      	strh	r1, [r3, r2]

      return HAL_OK;
 800546a:	2300      	movs	r3, #0
 800546c:	e000      	b.n	8005470 <UART_Transmit_IT+0xa6>
    }
  }
  else
  {
    return HAL_BUSY;
 800546e:	2302      	movs	r3, #2
  }
}
 8005470:	0018      	movs	r0, r3
 8005472:	46bd      	mov	sp, r7
 8005474:	b004      	add	sp, #16
 8005476:	bd80      	pop	{r7, pc}

08005478 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *               the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005478:	b580      	push	{r7, lr}
 800547a:	b082      	sub	sp, #8
 800547c:	af00      	add	r7, sp, #0
 800547e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	687a      	ldr	r2, [r7, #4]
 8005486:	6812      	ldr	r2, [r2, #0]
 8005488:	6812      	ldr	r2, [r2, #0]
 800548a:	2140      	movs	r1, #64	; 0x40
 800548c:	438a      	bics	r2, r1
 800548e:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	2269      	movs	r2, #105	; 0x69
 8005494:	2120      	movs	r1, #32
 8005496:	5499      	strb	r1, [r3, r2]

  HAL_UART_TxCpltCallback(huart);
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	0018      	movs	r0, r3
 800549c:	f000 fa30 	bl	8005900 <HAL_UART_TxCpltCallback>

  return HAL_OK;
 80054a0:	2300      	movs	r3, #0
}
 80054a2:	0018      	movs	r0, r3
 80054a4:	46bd      	mov	sp, r7
 80054a6:	b002      	add	sp, #8
 80054a8:	bd80      	pop	{r7, pc}
	...

080054ac <UART_Receive_IT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param  huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80054ac:	b580      	push	{r7, lr}
 80054ae:	b084      	sub	sp, #16
 80054b0:	af00      	add	r7, sp, #0
 80054b2:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  uint16_t  uhMask = huart->Mask;
 80054b4:	230e      	movs	r3, #14
 80054b6:	18fb      	adds	r3, r7, r3
 80054b8:	687a      	ldr	r2, [r7, #4]
 80054ba:	215c      	movs	r1, #92	; 0x5c
 80054bc:	5a52      	ldrh	r2, [r2, r1]
 80054be:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX)
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	226a      	movs	r2, #106	; 0x6a
 80054c4:	5c9b      	ldrb	r3, [r3, r2]
 80054c6:	b2db      	uxtb	r3, r3
 80054c8:	2b22      	cmp	r3, #34	; 0x22
 80054ca:	d15a      	bne.n	8005582 <UART_Receive_IT+0xd6>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681a      	ldr	r2, [r3, #0]
 80054d0:	230c      	movs	r3, #12
 80054d2:	18fb      	adds	r3, r7, r3
 80054d4:	8c92      	ldrh	r2, [r2, #36]	; 0x24
 80054d6:	801a      	strh	r2, [r3, #0]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	689a      	ldr	r2, [r3, #8]
 80054dc:	2380      	movs	r3, #128	; 0x80
 80054de:	015b      	lsls	r3, r3, #5
 80054e0:	429a      	cmp	r2, r3
 80054e2:	d116      	bne.n	8005512 <UART_Receive_IT+0x66>
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	691b      	ldr	r3, [r3, #16]
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d112      	bne.n	8005512 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr ;
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80054f0:	60bb      	str	r3, [r7, #8]
      *tmp = (uint16_t)(uhdata & uhMask);
 80054f2:	230c      	movs	r3, #12
 80054f4:	18fb      	adds	r3, r7, r3
 80054f6:	220e      	movs	r2, #14
 80054f8:	18ba      	adds	r2, r7, r2
 80054fa:	881b      	ldrh	r3, [r3, #0]
 80054fc:	8812      	ldrh	r2, [r2, #0]
 80054fe:	4013      	ands	r3, r2
 8005500:	b29a      	uxth	r2, r3
 8005502:	68bb      	ldr	r3, [r7, #8]
 8005504:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr +=2U;
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800550a:	1c9a      	adds	r2, r3, #2
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	655a      	str	r2, [r3, #84]	; 0x54
 8005510:	e00f      	b.n	8005532 <UART_Receive_IT+0x86>
    }
    else
    {
      *huart->pRxBuffPtr++ = (uint8_t)(uhdata & (uint8_t)uhMask);
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005516:	1c59      	adds	r1, r3, #1
 8005518:	687a      	ldr	r2, [r7, #4]
 800551a:	6551      	str	r1, [r2, #84]	; 0x54
 800551c:	220c      	movs	r2, #12
 800551e:	18ba      	adds	r2, r7, r2
 8005520:	8812      	ldrh	r2, [r2, #0]
 8005522:	b2d2      	uxtb	r2, r2
 8005524:	210e      	movs	r1, #14
 8005526:	1879      	adds	r1, r7, r1
 8005528:	8809      	ldrh	r1, [r1, #0]
 800552a:	b2c9      	uxtb	r1, r1
 800552c:	400a      	ands	r2, r1
 800552e:	b2d2      	uxtb	r2, r2
 8005530:	701a      	strb	r2, [r3, #0]
    }

    if(--huart->RxXferCount == 0U)
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	225a      	movs	r2, #90	; 0x5a
 8005536:	5a9b      	ldrh	r3, [r3, r2]
 8005538:	b29b      	uxth	r3, r3
 800553a:	3b01      	subs	r3, #1
 800553c:	b29b      	uxth	r3, r3
 800553e:	687a      	ldr	r2, [r7, #4]
 8005540:	215a      	movs	r1, #90	; 0x5a
 8005542:	1c18      	adds	r0, r3, #0
 8005544:	5250      	strh	r0, [r2, r1]
 8005546:	2b00      	cmp	r3, #0
 8005548:	d119      	bne.n	800557e <UART_Receive_IT+0xd2>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	687a      	ldr	r2, [r7, #4]
 8005550:	6812      	ldr	r2, [r2, #0]
 8005552:	6812      	ldr	r2, [r2, #0]
 8005554:	4911      	ldr	r1, [pc, #68]	; (800559c <UART_Receive_IT+0xf0>)
 8005556:	400a      	ands	r2, r1
 8005558:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	687a      	ldr	r2, [r7, #4]
 8005560:	6812      	ldr	r2, [r2, #0]
 8005562:	6892      	ldr	r2, [r2, #8]
 8005564:	2101      	movs	r1, #1
 8005566:	438a      	bics	r2, r1
 8005568:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	226a      	movs	r2, #106	; 0x6a
 800556e:	2120      	movs	r1, #32
 8005570:	5499      	strb	r1, [r3, r2]

      HAL_UART_RxCpltCallback(huart);
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	0018      	movs	r0, r3
 8005576:	f000 f9b5 	bl	80058e4 <HAL_UART_RxCpltCallback>

      return HAL_OK;
 800557a:	2300      	movs	r3, #0
 800557c:	e00a      	b.n	8005594 <UART_Receive_IT+0xe8>
    }

    return HAL_OK;
 800557e:	2300      	movs	r3, #0
 8005580:	e008      	b.n	8005594 <UART_Receive_IT+0xe8>
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	687a      	ldr	r2, [r7, #4]
 8005588:	6812      	ldr	r2, [r2, #0]
 800558a:	6992      	ldr	r2, [r2, #24]
 800558c:	2108      	movs	r1, #8
 800558e:	430a      	orrs	r2, r1
 8005590:	619a      	str	r2, [r3, #24]

    return HAL_BUSY;
 8005592:	2302      	movs	r3, #2
  }
}
 8005594:	0018      	movs	r0, r3
 8005596:	46bd      	mov	sp, r7
 8005598:	b004      	add	sp, #16
 800559a:	bd80      	pop	{r7, pc}
 800559c:	fffffedf 	.word	0xfffffedf

080055a0 <HAL_UARTEx_WakeupCallback>:
  * @brief  UART wakeup from Stop mode callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80055a0:	b580      	push	{r7, lr}
 80055a2:	b082      	sub	sp, #8
 80055a4:	af00      	add	r7, sp, #0
 80055a6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80055a8:	46c0      	nop			; (mov r8, r8)
 80055aa:	46bd      	mov	sp, r7
 80055ac:	b002      	add	sp, #8
 80055ae:	bd80      	pop	{r7, pc}

080055b0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80055b0:	b580      	push	{r7, lr}
 80055b2:	b088      	sub	sp, #32
 80055b4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80055b6:	230c      	movs	r3, #12
 80055b8:	18fb      	adds	r3, r7, r3
 80055ba:	0018      	movs	r0, r3
 80055bc:	2314      	movs	r3, #20
 80055be:	001a      	movs	r2, r3
 80055c0:	2100      	movs	r1, #0
 80055c2:	f003 fc0b 	bl	8008ddc <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80055c6:	4b4e      	ldr	r3, [pc, #312]	; (8005700 <MX_GPIO_Init+0x150>)
 80055c8:	4a4d      	ldr	r2, [pc, #308]	; (8005700 <MX_GPIO_Init+0x150>)
 80055ca:	6952      	ldr	r2, [r2, #20]
 80055cc:	2180      	movs	r1, #128	; 0x80
 80055ce:	03c9      	lsls	r1, r1, #15
 80055d0:	430a      	orrs	r2, r1
 80055d2:	615a      	str	r2, [r3, #20]
 80055d4:	4b4a      	ldr	r3, [pc, #296]	; (8005700 <MX_GPIO_Init+0x150>)
 80055d6:	695a      	ldr	r2, [r3, #20]
 80055d8:	2380      	movs	r3, #128	; 0x80
 80055da:	03db      	lsls	r3, r3, #15
 80055dc:	4013      	ands	r3, r2
 80055de:	60bb      	str	r3, [r7, #8]
 80055e0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80055e2:	4b47      	ldr	r3, [pc, #284]	; (8005700 <MX_GPIO_Init+0x150>)
 80055e4:	4a46      	ldr	r2, [pc, #280]	; (8005700 <MX_GPIO_Init+0x150>)
 80055e6:	6952      	ldr	r2, [r2, #20]
 80055e8:	2180      	movs	r1, #128	; 0x80
 80055ea:	0289      	lsls	r1, r1, #10
 80055ec:	430a      	orrs	r2, r1
 80055ee:	615a      	str	r2, [r3, #20]
 80055f0:	4b43      	ldr	r3, [pc, #268]	; (8005700 <MX_GPIO_Init+0x150>)
 80055f2:	695a      	ldr	r2, [r3, #20]
 80055f4:	2380      	movs	r3, #128	; 0x80
 80055f6:	029b      	lsls	r3, r3, #10
 80055f8:	4013      	ands	r3, r2
 80055fa:	607b      	str	r3, [r7, #4]
 80055fc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80055fe:	4b40      	ldr	r3, [pc, #256]	; (8005700 <MX_GPIO_Init+0x150>)
 8005600:	4a3f      	ldr	r2, [pc, #252]	; (8005700 <MX_GPIO_Init+0x150>)
 8005602:	6952      	ldr	r2, [r2, #20]
 8005604:	2180      	movs	r1, #128	; 0x80
 8005606:	02c9      	lsls	r1, r1, #11
 8005608:	430a      	orrs	r2, r1
 800560a:	615a      	str	r2, [r3, #20]
 800560c:	4b3c      	ldr	r3, [pc, #240]	; (8005700 <MX_GPIO_Init+0x150>)
 800560e:	695a      	ldr	r2, [r3, #20]
 8005610:	2380      	movs	r3, #128	; 0x80
 8005612:	02db      	lsls	r3, r3, #11
 8005614:	4013      	ands	r3, r2
 8005616:	603b      	str	r3, [r7, #0]
 8005618:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED5_GPIO_Port, LED5_Pin, GPIO_PIN_RESET);
 800561a:	4b3a      	ldr	r3, [pc, #232]	; (8005704 <MX_GPIO_Init+0x154>)
 800561c:	2200      	movs	r2, #0
 800561e:	2101      	movs	r1, #1
 8005620:	0018      	movs	r0, r3
 8005622:	f7fd febf 	bl	80033a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 8005626:	2380      	movs	r3, #128	; 0x80
 8005628:	0219      	lsls	r1, r3, #8
 800562a:	2390      	movs	r3, #144	; 0x90
 800562c:	05db      	lsls	r3, r3, #23
 800562e:	2200      	movs	r2, #0
 8005630:	0018      	movs	r0, r3
 8005632:	f7fd feb7 	bl	80033a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED2_Pin|LED3_Pin|LED4_Pin, GPIO_PIN_RESET);
 8005636:	4b34      	ldr	r3, [pc, #208]	; (8005708 <MX_GPIO_Init+0x158>)
 8005638:	2200      	movs	r2, #0
 800563a:	2138      	movs	r1, #56	; 0x38
 800563c:	0018      	movs	r0, r3
 800563e:	f7fd feb1 	bl	80033a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED5_Pin;
 8005642:	230c      	movs	r3, #12
 8005644:	18fb      	adds	r3, r7, r3
 8005646:	2201      	movs	r2, #1
 8005648:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800564a:	230c      	movs	r3, #12
 800564c:	18fb      	adds	r3, r7, r3
 800564e:	2201      	movs	r2, #1
 8005650:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005652:	230c      	movs	r3, #12
 8005654:	18fb      	adds	r3, r7, r3
 8005656:	2200      	movs	r2, #0
 8005658:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800565a:	230c      	movs	r3, #12
 800565c:	18fb      	adds	r3, r7, r3
 800565e:	2200      	movs	r2, #0
 8005660:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LED5_GPIO_Port, &GPIO_InitStruct);
 8005662:	230c      	movs	r3, #12
 8005664:	18fb      	adds	r3, r7, r3
 8005666:	4a27      	ldr	r2, [pc, #156]	; (8005704 <MX_GPIO_Init+0x154>)
 8005668:	0019      	movs	r1, r3
 800566a:	0010      	movs	r0, r2
 800566c:	f7fd fd26 	bl	80030bc <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PA12 */
  GPIO_InitStruct.Pin = Button1_Pin|Button2_Pin|GPIO_PIN_12;
 8005670:	230c      	movs	r3, #12
 8005672:	18fb      	adds	r3, r7, r3
 8005674:	4a25      	ldr	r2, [pc, #148]	; (800570c <MX_GPIO_Init+0x15c>)
 8005676:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8005678:	230c      	movs	r3, #12
 800567a:	18fb      	adds	r3, r7, r3
 800567c:	4a24      	ldr	r2, [pc, #144]	; (8005710 <MX_GPIO_Init+0x160>)
 800567e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005680:	230c      	movs	r3, #12
 8005682:	18fb      	adds	r3, r7, r3
 8005684:	2200      	movs	r2, #0
 8005686:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005688:	230c      	movs	r3, #12
 800568a:	18fa      	adds	r2, r7, r3
 800568c:	2390      	movs	r3, #144	; 0x90
 800568e:	05db      	lsls	r3, r3, #23
 8005690:	0011      	movs	r1, r2
 8005692:	0018      	movs	r0, r3
 8005694:	f7fd fd12 	bl	80030bc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED1_Pin;
 8005698:	230c      	movs	r3, #12
 800569a:	18fb      	adds	r3, r7, r3
 800569c:	2280      	movs	r2, #128	; 0x80
 800569e:	0212      	lsls	r2, r2, #8
 80056a0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80056a2:	230c      	movs	r3, #12
 80056a4:	18fb      	adds	r3, r7, r3
 80056a6:	2201      	movs	r2, #1
 80056a8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80056aa:	230c      	movs	r3, #12
 80056ac:	18fb      	adds	r3, r7, r3
 80056ae:	2200      	movs	r2, #0
 80056b0:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80056b2:	230c      	movs	r3, #12
 80056b4:	18fb      	adds	r3, r7, r3
 80056b6:	2200      	movs	r2, #0
 80056b8:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 80056ba:	230c      	movs	r3, #12
 80056bc:	18fa      	adds	r2, r7, r3
 80056be:	2390      	movs	r3, #144	; 0x90
 80056c0:	05db      	lsls	r3, r3, #23
 80056c2:	0011      	movs	r1, r2
 80056c4:	0018      	movs	r0, r3
 80056c6:	f7fd fcf9 	bl	80030bc <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LED2_Pin|LED3_Pin|LED4_Pin;
 80056ca:	230c      	movs	r3, #12
 80056cc:	18fb      	adds	r3, r7, r3
 80056ce:	2238      	movs	r2, #56	; 0x38
 80056d0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80056d2:	230c      	movs	r3, #12
 80056d4:	18fb      	adds	r3, r7, r3
 80056d6:	2201      	movs	r2, #1
 80056d8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80056da:	230c      	movs	r3, #12
 80056dc:	18fb      	adds	r3, r7, r3
 80056de:	2200      	movs	r2, #0
 80056e0:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80056e2:	230c      	movs	r3, #12
 80056e4:	18fb      	adds	r3, r7, r3
 80056e6:	2200      	movs	r2, #0
 80056e8:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80056ea:	230c      	movs	r3, #12
 80056ec:	18fb      	adds	r3, r7, r3
 80056ee:	4a06      	ldr	r2, [pc, #24]	; (8005708 <MX_GPIO_Init+0x158>)
 80056f0:	0019      	movs	r1, r3
 80056f2:	0010      	movs	r0, r2
 80056f4:	f7fd fce2 	bl	80030bc <HAL_GPIO_Init>

}
 80056f8:	46c0      	nop			; (mov r8, r8)
 80056fa:	46bd      	mov	sp, r7
 80056fc:	b008      	add	sp, #32
 80056fe:	bd80      	pop	{r7, pc}
 8005700:	40021000 	.word	0x40021000
 8005704:	48001400 	.word	0x48001400
 8005708:	48000400 	.word	0x48000400
 800570c:	00001003 	.word	0x00001003
 8005710:	10110000 	.word	0x10110000

08005714 <UartEcho>:
 *  Funkcja pozwala odebrac jeden znak wysany z komputera oraz wysac z powrotem ten sam znak.
 *
 *  \return Znak odebrany od urzdzenia zewntrznego.
 */
char UartEcho(void)
{
 8005714:	b580      	push	{r7, lr}
 8005716:	af00      	add	r7, sp, #0
	usart_rx= 0;
 8005718:	4b11      	ldr	r3, [pc, #68]	; (8005760 <UartEcho+0x4c>)
 800571a:	2200      	movs	r2, #0
 800571c:	701a      	strb	r2, [r3, #0]
	HAL_UART_Receive_IT(&huart2,(unsigned char*)&rx_data,1);
 800571e:	4911      	ldr	r1, [pc, #68]	; (8005764 <UartEcho+0x50>)
 8005720:	4b11      	ldr	r3, [pc, #68]	; (8005768 <UartEcho+0x54>)
 8005722:	2201      	movs	r2, #1
 8005724:	0018      	movs	r0, r3
 8005726:	f7ff f9b3 	bl	8004a90 <HAL_UART_Receive_IT>
	while(!usart_rx);
 800572a:	46c0      	nop			; (mov r8, r8)
 800572c:	4b0c      	ldr	r3, [pc, #48]	; (8005760 <UartEcho+0x4c>)
 800572e:	781b      	ldrb	r3, [r3, #0]
 8005730:	b2db      	uxtb	r3, r3
 8005732:	2b00      	cmp	r3, #0
 8005734:	d0fa      	beq.n	800572c <UartEcho+0x18>
	usart_tx= 0;
 8005736:	4b0d      	ldr	r3, [pc, #52]	; (800576c <UartEcho+0x58>)
 8005738:	2200      	movs	r2, #0
 800573a:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit_IT(&huart2,(unsigned char*)&rx_data,1);
 800573c:	4909      	ldr	r1, [pc, #36]	; (8005764 <UartEcho+0x50>)
 800573e:	4b0a      	ldr	r3, [pc, #40]	; (8005768 <UartEcho+0x54>)
 8005740:	2201      	movs	r2, #1
 8005742:	0018      	movs	r0, r3
 8005744:	f7ff f94c 	bl	80049e0 <HAL_UART_Transmit_IT>
	while(!usart_tx);
 8005748:	46c0      	nop			; (mov r8, r8)
 800574a:	4b08      	ldr	r3, [pc, #32]	; (800576c <UartEcho+0x58>)
 800574c:	781b      	ldrb	r3, [r3, #0]
 800574e:	b2db      	uxtb	r3, r3
 8005750:	2b00      	cmp	r3, #0
 8005752:	d0fa      	beq.n	800574a <UartEcho+0x36>
	return rx_data;
 8005754:	4b03      	ldr	r3, [pc, #12]	; (8005764 <UartEcho+0x50>)
 8005756:	781b      	ldrb	r3, [r3, #0]
}
 8005758:	0018      	movs	r0, r3
 800575a:	46bd      	mov	sp, r7
 800575c:	bd80      	pop	{r7, pc}
 800575e:	46c0      	nop			; (mov r8, r8)
 8005760:	200000b1 	.word	0x200000b1
 8005764:	20000014 	.word	0x20000014
 8005768:	20000154 	.word	0x20000154
 800576c:	200000b0 	.word	0x200000b0

08005770 <UartPrint>:
 *  \param[in] str - cig znakw, ktre chcemy wysac
 *
 *  \return Liczb nieprzesanych znakw.
 */
int UartPrint(char * str)
{
 8005770:	b580      	push	{r7, lr}
 8005772:	b084      	sub	sp, #16
 8005774:	af00      	add	r7, sp, #0
 8005776:	6078      	str	r0, [r7, #4]
	int strsize= sprintf(tx_data,str);
 8005778:	687a      	ldr	r2, [r7, #4]
 800577a:	4b0f      	ldr	r3, [pc, #60]	; (80057b8 <UartPrint+0x48>)
 800577c:	0011      	movs	r1, r2
 800577e:	0018      	movs	r0, r3
 8005780:	f003 fb34 	bl	8008dec <siprintf>
 8005784:	0003      	movs	r3, r0
 8005786:	60fb      	str	r3, [r7, #12]
	if(strsize > 0)
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	2b00      	cmp	r3, #0
 800578c:	dd0f      	ble.n	80057ae <UartPrint+0x3e>
	{
		usart_tx= 0;
 800578e:	4b0b      	ldr	r3, [pc, #44]	; (80057bc <UartPrint+0x4c>)
 8005790:	2200      	movs	r2, #0
 8005792:	701a      	strb	r2, [r3, #0]
		HAL_UART_Transmit_IT(&huart2,(unsigned char*)tx_data,strsize);
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	b29a      	uxth	r2, r3
 8005798:	4907      	ldr	r1, [pc, #28]	; (80057b8 <UartPrint+0x48>)
 800579a:	4b09      	ldr	r3, [pc, #36]	; (80057c0 <UartPrint+0x50>)
 800579c:	0018      	movs	r0, r3
 800579e:	f7ff f91f 	bl	80049e0 <HAL_UART_Transmit_IT>
		while(!usart_tx);
 80057a2:	46c0      	nop			; (mov r8, r8)
 80057a4:	4b05      	ldr	r3, [pc, #20]	; (80057bc <UartPrint+0x4c>)
 80057a6:	781b      	ldrb	r3, [r3, #0]
 80057a8:	b2db      	uxtb	r3, r3
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d0fa      	beq.n	80057a4 <UartPrint+0x34>
	}
	return strsize;
 80057ae:	68fb      	ldr	r3, [r7, #12]
}
 80057b0:	0018      	movs	r0, r3
 80057b2:	46bd      	mov	sp, r7
 80057b4:	b004      	add	sp, #16
 80057b6:	bd80      	pop	{r7, pc}
 80057b8:	200000b4 	.word	0x200000b4
 80057bc:	200000b0 	.word	0x200000b0
 80057c0:	20000154 	.word	0x20000154

080057c4 <UartPrintInt>:
 *  \param[in] liczba - Liczba cakowita do wysania
 *
 *  return Liczb nieprzesanych znakw.
 */
int UartPrintInt(int liczba)
{
 80057c4:	b580      	push	{r7, lr}
 80057c6:	b086      	sub	sp, #24
 80057c8:	af00      	add	r7, sp, #0
 80057ca:	6078      	str	r0, [r7, #4]
	char str[12];
	int strsize= sprintf(str,"%d",liczba);
 80057cc:	687a      	ldr	r2, [r7, #4]
 80057ce:	490b      	ldr	r1, [pc, #44]	; (80057fc <UartPrintInt+0x38>)
 80057d0:	2308      	movs	r3, #8
 80057d2:	18fb      	adds	r3, r7, r3
 80057d4:	0018      	movs	r0, r3
 80057d6:	f003 fb09 	bl	8008dec <siprintf>
 80057da:	0003      	movs	r3, r0
 80057dc:	617b      	str	r3, [r7, #20]
	if(strsize > 0)
 80057de:	697b      	ldr	r3, [r7, #20]
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	dd06      	ble.n	80057f2 <UartPrintInt+0x2e>
		return UartPrint(str);
 80057e4:	2308      	movs	r3, #8
 80057e6:	18fb      	adds	r3, r7, r3
 80057e8:	0018      	movs	r0, r3
 80057ea:	f7ff ffc1 	bl	8005770 <UartPrint>
 80057ee:	0003      	movs	r3, r0
 80057f0:	e000      	b.n	80057f4 <UartPrintInt+0x30>
	return strsize;
 80057f2:	697b      	ldr	r3, [r7, #20]
}
 80057f4:	0018      	movs	r0, r3
 80057f6:	46bd      	mov	sp, r7
 80057f8:	b006      	add	sp, #24
 80057fa:	bd80      	pop	{r7, pc}
 80057fc:	0800c160 	.word	0x0800c160

08005800 <UartReadInt>:
 *
 *  \retval 1 - odebrano liczb.
 *  \retval 0 - w odebranych danych by znak 'x' lub 'ESC'
 */
int UartReadInt( int * num, int min, int max )
{
 8005800:	b590      	push	{r4, r7, lr}
 8005802:	b087      	sub	sp, #28
 8005804:	af00      	add	r7, sp, #0
 8005806:	60f8      	str	r0, [r7, #12]
 8005808:	60b9      	str	r1, [r7, #8]
 800580a:	607a      	str	r2, [r7, #4]
	int suma= 0;
 800580c:	2300      	movs	r3, #0
 800580e:	617b      	str	r3, [r7, #20]
	char znak= '0';
 8005810:	2313      	movs	r3, #19
 8005812:	18fb      	adds	r3, r7, r3
 8005814:	2230      	movs	r2, #48	; 0x30
 8005816:	701a      	strb	r2, [r3, #0]
	uint8_t minus = 0;
 8005818:	2312      	movs	r3, #18
 800581a:	18fb      	adds	r3, r7, r3
 800581c:	2200      	movs	r2, #0
 800581e:	701a      	strb	r2, [r3, #0]
	while(znak != '\r' && znak != '\n' && znak != 'u')
 8005820:	e034      	b.n	800588c <UartReadInt+0x8c>
	{
		znak= UartEcho();
 8005822:	2313      	movs	r3, #19
 8005824:	18fc      	adds	r4, r7, r3
 8005826:	f7ff ff75 	bl	8005714 <UartEcho>
 800582a:	0003      	movs	r3, r0
 800582c:	7023      	strb	r3, [r4, #0]
		if(znak == 27 || znak == 'x')return 0;
 800582e:	2313      	movs	r3, #19
 8005830:	18fb      	adds	r3, r7, r3
 8005832:	781b      	ldrb	r3, [r3, #0]
 8005834:	2b1b      	cmp	r3, #27
 8005836:	d004      	beq.n	8005842 <UartReadInt+0x42>
 8005838:	2313      	movs	r3, #19
 800583a:	18fb      	adds	r3, r7, r3
 800583c:	781b      	ldrb	r3, [r3, #0]
 800583e:	2b78      	cmp	r3, #120	; 0x78
 8005840:	d101      	bne.n	8005846 <UartReadInt+0x46>
 8005842:	2300      	movs	r3, #0
 8005844:	e049      	b.n	80058da <UartReadInt+0xda>
		if(znak == '-') minus = 1;
 8005846:	2313      	movs	r3, #19
 8005848:	18fb      	adds	r3, r7, r3
 800584a:	781b      	ldrb	r3, [r3, #0]
 800584c:	2b2d      	cmp	r3, #45	; 0x2d
 800584e:	d103      	bne.n	8005858 <UartReadInt+0x58>
 8005850:	2312      	movs	r3, #18
 8005852:	18fb      	adds	r3, r7, r3
 8005854:	2201      	movs	r2, #1
 8005856:	701a      	strb	r2, [r3, #0]
		if(znak >= '0' && znak <= '9' && suma < max)
 8005858:	2313      	movs	r3, #19
 800585a:	18fb      	adds	r3, r7, r3
 800585c:	781b      	ldrb	r3, [r3, #0]
 800585e:	2b2f      	cmp	r3, #47	; 0x2f
 8005860:	d914      	bls.n	800588c <UartReadInt+0x8c>
 8005862:	2313      	movs	r3, #19
 8005864:	18fb      	adds	r3, r7, r3
 8005866:	781b      	ldrb	r3, [r3, #0]
 8005868:	2b39      	cmp	r3, #57	; 0x39
 800586a:	d80f      	bhi.n	800588c <UartReadInt+0x8c>
 800586c:	697a      	ldr	r2, [r7, #20]
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	429a      	cmp	r2, r3
 8005872:	da0b      	bge.n	800588c <UartReadInt+0x8c>
			suma= suma*10 + znak - '0';
 8005874:	697a      	ldr	r2, [r7, #20]
 8005876:	0013      	movs	r3, r2
 8005878:	009b      	lsls	r3, r3, #2
 800587a:	189b      	adds	r3, r3, r2
 800587c:	005b      	lsls	r3, r3, #1
 800587e:	001a      	movs	r2, r3
 8005880:	2313      	movs	r3, #19
 8005882:	18fb      	adds	r3, r7, r3
 8005884:	781b      	ldrb	r3, [r3, #0]
 8005886:	18d3      	adds	r3, r2, r3
 8005888:	3b30      	subs	r3, #48	; 0x30
 800588a:	617b      	str	r3, [r7, #20]
	while(znak != '\r' && znak != '\n' && znak != 'u')
 800588c:	2313      	movs	r3, #19
 800588e:	18fb      	adds	r3, r7, r3
 8005890:	781b      	ldrb	r3, [r3, #0]
 8005892:	2b0d      	cmp	r3, #13
 8005894:	d009      	beq.n	80058aa <UartReadInt+0xaa>
 8005896:	2313      	movs	r3, #19
 8005898:	18fb      	adds	r3, r7, r3
 800589a:	781b      	ldrb	r3, [r3, #0]
 800589c:	2b0a      	cmp	r3, #10
 800589e:	d004      	beq.n	80058aa <UartReadInt+0xaa>
 80058a0:	2313      	movs	r3, #19
 80058a2:	18fb      	adds	r3, r7, r3
 80058a4:	781b      	ldrb	r3, [r3, #0]
 80058a6:	2b75      	cmp	r3, #117	; 0x75
 80058a8:	d1bb      	bne.n	8005822 <UartReadInt+0x22>
	}
	*num= suma > min ? suma < max ? suma : max : min;
 80058aa:	697a      	ldr	r2, [r7, #20]
 80058ac:	68bb      	ldr	r3, [r7, #8]
 80058ae:	429a      	cmp	r2, r3
 80058b0:	dd05      	ble.n	80058be <UartReadInt+0xbe>
 80058b2:	697a      	ldr	r2, [r7, #20]
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	4293      	cmp	r3, r2
 80058b8:	dd02      	ble.n	80058c0 <UartReadInt+0xc0>
 80058ba:	0013      	movs	r3, r2
 80058bc:	e000      	b.n	80058c0 <UartReadInt+0xc0>
 80058be:	68bb      	ldr	r3, [r7, #8]
 80058c0:	68fa      	ldr	r2, [r7, #12]
 80058c2:	6013      	str	r3, [r2, #0]
	if(minus == 1) *num = -(*num);
 80058c4:	2312      	movs	r3, #18
 80058c6:	18fb      	adds	r3, r7, r3
 80058c8:	781b      	ldrb	r3, [r3, #0]
 80058ca:	2b01      	cmp	r3, #1
 80058cc:	d104      	bne.n	80058d8 <UartReadInt+0xd8>
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	425a      	negs	r2, r3
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	601a      	str	r2, [r3, #0]
	return 1;
 80058d8:	2301      	movs	r3, #1
}
 80058da:	0018      	movs	r0, r3
 80058dc:	46bd      	mov	sp, r7
 80058de:	b007      	add	sp, #28
 80058e0:	bd90      	pop	{r4, r7, pc}
	...

080058e4 <HAL_UART_RxCpltCallback>:
 *  \brief Funkcja obsugujca przerwanie po odebraniu danych.
 *
 *  Funkcja obsugujca przerwanie po odebraniu danych.
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80058e4:	b580      	push	{r7, lr}
 80058e6:	b082      	sub	sp, #8
 80058e8:	af00      	add	r7, sp, #0
 80058ea:	6078      	str	r0, [r7, #4]
	usart_rx= 1;
 80058ec:	4b03      	ldr	r3, [pc, #12]	; (80058fc <HAL_UART_RxCpltCallback+0x18>)
 80058ee:	2201      	movs	r2, #1
 80058f0:	701a      	strb	r2, [r3, #0]
}
 80058f2:	46c0      	nop			; (mov r8, r8)
 80058f4:	46bd      	mov	sp, r7
 80058f6:	b002      	add	sp, #8
 80058f8:	bd80      	pop	{r7, pc}
 80058fa:	46c0      	nop			; (mov r8, r8)
 80058fc:	200000b1 	.word	0x200000b1

08005900 <HAL_UART_TxCpltCallback>:
 *  \brief Funkcja obsugujca przerwanie po wysaniu danych.
 *
 *  Funkcja obsugujca przerwanie po wysaniu danych.
 */
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005900:	b580      	push	{r7, lr}
 8005902:	b082      	sub	sp, #8
 8005904:	af00      	add	r7, sp, #0
 8005906:	6078      	str	r0, [r7, #4]
	usart_tx= 1;
 8005908:	4b03      	ldr	r3, [pc, #12]	; (8005918 <HAL_UART_TxCpltCallback+0x18>)
 800590a:	2201      	movs	r2, #1
 800590c:	701a      	strb	r2, [r3, #0]
}
 800590e:	46c0      	nop			; (mov r8, r8)
 8005910:	46bd      	mov	sp, r7
 8005912:	b002      	add	sp, #8
 8005914:	bd80      	pop	{r7, pc}
 8005916:	46c0      	nop			; (mov r8, r8)
 8005918:	200000b0 	.word	0x200000b0

0800591c <moveAlpha>:
 *   \param[in] del - przerwa w milisekundach, midzy kolejnymi obrotami o mniejsze kty.
 *   \param[in] skok - wartoc o jaka bdzie si zmieniac wartoc w rejestrze pozwalajca okrelic jak mae bd kty porednie.
 *
 *   \retval 0 - zwraca kiedy funkcja si zakoczy.
 */
uint8_t moveAlpha(uint16_t alpha, uint16_t del, uint16_t skok) {
 800591c:	b590      	push	{r4, r7, lr}
 800591e:	b085      	sub	sp, #20
 8005920:	af00      	add	r7, sp, #0
 8005922:	0004      	movs	r4, r0
 8005924:	0008      	movs	r0, r1
 8005926:	0011      	movs	r1, r2
 8005928:	1dbb      	adds	r3, r7, #6
 800592a:	1c22      	adds	r2, r4, #0
 800592c:	801a      	strh	r2, [r3, #0]
 800592e:	1d3b      	adds	r3, r7, #4
 8005930:	1c02      	adds	r2, r0, #0
 8005932:	801a      	strh	r2, [r3, #0]
 8005934:	1cbb      	adds	r3, r7, #2
 8005936:	1c0a      	adds	r2, r1, #0
 8005938:	801a      	strh	r2, [r3, #0]
	int pwm = 0;
 800593a:	2300      	movs	r3, #0
 800593c:	60fb      	str	r3, [r7, #12]
	int i = 0;
 800593e:	2300      	movs	r3, #0
 8005940:	60bb      	str	r3, [r7, #8]

	if(TIM1->CCR4 == 0)
 8005942:	4b4c      	ldr	r3, [pc, #304]	; (8005a74 <moveAlpha+0x158>)
 8005944:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005946:	2b00      	cmp	r3, #0
 8005948:	d116      	bne.n	8005978 <moveAlpha+0x5c>
	{
		for (i = 970; i < 1206 - skok; i += skok)
 800594a:	4b4b      	ldr	r3, [pc, #300]	; (8005a78 <moveAlpha+0x15c>)
 800594c:	60bb      	str	r3, [r7, #8]
 800594e:	e00c      	b.n	800596a <moveAlpha+0x4e>
		{
			TIM1->CCR4 = i;
 8005950:	4b48      	ldr	r3, [pc, #288]	; (8005a74 <moveAlpha+0x158>)
 8005952:	68ba      	ldr	r2, [r7, #8]
 8005954:	641a      	str	r2, [r3, #64]	; 0x40

			HAL_Delay(del);
 8005956:	1d3b      	adds	r3, r7, #4
 8005958:	881b      	ldrh	r3, [r3, #0]
 800595a:	0018      	movs	r0, r3
 800595c:	f7fd fa6e 	bl	8002e3c <HAL_Delay>
		for (i = 970; i < 1206 - skok; i += skok)
 8005960:	1cbb      	adds	r3, r7, #2
 8005962:	881b      	ldrh	r3, [r3, #0]
 8005964:	68ba      	ldr	r2, [r7, #8]
 8005966:	18d3      	adds	r3, r2, r3
 8005968:	60bb      	str	r3, [r7, #8]
 800596a:	1cbb      	adds	r3, r7, #2
 800596c:	881b      	ldrh	r3, [r3, #0]
 800596e:	4a43      	ldr	r2, [pc, #268]	; (8005a7c <moveAlpha+0x160>)
 8005970:	1ad2      	subs	r2, r2, r3
 8005972:	68bb      	ldr	r3, [r7, #8]
 8005974:	429a      	cmp	r2, r3
 8005976:	dceb      	bgt.n	8005950 <moveAlpha+0x34>
		}
	}

	if (alpha >= 70 && alpha <= 105)
 8005978:	1dbb      	adds	r3, r7, #6
 800597a:	881b      	ldrh	r3, [r3, #0]
 800597c:	2b45      	cmp	r3, #69	; 0x45
 800597e:	d91d      	bls.n	80059bc <moveAlpha+0xa0>
 8005980:	1dbb      	adds	r3, r7, #6
 8005982:	881b      	ldrh	r3, [r3, #0]
 8005984:	2b69      	cmp	r3, #105	; 0x69
 8005986:	d819      	bhi.n	80059bc <moveAlpha+0xa0>
	{
		pwm = (int) (alpha * 5.1); // przelicznik kta na skale pwm
 8005988:	1dbb      	adds	r3, r7, #6
 800598a:	881b      	ldrh	r3, [r3, #0]
 800598c:	0018      	movs	r0, r3
 800598e:	f7fd f8d3 	bl	8002b38 <__aeabi_i2d>
 8005992:	4a3b      	ldr	r2, [pc, #236]	; (8005a80 <moveAlpha+0x164>)
 8005994:	4b3b      	ldr	r3, [pc, #236]	; (8005a84 <moveAlpha+0x168>)
 8005996:	f7fc fae5 	bl	8001f64 <__aeabi_dmul>
 800599a:	0003      	movs	r3, r0
 800599c:	000c      	movs	r4, r1
 800599e:	0018      	movs	r0, r3
 80059a0:	0021      	movs	r1, r4
 80059a2:	f7fd f895 	bl	8002ad0 <__aeabi_d2iz>
 80059a6:	0003      	movs	r3, r0
 80059a8:	60fb      	str	r3, [r7, #12]
		pwm += 670;
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	4a36      	ldr	r2, [pc, #216]	; (8005a88 <moveAlpha+0x16c>)
 80059ae:	4694      	mov	ip, r2
 80059b0:	4463      	add	r3, ip
 80059b2:	60fb      	str	r3, [r7, #12]
		i = TIM1->CCR4;
 80059b4:	4b2f      	ldr	r3, [pc, #188]	; (8005a74 <moveAlpha+0x158>)
 80059b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059b8:	60bb      	str	r3, [r7, #8]
 80059ba:	e01c      	b.n	80059f6 <moveAlpha+0xda>

		// punkt poczatkowy (90stopni) to 670
	} else if (alpha >= 0 && alpha <= 70)
 80059bc:	1dbb      	adds	r3, r7, #6
 80059be:	881b      	ldrh	r3, [r3, #0]
 80059c0:	2b46      	cmp	r3, #70	; 0x46
 80059c2:	d816      	bhi.n	80059f2 <moveAlpha+0xd6>
	{
		pwm = (int) (alpha * 5.3); // przelicznik kta na skale pwm
 80059c4:	1dbb      	adds	r3, r7, #6
 80059c6:	881b      	ldrh	r3, [r3, #0]
 80059c8:	0018      	movs	r0, r3
 80059ca:	f7fd f8b5 	bl	8002b38 <__aeabi_i2d>
 80059ce:	4a2f      	ldr	r2, [pc, #188]	; (8005a8c <moveAlpha+0x170>)
 80059d0:	4b2f      	ldr	r3, [pc, #188]	; (8005a90 <moveAlpha+0x174>)
 80059d2:	f7fc fac7 	bl	8001f64 <__aeabi_dmul>
 80059d6:	0003      	movs	r3, r0
 80059d8:	000c      	movs	r4, r1
 80059da:	0018      	movs	r0, r3
 80059dc:	0021      	movs	r1, r4
 80059de:	f7fd f877 	bl	8002ad0 <__aeabi_d2iz>
 80059e2:	0003      	movs	r3, r0
 80059e4:	60fb      	str	r3, [r7, #12]
		pwm += 670;
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	4a27      	ldr	r2, [pc, #156]	; (8005a88 <moveAlpha+0x16c>)
 80059ea:	4694      	mov	ip, r2
 80059ec:	4463      	add	r3, ip
 80059ee:	60fb      	str	r3, [r7, #12]
 80059f0:	e001      	b.n	80059f6 <moveAlpha+0xda>


	} else {
		return 1;
 80059f2:	2301      	movs	r3, #1
 80059f4:	e039      	b.n	8005a6a <moveAlpha+0x14e>
	}

	i = TIM1->CCR4;
 80059f6:	4b1f      	ldr	r3, [pc, #124]	; (8005a74 <moveAlpha+0x158>)
 80059f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059fa:	60bb      	str	r3, [r7, #8]
	if (i < pwm) {
 80059fc:	68ba      	ldr	r2, [r7, #8]
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	429a      	cmp	r2, r3
 8005a02:	da15      	bge.n	8005a30 <moveAlpha+0x114>
		for (; i < pwm - skok; i += skok) {
 8005a04:	e00c      	b.n	8005a20 <moveAlpha+0x104>

			TIM1->CCR4 = i;
 8005a06:	4b1b      	ldr	r3, [pc, #108]	; (8005a74 <moveAlpha+0x158>)
 8005a08:	68ba      	ldr	r2, [r7, #8]
 8005a0a:	641a      	str	r2, [r3, #64]	; 0x40

			HAL_Delay(del);
 8005a0c:	1d3b      	adds	r3, r7, #4
 8005a0e:	881b      	ldrh	r3, [r3, #0]
 8005a10:	0018      	movs	r0, r3
 8005a12:	f7fd fa13 	bl	8002e3c <HAL_Delay>
		for (; i < pwm - skok; i += skok) {
 8005a16:	1cbb      	adds	r3, r7, #2
 8005a18:	881b      	ldrh	r3, [r3, #0]
 8005a1a:	68ba      	ldr	r2, [r7, #8]
 8005a1c:	18d3      	adds	r3, r2, r3
 8005a1e:	60bb      	str	r3, [r7, #8]
 8005a20:	1cbb      	adds	r3, r7, #2
 8005a22:	881b      	ldrh	r3, [r3, #0]
 8005a24:	68fa      	ldr	r2, [r7, #12]
 8005a26:	1ad2      	subs	r2, r2, r3
 8005a28:	68bb      	ldr	r3, [r7, #8]
 8005a2a:	429a      	cmp	r2, r3
 8005a2c:	dceb      	bgt.n	8005a06 <moveAlpha+0xea>
 8005a2e:	e018      	b.n	8005a62 <moveAlpha+0x146>

		}

	} else if (i > pwm) {
 8005a30:	68ba      	ldr	r2, [r7, #8]
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	429a      	cmp	r2, r3
 8005a36:	dd14      	ble.n	8005a62 <moveAlpha+0x146>
		for (; i > pwm + skok; i -= skok) {
 8005a38:	e00c      	b.n	8005a54 <moveAlpha+0x138>

			TIM1->CCR4 = i;
 8005a3a:	4b0e      	ldr	r3, [pc, #56]	; (8005a74 <moveAlpha+0x158>)
 8005a3c:	68ba      	ldr	r2, [r7, #8]
 8005a3e:	641a      	str	r2, [r3, #64]	; 0x40

			HAL_Delay(del);
 8005a40:	1d3b      	adds	r3, r7, #4
 8005a42:	881b      	ldrh	r3, [r3, #0]
 8005a44:	0018      	movs	r0, r3
 8005a46:	f7fd f9f9 	bl	8002e3c <HAL_Delay>
		for (; i > pwm + skok; i -= skok) {
 8005a4a:	1cbb      	adds	r3, r7, #2
 8005a4c:	881b      	ldrh	r3, [r3, #0]
 8005a4e:	68ba      	ldr	r2, [r7, #8]
 8005a50:	1ad3      	subs	r3, r2, r3
 8005a52:	60bb      	str	r3, [r7, #8]
 8005a54:	1cbb      	adds	r3, r7, #2
 8005a56:	881a      	ldrh	r2, [r3, #0]
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	18d2      	adds	r2, r2, r3
 8005a5c:	68bb      	ldr	r3, [r7, #8]
 8005a5e:	429a      	cmp	r2, r3
 8005a60:	dbeb      	blt.n	8005a3a <moveAlpha+0x11e>
		}
	}
	TIM1->CCR4 = pwm;
 8005a62:	4b04      	ldr	r3, [pc, #16]	; (8005a74 <moveAlpha+0x158>)
 8005a64:	68fa      	ldr	r2, [r7, #12]
 8005a66:	641a      	str	r2, [r3, #64]	; 0x40
	return 0;
 8005a68:	2300      	movs	r3, #0

}
 8005a6a:	0018      	movs	r0, r3
 8005a6c:	46bd      	mov	sp, r7
 8005a6e:	b005      	add	sp, #20
 8005a70:	bd90      	pop	{r4, r7, pc}
 8005a72:	46c0      	nop			; (mov r8, r8)
 8005a74:	40012c00 	.word	0x40012c00
 8005a78:	000003ca 	.word	0x000003ca
 8005a7c:	000004b6 	.word	0x000004b6
 8005a80:	66666666 	.word	0x66666666
 8005a84:	40146666 	.word	0x40146666
 8005a88:	0000029e 	.word	0x0000029e
 8005a8c:	33333333 	.word	0x33333333
 8005a90:	40153333 	.word	0x40153333

08005a94 <moveBeta>:
 *   \param[in] del - przerwa w milisekundach, midzy kolejnymi obrotami o mniejsze kty.
 *   \param[in] skok - wartoc o jaka bdzie si zmieniac wartoc w rejestrze pozwalajca okrelic jak mae bd kty porednie.
 *
 *   \retval 0 - zwraca kiedy funkcja si zakoczy.
 */
uint8_t moveBeta(uint16_t beta, uint16_t del, uint16_t skok) {
 8005a94:	b590      	push	{r4, r7, lr}
 8005a96:	b085      	sub	sp, #20
 8005a98:	af00      	add	r7, sp, #0
 8005a9a:	0004      	movs	r4, r0
 8005a9c:	0008      	movs	r0, r1
 8005a9e:	0011      	movs	r1, r2
 8005aa0:	1dbb      	adds	r3, r7, #6
 8005aa2:	1c22      	adds	r2, r4, #0
 8005aa4:	801a      	strh	r2, [r3, #0]
 8005aa6:	1d3b      	adds	r3, r7, #4
 8005aa8:	1c02      	adds	r2, r0, #0
 8005aaa:	801a      	strh	r2, [r3, #0]
 8005aac:	1cbb      	adds	r3, r7, #2
 8005aae:	1c0a      	adds	r2, r1, #0
 8005ab0:	801a      	strh	r2, [r3, #0]
	int pwm = 0;
 8005ab2:	2300      	movs	r3, #0
 8005ab4:	60fb      	str	r3, [r7, #12]
	int i = 0;
 8005ab6:	2300      	movs	r3, #0
 8005ab8:	60bb      	str	r3, [r7, #8]

	if(TIM1->CCR3 == 0)
 8005aba:	4b47      	ldr	r3, [pc, #284]	; (8005bd8 <moveBeta+0x144>)
 8005abc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d116      	bne.n	8005af0 <moveBeta+0x5c>
	{
		for (i = 670; i < 1097 - skok; i += skok)
 8005ac2:	4b46      	ldr	r3, [pc, #280]	; (8005bdc <moveBeta+0x148>)
 8005ac4:	60bb      	str	r3, [r7, #8]
 8005ac6:	e00c      	b.n	8005ae2 <moveBeta+0x4e>
		{
			TIM1->CCR3 = i;
 8005ac8:	4b43      	ldr	r3, [pc, #268]	; (8005bd8 <moveBeta+0x144>)
 8005aca:	68ba      	ldr	r2, [r7, #8]
 8005acc:	63da      	str	r2, [r3, #60]	; 0x3c

			HAL_Delay(del);
 8005ace:	1d3b      	adds	r3, r7, #4
 8005ad0:	881b      	ldrh	r3, [r3, #0]
 8005ad2:	0018      	movs	r0, r3
 8005ad4:	f7fd f9b2 	bl	8002e3c <HAL_Delay>
		for (i = 670; i < 1097 - skok; i += skok)
 8005ad8:	1cbb      	adds	r3, r7, #2
 8005ada:	881b      	ldrh	r3, [r3, #0]
 8005adc:	68ba      	ldr	r2, [r7, #8]
 8005ade:	18d3      	adds	r3, r2, r3
 8005ae0:	60bb      	str	r3, [r7, #8]
 8005ae2:	1cbb      	adds	r3, r7, #2
 8005ae4:	881b      	ldrh	r3, [r3, #0]
 8005ae6:	4a3e      	ldr	r2, [pc, #248]	; (8005be0 <moveBeta+0x14c>)
 8005ae8:	1ad2      	subs	r2, r2, r3
 8005aea:	68bb      	ldr	r3, [r7, #8]
 8005aec:	429a      	cmp	r2, r3
 8005aee:	dceb      	bgt.n	8005ac8 <moveBeta+0x34>
		}
	}

	if (beta > 68 && beta < 160) {
 8005af0:	1dbb      	adds	r3, r7, #6
 8005af2:	881b      	ldrh	r3, [r3, #0]
 8005af4:	2b44      	cmp	r3, #68	; 0x44
 8005af6:	d916      	bls.n	8005b26 <moveBeta+0x92>
 8005af8:	1dbb      	adds	r3, r7, #6
 8005afa:	881b      	ldrh	r3, [r3, #0]
 8005afc:	2b9f      	cmp	r3, #159	; 0x9f
 8005afe:	d812      	bhi.n	8005b26 <moveBeta+0x92>
		pwm = (int) ((beta - 68) * 6.1); // przelicznik kta na skale pwm
 8005b00:	1dbb      	adds	r3, r7, #6
 8005b02:	881b      	ldrh	r3, [r3, #0]
 8005b04:	3b44      	subs	r3, #68	; 0x44
 8005b06:	0018      	movs	r0, r3
 8005b08:	f7fd f816 	bl	8002b38 <__aeabi_i2d>
 8005b0c:	4a35      	ldr	r2, [pc, #212]	; (8005be4 <moveBeta+0x150>)
 8005b0e:	4b36      	ldr	r3, [pc, #216]	; (8005be8 <moveBeta+0x154>)
 8005b10:	f7fc fa28 	bl	8001f64 <__aeabi_dmul>
 8005b14:	0003      	movs	r3, r0
 8005b16:	000c      	movs	r4, r1
 8005b18:	0018      	movs	r0, r3
 8005b1a:	0021      	movs	r1, r4
 8005b1c:	f7fc ffd8 	bl	8002ad0 <__aeabi_d2iz>
 8005b20:	0003      	movs	r3, r0
 8005b22:	60fb      	str	r3, [r7, #12]
 8005b24:	e01c      	b.n	8005b60 <moveBeta+0xcc>

	} else if (beta >= 160 && beta < 250) {
 8005b26:	1dbb      	adds	r3, r7, #6
 8005b28:	881b      	ldrh	r3, [r3, #0]
 8005b2a:	2b9f      	cmp	r3, #159	; 0x9f
 8005b2c:	d916      	bls.n	8005b5c <moveBeta+0xc8>
 8005b2e:	1dbb      	adds	r3, r7, #6
 8005b30:	881b      	ldrh	r3, [r3, #0]
 8005b32:	2bf9      	cmp	r3, #249	; 0xf9
 8005b34:	d812      	bhi.n	8005b5c <moveBeta+0xc8>
		pwm = (int) ((beta - 68) * 5.4); // przelicznik kta na skale pwm
 8005b36:	1dbb      	adds	r3, r7, #6
 8005b38:	881b      	ldrh	r3, [r3, #0]
 8005b3a:	3b44      	subs	r3, #68	; 0x44
 8005b3c:	0018      	movs	r0, r3
 8005b3e:	f7fc fffb 	bl	8002b38 <__aeabi_i2d>
 8005b42:	4a2a      	ldr	r2, [pc, #168]	; (8005bec <moveBeta+0x158>)
 8005b44:	4b2a      	ldr	r3, [pc, #168]	; (8005bf0 <moveBeta+0x15c>)
 8005b46:	f7fc fa0d 	bl	8001f64 <__aeabi_dmul>
 8005b4a:	0003      	movs	r3, r0
 8005b4c:	000c      	movs	r4, r1
 8005b4e:	0018      	movs	r0, r3
 8005b50:	0021      	movs	r1, r4
 8005b52:	f7fc ffbd 	bl	8002ad0 <__aeabi_d2iz>
 8005b56:	0003      	movs	r3, r0
 8005b58:	60fb      	str	r3, [r7, #12]
 8005b5a:	e001      	b.n	8005b60 <moveBeta+0xcc>

	} else {
		return 1;
 8005b5c:	2301      	movs	r3, #1
 8005b5e:	e037      	b.n	8005bd0 <moveBeta+0x13c>
	}

	pwm = 1250 - pwm; // punkt poczatkowy (90stopni) to 670
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	4a24      	ldr	r2, [pc, #144]	; (8005bf4 <moveBeta+0x160>)
 8005b64:	1ad3      	subs	r3, r2, r3
 8005b66:	60fb      	str	r3, [r7, #12]

	// punkt poczatkowy (90stopni) to 670
	i = TIM1->CCR3;
 8005b68:	4b1b      	ldr	r3, [pc, #108]	; (8005bd8 <moveBeta+0x144>)
 8005b6a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b6c:	60bb      	str	r3, [r7, #8]
	if (i < pwm) {
 8005b6e:	68ba      	ldr	r2, [r7, #8]
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	429a      	cmp	r2, r3
 8005b74:	da12      	bge.n	8005b9c <moveBeta+0x108>
		for (; i < pwm; i += skok) {
 8005b76:	e00c      	b.n	8005b92 <moveBeta+0xfe>

			TIM1->CCR3 = i;
 8005b78:	4b17      	ldr	r3, [pc, #92]	; (8005bd8 <moveBeta+0x144>)
 8005b7a:	68ba      	ldr	r2, [r7, #8]
 8005b7c:	63da      	str	r2, [r3, #60]	; 0x3c

			HAL_Delay(del);
 8005b7e:	1d3b      	adds	r3, r7, #4
 8005b80:	881b      	ldrh	r3, [r3, #0]
 8005b82:	0018      	movs	r0, r3
 8005b84:	f7fd f95a 	bl	8002e3c <HAL_Delay>
		for (; i < pwm; i += skok) {
 8005b88:	1cbb      	adds	r3, r7, #2
 8005b8a:	881b      	ldrh	r3, [r3, #0]
 8005b8c:	68ba      	ldr	r2, [r7, #8]
 8005b8e:	18d3      	adds	r3, r2, r3
 8005b90:	60bb      	str	r3, [r7, #8]
 8005b92:	68ba      	ldr	r2, [r7, #8]
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	429a      	cmp	r2, r3
 8005b98:	dbee      	blt.n	8005b78 <moveBeta+0xe4>
 8005b9a:	e015      	b.n	8005bc8 <moveBeta+0x134>

		}

	} else if (i > pwm) {
 8005b9c:	68ba      	ldr	r2, [r7, #8]
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	429a      	cmp	r2, r3
 8005ba2:	dd11      	ble.n	8005bc8 <moveBeta+0x134>
		for (; i > pwm; i -= skok) {
 8005ba4:	e00c      	b.n	8005bc0 <moveBeta+0x12c>

			TIM1->CCR3 = i;
 8005ba6:	4b0c      	ldr	r3, [pc, #48]	; (8005bd8 <moveBeta+0x144>)
 8005ba8:	68ba      	ldr	r2, [r7, #8]
 8005baa:	63da      	str	r2, [r3, #60]	; 0x3c

			HAL_Delay(del);
 8005bac:	1d3b      	adds	r3, r7, #4
 8005bae:	881b      	ldrh	r3, [r3, #0]
 8005bb0:	0018      	movs	r0, r3
 8005bb2:	f7fd f943 	bl	8002e3c <HAL_Delay>
		for (; i > pwm; i -= skok) {
 8005bb6:	1cbb      	adds	r3, r7, #2
 8005bb8:	881b      	ldrh	r3, [r3, #0]
 8005bba:	68ba      	ldr	r2, [r7, #8]
 8005bbc:	1ad3      	subs	r3, r2, r3
 8005bbe:	60bb      	str	r3, [r7, #8]
 8005bc0:	68ba      	ldr	r2, [r7, #8]
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	429a      	cmp	r2, r3
 8005bc6:	dcee      	bgt.n	8005ba6 <moveBeta+0x112>
		}
	}

	TIM1->CCR3 = pwm;
 8005bc8:	4b03      	ldr	r3, [pc, #12]	; (8005bd8 <moveBeta+0x144>)
 8005bca:	68fa      	ldr	r2, [r7, #12]
 8005bcc:	63da      	str	r2, [r3, #60]	; 0x3c
	return 0;
 8005bce:	2300      	movs	r3, #0

}
 8005bd0:	0018      	movs	r0, r3
 8005bd2:	46bd      	mov	sp, r7
 8005bd4:	b005      	add	sp, #20
 8005bd6:	bd90      	pop	{r4, r7, pc}
 8005bd8:	40012c00 	.word	0x40012c00
 8005bdc:	0000029e 	.word	0x0000029e
 8005be0:	00000449 	.word	0x00000449
 8005be4:	66666666 	.word	0x66666666
 8005be8:	40186666 	.word	0x40186666
 8005bec:	9999999a 	.word	0x9999999a
 8005bf0:	40159999 	.word	0x40159999
 8005bf4:	000004e2 	.word	0x000004e2

08005bf8 <moveGamma>:
 *   \param[in] del - przerwa w milisekundach, midzy kolejnymi obrotami o mniejsze kty.
 *   \param[in] skok - wartoc o jaka bdzie si zmieniac wartoc w rejestrze pozwalajca okrelic jak mae bd kty porednie.
 *
 *   \retval 0 - zwraca kiedy funkcja si zakoczy.
 */
uint8_t moveGamma(uint16_t gamma, uint16_t del, uint16_t skok) {
 8005bf8:	b590      	push	{r4, r7, lr}
 8005bfa:	b085      	sub	sp, #20
 8005bfc:	af00      	add	r7, sp, #0
 8005bfe:	0004      	movs	r4, r0
 8005c00:	0008      	movs	r0, r1
 8005c02:	0011      	movs	r1, r2
 8005c04:	1dbb      	adds	r3, r7, #6
 8005c06:	1c22      	adds	r2, r4, #0
 8005c08:	801a      	strh	r2, [r3, #0]
 8005c0a:	1d3b      	adds	r3, r7, #4
 8005c0c:	1c02      	adds	r2, r0, #0
 8005c0e:	801a      	strh	r2, [r3, #0]
 8005c10:	1cbb      	adds	r3, r7, #2
 8005c12:	1c0a      	adds	r2, r1, #0
 8005c14:	801a      	strh	r2, [r3, #0]

	int pwm = 0;
 8005c16:	2300      	movs	r3, #0
 8005c18:	60fb      	str	r3, [r7, #12]
	int i = 0;
 8005c1a:	2300      	movs	r3, #0
 8005c1c:	60bb      	str	r3, [r7, #8]

	if(TIM1->CCR1 == 0)
 8005c1e:	4b4b      	ldr	r3, [pc, #300]	; (8005d4c <moveGamma+0x154>)
 8005c20:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d116      	bne.n	8005c54 <moveGamma+0x5c>
	{
		for (i = 670; i < 1036 - skok; i += skok)
 8005c26:	4b4a      	ldr	r3, [pc, #296]	; (8005d50 <moveGamma+0x158>)
 8005c28:	60bb      	str	r3, [r7, #8]
 8005c2a:	e00c      	b.n	8005c46 <moveGamma+0x4e>
		{
			TIM1->CCR1 = i;
 8005c2c:	4b47      	ldr	r3, [pc, #284]	; (8005d4c <moveGamma+0x154>)
 8005c2e:	68ba      	ldr	r2, [r7, #8]
 8005c30:	635a      	str	r2, [r3, #52]	; 0x34

			HAL_Delay(del);
 8005c32:	1d3b      	adds	r3, r7, #4
 8005c34:	881b      	ldrh	r3, [r3, #0]
 8005c36:	0018      	movs	r0, r3
 8005c38:	f7fd f900 	bl	8002e3c <HAL_Delay>
		for (i = 670; i < 1036 - skok; i += skok)
 8005c3c:	1cbb      	adds	r3, r7, #2
 8005c3e:	881b      	ldrh	r3, [r3, #0]
 8005c40:	68ba      	ldr	r2, [r7, #8]
 8005c42:	18d3      	adds	r3, r2, r3
 8005c44:	60bb      	str	r3, [r7, #8]
 8005c46:	1cbb      	adds	r3, r7, #2
 8005c48:	881b      	ldrh	r3, [r3, #0]
 8005c4a:	4a42      	ldr	r2, [pc, #264]	; (8005d54 <moveGamma+0x15c>)
 8005c4c:	1ad2      	subs	r2, r2, r3
 8005c4e:	68bb      	ldr	r3, [r7, #8]
 8005c50:	429a      	cmp	r2, r3
 8005c52:	dceb      	bgt.n	8005c2c <moveGamma+0x34>
		}
	}

	if (gamma > 110 && gamma < 250) {
 8005c54:	1dbb      	adds	r3, r7, #6
 8005c56:	881b      	ldrh	r3, [r3, #0]
 8005c58:	2b6e      	cmp	r3, #110	; 0x6e
 8005c5a:	d916      	bls.n	8005c8a <moveGamma+0x92>
 8005c5c:	1dbb      	adds	r3, r7, #6
 8005c5e:	881b      	ldrh	r3, [r3, #0]
 8005c60:	2bf9      	cmp	r3, #249	; 0xf9
 8005c62:	d812      	bhi.n	8005c8a <moveGamma+0x92>
		pwm = (int) ((gamma - 110) * 4.5); // przelicznik kta na skale pwm
 8005c64:	1dbb      	adds	r3, r7, #6
 8005c66:	881b      	ldrh	r3, [r3, #0]
 8005c68:	3b6e      	subs	r3, #110	; 0x6e
 8005c6a:	0018      	movs	r0, r3
 8005c6c:	f7fc ff64 	bl	8002b38 <__aeabi_i2d>
 8005c70:	2200      	movs	r2, #0
 8005c72:	4b39      	ldr	r3, [pc, #228]	; (8005d58 <moveGamma+0x160>)
 8005c74:	f7fc f976 	bl	8001f64 <__aeabi_dmul>
 8005c78:	0003      	movs	r3, r0
 8005c7a:	000c      	movs	r4, r1
 8005c7c:	0018      	movs	r0, r3
 8005c7e:	0021      	movs	r1, r4
 8005c80:	f7fc ff26 	bl	8002ad0 <__aeabi_d2iz>
 8005c84:	0003      	movs	r3, r0
 8005c86:	60fb      	str	r3, [r7, #12]
 8005c88:	e01e      	b.n	8005cc8 <moveGamma+0xd0>

	} else if (gamma >= 250 && gamma < 294) {
 8005c8a:	1dbb      	adds	r3, r7, #6
 8005c8c:	881b      	ldrh	r3, [r3, #0]
 8005c8e:	2bf9      	cmp	r3, #249	; 0xf9
 8005c90:	d918      	bls.n	8005cc4 <moveGamma+0xcc>
 8005c92:	1dbb      	adds	r3, r7, #6
 8005c94:	881a      	ldrh	r2, [r3, #0]
 8005c96:	2326      	movs	r3, #38	; 0x26
 8005c98:	33ff      	adds	r3, #255	; 0xff
 8005c9a:	429a      	cmp	r2, r3
 8005c9c:	d812      	bhi.n	8005cc4 <moveGamma+0xcc>
		pwm = (int) ((gamma - 110) * 4.85); // przelicznik kta na skale pwm
 8005c9e:	1dbb      	adds	r3, r7, #6
 8005ca0:	881b      	ldrh	r3, [r3, #0]
 8005ca2:	3b6e      	subs	r3, #110	; 0x6e
 8005ca4:	0018      	movs	r0, r3
 8005ca6:	f7fc ff47 	bl	8002b38 <__aeabi_i2d>
 8005caa:	4a2c      	ldr	r2, [pc, #176]	; (8005d5c <moveGamma+0x164>)
 8005cac:	4b2c      	ldr	r3, [pc, #176]	; (8005d60 <moveGamma+0x168>)
 8005cae:	f7fc f959 	bl	8001f64 <__aeabi_dmul>
 8005cb2:	0003      	movs	r3, r0
 8005cb4:	000c      	movs	r4, r1
 8005cb6:	0018      	movs	r0, r3
 8005cb8:	0021      	movs	r1, r4
 8005cba:	f7fc ff09 	bl	8002ad0 <__aeabi_d2iz>
 8005cbe:	0003      	movs	r3, r0
 8005cc0:	60fb      	str	r3, [r7, #12]
 8005cc2:	e001      	b.n	8005cc8 <moveGamma+0xd0>

	} else {
		return 1;
 8005cc4:	2301      	movs	r3, #1
 8005cc6:	e03c      	b.n	8005d42 <moveGamma+0x14a>
	}

	pwm += 250; // punkt poczatkowy (90stopni) to 670
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	33fa      	adds	r3, #250	; 0xfa
 8005ccc:	60fb      	str	r3, [r7, #12]

	// punkt poczatkowy (90stopni) to 670
	i = TIM1->CCR1;
 8005cce:	4b1f      	ldr	r3, [pc, #124]	; (8005d4c <moveGamma+0x154>)
 8005cd0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005cd2:	60bb      	str	r3, [r7, #8]
	if (i < pwm) {
 8005cd4:	68ba      	ldr	r2, [r7, #8]
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	429a      	cmp	r2, r3
 8005cda:	da15      	bge.n	8005d08 <moveGamma+0x110>
		for (; i < pwm - skok; i += skok) {
 8005cdc:	e00c      	b.n	8005cf8 <moveGamma+0x100>

			TIM1->CCR1 = i;
 8005cde:	4b1b      	ldr	r3, [pc, #108]	; (8005d4c <moveGamma+0x154>)
 8005ce0:	68ba      	ldr	r2, [r7, #8]
 8005ce2:	635a      	str	r2, [r3, #52]	; 0x34

			HAL_Delay(del);
 8005ce4:	1d3b      	adds	r3, r7, #4
 8005ce6:	881b      	ldrh	r3, [r3, #0]
 8005ce8:	0018      	movs	r0, r3
 8005cea:	f7fd f8a7 	bl	8002e3c <HAL_Delay>
		for (; i < pwm - skok; i += skok) {
 8005cee:	1cbb      	adds	r3, r7, #2
 8005cf0:	881b      	ldrh	r3, [r3, #0]
 8005cf2:	68ba      	ldr	r2, [r7, #8]
 8005cf4:	18d3      	adds	r3, r2, r3
 8005cf6:	60bb      	str	r3, [r7, #8]
 8005cf8:	1cbb      	adds	r3, r7, #2
 8005cfa:	881b      	ldrh	r3, [r3, #0]
 8005cfc:	68fa      	ldr	r2, [r7, #12]
 8005cfe:	1ad2      	subs	r2, r2, r3
 8005d00:	68bb      	ldr	r3, [r7, #8]
 8005d02:	429a      	cmp	r2, r3
 8005d04:	dceb      	bgt.n	8005cde <moveGamma+0xe6>
 8005d06:	e018      	b.n	8005d3a <moveGamma+0x142>

		}

	} else if (i > pwm) {
 8005d08:	68ba      	ldr	r2, [r7, #8]
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	429a      	cmp	r2, r3
 8005d0e:	dd14      	ble.n	8005d3a <moveGamma+0x142>
		for (; i > pwm + skok; i -= skok) {
 8005d10:	e00c      	b.n	8005d2c <moveGamma+0x134>

			TIM1->CCR1 = i;
 8005d12:	4b0e      	ldr	r3, [pc, #56]	; (8005d4c <moveGamma+0x154>)
 8005d14:	68ba      	ldr	r2, [r7, #8]
 8005d16:	635a      	str	r2, [r3, #52]	; 0x34

			HAL_Delay(del);
 8005d18:	1d3b      	adds	r3, r7, #4
 8005d1a:	881b      	ldrh	r3, [r3, #0]
 8005d1c:	0018      	movs	r0, r3
 8005d1e:	f7fd f88d 	bl	8002e3c <HAL_Delay>
		for (; i > pwm + skok; i -= skok) {
 8005d22:	1cbb      	adds	r3, r7, #2
 8005d24:	881b      	ldrh	r3, [r3, #0]
 8005d26:	68ba      	ldr	r2, [r7, #8]
 8005d28:	1ad3      	subs	r3, r2, r3
 8005d2a:	60bb      	str	r3, [r7, #8]
 8005d2c:	1cbb      	adds	r3, r7, #2
 8005d2e:	881a      	ldrh	r2, [r3, #0]
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	18d2      	adds	r2, r2, r3
 8005d34:	68bb      	ldr	r3, [r7, #8]
 8005d36:	429a      	cmp	r2, r3
 8005d38:	dbeb      	blt.n	8005d12 <moveGamma+0x11a>
		}
	}

	TIM1->CCR1 = pwm;
 8005d3a:	4b04      	ldr	r3, [pc, #16]	; (8005d4c <moveGamma+0x154>)
 8005d3c:	68fa      	ldr	r2, [r7, #12]
 8005d3e:	635a      	str	r2, [r3, #52]	; 0x34
	return 0;
 8005d40:	2300      	movs	r3, #0

}
 8005d42:	0018      	movs	r0, r3
 8005d44:	46bd      	mov	sp, r7
 8005d46:	b005      	add	sp, #20
 8005d48:	bd90      	pop	{r4, r7, pc}
 8005d4a:	46c0      	nop			; (mov r8, r8)
 8005d4c:	40012c00 	.word	0x40012c00
 8005d50:	0000029e 	.word	0x0000029e
 8005d54:	0000040c 	.word	0x0000040c
 8005d58:	40120000 	.word	0x40120000
 8005d5c:	66666666 	.word	0x66666666
 8005d60:	40136666 	.word	0x40136666

08005d64 <moveZero>:
 *   \param[in] del - przerwa w milisekundach, midzy kolejnymi obrotami o mniejsze kty.
 *   \param[in] skok - wartoc o jaka bdzie si zmieniac wartoc w rejestrze pozwalajca okrelic jak mae bd kty porednie.
 *
 *   \retval 0 - zwraca kiedy funkcja si zakoczy.
 */
uint8_t moveZero(uint16_t zero, uint16_t del, uint16_t skok) {
 8005d64:	b590      	push	{r4, r7, lr}
 8005d66:	b085      	sub	sp, #20
 8005d68:	af00      	add	r7, sp, #0
 8005d6a:	0004      	movs	r4, r0
 8005d6c:	0008      	movs	r0, r1
 8005d6e:	0011      	movs	r1, r2
 8005d70:	1dbb      	adds	r3, r7, #6
 8005d72:	1c22      	adds	r2, r4, #0
 8005d74:	801a      	strh	r2, [r3, #0]
 8005d76:	1d3b      	adds	r3, r7, #4
 8005d78:	1c02      	adds	r2, r0, #0
 8005d7a:	801a      	strh	r2, [r3, #0]
 8005d7c:	1cbb      	adds	r3, r7, #2
 8005d7e:	1c0a      	adds	r2, r1, #0
 8005d80:	801a      	strh	r2, [r3, #0]
	int i = 0;
 8005d82:	2300      	movs	r3, #0
 8005d84:	60fb      	str	r3, [r7, #12]
	int pwm = 0;
 8005d86:	2300      	movs	r3, #0
 8005d88:	60bb      	str	r3, [r7, #8]

	if(TIM1->CCR2 == 0)
 8005d8a:	4b49      	ldr	r3, [pc, #292]	; (8005eb0 <moveZero+0x14c>)
 8005d8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d116      	bne.n	8005dc0 <moveZero+0x5c>
	{
		for (i=670; i < 725 - skok; i += skok)
 8005d92:	4b48      	ldr	r3, [pc, #288]	; (8005eb4 <moveZero+0x150>)
 8005d94:	60fb      	str	r3, [r7, #12]
 8005d96:	e00c      	b.n	8005db2 <moveZero+0x4e>
		{
			TIM1->CCR2 = i;
 8005d98:	4b45      	ldr	r3, [pc, #276]	; (8005eb0 <moveZero+0x14c>)
 8005d9a:	68fa      	ldr	r2, [r7, #12]
 8005d9c:	639a      	str	r2, [r3, #56]	; 0x38

			HAL_Delay(del);
 8005d9e:	1d3b      	adds	r3, r7, #4
 8005da0:	881b      	ldrh	r3, [r3, #0]
 8005da2:	0018      	movs	r0, r3
 8005da4:	f7fd f84a 	bl	8002e3c <HAL_Delay>
		for (i=670; i < 725 - skok; i += skok)
 8005da8:	1cbb      	adds	r3, r7, #2
 8005daa:	881b      	ldrh	r3, [r3, #0]
 8005dac:	68fa      	ldr	r2, [r7, #12]
 8005dae:	18d3      	adds	r3, r2, r3
 8005db0:	60fb      	str	r3, [r7, #12]
 8005db2:	1cbb      	adds	r3, r7, #2
 8005db4:	881b      	ldrh	r3, [r3, #0]
 8005db6:	4a40      	ldr	r2, [pc, #256]	; (8005eb8 <moveZero+0x154>)
 8005db8:	1ad2      	subs	r2, r2, r3
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	429a      	cmp	r2, r3
 8005dbe:	dceb      	bgt.n	8005d98 <moveZero+0x34>
		}
	}

	if (zero > 0 && zero < 100) {
 8005dc0:	1dbb      	adds	r3, r7, #6
 8005dc2:	881b      	ldrh	r3, [r3, #0]
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d015      	beq.n	8005df4 <moveZero+0x90>
 8005dc8:	1dbb      	adds	r3, r7, #6
 8005dca:	881b      	ldrh	r3, [r3, #0]
 8005dcc:	2b63      	cmp	r3, #99	; 0x63
 8005dce:	d811      	bhi.n	8005df4 <moveZero+0x90>
		pwm = (int) (zero * 5.05);
 8005dd0:	1dbb      	adds	r3, r7, #6
 8005dd2:	881b      	ldrh	r3, [r3, #0]
 8005dd4:	0018      	movs	r0, r3
 8005dd6:	f7fc feaf 	bl	8002b38 <__aeabi_i2d>
 8005dda:	4a38      	ldr	r2, [pc, #224]	; (8005ebc <moveZero+0x158>)
 8005ddc:	4b38      	ldr	r3, [pc, #224]	; (8005ec0 <moveZero+0x15c>)
 8005dde:	f7fc f8c1 	bl	8001f64 <__aeabi_dmul>
 8005de2:	0003      	movs	r3, r0
 8005de4:	000c      	movs	r4, r1
 8005de6:	0018      	movs	r0, r3
 8005de8:	0021      	movs	r1, r4
 8005dea:	f7fc fe71 	bl	8002ad0 <__aeabi_d2iz>
 8005dee:	0003      	movs	r3, r0
 8005df0:	60bb      	str	r3, [r7, #8]
 8005df2:	e01b      	b.n	8005e2c <moveZero+0xc8>

	} else if (zero >= 100 && zero < 175) {
 8005df4:	1dbb      	adds	r3, r7, #6
 8005df6:	881b      	ldrh	r3, [r3, #0]
 8005df8:	2b63      	cmp	r3, #99	; 0x63
 8005dfa:	d915      	bls.n	8005e28 <moveZero+0xc4>
 8005dfc:	1dbb      	adds	r3, r7, #6
 8005dfe:	881b      	ldrh	r3, [r3, #0]
 8005e00:	2bae      	cmp	r3, #174	; 0xae
 8005e02:	d811      	bhi.n	8005e28 <moveZero+0xc4>
		pwm = (int) (zero * 5.6);
 8005e04:	1dbb      	adds	r3, r7, #6
 8005e06:	881b      	ldrh	r3, [r3, #0]
 8005e08:	0018      	movs	r0, r3
 8005e0a:	f7fc fe95 	bl	8002b38 <__aeabi_i2d>
 8005e0e:	4a2d      	ldr	r2, [pc, #180]	; (8005ec4 <moveZero+0x160>)
 8005e10:	4b2d      	ldr	r3, [pc, #180]	; (8005ec8 <moveZero+0x164>)
 8005e12:	f7fc f8a7 	bl	8001f64 <__aeabi_dmul>
 8005e16:	0003      	movs	r3, r0
 8005e18:	000c      	movs	r4, r1
 8005e1a:	0018      	movs	r0, r3
 8005e1c:	0021      	movs	r1, r4
 8005e1e:	f7fc fe57 	bl	8002ad0 <__aeabi_d2iz>
 8005e22:	0003      	movs	r3, r0
 8005e24:	60bb      	str	r3, [r7, #8]
 8005e26:	e001      	b.n	8005e2c <moveZero+0xc8>

	} else {
		return 1;
 8005e28:	2301      	movs	r3, #1
 8005e2a:	e03d      	b.n	8005ea8 <moveZero+0x144>
	}

	pwm += 270;
 8005e2c:	68bb      	ldr	r3, [r7, #8]
 8005e2e:	330f      	adds	r3, #15
 8005e30:	33ff      	adds	r3, #255	; 0xff
 8005e32:	60bb      	str	r3, [r7, #8]

	// punkt poczatkowy (90stopni) to 670
	i = TIM1->CCR2;
 8005e34:	4b1e      	ldr	r3, [pc, #120]	; (8005eb0 <moveZero+0x14c>)
 8005e36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e38:	60fb      	str	r3, [r7, #12]
	if (i < pwm) {
 8005e3a:	68fa      	ldr	r2, [r7, #12]
 8005e3c:	68bb      	ldr	r3, [r7, #8]
 8005e3e:	429a      	cmp	r2, r3
 8005e40:	da15      	bge.n	8005e6e <moveZero+0x10a>
		for (; i < pwm - skok; i += skok) {
 8005e42:	e00c      	b.n	8005e5e <moveZero+0xfa>

			TIM1->CCR2 = i;
 8005e44:	4b1a      	ldr	r3, [pc, #104]	; (8005eb0 <moveZero+0x14c>)
 8005e46:	68fa      	ldr	r2, [r7, #12]
 8005e48:	639a      	str	r2, [r3, #56]	; 0x38

			HAL_Delay(del);
 8005e4a:	1d3b      	adds	r3, r7, #4
 8005e4c:	881b      	ldrh	r3, [r3, #0]
 8005e4e:	0018      	movs	r0, r3
 8005e50:	f7fc fff4 	bl	8002e3c <HAL_Delay>
		for (; i < pwm - skok; i += skok) {
 8005e54:	1cbb      	adds	r3, r7, #2
 8005e56:	881b      	ldrh	r3, [r3, #0]
 8005e58:	68fa      	ldr	r2, [r7, #12]
 8005e5a:	18d3      	adds	r3, r2, r3
 8005e5c:	60fb      	str	r3, [r7, #12]
 8005e5e:	1cbb      	adds	r3, r7, #2
 8005e60:	881b      	ldrh	r3, [r3, #0]
 8005e62:	68ba      	ldr	r2, [r7, #8]
 8005e64:	1ad2      	subs	r2, r2, r3
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	429a      	cmp	r2, r3
 8005e6a:	dceb      	bgt.n	8005e44 <moveZero+0xe0>
 8005e6c:	e018      	b.n	8005ea0 <moveZero+0x13c>

		}

	} else if (i > pwm) {
 8005e6e:	68fa      	ldr	r2, [r7, #12]
 8005e70:	68bb      	ldr	r3, [r7, #8]
 8005e72:	429a      	cmp	r2, r3
 8005e74:	dd14      	ble.n	8005ea0 <moveZero+0x13c>
		for (; i > pwm + skok; i -= skok) {
 8005e76:	e00c      	b.n	8005e92 <moveZero+0x12e>

			TIM1->CCR2 = i;
 8005e78:	4b0d      	ldr	r3, [pc, #52]	; (8005eb0 <moveZero+0x14c>)
 8005e7a:	68fa      	ldr	r2, [r7, #12]
 8005e7c:	639a      	str	r2, [r3, #56]	; 0x38

			HAL_Delay(del);
 8005e7e:	1d3b      	adds	r3, r7, #4
 8005e80:	881b      	ldrh	r3, [r3, #0]
 8005e82:	0018      	movs	r0, r3
 8005e84:	f7fc ffda 	bl	8002e3c <HAL_Delay>
		for (; i > pwm + skok; i -= skok) {
 8005e88:	1cbb      	adds	r3, r7, #2
 8005e8a:	881b      	ldrh	r3, [r3, #0]
 8005e8c:	68fa      	ldr	r2, [r7, #12]
 8005e8e:	1ad3      	subs	r3, r2, r3
 8005e90:	60fb      	str	r3, [r7, #12]
 8005e92:	1cbb      	adds	r3, r7, #2
 8005e94:	881a      	ldrh	r2, [r3, #0]
 8005e96:	68bb      	ldr	r3, [r7, #8]
 8005e98:	18d2      	adds	r2, r2, r3
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	429a      	cmp	r2, r3
 8005e9e:	dbeb      	blt.n	8005e78 <moveZero+0x114>
		}
	}

	TIM1->CCR2 = pwm;
 8005ea0:	4b03      	ldr	r3, [pc, #12]	; (8005eb0 <moveZero+0x14c>)
 8005ea2:	68ba      	ldr	r2, [r7, #8]
 8005ea4:	639a      	str	r2, [r3, #56]	; 0x38
	return 0;
 8005ea6:	2300      	movs	r3, #0

}
 8005ea8:	0018      	movs	r0, r3
 8005eaa:	46bd      	mov	sp, r7
 8005eac:	b005      	add	sp, #20
 8005eae:	bd90      	pop	{r4, r7, pc}
 8005eb0:	40012c00 	.word	0x40012c00
 8005eb4:	0000029e 	.word	0x0000029e
 8005eb8:	000002d5 	.word	0x000002d5
 8005ebc:	33333333 	.word	0x33333333
 8005ec0:	40143333 	.word	0x40143333
 8005ec4:	66666666 	.word	0x66666666
 8005ec8:	40166666 	.word	0x40166666

08005ecc <closeGrip>:
/*!
 * \brief Funkcja pozwalajca zamknc chwytak.
 *
 *  Funkcja pozwalajca zamknc chwytak.
 */
void closeGrip(){
 8005ecc:	b580      	push	{r7, lr}
 8005ece:	b082      	sub	sp, #8
 8005ed0:	af00      	add	r7, sp, #0
	if(TIM3->CCR4!=1160){
 8005ed2:	4b0c      	ldr	r3, [pc, #48]	; (8005f04 <closeGrip+0x38>)
 8005ed4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005ed6:	2391      	movs	r3, #145	; 0x91
 8005ed8:	00db      	lsls	r3, r3, #3
 8005eda:	429a      	cmp	r2, r3
 8005edc:	d00e      	beq.n	8005efc <closeGrip+0x30>
	for(int i = 1000;  i<1160; i+=5)
 8005ede:	23fa      	movs	r3, #250	; 0xfa
 8005ee0:	009b      	lsls	r3, r3, #2
 8005ee2:	607b      	str	r3, [r7, #4]
 8005ee4:	e005      	b.n	8005ef2 <closeGrip+0x26>
	{TIM3->CCR4=i;}}
 8005ee6:	4b07      	ldr	r3, [pc, #28]	; (8005f04 <closeGrip+0x38>)
 8005ee8:	687a      	ldr	r2, [r7, #4]
 8005eea:	641a      	str	r2, [r3, #64]	; 0x40
	for(int i = 1000;  i<1160; i+=5)
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	3305      	adds	r3, #5
 8005ef0:	607b      	str	r3, [r7, #4]
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	4a04      	ldr	r2, [pc, #16]	; (8005f08 <closeGrip+0x3c>)
 8005ef6:	4293      	cmp	r3, r2
 8005ef8:	ddf5      	ble.n	8005ee6 <closeGrip+0x1a>
 8005efa:	e000      	b.n	8005efe <closeGrip+0x32>
	else return;
 8005efc:	46c0      	nop			; (mov r8, r8)

}
 8005efe:	46bd      	mov	sp, r7
 8005f00:	b002      	add	sp, #8
 8005f02:	bd80      	pop	{r7, pc}
 8005f04:	40000400 	.word	0x40000400
 8005f08:	00000487 	.word	0x00000487

08005f0c <openGrip>:
/*!
 * \brief Funkcja pozwalajca otworzyc chwytak.
 *
 *  Funkcja pozwalajca otworzyc chwytak.
 */
void openGrip(){
 8005f0c:	b580      	push	{r7, lr}
 8005f0e:	b082      	sub	sp, #8
 8005f10:	af00      	add	r7, sp, #0
	if(TIM3->CCR4!=1000){
 8005f12:	4b0d      	ldr	r3, [pc, #52]	; (8005f48 <openGrip+0x3c>)
 8005f14:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005f16:	23fa      	movs	r3, #250	; 0xfa
 8005f18:	009b      	lsls	r3, r3, #2
 8005f1a:	429a      	cmp	r2, r3
 8005f1c:	d00f      	beq.n	8005f3e <openGrip+0x32>
		for(int i = 1160;  i>1000; i-=5)
 8005f1e:	2391      	movs	r3, #145	; 0x91
 8005f20:	00db      	lsls	r3, r3, #3
 8005f22:	607b      	str	r3, [r7, #4]
 8005f24:	e005      	b.n	8005f32 <openGrip+0x26>
	{TIM3->CCR4=i;}}
 8005f26:	4b08      	ldr	r3, [pc, #32]	; (8005f48 <openGrip+0x3c>)
 8005f28:	687a      	ldr	r2, [r7, #4]
 8005f2a:	641a      	str	r2, [r3, #64]	; 0x40
		for(int i = 1160;  i>1000; i-=5)
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	3b05      	subs	r3, #5
 8005f30:	607b      	str	r3, [r7, #4]
 8005f32:	687a      	ldr	r2, [r7, #4]
 8005f34:	23fa      	movs	r3, #250	; 0xfa
 8005f36:	009b      	lsls	r3, r3, #2
 8005f38:	429a      	cmp	r2, r3
 8005f3a:	dcf4      	bgt.n	8005f26 <openGrip+0x1a>
 8005f3c:	e000      	b.n	8005f40 <openGrip+0x34>
	else return ;
 8005f3e:	46c0      	nop			; (mov r8, r8)


}
 8005f40:	46bd      	mov	sp, r7
 8005f42:	b002      	add	sp, #8
 8005f44:	bd80      	pop	{r7, pc}
 8005f46:	46c0      	nop			; (mov r8, r8)
 8005f48:	40000400 	.word	0x40000400

08005f4c <PozycjaPoczatkowa>:
/*!
 *  \brief Funkcja ustawiajca manipulator w pozycji pocztkowej.
 *
 *  Funkcja ustawiajca manipulator w pozycji pocztkowej.
 */
uint8_t PozycjaPoczatkowa() {
 8005f4c:	b580      	push	{r7, lr}
 8005f4e:	af00      	add	r7, sp, #0
	moveAlpha(100, 10, 5);
 8005f50:	2205      	movs	r2, #5
 8005f52:	210a      	movs	r1, #10
 8005f54:	2064      	movs	r0, #100	; 0x64
 8005f56:	f7ff fce1 	bl	800591c <moveAlpha>
	moveGamma(250, 10, 5);
 8005f5a:	2205      	movs	r2, #5
 8005f5c:	210a      	movs	r1, #10
 8005f5e:	20fa      	movs	r0, #250	; 0xfa
 8005f60:	f7ff fe4a 	bl	8005bf8 <moveGamma>
	moveBeta(90, 10, 5);
 8005f64:	2205      	movs	r2, #5
 8005f66:	210a      	movs	r1, #10
 8005f68:	205a      	movs	r0, #90	; 0x5a
 8005f6a:	f7ff fd93 	bl	8005a94 <moveBeta>
	moveZero(90, 10, 5);
 8005f6e:	2205      	movs	r2, #5
 8005f70:	210a      	movs	r1, #10
 8005f72:	205a      	movs	r0, #90	; 0x5a
 8005f74:	f7ff fef6 	bl	8005d64 <moveZero>
	openGrip();
 8005f78:	f7ff ffc8 	bl	8005f0c <openGrip>

	return 0;
 8005f7c:	2300      	movs	r3, #0
}
 8005f7e:	0018      	movs	r0, r3
 8005f80:	46bd      	mov	sp, r7
 8005f82:	bd80      	pop	{r7, pc}

08005f84 <UstawManipulator>:
 * 	\retval 1 - kiedy podane wsprzdne wykraczaj poza przestrze zadaniow. Prbujemy obrcic manipulator za daleko.
 * 	\retval 2 - kiedy podane wsprzdne wykraczaj poza przestrze zadaniow. Prbujemy signc za daleko lub za blisko.
 * 	\retval 3 - kiedy podane wsprzdne wykraczaj poza przestrze zadaniow. Prbujemy ustaic ostatni czon manipulatora za wysoko.
 *
 */
uint8_t UstawManipulator(int16_t X, int16_t Y, int16_t Z) {
 8005f84:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005f86:	b091      	sub	sp, #68	; 0x44
 8005f88:	af00      	add	r7, sp, #0
 8005f8a:	0004      	movs	r4, r0
 8005f8c:	0008      	movs	r0, r1
 8005f8e:	0011      	movs	r1, r2
 8005f90:	1dbb      	adds	r3, r7, #6
 8005f92:	1c22      	adds	r2, r4, #0
 8005f94:	801a      	strh	r2, [r3, #0]
 8005f96:	1d3b      	adds	r3, r7, #4
 8005f98:	1c02      	adds	r2, r0, #0
 8005f9a:	801a      	strh	r2, [r3, #0]
 8005f9c:	1cbb      	adds	r3, r7, #2
 8005f9e:	1c0a      	adds	r2, r1, #0
 8005fa0:	801a      	strh	r2, [r3, #0]


	//Jezeli x sa male to nie mozna dac ujemnych y (kat zero do 175 stopni)
	if(X <= 1 && Y < 0)
 8005fa2:	1dbb      	adds	r3, r7, #6
 8005fa4:	2200      	movs	r2, #0
 8005fa6:	5e9b      	ldrsh	r3, [r3, r2]
 8005fa8:	2b01      	cmp	r3, #1
 8005faa:	dc06      	bgt.n	8005fba <UstawManipulator+0x36>
 8005fac:	1d3b      	adds	r3, r7, #4
 8005fae:	2200      	movs	r2, #0
 8005fb0:	5e9b      	ldrsh	r3, [r3, r2]
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	da01      	bge.n	8005fba <UstawManipulator+0x36>
	{
		return 1;
 8005fb6:	2301      	movs	r3, #1
 8005fb8:	e272      	b.n	80064a0 <UstawManipulator+0x51c>
	}

	//Sprawdza czy wspolrzedne mieszcza sie w zasiegu ramienia
	if(pow(X,2) + pow(Y,2) > 729 || pow(X,2) + pow(Y,2) < 314)
 8005fba:	1dbb      	adds	r3, r7, #6
 8005fbc:	2200      	movs	r2, #0
 8005fbe:	5e9b      	ldrsh	r3, [r3, r2]
 8005fc0:	0018      	movs	r0, r3
 8005fc2:	f7fc fdb9 	bl	8002b38 <__aeabi_i2d>
 8005fc6:	2300      	movs	r3, #0
 8005fc8:	2480      	movs	r4, #128	; 0x80
 8005fca:	05e4      	lsls	r4, r4, #23
 8005fcc:	001a      	movs	r2, r3
 8005fce:	0023      	movs	r3, r4
 8005fd0:	f003 fd64 	bl	8009a9c <pow>
 8005fd4:	0005      	movs	r5, r0
 8005fd6:	000e      	movs	r6, r1
 8005fd8:	1d3b      	adds	r3, r7, #4
 8005fda:	2200      	movs	r2, #0
 8005fdc:	5e9b      	ldrsh	r3, [r3, r2]
 8005fde:	0018      	movs	r0, r3
 8005fe0:	f7fc fdaa 	bl	8002b38 <__aeabi_i2d>
 8005fe4:	2300      	movs	r3, #0
 8005fe6:	2480      	movs	r4, #128	; 0x80
 8005fe8:	05e4      	lsls	r4, r4, #23
 8005fea:	001a      	movs	r2, r3
 8005fec:	0023      	movs	r3, r4
 8005fee:	f003 fd55 	bl	8009a9c <pow>
 8005ff2:	0003      	movs	r3, r0
 8005ff4:	000c      	movs	r4, r1
 8005ff6:	001a      	movs	r2, r3
 8005ff8:	0023      	movs	r3, r4
 8005ffa:	0028      	movs	r0, r5
 8005ffc:	0031      	movs	r1, r6
 8005ffe:	f7fb f86d 	bl	80010dc <__aeabi_dadd>
 8006002:	0003      	movs	r3, r0
 8006004:	000c      	movs	r4, r1
 8006006:	0018      	movs	r0, r3
 8006008:	0021      	movs	r1, r4
 800600a:	2200      	movs	r2, #0
 800600c:	4b3f      	ldr	r3, [pc, #252]	; (800610c <UstawManipulator+0x188>)
 800600e:	f7fa fa25 	bl	800045c <__aeabi_dcmpgt>
 8006012:	1e03      	subs	r3, r0, #0
 8006014:	d12d      	bne.n	8006072 <UstawManipulator+0xee>
 8006016:	1dbb      	adds	r3, r7, #6
 8006018:	2200      	movs	r2, #0
 800601a:	5e9b      	ldrsh	r3, [r3, r2]
 800601c:	0018      	movs	r0, r3
 800601e:	f7fc fd8b 	bl	8002b38 <__aeabi_i2d>
 8006022:	2300      	movs	r3, #0
 8006024:	2480      	movs	r4, #128	; 0x80
 8006026:	05e4      	lsls	r4, r4, #23
 8006028:	001a      	movs	r2, r3
 800602a:	0023      	movs	r3, r4
 800602c:	f003 fd36 	bl	8009a9c <pow>
 8006030:	0005      	movs	r5, r0
 8006032:	000e      	movs	r6, r1
 8006034:	1d3b      	adds	r3, r7, #4
 8006036:	2200      	movs	r2, #0
 8006038:	5e9b      	ldrsh	r3, [r3, r2]
 800603a:	0018      	movs	r0, r3
 800603c:	f7fc fd7c 	bl	8002b38 <__aeabi_i2d>
 8006040:	2300      	movs	r3, #0
 8006042:	2480      	movs	r4, #128	; 0x80
 8006044:	05e4      	lsls	r4, r4, #23
 8006046:	001a      	movs	r2, r3
 8006048:	0023      	movs	r3, r4
 800604a:	f003 fd27 	bl	8009a9c <pow>
 800604e:	0003      	movs	r3, r0
 8006050:	000c      	movs	r4, r1
 8006052:	001a      	movs	r2, r3
 8006054:	0023      	movs	r3, r4
 8006056:	0028      	movs	r0, r5
 8006058:	0031      	movs	r1, r6
 800605a:	f7fb f83f 	bl	80010dc <__aeabi_dadd>
 800605e:	0003      	movs	r3, r0
 8006060:	000c      	movs	r4, r1
 8006062:	0018      	movs	r0, r3
 8006064:	0021      	movs	r1, r4
 8006066:	2200      	movs	r2, #0
 8006068:	4b29      	ldr	r3, [pc, #164]	; (8006110 <UstawManipulator+0x18c>)
 800606a:	f7fa f9e3 	bl	8000434 <__aeabi_dcmplt>
 800606e:	1e03      	subs	r3, r0, #0
 8006070:	d001      	beq.n	8006076 <UstawManipulator+0xf2>
	{
		return 2;
 8006072:	2302      	movs	r3, #2
 8006074:	e214      	b.n	80064a0 <UstawManipulator+0x51c>
	}

	int zasieg = ceil(sqrt(pow(X,2) + pow(Y,2)));
 8006076:	1dbb      	adds	r3, r7, #6
 8006078:	2200      	movs	r2, #0
 800607a:	5e9b      	ldrsh	r3, [r3, r2]
 800607c:	0018      	movs	r0, r3
 800607e:	f7fc fd5b 	bl	8002b38 <__aeabi_i2d>
 8006082:	2300      	movs	r3, #0
 8006084:	2480      	movs	r4, #128	; 0x80
 8006086:	05e4      	lsls	r4, r4, #23
 8006088:	001a      	movs	r2, r3
 800608a:	0023      	movs	r3, r4
 800608c:	f003 fd06 	bl	8009a9c <pow>
 8006090:	0005      	movs	r5, r0
 8006092:	000e      	movs	r6, r1
 8006094:	1d3b      	adds	r3, r7, #4
 8006096:	2200      	movs	r2, #0
 8006098:	5e9b      	ldrsh	r3, [r3, r2]
 800609a:	0018      	movs	r0, r3
 800609c:	f7fc fd4c 	bl	8002b38 <__aeabi_i2d>
 80060a0:	2300      	movs	r3, #0
 80060a2:	2480      	movs	r4, #128	; 0x80
 80060a4:	05e4      	lsls	r4, r4, #23
 80060a6:	001a      	movs	r2, r3
 80060a8:	0023      	movs	r3, r4
 80060aa:	f003 fcf7 	bl	8009a9c <pow>
 80060ae:	0003      	movs	r3, r0
 80060b0:	000c      	movs	r4, r1
 80060b2:	001a      	movs	r2, r3
 80060b4:	0023      	movs	r3, r4
 80060b6:	0028      	movs	r0, r5
 80060b8:	0031      	movs	r1, r6
 80060ba:	f7fb f80f 	bl	80010dc <__aeabi_dadd>
 80060be:	0003      	movs	r3, r0
 80060c0:	000c      	movs	r4, r1
 80060c2:	0018      	movs	r0, r3
 80060c4:	0021      	movs	r1, r4
 80060c6:	f003 fe8d 	bl	8009de4 <sqrt>
 80060ca:	0003      	movs	r3, r0
 80060cc:	000c      	movs	r4, r1
 80060ce:	0018      	movs	r0, r3
 80060d0:	0021      	movs	r1, r4
 80060d2:	f003 faab 	bl	800962c <ceil>
 80060d6:	0003      	movs	r3, r0
 80060d8:	000c      	movs	r4, r1
 80060da:	0018      	movs	r0, r3
 80060dc:	0021      	movs	r1, r4
 80060de:	f7fc fcf7 	bl	8002ad0 <__aeabi_d2iz>
 80060e2:	0003      	movs	r3, r0
 80060e4:	63fb      	str	r3, [r7, #60]	; 0x3c

	//Sprawdza czy nie probujemy podnies chwytaka zbyt wysoko lub nisko
	if(Z > MaxymalneZ[zasieg-18] || Z < 1)
 80060e6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80060e8:	3b12      	subs	r3, #18
 80060ea:	001a      	movs	r2, r3
 80060ec:	4b09      	ldr	r3, [pc, #36]	; (8006114 <UstawManipulator+0x190>)
 80060ee:	0052      	lsls	r2, r2, #1
 80060f0:	5ed3      	ldrsh	r3, [r2, r3]
 80060f2:	1cba      	adds	r2, r7, #2
 80060f4:	2100      	movs	r1, #0
 80060f6:	5e52      	ldrsh	r2, [r2, r1]
 80060f8:	429a      	cmp	r2, r3
 80060fa:	dc04      	bgt.n	8006106 <UstawManipulator+0x182>
 80060fc:	1cbb      	adds	r3, r7, #2
 80060fe:	2200      	movs	r2, #0
 8006100:	5e9b      	ldrsh	r3, [r3, r2]
 8006102:	2b00      	cmp	r3, #0
 8006104:	dc08      	bgt.n	8006118 <UstawManipulator+0x194>
	{
		return 3;
 8006106:	2303      	movs	r3, #3
 8006108:	e1ca      	b.n	80064a0 <UstawManipulator+0x51c>
 800610a:	46c0      	nop			; (mov r8, r8)
 800610c:	4086c800 	.word	0x4086c800
 8006110:	4073a000 	.word	0x4073a000
 8006114:	20000000 	.word	0x20000000
	}

	UartPrintInt(Y);
 8006118:	1d3b      	adds	r3, r7, #4
 800611a:	2200      	movs	r2, #0
 800611c:	5e9b      	ldrsh	r3, [r3, r2]
 800611e:	0018      	movs	r0, r3
 8006120:	f7ff fb50 	bl	80057c4 <UartPrintInt>
	float alpha = 0;
 8006124:	2300      	movs	r3, #0
 8006126:	63bb      	str	r3, [r7, #56]	; 0x38
	float beta = 0;
 8006128:	2300      	movs	r3, #0
 800612a:	637b      	str	r3, [r7, #52]	; 0x34
	float gamma = 0;
 800612c:	2300      	movs	r3, #0
 800612e:	633b      	str	r3, [r7, #48]	; 0x30
	float zero = 0;
 8006130:	2300      	movs	r3, #0
 8006132:	62fb      	str	r3, [r7, #44]	; 0x2c
	float pom1 = 0;
 8006134:	2300      	movs	r3, #0
 8006136:	62bb      	str	r3, [r7, #40]	; 0x28
	float pom2 = 0;
 8006138:	2300      	movs	r3, #0
 800613a:	627b      	str	r3, [r7, #36]	; 0x24

	Z -= L1;
 800613c:	1cbb      	adds	r3, r7, #2
 800613e:	881b      	ldrh	r3, [r3, #0]
 8006140:	3b05      	subs	r3, #5
 8006142:	b29a      	uxth	r2, r3
 8006144:	1cbb      	adds	r3, r7, #2
 8006146:	801a      	strh	r2, [r3, #0]

	float r = sqrt(pow(X, 2) + pow(Y, 2));
 8006148:	1dbb      	adds	r3, r7, #6
 800614a:	2200      	movs	r2, #0
 800614c:	5e9b      	ldrsh	r3, [r3, r2]
 800614e:	0018      	movs	r0, r3
 8006150:	f7fc fcf2 	bl	8002b38 <__aeabi_i2d>
 8006154:	2300      	movs	r3, #0
 8006156:	2480      	movs	r4, #128	; 0x80
 8006158:	05e4      	lsls	r4, r4, #23
 800615a:	001a      	movs	r2, r3
 800615c:	0023      	movs	r3, r4
 800615e:	f003 fc9d 	bl	8009a9c <pow>
 8006162:	0005      	movs	r5, r0
 8006164:	000e      	movs	r6, r1
 8006166:	1d3b      	adds	r3, r7, #4
 8006168:	2200      	movs	r2, #0
 800616a:	5e9b      	ldrsh	r3, [r3, r2]
 800616c:	0018      	movs	r0, r3
 800616e:	f7fc fce3 	bl	8002b38 <__aeabi_i2d>
 8006172:	2300      	movs	r3, #0
 8006174:	2480      	movs	r4, #128	; 0x80
 8006176:	05e4      	lsls	r4, r4, #23
 8006178:	001a      	movs	r2, r3
 800617a:	0023      	movs	r3, r4
 800617c:	f003 fc8e 	bl	8009a9c <pow>
 8006180:	0003      	movs	r3, r0
 8006182:	000c      	movs	r4, r1
 8006184:	001a      	movs	r2, r3
 8006186:	0023      	movs	r3, r4
 8006188:	0028      	movs	r0, r5
 800618a:	0031      	movs	r1, r6
 800618c:	f7fa ffa6 	bl	80010dc <__aeabi_dadd>
 8006190:	0003      	movs	r3, r0
 8006192:	000c      	movs	r4, r1
 8006194:	0018      	movs	r0, r3
 8006196:	0021      	movs	r1, r4
 8006198:	f003 fe24 	bl	8009de4 <sqrt>
 800619c:	0003      	movs	r3, r0
 800619e:	000c      	movs	r4, r1
 80061a0:	0018      	movs	r0, r3
 80061a2:	0021      	movs	r1, r4
 80061a4:	f7fc fd5c 	bl	8002c60 <__aeabi_d2f>
 80061a8:	1c03      	adds	r3, r0, #0
 80061aa:	623b      	str	r3, [r7, #32]
	float r1 = r - L4 - L6;
 80061ac:	2181      	movs	r1, #129	; 0x81
 80061ae:	05c9      	lsls	r1, r1, #23
 80061b0:	6a38      	ldr	r0, [r7, #32]
 80061b2:	f7fa fd61 	bl	8000c78 <__aeabi_fsub>
 80061b6:	1c03      	adds	r3, r0, #0
 80061b8:	49bb      	ldr	r1, [pc, #748]	; (80064a8 <UstawManipulator+0x524>)
 80061ba:	1c18      	adds	r0, r3, #0
 80061bc:	f7fa fd5c 	bl	8000c78 <__aeabi_fsub>
 80061c0:	1c03      	adds	r3, r0, #0
 80061c2:	61fb      	str	r3, [r7, #28]
	float a = sqrt(pow(r1, 2) + pow(Z, 2));
 80061c4:	69f8      	ldr	r0, [r7, #28]
 80061c6:	f7fc fcf9 	bl	8002bbc <__aeabi_f2d>
 80061ca:	2300      	movs	r3, #0
 80061cc:	2480      	movs	r4, #128	; 0x80
 80061ce:	05e4      	lsls	r4, r4, #23
 80061d0:	001a      	movs	r2, r3
 80061d2:	0023      	movs	r3, r4
 80061d4:	f003 fc62 	bl	8009a9c <pow>
 80061d8:	0005      	movs	r5, r0
 80061da:	000e      	movs	r6, r1
 80061dc:	1cbb      	adds	r3, r7, #2
 80061de:	2200      	movs	r2, #0
 80061e0:	5e9b      	ldrsh	r3, [r3, r2]
 80061e2:	0018      	movs	r0, r3
 80061e4:	f7fc fca8 	bl	8002b38 <__aeabi_i2d>
 80061e8:	2300      	movs	r3, #0
 80061ea:	2480      	movs	r4, #128	; 0x80
 80061ec:	05e4      	lsls	r4, r4, #23
 80061ee:	001a      	movs	r2, r3
 80061f0:	0023      	movs	r3, r4
 80061f2:	f003 fc53 	bl	8009a9c <pow>
 80061f6:	0003      	movs	r3, r0
 80061f8:	000c      	movs	r4, r1
 80061fa:	001a      	movs	r2, r3
 80061fc:	0023      	movs	r3, r4
 80061fe:	0028      	movs	r0, r5
 8006200:	0031      	movs	r1, r6
 8006202:	f7fa ff6b 	bl	80010dc <__aeabi_dadd>
 8006206:	0003      	movs	r3, r0
 8006208:	000c      	movs	r4, r1
 800620a:	0018      	movs	r0, r3
 800620c:	0021      	movs	r1, r4
 800620e:	f003 fde9 	bl	8009de4 <sqrt>
 8006212:	0003      	movs	r3, r0
 8006214:	000c      	movs	r4, r1
 8006216:	0018      	movs	r0, r3
 8006218:	0021      	movs	r1, r4
 800621a:	f7fc fd21 	bl	8002c60 <__aeabi_d2f>
 800621e:	1c03      	adds	r3, r0, #0
 8006220:	61bb      	str	r3, [r7, #24]

	beta = acos(
			(float) (pow(L2, 2) + pow(L3, 2) - pow(a, 2))
 8006222:	69b8      	ldr	r0, [r7, #24]
 8006224:	f7fc fcca 	bl	8002bbc <__aeabi_f2d>
 8006228:	2300      	movs	r3, #0
 800622a:	2480      	movs	r4, #128	; 0x80
 800622c:	05e4      	lsls	r4, r4, #23
 800622e:	001a      	movs	r2, r3
 8006230:	0023      	movs	r3, r4
 8006232:	f003 fc33 	bl	8009a9c <pow>
 8006236:	0003      	movs	r3, r0
 8006238:	000c      	movs	r4, r1
 800623a:	001a      	movs	r2, r3
 800623c:	0023      	movs	r3, r4
 800623e:	489b      	ldr	r0, [pc, #620]	; (80064ac <UstawManipulator+0x528>)
 8006240:	499b      	ldr	r1, [pc, #620]	; (80064b0 <UstawManipulator+0x52c>)
 8006242:	f7fc f90f 	bl	8002464 <__aeabi_dsub>
 8006246:	0003      	movs	r3, r0
 8006248:	000c      	movs	r4, r1
 800624a:	0018      	movs	r0, r3
 800624c:	0021      	movs	r1, r4
 800624e:	f7fc fd07 	bl	8002c60 <__aeabi_d2f>
 8006252:	1c03      	adds	r3, r0, #0
					/ (float) (2 * L2 * L3));
 8006254:	4997      	ldr	r1, [pc, #604]	; (80064b4 <UstawManipulator+0x530>)
 8006256:	1c18      	adds	r0, r3, #0
 8006258:	f7fa faa6 	bl	80007a8 <__aeabi_fdiv>
 800625c:	1c03      	adds	r3, r0, #0
	beta = acos(
 800625e:	1c18      	adds	r0, r3, #0
 8006260:	f7fc fcac 	bl	8002bbc <__aeabi_f2d>
 8006264:	0003      	movs	r3, r0
 8006266:	000c      	movs	r4, r1
 8006268:	0018      	movs	r0, r3
 800626a:	0021      	movs	r1, r4
 800626c:	f003 fb6e 	bl	800994c <acos>
 8006270:	0003      	movs	r3, r0
 8006272:	000c      	movs	r4, r1
 8006274:	0018      	movs	r0, r3
 8006276:	0021      	movs	r1, r4
 8006278:	f7fc fcf2 	bl	8002c60 <__aeabi_d2f>
 800627c:	1c03      	adds	r3, r0, #0
 800627e:	637b      	str	r3, [r7, #52]	; 0x34
	pom1 = asin((float) Z / a);
 8006280:	1cbb      	adds	r3, r7, #2
 8006282:	2200      	movs	r2, #0
 8006284:	5e9b      	ldrsh	r3, [r3, r2]
 8006286:	0018      	movs	r0, r3
 8006288:	f7fa fe92 	bl	8000fb0 <__aeabi_i2f>
 800628c:	1c03      	adds	r3, r0, #0
 800628e:	69b9      	ldr	r1, [r7, #24]
 8006290:	1c18      	adds	r0, r3, #0
 8006292:	f7fa fa89 	bl	80007a8 <__aeabi_fdiv>
 8006296:	1c03      	adds	r3, r0, #0
 8006298:	1c18      	adds	r0, r3, #0
 800629a:	f7fc fc8f 	bl	8002bbc <__aeabi_f2d>
 800629e:	0003      	movs	r3, r0
 80062a0:	000c      	movs	r4, r1
 80062a2:	0018      	movs	r0, r3
 80062a4:	0021      	movs	r1, r4
 80062a6:	f003 fba5 	bl	80099f4 <asin>
 80062aa:	0003      	movs	r3, r0
 80062ac:	000c      	movs	r4, r1
 80062ae:	0018      	movs	r0, r3
 80062b0:	0021      	movs	r1, r4
 80062b2:	f7fc fcd5 	bl	8002c60 <__aeabi_d2f>
 80062b6:	1c03      	adds	r3, r0, #0
 80062b8:	62bb      	str	r3, [r7, #40]	; 0x28
	pom2 = asin((sin(beta) * L2) / a);
 80062ba:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80062bc:	f7fc fc7e 	bl	8002bbc <__aeabi_f2d>
 80062c0:	0003      	movs	r3, r0
 80062c2:	000c      	movs	r4, r1
 80062c4:	0018      	movs	r0, r3
 80062c6:	0021      	movs	r1, r4
 80062c8:	f003 fafa 	bl	80098c0 <sin>
 80062cc:	4a7a      	ldr	r2, [pc, #488]	; (80064b8 <UstawManipulator+0x534>)
 80062ce:	4b7b      	ldr	r3, [pc, #492]	; (80064bc <UstawManipulator+0x538>)
 80062d0:	f7fb fe48 	bl	8001f64 <__aeabi_dmul>
 80062d4:	0003      	movs	r3, r0
 80062d6:	000c      	movs	r4, r1
 80062d8:	0025      	movs	r5, r4
 80062da:	001c      	movs	r4, r3
 80062dc:	69b8      	ldr	r0, [r7, #24]
 80062de:	f7fc fc6d 	bl	8002bbc <__aeabi_f2d>
 80062e2:	0002      	movs	r2, r0
 80062e4:	000b      	movs	r3, r1
 80062e6:	0020      	movs	r0, r4
 80062e8:	0029      	movs	r1, r5
 80062ea:	f7fb fa07 	bl	80016fc <__aeabi_ddiv>
 80062ee:	0003      	movs	r3, r0
 80062f0:	000c      	movs	r4, r1
 80062f2:	0018      	movs	r0, r3
 80062f4:	0021      	movs	r1, r4
 80062f6:	f003 fb7d 	bl	80099f4 <asin>
 80062fa:	0003      	movs	r3, r0
 80062fc:	000c      	movs	r4, r1
 80062fe:	0018      	movs	r0, r3
 8006300:	0021      	movs	r1, r4
 8006302:	f7fc fcad 	bl	8002c60 <__aeabi_d2f>
 8006306:	1c03      	adds	r3, r0, #0
 8006308:	627b      	str	r3, [r7, #36]	; 0x24
	alpha = pom1 + pom2;
 800630a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800630c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800630e:	f7fa f8b9 	bl	8000484 <__aeabi_fadd>
 8006312:	1c03      	adds	r3, r0, #0
 8006314:	63bb      	str	r3, [r7, #56]	; 0x38
	gamma = 2 * M_PI - beta - alpha;
 8006316:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8006318:	f7fc fc50 	bl	8002bbc <__aeabi_f2d>
 800631c:	0003      	movs	r3, r0
 800631e:	000c      	movs	r4, r1
 8006320:	001a      	movs	r2, r3
 8006322:	0023      	movs	r3, r4
 8006324:	4866      	ldr	r0, [pc, #408]	; (80064c0 <UstawManipulator+0x53c>)
 8006326:	4967      	ldr	r1, [pc, #412]	; (80064c4 <UstawManipulator+0x540>)
 8006328:	f7fc f89c 	bl	8002464 <__aeabi_dsub>
 800632c:	0003      	movs	r3, r0
 800632e:	000c      	movs	r4, r1
 8006330:	0025      	movs	r5, r4
 8006332:	001c      	movs	r4, r3
 8006334:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8006336:	f7fc fc41 	bl	8002bbc <__aeabi_f2d>
 800633a:	0002      	movs	r2, r0
 800633c:	000b      	movs	r3, r1
 800633e:	0020      	movs	r0, r4
 8006340:	0029      	movs	r1, r5
 8006342:	f7fc f88f 	bl	8002464 <__aeabi_dsub>
 8006346:	0003      	movs	r3, r0
 8006348:	000c      	movs	r4, r1
 800634a:	0018      	movs	r0, r3
 800634c:	0021      	movs	r1, r4
 800634e:	f7fc fc87 	bl	8002c60 <__aeabi_d2f>
 8006352:	1c03      	adds	r3, r0, #0
 8006354:	633b      	str	r3, [r7, #48]	; 0x30

	zero = acos((float) Y / r);
 8006356:	1d3b      	adds	r3, r7, #4
 8006358:	2200      	movs	r2, #0
 800635a:	5e9b      	ldrsh	r3, [r3, r2]
 800635c:	0018      	movs	r0, r3
 800635e:	f7fa fe27 	bl	8000fb0 <__aeabi_i2f>
 8006362:	1c03      	adds	r3, r0, #0
 8006364:	6a39      	ldr	r1, [r7, #32]
 8006366:	1c18      	adds	r0, r3, #0
 8006368:	f7fa fa1e 	bl	80007a8 <__aeabi_fdiv>
 800636c:	1c03      	adds	r3, r0, #0
 800636e:	1c18      	adds	r0, r3, #0
 8006370:	f7fc fc24 	bl	8002bbc <__aeabi_f2d>
 8006374:	0003      	movs	r3, r0
 8006376:	000c      	movs	r4, r1
 8006378:	0018      	movs	r0, r3
 800637a:	0021      	movs	r1, r4
 800637c:	f003 fae6 	bl	800994c <acos>
 8006380:	0003      	movs	r3, r0
 8006382:	000c      	movs	r4, r1
 8006384:	0018      	movs	r0, r3
 8006386:	0021      	movs	r1, r4
 8006388:	f7fc fc6a 	bl	8002c60 <__aeabi_d2f>
 800638c:	1c03      	adds	r3, r0, #0
 800638e:	62fb      	str	r3, [r7, #44]	; 0x2c

	int kat0 = round(zero * 180 / M_PI);
 8006390:	494d      	ldr	r1, [pc, #308]	; (80064c8 <UstawManipulator+0x544>)
 8006392:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006394:	f7fa fb50 	bl	8000a38 <__aeabi_fmul>
 8006398:	1c03      	adds	r3, r0, #0
 800639a:	1c18      	adds	r0, r3, #0
 800639c:	f7fc fc0e 	bl	8002bbc <__aeabi_f2d>
 80063a0:	4a47      	ldr	r2, [pc, #284]	; (80064c0 <UstawManipulator+0x53c>)
 80063a2:	4b4a      	ldr	r3, [pc, #296]	; (80064cc <UstawManipulator+0x548>)
 80063a4:	f7fb f9aa 	bl	80016fc <__aeabi_ddiv>
 80063a8:	0003      	movs	r3, r0
 80063aa:	000c      	movs	r4, r1
 80063ac:	0018      	movs	r0, r3
 80063ae:	0021      	movs	r1, r4
 80063b0:	f003 fa40 	bl	8009834 <round>
 80063b4:	0003      	movs	r3, r0
 80063b6:	000c      	movs	r4, r1
 80063b8:	0018      	movs	r0, r3
 80063ba:	0021      	movs	r1, r4
 80063bc:	f7fc fb88 	bl	8002ad0 <__aeabi_d2iz>
 80063c0:	0003      	movs	r3, r0
 80063c2:	617b      	str	r3, [r7, #20]
	int kat1 = round(alpha * 180 / M_PI);
 80063c4:	4940      	ldr	r1, [pc, #256]	; (80064c8 <UstawManipulator+0x544>)
 80063c6:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80063c8:	f7fa fb36 	bl	8000a38 <__aeabi_fmul>
 80063cc:	1c03      	adds	r3, r0, #0
 80063ce:	1c18      	adds	r0, r3, #0
 80063d0:	f7fc fbf4 	bl	8002bbc <__aeabi_f2d>
 80063d4:	4a3a      	ldr	r2, [pc, #232]	; (80064c0 <UstawManipulator+0x53c>)
 80063d6:	4b3d      	ldr	r3, [pc, #244]	; (80064cc <UstawManipulator+0x548>)
 80063d8:	f7fb f990 	bl	80016fc <__aeabi_ddiv>
 80063dc:	0003      	movs	r3, r0
 80063de:	000c      	movs	r4, r1
 80063e0:	0018      	movs	r0, r3
 80063e2:	0021      	movs	r1, r4
 80063e4:	f003 fa26 	bl	8009834 <round>
 80063e8:	0003      	movs	r3, r0
 80063ea:	000c      	movs	r4, r1
 80063ec:	0018      	movs	r0, r3
 80063ee:	0021      	movs	r1, r4
 80063f0:	f7fc fb6e 	bl	8002ad0 <__aeabi_d2iz>
 80063f4:	0003      	movs	r3, r0
 80063f6:	613b      	str	r3, [r7, #16]
	int kat2 = round(beta * 180 / M_PI);
 80063f8:	4933      	ldr	r1, [pc, #204]	; (80064c8 <UstawManipulator+0x544>)
 80063fa:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80063fc:	f7fa fb1c 	bl	8000a38 <__aeabi_fmul>
 8006400:	1c03      	adds	r3, r0, #0
 8006402:	1c18      	adds	r0, r3, #0
 8006404:	f7fc fbda 	bl	8002bbc <__aeabi_f2d>
 8006408:	4a2d      	ldr	r2, [pc, #180]	; (80064c0 <UstawManipulator+0x53c>)
 800640a:	4b30      	ldr	r3, [pc, #192]	; (80064cc <UstawManipulator+0x548>)
 800640c:	f7fb f976 	bl	80016fc <__aeabi_ddiv>
 8006410:	0003      	movs	r3, r0
 8006412:	000c      	movs	r4, r1
 8006414:	0018      	movs	r0, r3
 8006416:	0021      	movs	r1, r4
 8006418:	f003 fa0c 	bl	8009834 <round>
 800641c:	0003      	movs	r3, r0
 800641e:	000c      	movs	r4, r1
 8006420:	0018      	movs	r0, r3
 8006422:	0021      	movs	r1, r4
 8006424:	f7fc fb54 	bl	8002ad0 <__aeabi_d2iz>
 8006428:	0003      	movs	r3, r0
 800642a:	60fb      	str	r3, [r7, #12]
	int kat3 = round(gamma * 180 / M_PI);
 800642c:	4926      	ldr	r1, [pc, #152]	; (80064c8 <UstawManipulator+0x544>)
 800642e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006430:	f7fa fb02 	bl	8000a38 <__aeabi_fmul>
 8006434:	1c03      	adds	r3, r0, #0
 8006436:	1c18      	adds	r0, r3, #0
 8006438:	f7fc fbc0 	bl	8002bbc <__aeabi_f2d>
 800643c:	4a20      	ldr	r2, [pc, #128]	; (80064c0 <UstawManipulator+0x53c>)
 800643e:	4b23      	ldr	r3, [pc, #140]	; (80064cc <UstawManipulator+0x548>)
 8006440:	f7fb f95c 	bl	80016fc <__aeabi_ddiv>
 8006444:	0003      	movs	r3, r0
 8006446:	000c      	movs	r4, r1
 8006448:	0018      	movs	r0, r3
 800644a:	0021      	movs	r1, r4
 800644c:	f003 f9f2 	bl	8009834 <round>
 8006450:	0003      	movs	r3, r0
 8006452:	000c      	movs	r4, r1
 8006454:	0018      	movs	r0, r3
 8006456:	0021      	movs	r1, r4
 8006458:	f7fc fb3a 	bl	8002ad0 <__aeabi_d2iz>
 800645c:	0003      	movs	r3, r0
 800645e:	60bb      	str	r3, [r7, #8]

	UartPrintInt(0);
 8006460:	2000      	movs	r0, #0
 8006462:	f7ff f9af 	bl	80057c4 <UartPrintInt>
	moveZero(kat0, 20, 5);
 8006466:	697b      	ldr	r3, [r7, #20]
 8006468:	b29b      	uxth	r3, r3
 800646a:	2205      	movs	r2, #5
 800646c:	2114      	movs	r1, #20
 800646e:	0018      	movs	r0, r3
 8006470:	f7ff fc78 	bl	8005d64 <moveZero>
	moveAlpha(kat1, 20, 5);
 8006474:	693b      	ldr	r3, [r7, #16]
 8006476:	b29b      	uxth	r3, r3
 8006478:	2205      	movs	r2, #5
 800647a:	2114      	movs	r1, #20
 800647c:	0018      	movs	r0, r3
 800647e:	f7ff fa4d 	bl	800591c <moveAlpha>
	moveBeta(kat2, 20, 5);
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	b29b      	uxth	r3, r3
 8006486:	2205      	movs	r2, #5
 8006488:	2114      	movs	r1, #20
 800648a:	0018      	movs	r0, r3
 800648c:	f7ff fb02 	bl	8005a94 <moveBeta>
	moveGamma(kat3, 20, 5);
 8006490:	68bb      	ldr	r3, [r7, #8]
 8006492:	b29b      	uxth	r3, r3
 8006494:	2205      	movs	r2, #5
 8006496:	2114      	movs	r1, #20
 8006498:	0018      	movs	r0, r3
 800649a:	f7ff fbad 	bl	8005bf8 <moveGamma>



	return 0;
 800649e:	2300      	movs	r3, #0

}
 80064a0:	0018      	movs	r0, r3
 80064a2:	46bd      	mov	sp, r7
 80064a4:	b011      	add	sp, #68	; 0x44
 80064a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80064a8:	40c00000 	.word	0x40c00000
 80064ac:	851eb852 	.word	0x851eb852
 80064b0:	405fa1eb 	.word	0x405fa1eb
 80064b4:	42fc8f5c 	.word	0x42fc8f5c
 80064b8:	66666666 	.word	0x66666666
 80064bc:	40206666 	.word	0x40206666
 80064c0:	54442d18 	.word	0x54442d18
 80064c4:	401921fb 	.word	0x401921fb
 80064c8:	43340000 	.word	0x43340000
 80064cc:	400921fb 	.word	0x400921fb

080064d0 <MoveL>:
 * \retval 0 - kiedy chwytak zosta przesunity.
 * \retval 1 - kiedy chwytak nie zosta przesunity (pozycja pocztkowa i kocowa jest identyczna).
 *
 */
uint8_t MoveL(int16_t X1, int16_t Y1, int16_t Z1, int16_t X2, int16_t Y2, int16_t Z2, uint8_t Dokladnosc)
{
 80064d0:	b5b0      	push	{r4, r5, r7, lr}
 80064d2:	b086      	sub	sp, #24
 80064d4:	af00      	add	r7, sp, #0
 80064d6:	0005      	movs	r5, r0
 80064d8:	000c      	movs	r4, r1
 80064da:	0010      	movs	r0, r2
 80064dc:	0019      	movs	r1, r3
 80064de:	1dbb      	adds	r3, r7, #6
 80064e0:	1c2a      	adds	r2, r5, #0
 80064e2:	801a      	strh	r2, [r3, #0]
 80064e4:	1d3b      	adds	r3, r7, #4
 80064e6:	1c22      	adds	r2, r4, #0
 80064e8:	801a      	strh	r2, [r3, #0]
 80064ea:	1cbb      	adds	r3, r7, #2
 80064ec:	1c02      	adds	r2, r0, #0
 80064ee:	801a      	strh	r2, [r3, #0]
 80064f0:	003b      	movs	r3, r7
 80064f2:	1c0a      	adds	r2, r1, #0
 80064f4:	801a      	strh	r2, [r3, #0]
	if(Dokladnosc > 20 || Dokladnosc == 0) Dokladnosc = 20;
 80064f6:	2330      	movs	r3, #48	; 0x30
 80064f8:	18fb      	adds	r3, r7, r3
 80064fa:	781b      	ldrb	r3, [r3, #0]
 80064fc:	2b14      	cmp	r3, #20
 80064fe:	d804      	bhi.n	800650a <MoveL+0x3a>
 8006500:	2330      	movs	r3, #48	; 0x30
 8006502:	18fb      	adds	r3, r7, r3
 8006504:	781b      	ldrb	r3, [r3, #0]
 8006506:	2b00      	cmp	r3, #0
 8006508:	d103      	bne.n	8006512 <MoveL+0x42>
 800650a:	2330      	movs	r3, #48	; 0x30
 800650c:	18fb      	adds	r3, r7, r3
 800650e:	2214      	movs	r2, #20
 8006510:	701a      	strb	r2, [r3, #0]


	int16_t OdlegloscX = abs(X1-X2);
 8006512:	1dbb      	adds	r3, r7, #6
 8006514:	2200      	movs	r2, #0
 8006516:	5e9a      	ldrsh	r2, [r3, r2]
 8006518:	003b      	movs	r3, r7
 800651a:	2100      	movs	r1, #0
 800651c:	5e5b      	ldrsh	r3, [r3, r1]
 800651e:	1ad3      	subs	r3, r2, r3
 8006520:	17d9      	asrs	r1, r3, #31
 8006522:	185a      	adds	r2, r3, r1
 8006524:	404a      	eors	r2, r1
 8006526:	230c      	movs	r3, #12
 8006528:	18fb      	adds	r3, r7, r3
 800652a:	801a      	strh	r2, [r3, #0]
	int16_t OdlegloscY = abs(Y1-Y2);
 800652c:	1d3b      	adds	r3, r7, #4
 800652e:	2200      	movs	r2, #0
 8006530:	5e9a      	ldrsh	r2, [r3, r2]
 8006532:	2328      	movs	r3, #40	; 0x28
 8006534:	18fb      	adds	r3, r7, r3
 8006536:	2100      	movs	r1, #0
 8006538:	5e5b      	ldrsh	r3, [r3, r1]
 800653a:	1ad3      	subs	r3, r2, r3
 800653c:	17d9      	asrs	r1, r3, #31
 800653e:	185a      	adds	r2, r3, r1
 8006540:	404a      	eors	r2, r1
 8006542:	230a      	movs	r3, #10
 8006544:	18fb      	adds	r3, r7, r3
 8006546:	801a      	strh	r2, [r3, #0]
	int16_t OdlegloscZ = abs(Z1-Z2);
 8006548:	1cbb      	adds	r3, r7, #2
 800654a:	2200      	movs	r2, #0
 800654c:	5e9a      	ldrsh	r2, [r3, r2]
 800654e:	232c      	movs	r3, #44	; 0x2c
 8006550:	18fb      	adds	r3, r7, r3
 8006552:	2100      	movs	r1, #0
 8006554:	5e5b      	ldrsh	r3, [r3, r1]
 8006556:	1ad3      	subs	r3, r2, r3
 8006558:	17d9      	asrs	r1, r3, #31
 800655a:	185a      	adds	r2, r3, r1
 800655c:	404a      	eors	r2, r1
 800655e:	2308      	movs	r3, #8
 8006560:	18fb      	adds	r3, r7, r3
 8006562:	801a      	strh	r2, [r3, #0]
	float Podzial = 1;
 8006564:	23fe      	movs	r3, #254	; 0xfe
 8006566:	059b      	lsls	r3, r3, #22
 8006568:	617b      	str	r3, [r7, #20]
	int16_t x, y, z;


	if (OdlegloscX > 0)
 800656a:	230c      	movs	r3, #12
 800656c:	18fb      	adds	r3, r7, r3
 800656e:	2200      	movs	r2, #0
 8006570:	5e9b      	ldrsh	r3, [r3, r2]
 8006572:	2b00      	cmp	r3, #0
 8006574:	dc01      	bgt.n	800657a <MoveL+0xaa>
 8006576:	f000 fc88 	bl	8006e8a <MoveL+0x9ba>
	{
		if (OdlegloscX >= OdlegloscY && OdlegloscX >= OdlegloscZ)
 800657a:	230c      	movs	r3, #12
 800657c:	18fa      	adds	r2, r7, r3
 800657e:	230a      	movs	r3, #10
 8006580:	18fb      	adds	r3, r7, r3
 8006582:	2100      	movs	r1, #0
 8006584:	5e52      	ldrsh	r2, [r2, r1]
 8006586:	2100      	movs	r1, #0
 8006588:	5e5b      	ldrsh	r3, [r3, r1]
 800658a:	429a      	cmp	r2, r3
 800658c:	da01      	bge.n	8006592 <MoveL+0xc2>
 800658e:	f000 fc7c 	bl	8006e8a <MoveL+0x9ba>
 8006592:	230c      	movs	r3, #12
 8006594:	18fa      	adds	r2, r7, r3
 8006596:	2308      	movs	r3, #8
 8006598:	18fb      	adds	r3, r7, r3
 800659a:	2100      	movs	r1, #0
 800659c:	5e52      	ldrsh	r2, [r2, r1]
 800659e:	2100      	movs	r1, #0
 80065a0:	5e5b      	ldrsh	r3, [r3, r1]
 80065a2:	429a      	cmp	r2, r3
 80065a4:	da01      	bge.n	80065aa <MoveL+0xda>
 80065a6:	f000 fc70 	bl	8006e8a <MoveL+0x9ba>
		{
			if (OdlegloscX >= Dokladnosc)
 80065aa:	230c      	movs	r3, #12
 80065ac:	18fb      	adds	r3, r7, r3
 80065ae:	2200      	movs	r2, #0
 80065b0:	5e9a      	ldrsh	r2, [r3, r2]
 80065b2:	2330      	movs	r3, #48	; 0x30
 80065b4:	18fb      	adds	r3, r7, r3
 80065b6:	781b      	ldrb	r3, [r3, #0]
 80065b8:	429a      	cmp	r2, r3
 80065ba:	db15      	blt.n	80065e8 <MoveL+0x118>
				Podzial = (float)(OdlegloscX/(float)Dokladnosc);
 80065bc:	230c      	movs	r3, #12
 80065be:	18fb      	adds	r3, r7, r3
 80065c0:	2200      	movs	r2, #0
 80065c2:	5e9b      	ldrsh	r3, [r3, r2]
 80065c4:	0018      	movs	r0, r3
 80065c6:	f7fa fcf3 	bl	8000fb0 <__aeabi_i2f>
 80065ca:	1c04      	adds	r4, r0, #0
 80065cc:	2330      	movs	r3, #48	; 0x30
 80065ce:	18fb      	adds	r3, r7, r3
 80065d0:	781b      	ldrb	r3, [r3, #0]
 80065d2:	0018      	movs	r0, r3
 80065d4:	f7fa fd3c 	bl	8001050 <__aeabi_ui2f>
 80065d8:	1c03      	adds	r3, r0, #0
 80065da:	1c19      	adds	r1, r3, #0
 80065dc:	1c20      	adds	r0, r4, #0
 80065de:	f7fa f8e3 	bl	80007a8 <__aeabi_fdiv>
 80065e2:	1c03      	adds	r3, r0, #0
 80065e4:	617b      	str	r3, [r7, #20]
 80065e6:	e002      	b.n	80065ee <MoveL+0x11e>
			else
				Podzial = 1;
 80065e8:	23fe      	movs	r3, #254	; 0xfe
 80065ea:	059b      	lsls	r3, r3, #22
 80065ec:	617b      	str	r3, [r7, #20]

			if (OdlegloscY > 0 && OdlegloscZ > 0)
 80065ee:	230a      	movs	r3, #10
 80065f0:	18fb      	adds	r3, r7, r3
 80065f2:	2200      	movs	r2, #0
 80065f4:	5e9b      	ldrsh	r3, [r3, r2]
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	dc00      	bgt.n	80065fc <MoveL+0x12c>
 80065fa:	e13b      	b.n	8006874 <MoveL+0x3a4>
 80065fc:	2308      	movs	r3, #8
 80065fe:	18fb      	adds	r3, r7, r3
 8006600:	2200      	movs	r2, #0
 8006602:	5e9b      	ldrsh	r3, [r3, r2]
 8006604:	2b00      	cmp	r3, #0
 8006606:	dc00      	bgt.n	800660a <MoveL+0x13a>
 8006608:	e134      	b.n	8006874 <MoveL+0x3a4>
			{
				x = X1;
 800660a:	2312      	movs	r3, #18
 800660c:	18fb      	adds	r3, r7, r3
 800660e:	1dba      	adds	r2, r7, #6
 8006610:	8812      	ldrh	r2, [r2, #0]
 8006612:	801a      	strh	r2, [r3, #0]

				while ((X1 > X2 && floor(x - Podzial) > X2) || (X1 < X2 && floor(x + Podzial) < X2))
 8006614:	e0c1      	b.n	800679a <MoveL+0x2ca>
				{
	                    if( X1 > X2)
 8006616:	1dba      	adds	r2, r7, #6
 8006618:	003b      	movs	r3, r7
 800661a:	2100      	movs	r1, #0
 800661c:	5e52      	ldrsh	r2, [r2, r1]
 800661e:	2100      	movs	r1, #0
 8006620:	5e5b      	ldrsh	r3, [r3, r1]
 8006622:	429a      	cmp	r2, r3
 8006624:	dd20      	ble.n	8006668 <MoveL+0x198>
	                        x = floor(x - Podzial);
 8006626:	2312      	movs	r3, #18
 8006628:	18fb      	adds	r3, r7, r3
 800662a:	2200      	movs	r2, #0
 800662c:	5e9b      	ldrsh	r3, [r3, r2]
 800662e:	0018      	movs	r0, r3
 8006630:	f7fa fcbe 	bl	8000fb0 <__aeabi_i2f>
 8006634:	1c03      	adds	r3, r0, #0
 8006636:	6979      	ldr	r1, [r7, #20]
 8006638:	1c18      	adds	r0, r3, #0
 800663a:	f7fa fb1d 	bl	8000c78 <__aeabi_fsub>
 800663e:	1c03      	adds	r3, r0, #0
 8006640:	1c18      	adds	r0, r3, #0
 8006642:	f7fc fabb 	bl	8002bbc <__aeabi_f2d>
 8006646:	0003      	movs	r3, r0
 8006648:	000c      	movs	r4, r1
 800664a:	0018      	movs	r0, r3
 800664c:	0021      	movs	r1, r4
 800664e:	f003 f86f 	bl	8009730 <floor>
 8006652:	0002      	movs	r2, r0
 8006654:	000b      	movs	r3, r1
 8006656:	2112      	movs	r1, #18
 8006658:	187c      	adds	r4, r7, r1
 800665a:	0010      	movs	r0, r2
 800665c:	0019      	movs	r1, r3
 800665e:	f7fc fa37 	bl	8002ad0 <__aeabi_d2iz>
 8006662:	0003      	movs	r3, r0
 8006664:	8023      	strh	r3, [r4, #0]
 8006666:	e01f      	b.n	80066a8 <MoveL+0x1d8>
	                    else
	                        x = floor(x + Podzial);
 8006668:	2312      	movs	r3, #18
 800666a:	18fb      	adds	r3, r7, r3
 800666c:	2200      	movs	r2, #0
 800666e:	5e9b      	ldrsh	r3, [r3, r2]
 8006670:	0018      	movs	r0, r3
 8006672:	f7fa fc9d 	bl	8000fb0 <__aeabi_i2f>
 8006676:	1c03      	adds	r3, r0, #0
 8006678:	6979      	ldr	r1, [r7, #20]
 800667a:	1c18      	adds	r0, r3, #0
 800667c:	f7f9 ff02 	bl	8000484 <__aeabi_fadd>
 8006680:	1c03      	adds	r3, r0, #0
 8006682:	1c18      	adds	r0, r3, #0
 8006684:	f7fc fa9a 	bl	8002bbc <__aeabi_f2d>
 8006688:	0003      	movs	r3, r0
 800668a:	000c      	movs	r4, r1
 800668c:	0018      	movs	r0, r3
 800668e:	0021      	movs	r1, r4
 8006690:	f003 f84e 	bl	8009730 <floor>
 8006694:	0002      	movs	r2, r0
 8006696:	000b      	movs	r3, r1
 8006698:	2112      	movs	r1, #18
 800669a:	187c      	adds	r4, r7, r1
 800669c:	0010      	movs	r0, r2
 800669e:	0019      	movs	r1, r3
 80066a0:	f7fc fa16 	bl	8002ad0 <__aeabi_d2iz>
 80066a4:	0003      	movs	r3, r0
 80066a6:	8023      	strh	r3, [r4, #0]

	                    y = floor(((x - X1)*(Y2 - Y1)/(X2 - X1)) + Y1);
 80066a8:	2312      	movs	r3, #18
 80066aa:	18fb      	adds	r3, r7, r3
 80066ac:	2200      	movs	r2, #0
 80066ae:	5e9a      	ldrsh	r2, [r3, r2]
 80066b0:	1dbb      	adds	r3, r7, #6
 80066b2:	2100      	movs	r1, #0
 80066b4:	5e5b      	ldrsh	r3, [r3, r1]
 80066b6:	1ad3      	subs	r3, r2, r3
 80066b8:	2228      	movs	r2, #40	; 0x28
 80066ba:	18ba      	adds	r2, r7, r2
 80066bc:	2100      	movs	r1, #0
 80066be:	5e51      	ldrsh	r1, [r2, r1]
 80066c0:	1d3a      	adds	r2, r7, #4
 80066c2:	2000      	movs	r0, #0
 80066c4:	5e12      	ldrsh	r2, [r2, r0]
 80066c6:	1a8a      	subs	r2, r1, r2
 80066c8:	435a      	muls	r2, r3
 80066ca:	0010      	movs	r0, r2
 80066cc:	003b      	movs	r3, r7
 80066ce:	2200      	movs	r2, #0
 80066d0:	5e9a      	ldrsh	r2, [r3, r2]
 80066d2:	1dbb      	adds	r3, r7, #6
 80066d4:	2100      	movs	r1, #0
 80066d6:	5e5b      	ldrsh	r3, [r3, r1]
 80066d8:	1ad3      	subs	r3, r2, r3
 80066da:	0019      	movs	r1, r3
 80066dc:	f7f9 fda8 	bl	8000230 <__divsi3>
 80066e0:	0003      	movs	r3, r0
 80066e2:	001a      	movs	r2, r3
 80066e4:	1d3b      	adds	r3, r7, #4
 80066e6:	2100      	movs	r1, #0
 80066e8:	5e5b      	ldrsh	r3, [r3, r1]
 80066ea:	18d3      	adds	r3, r2, r3
 80066ec:	0018      	movs	r0, r3
 80066ee:	f7fc fa23 	bl	8002b38 <__aeabi_i2d>
 80066f2:	0003      	movs	r3, r0
 80066f4:	000c      	movs	r4, r1
 80066f6:	0018      	movs	r0, r3
 80066f8:	0021      	movs	r1, r4
 80066fa:	f003 f819 	bl	8009730 <floor>
 80066fe:	0002      	movs	r2, r0
 8006700:	000b      	movs	r3, r1
 8006702:	2110      	movs	r1, #16
 8006704:	187c      	adds	r4, r7, r1
 8006706:	0010      	movs	r0, r2
 8006708:	0019      	movs	r1, r3
 800670a:	f7fc f9e1 	bl	8002ad0 <__aeabi_d2iz>
 800670e:	0003      	movs	r3, r0
 8006710:	8023      	strh	r3, [r4, #0]
	                    z = floor(((x - X1)*(Z2 - Z1)/(X2 - X1)) + Z1);
 8006712:	2312      	movs	r3, #18
 8006714:	18fb      	adds	r3, r7, r3
 8006716:	2200      	movs	r2, #0
 8006718:	5e9a      	ldrsh	r2, [r3, r2]
 800671a:	1dbb      	adds	r3, r7, #6
 800671c:	2100      	movs	r1, #0
 800671e:	5e5b      	ldrsh	r3, [r3, r1]
 8006720:	1ad3      	subs	r3, r2, r3
 8006722:	222c      	movs	r2, #44	; 0x2c
 8006724:	18ba      	adds	r2, r7, r2
 8006726:	2100      	movs	r1, #0
 8006728:	5e51      	ldrsh	r1, [r2, r1]
 800672a:	1cba      	adds	r2, r7, #2
 800672c:	2000      	movs	r0, #0
 800672e:	5e12      	ldrsh	r2, [r2, r0]
 8006730:	1a8a      	subs	r2, r1, r2
 8006732:	435a      	muls	r2, r3
 8006734:	0010      	movs	r0, r2
 8006736:	003b      	movs	r3, r7
 8006738:	2200      	movs	r2, #0
 800673a:	5e9a      	ldrsh	r2, [r3, r2]
 800673c:	1dbb      	adds	r3, r7, #6
 800673e:	2100      	movs	r1, #0
 8006740:	5e5b      	ldrsh	r3, [r3, r1]
 8006742:	1ad3      	subs	r3, r2, r3
 8006744:	0019      	movs	r1, r3
 8006746:	f7f9 fd73 	bl	8000230 <__divsi3>
 800674a:	0003      	movs	r3, r0
 800674c:	001a      	movs	r2, r3
 800674e:	1cbb      	adds	r3, r7, #2
 8006750:	2100      	movs	r1, #0
 8006752:	5e5b      	ldrsh	r3, [r3, r1]
 8006754:	18d3      	adds	r3, r2, r3
 8006756:	0018      	movs	r0, r3
 8006758:	f7fc f9ee 	bl	8002b38 <__aeabi_i2d>
 800675c:	0003      	movs	r3, r0
 800675e:	000c      	movs	r4, r1
 8006760:	0018      	movs	r0, r3
 8006762:	0021      	movs	r1, r4
 8006764:	f002 ffe4 	bl	8009730 <floor>
 8006768:	0002      	movs	r2, r0
 800676a:	000b      	movs	r3, r1
 800676c:	210e      	movs	r1, #14
 800676e:	187c      	adds	r4, r7, r1
 8006770:	0010      	movs	r0, r2
 8006772:	0019      	movs	r1, r3
 8006774:	f7fc f9ac 	bl	8002ad0 <__aeabi_d2iz>
 8006778:	0003      	movs	r3, r0
 800677a:	8023      	strh	r3, [r4, #0]

	                    UstawManipulator(x,y,z);
 800677c:	230e      	movs	r3, #14
 800677e:	18fb      	adds	r3, r7, r3
 8006780:	2200      	movs	r2, #0
 8006782:	5e9a      	ldrsh	r2, [r3, r2]
 8006784:	2310      	movs	r3, #16
 8006786:	18fb      	adds	r3, r7, r3
 8006788:	2100      	movs	r1, #0
 800678a:	5e59      	ldrsh	r1, [r3, r1]
 800678c:	2312      	movs	r3, #18
 800678e:	18fb      	adds	r3, r7, r3
 8006790:	2000      	movs	r0, #0
 8006792:	5e1b      	ldrsh	r3, [r3, r0]
 8006794:	0018      	movs	r0, r3
 8006796:	f7ff fbf5 	bl	8005f84 <UstawManipulator>
				while ((X1 > X2 && floor(x - Podzial) > X2) || (X1 < X2 && floor(x + Podzial) < X2))
 800679a:	1dba      	adds	r2, r7, #6
 800679c:	003b      	movs	r3, r7
 800679e:	2100      	movs	r1, #0
 80067a0:	5e52      	ldrsh	r2, [r2, r1]
 80067a2:	2100      	movs	r1, #0
 80067a4:	5e5b      	ldrsh	r3, [r3, r1]
 80067a6:	429a      	cmp	r2, r3
 80067a8:	dd26      	ble.n	80067f8 <MoveL+0x328>
 80067aa:	2312      	movs	r3, #18
 80067ac:	18fb      	adds	r3, r7, r3
 80067ae:	2200      	movs	r2, #0
 80067b0:	5e9b      	ldrsh	r3, [r3, r2]
 80067b2:	0018      	movs	r0, r3
 80067b4:	f7fa fbfc 	bl	8000fb0 <__aeabi_i2f>
 80067b8:	1c03      	adds	r3, r0, #0
 80067ba:	6979      	ldr	r1, [r7, #20]
 80067bc:	1c18      	adds	r0, r3, #0
 80067be:	f7fa fa5b 	bl	8000c78 <__aeabi_fsub>
 80067c2:	1c03      	adds	r3, r0, #0
 80067c4:	1c18      	adds	r0, r3, #0
 80067c6:	f7fc f9f9 	bl	8002bbc <__aeabi_f2d>
 80067ca:	0003      	movs	r3, r0
 80067cc:	000c      	movs	r4, r1
 80067ce:	0018      	movs	r0, r3
 80067d0:	0021      	movs	r1, r4
 80067d2:	f002 ffad 	bl	8009730 <floor>
 80067d6:	0004      	movs	r4, r0
 80067d8:	000d      	movs	r5, r1
 80067da:	003b      	movs	r3, r7
 80067dc:	2200      	movs	r2, #0
 80067de:	5e9b      	ldrsh	r3, [r3, r2]
 80067e0:	0018      	movs	r0, r3
 80067e2:	f7fc f9a9 	bl	8002b38 <__aeabi_i2d>
 80067e6:	0002      	movs	r2, r0
 80067e8:	000b      	movs	r3, r1
 80067ea:	0020      	movs	r0, r4
 80067ec:	0029      	movs	r1, r5
 80067ee:	f7f9 fe35 	bl	800045c <__aeabi_dcmpgt>
 80067f2:	1e03      	subs	r3, r0, #0
 80067f4:	d000      	beq.n	80067f8 <MoveL+0x328>
 80067f6:	e70e      	b.n	8006616 <MoveL+0x146>
 80067f8:	1dba      	adds	r2, r7, #6
 80067fa:	003b      	movs	r3, r7
 80067fc:	2100      	movs	r1, #0
 80067fe:	5e52      	ldrsh	r2, [r2, r1]
 8006800:	2100      	movs	r1, #0
 8006802:	5e5b      	ldrsh	r3, [r3, r1]
 8006804:	429a      	cmp	r2, r3
 8006806:	da26      	bge.n	8006856 <MoveL+0x386>
 8006808:	2312      	movs	r3, #18
 800680a:	18fb      	adds	r3, r7, r3
 800680c:	2200      	movs	r2, #0
 800680e:	5e9b      	ldrsh	r3, [r3, r2]
 8006810:	0018      	movs	r0, r3
 8006812:	f7fa fbcd 	bl	8000fb0 <__aeabi_i2f>
 8006816:	1c03      	adds	r3, r0, #0
 8006818:	6979      	ldr	r1, [r7, #20]
 800681a:	1c18      	adds	r0, r3, #0
 800681c:	f7f9 fe32 	bl	8000484 <__aeabi_fadd>
 8006820:	1c03      	adds	r3, r0, #0
 8006822:	1c18      	adds	r0, r3, #0
 8006824:	f7fc f9ca 	bl	8002bbc <__aeabi_f2d>
 8006828:	0003      	movs	r3, r0
 800682a:	000c      	movs	r4, r1
 800682c:	0018      	movs	r0, r3
 800682e:	0021      	movs	r1, r4
 8006830:	f002 ff7e 	bl	8009730 <floor>
 8006834:	0004      	movs	r4, r0
 8006836:	000d      	movs	r5, r1
 8006838:	003b      	movs	r3, r7
 800683a:	2200      	movs	r2, #0
 800683c:	5e9b      	ldrsh	r3, [r3, r2]
 800683e:	0018      	movs	r0, r3
 8006840:	f7fc f97a 	bl	8002b38 <__aeabi_i2d>
 8006844:	0002      	movs	r2, r0
 8006846:	000b      	movs	r3, r1
 8006848:	0020      	movs	r0, r4
 800684a:	0029      	movs	r1, r5
 800684c:	f7f9 fdf2 	bl	8000434 <__aeabi_dcmplt>
 8006850:	1e03      	subs	r3, r0, #0
 8006852:	d000      	beq.n	8006856 <MoveL+0x386>
 8006854:	e6df      	b.n	8006616 <MoveL+0x146>
				}

				UstawManipulator(X2,Y2,Z2);
 8006856:	232c      	movs	r3, #44	; 0x2c
 8006858:	18fb      	adds	r3, r7, r3
 800685a:	2200      	movs	r2, #0
 800685c:	5e9a      	ldrsh	r2, [r3, r2]
 800685e:	2328      	movs	r3, #40	; 0x28
 8006860:	18fb      	adds	r3, r7, r3
 8006862:	2100      	movs	r1, #0
 8006864:	5e59      	ldrsh	r1, [r3, r1]
 8006866:	003b      	movs	r3, r7
 8006868:	2000      	movs	r0, #0
 800686a:	5e1b      	ldrsh	r3, [r3, r0]
 800686c:	0018      	movs	r0, r3
 800686e:	f7ff fb89 	bl	8005f84 <UstawManipulator>
 8006872:	e307      	b.n	8006e84 <MoveL+0x9b4>

			}
			else if (OdlegloscY > 0 && OdlegloscZ <= 0)
 8006874:	230a      	movs	r3, #10
 8006876:	18fb      	adds	r3, r7, r3
 8006878:	2200      	movs	r2, #0
 800687a:	5e9b      	ldrsh	r3, [r3, r2]
 800687c:	2b00      	cmp	r3, #0
 800687e:	dc00      	bgt.n	8006882 <MoveL+0x3b2>
 8006880:	e10b      	b.n	8006a9a <MoveL+0x5ca>
 8006882:	2308      	movs	r3, #8
 8006884:	18fb      	adds	r3, r7, r3
 8006886:	2200      	movs	r2, #0
 8006888:	5e9b      	ldrsh	r3, [r3, r2]
 800688a:	2b00      	cmp	r3, #0
 800688c:	dd00      	ble.n	8006890 <MoveL+0x3c0>
 800688e:	e104      	b.n	8006a9a <MoveL+0x5ca>
			{
				x = X1;
 8006890:	2312      	movs	r3, #18
 8006892:	18fb      	adds	r3, r7, r3
 8006894:	1dba      	adds	r2, r7, #6
 8006896:	8812      	ldrh	r2, [r2, #0]
 8006898:	801a      	strh	r2, [r3, #0]

				while ((X1 > X2 && floor(x - Podzial) > X2) || (X1 < X2 && floor(x + Podzial) < X2))
 800689a:	e091      	b.n	80069c0 <MoveL+0x4f0>
				{
					if (X1 > X2)
 800689c:	1dba      	adds	r2, r7, #6
 800689e:	003b      	movs	r3, r7
 80068a0:	2100      	movs	r1, #0
 80068a2:	5e52      	ldrsh	r2, [r2, r1]
 80068a4:	2100      	movs	r1, #0
 80068a6:	5e5b      	ldrsh	r3, [r3, r1]
 80068a8:	429a      	cmp	r2, r3
 80068aa:	dd20      	ble.n	80068ee <MoveL+0x41e>
						x = floor(x - Podzial);
 80068ac:	2312      	movs	r3, #18
 80068ae:	18fb      	adds	r3, r7, r3
 80068b0:	2200      	movs	r2, #0
 80068b2:	5e9b      	ldrsh	r3, [r3, r2]
 80068b4:	0018      	movs	r0, r3
 80068b6:	f7fa fb7b 	bl	8000fb0 <__aeabi_i2f>
 80068ba:	1c03      	adds	r3, r0, #0
 80068bc:	6979      	ldr	r1, [r7, #20]
 80068be:	1c18      	adds	r0, r3, #0
 80068c0:	f7fa f9da 	bl	8000c78 <__aeabi_fsub>
 80068c4:	1c03      	adds	r3, r0, #0
 80068c6:	1c18      	adds	r0, r3, #0
 80068c8:	f7fc f978 	bl	8002bbc <__aeabi_f2d>
 80068cc:	0003      	movs	r3, r0
 80068ce:	000c      	movs	r4, r1
 80068d0:	0018      	movs	r0, r3
 80068d2:	0021      	movs	r1, r4
 80068d4:	f002 ff2c 	bl	8009730 <floor>
 80068d8:	0002      	movs	r2, r0
 80068da:	000b      	movs	r3, r1
 80068dc:	2112      	movs	r1, #18
 80068de:	187c      	adds	r4, r7, r1
 80068e0:	0010      	movs	r0, r2
 80068e2:	0019      	movs	r1, r3
 80068e4:	f7fc f8f4 	bl	8002ad0 <__aeabi_d2iz>
 80068e8:	0003      	movs	r3, r0
 80068ea:	8023      	strh	r3, [r4, #0]
 80068ec:	e01f      	b.n	800692e <MoveL+0x45e>
					else
						x = floor(x + Podzial);
 80068ee:	2312      	movs	r3, #18
 80068f0:	18fb      	adds	r3, r7, r3
 80068f2:	2200      	movs	r2, #0
 80068f4:	5e9b      	ldrsh	r3, [r3, r2]
 80068f6:	0018      	movs	r0, r3
 80068f8:	f7fa fb5a 	bl	8000fb0 <__aeabi_i2f>
 80068fc:	1c03      	adds	r3, r0, #0
 80068fe:	6979      	ldr	r1, [r7, #20]
 8006900:	1c18      	adds	r0, r3, #0
 8006902:	f7f9 fdbf 	bl	8000484 <__aeabi_fadd>
 8006906:	1c03      	adds	r3, r0, #0
 8006908:	1c18      	adds	r0, r3, #0
 800690a:	f7fc f957 	bl	8002bbc <__aeabi_f2d>
 800690e:	0003      	movs	r3, r0
 8006910:	000c      	movs	r4, r1
 8006912:	0018      	movs	r0, r3
 8006914:	0021      	movs	r1, r4
 8006916:	f002 ff0b 	bl	8009730 <floor>
 800691a:	0002      	movs	r2, r0
 800691c:	000b      	movs	r3, r1
 800691e:	2112      	movs	r1, #18
 8006920:	187c      	adds	r4, r7, r1
 8006922:	0010      	movs	r0, r2
 8006924:	0019      	movs	r1, r3
 8006926:	f7fc f8d3 	bl	8002ad0 <__aeabi_d2iz>
 800692a:	0003      	movs	r3, r0
 800692c:	8023      	strh	r3, [r4, #0]

					y = floor(((x - X1) * (Y2 - Y1) / (X2 - X1)) + Y1);
 800692e:	2312      	movs	r3, #18
 8006930:	18fb      	adds	r3, r7, r3
 8006932:	2200      	movs	r2, #0
 8006934:	5e9a      	ldrsh	r2, [r3, r2]
 8006936:	1dbb      	adds	r3, r7, #6
 8006938:	2100      	movs	r1, #0
 800693a:	5e5b      	ldrsh	r3, [r3, r1]
 800693c:	1ad3      	subs	r3, r2, r3
 800693e:	2228      	movs	r2, #40	; 0x28
 8006940:	18ba      	adds	r2, r7, r2
 8006942:	2100      	movs	r1, #0
 8006944:	5e51      	ldrsh	r1, [r2, r1]
 8006946:	1d3a      	adds	r2, r7, #4
 8006948:	2000      	movs	r0, #0
 800694a:	5e12      	ldrsh	r2, [r2, r0]
 800694c:	1a8a      	subs	r2, r1, r2
 800694e:	435a      	muls	r2, r3
 8006950:	0010      	movs	r0, r2
 8006952:	003b      	movs	r3, r7
 8006954:	2200      	movs	r2, #0
 8006956:	5e9a      	ldrsh	r2, [r3, r2]
 8006958:	1dbb      	adds	r3, r7, #6
 800695a:	2100      	movs	r1, #0
 800695c:	5e5b      	ldrsh	r3, [r3, r1]
 800695e:	1ad3      	subs	r3, r2, r3
 8006960:	0019      	movs	r1, r3
 8006962:	f7f9 fc65 	bl	8000230 <__divsi3>
 8006966:	0003      	movs	r3, r0
 8006968:	001a      	movs	r2, r3
 800696a:	1d3b      	adds	r3, r7, #4
 800696c:	2100      	movs	r1, #0
 800696e:	5e5b      	ldrsh	r3, [r3, r1]
 8006970:	18d3      	adds	r3, r2, r3
 8006972:	0018      	movs	r0, r3
 8006974:	f7fc f8e0 	bl	8002b38 <__aeabi_i2d>
 8006978:	0003      	movs	r3, r0
 800697a:	000c      	movs	r4, r1
 800697c:	0018      	movs	r0, r3
 800697e:	0021      	movs	r1, r4
 8006980:	f002 fed6 	bl	8009730 <floor>
 8006984:	0002      	movs	r2, r0
 8006986:	000b      	movs	r3, r1
 8006988:	2110      	movs	r1, #16
 800698a:	187c      	adds	r4, r7, r1
 800698c:	0010      	movs	r0, r2
 800698e:	0019      	movs	r1, r3
 8006990:	f7fc f89e 	bl	8002ad0 <__aeabi_d2iz>
 8006994:	0003      	movs	r3, r0
 8006996:	8023      	strh	r3, [r4, #0]
					z = Z1;
 8006998:	230e      	movs	r3, #14
 800699a:	18fb      	adds	r3, r7, r3
 800699c:	1cba      	adds	r2, r7, #2
 800699e:	8812      	ldrh	r2, [r2, #0]
 80069a0:	801a      	strh	r2, [r3, #0]

					UstawManipulator(x, y, z);
 80069a2:	230e      	movs	r3, #14
 80069a4:	18fb      	adds	r3, r7, r3
 80069a6:	2200      	movs	r2, #0
 80069a8:	5e9a      	ldrsh	r2, [r3, r2]
 80069aa:	2310      	movs	r3, #16
 80069ac:	18fb      	adds	r3, r7, r3
 80069ae:	2100      	movs	r1, #0
 80069b0:	5e59      	ldrsh	r1, [r3, r1]
 80069b2:	2312      	movs	r3, #18
 80069b4:	18fb      	adds	r3, r7, r3
 80069b6:	2000      	movs	r0, #0
 80069b8:	5e1b      	ldrsh	r3, [r3, r0]
 80069ba:	0018      	movs	r0, r3
 80069bc:	f7ff fae2 	bl	8005f84 <UstawManipulator>
				while ((X1 > X2 && floor(x - Podzial) > X2) || (X1 < X2 && floor(x + Podzial) < X2))
 80069c0:	1dba      	adds	r2, r7, #6
 80069c2:	003b      	movs	r3, r7
 80069c4:	2100      	movs	r1, #0
 80069c6:	5e52      	ldrsh	r2, [r2, r1]
 80069c8:	2100      	movs	r1, #0
 80069ca:	5e5b      	ldrsh	r3, [r3, r1]
 80069cc:	429a      	cmp	r2, r3
 80069ce:	dd26      	ble.n	8006a1e <MoveL+0x54e>
 80069d0:	2312      	movs	r3, #18
 80069d2:	18fb      	adds	r3, r7, r3
 80069d4:	2200      	movs	r2, #0
 80069d6:	5e9b      	ldrsh	r3, [r3, r2]
 80069d8:	0018      	movs	r0, r3
 80069da:	f7fa fae9 	bl	8000fb0 <__aeabi_i2f>
 80069de:	1c03      	adds	r3, r0, #0
 80069e0:	6979      	ldr	r1, [r7, #20]
 80069e2:	1c18      	adds	r0, r3, #0
 80069e4:	f7fa f948 	bl	8000c78 <__aeabi_fsub>
 80069e8:	1c03      	adds	r3, r0, #0
 80069ea:	1c18      	adds	r0, r3, #0
 80069ec:	f7fc f8e6 	bl	8002bbc <__aeabi_f2d>
 80069f0:	0003      	movs	r3, r0
 80069f2:	000c      	movs	r4, r1
 80069f4:	0018      	movs	r0, r3
 80069f6:	0021      	movs	r1, r4
 80069f8:	f002 fe9a 	bl	8009730 <floor>
 80069fc:	0004      	movs	r4, r0
 80069fe:	000d      	movs	r5, r1
 8006a00:	003b      	movs	r3, r7
 8006a02:	2200      	movs	r2, #0
 8006a04:	5e9b      	ldrsh	r3, [r3, r2]
 8006a06:	0018      	movs	r0, r3
 8006a08:	f7fc f896 	bl	8002b38 <__aeabi_i2d>
 8006a0c:	0002      	movs	r2, r0
 8006a0e:	000b      	movs	r3, r1
 8006a10:	0020      	movs	r0, r4
 8006a12:	0029      	movs	r1, r5
 8006a14:	f7f9 fd22 	bl	800045c <__aeabi_dcmpgt>
 8006a18:	1e03      	subs	r3, r0, #0
 8006a1a:	d000      	beq.n	8006a1e <MoveL+0x54e>
 8006a1c:	e73e      	b.n	800689c <MoveL+0x3cc>
 8006a1e:	1dba      	adds	r2, r7, #6
 8006a20:	003b      	movs	r3, r7
 8006a22:	2100      	movs	r1, #0
 8006a24:	5e52      	ldrsh	r2, [r2, r1]
 8006a26:	2100      	movs	r1, #0
 8006a28:	5e5b      	ldrsh	r3, [r3, r1]
 8006a2a:	429a      	cmp	r2, r3
 8006a2c:	da26      	bge.n	8006a7c <MoveL+0x5ac>
 8006a2e:	2312      	movs	r3, #18
 8006a30:	18fb      	adds	r3, r7, r3
 8006a32:	2200      	movs	r2, #0
 8006a34:	5e9b      	ldrsh	r3, [r3, r2]
 8006a36:	0018      	movs	r0, r3
 8006a38:	f7fa faba 	bl	8000fb0 <__aeabi_i2f>
 8006a3c:	1c03      	adds	r3, r0, #0
 8006a3e:	6979      	ldr	r1, [r7, #20]
 8006a40:	1c18      	adds	r0, r3, #0
 8006a42:	f7f9 fd1f 	bl	8000484 <__aeabi_fadd>
 8006a46:	1c03      	adds	r3, r0, #0
 8006a48:	1c18      	adds	r0, r3, #0
 8006a4a:	f7fc f8b7 	bl	8002bbc <__aeabi_f2d>
 8006a4e:	0003      	movs	r3, r0
 8006a50:	000c      	movs	r4, r1
 8006a52:	0018      	movs	r0, r3
 8006a54:	0021      	movs	r1, r4
 8006a56:	f002 fe6b 	bl	8009730 <floor>
 8006a5a:	0004      	movs	r4, r0
 8006a5c:	000d      	movs	r5, r1
 8006a5e:	003b      	movs	r3, r7
 8006a60:	2200      	movs	r2, #0
 8006a62:	5e9b      	ldrsh	r3, [r3, r2]
 8006a64:	0018      	movs	r0, r3
 8006a66:	f7fc f867 	bl	8002b38 <__aeabi_i2d>
 8006a6a:	0002      	movs	r2, r0
 8006a6c:	000b      	movs	r3, r1
 8006a6e:	0020      	movs	r0, r4
 8006a70:	0029      	movs	r1, r5
 8006a72:	f7f9 fcdf 	bl	8000434 <__aeabi_dcmplt>
 8006a76:	1e03      	subs	r3, r0, #0
 8006a78:	d000      	beq.n	8006a7c <MoveL+0x5ac>
 8006a7a:	e70f      	b.n	800689c <MoveL+0x3cc>
				}

				UstawManipulator(X2, Y2, Z2);
 8006a7c:	232c      	movs	r3, #44	; 0x2c
 8006a7e:	18fb      	adds	r3, r7, r3
 8006a80:	2200      	movs	r2, #0
 8006a82:	5e9a      	ldrsh	r2, [r3, r2]
 8006a84:	2328      	movs	r3, #40	; 0x28
 8006a86:	18fb      	adds	r3, r7, r3
 8006a88:	2100      	movs	r1, #0
 8006a8a:	5e59      	ldrsh	r1, [r3, r1]
 8006a8c:	003b      	movs	r3, r7
 8006a8e:	2000      	movs	r0, #0
 8006a90:	5e1b      	ldrsh	r3, [r3, r0]
 8006a92:	0018      	movs	r0, r3
 8006a94:	f7ff fa76 	bl	8005f84 <UstawManipulator>
 8006a98:	e1f4      	b.n	8006e84 <MoveL+0x9b4>
			}
			else if( OdlegloscZ > 0 && OdlegloscY <= 0)
 8006a9a:	2308      	movs	r3, #8
 8006a9c:	18fb      	adds	r3, r7, r3
 8006a9e:	2200      	movs	r2, #0
 8006aa0:	5e9b      	ldrsh	r3, [r3, r2]
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	dc00      	bgt.n	8006aa8 <MoveL+0x5d8>
 8006aa6:	e10b      	b.n	8006cc0 <MoveL+0x7f0>
 8006aa8:	230a      	movs	r3, #10
 8006aaa:	18fb      	adds	r3, r7, r3
 8006aac:	2200      	movs	r2, #0
 8006aae:	5e9b      	ldrsh	r3, [r3, r2]
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	dd00      	ble.n	8006ab6 <MoveL+0x5e6>
 8006ab4:	e104      	b.n	8006cc0 <MoveL+0x7f0>
			{
				x = X1;
 8006ab6:	2312      	movs	r3, #18
 8006ab8:	18fb      	adds	r3, r7, r3
 8006aba:	1dba      	adds	r2, r7, #6
 8006abc:	8812      	ldrh	r2, [r2, #0]
 8006abe:	801a      	strh	r2, [r3, #0]

				while ((X1 > X2 && floor(x - Podzial) > X2) || (X1 < X2 && floor(x + Podzial) < X2))
 8006ac0:	e091      	b.n	8006be6 <MoveL+0x716>
				{
					if (X1 > X2)
 8006ac2:	1dba      	adds	r2, r7, #6
 8006ac4:	003b      	movs	r3, r7
 8006ac6:	2100      	movs	r1, #0
 8006ac8:	5e52      	ldrsh	r2, [r2, r1]
 8006aca:	2100      	movs	r1, #0
 8006acc:	5e5b      	ldrsh	r3, [r3, r1]
 8006ace:	429a      	cmp	r2, r3
 8006ad0:	dd20      	ble.n	8006b14 <MoveL+0x644>
						x = floor(x - Podzial);
 8006ad2:	2312      	movs	r3, #18
 8006ad4:	18fb      	adds	r3, r7, r3
 8006ad6:	2200      	movs	r2, #0
 8006ad8:	5e9b      	ldrsh	r3, [r3, r2]
 8006ada:	0018      	movs	r0, r3
 8006adc:	f7fa fa68 	bl	8000fb0 <__aeabi_i2f>
 8006ae0:	1c03      	adds	r3, r0, #0
 8006ae2:	6979      	ldr	r1, [r7, #20]
 8006ae4:	1c18      	adds	r0, r3, #0
 8006ae6:	f7fa f8c7 	bl	8000c78 <__aeabi_fsub>
 8006aea:	1c03      	adds	r3, r0, #0
 8006aec:	1c18      	adds	r0, r3, #0
 8006aee:	f7fc f865 	bl	8002bbc <__aeabi_f2d>
 8006af2:	0003      	movs	r3, r0
 8006af4:	000c      	movs	r4, r1
 8006af6:	0018      	movs	r0, r3
 8006af8:	0021      	movs	r1, r4
 8006afa:	f002 fe19 	bl	8009730 <floor>
 8006afe:	0002      	movs	r2, r0
 8006b00:	000b      	movs	r3, r1
 8006b02:	2112      	movs	r1, #18
 8006b04:	187c      	adds	r4, r7, r1
 8006b06:	0010      	movs	r0, r2
 8006b08:	0019      	movs	r1, r3
 8006b0a:	f7fb ffe1 	bl	8002ad0 <__aeabi_d2iz>
 8006b0e:	0003      	movs	r3, r0
 8006b10:	8023      	strh	r3, [r4, #0]
 8006b12:	e01f      	b.n	8006b54 <MoveL+0x684>
					else
						x = floor(x + Podzial);
 8006b14:	2312      	movs	r3, #18
 8006b16:	18fb      	adds	r3, r7, r3
 8006b18:	2200      	movs	r2, #0
 8006b1a:	5e9b      	ldrsh	r3, [r3, r2]
 8006b1c:	0018      	movs	r0, r3
 8006b1e:	f7fa fa47 	bl	8000fb0 <__aeabi_i2f>
 8006b22:	1c03      	adds	r3, r0, #0
 8006b24:	6979      	ldr	r1, [r7, #20]
 8006b26:	1c18      	adds	r0, r3, #0
 8006b28:	f7f9 fcac 	bl	8000484 <__aeabi_fadd>
 8006b2c:	1c03      	adds	r3, r0, #0
 8006b2e:	1c18      	adds	r0, r3, #0
 8006b30:	f7fc f844 	bl	8002bbc <__aeabi_f2d>
 8006b34:	0003      	movs	r3, r0
 8006b36:	000c      	movs	r4, r1
 8006b38:	0018      	movs	r0, r3
 8006b3a:	0021      	movs	r1, r4
 8006b3c:	f002 fdf8 	bl	8009730 <floor>
 8006b40:	0002      	movs	r2, r0
 8006b42:	000b      	movs	r3, r1
 8006b44:	2112      	movs	r1, #18
 8006b46:	187c      	adds	r4, r7, r1
 8006b48:	0010      	movs	r0, r2
 8006b4a:	0019      	movs	r1, r3
 8006b4c:	f7fb ffc0 	bl	8002ad0 <__aeabi_d2iz>
 8006b50:	0003      	movs	r3, r0
 8006b52:	8023      	strh	r3, [r4, #0]

					y = Y1;
 8006b54:	2310      	movs	r3, #16
 8006b56:	18fb      	adds	r3, r7, r3
 8006b58:	1d3a      	adds	r2, r7, #4
 8006b5a:	8812      	ldrh	r2, [r2, #0]
 8006b5c:	801a      	strh	r2, [r3, #0]
					z = floor(((x - X1)*(Z2 - Z1)/(X2 - X1)) + Z1);
 8006b5e:	2312      	movs	r3, #18
 8006b60:	18fb      	adds	r3, r7, r3
 8006b62:	2200      	movs	r2, #0
 8006b64:	5e9a      	ldrsh	r2, [r3, r2]
 8006b66:	1dbb      	adds	r3, r7, #6
 8006b68:	2100      	movs	r1, #0
 8006b6a:	5e5b      	ldrsh	r3, [r3, r1]
 8006b6c:	1ad3      	subs	r3, r2, r3
 8006b6e:	222c      	movs	r2, #44	; 0x2c
 8006b70:	18ba      	adds	r2, r7, r2
 8006b72:	2100      	movs	r1, #0
 8006b74:	5e51      	ldrsh	r1, [r2, r1]
 8006b76:	1cba      	adds	r2, r7, #2
 8006b78:	2000      	movs	r0, #0
 8006b7a:	5e12      	ldrsh	r2, [r2, r0]
 8006b7c:	1a8a      	subs	r2, r1, r2
 8006b7e:	435a      	muls	r2, r3
 8006b80:	0010      	movs	r0, r2
 8006b82:	003b      	movs	r3, r7
 8006b84:	2200      	movs	r2, #0
 8006b86:	5e9a      	ldrsh	r2, [r3, r2]
 8006b88:	1dbb      	adds	r3, r7, #6
 8006b8a:	2100      	movs	r1, #0
 8006b8c:	5e5b      	ldrsh	r3, [r3, r1]
 8006b8e:	1ad3      	subs	r3, r2, r3
 8006b90:	0019      	movs	r1, r3
 8006b92:	f7f9 fb4d 	bl	8000230 <__divsi3>
 8006b96:	0003      	movs	r3, r0
 8006b98:	001a      	movs	r2, r3
 8006b9a:	1cbb      	adds	r3, r7, #2
 8006b9c:	2100      	movs	r1, #0
 8006b9e:	5e5b      	ldrsh	r3, [r3, r1]
 8006ba0:	18d3      	adds	r3, r2, r3
 8006ba2:	0018      	movs	r0, r3
 8006ba4:	f7fb ffc8 	bl	8002b38 <__aeabi_i2d>
 8006ba8:	0003      	movs	r3, r0
 8006baa:	000c      	movs	r4, r1
 8006bac:	0018      	movs	r0, r3
 8006bae:	0021      	movs	r1, r4
 8006bb0:	f002 fdbe 	bl	8009730 <floor>
 8006bb4:	0002      	movs	r2, r0
 8006bb6:	000b      	movs	r3, r1
 8006bb8:	210e      	movs	r1, #14
 8006bba:	187c      	adds	r4, r7, r1
 8006bbc:	0010      	movs	r0, r2
 8006bbe:	0019      	movs	r1, r3
 8006bc0:	f7fb ff86 	bl	8002ad0 <__aeabi_d2iz>
 8006bc4:	0003      	movs	r3, r0
 8006bc6:	8023      	strh	r3, [r4, #0]

					UstawManipulator(x, y, z);
 8006bc8:	230e      	movs	r3, #14
 8006bca:	18fb      	adds	r3, r7, r3
 8006bcc:	2200      	movs	r2, #0
 8006bce:	5e9a      	ldrsh	r2, [r3, r2]
 8006bd0:	2310      	movs	r3, #16
 8006bd2:	18fb      	adds	r3, r7, r3
 8006bd4:	2100      	movs	r1, #0
 8006bd6:	5e59      	ldrsh	r1, [r3, r1]
 8006bd8:	2312      	movs	r3, #18
 8006bda:	18fb      	adds	r3, r7, r3
 8006bdc:	2000      	movs	r0, #0
 8006bde:	5e1b      	ldrsh	r3, [r3, r0]
 8006be0:	0018      	movs	r0, r3
 8006be2:	f7ff f9cf 	bl	8005f84 <UstawManipulator>
				while ((X1 > X2 && floor(x - Podzial) > X2) || (X1 < X2 && floor(x + Podzial) < X2))
 8006be6:	1dba      	adds	r2, r7, #6
 8006be8:	003b      	movs	r3, r7
 8006bea:	2100      	movs	r1, #0
 8006bec:	5e52      	ldrsh	r2, [r2, r1]
 8006bee:	2100      	movs	r1, #0
 8006bf0:	5e5b      	ldrsh	r3, [r3, r1]
 8006bf2:	429a      	cmp	r2, r3
 8006bf4:	dd26      	ble.n	8006c44 <MoveL+0x774>
 8006bf6:	2312      	movs	r3, #18
 8006bf8:	18fb      	adds	r3, r7, r3
 8006bfa:	2200      	movs	r2, #0
 8006bfc:	5e9b      	ldrsh	r3, [r3, r2]
 8006bfe:	0018      	movs	r0, r3
 8006c00:	f7fa f9d6 	bl	8000fb0 <__aeabi_i2f>
 8006c04:	1c03      	adds	r3, r0, #0
 8006c06:	6979      	ldr	r1, [r7, #20]
 8006c08:	1c18      	adds	r0, r3, #0
 8006c0a:	f7fa f835 	bl	8000c78 <__aeabi_fsub>
 8006c0e:	1c03      	adds	r3, r0, #0
 8006c10:	1c18      	adds	r0, r3, #0
 8006c12:	f7fb ffd3 	bl	8002bbc <__aeabi_f2d>
 8006c16:	0003      	movs	r3, r0
 8006c18:	000c      	movs	r4, r1
 8006c1a:	0018      	movs	r0, r3
 8006c1c:	0021      	movs	r1, r4
 8006c1e:	f002 fd87 	bl	8009730 <floor>
 8006c22:	0004      	movs	r4, r0
 8006c24:	000d      	movs	r5, r1
 8006c26:	003b      	movs	r3, r7
 8006c28:	2200      	movs	r2, #0
 8006c2a:	5e9b      	ldrsh	r3, [r3, r2]
 8006c2c:	0018      	movs	r0, r3
 8006c2e:	f7fb ff83 	bl	8002b38 <__aeabi_i2d>
 8006c32:	0002      	movs	r2, r0
 8006c34:	000b      	movs	r3, r1
 8006c36:	0020      	movs	r0, r4
 8006c38:	0029      	movs	r1, r5
 8006c3a:	f7f9 fc0f 	bl	800045c <__aeabi_dcmpgt>
 8006c3e:	1e03      	subs	r3, r0, #0
 8006c40:	d000      	beq.n	8006c44 <MoveL+0x774>
 8006c42:	e73e      	b.n	8006ac2 <MoveL+0x5f2>
 8006c44:	1dba      	adds	r2, r7, #6
 8006c46:	003b      	movs	r3, r7
 8006c48:	2100      	movs	r1, #0
 8006c4a:	5e52      	ldrsh	r2, [r2, r1]
 8006c4c:	2100      	movs	r1, #0
 8006c4e:	5e5b      	ldrsh	r3, [r3, r1]
 8006c50:	429a      	cmp	r2, r3
 8006c52:	da26      	bge.n	8006ca2 <MoveL+0x7d2>
 8006c54:	2312      	movs	r3, #18
 8006c56:	18fb      	adds	r3, r7, r3
 8006c58:	2200      	movs	r2, #0
 8006c5a:	5e9b      	ldrsh	r3, [r3, r2]
 8006c5c:	0018      	movs	r0, r3
 8006c5e:	f7fa f9a7 	bl	8000fb0 <__aeabi_i2f>
 8006c62:	1c03      	adds	r3, r0, #0
 8006c64:	6979      	ldr	r1, [r7, #20]
 8006c66:	1c18      	adds	r0, r3, #0
 8006c68:	f7f9 fc0c 	bl	8000484 <__aeabi_fadd>
 8006c6c:	1c03      	adds	r3, r0, #0
 8006c6e:	1c18      	adds	r0, r3, #0
 8006c70:	f7fb ffa4 	bl	8002bbc <__aeabi_f2d>
 8006c74:	0003      	movs	r3, r0
 8006c76:	000c      	movs	r4, r1
 8006c78:	0018      	movs	r0, r3
 8006c7a:	0021      	movs	r1, r4
 8006c7c:	f002 fd58 	bl	8009730 <floor>
 8006c80:	0004      	movs	r4, r0
 8006c82:	000d      	movs	r5, r1
 8006c84:	003b      	movs	r3, r7
 8006c86:	2200      	movs	r2, #0
 8006c88:	5e9b      	ldrsh	r3, [r3, r2]
 8006c8a:	0018      	movs	r0, r3
 8006c8c:	f7fb ff54 	bl	8002b38 <__aeabi_i2d>
 8006c90:	0002      	movs	r2, r0
 8006c92:	000b      	movs	r3, r1
 8006c94:	0020      	movs	r0, r4
 8006c96:	0029      	movs	r1, r5
 8006c98:	f7f9 fbcc 	bl	8000434 <__aeabi_dcmplt>
 8006c9c:	1e03      	subs	r3, r0, #0
 8006c9e:	d000      	beq.n	8006ca2 <MoveL+0x7d2>
 8006ca0:	e70f      	b.n	8006ac2 <MoveL+0x5f2>
				}

				UstawManipulator(X2, Y2, Z2);
 8006ca2:	232c      	movs	r3, #44	; 0x2c
 8006ca4:	18fb      	adds	r3, r7, r3
 8006ca6:	2200      	movs	r2, #0
 8006ca8:	5e9a      	ldrsh	r2, [r3, r2]
 8006caa:	2328      	movs	r3, #40	; 0x28
 8006cac:	18fb      	adds	r3, r7, r3
 8006cae:	2100      	movs	r1, #0
 8006cb0:	5e59      	ldrsh	r1, [r3, r1]
 8006cb2:	003b      	movs	r3, r7
 8006cb4:	2000      	movs	r0, #0
 8006cb6:	5e1b      	ldrsh	r3, [r3, r0]
 8006cb8:	0018      	movs	r0, r3
 8006cba:	f7ff f963 	bl	8005f84 <UstawManipulator>
 8006cbe:	e0e1      	b.n	8006e84 <MoveL+0x9b4>

			}
			else if (OdlegloscZ <= 0 && OdlegloscY <= 0)
 8006cc0:	2308      	movs	r3, #8
 8006cc2:	18fb      	adds	r3, r7, r3
 8006cc4:	2200      	movs	r2, #0
 8006cc6:	5e9b      	ldrsh	r3, [r3, r2]
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	dd00      	ble.n	8006cce <MoveL+0x7fe>
 8006ccc:	e0da      	b.n	8006e84 <MoveL+0x9b4>
 8006cce:	230a      	movs	r3, #10
 8006cd0:	18fb      	adds	r3, r7, r3
 8006cd2:	2200      	movs	r2, #0
 8006cd4:	5e9b      	ldrsh	r3, [r3, r2]
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	dd00      	ble.n	8006cdc <MoveL+0x80c>
 8006cda:	e0d3      	b.n	8006e84 <MoveL+0x9b4>
			{
				x = X1;
 8006cdc:	2312      	movs	r3, #18
 8006cde:	18fb      	adds	r3, r7, r3
 8006ce0:	1dba      	adds	r2, r7, #6
 8006ce2:	8812      	ldrh	r2, [r2, #0]
 8006ce4:	801a      	strh	r2, [r3, #0]

				while((X1 > X2 && floor(x - Podzial) > X2) || (X1 < X2 && floor(x + Podzial) < X2))
 8006ce6:	e061      	b.n	8006dac <MoveL+0x8dc>
				{
					if (X1 > X2)
 8006ce8:	1dba      	adds	r2, r7, #6
 8006cea:	003b      	movs	r3, r7
 8006cec:	2100      	movs	r1, #0
 8006cee:	5e52      	ldrsh	r2, [r2, r1]
 8006cf0:	2100      	movs	r1, #0
 8006cf2:	5e5b      	ldrsh	r3, [r3, r1]
 8006cf4:	429a      	cmp	r2, r3
 8006cf6:	dd20      	ble.n	8006d3a <MoveL+0x86a>
						x = floor(x - Podzial);
 8006cf8:	2312      	movs	r3, #18
 8006cfa:	18fb      	adds	r3, r7, r3
 8006cfc:	2200      	movs	r2, #0
 8006cfe:	5e9b      	ldrsh	r3, [r3, r2]
 8006d00:	0018      	movs	r0, r3
 8006d02:	f7fa f955 	bl	8000fb0 <__aeabi_i2f>
 8006d06:	1c03      	adds	r3, r0, #0
 8006d08:	6979      	ldr	r1, [r7, #20]
 8006d0a:	1c18      	adds	r0, r3, #0
 8006d0c:	f7f9 ffb4 	bl	8000c78 <__aeabi_fsub>
 8006d10:	1c03      	adds	r3, r0, #0
 8006d12:	1c18      	adds	r0, r3, #0
 8006d14:	f7fb ff52 	bl	8002bbc <__aeabi_f2d>
 8006d18:	0003      	movs	r3, r0
 8006d1a:	000c      	movs	r4, r1
 8006d1c:	0018      	movs	r0, r3
 8006d1e:	0021      	movs	r1, r4
 8006d20:	f002 fd06 	bl	8009730 <floor>
 8006d24:	0002      	movs	r2, r0
 8006d26:	000b      	movs	r3, r1
 8006d28:	2112      	movs	r1, #18
 8006d2a:	187c      	adds	r4, r7, r1
 8006d2c:	0010      	movs	r0, r2
 8006d2e:	0019      	movs	r1, r3
 8006d30:	f7fb fece 	bl	8002ad0 <__aeabi_d2iz>
 8006d34:	0003      	movs	r3, r0
 8006d36:	8023      	strh	r3, [r4, #0]
 8006d38:	e01f      	b.n	8006d7a <MoveL+0x8aa>
					else
						x = floor(x + Podzial);
 8006d3a:	2312      	movs	r3, #18
 8006d3c:	18fb      	adds	r3, r7, r3
 8006d3e:	2200      	movs	r2, #0
 8006d40:	5e9b      	ldrsh	r3, [r3, r2]
 8006d42:	0018      	movs	r0, r3
 8006d44:	f7fa f934 	bl	8000fb0 <__aeabi_i2f>
 8006d48:	1c03      	adds	r3, r0, #0
 8006d4a:	6979      	ldr	r1, [r7, #20]
 8006d4c:	1c18      	adds	r0, r3, #0
 8006d4e:	f7f9 fb99 	bl	8000484 <__aeabi_fadd>
 8006d52:	1c03      	adds	r3, r0, #0
 8006d54:	1c18      	adds	r0, r3, #0
 8006d56:	f7fb ff31 	bl	8002bbc <__aeabi_f2d>
 8006d5a:	0003      	movs	r3, r0
 8006d5c:	000c      	movs	r4, r1
 8006d5e:	0018      	movs	r0, r3
 8006d60:	0021      	movs	r1, r4
 8006d62:	f002 fce5 	bl	8009730 <floor>
 8006d66:	0002      	movs	r2, r0
 8006d68:	000b      	movs	r3, r1
 8006d6a:	2112      	movs	r1, #18
 8006d6c:	187c      	adds	r4, r7, r1
 8006d6e:	0010      	movs	r0, r2
 8006d70:	0019      	movs	r1, r3
 8006d72:	f7fb fead 	bl	8002ad0 <__aeabi_d2iz>
 8006d76:	0003      	movs	r3, r0
 8006d78:	8023      	strh	r3, [r4, #0]

					y = Y1;
 8006d7a:	2310      	movs	r3, #16
 8006d7c:	18fb      	adds	r3, r7, r3
 8006d7e:	1d3a      	adds	r2, r7, #4
 8006d80:	8812      	ldrh	r2, [r2, #0]
 8006d82:	801a      	strh	r2, [r3, #0]
					z = Z1;
 8006d84:	230e      	movs	r3, #14
 8006d86:	18fb      	adds	r3, r7, r3
 8006d88:	1cba      	adds	r2, r7, #2
 8006d8a:	8812      	ldrh	r2, [r2, #0]
 8006d8c:	801a      	strh	r2, [r3, #0]

					UstawManipulator(x, y, z);
 8006d8e:	230e      	movs	r3, #14
 8006d90:	18fb      	adds	r3, r7, r3
 8006d92:	2200      	movs	r2, #0
 8006d94:	5e9a      	ldrsh	r2, [r3, r2]
 8006d96:	2310      	movs	r3, #16
 8006d98:	18fb      	adds	r3, r7, r3
 8006d9a:	2100      	movs	r1, #0
 8006d9c:	5e59      	ldrsh	r1, [r3, r1]
 8006d9e:	2312      	movs	r3, #18
 8006da0:	18fb      	adds	r3, r7, r3
 8006da2:	2000      	movs	r0, #0
 8006da4:	5e1b      	ldrsh	r3, [r3, r0]
 8006da6:	0018      	movs	r0, r3
 8006da8:	f7ff f8ec 	bl	8005f84 <UstawManipulator>
				while((X1 > X2 && floor(x - Podzial) > X2) || (X1 < X2 && floor(x + Podzial) < X2))
 8006dac:	1dba      	adds	r2, r7, #6
 8006dae:	003b      	movs	r3, r7
 8006db0:	2100      	movs	r1, #0
 8006db2:	5e52      	ldrsh	r2, [r2, r1]
 8006db4:	2100      	movs	r1, #0
 8006db6:	5e5b      	ldrsh	r3, [r3, r1]
 8006db8:	429a      	cmp	r2, r3
 8006dba:	dd26      	ble.n	8006e0a <MoveL+0x93a>
 8006dbc:	2312      	movs	r3, #18
 8006dbe:	18fb      	adds	r3, r7, r3
 8006dc0:	2200      	movs	r2, #0
 8006dc2:	5e9b      	ldrsh	r3, [r3, r2]
 8006dc4:	0018      	movs	r0, r3
 8006dc6:	f7fa f8f3 	bl	8000fb0 <__aeabi_i2f>
 8006dca:	1c03      	adds	r3, r0, #0
 8006dcc:	6979      	ldr	r1, [r7, #20]
 8006dce:	1c18      	adds	r0, r3, #0
 8006dd0:	f7f9 ff52 	bl	8000c78 <__aeabi_fsub>
 8006dd4:	1c03      	adds	r3, r0, #0
 8006dd6:	1c18      	adds	r0, r3, #0
 8006dd8:	f7fb fef0 	bl	8002bbc <__aeabi_f2d>
 8006ddc:	0003      	movs	r3, r0
 8006dde:	000c      	movs	r4, r1
 8006de0:	0018      	movs	r0, r3
 8006de2:	0021      	movs	r1, r4
 8006de4:	f002 fca4 	bl	8009730 <floor>
 8006de8:	0004      	movs	r4, r0
 8006dea:	000d      	movs	r5, r1
 8006dec:	003b      	movs	r3, r7
 8006dee:	2200      	movs	r2, #0
 8006df0:	5e9b      	ldrsh	r3, [r3, r2]
 8006df2:	0018      	movs	r0, r3
 8006df4:	f7fb fea0 	bl	8002b38 <__aeabi_i2d>
 8006df8:	0002      	movs	r2, r0
 8006dfa:	000b      	movs	r3, r1
 8006dfc:	0020      	movs	r0, r4
 8006dfe:	0029      	movs	r1, r5
 8006e00:	f7f9 fb2c 	bl	800045c <__aeabi_dcmpgt>
 8006e04:	1e03      	subs	r3, r0, #0
 8006e06:	d000      	beq.n	8006e0a <MoveL+0x93a>
 8006e08:	e76e      	b.n	8006ce8 <MoveL+0x818>
 8006e0a:	1dba      	adds	r2, r7, #6
 8006e0c:	003b      	movs	r3, r7
 8006e0e:	2100      	movs	r1, #0
 8006e10:	5e52      	ldrsh	r2, [r2, r1]
 8006e12:	2100      	movs	r1, #0
 8006e14:	5e5b      	ldrsh	r3, [r3, r1]
 8006e16:	429a      	cmp	r2, r3
 8006e18:	da26      	bge.n	8006e68 <MoveL+0x998>
 8006e1a:	2312      	movs	r3, #18
 8006e1c:	18fb      	adds	r3, r7, r3
 8006e1e:	2200      	movs	r2, #0
 8006e20:	5e9b      	ldrsh	r3, [r3, r2]
 8006e22:	0018      	movs	r0, r3
 8006e24:	f7fa f8c4 	bl	8000fb0 <__aeabi_i2f>
 8006e28:	1c03      	adds	r3, r0, #0
 8006e2a:	6979      	ldr	r1, [r7, #20]
 8006e2c:	1c18      	adds	r0, r3, #0
 8006e2e:	f7f9 fb29 	bl	8000484 <__aeabi_fadd>
 8006e32:	1c03      	adds	r3, r0, #0
 8006e34:	1c18      	adds	r0, r3, #0
 8006e36:	f7fb fec1 	bl	8002bbc <__aeabi_f2d>
 8006e3a:	0003      	movs	r3, r0
 8006e3c:	000c      	movs	r4, r1
 8006e3e:	0018      	movs	r0, r3
 8006e40:	0021      	movs	r1, r4
 8006e42:	f002 fc75 	bl	8009730 <floor>
 8006e46:	0004      	movs	r4, r0
 8006e48:	000d      	movs	r5, r1
 8006e4a:	003b      	movs	r3, r7
 8006e4c:	2200      	movs	r2, #0
 8006e4e:	5e9b      	ldrsh	r3, [r3, r2]
 8006e50:	0018      	movs	r0, r3
 8006e52:	f7fb fe71 	bl	8002b38 <__aeabi_i2d>
 8006e56:	0002      	movs	r2, r0
 8006e58:	000b      	movs	r3, r1
 8006e5a:	0020      	movs	r0, r4
 8006e5c:	0029      	movs	r1, r5
 8006e5e:	f7f9 fae9 	bl	8000434 <__aeabi_dcmplt>
 8006e62:	1e03      	subs	r3, r0, #0
 8006e64:	d000      	beq.n	8006e68 <MoveL+0x998>
 8006e66:	e73f      	b.n	8006ce8 <MoveL+0x818>
				}

				UstawManipulator(X2, Y2, Z2);
 8006e68:	232c      	movs	r3, #44	; 0x2c
 8006e6a:	18fb      	adds	r3, r7, r3
 8006e6c:	2200      	movs	r2, #0
 8006e6e:	5e9a      	ldrsh	r2, [r3, r2]
 8006e70:	2328      	movs	r3, #40	; 0x28
 8006e72:	18fb      	adds	r3, r7, r3
 8006e74:	2100      	movs	r1, #0
 8006e76:	5e59      	ldrsh	r1, [r3, r1]
 8006e78:	003b      	movs	r3, r7
 8006e7a:	2000      	movs	r0, #0
 8006e7c:	5e1b      	ldrsh	r3, [r3, r0]
 8006e7e:	0018      	movs	r0, r3
 8006e80:	f7ff f880 	bl	8005f84 <UstawManipulator>
			}

			return 0;
 8006e84:	2300      	movs	r3, #0
 8006e86:	f001 f94c 	bl	8008122 <MoveL+0x1c52>
		}
	}


	if (OdlegloscY > 0)
 8006e8a:	230a      	movs	r3, #10
 8006e8c:	18fb      	adds	r3, r7, r3
 8006e8e:	2200      	movs	r2, #0
 8006e90:	5e9b      	ldrsh	r3, [r3, r2]
 8006e92:	2b00      	cmp	r3, #0
 8006e94:	dc01      	bgt.n	8006e9a <MoveL+0x9ca>
 8006e96:	f000 fc9e 	bl	80077d6 <MoveL+0x1306>
	{
		if (OdlegloscY >= OdlegloscX && OdlegloscY >= OdlegloscZ)
 8006e9a:	230a      	movs	r3, #10
 8006e9c:	18fa      	adds	r2, r7, r3
 8006e9e:	230c      	movs	r3, #12
 8006ea0:	18fb      	adds	r3, r7, r3
 8006ea2:	2100      	movs	r1, #0
 8006ea4:	5e52      	ldrsh	r2, [r2, r1]
 8006ea6:	2100      	movs	r1, #0
 8006ea8:	5e5b      	ldrsh	r3, [r3, r1]
 8006eaa:	429a      	cmp	r2, r3
 8006eac:	da01      	bge.n	8006eb2 <MoveL+0x9e2>
 8006eae:	f000 fc92 	bl	80077d6 <MoveL+0x1306>
 8006eb2:	230a      	movs	r3, #10
 8006eb4:	18fa      	adds	r2, r7, r3
 8006eb6:	2308      	movs	r3, #8
 8006eb8:	18fb      	adds	r3, r7, r3
 8006eba:	2100      	movs	r1, #0
 8006ebc:	5e52      	ldrsh	r2, [r2, r1]
 8006ebe:	2100      	movs	r1, #0
 8006ec0:	5e5b      	ldrsh	r3, [r3, r1]
 8006ec2:	429a      	cmp	r2, r3
 8006ec4:	da01      	bge.n	8006eca <MoveL+0x9fa>
 8006ec6:	f000 fc86 	bl	80077d6 <MoveL+0x1306>
		{
			if (OdlegloscY >= Dokladnosc)
 8006eca:	230a      	movs	r3, #10
 8006ecc:	18fb      	adds	r3, r7, r3
 8006ece:	2200      	movs	r2, #0
 8006ed0:	5e9a      	ldrsh	r2, [r3, r2]
 8006ed2:	2330      	movs	r3, #48	; 0x30
 8006ed4:	18fb      	adds	r3, r7, r3
 8006ed6:	781b      	ldrb	r3, [r3, #0]
 8006ed8:	429a      	cmp	r2, r3
 8006eda:	db15      	blt.n	8006f08 <MoveL+0xa38>
				Podzial = (float)(OdlegloscY / (float)Dokladnosc);
 8006edc:	230a      	movs	r3, #10
 8006ede:	18fb      	adds	r3, r7, r3
 8006ee0:	2200      	movs	r2, #0
 8006ee2:	5e9b      	ldrsh	r3, [r3, r2]
 8006ee4:	0018      	movs	r0, r3
 8006ee6:	f7fa f863 	bl	8000fb0 <__aeabi_i2f>
 8006eea:	1c04      	adds	r4, r0, #0
 8006eec:	2330      	movs	r3, #48	; 0x30
 8006eee:	18fb      	adds	r3, r7, r3
 8006ef0:	781b      	ldrb	r3, [r3, #0]
 8006ef2:	0018      	movs	r0, r3
 8006ef4:	f7fa f8ac 	bl	8001050 <__aeabi_ui2f>
 8006ef8:	1c03      	adds	r3, r0, #0
 8006efa:	1c19      	adds	r1, r3, #0
 8006efc:	1c20      	adds	r0, r4, #0
 8006efe:	f7f9 fc53 	bl	80007a8 <__aeabi_fdiv>
 8006f02:	1c03      	adds	r3, r0, #0
 8006f04:	617b      	str	r3, [r7, #20]
 8006f06:	e002      	b.n	8006f0e <MoveL+0xa3e>
			else
				Podzial = 1;
 8006f08:	23fe      	movs	r3, #254	; 0xfe
 8006f0a:	059b      	lsls	r3, r3, #22
 8006f0c:	617b      	str	r3, [r7, #20]

			if (OdlegloscX > 0 && OdlegloscZ > 0)
 8006f0e:	230c      	movs	r3, #12
 8006f10:	18fb      	adds	r3, r7, r3
 8006f12:	2200      	movs	r2, #0
 8006f14:	5e9b      	ldrsh	r3, [r3, r2]
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	dc00      	bgt.n	8006f1c <MoveL+0xa4c>
 8006f1a:	e141      	b.n	80071a0 <MoveL+0xcd0>
 8006f1c:	2308      	movs	r3, #8
 8006f1e:	18fb      	adds	r3, r7, r3
 8006f20:	2200      	movs	r2, #0
 8006f22:	5e9b      	ldrsh	r3, [r3, r2]
 8006f24:	2b00      	cmp	r3, #0
 8006f26:	dc00      	bgt.n	8006f2a <MoveL+0xa5a>
 8006f28:	e13a      	b.n	80071a0 <MoveL+0xcd0>
			{
				y = Y1;
 8006f2a:	2310      	movs	r3, #16
 8006f2c:	18fb      	adds	r3, r7, r3
 8006f2e:	1d3a      	adds	r2, r7, #4
 8006f30:	8812      	ldrh	r2, [r2, #0]
 8006f32:	801a      	strh	r2, [r3, #0]

				while ((Y1 > Y2 && floor(y - Podzial) > Y2) || (Y1 < Y2 && floor(y + Podzial) < Y2))
 8006f34:	e0c3      	b.n	80070be <MoveL+0xbee>
				{
					if (Y1 > Y2)
 8006f36:	1d3b      	adds	r3, r7, #4
 8006f38:	2228      	movs	r2, #40	; 0x28
 8006f3a:	18b9      	adds	r1, r7, r2
 8006f3c:	2200      	movs	r2, #0
 8006f3e:	5e9a      	ldrsh	r2, [r3, r2]
 8006f40:	2300      	movs	r3, #0
 8006f42:	5ecb      	ldrsh	r3, [r1, r3]
 8006f44:	429a      	cmp	r2, r3
 8006f46:	dd20      	ble.n	8006f8a <MoveL+0xaba>
						y = floor(y - Podzial);
 8006f48:	2310      	movs	r3, #16
 8006f4a:	18fb      	adds	r3, r7, r3
 8006f4c:	2200      	movs	r2, #0
 8006f4e:	5e9b      	ldrsh	r3, [r3, r2]
 8006f50:	0018      	movs	r0, r3
 8006f52:	f7fa f82d 	bl	8000fb0 <__aeabi_i2f>
 8006f56:	1c03      	adds	r3, r0, #0
 8006f58:	6979      	ldr	r1, [r7, #20]
 8006f5a:	1c18      	adds	r0, r3, #0
 8006f5c:	f7f9 fe8c 	bl	8000c78 <__aeabi_fsub>
 8006f60:	1c03      	adds	r3, r0, #0
 8006f62:	1c18      	adds	r0, r3, #0
 8006f64:	f7fb fe2a 	bl	8002bbc <__aeabi_f2d>
 8006f68:	0003      	movs	r3, r0
 8006f6a:	000c      	movs	r4, r1
 8006f6c:	0018      	movs	r0, r3
 8006f6e:	0021      	movs	r1, r4
 8006f70:	f002 fbde 	bl	8009730 <floor>
 8006f74:	0002      	movs	r2, r0
 8006f76:	000b      	movs	r3, r1
 8006f78:	2110      	movs	r1, #16
 8006f7a:	187c      	adds	r4, r7, r1
 8006f7c:	0010      	movs	r0, r2
 8006f7e:	0019      	movs	r1, r3
 8006f80:	f7fb fda6 	bl	8002ad0 <__aeabi_d2iz>
 8006f84:	0003      	movs	r3, r0
 8006f86:	8023      	strh	r3, [r4, #0]
 8006f88:	e01f      	b.n	8006fca <MoveL+0xafa>
					else
						y = floor(y + Podzial);
 8006f8a:	2310      	movs	r3, #16
 8006f8c:	18fb      	adds	r3, r7, r3
 8006f8e:	2200      	movs	r2, #0
 8006f90:	5e9b      	ldrsh	r3, [r3, r2]
 8006f92:	0018      	movs	r0, r3
 8006f94:	f7fa f80c 	bl	8000fb0 <__aeabi_i2f>
 8006f98:	1c03      	adds	r3, r0, #0
 8006f9a:	6979      	ldr	r1, [r7, #20]
 8006f9c:	1c18      	adds	r0, r3, #0
 8006f9e:	f7f9 fa71 	bl	8000484 <__aeabi_fadd>
 8006fa2:	1c03      	adds	r3, r0, #0
 8006fa4:	1c18      	adds	r0, r3, #0
 8006fa6:	f7fb fe09 	bl	8002bbc <__aeabi_f2d>
 8006faa:	0003      	movs	r3, r0
 8006fac:	000c      	movs	r4, r1
 8006fae:	0018      	movs	r0, r3
 8006fb0:	0021      	movs	r1, r4
 8006fb2:	f002 fbbd 	bl	8009730 <floor>
 8006fb6:	0002      	movs	r2, r0
 8006fb8:	000b      	movs	r3, r1
 8006fba:	2110      	movs	r1, #16
 8006fbc:	187c      	adds	r4, r7, r1
 8006fbe:	0010      	movs	r0, r2
 8006fc0:	0019      	movs	r1, r3
 8006fc2:	f7fb fd85 	bl	8002ad0 <__aeabi_d2iz>
 8006fc6:	0003      	movs	r3, r0
 8006fc8:	8023      	strh	r3, [r4, #0]

					x = floor(((y - Y1) * (X2 - X1) / (Y2 - Y1)) + X1);
 8006fca:	2310      	movs	r3, #16
 8006fcc:	18fb      	adds	r3, r7, r3
 8006fce:	2200      	movs	r2, #0
 8006fd0:	5e9a      	ldrsh	r2, [r3, r2]
 8006fd2:	1d3b      	adds	r3, r7, #4
 8006fd4:	2100      	movs	r1, #0
 8006fd6:	5e5b      	ldrsh	r3, [r3, r1]
 8006fd8:	1ad3      	subs	r3, r2, r3
 8006fda:	003a      	movs	r2, r7
 8006fdc:	2100      	movs	r1, #0
 8006fde:	5e51      	ldrsh	r1, [r2, r1]
 8006fe0:	1dba      	adds	r2, r7, #6
 8006fe2:	2000      	movs	r0, #0
 8006fe4:	5e12      	ldrsh	r2, [r2, r0]
 8006fe6:	1a8a      	subs	r2, r1, r2
 8006fe8:	435a      	muls	r2, r3
 8006fea:	0010      	movs	r0, r2
 8006fec:	2328      	movs	r3, #40	; 0x28
 8006fee:	18fb      	adds	r3, r7, r3
 8006ff0:	2200      	movs	r2, #0
 8006ff2:	5e9a      	ldrsh	r2, [r3, r2]
 8006ff4:	1d3b      	adds	r3, r7, #4
 8006ff6:	2100      	movs	r1, #0
 8006ff8:	5e5b      	ldrsh	r3, [r3, r1]
 8006ffa:	1ad3      	subs	r3, r2, r3
 8006ffc:	0019      	movs	r1, r3
 8006ffe:	f7f9 f917 	bl	8000230 <__divsi3>
 8007002:	0003      	movs	r3, r0
 8007004:	001a      	movs	r2, r3
 8007006:	1dbb      	adds	r3, r7, #6
 8007008:	2100      	movs	r1, #0
 800700a:	5e5b      	ldrsh	r3, [r3, r1]
 800700c:	18d3      	adds	r3, r2, r3
 800700e:	0018      	movs	r0, r3
 8007010:	f7fb fd92 	bl	8002b38 <__aeabi_i2d>
 8007014:	0003      	movs	r3, r0
 8007016:	000c      	movs	r4, r1
 8007018:	0018      	movs	r0, r3
 800701a:	0021      	movs	r1, r4
 800701c:	f002 fb88 	bl	8009730 <floor>
 8007020:	0002      	movs	r2, r0
 8007022:	000b      	movs	r3, r1
 8007024:	2112      	movs	r1, #18
 8007026:	187c      	adds	r4, r7, r1
 8007028:	0010      	movs	r0, r2
 800702a:	0019      	movs	r1, r3
 800702c:	f7fb fd50 	bl	8002ad0 <__aeabi_d2iz>
 8007030:	0003      	movs	r3, r0
 8007032:	8023      	strh	r3, [r4, #0]
					z = floor(((y - Y1) * (Z2 - Z1) / (Y2 - Y1)) + Z1);
 8007034:	2310      	movs	r3, #16
 8007036:	18fb      	adds	r3, r7, r3
 8007038:	2200      	movs	r2, #0
 800703a:	5e9a      	ldrsh	r2, [r3, r2]
 800703c:	1d3b      	adds	r3, r7, #4
 800703e:	2100      	movs	r1, #0
 8007040:	5e5b      	ldrsh	r3, [r3, r1]
 8007042:	1ad3      	subs	r3, r2, r3
 8007044:	222c      	movs	r2, #44	; 0x2c
 8007046:	18ba      	adds	r2, r7, r2
 8007048:	2100      	movs	r1, #0
 800704a:	5e51      	ldrsh	r1, [r2, r1]
 800704c:	1cba      	adds	r2, r7, #2
 800704e:	2000      	movs	r0, #0
 8007050:	5e12      	ldrsh	r2, [r2, r0]
 8007052:	1a8a      	subs	r2, r1, r2
 8007054:	435a      	muls	r2, r3
 8007056:	0010      	movs	r0, r2
 8007058:	2328      	movs	r3, #40	; 0x28
 800705a:	18fb      	adds	r3, r7, r3
 800705c:	2200      	movs	r2, #0
 800705e:	5e9a      	ldrsh	r2, [r3, r2]
 8007060:	1d3b      	adds	r3, r7, #4
 8007062:	2100      	movs	r1, #0
 8007064:	5e5b      	ldrsh	r3, [r3, r1]
 8007066:	1ad3      	subs	r3, r2, r3
 8007068:	0019      	movs	r1, r3
 800706a:	f7f9 f8e1 	bl	8000230 <__divsi3>
 800706e:	0003      	movs	r3, r0
 8007070:	001a      	movs	r2, r3
 8007072:	1cbb      	adds	r3, r7, #2
 8007074:	2100      	movs	r1, #0
 8007076:	5e5b      	ldrsh	r3, [r3, r1]
 8007078:	18d3      	adds	r3, r2, r3
 800707a:	0018      	movs	r0, r3
 800707c:	f7fb fd5c 	bl	8002b38 <__aeabi_i2d>
 8007080:	0003      	movs	r3, r0
 8007082:	000c      	movs	r4, r1
 8007084:	0018      	movs	r0, r3
 8007086:	0021      	movs	r1, r4
 8007088:	f002 fb52 	bl	8009730 <floor>
 800708c:	0002      	movs	r2, r0
 800708e:	000b      	movs	r3, r1
 8007090:	210e      	movs	r1, #14
 8007092:	187c      	adds	r4, r7, r1
 8007094:	0010      	movs	r0, r2
 8007096:	0019      	movs	r1, r3
 8007098:	f7fb fd1a 	bl	8002ad0 <__aeabi_d2iz>
 800709c:	0003      	movs	r3, r0
 800709e:	8023      	strh	r3, [r4, #0]

					UstawManipulator(x, y, z);
 80070a0:	230e      	movs	r3, #14
 80070a2:	18fb      	adds	r3, r7, r3
 80070a4:	2200      	movs	r2, #0
 80070a6:	5e9a      	ldrsh	r2, [r3, r2]
 80070a8:	2310      	movs	r3, #16
 80070aa:	18fb      	adds	r3, r7, r3
 80070ac:	2100      	movs	r1, #0
 80070ae:	5e59      	ldrsh	r1, [r3, r1]
 80070b0:	2312      	movs	r3, #18
 80070b2:	18fb      	adds	r3, r7, r3
 80070b4:	2000      	movs	r0, #0
 80070b6:	5e1b      	ldrsh	r3, [r3, r0]
 80070b8:	0018      	movs	r0, r3
 80070ba:	f7fe ff63 	bl	8005f84 <UstawManipulator>
				while ((Y1 > Y2 && floor(y - Podzial) > Y2) || (Y1 < Y2 && floor(y + Podzial) < Y2))
 80070be:	1d3b      	adds	r3, r7, #4
 80070c0:	2228      	movs	r2, #40	; 0x28
 80070c2:	18b9      	adds	r1, r7, r2
 80070c4:	2200      	movs	r2, #0
 80070c6:	5e9a      	ldrsh	r2, [r3, r2]
 80070c8:	2300      	movs	r3, #0
 80070ca:	5ecb      	ldrsh	r3, [r1, r3]
 80070cc:	429a      	cmp	r2, r3
 80070ce:	dd27      	ble.n	8007120 <MoveL+0xc50>
 80070d0:	2310      	movs	r3, #16
 80070d2:	18fb      	adds	r3, r7, r3
 80070d4:	2200      	movs	r2, #0
 80070d6:	5e9b      	ldrsh	r3, [r3, r2]
 80070d8:	0018      	movs	r0, r3
 80070da:	f7f9 ff69 	bl	8000fb0 <__aeabi_i2f>
 80070de:	1c03      	adds	r3, r0, #0
 80070e0:	6979      	ldr	r1, [r7, #20]
 80070e2:	1c18      	adds	r0, r3, #0
 80070e4:	f7f9 fdc8 	bl	8000c78 <__aeabi_fsub>
 80070e8:	1c03      	adds	r3, r0, #0
 80070ea:	1c18      	adds	r0, r3, #0
 80070ec:	f7fb fd66 	bl	8002bbc <__aeabi_f2d>
 80070f0:	0003      	movs	r3, r0
 80070f2:	000c      	movs	r4, r1
 80070f4:	0018      	movs	r0, r3
 80070f6:	0021      	movs	r1, r4
 80070f8:	f002 fb1a 	bl	8009730 <floor>
 80070fc:	0004      	movs	r4, r0
 80070fe:	000d      	movs	r5, r1
 8007100:	2328      	movs	r3, #40	; 0x28
 8007102:	18fb      	adds	r3, r7, r3
 8007104:	2200      	movs	r2, #0
 8007106:	5e9b      	ldrsh	r3, [r3, r2]
 8007108:	0018      	movs	r0, r3
 800710a:	f7fb fd15 	bl	8002b38 <__aeabi_i2d>
 800710e:	0002      	movs	r2, r0
 8007110:	000b      	movs	r3, r1
 8007112:	0020      	movs	r0, r4
 8007114:	0029      	movs	r1, r5
 8007116:	f7f9 f9a1 	bl	800045c <__aeabi_dcmpgt>
 800711a:	1e03      	subs	r3, r0, #0
 800711c:	d000      	beq.n	8007120 <MoveL+0xc50>
 800711e:	e70a      	b.n	8006f36 <MoveL+0xa66>
 8007120:	1d3b      	adds	r3, r7, #4
 8007122:	2228      	movs	r2, #40	; 0x28
 8007124:	18b9      	adds	r1, r7, r2
 8007126:	2200      	movs	r2, #0
 8007128:	5e9a      	ldrsh	r2, [r3, r2]
 800712a:	2300      	movs	r3, #0
 800712c:	5ecb      	ldrsh	r3, [r1, r3]
 800712e:	429a      	cmp	r2, r3
 8007130:	da27      	bge.n	8007182 <MoveL+0xcb2>
 8007132:	2310      	movs	r3, #16
 8007134:	18fb      	adds	r3, r7, r3
 8007136:	2200      	movs	r2, #0
 8007138:	5e9b      	ldrsh	r3, [r3, r2]
 800713a:	0018      	movs	r0, r3
 800713c:	f7f9 ff38 	bl	8000fb0 <__aeabi_i2f>
 8007140:	1c03      	adds	r3, r0, #0
 8007142:	6979      	ldr	r1, [r7, #20]
 8007144:	1c18      	adds	r0, r3, #0
 8007146:	f7f9 f99d 	bl	8000484 <__aeabi_fadd>
 800714a:	1c03      	adds	r3, r0, #0
 800714c:	1c18      	adds	r0, r3, #0
 800714e:	f7fb fd35 	bl	8002bbc <__aeabi_f2d>
 8007152:	0003      	movs	r3, r0
 8007154:	000c      	movs	r4, r1
 8007156:	0018      	movs	r0, r3
 8007158:	0021      	movs	r1, r4
 800715a:	f002 fae9 	bl	8009730 <floor>
 800715e:	0004      	movs	r4, r0
 8007160:	000d      	movs	r5, r1
 8007162:	2328      	movs	r3, #40	; 0x28
 8007164:	18fb      	adds	r3, r7, r3
 8007166:	2200      	movs	r2, #0
 8007168:	5e9b      	ldrsh	r3, [r3, r2]
 800716a:	0018      	movs	r0, r3
 800716c:	f7fb fce4 	bl	8002b38 <__aeabi_i2d>
 8007170:	0002      	movs	r2, r0
 8007172:	000b      	movs	r3, r1
 8007174:	0020      	movs	r0, r4
 8007176:	0029      	movs	r1, r5
 8007178:	f7f9 f95c 	bl	8000434 <__aeabi_dcmplt>
 800717c:	1e03      	subs	r3, r0, #0
 800717e:	d000      	beq.n	8007182 <MoveL+0xcb2>
 8007180:	e6d9      	b.n	8006f36 <MoveL+0xa66>
				}

				UstawManipulator(X2, Y2, Z2);
 8007182:	232c      	movs	r3, #44	; 0x2c
 8007184:	18fb      	adds	r3, r7, r3
 8007186:	2200      	movs	r2, #0
 8007188:	5e9a      	ldrsh	r2, [r3, r2]
 800718a:	2328      	movs	r3, #40	; 0x28
 800718c:	18fb      	adds	r3, r7, r3
 800718e:	2100      	movs	r1, #0
 8007190:	5e59      	ldrsh	r1, [r3, r1]
 8007192:	003b      	movs	r3, r7
 8007194:	2000      	movs	r0, #0
 8007196:	5e1b      	ldrsh	r3, [r3, r0]
 8007198:	0018      	movs	r0, r3
 800719a:	f7fe fef3 	bl	8005f84 <UstawManipulator>
 800719e:	e317      	b.n	80077d0 <MoveL+0x1300>

			}
			else if (OdlegloscX > 0 && OdlegloscZ <= 0)
 80071a0:	230c      	movs	r3, #12
 80071a2:	18fb      	adds	r3, r7, r3
 80071a4:	2200      	movs	r2, #0
 80071a6:	5e9b      	ldrsh	r3, [r3, r2]
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	dc00      	bgt.n	80071ae <MoveL+0xcde>
 80071ac:	e110      	b.n	80073d0 <MoveL+0xf00>
 80071ae:	2308      	movs	r3, #8
 80071b0:	18fb      	adds	r3, r7, r3
 80071b2:	2200      	movs	r2, #0
 80071b4:	5e9b      	ldrsh	r3, [r3, r2]
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	dd00      	ble.n	80071bc <MoveL+0xcec>
 80071ba:	e109      	b.n	80073d0 <MoveL+0xf00>
			{
				y = Y1;
 80071bc:	2310      	movs	r3, #16
 80071be:	18fb      	adds	r3, r7, r3
 80071c0:	1d3a      	adds	r2, r7, #4
 80071c2:	8812      	ldrh	r2, [r2, #0]
 80071c4:	801a      	strh	r2, [r3, #0]

				while ((Y1 > Y2 && floor(y - Podzial) > Y2) || (Y1 < Y2 && floor(y + Podzial) < Y2))
 80071c6:	e092      	b.n	80072ee <MoveL+0xe1e>
				{
					if (Y1 > Y2)
 80071c8:	1d3b      	adds	r3, r7, #4
 80071ca:	2228      	movs	r2, #40	; 0x28
 80071cc:	18b9      	adds	r1, r7, r2
 80071ce:	2200      	movs	r2, #0
 80071d0:	5e9a      	ldrsh	r2, [r3, r2]
 80071d2:	2300      	movs	r3, #0
 80071d4:	5ecb      	ldrsh	r3, [r1, r3]
 80071d6:	429a      	cmp	r2, r3
 80071d8:	dd20      	ble.n	800721c <MoveL+0xd4c>
						y = floor(y - Podzial);
 80071da:	2310      	movs	r3, #16
 80071dc:	18fb      	adds	r3, r7, r3
 80071de:	2200      	movs	r2, #0
 80071e0:	5e9b      	ldrsh	r3, [r3, r2]
 80071e2:	0018      	movs	r0, r3
 80071e4:	f7f9 fee4 	bl	8000fb0 <__aeabi_i2f>
 80071e8:	1c03      	adds	r3, r0, #0
 80071ea:	6979      	ldr	r1, [r7, #20]
 80071ec:	1c18      	adds	r0, r3, #0
 80071ee:	f7f9 fd43 	bl	8000c78 <__aeabi_fsub>
 80071f2:	1c03      	adds	r3, r0, #0
 80071f4:	1c18      	adds	r0, r3, #0
 80071f6:	f7fb fce1 	bl	8002bbc <__aeabi_f2d>
 80071fa:	0003      	movs	r3, r0
 80071fc:	000c      	movs	r4, r1
 80071fe:	0018      	movs	r0, r3
 8007200:	0021      	movs	r1, r4
 8007202:	f002 fa95 	bl	8009730 <floor>
 8007206:	0002      	movs	r2, r0
 8007208:	000b      	movs	r3, r1
 800720a:	2110      	movs	r1, #16
 800720c:	187c      	adds	r4, r7, r1
 800720e:	0010      	movs	r0, r2
 8007210:	0019      	movs	r1, r3
 8007212:	f7fb fc5d 	bl	8002ad0 <__aeabi_d2iz>
 8007216:	0003      	movs	r3, r0
 8007218:	8023      	strh	r3, [r4, #0]
 800721a:	e01f      	b.n	800725c <MoveL+0xd8c>
					else
						y = floor(y + Podzial);
 800721c:	2310      	movs	r3, #16
 800721e:	18fb      	adds	r3, r7, r3
 8007220:	2200      	movs	r2, #0
 8007222:	5e9b      	ldrsh	r3, [r3, r2]
 8007224:	0018      	movs	r0, r3
 8007226:	f7f9 fec3 	bl	8000fb0 <__aeabi_i2f>
 800722a:	1c03      	adds	r3, r0, #0
 800722c:	6979      	ldr	r1, [r7, #20]
 800722e:	1c18      	adds	r0, r3, #0
 8007230:	f7f9 f928 	bl	8000484 <__aeabi_fadd>
 8007234:	1c03      	adds	r3, r0, #0
 8007236:	1c18      	adds	r0, r3, #0
 8007238:	f7fb fcc0 	bl	8002bbc <__aeabi_f2d>
 800723c:	0003      	movs	r3, r0
 800723e:	000c      	movs	r4, r1
 8007240:	0018      	movs	r0, r3
 8007242:	0021      	movs	r1, r4
 8007244:	f002 fa74 	bl	8009730 <floor>
 8007248:	0002      	movs	r2, r0
 800724a:	000b      	movs	r3, r1
 800724c:	2110      	movs	r1, #16
 800724e:	187c      	adds	r4, r7, r1
 8007250:	0010      	movs	r0, r2
 8007252:	0019      	movs	r1, r3
 8007254:	f7fb fc3c 	bl	8002ad0 <__aeabi_d2iz>
 8007258:	0003      	movs	r3, r0
 800725a:	8023      	strh	r3, [r4, #0]

					x = floor(((y - Y1) * (X2 - X1) / (Y2 - Y1)) + X1);
 800725c:	2310      	movs	r3, #16
 800725e:	18fb      	adds	r3, r7, r3
 8007260:	2200      	movs	r2, #0
 8007262:	5e9a      	ldrsh	r2, [r3, r2]
 8007264:	1d3b      	adds	r3, r7, #4
 8007266:	2100      	movs	r1, #0
 8007268:	5e5b      	ldrsh	r3, [r3, r1]
 800726a:	1ad3      	subs	r3, r2, r3
 800726c:	003a      	movs	r2, r7
 800726e:	2100      	movs	r1, #0
 8007270:	5e51      	ldrsh	r1, [r2, r1]
 8007272:	1dba      	adds	r2, r7, #6
 8007274:	2000      	movs	r0, #0
 8007276:	5e12      	ldrsh	r2, [r2, r0]
 8007278:	1a8a      	subs	r2, r1, r2
 800727a:	435a      	muls	r2, r3
 800727c:	0010      	movs	r0, r2
 800727e:	2328      	movs	r3, #40	; 0x28
 8007280:	18fb      	adds	r3, r7, r3
 8007282:	2200      	movs	r2, #0
 8007284:	5e9a      	ldrsh	r2, [r3, r2]
 8007286:	1d3b      	adds	r3, r7, #4
 8007288:	2100      	movs	r1, #0
 800728a:	5e5b      	ldrsh	r3, [r3, r1]
 800728c:	1ad3      	subs	r3, r2, r3
 800728e:	0019      	movs	r1, r3
 8007290:	f7f8 ffce 	bl	8000230 <__divsi3>
 8007294:	0003      	movs	r3, r0
 8007296:	001a      	movs	r2, r3
 8007298:	1dbb      	adds	r3, r7, #6
 800729a:	2100      	movs	r1, #0
 800729c:	5e5b      	ldrsh	r3, [r3, r1]
 800729e:	18d3      	adds	r3, r2, r3
 80072a0:	0018      	movs	r0, r3
 80072a2:	f7fb fc49 	bl	8002b38 <__aeabi_i2d>
 80072a6:	0003      	movs	r3, r0
 80072a8:	000c      	movs	r4, r1
 80072aa:	0018      	movs	r0, r3
 80072ac:	0021      	movs	r1, r4
 80072ae:	f002 fa3f 	bl	8009730 <floor>
 80072b2:	0002      	movs	r2, r0
 80072b4:	000b      	movs	r3, r1
 80072b6:	2112      	movs	r1, #18
 80072b8:	187c      	adds	r4, r7, r1
 80072ba:	0010      	movs	r0, r2
 80072bc:	0019      	movs	r1, r3
 80072be:	f7fb fc07 	bl	8002ad0 <__aeabi_d2iz>
 80072c2:	0003      	movs	r3, r0
 80072c4:	8023      	strh	r3, [r4, #0]
					z = Z1;
 80072c6:	230e      	movs	r3, #14
 80072c8:	18fb      	adds	r3, r7, r3
 80072ca:	1cba      	adds	r2, r7, #2
 80072cc:	8812      	ldrh	r2, [r2, #0]
 80072ce:	801a      	strh	r2, [r3, #0]

					UstawManipulator(x, y, z);
 80072d0:	230e      	movs	r3, #14
 80072d2:	18fb      	adds	r3, r7, r3
 80072d4:	2200      	movs	r2, #0
 80072d6:	5e9a      	ldrsh	r2, [r3, r2]
 80072d8:	2310      	movs	r3, #16
 80072da:	18fb      	adds	r3, r7, r3
 80072dc:	2100      	movs	r1, #0
 80072de:	5e59      	ldrsh	r1, [r3, r1]
 80072e0:	2312      	movs	r3, #18
 80072e2:	18fb      	adds	r3, r7, r3
 80072e4:	2000      	movs	r0, #0
 80072e6:	5e1b      	ldrsh	r3, [r3, r0]
 80072e8:	0018      	movs	r0, r3
 80072ea:	f7fe fe4b 	bl	8005f84 <UstawManipulator>
				while ((Y1 > Y2 && floor(y - Podzial) > Y2) || (Y1 < Y2 && floor(y + Podzial) < Y2))
 80072ee:	1d3b      	adds	r3, r7, #4
 80072f0:	2228      	movs	r2, #40	; 0x28
 80072f2:	18b9      	adds	r1, r7, r2
 80072f4:	2200      	movs	r2, #0
 80072f6:	5e9a      	ldrsh	r2, [r3, r2]
 80072f8:	2300      	movs	r3, #0
 80072fa:	5ecb      	ldrsh	r3, [r1, r3]
 80072fc:	429a      	cmp	r2, r3
 80072fe:	dd27      	ble.n	8007350 <MoveL+0xe80>
 8007300:	2310      	movs	r3, #16
 8007302:	18fb      	adds	r3, r7, r3
 8007304:	2200      	movs	r2, #0
 8007306:	5e9b      	ldrsh	r3, [r3, r2]
 8007308:	0018      	movs	r0, r3
 800730a:	f7f9 fe51 	bl	8000fb0 <__aeabi_i2f>
 800730e:	1c03      	adds	r3, r0, #0
 8007310:	6979      	ldr	r1, [r7, #20]
 8007312:	1c18      	adds	r0, r3, #0
 8007314:	f7f9 fcb0 	bl	8000c78 <__aeabi_fsub>
 8007318:	1c03      	adds	r3, r0, #0
 800731a:	1c18      	adds	r0, r3, #0
 800731c:	f7fb fc4e 	bl	8002bbc <__aeabi_f2d>
 8007320:	0003      	movs	r3, r0
 8007322:	000c      	movs	r4, r1
 8007324:	0018      	movs	r0, r3
 8007326:	0021      	movs	r1, r4
 8007328:	f002 fa02 	bl	8009730 <floor>
 800732c:	0004      	movs	r4, r0
 800732e:	000d      	movs	r5, r1
 8007330:	2328      	movs	r3, #40	; 0x28
 8007332:	18fb      	adds	r3, r7, r3
 8007334:	2200      	movs	r2, #0
 8007336:	5e9b      	ldrsh	r3, [r3, r2]
 8007338:	0018      	movs	r0, r3
 800733a:	f7fb fbfd 	bl	8002b38 <__aeabi_i2d>
 800733e:	0002      	movs	r2, r0
 8007340:	000b      	movs	r3, r1
 8007342:	0020      	movs	r0, r4
 8007344:	0029      	movs	r1, r5
 8007346:	f7f9 f889 	bl	800045c <__aeabi_dcmpgt>
 800734a:	1e03      	subs	r3, r0, #0
 800734c:	d000      	beq.n	8007350 <MoveL+0xe80>
 800734e:	e73b      	b.n	80071c8 <MoveL+0xcf8>
 8007350:	1d3b      	adds	r3, r7, #4
 8007352:	2228      	movs	r2, #40	; 0x28
 8007354:	18b9      	adds	r1, r7, r2
 8007356:	2200      	movs	r2, #0
 8007358:	5e9a      	ldrsh	r2, [r3, r2]
 800735a:	2300      	movs	r3, #0
 800735c:	5ecb      	ldrsh	r3, [r1, r3]
 800735e:	429a      	cmp	r2, r3
 8007360:	da27      	bge.n	80073b2 <MoveL+0xee2>
 8007362:	2310      	movs	r3, #16
 8007364:	18fb      	adds	r3, r7, r3
 8007366:	2200      	movs	r2, #0
 8007368:	5e9b      	ldrsh	r3, [r3, r2]
 800736a:	0018      	movs	r0, r3
 800736c:	f7f9 fe20 	bl	8000fb0 <__aeabi_i2f>
 8007370:	1c03      	adds	r3, r0, #0
 8007372:	6979      	ldr	r1, [r7, #20]
 8007374:	1c18      	adds	r0, r3, #0
 8007376:	f7f9 f885 	bl	8000484 <__aeabi_fadd>
 800737a:	1c03      	adds	r3, r0, #0
 800737c:	1c18      	adds	r0, r3, #0
 800737e:	f7fb fc1d 	bl	8002bbc <__aeabi_f2d>
 8007382:	0003      	movs	r3, r0
 8007384:	000c      	movs	r4, r1
 8007386:	0018      	movs	r0, r3
 8007388:	0021      	movs	r1, r4
 800738a:	f002 f9d1 	bl	8009730 <floor>
 800738e:	0004      	movs	r4, r0
 8007390:	000d      	movs	r5, r1
 8007392:	2328      	movs	r3, #40	; 0x28
 8007394:	18fb      	adds	r3, r7, r3
 8007396:	2200      	movs	r2, #0
 8007398:	5e9b      	ldrsh	r3, [r3, r2]
 800739a:	0018      	movs	r0, r3
 800739c:	f7fb fbcc 	bl	8002b38 <__aeabi_i2d>
 80073a0:	0002      	movs	r2, r0
 80073a2:	000b      	movs	r3, r1
 80073a4:	0020      	movs	r0, r4
 80073a6:	0029      	movs	r1, r5
 80073a8:	f7f9 f844 	bl	8000434 <__aeabi_dcmplt>
 80073ac:	1e03      	subs	r3, r0, #0
 80073ae:	d000      	beq.n	80073b2 <MoveL+0xee2>
 80073b0:	e70a      	b.n	80071c8 <MoveL+0xcf8>
				}

				UstawManipulator(X2, Y2, Z2);
 80073b2:	232c      	movs	r3, #44	; 0x2c
 80073b4:	18fb      	adds	r3, r7, r3
 80073b6:	2200      	movs	r2, #0
 80073b8:	5e9a      	ldrsh	r2, [r3, r2]
 80073ba:	2328      	movs	r3, #40	; 0x28
 80073bc:	18fb      	adds	r3, r7, r3
 80073be:	2100      	movs	r1, #0
 80073c0:	5e59      	ldrsh	r1, [r3, r1]
 80073c2:	003b      	movs	r3, r7
 80073c4:	2000      	movs	r0, #0
 80073c6:	5e1b      	ldrsh	r3, [r3, r0]
 80073c8:	0018      	movs	r0, r3
 80073ca:	f7fe fddb 	bl	8005f84 <UstawManipulator>
 80073ce:	e1ff      	b.n	80077d0 <MoveL+0x1300>

			}
			else if (OdlegloscZ > 0 && OdlegloscX <= 0)
 80073d0:	2308      	movs	r3, #8
 80073d2:	18fb      	adds	r3, r7, r3
 80073d4:	2200      	movs	r2, #0
 80073d6:	5e9b      	ldrsh	r3, [r3, r2]
 80073d8:	2b00      	cmp	r3, #0
 80073da:	dc00      	bgt.n	80073de <MoveL+0xf0e>
 80073dc:	e111      	b.n	8007602 <MoveL+0x1132>
 80073de:	230c      	movs	r3, #12
 80073e0:	18fb      	adds	r3, r7, r3
 80073e2:	2200      	movs	r2, #0
 80073e4:	5e9b      	ldrsh	r3, [r3, r2]
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	dd00      	ble.n	80073ec <MoveL+0xf1c>
 80073ea:	e10a      	b.n	8007602 <MoveL+0x1132>
			{
				y = Y1;
 80073ec:	2310      	movs	r3, #16
 80073ee:	18fb      	adds	r3, r7, r3
 80073f0:	1d3a      	adds	r2, r7, #4
 80073f2:	8812      	ldrh	r2, [r2, #0]
 80073f4:	801a      	strh	r2, [r3, #0]

				while ((Y1 > Y2 && floor(y - Podzial) > Y2) || (Y1 < Y2 && floor(y + Podzial) < Y2))
 80073f6:	e093      	b.n	8007520 <MoveL+0x1050>
				{
					if (Y1 > Y2)
 80073f8:	1d3b      	adds	r3, r7, #4
 80073fa:	2228      	movs	r2, #40	; 0x28
 80073fc:	18b9      	adds	r1, r7, r2
 80073fe:	2200      	movs	r2, #0
 8007400:	5e9a      	ldrsh	r2, [r3, r2]
 8007402:	2300      	movs	r3, #0
 8007404:	5ecb      	ldrsh	r3, [r1, r3]
 8007406:	429a      	cmp	r2, r3
 8007408:	dd20      	ble.n	800744c <MoveL+0xf7c>
						y = floor(y - Podzial);
 800740a:	2310      	movs	r3, #16
 800740c:	18fb      	adds	r3, r7, r3
 800740e:	2200      	movs	r2, #0
 8007410:	5e9b      	ldrsh	r3, [r3, r2]
 8007412:	0018      	movs	r0, r3
 8007414:	f7f9 fdcc 	bl	8000fb0 <__aeabi_i2f>
 8007418:	1c03      	adds	r3, r0, #0
 800741a:	6979      	ldr	r1, [r7, #20]
 800741c:	1c18      	adds	r0, r3, #0
 800741e:	f7f9 fc2b 	bl	8000c78 <__aeabi_fsub>
 8007422:	1c03      	adds	r3, r0, #0
 8007424:	1c18      	adds	r0, r3, #0
 8007426:	f7fb fbc9 	bl	8002bbc <__aeabi_f2d>
 800742a:	0003      	movs	r3, r0
 800742c:	000c      	movs	r4, r1
 800742e:	0018      	movs	r0, r3
 8007430:	0021      	movs	r1, r4
 8007432:	f002 f97d 	bl	8009730 <floor>
 8007436:	0002      	movs	r2, r0
 8007438:	000b      	movs	r3, r1
 800743a:	2110      	movs	r1, #16
 800743c:	187c      	adds	r4, r7, r1
 800743e:	0010      	movs	r0, r2
 8007440:	0019      	movs	r1, r3
 8007442:	f7fb fb45 	bl	8002ad0 <__aeabi_d2iz>
 8007446:	0003      	movs	r3, r0
 8007448:	8023      	strh	r3, [r4, #0]
 800744a:	e01f      	b.n	800748c <MoveL+0xfbc>
					else
						y = floor(y + Podzial);
 800744c:	2310      	movs	r3, #16
 800744e:	18fb      	adds	r3, r7, r3
 8007450:	2200      	movs	r2, #0
 8007452:	5e9b      	ldrsh	r3, [r3, r2]
 8007454:	0018      	movs	r0, r3
 8007456:	f7f9 fdab 	bl	8000fb0 <__aeabi_i2f>
 800745a:	1c03      	adds	r3, r0, #0
 800745c:	6979      	ldr	r1, [r7, #20]
 800745e:	1c18      	adds	r0, r3, #0
 8007460:	f7f9 f810 	bl	8000484 <__aeabi_fadd>
 8007464:	1c03      	adds	r3, r0, #0
 8007466:	1c18      	adds	r0, r3, #0
 8007468:	f7fb fba8 	bl	8002bbc <__aeabi_f2d>
 800746c:	0003      	movs	r3, r0
 800746e:	000c      	movs	r4, r1
 8007470:	0018      	movs	r0, r3
 8007472:	0021      	movs	r1, r4
 8007474:	f002 f95c 	bl	8009730 <floor>
 8007478:	0002      	movs	r2, r0
 800747a:	000b      	movs	r3, r1
 800747c:	2110      	movs	r1, #16
 800747e:	187c      	adds	r4, r7, r1
 8007480:	0010      	movs	r0, r2
 8007482:	0019      	movs	r1, r3
 8007484:	f7fb fb24 	bl	8002ad0 <__aeabi_d2iz>
 8007488:	0003      	movs	r3, r0
 800748a:	8023      	strh	r3, [r4, #0]

					x = X1;
 800748c:	2312      	movs	r3, #18
 800748e:	18fb      	adds	r3, r7, r3
 8007490:	1dba      	adds	r2, r7, #6
 8007492:	8812      	ldrh	r2, [r2, #0]
 8007494:	801a      	strh	r2, [r3, #0]
					z = floor(((y - Y1) * (Z2 - Z1) / (Y2 - Y1)) + Z1);
 8007496:	2310      	movs	r3, #16
 8007498:	18fb      	adds	r3, r7, r3
 800749a:	2200      	movs	r2, #0
 800749c:	5e9a      	ldrsh	r2, [r3, r2]
 800749e:	1d3b      	adds	r3, r7, #4
 80074a0:	2100      	movs	r1, #0
 80074a2:	5e5b      	ldrsh	r3, [r3, r1]
 80074a4:	1ad3      	subs	r3, r2, r3
 80074a6:	222c      	movs	r2, #44	; 0x2c
 80074a8:	18ba      	adds	r2, r7, r2
 80074aa:	2100      	movs	r1, #0
 80074ac:	5e51      	ldrsh	r1, [r2, r1]
 80074ae:	1cba      	adds	r2, r7, #2
 80074b0:	2000      	movs	r0, #0
 80074b2:	5e12      	ldrsh	r2, [r2, r0]
 80074b4:	1a8a      	subs	r2, r1, r2
 80074b6:	435a      	muls	r2, r3
 80074b8:	0010      	movs	r0, r2
 80074ba:	2328      	movs	r3, #40	; 0x28
 80074bc:	18fb      	adds	r3, r7, r3
 80074be:	2200      	movs	r2, #0
 80074c0:	5e9a      	ldrsh	r2, [r3, r2]
 80074c2:	1d3b      	adds	r3, r7, #4
 80074c4:	2100      	movs	r1, #0
 80074c6:	5e5b      	ldrsh	r3, [r3, r1]
 80074c8:	1ad3      	subs	r3, r2, r3
 80074ca:	0019      	movs	r1, r3
 80074cc:	f7f8 feb0 	bl	8000230 <__divsi3>
 80074d0:	0003      	movs	r3, r0
 80074d2:	001a      	movs	r2, r3
 80074d4:	1cbb      	adds	r3, r7, #2
 80074d6:	2100      	movs	r1, #0
 80074d8:	5e5b      	ldrsh	r3, [r3, r1]
 80074da:	18d3      	adds	r3, r2, r3
 80074dc:	0018      	movs	r0, r3
 80074de:	f7fb fb2b 	bl	8002b38 <__aeabi_i2d>
 80074e2:	0003      	movs	r3, r0
 80074e4:	000c      	movs	r4, r1
 80074e6:	0018      	movs	r0, r3
 80074e8:	0021      	movs	r1, r4
 80074ea:	f002 f921 	bl	8009730 <floor>
 80074ee:	0002      	movs	r2, r0
 80074f0:	000b      	movs	r3, r1
 80074f2:	210e      	movs	r1, #14
 80074f4:	187c      	adds	r4, r7, r1
 80074f6:	0010      	movs	r0, r2
 80074f8:	0019      	movs	r1, r3
 80074fa:	f7fb fae9 	bl	8002ad0 <__aeabi_d2iz>
 80074fe:	0003      	movs	r3, r0
 8007500:	8023      	strh	r3, [r4, #0]

					UstawManipulator(x, y, z);
 8007502:	230e      	movs	r3, #14
 8007504:	18fb      	adds	r3, r7, r3
 8007506:	2200      	movs	r2, #0
 8007508:	5e9a      	ldrsh	r2, [r3, r2]
 800750a:	2310      	movs	r3, #16
 800750c:	18fb      	adds	r3, r7, r3
 800750e:	2100      	movs	r1, #0
 8007510:	5e59      	ldrsh	r1, [r3, r1]
 8007512:	2312      	movs	r3, #18
 8007514:	18fb      	adds	r3, r7, r3
 8007516:	2000      	movs	r0, #0
 8007518:	5e1b      	ldrsh	r3, [r3, r0]
 800751a:	0018      	movs	r0, r3
 800751c:	f7fe fd32 	bl	8005f84 <UstawManipulator>
				while ((Y1 > Y2 && floor(y - Podzial) > Y2) || (Y1 < Y2 && floor(y + Podzial) < Y2))
 8007520:	1d3b      	adds	r3, r7, #4
 8007522:	2228      	movs	r2, #40	; 0x28
 8007524:	18b9      	adds	r1, r7, r2
 8007526:	2200      	movs	r2, #0
 8007528:	5e9a      	ldrsh	r2, [r3, r2]
 800752a:	2300      	movs	r3, #0
 800752c:	5ecb      	ldrsh	r3, [r1, r3]
 800752e:	429a      	cmp	r2, r3
 8007530:	dd27      	ble.n	8007582 <MoveL+0x10b2>
 8007532:	2310      	movs	r3, #16
 8007534:	18fb      	adds	r3, r7, r3
 8007536:	2200      	movs	r2, #0
 8007538:	5e9b      	ldrsh	r3, [r3, r2]
 800753a:	0018      	movs	r0, r3
 800753c:	f7f9 fd38 	bl	8000fb0 <__aeabi_i2f>
 8007540:	1c03      	adds	r3, r0, #0
 8007542:	6979      	ldr	r1, [r7, #20]
 8007544:	1c18      	adds	r0, r3, #0
 8007546:	f7f9 fb97 	bl	8000c78 <__aeabi_fsub>
 800754a:	1c03      	adds	r3, r0, #0
 800754c:	1c18      	adds	r0, r3, #0
 800754e:	f7fb fb35 	bl	8002bbc <__aeabi_f2d>
 8007552:	0003      	movs	r3, r0
 8007554:	000c      	movs	r4, r1
 8007556:	0018      	movs	r0, r3
 8007558:	0021      	movs	r1, r4
 800755a:	f002 f8e9 	bl	8009730 <floor>
 800755e:	0004      	movs	r4, r0
 8007560:	000d      	movs	r5, r1
 8007562:	2328      	movs	r3, #40	; 0x28
 8007564:	18fb      	adds	r3, r7, r3
 8007566:	2200      	movs	r2, #0
 8007568:	5e9b      	ldrsh	r3, [r3, r2]
 800756a:	0018      	movs	r0, r3
 800756c:	f7fb fae4 	bl	8002b38 <__aeabi_i2d>
 8007570:	0002      	movs	r2, r0
 8007572:	000b      	movs	r3, r1
 8007574:	0020      	movs	r0, r4
 8007576:	0029      	movs	r1, r5
 8007578:	f7f8 ff70 	bl	800045c <__aeabi_dcmpgt>
 800757c:	1e03      	subs	r3, r0, #0
 800757e:	d000      	beq.n	8007582 <MoveL+0x10b2>
 8007580:	e73a      	b.n	80073f8 <MoveL+0xf28>
 8007582:	1d3b      	adds	r3, r7, #4
 8007584:	2228      	movs	r2, #40	; 0x28
 8007586:	18b9      	adds	r1, r7, r2
 8007588:	2200      	movs	r2, #0
 800758a:	5e9a      	ldrsh	r2, [r3, r2]
 800758c:	2300      	movs	r3, #0
 800758e:	5ecb      	ldrsh	r3, [r1, r3]
 8007590:	429a      	cmp	r2, r3
 8007592:	da27      	bge.n	80075e4 <MoveL+0x1114>
 8007594:	2310      	movs	r3, #16
 8007596:	18fb      	adds	r3, r7, r3
 8007598:	2200      	movs	r2, #0
 800759a:	5e9b      	ldrsh	r3, [r3, r2]
 800759c:	0018      	movs	r0, r3
 800759e:	f7f9 fd07 	bl	8000fb0 <__aeabi_i2f>
 80075a2:	1c03      	adds	r3, r0, #0
 80075a4:	6979      	ldr	r1, [r7, #20]
 80075a6:	1c18      	adds	r0, r3, #0
 80075a8:	f7f8 ff6c 	bl	8000484 <__aeabi_fadd>
 80075ac:	1c03      	adds	r3, r0, #0
 80075ae:	1c18      	adds	r0, r3, #0
 80075b0:	f7fb fb04 	bl	8002bbc <__aeabi_f2d>
 80075b4:	0003      	movs	r3, r0
 80075b6:	000c      	movs	r4, r1
 80075b8:	0018      	movs	r0, r3
 80075ba:	0021      	movs	r1, r4
 80075bc:	f002 f8b8 	bl	8009730 <floor>
 80075c0:	0004      	movs	r4, r0
 80075c2:	000d      	movs	r5, r1
 80075c4:	2328      	movs	r3, #40	; 0x28
 80075c6:	18fb      	adds	r3, r7, r3
 80075c8:	2200      	movs	r2, #0
 80075ca:	5e9b      	ldrsh	r3, [r3, r2]
 80075cc:	0018      	movs	r0, r3
 80075ce:	f7fb fab3 	bl	8002b38 <__aeabi_i2d>
 80075d2:	0002      	movs	r2, r0
 80075d4:	000b      	movs	r3, r1
 80075d6:	0020      	movs	r0, r4
 80075d8:	0029      	movs	r1, r5
 80075da:	f7f8 ff2b 	bl	8000434 <__aeabi_dcmplt>
 80075de:	1e03      	subs	r3, r0, #0
 80075e0:	d000      	beq.n	80075e4 <MoveL+0x1114>
 80075e2:	e709      	b.n	80073f8 <MoveL+0xf28>
				}

				UstawManipulator(X2, Y2, Z2);
 80075e4:	232c      	movs	r3, #44	; 0x2c
 80075e6:	18fb      	adds	r3, r7, r3
 80075e8:	2200      	movs	r2, #0
 80075ea:	5e9a      	ldrsh	r2, [r3, r2]
 80075ec:	2328      	movs	r3, #40	; 0x28
 80075ee:	18fb      	adds	r3, r7, r3
 80075f0:	2100      	movs	r1, #0
 80075f2:	5e59      	ldrsh	r1, [r3, r1]
 80075f4:	003b      	movs	r3, r7
 80075f6:	2000      	movs	r0, #0
 80075f8:	5e1b      	ldrsh	r3, [r3, r0]
 80075fa:	0018      	movs	r0, r3
 80075fc:	f7fe fcc2 	bl	8005f84 <UstawManipulator>
 8007600:	e0e6      	b.n	80077d0 <MoveL+0x1300>
			}
			else if (OdlegloscZ <= 0 && OdlegloscX <= 0)
 8007602:	2308      	movs	r3, #8
 8007604:	18fb      	adds	r3, r7, r3
 8007606:	2200      	movs	r2, #0
 8007608:	5e9b      	ldrsh	r3, [r3, r2]
 800760a:	2b00      	cmp	r3, #0
 800760c:	dd00      	ble.n	8007610 <MoveL+0x1140>
 800760e:	e0df      	b.n	80077d0 <MoveL+0x1300>
 8007610:	230c      	movs	r3, #12
 8007612:	18fb      	adds	r3, r7, r3
 8007614:	2200      	movs	r2, #0
 8007616:	5e9b      	ldrsh	r3, [r3, r2]
 8007618:	2b00      	cmp	r3, #0
 800761a:	dd00      	ble.n	800761e <MoveL+0x114e>
 800761c:	e0d8      	b.n	80077d0 <MoveL+0x1300>
			{
				y = Y1;
 800761e:	2310      	movs	r3, #16
 8007620:	18fb      	adds	r3, r7, r3
 8007622:	1d3a      	adds	r2, r7, #4
 8007624:	8812      	ldrh	r2, [r2, #0]
 8007626:	801a      	strh	r2, [r3, #0]

				while ((Y1 > Y2 && floor(y - Podzial) > Y2) || (Y1 < Y2 && floor(y + Podzial) < Y2))
 8007628:	e062      	b.n	80076f0 <MoveL+0x1220>
				{
					if(Y1 > Y2)
 800762a:	1d3b      	adds	r3, r7, #4
 800762c:	2228      	movs	r2, #40	; 0x28
 800762e:	18b9      	adds	r1, r7, r2
 8007630:	2200      	movs	r2, #0
 8007632:	5e9a      	ldrsh	r2, [r3, r2]
 8007634:	2300      	movs	r3, #0
 8007636:	5ecb      	ldrsh	r3, [r1, r3]
 8007638:	429a      	cmp	r2, r3
 800763a:	dd20      	ble.n	800767e <MoveL+0x11ae>
						y = floor(y - Podzial);
 800763c:	2310      	movs	r3, #16
 800763e:	18fb      	adds	r3, r7, r3
 8007640:	2200      	movs	r2, #0
 8007642:	5e9b      	ldrsh	r3, [r3, r2]
 8007644:	0018      	movs	r0, r3
 8007646:	f7f9 fcb3 	bl	8000fb0 <__aeabi_i2f>
 800764a:	1c03      	adds	r3, r0, #0
 800764c:	6979      	ldr	r1, [r7, #20]
 800764e:	1c18      	adds	r0, r3, #0
 8007650:	f7f9 fb12 	bl	8000c78 <__aeabi_fsub>
 8007654:	1c03      	adds	r3, r0, #0
 8007656:	1c18      	adds	r0, r3, #0
 8007658:	f7fb fab0 	bl	8002bbc <__aeabi_f2d>
 800765c:	0003      	movs	r3, r0
 800765e:	000c      	movs	r4, r1
 8007660:	0018      	movs	r0, r3
 8007662:	0021      	movs	r1, r4
 8007664:	f002 f864 	bl	8009730 <floor>
 8007668:	0002      	movs	r2, r0
 800766a:	000b      	movs	r3, r1
 800766c:	2110      	movs	r1, #16
 800766e:	187c      	adds	r4, r7, r1
 8007670:	0010      	movs	r0, r2
 8007672:	0019      	movs	r1, r3
 8007674:	f7fb fa2c 	bl	8002ad0 <__aeabi_d2iz>
 8007678:	0003      	movs	r3, r0
 800767a:	8023      	strh	r3, [r4, #0]
 800767c:	e01f      	b.n	80076be <MoveL+0x11ee>
					else
						y = floor(y + Podzial);
 800767e:	2310      	movs	r3, #16
 8007680:	18fb      	adds	r3, r7, r3
 8007682:	2200      	movs	r2, #0
 8007684:	5e9b      	ldrsh	r3, [r3, r2]
 8007686:	0018      	movs	r0, r3
 8007688:	f7f9 fc92 	bl	8000fb0 <__aeabi_i2f>
 800768c:	1c03      	adds	r3, r0, #0
 800768e:	6979      	ldr	r1, [r7, #20]
 8007690:	1c18      	adds	r0, r3, #0
 8007692:	f7f8 fef7 	bl	8000484 <__aeabi_fadd>
 8007696:	1c03      	adds	r3, r0, #0
 8007698:	1c18      	adds	r0, r3, #0
 800769a:	f7fb fa8f 	bl	8002bbc <__aeabi_f2d>
 800769e:	0003      	movs	r3, r0
 80076a0:	000c      	movs	r4, r1
 80076a2:	0018      	movs	r0, r3
 80076a4:	0021      	movs	r1, r4
 80076a6:	f002 f843 	bl	8009730 <floor>
 80076aa:	0002      	movs	r2, r0
 80076ac:	000b      	movs	r3, r1
 80076ae:	2110      	movs	r1, #16
 80076b0:	187c      	adds	r4, r7, r1
 80076b2:	0010      	movs	r0, r2
 80076b4:	0019      	movs	r1, r3
 80076b6:	f7fb fa0b 	bl	8002ad0 <__aeabi_d2iz>
 80076ba:	0003      	movs	r3, r0
 80076bc:	8023      	strh	r3, [r4, #0]

					x = X1;
 80076be:	2312      	movs	r3, #18
 80076c0:	18fb      	adds	r3, r7, r3
 80076c2:	1dba      	adds	r2, r7, #6
 80076c4:	8812      	ldrh	r2, [r2, #0]
 80076c6:	801a      	strh	r2, [r3, #0]
					z = Z1;
 80076c8:	230e      	movs	r3, #14
 80076ca:	18fb      	adds	r3, r7, r3
 80076cc:	1cba      	adds	r2, r7, #2
 80076ce:	8812      	ldrh	r2, [r2, #0]
 80076d0:	801a      	strh	r2, [r3, #0]


					UstawManipulator(x, y, z);
 80076d2:	230e      	movs	r3, #14
 80076d4:	18fb      	adds	r3, r7, r3
 80076d6:	2200      	movs	r2, #0
 80076d8:	5e9a      	ldrsh	r2, [r3, r2]
 80076da:	2310      	movs	r3, #16
 80076dc:	18fb      	adds	r3, r7, r3
 80076de:	2100      	movs	r1, #0
 80076e0:	5e59      	ldrsh	r1, [r3, r1]
 80076e2:	2312      	movs	r3, #18
 80076e4:	18fb      	adds	r3, r7, r3
 80076e6:	2000      	movs	r0, #0
 80076e8:	5e1b      	ldrsh	r3, [r3, r0]
 80076ea:	0018      	movs	r0, r3
 80076ec:	f7fe fc4a 	bl	8005f84 <UstawManipulator>
				while ((Y1 > Y2 && floor(y - Podzial) > Y2) || (Y1 < Y2 && floor(y + Podzial) < Y2))
 80076f0:	1d3b      	adds	r3, r7, #4
 80076f2:	2228      	movs	r2, #40	; 0x28
 80076f4:	18b9      	adds	r1, r7, r2
 80076f6:	2200      	movs	r2, #0
 80076f8:	5e9a      	ldrsh	r2, [r3, r2]
 80076fa:	2300      	movs	r3, #0
 80076fc:	5ecb      	ldrsh	r3, [r1, r3]
 80076fe:	429a      	cmp	r2, r3
 8007700:	dd27      	ble.n	8007752 <MoveL+0x1282>
 8007702:	2310      	movs	r3, #16
 8007704:	18fb      	adds	r3, r7, r3
 8007706:	2200      	movs	r2, #0
 8007708:	5e9b      	ldrsh	r3, [r3, r2]
 800770a:	0018      	movs	r0, r3
 800770c:	f7f9 fc50 	bl	8000fb0 <__aeabi_i2f>
 8007710:	1c03      	adds	r3, r0, #0
 8007712:	6979      	ldr	r1, [r7, #20]
 8007714:	1c18      	adds	r0, r3, #0
 8007716:	f7f9 faaf 	bl	8000c78 <__aeabi_fsub>
 800771a:	1c03      	adds	r3, r0, #0
 800771c:	1c18      	adds	r0, r3, #0
 800771e:	f7fb fa4d 	bl	8002bbc <__aeabi_f2d>
 8007722:	0003      	movs	r3, r0
 8007724:	000c      	movs	r4, r1
 8007726:	0018      	movs	r0, r3
 8007728:	0021      	movs	r1, r4
 800772a:	f002 f801 	bl	8009730 <floor>
 800772e:	0004      	movs	r4, r0
 8007730:	000d      	movs	r5, r1
 8007732:	2328      	movs	r3, #40	; 0x28
 8007734:	18fb      	adds	r3, r7, r3
 8007736:	2200      	movs	r2, #0
 8007738:	5e9b      	ldrsh	r3, [r3, r2]
 800773a:	0018      	movs	r0, r3
 800773c:	f7fb f9fc 	bl	8002b38 <__aeabi_i2d>
 8007740:	0002      	movs	r2, r0
 8007742:	000b      	movs	r3, r1
 8007744:	0020      	movs	r0, r4
 8007746:	0029      	movs	r1, r5
 8007748:	f7f8 fe88 	bl	800045c <__aeabi_dcmpgt>
 800774c:	1e03      	subs	r3, r0, #0
 800774e:	d000      	beq.n	8007752 <MoveL+0x1282>
 8007750:	e76b      	b.n	800762a <MoveL+0x115a>
 8007752:	1d3b      	adds	r3, r7, #4
 8007754:	2228      	movs	r2, #40	; 0x28
 8007756:	18b9      	adds	r1, r7, r2
 8007758:	2200      	movs	r2, #0
 800775a:	5e9a      	ldrsh	r2, [r3, r2]
 800775c:	2300      	movs	r3, #0
 800775e:	5ecb      	ldrsh	r3, [r1, r3]
 8007760:	429a      	cmp	r2, r3
 8007762:	da27      	bge.n	80077b4 <MoveL+0x12e4>
 8007764:	2310      	movs	r3, #16
 8007766:	18fb      	adds	r3, r7, r3
 8007768:	2200      	movs	r2, #0
 800776a:	5e9b      	ldrsh	r3, [r3, r2]
 800776c:	0018      	movs	r0, r3
 800776e:	f7f9 fc1f 	bl	8000fb0 <__aeabi_i2f>
 8007772:	1c03      	adds	r3, r0, #0
 8007774:	6979      	ldr	r1, [r7, #20]
 8007776:	1c18      	adds	r0, r3, #0
 8007778:	f7f8 fe84 	bl	8000484 <__aeabi_fadd>
 800777c:	1c03      	adds	r3, r0, #0
 800777e:	1c18      	adds	r0, r3, #0
 8007780:	f7fb fa1c 	bl	8002bbc <__aeabi_f2d>
 8007784:	0003      	movs	r3, r0
 8007786:	000c      	movs	r4, r1
 8007788:	0018      	movs	r0, r3
 800778a:	0021      	movs	r1, r4
 800778c:	f001 ffd0 	bl	8009730 <floor>
 8007790:	0004      	movs	r4, r0
 8007792:	000d      	movs	r5, r1
 8007794:	2328      	movs	r3, #40	; 0x28
 8007796:	18fb      	adds	r3, r7, r3
 8007798:	2200      	movs	r2, #0
 800779a:	5e9b      	ldrsh	r3, [r3, r2]
 800779c:	0018      	movs	r0, r3
 800779e:	f7fb f9cb 	bl	8002b38 <__aeabi_i2d>
 80077a2:	0002      	movs	r2, r0
 80077a4:	000b      	movs	r3, r1
 80077a6:	0020      	movs	r0, r4
 80077a8:	0029      	movs	r1, r5
 80077aa:	f7f8 fe43 	bl	8000434 <__aeabi_dcmplt>
 80077ae:	1e03      	subs	r3, r0, #0
 80077b0:	d000      	beq.n	80077b4 <MoveL+0x12e4>
 80077b2:	e73a      	b.n	800762a <MoveL+0x115a>
				}

				UstawManipulator(X2, Y2, Z2);
 80077b4:	232c      	movs	r3, #44	; 0x2c
 80077b6:	18fb      	adds	r3, r7, r3
 80077b8:	2200      	movs	r2, #0
 80077ba:	5e9a      	ldrsh	r2, [r3, r2]
 80077bc:	2328      	movs	r3, #40	; 0x28
 80077be:	18fb      	adds	r3, r7, r3
 80077c0:	2100      	movs	r1, #0
 80077c2:	5e59      	ldrsh	r1, [r3, r1]
 80077c4:	003b      	movs	r3, r7
 80077c6:	2000      	movs	r0, #0
 80077c8:	5e1b      	ldrsh	r3, [r3, r0]
 80077ca:	0018      	movs	r0, r3
 80077cc:	f7fe fbda 	bl	8005f84 <UstawManipulator>
			}

			return 0;
 80077d0:	2300      	movs	r3, #0
 80077d2:	f000 fca6 	bl	8008122 <MoveL+0x1c52>
		}

	}

	if (OdlegloscZ > 0)
 80077d6:	2308      	movs	r3, #8
 80077d8:	18fb      	adds	r3, r7, r3
 80077da:	2200      	movs	r2, #0
 80077dc:	5e9b      	ldrsh	r3, [r3, r2]
 80077de:	2b00      	cmp	r3, #0
 80077e0:	dc01      	bgt.n	80077e6 <MoveL+0x1316>
 80077e2:	f000 fc9d 	bl	8008120 <MoveL+0x1c50>
	{
		if (OdlegloscZ >= OdlegloscX && OdlegloscZ >= OdlegloscY)
 80077e6:	2308      	movs	r3, #8
 80077e8:	18fa      	adds	r2, r7, r3
 80077ea:	230c      	movs	r3, #12
 80077ec:	18fb      	adds	r3, r7, r3
 80077ee:	2100      	movs	r1, #0
 80077f0:	5e52      	ldrsh	r2, [r2, r1]
 80077f2:	2100      	movs	r1, #0
 80077f4:	5e5b      	ldrsh	r3, [r3, r1]
 80077f6:	429a      	cmp	r2, r3
 80077f8:	da01      	bge.n	80077fe <MoveL+0x132e>
 80077fa:	f000 fc91 	bl	8008120 <MoveL+0x1c50>
 80077fe:	2308      	movs	r3, #8
 8007800:	18fa      	adds	r2, r7, r3
 8007802:	230a      	movs	r3, #10
 8007804:	18fb      	adds	r3, r7, r3
 8007806:	2100      	movs	r1, #0
 8007808:	5e52      	ldrsh	r2, [r2, r1]
 800780a:	2100      	movs	r1, #0
 800780c:	5e5b      	ldrsh	r3, [r3, r1]
 800780e:	429a      	cmp	r2, r3
 8007810:	da01      	bge.n	8007816 <MoveL+0x1346>
 8007812:	f000 fc85 	bl	8008120 <MoveL+0x1c50>
		{
			if (OdlegloscZ >= Dokladnosc)
 8007816:	2308      	movs	r3, #8
 8007818:	18fb      	adds	r3, r7, r3
 800781a:	2200      	movs	r2, #0
 800781c:	5e9a      	ldrsh	r2, [r3, r2]
 800781e:	2330      	movs	r3, #48	; 0x30
 8007820:	18fb      	adds	r3, r7, r3
 8007822:	781b      	ldrb	r3, [r3, #0]
 8007824:	429a      	cmp	r2, r3
 8007826:	db15      	blt.n	8007854 <MoveL+0x1384>
				Podzial = (float)(OdlegloscZ / (float)Dokladnosc);
 8007828:	2308      	movs	r3, #8
 800782a:	18fb      	adds	r3, r7, r3
 800782c:	2200      	movs	r2, #0
 800782e:	5e9b      	ldrsh	r3, [r3, r2]
 8007830:	0018      	movs	r0, r3
 8007832:	f7f9 fbbd 	bl	8000fb0 <__aeabi_i2f>
 8007836:	1c04      	adds	r4, r0, #0
 8007838:	2330      	movs	r3, #48	; 0x30
 800783a:	18fb      	adds	r3, r7, r3
 800783c:	781b      	ldrb	r3, [r3, #0]
 800783e:	0018      	movs	r0, r3
 8007840:	f7f9 fc06 	bl	8001050 <__aeabi_ui2f>
 8007844:	1c03      	adds	r3, r0, #0
 8007846:	1c19      	adds	r1, r3, #0
 8007848:	1c20      	adds	r0, r4, #0
 800784a:	f7f8 ffad 	bl	80007a8 <__aeabi_fdiv>
 800784e:	1c03      	adds	r3, r0, #0
 8007850:	617b      	str	r3, [r7, #20]
 8007852:	e002      	b.n	800785a <MoveL+0x138a>
			else
				Podzial = 1;
 8007854:	23fe      	movs	r3, #254	; 0xfe
 8007856:	059b      	lsls	r3, r3, #22
 8007858:	617b      	str	r3, [r7, #20]

			if (OdlegloscX > 0 && OdlegloscY > 0)
 800785a:	230c      	movs	r3, #12
 800785c:	18fb      	adds	r3, r7, r3
 800785e:	2200      	movs	r2, #0
 8007860:	5e9b      	ldrsh	r3, [r3, r2]
 8007862:	2b00      	cmp	r3, #0
 8007864:	dc00      	bgt.n	8007868 <MoveL+0x1398>
 8007866:	e141      	b.n	8007aec <MoveL+0x161c>
 8007868:	230a      	movs	r3, #10
 800786a:	18fb      	adds	r3, r7, r3
 800786c:	2200      	movs	r2, #0
 800786e:	5e9b      	ldrsh	r3, [r3, r2]
 8007870:	2b00      	cmp	r3, #0
 8007872:	dc00      	bgt.n	8007876 <MoveL+0x13a6>
 8007874:	e13a      	b.n	8007aec <MoveL+0x161c>
			{
				z = Z1;
 8007876:	230e      	movs	r3, #14
 8007878:	18fb      	adds	r3, r7, r3
 800787a:	1cba      	adds	r2, r7, #2
 800787c:	8812      	ldrh	r2, [r2, #0]
 800787e:	801a      	strh	r2, [r3, #0]

				while ((Z1 > Z2 && floor(z - Podzial) > Z2) || (Z1 < Z2 && floor(z + Podzial) < Z2))
 8007880:	e0c3      	b.n	8007a0a <MoveL+0x153a>
				{
					if (Z1 > Z2)
 8007882:	1cba      	adds	r2, r7, #2
 8007884:	232c      	movs	r3, #44	; 0x2c
 8007886:	18fb      	adds	r3, r7, r3
 8007888:	2100      	movs	r1, #0
 800788a:	5e52      	ldrsh	r2, [r2, r1]
 800788c:	2100      	movs	r1, #0
 800788e:	5e5b      	ldrsh	r3, [r3, r1]
 8007890:	429a      	cmp	r2, r3
 8007892:	dd20      	ble.n	80078d6 <MoveL+0x1406>
						z = floor(z - Podzial);
 8007894:	230e      	movs	r3, #14
 8007896:	18fb      	adds	r3, r7, r3
 8007898:	2200      	movs	r2, #0
 800789a:	5e9b      	ldrsh	r3, [r3, r2]
 800789c:	0018      	movs	r0, r3
 800789e:	f7f9 fb87 	bl	8000fb0 <__aeabi_i2f>
 80078a2:	1c03      	adds	r3, r0, #0
 80078a4:	6979      	ldr	r1, [r7, #20]
 80078a6:	1c18      	adds	r0, r3, #0
 80078a8:	f7f9 f9e6 	bl	8000c78 <__aeabi_fsub>
 80078ac:	1c03      	adds	r3, r0, #0
 80078ae:	1c18      	adds	r0, r3, #0
 80078b0:	f7fb f984 	bl	8002bbc <__aeabi_f2d>
 80078b4:	0003      	movs	r3, r0
 80078b6:	000c      	movs	r4, r1
 80078b8:	0018      	movs	r0, r3
 80078ba:	0021      	movs	r1, r4
 80078bc:	f001 ff38 	bl	8009730 <floor>
 80078c0:	0002      	movs	r2, r0
 80078c2:	000b      	movs	r3, r1
 80078c4:	210e      	movs	r1, #14
 80078c6:	187c      	adds	r4, r7, r1
 80078c8:	0010      	movs	r0, r2
 80078ca:	0019      	movs	r1, r3
 80078cc:	f7fb f900 	bl	8002ad0 <__aeabi_d2iz>
 80078d0:	0003      	movs	r3, r0
 80078d2:	8023      	strh	r3, [r4, #0]
 80078d4:	e01f      	b.n	8007916 <MoveL+0x1446>
					else
						z = floor(z + Podzial);
 80078d6:	230e      	movs	r3, #14
 80078d8:	18fb      	adds	r3, r7, r3
 80078da:	2200      	movs	r2, #0
 80078dc:	5e9b      	ldrsh	r3, [r3, r2]
 80078de:	0018      	movs	r0, r3
 80078e0:	f7f9 fb66 	bl	8000fb0 <__aeabi_i2f>
 80078e4:	1c03      	adds	r3, r0, #0
 80078e6:	6979      	ldr	r1, [r7, #20]
 80078e8:	1c18      	adds	r0, r3, #0
 80078ea:	f7f8 fdcb 	bl	8000484 <__aeabi_fadd>
 80078ee:	1c03      	adds	r3, r0, #0
 80078f0:	1c18      	adds	r0, r3, #0
 80078f2:	f7fb f963 	bl	8002bbc <__aeabi_f2d>
 80078f6:	0003      	movs	r3, r0
 80078f8:	000c      	movs	r4, r1
 80078fa:	0018      	movs	r0, r3
 80078fc:	0021      	movs	r1, r4
 80078fe:	f001 ff17 	bl	8009730 <floor>
 8007902:	0002      	movs	r2, r0
 8007904:	000b      	movs	r3, r1
 8007906:	210e      	movs	r1, #14
 8007908:	187c      	adds	r4, r7, r1
 800790a:	0010      	movs	r0, r2
 800790c:	0019      	movs	r1, r3
 800790e:	f7fb f8df 	bl	8002ad0 <__aeabi_d2iz>
 8007912:	0003      	movs	r3, r0
 8007914:	8023      	strh	r3, [r4, #0]

					x = floor(((z - Z1) * (X2 - X1) / (Z2 - Z1)) + X1);
 8007916:	230e      	movs	r3, #14
 8007918:	18fb      	adds	r3, r7, r3
 800791a:	2200      	movs	r2, #0
 800791c:	5e9a      	ldrsh	r2, [r3, r2]
 800791e:	1cbb      	adds	r3, r7, #2
 8007920:	2100      	movs	r1, #0
 8007922:	5e5b      	ldrsh	r3, [r3, r1]
 8007924:	1ad3      	subs	r3, r2, r3
 8007926:	003a      	movs	r2, r7
 8007928:	2100      	movs	r1, #0
 800792a:	5e51      	ldrsh	r1, [r2, r1]
 800792c:	1dba      	adds	r2, r7, #6
 800792e:	2000      	movs	r0, #0
 8007930:	5e12      	ldrsh	r2, [r2, r0]
 8007932:	1a8a      	subs	r2, r1, r2
 8007934:	435a      	muls	r2, r3
 8007936:	0010      	movs	r0, r2
 8007938:	232c      	movs	r3, #44	; 0x2c
 800793a:	18fb      	adds	r3, r7, r3
 800793c:	2200      	movs	r2, #0
 800793e:	5e9a      	ldrsh	r2, [r3, r2]
 8007940:	1cbb      	adds	r3, r7, #2
 8007942:	2100      	movs	r1, #0
 8007944:	5e5b      	ldrsh	r3, [r3, r1]
 8007946:	1ad3      	subs	r3, r2, r3
 8007948:	0019      	movs	r1, r3
 800794a:	f7f8 fc71 	bl	8000230 <__divsi3>
 800794e:	0003      	movs	r3, r0
 8007950:	001a      	movs	r2, r3
 8007952:	1dbb      	adds	r3, r7, #6
 8007954:	2100      	movs	r1, #0
 8007956:	5e5b      	ldrsh	r3, [r3, r1]
 8007958:	18d3      	adds	r3, r2, r3
 800795a:	0018      	movs	r0, r3
 800795c:	f7fb f8ec 	bl	8002b38 <__aeabi_i2d>
 8007960:	0003      	movs	r3, r0
 8007962:	000c      	movs	r4, r1
 8007964:	0018      	movs	r0, r3
 8007966:	0021      	movs	r1, r4
 8007968:	f001 fee2 	bl	8009730 <floor>
 800796c:	0002      	movs	r2, r0
 800796e:	000b      	movs	r3, r1
 8007970:	2112      	movs	r1, #18
 8007972:	187c      	adds	r4, r7, r1
 8007974:	0010      	movs	r0, r2
 8007976:	0019      	movs	r1, r3
 8007978:	f7fb f8aa 	bl	8002ad0 <__aeabi_d2iz>
 800797c:	0003      	movs	r3, r0
 800797e:	8023      	strh	r3, [r4, #0]
					y = floor(((z - Z1) * (Y2 - Y1) / (Z2 - Z1)) + Y1);
 8007980:	230e      	movs	r3, #14
 8007982:	18fb      	adds	r3, r7, r3
 8007984:	2200      	movs	r2, #0
 8007986:	5e9a      	ldrsh	r2, [r3, r2]
 8007988:	1cbb      	adds	r3, r7, #2
 800798a:	2100      	movs	r1, #0
 800798c:	5e5b      	ldrsh	r3, [r3, r1]
 800798e:	1ad3      	subs	r3, r2, r3
 8007990:	2228      	movs	r2, #40	; 0x28
 8007992:	18ba      	adds	r2, r7, r2
 8007994:	2100      	movs	r1, #0
 8007996:	5e51      	ldrsh	r1, [r2, r1]
 8007998:	1d3a      	adds	r2, r7, #4
 800799a:	2000      	movs	r0, #0
 800799c:	5e12      	ldrsh	r2, [r2, r0]
 800799e:	1a8a      	subs	r2, r1, r2
 80079a0:	435a      	muls	r2, r3
 80079a2:	0010      	movs	r0, r2
 80079a4:	232c      	movs	r3, #44	; 0x2c
 80079a6:	18fb      	adds	r3, r7, r3
 80079a8:	2200      	movs	r2, #0
 80079aa:	5e9a      	ldrsh	r2, [r3, r2]
 80079ac:	1cbb      	adds	r3, r7, #2
 80079ae:	2100      	movs	r1, #0
 80079b0:	5e5b      	ldrsh	r3, [r3, r1]
 80079b2:	1ad3      	subs	r3, r2, r3
 80079b4:	0019      	movs	r1, r3
 80079b6:	f7f8 fc3b 	bl	8000230 <__divsi3>
 80079ba:	0003      	movs	r3, r0
 80079bc:	001a      	movs	r2, r3
 80079be:	1d3b      	adds	r3, r7, #4
 80079c0:	2100      	movs	r1, #0
 80079c2:	5e5b      	ldrsh	r3, [r3, r1]
 80079c4:	18d3      	adds	r3, r2, r3
 80079c6:	0018      	movs	r0, r3
 80079c8:	f7fb f8b6 	bl	8002b38 <__aeabi_i2d>
 80079cc:	0003      	movs	r3, r0
 80079ce:	000c      	movs	r4, r1
 80079d0:	0018      	movs	r0, r3
 80079d2:	0021      	movs	r1, r4
 80079d4:	f001 feac 	bl	8009730 <floor>
 80079d8:	0002      	movs	r2, r0
 80079da:	000b      	movs	r3, r1
 80079dc:	2110      	movs	r1, #16
 80079de:	187c      	adds	r4, r7, r1
 80079e0:	0010      	movs	r0, r2
 80079e2:	0019      	movs	r1, r3
 80079e4:	f7fb f874 	bl	8002ad0 <__aeabi_d2iz>
 80079e8:	0003      	movs	r3, r0
 80079ea:	8023      	strh	r3, [r4, #0]

					UstawManipulator(x, y, z);
 80079ec:	230e      	movs	r3, #14
 80079ee:	18fb      	adds	r3, r7, r3
 80079f0:	2200      	movs	r2, #0
 80079f2:	5e9a      	ldrsh	r2, [r3, r2]
 80079f4:	2310      	movs	r3, #16
 80079f6:	18fb      	adds	r3, r7, r3
 80079f8:	2100      	movs	r1, #0
 80079fa:	5e59      	ldrsh	r1, [r3, r1]
 80079fc:	2312      	movs	r3, #18
 80079fe:	18fb      	adds	r3, r7, r3
 8007a00:	2000      	movs	r0, #0
 8007a02:	5e1b      	ldrsh	r3, [r3, r0]
 8007a04:	0018      	movs	r0, r3
 8007a06:	f7fe fabd 	bl	8005f84 <UstawManipulator>
				while ((Z1 > Z2 && floor(z - Podzial) > Z2) || (Z1 < Z2 && floor(z + Podzial) < Z2))
 8007a0a:	1cba      	adds	r2, r7, #2
 8007a0c:	232c      	movs	r3, #44	; 0x2c
 8007a0e:	18fb      	adds	r3, r7, r3
 8007a10:	2100      	movs	r1, #0
 8007a12:	5e52      	ldrsh	r2, [r2, r1]
 8007a14:	2100      	movs	r1, #0
 8007a16:	5e5b      	ldrsh	r3, [r3, r1]
 8007a18:	429a      	cmp	r2, r3
 8007a1a:	dd27      	ble.n	8007a6c <MoveL+0x159c>
 8007a1c:	230e      	movs	r3, #14
 8007a1e:	18fb      	adds	r3, r7, r3
 8007a20:	2200      	movs	r2, #0
 8007a22:	5e9b      	ldrsh	r3, [r3, r2]
 8007a24:	0018      	movs	r0, r3
 8007a26:	f7f9 fac3 	bl	8000fb0 <__aeabi_i2f>
 8007a2a:	1c03      	adds	r3, r0, #0
 8007a2c:	6979      	ldr	r1, [r7, #20]
 8007a2e:	1c18      	adds	r0, r3, #0
 8007a30:	f7f9 f922 	bl	8000c78 <__aeabi_fsub>
 8007a34:	1c03      	adds	r3, r0, #0
 8007a36:	1c18      	adds	r0, r3, #0
 8007a38:	f7fb f8c0 	bl	8002bbc <__aeabi_f2d>
 8007a3c:	0003      	movs	r3, r0
 8007a3e:	000c      	movs	r4, r1
 8007a40:	0018      	movs	r0, r3
 8007a42:	0021      	movs	r1, r4
 8007a44:	f001 fe74 	bl	8009730 <floor>
 8007a48:	0004      	movs	r4, r0
 8007a4a:	000d      	movs	r5, r1
 8007a4c:	232c      	movs	r3, #44	; 0x2c
 8007a4e:	18fb      	adds	r3, r7, r3
 8007a50:	2200      	movs	r2, #0
 8007a52:	5e9b      	ldrsh	r3, [r3, r2]
 8007a54:	0018      	movs	r0, r3
 8007a56:	f7fb f86f 	bl	8002b38 <__aeabi_i2d>
 8007a5a:	0002      	movs	r2, r0
 8007a5c:	000b      	movs	r3, r1
 8007a5e:	0020      	movs	r0, r4
 8007a60:	0029      	movs	r1, r5
 8007a62:	f7f8 fcfb 	bl	800045c <__aeabi_dcmpgt>
 8007a66:	1e03      	subs	r3, r0, #0
 8007a68:	d000      	beq.n	8007a6c <MoveL+0x159c>
 8007a6a:	e70a      	b.n	8007882 <MoveL+0x13b2>
 8007a6c:	1cba      	adds	r2, r7, #2
 8007a6e:	232c      	movs	r3, #44	; 0x2c
 8007a70:	18fb      	adds	r3, r7, r3
 8007a72:	2100      	movs	r1, #0
 8007a74:	5e52      	ldrsh	r2, [r2, r1]
 8007a76:	2100      	movs	r1, #0
 8007a78:	5e5b      	ldrsh	r3, [r3, r1]
 8007a7a:	429a      	cmp	r2, r3
 8007a7c:	da27      	bge.n	8007ace <MoveL+0x15fe>
 8007a7e:	230e      	movs	r3, #14
 8007a80:	18fb      	adds	r3, r7, r3
 8007a82:	2200      	movs	r2, #0
 8007a84:	5e9b      	ldrsh	r3, [r3, r2]
 8007a86:	0018      	movs	r0, r3
 8007a88:	f7f9 fa92 	bl	8000fb0 <__aeabi_i2f>
 8007a8c:	1c03      	adds	r3, r0, #0
 8007a8e:	6979      	ldr	r1, [r7, #20]
 8007a90:	1c18      	adds	r0, r3, #0
 8007a92:	f7f8 fcf7 	bl	8000484 <__aeabi_fadd>
 8007a96:	1c03      	adds	r3, r0, #0
 8007a98:	1c18      	adds	r0, r3, #0
 8007a9a:	f7fb f88f 	bl	8002bbc <__aeabi_f2d>
 8007a9e:	0003      	movs	r3, r0
 8007aa0:	000c      	movs	r4, r1
 8007aa2:	0018      	movs	r0, r3
 8007aa4:	0021      	movs	r1, r4
 8007aa6:	f001 fe43 	bl	8009730 <floor>
 8007aaa:	0004      	movs	r4, r0
 8007aac:	000d      	movs	r5, r1
 8007aae:	232c      	movs	r3, #44	; 0x2c
 8007ab0:	18fb      	adds	r3, r7, r3
 8007ab2:	2200      	movs	r2, #0
 8007ab4:	5e9b      	ldrsh	r3, [r3, r2]
 8007ab6:	0018      	movs	r0, r3
 8007ab8:	f7fb f83e 	bl	8002b38 <__aeabi_i2d>
 8007abc:	0002      	movs	r2, r0
 8007abe:	000b      	movs	r3, r1
 8007ac0:	0020      	movs	r0, r4
 8007ac2:	0029      	movs	r1, r5
 8007ac4:	f7f8 fcb6 	bl	8000434 <__aeabi_dcmplt>
 8007ac8:	1e03      	subs	r3, r0, #0
 8007aca:	d000      	beq.n	8007ace <MoveL+0x15fe>
 8007acc:	e6d9      	b.n	8007882 <MoveL+0x13b2>
				}

				UstawManipulator(X2, Y2, Z2);
 8007ace:	232c      	movs	r3, #44	; 0x2c
 8007ad0:	18fb      	adds	r3, r7, r3
 8007ad2:	2200      	movs	r2, #0
 8007ad4:	5e9a      	ldrsh	r2, [r3, r2]
 8007ad6:	2328      	movs	r3, #40	; 0x28
 8007ad8:	18fb      	adds	r3, r7, r3
 8007ada:	2100      	movs	r1, #0
 8007adc:	5e59      	ldrsh	r1, [r3, r1]
 8007ade:	003b      	movs	r3, r7
 8007ae0:	2000      	movs	r0, #0
 8007ae2:	5e1b      	ldrsh	r3, [r3, r0]
 8007ae4:	0018      	movs	r0, r3
 8007ae6:	f7fe fa4d 	bl	8005f84 <UstawManipulator>
 8007aea:	e317      	b.n	800811c <MoveL+0x1c4c>

			}
			else if (OdlegloscX > 0 && OdlegloscY <= 0)
 8007aec:	230c      	movs	r3, #12
 8007aee:	18fb      	adds	r3, r7, r3
 8007af0:	2200      	movs	r2, #0
 8007af2:	5e9b      	ldrsh	r3, [r3, r2]
 8007af4:	2b00      	cmp	r3, #0
 8007af6:	dc00      	bgt.n	8007afa <MoveL+0x162a>
 8007af8:	e110      	b.n	8007d1c <MoveL+0x184c>
 8007afa:	230a      	movs	r3, #10
 8007afc:	18fb      	adds	r3, r7, r3
 8007afe:	2200      	movs	r2, #0
 8007b00:	5e9b      	ldrsh	r3, [r3, r2]
 8007b02:	2b00      	cmp	r3, #0
 8007b04:	dd00      	ble.n	8007b08 <MoveL+0x1638>
 8007b06:	e109      	b.n	8007d1c <MoveL+0x184c>
			{
				z = Z1;
 8007b08:	230e      	movs	r3, #14
 8007b0a:	18fb      	adds	r3, r7, r3
 8007b0c:	1cba      	adds	r2, r7, #2
 8007b0e:	8812      	ldrh	r2, [r2, #0]
 8007b10:	801a      	strh	r2, [r3, #0]

				while ((Z1 > Z2 && floor(z - Podzial) > Z2) || (Z1 < Z2 && floor(z + Podzial) < Z2))
 8007b12:	e092      	b.n	8007c3a <MoveL+0x176a>
				{
					if (Z1 > Z2)
 8007b14:	1cba      	adds	r2, r7, #2
 8007b16:	232c      	movs	r3, #44	; 0x2c
 8007b18:	18fb      	adds	r3, r7, r3
 8007b1a:	2100      	movs	r1, #0
 8007b1c:	5e52      	ldrsh	r2, [r2, r1]
 8007b1e:	2100      	movs	r1, #0
 8007b20:	5e5b      	ldrsh	r3, [r3, r1]
 8007b22:	429a      	cmp	r2, r3
 8007b24:	dd20      	ble.n	8007b68 <MoveL+0x1698>
						z = floor(z - Podzial);
 8007b26:	230e      	movs	r3, #14
 8007b28:	18fb      	adds	r3, r7, r3
 8007b2a:	2200      	movs	r2, #0
 8007b2c:	5e9b      	ldrsh	r3, [r3, r2]
 8007b2e:	0018      	movs	r0, r3
 8007b30:	f7f9 fa3e 	bl	8000fb0 <__aeabi_i2f>
 8007b34:	1c03      	adds	r3, r0, #0
 8007b36:	6979      	ldr	r1, [r7, #20]
 8007b38:	1c18      	adds	r0, r3, #0
 8007b3a:	f7f9 f89d 	bl	8000c78 <__aeabi_fsub>
 8007b3e:	1c03      	adds	r3, r0, #0
 8007b40:	1c18      	adds	r0, r3, #0
 8007b42:	f7fb f83b 	bl	8002bbc <__aeabi_f2d>
 8007b46:	0003      	movs	r3, r0
 8007b48:	000c      	movs	r4, r1
 8007b4a:	0018      	movs	r0, r3
 8007b4c:	0021      	movs	r1, r4
 8007b4e:	f001 fdef 	bl	8009730 <floor>
 8007b52:	0002      	movs	r2, r0
 8007b54:	000b      	movs	r3, r1
 8007b56:	210e      	movs	r1, #14
 8007b58:	187c      	adds	r4, r7, r1
 8007b5a:	0010      	movs	r0, r2
 8007b5c:	0019      	movs	r1, r3
 8007b5e:	f7fa ffb7 	bl	8002ad0 <__aeabi_d2iz>
 8007b62:	0003      	movs	r3, r0
 8007b64:	8023      	strh	r3, [r4, #0]
 8007b66:	e01f      	b.n	8007ba8 <MoveL+0x16d8>
					else
						z = floor(z + Podzial);
 8007b68:	230e      	movs	r3, #14
 8007b6a:	18fb      	adds	r3, r7, r3
 8007b6c:	2200      	movs	r2, #0
 8007b6e:	5e9b      	ldrsh	r3, [r3, r2]
 8007b70:	0018      	movs	r0, r3
 8007b72:	f7f9 fa1d 	bl	8000fb0 <__aeabi_i2f>
 8007b76:	1c03      	adds	r3, r0, #0
 8007b78:	6979      	ldr	r1, [r7, #20]
 8007b7a:	1c18      	adds	r0, r3, #0
 8007b7c:	f7f8 fc82 	bl	8000484 <__aeabi_fadd>
 8007b80:	1c03      	adds	r3, r0, #0
 8007b82:	1c18      	adds	r0, r3, #0
 8007b84:	f7fb f81a 	bl	8002bbc <__aeabi_f2d>
 8007b88:	0003      	movs	r3, r0
 8007b8a:	000c      	movs	r4, r1
 8007b8c:	0018      	movs	r0, r3
 8007b8e:	0021      	movs	r1, r4
 8007b90:	f001 fdce 	bl	8009730 <floor>
 8007b94:	0002      	movs	r2, r0
 8007b96:	000b      	movs	r3, r1
 8007b98:	210e      	movs	r1, #14
 8007b9a:	187c      	adds	r4, r7, r1
 8007b9c:	0010      	movs	r0, r2
 8007b9e:	0019      	movs	r1, r3
 8007ba0:	f7fa ff96 	bl	8002ad0 <__aeabi_d2iz>
 8007ba4:	0003      	movs	r3, r0
 8007ba6:	8023      	strh	r3, [r4, #0]

					x = floor(((z - Z1) * (X2 - X1) / (Z2 - Z1)) + X1);
 8007ba8:	230e      	movs	r3, #14
 8007baa:	18fb      	adds	r3, r7, r3
 8007bac:	2200      	movs	r2, #0
 8007bae:	5e9a      	ldrsh	r2, [r3, r2]
 8007bb0:	1cbb      	adds	r3, r7, #2
 8007bb2:	2100      	movs	r1, #0
 8007bb4:	5e5b      	ldrsh	r3, [r3, r1]
 8007bb6:	1ad3      	subs	r3, r2, r3
 8007bb8:	003a      	movs	r2, r7
 8007bba:	2100      	movs	r1, #0
 8007bbc:	5e51      	ldrsh	r1, [r2, r1]
 8007bbe:	1dba      	adds	r2, r7, #6
 8007bc0:	2000      	movs	r0, #0
 8007bc2:	5e12      	ldrsh	r2, [r2, r0]
 8007bc4:	1a8a      	subs	r2, r1, r2
 8007bc6:	435a      	muls	r2, r3
 8007bc8:	0010      	movs	r0, r2
 8007bca:	232c      	movs	r3, #44	; 0x2c
 8007bcc:	18fb      	adds	r3, r7, r3
 8007bce:	2200      	movs	r2, #0
 8007bd0:	5e9a      	ldrsh	r2, [r3, r2]
 8007bd2:	1cbb      	adds	r3, r7, #2
 8007bd4:	2100      	movs	r1, #0
 8007bd6:	5e5b      	ldrsh	r3, [r3, r1]
 8007bd8:	1ad3      	subs	r3, r2, r3
 8007bda:	0019      	movs	r1, r3
 8007bdc:	f7f8 fb28 	bl	8000230 <__divsi3>
 8007be0:	0003      	movs	r3, r0
 8007be2:	001a      	movs	r2, r3
 8007be4:	1dbb      	adds	r3, r7, #6
 8007be6:	2100      	movs	r1, #0
 8007be8:	5e5b      	ldrsh	r3, [r3, r1]
 8007bea:	18d3      	adds	r3, r2, r3
 8007bec:	0018      	movs	r0, r3
 8007bee:	f7fa ffa3 	bl	8002b38 <__aeabi_i2d>
 8007bf2:	0003      	movs	r3, r0
 8007bf4:	000c      	movs	r4, r1
 8007bf6:	0018      	movs	r0, r3
 8007bf8:	0021      	movs	r1, r4
 8007bfa:	f001 fd99 	bl	8009730 <floor>
 8007bfe:	0002      	movs	r2, r0
 8007c00:	000b      	movs	r3, r1
 8007c02:	2112      	movs	r1, #18
 8007c04:	187c      	adds	r4, r7, r1
 8007c06:	0010      	movs	r0, r2
 8007c08:	0019      	movs	r1, r3
 8007c0a:	f7fa ff61 	bl	8002ad0 <__aeabi_d2iz>
 8007c0e:	0003      	movs	r3, r0
 8007c10:	8023      	strh	r3, [r4, #0]
					y = Y1;
 8007c12:	2310      	movs	r3, #16
 8007c14:	18fb      	adds	r3, r7, r3
 8007c16:	1d3a      	adds	r2, r7, #4
 8007c18:	8812      	ldrh	r2, [r2, #0]
 8007c1a:	801a      	strh	r2, [r3, #0]

					UstawManipulator(x, y, z);
 8007c1c:	230e      	movs	r3, #14
 8007c1e:	18fb      	adds	r3, r7, r3
 8007c20:	2200      	movs	r2, #0
 8007c22:	5e9a      	ldrsh	r2, [r3, r2]
 8007c24:	2310      	movs	r3, #16
 8007c26:	18fb      	adds	r3, r7, r3
 8007c28:	2100      	movs	r1, #0
 8007c2a:	5e59      	ldrsh	r1, [r3, r1]
 8007c2c:	2312      	movs	r3, #18
 8007c2e:	18fb      	adds	r3, r7, r3
 8007c30:	2000      	movs	r0, #0
 8007c32:	5e1b      	ldrsh	r3, [r3, r0]
 8007c34:	0018      	movs	r0, r3
 8007c36:	f7fe f9a5 	bl	8005f84 <UstawManipulator>
				while ((Z1 > Z2 && floor(z - Podzial) > Z2) || (Z1 < Z2 && floor(z + Podzial) < Z2))
 8007c3a:	1cba      	adds	r2, r7, #2
 8007c3c:	232c      	movs	r3, #44	; 0x2c
 8007c3e:	18fb      	adds	r3, r7, r3
 8007c40:	2100      	movs	r1, #0
 8007c42:	5e52      	ldrsh	r2, [r2, r1]
 8007c44:	2100      	movs	r1, #0
 8007c46:	5e5b      	ldrsh	r3, [r3, r1]
 8007c48:	429a      	cmp	r2, r3
 8007c4a:	dd27      	ble.n	8007c9c <MoveL+0x17cc>
 8007c4c:	230e      	movs	r3, #14
 8007c4e:	18fb      	adds	r3, r7, r3
 8007c50:	2200      	movs	r2, #0
 8007c52:	5e9b      	ldrsh	r3, [r3, r2]
 8007c54:	0018      	movs	r0, r3
 8007c56:	f7f9 f9ab 	bl	8000fb0 <__aeabi_i2f>
 8007c5a:	1c03      	adds	r3, r0, #0
 8007c5c:	6979      	ldr	r1, [r7, #20]
 8007c5e:	1c18      	adds	r0, r3, #0
 8007c60:	f7f9 f80a 	bl	8000c78 <__aeabi_fsub>
 8007c64:	1c03      	adds	r3, r0, #0
 8007c66:	1c18      	adds	r0, r3, #0
 8007c68:	f7fa ffa8 	bl	8002bbc <__aeabi_f2d>
 8007c6c:	0003      	movs	r3, r0
 8007c6e:	000c      	movs	r4, r1
 8007c70:	0018      	movs	r0, r3
 8007c72:	0021      	movs	r1, r4
 8007c74:	f001 fd5c 	bl	8009730 <floor>
 8007c78:	0004      	movs	r4, r0
 8007c7a:	000d      	movs	r5, r1
 8007c7c:	232c      	movs	r3, #44	; 0x2c
 8007c7e:	18fb      	adds	r3, r7, r3
 8007c80:	2200      	movs	r2, #0
 8007c82:	5e9b      	ldrsh	r3, [r3, r2]
 8007c84:	0018      	movs	r0, r3
 8007c86:	f7fa ff57 	bl	8002b38 <__aeabi_i2d>
 8007c8a:	0002      	movs	r2, r0
 8007c8c:	000b      	movs	r3, r1
 8007c8e:	0020      	movs	r0, r4
 8007c90:	0029      	movs	r1, r5
 8007c92:	f7f8 fbe3 	bl	800045c <__aeabi_dcmpgt>
 8007c96:	1e03      	subs	r3, r0, #0
 8007c98:	d000      	beq.n	8007c9c <MoveL+0x17cc>
 8007c9a:	e73b      	b.n	8007b14 <MoveL+0x1644>
 8007c9c:	1cba      	adds	r2, r7, #2
 8007c9e:	232c      	movs	r3, #44	; 0x2c
 8007ca0:	18fb      	adds	r3, r7, r3
 8007ca2:	2100      	movs	r1, #0
 8007ca4:	5e52      	ldrsh	r2, [r2, r1]
 8007ca6:	2100      	movs	r1, #0
 8007ca8:	5e5b      	ldrsh	r3, [r3, r1]
 8007caa:	429a      	cmp	r2, r3
 8007cac:	da27      	bge.n	8007cfe <MoveL+0x182e>
 8007cae:	230e      	movs	r3, #14
 8007cb0:	18fb      	adds	r3, r7, r3
 8007cb2:	2200      	movs	r2, #0
 8007cb4:	5e9b      	ldrsh	r3, [r3, r2]
 8007cb6:	0018      	movs	r0, r3
 8007cb8:	f7f9 f97a 	bl	8000fb0 <__aeabi_i2f>
 8007cbc:	1c03      	adds	r3, r0, #0
 8007cbe:	6979      	ldr	r1, [r7, #20]
 8007cc0:	1c18      	adds	r0, r3, #0
 8007cc2:	f7f8 fbdf 	bl	8000484 <__aeabi_fadd>
 8007cc6:	1c03      	adds	r3, r0, #0
 8007cc8:	1c18      	adds	r0, r3, #0
 8007cca:	f7fa ff77 	bl	8002bbc <__aeabi_f2d>
 8007cce:	0003      	movs	r3, r0
 8007cd0:	000c      	movs	r4, r1
 8007cd2:	0018      	movs	r0, r3
 8007cd4:	0021      	movs	r1, r4
 8007cd6:	f001 fd2b 	bl	8009730 <floor>
 8007cda:	0004      	movs	r4, r0
 8007cdc:	000d      	movs	r5, r1
 8007cde:	232c      	movs	r3, #44	; 0x2c
 8007ce0:	18fb      	adds	r3, r7, r3
 8007ce2:	2200      	movs	r2, #0
 8007ce4:	5e9b      	ldrsh	r3, [r3, r2]
 8007ce6:	0018      	movs	r0, r3
 8007ce8:	f7fa ff26 	bl	8002b38 <__aeabi_i2d>
 8007cec:	0002      	movs	r2, r0
 8007cee:	000b      	movs	r3, r1
 8007cf0:	0020      	movs	r0, r4
 8007cf2:	0029      	movs	r1, r5
 8007cf4:	f7f8 fb9e 	bl	8000434 <__aeabi_dcmplt>
 8007cf8:	1e03      	subs	r3, r0, #0
 8007cfa:	d000      	beq.n	8007cfe <MoveL+0x182e>
 8007cfc:	e70a      	b.n	8007b14 <MoveL+0x1644>
				}

				UstawManipulator(X2, Y2, Z2);
 8007cfe:	232c      	movs	r3, #44	; 0x2c
 8007d00:	18fb      	adds	r3, r7, r3
 8007d02:	2200      	movs	r2, #0
 8007d04:	5e9a      	ldrsh	r2, [r3, r2]
 8007d06:	2328      	movs	r3, #40	; 0x28
 8007d08:	18fb      	adds	r3, r7, r3
 8007d0a:	2100      	movs	r1, #0
 8007d0c:	5e59      	ldrsh	r1, [r3, r1]
 8007d0e:	003b      	movs	r3, r7
 8007d10:	2000      	movs	r0, #0
 8007d12:	5e1b      	ldrsh	r3, [r3, r0]
 8007d14:	0018      	movs	r0, r3
 8007d16:	f7fe f935 	bl	8005f84 <UstawManipulator>
 8007d1a:	e1ff      	b.n	800811c <MoveL+0x1c4c>

			}
			else if (OdlegloscY > 0 && OdlegloscX <= 0)
 8007d1c:	230a      	movs	r3, #10
 8007d1e:	18fb      	adds	r3, r7, r3
 8007d20:	2200      	movs	r2, #0
 8007d22:	5e9b      	ldrsh	r3, [r3, r2]
 8007d24:	2b00      	cmp	r3, #0
 8007d26:	dc00      	bgt.n	8007d2a <MoveL+0x185a>
 8007d28:	e111      	b.n	8007f4e <MoveL+0x1a7e>
 8007d2a:	230c      	movs	r3, #12
 8007d2c:	18fb      	adds	r3, r7, r3
 8007d2e:	2200      	movs	r2, #0
 8007d30:	5e9b      	ldrsh	r3, [r3, r2]
 8007d32:	2b00      	cmp	r3, #0
 8007d34:	dd00      	ble.n	8007d38 <MoveL+0x1868>
 8007d36:	e10a      	b.n	8007f4e <MoveL+0x1a7e>
			{
				z = Z1;
 8007d38:	230e      	movs	r3, #14
 8007d3a:	18fb      	adds	r3, r7, r3
 8007d3c:	1cba      	adds	r2, r7, #2
 8007d3e:	8812      	ldrh	r2, [r2, #0]
 8007d40:	801a      	strh	r2, [r3, #0]

				while ((Z1 > Z2 && floor(z - Podzial) > Z2) || (Z1 < Z2 && floor(z + Podzial) < Z2))
 8007d42:	e093      	b.n	8007e6c <MoveL+0x199c>
				{
					if (Z1 > Z2)
 8007d44:	1cba      	adds	r2, r7, #2
 8007d46:	232c      	movs	r3, #44	; 0x2c
 8007d48:	18fb      	adds	r3, r7, r3
 8007d4a:	2100      	movs	r1, #0
 8007d4c:	5e52      	ldrsh	r2, [r2, r1]
 8007d4e:	2100      	movs	r1, #0
 8007d50:	5e5b      	ldrsh	r3, [r3, r1]
 8007d52:	429a      	cmp	r2, r3
 8007d54:	dd20      	ble.n	8007d98 <MoveL+0x18c8>
						z = floor(z - Podzial);
 8007d56:	230e      	movs	r3, #14
 8007d58:	18fb      	adds	r3, r7, r3
 8007d5a:	2200      	movs	r2, #0
 8007d5c:	5e9b      	ldrsh	r3, [r3, r2]
 8007d5e:	0018      	movs	r0, r3
 8007d60:	f7f9 f926 	bl	8000fb0 <__aeabi_i2f>
 8007d64:	1c03      	adds	r3, r0, #0
 8007d66:	6979      	ldr	r1, [r7, #20]
 8007d68:	1c18      	adds	r0, r3, #0
 8007d6a:	f7f8 ff85 	bl	8000c78 <__aeabi_fsub>
 8007d6e:	1c03      	adds	r3, r0, #0
 8007d70:	1c18      	adds	r0, r3, #0
 8007d72:	f7fa ff23 	bl	8002bbc <__aeabi_f2d>
 8007d76:	0003      	movs	r3, r0
 8007d78:	000c      	movs	r4, r1
 8007d7a:	0018      	movs	r0, r3
 8007d7c:	0021      	movs	r1, r4
 8007d7e:	f001 fcd7 	bl	8009730 <floor>
 8007d82:	0002      	movs	r2, r0
 8007d84:	000b      	movs	r3, r1
 8007d86:	210e      	movs	r1, #14
 8007d88:	187c      	adds	r4, r7, r1
 8007d8a:	0010      	movs	r0, r2
 8007d8c:	0019      	movs	r1, r3
 8007d8e:	f7fa fe9f 	bl	8002ad0 <__aeabi_d2iz>
 8007d92:	0003      	movs	r3, r0
 8007d94:	8023      	strh	r3, [r4, #0]
 8007d96:	e01f      	b.n	8007dd8 <MoveL+0x1908>
					else
						z = floor(z + Podzial);
 8007d98:	230e      	movs	r3, #14
 8007d9a:	18fb      	adds	r3, r7, r3
 8007d9c:	2200      	movs	r2, #0
 8007d9e:	5e9b      	ldrsh	r3, [r3, r2]
 8007da0:	0018      	movs	r0, r3
 8007da2:	f7f9 f905 	bl	8000fb0 <__aeabi_i2f>
 8007da6:	1c03      	adds	r3, r0, #0
 8007da8:	6979      	ldr	r1, [r7, #20]
 8007daa:	1c18      	adds	r0, r3, #0
 8007dac:	f7f8 fb6a 	bl	8000484 <__aeabi_fadd>
 8007db0:	1c03      	adds	r3, r0, #0
 8007db2:	1c18      	adds	r0, r3, #0
 8007db4:	f7fa ff02 	bl	8002bbc <__aeabi_f2d>
 8007db8:	0003      	movs	r3, r0
 8007dba:	000c      	movs	r4, r1
 8007dbc:	0018      	movs	r0, r3
 8007dbe:	0021      	movs	r1, r4
 8007dc0:	f001 fcb6 	bl	8009730 <floor>
 8007dc4:	0002      	movs	r2, r0
 8007dc6:	000b      	movs	r3, r1
 8007dc8:	210e      	movs	r1, #14
 8007dca:	187c      	adds	r4, r7, r1
 8007dcc:	0010      	movs	r0, r2
 8007dce:	0019      	movs	r1, r3
 8007dd0:	f7fa fe7e 	bl	8002ad0 <__aeabi_d2iz>
 8007dd4:	0003      	movs	r3, r0
 8007dd6:	8023      	strh	r3, [r4, #0]

					x = X1;
 8007dd8:	2312      	movs	r3, #18
 8007dda:	18fb      	adds	r3, r7, r3
 8007ddc:	1dba      	adds	r2, r7, #6
 8007dde:	8812      	ldrh	r2, [r2, #0]
 8007de0:	801a      	strh	r2, [r3, #0]
					y = floor(((z - Z1) * (Y2 - Y1) / (Z2 - Z1)) + Y1);
 8007de2:	230e      	movs	r3, #14
 8007de4:	18fb      	adds	r3, r7, r3
 8007de6:	2200      	movs	r2, #0
 8007de8:	5e9a      	ldrsh	r2, [r3, r2]
 8007dea:	1cbb      	adds	r3, r7, #2
 8007dec:	2100      	movs	r1, #0
 8007dee:	5e5b      	ldrsh	r3, [r3, r1]
 8007df0:	1ad3      	subs	r3, r2, r3
 8007df2:	2228      	movs	r2, #40	; 0x28
 8007df4:	18ba      	adds	r2, r7, r2
 8007df6:	2100      	movs	r1, #0
 8007df8:	5e51      	ldrsh	r1, [r2, r1]
 8007dfa:	1d3a      	adds	r2, r7, #4
 8007dfc:	2000      	movs	r0, #0
 8007dfe:	5e12      	ldrsh	r2, [r2, r0]
 8007e00:	1a8a      	subs	r2, r1, r2
 8007e02:	435a      	muls	r2, r3
 8007e04:	0010      	movs	r0, r2
 8007e06:	232c      	movs	r3, #44	; 0x2c
 8007e08:	18fb      	adds	r3, r7, r3
 8007e0a:	2200      	movs	r2, #0
 8007e0c:	5e9a      	ldrsh	r2, [r3, r2]
 8007e0e:	1cbb      	adds	r3, r7, #2
 8007e10:	2100      	movs	r1, #0
 8007e12:	5e5b      	ldrsh	r3, [r3, r1]
 8007e14:	1ad3      	subs	r3, r2, r3
 8007e16:	0019      	movs	r1, r3
 8007e18:	f7f8 fa0a 	bl	8000230 <__divsi3>
 8007e1c:	0003      	movs	r3, r0
 8007e1e:	001a      	movs	r2, r3
 8007e20:	1d3b      	adds	r3, r7, #4
 8007e22:	2100      	movs	r1, #0
 8007e24:	5e5b      	ldrsh	r3, [r3, r1]
 8007e26:	18d3      	adds	r3, r2, r3
 8007e28:	0018      	movs	r0, r3
 8007e2a:	f7fa fe85 	bl	8002b38 <__aeabi_i2d>
 8007e2e:	0003      	movs	r3, r0
 8007e30:	000c      	movs	r4, r1
 8007e32:	0018      	movs	r0, r3
 8007e34:	0021      	movs	r1, r4
 8007e36:	f001 fc7b 	bl	8009730 <floor>
 8007e3a:	0002      	movs	r2, r0
 8007e3c:	000b      	movs	r3, r1
 8007e3e:	2110      	movs	r1, #16
 8007e40:	187c      	adds	r4, r7, r1
 8007e42:	0010      	movs	r0, r2
 8007e44:	0019      	movs	r1, r3
 8007e46:	f7fa fe43 	bl	8002ad0 <__aeabi_d2iz>
 8007e4a:	0003      	movs	r3, r0
 8007e4c:	8023      	strh	r3, [r4, #0]

					UstawManipulator(x, y, z);
 8007e4e:	230e      	movs	r3, #14
 8007e50:	18fb      	adds	r3, r7, r3
 8007e52:	2200      	movs	r2, #0
 8007e54:	5e9a      	ldrsh	r2, [r3, r2]
 8007e56:	2310      	movs	r3, #16
 8007e58:	18fb      	adds	r3, r7, r3
 8007e5a:	2100      	movs	r1, #0
 8007e5c:	5e59      	ldrsh	r1, [r3, r1]
 8007e5e:	2312      	movs	r3, #18
 8007e60:	18fb      	adds	r3, r7, r3
 8007e62:	2000      	movs	r0, #0
 8007e64:	5e1b      	ldrsh	r3, [r3, r0]
 8007e66:	0018      	movs	r0, r3
 8007e68:	f7fe f88c 	bl	8005f84 <UstawManipulator>
				while ((Z1 > Z2 && floor(z - Podzial) > Z2) || (Z1 < Z2 && floor(z + Podzial) < Z2))
 8007e6c:	1cba      	adds	r2, r7, #2
 8007e6e:	232c      	movs	r3, #44	; 0x2c
 8007e70:	18fb      	adds	r3, r7, r3
 8007e72:	2100      	movs	r1, #0
 8007e74:	5e52      	ldrsh	r2, [r2, r1]
 8007e76:	2100      	movs	r1, #0
 8007e78:	5e5b      	ldrsh	r3, [r3, r1]
 8007e7a:	429a      	cmp	r2, r3
 8007e7c:	dd27      	ble.n	8007ece <MoveL+0x19fe>
 8007e7e:	230e      	movs	r3, #14
 8007e80:	18fb      	adds	r3, r7, r3
 8007e82:	2200      	movs	r2, #0
 8007e84:	5e9b      	ldrsh	r3, [r3, r2]
 8007e86:	0018      	movs	r0, r3
 8007e88:	f7f9 f892 	bl	8000fb0 <__aeabi_i2f>
 8007e8c:	1c03      	adds	r3, r0, #0
 8007e8e:	6979      	ldr	r1, [r7, #20]
 8007e90:	1c18      	adds	r0, r3, #0
 8007e92:	f7f8 fef1 	bl	8000c78 <__aeabi_fsub>
 8007e96:	1c03      	adds	r3, r0, #0
 8007e98:	1c18      	adds	r0, r3, #0
 8007e9a:	f7fa fe8f 	bl	8002bbc <__aeabi_f2d>
 8007e9e:	0003      	movs	r3, r0
 8007ea0:	000c      	movs	r4, r1
 8007ea2:	0018      	movs	r0, r3
 8007ea4:	0021      	movs	r1, r4
 8007ea6:	f001 fc43 	bl	8009730 <floor>
 8007eaa:	0004      	movs	r4, r0
 8007eac:	000d      	movs	r5, r1
 8007eae:	232c      	movs	r3, #44	; 0x2c
 8007eb0:	18fb      	adds	r3, r7, r3
 8007eb2:	2200      	movs	r2, #0
 8007eb4:	5e9b      	ldrsh	r3, [r3, r2]
 8007eb6:	0018      	movs	r0, r3
 8007eb8:	f7fa fe3e 	bl	8002b38 <__aeabi_i2d>
 8007ebc:	0002      	movs	r2, r0
 8007ebe:	000b      	movs	r3, r1
 8007ec0:	0020      	movs	r0, r4
 8007ec2:	0029      	movs	r1, r5
 8007ec4:	f7f8 faca 	bl	800045c <__aeabi_dcmpgt>
 8007ec8:	1e03      	subs	r3, r0, #0
 8007eca:	d000      	beq.n	8007ece <MoveL+0x19fe>
 8007ecc:	e73a      	b.n	8007d44 <MoveL+0x1874>
 8007ece:	1cba      	adds	r2, r7, #2
 8007ed0:	232c      	movs	r3, #44	; 0x2c
 8007ed2:	18fb      	adds	r3, r7, r3
 8007ed4:	2100      	movs	r1, #0
 8007ed6:	5e52      	ldrsh	r2, [r2, r1]
 8007ed8:	2100      	movs	r1, #0
 8007eda:	5e5b      	ldrsh	r3, [r3, r1]
 8007edc:	429a      	cmp	r2, r3
 8007ede:	da27      	bge.n	8007f30 <MoveL+0x1a60>
 8007ee0:	230e      	movs	r3, #14
 8007ee2:	18fb      	adds	r3, r7, r3
 8007ee4:	2200      	movs	r2, #0
 8007ee6:	5e9b      	ldrsh	r3, [r3, r2]
 8007ee8:	0018      	movs	r0, r3
 8007eea:	f7f9 f861 	bl	8000fb0 <__aeabi_i2f>
 8007eee:	1c03      	adds	r3, r0, #0
 8007ef0:	6979      	ldr	r1, [r7, #20]
 8007ef2:	1c18      	adds	r0, r3, #0
 8007ef4:	f7f8 fac6 	bl	8000484 <__aeabi_fadd>
 8007ef8:	1c03      	adds	r3, r0, #0
 8007efa:	1c18      	adds	r0, r3, #0
 8007efc:	f7fa fe5e 	bl	8002bbc <__aeabi_f2d>
 8007f00:	0003      	movs	r3, r0
 8007f02:	000c      	movs	r4, r1
 8007f04:	0018      	movs	r0, r3
 8007f06:	0021      	movs	r1, r4
 8007f08:	f001 fc12 	bl	8009730 <floor>
 8007f0c:	0004      	movs	r4, r0
 8007f0e:	000d      	movs	r5, r1
 8007f10:	232c      	movs	r3, #44	; 0x2c
 8007f12:	18fb      	adds	r3, r7, r3
 8007f14:	2200      	movs	r2, #0
 8007f16:	5e9b      	ldrsh	r3, [r3, r2]
 8007f18:	0018      	movs	r0, r3
 8007f1a:	f7fa fe0d 	bl	8002b38 <__aeabi_i2d>
 8007f1e:	0002      	movs	r2, r0
 8007f20:	000b      	movs	r3, r1
 8007f22:	0020      	movs	r0, r4
 8007f24:	0029      	movs	r1, r5
 8007f26:	f7f8 fa85 	bl	8000434 <__aeabi_dcmplt>
 8007f2a:	1e03      	subs	r3, r0, #0
 8007f2c:	d000      	beq.n	8007f30 <MoveL+0x1a60>
 8007f2e:	e709      	b.n	8007d44 <MoveL+0x1874>
				}

				UstawManipulator(X2, Y2, Z2);
 8007f30:	232c      	movs	r3, #44	; 0x2c
 8007f32:	18fb      	adds	r3, r7, r3
 8007f34:	2200      	movs	r2, #0
 8007f36:	5e9a      	ldrsh	r2, [r3, r2]
 8007f38:	2328      	movs	r3, #40	; 0x28
 8007f3a:	18fb      	adds	r3, r7, r3
 8007f3c:	2100      	movs	r1, #0
 8007f3e:	5e59      	ldrsh	r1, [r3, r1]
 8007f40:	003b      	movs	r3, r7
 8007f42:	2000      	movs	r0, #0
 8007f44:	5e1b      	ldrsh	r3, [r3, r0]
 8007f46:	0018      	movs	r0, r3
 8007f48:	f7fe f81c 	bl	8005f84 <UstawManipulator>
 8007f4c:	e0e6      	b.n	800811c <MoveL+0x1c4c>

			}
			else if (OdlegloscY <= 0 && OdlegloscX <= 0)
 8007f4e:	230a      	movs	r3, #10
 8007f50:	18fb      	adds	r3, r7, r3
 8007f52:	2200      	movs	r2, #0
 8007f54:	5e9b      	ldrsh	r3, [r3, r2]
 8007f56:	2b00      	cmp	r3, #0
 8007f58:	dd00      	ble.n	8007f5c <MoveL+0x1a8c>
 8007f5a:	e0df      	b.n	800811c <MoveL+0x1c4c>
 8007f5c:	230c      	movs	r3, #12
 8007f5e:	18fb      	adds	r3, r7, r3
 8007f60:	2200      	movs	r2, #0
 8007f62:	5e9b      	ldrsh	r3, [r3, r2]
 8007f64:	2b00      	cmp	r3, #0
 8007f66:	dd00      	ble.n	8007f6a <MoveL+0x1a9a>
 8007f68:	e0d8      	b.n	800811c <MoveL+0x1c4c>
			{
				z = Z1;
 8007f6a:	230e      	movs	r3, #14
 8007f6c:	18fb      	adds	r3, r7, r3
 8007f6e:	1cba      	adds	r2, r7, #2
 8007f70:	8812      	ldrh	r2, [r2, #0]
 8007f72:	801a      	strh	r2, [r3, #0]

				while ((Z1 > Z2 && floor(z - Podzial) > Z2) || (Z1 < Z2 && floor(z + Podzial) < Z2))
 8007f74:	e062      	b.n	800803c <MoveL+0x1b6c>
				{
					if (Z1 > Z2)
 8007f76:	1cba      	adds	r2, r7, #2
 8007f78:	232c      	movs	r3, #44	; 0x2c
 8007f7a:	18fb      	adds	r3, r7, r3
 8007f7c:	2100      	movs	r1, #0
 8007f7e:	5e52      	ldrsh	r2, [r2, r1]
 8007f80:	2100      	movs	r1, #0
 8007f82:	5e5b      	ldrsh	r3, [r3, r1]
 8007f84:	429a      	cmp	r2, r3
 8007f86:	dd20      	ble.n	8007fca <MoveL+0x1afa>
						z = floor(z - Podzial);
 8007f88:	230e      	movs	r3, #14
 8007f8a:	18fb      	adds	r3, r7, r3
 8007f8c:	2200      	movs	r2, #0
 8007f8e:	5e9b      	ldrsh	r3, [r3, r2]
 8007f90:	0018      	movs	r0, r3
 8007f92:	f7f9 f80d 	bl	8000fb0 <__aeabi_i2f>
 8007f96:	1c03      	adds	r3, r0, #0
 8007f98:	6979      	ldr	r1, [r7, #20]
 8007f9a:	1c18      	adds	r0, r3, #0
 8007f9c:	f7f8 fe6c 	bl	8000c78 <__aeabi_fsub>
 8007fa0:	1c03      	adds	r3, r0, #0
 8007fa2:	1c18      	adds	r0, r3, #0
 8007fa4:	f7fa fe0a 	bl	8002bbc <__aeabi_f2d>
 8007fa8:	0003      	movs	r3, r0
 8007faa:	000c      	movs	r4, r1
 8007fac:	0018      	movs	r0, r3
 8007fae:	0021      	movs	r1, r4
 8007fb0:	f001 fbbe 	bl	8009730 <floor>
 8007fb4:	0002      	movs	r2, r0
 8007fb6:	000b      	movs	r3, r1
 8007fb8:	210e      	movs	r1, #14
 8007fba:	187c      	adds	r4, r7, r1
 8007fbc:	0010      	movs	r0, r2
 8007fbe:	0019      	movs	r1, r3
 8007fc0:	f7fa fd86 	bl	8002ad0 <__aeabi_d2iz>
 8007fc4:	0003      	movs	r3, r0
 8007fc6:	8023      	strh	r3, [r4, #0]
 8007fc8:	e01f      	b.n	800800a <MoveL+0x1b3a>
					else
						z = floor(z + Podzial);
 8007fca:	230e      	movs	r3, #14
 8007fcc:	18fb      	adds	r3, r7, r3
 8007fce:	2200      	movs	r2, #0
 8007fd0:	5e9b      	ldrsh	r3, [r3, r2]
 8007fd2:	0018      	movs	r0, r3
 8007fd4:	f7f8 ffec 	bl	8000fb0 <__aeabi_i2f>
 8007fd8:	1c03      	adds	r3, r0, #0
 8007fda:	6979      	ldr	r1, [r7, #20]
 8007fdc:	1c18      	adds	r0, r3, #0
 8007fde:	f7f8 fa51 	bl	8000484 <__aeabi_fadd>
 8007fe2:	1c03      	adds	r3, r0, #0
 8007fe4:	1c18      	adds	r0, r3, #0
 8007fe6:	f7fa fde9 	bl	8002bbc <__aeabi_f2d>
 8007fea:	0003      	movs	r3, r0
 8007fec:	000c      	movs	r4, r1
 8007fee:	0018      	movs	r0, r3
 8007ff0:	0021      	movs	r1, r4
 8007ff2:	f001 fb9d 	bl	8009730 <floor>
 8007ff6:	0002      	movs	r2, r0
 8007ff8:	000b      	movs	r3, r1
 8007ffa:	210e      	movs	r1, #14
 8007ffc:	187c      	adds	r4, r7, r1
 8007ffe:	0010      	movs	r0, r2
 8008000:	0019      	movs	r1, r3
 8008002:	f7fa fd65 	bl	8002ad0 <__aeabi_d2iz>
 8008006:	0003      	movs	r3, r0
 8008008:	8023      	strh	r3, [r4, #0]

					x = X1;
 800800a:	2312      	movs	r3, #18
 800800c:	18fb      	adds	r3, r7, r3
 800800e:	1dba      	adds	r2, r7, #6
 8008010:	8812      	ldrh	r2, [r2, #0]
 8008012:	801a      	strh	r2, [r3, #0]
					y = Y1;
 8008014:	2310      	movs	r3, #16
 8008016:	18fb      	adds	r3, r7, r3
 8008018:	1d3a      	adds	r2, r7, #4
 800801a:	8812      	ldrh	r2, [r2, #0]
 800801c:	801a      	strh	r2, [r3, #0]

					UstawManipulator(x, y, z);
 800801e:	230e      	movs	r3, #14
 8008020:	18fb      	adds	r3, r7, r3
 8008022:	2200      	movs	r2, #0
 8008024:	5e9a      	ldrsh	r2, [r3, r2]
 8008026:	2310      	movs	r3, #16
 8008028:	18fb      	adds	r3, r7, r3
 800802a:	2100      	movs	r1, #0
 800802c:	5e59      	ldrsh	r1, [r3, r1]
 800802e:	2312      	movs	r3, #18
 8008030:	18fb      	adds	r3, r7, r3
 8008032:	2000      	movs	r0, #0
 8008034:	5e1b      	ldrsh	r3, [r3, r0]
 8008036:	0018      	movs	r0, r3
 8008038:	f7fd ffa4 	bl	8005f84 <UstawManipulator>
				while ((Z1 > Z2 && floor(z - Podzial) > Z2) || (Z1 < Z2 && floor(z + Podzial) < Z2))
 800803c:	1cba      	adds	r2, r7, #2
 800803e:	232c      	movs	r3, #44	; 0x2c
 8008040:	18fb      	adds	r3, r7, r3
 8008042:	2100      	movs	r1, #0
 8008044:	5e52      	ldrsh	r2, [r2, r1]
 8008046:	2100      	movs	r1, #0
 8008048:	5e5b      	ldrsh	r3, [r3, r1]
 800804a:	429a      	cmp	r2, r3
 800804c:	dd27      	ble.n	800809e <MoveL+0x1bce>
 800804e:	230e      	movs	r3, #14
 8008050:	18fb      	adds	r3, r7, r3
 8008052:	2200      	movs	r2, #0
 8008054:	5e9b      	ldrsh	r3, [r3, r2]
 8008056:	0018      	movs	r0, r3
 8008058:	f7f8 ffaa 	bl	8000fb0 <__aeabi_i2f>
 800805c:	1c03      	adds	r3, r0, #0
 800805e:	6979      	ldr	r1, [r7, #20]
 8008060:	1c18      	adds	r0, r3, #0
 8008062:	f7f8 fe09 	bl	8000c78 <__aeabi_fsub>
 8008066:	1c03      	adds	r3, r0, #0
 8008068:	1c18      	adds	r0, r3, #0
 800806a:	f7fa fda7 	bl	8002bbc <__aeabi_f2d>
 800806e:	0003      	movs	r3, r0
 8008070:	000c      	movs	r4, r1
 8008072:	0018      	movs	r0, r3
 8008074:	0021      	movs	r1, r4
 8008076:	f001 fb5b 	bl	8009730 <floor>
 800807a:	0004      	movs	r4, r0
 800807c:	000d      	movs	r5, r1
 800807e:	232c      	movs	r3, #44	; 0x2c
 8008080:	18fb      	adds	r3, r7, r3
 8008082:	2200      	movs	r2, #0
 8008084:	5e9b      	ldrsh	r3, [r3, r2]
 8008086:	0018      	movs	r0, r3
 8008088:	f7fa fd56 	bl	8002b38 <__aeabi_i2d>
 800808c:	0002      	movs	r2, r0
 800808e:	000b      	movs	r3, r1
 8008090:	0020      	movs	r0, r4
 8008092:	0029      	movs	r1, r5
 8008094:	f7f8 f9e2 	bl	800045c <__aeabi_dcmpgt>
 8008098:	1e03      	subs	r3, r0, #0
 800809a:	d000      	beq.n	800809e <MoveL+0x1bce>
 800809c:	e76b      	b.n	8007f76 <MoveL+0x1aa6>
 800809e:	1cba      	adds	r2, r7, #2
 80080a0:	232c      	movs	r3, #44	; 0x2c
 80080a2:	18fb      	adds	r3, r7, r3
 80080a4:	2100      	movs	r1, #0
 80080a6:	5e52      	ldrsh	r2, [r2, r1]
 80080a8:	2100      	movs	r1, #0
 80080aa:	5e5b      	ldrsh	r3, [r3, r1]
 80080ac:	429a      	cmp	r2, r3
 80080ae:	da27      	bge.n	8008100 <MoveL+0x1c30>
 80080b0:	230e      	movs	r3, #14
 80080b2:	18fb      	adds	r3, r7, r3
 80080b4:	2200      	movs	r2, #0
 80080b6:	5e9b      	ldrsh	r3, [r3, r2]
 80080b8:	0018      	movs	r0, r3
 80080ba:	f7f8 ff79 	bl	8000fb0 <__aeabi_i2f>
 80080be:	1c03      	adds	r3, r0, #0
 80080c0:	6979      	ldr	r1, [r7, #20]
 80080c2:	1c18      	adds	r0, r3, #0
 80080c4:	f7f8 f9de 	bl	8000484 <__aeabi_fadd>
 80080c8:	1c03      	adds	r3, r0, #0
 80080ca:	1c18      	adds	r0, r3, #0
 80080cc:	f7fa fd76 	bl	8002bbc <__aeabi_f2d>
 80080d0:	0003      	movs	r3, r0
 80080d2:	000c      	movs	r4, r1
 80080d4:	0018      	movs	r0, r3
 80080d6:	0021      	movs	r1, r4
 80080d8:	f001 fb2a 	bl	8009730 <floor>
 80080dc:	0004      	movs	r4, r0
 80080de:	000d      	movs	r5, r1
 80080e0:	232c      	movs	r3, #44	; 0x2c
 80080e2:	18fb      	adds	r3, r7, r3
 80080e4:	2200      	movs	r2, #0
 80080e6:	5e9b      	ldrsh	r3, [r3, r2]
 80080e8:	0018      	movs	r0, r3
 80080ea:	f7fa fd25 	bl	8002b38 <__aeabi_i2d>
 80080ee:	0002      	movs	r2, r0
 80080f0:	000b      	movs	r3, r1
 80080f2:	0020      	movs	r0, r4
 80080f4:	0029      	movs	r1, r5
 80080f6:	f7f8 f99d 	bl	8000434 <__aeabi_dcmplt>
 80080fa:	1e03      	subs	r3, r0, #0
 80080fc:	d000      	beq.n	8008100 <MoveL+0x1c30>
 80080fe:	e73a      	b.n	8007f76 <MoveL+0x1aa6>
				}

				UstawManipulator(X2, Y2, Z2);
 8008100:	232c      	movs	r3, #44	; 0x2c
 8008102:	18fb      	adds	r3, r7, r3
 8008104:	2200      	movs	r2, #0
 8008106:	5e9a      	ldrsh	r2, [r3, r2]
 8008108:	2328      	movs	r3, #40	; 0x28
 800810a:	18fb      	adds	r3, r7, r3
 800810c:	2100      	movs	r1, #0
 800810e:	5e59      	ldrsh	r1, [r3, r1]
 8008110:	003b      	movs	r3, r7
 8008112:	2000      	movs	r0, #0
 8008114:	5e1b      	ldrsh	r3, [r3, r0]
 8008116:	0018      	movs	r0, r3
 8008118:	f7fd ff34 	bl	8005f84 <UstawManipulator>
			}

			return 0;
 800811c:	2300      	movs	r3, #0
 800811e:	e000      	b.n	8008122 <MoveL+0x1c52>
		}
	}


	return 1;
 8008120:	2301      	movs	r3, #1

}
 8008122:	0018      	movs	r0, r3
 8008124:	46bd      	mov	sp, r7
 8008126:	b006      	add	sp, #24
 8008128:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800812c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800812c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800812e:	b08b      	sub	sp, #44	; 0x2c
 8008130:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8008132:	f7fa fe3d 	bl	8002db0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8008136:	f000 fa4b 	bl	80085d0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800813a:	f7fd fa39 	bl	80055b0 <MX_GPIO_Init>
  MX_TIM1_Init();
 800813e:	f000 fb4b 	bl	80087d8 <MX_TIM1_Init>
  MX_TIM3_Init();
 8008142:	f000 fc3d 	bl	80089c0 <MX_TIM3_Init>
  MX_USART2_UART_Init();
 8008146:	f000 fd6b 	bl	8008c20 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 800814a:	4bb8      	ldr	r3, [pc, #736]	; (800842c <main+0x300>)
 800814c:	210c      	movs	r1, #12
 800814e:	0018      	movs	r0, r3
 8008150:	f7fb fe00 	bl	8003d54 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8008154:	4bb5      	ldr	r3, [pc, #724]	; (800842c <main+0x300>)
 8008156:	2100      	movs	r1, #0
 8008158:	0018      	movs	r0, r3
 800815a:	f7fb fdfb 	bl	8003d54 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 800815e:	4bb3      	ldr	r3, [pc, #716]	; (800842c <main+0x300>)
 8008160:	2104      	movs	r1, #4
 8008162:	0018      	movs	r0, r3
 8008164:	f7fb fdf6 	bl	8003d54 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8008168:	4bb0      	ldr	r3, [pc, #704]	; (800842c <main+0x300>)
 800816a:	2108      	movs	r1, #8
 800816c:	0018      	movs	r0, r3
 800816e:	f7fb fdf1 	bl	8003d54 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 8008172:	4baf      	ldr	r3, [pc, #700]	; (8008430 <main+0x304>)
 8008174:	210c      	movs	r1, #12
 8008176:	0018      	movs	r0, r3
 8008178:	f7fb fdec 	bl	8003d54 <HAL_TIM_PWM_Start>
//openGrip();
//HAL_Delay(1000);
//PozycjaPoczatkowa();


	int X1 = 0, Y1 = 0, X2 = 0, Y2 = 0;
 800817c:	2300      	movs	r3, #0
 800817e:	613b      	str	r3, [r7, #16]
 8008180:	2300      	movs	r3, #0
 8008182:	60fb      	str	r3, [r7, #12]
 8008184:	2300      	movs	r3, #0
 8008186:	60bb      	str	r3, [r7, #8]
 8008188:	2300      	movs	r3, #0
 800818a:	607b      	str	r3, [r7, #4]
	uint8_t PoprawneWspolrzedne = 0;
 800818c:	2317      	movs	r3, #23
 800818e:	18fb      	adds	r3, r7, r3
 8008190:	2200      	movs	r2, #0
 8008192:	701a      	strb	r2, [r3, #0]


	UartPrint("Witamy w interfejsie manipulatora\r\n");
 8008194:	4ba7      	ldr	r3, [pc, #668]	; (8008434 <main+0x308>)
 8008196:	0018      	movs	r0, r3
 8008198:	f7fd faea 	bl	8005770 <UartPrint>
	UartPrint("\r\nMenu: \r\n");
 800819c:	4ba6      	ldr	r3, [pc, #664]	; (8008438 <main+0x30c>)
 800819e:	0018      	movs	r0, r3
 80081a0:	f7fd fae6 	bl	8005770 <UartPrint>
	UartPrint("p - Przenies pionek\r\n");
 80081a4:	4ba5      	ldr	r3, [pc, #660]	; (800843c <main+0x310>)
 80081a6:	0018      	movs	r0, r3
 80081a8:	f7fd fae2 	bl	8005770 <UartPrint>
	UartPrint("m - menu\r\n");
 80081ac:	4ba4      	ldr	r3, [pc, #656]	; (8008440 <main+0x314>)
 80081ae:	0018      	movs	r0, r3
 80081b0:	f7fd fade 	bl	8005770 <UartPrint>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1){

	  if(rx_data != '\0')
 80081b4:	4ba3      	ldr	r3, [pc, #652]	; (8008444 <main+0x318>)
 80081b6:	781b      	ldrb	r3, [r3, #0]
 80081b8:	2b00      	cmp	r3, #0
 80081ba:	d100      	bne.n	80081be <main+0x92>
 80081bc:	e1e7      	b.n	800858e <main+0x462>
	  {
			switch(rx_data)
 80081be:	4ba1      	ldr	r3, [pc, #644]	; (8008444 <main+0x318>)
 80081c0:	781b      	ldrb	r3, [r3, #0]
 80081c2:	2b6d      	cmp	r3, #109	; 0x6d
 80081c4:	d100      	bne.n	80081c8 <main+0x9c>
 80081c6:	e1c8      	b.n	800855a <main+0x42e>
 80081c8:	2b70      	cmp	r3, #112	; 0x70
 80081ca:	d000      	beq.n	80081ce <main+0xa2>
 80081cc:	e1d2      	b.n	8008574 <main+0x448>
			{
				case 'p':

					PoprawneWspolrzedne = 0;
 80081ce:	2317      	movs	r3, #23
 80081d0:	18fb      	adds	r3, r7, r3
 80081d2:	2200      	movs	r2, #0
 80081d4:	701a      	strb	r2, [r3, #0]

					while(PoprawneWspolrzedne == 0)
 80081d6:	e091      	b.n	80082fc <main+0x1d0>
					{
						UartPrint("Podaj obecna wspolrzedna X pionka: \r\n");
 80081d8:	4b9b      	ldr	r3, [pc, #620]	; (8008448 <main+0x31c>)
 80081da:	0018      	movs	r0, r3
 80081dc:	f7fd fac8 	bl	8005770 <UartPrint>
						UartReadInt(&X1,0,27);
 80081e0:	2310      	movs	r3, #16
 80081e2:	18fb      	adds	r3, r7, r3
 80081e4:	221b      	movs	r2, #27
 80081e6:	2100      	movs	r1, #0
 80081e8:	0018      	movs	r0, r3
 80081ea:	f7fd fb09 	bl	8005800 <UartReadInt>
						UartPrint("\r\nPodaj obecna wspolrzedna Y pionka: \r\n");
 80081ee:	4b97      	ldr	r3, [pc, #604]	; (800844c <main+0x320>)
 80081f0:	0018      	movs	r0, r3
 80081f2:	f7fd fabd 	bl	8005770 <UartPrint>
						UartReadInt(&Y1,0,27);
 80081f6:	230c      	movs	r3, #12
 80081f8:	18fb      	adds	r3, r7, r3
 80081fa:	221b      	movs	r2, #27
 80081fc:	2100      	movs	r1, #0
 80081fe:	0018      	movs	r0, r3
 8008200:	f7fd fafe 	bl	8005800 <UartReadInt>


						if(X1 <= 1 && Y1 < 0)
 8008204:	693b      	ldr	r3, [r7, #16]
 8008206:	2b01      	cmp	r3, #1
 8008208:	dc11      	bgt.n	800822e <main+0x102>
 800820a:	68fb      	ldr	r3, [r7, #12]
 800820c:	2b00      	cmp	r3, #0
 800820e:	da0e      	bge.n	800822e <main+0x102>
						{
							UartPrint("Podane wspolrzedne sa nieprawidlowe, wychodza poza przestrzen zadaniowa, dla X <= 1, Y musi byc dodatnie ! \r\n");
 8008210:	4b8f      	ldr	r3, [pc, #572]	; (8008450 <main+0x324>)
 8008212:	0018      	movs	r0, r3
 8008214:	f7fd faac 	bl	8005770 <UartPrint>
							UartPrint("Sprobuje jeszcze raz\r\n");
 8008218:	4b8e      	ldr	r3, [pc, #568]	; (8008454 <main+0x328>)
 800821a:	0018      	movs	r0, r3
 800821c:	f7fd faa8 	bl	8005770 <UartPrint>
 8008220:	2317      	movs	r3, #23
 8008222:	18fb      	adds	r3, r7, r3
 8008224:	2217      	movs	r2, #23
 8008226:	18ba      	adds	r2, r7, r2
 8008228:	7812      	ldrb	r2, [r2, #0]
 800822a:	701a      	strb	r2, [r3, #0]
							continue;
 800822c:	e066      	b.n	80082fc <main+0x1d0>
						}


						if(pow(X1,2) + pow(Y1,2) > 729 || pow(X1,2) + pow(Y1,2) < 314)
 800822e:	693b      	ldr	r3, [r7, #16]
 8008230:	0018      	movs	r0, r3
 8008232:	f7fa fc81 	bl	8002b38 <__aeabi_i2d>
 8008236:	2300      	movs	r3, #0
 8008238:	2480      	movs	r4, #128	; 0x80
 800823a:	05e4      	lsls	r4, r4, #23
 800823c:	001a      	movs	r2, r3
 800823e:	0023      	movs	r3, r4
 8008240:	f001 fc2c 	bl	8009a9c <pow>
 8008244:	0005      	movs	r5, r0
 8008246:	000e      	movs	r6, r1
 8008248:	68fb      	ldr	r3, [r7, #12]
 800824a:	0018      	movs	r0, r3
 800824c:	f7fa fc74 	bl	8002b38 <__aeabi_i2d>
 8008250:	2300      	movs	r3, #0
 8008252:	2480      	movs	r4, #128	; 0x80
 8008254:	05e4      	lsls	r4, r4, #23
 8008256:	001a      	movs	r2, r3
 8008258:	0023      	movs	r3, r4
 800825a:	f001 fc1f 	bl	8009a9c <pow>
 800825e:	0003      	movs	r3, r0
 8008260:	000c      	movs	r4, r1
 8008262:	001a      	movs	r2, r3
 8008264:	0023      	movs	r3, r4
 8008266:	0028      	movs	r0, r5
 8008268:	0031      	movs	r1, r6
 800826a:	f7f8 ff37 	bl	80010dc <__aeabi_dadd>
 800826e:	0003      	movs	r3, r0
 8008270:	000c      	movs	r4, r1
 8008272:	0018      	movs	r0, r3
 8008274:	0021      	movs	r1, r4
 8008276:	2200      	movs	r2, #0
 8008278:	4b77      	ldr	r3, [pc, #476]	; (8008458 <main+0x32c>)
 800827a:	f7f8 f8ef 	bl	800045c <__aeabi_dcmpgt>
 800827e:	1e03      	subs	r3, r0, #0
 8008280:	d129      	bne.n	80082d6 <main+0x1aa>
 8008282:	693b      	ldr	r3, [r7, #16]
 8008284:	0018      	movs	r0, r3
 8008286:	f7fa fc57 	bl	8002b38 <__aeabi_i2d>
 800828a:	2300      	movs	r3, #0
 800828c:	2480      	movs	r4, #128	; 0x80
 800828e:	05e4      	lsls	r4, r4, #23
 8008290:	001a      	movs	r2, r3
 8008292:	0023      	movs	r3, r4
 8008294:	f001 fc02 	bl	8009a9c <pow>
 8008298:	0005      	movs	r5, r0
 800829a:	000e      	movs	r6, r1
 800829c:	68fb      	ldr	r3, [r7, #12]
 800829e:	0018      	movs	r0, r3
 80082a0:	f7fa fc4a 	bl	8002b38 <__aeabi_i2d>
 80082a4:	2300      	movs	r3, #0
 80082a6:	2480      	movs	r4, #128	; 0x80
 80082a8:	05e4      	lsls	r4, r4, #23
 80082aa:	001a      	movs	r2, r3
 80082ac:	0023      	movs	r3, r4
 80082ae:	f001 fbf5 	bl	8009a9c <pow>
 80082b2:	0003      	movs	r3, r0
 80082b4:	000c      	movs	r4, r1
 80082b6:	001a      	movs	r2, r3
 80082b8:	0023      	movs	r3, r4
 80082ba:	0028      	movs	r0, r5
 80082bc:	0031      	movs	r1, r6
 80082be:	f7f8 ff0d 	bl	80010dc <__aeabi_dadd>
 80082c2:	0003      	movs	r3, r0
 80082c4:	000c      	movs	r4, r1
 80082c6:	0018      	movs	r0, r3
 80082c8:	0021      	movs	r1, r4
 80082ca:	2200      	movs	r2, #0
 80082cc:	4b63      	ldr	r3, [pc, #396]	; (800845c <main+0x330>)
 80082ce:	f7f8 f8b1 	bl	8000434 <__aeabi_dcmplt>
 80082d2:	1e03      	subs	r3, r0, #0
 80082d4:	d00e      	beq.n	80082f4 <main+0x1c8>
						{
							UartPrint("Podane wspolrzedne sa nieprawidlowe, wychodza poza przestrzen zadaniowa, dla X <= 1, Y musi byc dodatnie ! \r\n");
 80082d6:	4b5e      	ldr	r3, [pc, #376]	; (8008450 <main+0x324>)
 80082d8:	0018      	movs	r0, r3
 80082da:	f7fd fa49 	bl	8005770 <UartPrint>
							UartPrint("Sprobuje jeszcze raz\r\n");
 80082de:	4b5d      	ldr	r3, [pc, #372]	; (8008454 <main+0x328>)
 80082e0:	0018      	movs	r0, r3
 80082e2:	f7fd fa45 	bl	8005770 <UartPrint>
 80082e6:	2317      	movs	r3, #23
 80082e8:	18fb      	adds	r3, r7, r3
 80082ea:	2217      	movs	r2, #23
 80082ec:	18ba      	adds	r2, r7, r2
 80082ee:	7812      	ldrb	r2, [r2, #0]
 80082f0:	701a      	strb	r2, [r3, #0]
							continue;
 80082f2:	e003      	b.n	80082fc <main+0x1d0>
						}

						PoprawneWspolrzedne = 1;
 80082f4:	2317      	movs	r3, #23
 80082f6:	18fb      	adds	r3, r7, r3
 80082f8:	2201      	movs	r2, #1
 80082fa:	701a      	strb	r2, [r3, #0]
					while(PoprawneWspolrzedne == 0)
 80082fc:	2317      	movs	r3, #23
 80082fe:	18fb      	adds	r3, r7, r3
 8008300:	781b      	ldrb	r3, [r3, #0]
 8008302:	2b00      	cmp	r3, #0
 8008304:	d100      	bne.n	8008308 <main+0x1dc>
 8008306:	e767      	b.n	80081d8 <main+0xac>

					}


					PoprawneWspolrzedne = 0;
 8008308:	2317      	movs	r3, #23
 800830a:	18fb      	adds	r3, r7, r3
 800830c:	2200      	movs	r2, #0
 800830e:	701a      	strb	r2, [r3, #0]

					while(PoprawneWspolrzedne == 0)
 8008310:	e0ae      	b.n	8008470 <main+0x344>
					{
						UartPrint("\r\nPodaj wspolrzedna X, na ktora ustawic pionka: \r\n");
 8008312:	4b53      	ldr	r3, [pc, #332]	; (8008460 <main+0x334>)
 8008314:	0018      	movs	r0, r3
 8008316:	f7fd fa2b 	bl	8005770 <UartPrint>
						UartReadInt(&X2,0,27);
 800831a:	2308      	movs	r3, #8
 800831c:	18fb      	adds	r3, r7, r3
 800831e:	221b      	movs	r2, #27
 8008320:	2100      	movs	r1, #0
 8008322:	0018      	movs	r0, r3
 8008324:	f7fd fa6c 	bl	8005800 <UartReadInt>
						UartPrint("\r\nPodaj wspolrzedna Y, na ktora ustawic pionka: \r\n");
 8008328:	4b4e      	ldr	r3, [pc, #312]	; (8008464 <main+0x338>)
 800832a:	0018      	movs	r0, r3
 800832c:	f7fd fa20 	bl	8005770 <UartPrint>
						UartReadInt(&Y2,0,27);
 8008330:	1d3b      	adds	r3, r7, #4
 8008332:	221b      	movs	r2, #27
 8008334:	2100      	movs	r1, #0
 8008336:	0018      	movs	r0, r3
 8008338:	f7fd fa62 	bl	8005800 <UartReadInt>

						if(X2 <= 1 && Y2 < 0)
 800833c:	68bb      	ldr	r3, [r7, #8]
 800833e:	2b01      	cmp	r3, #1
 8008340:	dc11      	bgt.n	8008366 <main+0x23a>
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	2b00      	cmp	r3, #0
 8008346:	da0e      	bge.n	8008366 <main+0x23a>
						{
							UartPrint("Podane wspolrzedne sa nieprawidlowe, wychodza poza przestrzen zadaniowa, dla X <= 1, Y musi byc dodatnie ! \r\n");
 8008348:	4b41      	ldr	r3, [pc, #260]	; (8008450 <main+0x324>)
 800834a:	0018      	movs	r0, r3
 800834c:	f7fd fa10 	bl	8005770 <UartPrint>
							UartPrint("Sprobuje jeszcze raz\r\n");
 8008350:	4b40      	ldr	r3, [pc, #256]	; (8008454 <main+0x328>)
 8008352:	0018      	movs	r0, r3
 8008354:	f7fd fa0c 	bl	8005770 <UartPrint>
 8008358:	2317      	movs	r3, #23
 800835a:	18fb      	adds	r3, r7, r3
 800835c:	2217      	movs	r2, #23
 800835e:	18ba      	adds	r2, r7, r2
 8008360:	7812      	ldrb	r2, [r2, #0]
 8008362:	701a      	strb	r2, [r3, #0]
							continue;
 8008364:	e084      	b.n	8008470 <main+0x344>
						}


						if(pow(X2,2) + pow(Y2,2) > 729 || pow(X2,2) + pow(Y2,2) < 314)
 8008366:	68bb      	ldr	r3, [r7, #8]
 8008368:	0018      	movs	r0, r3
 800836a:	f7fa fbe5 	bl	8002b38 <__aeabi_i2d>
 800836e:	2300      	movs	r3, #0
 8008370:	2480      	movs	r4, #128	; 0x80
 8008372:	05e4      	lsls	r4, r4, #23
 8008374:	001a      	movs	r2, r3
 8008376:	0023      	movs	r3, r4
 8008378:	f001 fb90 	bl	8009a9c <pow>
 800837c:	0005      	movs	r5, r0
 800837e:	000e      	movs	r6, r1
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	0018      	movs	r0, r3
 8008384:	f7fa fbd8 	bl	8002b38 <__aeabi_i2d>
 8008388:	2300      	movs	r3, #0
 800838a:	2480      	movs	r4, #128	; 0x80
 800838c:	05e4      	lsls	r4, r4, #23
 800838e:	001a      	movs	r2, r3
 8008390:	0023      	movs	r3, r4
 8008392:	f001 fb83 	bl	8009a9c <pow>
 8008396:	0003      	movs	r3, r0
 8008398:	000c      	movs	r4, r1
 800839a:	001a      	movs	r2, r3
 800839c:	0023      	movs	r3, r4
 800839e:	0028      	movs	r0, r5
 80083a0:	0031      	movs	r1, r6
 80083a2:	f7f8 fe9b 	bl	80010dc <__aeabi_dadd>
 80083a6:	0003      	movs	r3, r0
 80083a8:	000c      	movs	r4, r1
 80083aa:	0018      	movs	r0, r3
 80083ac:	0021      	movs	r1, r4
 80083ae:	2200      	movs	r2, #0
 80083b0:	4b29      	ldr	r3, [pc, #164]	; (8008458 <main+0x32c>)
 80083b2:	f7f8 f853 	bl	800045c <__aeabi_dcmpgt>
 80083b6:	1e03      	subs	r3, r0, #0
 80083b8:	d129      	bne.n	800840e <main+0x2e2>
 80083ba:	68bb      	ldr	r3, [r7, #8]
 80083bc:	0018      	movs	r0, r3
 80083be:	f7fa fbbb 	bl	8002b38 <__aeabi_i2d>
 80083c2:	2300      	movs	r3, #0
 80083c4:	2480      	movs	r4, #128	; 0x80
 80083c6:	05e4      	lsls	r4, r4, #23
 80083c8:	001a      	movs	r2, r3
 80083ca:	0023      	movs	r3, r4
 80083cc:	f001 fb66 	bl	8009a9c <pow>
 80083d0:	0005      	movs	r5, r0
 80083d2:	000e      	movs	r6, r1
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	0018      	movs	r0, r3
 80083d8:	f7fa fbae 	bl	8002b38 <__aeabi_i2d>
 80083dc:	2300      	movs	r3, #0
 80083de:	2480      	movs	r4, #128	; 0x80
 80083e0:	05e4      	lsls	r4, r4, #23
 80083e2:	001a      	movs	r2, r3
 80083e4:	0023      	movs	r3, r4
 80083e6:	f001 fb59 	bl	8009a9c <pow>
 80083ea:	0003      	movs	r3, r0
 80083ec:	000c      	movs	r4, r1
 80083ee:	001a      	movs	r2, r3
 80083f0:	0023      	movs	r3, r4
 80083f2:	0028      	movs	r0, r5
 80083f4:	0031      	movs	r1, r6
 80083f6:	f7f8 fe71 	bl	80010dc <__aeabi_dadd>
 80083fa:	0003      	movs	r3, r0
 80083fc:	000c      	movs	r4, r1
 80083fe:	0018      	movs	r0, r3
 8008400:	0021      	movs	r1, r4
 8008402:	2200      	movs	r2, #0
 8008404:	4b15      	ldr	r3, [pc, #84]	; (800845c <main+0x330>)
 8008406:	f7f8 f815 	bl	8000434 <__aeabi_dcmplt>
 800840a:	1e03      	subs	r3, r0, #0
 800840c:	d02c      	beq.n	8008468 <main+0x33c>
						{
							UartPrint("Podane wspolrzedne sa nieprawidlowe, wychodza poza przestrzen zadaniowa, dla X <= 1, Y musi byc dodatnie ! \r\n");
 800840e:	4b10      	ldr	r3, [pc, #64]	; (8008450 <main+0x324>)
 8008410:	0018      	movs	r0, r3
 8008412:	f7fd f9ad 	bl	8005770 <UartPrint>
							UartPrint("Sprobuje jeszcze raz\r\n");
 8008416:	4b0f      	ldr	r3, [pc, #60]	; (8008454 <main+0x328>)
 8008418:	0018      	movs	r0, r3
 800841a:	f7fd f9a9 	bl	8005770 <UartPrint>
 800841e:	2317      	movs	r3, #23
 8008420:	18fb      	adds	r3, r7, r3
 8008422:	2217      	movs	r2, #23
 8008424:	18ba      	adds	r2, r7, r2
 8008426:	7812      	ldrb	r2, [r2, #0]
 8008428:	701a      	strb	r2, [r3, #0]
							continue;
 800842a:	e021      	b.n	8008470 <main+0x344>
 800842c:	20000114 	.word	0x20000114
 8008430:	200000d4 	.word	0x200000d4
 8008434:	0800c164 	.word	0x0800c164
 8008438:	0800c188 	.word	0x0800c188
 800843c:	0800c194 	.word	0x0800c194
 8008440:	0800c1ac 	.word	0x0800c1ac
 8008444:	20000014 	.word	0x20000014
 8008448:	0800c1b8 	.word	0x0800c1b8
 800844c:	0800c1e0 	.word	0x0800c1e0
 8008450:	0800c208 	.word	0x0800c208
 8008454:	0800c278 	.word	0x0800c278
 8008458:	4086c800 	.word	0x4086c800
 800845c:	4073a000 	.word	0x4073a000
 8008460:	0800c290 	.word	0x0800c290
 8008464:	0800c2c4 	.word	0x0800c2c4
						}

						PoprawneWspolrzedne = 1;
 8008468:	2317      	movs	r3, #23
 800846a:	18fb      	adds	r3, r7, r3
 800846c:	2201      	movs	r2, #1
 800846e:	701a      	strb	r2, [r3, #0]
					while(PoprawneWspolrzedne == 0)
 8008470:	2317      	movs	r3, #23
 8008472:	18fb      	adds	r3, r7, r3
 8008474:	781b      	ldrb	r3, [r3, #0]
 8008476:	2b00      	cmp	r3, #0
 8008478:	d100      	bne.n	800847c <main+0x350>
 800847a:	e74a      	b.n	8008312 <main+0x1e6>
					}

					PozycjaPoczatkowa();
 800847c:	f7fd fd66 	bl	8005f4c <PozycjaPoczatkowa>
					HAL_Delay(2000);
 8008480:	23fa      	movs	r3, #250	; 0xfa
 8008482:	00db      	lsls	r3, r3, #3
 8008484:	0018      	movs	r0, r3
 8008486:	f7fa fcd9 	bl	8002e3c <HAL_Delay>
					UstawManipulator(X1,Y1,3);
 800848a:	693b      	ldr	r3, [r7, #16]
 800848c:	b21b      	sxth	r3, r3
 800848e:	68fa      	ldr	r2, [r7, #12]
 8008490:	b211      	sxth	r1, r2
 8008492:	2203      	movs	r2, #3
 8008494:	0018      	movs	r0, r3
 8008496:	f7fd fd75 	bl	8005f84 <UstawManipulator>
					HAL_Delay(3000);
 800849a:	4b42      	ldr	r3, [pc, #264]	; (80085a4 <main+0x478>)
 800849c:	0018      	movs	r0, r3
 800849e:	f7fa fccd 	bl	8002e3c <HAL_Delay>
					closeGrip();
 80084a2:	f7fd fd13 	bl	8005ecc <closeGrip>
					HAL_Delay(3000);
 80084a6:	4b3f      	ldr	r3, [pc, #252]	; (80085a4 <main+0x478>)
 80084a8:	0018      	movs	r0, r3
 80084aa:	f7fa fcc7 	bl	8002e3c <HAL_Delay>
					MoveL(X1,Y1,3,X1,Y1,6,20);
 80084ae:	693b      	ldr	r3, [r7, #16]
 80084b0:	b218      	sxth	r0, r3
 80084b2:	68fb      	ldr	r3, [r7, #12]
 80084b4:	b219      	sxth	r1, r3
 80084b6:	693b      	ldr	r3, [r7, #16]
 80084b8:	b21c      	sxth	r4, r3
 80084ba:	68fb      	ldr	r3, [r7, #12]
 80084bc:	b21b      	sxth	r3, r3
 80084be:	2214      	movs	r2, #20
 80084c0:	9202      	str	r2, [sp, #8]
 80084c2:	2206      	movs	r2, #6
 80084c4:	9201      	str	r2, [sp, #4]
 80084c6:	9300      	str	r3, [sp, #0]
 80084c8:	0023      	movs	r3, r4
 80084ca:	2203      	movs	r2, #3
 80084cc:	f7fe f800 	bl	80064d0 <MoveL>
					HAL_Delay(3000);
 80084d0:	4b34      	ldr	r3, [pc, #208]	; (80085a4 <main+0x478>)
 80084d2:	0018      	movs	r0, r3
 80084d4:	f7fa fcb2 	bl	8002e3c <HAL_Delay>
					MoveL(X1,Y1,6,X2,Y2,6,20);
 80084d8:	693b      	ldr	r3, [r7, #16]
 80084da:	b218      	sxth	r0, r3
 80084dc:	68fb      	ldr	r3, [r7, #12]
 80084de:	b219      	sxth	r1, r3
 80084e0:	68bb      	ldr	r3, [r7, #8]
 80084e2:	b21c      	sxth	r4, r3
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	b21b      	sxth	r3, r3
 80084e8:	2214      	movs	r2, #20
 80084ea:	9202      	str	r2, [sp, #8]
 80084ec:	2206      	movs	r2, #6
 80084ee:	9201      	str	r2, [sp, #4]
 80084f0:	9300      	str	r3, [sp, #0]
 80084f2:	0023      	movs	r3, r4
 80084f4:	2206      	movs	r2, #6
 80084f6:	f7fd ffeb 	bl	80064d0 <MoveL>
					HAL_Delay(5000);
 80084fa:	4b2b      	ldr	r3, [pc, #172]	; (80085a8 <main+0x47c>)
 80084fc:	0018      	movs	r0, r3
 80084fe:	f7fa fc9d 	bl	8002e3c <HAL_Delay>
					MoveL(X2,Y2,6,X2,Y2,3,20);
 8008502:	68bb      	ldr	r3, [r7, #8]
 8008504:	b218      	sxth	r0, r3
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	b219      	sxth	r1, r3
 800850a:	68bb      	ldr	r3, [r7, #8]
 800850c:	b21c      	sxth	r4, r3
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	b21b      	sxth	r3, r3
 8008512:	2214      	movs	r2, #20
 8008514:	9202      	str	r2, [sp, #8]
 8008516:	2203      	movs	r2, #3
 8008518:	9201      	str	r2, [sp, #4]
 800851a:	9300      	str	r3, [sp, #0]
 800851c:	0023      	movs	r3, r4
 800851e:	2206      	movs	r2, #6
 8008520:	f7fd ffd6 	bl	80064d0 <MoveL>
					HAL_Delay(3000);
 8008524:	4b1f      	ldr	r3, [pc, #124]	; (80085a4 <main+0x478>)
 8008526:	0018      	movs	r0, r3
 8008528:	f7fa fc88 	bl	8002e3c <HAL_Delay>
					openGrip();
 800852c:	f7fd fcee 	bl	8005f0c <openGrip>
					HAL_Delay(1000);
 8008530:	23fa      	movs	r3, #250	; 0xfa
 8008532:	009b      	lsls	r3, r3, #2
 8008534:	0018      	movs	r0, r3
 8008536:	f7fa fc81 	bl	8002e3c <HAL_Delay>
					PozycjaPoczatkowa();
 800853a:	f7fd fd07 	bl	8005f4c <PozycjaPoczatkowa>
					HAL_Delay(2000);
 800853e:	23fa      	movs	r3, #250	; 0xfa
 8008540:	00db      	lsls	r3, r3, #3
 8008542:	0018      	movs	r0, r3
 8008544:	f7fa fc7a 	bl	8002e3c <HAL_Delay>

					UartPrint("\r\nGotowe\r\n");
 8008548:	4b18      	ldr	r3, [pc, #96]	; (80085ac <main+0x480>)
 800854a:	0018      	movs	r0, r3
 800854c:	f7fd f910 	bl	8005770 <UartPrint>
					UartPrint("Podaj nowa komende\r\n");
 8008550:	4b17      	ldr	r3, [pc, #92]	; (80085b0 <main+0x484>)
 8008552:	0018      	movs	r0, r3
 8008554:	f7fd f90c 	bl	8005770 <UartPrint>
					break;
 8008558:	e019      	b.n	800858e <main+0x462>
					
				case 'm':
					UartPrint("\r\nMenu: \r\n");
 800855a:	4b16      	ldr	r3, [pc, #88]	; (80085b4 <main+0x488>)
 800855c:	0018      	movs	r0, r3
 800855e:	f7fd f907 	bl	8005770 <UartPrint>
					UartPrint("p - Przenies pionek\r\n");
 8008562:	4b15      	ldr	r3, [pc, #84]	; (80085b8 <main+0x48c>)
 8008564:	0018      	movs	r0, r3
 8008566:	f7fd f903 	bl	8005770 <UartPrint>
					UartPrint("m - menu\r\n");
 800856a:	4b14      	ldr	r3, [pc, #80]	; (80085bc <main+0x490>)
 800856c:	0018      	movs	r0, r3
 800856e:	f7fd f8ff 	bl	8005770 <UartPrint>
					
					break;
 8008572:	e00c      	b.n	800858e <main+0x462>

				default:
					UartPrint("Odczytano kod: ");
 8008574:	4b12      	ldr	r3, [pc, #72]	; (80085c0 <main+0x494>)
 8008576:	0018      	movs	r0, r3
 8008578:	f7fd f8fa 	bl	8005770 <UartPrint>
					UartPrintInt((int)rx_data);
 800857c:	4b11      	ldr	r3, [pc, #68]	; (80085c4 <main+0x498>)
 800857e:	781b      	ldrb	r3, [r3, #0]
 8008580:	0018      	movs	r0, r3
 8008582:	f7fd f91f 	bl	80057c4 <UartPrintInt>
					UartPrint("\r\n");
 8008586:	4b10      	ldr	r3, [pc, #64]	; (80085c8 <main+0x49c>)
 8008588:	0018      	movs	r0, r3
 800858a:	f7fd f8f1 	bl	8005770 <UartPrint>
			}
	  }

	  rx_data= '\0';
 800858e:	4b0d      	ldr	r3, [pc, #52]	; (80085c4 <main+0x498>)
 8008590:	2200      	movs	r2, #0
 8008592:	701a      	strb	r2, [r3, #0]

	  HAL_UART_Receive_IT(&huart2,(unsigned char*)&rx_data,1);
 8008594:	490b      	ldr	r1, [pc, #44]	; (80085c4 <main+0x498>)
 8008596:	4b0d      	ldr	r3, [pc, #52]	; (80085cc <main+0x4a0>)
 8008598:	2201      	movs	r2, #1
 800859a:	0018      	movs	r0, r3
 800859c:	f7fc fa78 	bl	8004a90 <HAL_UART_Receive_IT>
	  if(rx_data != '\0')
 80085a0:	e608      	b.n	80081b4 <main+0x88>
 80085a2:	46c0      	nop			; (mov r8, r8)
 80085a4:	00000bb8 	.word	0x00000bb8
 80085a8:	00001388 	.word	0x00001388
 80085ac:	0800c2f8 	.word	0x0800c2f8
 80085b0:	0800c304 	.word	0x0800c304
 80085b4:	0800c188 	.word	0x0800c188
 80085b8:	0800c194 	.word	0x0800c194
 80085bc:	0800c1ac 	.word	0x0800c1ac
 80085c0:	0800c31c 	.word	0x0800c31c
 80085c4:	20000014 	.word	0x20000014
 80085c8:	0800c32c 	.word	0x0800c32c
 80085cc:	20000154 	.word	0x20000154

080085d0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80085d0:	b580      	push	{r7, lr}
 80085d2:	b090      	sub	sp, #64	; 0x40
 80085d4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80085d6:	2310      	movs	r3, #16
 80085d8:	18fb      	adds	r3, r7, r3
 80085da:	0018      	movs	r0, r3
 80085dc:	2330      	movs	r3, #48	; 0x30
 80085de:	001a      	movs	r2, r3
 80085e0:	2100      	movs	r1, #0
 80085e2:	f000 fbfb 	bl	8008ddc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80085e6:	003b      	movs	r3, r7
 80085e8:	0018      	movs	r0, r3
 80085ea:	2310      	movs	r3, #16
 80085ec:	001a      	movs	r2, r3
 80085ee:	2100      	movs	r1, #0
 80085f0:	f000 fbf4 	bl	8008ddc <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80085f4:	2310      	movs	r3, #16
 80085f6:	18fb      	adds	r3, r7, r3
 80085f8:	2202      	movs	r2, #2
 80085fa:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80085fc:	2310      	movs	r3, #16
 80085fe:	18fb      	adds	r3, r7, r3
 8008600:	2201      	movs	r2, #1
 8008602:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8008604:	2310      	movs	r3, #16
 8008606:	18fb      	adds	r3, r7, r3
 8008608:	2210      	movs	r2, #16
 800860a:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800860c:	2310      	movs	r3, #16
 800860e:	18fb      	adds	r3, r7, r3
 8008610:	2200      	movs	r2, #0
 8008612:	621a      	str	r2, [r3, #32]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8008614:	2310      	movs	r3, #16
 8008616:	18fb      	adds	r3, r7, r3
 8008618:	0018      	movs	r0, r3
 800861a:	f7fa fee1 	bl	80033e0 <HAL_RCC_OscConfig>
 800861e:	1e03      	subs	r3, r0, #0
 8008620:	d001      	beq.n	8008626 <SystemClock_Config+0x56>
  {
    Error_Handler();
 8008622:	f000 f819 	bl	8008658 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8008626:	003b      	movs	r3, r7
 8008628:	2207      	movs	r2, #7
 800862a:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800862c:	003b      	movs	r3, r7
 800862e:	2200      	movs	r2, #0
 8008630:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8008632:	003b      	movs	r3, r7
 8008634:	2200      	movs	r2, #0
 8008636:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8008638:	003b      	movs	r3, r7
 800863a:	2200      	movs	r2, #0
 800863c:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800863e:	003b      	movs	r3, r7
 8008640:	2100      	movs	r1, #0
 8008642:	0018      	movs	r0, r3
 8008644:	f7fb f9c0 	bl	80039c8 <HAL_RCC_ClockConfig>
 8008648:	1e03      	subs	r3, r0, #0
 800864a:	d001      	beq.n	8008650 <SystemClock_Config+0x80>
  {
    Error_Handler();
 800864c:	f000 f804 	bl	8008658 <Error_Handler>
  }
}
 8008650:	46c0      	nop			; (mov r8, r8)
 8008652:	46bd      	mov	sp, r7
 8008654:	b010      	add	sp, #64	; 0x40
 8008656:	bd80      	pop	{r7, pc}

08008658 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8008658:	b580      	push	{r7, lr}
 800865a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800865c:	46c0      	nop			; (mov r8, r8)
 800865e:	46bd      	mov	sp, r7
 8008660:	bd80      	pop	{r7, pc}
	...

08008664 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8008664:	b580      	push	{r7, lr}
 8008666:	b082      	sub	sp, #8
 8008668:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800866a:	4b0f      	ldr	r3, [pc, #60]	; (80086a8 <HAL_MspInit+0x44>)
 800866c:	4a0e      	ldr	r2, [pc, #56]	; (80086a8 <HAL_MspInit+0x44>)
 800866e:	6992      	ldr	r2, [r2, #24]
 8008670:	2101      	movs	r1, #1
 8008672:	430a      	orrs	r2, r1
 8008674:	619a      	str	r2, [r3, #24]
 8008676:	4b0c      	ldr	r3, [pc, #48]	; (80086a8 <HAL_MspInit+0x44>)
 8008678:	699b      	ldr	r3, [r3, #24]
 800867a:	2201      	movs	r2, #1
 800867c:	4013      	ands	r3, r2
 800867e:	607b      	str	r3, [r7, #4]
 8008680:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8008682:	4b09      	ldr	r3, [pc, #36]	; (80086a8 <HAL_MspInit+0x44>)
 8008684:	4a08      	ldr	r2, [pc, #32]	; (80086a8 <HAL_MspInit+0x44>)
 8008686:	69d2      	ldr	r2, [r2, #28]
 8008688:	2180      	movs	r1, #128	; 0x80
 800868a:	0549      	lsls	r1, r1, #21
 800868c:	430a      	orrs	r2, r1
 800868e:	61da      	str	r2, [r3, #28]
 8008690:	4b05      	ldr	r3, [pc, #20]	; (80086a8 <HAL_MspInit+0x44>)
 8008692:	69da      	ldr	r2, [r3, #28]
 8008694:	2380      	movs	r3, #128	; 0x80
 8008696:	055b      	lsls	r3, r3, #21
 8008698:	4013      	ands	r3, r2
 800869a:	603b      	str	r3, [r7, #0]
 800869c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800869e:	46c0      	nop			; (mov r8, r8)
 80086a0:	46bd      	mov	sp, r7
 80086a2:	b002      	add	sp, #8
 80086a4:	bd80      	pop	{r7, pc}
 80086a6:	46c0      	nop			; (mov r8, r8)
 80086a8:	40021000 	.word	0x40021000

080086ac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80086ac:	b580      	push	{r7, lr}
 80086ae:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80086b0:	46c0      	nop			; (mov r8, r8)
 80086b2:	46bd      	mov	sp, r7
 80086b4:	bd80      	pop	{r7, pc}

080086b6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80086b6:	b580      	push	{r7, lr}
 80086b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80086ba:	e7fe      	b.n	80086ba <HardFault_Handler+0x4>

080086bc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80086bc:	b580      	push	{r7, lr}
 80086be:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80086c0:	46c0      	nop			; (mov r8, r8)
 80086c2:	46bd      	mov	sp, r7
 80086c4:	bd80      	pop	{r7, pc}

080086c6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80086c6:	b580      	push	{r7, lr}
 80086c8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80086ca:	46c0      	nop			; (mov r8, r8)
 80086cc:	46bd      	mov	sp, r7
 80086ce:	bd80      	pop	{r7, pc}

080086d0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80086d0:	b580      	push	{r7, lr}
 80086d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80086d4:	f7fa fb9c 	bl	8002e10 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80086d8:	46c0      	nop			; (mov r8, r8)
 80086da:	46bd      	mov	sp, r7
 80086dc:	bd80      	pop	{r7, pc}
	...

080086e0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80086e0:	b580      	push	{r7, lr}
 80086e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80086e4:	4b03      	ldr	r3, [pc, #12]	; (80086f4 <USART2_IRQHandler+0x14>)
 80086e6:	0018      	movs	r0, r3
 80086e8:	f7fc fa5c 	bl	8004ba4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80086ec:	46c0      	nop			; (mov r8, r8)
 80086ee:	46bd      	mov	sp, r7
 80086f0:	bd80      	pop	{r7, pc}
 80086f2:	46c0      	nop			; (mov r8, r8)
 80086f4:	20000154 	.word	0x20000154

080086f8 <_sbrk>:
	}
	return len;
}

caddr_t _sbrk(int incr)
{
 80086f8:	b580      	push	{r7, lr}
 80086fa:	b084      	sub	sp, #16
 80086fc:	af00      	add	r7, sp, #0
 80086fe:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8008700:	4b11      	ldr	r3, [pc, #68]	; (8008748 <_sbrk+0x50>)
 8008702:	681b      	ldr	r3, [r3, #0]
 8008704:	2b00      	cmp	r3, #0
 8008706:	d102      	bne.n	800870e <_sbrk+0x16>
		heap_end = &end;
 8008708:	4b0f      	ldr	r3, [pc, #60]	; (8008748 <_sbrk+0x50>)
 800870a:	4a10      	ldr	r2, [pc, #64]	; (800874c <_sbrk+0x54>)
 800870c:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800870e:	4b0e      	ldr	r3, [pc, #56]	; (8008748 <_sbrk+0x50>)
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8008714:	4b0c      	ldr	r3, [pc, #48]	; (8008748 <_sbrk+0x50>)
 8008716:	681a      	ldr	r2, [r3, #0]
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	18d3      	adds	r3, r2, r3
 800871c:	466a      	mov	r2, sp
 800871e:	4293      	cmp	r3, r2
 8008720:	d907      	bls.n	8008732 <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8008722:	f000 fb31 	bl	8008d88 <__errno>
 8008726:	0003      	movs	r3, r0
 8008728:	220c      	movs	r2, #12
 800872a:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 800872c:	2301      	movs	r3, #1
 800872e:	425b      	negs	r3, r3
 8008730:	e006      	b.n	8008740 <_sbrk+0x48>
	}

	heap_end += incr;
 8008732:	4b05      	ldr	r3, [pc, #20]	; (8008748 <_sbrk+0x50>)
 8008734:	681a      	ldr	r2, [r3, #0]
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	18d2      	adds	r2, r2, r3
 800873a:	4b03      	ldr	r3, [pc, #12]	; (8008748 <_sbrk+0x50>)
 800873c:	601a      	str	r2, [r3, #0]

	return (caddr_t) prev_heap_end;
 800873e:	68fb      	ldr	r3, [r7, #12]
}
 8008740:	0018      	movs	r0, r3
 8008742:	46bd      	mov	sp, r7
 8008744:	b004      	add	sp, #16
 8008746:	bd80      	pop	{r7, pc}
 8008748:	200000a0 	.word	0x200000a0
 800874c:	200001c8 	.word	0x200001c8

08008750 <SystemInit>:
  *         Initialize the default HSI clock source, vector table location and the PLL configuration is reset.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8008750:	b580      	push	{r7, lr}
 8008752:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001U;
 8008754:	4b1a      	ldr	r3, [pc, #104]	; (80087c0 <SystemInit+0x70>)
 8008756:	4a1a      	ldr	r2, [pc, #104]	; (80087c0 <SystemInit+0x70>)
 8008758:	6812      	ldr	r2, [r2, #0]
 800875a:	2101      	movs	r1, #1
 800875c:	430a      	orrs	r2, r1
 800875e:	601a      	str	r2, [r3, #0]

#if defined (STM32F051x8) || defined (STM32F058x8)
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE and MCOSEL[2:0] bits */
  RCC->CFGR &= (uint32_t)0xF8FFB80CU;
 8008760:	4b17      	ldr	r3, [pc, #92]	; (80087c0 <SystemInit+0x70>)
 8008762:	4a17      	ldr	r2, [pc, #92]	; (80087c0 <SystemInit+0x70>)
 8008764:	6852      	ldr	r2, [r2, #4]
 8008766:	4917      	ldr	r1, [pc, #92]	; (80087c4 <SystemInit+0x74>)
 8008768:	400a      	ands	r2, r1
 800876a:	605a      	str	r2, [r3, #4]
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE, MCOSEL[2:0], MCOPRE[2:0] and PLLNODIV bits */
  RCC->CFGR &= (uint32_t)0x08FFB80CU;
#endif /* STM32F051x8 or STM32F058x8 */
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFFU;
 800876c:	4b14      	ldr	r3, [pc, #80]	; (80087c0 <SystemInit+0x70>)
 800876e:	4a14      	ldr	r2, [pc, #80]	; (80087c0 <SystemInit+0x70>)
 8008770:	6812      	ldr	r2, [r2, #0]
 8008772:	4915      	ldr	r1, [pc, #84]	; (80087c8 <SystemInit+0x78>)
 8008774:	400a      	ands	r2, r1
 8008776:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 8008778:	4b11      	ldr	r3, [pc, #68]	; (80087c0 <SystemInit+0x70>)
 800877a:	4a11      	ldr	r2, [pc, #68]	; (80087c0 <SystemInit+0x70>)
 800877c:	6812      	ldr	r2, [r2, #0]
 800877e:	4913      	ldr	r1, [pc, #76]	; (80087cc <SystemInit+0x7c>)
 8008780:	400a      	ands	r2, r1
 8008782:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  RCC->CFGR &= (uint32_t)0xFFC0FFFFU;
 8008784:	4b0e      	ldr	r3, [pc, #56]	; (80087c0 <SystemInit+0x70>)
 8008786:	4a0e      	ldr	r2, [pc, #56]	; (80087c0 <SystemInit+0x70>)
 8008788:	6852      	ldr	r2, [r2, #4]
 800878a:	4911      	ldr	r1, [pc, #68]	; (80087d0 <SystemInit+0x80>)
 800878c:	400a      	ands	r2, r1
 800878e:	605a      	str	r2, [r3, #4]

  /* Reset PREDIV[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0U;
 8008790:	4b0b      	ldr	r3, [pc, #44]	; (80087c0 <SystemInit+0x70>)
 8008792:	4a0b      	ldr	r2, [pc, #44]	; (80087c0 <SystemInit+0x70>)
 8008794:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8008796:	210f      	movs	r1, #15
 8008798:	438a      	bics	r2, r1
 800879a:	62da      	str	r2, [r3, #44]	; 0x2c
#elif defined (STM32F030x6) || defined (STM32F030x8) || defined (STM32F031x6) || defined (STM32F038xx) || defined (STM32F030xC)
  /* Reset USART1SW[1:0], I2C1SW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFFFFEECU;
#elif defined (STM32F051x8) || defined (STM32F058xx)
  /* Reset USART1SW[1:0], I2C1SW, CECSW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFFFFEACU;
 800879c:	4b08      	ldr	r3, [pc, #32]	; (80087c0 <SystemInit+0x70>)
 800879e:	4a08      	ldr	r2, [pc, #32]	; (80087c0 <SystemInit+0x70>)
 80087a0:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80087a2:	490c      	ldr	r1, [pc, #48]	; (80087d4 <SystemInit+0x84>)
 80087a4:	400a      	ands	r2, r1
 80087a6:	631a      	str	r2, [r3, #48]	; 0x30
#else
 #warning "No target selected"
#endif

  /* Reset HSI14 bit */
  RCC->CR2 &= (uint32_t)0xFFFFFFFEU;
 80087a8:	4b05      	ldr	r3, [pc, #20]	; (80087c0 <SystemInit+0x70>)
 80087aa:	4a05      	ldr	r2, [pc, #20]	; (80087c0 <SystemInit+0x70>)
 80087ac:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80087ae:	2101      	movs	r1, #1
 80087b0:	438a      	bics	r2, r1
 80087b2:	635a      	str	r2, [r3, #52]	; 0x34

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 80087b4:	4b02      	ldr	r3, [pc, #8]	; (80087c0 <SystemInit+0x70>)
 80087b6:	2200      	movs	r2, #0
 80087b8:	609a      	str	r2, [r3, #8]

}
 80087ba:	46c0      	nop			; (mov r8, r8)
 80087bc:	46bd      	mov	sp, r7
 80087be:	bd80      	pop	{r7, pc}
 80087c0:	40021000 	.word	0x40021000
 80087c4:	f8ffb80c 	.word	0xf8ffb80c
 80087c8:	fef6ffff 	.word	0xfef6ffff
 80087cc:	fffbffff 	.word	0xfffbffff
 80087d0:	ffc0ffff 	.word	0xffc0ffff
 80087d4:	fffffeac 	.word	0xfffffeac

080087d8 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim3;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80087d8:	b580      	push	{r7, lr}
 80087da:	b094      	sub	sp, #80	; 0x50
 80087dc:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80087de:	2340      	movs	r3, #64	; 0x40
 80087e0:	18fb      	adds	r3, r7, r3
 80087e2:	0018      	movs	r0, r3
 80087e4:	2310      	movs	r3, #16
 80087e6:	001a      	movs	r2, r3
 80087e8:	2100      	movs	r1, #0
 80087ea:	f000 faf7 	bl	8008ddc <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80087ee:	2338      	movs	r3, #56	; 0x38
 80087f0:	18fb      	adds	r3, r7, r3
 80087f2:	0018      	movs	r0, r3
 80087f4:	2308      	movs	r3, #8
 80087f6:	001a      	movs	r2, r3
 80087f8:	2100      	movs	r1, #0
 80087fa:	f000 faef 	bl	8008ddc <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 80087fe:	231c      	movs	r3, #28
 8008800:	18fb      	adds	r3, r7, r3
 8008802:	0018      	movs	r0, r3
 8008804:	231c      	movs	r3, #28
 8008806:	001a      	movs	r2, r3
 8008808:	2100      	movs	r1, #0
 800880a:	f000 fae7 	bl	8008ddc <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800880e:	003b      	movs	r3, r7
 8008810:	0018      	movs	r0, r3
 8008812:	231c      	movs	r3, #28
 8008814:	001a      	movs	r2, r3
 8008816:	2100      	movs	r1, #0
 8008818:	f000 fae0 	bl	8008ddc <memset>

  htim1.Instance = TIM1;
 800881c:	4b61      	ldr	r3, [pc, #388]	; (80089a4 <MX_TIM1_Init+0x1cc>)
 800881e:	4a62      	ldr	r2, [pc, #392]	; (80089a8 <MX_TIM1_Init+0x1d0>)
 8008820:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 15;
 8008822:	4b60      	ldr	r3, [pc, #384]	; (80089a4 <MX_TIM1_Init+0x1cc>)
 8008824:	220f      	movs	r2, #15
 8008826:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008828:	4b5e      	ldr	r3, [pc, #376]	; (80089a4 <MX_TIM1_Init+0x1cc>)
 800882a:	2200      	movs	r2, #0
 800882c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 9999;
 800882e:	4b5d      	ldr	r3, [pc, #372]	; (80089a4 <MX_TIM1_Init+0x1cc>)
 8008830:	4a5e      	ldr	r2, [pc, #376]	; (80089ac <MX_TIM1_Init+0x1d4>)
 8008832:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8008834:	4b5b      	ldr	r3, [pc, #364]	; (80089a4 <MX_TIM1_Init+0x1cc>)
 8008836:	2200      	movs	r2, #0
 8008838:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800883a:	4b5a      	ldr	r3, [pc, #360]	; (80089a4 <MX_TIM1_Init+0x1cc>)
 800883c:	2200      	movs	r2, #0
 800883e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8008840:	4b58      	ldr	r3, [pc, #352]	; (80089a4 <MX_TIM1_Init+0x1cc>)
 8008842:	2200      	movs	r2, #0
 8008844:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8008846:	4b57      	ldr	r3, [pc, #348]	; (80089a4 <MX_TIM1_Init+0x1cc>)
 8008848:	0018      	movs	r0, r3
 800884a:	f7fb fa23 	bl	8003c94 <HAL_TIM_Base_Init>
 800884e:	1e03      	subs	r3, r0, #0
 8008850:	d001      	beq.n	8008856 <MX_TIM1_Init+0x7e>
  {
    Error_Handler();
 8008852:	f7ff ff01 	bl	8008658 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8008856:	2340      	movs	r3, #64	; 0x40
 8008858:	18fb      	adds	r3, r7, r3
 800885a:	2280      	movs	r2, #128	; 0x80
 800885c:	0152      	lsls	r2, r2, #5
 800885e:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8008860:	2340      	movs	r3, #64	; 0x40
 8008862:	18fa      	adds	r2, r7, r3
 8008864:	4b4f      	ldr	r3, [pc, #316]	; (80089a4 <MX_TIM1_Init+0x1cc>)
 8008866:	0011      	movs	r1, r2
 8008868:	0018      	movs	r0, r3
 800886a:	f7fb fb6f 	bl	8003f4c <HAL_TIM_ConfigClockSource>
 800886e:	1e03      	subs	r3, r0, #0
 8008870:	d001      	beq.n	8008876 <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 8008872:	f7ff fef1 	bl	8008658 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8008876:	4b4b      	ldr	r3, [pc, #300]	; (80089a4 <MX_TIM1_Init+0x1cc>)
 8008878:	0018      	movs	r0, r3
 800887a:	f7fb fa37 	bl	8003cec <HAL_TIM_PWM_Init>
 800887e:	1e03      	subs	r3, r0, #0
 8008880:	d001      	beq.n	8008886 <MX_TIM1_Init+0xae>
  {
    Error_Handler();
 8008882:	f7ff fee9 	bl	8008658 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8008886:	2338      	movs	r3, #56	; 0x38
 8008888:	18fb      	adds	r3, r7, r3
 800888a:	2200      	movs	r2, #0
 800888c:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800888e:	2338      	movs	r3, #56	; 0x38
 8008890:	18fb      	adds	r3, r7, r3
 8008892:	2200      	movs	r2, #0
 8008894:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8008896:	2338      	movs	r3, #56	; 0x38
 8008898:	18fa      	adds	r2, r7, r3
 800889a:	4b42      	ldr	r3, [pc, #264]	; (80089a4 <MX_TIM1_Init+0x1cc>)
 800889c:	0011      	movs	r1, r2
 800889e:	0018      	movs	r0, r3
 80088a0:	f7fb ff95 	bl	80047ce <HAL_TIMEx_MasterConfigSynchronization>
 80088a4:	1e03      	subs	r3, r0, #0
 80088a6:	d001      	beq.n	80088ac <MX_TIM1_Init+0xd4>
  {
    Error_Handler();
 80088a8:	f7ff fed6 	bl	8008658 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80088ac:	231c      	movs	r3, #28
 80088ae:	18fb      	adds	r3, r7, r3
 80088b0:	2260      	movs	r2, #96	; 0x60
 80088b2:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 1036;
 80088b4:	231c      	movs	r3, #28
 80088b6:	18fb      	adds	r3, r7, r3
 80088b8:	4a3d      	ldr	r2, [pc, #244]	; (80089b0 <MX_TIM1_Init+0x1d8>)
 80088ba:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80088bc:	231c      	movs	r3, #28
 80088be:	18fb      	adds	r3, r7, r3
 80088c0:	2200      	movs	r2, #0
 80088c2:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80088c4:	231c      	movs	r3, #28
 80088c6:	18fb      	adds	r3, r7, r3
 80088c8:	2200      	movs	r2, #0
 80088ca:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80088cc:	231c      	movs	r3, #28
 80088ce:	18fb      	adds	r3, r7, r3
 80088d0:	2200      	movs	r2, #0
 80088d2:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80088d4:	231c      	movs	r3, #28
 80088d6:	18fb      	adds	r3, r7, r3
 80088d8:	2200      	movs	r2, #0
 80088da:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80088dc:	231c      	movs	r3, #28
 80088de:	18fb      	adds	r3, r7, r3
 80088e0:	2200      	movs	r2, #0
 80088e2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80088e4:	231c      	movs	r3, #28
 80088e6:	18f9      	adds	r1, r7, r3
 80088e8:	4b2e      	ldr	r3, [pc, #184]	; (80089a4 <MX_TIM1_Init+0x1cc>)
 80088ea:	2200      	movs	r2, #0
 80088ec:	0018      	movs	r0, r3
 80088ee:	f7fb fa75 	bl	8003ddc <HAL_TIM_PWM_ConfigChannel>
 80088f2:	1e03      	subs	r3, r0, #0
 80088f4:	d001      	beq.n	80088fa <MX_TIM1_Init+0x122>
  {
    Error_Handler();
 80088f6:	f7ff feaf 	bl	8008658 <Error_Handler>
  }
  sConfigOC.Pulse = 725;
 80088fa:	231c      	movs	r3, #28
 80088fc:	18fb      	adds	r3, r7, r3
 80088fe:	4a2d      	ldr	r2, [pc, #180]	; (80089b4 <MX_TIM1_Init+0x1dc>)
 8008900:	605a      	str	r2, [r3, #4]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8008902:	231c      	movs	r3, #28
 8008904:	18f9      	adds	r1, r7, r3
 8008906:	4b27      	ldr	r3, [pc, #156]	; (80089a4 <MX_TIM1_Init+0x1cc>)
 8008908:	2204      	movs	r2, #4
 800890a:	0018      	movs	r0, r3
 800890c:	f7fb fa66 	bl	8003ddc <HAL_TIM_PWM_ConfigChannel>
 8008910:	1e03      	subs	r3, r0, #0
 8008912:	d001      	beq.n	8008918 <MX_TIM1_Init+0x140>
  {
    Error_Handler();
 8008914:	f7ff fea0 	bl	8008658 <Error_Handler>
  }
  sConfigOC.Pulse = 1097;
 8008918:	231c      	movs	r3, #28
 800891a:	18fb      	adds	r3, r7, r3
 800891c:	4a26      	ldr	r2, [pc, #152]	; (80089b8 <MX_TIM1_Init+0x1e0>)
 800891e:	605a      	str	r2, [r3, #4]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8008920:	231c      	movs	r3, #28
 8008922:	18f9      	adds	r1, r7, r3
 8008924:	4b1f      	ldr	r3, [pc, #124]	; (80089a4 <MX_TIM1_Init+0x1cc>)
 8008926:	2208      	movs	r2, #8
 8008928:	0018      	movs	r0, r3
 800892a:	f7fb fa57 	bl	8003ddc <HAL_TIM_PWM_ConfigChannel>
 800892e:	1e03      	subs	r3, r0, #0
 8008930:	d001      	beq.n	8008936 <MX_TIM1_Init+0x15e>
  {
    Error_Handler();
 8008932:	f7ff fe91 	bl	8008658 <Error_Handler>
  }
  sConfigOC.Pulse = 1206;
 8008936:	231c      	movs	r3, #28
 8008938:	18fb      	adds	r3, r7, r3
 800893a:	4a20      	ldr	r2, [pc, #128]	; (80089bc <MX_TIM1_Init+0x1e4>)
 800893c:	605a      	str	r2, [r3, #4]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800893e:	231c      	movs	r3, #28
 8008940:	18f9      	adds	r1, r7, r3
 8008942:	4b18      	ldr	r3, [pc, #96]	; (80089a4 <MX_TIM1_Init+0x1cc>)
 8008944:	220c      	movs	r2, #12
 8008946:	0018      	movs	r0, r3
 8008948:	f7fb fa48 	bl	8003ddc <HAL_TIM_PWM_ConfigChannel>
 800894c:	1e03      	subs	r3, r0, #0
 800894e:	d001      	beq.n	8008954 <MX_TIM1_Init+0x17c>
  {
    Error_Handler();
 8008950:	f7ff fe82 	bl	8008658 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8008954:	003b      	movs	r3, r7
 8008956:	2200      	movs	r2, #0
 8008958:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800895a:	003b      	movs	r3, r7
 800895c:	2200      	movs	r2, #0
 800895e:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8008960:	003b      	movs	r3, r7
 8008962:	2200      	movs	r2, #0
 8008964:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8008966:	003b      	movs	r3, r7
 8008968:	2200      	movs	r2, #0
 800896a:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800896c:	003b      	movs	r3, r7
 800896e:	2200      	movs	r2, #0
 8008970:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8008972:	003b      	movs	r3, r7
 8008974:	2280      	movs	r2, #128	; 0x80
 8008976:	0192      	lsls	r2, r2, #6
 8008978:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800897a:	003b      	movs	r3, r7
 800897c:	2200      	movs	r2, #0
 800897e:	619a      	str	r2, [r3, #24]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8008980:	003a      	movs	r2, r7
 8008982:	4b08      	ldr	r3, [pc, #32]	; (80089a4 <MX_TIM1_Init+0x1cc>)
 8008984:	0011      	movs	r1, r2
 8008986:	0018      	movs	r0, r3
 8008988:	f7fb ff64 	bl	8004854 <HAL_TIMEx_ConfigBreakDeadTime>
 800898c:	1e03      	subs	r3, r0, #0
 800898e:	d001      	beq.n	8008994 <MX_TIM1_Init+0x1bc>
  {
    Error_Handler();
 8008990:	f7ff fe62 	bl	8008658 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim1);
 8008994:	4b03      	ldr	r3, [pc, #12]	; (80089a4 <MX_TIM1_Init+0x1cc>)
 8008996:	0018      	movs	r0, r3
 8008998:	f000 f8ca 	bl	8008b30 <HAL_TIM_MspPostInit>

}
 800899c:	46c0      	nop			; (mov r8, r8)
 800899e:	46bd      	mov	sp, r7
 80089a0:	b014      	add	sp, #80	; 0x50
 80089a2:	bd80      	pop	{r7, pc}
 80089a4:	20000114 	.word	0x20000114
 80089a8:	40012c00 	.word	0x40012c00
 80089ac:	0000270f 	.word	0x0000270f
 80089b0:	0000040c 	.word	0x0000040c
 80089b4:	000002d5 	.word	0x000002d5
 80089b8:	00000449 	.word	0x00000449
 80089bc:	000004b6 	.word	0x000004b6

080089c0 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80089c0:	b580      	push	{r7, lr}
 80089c2:	b08e      	sub	sp, #56	; 0x38
 80089c4:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80089c6:	2328      	movs	r3, #40	; 0x28
 80089c8:	18fb      	adds	r3, r7, r3
 80089ca:	0018      	movs	r0, r3
 80089cc:	2310      	movs	r3, #16
 80089ce:	001a      	movs	r2, r3
 80089d0:	2100      	movs	r1, #0
 80089d2:	f000 fa03 	bl	8008ddc <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80089d6:	2320      	movs	r3, #32
 80089d8:	18fb      	adds	r3, r7, r3
 80089da:	0018      	movs	r0, r3
 80089dc:	2308      	movs	r3, #8
 80089de:	001a      	movs	r2, r3
 80089e0:	2100      	movs	r1, #0
 80089e2:	f000 f9fb 	bl	8008ddc <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 80089e6:	1d3b      	adds	r3, r7, #4
 80089e8:	0018      	movs	r0, r3
 80089ea:	231c      	movs	r3, #28
 80089ec:	001a      	movs	r2, r3
 80089ee:	2100      	movs	r1, #0
 80089f0:	f000 f9f4 	bl	8008ddc <memset>

  htim3.Instance = TIM3;
 80089f4:	4b31      	ldr	r3, [pc, #196]	; (8008abc <MX_TIM3_Init+0xfc>)
 80089f6:	4a32      	ldr	r2, [pc, #200]	; (8008ac0 <MX_TIM3_Init+0x100>)
 80089f8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 15;
 80089fa:	4b30      	ldr	r3, [pc, #192]	; (8008abc <MX_TIM3_Init+0xfc>)
 80089fc:	220f      	movs	r2, #15
 80089fe:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008a00:	4b2e      	ldr	r3, [pc, #184]	; (8008abc <MX_TIM3_Init+0xfc>)
 8008a02:	2200      	movs	r2, #0
 8008a04:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 9999;
 8008a06:	4b2d      	ldr	r3, [pc, #180]	; (8008abc <MX_TIM3_Init+0xfc>)
 8008a08:	4a2e      	ldr	r2, [pc, #184]	; (8008ac4 <MX_TIM3_Init+0x104>)
 8008a0a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8008a0c:	4b2b      	ldr	r3, [pc, #172]	; (8008abc <MX_TIM3_Init+0xfc>)
 8008a0e:	2200      	movs	r2, #0
 8008a10:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8008a12:	4b2a      	ldr	r3, [pc, #168]	; (8008abc <MX_TIM3_Init+0xfc>)
 8008a14:	2200      	movs	r2, #0
 8008a16:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8008a18:	4b28      	ldr	r3, [pc, #160]	; (8008abc <MX_TIM3_Init+0xfc>)
 8008a1a:	0018      	movs	r0, r3
 8008a1c:	f7fb f93a 	bl	8003c94 <HAL_TIM_Base_Init>
 8008a20:	1e03      	subs	r3, r0, #0
 8008a22:	d001      	beq.n	8008a28 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8008a24:	f7ff fe18 	bl	8008658 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8008a28:	2328      	movs	r3, #40	; 0x28
 8008a2a:	18fb      	adds	r3, r7, r3
 8008a2c:	2280      	movs	r2, #128	; 0x80
 8008a2e:	0152      	lsls	r2, r2, #5
 8008a30:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8008a32:	2328      	movs	r3, #40	; 0x28
 8008a34:	18fa      	adds	r2, r7, r3
 8008a36:	4b21      	ldr	r3, [pc, #132]	; (8008abc <MX_TIM3_Init+0xfc>)
 8008a38:	0011      	movs	r1, r2
 8008a3a:	0018      	movs	r0, r3
 8008a3c:	f7fb fa86 	bl	8003f4c <HAL_TIM_ConfigClockSource>
 8008a40:	1e03      	subs	r3, r0, #0
 8008a42:	d001      	beq.n	8008a48 <MX_TIM3_Init+0x88>
  {
    Error_Handler();
 8008a44:	f7ff fe08 	bl	8008658 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8008a48:	4b1c      	ldr	r3, [pc, #112]	; (8008abc <MX_TIM3_Init+0xfc>)
 8008a4a:	0018      	movs	r0, r3
 8008a4c:	f7fb f94e 	bl	8003cec <HAL_TIM_PWM_Init>
 8008a50:	1e03      	subs	r3, r0, #0
 8008a52:	d001      	beq.n	8008a58 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8008a54:	f7ff fe00 	bl	8008658 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8008a58:	2320      	movs	r3, #32
 8008a5a:	18fb      	adds	r3, r7, r3
 8008a5c:	2200      	movs	r2, #0
 8008a5e:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8008a60:	2320      	movs	r3, #32
 8008a62:	18fb      	adds	r3, r7, r3
 8008a64:	2200      	movs	r2, #0
 8008a66:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8008a68:	2320      	movs	r3, #32
 8008a6a:	18fa      	adds	r2, r7, r3
 8008a6c:	4b13      	ldr	r3, [pc, #76]	; (8008abc <MX_TIM3_Init+0xfc>)
 8008a6e:	0011      	movs	r1, r2
 8008a70:	0018      	movs	r0, r3
 8008a72:	f7fb feac 	bl	80047ce <HAL_TIMEx_MasterConfigSynchronization>
 8008a76:	1e03      	subs	r3, r0, #0
 8008a78:	d001      	beq.n	8008a7e <MX_TIM3_Init+0xbe>
  {
    Error_Handler();
 8008a7a:	f7ff fded 	bl	8008658 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8008a7e:	1d3b      	adds	r3, r7, #4
 8008a80:	2260      	movs	r2, #96	; 0x60
 8008a82:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 1000;
 8008a84:	1d3b      	adds	r3, r7, #4
 8008a86:	22fa      	movs	r2, #250	; 0xfa
 8008a88:	0092      	lsls	r2, r2, #2
 8008a8a:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8008a8c:	1d3b      	adds	r3, r7, #4
 8008a8e:	2200      	movs	r2, #0
 8008a90:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8008a92:	1d3b      	adds	r3, r7, #4
 8008a94:	2200      	movs	r2, #0
 8008a96:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8008a98:	1d39      	adds	r1, r7, #4
 8008a9a:	4b08      	ldr	r3, [pc, #32]	; (8008abc <MX_TIM3_Init+0xfc>)
 8008a9c:	220c      	movs	r2, #12
 8008a9e:	0018      	movs	r0, r3
 8008aa0:	f7fb f99c 	bl	8003ddc <HAL_TIM_PWM_ConfigChannel>
 8008aa4:	1e03      	subs	r3, r0, #0
 8008aa6:	d001      	beq.n	8008aac <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 8008aa8:	f7ff fdd6 	bl	8008658 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim3);
 8008aac:	4b03      	ldr	r3, [pc, #12]	; (8008abc <MX_TIM3_Init+0xfc>)
 8008aae:	0018      	movs	r0, r3
 8008ab0:	f000 f83e 	bl	8008b30 <HAL_TIM_MspPostInit>

}
 8008ab4:	46c0      	nop			; (mov r8, r8)
 8008ab6:	46bd      	mov	sp, r7
 8008ab8:	b00e      	add	sp, #56	; 0x38
 8008aba:	bd80      	pop	{r7, pc}
 8008abc:	200000d4 	.word	0x200000d4
 8008ac0:	40000400 	.word	0x40000400
 8008ac4:	0000270f 	.word	0x0000270f

08008ac8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8008ac8:	b580      	push	{r7, lr}
 8008aca:	b084      	sub	sp, #16
 8008acc:	af00      	add	r7, sp, #0
 8008ace:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	681b      	ldr	r3, [r3, #0]
 8008ad4:	4a13      	ldr	r2, [pc, #76]	; (8008b24 <HAL_TIM_Base_MspInit+0x5c>)
 8008ad6:	4293      	cmp	r3, r2
 8008ad8:	d10e      	bne.n	8008af8 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8008ada:	4b13      	ldr	r3, [pc, #76]	; (8008b28 <HAL_TIM_Base_MspInit+0x60>)
 8008adc:	4a12      	ldr	r2, [pc, #72]	; (8008b28 <HAL_TIM_Base_MspInit+0x60>)
 8008ade:	6992      	ldr	r2, [r2, #24]
 8008ae0:	2180      	movs	r1, #128	; 0x80
 8008ae2:	0109      	lsls	r1, r1, #4
 8008ae4:	430a      	orrs	r2, r1
 8008ae6:	619a      	str	r2, [r3, #24]
 8008ae8:	4b0f      	ldr	r3, [pc, #60]	; (8008b28 <HAL_TIM_Base_MspInit+0x60>)
 8008aea:	699a      	ldr	r2, [r3, #24]
 8008aec:	2380      	movs	r3, #128	; 0x80
 8008aee:	011b      	lsls	r3, r3, #4
 8008af0:	4013      	ands	r3, r2
 8008af2:	60fb      	str	r3, [r7, #12]
 8008af4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM3_CLK_ENABLE();
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8008af6:	e010      	b.n	8008b1a <HAL_TIM_Base_MspInit+0x52>
  else if(tim_baseHandle->Instance==TIM3)
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	4a0b      	ldr	r2, [pc, #44]	; (8008b2c <HAL_TIM_Base_MspInit+0x64>)
 8008afe:	4293      	cmp	r3, r2
 8008b00:	d10b      	bne.n	8008b1a <HAL_TIM_Base_MspInit+0x52>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8008b02:	4b09      	ldr	r3, [pc, #36]	; (8008b28 <HAL_TIM_Base_MspInit+0x60>)
 8008b04:	4a08      	ldr	r2, [pc, #32]	; (8008b28 <HAL_TIM_Base_MspInit+0x60>)
 8008b06:	69d2      	ldr	r2, [r2, #28]
 8008b08:	2102      	movs	r1, #2
 8008b0a:	430a      	orrs	r2, r1
 8008b0c:	61da      	str	r2, [r3, #28]
 8008b0e:	4b06      	ldr	r3, [pc, #24]	; (8008b28 <HAL_TIM_Base_MspInit+0x60>)
 8008b10:	69db      	ldr	r3, [r3, #28]
 8008b12:	2202      	movs	r2, #2
 8008b14:	4013      	ands	r3, r2
 8008b16:	60bb      	str	r3, [r7, #8]
 8008b18:	68bb      	ldr	r3, [r7, #8]
}
 8008b1a:	46c0      	nop			; (mov r8, r8)
 8008b1c:	46bd      	mov	sp, r7
 8008b1e:	b004      	add	sp, #16
 8008b20:	bd80      	pop	{r7, pc}
 8008b22:	46c0      	nop			; (mov r8, r8)
 8008b24:	40012c00 	.word	0x40012c00
 8008b28:	40021000 	.word	0x40021000
 8008b2c:	40000400 	.word	0x40000400

08008b30 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8008b30:	b580      	push	{r7, lr}
 8008b32:	b08a      	sub	sp, #40	; 0x28
 8008b34:	af00      	add	r7, sp, #0
 8008b36:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008b38:	2314      	movs	r3, #20
 8008b3a:	18fb      	adds	r3, r7, r3
 8008b3c:	0018      	movs	r0, r3
 8008b3e:	2314      	movs	r3, #20
 8008b40:	001a      	movs	r2, r3
 8008b42:	2100      	movs	r1, #0
 8008b44:	f000 f94a 	bl	8008ddc <memset>
  if(timHandle->Instance==TIM1)
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	681b      	ldr	r3, [r3, #0]
 8008b4c:	4a30      	ldr	r2, [pc, #192]	; (8008c10 <HAL_TIM_MspPostInit+0xe0>)
 8008b4e:	4293      	cmp	r3, r2
 8008b50:	d12b      	bne.n	8008baa <HAL_TIM_MspPostInit+0x7a>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008b52:	4b30      	ldr	r3, [pc, #192]	; (8008c14 <HAL_TIM_MspPostInit+0xe4>)
 8008b54:	4a2f      	ldr	r2, [pc, #188]	; (8008c14 <HAL_TIM_MspPostInit+0xe4>)
 8008b56:	6952      	ldr	r2, [r2, #20]
 8008b58:	2180      	movs	r1, #128	; 0x80
 8008b5a:	0289      	lsls	r1, r1, #10
 8008b5c:	430a      	orrs	r2, r1
 8008b5e:	615a      	str	r2, [r3, #20]
 8008b60:	4b2c      	ldr	r3, [pc, #176]	; (8008c14 <HAL_TIM_MspPostInit+0xe4>)
 8008b62:	695a      	ldr	r2, [r3, #20]
 8008b64:	2380      	movs	r3, #128	; 0x80
 8008b66:	029b      	lsls	r3, r3, #10
 8008b68:	4013      	ands	r3, r2
 8008b6a:	613b      	str	r3, [r7, #16]
 8008b6c:	693b      	ldr	r3, [r7, #16]
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    PA11     ------> TIM1_CH4 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 8008b6e:	2314      	movs	r3, #20
 8008b70:	18fb      	adds	r3, r7, r3
 8008b72:	22f0      	movs	r2, #240	; 0xf0
 8008b74:	0112      	lsls	r2, r2, #4
 8008b76:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008b78:	2314      	movs	r3, #20
 8008b7a:	18fb      	adds	r3, r7, r3
 8008b7c:	2202      	movs	r2, #2
 8008b7e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008b80:	2314      	movs	r3, #20
 8008b82:	18fb      	adds	r3, r7, r3
 8008b84:	2200      	movs	r2, #0
 8008b86:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008b88:	2314      	movs	r3, #20
 8008b8a:	18fb      	adds	r3, r7, r3
 8008b8c:	2200      	movs	r2, #0
 8008b8e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8008b90:	2314      	movs	r3, #20
 8008b92:	18fb      	adds	r3, r7, r3
 8008b94:	2202      	movs	r2, #2
 8008b96:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008b98:	2314      	movs	r3, #20
 8008b9a:	18fa      	adds	r2, r7, r3
 8008b9c:	2390      	movs	r3, #144	; 0x90
 8008b9e:	05db      	lsls	r3, r3, #23
 8008ba0:	0011      	movs	r1, r2
 8008ba2:	0018      	movs	r0, r3
 8008ba4:	f7fa fa8a 	bl	80030bc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8008ba8:	e02d      	b.n	8008c06 <HAL_TIM_MspPostInit+0xd6>
  else if(timHandle->Instance==TIM3)
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	681b      	ldr	r3, [r3, #0]
 8008bae:	4a1a      	ldr	r2, [pc, #104]	; (8008c18 <HAL_TIM_MspPostInit+0xe8>)
 8008bb0:	4293      	cmp	r3, r2
 8008bb2:	d128      	bne.n	8008c06 <HAL_TIM_MspPostInit+0xd6>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8008bb4:	4b17      	ldr	r3, [pc, #92]	; (8008c14 <HAL_TIM_MspPostInit+0xe4>)
 8008bb6:	4a17      	ldr	r2, [pc, #92]	; (8008c14 <HAL_TIM_MspPostInit+0xe4>)
 8008bb8:	6952      	ldr	r2, [r2, #20]
 8008bba:	2180      	movs	r1, #128	; 0x80
 8008bbc:	02c9      	lsls	r1, r1, #11
 8008bbe:	430a      	orrs	r2, r1
 8008bc0:	615a      	str	r2, [r3, #20]
 8008bc2:	4b14      	ldr	r3, [pc, #80]	; (8008c14 <HAL_TIM_MspPostInit+0xe4>)
 8008bc4:	695a      	ldr	r2, [r3, #20]
 8008bc6:	2380      	movs	r3, #128	; 0x80
 8008bc8:	02db      	lsls	r3, r3, #11
 8008bca:	4013      	ands	r3, r2
 8008bcc:	60fb      	str	r3, [r7, #12]
 8008bce:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8008bd0:	2314      	movs	r3, #20
 8008bd2:	18fb      	adds	r3, r7, r3
 8008bd4:	2202      	movs	r2, #2
 8008bd6:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008bd8:	2314      	movs	r3, #20
 8008bda:	18fb      	adds	r3, r7, r3
 8008bdc:	2202      	movs	r2, #2
 8008bde:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008be0:	2314      	movs	r3, #20
 8008be2:	18fb      	adds	r3, r7, r3
 8008be4:	2200      	movs	r2, #0
 8008be6:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008be8:	2314      	movs	r3, #20
 8008bea:	18fb      	adds	r3, r7, r3
 8008bec:	2200      	movs	r2, #0
 8008bee:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 8008bf0:	2314      	movs	r3, #20
 8008bf2:	18fb      	adds	r3, r7, r3
 8008bf4:	2201      	movs	r2, #1
 8008bf6:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8008bf8:	2314      	movs	r3, #20
 8008bfa:	18fb      	adds	r3, r7, r3
 8008bfc:	4a07      	ldr	r2, [pc, #28]	; (8008c1c <HAL_TIM_MspPostInit+0xec>)
 8008bfe:	0019      	movs	r1, r3
 8008c00:	0010      	movs	r0, r2
 8008c02:	f7fa fa5b 	bl	80030bc <HAL_GPIO_Init>
}
 8008c06:	46c0      	nop			; (mov r8, r8)
 8008c08:	46bd      	mov	sp, r7
 8008c0a:	b00a      	add	sp, #40	; 0x28
 8008c0c:	bd80      	pop	{r7, pc}
 8008c0e:	46c0      	nop			; (mov r8, r8)
 8008c10:	40012c00 	.word	0x40012c00
 8008c14:	40021000 	.word	0x40021000
 8008c18:	40000400 	.word	0x40000400
 8008c1c:	48000400 	.word	0x48000400

08008c20 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8008c20:	b580      	push	{r7, lr}
 8008c22:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 8008c24:	4b14      	ldr	r3, [pc, #80]	; (8008c78 <MX_USART2_UART_Init+0x58>)
 8008c26:	4a15      	ldr	r2, [pc, #84]	; (8008c7c <MX_USART2_UART_Init+0x5c>)
 8008c28:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 8008c2a:	4b13      	ldr	r3, [pc, #76]	; (8008c78 <MX_USART2_UART_Init+0x58>)
 8008c2c:	2296      	movs	r2, #150	; 0x96
 8008c2e:	0212      	lsls	r2, r2, #8
 8008c30:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8008c32:	4b11      	ldr	r3, [pc, #68]	; (8008c78 <MX_USART2_UART_Init+0x58>)
 8008c34:	2200      	movs	r2, #0
 8008c36:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8008c38:	4b0f      	ldr	r3, [pc, #60]	; (8008c78 <MX_USART2_UART_Init+0x58>)
 8008c3a:	2200      	movs	r2, #0
 8008c3c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8008c3e:	4b0e      	ldr	r3, [pc, #56]	; (8008c78 <MX_USART2_UART_Init+0x58>)
 8008c40:	2200      	movs	r2, #0
 8008c42:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8008c44:	4b0c      	ldr	r3, [pc, #48]	; (8008c78 <MX_USART2_UART_Init+0x58>)
 8008c46:	220c      	movs	r2, #12
 8008c48:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8008c4a:	4b0b      	ldr	r3, [pc, #44]	; (8008c78 <MX_USART2_UART_Init+0x58>)
 8008c4c:	2200      	movs	r2, #0
 8008c4e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8008c50:	4b09      	ldr	r3, [pc, #36]	; (8008c78 <MX_USART2_UART_Init+0x58>)
 8008c52:	2200      	movs	r2, #0
 8008c54:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8008c56:	4b08      	ldr	r3, [pc, #32]	; (8008c78 <MX_USART2_UART_Init+0x58>)
 8008c58:	2200      	movs	r2, #0
 8008c5a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8008c5c:	4b06      	ldr	r3, [pc, #24]	; (8008c78 <MX_USART2_UART_Init+0x58>)
 8008c5e:	2200      	movs	r2, #0
 8008c60:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8008c62:	4b05      	ldr	r3, [pc, #20]	; (8008c78 <MX_USART2_UART_Init+0x58>)
 8008c64:	0018      	movs	r0, r3
 8008c66:	f7fb fe63 	bl	8004930 <HAL_UART_Init>
 8008c6a:	1e03      	subs	r3, r0, #0
 8008c6c:	d001      	beq.n	8008c72 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8008c6e:	f7ff fcf3 	bl	8008658 <Error_Handler>
  }

}
 8008c72:	46c0      	nop			; (mov r8, r8)
 8008c74:	46bd      	mov	sp, r7
 8008c76:	bd80      	pop	{r7, pc}
 8008c78:	20000154 	.word	0x20000154
 8008c7c:	40004400 	.word	0x40004400

08008c80 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8008c80:	b580      	push	{r7, lr}
 8008c82:	b08a      	sub	sp, #40	; 0x28
 8008c84:	af00      	add	r7, sp, #0
 8008c86:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008c88:	2314      	movs	r3, #20
 8008c8a:	18fb      	adds	r3, r7, r3
 8008c8c:	0018      	movs	r0, r3
 8008c8e:	2314      	movs	r3, #20
 8008c90:	001a      	movs	r2, r3
 8008c92:	2100      	movs	r1, #0
 8008c94:	f000 f8a2 	bl	8008ddc <memset>
  if(uartHandle->Instance==USART2)
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	681b      	ldr	r3, [r3, #0]
 8008c9c:	4a23      	ldr	r2, [pc, #140]	; (8008d2c <HAL_UART_MspInit+0xac>)
 8008c9e:	4293      	cmp	r3, r2
 8008ca0:	d13f      	bne.n	8008d22 <HAL_UART_MspInit+0xa2>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8008ca2:	4b23      	ldr	r3, [pc, #140]	; (8008d30 <HAL_UART_MspInit+0xb0>)
 8008ca4:	4a22      	ldr	r2, [pc, #136]	; (8008d30 <HAL_UART_MspInit+0xb0>)
 8008ca6:	69d2      	ldr	r2, [r2, #28]
 8008ca8:	2180      	movs	r1, #128	; 0x80
 8008caa:	0289      	lsls	r1, r1, #10
 8008cac:	430a      	orrs	r2, r1
 8008cae:	61da      	str	r2, [r3, #28]
 8008cb0:	4b1f      	ldr	r3, [pc, #124]	; (8008d30 <HAL_UART_MspInit+0xb0>)
 8008cb2:	69da      	ldr	r2, [r3, #28]
 8008cb4:	2380      	movs	r3, #128	; 0x80
 8008cb6:	029b      	lsls	r3, r3, #10
 8008cb8:	4013      	ands	r3, r2
 8008cba:	613b      	str	r3, [r7, #16]
 8008cbc:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008cbe:	4b1c      	ldr	r3, [pc, #112]	; (8008d30 <HAL_UART_MspInit+0xb0>)
 8008cc0:	4a1b      	ldr	r2, [pc, #108]	; (8008d30 <HAL_UART_MspInit+0xb0>)
 8008cc2:	6952      	ldr	r2, [r2, #20]
 8008cc4:	2180      	movs	r1, #128	; 0x80
 8008cc6:	0289      	lsls	r1, r1, #10
 8008cc8:	430a      	orrs	r2, r1
 8008cca:	615a      	str	r2, [r3, #20]
 8008ccc:	4b18      	ldr	r3, [pc, #96]	; (8008d30 <HAL_UART_MspInit+0xb0>)
 8008cce:	695a      	ldr	r2, [r3, #20]
 8008cd0:	2380      	movs	r3, #128	; 0x80
 8008cd2:	029b      	lsls	r3, r3, #10
 8008cd4:	4013      	ands	r3, r2
 8008cd6:	60fb      	str	r3, [r7, #12]
 8008cd8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8008cda:	2314      	movs	r3, #20
 8008cdc:	18fb      	adds	r3, r7, r3
 8008cde:	220c      	movs	r2, #12
 8008ce0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008ce2:	2314      	movs	r3, #20
 8008ce4:	18fb      	adds	r3, r7, r3
 8008ce6:	2202      	movs	r2, #2
 8008ce8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008cea:	2314      	movs	r3, #20
 8008cec:	18fb      	adds	r3, r7, r3
 8008cee:	2200      	movs	r2, #0
 8008cf0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8008cf2:	2314      	movs	r3, #20
 8008cf4:	18fb      	adds	r3, r7, r3
 8008cf6:	2203      	movs	r2, #3
 8008cf8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8008cfa:	2314      	movs	r3, #20
 8008cfc:	18fb      	adds	r3, r7, r3
 8008cfe:	2201      	movs	r2, #1
 8008d00:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008d02:	2314      	movs	r3, #20
 8008d04:	18fa      	adds	r2, r7, r3
 8008d06:	2390      	movs	r3, #144	; 0x90
 8008d08:	05db      	lsls	r3, r3, #23
 8008d0a:	0011      	movs	r1, r2
 8008d0c:	0018      	movs	r0, r3
 8008d0e:	f7fa f9d5 	bl	80030bc <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8008d12:	2200      	movs	r2, #0
 8008d14:	2100      	movs	r1, #0
 8008d16:	201c      	movs	r0, #28
 8008d18:	f7fa f956 	bl	8002fc8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8008d1c:	201c      	movs	r0, #28
 8008d1e:	f7fa f969 	bl	8002ff4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8008d22:	46c0      	nop			; (mov r8, r8)
 8008d24:	46bd      	mov	sp, r7
 8008d26:	b00a      	add	sp, #40	; 0x28
 8008d28:	bd80      	pop	{r7, pc}
 8008d2a:	46c0      	nop			; (mov r8, r8)
 8008d2c:	40004400 	.word	0x40004400
 8008d30:	40021000 	.word	0x40021000

08008d34 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8008d34:	480d      	ldr	r0, [pc, #52]	; (8008d6c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8008d36:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8008d38:	480d      	ldr	r0, [pc, #52]	; (8008d70 <LoopForever+0x6>)
  ldr r1, =_edata
 8008d3a:	490e      	ldr	r1, [pc, #56]	; (8008d74 <LoopForever+0xa>)
  ldr r2, =_sidata
 8008d3c:	4a0e      	ldr	r2, [pc, #56]	; (8008d78 <LoopForever+0xe>)
  movs r3, #0
 8008d3e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8008d40:	e002      	b.n	8008d48 <LoopCopyDataInit>

08008d42 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8008d42:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8008d44:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8008d46:	3304      	adds	r3, #4

08008d48 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8008d48:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8008d4a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8008d4c:	d3f9      	bcc.n	8008d42 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8008d4e:	4a0b      	ldr	r2, [pc, #44]	; (8008d7c <LoopForever+0x12>)
  ldr r4, =_ebss
 8008d50:	4c0b      	ldr	r4, [pc, #44]	; (8008d80 <LoopForever+0x16>)
  movs r3, #0
 8008d52:	2300      	movs	r3, #0
  b LoopFillZerobss
 8008d54:	e001      	b.n	8008d5a <LoopFillZerobss>

08008d56 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8008d56:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8008d58:	3204      	adds	r2, #4

08008d5a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8008d5a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8008d5c:	d3fb      	bcc.n	8008d56 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8008d5e:	f7ff fcf7 	bl	8008750 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8008d62:	f000 f817 	bl	8008d94 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8008d66:	f7ff f9e1 	bl	800812c <main>

08008d6a <LoopForever>:

LoopForever:
    b LoopForever
 8008d6a:	e7fe      	b.n	8008d6a <LoopForever>
  ldr   r0, =_estack
 8008d6c:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8008d70:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8008d74:	20000084 	.word	0x20000084
  ldr r2, =_sidata
 8008d78:	0800c6f0 	.word	0x0800c6f0
  ldr r2, =_sbss
 8008d7c:	20000084 	.word	0x20000084
  ldr r4, =_ebss
 8008d80:	200001c8 	.word	0x200001c8

08008d84 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8008d84:	e7fe      	b.n	8008d84 <ADC1_COMP_IRQHandler>
	...

08008d88 <__errno>:
 8008d88:	4b01      	ldr	r3, [pc, #4]	; (8008d90 <__errno+0x8>)
 8008d8a:	6818      	ldr	r0, [r3, #0]
 8008d8c:	4770      	bx	lr
 8008d8e:	46c0      	nop			; (mov r8, r8)
 8008d90:	2000001c 	.word	0x2000001c

08008d94 <__libc_init_array>:
 8008d94:	b570      	push	{r4, r5, r6, lr}
 8008d96:	2600      	movs	r6, #0
 8008d98:	4d0c      	ldr	r5, [pc, #48]	; (8008dcc <__libc_init_array+0x38>)
 8008d9a:	4c0d      	ldr	r4, [pc, #52]	; (8008dd0 <__libc_init_array+0x3c>)
 8008d9c:	1b64      	subs	r4, r4, r5
 8008d9e:	10a4      	asrs	r4, r4, #2
 8008da0:	42a6      	cmp	r6, r4
 8008da2:	d109      	bne.n	8008db8 <__libc_init_array+0x24>
 8008da4:	2600      	movs	r6, #0
 8008da6:	f003 f9bd 	bl	800c124 <_init>
 8008daa:	4d0a      	ldr	r5, [pc, #40]	; (8008dd4 <__libc_init_array+0x40>)
 8008dac:	4c0a      	ldr	r4, [pc, #40]	; (8008dd8 <__libc_init_array+0x44>)
 8008dae:	1b64      	subs	r4, r4, r5
 8008db0:	10a4      	asrs	r4, r4, #2
 8008db2:	42a6      	cmp	r6, r4
 8008db4:	d105      	bne.n	8008dc2 <__libc_init_array+0x2e>
 8008db6:	bd70      	pop	{r4, r5, r6, pc}
 8008db8:	00b3      	lsls	r3, r6, #2
 8008dba:	58eb      	ldr	r3, [r5, r3]
 8008dbc:	4798      	blx	r3
 8008dbe:	3601      	adds	r6, #1
 8008dc0:	e7ee      	b.n	8008da0 <__libc_init_array+0xc>
 8008dc2:	00b3      	lsls	r3, r6, #2
 8008dc4:	58eb      	ldr	r3, [r5, r3]
 8008dc6:	4798      	blx	r3
 8008dc8:	3601      	adds	r6, #1
 8008dca:	e7f2      	b.n	8008db2 <__libc_init_array+0x1e>
 8008dcc:	0800c6e8 	.word	0x0800c6e8
 8008dd0:	0800c6e8 	.word	0x0800c6e8
 8008dd4:	0800c6e8 	.word	0x0800c6e8
 8008dd8:	0800c6ec 	.word	0x0800c6ec

08008ddc <memset>:
 8008ddc:	0003      	movs	r3, r0
 8008dde:	1882      	adds	r2, r0, r2
 8008de0:	4293      	cmp	r3, r2
 8008de2:	d100      	bne.n	8008de6 <memset+0xa>
 8008de4:	4770      	bx	lr
 8008de6:	7019      	strb	r1, [r3, #0]
 8008de8:	3301      	adds	r3, #1
 8008dea:	e7f9      	b.n	8008de0 <memset+0x4>

08008dec <siprintf>:
 8008dec:	b40e      	push	{r1, r2, r3}
 8008dee:	b510      	push	{r4, lr}
 8008df0:	b09d      	sub	sp, #116	; 0x74
 8008df2:	a902      	add	r1, sp, #8
 8008df4:	9002      	str	r0, [sp, #8]
 8008df6:	6108      	str	r0, [r1, #16]
 8008df8:	480b      	ldr	r0, [pc, #44]	; (8008e28 <siprintf+0x3c>)
 8008dfa:	2482      	movs	r4, #130	; 0x82
 8008dfc:	6088      	str	r0, [r1, #8]
 8008dfe:	6148      	str	r0, [r1, #20]
 8008e00:	2001      	movs	r0, #1
 8008e02:	4240      	negs	r0, r0
 8008e04:	ab1f      	add	r3, sp, #124	; 0x7c
 8008e06:	81c8      	strh	r0, [r1, #14]
 8008e08:	4808      	ldr	r0, [pc, #32]	; (8008e2c <siprintf+0x40>)
 8008e0a:	cb04      	ldmia	r3!, {r2}
 8008e0c:	00a4      	lsls	r4, r4, #2
 8008e0e:	6800      	ldr	r0, [r0, #0]
 8008e10:	9301      	str	r3, [sp, #4]
 8008e12:	818c      	strh	r4, [r1, #12]
 8008e14:	f000 f86e 	bl	8008ef4 <_svfiprintf_r>
 8008e18:	2300      	movs	r3, #0
 8008e1a:	9a02      	ldr	r2, [sp, #8]
 8008e1c:	7013      	strb	r3, [r2, #0]
 8008e1e:	b01d      	add	sp, #116	; 0x74
 8008e20:	bc10      	pop	{r4}
 8008e22:	bc08      	pop	{r3}
 8008e24:	b003      	add	sp, #12
 8008e26:	4718      	bx	r3
 8008e28:	7fffffff 	.word	0x7fffffff
 8008e2c:	2000001c 	.word	0x2000001c

08008e30 <__ssputs_r>:
 8008e30:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008e32:	688e      	ldr	r6, [r1, #8]
 8008e34:	b085      	sub	sp, #20
 8008e36:	0007      	movs	r7, r0
 8008e38:	000c      	movs	r4, r1
 8008e3a:	9203      	str	r2, [sp, #12]
 8008e3c:	9301      	str	r3, [sp, #4]
 8008e3e:	429e      	cmp	r6, r3
 8008e40:	d839      	bhi.n	8008eb6 <__ssputs_r+0x86>
 8008e42:	2390      	movs	r3, #144	; 0x90
 8008e44:	898a      	ldrh	r2, [r1, #12]
 8008e46:	00db      	lsls	r3, r3, #3
 8008e48:	421a      	tst	r2, r3
 8008e4a:	d034      	beq.n	8008eb6 <__ssputs_r+0x86>
 8008e4c:	2503      	movs	r5, #3
 8008e4e:	6909      	ldr	r1, [r1, #16]
 8008e50:	6823      	ldr	r3, [r4, #0]
 8008e52:	1a5b      	subs	r3, r3, r1
 8008e54:	9302      	str	r3, [sp, #8]
 8008e56:	6963      	ldr	r3, [r4, #20]
 8008e58:	9802      	ldr	r0, [sp, #8]
 8008e5a:	435d      	muls	r5, r3
 8008e5c:	0feb      	lsrs	r3, r5, #31
 8008e5e:	195d      	adds	r5, r3, r5
 8008e60:	9b01      	ldr	r3, [sp, #4]
 8008e62:	106d      	asrs	r5, r5, #1
 8008e64:	3301      	adds	r3, #1
 8008e66:	181b      	adds	r3, r3, r0
 8008e68:	42ab      	cmp	r3, r5
 8008e6a:	d900      	bls.n	8008e6e <__ssputs_r+0x3e>
 8008e6c:	001d      	movs	r5, r3
 8008e6e:	0553      	lsls	r3, r2, #21
 8008e70:	d532      	bpl.n	8008ed8 <__ssputs_r+0xa8>
 8008e72:	0029      	movs	r1, r5
 8008e74:	0038      	movs	r0, r7
 8008e76:	f000 fb39 	bl	80094ec <_malloc_r>
 8008e7a:	1e06      	subs	r6, r0, #0
 8008e7c:	d109      	bne.n	8008e92 <__ssputs_r+0x62>
 8008e7e:	230c      	movs	r3, #12
 8008e80:	603b      	str	r3, [r7, #0]
 8008e82:	2340      	movs	r3, #64	; 0x40
 8008e84:	2001      	movs	r0, #1
 8008e86:	89a2      	ldrh	r2, [r4, #12]
 8008e88:	4240      	negs	r0, r0
 8008e8a:	4313      	orrs	r3, r2
 8008e8c:	81a3      	strh	r3, [r4, #12]
 8008e8e:	b005      	add	sp, #20
 8008e90:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008e92:	9a02      	ldr	r2, [sp, #8]
 8008e94:	6921      	ldr	r1, [r4, #16]
 8008e96:	f000 fac4 	bl	8009422 <memcpy>
 8008e9a:	89a3      	ldrh	r3, [r4, #12]
 8008e9c:	4a14      	ldr	r2, [pc, #80]	; (8008ef0 <__ssputs_r+0xc0>)
 8008e9e:	401a      	ands	r2, r3
 8008ea0:	2380      	movs	r3, #128	; 0x80
 8008ea2:	4313      	orrs	r3, r2
 8008ea4:	81a3      	strh	r3, [r4, #12]
 8008ea6:	9b02      	ldr	r3, [sp, #8]
 8008ea8:	6126      	str	r6, [r4, #16]
 8008eaa:	18f6      	adds	r6, r6, r3
 8008eac:	6026      	str	r6, [r4, #0]
 8008eae:	6165      	str	r5, [r4, #20]
 8008eb0:	9e01      	ldr	r6, [sp, #4]
 8008eb2:	1aed      	subs	r5, r5, r3
 8008eb4:	60a5      	str	r5, [r4, #8]
 8008eb6:	9b01      	ldr	r3, [sp, #4]
 8008eb8:	42b3      	cmp	r3, r6
 8008eba:	d200      	bcs.n	8008ebe <__ssputs_r+0x8e>
 8008ebc:	001e      	movs	r6, r3
 8008ebe:	0032      	movs	r2, r6
 8008ec0:	9903      	ldr	r1, [sp, #12]
 8008ec2:	6820      	ldr	r0, [r4, #0]
 8008ec4:	f000 fab6 	bl	8009434 <memmove>
 8008ec8:	68a3      	ldr	r3, [r4, #8]
 8008eca:	2000      	movs	r0, #0
 8008ecc:	1b9b      	subs	r3, r3, r6
 8008ece:	60a3      	str	r3, [r4, #8]
 8008ed0:	6823      	ldr	r3, [r4, #0]
 8008ed2:	199e      	adds	r6, r3, r6
 8008ed4:	6026      	str	r6, [r4, #0]
 8008ed6:	e7da      	b.n	8008e8e <__ssputs_r+0x5e>
 8008ed8:	002a      	movs	r2, r5
 8008eda:	0038      	movs	r0, r7
 8008edc:	f000 fb64 	bl	80095a8 <_realloc_r>
 8008ee0:	1e06      	subs	r6, r0, #0
 8008ee2:	d1e0      	bne.n	8008ea6 <__ssputs_r+0x76>
 8008ee4:	6921      	ldr	r1, [r4, #16]
 8008ee6:	0038      	movs	r0, r7
 8008ee8:	f000 fab6 	bl	8009458 <_free_r>
 8008eec:	e7c7      	b.n	8008e7e <__ssputs_r+0x4e>
 8008eee:	46c0      	nop			; (mov r8, r8)
 8008ef0:	fffffb7f 	.word	0xfffffb7f

08008ef4 <_svfiprintf_r>:
 8008ef4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008ef6:	b09f      	sub	sp, #124	; 0x7c
 8008ef8:	9002      	str	r0, [sp, #8]
 8008efa:	9305      	str	r3, [sp, #20]
 8008efc:	898b      	ldrh	r3, [r1, #12]
 8008efe:	000f      	movs	r7, r1
 8008f00:	0016      	movs	r6, r2
 8008f02:	061b      	lsls	r3, r3, #24
 8008f04:	d511      	bpl.n	8008f2a <_svfiprintf_r+0x36>
 8008f06:	690b      	ldr	r3, [r1, #16]
 8008f08:	2b00      	cmp	r3, #0
 8008f0a:	d10e      	bne.n	8008f2a <_svfiprintf_r+0x36>
 8008f0c:	2140      	movs	r1, #64	; 0x40
 8008f0e:	f000 faed 	bl	80094ec <_malloc_r>
 8008f12:	6038      	str	r0, [r7, #0]
 8008f14:	6138      	str	r0, [r7, #16]
 8008f16:	2800      	cmp	r0, #0
 8008f18:	d105      	bne.n	8008f26 <_svfiprintf_r+0x32>
 8008f1a:	230c      	movs	r3, #12
 8008f1c:	9a02      	ldr	r2, [sp, #8]
 8008f1e:	3801      	subs	r0, #1
 8008f20:	6013      	str	r3, [r2, #0]
 8008f22:	b01f      	add	sp, #124	; 0x7c
 8008f24:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008f26:	2340      	movs	r3, #64	; 0x40
 8008f28:	617b      	str	r3, [r7, #20]
 8008f2a:	2300      	movs	r3, #0
 8008f2c:	ad06      	add	r5, sp, #24
 8008f2e:	616b      	str	r3, [r5, #20]
 8008f30:	3320      	adds	r3, #32
 8008f32:	766b      	strb	r3, [r5, #25]
 8008f34:	3310      	adds	r3, #16
 8008f36:	76ab      	strb	r3, [r5, #26]
 8008f38:	0034      	movs	r4, r6
 8008f3a:	7823      	ldrb	r3, [r4, #0]
 8008f3c:	2b00      	cmp	r3, #0
 8008f3e:	d147      	bne.n	8008fd0 <_svfiprintf_r+0xdc>
 8008f40:	1ba3      	subs	r3, r4, r6
 8008f42:	9304      	str	r3, [sp, #16]
 8008f44:	d00d      	beq.n	8008f62 <_svfiprintf_r+0x6e>
 8008f46:	1ba3      	subs	r3, r4, r6
 8008f48:	0032      	movs	r2, r6
 8008f4a:	0039      	movs	r1, r7
 8008f4c:	9802      	ldr	r0, [sp, #8]
 8008f4e:	f7ff ff6f 	bl	8008e30 <__ssputs_r>
 8008f52:	1c43      	adds	r3, r0, #1
 8008f54:	d100      	bne.n	8008f58 <_svfiprintf_r+0x64>
 8008f56:	e0b5      	b.n	80090c4 <_svfiprintf_r+0x1d0>
 8008f58:	696a      	ldr	r2, [r5, #20]
 8008f5a:	9b04      	ldr	r3, [sp, #16]
 8008f5c:	4694      	mov	ip, r2
 8008f5e:	4463      	add	r3, ip
 8008f60:	616b      	str	r3, [r5, #20]
 8008f62:	7823      	ldrb	r3, [r4, #0]
 8008f64:	2b00      	cmp	r3, #0
 8008f66:	d100      	bne.n	8008f6a <_svfiprintf_r+0x76>
 8008f68:	e0ac      	b.n	80090c4 <_svfiprintf_r+0x1d0>
 8008f6a:	2201      	movs	r2, #1
 8008f6c:	2300      	movs	r3, #0
 8008f6e:	4252      	negs	r2, r2
 8008f70:	606a      	str	r2, [r5, #4]
 8008f72:	a902      	add	r1, sp, #8
 8008f74:	3254      	adds	r2, #84	; 0x54
 8008f76:	1852      	adds	r2, r2, r1
 8008f78:	3401      	adds	r4, #1
 8008f7a:	602b      	str	r3, [r5, #0]
 8008f7c:	60eb      	str	r3, [r5, #12]
 8008f7e:	60ab      	str	r3, [r5, #8]
 8008f80:	7013      	strb	r3, [r2, #0]
 8008f82:	65ab      	str	r3, [r5, #88]	; 0x58
 8008f84:	4e58      	ldr	r6, [pc, #352]	; (80090e8 <_svfiprintf_r+0x1f4>)
 8008f86:	2205      	movs	r2, #5
 8008f88:	7821      	ldrb	r1, [r4, #0]
 8008f8a:	0030      	movs	r0, r6
 8008f8c:	f000 fa3e 	bl	800940c <memchr>
 8008f90:	1c62      	adds	r2, r4, #1
 8008f92:	2800      	cmp	r0, #0
 8008f94:	d120      	bne.n	8008fd8 <_svfiprintf_r+0xe4>
 8008f96:	6829      	ldr	r1, [r5, #0]
 8008f98:	06cb      	lsls	r3, r1, #27
 8008f9a:	d504      	bpl.n	8008fa6 <_svfiprintf_r+0xb2>
 8008f9c:	2353      	movs	r3, #83	; 0x53
 8008f9e:	ae02      	add	r6, sp, #8
 8008fa0:	3020      	adds	r0, #32
 8008fa2:	199b      	adds	r3, r3, r6
 8008fa4:	7018      	strb	r0, [r3, #0]
 8008fa6:	070b      	lsls	r3, r1, #28
 8008fa8:	d504      	bpl.n	8008fb4 <_svfiprintf_r+0xc0>
 8008faa:	2353      	movs	r3, #83	; 0x53
 8008fac:	202b      	movs	r0, #43	; 0x2b
 8008fae:	ae02      	add	r6, sp, #8
 8008fb0:	199b      	adds	r3, r3, r6
 8008fb2:	7018      	strb	r0, [r3, #0]
 8008fb4:	7823      	ldrb	r3, [r4, #0]
 8008fb6:	2b2a      	cmp	r3, #42	; 0x2a
 8008fb8:	d016      	beq.n	8008fe8 <_svfiprintf_r+0xf4>
 8008fba:	2000      	movs	r0, #0
 8008fbc:	210a      	movs	r1, #10
 8008fbe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008fc0:	7822      	ldrb	r2, [r4, #0]
 8008fc2:	3a30      	subs	r2, #48	; 0x30
 8008fc4:	2a09      	cmp	r2, #9
 8008fc6:	d955      	bls.n	8009074 <_svfiprintf_r+0x180>
 8008fc8:	2800      	cmp	r0, #0
 8008fca:	d015      	beq.n	8008ff8 <_svfiprintf_r+0x104>
 8008fcc:	9309      	str	r3, [sp, #36]	; 0x24
 8008fce:	e013      	b.n	8008ff8 <_svfiprintf_r+0x104>
 8008fd0:	2b25      	cmp	r3, #37	; 0x25
 8008fd2:	d0b5      	beq.n	8008f40 <_svfiprintf_r+0x4c>
 8008fd4:	3401      	adds	r4, #1
 8008fd6:	e7b0      	b.n	8008f3a <_svfiprintf_r+0x46>
 8008fd8:	2301      	movs	r3, #1
 8008fda:	1b80      	subs	r0, r0, r6
 8008fdc:	4083      	lsls	r3, r0
 8008fde:	6829      	ldr	r1, [r5, #0]
 8008fe0:	0014      	movs	r4, r2
 8008fe2:	430b      	orrs	r3, r1
 8008fe4:	602b      	str	r3, [r5, #0]
 8008fe6:	e7cd      	b.n	8008f84 <_svfiprintf_r+0x90>
 8008fe8:	9b05      	ldr	r3, [sp, #20]
 8008fea:	1d18      	adds	r0, r3, #4
 8008fec:	681b      	ldr	r3, [r3, #0]
 8008fee:	9005      	str	r0, [sp, #20]
 8008ff0:	2b00      	cmp	r3, #0
 8008ff2:	db39      	blt.n	8009068 <_svfiprintf_r+0x174>
 8008ff4:	9309      	str	r3, [sp, #36]	; 0x24
 8008ff6:	0014      	movs	r4, r2
 8008ff8:	7823      	ldrb	r3, [r4, #0]
 8008ffa:	2b2e      	cmp	r3, #46	; 0x2e
 8008ffc:	d10b      	bne.n	8009016 <_svfiprintf_r+0x122>
 8008ffe:	7863      	ldrb	r3, [r4, #1]
 8009000:	1c62      	adds	r2, r4, #1
 8009002:	2b2a      	cmp	r3, #42	; 0x2a
 8009004:	d13e      	bne.n	8009084 <_svfiprintf_r+0x190>
 8009006:	9b05      	ldr	r3, [sp, #20]
 8009008:	3402      	adds	r4, #2
 800900a:	1d1a      	adds	r2, r3, #4
 800900c:	681b      	ldr	r3, [r3, #0]
 800900e:	9205      	str	r2, [sp, #20]
 8009010:	2b00      	cmp	r3, #0
 8009012:	db34      	blt.n	800907e <_svfiprintf_r+0x18a>
 8009014:	9307      	str	r3, [sp, #28]
 8009016:	4e35      	ldr	r6, [pc, #212]	; (80090ec <_svfiprintf_r+0x1f8>)
 8009018:	7821      	ldrb	r1, [r4, #0]
 800901a:	2203      	movs	r2, #3
 800901c:	0030      	movs	r0, r6
 800901e:	f000 f9f5 	bl	800940c <memchr>
 8009022:	2800      	cmp	r0, #0
 8009024:	d006      	beq.n	8009034 <_svfiprintf_r+0x140>
 8009026:	2340      	movs	r3, #64	; 0x40
 8009028:	1b80      	subs	r0, r0, r6
 800902a:	4083      	lsls	r3, r0
 800902c:	682a      	ldr	r2, [r5, #0]
 800902e:	3401      	adds	r4, #1
 8009030:	4313      	orrs	r3, r2
 8009032:	602b      	str	r3, [r5, #0]
 8009034:	7821      	ldrb	r1, [r4, #0]
 8009036:	2206      	movs	r2, #6
 8009038:	482d      	ldr	r0, [pc, #180]	; (80090f0 <_svfiprintf_r+0x1fc>)
 800903a:	1c66      	adds	r6, r4, #1
 800903c:	7629      	strb	r1, [r5, #24]
 800903e:	f000 f9e5 	bl	800940c <memchr>
 8009042:	2800      	cmp	r0, #0
 8009044:	d046      	beq.n	80090d4 <_svfiprintf_r+0x1e0>
 8009046:	4b2b      	ldr	r3, [pc, #172]	; (80090f4 <_svfiprintf_r+0x200>)
 8009048:	2b00      	cmp	r3, #0
 800904a:	d12f      	bne.n	80090ac <_svfiprintf_r+0x1b8>
 800904c:	6829      	ldr	r1, [r5, #0]
 800904e:	9b05      	ldr	r3, [sp, #20]
 8009050:	2207      	movs	r2, #7
 8009052:	05c9      	lsls	r1, r1, #23
 8009054:	d528      	bpl.n	80090a8 <_svfiprintf_r+0x1b4>
 8009056:	189b      	adds	r3, r3, r2
 8009058:	4393      	bics	r3, r2
 800905a:	3308      	adds	r3, #8
 800905c:	9305      	str	r3, [sp, #20]
 800905e:	696b      	ldr	r3, [r5, #20]
 8009060:	9a03      	ldr	r2, [sp, #12]
 8009062:	189b      	adds	r3, r3, r2
 8009064:	616b      	str	r3, [r5, #20]
 8009066:	e767      	b.n	8008f38 <_svfiprintf_r+0x44>
 8009068:	425b      	negs	r3, r3
 800906a:	60eb      	str	r3, [r5, #12]
 800906c:	2302      	movs	r3, #2
 800906e:	430b      	orrs	r3, r1
 8009070:	602b      	str	r3, [r5, #0]
 8009072:	e7c0      	b.n	8008ff6 <_svfiprintf_r+0x102>
 8009074:	434b      	muls	r3, r1
 8009076:	3401      	adds	r4, #1
 8009078:	189b      	adds	r3, r3, r2
 800907a:	2001      	movs	r0, #1
 800907c:	e7a0      	b.n	8008fc0 <_svfiprintf_r+0xcc>
 800907e:	2301      	movs	r3, #1
 8009080:	425b      	negs	r3, r3
 8009082:	e7c7      	b.n	8009014 <_svfiprintf_r+0x120>
 8009084:	2300      	movs	r3, #0
 8009086:	0014      	movs	r4, r2
 8009088:	200a      	movs	r0, #10
 800908a:	001a      	movs	r2, r3
 800908c:	606b      	str	r3, [r5, #4]
 800908e:	7821      	ldrb	r1, [r4, #0]
 8009090:	3930      	subs	r1, #48	; 0x30
 8009092:	2909      	cmp	r1, #9
 8009094:	d903      	bls.n	800909e <_svfiprintf_r+0x1aa>
 8009096:	2b00      	cmp	r3, #0
 8009098:	d0bd      	beq.n	8009016 <_svfiprintf_r+0x122>
 800909a:	9207      	str	r2, [sp, #28]
 800909c:	e7bb      	b.n	8009016 <_svfiprintf_r+0x122>
 800909e:	4342      	muls	r2, r0
 80090a0:	3401      	adds	r4, #1
 80090a2:	1852      	adds	r2, r2, r1
 80090a4:	2301      	movs	r3, #1
 80090a6:	e7f2      	b.n	800908e <_svfiprintf_r+0x19a>
 80090a8:	3307      	adds	r3, #7
 80090aa:	e7d5      	b.n	8009058 <_svfiprintf_r+0x164>
 80090ac:	ab05      	add	r3, sp, #20
 80090ae:	9300      	str	r3, [sp, #0]
 80090b0:	003a      	movs	r2, r7
 80090b2:	4b11      	ldr	r3, [pc, #68]	; (80090f8 <_svfiprintf_r+0x204>)
 80090b4:	0029      	movs	r1, r5
 80090b6:	9802      	ldr	r0, [sp, #8]
 80090b8:	e000      	b.n	80090bc <_svfiprintf_r+0x1c8>
 80090ba:	bf00      	nop
 80090bc:	9003      	str	r0, [sp, #12]
 80090be:	9b03      	ldr	r3, [sp, #12]
 80090c0:	3301      	adds	r3, #1
 80090c2:	d1cc      	bne.n	800905e <_svfiprintf_r+0x16a>
 80090c4:	89bb      	ldrh	r3, [r7, #12]
 80090c6:	980b      	ldr	r0, [sp, #44]	; 0x2c
 80090c8:	065b      	lsls	r3, r3, #25
 80090ca:	d400      	bmi.n	80090ce <_svfiprintf_r+0x1da>
 80090cc:	e729      	b.n	8008f22 <_svfiprintf_r+0x2e>
 80090ce:	2001      	movs	r0, #1
 80090d0:	4240      	negs	r0, r0
 80090d2:	e726      	b.n	8008f22 <_svfiprintf_r+0x2e>
 80090d4:	ab05      	add	r3, sp, #20
 80090d6:	9300      	str	r3, [sp, #0]
 80090d8:	003a      	movs	r2, r7
 80090da:	4b07      	ldr	r3, [pc, #28]	; (80090f8 <_svfiprintf_r+0x204>)
 80090dc:	0029      	movs	r1, r5
 80090de:	9802      	ldr	r0, [sp, #8]
 80090e0:	f000 f87a 	bl	80091d8 <_printf_i>
 80090e4:	e7ea      	b.n	80090bc <_svfiprintf_r+0x1c8>
 80090e6:	46c0      	nop			; (mov r8, r8)
 80090e8:	0800c488 	.word	0x0800c488
 80090ec:	0800c48e 	.word	0x0800c48e
 80090f0:	0800c492 	.word	0x0800c492
 80090f4:	00000000 	.word	0x00000000
 80090f8:	08008e31 	.word	0x08008e31

080090fc <_printf_common>:
 80090fc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80090fe:	0015      	movs	r5, r2
 8009100:	9301      	str	r3, [sp, #4]
 8009102:	688a      	ldr	r2, [r1, #8]
 8009104:	690b      	ldr	r3, [r1, #16]
 8009106:	9000      	str	r0, [sp, #0]
 8009108:	000c      	movs	r4, r1
 800910a:	4293      	cmp	r3, r2
 800910c:	da00      	bge.n	8009110 <_printf_common+0x14>
 800910e:	0013      	movs	r3, r2
 8009110:	0022      	movs	r2, r4
 8009112:	602b      	str	r3, [r5, #0]
 8009114:	3243      	adds	r2, #67	; 0x43
 8009116:	7812      	ldrb	r2, [r2, #0]
 8009118:	2a00      	cmp	r2, #0
 800911a:	d001      	beq.n	8009120 <_printf_common+0x24>
 800911c:	3301      	adds	r3, #1
 800911e:	602b      	str	r3, [r5, #0]
 8009120:	6823      	ldr	r3, [r4, #0]
 8009122:	069b      	lsls	r3, r3, #26
 8009124:	d502      	bpl.n	800912c <_printf_common+0x30>
 8009126:	682b      	ldr	r3, [r5, #0]
 8009128:	3302      	adds	r3, #2
 800912a:	602b      	str	r3, [r5, #0]
 800912c:	2706      	movs	r7, #6
 800912e:	6823      	ldr	r3, [r4, #0]
 8009130:	401f      	ands	r7, r3
 8009132:	d027      	beq.n	8009184 <_printf_common+0x88>
 8009134:	0023      	movs	r3, r4
 8009136:	3343      	adds	r3, #67	; 0x43
 8009138:	781b      	ldrb	r3, [r3, #0]
 800913a:	1e5a      	subs	r2, r3, #1
 800913c:	4193      	sbcs	r3, r2
 800913e:	6822      	ldr	r2, [r4, #0]
 8009140:	0692      	lsls	r2, r2, #26
 8009142:	d430      	bmi.n	80091a6 <_printf_common+0xaa>
 8009144:	0022      	movs	r2, r4
 8009146:	9901      	ldr	r1, [sp, #4]
 8009148:	3243      	adds	r2, #67	; 0x43
 800914a:	9800      	ldr	r0, [sp, #0]
 800914c:	9e08      	ldr	r6, [sp, #32]
 800914e:	47b0      	blx	r6
 8009150:	1c43      	adds	r3, r0, #1
 8009152:	d025      	beq.n	80091a0 <_printf_common+0xa4>
 8009154:	2306      	movs	r3, #6
 8009156:	6820      	ldr	r0, [r4, #0]
 8009158:	682a      	ldr	r2, [r5, #0]
 800915a:	68e1      	ldr	r1, [r4, #12]
 800915c:	4003      	ands	r3, r0
 800915e:	2500      	movs	r5, #0
 8009160:	2b04      	cmp	r3, #4
 8009162:	d103      	bne.n	800916c <_printf_common+0x70>
 8009164:	1a8d      	subs	r5, r1, r2
 8009166:	43eb      	mvns	r3, r5
 8009168:	17db      	asrs	r3, r3, #31
 800916a:	401d      	ands	r5, r3
 800916c:	68a3      	ldr	r3, [r4, #8]
 800916e:	6922      	ldr	r2, [r4, #16]
 8009170:	4293      	cmp	r3, r2
 8009172:	dd01      	ble.n	8009178 <_printf_common+0x7c>
 8009174:	1a9b      	subs	r3, r3, r2
 8009176:	18ed      	adds	r5, r5, r3
 8009178:	2700      	movs	r7, #0
 800917a:	42bd      	cmp	r5, r7
 800917c:	d120      	bne.n	80091c0 <_printf_common+0xc4>
 800917e:	2000      	movs	r0, #0
 8009180:	e010      	b.n	80091a4 <_printf_common+0xa8>
 8009182:	3701      	adds	r7, #1
 8009184:	68e3      	ldr	r3, [r4, #12]
 8009186:	682a      	ldr	r2, [r5, #0]
 8009188:	1a9b      	subs	r3, r3, r2
 800918a:	429f      	cmp	r7, r3
 800918c:	dad2      	bge.n	8009134 <_printf_common+0x38>
 800918e:	0022      	movs	r2, r4
 8009190:	2301      	movs	r3, #1
 8009192:	3219      	adds	r2, #25
 8009194:	9901      	ldr	r1, [sp, #4]
 8009196:	9800      	ldr	r0, [sp, #0]
 8009198:	9e08      	ldr	r6, [sp, #32]
 800919a:	47b0      	blx	r6
 800919c:	1c43      	adds	r3, r0, #1
 800919e:	d1f0      	bne.n	8009182 <_printf_common+0x86>
 80091a0:	2001      	movs	r0, #1
 80091a2:	4240      	negs	r0, r0
 80091a4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80091a6:	2030      	movs	r0, #48	; 0x30
 80091a8:	18e1      	adds	r1, r4, r3
 80091aa:	3143      	adds	r1, #67	; 0x43
 80091ac:	7008      	strb	r0, [r1, #0]
 80091ae:	0021      	movs	r1, r4
 80091b0:	1c5a      	adds	r2, r3, #1
 80091b2:	3145      	adds	r1, #69	; 0x45
 80091b4:	7809      	ldrb	r1, [r1, #0]
 80091b6:	18a2      	adds	r2, r4, r2
 80091b8:	3243      	adds	r2, #67	; 0x43
 80091ba:	3302      	adds	r3, #2
 80091bc:	7011      	strb	r1, [r2, #0]
 80091be:	e7c1      	b.n	8009144 <_printf_common+0x48>
 80091c0:	0022      	movs	r2, r4
 80091c2:	2301      	movs	r3, #1
 80091c4:	321a      	adds	r2, #26
 80091c6:	9901      	ldr	r1, [sp, #4]
 80091c8:	9800      	ldr	r0, [sp, #0]
 80091ca:	9e08      	ldr	r6, [sp, #32]
 80091cc:	47b0      	blx	r6
 80091ce:	1c43      	adds	r3, r0, #1
 80091d0:	d0e6      	beq.n	80091a0 <_printf_common+0xa4>
 80091d2:	3701      	adds	r7, #1
 80091d4:	e7d1      	b.n	800917a <_printf_common+0x7e>
	...

080091d8 <_printf_i>:
 80091d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80091da:	b08b      	sub	sp, #44	; 0x2c
 80091dc:	9206      	str	r2, [sp, #24]
 80091de:	000a      	movs	r2, r1
 80091e0:	3243      	adds	r2, #67	; 0x43
 80091e2:	9307      	str	r3, [sp, #28]
 80091e4:	9005      	str	r0, [sp, #20]
 80091e6:	9204      	str	r2, [sp, #16]
 80091e8:	7e0a      	ldrb	r2, [r1, #24]
 80091ea:	000c      	movs	r4, r1
 80091ec:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80091ee:	2a6e      	cmp	r2, #110	; 0x6e
 80091f0:	d100      	bne.n	80091f4 <_printf_i+0x1c>
 80091f2:	e08f      	b.n	8009314 <_printf_i+0x13c>
 80091f4:	d817      	bhi.n	8009226 <_printf_i+0x4e>
 80091f6:	2a63      	cmp	r2, #99	; 0x63
 80091f8:	d02c      	beq.n	8009254 <_printf_i+0x7c>
 80091fa:	d808      	bhi.n	800920e <_printf_i+0x36>
 80091fc:	2a00      	cmp	r2, #0
 80091fe:	d100      	bne.n	8009202 <_printf_i+0x2a>
 8009200:	e099      	b.n	8009336 <_printf_i+0x15e>
 8009202:	2a58      	cmp	r2, #88	; 0x58
 8009204:	d054      	beq.n	80092b0 <_printf_i+0xd8>
 8009206:	0026      	movs	r6, r4
 8009208:	3642      	adds	r6, #66	; 0x42
 800920a:	7032      	strb	r2, [r6, #0]
 800920c:	e029      	b.n	8009262 <_printf_i+0x8a>
 800920e:	2a64      	cmp	r2, #100	; 0x64
 8009210:	d001      	beq.n	8009216 <_printf_i+0x3e>
 8009212:	2a69      	cmp	r2, #105	; 0x69
 8009214:	d1f7      	bne.n	8009206 <_printf_i+0x2e>
 8009216:	6821      	ldr	r1, [r4, #0]
 8009218:	681a      	ldr	r2, [r3, #0]
 800921a:	0608      	lsls	r0, r1, #24
 800921c:	d523      	bpl.n	8009266 <_printf_i+0x8e>
 800921e:	1d11      	adds	r1, r2, #4
 8009220:	6019      	str	r1, [r3, #0]
 8009222:	6815      	ldr	r5, [r2, #0]
 8009224:	e025      	b.n	8009272 <_printf_i+0x9a>
 8009226:	2a73      	cmp	r2, #115	; 0x73
 8009228:	d100      	bne.n	800922c <_printf_i+0x54>
 800922a:	e088      	b.n	800933e <_printf_i+0x166>
 800922c:	d808      	bhi.n	8009240 <_printf_i+0x68>
 800922e:	2a6f      	cmp	r2, #111	; 0x6f
 8009230:	d029      	beq.n	8009286 <_printf_i+0xae>
 8009232:	2a70      	cmp	r2, #112	; 0x70
 8009234:	d1e7      	bne.n	8009206 <_printf_i+0x2e>
 8009236:	2220      	movs	r2, #32
 8009238:	6809      	ldr	r1, [r1, #0]
 800923a:	430a      	orrs	r2, r1
 800923c:	6022      	str	r2, [r4, #0]
 800923e:	e003      	b.n	8009248 <_printf_i+0x70>
 8009240:	2a75      	cmp	r2, #117	; 0x75
 8009242:	d020      	beq.n	8009286 <_printf_i+0xae>
 8009244:	2a78      	cmp	r2, #120	; 0x78
 8009246:	d1de      	bne.n	8009206 <_printf_i+0x2e>
 8009248:	0022      	movs	r2, r4
 800924a:	2178      	movs	r1, #120	; 0x78
 800924c:	3245      	adds	r2, #69	; 0x45
 800924e:	7011      	strb	r1, [r2, #0]
 8009250:	4a6c      	ldr	r2, [pc, #432]	; (8009404 <_printf_i+0x22c>)
 8009252:	e030      	b.n	80092b6 <_printf_i+0xde>
 8009254:	000e      	movs	r6, r1
 8009256:	681a      	ldr	r2, [r3, #0]
 8009258:	3642      	adds	r6, #66	; 0x42
 800925a:	1d11      	adds	r1, r2, #4
 800925c:	6019      	str	r1, [r3, #0]
 800925e:	6813      	ldr	r3, [r2, #0]
 8009260:	7033      	strb	r3, [r6, #0]
 8009262:	2301      	movs	r3, #1
 8009264:	e079      	b.n	800935a <_printf_i+0x182>
 8009266:	0649      	lsls	r1, r1, #25
 8009268:	d5d9      	bpl.n	800921e <_printf_i+0x46>
 800926a:	1d11      	adds	r1, r2, #4
 800926c:	6019      	str	r1, [r3, #0]
 800926e:	2300      	movs	r3, #0
 8009270:	5ed5      	ldrsh	r5, [r2, r3]
 8009272:	2d00      	cmp	r5, #0
 8009274:	da03      	bge.n	800927e <_printf_i+0xa6>
 8009276:	232d      	movs	r3, #45	; 0x2d
 8009278:	9a04      	ldr	r2, [sp, #16]
 800927a:	426d      	negs	r5, r5
 800927c:	7013      	strb	r3, [r2, #0]
 800927e:	4b62      	ldr	r3, [pc, #392]	; (8009408 <_printf_i+0x230>)
 8009280:	270a      	movs	r7, #10
 8009282:	9303      	str	r3, [sp, #12]
 8009284:	e02f      	b.n	80092e6 <_printf_i+0x10e>
 8009286:	6820      	ldr	r0, [r4, #0]
 8009288:	6819      	ldr	r1, [r3, #0]
 800928a:	0605      	lsls	r5, r0, #24
 800928c:	d503      	bpl.n	8009296 <_printf_i+0xbe>
 800928e:	1d08      	adds	r0, r1, #4
 8009290:	6018      	str	r0, [r3, #0]
 8009292:	680d      	ldr	r5, [r1, #0]
 8009294:	e005      	b.n	80092a2 <_printf_i+0xca>
 8009296:	0640      	lsls	r0, r0, #25
 8009298:	d5f9      	bpl.n	800928e <_printf_i+0xb6>
 800929a:	680d      	ldr	r5, [r1, #0]
 800929c:	1d08      	adds	r0, r1, #4
 800929e:	6018      	str	r0, [r3, #0]
 80092a0:	b2ad      	uxth	r5, r5
 80092a2:	4b59      	ldr	r3, [pc, #356]	; (8009408 <_printf_i+0x230>)
 80092a4:	2708      	movs	r7, #8
 80092a6:	9303      	str	r3, [sp, #12]
 80092a8:	2a6f      	cmp	r2, #111	; 0x6f
 80092aa:	d018      	beq.n	80092de <_printf_i+0x106>
 80092ac:	270a      	movs	r7, #10
 80092ae:	e016      	b.n	80092de <_printf_i+0x106>
 80092b0:	3145      	adds	r1, #69	; 0x45
 80092b2:	700a      	strb	r2, [r1, #0]
 80092b4:	4a54      	ldr	r2, [pc, #336]	; (8009408 <_printf_i+0x230>)
 80092b6:	9203      	str	r2, [sp, #12]
 80092b8:	681a      	ldr	r2, [r3, #0]
 80092ba:	6821      	ldr	r1, [r4, #0]
 80092bc:	1d10      	adds	r0, r2, #4
 80092be:	6018      	str	r0, [r3, #0]
 80092c0:	6815      	ldr	r5, [r2, #0]
 80092c2:	0608      	lsls	r0, r1, #24
 80092c4:	d522      	bpl.n	800930c <_printf_i+0x134>
 80092c6:	07cb      	lsls	r3, r1, #31
 80092c8:	d502      	bpl.n	80092d0 <_printf_i+0xf8>
 80092ca:	2320      	movs	r3, #32
 80092cc:	4319      	orrs	r1, r3
 80092ce:	6021      	str	r1, [r4, #0]
 80092d0:	2710      	movs	r7, #16
 80092d2:	2d00      	cmp	r5, #0
 80092d4:	d103      	bne.n	80092de <_printf_i+0x106>
 80092d6:	2320      	movs	r3, #32
 80092d8:	6822      	ldr	r2, [r4, #0]
 80092da:	439a      	bics	r2, r3
 80092dc:	6022      	str	r2, [r4, #0]
 80092de:	0023      	movs	r3, r4
 80092e0:	2200      	movs	r2, #0
 80092e2:	3343      	adds	r3, #67	; 0x43
 80092e4:	701a      	strb	r2, [r3, #0]
 80092e6:	6863      	ldr	r3, [r4, #4]
 80092e8:	60a3      	str	r3, [r4, #8]
 80092ea:	2b00      	cmp	r3, #0
 80092ec:	db5c      	blt.n	80093a8 <_printf_i+0x1d0>
 80092ee:	2204      	movs	r2, #4
 80092f0:	6821      	ldr	r1, [r4, #0]
 80092f2:	4391      	bics	r1, r2
 80092f4:	6021      	str	r1, [r4, #0]
 80092f6:	2d00      	cmp	r5, #0
 80092f8:	d158      	bne.n	80093ac <_printf_i+0x1d4>
 80092fa:	9e04      	ldr	r6, [sp, #16]
 80092fc:	2b00      	cmp	r3, #0
 80092fe:	d064      	beq.n	80093ca <_printf_i+0x1f2>
 8009300:	0026      	movs	r6, r4
 8009302:	9b03      	ldr	r3, [sp, #12]
 8009304:	3642      	adds	r6, #66	; 0x42
 8009306:	781b      	ldrb	r3, [r3, #0]
 8009308:	7033      	strb	r3, [r6, #0]
 800930a:	e05e      	b.n	80093ca <_printf_i+0x1f2>
 800930c:	0648      	lsls	r0, r1, #25
 800930e:	d5da      	bpl.n	80092c6 <_printf_i+0xee>
 8009310:	b2ad      	uxth	r5, r5
 8009312:	e7d8      	b.n	80092c6 <_printf_i+0xee>
 8009314:	6809      	ldr	r1, [r1, #0]
 8009316:	681a      	ldr	r2, [r3, #0]
 8009318:	0608      	lsls	r0, r1, #24
 800931a:	d505      	bpl.n	8009328 <_printf_i+0x150>
 800931c:	1d11      	adds	r1, r2, #4
 800931e:	6019      	str	r1, [r3, #0]
 8009320:	6813      	ldr	r3, [r2, #0]
 8009322:	6962      	ldr	r2, [r4, #20]
 8009324:	601a      	str	r2, [r3, #0]
 8009326:	e006      	b.n	8009336 <_printf_i+0x15e>
 8009328:	0649      	lsls	r1, r1, #25
 800932a:	d5f7      	bpl.n	800931c <_printf_i+0x144>
 800932c:	1d11      	adds	r1, r2, #4
 800932e:	6019      	str	r1, [r3, #0]
 8009330:	6813      	ldr	r3, [r2, #0]
 8009332:	8aa2      	ldrh	r2, [r4, #20]
 8009334:	801a      	strh	r2, [r3, #0]
 8009336:	2300      	movs	r3, #0
 8009338:	9e04      	ldr	r6, [sp, #16]
 800933a:	6123      	str	r3, [r4, #16]
 800933c:	e054      	b.n	80093e8 <_printf_i+0x210>
 800933e:	681a      	ldr	r2, [r3, #0]
 8009340:	1d11      	adds	r1, r2, #4
 8009342:	6019      	str	r1, [r3, #0]
 8009344:	6816      	ldr	r6, [r2, #0]
 8009346:	2100      	movs	r1, #0
 8009348:	6862      	ldr	r2, [r4, #4]
 800934a:	0030      	movs	r0, r6
 800934c:	f000 f85e 	bl	800940c <memchr>
 8009350:	2800      	cmp	r0, #0
 8009352:	d001      	beq.n	8009358 <_printf_i+0x180>
 8009354:	1b80      	subs	r0, r0, r6
 8009356:	6060      	str	r0, [r4, #4]
 8009358:	6863      	ldr	r3, [r4, #4]
 800935a:	6123      	str	r3, [r4, #16]
 800935c:	2300      	movs	r3, #0
 800935e:	9a04      	ldr	r2, [sp, #16]
 8009360:	7013      	strb	r3, [r2, #0]
 8009362:	e041      	b.n	80093e8 <_printf_i+0x210>
 8009364:	6923      	ldr	r3, [r4, #16]
 8009366:	0032      	movs	r2, r6
 8009368:	9906      	ldr	r1, [sp, #24]
 800936a:	9805      	ldr	r0, [sp, #20]
 800936c:	9d07      	ldr	r5, [sp, #28]
 800936e:	47a8      	blx	r5
 8009370:	1c43      	adds	r3, r0, #1
 8009372:	d043      	beq.n	80093fc <_printf_i+0x224>
 8009374:	6823      	ldr	r3, [r4, #0]
 8009376:	2500      	movs	r5, #0
 8009378:	079b      	lsls	r3, r3, #30
 800937a:	d40f      	bmi.n	800939c <_printf_i+0x1c4>
 800937c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800937e:	68e0      	ldr	r0, [r4, #12]
 8009380:	4298      	cmp	r0, r3
 8009382:	da3d      	bge.n	8009400 <_printf_i+0x228>
 8009384:	0018      	movs	r0, r3
 8009386:	e03b      	b.n	8009400 <_printf_i+0x228>
 8009388:	0022      	movs	r2, r4
 800938a:	2301      	movs	r3, #1
 800938c:	3219      	adds	r2, #25
 800938e:	9906      	ldr	r1, [sp, #24]
 8009390:	9805      	ldr	r0, [sp, #20]
 8009392:	9e07      	ldr	r6, [sp, #28]
 8009394:	47b0      	blx	r6
 8009396:	1c43      	adds	r3, r0, #1
 8009398:	d030      	beq.n	80093fc <_printf_i+0x224>
 800939a:	3501      	adds	r5, #1
 800939c:	68e3      	ldr	r3, [r4, #12]
 800939e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80093a0:	1a9b      	subs	r3, r3, r2
 80093a2:	429d      	cmp	r5, r3
 80093a4:	dbf0      	blt.n	8009388 <_printf_i+0x1b0>
 80093a6:	e7e9      	b.n	800937c <_printf_i+0x1a4>
 80093a8:	2d00      	cmp	r5, #0
 80093aa:	d0a9      	beq.n	8009300 <_printf_i+0x128>
 80093ac:	9e04      	ldr	r6, [sp, #16]
 80093ae:	0028      	movs	r0, r5
 80093b0:	0039      	movs	r1, r7
 80093b2:	f7f6 ff39 	bl	8000228 <__aeabi_uidivmod>
 80093b6:	9b03      	ldr	r3, [sp, #12]
 80093b8:	3e01      	subs	r6, #1
 80093ba:	5c5b      	ldrb	r3, [r3, r1]
 80093bc:	0028      	movs	r0, r5
 80093be:	7033      	strb	r3, [r6, #0]
 80093c0:	0039      	movs	r1, r7
 80093c2:	f7f6 feab 	bl	800011c <__udivsi3>
 80093c6:	1e05      	subs	r5, r0, #0
 80093c8:	d1f1      	bne.n	80093ae <_printf_i+0x1d6>
 80093ca:	2f08      	cmp	r7, #8
 80093cc:	d109      	bne.n	80093e2 <_printf_i+0x20a>
 80093ce:	6823      	ldr	r3, [r4, #0]
 80093d0:	07db      	lsls	r3, r3, #31
 80093d2:	d506      	bpl.n	80093e2 <_printf_i+0x20a>
 80093d4:	6863      	ldr	r3, [r4, #4]
 80093d6:	6922      	ldr	r2, [r4, #16]
 80093d8:	4293      	cmp	r3, r2
 80093da:	dc02      	bgt.n	80093e2 <_printf_i+0x20a>
 80093dc:	2330      	movs	r3, #48	; 0x30
 80093de:	3e01      	subs	r6, #1
 80093e0:	7033      	strb	r3, [r6, #0]
 80093e2:	9b04      	ldr	r3, [sp, #16]
 80093e4:	1b9b      	subs	r3, r3, r6
 80093e6:	6123      	str	r3, [r4, #16]
 80093e8:	9b07      	ldr	r3, [sp, #28]
 80093ea:	aa09      	add	r2, sp, #36	; 0x24
 80093ec:	9300      	str	r3, [sp, #0]
 80093ee:	0021      	movs	r1, r4
 80093f0:	9b06      	ldr	r3, [sp, #24]
 80093f2:	9805      	ldr	r0, [sp, #20]
 80093f4:	f7ff fe82 	bl	80090fc <_printf_common>
 80093f8:	1c43      	adds	r3, r0, #1
 80093fa:	d1b3      	bne.n	8009364 <_printf_i+0x18c>
 80093fc:	2001      	movs	r0, #1
 80093fe:	4240      	negs	r0, r0
 8009400:	b00b      	add	sp, #44	; 0x2c
 8009402:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009404:	0800c4aa 	.word	0x0800c4aa
 8009408:	0800c499 	.word	0x0800c499

0800940c <memchr>:
 800940c:	b2c9      	uxtb	r1, r1
 800940e:	1882      	adds	r2, r0, r2
 8009410:	4290      	cmp	r0, r2
 8009412:	d101      	bne.n	8009418 <memchr+0xc>
 8009414:	2000      	movs	r0, #0
 8009416:	4770      	bx	lr
 8009418:	7803      	ldrb	r3, [r0, #0]
 800941a:	428b      	cmp	r3, r1
 800941c:	d0fb      	beq.n	8009416 <memchr+0xa>
 800941e:	3001      	adds	r0, #1
 8009420:	e7f6      	b.n	8009410 <memchr+0x4>

08009422 <memcpy>:
 8009422:	2300      	movs	r3, #0
 8009424:	b510      	push	{r4, lr}
 8009426:	429a      	cmp	r2, r3
 8009428:	d100      	bne.n	800942c <memcpy+0xa>
 800942a:	bd10      	pop	{r4, pc}
 800942c:	5ccc      	ldrb	r4, [r1, r3]
 800942e:	54c4      	strb	r4, [r0, r3]
 8009430:	3301      	adds	r3, #1
 8009432:	e7f8      	b.n	8009426 <memcpy+0x4>

08009434 <memmove>:
 8009434:	b510      	push	{r4, lr}
 8009436:	4288      	cmp	r0, r1
 8009438:	d902      	bls.n	8009440 <memmove+0xc>
 800943a:	188b      	adds	r3, r1, r2
 800943c:	4298      	cmp	r0, r3
 800943e:	d308      	bcc.n	8009452 <memmove+0x1e>
 8009440:	2300      	movs	r3, #0
 8009442:	429a      	cmp	r2, r3
 8009444:	d007      	beq.n	8009456 <memmove+0x22>
 8009446:	5ccc      	ldrb	r4, [r1, r3]
 8009448:	54c4      	strb	r4, [r0, r3]
 800944a:	3301      	adds	r3, #1
 800944c:	e7f9      	b.n	8009442 <memmove+0xe>
 800944e:	5c8b      	ldrb	r3, [r1, r2]
 8009450:	5483      	strb	r3, [r0, r2]
 8009452:	3a01      	subs	r2, #1
 8009454:	d2fb      	bcs.n	800944e <memmove+0x1a>
 8009456:	bd10      	pop	{r4, pc}

08009458 <_free_r>:
 8009458:	b570      	push	{r4, r5, r6, lr}
 800945a:	0005      	movs	r5, r0
 800945c:	2900      	cmp	r1, #0
 800945e:	d010      	beq.n	8009482 <_free_r+0x2a>
 8009460:	1f0c      	subs	r4, r1, #4
 8009462:	6823      	ldr	r3, [r4, #0]
 8009464:	2b00      	cmp	r3, #0
 8009466:	da00      	bge.n	800946a <_free_r+0x12>
 8009468:	18e4      	adds	r4, r4, r3
 800946a:	0028      	movs	r0, r5
 800946c:	f000 f8d4 	bl	8009618 <__malloc_lock>
 8009470:	4a1d      	ldr	r2, [pc, #116]	; (80094e8 <_free_r+0x90>)
 8009472:	6813      	ldr	r3, [r2, #0]
 8009474:	2b00      	cmp	r3, #0
 8009476:	d105      	bne.n	8009484 <_free_r+0x2c>
 8009478:	6063      	str	r3, [r4, #4]
 800947a:	6014      	str	r4, [r2, #0]
 800947c:	0028      	movs	r0, r5
 800947e:	f000 f8cc 	bl	800961a <__malloc_unlock>
 8009482:	bd70      	pop	{r4, r5, r6, pc}
 8009484:	42a3      	cmp	r3, r4
 8009486:	d909      	bls.n	800949c <_free_r+0x44>
 8009488:	6821      	ldr	r1, [r4, #0]
 800948a:	1860      	adds	r0, r4, r1
 800948c:	4283      	cmp	r3, r0
 800948e:	d1f3      	bne.n	8009478 <_free_r+0x20>
 8009490:	6818      	ldr	r0, [r3, #0]
 8009492:	685b      	ldr	r3, [r3, #4]
 8009494:	1841      	adds	r1, r0, r1
 8009496:	6021      	str	r1, [r4, #0]
 8009498:	e7ee      	b.n	8009478 <_free_r+0x20>
 800949a:	0013      	movs	r3, r2
 800949c:	685a      	ldr	r2, [r3, #4]
 800949e:	2a00      	cmp	r2, #0
 80094a0:	d001      	beq.n	80094a6 <_free_r+0x4e>
 80094a2:	42a2      	cmp	r2, r4
 80094a4:	d9f9      	bls.n	800949a <_free_r+0x42>
 80094a6:	6819      	ldr	r1, [r3, #0]
 80094a8:	1858      	adds	r0, r3, r1
 80094aa:	42a0      	cmp	r0, r4
 80094ac:	d10b      	bne.n	80094c6 <_free_r+0x6e>
 80094ae:	6820      	ldr	r0, [r4, #0]
 80094b0:	1809      	adds	r1, r1, r0
 80094b2:	1858      	adds	r0, r3, r1
 80094b4:	6019      	str	r1, [r3, #0]
 80094b6:	4282      	cmp	r2, r0
 80094b8:	d1e0      	bne.n	800947c <_free_r+0x24>
 80094ba:	6810      	ldr	r0, [r2, #0]
 80094bc:	6852      	ldr	r2, [r2, #4]
 80094be:	1841      	adds	r1, r0, r1
 80094c0:	6019      	str	r1, [r3, #0]
 80094c2:	605a      	str	r2, [r3, #4]
 80094c4:	e7da      	b.n	800947c <_free_r+0x24>
 80094c6:	42a0      	cmp	r0, r4
 80094c8:	d902      	bls.n	80094d0 <_free_r+0x78>
 80094ca:	230c      	movs	r3, #12
 80094cc:	602b      	str	r3, [r5, #0]
 80094ce:	e7d5      	b.n	800947c <_free_r+0x24>
 80094d0:	6821      	ldr	r1, [r4, #0]
 80094d2:	1860      	adds	r0, r4, r1
 80094d4:	4282      	cmp	r2, r0
 80094d6:	d103      	bne.n	80094e0 <_free_r+0x88>
 80094d8:	6810      	ldr	r0, [r2, #0]
 80094da:	6852      	ldr	r2, [r2, #4]
 80094dc:	1841      	adds	r1, r0, r1
 80094de:	6021      	str	r1, [r4, #0]
 80094e0:	6062      	str	r2, [r4, #4]
 80094e2:	605c      	str	r4, [r3, #4]
 80094e4:	e7ca      	b.n	800947c <_free_r+0x24>
 80094e6:	46c0      	nop			; (mov r8, r8)
 80094e8:	200000a4 	.word	0x200000a4

080094ec <_malloc_r>:
 80094ec:	2303      	movs	r3, #3
 80094ee:	b570      	push	{r4, r5, r6, lr}
 80094f0:	1ccd      	adds	r5, r1, #3
 80094f2:	439d      	bics	r5, r3
 80094f4:	3508      	adds	r5, #8
 80094f6:	0006      	movs	r6, r0
 80094f8:	2d0c      	cmp	r5, #12
 80094fa:	d21e      	bcs.n	800953a <_malloc_r+0x4e>
 80094fc:	250c      	movs	r5, #12
 80094fe:	42a9      	cmp	r1, r5
 8009500:	d81d      	bhi.n	800953e <_malloc_r+0x52>
 8009502:	0030      	movs	r0, r6
 8009504:	f000 f888 	bl	8009618 <__malloc_lock>
 8009508:	4a25      	ldr	r2, [pc, #148]	; (80095a0 <_malloc_r+0xb4>)
 800950a:	6814      	ldr	r4, [r2, #0]
 800950c:	0021      	movs	r1, r4
 800950e:	2900      	cmp	r1, #0
 8009510:	d119      	bne.n	8009546 <_malloc_r+0x5a>
 8009512:	4c24      	ldr	r4, [pc, #144]	; (80095a4 <_malloc_r+0xb8>)
 8009514:	6823      	ldr	r3, [r4, #0]
 8009516:	2b00      	cmp	r3, #0
 8009518:	d103      	bne.n	8009522 <_malloc_r+0x36>
 800951a:	0030      	movs	r0, r6
 800951c:	f000 f86a 	bl	80095f4 <_sbrk_r>
 8009520:	6020      	str	r0, [r4, #0]
 8009522:	0029      	movs	r1, r5
 8009524:	0030      	movs	r0, r6
 8009526:	f000 f865 	bl	80095f4 <_sbrk_r>
 800952a:	1c43      	adds	r3, r0, #1
 800952c:	d12c      	bne.n	8009588 <_malloc_r+0x9c>
 800952e:	230c      	movs	r3, #12
 8009530:	0030      	movs	r0, r6
 8009532:	6033      	str	r3, [r6, #0]
 8009534:	f000 f871 	bl	800961a <__malloc_unlock>
 8009538:	e003      	b.n	8009542 <_malloc_r+0x56>
 800953a:	2d00      	cmp	r5, #0
 800953c:	dadf      	bge.n	80094fe <_malloc_r+0x12>
 800953e:	230c      	movs	r3, #12
 8009540:	6033      	str	r3, [r6, #0]
 8009542:	2000      	movs	r0, #0
 8009544:	bd70      	pop	{r4, r5, r6, pc}
 8009546:	680b      	ldr	r3, [r1, #0]
 8009548:	1b5b      	subs	r3, r3, r5
 800954a:	d41a      	bmi.n	8009582 <_malloc_r+0x96>
 800954c:	2b0b      	cmp	r3, #11
 800954e:	d903      	bls.n	8009558 <_malloc_r+0x6c>
 8009550:	600b      	str	r3, [r1, #0]
 8009552:	18cc      	adds	r4, r1, r3
 8009554:	6025      	str	r5, [r4, #0]
 8009556:	e003      	b.n	8009560 <_malloc_r+0x74>
 8009558:	428c      	cmp	r4, r1
 800955a:	d10e      	bne.n	800957a <_malloc_r+0x8e>
 800955c:	6863      	ldr	r3, [r4, #4]
 800955e:	6013      	str	r3, [r2, #0]
 8009560:	0030      	movs	r0, r6
 8009562:	f000 f85a 	bl	800961a <__malloc_unlock>
 8009566:	0020      	movs	r0, r4
 8009568:	2207      	movs	r2, #7
 800956a:	300b      	adds	r0, #11
 800956c:	1d23      	adds	r3, r4, #4
 800956e:	4390      	bics	r0, r2
 8009570:	1ac3      	subs	r3, r0, r3
 8009572:	d0e7      	beq.n	8009544 <_malloc_r+0x58>
 8009574:	425a      	negs	r2, r3
 8009576:	50e2      	str	r2, [r4, r3]
 8009578:	e7e4      	b.n	8009544 <_malloc_r+0x58>
 800957a:	684b      	ldr	r3, [r1, #4]
 800957c:	6063      	str	r3, [r4, #4]
 800957e:	000c      	movs	r4, r1
 8009580:	e7ee      	b.n	8009560 <_malloc_r+0x74>
 8009582:	000c      	movs	r4, r1
 8009584:	6849      	ldr	r1, [r1, #4]
 8009586:	e7c2      	b.n	800950e <_malloc_r+0x22>
 8009588:	2303      	movs	r3, #3
 800958a:	1cc4      	adds	r4, r0, #3
 800958c:	439c      	bics	r4, r3
 800958e:	42a0      	cmp	r0, r4
 8009590:	d0e0      	beq.n	8009554 <_malloc_r+0x68>
 8009592:	1a21      	subs	r1, r4, r0
 8009594:	0030      	movs	r0, r6
 8009596:	f000 f82d 	bl	80095f4 <_sbrk_r>
 800959a:	1c43      	adds	r3, r0, #1
 800959c:	d1da      	bne.n	8009554 <_malloc_r+0x68>
 800959e:	e7c6      	b.n	800952e <_malloc_r+0x42>
 80095a0:	200000a4 	.word	0x200000a4
 80095a4:	200000a8 	.word	0x200000a8

080095a8 <_realloc_r>:
 80095a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80095aa:	0007      	movs	r7, r0
 80095ac:	000d      	movs	r5, r1
 80095ae:	0016      	movs	r6, r2
 80095b0:	2900      	cmp	r1, #0
 80095b2:	d105      	bne.n	80095c0 <_realloc_r+0x18>
 80095b4:	0011      	movs	r1, r2
 80095b6:	f7ff ff99 	bl	80094ec <_malloc_r>
 80095ba:	0004      	movs	r4, r0
 80095bc:	0020      	movs	r0, r4
 80095be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80095c0:	2a00      	cmp	r2, #0
 80095c2:	d103      	bne.n	80095cc <_realloc_r+0x24>
 80095c4:	f7ff ff48 	bl	8009458 <_free_r>
 80095c8:	0034      	movs	r4, r6
 80095ca:	e7f7      	b.n	80095bc <_realloc_r+0x14>
 80095cc:	f000 f826 	bl	800961c <_malloc_usable_size_r>
 80095d0:	002c      	movs	r4, r5
 80095d2:	4286      	cmp	r6, r0
 80095d4:	d9f2      	bls.n	80095bc <_realloc_r+0x14>
 80095d6:	0031      	movs	r1, r6
 80095d8:	0038      	movs	r0, r7
 80095da:	f7ff ff87 	bl	80094ec <_malloc_r>
 80095de:	1e04      	subs	r4, r0, #0
 80095e0:	d0ec      	beq.n	80095bc <_realloc_r+0x14>
 80095e2:	0029      	movs	r1, r5
 80095e4:	0032      	movs	r2, r6
 80095e6:	f7ff ff1c 	bl	8009422 <memcpy>
 80095ea:	0029      	movs	r1, r5
 80095ec:	0038      	movs	r0, r7
 80095ee:	f7ff ff33 	bl	8009458 <_free_r>
 80095f2:	e7e3      	b.n	80095bc <_realloc_r+0x14>

080095f4 <_sbrk_r>:
 80095f4:	2300      	movs	r3, #0
 80095f6:	b570      	push	{r4, r5, r6, lr}
 80095f8:	4c06      	ldr	r4, [pc, #24]	; (8009614 <_sbrk_r+0x20>)
 80095fa:	0005      	movs	r5, r0
 80095fc:	0008      	movs	r0, r1
 80095fe:	6023      	str	r3, [r4, #0]
 8009600:	f7ff f87a 	bl	80086f8 <_sbrk>
 8009604:	1c43      	adds	r3, r0, #1
 8009606:	d103      	bne.n	8009610 <_sbrk_r+0x1c>
 8009608:	6823      	ldr	r3, [r4, #0]
 800960a:	2b00      	cmp	r3, #0
 800960c:	d000      	beq.n	8009610 <_sbrk_r+0x1c>
 800960e:	602b      	str	r3, [r5, #0]
 8009610:	bd70      	pop	{r4, r5, r6, pc}
 8009612:	46c0      	nop			; (mov r8, r8)
 8009614:	200001c4 	.word	0x200001c4

08009618 <__malloc_lock>:
 8009618:	4770      	bx	lr

0800961a <__malloc_unlock>:
 800961a:	4770      	bx	lr

0800961c <_malloc_usable_size_r>:
 800961c:	1f0b      	subs	r3, r1, #4
 800961e:	681b      	ldr	r3, [r3, #0]
 8009620:	1f18      	subs	r0, r3, #4
 8009622:	2b00      	cmp	r3, #0
 8009624:	da01      	bge.n	800962a <_malloc_usable_size_r+0xe>
 8009626:	580b      	ldr	r3, [r1, r0]
 8009628:	18c0      	adds	r0, r0, r3
 800962a:	4770      	bx	lr

0800962c <ceil>:
 800962c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800962e:	004b      	lsls	r3, r1, #1
 8009630:	4a39      	ldr	r2, [pc, #228]	; (8009718 <ceil+0xec>)
 8009632:	0d5b      	lsrs	r3, r3, #21
 8009634:	b085      	sub	sp, #20
 8009636:	189e      	adds	r6, r3, r2
 8009638:	9003      	str	r0, [sp, #12]
 800963a:	000c      	movs	r4, r1
 800963c:	0005      	movs	r5, r0
 800963e:	2e13      	cmp	r6, #19
 8009640:	dc32      	bgt.n	80096a8 <ceil+0x7c>
 8009642:	2e00      	cmp	r6, #0
 8009644:	da13      	bge.n	800966e <ceil+0x42>
 8009646:	4a35      	ldr	r2, [pc, #212]	; (800971c <ceil+0xf0>)
 8009648:	4b35      	ldr	r3, [pc, #212]	; (8009720 <ceil+0xf4>)
 800964a:	f7f7 fd47 	bl	80010dc <__aeabi_dadd>
 800964e:	2200      	movs	r2, #0
 8009650:	2300      	movs	r3, #0
 8009652:	f7f6 ff03 	bl	800045c <__aeabi_dcmpgt>
 8009656:	2800      	cmp	r0, #0
 8009658:	d006      	beq.n	8009668 <ceil+0x3c>
 800965a:	2c00      	cmp	r4, #0
 800965c:	db57      	blt.n	800970e <ceil+0xe2>
 800965e:	432c      	orrs	r4, r5
 8009660:	2500      	movs	r5, #0
 8009662:	42ac      	cmp	r4, r5
 8009664:	d000      	beq.n	8009668 <ceil+0x3c>
 8009666:	4c2f      	ldr	r4, [pc, #188]	; (8009724 <ceil+0xf8>)
 8009668:	0028      	movs	r0, r5
 800966a:	0021      	movs	r1, r4
 800966c:	e026      	b.n	80096bc <ceil+0x90>
 800966e:	4f2e      	ldr	r7, [pc, #184]	; (8009728 <ceil+0xfc>)
 8009670:	4137      	asrs	r7, r6
 8009672:	003b      	movs	r3, r7
 8009674:	400b      	ands	r3, r1
 8009676:	4303      	orrs	r3, r0
 8009678:	d020      	beq.n	80096bc <ceil+0x90>
 800967a:	9000      	str	r0, [sp, #0]
 800967c:	9101      	str	r1, [sp, #4]
 800967e:	4a27      	ldr	r2, [pc, #156]	; (800971c <ceil+0xf0>)
 8009680:	4b27      	ldr	r3, [pc, #156]	; (8009720 <ceil+0xf4>)
 8009682:	9800      	ldr	r0, [sp, #0]
 8009684:	9901      	ldr	r1, [sp, #4]
 8009686:	f7f7 fd29 	bl	80010dc <__aeabi_dadd>
 800968a:	2200      	movs	r2, #0
 800968c:	2300      	movs	r3, #0
 800968e:	f7f6 fee5 	bl	800045c <__aeabi_dcmpgt>
 8009692:	2800      	cmp	r0, #0
 8009694:	d0e8      	beq.n	8009668 <ceil+0x3c>
 8009696:	2c00      	cmp	r4, #0
 8009698:	dd03      	ble.n	80096a2 <ceil+0x76>
 800969a:	2380      	movs	r3, #128	; 0x80
 800969c:	035b      	lsls	r3, r3, #13
 800969e:	4133      	asrs	r3, r6
 80096a0:	18e4      	adds	r4, r4, r3
 80096a2:	43bc      	bics	r4, r7
 80096a4:	2500      	movs	r5, #0
 80096a6:	e7df      	b.n	8009668 <ceil+0x3c>
 80096a8:	2e33      	cmp	r6, #51	; 0x33
 80096aa:	dd09      	ble.n	80096c0 <ceil+0x94>
 80096ac:	2380      	movs	r3, #128	; 0x80
 80096ae:	00db      	lsls	r3, r3, #3
 80096b0:	429e      	cmp	r6, r3
 80096b2:	d103      	bne.n	80096bc <ceil+0x90>
 80096b4:	0002      	movs	r2, r0
 80096b6:	000b      	movs	r3, r1
 80096b8:	f7f7 fd10 	bl	80010dc <__aeabi_dadd>
 80096bc:	b005      	add	sp, #20
 80096be:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80096c0:	2701      	movs	r7, #1
 80096c2:	4a1a      	ldr	r2, [pc, #104]	; (800972c <ceil+0x100>)
 80096c4:	427f      	negs	r7, r7
 80096c6:	189b      	adds	r3, r3, r2
 80096c8:	40df      	lsrs	r7, r3
 80096ca:	4207      	tst	r7, r0
 80096cc:	d0f6      	beq.n	80096bc <ceil+0x90>
 80096ce:	9000      	str	r0, [sp, #0]
 80096d0:	9101      	str	r1, [sp, #4]
 80096d2:	4a12      	ldr	r2, [pc, #72]	; (800971c <ceil+0xf0>)
 80096d4:	4b12      	ldr	r3, [pc, #72]	; (8009720 <ceil+0xf4>)
 80096d6:	9800      	ldr	r0, [sp, #0]
 80096d8:	9901      	ldr	r1, [sp, #4]
 80096da:	f7f7 fcff 	bl	80010dc <__aeabi_dadd>
 80096de:	2200      	movs	r2, #0
 80096e0:	2300      	movs	r3, #0
 80096e2:	f7f6 febb 	bl	800045c <__aeabi_dcmpgt>
 80096e6:	2800      	cmp	r0, #0
 80096e8:	d0be      	beq.n	8009668 <ceil+0x3c>
 80096ea:	2c00      	cmp	r4, #0
 80096ec:	dd02      	ble.n	80096f4 <ceil+0xc8>
 80096ee:	2e14      	cmp	r6, #20
 80096f0:	d102      	bne.n	80096f8 <ceil+0xcc>
 80096f2:	3401      	adds	r4, #1
 80096f4:	43bd      	bics	r5, r7
 80096f6:	e7b7      	b.n	8009668 <ceil+0x3c>
 80096f8:	2334      	movs	r3, #52	; 0x34
 80096fa:	1b9e      	subs	r6, r3, r6
 80096fc:	3b33      	subs	r3, #51	; 0x33
 80096fe:	40b3      	lsls	r3, r6
 8009700:	18ed      	adds	r5, r5, r3
 8009702:	9b03      	ldr	r3, [sp, #12]
 8009704:	429d      	cmp	r5, r3
 8009706:	419b      	sbcs	r3, r3
 8009708:	425b      	negs	r3, r3
 800970a:	18e4      	adds	r4, r4, r3
 800970c:	e7f2      	b.n	80096f4 <ceil+0xc8>
 800970e:	2480      	movs	r4, #128	; 0x80
 8009710:	2500      	movs	r5, #0
 8009712:	0624      	lsls	r4, r4, #24
 8009714:	e7a8      	b.n	8009668 <ceil+0x3c>
 8009716:	46c0      	nop			; (mov r8, r8)
 8009718:	fffffc01 	.word	0xfffffc01
 800971c:	8800759c 	.word	0x8800759c
 8009720:	7e37e43c 	.word	0x7e37e43c
 8009724:	3ff00000 	.word	0x3ff00000
 8009728:	000fffff 	.word	0x000fffff
 800972c:	fffffbed 	.word	0xfffffbed

08009730 <floor>:
 8009730:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009732:	004b      	lsls	r3, r1, #1
 8009734:	4a39      	ldr	r2, [pc, #228]	; (800981c <floor+0xec>)
 8009736:	0d5b      	lsrs	r3, r3, #21
 8009738:	b085      	sub	sp, #20
 800973a:	189e      	adds	r6, r3, r2
 800973c:	9003      	str	r0, [sp, #12]
 800973e:	000c      	movs	r4, r1
 8009740:	0005      	movs	r5, r0
 8009742:	2e13      	cmp	r6, #19
 8009744:	dc34      	bgt.n	80097b0 <floor+0x80>
 8009746:	2e00      	cmp	r6, #0
 8009748:	da15      	bge.n	8009776 <floor+0x46>
 800974a:	4a35      	ldr	r2, [pc, #212]	; (8009820 <floor+0xf0>)
 800974c:	4b35      	ldr	r3, [pc, #212]	; (8009824 <floor+0xf4>)
 800974e:	f7f7 fcc5 	bl	80010dc <__aeabi_dadd>
 8009752:	2200      	movs	r2, #0
 8009754:	2300      	movs	r3, #0
 8009756:	f7f6 fe81 	bl	800045c <__aeabi_dcmpgt>
 800975a:	2800      	cmp	r0, #0
 800975c:	d008      	beq.n	8009770 <floor+0x40>
 800975e:	2c00      	cmp	r4, #0
 8009760:	da59      	bge.n	8009816 <floor+0xe6>
 8009762:	0063      	lsls	r3, r4, #1
 8009764:	085b      	lsrs	r3, r3, #1
 8009766:	432b      	orrs	r3, r5
 8009768:	2500      	movs	r5, #0
 800976a:	42ab      	cmp	r3, r5
 800976c:	d000      	beq.n	8009770 <floor+0x40>
 800976e:	4c2e      	ldr	r4, [pc, #184]	; (8009828 <floor+0xf8>)
 8009770:	0028      	movs	r0, r5
 8009772:	0021      	movs	r1, r4
 8009774:	e026      	b.n	80097c4 <floor+0x94>
 8009776:	4f2d      	ldr	r7, [pc, #180]	; (800982c <floor+0xfc>)
 8009778:	4137      	asrs	r7, r6
 800977a:	003b      	movs	r3, r7
 800977c:	400b      	ands	r3, r1
 800977e:	4303      	orrs	r3, r0
 8009780:	d020      	beq.n	80097c4 <floor+0x94>
 8009782:	9000      	str	r0, [sp, #0]
 8009784:	9101      	str	r1, [sp, #4]
 8009786:	4a26      	ldr	r2, [pc, #152]	; (8009820 <floor+0xf0>)
 8009788:	4b26      	ldr	r3, [pc, #152]	; (8009824 <floor+0xf4>)
 800978a:	9800      	ldr	r0, [sp, #0]
 800978c:	9901      	ldr	r1, [sp, #4]
 800978e:	f7f7 fca5 	bl	80010dc <__aeabi_dadd>
 8009792:	2200      	movs	r2, #0
 8009794:	2300      	movs	r3, #0
 8009796:	f7f6 fe61 	bl	800045c <__aeabi_dcmpgt>
 800979a:	2800      	cmp	r0, #0
 800979c:	d0e8      	beq.n	8009770 <floor+0x40>
 800979e:	2c00      	cmp	r4, #0
 80097a0:	da03      	bge.n	80097aa <floor+0x7a>
 80097a2:	2380      	movs	r3, #128	; 0x80
 80097a4:	035b      	lsls	r3, r3, #13
 80097a6:	4133      	asrs	r3, r6
 80097a8:	18e4      	adds	r4, r4, r3
 80097aa:	43bc      	bics	r4, r7
 80097ac:	2500      	movs	r5, #0
 80097ae:	e7df      	b.n	8009770 <floor+0x40>
 80097b0:	2e33      	cmp	r6, #51	; 0x33
 80097b2:	dd09      	ble.n	80097c8 <floor+0x98>
 80097b4:	2380      	movs	r3, #128	; 0x80
 80097b6:	00db      	lsls	r3, r3, #3
 80097b8:	429e      	cmp	r6, r3
 80097ba:	d103      	bne.n	80097c4 <floor+0x94>
 80097bc:	0002      	movs	r2, r0
 80097be:	000b      	movs	r3, r1
 80097c0:	f7f7 fc8c 	bl	80010dc <__aeabi_dadd>
 80097c4:	b005      	add	sp, #20
 80097c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80097c8:	2701      	movs	r7, #1
 80097ca:	4a19      	ldr	r2, [pc, #100]	; (8009830 <floor+0x100>)
 80097cc:	427f      	negs	r7, r7
 80097ce:	189b      	adds	r3, r3, r2
 80097d0:	40df      	lsrs	r7, r3
 80097d2:	4207      	tst	r7, r0
 80097d4:	d0f6      	beq.n	80097c4 <floor+0x94>
 80097d6:	9000      	str	r0, [sp, #0]
 80097d8:	9101      	str	r1, [sp, #4]
 80097da:	4a11      	ldr	r2, [pc, #68]	; (8009820 <floor+0xf0>)
 80097dc:	4b11      	ldr	r3, [pc, #68]	; (8009824 <floor+0xf4>)
 80097de:	9800      	ldr	r0, [sp, #0]
 80097e0:	9901      	ldr	r1, [sp, #4]
 80097e2:	f7f7 fc7b 	bl	80010dc <__aeabi_dadd>
 80097e6:	2200      	movs	r2, #0
 80097e8:	2300      	movs	r3, #0
 80097ea:	f7f6 fe37 	bl	800045c <__aeabi_dcmpgt>
 80097ee:	2800      	cmp	r0, #0
 80097f0:	d0be      	beq.n	8009770 <floor+0x40>
 80097f2:	2c00      	cmp	r4, #0
 80097f4:	da02      	bge.n	80097fc <floor+0xcc>
 80097f6:	2e14      	cmp	r6, #20
 80097f8:	d102      	bne.n	8009800 <floor+0xd0>
 80097fa:	3401      	adds	r4, #1
 80097fc:	43bd      	bics	r5, r7
 80097fe:	e7b7      	b.n	8009770 <floor+0x40>
 8009800:	2334      	movs	r3, #52	; 0x34
 8009802:	1b9e      	subs	r6, r3, r6
 8009804:	3b33      	subs	r3, #51	; 0x33
 8009806:	40b3      	lsls	r3, r6
 8009808:	18ed      	adds	r5, r5, r3
 800980a:	9b03      	ldr	r3, [sp, #12]
 800980c:	429d      	cmp	r5, r3
 800980e:	419b      	sbcs	r3, r3
 8009810:	425b      	negs	r3, r3
 8009812:	18e4      	adds	r4, r4, r3
 8009814:	e7f2      	b.n	80097fc <floor+0xcc>
 8009816:	2500      	movs	r5, #0
 8009818:	002c      	movs	r4, r5
 800981a:	e7a9      	b.n	8009770 <floor+0x40>
 800981c:	fffffc01 	.word	0xfffffc01
 8009820:	8800759c 	.word	0x8800759c
 8009824:	7e37e43c 	.word	0x7e37e43c
 8009828:	bff00000 	.word	0xbff00000
 800982c:	000fffff 	.word	0x000fffff
 8009830:	fffffbed 	.word	0xfffffbed

08009834 <round>:
 8009834:	b570      	push	{r4, r5, r6, lr}
 8009836:	004a      	lsls	r2, r1, #1
 8009838:	4d1d      	ldr	r5, [pc, #116]	; (80098b0 <round+0x7c>)
 800983a:	0d52      	lsrs	r2, r2, #21
 800983c:	1955      	adds	r5, r2, r5
 800983e:	000e      	movs	r6, r1
 8009840:	2d13      	cmp	r5, #19
 8009842:	dc18      	bgt.n	8009876 <round+0x42>
 8009844:	2d00      	cmp	r5, #0
 8009846:	da09      	bge.n	800985c <round+0x28>
 8009848:	0fcb      	lsrs	r3, r1, #31
 800984a:	07db      	lsls	r3, r3, #31
 800984c:	2200      	movs	r2, #0
 800984e:	1c69      	adds	r1, r5, #1
 8009850:	d101      	bne.n	8009856 <round+0x22>
 8009852:	4918      	ldr	r1, [pc, #96]	; (80098b4 <round+0x80>)
 8009854:	430b      	orrs	r3, r1
 8009856:	0019      	movs	r1, r3
 8009858:	0010      	movs	r0, r2
 800985a:	e016      	b.n	800988a <round+0x56>
 800985c:	4a16      	ldr	r2, [pc, #88]	; (80098b8 <round+0x84>)
 800985e:	412a      	asrs	r2, r5
 8009860:	420a      	tst	r2, r1
 8009862:	d101      	bne.n	8009868 <round+0x34>
 8009864:	2800      	cmp	r0, #0
 8009866:	d010      	beq.n	800988a <round+0x56>
 8009868:	2380      	movs	r3, #128	; 0x80
 800986a:	031b      	lsls	r3, r3, #12
 800986c:	412b      	asrs	r3, r5
 800986e:	199b      	adds	r3, r3, r6
 8009870:	4393      	bics	r3, r2
 8009872:	2200      	movs	r2, #0
 8009874:	e7ef      	b.n	8009856 <round+0x22>
 8009876:	2d33      	cmp	r5, #51	; 0x33
 8009878:	dd08      	ble.n	800988c <round+0x58>
 800987a:	2380      	movs	r3, #128	; 0x80
 800987c:	00db      	lsls	r3, r3, #3
 800987e:	429d      	cmp	r5, r3
 8009880:	d103      	bne.n	800988a <round+0x56>
 8009882:	0002      	movs	r2, r0
 8009884:	000b      	movs	r3, r1
 8009886:	f7f7 fc29 	bl	80010dc <__aeabi_dadd>
 800988a:	bd70      	pop	{r4, r5, r6, pc}
 800988c:	4e0b      	ldr	r6, [pc, #44]	; (80098bc <round+0x88>)
 800988e:	1992      	adds	r2, r2, r6
 8009890:	2601      	movs	r6, #1
 8009892:	4276      	negs	r6, r6
 8009894:	40d6      	lsrs	r6, r2
 8009896:	4206      	tst	r6, r0
 8009898:	d0f7      	beq.n	800988a <round+0x56>
 800989a:	2233      	movs	r2, #51	; 0x33
 800989c:	1b55      	subs	r5, r2, r5
 800989e:	3a32      	subs	r2, #50	; 0x32
 80098a0:	40aa      	lsls	r2, r5
 80098a2:	1812      	adds	r2, r2, r0
 80098a4:	4282      	cmp	r2, r0
 80098a6:	41a4      	sbcs	r4, r4
 80098a8:	4264      	negs	r4, r4
 80098aa:	190b      	adds	r3, r1, r4
 80098ac:	43b2      	bics	r2, r6
 80098ae:	e7d2      	b.n	8009856 <round+0x22>
 80098b0:	fffffc01 	.word	0xfffffc01
 80098b4:	3ff00000 	.word	0x3ff00000
 80098b8:	000fffff 	.word	0x000fffff
 80098bc:	fffffbed 	.word	0xfffffbed

080098c0 <sin>:
 80098c0:	b530      	push	{r4, r5, lr}
 80098c2:	4a20      	ldr	r2, [pc, #128]	; (8009944 <sin+0x84>)
 80098c4:	004b      	lsls	r3, r1, #1
 80098c6:	b087      	sub	sp, #28
 80098c8:	085b      	lsrs	r3, r3, #1
 80098ca:	4293      	cmp	r3, r2
 80098cc:	dc06      	bgt.n	80098dc <sin+0x1c>
 80098ce:	2300      	movs	r3, #0
 80098d0:	2200      	movs	r2, #0
 80098d2:	9300      	str	r3, [sp, #0]
 80098d4:	2300      	movs	r3, #0
 80098d6:	f002 fa6f 	bl	800bdb8 <__kernel_sin>
 80098da:	e006      	b.n	80098ea <sin+0x2a>
 80098dc:	4a1a      	ldr	r2, [pc, #104]	; (8009948 <sin+0x88>)
 80098de:	4293      	cmp	r3, r2
 80098e0:	dd05      	ble.n	80098ee <sin+0x2e>
 80098e2:	0002      	movs	r2, r0
 80098e4:	000b      	movs	r3, r1
 80098e6:	f7f8 fdbd 	bl	8002464 <__aeabi_dsub>
 80098ea:	b007      	add	sp, #28
 80098ec:	bd30      	pop	{r4, r5, pc}
 80098ee:	aa02      	add	r2, sp, #8
 80098f0:	f001 fb7e 	bl	800aff0 <__ieee754_rem_pio2>
 80098f4:	9c04      	ldr	r4, [sp, #16]
 80098f6:	9d05      	ldr	r5, [sp, #20]
 80098f8:	2303      	movs	r3, #3
 80098fa:	4003      	ands	r3, r0
 80098fc:	2b01      	cmp	r3, #1
 80098fe:	d00a      	beq.n	8009916 <sin+0x56>
 8009900:	9802      	ldr	r0, [sp, #8]
 8009902:	9903      	ldr	r1, [sp, #12]
 8009904:	2b02      	cmp	r3, #2
 8009906:	d00d      	beq.n	8009924 <sin+0x64>
 8009908:	2b00      	cmp	r3, #0
 800990a:	d115      	bne.n	8009938 <sin+0x78>
 800990c:	3301      	adds	r3, #1
 800990e:	9300      	str	r3, [sp, #0]
 8009910:	0022      	movs	r2, r4
 8009912:	002b      	movs	r3, r5
 8009914:	e7df      	b.n	80098d6 <sin+0x16>
 8009916:	0022      	movs	r2, r4
 8009918:	9802      	ldr	r0, [sp, #8]
 800991a:	9903      	ldr	r1, [sp, #12]
 800991c:	002b      	movs	r3, r5
 800991e:	f001 fdfb 	bl	800b518 <__kernel_cos>
 8009922:	e7e2      	b.n	80098ea <sin+0x2a>
 8009924:	2301      	movs	r3, #1
 8009926:	0022      	movs	r2, r4
 8009928:	9300      	str	r3, [sp, #0]
 800992a:	002b      	movs	r3, r5
 800992c:	f002 fa44 	bl	800bdb8 <__kernel_sin>
 8009930:	2380      	movs	r3, #128	; 0x80
 8009932:	061b      	lsls	r3, r3, #24
 8009934:	18c9      	adds	r1, r1, r3
 8009936:	e7d8      	b.n	80098ea <sin+0x2a>
 8009938:	0022      	movs	r2, r4
 800993a:	002b      	movs	r3, r5
 800993c:	f001 fdec 	bl	800b518 <__kernel_cos>
 8009940:	e7f6      	b.n	8009930 <sin+0x70>
 8009942:	46c0      	nop			; (mov r8, r8)
 8009944:	3fe921fb 	.word	0x3fe921fb
 8009948:	7fefffff 	.word	0x7fefffff

0800994c <acos>:
 800994c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800994e:	b08d      	sub	sp, #52	; 0x34
 8009950:	0004      	movs	r4, r0
 8009952:	000d      	movs	r5, r1
 8009954:	f000 faa0 	bl	8009e98 <__ieee754_acos>
 8009958:	2300      	movs	r3, #0
 800995a:	4e22      	ldr	r6, [pc, #136]	; (80099e4 <acos+0x98>)
 800995c:	9000      	str	r0, [sp, #0]
 800995e:	9101      	str	r1, [sp, #4]
 8009960:	56f3      	ldrsb	r3, [r6, r3]
 8009962:	3301      	adds	r3, #1
 8009964:	d03a      	beq.n	80099dc <acos+0x90>
 8009966:	0022      	movs	r2, r4
 8009968:	002b      	movs	r3, r5
 800996a:	0020      	movs	r0, r4
 800996c:	0029      	movs	r1, r5
 800996e:	f7f9 f88f 	bl	8002a90 <__aeabi_dcmpun>
 8009972:	1e07      	subs	r7, r0, #0
 8009974:	d132      	bne.n	80099dc <acos+0x90>
 8009976:	0020      	movs	r0, r4
 8009978:	0029      	movs	r1, r5
 800997a:	f002 facb 	bl	800bf14 <fabs>
 800997e:	2200      	movs	r2, #0
 8009980:	4b19      	ldr	r3, [pc, #100]	; (80099e8 <acos+0x9c>)
 8009982:	f7f6 fd6b 	bl	800045c <__aeabi_dcmpgt>
 8009986:	2800      	cmp	r0, #0
 8009988:	d028      	beq.n	80099dc <acos+0x90>
 800998a:	2301      	movs	r3, #1
 800998c:	9302      	str	r3, [sp, #8]
 800998e:	4b17      	ldr	r3, [pc, #92]	; (80099ec <acos+0xa0>)
 8009990:	4817      	ldr	r0, [pc, #92]	; (80099f0 <acos+0xa4>)
 8009992:	9303      	str	r3, [sp, #12]
 8009994:	970a      	str	r7, [sp, #40]	; 0x28
 8009996:	9406      	str	r4, [sp, #24]
 8009998:	9507      	str	r5, [sp, #28]
 800999a:	9404      	str	r4, [sp, #16]
 800999c:	9505      	str	r5, [sp, #20]
 800999e:	f002 fac7 	bl	800bf30 <nan>
 80099a2:	2300      	movs	r3, #0
 80099a4:	56f3      	ldrsb	r3, [r6, r3]
 80099a6:	9008      	str	r0, [sp, #32]
 80099a8:	9109      	str	r1, [sp, #36]	; 0x24
 80099aa:	2b02      	cmp	r3, #2
 80099ac:	d104      	bne.n	80099b8 <acos+0x6c>
 80099ae:	f7ff f9eb 	bl	8008d88 <__errno>
 80099b2:	2321      	movs	r3, #33	; 0x21
 80099b4:	6003      	str	r3, [r0, #0]
 80099b6:	e004      	b.n	80099c2 <acos+0x76>
 80099b8:	a802      	add	r0, sp, #8
 80099ba:	f002 fab7 	bl	800bf2c <matherr>
 80099be:	2800      	cmp	r0, #0
 80099c0:	d0f5      	beq.n	80099ae <acos+0x62>
 80099c2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80099c4:	9300      	str	r3, [sp, #0]
 80099c6:	2b00      	cmp	r3, #0
 80099c8:	d004      	beq.n	80099d4 <acos+0x88>
 80099ca:	f7ff f9dd 	bl	8008d88 <__errno>
 80099ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80099d0:	9300      	str	r3, [sp, #0]
 80099d2:	6003      	str	r3, [r0, #0]
 80099d4:	9b08      	ldr	r3, [sp, #32]
 80099d6:	9c09      	ldr	r4, [sp, #36]	; 0x24
 80099d8:	9300      	str	r3, [sp, #0]
 80099da:	9401      	str	r4, [sp, #4]
 80099dc:	9800      	ldr	r0, [sp, #0]
 80099de:	9901      	ldr	r1, [sp, #4]
 80099e0:	b00d      	add	sp, #52	; 0x34
 80099e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80099e4:	20000080 	.word	0x20000080
 80099e8:	3ff00000 	.word	0x3ff00000
 80099ec:	0800c4bb 	.word	0x0800c4bb
 80099f0:	0800c48d 	.word	0x0800c48d

080099f4 <asin>:
 80099f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80099f6:	b08d      	sub	sp, #52	; 0x34
 80099f8:	0004      	movs	r4, r0
 80099fa:	000d      	movs	r5, r1
 80099fc:	f000 fc42 	bl	800a284 <__ieee754_asin>
 8009a00:	2300      	movs	r3, #0
 8009a02:	4e22      	ldr	r6, [pc, #136]	; (8009a8c <asin+0x98>)
 8009a04:	9000      	str	r0, [sp, #0]
 8009a06:	9101      	str	r1, [sp, #4]
 8009a08:	56f3      	ldrsb	r3, [r6, r3]
 8009a0a:	3301      	adds	r3, #1
 8009a0c:	d03a      	beq.n	8009a84 <asin+0x90>
 8009a0e:	0022      	movs	r2, r4
 8009a10:	002b      	movs	r3, r5
 8009a12:	0020      	movs	r0, r4
 8009a14:	0029      	movs	r1, r5
 8009a16:	f7f9 f83b 	bl	8002a90 <__aeabi_dcmpun>
 8009a1a:	1e07      	subs	r7, r0, #0
 8009a1c:	d132      	bne.n	8009a84 <asin+0x90>
 8009a1e:	0020      	movs	r0, r4
 8009a20:	0029      	movs	r1, r5
 8009a22:	f002 fa77 	bl	800bf14 <fabs>
 8009a26:	2200      	movs	r2, #0
 8009a28:	4b19      	ldr	r3, [pc, #100]	; (8009a90 <asin+0x9c>)
 8009a2a:	f7f6 fd17 	bl	800045c <__aeabi_dcmpgt>
 8009a2e:	2800      	cmp	r0, #0
 8009a30:	d028      	beq.n	8009a84 <asin+0x90>
 8009a32:	2301      	movs	r3, #1
 8009a34:	9302      	str	r3, [sp, #8]
 8009a36:	4b17      	ldr	r3, [pc, #92]	; (8009a94 <asin+0xa0>)
 8009a38:	4817      	ldr	r0, [pc, #92]	; (8009a98 <asin+0xa4>)
 8009a3a:	9303      	str	r3, [sp, #12]
 8009a3c:	970a      	str	r7, [sp, #40]	; 0x28
 8009a3e:	9406      	str	r4, [sp, #24]
 8009a40:	9507      	str	r5, [sp, #28]
 8009a42:	9404      	str	r4, [sp, #16]
 8009a44:	9505      	str	r5, [sp, #20]
 8009a46:	f002 fa73 	bl	800bf30 <nan>
 8009a4a:	2300      	movs	r3, #0
 8009a4c:	56f3      	ldrsb	r3, [r6, r3]
 8009a4e:	9008      	str	r0, [sp, #32]
 8009a50:	9109      	str	r1, [sp, #36]	; 0x24
 8009a52:	2b02      	cmp	r3, #2
 8009a54:	d104      	bne.n	8009a60 <asin+0x6c>
 8009a56:	f7ff f997 	bl	8008d88 <__errno>
 8009a5a:	2321      	movs	r3, #33	; 0x21
 8009a5c:	6003      	str	r3, [r0, #0]
 8009a5e:	e004      	b.n	8009a6a <asin+0x76>
 8009a60:	a802      	add	r0, sp, #8
 8009a62:	f002 fa63 	bl	800bf2c <matherr>
 8009a66:	2800      	cmp	r0, #0
 8009a68:	d0f5      	beq.n	8009a56 <asin+0x62>
 8009a6a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009a6c:	9300      	str	r3, [sp, #0]
 8009a6e:	2b00      	cmp	r3, #0
 8009a70:	d004      	beq.n	8009a7c <asin+0x88>
 8009a72:	f7ff f989 	bl	8008d88 <__errno>
 8009a76:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009a78:	9300      	str	r3, [sp, #0]
 8009a7a:	6003      	str	r3, [r0, #0]
 8009a7c:	9b08      	ldr	r3, [sp, #32]
 8009a7e:	9c09      	ldr	r4, [sp, #36]	; 0x24
 8009a80:	9300      	str	r3, [sp, #0]
 8009a82:	9401      	str	r4, [sp, #4]
 8009a84:	9800      	ldr	r0, [sp, #0]
 8009a86:	9901      	ldr	r1, [sp, #4]
 8009a88:	b00d      	add	sp, #52	; 0x34
 8009a8a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009a8c:	20000080 	.word	0x20000080
 8009a90:	3ff00000 	.word	0x3ff00000
 8009a94:	0800c4c0 	.word	0x0800c4c0
 8009a98:	0800c48d 	.word	0x0800c48d

08009a9c <pow>:
 8009a9c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009a9e:	b091      	sub	sp, #68	; 0x44
 8009aa0:	001f      	movs	r7, r3
 8009aa2:	9000      	str	r0, [sp, #0]
 8009aa4:	9101      	str	r1, [sp, #4]
 8009aa6:	0016      	movs	r6, r2
 8009aa8:	f000 fdc4 	bl	800a634 <__ieee754_pow>
 8009aac:	4bc5      	ldr	r3, [pc, #788]	; (8009dc4 <pow+0x328>)
 8009aae:	0004      	movs	r4, r0
 8009ab0:	781b      	ldrb	r3, [r3, #0]
 8009ab2:	000d      	movs	r5, r1
 8009ab4:	b25b      	sxtb	r3, r3
 8009ab6:	9303      	str	r3, [sp, #12]
 8009ab8:	3301      	adds	r3, #1
 8009aba:	d100      	bne.n	8009abe <pow+0x22>
 8009abc:	e0d8      	b.n	8009c70 <pow+0x1d4>
 8009abe:	0032      	movs	r2, r6
 8009ac0:	003b      	movs	r3, r7
 8009ac2:	0030      	movs	r0, r6
 8009ac4:	0039      	movs	r1, r7
 8009ac6:	f7f8 ffe3 	bl	8002a90 <__aeabi_dcmpun>
 8009aca:	9004      	str	r0, [sp, #16]
 8009acc:	2800      	cmp	r0, #0
 8009ace:	d000      	beq.n	8009ad2 <pow+0x36>
 8009ad0:	e0ce      	b.n	8009c70 <pow+0x1d4>
 8009ad2:	9a00      	ldr	r2, [sp, #0]
 8009ad4:	9b01      	ldr	r3, [sp, #4]
 8009ad6:	0010      	movs	r0, r2
 8009ad8:	0019      	movs	r1, r3
 8009ada:	f7f8 ffd9 	bl	8002a90 <__aeabi_dcmpun>
 8009ade:	2200      	movs	r2, #0
 8009ae0:	9005      	str	r0, [sp, #20]
 8009ae2:	2800      	cmp	r0, #0
 8009ae4:	d020      	beq.n	8009b28 <pow+0x8c>
 8009ae6:	2300      	movs	r3, #0
 8009ae8:	0030      	movs	r0, r6
 8009aea:	0039      	movs	r1, r7
 8009aec:	f7f6 fc9c 	bl	8000428 <__aeabi_dcmpeq>
 8009af0:	2800      	cmp	r0, #0
 8009af2:	d100      	bne.n	8009af6 <pow+0x5a>
 8009af4:	e0bc      	b.n	8009c70 <pow+0x1d4>
 8009af6:	2301      	movs	r3, #1
 8009af8:	2200      	movs	r2, #0
 8009afa:	9306      	str	r3, [sp, #24]
 8009afc:	4bb2      	ldr	r3, [pc, #712]	; (8009dc8 <pow+0x32c>)
 8009afe:	960a      	str	r6, [sp, #40]	; 0x28
 8009b00:	970b      	str	r7, [sp, #44]	; 0x2c
 8009b02:	9307      	str	r3, [sp, #28]
 8009b04:	9b04      	ldr	r3, [sp, #16]
 8009b06:	930e      	str	r3, [sp, #56]	; 0x38
 8009b08:	9b00      	ldr	r3, [sp, #0]
 8009b0a:	9c01      	ldr	r4, [sp, #4]
 8009b0c:	9308      	str	r3, [sp, #32]
 8009b0e:	9409      	str	r4, [sp, #36]	; 0x24
 8009b10:	4bae      	ldr	r3, [pc, #696]	; (8009dcc <pow+0x330>)
 8009b12:	920c      	str	r2, [sp, #48]	; 0x30
 8009b14:	930d      	str	r3, [sp, #52]	; 0x34
 8009b16:	9b03      	ldr	r3, [sp, #12]
 8009b18:	2b02      	cmp	r3, #2
 8009b1a:	d035      	beq.n	8009b88 <pow+0xec>
 8009b1c:	a806      	add	r0, sp, #24
 8009b1e:	f002 fa05 	bl	800bf2c <matherr>
 8009b22:	2800      	cmp	r0, #0
 8009b24:	d127      	bne.n	8009b76 <pow+0xda>
 8009b26:	e05c      	b.n	8009be2 <pow+0x146>
 8009b28:	2300      	movs	r3, #0
 8009b2a:	9800      	ldr	r0, [sp, #0]
 8009b2c:	9901      	ldr	r1, [sp, #4]
 8009b2e:	f7f6 fc7b 	bl	8000428 <__aeabi_dcmpeq>
 8009b32:	2800      	cmp	r0, #0
 8009b34:	d05a      	beq.n	8009bec <pow+0x150>
 8009b36:	2200      	movs	r2, #0
 8009b38:	2300      	movs	r3, #0
 8009b3a:	0030      	movs	r0, r6
 8009b3c:	0039      	movs	r1, r7
 8009b3e:	f7f6 fc73 	bl	8000428 <__aeabi_dcmpeq>
 8009b42:	9004      	str	r0, [sp, #16]
 8009b44:	2800      	cmp	r0, #0
 8009b46:	d022      	beq.n	8009b8e <pow+0xf2>
 8009b48:	2301      	movs	r3, #1
 8009b4a:	9306      	str	r3, [sp, #24]
 8009b4c:	4b9e      	ldr	r3, [pc, #632]	; (8009dc8 <pow+0x32c>)
 8009b4e:	960a      	str	r6, [sp, #40]	; 0x28
 8009b50:	970b      	str	r7, [sp, #44]	; 0x2c
 8009b52:	9307      	str	r3, [sp, #28]
 8009b54:	9b05      	ldr	r3, [sp, #20]
 8009b56:	930e      	str	r3, [sp, #56]	; 0x38
 8009b58:	9b00      	ldr	r3, [sp, #0]
 8009b5a:	9c01      	ldr	r4, [sp, #4]
 8009b5c:	9308      	str	r3, [sp, #32]
 8009b5e:	9409      	str	r4, [sp, #36]	; 0x24
 8009b60:	2300      	movs	r3, #0
 8009b62:	2400      	movs	r4, #0
 8009b64:	930c      	str	r3, [sp, #48]	; 0x30
 8009b66:	940d      	str	r4, [sp, #52]	; 0x34
 8009b68:	9b03      	ldr	r3, [sp, #12]
 8009b6a:	2b00      	cmp	r3, #0
 8009b6c:	d0d6      	beq.n	8009b1c <pow+0x80>
 8009b6e:	2200      	movs	r2, #0
 8009b70:	4b96      	ldr	r3, [pc, #600]	; (8009dcc <pow+0x330>)
 8009b72:	920c      	str	r2, [sp, #48]	; 0x30
 8009b74:	930d      	str	r3, [sp, #52]	; 0x34
 8009b76:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009b78:	9300      	str	r3, [sp, #0]
 8009b7a:	2b00      	cmp	r3, #0
 8009b7c:	d004      	beq.n	8009b88 <pow+0xec>
 8009b7e:	f7ff f903 	bl	8008d88 <__errno>
 8009b82:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009b84:	9300      	str	r3, [sp, #0]
 8009b86:	6003      	str	r3, [r0, #0]
 8009b88:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8009b8a:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8009b8c:	e070      	b.n	8009c70 <pow+0x1d4>
 8009b8e:	0030      	movs	r0, r6
 8009b90:	0039      	movs	r1, r7
 8009b92:	f002 f9c3 	bl	800bf1c <finite>
 8009b96:	2800      	cmp	r0, #0
 8009b98:	d06a      	beq.n	8009c70 <pow+0x1d4>
 8009b9a:	2200      	movs	r2, #0
 8009b9c:	2300      	movs	r3, #0
 8009b9e:	0030      	movs	r0, r6
 8009ba0:	0039      	movs	r1, r7
 8009ba2:	f7f6 fc47 	bl	8000434 <__aeabi_dcmplt>
 8009ba6:	2800      	cmp	r0, #0
 8009ba8:	d062      	beq.n	8009c70 <pow+0x1d4>
 8009baa:	2301      	movs	r3, #1
 8009bac:	9306      	str	r3, [sp, #24]
 8009bae:	4b86      	ldr	r3, [pc, #536]	; (8009dc8 <pow+0x32c>)
 8009bb0:	960a      	str	r6, [sp, #40]	; 0x28
 8009bb2:	970b      	str	r7, [sp, #44]	; 0x2c
 8009bb4:	9307      	str	r3, [sp, #28]
 8009bb6:	9b04      	ldr	r3, [sp, #16]
 8009bb8:	930e      	str	r3, [sp, #56]	; 0x38
 8009bba:	9b00      	ldr	r3, [sp, #0]
 8009bbc:	9c01      	ldr	r4, [sp, #4]
 8009bbe:	9308      	str	r3, [sp, #32]
 8009bc0:	9409      	str	r4, [sp, #36]	; 0x24
 8009bc2:	4b80      	ldr	r3, [pc, #512]	; (8009dc4 <pow+0x328>)
 8009bc4:	781b      	ldrb	r3, [r3, #0]
 8009bc6:	b25b      	sxtb	r3, r3
 8009bc8:	2b00      	cmp	r3, #0
 8009bca:	d104      	bne.n	8009bd6 <pow+0x13a>
 8009bcc:	2300      	movs	r3, #0
 8009bce:	2400      	movs	r4, #0
 8009bd0:	930c      	str	r3, [sp, #48]	; 0x30
 8009bd2:	940d      	str	r4, [sp, #52]	; 0x34
 8009bd4:	e7a2      	b.n	8009b1c <pow+0x80>
 8009bd6:	2000      	movs	r0, #0
 8009bd8:	497d      	ldr	r1, [pc, #500]	; (8009dd0 <pow+0x334>)
 8009bda:	900c      	str	r0, [sp, #48]	; 0x30
 8009bdc:	910d      	str	r1, [sp, #52]	; 0x34
 8009bde:	2b02      	cmp	r3, #2
 8009be0:	d19c      	bne.n	8009b1c <pow+0x80>
 8009be2:	f7ff f8d1 	bl	8008d88 <__errno>
 8009be6:	2321      	movs	r3, #33	; 0x21
 8009be8:	6003      	str	r3, [r0, #0]
 8009bea:	e7c4      	b.n	8009b76 <pow+0xda>
 8009bec:	0020      	movs	r0, r4
 8009bee:	0029      	movs	r1, r5
 8009bf0:	f002 f994 	bl	800bf1c <finite>
 8009bf4:	9003      	str	r0, [sp, #12]
 8009bf6:	2800      	cmp	r0, #0
 8009bf8:	d000      	beq.n	8009bfc <pow+0x160>
 8009bfa:	e0ab      	b.n	8009d54 <pow+0x2b8>
 8009bfc:	9800      	ldr	r0, [sp, #0]
 8009bfe:	9901      	ldr	r1, [sp, #4]
 8009c00:	f002 f98c 	bl	800bf1c <finite>
 8009c04:	2800      	cmp	r0, #0
 8009c06:	d100      	bne.n	8009c0a <pow+0x16e>
 8009c08:	e0a4      	b.n	8009d54 <pow+0x2b8>
 8009c0a:	0030      	movs	r0, r6
 8009c0c:	0039      	movs	r1, r7
 8009c0e:	f002 f985 	bl	800bf1c <finite>
 8009c12:	2800      	cmp	r0, #0
 8009c14:	d100      	bne.n	8009c18 <pow+0x17c>
 8009c16:	e09d      	b.n	8009d54 <pow+0x2b8>
 8009c18:	002b      	movs	r3, r5
 8009c1a:	0022      	movs	r2, r4
 8009c1c:	0020      	movs	r0, r4
 8009c1e:	0029      	movs	r1, r5
 8009c20:	f7f8 ff36 	bl	8002a90 <__aeabi_dcmpun>
 8009c24:	2500      	movs	r5, #0
 8009c26:	4b67      	ldr	r3, [pc, #412]	; (8009dc4 <pow+0x328>)
 8009c28:	ac06      	add	r4, sp, #24
 8009c2a:	575d      	ldrsb	r5, [r3, r5]
 8009c2c:	4b66      	ldr	r3, [pc, #408]	; (8009dc8 <pow+0x32c>)
 8009c2e:	2800      	cmp	r0, #0
 8009c30:	d02f      	beq.n	8009c92 <pow+0x1f6>
 8009c32:	2201      	movs	r2, #1
 8009c34:	6063      	str	r3, [r4, #4]
 8009c36:	9b03      	ldr	r3, [sp, #12]
 8009c38:	9206      	str	r2, [sp, #24]
 8009c3a:	6223      	str	r3, [r4, #32]
 8009c3c:	6126      	str	r6, [r4, #16]
 8009c3e:	6167      	str	r7, [r4, #20]
 8009c40:	9a00      	ldr	r2, [sp, #0]
 8009c42:	9b01      	ldr	r3, [sp, #4]
 8009c44:	60a2      	str	r2, [r4, #8]
 8009c46:	60e3      	str	r3, [r4, #12]
 8009c48:	2200      	movs	r2, #0
 8009c4a:	2300      	movs	r3, #0
 8009c4c:	2d00      	cmp	r5, #0
 8009c4e:	d113      	bne.n	8009c78 <pow+0x1dc>
 8009c50:	61a2      	str	r2, [r4, #24]
 8009c52:	61e3      	str	r3, [r4, #28]
 8009c54:	0020      	movs	r0, r4
 8009c56:	f002 f969 	bl	800bf2c <matherr>
 8009c5a:	2800      	cmp	r0, #0
 8009c5c:	d014      	beq.n	8009c88 <pow+0x1ec>
 8009c5e:	6a23      	ldr	r3, [r4, #32]
 8009c60:	2b00      	cmp	r3, #0
 8009c62:	d003      	beq.n	8009c6c <pow+0x1d0>
 8009c64:	f7ff f890 	bl	8008d88 <__errno>
 8009c68:	6a23      	ldr	r3, [r4, #32]
 8009c6a:	6003      	str	r3, [r0, #0]
 8009c6c:	69e5      	ldr	r5, [r4, #28]
 8009c6e:	69a4      	ldr	r4, [r4, #24]
 8009c70:	0020      	movs	r0, r4
 8009c72:	0029      	movs	r1, r5
 8009c74:	b011      	add	sp, #68	; 0x44
 8009c76:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009c78:	0010      	movs	r0, r2
 8009c7a:	0019      	movs	r1, r3
 8009c7c:	f7f7 fd3e 	bl	80016fc <__aeabi_ddiv>
 8009c80:	61a0      	str	r0, [r4, #24]
 8009c82:	61e1      	str	r1, [r4, #28]
 8009c84:	2d02      	cmp	r5, #2
 8009c86:	d1e5      	bne.n	8009c54 <pow+0x1b8>
 8009c88:	f7ff f87e 	bl	8008d88 <__errno>
 8009c8c:	2321      	movs	r3, #33	; 0x21
 8009c8e:	6003      	str	r3, [r0, #0]
 8009c90:	e7e5      	b.n	8009c5e <pow+0x1c2>
 8009c92:	2203      	movs	r2, #3
 8009c94:	6063      	str	r3, [r4, #4]
 8009c96:	9206      	str	r2, [sp, #24]
 8009c98:	6220      	str	r0, [r4, #32]
 8009c9a:	9a00      	ldr	r2, [sp, #0]
 8009c9c:	9b01      	ldr	r3, [sp, #4]
 8009c9e:	6126      	str	r6, [r4, #16]
 8009ca0:	6167      	str	r7, [r4, #20]
 8009ca2:	60a2      	str	r2, [r4, #8]
 8009ca4:	60e3      	str	r3, [r4, #12]
 8009ca6:	2d00      	cmp	r5, #0
 8009ca8:	d12c      	bne.n	8009d04 <pow+0x268>
 8009caa:	9800      	ldr	r0, [sp, #0]
 8009cac:	9901      	ldr	r1, [sp, #4]
 8009cae:	22e0      	movs	r2, #224	; 0xe0
 8009cb0:	4b48      	ldr	r3, [pc, #288]	; (8009dd4 <pow+0x338>)
 8009cb2:	0612      	lsls	r2, r2, #24
 8009cb4:	61a2      	str	r2, [r4, #24]
 8009cb6:	61e3      	str	r3, [r4, #28]
 8009cb8:	2200      	movs	r2, #0
 8009cba:	2300      	movs	r3, #0
 8009cbc:	f7f6 fbba 	bl	8000434 <__aeabi_dcmplt>
 8009cc0:	2800      	cmp	r0, #0
 8009cc2:	d040      	beq.n	8009d46 <pow+0x2aa>
 8009cc4:	2200      	movs	r2, #0
 8009cc6:	4b44      	ldr	r3, [pc, #272]	; (8009dd8 <pow+0x33c>)
 8009cc8:	0030      	movs	r0, r6
 8009cca:	0039      	movs	r1, r7
 8009ccc:	f7f8 f94a 	bl	8001f64 <__aeabi_dmul>
 8009cd0:	0006      	movs	r6, r0
 8009cd2:	000f      	movs	r7, r1
 8009cd4:	f002 f932 	bl	800bf3c <rint>
 8009cd8:	0002      	movs	r2, r0
 8009cda:	000b      	movs	r3, r1
 8009cdc:	0030      	movs	r0, r6
 8009cde:	0039      	movs	r1, r7
 8009ce0:	f7f6 fba2 	bl	8000428 <__aeabi_dcmpeq>
 8009ce4:	2800      	cmp	r0, #0
 8009ce6:	d104      	bne.n	8009cf2 <pow+0x256>
 8009ce8:	22e0      	movs	r2, #224	; 0xe0
 8009cea:	4b3c      	ldr	r3, [pc, #240]	; (8009ddc <pow+0x340>)
 8009cec:	0612      	lsls	r2, r2, #24
 8009cee:	61a2      	str	r2, [r4, #24]
 8009cf0:	61e3      	str	r3, [r4, #28]
 8009cf2:	4b34      	ldr	r3, [pc, #208]	; (8009dc4 <pow+0x328>)
 8009cf4:	781b      	ldrb	r3, [r3, #0]
 8009cf6:	b25b      	sxtb	r3, r3
 8009cf8:	2b02      	cmp	r3, #2
 8009cfa:	d124      	bne.n	8009d46 <pow+0x2aa>
 8009cfc:	f7ff f844 	bl	8008d88 <__errno>
 8009d00:	2322      	movs	r3, #34	; 0x22
 8009d02:	e7c4      	b.n	8009c8e <pow+0x1f2>
 8009d04:	2200      	movs	r2, #0
 8009d06:	9800      	ldr	r0, [sp, #0]
 8009d08:	9901      	ldr	r1, [sp, #4]
 8009d0a:	4b35      	ldr	r3, [pc, #212]	; (8009de0 <pow+0x344>)
 8009d0c:	61a2      	str	r2, [r4, #24]
 8009d0e:	61e3      	str	r3, [r4, #28]
 8009d10:	2200      	movs	r2, #0
 8009d12:	2300      	movs	r3, #0
 8009d14:	f7f6 fb8e 	bl	8000434 <__aeabi_dcmplt>
 8009d18:	2800      	cmp	r0, #0
 8009d1a:	d0ea      	beq.n	8009cf2 <pow+0x256>
 8009d1c:	2200      	movs	r2, #0
 8009d1e:	4b2e      	ldr	r3, [pc, #184]	; (8009dd8 <pow+0x33c>)
 8009d20:	0030      	movs	r0, r6
 8009d22:	0039      	movs	r1, r7
 8009d24:	f7f8 f91e 	bl	8001f64 <__aeabi_dmul>
 8009d28:	0006      	movs	r6, r0
 8009d2a:	000f      	movs	r7, r1
 8009d2c:	f002 f906 	bl	800bf3c <rint>
 8009d30:	0002      	movs	r2, r0
 8009d32:	000b      	movs	r3, r1
 8009d34:	0030      	movs	r0, r6
 8009d36:	0039      	movs	r1, r7
 8009d38:	f7f6 fb76 	bl	8000428 <__aeabi_dcmpeq>
 8009d3c:	2800      	cmp	r0, #0
 8009d3e:	d1d8      	bne.n	8009cf2 <pow+0x256>
 8009d40:	2200      	movs	r2, #0
 8009d42:	4b23      	ldr	r3, [pc, #140]	; (8009dd0 <pow+0x334>)
 8009d44:	e7d3      	b.n	8009cee <pow+0x252>
 8009d46:	0020      	movs	r0, r4
 8009d48:	f002 f8f0 	bl	800bf2c <matherr>
 8009d4c:	2800      	cmp	r0, #0
 8009d4e:	d000      	beq.n	8009d52 <pow+0x2b6>
 8009d50:	e785      	b.n	8009c5e <pow+0x1c2>
 8009d52:	e7d3      	b.n	8009cfc <pow+0x260>
 8009d54:	2200      	movs	r2, #0
 8009d56:	2300      	movs	r3, #0
 8009d58:	0020      	movs	r0, r4
 8009d5a:	0029      	movs	r1, r5
 8009d5c:	f7f6 fb64 	bl	8000428 <__aeabi_dcmpeq>
 8009d60:	2800      	cmp	r0, #0
 8009d62:	d100      	bne.n	8009d66 <pow+0x2ca>
 8009d64:	e784      	b.n	8009c70 <pow+0x1d4>
 8009d66:	9800      	ldr	r0, [sp, #0]
 8009d68:	9901      	ldr	r1, [sp, #4]
 8009d6a:	f002 f8d7 	bl	800bf1c <finite>
 8009d6e:	2800      	cmp	r0, #0
 8009d70:	d100      	bne.n	8009d74 <pow+0x2d8>
 8009d72:	e77d      	b.n	8009c70 <pow+0x1d4>
 8009d74:	0030      	movs	r0, r6
 8009d76:	0039      	movs	r1, r7
 8009d78:	f002 f8d0 	bl	800bf1c <finite>
 8009d7c:	2800      	cmp	r0, #0
 8009d7e:	d100      	bne.n	8009d82 <pow+0x2e6>
 8009d80:	e776      	b.n	8009c70 <pow+0x1d4>
 8009d82:	2304      	movs	r3, #4
 8009d84:	9306      	str	r3, [sp, #24]
 8009d86:	4b10      	ldr	r3, [pc, #64]	; (8009dc8 <pow+0x32c>)
 8009d88:	960a      	str	r6, [sp, #40]	; 0x28
 8009d8a:	970b      	str	r7, [sp, #44]	; 0x2c
 8009d8c:	9307      	str	r3, [sp, #28]
 8009d8e:	2300      	movs	r3, #0
 8009d90:	930e      	str	r3, [sp, #56]	; 0x38
 8009d92:	9b00      	ldr	r3, [sp, #0]
 8009d94:	9c01      	ldr	r4, [sp, #4]
 8009d96:	9308      	str	r3, [sp, #32]
 8009d98:	9409      	str	r4, [sp, #36]	; 0x24
 8009d9a:	2300      	movs	r3, #0
 8009d9c:	2400      	movs	r4, #0
 8009d9e:	930c      	str	r3, [sp, #48]	; 0x30
 8009da0:	940d      	str	r4, [sp, #52]	; 0x34
 8009da2:	4b08      	ldr	r3, [pc, #32]	; (8009dc4 <pow+0x328>)
 8009da4:	781b      	ldrb	r3, [r3, #0]
 8009da6:	b25b      	sxtb	r3, r3
 8009da8:	2b02      	cmp	r3, #2
 8009daa:	d103      	bne.n	8009db4 <pow+0x318>
 8009dac:	f7fe ffec 	bl	8008d88 <__errno>
 8009db0:	2322      	movs	r3, #34	; 0x22
 8009db2:	e719      	b.n	8009be8 <pow+0x14c>
 8009db4:	a806      	add	r0, sp, #24
 8009db6:	f002 f8b9 	bl	800bf2c <matherr>
 8009dba:	2800      	cmp	r0, #0
 8009dbc:	d000      	beq.n	8009dc0 <pow+0x324>
 8009dbe:	e6da      	b.n	8009b76 <pow+0xda>
 8009dc0:	e7f4      	b.n	8009dac <pow+0x310>
 8009dc2:	46c0      	nop			; (mov r8, r8)
 8009dc4:	20000080 	.word	0x20000080
 8009dc8:	0800c4c5 	.word	0x0800c4c5
 8009dcc:	3ff00000 	.word	0x3ff00000
 8009dd0:	fff00000 	.word	0xfff00000
 8009dd4:	47efffff 	.word	0x47efffff
 8009dd8:	3fe00000 	.word	0x3fe00000
 8009ddc:	c7efffff 	.word	0xc7efffff
 8009de0:	7ff00000 	.word	0x7ff00000

08009de4 <sqrt>:
 8009de4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009de6:	b08f      	sub	sp, #60	; 0x3c
 8009de8:	0004      	movs	r4, r0
 8009dea:	000d      	movs	r5, r1
 8009dec:	f001 fae4 	bl	800b3b8 <__ieee754_sqrt>
 8009df0:	4b27      	ldr	r3, [pc, #156]	; (8009e90 <sqrt+0xac>)
 8009df2:	9000      	str	r0, [sp, #0]
 8009df4:	9101      	str	r1, [sp, #4]
 8009df6:	781b      	ldrb	r3, [r3, #0]
 8009df8:	b25b      	sxtb	r3, r3
 8009dfa:	9302      	str	r3, [sp, #8]
 8009dfc:	3301      	adds	r3, #1
 8009dfe:	d033      	beq.n	8009e68 <sqrt+0x84>
 8009e00:	0022      	movs	r2, r4
 8009e02:	002b      	movs	r3, r5
 8009e04:	0020      	movs	r0, r4
 8009e06:	0029      	movs	r1, r5
 8009e08:	f7f8 fe42 	bl	8002a90 <__aeabi_dcmpun>
 8009e0c:	9003      	str	r0, [sp, #12]
 8009e0e:	2800      	cmp	r0, #0
 8009e10:	d12a      	bne.n	8009e68 <sqrt+0x84>
 8009e12:	2600      	movs	r6, #0
 8009e14:	2700      	movs	r7, #0
 8009e16:	0032      	movs	r2, r6
 8009e18:	003b      	movs	r3, r7
 8009e1a:	0020      	movs	r0, r4
 8009e1c:	0029      	movs	r1, r5
 8009e1e:	f7f6 fb09 	bl	8000434 <__aeabi_dcmplt>
 8009e22:	2800      	cmp	r0, #0
 8009e24:	d020      	beq.n	8009e68 <sqrt+0x84>
 8009e26:	2301      	movs	r3, #1
 8009e28:	9304      	str	r3, [sp, #16]
 8009e2a:	4b1a      	ldr	r3, [pc, #104]	; (8009e94 <sqrt+0xb0>)
 8009e2c:	9408      	str	r4, [sp, #32]
 8009e2e:	9509      	str	r5, [sp, #36]	; 0x24
 8009e30:	9305      	str	r3, [sp, #20]
 8009e32:	9b03      	ldr	r3, [sp, #12]
 8009e34:	9406      	str	r4, [sp, #24]
 8009e36:	9507      	str	r5, [sp, #28]
 8009e38:	930c      	str	r3, [sp, #48]	; 0x30
 8009e3a:	9b02      	ldr	r3, [sp, #8]
 8009e3c:	2b00      	cmp	r3, #0
 8009e3e:	d117      	bne.n	8009e70 <sqrt+0x8c>
 8009e40:	960a      	str	r6, [sp, #40]	; 0x28
 8009e42:	970b      	str	r7, [sp, #44]	; 0x2c
 8009e44:	a804      	add	r0, sp, #16
 8009e46:	f002 f871 	bl	800bf2c <matherr>
 8009e4a:	2800      	cmp	r0, #0
 8009e4c:	d01b      	beq.n	8009e86 <sqrt+0xa2>
 8009e4e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009e50:	9302      	str	r3, [sp, #8]
 8009e52:	2b00      	cmp	r3, #0
 8009e54:	d004      	beq.n	8009e60 <sqrt+0x7c>
 8009e56:	f7fe ff97 	bl	8008d88 <__errno>
 8009e5a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009e5c:	9302      	str	r3, [sp, #8]
 8009e5e:	6003      	str	r3, [r0, #0]
 8009e60:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009e62:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8009e64:	9300      	str	r3, [sp, #0]
 8009e66:	9401      	str	r4, [sp, #4]
 8009e68:	9800      	ldr	r0, [sp, #0]
 8009e6a:	9901      	ldr	r1, [sp, #4]
 8009e6c:	b00f      	add	sp, #60	; 0x3c
 8009e6e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009e70:	003b      	movs	r3, r7
 8009e72:	0032      	movs	r2, r6
 8009e74:	0030      	movs	r0, r6
 8009e76:	0039      	movs	r1, r7
 8009e78:	f7f7 fc40 	bl	80016fc <__aeabi_ddiv>
 8009e7c:	9b02      	ldr	r3, [sp, #8]
 8009e7e:	900a      	str	r0, [sp, #40]	; 0x28
 8009e80:	910b      	str	r1, [sp, #44]	; 0x2c
 8009e82:	2b02      	cmp	r3, #2
 8009e84:	d1de      	bne.n	8009e44 <sqrt+0x60>
 8009e86:	f7fe ff7f 	bl	8008d88 <__errno>
 8009e8a:	2321      	movs	r3, #33	; 0x21
 8009e8c:	6003      	str	r3, [r0, #0]
 8009e8e:	e7de      	b.n	8009e4e <sqrt+0x6a>
 8009e90:	20000080 	.word	0x20000080
 8009e94:	0800c4c9 	.word	0x0800c4c9

08009e98 <__ieee754_acos>:
 8009e98:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009e9a:	004b      	lsls	r3, r1, #1
 8009e9c:	000c      	movs	r4, r1
 8009e9e:	49da      	ldr	r1, [pc, #872]	; (800a208 <__ieee754_acos+0x370>)
 8009ea0:	b085      	sub	sp, #20
 8009ea2:	0005      	movs	r5, r0
 8009ea4:	085b      	lsrs	r3, r3, #1
 8009ea6:	428b      	cmp	r3, r1
 8009ea8:	dd14      	ble.n	8009ed4 <__ieee754_acos+0x3c>
 8009eaa:	49d8      	ldr	r1, [pc, #864]	; (800a20c <__ieee754_acos+0x374>)
 8009eac:	185b      	adds	r3, r3, r1
 8009eae:	4303      	orrs	r3, r0
 8009eb0:	d106      	bne.n	8009ec0 <__ieee754_acos+0x28>
 8009eb2:	2c00      	cmp	r4, #0
 8009eb4:	dd00      	ble.n	8009eb8 <__ieee754_acos+0x20>
 8009eb6:	e1a0      	b.n	800a1fa <__ieee754_acos+0x362>
 8009eb8:	48d5      	ldr	r0, [pc, #852]	; (800a210 <__ieee754_acos+0x378>)
 8009eba:	49d6      	ldr	r1, [pc, #856]	; (800a214 <__ieee754_acos+0x37c>)
 8009ebc:	b005      	add	sp, #20
 8009ebe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009ec0:	0023      	movs	r3, r4
 8009ec2:	0002      	movs	r2, r0
 8009ec4:	0021      	movs	r1, r4
 8009ec6:	f7f8 facd 	bl	8002464 <__aeabi_dsub>
 8009eca:	0002      	movs	r2, r0
 8009ecc:	000b      	movs	r3, r1
 8009ece:	f7f7 fc15 	bl	80016fc <__aeabi_ddiv>
 8009ed2:	e7f3      	b.n	8009ebc <__ieee754_acos+0x24>
 8009ed4:	49d0      	ldr	r1, [pc, #832]	; (800a218 <__ieee754_acos+0x380>)
 8009ed6:	428b      	cmp	r3, r1
 8009ed8:	dc77      	bgt.n	8009fca <__ieee754_acos+0x132>
 8009eda:	4ad0      	ldr	r2, [pc, #832]	; (800a21c <__ieee754_acos+0x384>)
 8009edc:	4293      	cmp	r3, r2
 8009ede:	dc00      	bgt.n	8009ee2 <__ieee754_acos+0x4a>
 8009ee0:	e18e      	b.n	800a200 <__ieee754_acos+0x368>
 8009ee2:	0002      	movs	r2, r0
 8009ee4:	0023      	movs	r3, r4
 8009ee6:	0021      	movs	r1, r4
 8009ee8:	f7f8 f83c 	bl	8001f64 <__aeabi_dmul>
 8009eec:	0006      	movs	r6, r0
 8009eee:	000f      	movs	r7, r1
 8009ef0:	4acb      	ldr	r2, [pc, #812]	; (800a220 <__ieee754_acos+0x388>)
 8009ef2:	4bcc      	ldr	r3, [pc, #816]	; (800a224 <__ieee754_acos+0x38c>)
 8009ef4:	f7f8 f836 	bl	8001f64 <__aeabi_dmul>
 8009ef8:	4acb      	ldr	r2, [pc, #812]	; (800a228 <__ieee754_acos+0x390>)
 8009efa:	4bcc      	ldr	r3, [pc, #816]	; (800a22c <__ieee754_acos+0x394>)
 8009efc:	f7f7 f8ee 	bl	80010dc <__aeabi_dadd>
 8009f00:	0032      	movs	r2, r6
 8009f02:	003b      	movs	r3, r7
 8009f04:	f7f8 f82e 	bl	8001f64 <__aeabi_dmul>
 8009f08:	4ac9      	ldr	r2, [pc, #804]	; (800a230 <__ieee754_acos+0x398>)
 8009f0a:	4bca      	ldr	r3, [pc, #808]	; (800a234 <__ieee754_acos+0x39c>)
 8009f0c:	f7f8 faaa 	bl	8002464 <__aeabi_dsub>
 8009f10:	0032      	movs	r2, r6
 8009f12:	003b      	movs	r3, r7
 8009f14:	f7f8 f826 	bl	8001f64 <__aeabi_dmul>
 8009f18:	4ac7      	ldr	r2, [pc, #796]	; (800a238 <__ieee754_acos+0x3a0>)
 8009f1a:	4bc8      	ldr	r3, [pc, #800]	; (800a23c <__ieee754_acos+0x3a4>)
 8009f1c:	f7f7 f8de 	bl	80010dc <__aeabi_dadd>
 8009f20:	0032      	movs	r2, r6
 8009f22:	003b      	movs	r3, r7
 8009f24:	f7f8 f81e 	bl	8001f64 <__aeabi_dmul>
 8009f28:	4ac5      	ldr	r2, [pc, #788]	; (800a240 <__ieee754_acos+0x3a8>)
 8009f2a:	4bc6      	ldr	r3, [pc, #792]	; (800a244 <__ieee754_acos+0x3ac>)
 8009f2c:	f7f8 fa9a 	bl	8002464 <__aeabi_dsub>
 8009f30:	0032      	movs	r2, r6
 8009f32:	003b      	movs	r3, r7
 8009f34:	f7f8 f816 	bl	8001f64 <__aeabi_dmul>
 8009f38:	4ac3      	ldr	r2, [pc, #780]	; (800a248 <__ieee754_acos+0x3b0>)
 8009f3a:	4bc4      	ldr	r3, [pc, #784]	; (800a24c <__ieee754_acos+0x3b4>)
 8009f3c:	f7f7 f8ce 	bl	80010dc <__aeabi_dadd>
 8009f40:	0032      	movs	r2, r6
 8009f42:	003b      	movs	r3, r7
 8009f44:	f7f8 f80e 	bl	8001f64 <__aeabi_dmul>
 8009f48:	4ac1      	ldr	r2, [pc, #772]	; (800a250 <__ieee754_acos+0x3b8>)
 8009f4a:	9000      	str	r0, [sp, #0]
 8009f4c:	9101      	str	r1, [sp, #4]
 8009f4e:	4bc1      	ldr	r3, [pc, #772]	; (800a254 <__ieee754_acos+0x3bc>)
 8009f50:	0030      	movs	r0, r6
 8009f52:	0039      	movs	r1, r7
 8009f54:	f7f8 f806 	bl	8001f64 <__aeabi_dmul>
 8009f58:	4abf      	ldr	r2, [pc, #764]	; (800a258 <__ieee754_acos+0x3c0>)
 8009f5a:	4bc0      	ldr	r3, [pc, #768]	; (800a25c <__ieee754_acos+0x3c4>)
 8009f5c:	f7f8 fa82 	bl	8002464 <__aeabi_dsub>
 8009f60:	0032      	movs	r2, r6
 8009f62:	003b      	movs	r3, r7
 8009f64:	f7f7 fffe 	bl	8001f64 <__aeabi_dmul>
 8009f68:	4abd      	ldr	r2, [pc, #756]	; (800a260 <__ieee754_acos+0x3c8>)
 8009f6a:	4bbe      	ldr	r3, [pc, #760]	; (800a264 <__ieee754_acos+0x3cc>)
 8009f6c:	f7f7 f8b6 	bl	80010dc <__aeabi_dadd>
 8009f70:	0032      	movs	r2, r6
 8009f72:	003b      	movs	r3, r7
 8009f74:	f7f7 fff6 	bl	8001f64 <__aeabi_dmul>
 8009f78:	4abb      	ldr	r2, [pc, #748]	; (800a268 <__ieee754_acos+0x3d0>)
 8009f7a:	4bbc      	ldr	r3, [pc, #752]	; (800a26c <__ieee754_acos+0x3d4>)
 8009f7c:	f7f8 fa72 	bl	8002464 <__aeabi_dsub>
 8009f80:	0032      	movs	r2, r6
 8009f82:	003b      	movs	r3, r7
 8009f84:	f7f7 ffee 	bl	8001f64 <__aeabi_dmul>
 8009f88:	2200      	movs	r2, #0
 8009f8a:	4bb9      	ldr	r3, [pc, #740]	; (800a270 <__ieee754_acos+0x3d8>)
 8009f8c:	f7f7 f8a6 	bl	80010dc <__aeabi_dadd>
 8009f90:	0002      	movs	r2, r0
 8009f92:	000b      	movs	r3, r1
 8009f94:	9800      	ldr	r0, [sp, #0]
 8009f96:	9901      	ldr	r1, [sp, #4]
 8009f98:	f7f7 fbb0 	bl	80016fc <__aeabi_ddiv>
 8009f9c:	002a      	movs	r2, r5
 8009f9e:	0023      	movs	r3, r4
 8009fa0:	f7f7 ffe0 	bl	8001f64 <__aeabi_dmul>
 8009fa4:	0002      	movs	r2, r0
 8009fa6:	000b      	movs	r3, r1
 8009fa8:	48b2      	ldr	r0, [pc, #712]	; (800a274 <__ieee754_acos+0x3dc>)
 8009faa:	49b3      	ldr	r1, [pc, #716]	; (800a278 <__ieee754_acos+0x3e0>)
 8009fac:	f7f8 fa5a 	bl	8002464 <__aeabi_dsub>
 8009fb0:	0002      	movs	r2, r0
 8009fb2:	000b      	movs	r3, r1
 8009fb4:	0028      	movs	r0, r5
 8009fb6:	0021      	movs	r1, r4
 8009fb8:	f7f8 fa54 	bl	8002464 <__aeabi_dsub>
 8009fbc:	0002      	movs	r2, r0
 8009fbe:	000b      	movs	r3, r1
 8009fc0:	4893      	ldr	r0, [pc, #588]	; (800a210 <__ieee754_acos+0x378>)
 8009fc2:	49ae      	ldr	r1, [pc, #696]	; (800a27c <__ieee754_acos+0x3e4>)
 8009fc4:	f7f8 fa4e 	bl	8002464 <__aeabi_dsub>
 8009fc8:	e778      	b.n	8009ebc <__ieee754_acos+0x24>
 8009fca:	2c00      	cmp	r4, #0
 8009fcc:	da7b      	bge.n	800a0c6 <__ieee754_acos+0x22e>
 8009fce:	2200      	movs	r2, #0
 8009fd0:	4ba7      	ldr	r3, [pc, #668]	; (800a270 <__ieee754_acos+0x3d8>)
 8009fd2:	0021      	movs	r1, r4
 8009fd4:	f7f7 f882 	bl	80010dc <__aeabi_dadd>
 8009fd8:	2200      	movs	r2, #0
 8009fda:	4ba9      	ldr	r3, [pc, #676]	; (800a280 <__ieee754_acos+0x3e8>)
 8009fdc:	f7f7 ffc2 	bl	8001f64 <__aeabi_dmul>
 8009fe0:	0004      	movs	r4, r0
 8009fe2:	000d      	movs	r5, r1
 8009fe4:	4a8e      	ldr	r2, [pc, #568]	; (800a220 <__ieee754_acos+0x388>)
 8009fe6:	4b8f      	ldr	r3, [pc, #572]	; (800a224 <__ieee754_acos+0x38c>)
 8009fe8:	f7f7 ffbc 	bl	8001f64 <__aeabi_dmul>
 8009fec:	4a8e      	ldr	r2, [pc, #568]	; (800a228 <__ieee754_acos+0x390>)
 8009fee:	4b8f      	ldr	r3, [pc, #572]	; (800a22c <__ieee754_acos+0x394>)
 8009ff0:	f7f7 f874 	bl	80010dc <__aeabi_dadd>
 8009ff4:	0022      	movs	r2, r4
 8009ff6:	002b      	movs	r3, r5
 8009ff8:	f7f7 ffb4 	bl	8001f64 <__aeabi_dmul>
 8009ffc:	4a8c      	ldr	r2, [pc, #560]	; (800a230 <__ieee754_acos+0x398>)
 8009ffe:	4b8d      	ldr	r3, [pc, #564]	; (800a234 <__ieee754_acos+0x39c>)
 800a000:	f7f8 fa30 	bl	8002464 <__aeabi_dsub>
 800a004:	0022      	movs	r2, r4
 800a006:	002b      	movs	r3, r5
 800a008:	f7f7 ffac 	bl	8001f64 <__aeabi_dmul>
 800a00c:	4a8a      	ldr	r2, [pc, #552]	; (800a238 <__ieee754_acos+0x3a0>)
 800a00e:	4b8b      	ldr	r3, [pc, #556]	; (800a23c <__ieee754_acos+0x3a4>)
 800a010:	f7f7 f864 	bl	80010dc <__aeabi_dadd>
 800a014:	0022      	movs	r2, r4
 800a016:	002b      	movs	r3, r5
 800a018:	f7f7 ffa4 	bl	8001f64 <__aeabi_dmul>
 800a01c:	4a88      	ldr	r2, [pc, #544]	; (800a240 <__ieee754_acos+0x3a8>)
 800a01e:	4b89      	ldr	r3, [pc, #548]	; (800a244 <__ieee754_acos+0x3ac>)
 800a020:	f7f8 fa20 	bl	8002464 <__aeabi_dsub>
 800a024:	0022      	movs	r2, r4
 800a026:	002b      	movs	r3, r5
 800a028:	f7f7 ff9c 	bl	8001f64 <__aeabi_dmul>
 800a02c:	4a86      	ldr	r2, [pc, #536]	; (800a248 <__ieee754_acos+0x3b0>)
 800a02e:	4b87      	ldr	r3, [pc, #540]	; (800a24c <__ieee754_acos+0x3b4>)
 800a030:	f7f7 f854 	bl	80010dc <__aeabi_dadd>
 800a034:	0022      	movs	r2, r4
 800a036:	002b      	movs	r3, r5
 800a038:	f7f7 ff94 	bl	8001f64 <__aeabi_dmul>
 800a03c:	9000      	str	r0, [sp, #0]
 800a03e:	9101      	str	r1, [sp, #4]
 800a040:	0020      	movs	r0, r4
 800a042:	0029      	movs	r1, r5
 800a044:	f001 f9b8 	bl	800b3b8 <__ieee754_sqrt>
 800a048:	4a81      	ldr	r2, [pc, #516]	; (800a250 <__ieee754_acos+0x3b8>)
 800a04a:	0006      	movs	r6, r0
 800a04c:	000f      	movs	r7, r1
 800a04e:	4b81      	ldr	r3, [pc, #516]	; (800a254 <__ieee754_acos+0x3bc>)
 800a050:	0020      	movs	r0, r4
 800a052:	0029      	movs	r1, r5
 800a054:	f7f7 ff86 	bl	8001f64 <__aeabi_dmul>
 800a058:	4a7f      	ldr	r2, [pc, #508]	; (800a258 <__ieee754_acos+0x3c0>)
 800a05a:	4b80      	ldr	r3, [pc, #512]	; (800a25c <__ieee754_acos+0x3c4>)
 800a05c:	f7f8 fa02 	bl	8002464 <__aeabi_dsub>
 800a060:	0022      	movs	r2, r4
 800a062:	002b      	movs	r3, r5
 800a064:	f7f7 ff7e 	bl	8001f64 <__aeabi_dmul>
 800a068:	4a7d      	ldr	r2, [pc, #500]	; (800a260 <__ieee754_acos+0x3c8>)
 800a06a:	4b7e      	ldr	r3, [pc, #504]	; (800a264 <__ieee754_acos+0x3cc>)
 800a06c:	f7f7 f836 	bl	80010dc <__aeabi_dadd>
 800a070:	0022      	movs	r2, r4
 800a072:	002b      	movs	r3, r5
 800a074:	f7f7 ff76 	bl	8001f64 <__aeabi_dmul>
 800a078:	4a7b      	ldr	r2, [pc, #492]	; (800a268 <__ieee754_acos+0x3d0>)
 800a07a:	4b7c      	ldr	r3, [pc, #496]	; (800a26c <__ieee754_acos+0x3d4>)
 800a07c:	f7f8 f9f2 	bl	8002464 <__aeabi_dsub>
 800a080:	0022      	movs	r2, r4
 800a082:	002b      	movs	r3, r5
 800a084:	f7f7 ff6e 	bl	8001f64 <__aeabi_dmul>
 800a088:	2200      	movs	r2, #0
 800a08a:	4b79      	ldr	r3, [pc, #484]	; (800a270 <__ieee754_acos+0x3d8>)
 800a08c:	f7f7 f826 	bl	80010dc <__aeabi_dadd>
 800a090:	0002      	movs	r2, r0
 800a092:	000b      	movs	r3, r1
 800a094:	9800      	ldr	r0, [sp, #0]
 800a096:	9901      	ldr	r1, [sp, #4]
 800a098:	f7f7 fb30 	bl	80016fc <__aeabi_ddiv>
 800a09c:	0032      	movs	r2, r6
 800a09e:	003b      	movs	r3, r7
 800a0a0:	f7f7 ff60 	bl	8001f64 <__aeabi_dmul>
 800a0a4:	4a73      	ldr	r2, [pc, #460]	; (800a274 <__ieee754_acos+0x3dc>)
 800a0a6:	4b74      	ldr	r3, [pc, #464]	; (800a278 <__ieee754_acos+0x3e0>)
 800a0a8:	f7f8 f9dc 	bl	8002464 <__aeabi_dsub>
 800a0ac:	0032      	movs	r2, r6
 800a0ae:	003b      	movs	r3, r7
 800a0b0:	f7f7 f814 	bl	80010dc <__aeabi_dadd>
 800a0b4:	0002      	movs	r2, r0
 800a0b6:	000b      	movs	r3, r1
 800a0b8:	f7f7 f810 	bl	80010dc <__aeabi_dadd>
 800a0bc:	0002      	movs	r2, r0
 800a0be:	000b      	movs	r3, r1
 800a0c0:	4853      	ldr	r0, [pc, #332]	; (800a210 <__ieee754_acos+0x378>)
 800a0c2:	4954      	ldr	r1, [pc, #336]	; (800a214 <__ieee754_acos+0x37c>)
 800a0c4:	e77e      	b.n	8009fc4 <__ieee754_acos+0x12c>
 800a0c6:	0002      	movs	r2, r0
 800a0c8:	0023      	movs	r3, r4
 800a0ca:	2000      	movs	r0, #0
 800a0cc:	4968      	ldr	r1, [pc, #416]	; (800a270 <__ieee754_acos+0x3d8>)
 800a0ce:	f7f8 f9c9 	bl	8002464 <__aeabi_dsub>
 800a0d2:	2200      	movs	r2, #0
 800a0d4:	4b6a      	ldr	r3, [pc, #424]	; (800a280 <__ieee754_acos+0x3e8>)
 800a0d6:	f7f7 ff45 	bl	8001f64 <__aeabi_dmul>
 800a0da:	0004      	movs	r4, r0
 800a0dc:	000d      	movs	r5, r1
 800a0de:	f001 f96b 	bl	800b3b8 <__ieee754_sqrt>
 800a0e2:	4a4f      	ldr	r2, [pc, #316]	; (800a220 <__ieee754_acos+0x388>)
 800a0e4:	9000      	str	r0, [sp, #0]
 800a0e6:	9101      	str	r1, [sp, #4]
 800a0e8:	9e00      	ldr	r6, [sp, #0]
 800a0ea:	9f01      	ldr	r7, [sp, #4]
 800a0ec:	4b4d      	ldr	r3, [pc, #308]	; (800a224 <__ieee754_acos+0x38c>)
 800a0ee:	0020      	movs	r0, r4
 800a0f0:	0029      	movs	r1, r5
 800a0f2:	f7f7 ff37 	bl	8001f64 <__aeabi_dmul>
 800a0f6:	4a4c      	ldr	r2, [pc, #304]	; (800a228 <__ieee754_acos+0x390>)
 800a0f8:	4b4c      	ldr	r3, [pc, #304]	; (800a22c <__ieee754_acos+0x394>)
 800a0fa:	f7f6 ffef 	bl	80010dc <__aeabi_dadd>
 800a0fe:	0022      	movs	r2, r4
 800a100:	002b      	movs	r3, r5
 800a102:	f7f7 ff2f 	bl	8001f64 <__aeabi_dmul>
 800a106:	4a4a      	ldr	r2, [pc, #296]	; (800a230 <__ieee754_acos+0x398>)
 800a108:	4b4a      	ldr	r3, [pc, #296]	; (800a234 <__ieee754_acos+0x39c>)
 800a10a:	f7f8 f9ab 	bl	8002464 <__aeabi_dsub>
 800a10e:	0022      	movs	r2, r4
 800a110:	002b      	movs	r3, r5
 800a112:	f7f7 ff27 	bl	8001f64 <__aeabi_dmul>
 800a116:	4a48      	ldr	r2, [pc, #288]	; (800a238 <__ieee754_acos+0x3a0>)
 800a118:	4b48      	ldr	r3, [pc, #288]	; (800a23c <__ieee754_acos+0x3a4>)
 800a11a:	f7f6 ffdf 	bl	80010dc <__aeabi_dadd>
 800a11e:	0022      	movs	r2, r4
 800a120:	002b      	movs	r3, r5
 800a122:	f7f7 ff1f 	bl	8001f64 <__aeabi_dmul>
 800a126:	4a46      	ldr	r2, [pc, #280]	; (800a240 <__ieee754_acos+0x3a8>)
 800a128:	4b46      	ldr	r3, [pc, #280]	; (800a244 <__ieee754_acos+0x3ac>)
 800a12a:	f7f8 f99b 	bl	8002464 <__aeabi_dsub>
 800a12e:	0022      	movs	r2, r4
 800a130:	002b      	movs	r3, r5
 800a132:	f7f7 ff17 	bl	8001f64 <__aeabi_dmul>
 800a136:	4a44      	ldr	r2, [pc, #272]	; (800a248 <__ieee754_acos+0x3b0>)
 800a138:	4b44      	ldr	r3, [pc, #272]	; (800a24c <__ieee754_acos+0x3b4>)
 800a13a:	f7f6 ffcf 	bl	80010dc <__aeabi_dadd>
 800a13e:	0022      	movs	r2, r4
 800a140:	002b      	movs	r3, r5
 800a142:	f7f7 ff0f 	bl	8001f64 <__aeabi_dmul>
 800a146:	4a42      	ldr	r2, [pc, #264]	; (800a250 <__ieee754_acos+0x3b8>)
 800a148:	9002      	str	r0, [sp, #8]
 800a14a:	9103      	str	r1, [sp, #12]
 800a14c:	4b41      	ldr	r3, [pc, #260]	; (800a254 <__ieee754_acos+0x3bc>)
 800a14e:	0020      	movs	r0, r4
 800a150:	0029      	movs	r1, r5
 800a152:	f7f7 ff07 	bl	8001f64 <__aeabi_dmul>
 800a156:	4a40      	ldr	r2, [pc, #256]	; (800a258 <__ieee754_acos+0x3c0>)
 800a158:	4b40      	ldr	r3, [pc, #256]	; (800a25c <__ieee754_acos+0x3c4>)
 800a15a:	f7f8 f983 	bl	8002464 <__aeabi_dsub>
 800a15e:	0022      	movs	r2, r4
 800a160:	002b      	movs	r3, r5
 800a162:	f7f7 feff 	bl	8001f64 <__aeabi_dmul>
 800a166:	4a3e      	ldr	r2, [pc, #248]	; (800a260 <__ieee754_acos+0x3c8>)
 800a168:	4b3e      	ldr	r3, [pc, #248]	; (800a264 <__ieee754_acos+0x3cc>)
 800a16a:	f7f6 ffb7 	bl	80010dc <__aeabi_dadd>
 800a16e:	0022      	movs	r2, r4
 800a170:	002b      	movs	r3, r5
 800a172:	f7f7 fef7 	bl	8001f64 <__aeabi_dmul>
 800a176:	4a3c      	ldr	r2, [pc, #240]	; (800a268 <__ieee754_acos+0x3d0>)
 800a178:	4b3c      	ldr	r3, [pc, #240]	; (800a26c <__ieee754_acos+0x3d4>)
 800a17a:	f7f8 f973 	bl	8002464 <__aeabi_dsub>
 800a17e:	0022      	movs	r2, r4
 800a180:	002b      	movs	r3, r5
 800a182:	f7f7 feef 	bl	8001f64 <__aeabi_dmul>
 800a186:	2200      	movs	r2, #0
 800a188:	4b39      	ldr	r3, [pc, #228]	; (800a270 <__ieee754_acos+0x3d8>)
 800a18a:	f7f6 ffa7 	bl	80010dc <__aeabi_dadd>
 800a18e:	0002      	movs	r2, r0
 800a190:	000b      	movs	r3, r1
 800a192:	9802      	ldr	r0, [sp, #8]
 800a194:	9903      	ldr	r1, [sp, #12]
 800a196:	f7f7 fab1 	bl	80016fc <__aeabi_ddiv>
 800a19a:	9a00      	ldr	r2, [sp, #0]
 800a19c:	9b01      	ldr	r3, [sp, #4]
 800a19e:	f7f7 fee1 	bl	8001f64 <__aeabi_dmul>
 800a1a2:	2600      	movs	r6, #0
 800a1a4:	9002      	str	r0, [sp, #8]
 800a1a6:	9103      	str	r1, [sp, #12]
 800a1a8:	0032      	movs	r2, r6
 800a1aa:	003b      	movs	r3, r7
 800a1ac:	0030      	movs	r0, r6
 800a1ae:	0039      	movs	r1, r7
 800a1b0:	f7f7 fed8 	bl	8001f64 <__aeabi_dmul>
 800a1b4:	0002      	movs	r2, r0
 800a1b6:	000b      	movs	r3, r1
 800a1b8:	0020      	movs	r0, r4
 800a1ba:	0029      	movs	r1, r5
 800a1bc:	f7f8 f952 	bl	8002464 <__aeabi_dsub>
 800a1c0:	0032      	movs	r2, r6
 800a1c2:	0004      	movs	r4, r0
 800a1c4:	000d      	movs	r5, r1
 800a1c6:	9800      	ldr	r0, [sp, #0]
 800a1c8:	9901      	ldr	r1, [sp, #4]
 800a1ca:	003b      	movs	r3, r7
 800a1cc:	f7f6 ff86 	bl	80010dc <__aeabi_dadd>
 800a1d0:	0002      	movs	r2, r0
 800a1d2:	000b      	movs	r3, r1
 800a1d4:	0020      	movs	r0, r4
 800a1d6:	0029      	movs	r1, r5
 800a1d8:	f7f7 fa90 	bl	80016fc <__aeabi_ddiv>
 800a1dc:	0002      	movs	r2, r0
 800a1de:	000b      	movs	r3, r1
 800a1e0:	9802      	ldr	r0, [sp, #8]
 800a1e2:	9903      	ldr	r1, [sp, #12]
 800a1e4:	f7f6 ff7a 	bl	80010dc <__aeabi_dadd>
 800a1e8:	0032      	movs	r2, r6
 800a1ea:	003b      	movs	r3, r7
 800a1ec:	f7f6 ff76 	bl	80010dc <__aeabi_dadd>
 800a1f0:	0002      	movs	r2, r0
 800a1f2:	000b      	movs	r3, r1
 800a1f4:	f7f6 ff72 	bl	80010dc <__aeabi_dadd>
 800a1f8:	e660      	b.n	8009ebc <__ieee754_acos+0x24>
 800a1fa:	2000      	movs	r0, #0
 800a1fc:	2100      	movs	r1, #0
 800a1fe:	e65d      	b.n	8009ebc <__ieee754_acos+0x24>
 800a200:	4803      	ldr	r0, [pc, #12]	; (800a210 <__ieee754_acos+0x378>)
 800a202:	491e      	ldr	r1, [pc, #120]	; (800a27c <__ieee754_acos+0x3e4>)
 800a204:	e65a      	b.n	8009ebc <__ieee754_acos+0x24>
 800a206:	46c0      	nop			; (mov r8, r8)
 800a208:	3fefffff 	.word	0x3fefffff
 800a20c:	c0100000 	.word	0xc0100000
 800a210:	54442d18 	.word	0x54442d18
 800a214:	400921fb 	.word	0x400921fb
 800a218:	3fdfffff 	.word	0x3fdfffff
 800a21c:	3c600000 	.word	0x3c600000
 800a220:	0dfdf709 	.word	0x0dfdf709
 800a224:	3f023de1 	.word	0x3f023de1
 800a228:	7501b288 	.word	0x7501b288
 800a22c:	3f49efe0 	.word	0x3f49efe0
 800a230:	b5688f3b 	.word	0xb5688f3b
 800a234:	3fa48228 	.word	0x3fa48228
 800a238:	0e884455 	.word	0x0e884455
 800a23c:	3fc9c155 	.word	0x3fc9c155
 800a240:	03eb6f7d 	.word	0x03eb6f7d
 800a244:	3fd4d612 	.word	0x3fd4d612
 800a248:	55555555 	.word	0x55555555
 800a24c:	3fc55555 	.word	0x3fc55555
 800a250:	b12e9282 	.word	0xb12e9282
 800a254:	3fb3b8c5 	.word	0x3fb3b8c5
 800a258:	1b8d0159 	.word	0x1b8d0159
 800a25c:	3fe6066c 	.word	0x3fe6066c
 800a260:	9c598ac8 	.word	0x9c598ac8
 800a264:	40002ae5 	.word	0x40002ae5
 800a268:	1c8a2d4b 	.word	0x1c8a2d4b
 800a26c:	40033a27 	.word	0x40033a27
 800a270:	3ff00000 	.word	0x3ff00000
 800a274:	33145c07 	.word	0x33145c07
 800a278:	3c91a626 	.word	0x3c91a626
 800a27c:	3ff921fb 	.word	0x3ff921fb
 800a280:	3fe00000 	.word	0x3fe00000

0800a284 <__ieee754_asin>:
 800a284:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a286:	4bc9      	ldr	r3, [pc, #804]	; (800a5ac <__ieee754_asin+0x328>)
 800a288:	b089      	sub	sp, #36	; 0x24
 800a28a:	004e      	lsls	r6, r1, #1
 800a28c:	0004      	movs	r4, r0
 800a28e:	000d      	movs	r5, r1
 800a290:	9107      	str	r1, [sp, #28]
 800a292:	0876      	lsrs	r6, r6, #1
 800a294:	429e      	cmp	r6, r3
 800a296:	dd24      	ble.n	800a2e2 <__ieee754_asin+0x5e>
 800a298:	4bc5      	ldr	r3, [pc, #788]	; (800a5b0 <__ieee754_asin+0x32c>)
 800a29a:	18f6      	adds	r6, r6, r3
 800a29c:	4306      	orrs	r6, r0
 800a29e:	d112      	bne.n	800a2c6 <__ieee754_asin+0x42>
 800a2a0:	4ac4      	ldr	r2, [pc, #784]	; (800a5b4 <__ieee754_asin+0x330>)
 800a2a2:	4bc5      	ldr	r3, [pc, #788]	; (800a5b8 <__ieee754_asin+0x334>)
 800a2a4:	f7f7 fe5e 	bl	8001f64 <__aeabi_dmul>
 800a2a8:	4ac4      	ldr	r2, [pc, #784]	; (800a5bc <__ieee754_asin+0x338>)
 800a2aa:	0006      	movs	r6, r0
 800a2ac:	000f      	movs	r7, r1
 800a2ae:	4bc4      	ldr	r3, [pc, #784]	; (800a5c0 <__ieee754_asin+0x33c>)
 800a2b0:	0020      	movs	r0, r4
 800a2b2:	0029      	movs	r1, r5
 800a2b4:	f7f7 fe56 	bl	8001f64 <__aeabi_dmul>
 800a2b8:	0002      	movs	r2, r0
 800a2ba:	000b      	movs	r3, r1
 800a2bc:	0030      	movs	r0, r6
 800a2be:	0039      	movs	r1, r7
 800a2c0:	f7f6 ff0c 	bl	80010dc <__aeabi_dadd>
 800a2c4:	e007      	b.n	800a2d6 <__ieee754_asin+0x52>
 800a2c6:	0002      	movs	r2, r0
 800a2c8:	000b      	movs	r3, r1
 800a2ca:	f7f8 f8cb 	bl	8002464 <__aeabi_dsub>
 800a2ce:	0002      	movs	r2, r0
 800a2d0:	000b      	movs	r3, r1
 800a2d2:	f7f7 fa13 	bl	80016fc <__aeabi_ddiv>
 800a2d6:	0004      	movs	r4, r0
 800a2d8:	000d      	movs	r5, r1
 800a2da:	0020      	movs	r0, r4
 800a2dc:	0029      	movs	r1, r5
 800a2de:	b009      	add	sp, #36	; 0x24
 800a2e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a2e2:	4bb8      	ldr	r3, [pc, #736]	; (800a5c4 <__ieee754_asin+0x340>)
 800a2e4:	429e      	cmp	r6, r3
 800a2e6:	dc0d      	bgt.n	800a304 <__ieee754_asin+0x80>
 800a2e8:	4bb7      	ldr	r3, [pc, #732]	; (800a5c8 <__ieee754_asin+0x344>)
 800a2ea:	429e      	cmp	r6, r3
 800a2ec:	dd00      	ble.n	800a2f0 <__ieee754_asin+0x6c>
 800a2ee:	e09c      	b.n	800a42a <__ieee754_asin+0x1a6>
 800a2f0:	4ab6      	ldr	r2, [pc, #728]	; (800a5cc <__ieee754_asin+0x348>)
 800a2f2:	4bb7      	ldr	r3, [pc, #732]	; (800a5d0 <__ieee754_asin+0x34c>)
 800a2f4:	f7f6 fef2 	bl	80010dc <__aeabi_dadd>
 800a2f8:	2200      	movs	r2, #0
 800a2fa:	4bb6      	ldr	r3, [pc, #728]	; (800a5d4 <__ieee754_asin+0x350>)
 800a2fc:	f7f6 f8ae 	bl	800045c <__aeabi_dcmpgt>
 800a300:	2800      	cmp	r0, #0
 800a302:	d1ea      	bne.n	800a2da <__ieee754_asin+0x56>
 800a304:	0020      	movs	r0, r4
 800a306:	0029      	movs	r1, r5
 800a308:	f001 fe04 	bl	800bf14 <fabs>
 800a30c:	0002      	movs	r2, r0
 800a30e:	000b      	movs	r3, r1
 800a310:	2000      	movs	r0, #0
 800a312:	49b0      	ldr	r1, [pc, #704]	; (800a5d4 <__ieee754_asin+0x350>)
 800a314:	f7f8 f8a6 	bl	8002464 <__aeabi_dsub>
 800a318:	2200      	movs	r2, #0
 800a31a:	4baf      	ldr	r3, [pc, #700]	; (800a5d8 <__ieee754_asin+0x354>)
 800a31c:	f7f7 fe22 	bl	8001f64 <__aeabi_dmul>
 800a320:	0004      	movs	r4, r0
 800a322:	000d      	movs	r5, r1
 800a324:	4aad      	ldr	r2, [pc, #692]	; (800a5dc <__ieee754_asin+0x358>)
 800a326:	4bae      	ldr	r3, [pc, #696]	; (800a5e0 <__ieee754_asin+0x35c>)
 800a328:	f7f7 fe1c 	bl	8001f64 <__aeabi_dmul>
 800a32c:	4aad      	ldr	r2, [pc, #692]	; (800a5e4 <__ieee754_asin+0x360>)
 800a32e:	4bae      	ldr	r3, [pc, #696]	; (800a5e8 <__ieee754_asin+0x364>)
 800a330:	f7f6 fed4 	bl	80010dc <__aeabi_dadd>
 800a334:	0022      	movs	r2, r4
 800a336:	002b      	movs	r3, r5
 800a338:	f7f7 fe14 	bl	8001f64 <__aeabi_dmul>
 800a33c:	4aab      	ldr	r2, [pc, #684]	; (800a5ec <__ieee754_asin+0x368>)
 800a33e:	4bac      	ldr	r3, [pc, #688]	; (800a5f0 <__ieee754_asin+0x36c>)
 800a340:	f7f8 f890 	bl	8002464 <__aeabi_dsub>
 800a344:	0022      	movs	r2, r4
 800a346:	002b      	movs	r3, r5
 800a348:	f7f7 fe0c 	bl	8001f64 <__aeabi_dmul>
 800a34c:	4aa9      	ldr	r2, [pc, #676]	; (800a5f4 <__ieee754_asin+0x370>)
 800a34e:	4baa      	ldr	r3, [pc, #680]	; (800a5f8 <__ieee754_asin+0x374>)
 800a350:	f7f6 fec4 	bl	80010dc <__aeabi_dadd>
 800a354:	0022      	movs	r2, r4
 800a356:	002b      	movs	r3, r5
 800a358:	f7f7 fe04 	bl	8001f64 <__aeabi_dmul>
 800a35c:	4aa7      	ldr	r2, [pc, #668]	; (800a5fc <__ieee754_asin+0x378>)
 800a35e:	4ba8      	ldr	r3, [pc, #672]	; (800a600 <__ieee754_asin+0x37c>)
 800a360:	f7f8 f880 	bl	8002464 <__aeabi_dsub>
 800a364:	0022      	movs	r2, r4
 800a366:	002b      	movs	r3, r5
 800a368:	f7f7 fdfc 	bl	8001f64 <__aeabi_dmul>
 800a36c:	4aa5      	ldr	r2, [pc, #660]	; (800a604 <__ieee754_asin+0x380>)
 800a36e:	4ba6      	ldr	r3, [pc, #664]	; (800a608 <__ieee754_asin+0x384>)
 800a370:	f7f6 feb4 	bl	80010dc <__aeabi_dadd>
 800a374:	0022      	movs	r2, r4
 800a376:	002b      	movs	r3, r5
 800a378:	f7f7 fdf4 	bl	8001f64 <__aeabi_dmul>
 800a37c:	4aa3      	ldr	r2, [pc, #652]	; (800a60c <__ieee754_asin+0x388>)
 800a37e:	9002      	str	r0, [sp, #8]
 800a380:	9103      	str	r1, [sp, #12]
 800a382:	4ba3      	ldr	r3, [pc, #652]	; (800a610 <__ieee754_asin+0x38c>)
 800a384:	0020      	movs	r0, r4
 800a386:	0029      	movs	r1, r5
 800a388:	f7f7 fdec 	bl	8001f64 <__aeabi_dmul>
 800a38c:	4aa1      	ldr	r2, [pc, #644]	; (800a614 <__ieee754_asin+0x390>)
 800a38e:	4ba2      	ldr	r3, [pc, #648]	; (800a618 <__ieee754_asin+0x394>)
 800a390:	f7f8 f868 	bl	8002464 <__aeabi_dsub>
 800a394:	0022      	movs	r2, r4
 800a396:	002b      	movs	r3, r5
 800a398:	f7f7 fde4 	bl	8001f64 <__aeabi_dmul>
 800a39c:	4a9f      	ldr	r2, [pc, #636]	; (800a61c <__ieee754_asin+0x398>)
 800a39e:	4ba0      	ldr	r3, [pc, #640]	; (800a620 <__ieee754_asin+0x39c>)
 800a3a0:	f7f6 fe9c 	bl	80010dc <__aeabi_dadd>
 800a3a4:	0022      	movs	r2, r4
 800a3a6:	002b      	movs	r3, r5
 800a3a8:	f7f7 fddc 	bl	8001f64 <__aeabi_dmul>
 800a3ac:	4a9d      	ldr	r2, [pc, #628]	; (800a624 <__ieee754_asin+0x3a0>)
 800a3ae:	4b9e      	ldr	r3, [pc, #632]	; (800a628 <__ieee754_asin+0x3a4>)
 800a3b0:	f7f8 f858 	bl	8002464 <__aeabi_dsub>
 800a3b4:	0022      	movs	r2, r4
 800a3b6:	002b      	movs	r3, r5
 800a3b8:	f7f7 fdd4 	bl	8001f64 <__aeabi_dmul>
 800a3bc:	4b85      	ldr	r3, [pc, #532]	; (800a5d4 <__ieee754_asin+0x350>)
 800a3be:	2200      	movs	r2, #0
 800a3c0:	f7f6 fe8c 	bl	80010dc <__aeabi_dadd>
 800a3c4:	9004      	str	r0, [sp, #16]
 800a3c6:	9105      	str	r1, [sp, #20]
 800a3c8:	0020      	movs	r0, r4
 800a3ca:	0029      	movs	r1, r5
 800a3cc:	f000 fff4 	bl	800b3b8 <__ieee754_sqrt>
 800a3d0:	4b96      	ldr	r3, [pc, #600]	; (800a62c <__ieee754_asin+0x3a8>)
 800a3d2:	9000      	str	r0, [sp, #0]
 800a3d4:	9101      	str	r1, [sp, #4]
 800a3d6:	429e      	cmp	r6, r3
 800a3d8:	dc00      	bgt.n	800a3dc <__ieee754_asin+0x158>
 800a3da:	e08b      	b.n	800a4f4 <__ieee754_asin+0x270>
 800a3dc:	9a04      	ldr	r2, [sp, #16]
 800a3de:	9b05      	ldr	r3, [sp, #20]
 800a3e0:	9802      	ldr	r0, [sp, #8]
 800a3e2:	9903      	ldr	r1, [sp, #12]
 800a3e4:	f7f7 f98a 	bl	80016fc <__aeabi_ddiv>
 800a3e8:	9a00      	ldr	r2, [sp, #0]
 800a3ea:	9b01      	ldr	r3, [sp, #4]
 800a3ec:	f7f7 fdba 	bl	8001f64 <__aeabi_dmul>
 800a3f0:	9a00      	ldr	r2, [sp, #0]
 800a3f2:	9b01      	ldr	r3, [sp, #4]
 800a3f4:	f7f6 fe72 	bl	80010dc <__aeabi_dadd>
 800a3f8:	0002      	movs	r2, r0
 800a3fa:	000b      	movs	r3, r1
 800a3fc:	f7f6 fe6e 	bl	80010dc <__aeabi_dadd>
 800a400:	4a6e      	ldr	r2, [pc, #440]	; (800a5bc <__ieee754_asin+0x338>)
 800a402:	4b6f      	ldr	r3, [pc, #444]	; (800a5c0 <__ieee754_asin+0x33c>)
 800a404:	f7f8 f82e 	bl	8002464 <__aeabi_dsub>
 800a408:	0002      	movs	r2, r0
 800a40a:	000b      	movs	r3, r1
 800a40c:	4869      	ldr	r0, [pc, #420]	; (800a5b4 <__ieee754_asin+0x330>)
 800a40e:	496a      	ldr	r1, [pc, #424]	; (800a5b8 <__ieee754_asin+0x334>)
 800a410:	f7f8 f828 	bl	8002464 <__aeabi_dsub>
 800a414:	9b07      	ldr	r3, [sp, #28]
 800a416:	0004      	movs	r4, r0
 800a418:	000d      	movs	r5, r1
 800a41a:	2b00      	cmp	r3, #0
 800a41c:	dd00      	ble.n	800a420 <__ieee754_asin+0x19c>
 800a41e:	e75c      	b.n	800a2da <__ieee754_asin+0x56>
 800a420:	2180      	movs	r1, #128	; 0x80
 800a422:	0609      	lsls	r1, r1, #24
 800a424:	186b      	adds	r3, r5, r1
 800a426:	001d      	movs	r5, r3
 800a428:	e757      	b.n	800a2da <__ieee754_asin+0x56>
 800a42a:	0002      	movs	r2, r0
 800a42c:	000b      	movs	r3, r1
 800a42e:	f7f7 fd99 	bl	8001f64 <__aeabi_dmul>
 800a432:	0006      	movs	r6, r0
 800a434:	000f      	movs	r7, r1
 800a436:	4a69      	ldr	r2, [pc, #420]	; (800a5dc <__ieee754_asin+0x358>)
 800a438:	4b69      	ldr	r3, [pc, #420]	; (800a5e0 <__ieee754_asin+0x35c>)
 800a43a:	f7f7 fd93 	bl	8001f64 <__aeabi_dmul>
 800a43e:	4a69      	ldr	r2, [pc, #420]	; (800a5e4 <__ieee754_asin+0x360>)
 800a440:	4b69      	ldr	r3, [pc, #420]	; (800a5e8 <__ieee754_asin+0x364>)
 800a442:	f7f6 fe4b 	bl	80010dc <__aeabi_dadd>
 800a446:	0032      	movs	r2, r6
 800a448:	003b      	movs	r3, r7
 800a44a:	f7f7 fd8b 	bl	8001f64 <__aeabi_dmul>
 800a44e:	4a67      	ldr	r2, [pc, #412]	; (800a5ec <__ieee754_asin+0x368>)
 800a450:	4b67      	ldr	r3, [pc, #412]	; (800a5f0 <__ieee754_asin+0x36c>)
 800a452:	f7f8 f807 	bl	8002464 <__aeabi_dsub>
 800a456:	0032      	movs	r2, r6
 800a458:	003b      	movs	r3, r7
 800a45a:	f7f7 fd83 	bl	8001f64 <__aeabi_dmul>
 800a45e:	4a65      	ldr	r2, [pc, #404]	; (800a5f4 <__ieee754_asin+0x370>)
 800a460:	4b65      	ldr	r3, [pc, #404]	; (800a5f8 <__ieee754_asin+0x374>)
 800a462:	f7f6 fe3b 	bl	80010dc <__aeabi_dadd>
 800a466:	0032      	movs	r2, r6
 800a468:	003b      	movs	r3, r7
 800a46a:	f7f7 fd7b 	bl	8001f64 <__aeabi_dmul>
 800a46e:	4a63      	ldr	r2, [pc, #396]	; (800a5fc <__ieee754_asin+0x378>)
 800a470:	4b63      	ldr	r3, [pc, #396]	; (800a600 <__ieee754_asin+0x37c>)
 800a472:	f7f7 fff7 	bl	8002464 <__aeabi_dsub>
 800a476:	0032      	movs	r2, r6
 800a478:	003b      	movs	r3, r7
 800a47a:	f7f7 fd73 	bl	8001f64 <__aeabi_dmul>
 800a47e:	4a61      	ldr	r2, [pc, #388]	; (800a604 <__ieee754_asin+0x380>)
 800a480:	4b61      	ldr	r3, [pc, #388]	; (800a608 <__ieee754_asin+0x384>)
 800a482:	f7f6 fe2b 	bl	80010dc <__aeabi_dadd>
 800a486:	0032      	movs	r2, r6
 800a488:	003b      	movs	r3, r7
 800a48a:	f7f7 fd6b 	bl	8001f64 <__aeabi_dmul>
 800a48e:	4a5f      	ldr	r2, [pc, #380]	; (800a60c <__ieee754_asin+0x388>)
 800a490:	9000      	str	r0, [sp, #0]
 800a492:	9101      	str	r1, [sp, #4]
 800a494:	4b5e      	ldr	r3, [pc, #376]	; (800a610 <__ieee754_asin+0x38c>)
 800a496:	0030      	movs	r0, r6
 800a498:	0039      	movs	r1, r7
 800a49a:	f7f7 fd63 	bl	8001f64 <__aeabi_dmul>
 800a49e:	4a5d      	ldr	r2, [pc, #372]	; (800a614 <__ieee754_asin+0x390>)
 800a4a0:	4b5d      	ldr	r3, [pc, #372]	; (800a618 <__ieee754_asin+0x394>)
 800a4a2:	f7f7 ffdf 	bl	8002464 <__aeabi_dsub>
 800a4a6:	0032      	movs	r2, r6
 800a4a8:	003b      	movs	r3, r7
 800a4aa:	f7f7 fd5b 	bl	8001f64 <__aeabi_dmul>
 800a4ae:	4a5b      	ldr	r2, [pc, #364]	; (800a61c <__ieee754_asin+0x398>)
 800a4b0:	4b5b      	ldr	r3, [pc, #364]	; (800a620 <__ieee754_asin+0x39c>)
 800a4b2:	f7f6 fe13 	bl	80010dc <__aeabi_dadd>
 800a4b6:	0032      	movs	r2, r6
 800a4b8:	003b      	movs	r3, r7
 800a4ba:	f7f7 fd53 	bl	8001f64 <__aeabi_dmul>
 800a4be:	4a59      	ldr	r2, [pc, #356]	; (800a624 <__ieee754_asin+0x3a0>)
 800a4c0:	4b59      	ldr	r3, [pc, #356]	; (800a628 <__ieee754_asin+0x3a4>)
 800a4c2:	f7f7 ffcf 	bl	8002464 <__aeabi_dsub>
 800a4c6:	0032      	movs	r2, r6
 800a4c8:	003b      	movs	r3, r7
 800a4ca:	f7f7 fd4b 	bl	8001f64 <__aeabi_dmul>
 800a4ce:	2200      	movs	r2, #0
 800a4d0:	4b40      	ldr	r3, [pc, #256]	; (800a5d4 <__ieee754_asin+0x350>)
 800a4d2:	f7f6 fe03 	bl	80010dc <__aeabi_dadd>
 800a4d6:	0002      	movs	r2, r0
 800a4d8:	000b      	movs	r3, r1
 800a4da:	9800      	ldr	r0, [sp, #0]
 800a4dc:	9901      	ldr	r1, [sp, #4]
 800a4de:	f7f7 f90d 	bl	80016fc <__aeabi_ddiv>
 800a4e2:	0022      	movs	r2, r4
 800a4e4:	002b      	movs	r3, r5
 800a4e6:	f7f7 fd3d 	bl	8001f64 <__aeabi_dmul>
 800a4ea:	0002      	movs	r2, r0
 800a4ec:	000b      	movs	r3, r1
 800a4ee:	0020      	movs	r0, r4
 800a4f0:	0029      	movs	r1, r5
 800a4f2:	e6e5      	b.n	800a2c0 <__ieee754_asin+0x3c>
 800a4f4:	9802      	ldr	r0, [sp, #8]
 800a4f6:	9903      	ldr	r1, [sp, #12]
 800a4f8:	9a04      	ldr	r2, [sp, #16]
 800a4fa:	9b05      	ldr	r3, [sp, #20]
 800a4fc:	f7f7 f8fe 	bl	80016fc <__aeabi_ddiv>
 800a500:	9a00      	ldr	r2, [sp, #0]
 800a502:	9b01      	ldr	r3, [sp, #4]
 800a504:	9e00      	ldr	r6, [sp, #0]
 800a506:	9f01      	ldr	r7, [sp, #4]
 800a508:	9002      	str	r0, [sp, #8]
 800a50a:	9103      	str	r1, [sp, #12]
 800a50c:	0010      	movs	r0, r2
 800a50e:	0019      	movs	r1, r3
 800a510:	f7f6 fde4 	bl	80010dc <__aeabi_dadd>
 800a514:	0002      	movs	r2, r0
 800a516:	000b      	movs	r3, r1
 800a518:	9802      	ldr	r0, [sp, #8]
 800a51a:	9903      	ldr	r1, [sp, #12]
 800a51c:	f7f7 fd22 	bl	8001f64 <__aeabi_dmul>
 800a520:	2600      	movs	r6, #0
 800a522:	9002      	str	r0, [sp, #8]
 800a524:	9103      	str	r1, [sp, #12]
 800a526:	0032      	movs	r2, r6
 800a528:	003b      	movs	r3, r7
 800a52a:	0030      	movs	r0, r6
 800a52c:	0039      	movs	r1, r7
 800a52e:	f7f7 fd19 	bl	8001f64 <__aeabi_dmul>
 800a532:	0002      	movs	r2, r0
 800a534:	000b      	movs	r3, r1
 800a536:	0020      	movs	r0, r4
 800a538:	0029      	movs	r1, r5
 800a53a:	f7f7 ff93 	bl	8002464 <__aeabi_dsub>
 800a53e:	0032      	movs	r2, r6
 800a540:	0004      	movs	r4, r0
 800a542:	000d      	movs	r5, r1
 800a544:	9800      	ldr	r0, [sp, #0]
 800a546:	9901      	ldr	r1, [sp, #4]
 800a548:	003b      	movs	r3, r7
 800a54a:	f7f6 fdc7 	bl	80010dc <__aeabi_dadd>
 800a54e:	0002      	movs	r2, r0
 800a550:	000b      	movs	r3, r1
 800a552:	0020      	movs	r0, r4
 800a554:	0029      	movs	r1, r5
 800a556:	f7f7 f8d1 	bl	80016fc <__aeabi_ddiv>
 800a55a:	0002      	movs	r2, r0
 800a55c:	000b      	movs	r3, r1
 800a55e:	f7f6 fdbd 	bl	80010dc <__aeabi_dadd>
 800a562:	0002      	movs	r2, r0
 800a564:	000b      	movs	r3, r1
 800a566:	4815      	ldr	r0, [pc, #84]	; (800a5bc <__ieee754_asin+0x338>)
 800a568:	4915      	ldr	r1, [pc, #84]	; (800a5c0 <__ieee754_asin+0x33c>)
 800a56a:	f7f7 ff7b 	bl	8002464 <__aeabi_dsub>
 800a56e:	0002      	movs	r2, r0
 800a570:	000b      	movs	r3, r1
 800a572:	9802      	ldr	r0, [sp, #8]
 800a574:	9903      	ldr	r1, [sp, #12]
 800a576:	f7f7 ff75 	bl	8002464 <__aeabi_dsub>
 800a57a:	0032      	movs	r2, r6
 800a57c:	0004      	movs	r4, r0
 800a57e:	000d      	movs	r5, r1
 800a580:	003b      	movs	r3, r7
 800a582:	0030      	movs	r0, r6
 800a584:	0039      	movs	r1, r7
 800a586:	f7f6 fda9 	bl	80010dc <__aeabi_dadd>
 800a58a:	0002      	movs	r2, r0
 800a58c:	000b      	movs	r3, r1
 800a58e:	4809      	ldr	r0, [pc, #36]	; (800a5b4 <__ieee754_asin+0x330>)
 800a590:	4927      	ldr	r1, [pc, #156]	; (800a630 <__ieee754_asin+0x3ac>)
 800a592:	f7f7 ff67 	bl	8002464 <__aeabi_dsub>
 800a596:	0002      	movs	r2, r0
 800a598:	000b      	movs	r3, r1
 800a59a:	0020      	movs	r0, r4
 800a59c:	0029      	movs	r1, r5
 800a59e:	f7f7 ff61 	bl	8002464 <__aeabi_dsub>
 800a5a2:	0002      	movs	r2, r0
 800a5a4:	000b      	movs	r3, r1
 800a5a6:	4803      	ldr	r0, [pc, #12]	; (800a5b4 <__ieee754_asin+0x330>)
 800a5a8:	4921      	ldr	r1, [pc, #132]	; (800a630 <__ieee754_asin+0x3ac>)
 800a5aa:	e731      	b.n	800a410 <__ieee754_asin+0x18c>
 800a5ac:	3fefffff 	.word	0x3fefffff
 800a5b0:	c0100000 	.word	0xc0100000
 800a5b4:	54442d18 	.word	0x54442d18
 800a5b8:	3ff921fb 	.word	0x3ff921fb
 800a5bc:	33145c07 	.word	0x33145c07
 800a5c0:	3c91a626 	.word	0x3c91a626
 800a5c4:	3fdfffff 	.word	0x3fdfffff
 800a5c8:	3e3fffff 	.word	0x3e3fffff
 800a5cc:	8800759c 	.word	0x8800759c
 800a5d0:	7e37e43c 	.word	0x7e37e43c
 800a5d4:	3ff00000 	.word	0x3ff00000
 800a5d8:	3fe00000 	.word	0x3fe00000
 800a5dc:	0dfdf709 	.word	0x0dfdf709
 800a5e0:	3f023de1 	.word	0x3f023de1
 800a5e4:	7501b288 	.word	0x7501b288
 800a5e8:	3f49efe0 	.word	0x3f49efe0
 800a5ec:	b5688f3b 	.word	0xb5688f3b
 800a5f0:	3fa48228 	.word	0x3fa48228
 800a5f4:	0e884455 	.word	0x0e884455
 800a5f8:	3fc9c155 	.word	0x3fc9c155
 800a5fc:	03eb6f7d 	.word	0x03eb6f7d
 800a600:	3fd4d612 	.word	0x3fd4d612
 800a604:	55555555 	.word	0x55555555
 800a608:	3fc55555 	.word	0x3fc55555
 800a60c:	b12e9282 	.word	0xb12e9282
 800a610:	3fb3b8c5 	.word	0x3fb3b8c5
 800a614:	1b8d0159 	.word	0x1b8d0159
 800a618:	3fe6066c 	.word	0x3fe6066c
 800a61c:	9c598ac8 	.word	0x9c598ac8
 800a620:	40002ae5 	.word	0x40002ae5
 800a624:	1c8a2d4b 	.word	0x1c8a2d4b
 800a628:	40033a27 	.word	0x40033a27
 800a62c:	3fef3332 	.word	0x3fef3332
 800a630:	3fe921fb 	.word	0x3fe921fb

0800a634 <__ieee754_pow>:
 800a634:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a636:	b097      	sub	sp, #92	; 0x5c
 800a638:	9200      	str	r2, [sp, #0]
 800a63a:	9301      	str	r3, [sp, #4]
 800a63c:	9b01      	ldr	r3, [sp, #4]
 800a63e:	000e      	movs	r6, r1
 800a640:	9106      	str	r1, [sp, #24]
 800a642:	9900      	ldr	r1, [sp, #0]
 800a644:	005d      	lsls	r5, r3, #1
 800a646:	9302      	str	r3, [sp, #8]
 800a648:	000b      	movs	r3, r1
 800a64a:	086d      	lsrs	r5, r5, #1
 800a64c:	0007      	movs	r7, r0
 800a64e:	432b      	orrs	r3, r5
 800a650:	d101      	bne.n	800a656 <__ieee754_pow+0x22>
 800a652:	f000 fc94 	bl	800af7e <__ieee754_pow+0x94a>
 800a656:	4b74      	ldr	r3, [pc, #464]	; (800a828 <__ieee754_pow+0x1f4>)
 800a658:	0074      	lsls	r4, r6, #1
 800a65a:	0864      	lsrs	r4, r4, #1
 800a65c:	469c      	mov	ip, r3
 800a65e:	429c      	cmp	r4, r3
 800a660:	dc0b      	bgt.n	800a67a <__ieee754_pow+0x46>
 800a662:	d104      	bne.n	800a66e <__ieee754_pow+0x3a>
 800a664:	2800      	cmp	r0, #0
 800a666:	d108      	bne.n	800a67a <__ieee754_pow+0x46>
 800a668:	42a5      	cmp	r5, r4
 800a66a:	dc0c      	bgt.n	800a686 <__ieee754_pow+0x52>
 800a66c:	e001      	b.n	800a672 <__ieee754_pow+0x3e>
 800a66e:	429d      	cmp	r5, r3
 800a670:	dc03      	bgt.n	800a67a <__ieee754_pow+0x46>
 800a672:	4565      	cmp	r5, ip
 800a674:	d10c      	bne.n	800a690 <__ieee754_pow+0x5c>
 800a676:	2900      	cmp	r1, #0
 800a678:	d00a      	beq.n	800a690 <__ieee754_pow+0x5c>
 800a67a:	4b6c      	ldr	r3, [pc, #432]	; (800a82c <__ieee754_pow+0x1f8>)
 800a67c:	18e4      	adds	r4, r4, r3
 800a67e:	4327      	orrs	r7, r4
 800a680:	d101      	bne.n	800a686 <__ieee754_pow+0x52>
 800a682:	f000 fc7c 	bl	800af7e <__ieee754_pow+0x94a>
 800a686:	486a      	ldr	r0, [pc, #424]	; (800a830 <__ieee754_pow+0x1fc>)
 800a688:	f001 fc52 	bl	800bf30 <nan>
 800a68c:	b017      	add	sp, #92	; 0x5c
 800a68e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a690:	2300      	movs	r3, #0
 800a692:	9304      	str	r3, [sp, #16]
 800a694:	2e00      	cmp	r6, #0
 800a696:	da17      	bge.n	800a6c8 <__ieee754_pow+0x94>
 800a698:	4a66      	ldr	r2, [pc, #408]	; (800a834 <__ieee754_pow+0x200>)
 800a69a:	4295      	cmp	r5, r2
 800a69c:	dc47      	bgt.n	800a72e <__ieee754_pow+0xfa>
 800a69e:	4a66      	ldr	r2, [pc, #408]	; (800a838 <__ieee754_pow+0x204>)
 800a6a0:	4295      	cmp	r5, r2
 800a6a2:	dd11      	ble.n	800a6c8 <__ieee754_pow+0x94>
 800a6a4:	4b65      	ldr	r3, [pc, #404]	; (800a83c <__ieee754_pow+0x208>)
 800a6a6:	152a      	asrs	r2, r5, #20
 800a6a8:	18d2      	adds	r2, r2, r3
 800a6aa:	2a14      	cmp	r2, #20
 800a6ac:	dd21      	ble.n	800a6f2 <__ieee754_pow+0xbe>
 800a6ae:	2034      	movs	r0, #52	; 0x34
 800a6b0:	1a82      	subs	r2, r0, r2
 800a6b2:	9800      	ldr	r0, [sp, #0]
 800a6b4:	40d0      	lsrs	r0, r2
 800a6b6:	0003      	movs	r3, r0
 800a6b8:	4093      	lsls	r3, r2
 800a6ba:	4299      	cmp	r1, r3
 800a6bc:	d104      	bne.n	800a6c8 <__ieee754_pow+0x94>
 800a6be:	2201      	movs	r2, #1
 800a6c0:	4010      	ands	r0, r2
 800a6c2:	1892      	adds	r2, r2, r2
 800a6c4:	1a13      	subs	r3, r2, r0
 800a6c6:	9304      	str	r3, [sp, #16]
 800a6c8:	2900      	cmp	r1, #0
 800a6ca:	d155      	bne.n	800a778 <__ieee754_pow+0x144>
 800a6cc:	4565      	cmp	r5, ip
 800a6ce:	d11f      	bne.n	800a710 <__ieee754_pow+0xdc>
 800a6d0:	4b56      	ldr	r3, [pc, #344]	; (800a82c <__ieee754_pow+0x1f8>)
 800a6d2:	18e3      	adds	r3, r4, r3
 800a6d4:	431f      	orrs	r7, r3
 800a6d6:	d101      	bne.n	800a6dc <__ieee754_pow+0xa8>
 800a6d8:	f000 fc51 	bl	800af7e <__ieee754_pow+0x94a>
 800a6dc:	4b56      	ldr	r3, [pc, #344]	; (800a838 <__ieee754_pow+0x204>)
 800a6de:	429c      	cmp	r4, r3
 800a6e0:	dd27      	ble.n	800a732 <__ieee754_pow+0xfe>
 800a6e2:	9800      	ldr	r0, [sp, #0]
 800a6e4:	9901      	ldr	r1, [sp, #4]
 800a6e6:	9b02      	ldr	r3, [sp, #8]
 800a6e8:	2b00      	cmp	r3, #0
 800a6ea:	dacf      	bge.n	800a68c <__ieee754_pow+0x58>
 800a6ec:	2000      	movs	r0, #0
 800a6ee:	2100      	movs	r1, #0
 800a6f0:	e7cc      	b.n	800a68c <__ieee754_pow+0x58>
 800a6f2:	2900      	cmp	r1, #0
 800a6f4:	d140      	bne.n	800a778 <__ieee754_pow+0x144>
 800a6f6:	2314      	movs	r3, #20
 800a6f8:	1a9a      	subs	r2, r3, r2
 800a6fa:	002b      	movs	r3, r5
 800a6fc:	4113      	asrs	r3, r2
 800a6fe:	0019      	movs	r1, r3
 800a700:	4091      	lsls	r1, r2
 800a702:	428d      	cmp	r5, r1
 800a704:	d104      	bne.n	800a710 <__ieee754_pow+0xdc>
 800a706:	2201      	movs	r2, #1
 800a708:	4013      	ands	r3, r2
 800a70a:	1892      	adds	r2, r2, r2
 800a70c:	1ad3      	subs	r3, r2, r3
 800a70e:	9304      	str	r3, [sp, #16]
 800a710:	4b4b      	ldr	r3, [pc, #300]	; (800a840 <__ieee754_pow+0x20c>)
 800a712:	429d      	cmp	r5, r3
 800a714:	d119      	bne.n	800a74a <__ieee754_pow+0x116>
 800a716:	9b02      	ldr	r3, [sp, #8]
 800a718:	0038      	movs	r0, r7
 800a71a:	0031      	movs	r1, r6
 800a71c:	2b00      	cmp	r3, #0
 800a71e:	dab5      	bge.n	800a68c <__ieee754_pow+0x58>
 800a720:	003a      	movs	r2, r7
 800a722:	0033      	movs	r3, r6
 800a724:	2000      	movs	r0, #0
 800a726:	4946      	ldr	r1, [pc, #280]	; (800a840 <__ieee754_pow+0x20c>)
 800a728:	f7f6 ffe8 	bl	80016fc <__aeabi_ddiv>
 800a72c:	e7ae      	b.n	800a68c <__ieee754_pow+0x58>
 800a72e:	2302      	movs	r3, #2
 800a730:	e7c9      	b.n	800a6c6 <__ieee754_pow+0x92>
 800a732:	9b02      	ldr	r3, [sp, #8]
 800a734:	2b00      	cmp	r3, #0
 800a736:	dad9      	bge.n	800a6ec <__ieee754_pow+0xb8>
 800a738:	2280      	movs	r2, #128	; 0x80
 800a73a:	0612      	lsls	r2, r2, #24
 800a73c:	4694      	mov	ip, r2
 800a73e:	9b00      	ldr	r3, [sp, #0]
 800a740:	0018      	movs	r0, r3
 800a742:	9b01      	ldr	r3, [sp, #4]
 800a744:	4463      	add	r3, ip
 800a746:	0019      	movs	r1, r3
 800a748:	e7a0      	b.n	800a68c <__ieee754_pow+0x58>
 800a74a:	2380      	movs	r3, #128	; 0x80
 800a74c:	9a02      	ldr	r2, [sp, #8]
 800a74e:	05db      	lsls	r3, r3, #23
 800a750:	429a      	cmp	r2, r3
 800a752:	d106      	bne.n	800a762 <__ieee754_pow+0x12e>
 800a754:	003a      	movs	r2, r7
 800a756:	0033      	movs	r3, r6
 800a758:	0038      	movs	r0, r7
 800a75a:	0031      	movs	r1, r6
 800a75c:	f7f7 fc02 	bl	8001f64 <__aeabi_dmul>
 800a760:	e794      	b.n	800a68c <__ieee754_pow+0x58>
 800a762:	4b38      	ldr	r3, [pc, #224]	; (800a844 <__ieee754_pow+0x210>)
 800a764:	9a02      	ldr	r2, [sp, #8]
 800a766:	429a      	cmp	r2, r3
 800a768:	d106      	bne.n	800a778 <__ieee754_pow+0x144>
 800a76a:	2e00      	cmp	r6, #0
 800a76c:	db04      	blt.n	800a778 <__ieee754_pow+0x144>
 800a76e:	0038      	movs	r0, r7
 800a770:	0031      	movs	r1, r6
 800a772:	f000 fe21 	bl	800b3b8 <__ieee754_sqrt>
 800a776:	e789      	b.n	800a68c <__ieee754_pow+0x58>
 800a778:	0038      	movs	r0, r7
 800a77a:	0031      	movs	r1, r6
 800a77c:	f001 fbca 	bl	800bf14 <fabs>
 800a780:	2f00      	cmp	r7, #0
 800a782:	d127      	bne.n	800a7d4 <__ieee754_pow+0x1a0>
 800a784:	2c00      	cmp	r4, #0
 800a786:	d004      	beq.n	800a792 <__ieee754_pow+0x15e>
 800a788:	4a2d      	ldr	r2, [pc, #180]	; (800a840 <__ieee754_pow+0x20c>)
 800a78a:	00b3      	lsls	r3, r6, #2
 800a78c:	089b      	lsrs	r3, r3, #2
 800a78e:	4293      	cmp	r3, r2
 800a790:	d120      	bne.n	800a7d4 <__ieee754_pow+0x1a0>
 800a792:	9b02      	ldr	r3, [sp, #8]
 800a794:	2b00      	cmp	r3, #0
 800a796:	da05      	bge.n	800a7a4 <__ieee754_pow+0x170>
 800a798:	0002      	movs	r2, r0
 800a79a:	000b      	movs	r3, r1
 800a79c:	2000      	movs	r0, #0
 800a79e:	4928      	ldr	r1, [pc, #160]	; (800a840 <__ieee754_pow+0x20c>)
 800a7a0:	f7f6 ffac 	bl	80016fc <__aeabi_ddiv>
 800a7a4:	9b06      	ldr	r3, [sp, #24]
 800a7a6:	2b00      	cmp	r3, #0
 800a7a8:	db00      	blt.n	800a7ac <__ieee754_pow+0x178>
 800a7aa:	e76f      	b.n	800a68c <__ieee754_pow+0x58>
 800a7ac:	4b1f      	ldr	r3, [pc, #124]	; (800a82c <__ieee754_pow+0x1f8>)
 800a7ae:	18e4      	adds	r4, r4, r3
 800a7b0:	9b04      	ldr	r3, [sp, #16]
 800a7b2:	431c      	orrs	r4, r3
 800a7b4:	d106      	bne.n	800a7c4 <__ieee754_pow+0x190>
 800a7b6:	0002      	movs	r2, r0
 800a7b8:	000b      	movs	r3, r1
 800a7ba:	f7f7 fe53 	bl	8002464 <__aeabi_dsub>
 800a7be:	0002      	movs	r2, r0
 800a7c0:	000b      	movs	r3, r1
 800a7c2:	e7b1      	b.n	800a728 <__ieee754_pow+0xf4>
 800a7c4:	9b04      	ldr	r3, [sp, #16]
 800a7c6:	2b01      	cmp	r3, #1
 800a7c8:	d000      	beq.n	800a7cc <__ieee754_pow+0x198>
 800a7ca:	e75f      	b.n	800a68c <__ieee754_pow+0x58>
 800a7cc:	2480      	movs	r4, #128	; 0x80
 800a7ce:	0624      	lsls	r4, r4, #24
 800a7d0:	190b      	adds	r3, r1, r4
 800a7d2:	e7b8      	b.n	800a746 <__ieee754_pow+0x112>
 800a7d4:	0ff3      	lsrs	r3, r6, #31
 800a7d6:	3b01      	subs	r3, #1
 800a7d8:	9310      	str	r3, [sp, #64]	; 0x40
 800a7da:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a7dc:	9b04      	ldr	r3, [sp, #16]
 800a7de:	4313      	orrs	r3, r2
 800a7e0:	d104      	bne.n	800a7ec <__ieee754_pow+0x1b8>
 800a7e2:	003a      	movs	r2, r7
 800a7e4:	0033      	movs	r3, r6
 800a7e6:	0038      	movs	r0, r7
 800a7e8:	0031      	movs	r1, r6
 800a7ea:	e7e6      	b.n	800a7ba <__ieee754_pow+0x186>
 800a7ec:	4b16      	ldr	r3, [pc, #88]	; (800a848 <__ieee754_pow+0x214>)
 800a7ee:	429d      	cmp	r5, r3
 800a7f0:	dc00      	bgt.n	800a7f4 <__ieee754_pow+0x1c0>
 800a7f2:	e0f5      	b.n	800a9e0 <__ieee754_pow+0x3ac>
 800a7f4:	4b15      	ldr	r3, [pc, #84]	; (800a84c <__ieee754_pow+0x218>)
 800a7f6:	429d      	cmp	r5, r3
 800a7f8:	dd0b      	ble.n	800a812 <__ieee754_pow+0x1de>
 800a7fa:	4b0f      	ldr	r3, [pc, #60]	; (800a838 <__ieee754_pow+0x204>)
 800a7fc:	429c      	cmp	r4, r3
 800a7fe:	dc0e      	bgt.n	800a81e <__ieee754_pow+0x1ea>
 800a800:	9b02      	ldr	r3, [sp, #8]
 800a802:	2b00      	cmp	r3, #0
 800a804:	db00      	blt.n	800a808 <__ieee754_pow+0x1d4>
 800a806:	e771      	b.n	800a6ec <__ieee754_pow+0xb8>
 800a808:	4a11      	ldr	r2, [pc, #68]	; (800a850 <__ieee754_pow+0x21c>)
 800a80a:	4b12      	ldr	r3, [pc, #72]	; (800a854 <__ieee754_pow+0x220>)
 800a80c:	0010      	movs	r0, r2
 800a80e:	0019      	movs	r1, r3
 800a810:	e7a4      	b.n	800a75c <__ieee754_pow+0x128>
 800a812:	4b11      	ldr	r3, [pc, #68]	; (800a858 <__ieee754_pow+0x224>)
 800a814:	429c      	cmp	r4, r3
 800a816:	ddf3      	ble.n	800a800 <__ieee754_pow+0x1cc>
 800a818:	4b09      	ldr	r3, [pc, #36]	; (800a840 <__ieee754_pow+0x20c>)
 800a81a:	429c      	cmp	r4, r3
 800a81c:	dd1e      	ble.n	800a85c <__ieee754_pow+0x228>
 800a81e:	9b02      	ldr	r3, [sp, #8]
 800a820:	2b00      	cmp	r3, #0
 800a822:	dcf1      	bgt.n	800a808 <__ieee754_pow+0x1d4>
 800a824:	e762      	b.n	800a6ec <__ieee754_pow+0xb8>
 800a826:	46c0      	nop			; (mov r8, r8)
 800a828:	7ff00000 	.word	0x7ff00000
 800a82c:	c0100000 	.word	0xc0100000
 800a830:	0800c48d 	.word	0x0800c48d
 800a834:	433fffff 	.word	0x433fffff
 800a838:	3fefffff 	.word	0x3fefffff
 800a83c:	fffffc01 	.word	0xfffffc01
 800a840:	3ff00000 	.word	0x3ff00000
 800a844:	3fe00000 	.word	0x3fe00000
 800a848:	41e00000 	.word	0x41e00000
 800a84c:	43f00000 	.word	0x43f00000
 800a850:	8800759c 	.word	0x8800759c
 800a854:	7e37e43c 	.word	0x7e37e43c
 800a858:	3feffffe 	.word	0x3feffffe
 800a85c:	2200      	movs	r2, #0
 800a85e:	4b52      	ldr	r3, [pc, #328]	; (800a9a8 <__ieee754_pow+0x374>)
 800a860:	f7f7 fe00 	bl	8002464 <__aeabi_dsub>
 800a864:	22c0      	movs	r2, #192	; 0xc0
 800a866:	4b51      	ldr	r3, [pc, #324]	; (800a9ac <__ieee754_pow+0x378>)
 800a868:	05d2      	lsls	r2, r2, #23
 800a86a:	0006      	movs	r6, r0
 800a86c:	000f      	movs	r7, r1
 800a86e:	f7f7 fb79 	bl	8001f64 <__aeabi_dmul>
 800a872:	4a4f      	ldr	r2, [pc, #316]	; (800a9b0 <__ieee754_pow+0x37c>)
 800a874:	9002      	str	r0, [sp, #8]
 800a876:	9103      	str	r1, [sp, #12]
 800a878:	4b4e      	ldr	r3, [pc, #312]	; (800a9b4 <__ieee754_pow+0x380>)
 800a87a:	0030      	movs	r0, r6
 800a87c:	0039      	movs	r1, r7
 800a87e:	f7f7 fb71 	bl	8001f64 <__aeabi_dmul>
 800a882:	2200      	movs	r2, #0
 800a884:	9006      	str	r0, [sp, #24]
 800a886:	9107      	str	r1, [sp, #28]
 800a888:	4b4b      	ldr	r3, [pc, #300]	; (800a9b8 <__ieee754_pow+0x384>)
 800a88a:	0030      	movs	r0, r6
 800a88c:	0039      	movs	r1, r7
 800a88e:	f7f7 fb69 	bl	8001f64 <__aeabi_dmul>
 800a892:	0002      	movs	r2, r0
 800a894:	000b      	movs	r3, r1
 800a896:	4849      	ldr	r0, [pc, #292]	; (800a9bc <__ieee754_pow+0x388>)
 800a898:	4949      	ldr	r1, [pc, #292]	; (800a9c0 <__ieee754_pow+0x38c>)
 800a89a:	f7f7 fde3 	bl	8002464 <__aeabi_dsub>
 800a89e:	0032      	movs	r2, r6
 800a8a0:	003b      	movs	r3, r7
 800a8a2:	f7f7 fb5f 	bl	8001f64 <__aeabi_dmul>
 800a8a6:	0002      	movs	r2, r0
 800a8a8:	000b      	movs	r3, r1
 800a8aa:	2000      	movs	r0, #0
 800a8ac:	4945      	ldr	r1, [pc, #276]	; (800a9c4 <__ieee754_pow+0x390>)
 800a8ae:	f7f7 fdd9 	bl	8002464 <__aeabi_dsub>
 800a8b2:	0032      	movs	r2, r6
 800a8b4:	0004      	movs	r4, r0
 800a8b6:	000d      	movs	r5, r1
 800a8b8:	003b      	movs	r3, r7
 800a8ba:	0030      	movs	r0, r6
 800a8bc:	0039      	movs	r1, r7
 800a8be:	f7f7 fb51 	bl	8001f64 <__aeabi_dmul>
 800a8c2:	0002      	movs	r2, r0
 800a8c4:	000b      	movs	r3, r1
 800a8c6:	0020      	movs	r0, r4
 800a8c8:	0029      	movs	r1, r5
 800a8ca:	f7f7 fb4b 	bl	8001f64 <__aeabi_dmul>
 800a8ce:	4a3e      	ldr	r2, [pc, #248]	; (800a9c8 <__ieee754_pow+0x394>)
 800a8d0:	4b36      	ldr	r3, [pc, #216]	; (800a9ac <__ieee754_pow+0x378>)
 800a8d2:	f7f7 fb47 	bl	8001f64 <__aeabi_dmul>
 800a8d6:	0002      	movs	r2, r0
 800a8d8:	000b      	movs	r3, r1
 800a8da:	9806      	ldr	r0, [sp, #24]
 800a8dc:	9907      	ldr	r1, [sp, #28]
 800a8de:	f7f7 fdc1 	bl	8002464 <__aeabi_dsub>
 800a8e2:	0002      	movs	r2, r0
 800a8e4:	000b      	movs	r3, r1
 800a8e6:	0004      	movs	r4, r0
 800a8e8:	000d      	movs	r5, r1
 800a8ea:	9802      	ldr	r0, [sp, #8]
 800a8ec:	9903      	ldr	r1, [sp, #12]
 800a8ee:	f7f6 fbf5 	bl	80010dc <__aeabi_dadd>
 800a8f2:	9a02      	ldr	r2, [sp, #8]
 800a8f4:	9b03      	ldr	r3, [sp, #12]
 800a8f6:	2000      	movs	r0, #0
 800a8f8:	9006      	str	r0, [sp, #24]
 800a8fa:	9107      	str	r1, [sp, #28]
 800a8fc:	f7f7 fdb2 	bl	8002464 <__aeabi_dsub>
 800a900:	0002      	movs	r2, r0
 800a902:	000b      	movs	r3, r1
 800a904:	0020      	movs	r0, r4
 800a906:	0029      	movs	r1, r5
 800a908:	f7f7 fdac 	bl	8002464 <__aeabi_dsub>
 800a90c:	9b04      	ldr	r3, [sp, #16]
 800a90e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a910:	3b01      	subs	r3, #1
 800a912:	0006      	movs	r6, r0
 800a914:	000f      	movs	r7, r1
 800a916:	4313      	orrs	r3, r2
 800a918:	d000      	beq.n	800a91c <__ieee754_pow+0x2e8>
 800a91a:	e1da      	b.n	800acd2 <__ieee754_pow+0x69e>
 800a91c:	2300      	movs	r3, #0
 800a91e:	4c2b      	ldr	r4, [pc, #172]	; (800a9cc <__ieee754_pow+0x398>)
 800a920:	9302      	str	r3, [sp, #8]
 800a922:	9403      	str	r4, [sp, #12]
 800a924:	9c00      	ldr	r4, [sp, #0]
 800a926:	9d01      	ldr	r5, [sp, #4]
 800a928:	9800      	ldr	r0, [sp, #0]
 800a92a:	9901      	ldr	r1, [sp, #4]
 800a92c:	2400      	movs	r4, #0
 800a92e:	002b      	movs	r3, r5
 800a930:	0022      	movs	r2, r4
 800a932:	f7f7 fd97 	bl	8002464 <__aeabi_dsub>
 800a936:	9a06      	ldr	r2, [sp, #24]
 800a938:	9b07      	ldr	r3, [sp, #28]
 800a93a:	f7f7 fb13 	bl	8001f64 <__aeabi_dmul>
 800a93e:	9a00      	ldr	r2, [sp, #0]
 800a940:	9b01      	ldr	r3, [sp, #4]
 800a942:	9004      	str	r0, [sp, #16]
 800a944:	9105      	str	r1, [sp, #20]
 800a946:	0030      	movs	r0, r6
 800a948:	0039      	movs	r1, r7
 800a94a:	f7f7 fb0b 	bl	8001f64 <__aeabi_dmul>
 800a94e:	0002      	movs	r2, r0
 800a950:	000b      	movs	r3, r1
 800a952:	9804      	ldr	r0, [sp, #16]
 800a954:	9905      	ldr	r1, [sp, #20]
 800a956:	f7f6 fbc1 	bl	80010dc <__aeabi_dadd>
 800a95a:	0022      	movs	r2, r4
 800a95c:	002b      	movs	r3, r5
 800a95e:	9004      	str	r0, [sp, #16]
 800a960:	9105      	str	r1, [sp, #20]
 800a962:	9806      	ldr	r0, [sp, #24]
 800a964:	9907      	ldr	r1, [sp, #28]
 800a966:	f7f7 fafd 	bl	8001f64 <__aeabi_dmul>
 800a96a:	0006      	movs	r6, r0
 800a96c:	000f      	movs	r7, r1
 800a96e:	000b      	movs	r3, r1
 800a970:	0002      	movs	r2, r0
 800a972:	9804      	ldr	r0, [sp, #16]
 800a974:	9905      	ldr	r1, [sp, #20]
 800a976:	9606      	str	r6, [sp, #24]
 800a978:	9707      	str	r7, [sp, #28]
 800a97a:	f7f6 fbaf 	bl	80010dc <__aeabi_dadd>
 800a97e:	4b14      	ldr	r3, [pc, #80]	; (800a9d0 <__ieee754_pow+0x39c>)
 800a980:	0005      	movs	r5, r0
 800a982:	000c      	movs	r4, r1
 800a984:	9108      	str	r1, [sp, #32]
 800a986:	4299      	cmp	r1, r3
 800a988:	dc00      	bgt.n	800a98c <__ieee754_pow+0x358>
 800a98a:	e2d4      	b.n	800af36 <__ieee754_pow+0x902>
 800a98c:	4b11      	ldr	r3, [pc, #68]	; (800a9d4 <__ieee754_pow+0x3a0>)
 800a98e:	18cb      	adds	r3, r1, r3
 800a990:	4303      	orrs	r3, r0
 800a992:	d100      	bne.n	800a996 <__ieee754_pow+0x362>
 800a994:	e1d6      	b.n	800ad44 <__ieee754_pow+0x710>
 800a996:	9802      	ldr	r0, [sp, #8]
 800a998:	9903      	ldr	r1, [sp, #12]
 800a99a:	4a0f      	ldr	r2, [pc, #60]	; (800a9d8 <__ieee754_pow+0x3a4>)
 800a99c:	4b0f      	ldr	r3, [pc, #60]	; (800a9dc <__ieee754_pow+0x3a8>)
 800a99e:	f7f7 fae1 	bl	8001f64 <__aeabi_dmul>
 800a9a2:	4a0d      	ldr	r2, [pc, #52]	; (800a9d8 <__ieee754_pow+0x3a4>)
 800a9a4:	4b0d      	ldr	r3, [pc, #52]	; (800a9dc <__ieee754_pow+0x3a8>)
 800a9a6:	e6d9      	b.n	800a75c <__ieee754_pow+0x128>
 800a9a8:	3ff00000 	.word	0x3ff00000
 800a9ac:	3ff71547 	.word	0x3ff71547
 800a9b0:	f85ddf44 	.word	0xf85ddf44
 800a9b4:	3e54ae0b 	.word	0x3e54ae0b
 800a9b8:	3fd00000 	.word	0x3fd00000
 800a9bc:	55555555 	.word	0x55555555
 800a9c0:	3fd55555 	.word	0x3fd55555
 800a9c4:	3fe00000 	.word	0x3fe00000
 800a9c8:	652b82fe 	.word	0x652b82fe
 800a9cc:	bff00000 	.word	0xbff00000
 800a9d0:	408fffff 	.word	0x408fffff
 800a9d4:	bf700000 	.word	0xbf700000
 800a9d8:	8800759c 	.word	0x8800759c
 800a9dc:	7e37e43c 	.word	0x7e37e43c
 800a9e0:	4bbd      	ldr	r3, [pc, #756]	; (800acd8 <__ieee754_pow+0x6a4>)
 800a9e2:	2200      	movs	r2, #0
 800a9e4:	429c      	cmp	r4, r3
 800a9e6:	dc06      	bgt.n	800a9f6 <__ieee754_pow+0x3c2>
 800a9e8:	2200      	movs	r2, #0
 800a9ea:	4bbc      	ldr	r3, [pc, #752]	; (800acdc <__ieee754_pow+0x6a8>)
 800a9ec:	f7f7 faba 	bl	8001f64 <__aeabi_dmul>
 800a9f0:	2235      	movs	r2, #53	; 0x35
 800a9f2:	000c      	movs	r4, r1
 800a9f4:	4252      	negs	r2, r2
 800a9f6:	4dba      	ldr	r5, [pc, #744]	; (800ace0 <__ieee754_pow+0x6ac>)
 800a9f8:	1523      	asrs	r3, r4, #20
 800a9fa:	195b      	adds	r3, r3, r5
 800a9fc:	189b      	adds	r3, r3, r2
 800a9fe:	930b      	str	r3, [sp, #44]	; 0x2c
 800aa00:	0324      	lsls	r4, r4, #12
 800aa02:	4db8      	ldr	r5, [pc, #736]	; (800ace4 <__ieee754_pow+0x6b0>)
 800aa04:	4bb8      	ldr	r3, [pc, #736]	; (800ace8 <__ieee754_pow+0x6b4>)
 800aa06:	0b24      	lsrs	r4, r4, #12
 800aa08:	4325      	orrs	r5, r4
 800aa0a:	2600      	movs	r6, #0
 800aa0c:	429c      	cmp	r4, r3
 800aa0e:	dd09      	ble.n	800aa24 <__ieee754_pow+0x3f0>
 800aa10:	4bb6      	ldr	r3, [pc, #728]	; (800acec <__ieee754_pow+0x6b8>)
 800aa12:	3601      	adds	r6, #1
 800aa14:	429c      	cmp	r4, r3
 800aa16:	dd05      	ble.n	800aa24 <__ieee754_pow+0x3f0>
 800aa18:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800aa1a:	199b      	adds	r3, r3, r6
 800aa1c:	2600      	movs	r6, #0
 800aa1e:	930b      	str	r3, [sp, #44]	; 0x2c
 800aa20:	4bb3      	ldr	r3, [pc, #716]	; (800acf0 <__ieee754_pow+0x6bc>)
 800aa22:	18ed      	adds	r5, r5, r3
 800aa24:	0029      	movs	r1, r5
 800aa26:	00f3      	lsls	r3, r6, #3
 800aa28:	9311      	str	r3, [sp, #68]	; 0x44
 800aa2a:	4bb2      	ldr	r3, [pc, #712]	; (800acf4 <__ieee754_pow+0x6c0>)
 800aa2c:	00f2      	lsls	r2, r6, #3
 800aa2e:	189b      	adds	r3, r3, r2
 800aa30:	685c      	ldr	r4, [r3, #4]
 800aa32:	681b      	ldr	r3, [r3, #0]
 800aa34:	930e      	str	r3, [sp, #56]	; 0x38
 800aa36:	940f      	str	r4, [sp, #60]	; 0x3c
 800aa38:	001a      	movs	r2, r3
 800aa3a:	0023      	movs	r3, r4
 800aa3c:	900c      	str	r0, [sp, #48]	; 0x30
 800aa3e:	910d      	str	r1, [sp, #52]	; 0x34
 800aa40:	f7f7 fd10 	bl	8002464 <__aeabi_dsub>
 800aa44:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800aa46:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800aa48:	9012      	str	r0, [sp, #72]	; 0x48
 800aa4a:	9113      	str	r1, [sp, #76]	; 0x4c
 800aa4c:	980c      	ldr	r0, [sp, #48]	; 0x30
 800aa4e:	990d      	ldr	r1, [sp, #52]	; 0x34
 800aa50:	f7f6 fb44 	bl	80010dc <__aeabi_dadd>
 800aa54:	0002      	movs	r2, r0
 800aa56:	000b      	movs	r3, r1
 800aa58:	2000      	movs	r0, #0
 800aa5a:	49a2      	ldr	r1, [pc, #648]	; (800ace4 <__ieee754_pow+0x6b0>)
 800aa5c:	f7f6 fe4e 	bl	80016fc <__aeabi_ddiv>
 800aa60:	0002      	movs	r2, r0
 800aa62:	000b      	movs	r3, r1
 800aa64:	9014      	str	r0, [sp, #80]	; 0x50
 800aa66:	9115      	str	r1, [sp, #84]	; 0x54
 800aa68:	9812      	ldr	r0, [sp, #72]	; 0x48
 800aa6a:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800aa6c:	f7f7 fa7a 	bl	8001f64 <__aeabi_dmul>
 800aa70:	9008      	str	r0, [sp, #32]
 800aa72:	9109      	str	r1, [sp, #36]	; 0x24
 800aa74:	9b08      	ldr	r3, [sp, #32]
 800aa76:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800aa78:	2180      	movs	r1, #128	; 0x80
 800aa7a:	106d      	asrs	r5, r5, #1
 800aa7c:	0589      	lsls	r1, r1, #22
 800aa7e:	9306      	str	r3, [sp, #24]
 800aa80:	9407      	str	r4, [sp, #28]
 800aa82:	430d      	orrs	r5, r1
 800aa84:	2300      	movs	r3, #0
 800aa86:	2180      	movs	r1, #128	; 0x80
 800aa88:	2200      	movs	r2, #0
 800aa8a:	9306      	str	r3, [sp, #24]
 800aa8c:	0309      	lsls	r1, r1, #12
 800aa8e:	9b06      	ldr	r3, [sp, #24]
 800aa90:	9c07      	ldr	r4, [sp, #28]
 800aa92:	186d      	adds	r5, r5, r1
 800aa94:	9302      	str	r3, [sp, #8]
 800aa96:	9403      	str	r4, [sp, #12]
 800aa98:	9802      	ldr	r0, [sp, #8]
 800aa9a:	9903      	ldr	r1, [sp, #12]
 800aa9c:	04b6      	lsls	r6, r6, #18
 800aa9e:	19ab      	adds	r3, r5, r6
 800aaa0:	0014      	movs	r4, r2
 800aaa2:	001d      	movs	r5, r3
 800aaa4:	f7f7 fa5e 	bl	8001f64 <__aeabi_dmul>
 800aaa8:	0002      	movs	r2, r0
 800aaaa:	000b      	movs	r3, r1
 800aaac:	9812      	ldr	r0, [sp, #72]	; 0x48
 800aaae:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800aab0:	f7f7 fcd8 	bl	8002464 <__aeabi_dsub>
 800aab4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800aab6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800aab8:	0006      	movs	r6, r0
 800aaba:	000f      	movs	r7, r1
 800aabc:	0020      	movs	r0, r4
 800aabe:	0029      	movs	r1, r5
 800aac0:	f7f7 fcd0 	bl	8002464 <__aeabi_dsub>
 800aac4:	0002      	movs	r2, r0
 800aac6:	000b      	movs	r3, r1
 800aac8:	980c      	ldr	r0, [sp, #48]	; 0x30
 800aaca:	990d      	ldr	r1, [sp, #52]	; 0x34
 800aacc:	f7f7 fcca 	bl	8002464 <__aeabi_dsub>
 800aad0:	9a02      	ldr	r2, [sp, #8]
 800aad2:	9b03      	ldr	r3, [sp, #12]
 800aad4:	f7f7 fa46 	bl	8001f64 <__aeabi_dmul>
 800aad8:	0002      	movs	r2, r0
 800aada:	000b      	movs	r3, r1
 800aadc:	0030      	movs	r0, r6
 800aade:	0039      	movs	r1, r7
 800aae0:	f7f7 fcc0 	bl	8002464 <__aeabi_dsub>
 800aae4:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800aae6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800aae8:	f7f7 fa3c 	bl	8001f64 <__aeabi_dmul>
 800aaec:	9a08      	ldr	r2, [sp, #32]
 800aaee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aaf0:	900c      	str	r0, [sp, #48]	; 0x30
 800aaf2:	910d      	str	r1, [sp, #52]	; 0x34
 800aaf4:	0010      	movs	r0, r2
 800aaf6:	0019      	movs	r1, r3
 800aaf8:	f7f7 fa34 	bl	8001f64 <__aeabi_dmul>
 800aafc:	0006      	movs	r6, r0
 800aafe:	000f      	movs	r7, r1
 800ab00:	4a7d      	ldr	r2, [pc, #500]	; (800acf8 <__ieee754_pow+0x6c4>)
 800ab02:	4b7e      	ldr	r3, [pc, #504]	; (800acfc <__ieee754_pow+0x6c8>)
 800ab04:	f7f7 fa2e 	bl	8001f64 <__aeabi_dmul>
 800ab08:	4a7d      	ldr	r2, [pc, #500]	; (800ad00 <__ieee754_pow+0x6cc>)
 800ab0a:	4b7e      	ldr	r3, [pc, #504]	; (800ad04 <__ieee754_pow+0x6d0>)
 800ab0c:	f7f6 fae6 	bl	80010dc <__aeabi_dadd>
 800ab10:	0032      	movs	r2, r6
 800ab12:	003b      	movs	r3, r7
 800ab14:	f7f7 fa26 	bl	8001f64 <__aeabi_dmul>
 800ab18:	4a7b      	ldr	r2, [pc, #492]	; (800ad08 <__ieee754_pow+0x6d4>)
 800ab1a:	4b7c      	ldr	r3, [pc, #496]	; (800ad0c <__ieee754_pow+0x6d8>)
 800ab1c:	f7f6 fade 	bl	80010dc <__aeabi_dadd>
 800ab20:	0032      	movs	r2, r6
 800ab22:	003b      	movs	r3, r7
 800ab24:	f7f7 fa1e 	bl	8001f64 <__aeabi_dmul>
 800ab28:	4a79      	ldr	r2, [pc, #484]	; (800ad10 <__ieee754_pow+0x6dc>)
 800ab2a:	4b7a      	ldr	r3, [pc, #488]	; (800ad14 <__ieee754_pow+0x6e0>)
 800ab2c:	f7f6 fad6 	bl	80010dc <__aeabi_dadd>
 800ab30:	0032      	movs	r2, r6
 800ab32:	003b      	movs	r3, r7
 800ab34:	f7f7 fa16 	bl	8001f64 <__aeabi_dmul>
 800ab38:	4a77      	ldr	r2, [pc, #476]	; (800ad18 <__ieee754_pow+0x6e4>)
 800ab3a:	4b78      	ldr	r3, [pc, #480]	; (800ad1c <__ieee754_pow+0x6e8>)
 800ab3c:	f7f6 face 	bl	80010dc <__aeabi_dadd>
 800ab40:	0032      	movs	r2, r6
 800ab42:	003b      	movs	r3, r7
 800ab44:	f7f7 fa0e 	bl	8001f64 <__aeabi_dmul>
 800ab48:	4a75      	ldr	r2, [pc, #468]	; (800ad20 <__ieee754_pow+0x6ec>)
 800ab4a:	4b76      	ldr	r3, [pc, #472]	; (800ad24 <__ieee754_pow+0x6f0>)
 800ab4c:	f7f6 fac6 	bl	80010dc <__aeabi_dadd>
 800ab50:	0032      	movs	r2, r6
 800ab52:	0004      	movs	r4, r0
 800ab54:	000d      	movs	r5, r1
 800ab56:	003b      	movs	r3, r7
 800ab58:	0030      	movs	r0, r6
 800ab5a:	0039      	movs	r1, r7
 800ab5c:	f7f7 fa02 	bl	8001f64 <__aeabi_dmul>
 800ab60:	0002      	movs	r2, r0
 800ab62:	000b      	movs	r3, r1
 800ab64:	0020      	movs	r0, r4
 800ab66:	0029      	movs	r1, r5
 800ab68:	f7f7 f9fc 	bl	8001f64 <__aeabi_dmul>
 800ab6c:	9a02      	ldr	r2, [sp, #8]
 800ab6e:	9b03      	ldr	r3, [sp, #12]
 800ab70:	0004      	movs	r4, r0
 800ab72:	000d      	movs	r5, r1
 800ab74:	9808      	ldr	r0, [sp, #32]
 800ab76:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ab78:	f7f6 fab0 	bl	80010dc <__aeabi_dadd>
 800ab7c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800ab7e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ab80:	f7f7 f9f0 	bl	8001f64 <__aeabi_dmul>
 800ab84:	0022      	movs	r2, r4
 800ab86:	002b      	movs	r3, r5
 800ab88:	f7f6 faa8 	bl	80010dc <__aeabi_dadd>
 800ab8c:	9a02      	ldr	r2, [sp, #8]
 800ab8e:	9b03      	ldr	r3, [sp, #12]
 800ab90:	900e      	str	r0, [sp, #56]	; 0x38
 800ab92:	910f      	str	r1, [sp, #60]	; 0x3c
 800ab94:	0010      	movs	r0, r2
 800ab96:	0019      	movs	r1, r3
 800ab98:	f7f7 f9e4 	bl	8001f64 <__aeabi_dmul>
 800ab9c:	2200      	movs	r2, #0
 800ab9e:	4b62      	ldr	r3, [pc, #392]	; (800ad28 <__ieee754_pow+0x6f4>)
 800aba0:	0004      	movs	r4, r0
 800aba2:	000d      	movs	r5, r1
 800aba4:	f7f6 fa9a 	bl	80010dc <__aeabi_dadd>
 800aba8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800abaa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800abac:	f7f6 fa96 	bl	80010dc <__aeabi_dadd>
 800abb0:	9e06      	ldr	r6, [sp, #24]
 800abb2:	000f      	movs	r7, r1
 800abb4:	0032      	movs	r2, r6
 800abb6:	000b      	movs	r3, r1
 800abb8:	9802      	ldr	r0, [sp, #8]
 800abba:	9903      	ldr	r1, [sp, #12]
 800abbc:	f7f7 f9d2 	bl	8001f64 <__aeabi_dmul>
 800abc0:	2200      	movs	r2, #0
 800abc2:	9002      	str	r0, [sp, #8]
 800abc4:	9103      	str	r1, [sp, #12]
 800abc6:	4b58      	ldr	r3, [pc, #352]	; (800ad28 <__ieee754_pow+0x6f4>)
 800abc8:	0030      	movs	r0, r6
 800abca:	0039      	movs	r1, r7
 800abcc:	f7f7 fc4a 	bl	8002464 <__aeabi_dsub>
 800abd0:	0022      	movs	r2, r4
 800abd2:	002b      	movs	r3, r5
 800abd4:	f7f7 fc46 	bl	8002464 <__aeabi_dsub>
 800abd8:	0002      	movs	r2, r0
 800abda:	000b      	movs	r3, r1
 800abdc:	980e      	ldr	r0, [sp, #56]	; 0x38
 800abde:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800abe0:	f7f7 fc40 	bl	8002464 <__aeabi_dsub>
 800abe4:	9a08      	ldr	r2, [sp, #32]
 800abe6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800abe8:	f7f7 f9bc 	bl	8001f64 <__aeabi_dmul>
 800abec:	0032      	movs	r2, r6
 800abee:	0004      	movs	r4, r0
 800abf0:	000d      	movs	r5, r1
 800abf2:	980c      	ldr	r0, [sp, #48]	; 0x30
 800abf4:	990d      	ldr	r1, [sp, #52]	; 0x34
 800abf6:	003b      	movs	r3, r7
 800abf8:	f7f7 f9b4 	bl	8001f64 <__aeabi_dmul>
 800abfc:	0002      	movs	r2, r0
 800abfe:	000b      	movs	r3, r1
 800ac00:	0020      	movs	r0, r4
 800ac02:	0029      	movs	r1, r5
 800ac04:	f7f6 fa6a 	bl	80010dc <__aeabi_dadd>
 800ac08:	0004      	movs	r4, r0
 800ac0a:	000d      	movs	r5, r1
 800ac0c:	0002      	movs	r2, r0
 800ac0e:	000b      	movs	r3, r1
 800ac10:	9802      	ldr	r0, [sp, #8]
 800ac12:	9903      	ldr	r1, [sp, #12]
 800ac14:	f7f6 fa62 	bl	80010dc <__aeabi_dadd>
 800ac18:	22e0      	movs	r2, #224	; 0xe0
 800ac1a:	9e06      	ldr	r6, [sp, #24]
 800ac1c:	0612      	lsls	r2, r2, #24
 800ac1e:	4b43      	ldr	r3, [pc, #268]	; (800ad2c <__ieee754_pow+0x6f8>)
 800ac20:	0030      	movs	r0, r6
 800ac22:	000f      	movs	r7, r1
 800ac24:	f7f7 f99e 	bl	8001f64 <__aeabi_dmul>
 800ac28:	9a02      	ldr	r2, [sp, #8]
 800ac2a:	9b03      	ldr	r3, [sp, #12]
 800ac2c:	9008      	str	r0, [sp, #32]
 800ac2e:	9109      	str	r1, [sp, #36]	; 0x24
 800ac30:	0030      	movs	r0, r6
 800ac32:	0039      	movs	r1, r7
 800ac34:	f7f7 fc16 	bl	8002464 <__aeabi_dsub>
 800ac38:	0002      	movs	r2, r0
 800ac3a:	000b      	movs	r3, r1
 800ac3c:	0020      	movs	r0, r4
 800ac3e:	0029      	movs	r1, r5
 800ac40:	f7f7 fc10 	bl	8002464 <__aeabi_dsub>
 800ac44:	4a3a      	ldr	r2, [pc, #232]	; (800ad30 <__ieee754_pow+0x6fc>)
 800ac46:	4b39      	ldr	r3, [pc, #228]	; (800ad2c <__ieee754_pow+0x6f8>)
 800ac48:	f7f7 f98c 	bl	8001f64 <__aeabi_dmul>
 800ac4c:	4a39      	ldr	r2, [pc, #228]	; (800ad34 <__ieee754_pow+0x700>)
 800ac4e:	0004      	movs	r4, r0
 800ac50:	000d      	movs	r5, r1
 800ac52:	4b39      	ldr	r3, [pc, #228]	; (800ad38 <__ieee754_pow+0x704>)
 800ac54:	0030      	movs	r0, r6
 800ac56:	0039      	movs	r1, r7
 800ac58:	f7f7 f984 	bl	8001f64 <__aeabi_dmul>
 800ac5c:	0002      	movs	r2, r0
 800ac5e:	000b      	movs	r3, r1
 800ac60:	0020      	movs	r0, r4
 800ac62:	0029      	movs	r1, r5
 800ac64:	f7f6 fa3a 	bl	80010dc <__aeabi_dadd>
 800ac68:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800ac6a:	4b34      	ldr	r3, [pc, #208]	; (800ad3c <__ieee754_pow+0x708>)
 800ac6c:	189b      	adds	r3, r3, r2
 800ac6e:	681a      	ldr	r2, [r3, #0]
 800ac70:	685b      	ldr	r3, [r3, #4]
 800ac72:	f7f6 fa33 	bl	80010dc <__aeabi_dadd>
 800ac76:	9002      	str	r0, [sp, #8]
 800ac78:	9103      	str	r1, [sp, #12]
 800ac7a:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800ac7c:	f7f7 ff5c 	bl	8002b38 <__aeabi_i2d>
 800ac80:	0004      	movs	r4, r0
 800ac82:	000d      	movs	r5, r1
 800ac84:	9808      	ldr	r0, [sp, #32]
 800ac86:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ac88:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800ac8a:	4b2d      	ldr	r3, [pc, #180]	; (800ad40 <__ieee754_pow+0x70c>)
 800ac8c:	189b      	adds	r3, r3, r2
 800ac8e:	681e      	ldr	r6, [r3, #0]
 800ac90:	685f      	ldr	r7, [r3, #4]
 800ac92:	9a02      	ldr	r2, [sp, #8]
 800ac94:	9b03      	ldr	r3, [sp, #12]
 800ac96:	f7f6 fa21 	bl	80010dc <__aeabi_dadd>
 800ac9a:	0032      	movs	r2, r6
 800ac9c:	003b      	movs	r3, r7
 800ac9e:	f7f6 fa1d 	bl	80010dc <__aeabi_dadd>
 800aca2:	0022      	movs	r2, r4
 800aca4:	002b      	movs	r3, r5
 800aca6:	f7f6 fa19 	bl	80010dc <__aeabi_dadd>
 800acaa:	9806      	ldr	r0, [sp, #24]
 800acac:	0022      	movs	r2, r4
 800acae:	002b      	movs	r3, r5
 800acb0:	9006      	str	r0, [sp, #24]
 800acb2:	9107      	str	r1, [sp, #28]
 800acb4:	f7f7 fbd6 	bl	8002464 <__aeabi_dsub>
 800acb8:	0032      	movs	r2, r6
 800acba:	003b      	movs	r3, r7
 800acbc:	f7f7 fbd2 	bl	8002464 <__aeabi_dsub>
 800acc0:	9a08      	ldr	r2, [sp, #32]
 800acc2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800acc4:	f7f7 fbce 	bl	8002464 <__aeabi_dsub>
 800acc8:	0002      	movs	r2, r0
 800acca:	000b      	movs	r3, r1
 800accc:	9802      	ldr	r0, [sp, #8]
 800acce:	9903      	ldr	r1, [sp, #12]
 800acd0:	e61a      	b.n	800a908 <__ieee754_pow+0x2d4>
 800acd2:	2300      	movs	r3, #0
 800acd4:	4c03      	ldr	r4, [pc, #12]	; (800ace4 <__ieee754_pow+0x6b0>)
 800acd6:	e623      	b.n	800a920 <__ieee754_pow+0x2ec>
 800acd8:	000fffff 	.word	0x000fffff
 800acdc:	43400000 	.word	0x43400000
 800ace0:	fffffc01 	.word	0xfffffc01
 800ace4:	3ff00000 	.word	0x3ff00000
 800ace8:	0003988e 	.word	0x0003988e
 800acec:	000bb679 	.word	0x000bb679
 800acf0:	fff00000 	.word	0xfff00000
 800acf4:	0800c4d0 	.word	0x0800c4d0
 800acf8:	4a454eef 	.word	0x4a454eef
 800acfc:	3fca7e28 	.word	0x3fca7e28
 800ad00:	93c9db65 	.word	0x93c9db65
 800ad04:	3fcd864a 	.word	0x3fcd864a
 800ad08:	a91d4101 	.word	0xa91d4101
 800ad0c:	3fd17460 	.word	0x3fd17460
 800ad10:	518f264d 	.word	0x518f264d
 800ad14:	3fd55555 	.word	0x3fd55555
 800ad18:	db6fabff 	.word	0xdb6fabff
 800ad1c:	3fdb6db6 	.word	0x3fdb6db6
 800ad20:	33333303 	.word	0x33333303
 800ad24:	3fe33333 	.word	0x3fe33333
 800ad28:	40080000 	.word	0x40080000
 800ad2c:	3feec709 	.word	0x3feec709
 800ad30:	dc3a03fd 	.word	0xdc3a03fd
 800ad34:	145b01f5 	.word	0x145b01f5
 800ad38:	be3e2fe0 	.word	0xbe3e2fe0
 800ad3c:	0800c4f0 	.word	0x0800c4f0
 800ad40:	0800c4e0 	.word	0x0800c4e0
 800ad44:	4a90      	ldr	r2, [pc, #576]	; (800af88 <__ieee754_pow+0x954>)
 800ad46:	4b91      	ldr	r3, [pc, #580]	; (800af8c <__ieee754_pow+0x958>)
 800ad48:	9804      	ldr	r0, [sp, #16]
 800ad4a:	9905      	ldr	r1, [sp, #20]
 800ad4c:	f7f6 f9c6 	bl	80010dc <__aeabi_dadd>
 800ad50:	0032      	movs	r2, r6
 800ad52:	9000      	str	r0, [sp, #0]
 800ad54:	9101      	str	r1, [sp, #4]
 800ad56:	003b      	movs	r3, r7
 800ad58:	0028      	movs	r0, r5
 800ad5a:	0021      	movs	r1, r4
 800ad5c:	f7f7 fb82 	bl	8002464 <__aeabi_dsub>
 800ad60:	0002      	movs	r2, r0
 800ad62:	000b      	movs	r3, r1
 800ad64:	9800      	ldr	r0, [sp, #0]
 800ad66:	9901      	ldr	r1, [sp, #4]
 800ad68:	f7f5 fb78 	bl	800045c <__aeabi_dcmpgt>
 800ad6c:	2800      	cmp	r0, #0
 800ad6e:	d000      	beq.n	800ad72 <__ieee754_pow+0x73e>
 800ad70:	e611      	b.n	800a996 <__ieee754_pow+0x362>
 800ad72:	2100      	movs	r1, #0
 800ad74:	4a86      	ldr	r2, [pc, #536]	; (800af90 <__ieee754_pow+0x95c>)
 800ad76:	0063      	lsls	r3, r4, #1
 800ad78:	085b      	lsrs	r3, r3, #1
 800ad7a:	9100      	str	r1, [sp, #0]
 800ad7c:	4293      	cmp	r3, r2
 800ad7e:	dd25      	ble.n	800adcc <__ieee754_pow+0x798>
 800ad80:	4a84      	ldr	r2, [pc, #528]	; (800af94 <__ieee754_pow+0x960>)
 800ad82:	151b      	asrs	r3, r3, #20
 800ad84:	189b      	adds	r3, r3, r2
 800ad86:	2280      	movs	r2, #128	; 0x80
 800ad88:	0352      	lsls	r2, r2, #13
 800ad8a:	4694      	mov	ip, r2
 800ad8c:	411a      	asrs	r2, r3
 800ad8e:	1914      	adds	r4, r2, r4
 800ad90:	0060      	lsls	r0, r4, #1
 800ad92:	4b81      	ldr	r3, [pc, #516]	; (800af98 <__ieee754_pow+0x964>)
 800ad94:	0d40      	lsrs	r0, r0, #21
 800ad96:	4d81      	ldr	r5, [pc, #516]	; (800af9c <__ieee754_pow+0x968>)
 800ad98:	18c0      	adds	r0, r0, r3
 800ad9a:	4105      	asrs	r5, r0
 800ad9c:	0021      	movs	r1, r4
 800ad9e:	43a9      	bics	r1, r5
 800ada0:	000b      	movs	r3, r1
 800ada2:	4661      	mov	r1, ip
 800ada4:	0324      	lsls	r4, r4, #12
 800ada6:	0b24      	lsrs	r4, r4, #12
 800ada8:	4321      	orrs	r1, r4
 800adaa:	2414      	movs	r4, #20
 800adac:	1a20      	subs	r0, r4, r0
 800adae:	4101      	asrs	r1, r0
 800adb0:	9100      	str	r1, [sp, #0]
 800adb2:	9908      	ldr	r1, [sp, #32]
 800adb4:	2200      	movs	r2, #0
 800adb6:	2900      	cmp	r1, #0
 800adb8:	da02      	bge.n	800adc0 <__ieee754_pow+0x78c>
 800adba:	9900      	ldr	r1, [sp, #0]
 800adbc:	4249      	negs	r1, r1
 800adbe:	9100      	str	r1, [sp, #0]
 800adc0:	0030      	movs	r0, r6
 800adc2:	0039      	movs	r1, r7
 800adc4:	f7f7 fb4e 	bl	8002464 <__aeabi_dsub>
 800adc8:	9006      	str	r0, [sp, #24]
 800adca:	9107      	str	r1, [sp, #28]
 800adcc:	9a04      	ldr	r2, [sp, #16]
 800adce:	9b05      	ldr	r3, [sp, #20]
 800add0:	9806      	ldr	r0, [sp, #24]
 800add2:	9907      	ldr	r1, [sp, #28]
 800add4:	2600      	movs	r6, #0
 800add6:	f7f6 f981 	bl	80010dc <__aeabi_dadd>
 800adda:	2200      	movs	r2, #0
 800addc:	4b70      	ldr	r3, [pc, #448]	; (800afa0 <__ieee754_pow+0x96c>)
 800adde:	0030      	movs	r0, r6
 800ade0:	000f      	movs	r7, r1
 800ade2:	f7f7 f8bf 	bl	8001f64 <__aeabi_dmul>
 800ade6:	9a06      	ldr	r2, [sp, #24]
 800ade8:	9b07      	ldr	r3, [sp, #28]
 800adea:	9008      	str	r0, [sp, #32]
 800adec:	9109      	str	r1, [sp, #36]	; 0x24
 800adee:	0030      	movs	r0, r6
 800adf0:	0039      	movs	r1, r7
 800adf2:	f7f7 fb37 	bl	8002464 <__aeabi_dsub>
 800adf6:	0002      	movs	r2, r0
 800adf8:	000b      	movs	r3, r1
 800adfa:	9804      	ldr	r0, [sp, #16]
 800adfc:	9905      	ldr	r1, [sp, #20]
 800adfe:	f7f7 fb31 	bl	8002464 <__aeabi_dsub>
 800ae02:	4a68      	ldr	r2, [pc, #416]	; (800afa4 <__ieee754_pow+0x970>)
 800ae04:	4b68      	ldr	r3, [pc, #416]	; (800afa8 <__ieee754_pow+0x974>)
 800ae06:	f7f7 f8ad 	bl	8001f64 <__aeabi_dmul>
 800ae0a:	4a68      	ldr	r2, [pc, #416]	; (800afac <__ieee754_pow+0x978>)
 800ae0c:	0004      	movs	r4, r0
 800ae0e:	000d      	movs	r5, r1
 800ae10:	4b67      	ldr	r3, [pc, #412]	; (800afb0 <__ieee754_pow+0x97c>)
 800ae12:	0030      	movs	r0, r6
 800ae14:	0039      	movs	r1, r7
 800ae16:	f7f7 f8a5 	bl	8001f64 <__aeabi_dmul>
 800ae1a:	0002      	movs	r2, r0
 800ae1c:	000b      	movs	r3, r1
 800ae1e:	0020      	movs	r0, r4
 800ae20:	0029      	movs	r1, r5
 800ae22:	f7f6 f95b 	bl	80010dc <__aeabi_dadd>
 800ae26:	0004      	movs	r4, r0
 800ae28:	000d      	movs	r5, r1
 800ae2a:	0002      	movs	r2, r0
 800ae2c:	000b      	movs	r3, r1
 800ae2e:	9808      	ldr	r0, [sp, #32]
 800ae30:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ae32:	f7f6 f953 	bl	80010dc <__aeabi_dadd>
 800ae36:	9a08      	ldr	r2, [sp, #32]
 800ae38:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ae3a:	0006      	movs	r6, r0
 800ae3c:	000f      	movs	r7, r1
 800ae3e:	f7f7 fb11 	bl	8002464 <__aeabi_dsub>
 800ae42:	0002      	movs	r2, r0
 800ae44:	000b      	movs	r3, r1
 800ae46:	0020      	movs	r0, r4
 800ae48:	0029      	movs	r1, r5
 800ae4a:	f7f7 fb0b 	bl	8002464 <__aeabi_dsub>
 800ae4e:	0032      	movs	r2, r6
 800ae50:	9004      	str	r0, [sp, #16]
 800ae52:	9105      	str	r1, [sp, #20]
 800ae54:	003b      	movs	r3, r7
 800ae56:	0030      	movs	r0, r6
 800ae58:	0039      	movs	r1, r7
 800ae5a:	f7f7 f883 	bl	8001f64 <__aeabi_dmul>
 800ae5e:	0004      	movs	r4, r0
 800ae60:	000d      	movs	r5, r1
 800ae62:	4a54      	ldr	r2, [pc, #336]	; (800afb4 <__ieee754_pow+0x980>)
 800ae64:	4b54      	ldr	r3, [pc, #336]	; (800afb8 <__ieee754_pow+0x984>)
 800ae66:	f7f7 f87d 	bl	8001f64 <__aeabi_dmul>
 800ae6a:	4a54      	ldr	r2, [pc, #336]	; (800afbc <__ieee754_pow+0x988>)
 800ae6c:	4b54      	ldr	r3, [pc, #336]	; (800afc0 <__ieee754_pow+0x98c>)
 800ae6e:	f7f7 faf9 	bl	8002464 <__aeabi_dsub>
 800ae72:	0022      	movs	r2, r4
 800ae74:	002b      	movs	r3, r5
 800ae76:	f7f7 f875 	bl	8001f64 <__aeabi_dmul>
 800ae7a:	4a52      	ldr	r2, [pc, #328]	; (800afc4 <__ieee754_pow+0x990>)
 800ae7c:	4b52      	ldr	r3, [pc, #328]	; (800afc8 <__ieee754_pow+0x994>)
 800ae7e:	f7f6 f92d 	bl	80010dc <__aeabi_dadd>
 800ae82:	0022      	movs	r2, r4
 800ae84:	002b      	movs	r3, r5
 800ae86:	f7f7 f86d 	bl	8001f64 <__aeabi_dmul>
 800ae8a:	4a50      	ldr	r2, [pc, #320]	; (800afcc <__ieee754_pow+0x998>)
 800ae8c:	4b50      	ldr	r3, [pc, #320]	; (800afd0 <__ieee754_pow+0x99c>)
 800ae8e:	f7f7 fae9 	bl	8002464 <__aeabi_dsub>
 800ae92:	0022      	movs	r2, r4
 800ae94:	002b      	movs	r3, r5
 800ae96:	f7f7 f865 	bl	8001f64 <__aeabi_dmul>
 800ae9a:	4a4e      	ldr	r2, [pc, #312]	; (800afd4 <__ieee754_pow+0x9a0>)
 800ae9c:	4b4e      	ldr	r3, [pc, #312]	; (800afd8 <__ieee754_pow+0x9a4>)
 800ae9e:	f7f6 f91d 	bl	80010dc <__aeabi_dadd>
 800aea2:	0022      	movs	r2, r4
 800aea4:	002b      	movs	r3, r5
 800aea6:	f7f7 f85d 	bl	8001f64 <__aeabi_dmul>
 800aeaa:	0002      	movs	r2, r0
 800aeac:	000b      	movs	r3, r1
 800aeae:	0030      	movs	r0, r6
 800aeb0:	0039      	movs	r1, r7
 800aeb2:	f7f7 fad7 	bl	8002464 <__aeabi_dsub>
 800aeb6:	0004      	movs	r4, r0
 800aeb8:	000d      	movs	r5, r1
 800aeba:	0002      	movs	r2, r0
 800aebc:	000b      	movs	r3, r1
 800aebe:	0030      	movs	r0, r6
 800aec0:	0039      	movs	r1, r7
 800aec2:	f7f7 f84f 	bl	8001f64 <__aeabi_dmul>
 800aec6:	2380      	movs	r3, #128	; 0x80
 800aec8:	9006      	str	r0, [sp, #24]
 800aeca:	9107      	str	r1, [sp, #28]
 800aecc:	2200      	movs	r2, #0
 800aece:	05db      	lsls	r3, r3, #23
 800aed0:	0020      	movs	r0, r4
 800aed2:	0029      	movs	r1, r5
 800aed4:	f7f7 fac6 	bl	8002464 <__aeabi_dsub>
 800aed8:	0002      	movs	r2, r0
 800aeda:	000b      	movs	r3, r1
 800aedc:	9806      	ldr	r0, [sp, #24]
 800aede:	9907      	ldr	r1, [sp, #28]
 800aee0:	f7f6 fc0c 	bl	80016fc <__aeabi_ddiv>
 800aee4:	9a04      	ldr	r2, [sp, #16]
 800aee6:	9b05      	ldr	r3, [sp, #20]
 800aee8:	0004      	movs	r4, r0
 800aeea:	000d      	movs	r5, r1
 800aeec:	0030      	movs	r0, r6
 800aeee:	0039      	movs	r1, r7
 800aef0:	f7f7 f838 	bl	8001f64 <__aeabi_dmul>
 800aef4:	9a04      	ldr	r2, [sp, #16]
 800aef6:	9b05      	ldr	r3, [sp, #20]
 800aef8:	f7f6 f8f0 	bl	80010dc <__aeabi_dadd>
 800aefc:	0002      	movs	r2, r0
 800aefe:	000b      	movs	r3, r1
 800af00:	0020      	movs	r0, r4
 800af02:	0029      	movs	r1, r5
 800af04:	f7f7 faae 	bl	8002464 <__aeabi_dsub>
 800af08:	0032      	movs	r2, r6
 800af0a:	003b      	movs	r3, r7
 800af0c:	f7f7 faaa 	bl	8002464 <__aeabi_dsub>
 800af10:	0002      	movs	r2, r0
 800af12:	000b      	movs	r3, r1
 800af14:	2000      	movs	r0, #0
 800af16:	4931      	ldr	r1, [pc, #196]	; (800afdc <__ieee754_pow+0x9a8>)
 800af18:	f7f7 faa4 	bl	8002464 <__aeabi_dsub>
 800af1c:	9b00      	ldr	r3, [sp, #0]
 800af1e:	051b      	lsls	r3, r3, #20
 800af20:	185b      	adds	r3, r3, r1
 800af22:	151a      	asrs	r2, r3, #20
 800af24:	2a00      	cmp	r2, #0
 800af26:	dc28      	bgt.n	800af7a <__ieee754_pow+0x946>
 800af28:	9a00      	ldr	r2, [sp, #0]
 800af2a:	f001 f88f 	bl	800c04c <scalbn>
 800af2e:	9a02      	ldr	r2, [sp, #8]
 800af30:	9b03      	ldr	r3, [sp, #12]
 800af32:	f7ff fc13 	bl	800a75c <__ieee754_pow+0x128>
 800af36:	4a2a      	ldr	r2, [pc, #168]	; (800afe0 <__ieee754_pow+0x9ac>)
 800af38:	004b      	lsls	r3, r1, #1
 800af3a:	085b      	lsrs	r3, r3, #1
 800af3c:	4293      	cmp	r3, r2
 800af3e:	dc00      	bgt.n	800af42 <__ieee754_pow+0x90e>
 800af40:	e717      	b.n	800ad72 <__ieee754_pow+0x73e>
 800af42:	4b28      	ldr	r3, [pc, #160]	; (800afe4 <__ieee754_pow+0x9b0>)
 800af44:	18cb      	adds	r3, r1, r3
 800af46:	4303      	orrs	r3, r0
 800af48:	d009      	beq.n	800af5e <__ieee754_pow+0x92a>
 800af4a:	9802      	ldr	r0, [sp, #8]
 800af4c:	9903      	ldr	r1, [sp, #12]
 800af4e:	4a26      	ldr	r2, [pc, #152]	; (800afe8 <__ieee754_pow+0x9b4>)
 800af50:	4b26      	ldr	r3, [pc, #152]	; (800afec <__ieee754_pow+0x9b8>)
 800af52:	f7f7 f807 	bl	8001f64 <__aeabi_dmul>
 800af56:	4a24      	ldr	r2, [pc, #144]	; (800afe8 <__ieee754_pow+0x9b4>)
 800af58:	4b24      	ldr	r3, [pc, #144]	; (800afec <__ieee754_pow+0x9b8>)
 800af5a:	f7ff fbff 	bl	800a75c <__ieee754_pow+0x128>
 800af5e:	0032      	movs	r2, r6
 800af60:	003b      	movs	r3, r7
 800af62:	f7f7 fa7f 	bl	8002464 <__aeabi_dsub>
 800af66:	0002      	movs	r2, r0
 800af68:	000b      	movs	r3, r1
 800af6a:	9804      	ldr	r0, [sp, #16]
 800af6c:	9905      	ldr	r1, [sp, #20]
 800af6e:	f7f5 fa6b 	bl	8000448 <__aeabi_dcmple>
 800af72:	2800      	cmp	r0, #0
 800af74:	d100      	bne.n	800af78 <__ieee754_pow+0x944>
 800af76:	e6fc      	b.n	800ad72 <__ieee754_pow+0x73e>
 800af78:	e7e7      	b.n	800af4a <__ieee754_pow+0x916>
 800af7a:	0019      	movs	r1, r3
 800af7c:	e7d7      	b.n	800af2e <__ieee754_pow+0x8fa>
 800af7e:	2000      	movs	r0, #0
 800af80:	4916      	ldr	r1, [pc, #88]	; (800afdc <__ieee754_pow+0x9a8>)
 800af82:	f7ff fb83 	bl	800a68c <__ieee754_pow+0x58>
 800af86:	46c0      	nop			; (mov r8, r8)
 800af88:	652b82fe 	.word	0x652b82fe
 800af8c:	3c971547 	.word	0x3c971547
 800af90:	3fe00000 	.word	0x3fe00000
 800af94:	fffffc02 	.word	0xfffffc02
 800af98:	fffffc01 	.word	0xfffffc01
 800af9c:	000fffff 	.word	0x000fffff
 800afa0:	3fe62e43 	.word	0x3fe62e43
 800afa4:	fefa39ef 	.word	0xfefa39ef
 800afa8:	3fe62e42 	.word	0x3fe62e42
 800afac:	0ca86c39 	.word	0x0ca86c39
 800afb0:	be205c61 	.word	0xbe205c61
 800afb4:	72bea4d0 	.word	0x72bea4d0
 800afb8:	3e663769 	.word	0x3e663769
 800afbc:	c5d26bf1 	.word	0xc5d26bf1
 800afc0:	3ebbbd41 	.word	0x3ebbbd41
 800afc4:	af25de2c 	.word	0xaf25de2c
 800afc8:	3f11566a 	.word	0x3f11566a
 800afcc:	16bebd93 	.word	0x16bebd93
 800afd0:	3f66c16c 	.word	0x3f66c16c
 800afd4:	5555553e 	.word	0x5555553e
 800afd8:	3fc55555 	.word	0x3fc55555
 800afdc:	3ff00000 	.word	0x3ff00000
 800afe0:	4090cbff 	.word	0x4090cbff
 800afe4:	3f6f3400 	.word	0x3f6f3400
 800afe8:	c2f8f359 	.word	0xc2f8f359
 800afec:	01a56e1f 	.word	0x01a56e1f

0800aff0 <__ieee754_rem_pio2>:
 800aff0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800aff2:	004b      	lsls	r3, r1, #1
 800aff4:	b091      	sub	sp, #68	; 0x44
 800aff6:	085b      	lsrs	r3, r3, #1
 800aff8:	9304      	str	r3, [sp, #16]
 800affa:	0017      	movs	r7, r2
 800affc:	4bda      	ldr	r3, [pc, #872]	; (800b368 <__ieee754_rem_pio2+0x378>)
 800affe:	9a04      	ldr	r2, [sp, #16]
 800b000:	9108      	str	r1, [sp, #32]
 800b002:	429a      	cmp	r2, r3
 800b004:	dc09      	bgt.n	800b01a <__ieee754_rem_pio2+0x2a>
 800b006:	0002      	movs	r2, r0
 800b008:	000b      	movs	r3, r1
 800b00a:	603a      	str	r2, [r7, #0]
 800b00c:	607b      	str	r3, [r7, #4]
 800b00e:	2200      	movs	r2, #0
 800b010:	2300      	movs	r3, #0
 800b012:	60ba      	str	r2, [r7, #8]
 800b014:	60fb      	str	r3, [r7, #12]
 800b016:	2600      	movs	r6, #0
 800b018:	e022      	b.n	800b060 <__ieee754_rem_pio2+0x70>
 800b01a:	4bd4      	ldr	r3, [pc, #848]	; (800b36c <__ieee754_rem_pio2+0x37c>)
 800b01c:	9a04      	ldr	r2, [sp, #16]
 800b01e:	429a      	cmp	r2, r3
 800b020:	dc6a      	bgt.n	800b0f8 <__ieee754_rem_pio2+0x108>
 800b022:	4ed3      	ldr	r6, [pc, #844]	; (800b370 <__ieee754_rem_pio2+0x380>)
 800b024:	4ad3      	ldr	r2, [pc, #844]	; (800b374 <__ieee754_rem_pio2+0x384>)
 800b026:	2900      	cmp	r1, #0
 800b028:	dd33      	ble.n	800b092 <__ieee754_rem_pio2+0xa2>
 800b02a:	4bd1      	ldr	r3, [pc, #836]	; (800b370 <__ieee754_rem_pio2+0x380>)
 800b02c:	f7f7 fa1a 	bl	8002464 <__aeabi_dsub>
 800b030:	9b04      	ldr	r3, [sp, #16]
 800b032:	0004      	movs	r4, r0
 800b034:	000d      	movs	r5, r1
 800b036:	42b3      	cmp	r3, r6
 800b038:	d015      	beq.n	800b066 <__ieee754_rem_pio2+0x76>
 800b03a:	4acf      	ldr	r2, [pc, #828]	; (800b378 <__ieee754_rem_pio2+0x388>)
 800b03c:	4bcf      	ldr	r3, [pc, #828]	; (800b37c <__ieee754_rem_pio2+0x38c>)
 800b03e:	f7f7 fa11 	bl	8002464 <__aeabi_dsub>
 800b042:	0002      	movs	r2, r0
 800b044:	000b      	movs	r3, r1
 800b046:	0020      	movs	r0, r4
 800b048:	603a      	str	r2, [r7, #0]
 800b04a:	607b      	str	r3, [r7, #4]
 800b04c:	0029      	movs	r1, r5
 800b04e:	f7f7 fa09 	bl	8002464 <__aeabi_dsub>
 800b052:	4ac9      	ldr	r2, [pc, #804]	; (800b378 <__ieee754_rem_pio2+0x388>)
 800b054:	4bc9      	ldr	r3, [pc, #804]	; (800b37c <__ieee754_rem_pio2+0x38c>)
 800b056:	f7f7 fa05 	bl	8002464 <__aeabi_dsub>
 800b05a:	2601      	movs	r6, #1
 800b05c:	60b8      	str	r0, [r7, #8]
 800b05e:	60f9      	str	r1, [r7, #12]
 800b060:	0030      	movs	r0, r6
 800b062:	b011      	add	sp, #68	; 0x44
 800b064:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b066:	22d3      	movs	r2, #211	; 0xd3
 800b068:	4bc4      	ldr	r3, [pc, #784]	; (800b37c <__ieee754_rem_pio2+0x38c>)
 800b06a:	0552      	lsls	r2, r2, #21
 800b06c:	f7f7 f9fa 	bl	8002464 <__aeabi_dsub>
 800b070:	4ac3      	ldr	r2, [pc, #780]	; (800b380 <__ieee754_rem_pio2+0x390>)
 800b072:	4bc4      	ldr	r3, [pc, #784]	; (800b384 <__ieee754_rem_pio2+0x394>)
 800b074:	0004      	movs	r4, r0
 800b076:	000d      	movs	r5, r1
 800b078:	f7f7 f9f4 	bl	8002464 <__aeabi_dsub>
 800b07c:	0002      	movs	r2, r0
 800b07e:	000b      	movs	r3, r1
 800b080:	0020      	movs	r0, r4
 800b082:	603a      	str	r2, [r7, #0]
 800b084:	607b      	str	r3, [r7, #4]
 800b086:	0029      	movs	r1, r5
 800b088:	f7f7 f9ec 	bl	8002464 <__aeabi_dsub>
 800b08c:	4abc      	ldr	r2, [pc, #752]	; (800b380 <__ieee754_rem_pio2+0x390>)
 800b08e:	4bbd      	ldr	r3, [pc, #756]	; (800b384 <__ieee754_rem_pio2+0x394>)
 800b090:	e7e1      	b.n	800b056 <__ieee754_rem_pio2+0x66>
 800b092:	4bb7      	ldr	r3, [pc, #732]	; (800b370 <__ieee754_rem_pio2+0x380>)
 800b094:	f7f6 f822 	bl	80010dc <__aeabi_dadd>
 800b098:	9b04      	ldr	r3, [sp, #16]
 800b09a:	0004      	movs	r4, r0
 800b09c:	000d      	movs	r5, r1
 800b09e:	42b3      	cmp	r3, r6
 800b0a0:	d014      	beq.n	800b0cc <__ieee754_rem_pio2+0xdc>
 800b0a2:	4ab5      	ldr	r2, [pc, #724]	; (800b378 <__ieee754_rem_pio2+0x388>)
 800b0a4:	4bb5      	ldr	r3, [pc, #724]	; (800b37c <__ieee754_rem_pio2+0x38c>)
 800b0a6:	f7f6 f819 	bl	80010dc <__aeabi_dadd>
 800b0aa:	0002      	movs	r2, r0
 800b0ac:	000b      	movs	r3, r1
 800b0ae:	0020      	movs	r0, r4
 800b0b0:	603a      	str	r2, [r7, #0]
 800b0b2:	607b      	str	r3, [r7, #4]
 800b0b4:	0029      	movs	r1, r5
 800b0b6:	f7f7 f9d5 	bl	8002464 <__aeabi_dsub>
 800b0ba:	4aaf      	ldr	r2, [pc, #700]	; (800b378 <__ieee754_rem_pio2+0x388>)
 800b0bc:	4baf      	ldr	r3, [pc, #700]	; (800b37c <__ieee754_rem_pio2+0x38c>)
 800b0be:	f7f6 f80d 	bl	80010dc <__aeabi_dadd>
 800b0c2:	2601      	movs	r6, #1
 800b0c4:	60b8      	str	r0, [r7, #8]
 800b0c6:	60f9      	str	r1, [r7, #12]
 800b0c8:	4276      	negs	r6, r6
 800b0ca:	e7c9      	b.n	800b060 <__ieee754_rem_pio2+0x70>
 800b0cc:	22d3      	movs	r2, #211	; 0xd3
 800b0ce:	4bab      	ldr	r3, [pc, #684]	; (800b37c <__ieee754_rem_pio2+0x38c>)
 800b0d0:	0552      	lsls	r2, r2, #21
 800b0d2:	f7f6 f803 	bl	80010dc <__aeabi_dadd>
 800b0d6:	4aaa      	ldr	r2, [pc, #680]	; (800b380 <__ieee754_rem_pio2+0x390>)
 800b0d8:	4baa      	ldr	r3, [pc, #680]	; (800b384 <__ieee754_rem_pio2+0x394>)
 800b0da:	0004      	movs	r4, r0
 800b0dc:	000d      	movs	r5, r1
 800b0de:	f7f5 fffd 	bl	80010dc <__aeabi_dadd>
 800b0e2:	0002      	movs	r2, r0
 800b0e4:	000b      	movs	r3, r1
 800b0e6:	0020      	movs	r0, r4
 800b0e8:	603a      	str	r2, [r7, #0]
 800b0ea:	607b      	str	r3, [r7, #4]
 800b0ec:	0029      	movs	r1, r5
 800b0ee:	f7f7 f9b9 	bl	8002464 <__aeabi_dsub>
 800b0f2:	4aa3      	ldr	r2, [pc, #652]	; (800b380 <__ieee754_rem_pio2+0x390>)
 800b0f4:	4ba3      	ldr	r3, [pc, #652]	; (800b384 <__ieee754_rem_pio2+0x394>)
 800b0f6:	e7e2      	b.n	800b0be <__ieee754_rem_pio2+0xce>
 800b0f8:	4ba3      	ldr	r3, [pc, #652]	; (800b388 <__ieee754_rem_pio2+0x398>)
 800b0fa:	9a04      	ldr	r2, [sp, #16]
 800b0fc:	429a      	cmp	r2, r3
 800b0fe:	dd00      	ble.n	800b102 <__ieee754_rem_pio2+0x112>
 800b100:	e0d2      	b.n	800b2a8 <__ieee754_rem_pio2+0x2b8>
 800b102:	f000 ff07 	bl	800bf14 <fabs>
 800b106:	4aa1      	ldr	r2, [pc, #644]	; (800b38c <__ieee754_rem_pio2+0x39c>)
 800b108:	4ba1      	ldr	r3, [pc, #644]	; (800b390 <__ieee754_rem_pio2+0x3a0>)
 800b10a:	0004      	movs	r4, r0
 800b10c:	000d      	movs	r5, r1
 800b10e:	f7f6 ff29 	bl	8001f64 <__aeabi_dmul>
 800b112:	2200      	movs	r2, #0
 800b114:	4b9f      	ldr	r3, [pc, #636]	; (800b394 <__ieee754_rem_pio2+0x3a4>)
 800b116:	f7f5 ffe1 	bl	80010dc <__aeabi_dadd>
 800b11a:	f7f7 fcd9 	bl	8002ad0 <__aeabi_d2iz>
 800b11e:	0006      	movs	r6, r0
 800b120:	f7f7 fd0a 	bl	8002b38 <__aeabi_i2d>
 800b124:	4a93      	ldr	r2, [pc, #588]	; (800b374 <__ieee754_rem_pio2+0x384>)
 800b126:	4b92      	ldr	r3, [pc, #584]	; (800b370 <__ieee754_rem_pio2+0x380>)
 800b128:	9006      	str	r0, [sp, #24]
 800b12a:	9107      	str	r1, [sp, #28]
 800b12c:	f7f6 ff1a 	bl	8001f64 <__aeabi_dmul>
 800b130:	0002      	movs	r2, r0
 800b132:	000b      	movs	r3, r1
 800b134:	0020      	movs	r0, r4
 800b136:	0029      	movs	r1, r5
 800b138:	f7f7 f994 	bl	8002464 <__aeabi_dsub>
 800b13c:	4a8e      	ldr	r2, [pc, #568]	; (800b378 <__ieee754_rem_pio2+0x388>)
 800b13e:	9002      	str	r0, [sp, #8]
 800b140:	9103      	str	r1, [sp, #12]
 800b142:	9806      	ldr	r0, [sp, #24]
 800b144:	9907      	ldr	r1, [sp, #28]
 800b146:	4b8d      	ldr	r3, [pc, #564]	; (800b37c <__ieee754_rem_pio2+0x38c>)
 800b148:	f7f6 ff0c 	bl	8001f64 <__aeabi_dmul>
 800b14c:	0004      	movs	r4, r0
 800b14e:	000d      	movs	r5, r1
 800b150:	2e1f      	cmp	r6, #31
 800b152:	dc30      	bgt.n	800b1b6 <__ieee754_rem_pio2+0x1c6>
 800b154:	4a90      	ldr	r2, [pc, #576]	; (800b398 <__ieee754_rem_pio2+0x3a8>)
 800b156:	1e73      	subs	r3, r6, #1
 800b158:	009b      	lsls	r3, r3, #2
 800b15a:	589b      	ldr	r3, [r3, r2]
 800b15c:	9a04      	ldr	r2, [sp, #16]
 800b15e:	429a      	cmp	r2, r3
 800b160:	d029      	beq.n	800b1b6 <__ieee754_rem_pio2+0x1c6>
 800b162:	9802      	ldr	r0, [sp, #8]
 800b164:	9903      	ldr	r1, [sp, #12]
 800b166:	0022      	movs	r2, r4
 800b168:	002b      	movs	r3, r5
 800b16a:	f7f7 f97b 	bl	8002464 <__aeabi_dsub>
 800b16e:	6038      	str	r0, [r7, #0]
 800b170:	6079      	str	r1, [r7, #4]
 800b172:	9802      	ldr	r0, [sp, #8]
 800b174:	9903      	ldr	r1, [sp, #12]
 800b176:	683b      	ldr	r3, [r7, #0]
 800b178:	9304      	str	r3, [sp, #16]
 800b17a:	687b      	ldr	r3, [r7, #4]
 800b17c:	9a04      	ldr	r2, [sp, #16]
 800b17e:	9306      	str	r3, [sp, #24]
 800b180:	9b06      	ldr	r3, [sp, #24]
 800b182:	f7f7 f96f 	bl	8002464 <__aeabi_dsub>
 800b186:	0022      	movs	r2, r4
 800b188:	002b      	movs	r3, r5
 800b18a:	f7f7 f96b 	bl	8002464 <__aeabi_dsub>
 800b18e:	000b      	movs	r3, r1
 800b190:	0002      	movs	r2, r0
 800b192:	60ba      	str	r2, [r7, #8]
 800b194:	60fb      	str	r3, [r7, #12]
 800b196:	9b08      	ldr	r3, [sp, #32]
 800b198:	2b00      	cmp	r3, #0
 800b19a:	db00      	blt.n	800b19e <__ieee754_rem_pio2+0x1ae>
 800b19c:	e760      	b.n	800b060 <__ieee754_rem_pio2+0x70>
 800b19e:	2280      	movs	r2, #128	; 0x80
 800b1a0:	0612      	lsls	r2, r2, #24
 800b1a2:	4694      	mov	ip, r2
 800b1a4:	9b04      	ldr	r3, [sp, #16]
 800b1a6:	1889      	adds	r1, r1, r2
 800b1a8:	603b      	str	r3, [r7, #0]
 800b1aa:	9b06      	ldr	r3, [sp, #24]
 800b1ac:	60b8      	str	r0, [r7, #8]
 800b1ae:	4463      	add	r3, ip
 800b1b0:	607b      	str	r3, [r7, #4]
 800b1b2:	60f9      	str	r1, [r7, #12]
 800b1b4:	e788      	b.n	800b0c8 <__ieee754_rem_pio2+0xd8>
 800b1b6:	0022      	movs	r2, r4
 800b1b8:	9802      	ldr	r0, [sp, #8]
 800b1ba:	9903      	ldr	r1, [sp, #12]
 800b1bc:	002b      	movs	r3, r5
 800b1be:	f7f7 f951 	bl	8002464 <__aeabi_dsub>
 800b1c2:	000b      	movs	r3, r1
 800b1c4:	0002      	movs	r2, r0
 800b1c6:	603a      	str	r2, [r7, #0]
 800b1c8:	607b      	str	r3, [r7, #4]
 800b1ca:	9b04      	ldr	r3, [sp, #16]
 800b1cc:	0049      	lsls	r1, r1, #1
 800b1ce:	151b      	asrs	r3, r3, #20
 800b1d0:	0d49      	lsrs	r1, r1, #21
 800b1d2:	9309      	str	r3, [sp, #36]	; 0x24
 800b1d4:	1a59      	subs	r1, r3, r1
 800b1d6:	2910      	cmp	r1, #16
 800b1d8:	ddcb      	ble.n	800b172 <__ieee754_rem_pio2+0x182>
 800b1da:	9806      	ldr	r0, [sp, #24]
 800b1dc:	9907      	ldr	r1, [sp, #28]
 800b1de:	22d3      	movs	r2, #211	; 0xd3
 800b1e0:	4b66      	ldr	r3, [pc, #408]	; (800b37c <__ieee754_rem_pio2+0x38c>)
 800b1e2:	0552      	lsls	r2, r2, #21
 800b1e4:	f7f6 febe 	bl	8001f64 <__aeabi_dmul>
 800b1e8:	0004      	movs	r4, r0
 800b1ea:	000d      	movs	r5, r1
 800b1ec:	0002      	movs	r2, r0
 800b1ee:	000b      	movs	r3, r1
 800b1f0:	9802      	ldr	r0, [sp, #8]
 800b1f2:	9903      	ldr	r1, [sp, #12]
 800b1f4:	f7f7 f936 	bl	8002464 <__aeabi_dsub>
 800b1f8:	0002      	movs	r2, r0
 800b1fa:	000b      	movs	r3, r1
 800b1fc:	9004      	str	r0, [sp, #16]
 800b1fe:	9105      	str	r1, [sp, #20]
 800b200:	9802      	ldr	r0, [sp, #8]
 800b202:	9903      	ldr	r1, [sp, #12]
 800b204:	f7f7 f92e 	bl	8002464 <__aeabi_dsub>
 800b208:	0022      	movs	r2, r4
 800b20a:	002b      	movs	r3, r5
 800b20c:	f7f7 f92a 	bl	8002464 <__aeabi_dsub>
 800b210:	0004      	movs	r4, r0
 800b212:	000d      	movs	r5, r1
 800b214:	9806      	ldr	r0, [sp, #24]
 800b216:	9907      	ldr	r1, [sp, #28]
 800b218:	4a59      	ldr	r2, [pc, #356]	; (800b380 <__ieee754_rem_pio2+0x390>)
 800b21a:	4b5a      	ldr	r3, [pc, #360]	; (800b384 <__ieee754_rem_pio2+0x394>)
 800b21c:	f7f6 fea2 	bl	8001f64 <__aeabi_dmul>
 800b220:	0022      	movs	r2, r4
 800b222:	002b      	movs	r3, r5
 800b224:	f7f7 f91e 	bl	8002464 <__aeabi_dsub>
 800b228:	0002      	movs	r2, r0
 800b22a:	000b      	movs	r3, r1
 800b22c:	0004      	movs	r4, r0
 800b22e:	000d      	movs	r5, r1
 800b230:	9804      	ldr	r0, [sp, #16]
 800b232:	9905      	ldr	r1, [sp, #20]
 800b234:	f7f7 f916 	bl	8002464 <__aeabi_dsub>
 800b238:	000b      	movs	r3, r1
 800b23a:	0002      	movs	r2, r0
 800b23c:	0049      	lsls	r1, r1, #1
 800b23e:	603a      	str	r2, [r7, #0]
 800b240:	607b      	str	r3, [r7, #4]
 800b242:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b244:	0d49      	lsrs	r1, r1, #21
 800b246:	1a59      	subs	r1, r3, r1
 800b248:	9a04      	ldr	r2, [sp, #16]
 800b24a:	9b05      	ldr	r3, [sp, #20]
 800b24c:	9202      	str	r2, [sp, #8]
 800b24e:	9303      	str	r3, [sp, #12]
 800b250:	2931      	cmp	r1, #49	; 0x31
 800b252:	dd8e      	ble.n	800b172 <__ieee754_rem_pio2+0x182>
 800b254:	9806      	ldr	r0, [sp, #24]
 800b256:	9907      	ldr	r1, [sp, #28]
 800b258:	22b8      	movs	r2, #184	; 0xb8
 800b25a:	4b4a      	ldr	r3, [pc, #296]	; (800b384 <__ieee754_rem_pio2+0x394>)
 800b25c:	0592      	lsls	r2, r2, #22
 800b25e:	f7f6 fe81 	bl	8001f64 <__aeabi_dmul>
 800b262:	0004      	movs	r4, r0
 800b264:	000d      	movs	r5, r1
 800b266:	0002      	movs	r2, r0
 800b268:	000b      	movs	r3, r1
 800b26a:	9802      	ldr	r0, [sp, #8]
 800b26c:	9903      	ldr	r1, [sp, #12]
 800b26e:	f7f7 f8f9 	bl	8002464 <__aeabi_dsub>
 800b272:	0002      	movs	r2, r0
 800b274:	000b      	movs	r3, r1
 800b276:	9002      	str	r0, [sp, #8]
 800b278:	9103      	str	r1, [sp, #12]
 800b27a:	9804      	ldr	r0, [sp, #16]
 800b27c:	9905      	ldr	r1, [sp, #20]
 800b27e:	f7f7 f8f1 	bl	8002464 <__aeabi_dsub>
 800b282:	0022      	movs	r2, r4
 800b284:	002b      	movs	r3, r5
 800b286:	f7f7 f8ed 	bl	8002464 <__aeabi_dsub>
 800b28a:	0004      	movs	r4, r0
 800b28c:	000d      	movs	r5, r1
 800b28e:	9806      	ldr	r0, [sp, #24]
 800b290:	9907      	ldr	r1, [sp, #28]
 800b292:	4a42      	ldr	r2, [pc, #264]	; (800b39c <__ieee754_rem_pio2+0x3ac>)
 800b294:	4b42      	ldr	r3, [pc, #264]	; (800b3a0 <__ieee754_rem_pio2+0x3b0>)
 800b296:	f7f6 fe65 	bl	8001f64 <__aeabi_dmul>
 800b29a:	0022      	movs	r2, r4
 800b29c:	002b      	movs	r3, r5
 800b29e:	f7f7 f8e1 	bl	8002464 <__aeabi_dsub>
 800b2a2:	0004      	movs	r4, r0
 800b2a4:	000d      	movs	r5, r1
 800b2a6:	e75c      	b.n	800b162 <__ieee754_rem_pio2+0x172>
 800b2a8:	4b3e      	ldr	r3, [pc, #248]	; (800b3a4 <__ieee754_rem_pio2+0x3b4>)
 800b2aa:	9a04      	ldr	r2, [sp, #16]
 800b2ac:	429a      	cmp	r2, r3
 800b2ae:	dd08      	ble.n	800b2c2 <__ieee754_rem_pio2+0x2d2>
 800b2b0:	0002      	movs	r2, r0
 800b2b2:	000b      	movs	r3, r1
 800b2b4:	f7f7 f8d6 	bl	8002464 <__aeabi_dsub>
 800b2b8:	60b8      	str	r0, [r7, #8]
 800b2ba:	60f9      	str	r1, [r7, #12]
 800b2bc:	6038      	str	r0, [r7, #0]
 800b2be:	6079      	str	r1, [r7, #4]
 800b2c0:	e6a9      	b.n	800b016 <__ieee754_rem_pio2+0x26>
 800b2c2:	9a04      	ldr	r2, [sp, #16]
 800b2c4:	4938      	ldr	r1, [pc, #224]	; (800b3a8 <__ieee754_rem_pio2+0x3b8>)
 800b2c6:	1512      	asrs	r2, r2, #20
 800b2c8:	1852      	adds	r2, r2, r1
 800b2ca:	0513      	lsls	r3, r2, #20
 800b2cc:	9202      	str	r2, [sp, #8]
 800b2ce:	9a04      	ldr	r2, [sp, #16]
 800b2d0:	0004      	movs	r4, r0
 800b2d2:	1ad5      	subs	r5, r2, r3
 800b2d4:	0029      	movs	r1, r5
 800b2d6:	f7f7 fbfb 	bl	8002ad0 <__aeabi_d2iz>
 800b2da:	f7f7 fc2d 	bl	8002b38 <__aeabi_i2d>
 800b2de:	0002      	movs	r2, r0
 800b2e0:	000b      	movs	r3, r1
 800b2e2:	0020      	movs	r0, r4
 800b2e4:	0029      	movs	r1, r5
 800b2e6:	920a      	str	r2, [sp, #40]	; 0x28
 800b2e8:	930b      	str	r3, [sp, #44]	; 0x2c
 800b2ea:	f7f7 f8bb 	bl	8002464 <__aeabi_dsub>
 800b2ee:	2200      	movs	r2, #0
 800b2f0:	4b2e      	ldr	r3, [pc, #184]	; (800b3ac <__ieee754_rem_pio2+0x3bc>)
 800b2f2:	f7f6 fe37 	bl	8001f64 <__aeabi_dmul>
 800b2f6:	0004      	movs	r4, r0
 800b2f8:	000d      	movs	r5, r1
 800b2fa:	f7f7 fbe9 	bl	8002ad0 <__aeabi_d2iz>
 800b2fe:	f7f7 fc1b 	bl	8002b38 <__aeabi_i2d>
 800b302:	0002      	movs	r2, r0
 800b304:	000b      	movs	r3, r1
 800b306:	ae0a      	add	r6, sp, #40	; 0x28
 800b308:	60b2      	str	r2, [r6, #8]
 800b30a:	60f3      	str	r3, [r6, #12]
 800b30c:	0020      	movs	r0, r4
 800b30e:	0029      	movs	r1, r5
 800b310:	f7f7 f8a8 	bl	8002464 <__aeabi_dsub>
 800b314:	2200      	movs	r2, #0
 800b316:	4b25      	ldr	r3, [pc, #148]	; (800b3ac <__ieee754_rem_pio2+0x3bc>)
 800b318:	f7f6 fe24 	bl	8001f64 <__aeabi_dmul>
 800b31c:	2403      	movs	r4, #3
 800b31e:	6130      	str	r0, [r6, #16]
 800b320:	6171      	str	r1, [r6, #20]
 800b322:	1e65      	subs	r5, r4, #1
 800b324:	00eb      	lsls	r3, r5, #3
 800b326:	18f3      	adds	r3, r6, r3
 800b328:	6818      	ldr	r0, [r3, #0]
 800b32a:	6859      	ldr	r1, [r3, #4]
 800b32c:	2200      	movs	r2, #0
 800b32e:	2300      	movs	r3, #0
 800b330:	f7f5 f87a 	bl	8000428 <__aeabi_dcmpeq>
 800b334:	2800      	cmp	r0, #0
 800b336:	d13d      	bne.n	800b3b4 <__ieee754_rem_pio2+0x3c4>
 800b338:	4b1d      	ldr	r3, [pc, #116]	; (800b3b0 <__ieee754_rem_pio2+0x3c0>)
 800b33a:	0030      	movs	r0, r6
 800b33c:	9301      	str	r3, [sp, #4]
 800b33e:	2302      	movs	r3, #2
 800b340:	9a02      	ldr	r2, [sp, #8]
 800b342:	9300      	str	r3, [sp, #0]
 800b344:	0039      	movs	r1, r7
 800b346:	0023      	movs	r3, r4
 800b348:	f000 f9c2 	bl	800b6d0 <__kernel_rem_pio2>
 800b34c:	9b08      	ldr	r3, [sp, #32]
 800b34e:	0006      	movs	r6, r0
 800b350:	2b00      	cmp	r3, #0
 800b352:	db00      	blt.n	800b356 <__ieee754_rem_pio2+0x366>
 800b354:	e684      	b.n	800b060 <__ieee754_rem_pio2+0x70>
 800b356:	2280      	movs	r2, #128	; 0x80
 800b358:	687b      	ldr	r3, [r7, #4]
 800b35a:	0612      	lsls	r2, r2, #24
 800b35c:	189b      	adds	r3, r3, r2
 800b35e:	607b      	str	r3, [r7, #4]
 800b360:	68fb      	ldr	r3, [r7, #12]
 800b362:	189b      	adds	r3, r3, r2
 800b364:	60fb      	str	r3, [r7, #12]
 800b366:	e6af      	b.n	800b0c8 <__ieee754_rem_pio2+0xd8>
 800b368:	3fe921fb 	.word	0x3fe921fb
 800b36c:	4002d97b 	.word	0x4002d97b
 800b370:	3ff921fb 	.word	0x3ff921fb
 800b374:	54400000 	.word	0x54400000
 800b378:	1a626331 	.word	0x1a626331
 800b37c:	3dd0b461 	.word	0x3dd0b461
 800b380:	2e037073 	.word	0x2e037073
 800b384:	3ba3198a 	.word	0x3ba3198a
 800b388:	413921fb 	.word	0x413921fb
 800b38c:	6dc9c883 	.word	0x6dc9c883
 800b390:	3fe45f30 	.word	0x3fe45f30
 800b394:	3fe00000 	.word	0x3fe00000
 800b398:	0800c500 	.word	0x0800c500
 800b39c:	252049c1 	.word	0x252049c1
 800b3a0:	397b839a 	.word	0x397b839a
 800b3a4:	7fefffff 	.word	0x7fefffff
 800b3a8:	fffffbea 	.word	0xfffffbea
 800b3ac:	41700000 	.word	0x41700000
 800b3b0:	0800c580 	.word	0x0800c580
 800b3b4:	002c      	movs	r4, r5
 800b3b6:	e7b4      	b.n	800b322 <__ieee754_rem_pio2+0x332>

0800b3b8 <__ieee754_sqrt>:
 800b3b8:	4b54      	ldr	r3, [pc, #336]	; (800b50c <__ieee754_sqrt+0x154>)
 800b3ba:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b3bc:	001e      	movs	r6, r3
 800b3be:	0005      	movs	r5, r0
 800b3c0:	000c      	movs	r4, r1
 800b3c2:	0002      	movs	r2, r0
 800b3c4:	400e      	ands	r6, r1
 800b3c6:	429e      	cmp	r6, r3
 800b3c8:	d10f      	bne.n	800b3ea <__ieee754_sqrt+0x32>
 800b3ca:	0002      	movs	r2, r0
 800b3cc:	000b      	movs	r3, r1
 800b3ce:	f7f6 fdc9 	bl	8001f64 <__aeabi_dmul>
 800b3d2:	0002      	movs	r2, r0
 800b3d4:	000b      	movs	r3, r1
 800b3d6:	0028      	movs	r0, r5
 800b3d8:	0021      	movs	r1, r4
 800b3da:	f7f5 fe7f 	bl	80010dc <__aeabi_dadd>
 800b3de:	0005      	movs	r5, r0
 800b3e0:	000c      	movs	r4, r1
 800b3e2:	0028      	movs	r0, r5
 800b3e4:	0021      	movs	r1, r4
 800b3e6:	b003      	add	sp, #12
 800b3e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b3ea:	2900      	cmp	r1, #0
 800b3ec:	dc0e      	bgt.n	800b40c <__ieee754_sqrt+0x54>
 800b3ee:	004b      	lsls	r3, r1, #1
 800b3f0:	085b      	lsrs	r3, r3, #1
 800b3f2:	4303      	orrs	r3, r0
 800b3f4:	d0f5      	beq.n	800b3e2 <__ieee754_sqrt+0x2a>
 800b3f6:	2900      	cmp	r1, #0
 800b3f8:	d00a      	beq.n	800b410 <__ieee754_sqrt+0x58>
 800b3fa:	0002      	movs	r2, r0
 800b3fc:	000b      	movs	r3, r1
 800b3fe:	f7f7 f831 	bl	8002464 <__aeabi_dsub>
 800b402:	0002      	movs	r2, r0
 800b404:	000b      	movs	r3, r1
 800b406:	f7f6 f979 	bl	80016fc <__aeabi_ddiv>
 800b40a:	e7e8      	b.n	800b3de <__ieee754_sqrt+0x26>
 800b40c:	150b      	asrs	r3, r1, #20
 800b40e:	d10f      	bne.n	800b430 <__ieee754_sqrt+0x78>
 800b410:	2300      	movs	r3, #0
 800b412:	2900      	cmp	r1, #0
 800b414:	d06f      	beq.n	800b4f6 <__ieee754_sqrt+0x13e>
 800b416:	2480      	movs	r4, #128	; 0x80
 800b418:	2000      	movs	r0, #0
 800b41a:	0364      	lsls	r4, r4, #13
 800b41c:	4221      	tst	r1, r4
 800b41e:	d06e      	beq.n	800b4fe <__ieee754_sqrt+0x146>
 800b420:	1e44      	subs	r4, r0, #1
 800b422:	1b1b      	subs	r3, r3, r4
 800b424:	2420      	movs	r4, #32
 800b426:	0015      	movs	r5, r2
 800b428:	1a24      	subs	r4, r4, r0
 800b42a:	40e5      	lsrs	r5, r4
 800b42c:	4082      	lsls	r2, r0
 800b42e:	4329      	orrs	r1, r5
 800b430:	4837      	ldr	r0, [pc, #220]	; (800b510 <__ieee754_sqrt+0x158>)
 800b432:	0309      	lsls	r1, r1, #12
 800b434:	1818      	adds	r0, r3, r0
 800b436:	2380      	movs	r3, #128	; 0x80
 800b438:	0b09      	lsrs	r1, r1, #12
 800b43a:	035b      	lsls	r3, r3, #13
 800b43c:	4319      	orrs	r1, r3
 800b43e:	07c3      	lsls	r3, r0, #31
 800b440:	d503      	bpl.n	800b44a <__ieee754_sqrt+0x92>
 800b442:	0fd3      	lsrs	r3, r2, #31
 800b444:	0049      	lsls	r1, r1, #1
 800b446:	1859      	adds	r1, r3, r1
 800b448:	0052      	lsls	r2, r2, #1
 800b44a:	2400      	movs	r4, #0
 800b44c:	1043      	asrs	r3, r0, #1
 800b44e:	9301      	str	r3, [sp, #4]
 800b450:	0fd3      	lsrs	r3, r2, #31
 800b452:	185b      	adds	r3, r3, r1
 800b454:	2580      	movs	r5, #128	; 0x80
 800b456:	185b      	adds	r3, r3, r1
 800b458:	0020      	movs	r0, r4
 800b45a:	2116      	movs	r1, #22
 800b45c:	0052      	lsls	r2, r2, #1
 800b45e:	03ad      	lsls	r5, r5, #14
 800b460:	1946      	adds	r6, r0, r5
 800b462:	429e      	cmp	r6, r3
 800b464:	dc02      	bgt.n	800b46c <__ieee754_sqrt+0xb4>
 800b466:	1970      	adds	r0, r6, r5
 800b468:	1b9b      	subs	r3, r3, r6
 800b46a:	1964      	adds	r4, r4, r5
 800b46c:	0fd6      	lsrs	r6, r2, #31
 800b46e:	005b      	lsls	r3, r3, #1
 800b470:	3901      	subs	r1, #1
 800b472:	18f3      	adds	r3, r6, r3
 800b474:	0052      	lsls	r2, r2, #1
 800b476:	086d      	lsrs	r5, r5, #1
 800b478:	2900      	cmp	r1, #0
 800b47a:	d1f1      	bne.n	800b460 <__ieee754_sqrt+0xa8>
 800b47c:	2520      	movs	r5, #32
 800b47e:	2680      	movs	r6, #128	; 0x80
 800b480:	46ac      	mov	ip, r5
 800b482:	9100      	str	r1, [sp, #0]
 800b484:	0636      	lsls	r6, r6, #24
 800b486:	9d00      	ldr	r5, [sp, #0]
 800b488:	1977      	adds	r7, r6, r5
 800b48a:	4283      	cmp	r3, r0
 800b48c:	dc02      	bgt.n	800b494 <__ieee754_sqrt+0xdc>
 800b48e:	d112      	bne.n	800b4b6 <__ieee754_sqrt+0xfe>
 800b490:	4297      	cmp	r7, r2
 800b492:	d810      	bhi.n	800b4b6 <__ieee754_sqrt+0xfe>
 800b494:	19bd      	adds	r5, r7, r6
 800b496:	9500      	str	r5, [sp, #0]
 800b498:	0005      	movs	r5, r0
 800b49a:	2f00      	cmp	r7, #0
 800b49c:	da03      	bge.n	800b4a6 <__ieee754_sqrt+0xee>
 800b49e:	9d00      	ldr	r5, [sp, #0]
 800b4a0:	43ed      	mvns	r5, r5
 800b4a2:	0fed      	lsrs	r5, r5, #31
 800b4a4:	1945      	adds	r5, r0, r5
 800b4a6:	1a1b      	subs	r3, r3, r0
 800b4a8:	42ba      	cmp	r2, r7
 800b4aa:	4180      	sbcs	r0, r0
 800b4ac:	4240      	negs	r0, r0
 800b4ae:	1a1b      	subs	r3, r3, r0
 800b4b0:	0028      	movs	r0, r5
 800b4b2:	1bd2      	subs	r2, r2, r7
 800b4b4:	1989      	adds	r1, r1, r6
 800b4b6:	0fd5      	lsrs	r5, r2, #31
 800b4b8:	18ed      	adds	r5, r5, r3
 800b4ba:	18eb      	adds	r3, r5, r3
 800b4bc:	2501      	movs	r5, #1
 800b4be:	426d      	negs	r5, r5
 800b4c0:	44ac      	add	ip, r5
 800b4c2:	4665      	mov	r5, ip
 800b4c4:	0052      	lsls	r2, r2, #1
 800b4c6:	0876      	lsrs	r6, r6, #1
 800b4c8:	2d00      	cmp	r5, #0
 800b4ca:	d1dc      	bne.n	800b486 <__ieee754_sqrt+0xce>
 800b4cc:	4313      	orrs	r3, r2
 800b4ce:	d003      	beq.n	800b4d8 <__ieee754_sqrt+0x120>
 800b4d0:	1c4b      	adds	r3, r1, #1
 800b4d2:	d117      	bne.n	800b504 <__ieee754_sqrt+0x14c>
 800b4d4:	4661      	mov	r1, ip
 800b4d6:	3401      	adds	r4, #1
 800b4d8:	4b0e      	ldr	r3, [pc, #56]	; (800b514 <__ieee754_sqrt+0x15c>)
 800b4da:	1060      	asrs	r0, r4, #1
 800b4dc:	18c0      	adds	r0, r0, r3
 800b4de:	0849      	lsrs	r1, r1, #1
 800b4e0:	07e3      	lsls	r3, r4, #31
 800b4e2:	d502      	bpl.n	800b4ea <__ieee754_sqrt+0x132>
 800b4e4:	2380      	movs	r3, #128	; 0x80
 800b4e6:	061b      	lsls	r3, r3, #24
 800b4e8:	4319      	orrs	r1, r3
 800b4ea:	9b01      	ldr	r3, [sp, #4]
 800b4ec:	000d      	movs	r5, r1
 800b4ee:	051c      	lsls	r4, r3, #20
 800b4f0:	1823      	adds	r3, r4, r0
 800b4f2:	001c      	movs	r4, r3
 800b4f4:	e775      	b.n	800b3e2 <__ieee754_sqrt+0x2a>
 800b4f6:	0ad1      	lsrs	r1, r2, #11
 800b4f8:	3b15      	subs	r3, #21
 800b4fa:	0552      	lsls	r2, r2, #21
 800b4fc:	e789      	b.n	800b412 <__ieee754_sqrt+0x5a>
 800b4fe:	0049      	lsls	r1, r1, #1
 800b500:	3001      	adds	r0, #1
 800b502:	e78b      	b.n	800b41c <__ieee754_sqrt+0x64>
 800b504:	2301      	movs	r3, #1
 800b506:	3101      	adds	r1, #1
 800b508:	4399      	bics	r1, r3
 800b50a:	e7e5      	b.n	800b4d8 <__ieee754_sqrt+0x120>
 800b50c:	7ff00000 	.word	0x7ff00000
 800b510:	fffffc01 	.word	0xfffffc01
 800b514:	3fe00000 	.word	0x3fe00000

0800b518 <__kernel_cos>:
 800b518:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b51a:	b08b      	sub	sp, #44	; 0x2c
 800b51c:	9204      	str	r2, [sp, #16]
 800b51e:	9305      	str	r3, [sp, #20]
 800b520:	4b58      	ldr	r3, [pc, #352]	; (800b684 <__kernel_cos+0x16c>)
 800b522:	004d      	lsls	r5, r1, #1
 800b524:	9001      	str	r0, [sp, #4]
 800b526:	9100      	str	r1, [sp, #0]
 800b528:	086d      	lsrs	r5, r5, #1
 800b52a:	429d      	cmp	r5, r3
 800b52c:	dc06      	bgt.n	800b53c <__kernel_cos+0x24>
 800b52e:	9801      	ldr	r0, [sp, #4]
 800b530:	9900      	ldr	r1, [sp, #0]
 800b532:	f7f7 facd 	bl	8002ad0 <__aeabi_d2iz>
 800b536:	2800      	cmp	r0, #0
 800b538:	d100      	bne.n	800b53c <__kernel_cos+0x24>
 800b53a:	e0a0      	b.n	800b67e <__kernel_cos+0x166>
 800b53c:	9a01      	ldr	r2, [sp, #4]
 800b53e:	9b00      	ldr	r3, [sp, #0]
 800b540:	9801      	ldr	r0, [sp, #4]
 800b542:	9900      	ldr	r1, [sp, #0]
 800b544:	f7f6 fd0e 	bl	8001f64 <__aeabi_dmul>
 800b548:	0006      	movs	r6, r0
 800b54a:	000f      	movs	r7, r1
 800b54c:	4a4e      	ldr	r2, [pc, #312]	; (800b688 <__kernel_cos+0x170>)
 800b54e:	4b4f      	ldr	r3, [pc, #316]	; (800b68c <__kernel_cos+0x174>)
 800b550:	f7f6 fd08 	bl	8001f64 <__aeabi_dmul>
 800b554:	4a4e      	ldr	r2, [pc, #312]	; (800b690 <__kernel_cos+0x178>)
 800b556:	4b4f      	ldr	r3, [pc, #316]	; (800b694 <__kernel_cos+0x17c>)
 800b558:	f7f5 fdc0 	bl	80010dc <__aeabi_dadd>
 800b55c:	0032      	movs	r2, r6
 800b55e:	003b      	movs	r3, r7
 800b560:	f7f6 fd00 	bl	8001f64 <__aeabi_dmul>
 800b564:	4a4c      	ldr	r2, [pc, #304]	; (800b698 <__kernel_cos+0x180>)
 800b566:	4b4d      	ldr	r3, [pc, #308]	; (800b69c <__kernel_cos+0x184>)
 800b568:	f7f6 ff7c 	bl	8002464 <__aeabi_dsub>
 800b56c:	0032      	movs	r2, r6
 800b56e:	003b      	movs	r3, r7
 800b570:	f7f6 fcf8 	bl	8001f64 <__aeabi_dmul>
 800b574:	4a4a      	ldr	r2, [pc, #296]	; (800b6a0 <__kernel_cos+0x188>)
 800b576:	4b4b      	ldr	r3, [pc, #300]	; (800b6a4 <__kernel_cos+0x18c>)
 800b578:	f7f5 fdb0 	bl	80010dc <__aeabi_dadd>
 800b57c:	0032      	movs	r2, r6
 800b57e:	003b      	movs	r3, r7
 800b580:	f7f6 fcf0 	bl	8001f64 <__aeabi_dmul>
 800b584:	4a48      	ldr	r2, [pc, #288]	; (800b6a8 <__kernel_cos+0x190>)
 800b586:	4b49      	ldr	r3, [pc, #292]	; (800b6ac <__kernel_cos+0x194>)
 800b588:	f7f6 ff6c 	bl	8002464 <__aeabi_dsub>
 800b58c:	0032      	movs	r2, r6
 800b58e:	003b      	movs	r3, r7
 800b590:	f7f6 fce8 	bl	8001f64 <__aeabi_dmul>
 800b594:	4a46      	ldr	r2, [pc, #280]	; (800b6b0 <__kernel_cos+0x198>)
 800b596:	4b47      	ldr	r3, [pc, #284]	; (800b6b4 <__kernel_cos+0x19c>)
 800b598:	f7f5 fda0 	bl	80010dc <__aeabi_dadd>
 800b59c:	003b      	movs	r3, r7
 800b59e:	0032      	movs	r2, r6
 800b5a0:	f7f6 fce0 	bl	8001f64 <__aeabi_dmul>
 800b5a4:	4b44      	ldr	r3, [pc, #272]	; (800b6b8 <__kernel_cos+0x1a0>)
 800b5a6:	9002      	str	r0, [sp, #8]
 800b5a8:	9103      	str	r1, [sp, #12]
 800b5aa:	429d      	cmp	r5, r3
 800b5ac:	dc29      	bgt.n	800b602 <__kernel_cos+0xea>
 800b5ae:	2200      	movs	r2, #0
 800b5b0:	4b42      	ldr	r3, [pc, #264]	; (800b6bc <__kernel_cos+0x1a4>)
 800b5b2:	0030      	movs	r0, r6
 800b5b4:	0039      	movs	r1, r7
 800b5b6:	f7f6 fcd5 	bl	8001f64 <__aeabi_dmul>
 800b5ba:	9a02      	ldr	r2, [sp, #8]
 800b5bc:	9b03      	ldr	r3, [sp, #12]
 800b5be:	9006      	str	r0, [sp, #24]
 800b5c0:	9107      	str	r1, [sp, #28]
 800b5c2:	0030      	movs	r0, r6
 800b5c4:	0039      	movs	r1, r7
 800b5c6:	f7f6 fccd 	bl	8001f64 <__aeabi_dmul>
 800b5ca:	9a04      	ldr	r2, [sp, #16]
 800b5cc:	9b05      	ldr	r3, [sp, #20]
 800b5ce:	0004      	movs	r4, r0
 800b5d0:	000d      	movs	r5, r1
 800b5d2:	9801      	ldr	r0, [sp, #4]
 800b5d4:	9900      	ldr	r1, [sp, #0]
 800b5d6:	f7f6 fcc5 	bl	8001f64 <__aeabi_dmul>
 800b5da:	0002      	movs	r2, r0
 800b5dc:	000b      	movs	r3, r1
 800b5de:	0020      	movs	r0, r4
 800b5e0:	0029      	movs	r1, r5
 800b5e2:	f7f6 ff3f 	bl	8002464 <__aeabi_dsub>
 800b5e6:	0002      	movs	r2, r0
 800b5e8:	000b      	movs	r3, r1
 800b5ea:	9806      	ldr	r0, [sp, #24]
 800b5ec:	9907      	ldr	r1, [sp, #28]
 800b5ee:	f7f6 ff39 	bl	8002464 <__aeabi_dsub>
 800b5f2:	0002      	movs	r2, r0
 800b5f4:	2000      	movs	r0, #0
 800b5f6:	000b      	movs	r3, r1
 800b5f8:	4931      	ldr	r1, [pc, #196]	; (800b6c0 <__kernel_cos+0x1a8>)
 800b5fa:	f7f6 ff33 	bl	8002464 <__aeabi_dsub>
 800b5fe:	b00b      	add	sp, #44	; 0x2c
 800b600:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b602:	4b30      	ldr	r3, [pc, #192]	; (800b6c4 <__kernel_cos+0x1ac>)
 800b604:	429d      	cmp	r5, r3
 800b606:	dc37      	bgt.n	800b678 <__kernel_cos+0x160>
 800b608:	2200      	movs	r2, #0
 800b60a:	492f      	ldr	r1, [pc, #188]	; (800b6c8 <__kernel_cos+0x1b0>)
 800b60c:	0014      	movs	r4, r2
 800b60e:	186b      	adds	r3, r5, r1
 800b610:	001d      	movs	r5, r3
 800b612:	0022      	movs	r2, r4
 800b614:	002b      	movs	r3, r5
 800b616:	2000      	movs	r0, #0
 800b618:	4929      	ldr	r1, [pc, #164]	; (800b6c0 <__kernel_cos+0x1a8>)
 800b61a:	f7f6 ff23 	bl	8002464 <__aeabi_dsub>
 800b61e:	2200      	movs	r2, #0
 800b620:	9006      	str	r0, [sp, #24]
 800b622:	9107      	str	r1, [sp, #28]
 800b624:	4b25      	ldr	r3, [pc, #148]	; (800b6bc <__kernel_cos+0x1a4>)
 800b626:	0030      	movs	r0, r6
 800b628:	0039      	movs	r1, r7
 800b62a:	f7f6 fc9b 	bl	8001f64 <__aeabi_dmul>
 800b62e:	0022      	movs	r2, r4
 800b630:	002b      	movs	r3, r5
 800b632:	f7f6 ff17 	bl	8002464 <__aeabi_dsub>
 800b636:	9a02      	ldr	r2, [sp, #8]
 800b638:	9b03      	ldr	r3, [sp, #12]
 800b63a:	9008      	str	r0, [sp, #32]
 800b63c:	9109      	str	r1, [sp, #36]	; 0x24
 800b63e:	0030      	movs	r0, r6
 800b640:	0039      	movs	r1, r7
 800b642:	f7f6 fc8f 	bl	8001f64 <__aeabi_dmul>
 800b646:	9a04      	ldr	r2, [sp, #16]
 800b648:	9b05      	ldr	r3, [sp, #20]
 800b64a:	0004      	movs	r4, r0
 800b64c:	000d      	movs	r5, r1
 800b64e:	9801      	ldr	r0, [sp, #4]
 800b650:	9900      	ldr	r1, [sp, #0]
 800b652:	f7f6 fc87 	bl	8001f64 <__aeabi_dmul>
 800b656:	0002      	movs	r2, r0
 800b658:	000b      	movs	r3, r1
 800b65a:	0020      	movs	r0, r4
 800b65c:	0029      	movs	r1, r5
 800b65e:	f7f6 ff01 	bl	8002464 <__aeabi_dsub>
 800b662:	0002      	movs	r2, r0
 800b664:	000b      	movs	r3, r1
 800b666:	9808      	ldr	r0, [sp, #32]
 800b668:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b66a:	f7f6 fefb 	bl	8002464 <__aeabi_dsub>
 800b66e:	0002      	movs	r2, r0
 800b670:	000b      	movs	r3, r1
 800b672:	9806      	ldr	r0, [sp, #24]
 800b674:	9907      	ldr	r1, [sp, #28]
 800b676:	e7c0      	b.n	800b5fa <__kernel_cos+0xe2>
 800b678:	2400      	movs	r4, #0
 800b67a:	4d14      	ldr	r5, [pc, #80]	; (800b6cc <__kernel_cos+0x1b4>)
 800b67c:	e7c9      	b.n	800b612 <__kernel_cos+0xfa>
 800b67e:	2000      	movs	r0, #0
 800b680:	490f      	ldr	r1, [pc, #60]	; (800b6c0 <__kernel_cos+0x1a8>)
 800b682:	e7bc      	b.n	800b5fe <__kernel_cos+0xe6>
 800b684:	3e3fffff 	.word	0x3e3fffff
 800b688:	be8838d4 	.word	0xbe8838d4
 800b68c:	bda8fae9 	.word	0xbda8fae9
 800b690:	bdb4b1c4 	.word	0xbdb4b1c4
 800b694:	3e21ee9e 	.word	0x3e21ee9e
 800b698:	809c52ad 	.word	0x809c52ad
 800b69c:	3e927e4f 	.word	0x3e927e4f
 800b6a0:	19cb1590 	.word	0x19cb1590
 800b6a4:	3efa01a0 	.word	0x3efa01a0
 800b6a8:	16c15177 	.word	0x16c15177
 800b6ac:	3f56c16c 	.word	0x3f56c16c
 800b6b0:	5555554c 	.word	0x5555554c
 800b6b4:	3fa55555 	.word	0x3fa55555
 800b6b8:	3fd33332 	.word	0x3fd33332
 800b6bc:	3fe00000 	.word	0x3fe00000
 800b6c0:	3ff00000 	.word	0x3ff00000
 800b6c4:	3fe90000 	.word	0x3fe90000
 800b6c8:	ffe00000 	.word	0xffe00000
 800b6cc:	3fd20000 	.word	0x3fd20000

0800b6d0 <__kernel_rem_pio2>:
 800b6d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b6d2:	0015      	movs	r5, r2
 800b6d4:	4cd4      	ldr	r4, [pc, #848]	; (800ba28 <__kernel_rem_pio2+0x358>)
 800b6d6:	44a5      	add	sp, r4
 800b6d8:	930c      	str	r3, [sp, #48]	; 0x30
 800b6da:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 800b6dc:	900d      	str	r0, [sp, #52]	; 0x34
 800b6de:	009a      	lsls	r2, r3, #2
 800b6e0:	4bd2      	ldr	r3, [pc, #840]	; (800ba2c <__kernel_rem_pio2+0x35c>)
 800b6e2:	9106      	str	r1, [sp, #24]
 800b6e4:	58d3      	ldr	r3, [r2, r3]
 800b6e6:	1ee8      	subs	r0, r5, #3
 800b6e8:	9308      	str	r3, [sp, #32]
 800b6ea:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b6ec:	2118      	movs	r1, #24
 800b6ee:	3b01      	subs	r3, #1
 800b6f0:	930a      	str	r3, [sp, #40]	; 0x28
 800b6f2:	f7f4 fd9d 	bl	8000230 <__divsi3>
 800b6f6:	43c3      	mvns	r3, r0
 800b6f8:	0004      	movs	r4, r0
 800b6fa:	17db      	asrs	r3, r3, #31
 800b6fc:	401c      	ands	r4, r3
 800b6fe:	2318      	movs	r3, #24
 800b700:	1c62      	adds	r2, r4, #1
 800b702:	425b      	negs	r3, r3
 800b704:	4353      	muls	r3, r2
 800b706:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b708:	195b      	adds	r3, r3, r5
 800b70a:	4694      	mov	ip, r2
 800b70c:	2500      	movs	r5, #0
 800b70e:	9302      	str	r3, [sp, #8]
 800b710:	9b08      	ldr	r3, [sp, #32]
 800b712:	1aa7      	subs	r7, r4, r2
 800b714:	4463      	add	r3, ip
 800b716:	9300      	str	r3, [sp, #0]
 800b718:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 800b71a:	00be      	lsls	r6, r7, #2
 800b71c:	199e      	adds	r6, r3, r6
 800b71e:	9b00      	ldr	r3, [sp, #0]
 800b720:	429d      	cmp	r5, r3
 800b722:	dd0b      	ble.n	800b73c <__kernel_rem_pio2+0x6c>
 800b724:	2500      	movs	r5, #0
 800b726:	9b08      	ldr	r3, [sp, #32]
 800b728:	429d      	cmp	r5, r3
 800b72a:	dc3c      	bgt.n	800b7a6 <__kernel_rem_pio2+0xd6>
 800b72c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b72e:	2600      	movs	r6, #0
 800b730:	195f      	adds	r7, r3, r5
 800b732:	00fb      	lsls	r3, r7, #3
 800b734:	9304      	str	r3, [sp, #16]
 800b736:	2700      	movs	r7, #0
 800b738:	2300      	movs	r3, #0
 800b73a:	e028      	b.n	800b78e <__kernel_rem_pio2+0xbe>
 800b73c:	42ef      	cmn	r7, r5
 800b73e:	d40a      	bmi.n	800b756 <__kernel_rem_pio2+0x86>
 800b740:	00ab      	lsls	r3, r5, #2
 800b742:	58f0      	ldr	r0, [r6, r3]
 800b744:	f7f7 f9f8 	bl	8002b38 <__aeabi_i2d>
 800b748:	00eb      	lsls	r3, r5, #3
 800b74a:	aa26      	add	r2, sp, #152	; 0x98
 800b74c:	18d3      	adds	r3, r2, r3
 800b74e:	6018      	str	r0, [r3, #0]
 800b750:	6059      	str	r1, [r3, #4]
 800b752:	3501      	adds	r5, #1
 800b754:	e7e3      	b.n	800b71e <__kernel_rem_pio2+0x4e>
 800b756:	2000      	movs	r0, #0
 800b758:	2100      	movs	r1, #0
 800b75a:	e7f5      	b.n	800b748 <__kernel_rem_pio2+0x78>
 800b75c:	9b00      	ldr	r3, [sp, #0]
 800b75e:	9a04      	ldr	r2, [sp, #16]
 800b760:	00db      	lsls	r3, r3, #3
 800b762:	1ad1      	subs	r1, r2, r3
 800b764:	3908      	subs	r1, #8
 800b766:	aa26      	add	r2, sp, #152	; 0x98
 800b768:	1851      	adds	r1, r2, r1
 800b76a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b76c:	6808      	ldr	r0, [r1, #0]
 800b76e:	6849      	ldr	r1, [r1, #4]
 800b770:	18d3      	adds	r3, r2, r3
 800b772:	681a      	ldr	r2, [r3, #0]
 800b774:	685b      	ldr	r3, [r3, #4]
 800b776:	f7f6 fbf5 	bl	8001f64 <__aeabi_dmul>
 800b77a:	000b      	movs	r3, r1
 800b77c:	0002      	movs	r2, r0
 800b77e:	0039      	movs	r1, r7
 800b780:	0030      	movs	r0, r6
 800b782:	f7f5 fcab 	bl	80010dc <__aeabi_dadd>
 800b786:	0006      	movs	r6, r0
 800b788:	000f      	movs	r7, r1
 800b78a:	9b00      	ldr	r3, [sp, #0]
 800b78c:	3301      	adds	r3, #1
 800b78e:	9300      	str	r3, [sp, #0]
 800b790:	9b00      	ldr	r3, [sp, #0]
 800b792:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b794:	4293      	cmp	r3, r2
 800b796:	dde1      	ble.n	800b75c <__kernel_rem_pio2+0x8c>
 800b798:	00eb      	lsls	r3, r5, #3
 800b79a:	aa76      	add	r2, sp, #472	; 0x1d8
 800b79c:	18d3      	adds	r3, r2, r3
 800b79e:	601e      	str	r6, [r3, #0]
 800b7a0:	605f      	str	r7, [r3, #4]
 800b7a2:	3501      	adds	r5, #1
 800b7a4:	e7bf      	b.n	800b726 <__kernel_rem_pio2+0x56>
 800b7a6:	9b08      	ldr	r3, [sp, #32]
 800b7a8:	aa12      	add	r2, sp, #72	; 0x48
 800b7aa:	009b      	lsls	r3, r3, #2
 800b7ac:	189b      	adds	r3, r3, r2
 800b7ae:	9310      	str	r3, [sp, #64]	; 0x40
 800b7b0:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 800b7b2:	00a4      	lsls	r4, r4, #2
 800b7b4:	191b      	adds	r3, r3, r4
 800b7b6:	930f      	str	r3, [sp, #60]	; 0x3c
 800b7b8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b7ba:	00db      	lsls	r3, r3, #3
 800b7bc:	425b      	negs	r3, r3
 800b7be:	930e      	str	r3, [sp, #56]	; 0x38
 800b7c0:	9b08      	ldr	r3, [sp, #32]
 800b7c2:	9300      	str	r3, [sp, #0]
 800b7c4:	9b00      	ldr	r3, [sp, #0]
 800b7c6:	aa76      	add	r2, sp, #472	; 0x1d8
 800b7c8:	00db      	lsls	r3, r3, #3
 800b7ca:	18d3      	adds	r3, r2, r3
 800b7cc:	681e      	ldr	r6, [r3, #0]
 800b7ce:	685f      	ldr	r7, [r3, #4]
 800b7d0:	9b00      	ldr	r3, [sp, #0]
 800b7d2:	a912      	add	r1, sp, #72	; 0x48
 800b7d4:	009b      	lsls	r3, r3, #2
 800b7d6:	185b      	adds	r3, r3, r1
 800b7d8:	9c00      	ldr	r4, [sp, #0]
 800b7da:	9307      	str	r3, [sp, #28]
 800b7dc:	9211      	str	r2, [sp, #68]	; 0x44
 800b7de:	2c00      	cmp	r4, #0
 800b7e0:	dc73      	bgt.n	800b8ca <__kernel_rem_pio2+0x1fa>
 800b7e2:	9a02      	ldr	r2, [sp, #8]
 800b7e4:	0030      	movs	r0, r6
 800b7e6:	0039      	movs	r1, r7
 800b7e8:	f000 fc30 	bl	800c04c <scalbn>
 800b7ec:	23ff      	movs	r3, #255	; 0xff
 800b7ee:	2200      	movs	r2, #0
 800b7f0:	059b      	lsls	r3, r3, #22
 800b7f2:	0004      	movs	r4, r0
 800b7f4:	000d      	movs	r5, r1
 800b7f6:	f7f6 fbb5 	bl	8001f64 <__aeabi_dmul>
 800b7fa:	f7fd ff99 	bl	8009730 <floor>
 800b7fe:	2200      	movs	r2, #0
 800b800:	4b8b      	ldr	r3, [pc, #556]	; (800ba30 <__kernel_rem_pio2+0x360>)
 800b802:	f7f6 fbaf 	bl	8001f64 <__aeabi_dmul>
 800b806:	0002      	movs	r2, r0
 800b808:	000b      	movs	r3, r1
 800b80a:	0020      	movs	r0, r4
 800b80c:	0029      	movs	r1, r5
 800b80e:	f7f6 fe29 	bl	8002464 <__aeabi_dsub>
 800b812:	000d      	movs	r5, r1
 800b814:	0004      	movs	r4, r0
 800b816:	f7f7 f95b 	bl	8002ad0 <__aeabi_d2iz>
 800b81a:	9007      	str	r0, [sp, #28]
 800b81c:	f7f7 f98c 	bl	8002b38 <__aeabi_i2d>
 800b820:	000b      	movs	r3, r1
 800b822:	0002      	movs	r2, r0
 800b824:	0029      	movs	r1, r5
 800b826:	0020      	movs	r0, r4
 800b828:	f7f6 fe1c 	bl	8002464 <__aeabi_dsub>
 800b82c:	9b02      	ldr	r3, [sp, #8]
 800b82e:	0006      	movs	r6, r0
 800b830:	000f      	movs	r7, r1
 800b832:	2b00      	cmp	r3, #0
 800b834:	dd72      	ble.n	800b91c <__kernel_rem_pio2+0x24c>
 800b836:	2118      	movs	r1, #24
 800b838:	9b00      	ldr	r3, [sp, #0]
 800b83a:	aa12      	add	r2, sp, #72	; 0x48
 800b83c:	3b01      	subs	r3, #1
 800b83e:	009b      	lsls	r3, r3, #2
 800b840:	589a      	ldr	r2, [r3, r2]
 800b842:	9802      	ldr	r0, [sp, #8]
 800b844:	9c07      	ldr	r4, [sp, #28]
 800b846:	1a09      	subs	r1, r1, r0
 800b848:	0010      	movs	r0, r2
 800b84a:	4108      	asrs	r0, r1
 800b84c:	1824      	adds	r4, r4, r0
 800b84e:	4088      	lsls	r0, r1
 800b850:	1a10      	subs	r0, r2, r0
 800b852:	aa12      	add	r2, sp, #72	; 0x48
 800b854:	5098      	str	r0, [r3, r2]
 800b856:	2317      	movs	r3, #23
 800b858:	9a02      	ldr	r2, [sp, #8]
 800b85a:	9407      	str	r4, [sp, #28]
 800b85c:	1a9b      	subs	r3, r3, r2
 800b85e:	4118      	asrs	r0, r3
 800b860:	9004      	str	r0, [sp, #16]
 800b862:	9b04      	ldr	r3, [sp, #16]
 800b864:	2b00      	cmp	r3, #0
 800b866:	dd6b      	ble.n	800b940 <__kernel_rem_pio2+0x270>
 800b868:	9b07      	ldr	r3, [sp, #28]
 800b86a:	2200      	movs	r2, #0
 800b86c:	3301      	adds	r3, #1
 800b86e:	9307      	str	r3, [sp, #28]
 800b870:	2301      	movs	r3, #1
 800b872:	2580      	movs	r5, #128	; 0x80
 800b874:	0014      	movs	r4, r2
 800b876:	469c      	mov	ip, r3
 800b878:	046d      	lsls	r5, r5, #17
 800b87a:	9b00      	ldr	r3, [sp, #0]
 800b87c:	4293      	cmp	r3, r2
 800b87e:	dd00      	ble.n	800b882 <__kernel_rem_pio2+0x1b2>
 800b880:	e0a3      	b.n	800b9ca <__kernel_rem_pio2+0x2fa>
 800b882:	9b02      	ldr	r3, [sp, #8]
 800b884:	2b00      	cmp	r3, #0
 800b886:	dd05      	ble.n	800b894 <__kernel_rem_pio2+0x1c4>
 800b888:	2b01      	cmp	r3, #1
 800b88a:	d100      	bne.n	800b88e <__kernel_rem_pio2+0x1be>
 800b88c:	e0b1      	b.n	800b9f2 <__kernel_rem_pio2+0x322>
 800b88e:	2b02      	cmp	r3, #2
 800b890:	d100      	bne.n	800b894 <__kernel_rem_pio2+0x1c4>
 800b892:	e0b9      	b.n	800ba08 <__kernel_rem_pio2+0x338>
 800b894:	9b04      	ldr	r3, [sp, #16]
 800b896:	2b02      	cmp	r3, #2
 800b898:	d152      	bne.n	800b940 <__kernel_rem_pio2+0x270>
 800b89a:	0032      	movs	r2, r6
 800b89c:	003b      	movs	r3, r7
 800b89e:	2000      	movs	r0, #0
 800b8a0:	4964      	ldr	r1, [pc, #400]	; (800ba34 <__kernel_rem_pio2+0x364>)
 800b8a2:	f7f6 fddf 	bl	8002464 <__aeabi_dsub>
 800b8a6:	0006      	movs	r6, r0
 800b8a8:	000f      	movs	r7, r1
 800b8aa:	2c00      	cmp	r4, #0
 800b8ac:	d048      	beq.n	800b940 <__kernel_rem_pio2+0x270>
 800b8ae:	9a02      	ldr	r2, [sp, #8]
 800b8b0:	2000      	movs	r0, #0
 800b8b2:	4960      	ldr	r1, [pc, #384]	; (800ba34 <__kernel_rem_pio2+0x364>)
 800b8b4:	f000 fbca 	bl	800c04c <scalbn>
 800b8b8:	0002      	movs	r2, r0
 800b8ba:	000b      	movs	r3, r1
 800b8bc:	0030      	movs	r0, r6
 800b8be:	0039      	movs	r1, r7
 800b8c0:	f7f6 fdd0 	bl	8002464 <__aeabi_dsub>
 800b8c4:	0006      	movs	r6, r0
 800b8c6:	000f      	movs	r7, r1
 800b8c8:	e03a      	b.n	800b940 <__kernel_rem_pio2+0x270>
 800b8ca:	2200      	movs	r2, #0
 800b8cc:	4b5a      	ldr	r3, [pc, #360]	; (800ba38 <__kernel_rem_pio2+0x368>)
 800b8ce:	0030      	movs	r0, r6
 800b8d0:	0039      	movs	r1, r7
 800b8d2:	f7f6 fb47 	bl	8001f64 <__aeabi_dmul>
 800b8d6:	f7f7 f8fb 	bl	8002ad0 <__aeabi_d2iz>
 800b8da:	f7f7 f92d 	bl	8002b38 <__aeabi_i2d>
 800b8de:	2200      	movs	r2, #0
 800b8e0:	4b56      	ldr	r3, [pc, #344]	; (800ba3c <__kernel_rem_pio2+0x36c>)
 800b8e2:	9004      	str	r0, [sp, #16]
 800b8e4:	9105      	str	r1, [sp, #20]
 800b8e6:	f7f6 fb3d 	bl	8001f64 <__aeabi_dmul>
 800b8ea:	0002      	movs	r2, r0
 800b8ec:	000b      	movs	r3, r1
 800b8ee:	0030      	movs	r0, r6
 800b8f0:	0039      	movs	r1, r7
 800b8f2:	f7f6 fdb7 	bl	8002464 <__aeabi_dsub>
 800b8f6:	f7f7 f8eb 	bl	8002ad0 <__aeabi_d2iz>
 800b8fa:	00a5      	lsls	r5, r4, #2
 800b8fc:	9b07      	ldr	r3, [sp, #28]
 800b8fe:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800b900:	426d      	negs	r5, r5
 800b902:	3c01      	subs	r4, #1
 800b904:	5158      	str	r0, [r3, r5]
 800b906:	00e3      	lsls	r3, r4, #3
 800b908:	18d3      	adds	r3, r2, r3
 800b90a:	681a      	ldr	r2, [r3, #0]
 800b90c:	685b      	ldr	r3, [r3, #4]
 800b90e:	9804      	ldr	r0, [sp, #16]
 800b910:	9905      	ldr	r1, [sp, #20]
 800b912:	f7f5 fbe3 	bl	80010dc <__aeabi_dadd>
 800b916:	0006      	movs	r6, r0
 800b918:	000f      	movs	r7, r1
 800b91a:	e760      	b.n	800b7de <__kernel_rem_pio2+0x10e>
 800b91c:	9b02      	ldr	r3, [sp, #8]
 800b91e:	2b00      	cmp	r3, #0
 800b920:	d107      	bne.n	800b932 <__kernel_rem_pio2+0x262>
 800b922:	9b00      	ldr	r3, [sp, #0]
 800b924:	aa12      	add	r2, sp, #72	; 0x48
 800b926:	3b01      	subs	r3, #1
 800b928:	009b      	lsls	r3, r3, #2
 800b92a:	5898      	ldr	r0, [r3, r2]
 800b92c:	15c3      	asrs	r3, r0, #23
 800b92e:	9304      	str	r3, [sp, #16]
 800b930:	e797      	b.n	800b862 <__kernel_rem_pio2+0x192>
 800b932:	2200      	movs	r2, #0
 800b934:	4b42      	ldr	r3, [pc, #264]	; (800ba40 <__kernel_rem_pio2+0x370>)
 800b936:	f7f4 fd9b 	bl	8000470 <__aeabi_dcmpge>
 800b93a:	2800      	cmp	r0, #0
 800b93c:	d142      	bne.n	800b9c4 <__kernel_rem_pio2+0x2f4>
 800b93e:	9004      	str	r0, [sp, #16]
 800b940:	2200      	movs	r2, #0
 800b942:	2300      	movs	r3, #0
 800b944:	0030      	movs	r0, r6
 800b946:	0039      	movs	r1, r7
 800b948:	f7f4 fd6e 	bl	8000428 <__aeabi_dcmpeq>
 800b94c:	2800      	cmp	r0, #0
 800b94e:	d100      	bne.n	800b952 <__kernel_rem_pio2+0x282>
 800b950:	e0b4      	b.n	800babc <__kernel_rem_pio2+0x3ec>
 800b952:	2200      	movs	r2, #0
 800b954:	9b00      	ldr	r3, [sp, #0]
 800b956:	1e59      	subs	r1, r3, #1
 800b958:	9808      	ldr	r0, [sp, #32]
 800b95a:	3b01      	subs	r3, #1
 800b95c:	4298      	cmp	r0, r3
 800b95e:	dd5c      	ble.n	800ba1a <__kernel_rem_pio2+0x34a>
 800b960:	2a00      	cmp	r2, #0
 800b962:	d000      	beq.n	800b966 <__kernel_rem_pio2+0x296>
 800b964:	e084      	b.n	800ba70 <__kernel_rem_pio2+0x3a0>
 800b966:	2301      	movs	r3, #1
 800b968:	009a      	lsls	r2, r3, #2
 800b96a:	9910      	ldr	r1, [sp, #64]	; 0x40
 800b96c:	4252      	negs	r2, r2
 800b96e:	588a      	ldr	r2, [r1, r2]
 800b970:	2a00      	cmp	r2, #0
 800b972:	d057      	beq.n	800ba24 <__kernel_rem_pio2+0x354>
 800b974:	9a00      	ldr	r2, [sp, #0]
 800b976:	9900      	ldr	r1, [sp, #0]
 800b978:	1c57      	adds	r7, r2, #1
 800b97a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b97c:	18cb      	adds	r3, r1, r3
 800b97e:	1854      	adds	r4, r2, r1
 800b980:	00e4      	lsls	r4, r4, #3
 800b982:	9304      	str	r3, [sp, #16]
 800b984:	9b04      	ldr	r3, [sp, #16]
 800b986:	429f      	cmp	r7, r3
 800b988:	dd00      	ble.n	800b98c <__kernel_rem_pio2+0x2bc>
 800b98a:	e71a      	b.n	800b7c2 <__kernel_rem_pio2+0xf2>
 800b98c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800b98e:	ab26      	add	r3, sp, #152	; 0x98
 800b990:	191e      	adds	r6, r3, r4
 800b992:	00bb      	lsls	r3, r7, #2
 800b994:	58d0      	ldr	r0, [r2, r3]
 800b996:	f7f7 f8cf 	bl	8002b38 <__aeabi_i2d>
 800b99a:	2200      	movs	r2, #0
 800b99c:	2300      	movs	r3, #0
 800b99e:	2500      	movs	r5, #0
 800b9a0:	6030      	str	r0, [r6, #0]
 800b9a2:	6071      	str	r1, [r6, #4]
 800b9a4:	9200      	str	r2, [sp, #0]
 800b9a6:	9301      	str	r3, [sp, #4]
 800b9a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b9aa:	429d      	cmp	r5, r3
 800b9ac:	dd4c      	ble.n	800ba48 <__kernel_rem_pio2+0x378>
 800b9ae:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b9b0:	aa76      	add	r2, sp, #472	; 0x1d8
 800b9b2:	18e3      	adds	r3, r4, r3
 800b9b4:	18d3      	adds	r3, r2, r3
 800b9b6:	3701      	adds	r7, #1
 800b9b8:	9900      	ldr	r1, [sp, #0]
 800b9ba:	9a01      	ldr	r2, [sp, #4]
 800b9bc:	3408      	adds	r4, #8
 800b9be:	6099      	str	r1, [r3, #8]
 800b9c0:	60da      	str	r2, [r3, #12]
 800b9c2:	e7df      	b.n	800b984 <__kernel_rem_pio2+0x2b4>
 800b9c4:	2302      	movs	r3, #2
 800b9c6:	9304      	str	r3, [sp, #16]
 800b9c8:	e74e      	b.n	800b868 <__kernel_rem_pio2+0x198>
 800b9ca:	0091      	lsls	r1, r2, #2
 800b9cc:	ab12      	add	r3, sp, #72	; 0x48
 800b9ce:	58cb      	ldr	r3, [r1, r3]
 800b9d0:	2c00      	cmp	r4, #0
 800b9d2:	d108      	bne.n	800b9e6 <__kernel_rem_pio2+0x316>
 800b9d4:	2b00      	cmp	r3, #0
 800b9d6:	d003      	beq.n	800b9e0 <__kernel_rem_pio2+0x310>
 800b9d8:	1aeb      	subs	r3, r5, r3
 800b9da:	ac12      	add	r4, sp, #72	; 0x48
 800b9dc:	510b      	str	r3, [r1, r4]
 800b9de:	4663      	mov	r3, ip
 800b9e0:	3201      	adds	r2, #1
 800b9e2:	001c      	movs	r4, r3
 800b9e4:	e749      	b.n	800b87a <__kernel_rem_pio2+0x1aa>
 800b9e6:	4817      	ldr	r0, [pc, #92]	; (800ba44 <__kernel_rem_pio2+0x374>)
 800b9e8:	1ac3      	subs	r3, r0, r3
 800b9ea:	a812      	add	r0, sp, #72	; 0x48
 800b9ec:	500b      	str	r3, [r1, r0]
 800b9ee:	0023      	movs	r3, r4
 800b9f0:	e7f6      	b.n	800b9e0 <__kernel_rem_pio2+0x310>
 800b9f2:	9b00      	ldr	r3, [sp, #0]
 800b9f4:	aa12      	add	r2, sp, #72	; 0x48
 800b9f6:	3b01      	subs	r3, #1
 800b9f8:	009b      	lsls	r3, r3, #2
 800b9fa:	589a      	ldr	r2, [r3, r2]
 800b9fc:	9211      	str	r2, [sp, #68]	; 0x44
 800b9fe:	0252      	lsls	r2, r2, #9
 800ba00:	0a52      	lsrs	r2, r2, #9
 800ba02:	a912      	add	r1, sp, #72	; 0x48
 800ba04:	505a      	str	r2, [r3, r1]
 800ba06:	e745      	b.n	800b894 <__kernel_rem_pio2+0x1c4>
 800ba08:	9b00      	ldr	r3, [sp, #0]
 800ba0a:	aa12      	add	r2, sp, #72	; 0x48
 800ba0c:	3b01      	subs	r3, #1
 800ba0e:	009b      	lsls	r3, r3, #2
 800ba10:	589a      	ldr	r2, [r3, r2]
 800ba12:	9211      	str	r2, [sp, #68]	; 0x44
 800ba14:	0292      	lsls	r2, r2, #10
 800ba16:	0a92      	lsrs	r2, r2, #10
 800ba18:	e7f3      	b.n	800ba02 <__kernel_rem_pio2+0x332>
 800ba1a:	0098      	lsls	r0, r3, #2
 800ba1c:	ac12      	add	r4, sp, #72	; 0x48
 800ba1e:	5900      	ldr	r0, [r0, r4]
 800ba20:	4302      	orrs	r2, r0
 800ba22:	e799      	b.n	800b958 <__kernel_rem_pio2+0x288>
 800ba24:	3301      	adds	r3, #1
 800ba26:	e79f      	b.n	800b968 <__kernel_rem_pio2+0x298>
 800ba28:	fffffd84 	.word	0xfffffd84
 800ba2c:	0800c6c8 	.word	0x0800c6c8
 800ba30:	40200000 	.word	0x40200000
 800ba34:	3ff00000 	.word	0x3ff00000
 800ba38:	3e700000 	.word	0x3e700000
 800ba3c:	41700000 	.word	0x41700000
 800ba40:	3fe00000 	.word	0x3fe00000
 800ba44:	00ffffff 	.word	0x00ffffff
 800ba48:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800ba4a:	00eb      	lsls	r3, r5, #3
 800ba4c:	18d1      	adds	r1, r2, r3
 800ba4e:	1af3      	subs	r3, r6, r3
 800ba50:	681a      	ldr	r2, [r3, #0]
 800ba52:	685b      	ldr	r3, [r3, #4]
 800ba54:	6808      	ldr	r0, [r1, #0]
 800ba56:	6849      	ldr	r1, [r1, #4]
 800ba58:	f7f6 fa84 	bl	8001f64 <__aeabi_dmul>
 800ba5c:	0002      	movs	r2, r0
 800ba5e:	000b      	movs	r3, r1
 800ba60:	9800      	ldr	r0, [sp, #0]
 800ba62:	9901      	ldr	r1, [sp, #4]
 800ba64:	f7f5 fb3a 	bl	80010dc <__aeabi_dadd>
 800ba68:	3501      	adds	r5, #1
 800ba6a:	9000      	str	r0, [sp, #0]
 800ba6c:	9101      	str	r1, [sp, #4]
 800ba6e:	e79b      	b.n	800b9a8 <__kernel_rem_pio2+0x2d8>
 800ba70:	9b02      	ldr	r3, [sp, #8]
 800ba72:	9100      	str	r1, [sp, #0]
 800ba74:	3b18      	subs	r3, #24
 800ba76:	9302      	str	r3, [sp, #8]
 800ba78:	9b00      	ldr	r3, [sp, #0]
 800ba7a:	aa12      	add	r2, sp, #72	; 0x48
 800ba7c:	009b      	lsls	r3, r3, #2
 800ba7e:	589b      	ldr	r3, [r3, r2]
 800ba80:	2b00      	cmp	r3, #0
 800ba82:	d014      	beq.n	800baae <__kernel_rem_pio2+0x3de>
 800ba84:	9a02      	ldr	r2, [sp, #8]
 800ba86:	2000      	movs	r0, #0
 800ba88:	49c7      	ldr	r1, [pc, #796]	; (800bda8 <__kernel_rem_pio2+0x6d8>)
 800ba8a:	f000 fadf 	bl	800c04c <scalbn>
 800ba8e:	0006      	movs	r6, r0
 800ba90:	000f      	movs	r7, r1
 800ba92:	9c00      	ldr	r4, [sp, #0]
 800ba94:	2c00      	cmp	r4, #0
 800ba96:	da4e      	bge.n	800bb36 <__kernel_rem_pio2+0x466>
 800ba98:	2500      	movs	r5, #0
 800ba9a:	9b00      	ldr	r3, [sp, #0]
 800ba9c:	1b5b      	subs	r3, r3, r5
 800ba9e:	d500      	bpl.n	800baa2 <__kernel_rem_pio2+0x3d2>
 800baa0:	e083      	b.n	800bbaa <__kernel_rem_pio2+0x4da>
 800baa2:	00db      	lsls	r3, r3, #3
 800baa4:	9302      	str	r3, [sp, #8]
 800baa6:	2600      	movs	r6, #0
 800baa8:	2700      	movs	r7, #0
 800baaa:	2400      	movs	r4, #0
 800baac:	e071      	b.n	800bb92 <__kernel_rem_pio2+0x4c2>
 800baae:	9b00      	ldr	r3, [sp, #0]
 800bab0:	3b01      	subs	r3, #1
 800bab2:	9300      	str	r3, [sp, #0]
 800bab4:	9b02      	ldr	r3, [sp, #8]
 800bab6:	3b18      	subs	r3, #24
 800bab8:	9302      	str	r3, [sp, #8]
 800baba:	e7dd      	b.n	800ba78 <__kernel_rem_pio2+0x3a8>
 800babc:	9b02      	ldr	r3, [sp, #8]
 800babe:	0030      	movs	r0, r6
 800bac0:	425a      	negs	r2, r3
 800bac2:	0039      	movs	r1, r7
 800bac4:	f000 fac2 	bl	800c04c <scalbn>
 800bac8:	2200      	movs	r2, #0
 800baca:	4bb8      	ldr	r3, [pc, #736]	; (800bdac <__kernel_rem_pio2+0x6dc>)
 800bacc:	0004      	movs	r4, r0
 800bace:	000d      	movs	r5, r1
 800bad0:	f7f4 fcce 	bl	8000470 <__aeabi_dcmpge>
 800bad4:	2800      	cmp	r0, #0
 800bad6:	d025      	beq.n	800bb24 <__kernel_rem_pio2+0x454>
 800bad8:	2200      	movs	r2, #0
 800bada:	4bb5      	ldr	r3, [pc, #724]	; (800bdb0 <__kernel_rem_pio2+0x6e0>)
 800badc:	0020      	movs	r0, r4
 800bade:	0029      	movs	r1, r5
 800bae0:	f7f6 fa40 	bl	8001f64 <__aeabi_dmul>
 800bae4:	f7f6 fff4 	bl	8002ad0 <__aeabi_d2iz>
 800bae8:	9b00      	ldr	r3, [sp, #0]
 800baea:	0006      	movs	r6, r0
 800baec:	009f      	lsls	r7, r3, #2
 800baee:	f7f7 f823 	bl	8002b38 <__aeabi_i2d>
 800baf2:	2200      	movs	r2, #0
 800baf4:	4bad      	ldr	r3, [pc, #692]	; (800bdac <__kernel_rem_pio2+0x6dc>)
 800baf6:	f7f6 fa35 	bl	8001f64 <__aeabi_dmul>
 800bafa:	0002      	movs	r2, r0
 800bafc:	000b      	movs	r3, r1
 800bafe:	0020      	movs	r0, r4
 800bb00:	0029      	movs	r1, r5
 800bb02:	f7f6 fcaf 	bl	8002464 <__aeabi_dsub>
 800bb06:	f7f6 ffe3 	bl	8002ad0 <__aeabi_d2iz>
 800bb0a:	ab12      	add	r3, sp, #72	; 0x48
 800bb0c:	50f8      	str	r0, [r7, r3]
 800bb0e:	9b00      	ldr	r3, [sp, #0]
 800bb10:	aa12      	add	r2, sp, #72	; 0x48
 800bb12:	3301      	adds	r3, #1
 800bb14:	9300      	str	r3, [sp, #0]
 800bb16:	9b02      	ldr	r3, [sp, #8]
 800bb18:	3318      	adds	r3, #24
 800bb1a:	9302      	str	r3, [sp, #8]
 800bb1c:	9b00      	ldr	r3, [sp, #0]
 800bb1e:	009b      	lsls	r3, r3, #2
 800bb20:	509e      	str	r6, [r3, r2]
 800bb22:	e7af      	b.n	800ba84 <__kernel_rem_pio2+0x3b4>
 800bb24:	9b00      	ldr	r3, [sp, #0]
 800bb26:	0020      	movs	r0, r4
 800bb28:	0029      	movs	r1, r5
 800bb2a:	009e      	lsls	r6, r3, #2
 800bb2c:	f7f6 ffd0 	bl	8002ad0 <__aeabi_d2iz>
 800bb30:	ab12      	add	r3, sp, #72	; 0x48
 800bb32:	50f0      	str	r0, [r6, r3]
 800bb34:	e7a6      	b.n	800ba84 <__kernel_rem_pio2+0x3b4>
 800bb36:	00e5      	lsls	r5, r4, #3
 800bb38:	ab76      	add	r3, sp, #472	; 0x1d8
 800bb3a:	aa12      	add	r2, sp, #72	; 0x48
 800bb3c:	195d      	adds	r5, r3, r5
 800bb3e:	00a3      	lsls	r3, r4, #2
 800bb40:	5898      	ldr	r0, [r3, r2]
 800bb42:	f7f6 fff9 	bl	8002b38 <__aeabi_i2d>
 800bb46:	0032      	movs	r2, r6
 800bb48:	003b      	movs	r3, r7
 800bb4a:	f7f6 fa0b 	bl	8001f64 <__aeabi_dmul>
 800bb4e:	2200      	movs	r2, #0
 800bb50:	6028      	str	r0, [r5, #0]
 800bb52:	6069      	str	r1, [r5, #4]
 800bb54:	4b96      	ldr	r3, [pc, #600]	; (800bdb0 <__kernel_rem_pio2+0x6e0>)
 800bb56:	0030      	movs	r0, r6
 800bb58:	0039      	movs	r1, r7
 800bb5a:	f7f6 fa03 	bl	8001f64 <__aeabi_dmul>
 800bb5e:	3c01      	subs	r4, #1
 800bb60:	0006      	movs	r6, r0
 800bb62:	000f      	movs	r7, r1
 800bb64:	e796      	b.n	800ba94 <__kernel_rem_pio2+0x3c4>
 800bb66:	9a02      	ldr	r2, [sp, #8]
 800bb68:	00e3      	lsls	r3, r4, #3
 800bb6a:	1899      	adds	r1, r3, r2
 800bb6c:	aa76      	add	r2, sp, #472	; 0x1d8
 800bb6e:	1851      	adds	r1, r2, r1
 800bb70:	4a90      	ldr	r2, [pc, #576]	; (800bdb4 <__kernel_rem_pio2+0x6e4>)
 800bb72:	6808      	ldr	r0, [r1, #0]
 800bb74:	6849      	ldr	r1, [r1, #4]
 800bb76:	18d3      	adds	r3, r2, r3
 800bb78:	681a      	ldr	r2, [r3, #0]
 800bb7a:	685b      	ldr	r3, [r3, #4]
 800bb7c:	f7f6 f9f2 	bl	8001f64 <__aeabi_dmul>
 800bb80:	0002      	movs	r2, r0
 800bb82:	000b      	movs	r3, r1
 800bb84:	0030      	movs	r0, r6
 800bb86:	0039      	movs	r1, r7
 800bb88:	f7f5 faa8 	bl	80010dc <__aeabi_dadd>
 800bb8c:	0006      	movs	r6, r0
 800bb8e:	000f      	movs	r7, r1
 800bb90:	3401      	adds	r4, #1
 800bb92:	9b08      	ldr	r3, [sp, #32]
 800bb94:	429c      	cmp	r4, r3
 800bb96:	dc01      	bgt.n	800bb9c <__kernel_rem_pio2+0x4cc>
 800bb98:	42ac      	cmp	r4, r5
 800bb9a:	dde4      	ble.n	800bb66 <__kernel_rem_pio2+0x496>
 800bb9c:	00eb      	lsls	r3, r5, #3
 800bb9e:	aa4e      	add	r2, sp, #312	; 0x138
 800bba0:	18d3      	adds	r3, r2, r3
 800bba2:	601e      	str	r6, [r3, #0]
 800bba4:	605f      	str	r7, [r3, #4]
 800bba6:	3501      	adds	r5, #1
 800bba8:	e777      	b.n	800ba9a <__kernel_rem_pio2+0x3ca>
 800bbaa:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 800bbac:	2b03      	cmp	r3, #3
 800bbae:	d83d      	bhi.n	800bc2c <__kernel_rem_pio2+0x55c>
 800bbb0:	0018      	movs	r0, r3
 800bbb2:	f7f4 faa9 	bl	8000108 <__gnu_thumb1_case_uqi>
 800bbb6:	022b      	.short	0x022b
 800bbb8:	4302      	.short	0x4302
 800bbba:	2600      	movs	r6, #0
 800bbbc:	0035      	movs	r5, r6
 800bbbe:	9c00      	ldr	r4, [sp, #0]
 800bbc0:	2c00      	cmp	r4, #0
 800bbc2:	db00      	blt.n	800bbc6 <__kernel_rem_pio2+0x4f6>
 800bbc4:	e073      	b.n	800bcae <__kernel_rem_pio2+0x5de>
 800bbc6:	9b04      	ldr	r3, [sp, #16]
 800bbc8:	0029      	movs	r1, r5
 800bbca:	2b00      	cmp	r3, #0
 800bbcc:	d002      	beq.n	800bbd4 <__kernel_rem_pio2+0x504>
 800bbce:	2380      	movs	r3, #128	; 0x80
 800bbd0:	061b      	lsls	r3, r3, #24
 800bbd2:	18e9      	adds	r1, r5, r3
 800bbd4:	000b      	movs	r3, r1
 800bbd6:	0032      	movs	r2, r6
 800bbd8:	9906      	ldr	r1, [sp, #24]
 800bbda:	2401      	movs	r4, #1
 800bbdc:	600a      	str	r2, [r1, #0]
 800bbde:	604b      	str	r3, [r1, #4]
 800bbe0:	984e      	ldr	r0, [sp, #312]	; 0x138
 800bbe2:	994f      	ldr	r1, [sp, #316]	; 0x13c
 800bbe4:	0032      	movs	r2, r6
 800bbe6:	002b      	movs	r3, r5
 800bbe8:	f7f6 fc3c 	bl	8002464 <__aeabi_dsub>
 800bbec:	9b00      	ldr	r3, [sp, #0]
 800bbee:	42a3      	cmp	r3, r4
 800bbf0:	db00      	blt.n	800bbf4 <__kernel_rem_pio2+0x524>
 800bbf2:	e069      	b.n	800bcc8 <__kernel_rem_pio2+0x5f8>
 800bbf4:	9b04      	ldr	r3, [sp, #16]
 800bbf6:	2b00      	cmp	r3, #0
 800bbf8:	d002      	beq.n	800bc00 <__kernel_rem_pio2+0x530>
 800bbfa:	2380      	movs	r3, #128	; 0x80
 800bbfc:	061b      	lsls	r3, r3, #24
 800bbfe:	18c9      	adds	r1, r1, r3
 800bc00:	000b      	movs	r3, r1
 800bc02:	0002      	movs	r2, r0
 800bc04:	9906      	ldr	r1, [sp, #24]
 800bc06:	608a      	str	r2, [r1, #8]
 800bc08:	60cb      	str	r3, [r1, #12]
 800bc0a:	e00f      	b.n	800bc2c <__kernel_rem_pio2+0x55c>
 800bc0c:	2500      	movs	r5, #0
 800bc0e:	002c      	movs	r4, r5
 800bc10:	9b00      	ldr	r3, [sp, #0]
 800bc12:	2b00      	cmp	r3, #0
 800bc14:	da3b      	bge.n	800bc8e <__kernel_rem_pio2+0x5be>
 800bc16:	9b04      	ldr	r3, [sp, #16]
 800bc18:	2b00      	cmp	r3, #0
 800bc1a:	d002      	beq.n	800bc22 <__kernel_rem_pio2+0x552>
 800bc1c:	2380      	movs	r3, #128	; 0x80
 800bc1e:	061b      	lsls	r3, r3, #24
 800bc20:	18e4      	adds	r4, r4, r3
 800bc22:	002a      	movs	r2, r5
 800bc24:	0023      	movs	r3, r4
 800bc26:	9906      	ldr	r1, [sp, #24]
 800bc28:	600a      	str	r2, [r1, #0]
 800bc2a:	604b      	str	r3, [r1, #4]
 800bc2c:	2007      	movs	r0, #7
 800bc2e:	9b07      	ldr	r3, [sp, #28]
 800bc30:	4003      	ands	r3, r0
 800bc32:	0018      	movs	r0, r3
 800bc34:	239f      	movs	r3, #159	; 0x9f
 800bc36:	009b      	lsls	r3, r3, #2
 800bc38:	449d      	add	sp, r3
 800bc3a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bc3c:	9b00      	ldr	r3, [sp, #0]
 800bc3e:	00dc      	lsls	r4, r3, #3
 800bc40:	ab4e      	add	r3, sp, #312	; 0x138
 800bc42:	191c      	adds	r4, r3, r4
 800bc44:	0025      	movs	r5, r4
 800bc46:	9b00      	ldr	r3, [sp, #0]
 800bc48:	9302      	str	r3, [sp, #8]
 800bc4a:	9b02      	ldr	r3, [sp, #8]
 800bc4c:	3d08      	subs	r5, #8
 800bc4e:	2b00      	cmp	r3, #0
 800bc50:	dc43      	bgt.n	800bcda <__kernel_rem_pio2+0x60a>
 800bc52:	9d00      	ldr	r5, [sp, #0]
 800bc54:	3c08      	subs	r4, #8
 800bc56:	2d01      	cmp	r5, #1
 800bc58:	dc5f      	bgt.n	800bd1a <__kernel_rem_pio2+0x64a>
 800bc5a:	2500      	movs	r5, #0
 800bc5c:	002c      	movs	r4, r5
 800bc5e:	9b00      	ldr	r3, [sp, #0]
 800bc60:	2b01      	cmp	r3, #1
 800bc62:	dd00      	ble.n	800bc66 <__kernel_rem_pio2+0x596>
 800bc64:	e077      	b.n	800bd56 <__kernel_rem_pio2+0x686>
 800bc66:	9b04      	ldr	r3, [sp, #16]
 800bc68:	2b00      	cmp	r3, #0
 800bc6a:	d000      	beq.n	800bc6e <__kernel_rem_pio2+0x59e>
 800bc6c:	e083      	b.n	800bd76 <__kernel_rem_pio2+0x6a6>
 800bc6e:	9a4e      	ldr	r2, [sp, #312]	; 0x138
 800bc70:	9b4f      	ldr	r3, [sp, #316]	; 0x13c
 800bc72:	9906      	ldr	r1, [sp, #24]
 800bc74:	600a      	str	r2, [r1, #0]
 800bc76:	604b      	str	r3, [r1, #4]
 800bc78:	9a50      	ldr	r2, [sp, #320]	; 0x140
 800bc7a:	9b51      	ldr	r3, [sp, #324]	; 0x144
 800bc7c:	9200      	str	r2, [sp, #0]
 800bc7e:	9301      	str	r3, [sp, #4]
 800bc80:	608a      	str	r2, [r1, #8]
 800bc82:	60cb      	str	r3, [r1, #12]
 800bc84:	002a      	movs	r2, r5
 800bc86:	0023      	movs	r3, r4
 800bc88:	610a      	str	r2, [r1, #16]
 800bc8a:	614b      	str	r3, [r1, #20]
 800bc8c:	e7ce      	b.n	800bc2c <__kernel_rem_pio2+0x55c>
 800bc8e:	9b00      	ldr	r3, [sp, #0]
 800bc90:	aa4e      	add	r2, sp, #312	; 0x138
 800bc92:	00db      	lsls	r3, r3, #3
 800bc94:	18d3      	adds	r3, r2, r3
 800bc96:	681a      	ldr	r2, [r3, #0]
 800bc98:	685b      	ldr	r3, [r3, #4]
 800bc9a:	0028      	movs	r0, r5
 800bc9c:	0021      	movs	r1, r4
 800bc9e:	f7f5 fa1d 	bl	80010dc <__aeabi_dadd>
 800bca2:	9b00      	ldr	r3, [sp, #0]
 800bca4:	0005      	movs	r5, r0
 800bca6:	3b01      	subs	r3, #1
 800bca8:	000c      	movs	r4, r1
 800bcaa:	9300      	str	r3, [sp, #0]
 800bcac:	e7b0      	b.n	800bc10 <__kernel_rem_pio2+0x540>
 800bcae:	00e3      	lsls	r3, r4, #3
 800bcb0:	aa4e      	add	r2, sp, #312	; 0x138
 800bcb2:	18d3      	adds	r3, r2, r3
 800bcb4:	0030      	movs	r0, r6
 800bcb6:	681a      	ldr	r2, [r3, #0]
 800bcb8:	685b      	ldr	r3, [r3, #4]
 800bcba:	0029      	movs	r1, r5
 800bcbc:	f7f5 fa0e 	bl	80010dc <__aeabi_dadd>
 800bcc0:	3c01      	subs	r4, #1
 800bcc2:	0006      	movs	r6, r0
 800bcc4:	000d      	movs	r5, r1
 800bcc6:	e77b      	b.n	800bbc0 <__kernel_rem_pio2+0x4f0>
 800bcc8:	00e3      	lsls	r3, r4, #3
 800bcca:	aa4e      	add	r2, sp, #312	; 0x138
 800bccc:	18d3      	adds	r3, r2, r3
 800bcce:	681a      	ldr	r2, [r3, #0]
 800bcd0:	685b      	ldr	r3, [r3, #4]
 800bcd2:	f7f5 fa03 	bl	80010dc <__aeabi_dadd>
 800bcd6:	3401      	adds	r4, #1
 800bcd8:	e788      	b.n	800bbec <__kernel_rem_pio2+0x51c>
 800bcda:	9b02      	ldr	r3, [sp, #8]
 800bcdc:	3b01      	subs	r3, #1
 800bcde:	9302      	str	r3, [sp, #8]
 800bce0:	682a      	ldr	r2, [r5, #0]
 800bce2:	686b      	ldr	r3, [r5, #4]
 800bce4:	9208      	str	r2, [sp, #32]
 800bce6:	9309      	str	r3, [sp, #36]	; 0x24
 800bce8:	9808      	ldr	r0, [sp, #32]
 800bcea:	9909      	ldr	r1, [sp, #36]	; 0x24
 800bcec:	68aa      	ldr	r2, [r5, #8]
 800bcee:	68eb      	ldr	r3, [r5, #12]
 800bcf0:	920a      	str	r2, [sp, #40]	; 0x28
 800bcf2:	930b      	str	r3, [sp, #44]	; 0x2c
 800bcf4:	f7f5 f9f2 	bl	80010dc <__aeabi_dadd>
 800bcf8:	0002      	movs	r2, r0
 800bcfa:	000b      	movs	r3, r1
 800bcfc:	0006      	movs	r6, r0
 800bcfe:	000f      	movs	r7, r1
 800bd00:	9808      	ldr	r0, [sp, #32]
 800bd02:	9909      	ldr	r1, [sp, #36]	; 0x24
 800bd04:	f7f6 fbae 	bl	8002464 <__aeabi_dsub>
 800bd08:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800bd0a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bd0c:	f7f5 f9e6 	bl	80010dc <__aeabi_dadd>
 800bd10:	602e      	str	r6, [r5, #0]
 800bd12:	606f      	str	r7, [r5, #4]
 800bd14:	60a8      	str	r0, [r5, #8]
 800bd16:	60e9      	str	r1, [r5, #12]
 800bd18:	e797      	b.n	800bc4a <__kernel_rem_pio2+0x57a>
 800bd1a:	6826      	ldr	r6, [r4, #0]
 800bd1c:	6867      	ldr	r7, [r4, #4]
 800bd1e:	68a2      	ldr	r2, [r4, #8]
 800bd20:	68e3      	ldr	r3, [r4, #12]
 800bd22:	0030      	movs	r0, r6
 800bd24:	0039      	movs	r1, r7
 800bd26:	9202      	str	r2, [sp, #8]
 800bd28:	9303      	str	r3, [sp, #12]
 800bd2a:	f7f5 f9d7 	bl	80010dc <__aeabi_dadd>
 800bd2e:	9008      	str	r0, [sp, #32]
 800bd30:	9109      	str	r1, [sp, #36]	; 0x24
 800bd32:	0002      	movs	r2, r0
 800bd34:	000b      	movs	r3, r1
 800bd36:	0030      	movs	r0, r6
 800bd38:	0039      	movs	r1, r7
 800bd3a:	f7f6 fb93 	bl	8002464 <__aeabi_dsub>
 800bd3e:	9a02      	ldr	r2, [sp, #8]
 800bd40:	9b03      	ldr	r3, [sp, #12]
 800bd42:	f7f5 f9cb 	bl	80010dc <__aeabi_dadd>
 800bd46:	9a08      	ldr	r2, [sp, #32]
 800bd48:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bd4a:	3d01      	subs	r5, #1
 800bd4c:	60a0      	str	r0, [r4, #8]
 800bd4e:	60e1      	str	r1, [r4, #12]
 800bd50:	6022      	str	r2, [r4, #0]
 800bd52:	6063      	str	r3, [r4, #4]
 800bd54:	e77e      	b.n	800bc54 <__kernel_rem_pio2+0x584>
 800bd56:	9b00      	ldr	r3, [sp, #0]
 800bd58:	aa4e      	add	r2, sp, #312	; 0x138
 800bd5a:	00db      	lsls	r3, r3, #3
 800bd5c:	18d3      	adds	r3, r2, r3
 800bd5e:	681a      	ldr	r2, [r3, #0]
 800bd60:	685b      	ldr	r3, [r3, #4]
 800bd62:	0028      	movs	r0, r5
 800bd64:	0021      	movs	r1, r4
 800bd66:	f7f5 f9b9 	bl	80010dc <__aeabi_dadd>
 800bd6a:	9b00      	ldr	r3, [sp, #0]
 800bd6c:	0005      	movs	r5, r0
 800bd6e:	3b01      	subs	r3, #1
 800bd70:	000c      	movs	r4, r1
 800bd72:	9300      	str	r3, [sp, #0]
 800bd74:	e773      	b.n	800bc5e <__kernel_rem_pio2+0x58e>
 800bd76:	9b06      	ldr	r3, [sp, #24]
 800bd78:	9a4e      	ldr	r2, [sp, #312]	; 0x138
 800bd7a:	601a      	str	r2, [r3, #0]
 800bd7c:	2280      	movs	r2, #128	; 0x80
 800bd7e:	0612      	lsls	r2, r2, #24
 800bd80:	4694      	mov	ip, r2
 800bd82:	9b4f      	ldr	r3, [sp, #316]	; 0x13c
 800bd84:	9a06      	ldr	r2, [sp, #24]
 800bd86:	4463      	add	r3, ip
 800bd88:	6053      	str	r3, [r2, #4]
 800bd8a:	9b50      	ldr	r3, [sp, #320]	; 0x140
 800bd8c:	9300      	str	r3, [sp, #0]
 800bd8e:	0013      	movs	r3, r2
 800bd90:	9a00      	ldr	r2, [sp, #0]
 800bd92:	609a      	str	r2, [r3, #8]
 800bd94:	4662      	mov	r2, ip
 800bd96:	9b51      	ldr	r3, [sp, #324]	; 0x144
 800bd98:	189b      	adds	r3, r3, r2
 800bd9a:	9a06      	ldr	r2, [sp, #24]
 800bd9c:	60d3      	str	r3, [r2, #12]
 800bd9e:	4663      	mov	r3, ip
 800bda0:	18e4      	adds	r4, r4, r3
 800bda2:	6115      	str	r5, [r2, #16]
 800bda4:	6154      	str	r4, [r2, #20]
 800bda6:	e741      	b.n	800bc2c <__kernel_rem_pio2+0x55c>
 800bda8:	3ff00000 	.word	0x3ff00000
 800bdac:	41700000 	.word	0x41700000
 800bdb0:	3e700000 	.word	0x3e700000
 800bdb4:	0800c688 	.word	0x0800c688

0800bdb8 <__kernel_sin>:
 800bdb8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bdba:	b089      	sub	sp, #36	; 0x24
 800bdbc:	9202      	str	r2, [sp, #8]
 800bdbe:	9303      	str	r3, [sp, #12]
 800bdc0:	4a46      	ldr	r2, [pc, #280]	; (800bedc <__kernel_sin+0x124>)
 800bdc2:	004b      	lsls	r3, r1, #1
 800bdc4:	0005      	movs	r5, r0
 800bdc6:	000c      	movs	r4, r1
 800bdc8:	085b      	lsrs	r3, r3, #1
 800bdca:	4293      	cmp	r3, r2
 800bdcc:	dc03      	bgt.n	800bdd6 <__kernel_sin+0x1e>
 800bdce:	f7f6 fe7f 	bl	8002ad0 <__aeabi_d2iz>
 800bdd2:	2800      	cmp	r0, #0
 800bdd4:	d04c      	beq.n	800be70 <__kernel_sin+0xb8>
 800bdd6:	002a      	movs	r2, r5
 800bdd8:	0023      	movs	r3, r4
 800bdda:	0028      	movs	r0, r5
 800bddc:	0021      	movs	r1, r4
 800bdde:	f7f6 f8c1 	bl	8001f64 <__aeabi_dmul>
 800bde2:	0006      	movs	r6, r0
 800bde4:	000f      	movs	r7, r1
 800bde6:	0002      	movs	r2, r0
 800bde8:	000b      	movs	r3, r1
 800bdea:	0028      	movs	r0, r5
 800bdec:	0021      	movs	r1, r4
 800bdee:	f7f6 f8b9 	bl	8001f64 <__aeabi_dmul>
 800bdf2:	4a3b      	ldr	r2, [pc, #236]	; (800bee0 <__kernel_sin+0x128>)
 800bdf4:	9000      	str	r0, [sp, #0]
 800bdf6:	9101      	str	r1, [sp, #4]
 800bdf8:	4b3a      	ldr	r3, [pc, #232]	; (800bee4 <__kernel_sin+0x12c>)
 800bdfa:	0030      	movs	r0, r6
 800bdfc:	0039      	movs	r1, r7
 800bdfe:	f7f6 f8b1 	bl	8001f64 <__aeabi_dmul>
 800be02:	4a39      	ldr	r2, [pc, #228]	; (800bee8 <__kernel_sin+0x130>)
 800be04:	4b39      	ldr	r3, [pc, #228]	; (800beec <__kernel_sin+0x134>)
 800be06:	f7f6 fb2d 	bl	8002464 <__aeabi_dsub>
 800be0a:	0032      	movs	r2, r6
 800be0c:	003b      	movs	r3, r7
 800be0e:	f7f6 f8a9 	bl	8001f64 <__aeabi_dmul>
 800be12:	4a37      	ldr	r2, [pc, #220]	; (800bef0 <__kernel_sin+0x138>)
 800be14:	4b37      	ldr	r3, [pc, #220]	; (800bef4 <__kernel_sin+0x13c>)
 800be16:	f7f5 f961 	bl	80010dc <__aeabi_dadd>
 800be1a:	0032      	movs	r2, r6
 800be1c:	003b      	movs	r3, r7
 800be1e:	f7f6 f8a1 	bl	8001f64 <__aeabi_dmul>
 800be22:	4a35      	ldr	r2, [pc, #212]	; (800bef8 <__kernel_sin+0x140>)
 800be24:	4b35      	ldr	r3, [pc, #212]	; (800befc <__kernel_sin+0x144>)
 800be26:	f7f6 fb1d 	bl	8002464 <__aeabi_dsub>
 800be2a:	0032      	movs	r2, r6
 800be2c:	003b      	movs	r3, r7
 800be2e:	f7f6 f899 	bl	8001f64 <__aeabi_dmul>
 800be32:	4b33      	ldr	r3, [pc, #204]	; (800bf00 <__kernel_sin+0x148>)
 800be34:	4a33      	ldr	r2, [pc, #204]	; (800bf04 <__kernel_sin+0x14c>)
 800be36:	f7f5 f951 	bl	80010dc <__aeabi_dadd>
 800be3a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800be3c:	9004      	str	r0, [sp, #16]
 800be3e:	9105      	str	r1, [sp, #20]
 800be40:	2b00      	cmp	r3, #0
 800be42:	d119      	bne.n	800be78 <__kernel_sin+0xc0>
 800be44:	0002      	movs	r2, r0
 800be46:	000b      	movs	r3, r1
 800be48:	0030      	movs	r0, r6
 800be4a:	0039      	movs	r1, r7
 800be4c:	f7f6 f88a 	bl	8001f64 <__aeabi_dmul>
 800be50:	4a2d      	ldr	r2, [pc, #180]	; (800bf08 <__kernel_sin+0x150>)
 800be52:	4b2e      	ldr	r3, [pc, #184]	; (800bf0c <__kernel_sin+0x154>)
 800be54:	f7f6 fb06 	bl	8002464 <__aeabi_dsub>
 800be58:	9a00      	ldr	r2, [sp, #0]
 800be5a:	9b01      	ldr	r3, [sp, #4]
 800be5c:	f7f6 f882 	bl	8001f64 <__aeabi_dmul>
 800be60:	0002      	movs	r2, r0
 800be62:	000b      	movs	r3, r1
 800be64:	0028      	movs	r0, r5
 800be66:	0021      	movs	r1, r4
 800be68:	f7f5 f938 	bl	80010dc <__aeabi_dadd>
 800be6c:	0005      	movs	r5, r0
 800be6e:	000c      	movs	r4, r1
 800be70:	0028      	movs	r0, r5
 800be72:	0021      	movs	r1, r4
 800be74:	b009      	add	sp, #36	; 0x24
 800be76:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800be78:	2200      	movs	r2, #0
 800be7a:	9802      	ldr	r0, [sp, #8]
 800be7c:	9903      	ldr	r1, [sp, #12]
 800be7e:	4b24      	ldr	r3, [pc, #144]	; (800bf10 <__kernel_sin+0x158>)
 800be80:	f7f6 f870 	bl	8001f64 <__aeabi_dmul>
 800be84:	9a04      	ldr	r2, [sp, #16]
 800be86:	9b05      	ldr	r3, [sp, #20]
 800be88:	9006      	str	r0, [sp, #24]
 800be8a:	9107      	str	r1, [sp, #28]
 800be8c:	9800      	ldr	r0, [sp, #0]
 800be8e:	9901      	ldr	r1, [sp, #4]
 800be90:	f7f6 f868 	bl	8001f64 <__aeabi_dmul>
 800be94:	0002      	movs	r2, r0
 800be96:	000b      	movs	r3, r1
 800be98:	9806      	ldr	r0, [sp, #24]
 800be9a:	9907      	ldr	r1, [sp, #28]
 800be9c:	f7f6 fae2 	bl	8002464 <__aeabi_dsub>
 800bea0:	0032      	movs	r2, r6
 800bea2:	003b      	movs	r3, r7
 800bea4:	f7f6 f85e 	bl	8001f64 <__aeabi_dmul>
 800bea8:	9a02      	ldr	r2, [sp, #8]
 800beaa:	9b03      	ldr	r3, [sp, #12]
 800beac:	f7f6 fada 	bl	8002464 <__aeabi_dsub>
 800beb0:	4a15      	ldr	r2, [pc, #84]	; (800bf08 <__kernel_sin+0x150>)
 800beb2:	0006      	movs	r6, r0
 800beb4:	000f      	movs	r7, r1
 800beb6:	9800      	ldr	r0, [sp, #0]
 800beb8:	9901      	ldr	r1, [sp, #4]
 800beba:	4b14      	ldr	r3, [pc, #80]	; (800bf0c <__kernel_sin+0x154>)
 800bebc:	f7f6 f852 	bl	8001f64 <__aeabi_dmul>
 800bec0:	0002      	movs	r2, r0
 800bec2:	000b      	movs	r3, r1
 800bec4:	0030      	movs	r0, r6
 800bec6:	0039      	movs	r1, r7
 800bec8:	f7f5 f908 	bl	80010dc <__aeabi_dadd>
 800becc:	0002      	movs	r2, r0
 800bece:	000b      	movs	r3, r1
 800bed0:	0028      	movs	r0, r5
 800bed2:	0021      	movs	r1, r4
 800bed4:	f7f6 fac6 	bl	8002464 <__aeabi_dsub>
 800bed8:	e7c8      	b.n	800be6c <__kernel_sin+0xb4>
 800beda:	46c0      	nop			; (mov r8, r8)
 800bedc:	3e3fffff 	.word	0x3e3fffff
 800bee0:	5acfd57c 	.word	0x5acfd57c
 800bee4:	3de5d93a 	.word	0x3de5d93a
 800bee8:	8a2b9ceb 	.word	0x8a2b9ceb
 800beec:	3e5ae5e6 	.word	0x3e5ae5e6
 800bef0:	57b1fe7d 	.word	0x57b1fe7d
 800bef4:	3ec71de3 	.word	0x3ec71de3
 800bef8:	19c161d5 	.word	0x19c161d5
 800befc:	3f2a01a0 	.word	0x3f2a01a0
 800bf00:	3f811111 	.word	0x3f811111
 800bf04:	1110f8a6 	.word	0x1110f8a6
 800bf08:	55555549 	.word	0x55555549
 800bf0c:	3fc55555 	.word	0x3fc55555
 800bf10:	3fe00000 	.word	0x3fe00000

0800bf14 <fabs>:
 800bf14:	0049      	lsls	r1, r1, #1
 800bf16:	084b      	lsrs	r3, r1, #1
 800bf18:	0019      	movs	r1, r3
 800bf1a:	4770      	bx	lr

0800bf1c <finite>:
 800bf1c:	0048      	lsls	r0, r1, #1
 800bf1e:	4b02      	ldr	r3, [pc, #8]	; (800bf28 <finite+0xc>)
 800bf20:	0840      	lsrs	r0, r0, #1
 800bf22:	18c0      	adds	r0, r0, r3
 800bf24:	0fc0      	lsrs	r0, r0, #31
 800bf26:	4770      	bx	lr
 800bf28:	80100000 	.word	0x80100000

0800bf2c <matherr>:
 800bf2c:	2000      	movs	r0, #0
 800bf2e:	4770      	bx	lr

0800bf30 <nan>:
 800bf30:	2000      	movs	r0, #0
 800bf32:	4901      	ldr	r1, [pc, #4]	; (800bf38 <nan+0x8>)
 800bf34:	4770      	bx	lr
 800bf36:	46c0      	nop			; (mov r8, r8)
 800bf38:	7ff80000 	.word	0x7ff80000

0800bf3c <rint>:
 800bf3c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bf3e:	004e      	lsls	r6, r1, #1
 800bf40:	0d76      	lsrs	r6, r6, #21
 800bf42:	46b4      	mov	ip, r6
 800bf44:	4e3d      	ldr	r6, [pc, #244]	; (800c03c <rint+0x100>)
 800bf46:	b085      	sub	sp, #20
 800bf48:	4466      	add	r6, ip
 800bf4a:	0005      	movs	r5, r0
 800bf4c:	000b      	movs	r3, r1
 800bf4e:	9101      	str	r1, [sp, #4]
 800bf50:	0002      	movs	r2, r0
 800bf52:	0fcc      	lsrs	r4, r1, #31
 800bf54:	2e13      	cmp	r6, #19
 800bf56:	dc55      	bgt.n	800c004 <rint+0xc8>
 800bf58:	2e00      	cmp	r6, #0
 800bf5a:	da28      	bge.n	800bfae <rint+0x72>
 800bf5c:	004a      	lsls	r2, r1, #1
 800bf5e:	0852      	lsrs	r2, r2, #1
 800bf60:	4302      	orrs	r2, r0
 800bf62:	d022      	beq.n	800bfaa <rint+0x6e>
 800bf64:	030a      	lsls	r2, r1, #12
 800bf66:	0b12      	lsrs	r2, r2, #12
 800bf68:	4315      	orrs	r5, r2
 800bf6a:	426a      	negs	r2, r5
 800bf6c:	432a      	orrs	r2, r5
 800bf6e:	2580      	movs	r5, #128	; 0x80
 800bf70:	0c4b      	lsrs	r3, r1, #17
 800bf72:	0b12      	lsrs	r2, r2, #12
 800bf74:	032d      	lsls	r5, r5, #12
 800bf76:	045b      	lsls	r3, r3, #17
 800bf78:	402a      	ands	r2, r5
 800bf7a:	431a      	orrs	r2, r3
 800bf7c:	4b30      	ldr	r3, [pc, #192]	; (800c040 <rint+0x104>)
 800bf7e:	0011      	movs	r1, r2
 800bf80:	00e2      	lsls	r2, r4, #3
 800bf82:	189b      	adds	r3, r3, r2
 800bf84:	681e      	ldr	r6, [r3, #0]
 800bf86:	685f      	ldr	r7, [r3, #4]
 800bf88:	0032      	movs	r2, r6
 800bf8a:	003b      	movs	r3, r7
 800bf8c:	f7f5 f8a6 	bl	80010dc <__aeabi_dadd>
 800bf90:	9002      	str	r0, [sp, #8]
 800bf92:	9103      	str	r1, [sp, #12]
 800bf94:	9802      	ldr	r0, [sp, #8]
 800bf96:	9903      	ldr	r1, [sp, #12]
 800bf98:	003b      	movs	r3, r7
 800bf9a:	0032      	movs	r2, r6
 800bf9c:	f7f6 fa62 	bl	8002464 <__aeabi_dsub>
 800bfa0:	004b      	lsls	r3, r1, #1
 800bfa2:	085b      	lsrs	r3, r3, #1
 800bfa4:	07e4      	lsls	r4, r4, #31
 800bfa6:	4323      	orrs	r3, r4
 800bfa8:	0019      	movs	r1, r3
 800bfaa:	b005      	add	sp, #20
 800bfac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bfae:	4d25      	ldr	r5, [pc, #148]	; (800c044 <rint+0x108>)
 800bfb0:	4135      	asrs	r5, r6
 800bfb2:	002f      	movs	r7, r5
 800bfb4:	400f      	ands	r7, r1
 800bfb6:	4307      	orrs	r7, r0
 800bfb8:	d0f7      	beq.n	800bfaa <rint+0x6e>
 800bfba:	086d      	lsrs	r5, r5, #1
 800bfbc:	0028      	movs	r0, r5
 800bfbe:	4008      	ands	r0, r1
 800bfc0:	4310      	orrs	r0, r2
 800bfc2:	2200      	movs	r2, #0
 800bfc4:	4290      	cmp	r0, r2
 800bfc6:	d009      	beq.n	800bfdc <rint+0xa0>
 800bfc8:	2e13      	cmp	r6, #19
 800bfca:	d101      	bne.n	800bfd0 <rint+0x94>
 800bfcc:	2280      	movs	r2, #128	; 0x80
 800bfce:	0612      	lsls	r2, r2, #24
 800bfd0:	2780      	movs	r7, #128	; 0x80
 800bfd2:	02ff      	lsls	r7, r7, #11
 800bfd4:	4137      	asrs	r7, r6
 800bfd6:	43ab      	bics	r3, r5
 800bfd8:	431f      	orrs	r7, r3
 800bfda:	9701      	str	r7, [sp, #4]
 800bfdc:	4b18      	ldr	r3, [pc, #96]	; (800c040 <rint+0x104>)
 800bfde:	00e4      	lsls	r4, r4, #3
 800bfe0:	191c      	adds	r4, r3, r4
 800bfe2:	6865      	ldr	r5, [r4, #4]
 800bfe4:	6824      	ldr	r4, [r4, #0]
 800bfe6:	9901      	ldr	r1, [sp, #4]
 800bfe8:	002b      	movs	r3, r5
 800bfea:	0010      	movs	r0, r2
 800bfec:	0022      	movs	r2, r4
 800bfee:	f7f5 f875 	bl	80010dc <__aeabi_dadd>
 800bff2:	9002      	str	r0, [sp, #8]
 800bff4:	9103      	str	r1, [sp, #12]
 800bff6:	9802      	ldr	r0, [sp, #8]
 800bff8:	9903      	ldr	r1, [sp, #12]
 800bffa:	0022      	movs	r2, r4
 800bffc:	002b      	movs	r3, r5
 800bffe:	f7f6 fa31 	bl	8002464 <__aeabi_dsub>
 800c002:	e7d2      	b.n	800bfaa <rint+0x6e>
 800c004:	2e33      	cmp	r6, #51	; 0x33
 800c006:	dd08      	ble.n	800c01a <rint+0xde>
 800c008:	2380      	movs	r3, #128	; 0x80
 800c00a:	00db      	lsls	r3, r3, #3
 800c00c:	429e      	cmp	r6, r3
 800c00e:	d1cc      	bne.n	800bfaa <rint+0x6e>
 800c010:	0002      	movs	r2, r0
 800c012:	000b      	movs	r3, r1
 800c014:	f7f5 f862 	bl	80010dc <__aeabi_dadd>
 800c018:	e7c7      	b.n	800bfaa <rint+0x6e>
 800c01a:	2601      	movs	r6, #1
 800c01c:	4d0a      	ldr	r5, [pc, #40]	; (800c048 <rint+0x10c>)
 800c01e:	4276      	negs	r6, r6
 800c020:	4465      	add	r5, ip
 800c022:	40ee      	lsrs	r6, r5
 800c024:	4206      	tst	r6, r0
 800c026:	d0c0      	beq.n	800bfaa <rint+0x6e>
 800c028:	0876      	lsrs	r6, r6, #1
 800c02a:	4206      	tst	r6, r0
 800c02c:	d0d6      	beq.n	800bfdc <rint+0xa0>
 800c02e:	2380      	movs	r3, #128	; 0x80
 800c030:	05db      	lsls	r3, r3, #23
 800c032:	412b      	asrs	r3, r5
 800c034:	43b2      	bics	r2, r6
 800c036:	431a      	orrs	r2, r3
 800c038:	e7d0      	b.n	800bfdc <rint+0xa0>
 800c03a:	46c0      	nop			; (mov r8, r8)
 800c03c:	fffffc01 	.word	0xfffffc01
 800c040:	0800c6d8 	.word	0x0800c6d8
 800c044:	000fffff 	.word	0x000fffff
 800c048:	fffffbed 	.word	0xfffffbed

0800c04c <scalbn>:
 800c04c:	004b      	lsls	r3, r1, #1
 800c04e:	b570      	push	{r4, r5, r6, lr}
 800c050:	0d5b      	lsrs	r3, r3, #21
 800c052:	0014      	movs	r4, r2
 800c054:	000a      	movs	r2, r1
 800c056:	2b00      	cmp	r3, #0
 800c058:	d10e      	bne.n	800c078 <scalbn+0x2c>
 800c05a:	004b      	lsls	r3, r1, #1
 800c05c:	085b      	lsrs	r3, r3, #1
 800c05e:	4303      	orrs	r3, r0
 800c060:	d011      	beq.n	800c086 <scalbn+0x3a>
 800c062:	2200      	movs	r2, #0
 800c064:	4b20      	ldr	r3, [pc, #128]	; (800c0e8 <scalbn+0x9c>)
 800c066:	f7f5 ff7d 	bl	8001f64 <__aeabi_dmul>
 800c06a:	4b20      	ldr	r3, [pc, #128]	; (800c0ec <scalbn+0xa0>)
 800c06c:	000a      	movs	r2, r1
 800c06e:	429c      	cmp	r4, r3
 800c070:	da0a      	bge.n	800c088 <scalbn+0x3c>
 800c072:	4a1f      	ldr	r2, [pc, #124]	; (800c0f0 <scalbn+0xa4>)
 800c074:	4b1f      	ldr	r3, [pc, #124]	; (800c0f4 <scalbn+0xa8>)
 800c076:	e016      	b.n	800c0a6 <scalbn+0x5a>
 800c078:	4d1f      	ldr	r5, [pc, #124]	; (800c0f8 <scalbn+0xac>)
 800c07a:	42ab      	cmp	r3, r5
 800c07c:	d107      	bne.n	800c08e <scalbn+0x42>
 800c07e:	0002      	movs	r2, r0
 800c080:	000b      	movs	r3, r1
 800c082:	f7f5 f82b 	bl	80010dc <__aeabi_dadd>
 800c086:	bd70      	pop	{r4, r5, r6, pc}
 800c088:	004b      	lsls	r3, r1, #1
 800c08a:	0d5b      	lsrs	r3, r3, #21
 800c08c:	3b36      	subs	r3, #54	; 0x36
 800c08e:	4d1b      	ldr	r5, [pc, #108]	; (800c0fc <scalbn+0xb0>)
 800c090:	18e3      	adds	r3, r4, r3
 800c092:	42ab      	cmp	r3, r5
 800c094:	dd0a      	ble.n	800c0ac <scalbn+0x60>
 800c096:	0002      	movs	r2, r0
 800c098:	000b      	movs	r3, r1
 800c09a:	4819      	ldr	r0, [pc, #100]	; (800c100 <scalbn+0xb4>)
 800c09c:	4919      	ldr	r1, [pc, #100]	; (800c104 <scalbn+0xb8>)
 800c09e:	f000 f839 	bl	800c114 <copysign>
 800c0a2:	4a17      	ldr	r2, [pc, #92]	; (800c100 <scalbn+0xb4>)
 800c0a4:	4b17      	ldr	r3, [pc, #92]	; (800c104 <scalbn+0xb8>)
 800c0a6:	f7f5 ff5d 	bl	8001f64 <__aeabi_dmul>
 800c0aa:	e7ec      	b.n	800c086 <scalbn+0x3a>
 800c0ac:	2b00      	cmp	r3, #0
 800c0ae:	dd05      	ble.n	800c0bc <scalbn+0x70>
 800c0b0:	4c15      	ldr	r4, [pc, #84]	; (800c108 <scalbn+0xbc>)
 800c0b2:	051b      	lsls	r3, r3, #20
 800c0b4:	4022      	ands	r2, r4
 800c0b6:	431a      	orrs	r2, r3
 800c0b8:	0011      	movs	r1, r2
 800c0ba:	e7e4      	b.n	800c086 <scalbn+0x3a>
 800c0bc:	001d      	movs	r5, r3
 800c0be:	3535      	adds	r5, #53	; 0x35
 800c0c0:	da09      	bge.n	800c0d6 <scalbn+0x8a>
 800c0c2:	4b12      	ldr	r3, [pc, #72]	; (800c10c <scalbn+0xc0>)
 800c0c4:	0002      	movs	r2, r0
 800c0c6:	429c      	cmp	r4, r3
 800c0c8:	dce6      	bgt.n	800c098 <scalbn+0x4c>
 800c0ca:	000b      	movs	r3, r1
 800c0cc:	4808      	ldr	r0, [pc, #32]	; (800c0f0 <scalbn+0xa4>)
 800c0ce:	4909      	ldr	r1, [pc, #36]	; (800c0f4 <scalbn+0xa8>)
 800c0d0:	f000 f820 	bl	800c114 <copysign>
 800c0d4:	e7cd      	b.n	800c072 <scalbn+0x26>
 800c0d6:	4c0c      	ldr	r4, [pc, #48]	; (800c108 <scalbn+0xbc>)
 800c0d8:	3336      	adds	r3, #54	; 0x36
 800c0da:	4022      	ands	r2, r4
 800c0dc:	051b      	lsls	r3, r3, #20
 800c0de:	4313      	orrs	r3, r2
 800c0e0:	0019      	movs	r1, r3
 800c0e2:	2200      	movs	r2, #0
 800c0e4:	4b0a      	ldr	r3, [pc, #40]	; (800c110 <scalbn+0xc4>)
 800c0e6:	e7de      	b.n	800c0a6 <scalbn+0x5a>
 800c0e8:	43500000 	.word	0x43500000
 800c0ec:	ffff3cb0 	.word	0xffff3cb0
 800c0f0:	c2f8f359 	.word	0xc2f8f359
 800c0f4:	01a56e1f 	.word	0x01a56e1f
 800c0f8:	000007ff 	.word	0x000007ff
 800c0fc:	000007fe 	.word	0x000007fe
 800c100:	8800759c 	.word	0x8800759c
 800c104:	7e37e43c 	.word	0x7e37e43c
 800c108:	800fffff 	.word	0x800fffff
 800c10c:	0000c350 	.word	0x0000c350
 800c110:	3c900000 	.word	0x3c900000

0800c114 <copysign>:
 800c114:	b530      	push	{r4, r5, lr}
 800c116:	004a      	lsls	r2, r1, #1
 800c118:	0fdb      	lsrs	r3, r3, #31
 800c11a:	07db      	lsls	r3, r3, #31
 800c11c:	0852      	lsrs	r2, r2, #1
 800c11e:	431a      	orrs	r2, r3
 800c120:	0011      	movs	r1, r2
 800c122:	bd30      	pop	{r4, r5, pc}

0800c124 <_init>:
 800c124:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c126:	46c0      	nop			; (mov r8, r8)
 800c128:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c12a:	bc08      	pop	{r3}
 800c12c:	469e      	mov	lr, r3
 800c12e:	4770      	bx	lr

0800c130 <_fini>:
 800c130:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c132:	46c0      	nop			; (mov r8, r8)
 800c134:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c136:	bc08      	pop	{r3}
 800c138:	469e      	mov	lr, r3
 800c13a:	4770      	bx	lr
