{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1543326124681 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "control_unit EP2C35F672I8 " "Selected device EP2C35F672I8 for design \"control_unit\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1543326124689 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1543326124733 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1543326124733 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1543326124810 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1543326124824 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F672C8 " "Device EP2C35F672C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1543326125398 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C8 " "Device EP2C50F672C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1543326125398 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672I8 " "Device EP2C50F672I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1543326125398 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C8 " "Device EP2C70F672C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1543326125398 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672I8 " "Device EP2C70F672I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1543326125398 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1543326125398 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 379 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1543326125400 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 380 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1543326125400 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 381 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1543326125400 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1543326125400 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "149 149 " "No exact pin location assignment(s) for 149 pins of 149 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst_pps_interrupt " "Pin rst_pps_interrupt not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rst_pps_interrupt } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst_pps_interrupt } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst_encoder_pulse_counter " "Pin rst_encoder_pulse_counter not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rst_encoder_pulse_counter } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst_encoder_pulse_counter } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "en_pps_interrupt " "Pin en_pps_interrupt not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { en_pps_interrupt } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 92 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { en_pps_interrupt } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 143 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "en_pps_diff " "Pin en_pps_diff not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { en_pps_diff } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 93 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { en_pps_diff } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 144 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "en_const_mult " "Pin en_const_mult not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { en_const_mult } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 94 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { en_const_mult } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 145 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "en_pps_conversion " "Pin en_pps_conversion not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { en_pps_conversion } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 95 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { en_pps_conversion } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 146 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "en_pid_fpconversion " "Pin en_pid_fpconversion not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { en_pid_fpconversion } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 96 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { en_pid_fpconversion } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 147 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "en_pwm_complement " "Pin en_pwm_complement not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { en_pwm_complement } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 97 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { en_pwm_complement } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 148 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "en_user_rpm_conversion " "Pin en_user_rpm_conversion not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { en_user_rpm_conversion } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 98 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { en_user_rpm_conversion } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 149 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "load_current_pps " "Pin load_current_pps not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { load_current_pps } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 100 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { load_current_pps } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "load_prev_pps " "Pin load_prev_pps not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { load_prev_pps } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 101 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { load_prev_pps } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "en_diff_current_error " "Pin en_diff_current_error not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { en_diff_current_error } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 104 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { en_diff_current_error } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 150 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "en_sum_ki " "Pin en_sum_ki not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { en_sum_ki } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 105 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { en_sum_ki } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 151 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "en_diff_kd " "Pin en_diff_kd not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { en_diff_kd } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 106 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { en_diff_kd } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 152 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "en_mult " "Pin en_mult not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { en_mult } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 107 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { en_mult } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 153 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "en_sum_ki_kd " "Pin en_sum_ki_kd not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { en_sum_ki_kd } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 108 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { en_sum_ki_kd } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 154 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "en_sum_kp_ki_kd " "Pin en_sum_kp_ki_kd not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { en_sum_kp_ki_kd } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 109 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { en_sum_kp_ki_kd } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 155 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "load_user_rpm " "Pin load_user_rpm not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { load_user_rpm } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 111 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { load_user_rpm } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "load_pps_interrupt_in " "Pin load_pps_interrupt_in not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { load_pps_interrupt_in } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 112 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { load_pps_interrupt_in } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "load_current_rpm " "Pin load_current_rpm not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { load_current_rpm } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 113 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { load_current_rpm } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "load_total_error " "Pin load_total_error not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { load_total_error } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 114 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { load_total_error } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "load_last_error " "Pin load_last_error not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { load_last_error } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 115 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { load_last_error } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "load_kp_mult_reg " "Pin load_kp_mult_reg not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { load_kp_mult_reg } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 116 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { load_kp_mult_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "load_pid_res " "Pin load_pid_res not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { load_pid_res } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 117 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { load_pid_res } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "en_delay_counter " "Pin en_delay_counter not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { en_delay_counter } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 120 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { en_delay_counter } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 156 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "delay_counter_in\[0\] " "Pin delay_counter_in\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { delay_counter_in[0] } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 121 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { delay_counter_in[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "delay_counter_in\[1\] " "Pin delay_counter_in\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { delay_counter_in[1] } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 121 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { delay_counter_in[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "delay_counter_in\[2\] " "Pin delay_counter_in\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { delay_counter_in[2] } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 121 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { delay_counter_in[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "delay_counter_in\[3\] " "Pin delay_counter_in\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { delay_counter_in[3] } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 121 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { delay_counter_in[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "delay_counter_in\[4\] " "Pin delay_counter_in\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { delay_counter_in[4] } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 121 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { delay_counter_in[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "delay_counter_in\[5\] " "Pin delay_counter_in\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { delay_counter_in[5] } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 121 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { delay_counter_in[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "delay_counter_in\[6\] " "Pin delay_counter_in\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { delay_counter_in[6] } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 121 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { delay_counter_in[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "delay_counter_in\[7\] " "Pin delay_counter_in\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { delay_counter_in[7] } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 121 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { delay_counter_in[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "operational_error_encoder\[0\] " "Pin operational_error_encoder\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { operational_error_encoder[0] } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 124 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { operational_error_encoder[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "operational_error_encoder\[1\] " "Pin operational_error_encoder\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { operational_error_encoder[1] } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 124 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { operational_error_encoder[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "operational_error_encoder\[2\] " "Pin operational_error_encoder\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { operational_error_encoder[2] } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 124 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { operational_error_encoder[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "operational_error_encoder\[3\] " "Pin operational_error_encoder\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { operational_error_encoder[3] } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 124 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { operational_error_encoder[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "operational_error_encoder\[4\] " "Pin operational_error_encoder\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { operational_error_encoder[4] } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 124 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { operational_error_encoder[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "operational_error_encoder\[5\] " "Pin operational_error_encoder\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { operational_error_encoder[5] } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 124 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { operational_error_encoder[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "operational_error_encoder\[6\] " "Pin operational_error_encoder\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { operational_error_encoder[6] } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 124 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { operational_error_encoder[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "operational_error_encoder\[7\] " "Pin operational_error_encoder\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { operational_error_encoder[7] } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 124 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { operational_error_encoder[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "operational_error_encoder\[8\] " "Pin operational_error_encoder\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { operational_error_encoder[8] } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 124 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { operational_error_encoder[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "operational_error_encoder\[9\] " "Pin operational_error_encoder\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { operational_error_encoder[9] } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 124 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { operational_error_encoder[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "operational_error_encoder\[10\] " "Pin operational_error_encoder\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { operational_error_encoder[10] } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 124 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { operational_error_encoder[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "operational_error_encoder\[11\] " "Pin operational_error_encoder\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { operational_error_encoder[11] } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 124 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { operational_error_encoder[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "operational_error_encoder\[12\] " "Pin operational_error_encoder\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { operational_error_encoder[12] } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 124 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { operational_error_encoder[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "operational_error_encoder\[13\] " "Pin operational_error_encoder\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { operational_error_encoder[13] } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 124 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { operational_error_encoder[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "operational_error_encoder\[14\] " "Pin operational_error_encoder\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { operational_error_encoder[14] } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 124 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { operational_error_encoder[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "operational_error_encoder\[15\] " "Pin operational_error_encoder\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { operational_error_encoder[15] } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 124 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { operational_error_encoder[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "operational_error_encoder\[16\] " "Pin operational_error_encoder\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { operational_error_encoder[16] } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 124 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { operational_error_encoder[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "operational_error_encoder\[17\] " "Pin operational_error_encoder\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { operational_error_encoder[17] } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 124 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { operational_error_encoder[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "operational_error_encoder\[18\] " "Pin operational_error_encoder\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { operational_error_encoder[18] } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 124 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { operational_error_encoder[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "operational_error_encoder\[19\] " "Pin operational_error_encoder\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { operational_error_encoder[19] } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 124 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { operational_error_encoder[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "operational_error_encoder\[20\] " "Pin operational_error_encoder\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { operational_error_encoder[20] } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 124 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { operational_error_encoder[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "operational_error_encoder\[21\] " "Pin operational_error_encoder\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { operational_error_encoder[21] } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 124 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { operational_error_encoder[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "operational_error_encoder\[22\] " "Pin operational_error_encoder\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { operational_error_encoder[22] } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 124 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { operational_error_encoder[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "operational_error_encoder\[23\] " "Pin operational_error_encoder\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { operational_error_encoder[23] } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 124 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { operational_error_encoder[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "operational_error_pid\[0\] " "Pin operational_error_pid\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { operational_error_pid[0] } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 125 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { operational_error_pid[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "operational_error_pid\[1\] " "Pin operational_error_pid\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { operational_error_pid[1] } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 125 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { operational_error_pid[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "operational_error_pid\[2\] " "Pin operational_error_pid\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { operational_error_pid[2] } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 125 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { operational_error_pid[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "operational_error_pid\[3\] " "Pin operational_error_pid\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { operational_error_pid[3] } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 125 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { operational_error_pid[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "operational_error_pid\[4\] " "Pin operational_error_pid\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { operational_error_pid[4] } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 125 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { operational_error_pid[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "operational_error_pid\[5\] " "Pin operational_error_pid\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { operational_error_pid[5] } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 125 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { operational_error_pid[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "operational_error_pid\[6\] " "Pin operational_error_pid\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { operational_error_pid[6] } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 125 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { operational_error_pid[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "operational_error_pid\[7\] " "Pin operational_error_pid\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { operational_error_pid[7] } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 125 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { operational_error_pid[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "operational_error_pid\[8\] " "Pin operational_error_pid\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { operational_error_pid[8] } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 125 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { operational_error_pid[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "operational_error_pid\[9\] " "Pin operational_error_pid\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { operational_error_pid[9] } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 125 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { operational_error_pid[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "operational_error_pid\[10\] " "Pin operational_error_pid\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { operational_error_pid[10] } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 125 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { operational_error_pid[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "operational_error_pid\[11\] " "Pin operational_error_pid\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { operational_error_pid[11] } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 125 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { operational_error_pid[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "operational_error_pid\[12\] " "Pin operational_error_pid\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { operational_error_pid[12] } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 125 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { operational_error_pid[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "operational_error_pid\[13\] " "Pin operational_error_pid\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { operational_error_pid[13] } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 125 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { operational_error_pid[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "operational_error_pid\[14\] " "Pin operational_error_pid\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { operational_error_pid[14] } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 125 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { operational_error_pid[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "operational_error_pid\[15\] " "Pin operational_error_pid\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { operational_error_pid[15] } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 125 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { operational_error_pid[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "operational_error_pid\[16\] " "Pin operational_error_pid\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { operational_error_pid[16] } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 125 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { operational_error_pid[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "operational_error_pid\[17\] " "Pin operational_error_pid\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { operational_error_pid[17] } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 125 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { operational_error_pid[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "operational_error_pid\[18\] " "Pin operational_error_pid\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { operational_error_pid[18] } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 125 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { operational_error_pid[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "operational_error_pid\[19\] " "Pin operational_error_pid\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { operational_error_pid[19] } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 125 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { operational_error_pid[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "operational_error_pid\[20\] " "Pin operational_error_pid\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { operational_error_pid[20] } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 125 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { operational_error_pid[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "operational_error_pid\[21\] " "Pin operational_error_pid\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { operational_error_pid[21] } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 125 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { operational_error_pid[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "operational_error_pid\[22\] " "Pin operational_error_pid\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { operational_error_pid[22] } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 125 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { operational_error_pid[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "operational_error_pid\[23\] " "Pin operational_error_pid\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { operational_error_pid[23] } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 125 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { operational_error_pid[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "operational_error_pid\[24\] " "Pin operational_error_pid\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { operational_error_pid[24] } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 125 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { operational_error_pid[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "operational_error_pid\[25\] " "Pin operational_error_pid\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { operational_error_pid[25] } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 125 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { operational_error_pid[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "operational_error_pid\[26\] " "Pin operational_error_pid\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { operational_error_pid[26] } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 125 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { operational_error_pid[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "operational_error_pid\[27\] " "Pin operational_error_pid\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { operational_error_pid[27] } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 125 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { operational_error_pid[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "operational_error_pid\[28\] " "Pin operational_error_pid\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { operational_error_pid[28] } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 125 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { operational_error_pid[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "operational_error_pid\[29\] " "Pin operational_error_pid\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { operational_error_pid[29] } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 125 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { operational_error_pid[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "operational_error_pid\[30\] " "Pin operational_error_pid\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { operational_error_pid[30] } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 125 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { operational_error_pid[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "operational_error_pid\[31\] " "Pin operational_error_pid\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { operational_error_pid[31] } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 125 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { operational_error_pid[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "state_debug\[0\] " "Pin state_debug\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { state_debug[0] } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 127 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { state_debug[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "state_debug\[1\] " "Pin state_debug\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { state_debug[1] } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 127 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { state_debug[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "state_debug\[2\] " "Pin state_debug\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { state_debug[2] } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 127 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { state_debug[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "state_debug\[3\] " "Pin state_debug\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { state_debug[3] } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 127 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { state_debug[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "state_debug\[4\] " "Pin state_debug\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { state_debug[4] } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 127 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { state_debug[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "state_debug\[5\] " "Pin state_debug\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { state_debug[5] } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 127 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { state_debug[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "state_debug\[6\] " "Pin state_debug\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { state_debug[6] } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 127 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { state_debug[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "state_debug\[7\] " "Pin state_debug\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { state_debug[7] } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 127 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { state_debug[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pps_diff_ovf " "Pin pps_diff_ovf not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pps_diff_ovf } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 35 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pps_diff_ovf } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pps_diff_udf " "Pin pps_diff_udf not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pps_diff_udf } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 36 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pps_diff_udf } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pps_diff_nan " "Pin pps_diff_nan not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pps_diff_nan } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 37 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pps_diff_nan } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pps_diff_zero " "Pin pps_diff_zero not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pps_diff_zero } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 38 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pps_diff_zero } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "const_mult_ovf " "Pin const_mult_ovf not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { const_mult_ovf } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 39 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { const_mult_ovf } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "const_mult_udf " "Pin const_mult_udf not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { const_mult_udf } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 40 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { const_mult_udf } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "const_mult_nan " "Pin const_mult_nan not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { const_mult_nan } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 41 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { const_mult_nan } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "const_mult_zero " "Pin const_mult_zero not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { const_mult_zero } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 42 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { const_mult_zero } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "current_error_ovf " "Pin current_error_ovf not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { current_error_ovf } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 44 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { current_error_ovf } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "current_error_udf " "Pin current_error_udf not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { current_error_udf } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 45 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { current_error_udf } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "current_error_nan " "Pin current_error_nan not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { current_error_nan } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 46 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { current_error_nan } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "current_error_zero " "Pin current_error_zero not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { current_error_zero } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 47 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { current_error_zero } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "kp_mult_ovf " "Pin kp_mult_ovf not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { kp_mult_ovf } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 49 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { kp_mult_ovf } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "kp_mult_udf " "Pin kp_mult_udf not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { kp_mult_udf } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 50 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { kp_mult_udf } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "kp_mult_nan " "Pin kp_mult_nan not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { kp_mult_nan } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 51 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { kp_mult_nan } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "kp_mult_zero " "Pin kp_mult_zero not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { kp_mult_zero } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 52 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { kp_mult_zero } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "kd_diff_ovf " "Pin kd_diff_ovf not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { kd_diff_ovf } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 69 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { kd_diff_ovf } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 126 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "kd_diff_udf " "Pin kd_diff_udf not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { kd_diff_udf } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 70 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { kd_diff_udf } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 127 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "kd_diff_nan " "Pin kd_diff_nan not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { kd_diff_nan } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 71 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { kd_diff_nan } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 128 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "kd_diff_zero " "Pin kd_diff_zero not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { kd_diff_zero } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 72 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { kd_diff_zero } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 129 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ki_sum_ovf " "Pin ki_sum_ovf not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ki_sum_ovf } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 64 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ki_sum_ovf } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 122 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ki_sum_udf " "Pin ki_sum_udf not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ki_sum_udf } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 65 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ki_sum_udf } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 123 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ki_sum_nan " "Pin ki_sum_nan not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ki_sum_nan } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 66 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ki_sum_nan } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 124 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ki_sum_zero " "Pin ki_sum_zero not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ki_sum_zero } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 67 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ki_sum_zero } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 125 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ki_mult_ovf " "Pin ki_mult_ovf not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ki_mult_ovf } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 54 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ki_mult_ovf } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ki_mult_udf " "Pin ki_mult_udf not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ki_mult_udf } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 55 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ki_mult_udf } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ki_mult_nan " "Pin ki_mult_nan not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ki_mult_nan } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 56 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ki_mult_nan } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ki_mult_zero " "Pin ki_mult_zero not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ki_mult_zero } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 57 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ki_mult_zero } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "kd_mult_ovf " "Pin kd_mult_ovf not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { kd_mult_ovf } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 59 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { kd_mult_ovf } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "kd_mult_udf " "Pin kd_mult_udf not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { kd_mult_udf } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 60 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { kd_mult_udf } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "kd_mult_nan " "Pin kd_mult_nan not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { kd_mult_nan } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 61 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { kd_mult_nan } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 120 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "kd_mult_zero " "Pin kd_mult_zero not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { kd_mult_zero } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 62 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { kd_mult_zero } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 121 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ki_kd_sum_ovf " "Pin ki_kd_sum_ovf not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ki_kd_sum_ovf } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 74 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ki_kd_sum_ovf } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 130 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ki_kd_sum_udf " "Pin ki_kd_sum_udf not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ki_kd_sum_udf } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 75 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ki_kd_sum_udf } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 131 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ki_kd_sum_nan " "Pin ki_kd_sum_nan not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ki_kd_sum_nan } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 76 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ki_kd_sum_nan } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 132 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ki_kd_sum_zero " "Pin ki_kd_sum_zero not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ki_kd_sum_zero } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 77 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ki_kd_sum_zero } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 133 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "kp_ki_kd_sum_ovf " "Pin kp_ki_kd_sum_ovf not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { kp_ki_kd_sum_ovf } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 79 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { kp_ki_kd_sum_ovf } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 134 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "kp_ki_kd_sum_udf " "Pin kp_ki_kd_sum_udf not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { kp_ki_kd_sum_udf } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 80 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { kp_ki_kd_sum_udf } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 135 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "kp_ki_kd_sum_nan " "Pin kp_ki_kd_sum_nan not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { kp_ki_kd_sum_nan } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 81 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { kp_ki_kd_sum_nan } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 136 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "kp_ki_kd_sum_zero " "Pin kp_ki_kd_sum_zero not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { kp_ki_kd_sum_zero } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { kp_ki_kd_sum_zero } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 137 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pid_fpconversion_ovf " "Pin pid_fpconversion_ovf not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pid_fpconversion_ovf } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 84 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pid_fpconversion_ovf } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 138 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pid_fpconversion_udf " "Pin pid_fpconversion_udf not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pid_fpconversion_udf } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 85 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pid_fpconversion_udf } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 139 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pid_fpconversion_nan " "Pin pid_fpconversion_nan not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pid_fpconversion_nan } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 86 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pid_fpconversion_nan } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 140 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pid_fpconversion_neg " "Pin pid_fpconversion_neg not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pid_fpconversion_neg } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 87 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pid_fpconversion_neg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 141 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwm_complement_ovf " "Pin pwm_complement_ovf not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pwm_complement_ovf } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 88 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pwm_complement_ovf } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 142 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst " "Pin rst not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rst } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cmd\[0\] " "Pin cmd\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { cmd[0] } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmd[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 8 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cmd\[1\] " "Pin cmd\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { cmd[1] } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmd[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 9 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cmd_send " "Pin cmd_send not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { cmd_send } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmd_send } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "delay_counter_trigger " "Pin delay_counter_trigger not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { delay_counter_trigger } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { delay_counter_trigger } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pps_interrupt_trigger " "Pin pps_interrupt_trigger not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pps_interrupt_trigger } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pps_interrupt_trigger } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543326125512 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1543326125512 ""}
{ "Info" "ISTA_SDC_FOUND" "control_unit.sdc " "Reading SDC File: 'control_unit.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1543326125622 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1543326125626 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1543326125627 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1543326125627 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000        clock " "  20.000        clock" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1543326125627 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1543326125627 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1543326125642 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1543326125642 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst (placed in PIN P1 (CLK3, LVDSCLK1n, Input)) " "Automatically promoted node rst (placed in PIN P1 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1543326125642 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rst } } } { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1543326125642 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1543326125707 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1543326125707 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1543326125707 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1543326125708 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1543326125708 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1543326125709 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1543326125709 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1543326125709 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1543326125719 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1543326125719 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1543326125719 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "147 unused 3.3V 50 97 0 " "Number of I/O pins in group: 147 (unused VREF, 3.3V VCCIO, 50 input, 97 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1543326125722 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1543326125722 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1543326125722 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 62 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1543326125724 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1543326125724 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1543326125724 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1543326125724 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1543326125724 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1543326125724 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1543326125724 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1543326125724 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1543326125724 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1543326125724 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543326125779 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1543326127538 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543326127624 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1543326127632 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1543326127889 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543326127889 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1543326127947 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X44_Y24 X54_Y36 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X44_Y24 to location X54_Y36" {  } { { "loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X44_Y24 to location X54_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X44_Y24 to location X54_Y36"} 44 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1543326128777 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1543326128777 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543326128881 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1543326128882 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1543326128882 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1543326128882 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.16 " "Total time spent on timing analysis during the Fitter is 0.16 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1543326128891 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1543326128894 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "97 " "Found 97 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rst_pps_interrupt 0 " "Pin \"rst_pps_interrupt\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543326128899 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rst_encoder_pulse_counter 0 " "Pin \"rst_encoder_pulse_counter\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543326128899 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "en_pps_interrupt 0 " "Pin \"en_pps_interrupt\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543326128899 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "en_pps_diff 0 " "Pin \"en_pps_diff\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543326128899 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "en_const_mult 0 " "Pin \"en_const_mult\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543326128899 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "en_pps_conversion 0 " "Pin \"en_pps_conversion\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543326128899 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "en_pid_fpconversion 0 " "Pin \"en_pid_fpconversion\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543326128899 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "en_pwm_complement 0 " "Pin \"en_pwm_complement\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543326128899 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "en_user_rpm_conversion 0 " "Pin \"en_user_rpm_conversion\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543326128899 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "load_current_pps 0 " "Pin \"load_current_pps\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543326128899 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "load_prev_pps 0 " "Pin \"load_prev_pps\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543326128899 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "en_diff_current_error 0 " "Pin \"en_diff_current_error\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543326128899 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "en_sum_ki 0 " "Pin \"en_sum_ki\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543326128899 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "en_diff_kd 0 " "Pin \"en_diff_kd\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543326128899 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "en_mult 0 " "Pin \"en_mult\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543326128899 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "en_sum_ki_kd 0 " "Pin \"en_sum_ki_kd\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543326128899 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "en_sum_kp_ki_kd 0 " "Pin \"en_sum_kp_ki_kd\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543326128899 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "load_user_rpm 0 " "Pin \"load_user_rpm\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543326128899 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "load_pps_interrupt_in 0 " "Pin \"load_pps_interrupt_in\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543326128899 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "load_current_rpm 0 " "Pin \"load_current_rpm\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543326128899 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "load_total_error 0 " "Pin \"load_total_error\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543326128899 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "load_last_error 0 " "Pin \"load_last_error\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543326128899 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "load_kp_mult_reg 0 " "Pin \"load_kp_mult_reg\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543326128899 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "load_pid_res 0 " "Pin \"load_pid_res\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543326128899 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "en_delay_counter 0 " "Pin \"en_delay_counter\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543326128899 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "delay_counter_in\[0\] 0 " "Pin \"delay_counter_in\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543326128899 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "delay_counter_in\[1\] 0 " "Pin \"delay_counter_in\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543326128899 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "delay_counter_in\[2\] 0 " "Pin \"delay_counter_in\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543326128899 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "delay_counter_in\[3\] 0 " "Pin \"delay_counter_in\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543326128899 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "delay_counter_in\[4\] 0 " "Pin \"delay_counter_in\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543326128899 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "delay_counter_in\[5\] 0 " "Pin \"delay_counter_in\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543326128899 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "delay_counter_in\[6\] 0 " "Pin \"delay_counter_in\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543326128899 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "delay_counter_in\[7\] 0 " "Pin \"delay_counter_in\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543326128899 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "operational_error_encoder\[0\] 0 " "Pin \"operational_error_encoder\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543326128899 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "operational_error_encoder\[1\] 0 " "Pin \"operational_error_encoder\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543326128899 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "operational_error_encoder\[2\] 0 " "Pin \"operational_error_encoder\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543326128899 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "operational_error_encoder\[3\] 0 " "Pin \"operational_error_encoder\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543326128899 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "operational_error_encoder\[4\] 0 " "Pin \"operational_error_encoder\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543326128899 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "operational_error_encoder\[5\] 0 " "Pin \"operational_error_encoder\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543326128899 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "operational_error_encoder\[6\] 0 " "Pin \"operational_error_encoder\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543326128899 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "operational_error_encoder\[7\] 0 " "Pin \"operational_error_encoder\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543326128899 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "operational_error_encoder\[8\] 0 " "Pin \"operational_error_encoder\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543326128899 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "operational_error_encoder\[9\] 0 " "Pin \"operational_error_encoder\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543326128899 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "operational_error_encoder\[10\] 0 " "Pin \"operational_error_encoder\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543326128899 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "operational_error_encoder\[11\] 0 " "Pin \"operational_error_encoder\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543326128899 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "operational_error_encoder\[12\] 0 " "Pin \"operational_error_encoder\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543326128899 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "operational_error_encoder\[13\] 0 " "Pin \"operational_error_encoder\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543326128899 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "operational_error_encoder\[14\] 0 " "Pin \"operational_error_encoder\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543326128899 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "operational_error_encoder\[15\] 0 " "Pin \"operational_error_encoder\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543326128899 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "operational_error_encoder\[16\] 0 " "Pin \"operational_error_encoder\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543326128899 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "operational_error_encoder\[17\] 0 " "Pin \"operational_error_encoder\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543326128899 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "operational_error_encoder\[18\] 0 " "Pin \"operational_error_encoder\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543326128899 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "operational_error_encoder\[19\] 0 " "Pin \"operational_error_encoder\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543326128899 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "operational_error_encoder\[20\] 0 " "Pin \"operational_error_encoder\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543326128899 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "operational_error_encoder\[21\] 0 " "Pin \"operational_error_encoder\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543326128899 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "operational_error_encoder\[22\] 0 " "Pin \"operational_error_encoder\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543326128899 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "operational_error_encoder\[23\] 0 " "Pin \"operational_error_encoder\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543326128899 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "operational_error_pid\[0\] 0 " "Pin \"operational_error_pid\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543326128899 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "operational_error_pid\[1\] 0 " "Pin \"operational_error_pid\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543326128899 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "operational_error_pid\[2\] 0 " "Pin \"operational_error_pid\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543326128899 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "operational_error_pid\[3\] 0 " "Pin \"operational_error_pid\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543326128899 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "operational_error_pid\[4\] 0 " "Pin \"operational_error_pid\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543326128899 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "operational_error_pid\[5\] 0 " "Pin \"operational_error_pid\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543326128899 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "operational_error_pid\[6\] 0 " "Pin \"operational_error_pid\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543326128899 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "operational_error_pid\[7\] 0 " "Pin \"operational_error_pid\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543326128899 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "operational_error_pid\[8\] 0 " "Pin \"operational_error_pid\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543326128899 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "operational_error_pid\[9\] 0 " "Pin \"operational_error_pid\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543326128899 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "operational_error_pid\[10\] 0 " "Pin \"operational_error_pid\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543326128899 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "operational_error_pid\[11\] 0 " "Pin \"operational_error_pid\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543326128899 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "operational_error_pid\[12\] 0 " "Pin \"operational_error_pid\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543326128899 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "operational_error_pid\[13\] 0 " "Pin \"operational_error_pid\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543326128899 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "operational_error_pid\[14\] 0 " "Pin \"operational_error_pid\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543326128899 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "operational_error_pid\[15\] 0 " "Pin \"operational_error_pid\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543326128899 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "operational_error_pid\[16\] 0 " "Pin \"operational_error_pid\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543326128899 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "operational_error_pid\[17\] 0 " "Pin \"operational_error_pid\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543326128899 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "operational_error_pid\[18\] 0 " "Pin \"operational_error_pid\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543326128899 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "operational_error_pid\[19\] 0 " "Pin \"operational_error_pid\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543326128899 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "operational_error_pid\[20\] 0 " "Pin \"operational_error_pid\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543326128899 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "operational_error_pid\[21\] 0 " "Pin \"operational_error_pid\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543326128899 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "operational_error_pid\[22\] 0 " "Pin \"operational_error_pid\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543326128899 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "operational_error_pid\[23\] 0 " "Pin \"operational_error_pid\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543326128899 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "operational_error_pid\[24\] 0 " "Pin \"operational_error_pid\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543326128899 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "operational_error_pid\[25\] 0 " "Pin \"operational_error_pid\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543326128899 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "operational_error_pid\[26\] 0 " "Pin \"operational_error_pid\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543326128899 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "operational_error_pid\[27\] 0 " "Pin \"operational_error_pid\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543326128899 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "operational_error_pid\[28\] 0 " "Pin \"operational_error_pid\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543326128899 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "operational_error_pid\[29\] 0 " "Pin \"operational_error_pid\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543326128899 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "operational_error_pid\[30\] 0 " "Pin \"operational_error_pid\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543326128899 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "operational_error_pid\[31\] 0 " "Pin \"operational_error_pid\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543326128899 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "state_debug\[0\] 0 " "Pin \"state_debug\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543326128899 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "state_debug\[1\] 0 " "Pin \"state_debug\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543326128899 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "state_debug\[2\] 0 " "Pin \"state_debug\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543326128899 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "state_debug\[3\] 0 " "Pin \"state_debug\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543326128899 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "state_debug\[4\] 0 " "Pin \"state_debug\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543326128899 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "state_debug\[5\] 0 " "Pin \"state_debug\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543326128899 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "state_debug\[6\] 0 " "Pin \"state_debug\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543326128899 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "state_debug\[7\] 0 " "Pin \"state_debug\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543326128899 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1543326128899 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1543326129035 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1543326129047 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1543326129176 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543326129456 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1543326129597 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/output_files/control_unit.fit.smsg " "Generated suppressed messages file C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/output_files/control_unit.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1543326129708 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4902 " "Peak virtual memory: 4902 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1543326129849 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 27 11:42:09 2018 " "Processing ended: Tue Nov 27 11:42:09 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1543326129849 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1543326129849 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1543326129849 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1543326129849 ""}
