{
 "awd_id": "9160399",
 "agcy_id": "NSF",
 "tran_type": "Grant",
 "awd_istr_txt": "Standard Grant",
 "awd_titl_txt": "A Novel Linear Synapse Design for Analog Neural Networks",
 "cfda_num": "47.084",
 "org_code": "15030000",
 "po_phone": null,
 "po_email": "",
 "po_sign_block_name": "Ritchie B. Coryell",
 "awd_eff_date": "1992-01-01",
 "awd_exp_date": "1992-09-30",
 "tot_intn_awd_amt": 49894.0,
 "awd_amount": 49894.0,
 "awd_min_amd_letter_date": "1992-01-24",
 "awd_max_amd_letter_date": "1992-01-24",
 "awd_abstract_narration": "To build fast inexpensive artificial neural network hardware, a                 high-performance but compact synapse circuit is required.  Digital              implementations require large synapse circuits.  Existing analog                synapse designs are highly non-linear or require expensive                      fabrication processes.  The proposal is to develop, simulate,                   layout, and fabricate a new linear synapse circuit during Phase I.              The new linear synapse circuit is small, allows for on-chip                     learning, and uses standard CMOS bulk technology and so resulting               neural network chips can be fabricated inexpensively by many                    vendors.  The circuit density improvement could be more than 100                over existing circuit design.",
 "awd_arra_amount": 0.0,
 "dir_abbr": "TIP",
 "org_dir_long_name": "Directorate for Technology, Innovation, and Partnerships",
 "div_abbr": "TI",
 "org_div_long_name": "Translational Impacts",
 "awd_agcy_code": "4900",
 "fund_agcy_code": "4900",
 "pi": [
  {
   "pi_role": "Principal Investigator",
   "pi_first_name": "John",
   "pi_last_name": "Tanner",
   "pi_mid_init": "",
   "pi_sufx_name": "",
   "pi_full_name": "John Tanner",
   "pi_email_addr": "",
   "nsf_id": "000391620",
   "pi_start_date": "1992-01-01",
   "pi_end_date": null
  }
 ],
 "inst": {
  "inst_name": "Tanner Research Incorporated",
  "inst_street_address": "1851 HUNTINGTON DR",
  "inst_street_address_2": "",
  "inst_city_name": "DUARTE",
  "inst_state_code": "CA",
  "inst_state_name": "California",
  "inst_phone_num": "8187923000",
  "inst_zip_code": "910102635",
  "inst_country_name": "United States",
  "cong_dist_code": "31",
  "st_cong_dist_code": "CA31",
  "org_lgl_bus_name": "TANNER RESEARCH INC",
  "org_prnt_uei_num": "",
  "org_uei_num": "X7KGA99EEDX5"
 },
 "perf_inst": {
  "perf_inst_name": "DATA NOT AVAILABLE",
  "perf_str_addr": "",
  "perf_city_name": "",
  "perf_st_code": "",
  "perf_st_name": "RI REQUIRED",
  "perf_zip_code": "",
  "perf_ctry_code": "",
  "perf_cong_dist": "",
  "perf_st_cong_dist": "",
  "perf_ctry_name": "",
  "perf_ctry_flag": "0"
 },
 "pgm_ele": [
  {
   "pgm_ele_code": "537100",
   "pgm_ele_name": "SBIR Phase I"
  }
 ],
 "pgm_ref": [
  {
   "pgm_ref_code": "4715",
   "pgm_ref_txt": "COMPUTER SYSTEMS ARCHITECTURE"
  },
  {
   "pgm_ref_code": "5371",
   "pgm_ref_txt": "SMALL BUSINESS PHASE I"
  }
 ],
 "app_fund": [
  {
   "app_code": "",
   "app_name": "",
   "app_symb_id": "",
   "fund_code": "",
   "fund_name": "",
   "fund_symb_id": ""
  }
 ],
 "oblg_fy": [
  {
   "fund_oblg_fiscal_yr": 1992,
   "fund_oblg_amt": 49894.0
  }
 ],
 "por": null
}