
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000568                       # Number of seconds simulated
sim_ticks                                   567982000                       # Number of ticks simulated
final_tick                                  567982000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 161080                       # Simulator instruction rate (inst/s)
host_op_rate                                   313266                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               50648576                       # Simulator tick rate (ticks/s)
host_mem_usage                                 450172                       # Number of bytes of host memory used
host_seconds                                    11.21                       # Real time elapsed on the host
sim_insts                                     1806380                       # Number of instructions simulated
sim_ops                                       3513017                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    567982000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          86784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         213504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             300288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        86784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         86784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks          192                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total             192                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1356                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            3336                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                4692                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks            3                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  3                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         152793574                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         375899236                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             528692811                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    152793574                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        152793574                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         338039                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               338039                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         338039                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        152793574                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        375899236                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            529030850                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       831.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1297.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      3336.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000418402500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           49                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           50                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               10018                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                754                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        4693                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        843                       # Number of write requests accepted
system.mem_ctrls.readBursts                      4693                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      843                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 296448                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3840                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   51456                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  300352                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                53952                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     60                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    12                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               338                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               361                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               407                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               529                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               266                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              205                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              281                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              186                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                61                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                84                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                32                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                54                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                67                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                72                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                58                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                44                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                93                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               84                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               31                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               20                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               46                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               39                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     567980000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  4693                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  843                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2928                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1149                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     390                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     153                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          902                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    382.509978                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   233.393508                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   356.792788                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          236     26.16%     26.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          228     25.28%     51.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          100     11.09%     62.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           56      6.21%     68.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           49      5.43%     74.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           40      4.43%     78.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           23      2.55%     81.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           18      2.00%     83.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          152     16.85%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          902                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           50                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      92.640000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     37.360607                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    181.722794                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             34     68.00%     68.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63             4      8.00%     76.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             2      4.00%     80.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            4      8.00%     88.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            1      2.00%     90.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            1      2.00%     92.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            2      4.00%     96.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::736-767            1      2.00%     98.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-863            1      2.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            50                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           49                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.285714                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.271621                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.707107                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               41     83.67%     83.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      6.12%     89.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                4      8.16%     97.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      2.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            49                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        82944                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       213504                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        51456                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 146032796.813983559608                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 375899236.243402123451                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 90594420.245712012053                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1357                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         3336                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          843                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     50912500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    111520500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  12151509000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     37518.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33429.41                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  14414601.42                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                     75583000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               162433000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   23160000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     16314.05                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    4998.92                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35060.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       521.93                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        90.59                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    528.81                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     94.99                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.79                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.08                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.71                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.61                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.77                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     3899                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     620                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.16                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                74.61                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     102597.54                       # Average gap between requests
system.mem_ctrls.pageHitRate                    82.70                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  4162620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  2182125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                19834920                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                2265480                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         30732000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             39226830                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1343040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       116743410                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        19650240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         44418840                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              280559505                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            493.958444                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            478440250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      1999000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      13000000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    171270500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     51165750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      74542750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    256004000                       # Time in different power states
system.mem_ctrls_1.actEnergy                  2384760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1240965                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                13237560                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                1905300                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         28273440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             34360170                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              2196960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        99349860                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        25743360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         52345080                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              261037455                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            459.587549                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            486892500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      4047500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      11960000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    201998500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     67039750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      65044750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    217891500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    567982000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  191733                       # Number of BP lookups
system.cpu.branchPred.condPredicted            191733                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              8564                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               151327                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   26095                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                479                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          151327                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              83524                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            67803                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         3607                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    567982000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      687713                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      121364                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1185                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           119                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    567982000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    567982000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      216034                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           156                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       567982000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1135965                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             253873                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        2060997                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      191733                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             109619                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        792300                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   17282                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   49                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           217                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles          157                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           51                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    215985                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  2504                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1055288                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.782974                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.658790                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   454157     43.04%     43.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     6942      0.66%     43.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    44925      4.26%     47.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    41385      3.92%     51.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    12602      1.19%     53.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    60940      5.77%     58.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    13262      1.26%     60.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    32100      3.04%     63.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   388975     36.86%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1055288                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.168784                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.814314                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   233286                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                237487                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    561195                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 14679                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   8641                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                3916085                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   8641                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   242724                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  128232                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           4900                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    564631                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                106160                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                3874396                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  2851                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  12445                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  14499                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  76855                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             4456070                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               8588029                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          3801112                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           2800731                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               4018241                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   437829                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                152                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            112                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     63772                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               691882                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              125990                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             37459                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            10660                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    3809599                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 222                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   3716896                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              4730                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          296803                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       440102                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            158                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1055288                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.522163                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.802241                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              277330     26.28%     26.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               53341      5.05%     31.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               91726      8.69%     40.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               90712      8.60%     48.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              123235     11.68%     60.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              116477     11.04%     71.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              103198      9.78%     81.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               80698      7.65%     88.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              118571     11.24%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1055288                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   14301     11.20%     11.20% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     11.20% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     11.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                   133      0.10%     11.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     11.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     11.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     11.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     11.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     11.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     11.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     11.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     11.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     11.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     12      0.01%     11.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     11.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     11      0.01%     11.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     5      0.00%     11.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     11.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     11.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    3      0.00%     11.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     11.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     11.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd             59402     46.51%     57.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     57.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     57.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     57.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     57.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     57.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            48684     38.11%     95.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     95.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     95.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     95.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     95.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     95.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     95.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     95.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     95.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     95.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     95.95% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    903      0.71%     96.65% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   690      0.54%     97.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              3502      2.74%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               84      0.07%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              6074      0.16%      0.16% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1693997     45.58%     45.74% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 9067      0.24%     45.98% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1593      0.04%     46.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              429681     11.56%     57.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     57.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.00%     57.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     57.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     57.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     57.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     57.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     57.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  717      0.02%     57.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     57.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                19477      0.52%     58.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     58.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1738      0.05%     58.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              296944      7.99%     66.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     66.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     66.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                682      0.02%     66.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     66.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     66.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd          236004      6.35%     72.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     72.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     72.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            8011      0.22%     72.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     72.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     72.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult         208000      5.60%     78.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.35% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               238419      6.41%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               96464      2.60%     87.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          444224     11.95%     99.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          25740      0.69%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                3716896                       # Type of FU issued
system.cpu.iq.rate                           3.272016                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      127730                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.034365                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            4398590                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           2028366                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      1636107                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             4222950                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            2078326                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      2043117                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                1671314                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 2167238                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           108103                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        50070                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           40                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           70                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         9220                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         1002                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           483                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   8641                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   85969                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  6903                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             3809821                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               814                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                691882                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               125990                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                145                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    599                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  5893                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             70                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           3461                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         7143                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                10604                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               3697124                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                675090                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             19772                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       796449                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   152318                       # Number of branches executed
system.cpu.iew.exec_stores                     121359                       # Number of stores executed
system.cpu.iew.exec_rate                     3.254611                       # Inst execution rate
system.cpu.iew.wb_sent                        3683816                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       3679224                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   2442208                       # num instructions producing a value
system.cpu.iew.wb_consumers                   3835677                       # num instructions consuming a value
system.cpu.iew.wb_rate                       3.238853                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.636708                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          296820                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              8586                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1010210                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.477512                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.158948                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       295664     29.27%     29.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       105116     10.41%     39.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        89481      8.86%     48.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        48424      4.79%     53.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        96338      9.54%     62.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        46794      4.63%     67.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        56051      5.55%     73.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        50697      5.02%     78.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       221645     21.94%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1010210                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              1806380                       # Number of instructions committed
system.cpu.commit.committedOps                3513017                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         758582                       # Number of memory references committed
system.cpu.commit.loads                        641812                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     139851                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    2038362                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   1930695                       # Number of committed integer instructions.
system.cpu.commit.function_calls                24884                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         3161      0.09%      0.09% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1543247     43.93%     44.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            9049      0.26%     44.28% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.04%     44.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         428154     12.19%     56.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     56.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     56.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     56.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     56.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     56.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     56.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     56.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.01%     56.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     56.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           18745      0.53%     57.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     57.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.03%     57.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         296724      8.45%     65.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     65.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     65.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           294      0.01%     65.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     65.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     65.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd       236000      6.72%     72.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     72.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     72.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         8000      0.23%     72.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     72.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     72.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult       208000      5.92%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          208574      5.94%     84.34% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          91288      2.60%     86.94% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       433238     12.33%     99.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        25482      0.73%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3513017                       # Class of committed instruction
system.cpu.commit.bw_lim_events                221645                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      4598402                       # The number of ROB reads
system.cpu.rob.rob_writes                     7665200                       # The number of ROB writes
system.cpu.timesIdled                             774                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           80677                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     1806380                       # Number of Instructions Simulated
system.cpu.committedOps                       3513017                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.628863                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.628863                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.590172                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.590172                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  3498724                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1399677                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   2778836                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  2017006                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    649542                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   796335                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1109209                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    567982000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2242.608863                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                  85                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                17                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs                     5                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2242.608863                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.273756                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.273756                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         3319                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         3309                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.405151                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1390936                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1390936                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    567982000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       562859                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          562859                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       115749                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         115749                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       678608                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           678608                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       678608                       # number of overall hits
system.cpu.dcache.overall_hits::total          678608                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        14168                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         14168                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1024                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1024                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        15192                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          15192                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        15192                       # number of overall misses
system.cpu.dcache.overall_misses::total         15192                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    759423000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    759423000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     67069999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     67069999                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    826492999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    826492999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    826492999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    826492999                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       577027                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       577027                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       116773                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       116773                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       693800                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       693800                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       693800                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       693800                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.024553                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.024553                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.008769                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.008769                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.021897                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.021897                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.021897                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.021897                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 53601.284585                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 53601.284585                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 65498.045898                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 65498.045898                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 54403.172657                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 54403.172657                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 54403.172657                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 54403.172657                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        13242                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           45                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               181                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    73.160221                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           45                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            3                       # number of writebacks
system.cpu.dcache.writebacks::total                 3                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        11853                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        11853                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        11856                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11856                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11856                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11856                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2315                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2315                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1021                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1021                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         3336                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3336                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         3336                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3336                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    151142500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    151142500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     65904999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     65904999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    217047499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    217047499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    217047499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    217047499                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004012                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004012                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.008743                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008743                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004808                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004808                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004808                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004808                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 65288.336933                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65288.336933                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 64549.460333                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64549.460333                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65062.199940                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65062.199940                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65062.199940                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65062.199940                       # average overall mshr miss latency
system.cpu.dcache.replacements                     17                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    567982000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           486.265283                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              121068                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               844                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            143.445498                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   486.265283                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.949737                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.949737                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          104                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          406                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            433324                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           433324                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    567982000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       214169                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          214169                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       214169                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           214169                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       214169                       # number of overall hits
system.cpu.icache.overall_hits::total          214169                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1815                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1815                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1815                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1815                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1815                       # number of overall misses
system.cpu.icache.overall_misses::total          1815                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    118713000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    118713000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    118713000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    118713000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    118713000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    118713000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       215984                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       215984                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       215984                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       215984                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       215984                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       215984                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.008403                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008403                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.008403                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008403                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.008403                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008403                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65406.611570                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65406.611570                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65406.611570                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65406.611570                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65406.611570                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65406.611570                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          800                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                10                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           80                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          844                       # number of writebacks
system.cpu.icache.writebacks::total               844                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          458                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          458                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          458                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          458                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          458                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          458                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1357                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1357                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1357                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1357                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1357                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1357                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     94224000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     94224000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     94224000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     94224000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     94224000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     94224000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006283                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006283                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006283                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006283                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006283                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006283                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 69435.519528                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 69435.519528                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 69435.519528                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 69435.519528                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 69435.519528                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 69435.519528                       # average overall mshr miss latency
system.cpu.icache.replacements                    844                       # number of replacements
system.membus.snoop_filter.tot_requests          5554                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests          869                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    567982000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3671                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            3                       # Transaction distribution
system.membus.trans_dist::WritebackClean          844                       # Transaction distribution
system.membus.trans_dist::CleanEvict               14                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1021                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1021                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1357                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2315                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         3557                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         3557                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         6689                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         6689                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  10246                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       140800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       140800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       213696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       213696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  354496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              4693                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002557                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.050507                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4681     99.74%     99.74% # Request fanout histogram
system.membus.snoop_fanout::1                      12      0.26%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                4693                       # Request fanout histogram
system.membus.reqLayer2.occupancy             9791000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7190248                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.membus.respLayer2.occupancy           17563500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
