// Seed: 3958374635
module module_0 (
    input uwire id_0,
    input wor id_1,
    output wire id_2,
    input uwire id_3,
    output supply0 id_4,
    input wire id_5,
    input wand id_6
);
  generate
    supply1 id_8;
  endgenerate
  assign module_1.id_4 = 0;
  wand id_9;
  initial id_9 = id_9 == 1;
  wire id_10;
  wire id_11;
  wor  id_12 = id_12 ^ id_9;
  assign id_4 = 1'b0;
  assign id_2 = id_8;
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1,
    output supply0 id_2,
    input supply0 id_3,
    input uwire id_4,
    output tri id_5,
    output wor id_6,
    input wand id_7,
    input tri1 id_8
);
  module_0 modCall_1 (
      id_3,
      id_1,
      id_5,
      id_8,
      id_5,
      id_3,
      id_7
  );
  assign id_6 = 1;
endmodule
