<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: llvm::ScheduleDAGMILive Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;12.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html">ScheduleDAGMILive</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pro-methods">Protected Member Functions</a> &#124;
<a href="#pro-attribs">Protected Attributes</a> &#124;
<a href="classllvm_1_1ScheduleDAGMILive-members.html">List of all members</a>  </div>
  <div class="headertitle"><div class="title">llvm::ScheduleDAGMILive Class Reference</div></div>
</div><!--header-->
<div class="contents">

<p><a class="el" href="classllvm_1_1ScheduleDAGMILive.html" title="ScheduleDAGMILive is an implementation of ScheduleDAGInstrs that schedules machine instructions while...">ScheduleDAGMILive</a> is an implementation of <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html" title="A ScheduleDAG for scheduling lists of MachineInstr.">ScheduleDAGInstrs</a> that schedules machine instructions while updating <a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> and tracking regpressure.  
 <a href="#details">More...</a></p>

<p><code>#include &quot;<a class="el" href="MachineScheduler_8h_source.html">llvm/CodeGen/MachineScheduler.h</a>&quot;</code></p>
<div class="dynheader">
Inheritance diagram for llvm::ScheduleDAGMILive:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1ScheduleDAGMILive__inherit__graph.png" border="0" usemap="#allvm_1_1ScheduleDAGMILive_inherit__map" alt="Inheritance graph"/></div>
<map name="allvm_1_1ScheduleDAGMILive_inherit__map" id="allvm_1_1ScheduleDAGMILive_inherit__map">
<area shape="rect" title="ScheduleDAGMILive is an implementation of ScheduleDAGInstrs that schedules machine instructions while..." alt="" coords="606,80,782,106"/>
<area shape="rect" href="classllvm_1_1GCNIterativeScheduler.html" title=" " alt="" coords="838,5,1027,31"/>
<area shape="poly" title=" " alt="" coords="740,71,829,40,868,29,869,34,830,45,742,76"/>
<area shape="rect" href="classllvm_1_1GCNScheduleDAGMILive.html" title=" " alt="" coords="830,55,1035,80"/>
<area shape="poly" title=" " alt="" coords="796,79,829,76,830,81,797,85"/>
<area shape="rect" href="classllvm_1_1SIScheduleDAGMI.html" title=" " alt="" coords="850,104,1015,130"/>
<area shape="poly" title=" " alt="" coords="796,100,850,106,849,111,796,106"/>
<area shape="rect" href="classllvm_1_1VLIWMachineScheduler.html" title="Extend the standard ScheduleDAGMI to provide more context and override the top&#45;level schedule() drive..." alt="" coords="836,153,1029,179"/>
<area shape="poly" title=" " alt="" coords="743,109,830,140,870,150,868,155,829,145,741,114"/>
<area shape="rect" href="classllvm_1_1ScheduleDAGMI.html" title="ScheduleDAGMI is an implementation of ScheduleDAGInstrs that simply schedules machine instructions ac..." alt="" coords="407,80,558,106"/>
<area shape="poly" title=" " alt="" coords="573,90,606,90,606,96,573,96"/>
<area shape="rect" href="classllvm_1_1ScheduleDAGInstrs.html" title="A ScheduleDAG for scheduling lists of MachineInstr." alt="" coords="190,80,359,106"/>
<area shape="poly" title=" " alt="" coords="374,90,406,90,406,96,374,96"/>
<area shape="rect" href="classllvm_1_1ScheduleDAG.html" title=" " alt="" coords="5,80,142,106"/>
<area shape="poly" title=" " alt="" coords="156,90,189,90,189,96,156,96"/>
</map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<div class="dynheader">
Collaboration diagram for llvm::ScheduleDAGMILive:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1ScheduleDAGMILive__coll__graph.png" border="0" usemap="#allvm_1_1ScheduleDAGMILive_coll__map" alt="Collaboration graph"/></div>
<map name="allvm_1_1ScheduleDAGMILive_coll__map" id="allvm_1_1ScheduleDAGMILive_coll__map">
<area shape="rect" title="ScheduleDAGMILive is an implementation of ScheduleDAGInstrs that schedules machine instructions while..." alt="" coords="2337,1274,2512,1299"/>
<area shape="rect" href="classllvm_1_1ScheduleDAGMI.html" title="ScheduleDAGMI is an implementation of ScheduleDAGInstrs that simply schedules machine instructions ac..." alt="" coords="1986,1175,2137,1201"/>
<area shape="poly" title=" " alt="" coords="2152,1194,2231,1208,2314,1229,2362,1249,2402,1271,2400,1275,2360,1254,2312,1234,2230,1213,2151,1200"/>
<area shape="rect" href="classllvm_1_1ScheduleDAGInstrs.html" title="A ScheduleDAG for scheduling lists of MachineInstr." alt="" coords="1610,719,1779,745"/>
<area shape="poly" title=" " alt="" coords="1717,754,2052,1173,2048,1176,1713,758"/>
<area shape="rect" href="classllvm_1_1ScheduleDAG.html" title=" " alt="" coords="1232,748,1369,774"/>
<area shape="poly" title=" " alt="" coords="1383,752,1609,735,1609,741,1384,758"/>
<area shape="rect" href="classllvm_1_1LLVMTargetMachine.html" title="This class describes a target machine that is implemented with the LLVM target&#45;independent code gener..." alt="" coords="787,967,959,993"/>
<area shape="poly" title=" " alt="" coords="973,981,1030,980,1085,975,1132,966,1162,951,1175,933,1180,915,1179,896,1175,875,1169,834,1173,812,1186,791,1207,775,1231,765,1233,770,1209,779,1190,795,1178,814,1174,834,1180,874,1184,895,1185,915,1180,936,1165,955,1134,971,1086,981,1030,985,974,986"/>
<area shape="rect" href="classllvm_1_1TargetInstrInfo.html" title="TargetInstrInfo &#45; Interface to description of machine instruction set." alt="" coords="618,806,755,831"/>
<area shape="poly" title=" " alt="" coords="767,800,786,797,1031,773,1231,761,1232,766,1032,778,787,802,768,805"/>
<area shape="rect" href="classunsigned.html" title=" " alt="" coords="60,922,133,947"/>
<area shape="poly" title=" " alt="" coords="112,959,150,1030,213,1121,253,1167,298,1210,348,1246,403,1273,509,1310,607,1340,698,1362,784,1378,865,1388,944,1392,1020,1392,1095,1388,1249,1370,1414,1343,1600,1312,1816,1282,1878,1278,1903,1272,1931,1255,1939,1245,1942,1234,1945,1221,1955,1210,1984,1194,1986,1199,1958,1214,1950,1224,1947,1235,1944,1247,1934,1259,1905,1277,1879,1283,1817,1288,1601,1318,1415,1348,1250,1375,1096,1393,1020,1398,943,1398,865,1393,783,1383,697,1367,605,1345,507,1315,401,1278,345,1251,294,1214,249,1171,209,1124,146,1032,108,962"/>
<area shape="poly" title=" " alt="" coords="102,907,115,867,137,819,168,773,188,754,210,737,243,725,294,716,439,703,629,698,845,699,1283,711,1609,725,1609,730,1283,716,845,704,629,704,440,709,295,721,245,730,213,742,191,758,172,777,141,822,120,869,107,908"/>
<area shape="poly" title=" " alt="" coords="123,910,162,882,211,859,264,843,320,831,431,816,533,811,617,812,617,817,533,816,431,821,320,836,266,848,213,863,165,887,126,914"/>
<area shape="rect" href="classllvm_1_1MachineFunction.html" title=" " alt="" coords="610,850,762,875"/>
<area shape="poly" title=" " alt="" coords="147,916,211,900,319,884,427,873,610,862,610,867,428,878,320,889,212,905,148,921"/>
<area shape="rect" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG." alt="" coords="830,1056,916,1082"/>
<area shape="poly" title=" " alt="" coords="124,954,172,993,239,1039,317,1082,359,1099,402,1111,461,1121,522,1125,583,1123,642,1118,749,1099,829,1079,830,1085,750,1105,643,1123,583,1129,522,1130,461,1127,401,1117,358,1104,315,1086,236,1043,169,997,121,959"/>
<area shape="rect" href="structllvm_1_1MCSchedClassDesc.html" title="Summarize the scheduling resources required for an instruction of a particular scheduling class." alt="" coords="406,911,582,937"/>
<area shape="poly" title=" " alt="" coords="130,953,168,975,212,991,259,1004,298,1011,334,1009,376,991,384,984,388,974,391,963,400,952,432,935,434,939,403,956,396,966,393,976,389,987,379,996,335,1014,297,1016,258,1009,211,996,166,979,127,958"/>
<area shape="rect" href="classllvm_1_1TargetRegisterInfo.html" title="TargetRegisterInfo base class &#45; We assume that the target defines a static array of TargetRegisterDes..." alt="" coords="793,868,953,894"/>
<area shape="poly" title=" " alt="" coords="968,880,1081,873,1130,865,1162,851,1172,838,1174,824,1176,807,1186,791,1207,777,1231,767,1233,772,1209,781,1190,795,1181,809,1179,824,1177,840,1165,855,1131,870,1082,879,968,885"/>
<area shape="poly" title=" " alt="" coords="776,846,959,817,1163,782,1231,770,1232,776,1164,788,960,823,777,851"/>
<area shape="rect" href="classllvm_1_1MachineRegisterInfo.html" title="MachineRegisterInfo &#45; Keep track of information for virtual and physical registers,..." alt="" coords="786,918,960,943"/>
<area shape="poly" title=" " alt="" coords="975,930,1086,924,1132,915,1162,901,1172,889,1176,876,1174,849,1172,821,1176,806,1186,791,1207,775,1231,766,1233,771,1209,780,1190,795,1181,808,1177,821,1180,849,1181,877,1176,891,1165,905,1134,920,1086,929,975,936"/>
<area shape="poly" title=" " alt="" coords="893,1092,931,1138,957,1160,985,1177,1038,1196,1082,1199,1129,1196,1188,1196,1312,1202,1437,1204,1590,1204,1741,1201,1985,1190,1985,1195,1742,1206,1590,1210,1437,1210,1312,1207,1188,1201,1129,1201,1082,1204,1037,1201,983,1182,953,1164,927,1142,889,1096"/>
<area shape="poly" title=" " alt="" coords="931,1079,986,1086,1048,1086,1080,1081,1110,1072,1137,1058,1162,1039,1178,1017,1183,994,1180,971,1174,947,1168,922,1165,897,1170,872,1186,847,1212,824,1237,810,1263,804,1289,803,1345,805,1377,804,1412,799,1641,742,1642,748,1414,804,1378,810,1345,811,1289,808,1263,809,1239,815,1215,828,1190,851,1175,874,1171,897,1173,921,1180,946,1186,970,1188,995,1182,1019,1166,1043,1140,1063,1112,1077,1081,1086,1049,1091,986,1092,930,1085"/>
<area shape="poly" title=" " alt="" coords="930,1053,983,1042,1078,1038,1129,1032,1148,1026,1162,1017,1171,1000,1175,974,1174,907,1172,839,1176,812,1186,791,1206,775,1231,765,1233,770,1209,779,1190,795,1181,813,1178,840,1179,907,1180,974,1176,1001,1166,1021,1151,1031,1130,1037,1078,1043,984,1048,931,1058"/>
<area shape="poly" title=" " alt="" coords="838,1040,849,1032,873,1030,894,1032,907,1038,911,1048,904,1057,900,1054,905,1047,903,1041,893,1037,873,1035,851,1037,841,1044"/>
<area shape="poly" title=" " alt="" coords="551,939,587,952,841,1053,839,1058,585,957,549,944"/>
<area shape="rect" href="classchar.html" title=" " alt="" coords="73,1367,120,1393"/>
<area shape="poly" title=" " alt="" coords="120,1355,173,1302,241,1226,313,1134,346,1085,375,1035,383,1012,384,993,387,973,400,952,426,935,429,939,404,956,392,975,389,993,388,1013,380,1037,351,1088,317,1138,245,1229,177,1305,124,1358"/>
<area shape="rect" href="classllvm_1_1MachineLoopInfo.html" title=" " alt="" coords="418,1367,570,1393"/>
<area shape="poly" title=" " alt="" coords="135,1377,417,1377,417,1382,135,1382"/>
<area shape="rect" href="classllvm_1_1LiveIntervals.html" title=" " alt="" coords="430,1416,558,1442"/>
<area shape="poly" title=" " alt="" coords="135,1384,212,1397,430,1421,430,1427,211,1403,134,1390"/>
<area shape="rect" href="classbool.html" title=" " alt="" coords="74,546,119,571"/>
<area shape="poly" title=" " alt="" coords="102,531,139,411,172,332,214,250,267,173,297,139,330,109,366,83,405,64,447,52,492,48,2063,48,2088,51,2112,60,2135,75,2157,96,2197,150,2233,221,2266,306,2295,401,2320,504,2342,611,2378,827,2403,1025,2425,1273,2419,1273,2397,1026,2373,828,2337,612,2315,505,2290,403,2261,308,2229,224,2193,153,2153,99,2132,79,2110,65,2087,56,2063,53,493,53,448,57,407,69,369,88,334,113,301,143,271,176,219,253,177,334,144,413,107,532"/>
<area shape="poly" title=" " alt="" coords="121,533,161,503,211,476,265,457,312,446,354,440,395,439,479,444,586,450,675,451,763,460,884,483,977,508,1069,536,1188,568,1414,618,1482,631,1549,651,1619,684,1674,716,1671,721,1616,688,1547,655,1481,637,1412,624,1187,573,1068,541,975,513,883,488,762,465,674,457,586,456,479,449,395,444,355,445,313,451,266,462,213,481,164,507,124,538"/>
<area shape="poly" title=" " alt="" coords="133,541,214,512,326,483,390,472,455,465,522,465,586,473,695,499,803,532,907,571,1006,612,1172,690,1277,745,1274,750,1170,695,1004,616,905,576,801,537,693,504,586,478,521,471,456,471,390,477,327,488,215,518,134,546"/>
<area shape="poly" title=" " alt="" coords="134,566,402,638,459,649,511,653,602,654,644,659,684,671,724,695,764,734,776,757,781,790,781,868,778,947,781,980,789,1004,814,1033,845,1053,842,1058,810,1037,784,1006,776,981,773,947,775,868,776,790,771,759,760,737,721,699,682,676,643,664,602,659,510,658,458,654,401,643,133,571"/>
<area shape="poly" title=" " alt="" coords="105,585,119,666,142,772,175,870,193,907,213,930,242,946,274,956,307,960,341,960,405,950,458,934,459,940,406,955,341,965,307,966,273,961,240,951,210,934,189,910,170,872,137,773,114,668,99,586"/>
<area shape="rect" href="classllvm_1_1TargetRegisterClass.html" title=" " alt="" coords="408,759,580,785"/>
<area shape="poly" title=" " alt="" coords="113,583,152,646,180,679,213,706,260,730,310,747,361,758,408,765,407,770,360,764,309,752,258,735,210,711,176,683,147,649,108,586"/>
<area shape="rect" href="classllvm_1_1SmallVector.html" title=" " alt="" coords="428,1173,560,1213"/>
<area shape="poly" title=" " alt="" coords="575,1198,619,1199,667,1195,715,1187,761,1171,793,1152,821,1127,861,1081,865,1084,825,1131,797,1156,763,1176,717,1192,667,1201,619,1204,575,1204"/>
<area shape="rect" title=" " alt="" coords="452,1238,536,1263"/>
<area shape="poly" title=" " alt="" coords="551,1257,600,1260,655,1258,711,1246,737,1235,761,1221,771,1209,774,1197,777,1183,784,1166,821,1117,856,1080,860,1084,825,1121,789,1169,782,1184,780,1198,775,1212,764,1225,739,1240,712,1251,656,1263,600,1266,551,1262"/>
<area shape="poly" title=" " alt="" coords="595,768,695,776,737,785,764,800,774,818,779,842,781,901,780,961,783,986,789,1004,814,1033,845,1053,842,1058,811,1037,784,1006,778,987,775,961,775,901,774,842,769,820,760,804,735,790,694,781,595,773"/>
<area shape="poly" title=" " alt="" coords="542,1359,814,1261,998,1200,1187,1145,1370,1115,1483,1094,1524,1083,1546,1073,1584,1036,1614,992,1638,944,1656,895,1680,806,1689,745,1694,746,1685,807,1662,897,1643,946,1618,995,1588,1039,1550,1078,1526,1088,1484,1099,1371,1120,1188,1150,1000,1205,816,1266,544,1364"/>
<area shape="rect" href="classllvm_1_1MachineFunctionPass.html" title="MachineFunctionPass &#45; This class adapts the FunctionPass interface to allow convenient creation of pa..." alt="" coords="5,1472,188,1498"/>
<area shape="poly" title=" " alt="" coords="202,1473,289,1455,334,1441,376,1423,388,1412,400,1401,426,1391,428,1396,403,1406,391,1416,379,1427,336,1446,291,1460,203,1478"/>
<area shape="poly" title=" " alt="" coords="202,1493,289,1493,333,1489,377,1481,428,1463,470,1440,473,1445,430,1468,378,1486,334,1494,289,1498,202,1498"/>
<area shape="rect" href="classllvm_1_1MachineFrameInfo.html" title="The MachineFrameInfo class represents an abstract stack frame until prolog/epilog code is inserted." alt="" coords="1220,862,1381,887"/>
<area shape="poly" title=" " alt="" coords="1396,873,1471,865,1510,857,1547,844,1588,822,1626,794,1679,743,1683,747,1629,798,1591,827,1549,849,1511,862,1472,870,1396,879"/>
<area shape="rect" href="classllvm_1_1TargetSchedModel.html" title="Provide an instruction scheduling machine model to CodeGen passes." alt="" coords="1220,911,1381,937"/>
<area shape="poly" title=" " alt="" coords="1396,925,1472,916,1511,906,1547,891,1594,858,1633,816,1664,775,1683,744,1688,746,1668,778,1637,820,1597,862,1549,896,1512,911,1473,921,1396,930"/>
<area shape="rect" href="classllvm_1_1MachineBasicBlock.html" title=" " alt="" coords="1216,960,1385,986"/>
<area shape="poly" title=" " alt="" coords="1399,978,1436,976,1475,970,1512,959,1547,943,1575,922,1600,897,1641,840,1670,784,1686,744,1691,746,1675,786,1646,842,1604,900,1578,926,1549,948,1514,964,1476,975,1437,981,1400,983"/>
<area shape="rect" href="classllvm_1_1MachineInstrBundleIterator.html" title=" " alt="" coords="1216,98,1385,139"/>
<area shape="poly" title=" " alt="" coords="1399,98,1493,89,1602,91,1658,98,1714,110,1767,129,1818,155,1899,212,1972,278,2039,352,2100,432,2154,516,2202,602,2245,690,2283,778,2343,945,2385,1092,2411,1205,2424,1273,2418,1274,2406,1206,2379,1093,2337,947,2278,780,2240,693,2198,605,2150,518,2095,435,2035,355,1969,282,1895,216,1815,159,1765,134,1712,116,1657,103,1601,96,1493,95,1400,103"/>
<area shape="poly" title=" " alt="" coords="1400,128,1487,145,1524,156,1549,169,1616,227,1677,291,1732,360,1783,433,1828,509,1869,587,1937,742,1988,889,2025,1016,2049,1115,2061,1174,2055,1175,2043,1116,2020,1017,1983,890,1932,744,1864,590,1823,512,1778,436,1728,363,1673,294,1612,231,1547,174,1522,161,1486,150,1399,133"/>
<area shape="poly" title=" " alt="" coords="1399,138,1415,148,1425,162,1428,175,1431,187,1439,200,1453,212,1467,220,1494,229,1522,238,1536,247,1550,261,1591,321,1624,387,1648,455,1667,523,1688,642,1695,718,1690,719,1683,643,1662,524,1643,457,1619,389,1586,323,1546,264,1533,251,1520,243,1493,234,1465,225,1450,216,1435,203,1426,189,1423,176,1420,164,1411,152,1396,142"/>
<area shape="rect" href="structllvm_1_1MachineInstrBundleIteratorHelper.html" title=" " alt="" coords="402,125,586,165"/>
<area shape="poly" title=" " alt="" coords="601,144,769,144,960,140,1216,123,1216,128,960,145,769,149,601,149"/>
<area shape="rect" href="classllvm_1_1MachineInstrBundleIterator.html" title="MachineBasicBlock iterator that automatically skips over MIs that are inside bundles (i...." alt="" coords="789,90,957,131"/>
<area shape="poly" title=" " alt="" coords="600,133,788,115,789,121,601,138"/>
<area shape="poly" title=" " alt="" coords="972,110,1216,114,1216,119,972,115"/>
<area shape="rect" href="classllvm_1_1DenseMap.html" title=" " alt="" coords="1224,243,1377,298"/>
<area shape="poly" title=" " alt="" coords="1391,297,1414,308,1438,324,1469,333,1496,335,1522,339,1550,356,1589,400,1620,449,1645,503,1663,556,1686,654,1694,718,1689,719,1681,655,1658,558,1640,505,1615,452,1584,403,1546,360,1520,344,1495,340,1468,339,1436,329,1412,313,1389,302"/>
<area shape="rect" href="classllvm_1_1SparseMultiSet.html" title=" " alt="" coords="1209,403,1392,458"/>
<area shape="poly" title=" " alt="" coords="1407,437,1490,450,1525,459,1549,471,1581,498,1609,530,1632,566,1651,602,1678,670,1692,717,1687,719,1673,671,1646,604,1627,568,1604,534,1578,502,1547,475,1523,464,1489,455,1406,442"/>
<area shape="rect" href="classllvm_1_1SparseMultiSet.html" title="Fast multiset implementation for objects that can be identified by small unsigned keys." alt="" coords="795,323,951,378"/>
<area shape="poly" title=" " alt="" coords="966,378,984,383,1101,405,1209,419,1208,424,1100,410,983,388,964,384"/>
<area shape="rect" href="classllvm_1_1SparseMultiSet.html" title=" " alt="" coords="1202,163,1399,218"/>
<area shape="poly" title=" " alt="" coords="959,314,1187,228,1218,216,1220,221,1189,233,961,319"/>
<area shape="rect" href="classllvm_1_1SparseMultiSet.html" title=" " alt="" coords="1218,323,1383,378"/>
<area shape="poly" title=" " alt="" coords="966,348,1218,348,1218,353,966,353"/>
<area shape="poly" title=" " alt="" coords="1413,220,1549,264,1634,324,1716,390,1795,461,1871,535,2012,689,2135,844,2240,989,2324,1115,2418,1272,2413,1274,2319,1118,2236,992,2131,847,2007,693,1867,539,1792,464,1713,394,1631,328,1547,269,1411,225"/>
<area shape="poly" title=" " alt="" coords="1411,225,1415,229,1424,242,1427,256,1430,268,1439,279,1453,288,1466,292,1493,293,1521,294,1535,299,1550,310,1592,359,1626,416,1651,476,1669,537,1682,595,1689,647,1695,718,1690,719,1684,647,1676,596,1664,538,1646,478,1621,418,1588,362,1546,314,1533,304,1520,299,1493,298,1465,298,1450,293,1435,283,1425,270,1422,257,1419,244,1411,232,1408,229"/>
<area shape="poly" title=" " alt="" coords="1398,366,1493,388,1529,398,1550,407,1586,443,1615,485,1639,530,1658,576,1683,661,1694,718,1688,719,1678,662,1653,578,1634,533,1611,488,1581,447,1546,411,1527,403,1491,393,1397,371"/>
<area shape="rect" href="classllvm_1_1AAResults.html" title=" " alt="" coords="1242,1160,1359,1186"/>
<area shape="poly" title=" " alt="" coords="1373,1169,1621,1168,1932,1174,1985,1178,1985,1183,1932,1180,1621,1173,1373,1174"/>
<area shape="poly" title=" " alt="" coords="1373,1161,1481,1144,1524,1134,1547,1126,1588,1082,1620,1030,1645,974,1663,917,1676,863,1684,813,1690,745,1695,745,1689,814,1681,864,1669,919,1650,976,1625,1033,1592,1085,1549,1130,1525,1140,1481,1149,1374,1166"/>
<area shape="rect" href="classllvm_1_1UndefValue.html" title="&#39;undef&#39; values are things that do not have specified contents." alt="" coords="1240,483,1361,509"/>
<area shape="poly" title=" " alt="" coords="1375,487,1417,488,1462,493,1507,505,1549,524,1578,544,1603,569,1644,624,1673,678,1690,717,1685,719,1668,680,1640,627,1599,573,1574,549,1547,529,1505,510,1461,499,1416,493,1375,492"/>
<area shape="rect" href="classllvm_1_1ScheduleDAGTopologicalSort.html" title="This class can compute a topological ordering for SUnits and provides methods for dynamically updatin..." alt="" coords="1188,532,1413,558"/>
<area shape="poly" title=" " alt="" coords="1428,542,1490,553,1549,575,1596,607,1636,647,1667,687,1687,717,1683,720,1663,690,1632,651,1593,611,1547,579,1488,558,1427,547"/>
<area shape="rect" title=" " alt="" coords="1188,633,1413,673"/>
<area shape="poly" title=" " alt="" coords="1428,667,1549,689,1650,716,1649,721,1547,694,1427,673"/>
<area shape="rect" href="classllvm_1_1MachineInstr.html" title="Representation of each machine instruction." alt="" coords="1236,1010,1365,1035"/>
<area shape="poly" title=" " alt="" coords="1379,1030,1420,1031,1464,1026,1507,1016,1547,996,1579,970,1607,937,1630,901,1649,864,1675,793,1688,744,1693,745,1680,795,1654,866,1635,904,1611,940,1583,973,1549,1001,1509,1021,1465,1032,1420,1036,1379,1035"/>
<area shape="rect" href="classllvm_1_1LivePhysRegs.html" title="A set of physical registers with utility functions to track liveness when walking backward/forward th..." alt="" coords="1231,1059,1370,1085"/>
<area shape="poly" title=" " alt="" coords="1384,1071,1479,1067,1520,1060,1547,1050,1583,1017,1613,977,1637,933,1656,888,1679,803,1689,745,1694,745,1685,804,1661,889,1642,935,1618,980,1587,1021,1549,1054,1521,1066,1480,1072,1385,1077"/>
<area shape="poly" title=" " alt="" coords="572,1425,872,1422,1696,1422,1767,1427,1826,1432,1852,1430,1878,1423,1904,1409,1930,1386,1945,1365,1949,1344,1948,1323,1942,1301,1937,1279,1935,1256,1940,1233,1954,1210,1968,1198,1984,1191,1987,1196,1971,1203,1958,1213,1945,1235,1941,1256,1943,1278,1948,1300,1953,1322,1955,1345,1949,1367,1934,1389,1907,1413,1880,1428,1853,1436,1826,1438,1767,1433,1695,1428,872,1428,572,1430"/>
<area shape="rect" title=" " alt="" coords="1607,1233,1781,1273"/>
<area shape="poly" title=" " alt="" coords="1796,1252,1864,1245,1931,1227,1943,1219,1955,1209,1984,1199,1986,1204,1958,1214,1946,1223,1933,1232,1865,1250,1797,1257"/>
<area shape="rect" title=" " alt="" coords="1572,1347,1816,1388"/>
<area shape="poly" title=" " alt="" coords="1831,1380,1885,1369,1909,1358,1930,1342,1942,1327,1946,1312,1943,1279,1939,1245,1943,1227,1954,1210,1968,1199,1984,1191,1986,1196,1971,1203,1958,1213,1948,1229,1944,1245,1948,1279,1951,1313,1947,1330,1934,1346,1912,1362,1886,1374,1832,1385"/>
<area shape="rect" href="classllvm_1_1RegisterClassInfo.html" title=" " alt="" coords="1982,1224,2141,1250"/>
<area shape="poly" title=" " alt="" coords="2156,1244,2313,1264,2353,1270,2352,1276,2312,1269,2155,1249"/>
<area shape="rect" href="classllvm_1_1SchedDFSResult.html" title="Compute the values of each DAG node for various metrics during DFS." alt="" coords="1984,1274,2139,1299"/>
<area shape="poly" title=" " alt="" coords="2154,1284,2336,1284,2336,1289,2154,1289"/>
<area shape="rect" href="classllvm_1_1BitVector.html" title=" " alt="" coords="2008,1323,2115,1349"/>
<area shape="poly" title=" " alt="" coords="2130,1326,2312,1304,2354,1297,2355,1302,2313,1309,2130,1332"/>
<area shape="rect" href="classllvm_1_1PressureDiffs.html" title="Array of PressureDiffs." alt="" coords="1995,1372,2128,1398"/>
<area shape="poly" title=" " alt="" coords="2142,1375,2225,1362,2312,1340,2360,1320,2401,1297,2403,1302,2363,1324,2314,1345,2226,1367,2143,1380"/>
<area shape="rect" href="structllvm_1_1IntervalPressure.html" title="RegisterPressure computed within a region of instructions delimited by TopIdx and BottomIdx." alt="" coords="1987,1463,2136,1489"/>
<area shape="poly" title=" " alt="" coords="2150,1469,2232,1453,2273,1439,2311,1420,2346,1392,2376,1358,2414,1298,2418,1301,2380,1361,2350,1396,2314,1424,2275,1444,2233,1458,2151,1474"/>
<area shape="rect" href="structllvm_1_1RegisterPressure.html" title="Base class for register pressure results." alt="" coords="1617,1512,1771,1538"/>
<area shape="poly" title=" " alt="" coords="1786,1510,1987,1483,1987,1488,1787,1515"/>
<area shape="rect" title=" " alt="" coords="1234,1554,1367,1579"/>
<area shape="poly" title=" " alt="" coords="1382,1555,1616,1530,1617,1536,1382,1561"/>
<area shape="rect" href="classllvm_1_1SmallVector.html" title=" " alt="" coords="1207,1489,1394,1529"/>
<area shape="poly" title=" " alt="" coords="1409,1511,1617,1519,1616,1525,1409,1516"/>
<area shape="rect" href="classllvm_1_1SlotIndex.html" title="SlotIndex &#45; An opaque wrapper around machine indexes." alt="" coords="1640,1463,1748,1489"/>
<area shape="poly" title=" " alt="" coords="1763,1473,1987,1473,1987,1478,1763,1478"/>
<area shape="rect" href="classllvm_1_1RegPressureTracker.html" title="Track the current register pressure at some position in the instruction stream, and remember the high..." alt="" coords="1975,1518,2148,1543"/>
<area shape="poly" title=" " alt="" coords="2145,1543,2186,1545,2230,1542,2272,1532,2311,1513,2337,1491,2359,1464,2377,1434,2391,1402,2410,1343,2419,1299,2424,1300,2415,1344,2396,1404,2382,1436,2364,1467,2341,1495,2314,1518,2274,1537,2231,1547,2186,1550,2145,1548"/>
<area shape="rect" title=" " alt="" coords="1956,1567,2167,1593"/>
<area shape="poly" title=" " alt="" coords="2135,1593,2178,1596,2225,1595,2270,1585,2311,1564,2342,1536,2366,1502,2385,1464,2399,1425,2415,1351,2420,1299,2425,1300,2420,1351,2404,1426,2390,1466,2371,1505,2346,1540,2314,1569,2272,1590,2225,1600,2178,1602,2135,1598"/>
</map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-methods" name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a67da2c9a62e43ae7b66bc5ca91f55a05" id="r_a67da2c9a62e43ae7b66bc5ca91f55a05"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a67da2c9a62e43ae7b66bc5ca91f55a05">ScheduleDAGMILive</a> (<a class="el" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *<a class="el" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>, std::unique_ptr&lt; <a class="el" href="classllvm_1_1MachineSchedStrategy.html">MachineSchedStrategy</a> &gt; S)</td></tr>
<tr class="separator:a67da2c9a62e43ae7b66bc5ca91f55a05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada767569b82d6e57bf0b25f5d35d22df" id="r_ada767569b82d6e57bf0b25f5d35d22df"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ada767569b82d6e57bf0b25f5d35d22df">~ScheduleDAGMILive</a> () <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:ada767569b82d6e57bf0b25f5d35d22df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91c62f0ae0c40d54d8dd13c703618af4" id="r_a91c62f0ae0c40d54d8dd13c703618af4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a91c62f0ae0c40d54d8dd13c703618af4">hasVRegLiveness</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="memdesc:a91c62f0ae0c40d54d8dd13c703618af4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if this DAG supports VReg liveness and RegPressure.  <br /></td></tr>
<tr class="separator:a91c62f0ae0c40d54d8dd13c703618af4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87daf83eb223263e4c8766d10aa911be" id="r_a87daf83eb223263e4c8766d10aa911be"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a87daf83eb223263e4c8766d10aa911be">isTrackingPressure</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a87daf83eb223263e4c8766d10aa911be"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if register pressure tracking is enabled.  <br /></td></tr>
<tr class="separator:a87daf83eb223263e4c8766d10aa911be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefb5c9c3ec4fdd43313202df94e3c3c1" id="r_aefb5c9c3ec4fdd43313202df94e3c3c1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1IntervalPressure.html">IntervalPressure</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aefb5c9c3ec4fdd43313202df94e3c3c1">getTopPressure</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aefb5c9c3ec4fdd43313202df94e3c3c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get current register pressure for the top scheduled instructions.  <br /></td></tr>
<tr class="separator:aefb5c9c3ec4fdd43313202df94e3c3c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac50964e02990b51922da2dc47576b64" id="r_aac50964e02990b51922da2dc47576b64"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aac50964e02990b51922da2dc47576b64">getTopRPTracker</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aac50964e02990b51922da2dc47576b64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1a95fae69c6ef3a956f2450e417edcc" id="r_ad1a95fae69c6ef3a956f2450e417edcc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1IntervalPressure.html">IntervalPressure</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad1a95fae69c6ef3a956f2450e417edcc">getBotPressure</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ad1a95fae69c6ef3a956f2450e417edcc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get current register pressure for the bottom scheduled instructions.  <br /></td></tr>
<tr class="separator:ad1a95fae69c6ef3a956f2450e417edcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a642560b62069c00ff76aa0a3f27a54b0" id="r_a642560b62069c00ff76aa0a3f27a54b0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a642560b62069c00ff76aa0a3f27a54b0">getBotRPTracker</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a642560b62069c00ff76aa0a3f27a54b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9bc3efdc06ed731273758563df1b9eb" id="r_ac9bc3efdc06ed731273758563df1b9eb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1IntervalPressure.html">IntervalPressure</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac9bc3efdc06ed731273758563df1b9eb">getRegPressure</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ac9bc3efdc06ed731273758563df1b9eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get register pressure for the entire scheduling region before scheduling.  <br /></td></tr>
<tr class="separator:ac9bc3efdc06ed731273758563df1b9eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af06cc7cea58d96c7e069499a976ca8a0" id="r_af06cc7cea58d96c7e069499a976ca8a0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::vector&lt; <a class="el" href="classllvm_1_1PressureChange.html">PressureChange</a> &gt; &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af06cc7cea58d96c7e069499a976ca8a0">getRegionCriticalPSets</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:af06cc7cea58d96c7e069499a976ca8a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24c23a8dc39475b1e913e41f1249c9f7" id="r_a24c23a8dc39475b1e913e41f1249c9f7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1PressureDiff.html">PressureDiff</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a24c23a8dc39475b1e913e41f1249c9f7">getPressureDiff</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU)</td></tr>
<tr class="separator:a24c23a8dc39475b1e913e41f1249c9f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa80e188af21b1d7b6ada57dc03a2581e" id="r_aa80e188af21b1d7b6ada57dc03a2581e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1PressureDiff.html">PressureDiff</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa80e188af21b1d7b6ada57dc03a2581e">getPressureDiff</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aa80e188af21b1d7b6ada57dc03a2581e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21c7721fcb12ebb55872b86d33e61e27" id="r_a21c7721fcb12ebb55872b86d33e61e27"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a21c7721fcb12ebb55872b86d33e61e27">computeDFSResult</a> ()</td></tr>
<tr class="memdesc:a21c7721fcb12ebb55872b86d33e61e27"><td class="mdescLeft">&#160;</td><td class="mdescRight">Compute a DFSResult after DAG building is complete, and before any queue comparisons.  <br /></td></tr>
<tr class="separator:a21c7721fcb12ebb55872b86d33e61e27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e08a30279df354627265dbf5fb9d473" id="r_a9e08a30279df354627265dbf5fb9d473"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SchedDFSResult.html">SchedDFSResult</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9e08a30279df354627265dbf5fb9d473">getDFSResult</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a9e08a30279df354627265dbf5fb9d473"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return a non-null DFS result if the scheduling strategy initialized it.  <br /></td></tr>
<tr class="separator:a9e08a30279df354627265dbf5fb9d473"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7868cdbf0bc5f751ca5de77b9d85831" id="r_ae7868cdbf0bc5f751ca5de77b9d85831"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1BitVector.html">BitVector</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae7868cdbf0bc5f751ca5de77b9d85831">getScheduledTrees</a> ()</td></tr>
<tr class="separator:ae7868cdbf0bc5f751ca5de77b9d85831"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34481791fdd8f5d9131431cb0a1a0c01" id="r_a34481791fdd8f5d9131431cb0a1a0c01"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a34481791fdd8f5d9131431cb0a1a0c01">enterRegion</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">bb</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ab50b64c518a7455daf3e0bc87aee5514">begin</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a21805259f54dab47c2b3da009216996a">end</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">regioninstrs</a>) <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="memdesc:a34481791fdd8f5d9131431cb0a1a0c01"><td class="mdescLeft">&#160;</td><td class="mdescRight">Implement the <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html" title="A ScheduleDAG for scheduling lists of MachineInstr.">ScheduleDAGInstrs</a> interface for handling the next scheduling region.  <br /></td></tr>
<tr class="separator:a34481791fdd8f5d9131431cb0a1a0c01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1583ce23a69e8a1b4af8065e2019c75f" id="r_a1583ce23a69e8a1b4af8065e2019c75f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1583ce23a69e8a1b4af8065e2019c75f">schedule</a> () <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="memdesc:a1583ce23a69e8a1b4af8065e2019c75f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Implement <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html" title="A ScheduleDAG for scheduling lists of MachineInstr.">ScheduleDAGInstrs</a> interface for scheduling a sequence of reorderable instructions.  <br /></td></tr>
<tr class="separator:a1583ce23a69e8a1b4af8065e2019c75f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bb19d3e5b68421bc97c3c4b524e7888" id="r_a7bb19d3e5b68421bc97c3c4b524e7888"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7bb19d3e5b68421bc97c3c4b524e7888">computeCyclicCriticalPath</a> ()</td></tr>
<tr class="memdesc:a7bb19d3e5b68421bc97c3c4b524e7888"><td class="mdescLeft">&#160;</td><td class="mdescRight">Compute the cyclic critical path through the DAG.  <br /></td></tr>
<tr class="separator:a7bb19d3e5b68421bc97c3c4b524e7888"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add5e3e74f2db8e669b830ae35edc8c02" id="r_add5e3e74f2db8e669b830ae35edc8c02"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#add5e3e74f2db8e669b830ae35edc8c02">dump</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:add5e3e74f2db8e669b830ae35edc8c02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classllvm_1_1ScheduleDAGMI"><td colspan="2" onclick="javascript:dynsection.toggleInherit('pub_methods_classllvm_1_1ScheduleDAGMI')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classllvm_1_1ScheduleDAGMI.html">llvm::ScheduleDAGMI</a></td></tr>
<tr class="memitem:a629982ca3ef5632e63f32b5682fde927 inherit pub_methods_classllvm_1_1ScheduleDAGMI" id="r_a629982ca3ef5632e63f32b5682fde927"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a629982ca3ef5632e63f32b5682fde927">ScheduleDAGMI</a> (<a class="el" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *<a class="el" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>, std::unique_ptr&lt; <a class="el" href="classllvm_1_1MachineSchedStrategy.html">MachineSchedStrategy</a> &gt; S, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#adf7cb9b8e5dda7b42273e79048f1b8b3">RemoveKillFlags</a>)</td></tr>
<tr class="separator:a629982ca3ef5632e63f32b5682fde927 inherit pub_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a967aa1a22992b66fb06b83323ddccaa7 inherit pub_methods_classllvm_1_1ScheduleDAGMI" id="r_a967aa1a22992b66fb06b83323ddccaa7"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a967aa1a22992b66fb06b83323ddccaa7">~ScheduleDAGMI</a> () <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:a967aa1a22992b66fb06b83323ddccaa7 inherit pub_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75acfc66aaac7201dc55a66df9940a37 inherit pub_methods_classllvm_1_1ScheduleDAGMI" id="r_a75acfc66aaac7201dc55a66df9940a37"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a75acfc66aaac7201dc55a66df9940a37">doMBBSchedRegionsTopDown</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="memdesc:a75acfc66aaac7201dc55a66df9940a37 inherit pub_methods_classllvm_1_1ScheduleDAGMI"><td class="mdescLeft">&#160;</td><td class="mdescRight">If this method returns true, handling of the scheduling regions themselves (in case of a scheduling boundary in MBB) will be done beginning with the topmost region of MBB.  <br /></td></tr>
<tr class="separator:a75acfc66aaac7201dc55a66df9940a37 inherit pub_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7dcf5173867549aff2a8cdcc70dd2800 inherit pub_methods_classllvm_1_1ScheduleDAGMI" id="r_a7dcf5173867549aff2a8cdcc70dd2800"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a7dcf5173867549aff2a8cdcc70dd2800">getLIS</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a7dcf5173867549aff2a8cdcc70dd2800 inherit pub_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2002164aea6fabe20598e0526746b1fa inherit pub_methods_classllvm_1_1ScheduleDAGMI" id="r_a2002164aea6fabe20598e0526746b1fa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a2002164aea6fabe20598e0526746b1fa">addMutation</a> (std::unique_ptr&lt; <a class="el" href="classllvm_1_1ScheduleDAGMutation.html">ScheduleDAGMutation</a> &gt; <a class="el" href="PPCVSXFMAMutate_8cpp.html#a11cb5628e531251532f100309802a146">Mutation</a>)</td></tr>
<tr class="memdesc:a2002164aea6fabe20598e0526746b1fa inherit pub_methods_classllvm_1_1ScheduleDAGMI"><td class="mdescLeft">&#160;</td><td class="mdescRight">Add a postprocessing step to the DAG builder.  <br /></td></tr>
<tr class="separator:a2002164aea6fabe20598e0526746b1fa inherit pub_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5bcc40c244c6a33d738b3e4f1d490ca3 inherit pub_methods_classllvm_1_1ScheduleDAGMI" id="r_a5bcc40c244c6a33d738b3e4f1d490ca3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a5bcc40c244c6a33d738b3e4f1d490ca3">top</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a5bcc40c244c6a33d738b3e4f1d490ca3 inherit pub_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70e4bd877aac0a63c10463277c9a52c5 inherit pub_methods_classllvm_1_1ScheduleDAGMI" id="r_a70e4bd877aac0a63c10463277c9a52c5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a70e4bd877aac0a63c10463277c9a52c5">bottom</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a70e4bd877aac0a63c10463277c9a52c5 inherit pub_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19c5e2b675721f465bc85a5f58e7c084 inherit pub_methods_classllvm_1_1ScheduleDAGMI" id="r_a19c5e2b675721f465bc85a5f58e7c084"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a19c5e2b675721f465bc85a5f58e7c084">startBlock</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">bb</a>) <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="memdesc:a19c5e2b675721f465bc85a5f58e7c084 inherit pub_methods_classllvm_1_1ScheduleDAGMI"><td class="mdescLeft">&#160;</td><td class="mdescRight">Prepares to perform scheduling in the given block.  <br /></td></tr>
<tr class="separator:a19c5e2b675721f465bc85a5f58e7c084 inherit pub_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ca687b69b34efab1604af98db151cbf inherit pub_methods_classllvm_1_1ScheduleDAGMI" id="r_a9ca687b69b34efab1604af98db151cbf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a9ca687b69b34efab1604af98db151cbf">finishBlock</a> () <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="memdesc:a9ca687b69b34efab1604af98db151cbf inherit pub_methods_classllvm_1_1ScheduleDAGMI"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cleans up after scheduling in the given block.  <br /></td></tr>
<tr class="separator:a9ca687b69b34efab1604af98db151cbf inherit pub_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2209b15a069023499cc665b373e67703 inherit pub_methods_classllvm_1_1ScheduleDAGMI" id="r_a2209b15a069023499cc665b373e67703"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a2209b15a069023499cc665b373e67703">moveInstruction</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> InsertPos)</td></tr>
<tr class="memdesc:a2209b15a069023499cc665b373e67703 inherit pub_methods_classllvm_1_1ScheduleDAGMI"><td class="mdescLeft">&#160;</td><td class="mdescRight">Change the position of an instruction within the basic block and update live ranges and region boundary iterators.  <br /></td></tr>
<tr class="separator:a2209b15a069023499cc665b373e67703 inherit pub_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8704e1dcdf62f3ac74e67280c029f5e inherit pub_methods_classllvm_1_1ScheduleDAGMI" id="r_ab8704e1dcdf62f3ac74e67280c029f5e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#ab8704e1dcdf62f3ac74e67280c029f5e">getNextClusterPred</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ab8704e1dcdf62f3ac74e67280c029f5e inherit pub_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adde3720b0af5350a55fdd0eba84566a8 inherit pub_methods_classllvm_1_1ScheduleDAGMI" id="r_adde3720b0af5350a55fdd0eba84566a8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#adde3720b0af5350a55fdd0eba84566a8">getNextClusterSucc</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:adde3720b0af5350a55fdd0eba84566a8 inherit pub_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8181ae26c7912b2ae6214be22c4f6cf5 inherit pub_methods_classllvm_1_1ScheduleDAGMI" id="r_a8181ae26c7912b2ae6214be22c4f6cf5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a8181ae26c7912b2ae6214be22c4f6cf5">viewGraph</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Twine.html">Twine</a> &amp;<a class="el" href="ELFObjHandler_8cpp.html#adc852f586959ce13117d737cf3f14899">Name</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Twine.html">Twine</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Title</a>) <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="memdesc:a8181ae26c7912b2ae6214be22c4f6cf5 inherit pub_methods_classllvm_1_1ScheduleDAGMI"><td class="mdescLeft">&#160;</td><td class="mdescRight">viewGraph - Pop up a ghostview window with the reachable parts of the DAG rendered using 'dot'.  <br /></td></tr>
<tr class="separator:a8181ae26c7912b2ae6214be22c4f6cf5 inherit pub_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b7babb023cad0842f5a177e7abe3651 inherit pub_methods_classllvm_1_1ScheduleDAGMI" id="r_a8b7babb023cad0842f5a177e7abe3651"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a8b7babb023cad0842f5a177e7abe3651">viewGraph</a> () <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="memdesc:a8b7babb023cad0842f5a177e7abe3651 inherit pub_methods_classllvm_1_1ScheduleDAGMI"><td class="mdescLeft">&#160;</td><td class="mdescRight">Out-of-line implementation with no arguments is handy for gdb.  <br /></td></tr>
<tr class="separator:a8b7babb023cad0842f5a177e7abe3651 inherit pub_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classllvm_1_1ScheduleDAGInstrs"><td colspan="2" onclick="javascript:dynsection.toggleInherit('pub_methods_classllvm_1_1ScheduleDAGInstrs')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html">llvm::ScheduleDAGInstrs</a></td></tr>
<tr class="memitem:a5bcb745a3e78c329d1431608b1f51c25 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a5bcb745a3e78c329d1431608b1f51c25"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a5bcb745a3e78c329d1431608b1f51c25">ScheduleDAGInstrs</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;mf, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineLoopInfo.html">MachineLoopInfo</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">mli</a>, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#adf7cb9b8e5dda7b42273e79048f1b8b3">RemoveKillFlags</a>=false)</td></tr>
<tr class="separator:a5bcb745a3e78c329d1431608b1f51c25 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55ec5f63fd13f77063e0fc05a722283a inherit pub_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a55ec5f63fd13f77063e0fc05a722283a"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a55ec5f63fd13f77063e0fc05a722283a">~ScheduleDAGInstrs</a> () <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a>=<a class="el" href="classllvm_1_1ilist__node__impl.html">default</a></td></tr>
<tr class="separator:a55ec5f63fd13f77063e0fc05a722283a inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f70979bd43329e7ad53ad796db8112f inherit pub_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a3f70979bd43329e7ad53ad796db8112f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetSchedModel.html">TargetSchedModel</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a3f70979bd43329e7ad53ad796db8112f">getSchedModel</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a3f70979bd43329e7ad53ad796db8112f inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the machine model for instruction scheduling.  <br /></td></tr>
<tr class="separator:a3f70979bd43329e7ad53ad796db8112f inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4bf5573660c55924d68b517a0e9b4554 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a4bf5573660c55924d68b517a0e9b4554"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCSchedClassDesc.html">MCSchedClassDesc</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a4bf5573660c55924d68b517a0e9b4554">getSchedClass</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a4bf5573660c55924d68b517a0e9b4554 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resolves and cache a resolved scheduling class for an <a class="el" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG.">SUnit</a>.  <br /></td></tr>
<tr class="separator:a4bf5573660c55924d68b517a0e9b4554 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa79589a56769cd108d08e21544be1420 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs" id="r_aa79589a56769cd108d08e21544be1420"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#aa79589a56769cd108d08e21544be1420">IsReachable</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">TargetSU</a>)</td></tr>
<tr class="memdesc:aa79589a56769cd108d08e21544be1420 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">IsReachable - Checks if SU is reachable from TargetSU.  <br /></td></tr>
<tr class="separator:aa79589a56769cd108d08e21544be1420 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab50b64c518a7455daf3e0bc87aee5514 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs" id="r_ab50b64c518a7455daf3e0bc87aee5514"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ab50b64c518a7455daf3e0bc87aee5514">begin</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ab50b64c518a7455daf3e0bc87aee5514 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns an iterator to the top of the current scheduling region.  <br /></td></tr>
<tr class="separator:ab50b64c518a7455daf3e0bc87aee5514 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21805259f54dab47c2b3da009216996a inherit pub_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a21805259f54dab47c2b3da009216996a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a21805259f54dab47c2b3da009216996a">end</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a21805259f54dab47c2b3da009216996a inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns an iterator to the bottom of the current scheduling region.  <br /></td></tr>
<tr class="separator:a21805259f54dab47c2b3da009216996a inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c497ec4b863f7d59aa3678740331c8e inherit pub_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a6c497ec4b863f7d59aa3678740331c8e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a6c497ec4b863f7d59aa3678740331c8e">newSUnit</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="memdesc:a6c497ec4b863f7d59aa3678740331c8e inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Creates a new <a class="el" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG.">SUnit</a> and return a ptr to it.  <br /></td></tr>
<tr class="separator:a6c497ec4b863f7d59aa3678740331c8e inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab75cd37a7a0319d5a4c77189cca106ec inherit pub_methods_classllvm_1_1ScheduleDAGInstrs" id="r_ab75cd37a7a0319d5a4c77189cca106ec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ab75cd37a7a0319d5a4c77189cca106ec">getSUnit</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ab75cd37a7a0319d5a4c77189cca106ec inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns an existing <a class="el" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG.">SUnit</a> for this MI, or nullptr.  <br /></td></tr>
<tr class="separator:ab75cd37a7a0319d5a4c77189cca106ec inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc5a5c32ac78a99ee2633dbbeec20397 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs" id="r_abc5a5c32ac78a99ee2633dbbeec20397"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">virtual</a> <a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#abc5a5c32ac78a99ee2633dbbeec20397">exitRegion</a> ()</td></tr>
<tr class="memdesc:abc5a5c32ac78a99ee2633dbbeec20397 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Called when the scheduler has finished scheduling the current region.  <br /></td></tr>
<tr class="separator:abc5a5c32ac78a99ee2633dbbeec20397 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab580983de4f7b69ebcca992be9cb3223 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs" id="r_ab580983de4f7b69ebcca992be9cb3223"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ab580983de4f7b69ebcca992be9cb3223">buildSchedGraph</a> (<a class="el" href="classllvm_1_1AAResults.html">AAResults</a> *AA, <a class="el" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a> *RPTracker=<a class="el" href="classllvm_1_1ilist__node__impl.html">nullptr</a>, <a class="el" href="classllvm_1_1PressureDiffs.html">PressureDiffs</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">PDiffs</a>=<a class="el" href="classllvm_1_1ilist__node__impl.html">nullptr</a>, <a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *LIS=<a class="el" href="classllvm_1_1ilist__node__impl.html">nullptr</a>, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a96bb77f51ee973b0613bf5083144fa69">TrackLaneMasks</a>=false)</td></tr>
<tr class="memdesc:ab580983de4f7b69ebcca992be9cb3223 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Builds SUnits for the current region.  <br /></td></tr>
<tr class="separator:ab580983de4f7b69ebcca992be9cb3223 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8625c1e6c9bc82f2eaef39d3fff65a8 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs" id="r_ae8625c1e6c9bc82f2eaef39d3fff65a8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ae8625c1e6c9bc82f2eaef39d3fff65a8">addSchedBarrierDeps</a> ()</td></tr>
<tr class="memdesc:ae8625c1e6c9bc82f2eaef39d3fff65a8 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Adds dependencies from instructions in the current list of instructions being scheduled to scheduling barrier.  <br /></td></tr>
<tr class="separator:ae8625c1e6c9bc82f2eaef39d3fff65a8 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c30ee6cdef3f4784c192654dcb9bab0 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a7c30ee6cdef3f4784c192654dcb9bab0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">virtual</a> <a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a7c30ee6cdef3f4784c192654dcb9bab0">finalizeSchedule</a> ()</td></tr>
<tr class="memdesc:a7c30ee6cdef3f4784c192654dcb9bab0 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Allow targets to perform final scheduling actions at the level of the whole <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a>.  <br /></td></tr>
<tr class="separator:a7c30ee6cdef3f4784c192654dcb9bab0 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5f22315c4064579fca6cd88fb36ea5a inherit pub_methods_classllvm_1_1ScheduleDAGInstrs" id="r_aa5f22315c4064579fca6cd88fb36ea5a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#aa5f22315c4064579fca6cd88fb36ea5a">dumpNode</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> &amp;SU) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:aa5f22315c4064579fca6cd88fb36ea5a inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbb37cc24abd3ed381b0fd496351bd17 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs" id="r_afbb37cc24abd3ed381b0fd496351bd17"><td class="memItemLeft" align="right" valign="top">std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#afbb37cc24abd3ed381b0fd496351bd17">getGraphNodeLabel</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="memdesc:afbb37cc24abd3ed381b0fd496351bd17 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a label for a DAG node that points to an instruction.  <br /></td></tr>
<tr class="separator:afbb37cc24abd3ed381b0fd496351bd17 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23f7a6c4d1be0ca66f44eb4aa499075a inherit pub_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a23f7a6c4d1be0ca66f44eb4aa499075a"><td class="memItemLeft" align="right" valign="top">std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a23f7a6c4d1be0ca66f44eb4aa499075a">getDAGName</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="memdesc:a23f7a6c4d1be0ca66f44eb4aa499075a inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a label for the region of code covered by the DAG.  <br /></td></tr>
<tr class="separator:a23f7a6c4d1be0ca66f44eb4aa499075a inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4dc06d4fb42d48a6ade1958f76334826 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a4dc06d4fb42d48a6ade1958f76334826"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a4dc06d4fb42d48a6ade1958f76334826">fixupKills</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>)</td></tr>
<tr class="memdesc:a4dc06d4fb42d48a6ade1958f76334826 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fixes register kill flags that scheduling has made invalid.  <br /></td></tr>
<tr class="separator:a4dc06d4fb42d48a6ade1958f76334826 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac384df17605ecce542a6d2567c7f1ee0 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs" id="r_ac384df17605ecce542a6d2567c7f1ee0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ac384df17605ecce542a6d2567c7f1ee0">canAddEdge</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">SuccSU</a>, <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">PredSU</a>)</td></tr>
<tr class="memdesc:ac384df17605ecce542a6d2567c7f1ee0 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">True if an edge can be added from PredSU to SuccSU without creating a cycle.  <br /></td></tr>
<tr class="separator:ac384df17605ecce542a6d2567c7f1ee0 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86bfa4838cb7e42648615d27c94c8017 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a86bfa4838cb7e42648615d27c94c8017"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a86bfa4838cb7e42648615d27c94c8017">addEdge</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">SuccSU</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDep.html">SDep</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">PredDep</a>)</td></tr>
<tr class="memdesc:a86bfa4838cb7e42648615d27c94c8017 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Add a DAG edge to the given SU with the given predecessor dependence data.  <br /></td></tr>
<tr class="separator:a86bfa4838cb7e42648615d27c94c8017 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classllvm_1_1ScheduleDAG"><td colspan="2" onclick="javascript:dynsection.toggleInherit('pub_methods_classllvm_1_1ScheduleDAG')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classllvm_1_1ScheduleDAG.html">llvm::ScheduleDAG</a></td></tr>
<tr class="memitem:ae2ebc23ff27164ec1d375d4bac6040de inherit pub_methods_classllvm_1_1ScheduleDAG" id="r_ae2ebc23ff27164ec1d375d4bac6040de"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#ae2ebc23ff27164ec1d375d4bac6040de">ScheduleDAG</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;mf)</td></tr>
<tr class="separator:ae2ebc23ff27164ec1d375d4bac6040de inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40f40bf3808799abdd4411ba209215dc inherit pub_methods_classllvm_1_1ScheduleDAG" id="r_a40f40bf3808799abdd4411ba209215dc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">virtual</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a40f40bf3808799abdd4411ba209215dc">~ScheduleDAG</a> ()</td></tr>
<tr class="separator:a40f40bf3808799abdd4411ba209215dc inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20e10e20ded7655f844479a648aa0c66 inherit pub_methods_classllvm_1_1ScheduleDAG" id="r_a20e10e20ded7655f844479a648aa0c66"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a20e10e20ded7655f844479a648aa0c66">clearDAG</a> ()</td></tr>
<tr class="memdesc:a20e10e20ded7655f844479a648aa0c66 inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clears the DAG state (between regions).  <br /></td></tr>
<tr class="separator:a20e10e20ded7655f844479a648aa0c66 inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a100d476a583a34879b296908da01fdac inherit pub_methods_classllvm_1_1ScheduleDAG" id="r_a100d476a583a34879b296908da01fdac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a100d476a583a34879b296908da01fdac">getInstrDesc</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a100d476a583a34879b296908da01fdac inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the <a class="el" href="classllvm_1_1MCInstrDesc.html" title="Describe properties that are true of each instruction in the target description file.">MCInstrDesc</a> of this <a class="el" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG.">SUnit</a>.  <br /></td></tr>
<tr class="separator:a100d476a583a34879b296908da01fdac inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac464b0883162724583f0f124c8be8157 inherit pub_methods_classllvm_1_1ScheduleDAG" id="r_ac464b0883162724583f0f124c8be8157"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#ac464b0883162724583f0f124c8be8157">dumpNodeName</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> &amp;SU) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ac464b0883162724583f0f124c8be8157 inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab73bd59791820601925b8535b61fba66 inherit pub_methods_classllvm_1_1ScheduleDAG" id="r_ab73bd59791820601925b8535b61fba66"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">virtual</a> <a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#ab73bd59791820601925b8535b61fba66">addCustomGraphFeatures</a> (<a class="el" href="classllvm_1_1GraphWriter.html">GraphWriter</a>&lt; <a class="el" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> * &gt; &amp;) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ab73bd59791820601925b8535b61fba66 inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="mdescLeft">&#160;</td><td class="mdescRight">Adds custom features for a visualization of the <a class="el" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a>.  <br /></td></tr>
<tr class="separator:ab73bd59791820601925b8535b61fba66 inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab464241184b77be167ff521aa2552e29 inherit pub_methods_classllvm_1_1ScheduleDAG" id="r_ab464241184b77be167ff521aa2552e29"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#ab464241184b77be167ff521aa2552e29">VerifyScheduledDAG</a> (<a class="el" href="classbool.html">bool</a> isBottomUp)</td></tr>
<tr class="memdesc:ab464241184b77be167ff521aa2552e29 inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="mdescLeft">&#160;</td><td class="mdescRight">Verifies that all SUnits were scheduled and that their state is consistent.  <br /></td></tr>
<tr class="separator:ab464241184b77be167ff521aa2552e29 inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pro-methods" name="pro-methods"></a>
Protected Member Functions</h2></td></tr>
<tr class="memitem:a4be5ffcd4f76d433cc753be146a872b7" id="r_a4be5ffcd4f76d433cc753be146a872b7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4be5ffcd4f76d433cc753be146a872b7">buildDAGWithRegPressure</a> ()</td></tr>
<tr class="memdesc:a4be5ffcd4f76d433cc753be146a872b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Call <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ab580983de4f7b69ebcca992be9cb3223" title="Builds SUnits for the current region.">ScheduleDAGInstrs::buildSchedGraph</a> with register pressure tracking enabled.  <br /></td></tr>
<tr class="separator:a4be5ffcd4f76d433cc753be146a872b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3668b7c35103540be55d96cd68948f43" id="r_a3668b7c35103540be55d96cd68948f43"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3668b7c35103540be55d96cd68948f43">initQueues</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> * &gt; TopRoots, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> * &gt; BotRoots)</td></tr>
<tr class="memdesc:a3668b7c35103540be55d96cd68948f43"><td class="mdescLeft">&#160;</td><td class="mdescRight">Release ExitSU predecessors and setup scheduler queues.  <br /></td></tr>
<tr class="separator:a3668b7c35103540be55d96cd68948f43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04a2c04f918397dbac27a79e58807136" id="r_a04a2c04f918397dbac27a79e58807136"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a04a2c04f918397dbac27a79e58807136">scheduleMI</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">IsTopNode</a>)</td></tr>
<tr class="memdesc:a04a2c04f918397dbac27a79e58807136"><td class="mdescLeft">&#160;</td><td class="mdescRight">Move an instruction and update register pressure.  <br /></td></tr>
<tr class="separator:a04a2c04f918397dbac27a79e58807136"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86daf2b1fb72fdd9a8785a4042ac1457" id="r_a86daf2b1fb72fdd9a8785a4042ac1457"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a86daf2b1fb72fdd9a8785a4042ac1457">initRegPressure</a> ()</td></tr>
<tr class="separator:a86daf2b1fb72fdd9a8785a4042ac1457"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b9bb9bd4b3922f0b8704eec7287b914" id="r_a3b9bb9bd4b3922f0b8704eec7287b914"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3b9bb9bd4b3922f0b8704eec7287b914">updatePressureDiffs</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="structllvm_1_1RegisterMaskPair.html">RegisterMaskPair</a> &gt; <a class="el" href="classllvm_1_1ilist__node__impl.html">LiveUses</a>)</td></tr>
<tr class="memdesc:a3b9bb9bd4b3922f0b8704eec7287b914"><td class="mdescLeft">&#160;</td><td class="mdescRight">Update the <a class="el" href="classllvm_1_1PressureDiff.html" title="List of PressureChanges in order of increasing, unique PSetID.">PressureDiff</a> array for liveness after scheduling this instruction.  <br /></td></tr>
<tr class="separator:a3b9bb9bd4b3922f0b8704eec7287b914"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a556d08e5789e4c99bb9c24aa4e226f9b" id="r_a556d08e5789e4c99bb9c24aa4e226f9b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a556d08e5789e4c99bb9c24aa4e226f9b">updateScheduledPressure</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::vector&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">NewMaxPressure</a>)</td></tr>
<tr class="separator:a556d08e5789e4c99bb9c24aa4e226f9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a920652e64042f72e913f81f9660b4f2f" id="r_a920652e64042f72e913f81f9660b4f2f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a920652e64042f72e913f81f9660b4f2f">collectVRegUses</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> &amp;SU)</td></tr>
<tr class="separator:a920652e64042f72e913f81f9660b4f2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_methods_classllvm_1_1ScheduleDAGMI"><td colspan="2" onclick="javascript:dynsection.toggleInherit('pro_methods_classllvm_1_1ScheduleDAGMI')"><img src="closed.png" alt="-"/>&#160;Protected Member Functions inherited from <a class="el" href="classllvm_1_1ScheduleDAGMI.html">llvm::ScheduleDAGMI</a></td></tr>
<tr class="memitem:a0f5aea0b37a8ee856681544e5b97326d inherit pro_methods_classllvm_1_1ScheduleDAGMI" id="r_a0f5aea0b37a8ee856681544e5b97326d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a0f5aea0b37a8ee856681544e5b97326d">postprocessDAG</a> ()</td></tr>
<tr class="memdesc:a0f5aea0b37a8ee856681544e5b97326d inherit pro_methods_classllvm_1_1ScheduleDAGMI"><td class="mdescLeft">&#160;</td><td class="mdescRight">Apply each <a class="el" href="classllvm_1_1ScheduleDAGMutation.html" title="Mutate the DAG as a postpass after normal DAG building.">ScheduleDAGMutation</a> step in order.  <br /></td></tr>
<tr class="separator:a0f5aea0b37a8ee856681544e5b97326d inherit pro_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f98694f104d052d71ed74ade38d69f0 inherit pro_methods_classllvm_1_1ScheduleDAGMI" id="r_a1f98694f104d052d71ed74ade38d69f0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a1f98694f104d052d71ed74ade38d69f0">initQueues</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> * &gt; TopRoots, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> * &gt; BotRoots)</td></tr>
<tr class="memdesc:a1f98694f104d052d71ed74ade38d69f0 inherit pro_methods_classllvm_1_1ScheduleDAGMI"><td class="mdescLeft">&#160;</td><td class="mdescRight">Release ExitSU predecessors and setup scheduler queues.  <br /></td></tr>
<tr class="separator:a1f98694f104d052d71ed74ade38d69f0 inherit pro_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfdd9a95217810c69b2557060a130318 inherit pro_methods_classllvm_1_1ScheduleDAGMI" id="r_abfdd9a95217810c69b2557060a130318"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#abfdd9a95217810c69b2557060a130318">updateQueues</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">IsTopNode</a>)</td></tr>
<tr class="memdesc:abfdd9a95217810c69b2557060a130318 inherit pro_methods_classllvm_1_1ScheduleDAGMI"><td class="mdescLeft">&#160;</td><td class="mdescRight">Update scheduler DAG and queues after scheduling an instruction.  <br /></td></tr>
<tr class="separator:abfdd9a95217810c69b2557060a130318 inherit pro_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2dafe98c88d43b256622413886e2152 inherit pro_methods_classllvm_1_1ScheduleDAGMI" id="r_ac2dafe98c88d43b256622413886e2152"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#ac2dafe98c88d43b256622413886e2152">placeDebugValues</a> ()</td></tr>
<tr class="memdesc:ac2dafe98c88d43b256622413886e2152 inherit pro_methods_classllvm_1_1ScheduleDAGMI"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reinsert debug_values recorded in <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a6837fb2c08f4c8c986a4689a37ca93cf" title="Remember instruction that precedes DBG_VALUE.">ScheduleDAGInstrs::DbgValues</a>.  <br /></td></tr>
<tr class="separator:ac2dafe98c88d43b256622413886e2152 inherit pro_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01b02e76c87211e7084ec17f18a2d16f inherit pro_methods_classllvm_1_1ScheduleDAGMI" id="r_a01b02e76c87211e7084ec17f18a2d16f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a01b02e76c87211e7084ec17f18a2d16f">dumpSchedule</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a01b02e76c87211e7084ec17f18a2d16f inherit pro_methods_classllvm_1_1ScheduleDAGMI"><td class="mdescLeft">&#160;</td><td class="mdescRight">dump the scheduled Sequence.  <br /></td></tr>
<tr class="separator:a01b02e76c87211e7084ec17f18a2d16f inherit pro_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a569fc4139bec0217794e9f830d6ba852 inherit pro_methods_classllvm_1_1ScheduleDAGMI" id="r_a569fc4139bec0217794e9f830d6ba852"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a569fc4139bec0217794e9f830d6ba852">checkSchedLimit</a> ()</td></tr>
<tr class="separator:a569fc4139bec0217794e9f830d6ba852 inherit pro_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d0a0b4903e8d4d12c98b0f43fe83878 inherit pro_methods_classllvm_1_1ScheduleDAGMI" id="r_a6d0a0b4903e8d4d12c98b0f43fe83878"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a6d0a0b4903e8d4d12c98b0f43fe83878">findRootsAndBiasEdges</a> (<a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> * &gt; &amp;TopRoots, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> * &gt; &amp;BotRoots)</td></tr>
<tr class="separator:a6d0a0b4903e8d4d12c98b0f43fe83878 inherit pro_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90ffd918ef80c711049758b2064e15c4 inherit pro_methods_classllvm_1_1ScheduleDAGMI" id="r_a90ffd918ef80c711049758b2064e15c4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a90ffd918ef80c711049758b2064e15c4">releaseSucc</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classllvm_1_1SDep.html">SDep</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">SuccEdge</a>)</td></tr>
<tr class="memdesc:a90ffd918ef80c711049758b2064e15c4 inherit pro_methods_classllvm_1_1ScheduleDAGMI"><td class="mdescLeft">&#160;</td><td class="mdescRight">ReleaseSucc - Decrement the NumPredsLeft count of a successor.  <br /></td></tr>
<tr class="separator:a90ffd918ef80c711049758b2064e15c4 inherit pro_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf56d667066b39177a3c0f134d759d98 inherit pro_methods_classllvm_1_1ScheduleDAGMI" id="r_acf56d667066b39177a3c0f134d759d98"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#acf56d667066b39177a3c0f134d759d98">releaseSuccessors</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU)</td></tr>
<tr class="memdesc:acf56d667066b39177a3c0f134d759d98 inherit pro_methods_classllvm_1_1ScheduleDAGMI"><td class="mdescLeft">&#160;</td><td class="mdescRight">releaseSuccessors - Call releaseSucc on each of SU's successors.  <br /></td></tr>
<tr class="separator:acf56d667066b39177a3c0f134d759d98 inherit pro_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c51776d4e512a7f24d5b5d601c31016 inherit pro_methods_classllvm_1_1ScheduleDAGMI" id="r_a1c51776d4e512a7f24d5b5d601c31016"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a1c51776d4e512a7f24d5b5d601c31016">releasePred</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classllvm_1_1SDep.html">SDep</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">PredEdge</a>)</td></tr>
<tr class="memdesc:a1c51776d4e512a7f24d5b5d601c31016 inherit pro_methods_classllvm_1_1ScheduleDAGMI"><td class="mdescLeft">&#160;</td><td class="mdescRight">ReleasePred - Decrement the NumSuccsLeft count of a predecessor.  <br /></td></tr>
<tr class="separator:a1c51776d4e512a7f24d5b5d601c31016 inherit pro_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25f9975b56fe38f7a8bb4d10b7f6f5ea inherit pro_methods_classllvm_1_1ScheduleDAGMI" id="r_a25f9975b56fe38f7a8bb4d10b7f6f5ea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a25f9975b56fe38f7a8bb4d10b7f6f5ea">releasePredecessors</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU)</td></tr>
<tr class="memdesc:a25f9975b56fe38f7a8bb4d10b7f6f5ea inherit pro_methods_classllvm_1_1ScheduleDAGMI"><td class="mdescLeft">&#160;</td><td class="mdescRight">releasePredecessors - Call releasePred on each of SU's predecessors.  <br /></td></tr>
<tr class="separator:a25f9975b56fe38f7a8bb4d10b7f6f5ea inherit pro_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_methods_classllvm_1_1ScheduleDAGInstrs"><td colspan="2" onclick="javascript:dynsection.toggleInherit('pro_methods_classllvm_1_1ScheduleDAGInstrs')"><img src="closed.png" alt="-"/>&#160;Protected Member Functions inherited from <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html">llvm::ScheduleDAGInstrs</a></td></tr>
<tr class="memitem:a2e28b826aaa73d2dacf89ba8f8c775d1 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a2e28b826aaa73d2dacf89ba8f8c775d1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a2e28b826aaa73d2dacf89ba8f8c775d1">reduceHugeMemNodeMaps</a> (<a class="el" href="classScheduleDAGInstrs_1_1Value2SUsMap.html">Value2SUsMap</a> &amp;<a class="el" href="HexagonStoreWidening_8cpp.html#a7d2c711a42f51c1f7b3ce3f8f560fa74">stores</a>, <a class="el" href="classScheduleDAGInstrs_1_1Value2SUsMap.html">Value2SUsMap</a> &amp;loads, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)</td></tr>
<tr class="memdesc:a2e28b826aaa73d2dacf89ba8f8c775d1 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reduces maps in FIFO order, by N SUs.  <br /></td></tr>
<tr class="separator:a2e28b826aaa73d2dacf89ba8f8c775d1 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee33e06ea8865a2fb2bf229325c07194 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs" id="r_aee33e06ea8865a2fb2bf229325c07194"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#aee33e06ea8865a2fb2bf229325c07194">addChainDependency</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">SUa</a>, <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">SUb</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06a2d68d32ff95cd10b4899c2823ec28e97">Latency</a>=0)</td></tr>
<tr class="memdesc:aee33e06ea8865a2fb2bf229325c07194 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Adds a chain edge between SUa and SUb, but only if both <a class="el" href="classllvm_1_1AAResults.html">AAResults</a> and <a class="el" href="classllvm_1_1Target.html" title="Target - Wrapper for Target specific information.">Target</a> fail to deny the dependency.  <br /></td></tr>
<tr class="separator:aee33e06ea8865a2fb2bf229325c07194 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48e69d6ef017966f2a55dbf4d1d0b193 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a48e69d6ef017966f2a55dbf4d1d0b193"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a48e69d6ef017966f2a55dbf4d1d0b193">addChainDependencies</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a8e1e9d0b1c64c405c0e99288f9225bd5">SUList</a> &amp;SUs, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06a2d68d32ff95cd10b4899c2823ec28e97">Latency</a>)</td></tr>
<tr class="memdesc:a48e69d6ef017966f2a55dbf4d1d0b193 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Adds dependencies as needed from all SUs in list to SU.  <br /></td></tr>
<tr class="separator:a48e69d6ef017966f2a55dbf4d1d0b193 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe11e438e3ecc0381047e0e01958fea0 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs" id="r_afe11e438e3ecc0381047e0e01958fea0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#afe11e438e3ecc0381047e0e01958fea0">addChainDependencies</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classScheduleDAGInstrs_1_1Value2SUsMap.html">Value2SUsMap</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Val2SUsMap</a>)</td></tr>
<tr class="memdesc:afe11e438e3ecc0381047e0e01958fea0 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Adds dependencies as needed from all SUs in map, to SU.  <br /></td></tr>
<tr class="separator:afe11e438e3ecc0381047e0e01958fea0 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14962363da4c4a48ad6646cb05f49b77 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a14962363da4c4a48ad6646cb05f49b77"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a14962363da4c4a48ad6646cb05f49b77">addChainDependencies</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classScheduleDAGInstrs_1_1Value2SUsMap.html">Value2SUsMap</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Val2SUsMap</a>, <a class="el" href="namespacellvm.html#ad18871060ac1b051c7322cc6ad71e11c">ValueType</a> V)</td></tr>
<tr class="memdesc:a14962363da4c4a48ad6646cb05f49b77 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Adds dependencies as needed to SU, from all SUs mapped to V.  <br /></td></tr>
<tr class="separator:a14962363da4c4a48ad6646cb05f49b77 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cfd9da0e5724aa91bf1767dc1e2515e inherit pro_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a2cfd9da0e5724aa91bf1767dc1e2515e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a2cfd9da0e5724aa91bf1767dc1e2515e">addBarrierChain</a> (<a class="el" href="classScheduleDAGInstrs_1_1Value2SUsMap.html">Value2SUsMap</a> &amp;map)</td></tr>
<tr class="memdesc:a2cfd9da0e5724aa91bf1767dc1e2515e inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Adds barrier chain edges from all SUs in map, and then clear the map.  <br /></td></tr>
<tr class="separator:a2cfd9da0e5724aa91bf1767dc1e2515e inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac483efdc6c5ab7a20f776b77f986b6cf inherit pro_methods_classllvm_1_1ScheduleDAGInstrs" id="r_ac483efdc6c5ab7a20f776b77f986b6cf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ac483efdc6c5ab7a20f776b77f986b6cf">insertBarrierChain</a> (<a class="el" href="classScheduleDAGInstrs_1_1Value2SUsMap.html">Value2SUsMap</a> &amp;map)</td></tr>
<tr class="memdesc:ac483efdc6c5ab7a20f776b77f986b6cf inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Inserts a barrier chain in a huge region, far below current SU.  <br /></td></tr>
<tr class="separator:ac483efdc6c5ab7a20f776b77f986b6cf inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a705a0975de8335b0b6bdbbae165e8f5c inherit pro_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a705a0975de8335b0b6bdbbae165e8f5c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a705a0975de8335b0b6bdbbae165e8f5c">initSUnits</a> ()</td></tr>
<tr class="memdesc:a705a0975de8335b0b6bdbbae165e8f5c inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Creates an <a class="el" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG.">SUnit</a> for each real instruction, numbered in top-down topological order.  <br /></td></tr>
<tr class="separator:a705a0975de8335b0b6bdbbae165e8f5c inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56fbc3f460289602ce8a51538ebc1e26 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a56fbc3f460289602ce8a51538ebc1e26"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a56fbc3f460289602ce8a51538ebc1e26">addPhysRegDataDeps</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">OperIdx</a>)</td></tr>
<tr class="memdesc:a56fbc3f460289602ce8a51538ebc1e26 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">MO is an operand of SU's instruction that defines a physical register.  <br /></td></tr>
<tr class="separator:a56fbc3f460289602ce8a51538ebc1e26 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e9425c046cf742bfbb9ebb96466d8e5 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a2e9425c046cf742bfbb9ebb96466d8e5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a2e9425c046cf742bfbb9ebb96466d8e5">addPhysRegDeps</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">OperIdx</a>)</td></tr>
<tr class="memdesc:a2e9425c046cf742bfbb9ebb96466d8e5 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Adds register dependencies (data, anti, and output) from this <a class="el" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG.">SUnit</a> to following instructions in the same scheduling region that depend the physical register referenced at OperIdx.  <br /></td></tr>
<tr class="separator:a2e9425c046cf742bfbb9ebb96466d8e5 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10acc9310a21d9a8191d3d84916bdffb inherit pro_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a10acc9310a21d9a8191d3d84916bdffb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a10acc9310a21d9a8191d3d84916bdffb">addVRegDefDeps</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">OperIdx</a>)</td></tr>
<tr class="memdesc:a10acc9310a21d9a8191d3d84916bdffb inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Adds register output and data dependencies from this <a class="el" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG.">SUnit</a> to instructions that occur later in the same scheduling region if they read from or write to the virtual register defined at OperIdx.  <br /></td></tr>
<tr class="separator:a10acc9310a21d9a8191d3d84916bdffb inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f958ee7dc9902af4093fe8fabbabd6e inherit pro_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a0f958ee7dc9902af4093fe8fabbabd6e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a0f958ee7dc9902af4093fe8fabbabd6e">addVRegUseDeps</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">OperIdx</a>)</td></tr>
<tr class="memdesc:a0f958ee7dc9902af4093fe8fabbabd6e inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Adds a register data dependency if the instruction that defines the virtual register used at OperIdx is mapped to an <a class="el" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG.">SUnit</a>.  <br /></td></tr>
<tr class="separator:a0f958ee7dc9902af4093fe8fabbabd6e inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a643ff7dd8c287dd58e75cbe79556e74c inherit pro_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a643ff7dd8c287dd58e75cbe79556e74c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a643ff7dd8c287dd58e75cbe79556e74c">getLaneMaskForMO</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a643ff7dd8c287dd58e75cbe79556e74c inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a mask for which lanes get read/written by the given (register) machine operand.  <br /></td></tr>
<tr class="separator:a643ff7dd8c287dd58e75cbe79556e74c inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb8c24d6929051d24b35af1ef0550e54 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs" id="r_afb8c24d6929051d24b35af1ef0550e54"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#afb8c24d6929051d24b35af1ef0550e54">deadDefHasNoUse</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO)</td></tr>
<tr class="memdesc:afb8c24d6929051d24b35af1ef0550e54 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if the def register in <code>MO</code> has no uses.  <br /></td></tr>
<tr class="separator:afb8c24d6929051d24b35af1ef0550e54 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_methods_classllvm_1_1ScheduleDAG"><td colspan="2" onclick="javascript:dynsection.toggleInherit('pro_methods_classllvm_1_1ScheduleDAG')"><img src="closed.png" alt="-"/>&#160;Protected Member Functions inherited from <a class="el" href="classllvm_1_1ScheduleDAG.html">llvm::ScheduleDAG</a></td></tr>
<tr class="memitem:a917f4d40ed0bbdaf4ab50e5df4de067b inherit pro_methods_classllvm_1_1ScheduleDAG" id="r_a917f4d40ed0bbdaf4ab50e5df4de067b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a917f4d40ed0bbdaf4ab50e5df4de067b">dumpNodeAll</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> &amp;SU) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a917f4d40ed0bbdaf4ab50e5df4de067b inherit pro_methods_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pro-attribs" name="pro-attribs"></a>
Protected Attributes</h2></td></tr>
<tr class="memitem:a9539744d7a0c1681540a64e935b671dd" id="r_a9539744d7a0c1681540a64e935b671dd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1RegisterClassInfo.html">RegisterClassInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9539744d7a0c1681540a64e935b671dd">RegClassInfo</a></td></tr>
<tr class="separator:a9539744d7a0c1681540a64e935b671dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3000d2b281b2c4c46c1afb89e060ce04" id="r_a3000d2b281b2c4c46c1afb89e060ce04"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SchedDFSResult.html">SchedDFSResult</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3000d2b281b2c4c46c1afb89e060ce04">DFSResult</a> = <a class="el" href="classllvm_1_1ilist__node__impl.html">nullptr</a></td></tr>
<tr class="memdesc:a3000d2b281b2c4c46c1afb89e060ce04"><td class="mdescLeft">&#160;</td><td class="mdescRight">Information about DAG subtrees.  <br /></td></tr>
<tr class="separator:a3000d2b281b2c4c46c1afb89e060ce04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeaa92f00c361a14dd3da3992078894f1" id="r_aeaa92f00c361a14dd3da3992078894f1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1BitVector.html">BitVector</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aeaa92f00c361a14dd3da3992078894f1">ScheduledTrees</a></td></tr>
<tr class="separator:aeaa92f00c361a14dd3da3992078894f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8d156802e79e1d8f76dadc3e5d265b5" id="r_ae8d156802e79e1d8f76dadc3e5d265b5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae8d156802e79e1d8f76dadc3e5d265b5">LiveRegionEnd</a></td></tr>
<tr class="separator:ae8d156802e79e1d8f76dadc3e5d265b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a173db28fde5f079ed3dce74bb078551e" id="r_a173db28fde5f079ed3dce74bb078551e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespacellvm.html#a1d9cbced9f5f0b7402f69721fd99597c">VReg2SUnitMultiMap</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a173db28fde5f079ed3dce74bb078551e">VRegUses</a></td></tr>
<tr class="memdesc:a173db28fde5f079ed3dce74bb078551e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maps vregs to the SUnits of their uses in the current scheduling region.  <br /></td></tr>
<tr class="separator:a173db28fde5f079ed3dce74bb078551e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6326ec771a59a9d13a860922f9e21b6c" id="r_a6326ec771a59a9d13a860922f9e21b6c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1PressureDiffs.html">PressureDiffs</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6326ec771a59a9d13a860922f9e21b6c">SUPressureDiffs</a></td></tr>
<tr class="separator:a6326ec771a59a9d13a860922f9e21b6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac46dc81cc2feaf48751834a3dd13e33a" id="r_ac46dc81cc2feaf48751834a3dd13e33a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac46dc81cc2feaf48751834a3dd13e33a">ShouldTrackPressure</a> = false</td></tr>
<tr class="memdesc:ac46dc81cc2feaf48751834a3dd13e33a"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classllvm_1_1Register.html" title="Wrapper class representing virtual and physical registers.">Register</a> pressure in this region computed by initRegPressure.  <br /></td></tr>
<tr class="separator:ac46dc81cc2feaf48751834a3dd13e33a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3dfceb23c208cc886dcd2a82dab9d5c2" id="r_a3dfceb23c208cc886dcd2a82dab9d5c2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3dfceb23c208cc886dcd2a82dab9d5c2">ShouldTrackLaneMasks</a> = false</td></tr>
<tr class="separator:a3dfceb23c208cc886dcd2a82dab9d5c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2d03740fbd63d159d9f7432bfb3de72" id="r_af2d03740fbd63d159d9f7432bfb3de72"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1IntervalPressure.html">IntervalPressure</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af2d03740fbd63d159d9f7432bfb3de72">RegPressure</a></td></tr>
<tr class="separator:af2d03740fbd63d159d9f7432bfb3de72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd3a9c68e31ad35d6468f200facdd0e3" id="r_abd3a9c68e31ad35d6468f200facdd0e3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abd3a9c68e31ad35d6468f200facdd0e3">RPTracker</a></td></tr>
<tr class="separator:abd3a9c68e31ad35d6468f200facdd0e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d37514645e531a608da1d7292057886" id="r_a4d37514645e531a608da1d7292057886"><td class="memItemLeft" align="right" valign="top">std::vector&lt; <a class="el" href="classllvm_1_1PressureChange.html">PressureChange</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4d37514645e531a608da1d7292057886">RegionCriticalPSets</a></td></tr>
<tr class="memdesc:a4d37514645e531a608da1d7292057886"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of pressure sets that exceed the target's pressure limit before scheduling, listed in increasing set ID order.  <br /></td></tr>
<tr class="separator:a4d37514645e531a608da1d7292057886"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5910374e4846726fd055b303893720c0" id="r_a5910374e4846726fd055b303893720c0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1IntervalPressure.html">IntervalPressure</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5910374e4846726fd055b303893720c0">TopPressure</a></td></tr>
<tr class="memdesc:a5910374e4846726fd055b303893720c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">The top of the unscheduled zone.  <br /></td></tr>
<tr class="separator:a5910374e4846726fd055b303893720c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7781c87ae9e210811389a826d7d4835" id="r_af7781c87ae9e210811389a826d7d4835"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af7781c87ae9e210811389a826d7d4835">TopRPTracker</a></td></tr>
<tr class="separator:af7781c87ae9e210811389a826d7d4835"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a842d507c07056303d6aef3eb5acfe2b2" id="r_a842d507c07056303d6aef3eb5acfe2b2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1IntervalPressure.html">IntervalPressure</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a842d507c07056303d6aef3eb5acfe2b2">BotPressure</a></td></tr>
<tr class="memdesc:a842d507c07056303d6aef3eb5acfe2b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">The bottom of the unscheduled zone.  <br /></td></tr>
<tr class="separator:a842d507c07056303d6aef3eb5acfe2b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a461ba62db23baf1682449292b89e4fe1" id="r_a461ba62db23baf1682449292b89e4fe1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a461ba62db23baf1682449292b89e4fe1">BotRPTracker</a></td></tr>
<tr class="separator:a461ba62db23baf1682449292b89e4fe1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57a609e622ec6c168d03da1abbae9b80" id="r_a57a609e622ec6c168d03da1abbae9b80"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a57a609e622ec6c168d03da1abbae9b80">DisconnectedComponentsRenamed</a> = false</td></tr>
<tr class="memdesc:a57a609e622ec6c168d03da1abbae9b80"><td class="mdescLeft">&#160;</td><td class="mdescRight">True if disconnected subregister components are already renamed.  <br /></td></tr>
<tr class="separator:a57a609e622ec6c168d03da1abbae9b80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_attribs_classllvm_1_1ScheduleDAGMI"><td colspan="2" onclick="javascript:dynsection.toggleInherit('pro_attribs_classllvm_1_1ScheduleDAGMI')"><img src="closed.png" alt="-"/>&#160;Protected Attributes inherited from <a class="el" href="classllvm_1_1ScheduleDAGMI.html">llvm::ScheduleDAGMI</a></td></tr>
<tr class="memitem:a79b8428bb41e16b71ae2bb0139bce5eb inherit pro_attribs_classllvm_1_1ScheduleDAGMI" id="r_a79b8428bb41e16b71ae2bb0139bce5eb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1AAResults.html">AAResults</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a79b8428bb41e16b71ae2bb0139bce5eb">AA</a></td></tr>
<tr class="separator:a79b8428bb41e16b71ae2bb0139bce5eb inherit pro_attribs_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d67b1cafa36e90d7060d1da84907885 inherit pro_attribs_classllvm_1_1ScheduleDAGMI" id="r_a9d67b1cafa36e90d7060d1da84907885"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a9d67b1cafa36e90d7060d1da84907885">LIS</a></td></tr>
<tr class="separator:a9d67b1cafa36e90d7060d1da84907885 inherit pro_attribs_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0318c90d99b85c47bc82d9e0844462f6 inherit pro_attribs_classllvm_1_1ScheduleDAGMI" id="r_a0318c90d99b85c47bc82d9e0844462f6"><td class="memItemLeft" align="right" valign="top">std::unique_ptr&lt; <a class="el" href="classllvm_1_1MachineSchedStrategy.html">MachineSchedStrategy</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a0318c90d99b85c47bc82d9e0844462f6">SchedImpl</a></td></tr>
<tr class="separator:a0318c90d99b85c47bc82d9e0844462f6 inherit pro_attribs_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed362d97300c9cd91f179f9c6c31c9ac inherit pro_attribs_classllvm_1_1ScheduleDAGMI" id="r_aed362d97300c9cd91f179f9c6c31c9ac"><td class="memItemLeft" align="right" valign="top">std::vector&lt; std::unique_ptr&lt; <a class="el" href="classllvm_1_1ScheduleDAGMutation.html">ScheduleDAGMutation</a> &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#aed362d97300c9cd91f179f9c6c31c9ac">Mutations</a></td></tr>
<tr class="memdesc:aed362d97300c9cd91f179f9c6c31c9ac inherit pro_attribs_classllvm_1_1ScheduleDAGMI"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ordered list of DAG postprocessing steps.  <br /></td></tr>
<tr class="separator:aed362d97300c9cd91f179f9c6c31c9ac inherit pro_attribs_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8abe1b0d869087bd0c14a6637356dc0 inherit pro_attribs_classllvm_1_1ScheduleDAGMI" id="r_ac8abe1b0d869087bd0c14a6637356dc0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#ac8abe1b0d869087bd0c14a6637356dc0">CurrentTop</a></td></tr>
<tr class="memdesc:ac8abe1b0d869087bd0c14a6637356dc0 inherit pro_attribs_classllvm_1_1ScheduleDAGMI"><td class="mdescLeft">&#160;</td><td class="mdescRight">The top of the unscheduled zone.  <br /></td></tr>
<tr class="separator:ac8abe1b0d869087bd0c14a6637356dc0 inherit pro_attribs_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7435e842606f5db4bca092e5829befc6 inherit pro_attribs_classllvm_1_1ScheduleDAGMI" id="r_a7435e842606f5db4bca092e5829befc6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a7435e842606f5db4bca092e5829befc6">CurrentBottom</a></td></tr>
<tr class="memdesc:a7435e842606f5db4bca092e5829befc6 inherit pro_attribs_classllvm_1_1ScheduleDAGMI"><td class="mdescLeft">&#160;</td><td class="mdescRight">The bottom of the unscheduled zone.  <br /></td></tr>
<tr class="separator:a7435e842606f5db4bca092e5829befc6 inherit pro_attribs_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33503949e135cad03fa91fde0c005649 inherit pro_attribs_classllvm_1_1ScheduleDAGMI" id="r_a33503949e135cad03fa91fde0c005649"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a33503949e135cad03fa91fde0c005649">NextClusterPred</a> = <a class="el" href="classllvm_1_1ilist__node__impl.html">nullptr</a></td></tr>
<tr class="memdesc:a33503949e135cad03fa91fde0c005649 inherit pro_attribs_classllvm_1_1ScheduleDAGMI"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classllvm_1_1Record.html">Record</a> the next node in a scheduled cluster.  <br /></td></tr>
<tr class="separator:a33503949e135cad03fa91fde0c005649 inherit pro_attribs_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2aa5cb48ee16ded1b263483026d08894 inherit pro_attribs_classllvm_1_1ScheduleDAGMI" id="r_a2aa5cb48ee16ded1b263483026d08894"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a2aa5cb48ee16ded1b263483026d08894">NextClusterSucc</a> = <a class="el" href="classllvm_1_1ilist__node__impl.html">nullptr</a></td></tr>
<tr class="separator:a2aa5cb48ee16ded1b263483026d08894 inherit pro_attribs_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3409bf0565e4e88ee547cd3f3c9b49bf inherit pro_attribs_classllvm_1_1ScheduleDAGMI" id="r_a3409bf0565e4e88ee547cd3f3c9b49bf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a3409bf0565e4e88ee547cd3f3c9b49bf">NumInstrsScheduled</a> = 0</td></tr>
<tr class="memdesc:a3409bf0565e4e88ee547cd3f3c9b49bf inherit pro_attribs_classllvm_1_1ScheduleDAGMI"><td class="mdescLeft">&#160;</td><td class="mdescRight">The number of instructions scheduled so far.  <br /></td></tr>
<tr class="separator:a3409bf0565e4e88ee547cd3f3c9b49bf inherit pro_attribs_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td colspan="2" onclick="javascript:dynsection.toggleInherit('pro_attribs_classllvm_1_1ScheduleDAGInstrs')"><img src="closed.png" alt="-"/>&#160;Protected Attributes inherited from <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html">llvm::ScheduleDAGInstrs</a></td></tr>
<tr class="memitem:ad2b3e1939f6f39819ad55c714deefad6 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_ad2b3e1939f6f39819ad55c714deefad6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineLoopInfo.html">MachineLoopInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ad2b3e1939f6f39819ad55c714deefad6">MLI</a></td></tr>
<tr class="separator:ad2b3e1939f6f39819ad55c714deefad6 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2cd9b498508774a2da120d08b8d67cc inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_af2cd9b498508774a2da120d08b8d67cc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#af2cd9b498508774a2da120d08b8d67cc">MFI</a></td></tr>
<tr class="separator:af2cd9b498508774a2da120d08b8d67cc inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb11b650b88a61630eba2a1b2eaa6fd0 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_abb11b650b88a61630eba2a1b2eaa6fd0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1TargetSchedModel.html">TargetSchedModel</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#abb11b650b88a61630eba2a1b2eaa6fd0">SchedModel</a></td></tr>
<tr class="memdesc:abb11b650b88a61630eba2a1b2eaa6fd0 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classllvm_1_1TargetSchedModel.html" title="Provide an instruction scheduling machine model to CodeGen passes.">TargetSchedModel</a> provides an interface to the machine model.  <br /></td></tr>
<tr class="separator:abb11b650b88a61630eba2a1b2eaa6fd0 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf7cb9b8e5dda7b42273e79048f1b8b3 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_adf7cb9b8e5dda7b42273e79048f1b8b3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#adf7cb9b8e5dda7b42273e79048f1b8b3">RemoveKillFlags</a></td></tr>
<tr class="memdesc:adf7cb9b8e5dda7b42273e79048f1b8b3 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">True if the DAG builder should remove kill flags (in preparation for rescheduling).  <br /></td></tr>
<tr class="separator:adf7cb9b8e5dda7b42273e79048f1b8b3 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ad332011e2040d133de24f33cf3f4cd inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_a2ad332011e2040d133de24f33cf3f4cd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a2ad332011e2040d133de24f33cf3f4cd">CanHandleTerminators</a> = false</td></tr>
<tr class="memdesc:a2ad332011e2040d133de24f33cf3f4cd inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">The standard DAG builder does not normally include terminators as DAG nodes because it does not create the necessary dependencies to prevent reordering.  <br /></td></tr>
<tr class="separator:a2ad332011e2040d133de24f33cf3f4cd inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96bb77f51ee973b0613bf5083144fa69 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_a96bb77f51ee973b0613bf5083144fa69"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a96bb77f51ee973b0613bf5083144fa69">TrackLaneMasks</a> = false</td></tr>
<tr class="memdesc:a96bb77f51ee973b0613bf5083144fa69 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Whether lane masks should get tracked.  <br /></td></tr>
<tr class="separator:a96bb77f51ee973b0613bf5083144fa69 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a254403f7804208ade3cb68086201cb7a inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_a254403f7804208ade3cb68086201cb7a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a254403f7804208ade3cb68086201cb7a">BB</a></td></tr>
<tr class="memdesc:a254403f7804208ade3cb68086201cb7a inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">The block in which to insert instructions.  <br /></td></tr>
<tr class="separator:a254403f7804208ade3cb68086201cb7a inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae81ad8ece7681af658742f6d4e2fcfb1 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_ae81ad8ece7681af658742f6d4e2fcfb1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ae81ad8ece7681af658742f6d4e2fcfb1">RegionBegin</a></td></tr>
<tr class="memdesc:ae81ad8ece7681af658742f6d4e2fcfb1 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">The beginning of the range to be scheduled.  <br /></td></tr>
<tr class="separator:ae81ad8ece7681af658742f6d4e2fcfb1 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f74b283acf0dfb537bc387e49344f04 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_a3f74b283acf0dfb537bc387e49344f04"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a3f74b283acf0dfb537bc387e49344f04">RegionEnd</a></td></tr>
<tr class="memdesc:a3f74b283acf0dfb537bc387e49344f04 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">The end of the range to be scheduled.  <br /></td></tr>
<tr class="separator:a3f74b283acf0dfb537bc387e49344f04 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1c8be2ff5fd8eab8091e6ffa40ded8d inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_af1c8be2ff5fd8eab8091e6ffa40ded8d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#af1c8be2ff5fd8eab8091e6ffa40ded8d">NumRegionInstrs</a></td></tr>
<tr class="memdesc:af1c8be2ff5fd8eab8091e6ffa40ded8d inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Instructions in this region (distance(RegionBegin, RegionEnd)).  <br /></td></tr>
<tr class="separator:af1c8be2ff5fd8eab8091e6ffa40ded8d inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a077eef2c61ca462db1800cc506092d38 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_a077eef2c61ca462db1800cc506092d38"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1DenseMap.html">DenseMap</a>&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *, <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> * &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a077eef2c61ca462db1800cc506092d38">MISUnitMap</a></td></tr>
<tr class="memdesc:a077eef2c61ca462db1800cc506092d38 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">After calling BuildSchedGraph, each machine instruction in the current scheduling region is mapped to an <a class="el" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG.">SUnit</a>.  <br /></td></tr>
<tr class="separator:a077eef2c61ca462db1800cc506092d38 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae384109023f32441ff89f13b79be6b89 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_ae384109023f32441ff89f13b79be6b89"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespacellvm.html#a63c43ab5eafe72b53c3d25618c45b6ad">Reg2SUnitsMap</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ae384109023f32441ff89f13b79be6b89">Defs</a></td></tr>
<tr class="memdesc:ae384109023f32441ff89f13b79be6b89 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defs, Uses - Remember where defs and uses of each register are as we iterate upward through the instructions.  <br /></td></tr>
<tr class="separator:ae384109023f32441ff89f13b79be6b89 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0b2bf4940e563082d1d2bf8a9e5521f inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_af0b2bf4940e563082d1d2bf8a9e5521f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespacellvm.html#a63c43ab5eafe72b53c3d25618c45b6ad">Reg2SUnitsMap</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#af0b2bf4940e563082d1d2bf8a9e5521f">Uses</a></td></tr>
<tr class="separator:af0b2bf4940e563082d1d2bf8a9e5521f inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae8addb45cc64764371ace084b48dc51 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_aae8addb45cc64764371ace084b48dc51"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespacellvm.html#a1d9cbced9f5f0b7402f69721fd99597c">VReg2SUnitMultiMap</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#aae8addb45cc64764371ace084b48dc51">CurrentVRegDefs</a></td></tr>
<tr class="memdesc:aae8addb45cc64764371ace084b48dc51 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tracks the last instruction(s) in this region defining each virtual register.  <br /></td></tr>
<tr class="separator:aae8addb45cc64764371ace084b48dc51 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a417ece2bf0f001181401c6c6b210194a inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_a417ece2bf0f001181401c6c6b210194a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespacellvm.html#a6d2caa8eb834330a1f8d4dafeb9bb3d8">VReg2SUnitOperIdxMultiMap</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a417ece2bf0f001181401c6c6b210194a">CurrentVRegUses</a></td></tr>
<tr class="memdesc:a417ece2bf0f001181401c6c6b210194a inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tracks the last instructions in this region using each virtual register.  <br /></td></tr>
<tr class="separator:a417ece2bf0f001181401c6c6b210194a inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc0d83b64990b090c9205e27b5e86b31 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_abc0d83b64990b090c9205e27b5e86b31"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1AAResults.html">AAResults</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#abc0d83b64990b090c9205e27b5e86b31">AAForDep</a> = <a class="el" href="classllvm_1_1ilist__node__impl.html">nullptr</a></td></tr>
<tr class="separator:abc0d83b64990b090c9205e27b5e86b31 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a948f446009b83c0bca40324131e27868 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_a948f446009b83c0bca40324131e27868"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a948f446009b83c0bca40324131e27868">BarrierChain</a> = <a class="el" href="classllvm_1_1ilist__node__impl.html">nullptr</a></td></tr>
<tr class="memdesc:a948f446009b83c0bca40324131e27868 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Remember a generic side-effecting instruction as we proceed.  <br /></td></tr>
<tr class="separator:a948f446009b83c0bca40324131e27868 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad4b383d6bf0b66dd1a20a81505788fd inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_aad4b383d6bf0b66dd1a20a81505788fd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1UndefValue.html">UndefValue</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#aad4b383d6bf0b66dd1a20a81505788fd">UnknownValue</a></td></tr>
<tr class="memdesc:aad4b383d6bf0b66dd1a20a81505788fd inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">For an unanalyzable memory access, this <a class="el" href="classllvm_1_1Value.html" title="LLVM Value Representation.">Value</a> is used in maps.  <br /></td></tr>
<tr class="separator:aad4b383d6bf0b66dd1a20a81505788fd inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cd3eede9e2a32c7139cc5c7c481e08b inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_a8cd3eede9e2a32c7139cc5c7c481e08b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ScheduleDAGTopologicalSort.html">ScheduleDAGTopologicalSort</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a8cd3eede9e2a32c7139cc5c7c481e08b">Topo</a></td></tr>
<tr class="memdesc:a8cd3eede9e2a32c7139cc5c7c481e08b inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Topo - A topological ordering for SUnits which permits fast IsReachable and similar queries.  <br /></td></tr>
<tr class="separator:a8cd3eede9e2a32c7139cc5c7c481e08b inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6837fb2c08f4c8c986a4689a37ca93cf inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_a6837fb2c08f4c8c986a4689a37ca93cf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a6aeb725848d197181f722cec8aa21511">DbgValueVector</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a6837fb2c08f4c8c986a4689a37ca93cf">DbgValues</a></td></tr>
<tr class="memdesc:a6837fb2c08f4c8c986a4689a37ca93cf inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Remember instruction that precedes DBG_VALUE.  <br /></td></tr>
<tr class="separator:a6837fb2c08f4c8c986a4689a37ca93cf inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25ae020b571d18d34d03097d91ca0f40 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_a25ae020b571d18d34d03097d91ca0f40"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a25ae020b571d18d34d03097d91ca0f40">FirstDbgValue</a> = <a class="el" href="classllvm_1_1ilist__node__impl.html">nullptr</a></td></tr>
<tr class="separator:a25ae020b571d18d34d03097d91ca0f40 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab08cd73e241d82e154738462cce16970 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_ab08cd73e241d82e154738462cce16970"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1LivePhysRegs.html">LivePhysRegs</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ab08cd73e241d82e154738462cce16970">LiveRegs</a></td></tr>
<tr class="memdesc:ab08cd73e241d82e154738462cce16970 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set of live physical registers for updating kill flags.  <br /></td></tr>
<tr class="separator:ab08cd73e241d82e154738462cce16970 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="inherited" name="inherited"></a>
Additional Inherited Members</h2></td></tr>
<tr class="inherit_header pub_types_classllvm_1_1ScheduleDAGInstrs"><td colspan="2" onclick="javascript:dynsection.toggleInherit('pub_types_classllvm_1_1ScheduleDAGInstrs')"><img src="closed.png" alt="-"/>&#160;Public Types inherited from <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html">llvm::ScheduleDAGInstrs</a></td></tr>
<tr class="memitem:a8e1e9d0b1c64c405c0e99288f9225bd5 inherit pub_types_classllvm_1_1ScheduleDAGInstrs" id="r_a8e1e9d0b1c64c405c0e99288f9225bd5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">using</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a8e1e9d0b1c64c405c0e99288f9225bd5">SUList</a> = std::list&lt;<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&gt;</td></tr>
<tr class="memdesc:a8e1e9d0b1c64c405c0e99288f9225bd5 inherit pub_types_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">A list of SUnits, used in Value2SUsMap, during DAG construction.  <br /></td></tr>
<tr class="separator:a8e1e9d0b1c64c405c0e99288f9225bd5 inherit pub_types_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_attribs_classllvm_1_1ScheduleDAG"><td colspan="2" onclick="javascript:dynsection.toggleInherit('pub_attribs_classllvm_1_1ScheduleDAG')"><img src="closed.png" alt="-"/>&#160;Public Attributes inherited from <a class="el" href="classllvm_1_1ScheduleDAG.html">llvm::ScheduleDAG</a></td></tr>
<tr class="memitem:a11e4c75a86f0b68953904db71681803c inherit pub_attribs_classllvm_1_1ScheduleDAG" id="r_a11e4c75a86f0b68953904db71681803c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1LLVMTargetMachine.html">LLVMTargetMachine</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a11e4c75a86f0b68953904db71681803c">TM</a></td></tr>
<tr class="memdesc:a11e4c75a86f0b68953904db71681803c inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classllvm_1_1Target.html" title="Target - Wrapper for Target specific information.">Target</a> processor.  <br /></td></tr>
<tr class="separator:a11e4c75a86f0b68953904db71681803c inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a348590624c488b04d0f9e227e6c3960e inherit pub_attribs_classllvm_1_1ScheduleDAG" id="r_a348590624c488b04d0f9e227e6c3960e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a348590624c488b04d0f9e227e6c3960e">TII</a></td></tr>
<tr class="memdesc:a348590624c488b04d0f9e227e6c3960e inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classllvm_1_1Target.html" title="Target - Wrapper for Target specific information.">Target</a> instruction information.  <br /></td></tr>
<tr class="separator:a348590624c488b04d0f9e227e6c3960e inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a418bc6d3f660325fa6d5b9fb269add62 inherit pub_attribs_classllvm_1_1ScheduleDAG" id="r_a418bc6d3f660325fa6d5b9fb269add62"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a418bc6d3f660325fa6d5b9fb269add62">TRI</a></td></tr>
<tr class="memdesc:a418bc6d3f660325fa6d5b9fb269add62 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classllvm_1_1Target.html" title="Target - Wrapper for Target specific information.">Target</a> processor register info.  <br /></td></tr>
<tr class="separator:a418bc6d3f660325fa6d5b9fb269add62 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a3d3d075a208011a24a0918b58d7daa inherit pub_attribs_classllvm_1_1ScheduleDAG" id="r_a5a3d3d075a208011a24a0918b58d7daa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a5a3d3d075a208011a24a0918b58d7daa">MF</a></td></tr>
<tr class="memdesc:a5a3d3d075a208011a24a0918b58d7daa inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="mdescLeft">&#160;</td><td class="mdescRight">Machine function.  <br /></td></tr>
<tr class="separator:a5a3d3d075a208011a24a0918b58d7daa inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b09f4d9c91e25f7bc2ac60b3b929d11 inherit pub_attribs_classllvm_1_1ScheduleDAG" id="r_a1b09f4d9c91e25f7bc2ac60b3b929d11"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a1b09f4d9c91e25f7bc2ac60b3b929d11">MRI</a></td></tr>
<tr class="memdesc:a1b09f4d9c91e25f7bc2ac60b3b929d11 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="mdescLeft">&#160;</td><td class="mdescRight">Virtual/real register map.  <br /></td></tr>
<tr class="separator:a1b09f4d9c91e25f7bc2ac60b3b929d11 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d5aacd5fc7d6a739ce913974ed1e53d inherit pub_attribs_classllvm_1_1ScheduleDAG" id="r_a3d5aacd5fc7d6a739ce913974ed1e53d"><td class="memItemLeft" align="right" valign="top">std::vector&lt; <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a></td></tr>
<tr class="memdesc:a3d5aacd5fc7d6a739ce913974ed1e53d inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="mdescLeft">&#160;</td><td class="mdescRight">The scheduling units.  <br /></td></tr>
<tr class="separator:a3d5aacd5fc7d6a739ce913974ed1e53d inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a521bf68518a92483130a58680716d153 inherit pub_attribs_classllvm_1_1ScheduleDAG" id="r_a521bf68518a92483130a58680716d153"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a521bf68518a92483130a58680716d153">EntrySU</a></td></tr>
<tr class="memdesc:a521bf68518a92483130a58680716d153 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="mdescLeft">&#160;</td><td class="mdescRight">Special node for the region entry.  <br /></td></tr>
<tr class="separator:a521bf68518a92483130a58680716d153 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af81f734d7fb268c95c1c63c399a7c4a6 inherit pub_attribs_classllvm_1_1ScheduleDAG" id="r_af81f734d7fb268c95c1c63c399a7c4a6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#af81f734d7fb268c95c1c63c399a7c4a6">ExitSU</a></td></tr>
<tr class="memdesc:af81f734d7fb268c95c1c63c399a7c4a6 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="mdescLeft">&#160;</td><td class="mdescRight">Special node for the region exit.  <br /></td></tr>
<tr class="separator:af81f734d7fb268c95c1c63c399a7c4a6 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8de65d3a774ee7a23dc72e3d534e6ce6 inherit pub_attribs_classllvm_1_1ScheduleDAG" id="r_a8de65d3a774ee7a23dc72e3d534e6ce6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a8de65d3a774ee7a23dc72e3d534e6ce6">StressSched</a></td></tr>
<tr class="separator:a8de65d3a774ee7a23dc72e3d534e6ce6 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_types_classllvm_1_1ScheduleDAGInstrs"><td colspan="2" onclick="javascript:dynsection.toggleInherit('pro_types_classllvm_1_1ScheduleDAGInstrs')"><img src="closed.png" alt="-"/>&#160;Protected Types inherited from <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html">llvm::ScheduleDAGInstrs</a></td></tr>
<tr class="memitem:a6aeb725848d197181f722cec8aa21511 inherit pro_types_classllvm_1_1ScheduleDAGInstrs" id="r_a6aeb725848d197181f722cec8aa21511"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">using</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a6aeb725848d197181f722cec8aa21511">DbgValueVector</a></td></tr>
<tr class="separator:a6aeb725848d197181f722cec8aa21511 inherit pro_types_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="classllvm_1_1ScheduleDAGMILive.html" title="ScheduleDAGMILive is an implementation of ScheduleDAGInstrs that schedules machine instructions while...">ScheduleDAGMILive</a> is an implementation of <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html" title="A ScheduleDAG for scheduling lists of MachineInstr.">ScheduleDAGInstrs</a> that schedules machine instructions while updating <a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> and tracking regpressure. </p>

<p class="definition">Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00384">384</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="a67da2c9a62e43ae7b66bc5ca91f55a05" name="a67da2c9a62e43ae7b66bc5ca91f55a05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67da2c9a62e43ae7b66bc5ca91f55a05">&#9670;&#160;</a></span>ScheduleDAGMILive()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">llvm::ScheduleDAGMILive::ScheduleDAGMILive </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *</td>          <td class="paramname"><span class="paramname"><em>C</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::unique_ptr&lt; <a class="el" href="classllvm_1_1MachineSchedStrategy.html">MachineSchedStrategy</a> &gt;</td>          <td class="paramname"><span class="paramname"><em>S</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00427">427</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

</div>
</div>
<a id="ada767569b82d6e57bf0b25f5d35d22df" name="ada767569b82d6e57bf0b25f5d35d22df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada767569b82d6e57bf0b25f5d35d22df">&#9670;&#160;</a></span>~ScheduleDAGMILive()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">ScheduleDAGMILive::~ScheduleDAGMILive </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l00944">944</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineScheduler_8h_source.html#l00390">DFSResult</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="a4be5ffcd4f76d433cc753be146a872b7" name="a4be5ffcd4f76d433cc753be146a872b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4be5ffcd4f76d433cc753be146a872b7">&#9670;&#160;</a></span>buildDAGWithRegPressure()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classvoid.html">void</a> ScheduleDAGMILive::buildDAGWithRegPressure </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Call <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ab580983de4f7b69ebcca992be9cb3223" title="Builds SUnits for the current region.">ScheduleDAGInstrs::buildSchedGraph</a> with register pressure tracking enabled. </p>
<p>Build the DAG and setup three register pressure trackers.</p>
<p>This sets up three trackers. RPTracker will cover the entire DAG region, TopTracker and BottomTracker will be initialized to the top and bottom of the DAG region without covereing any unscheduled instruction. </p>

<p class="definition">Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l01276">1276</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineScheduler_8h_source.html#l00267">llvm::ScheduleDAGMI::AA</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00145">llvm::ScheduleDAGInstrs::BB</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00730">llvm::ScheduleDAGInstrs::buildSchedGraph()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00263">llvm::RegPressureTracker::init()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01012">initRegPressure()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00268">llvm::ScheduleDAGMI::LIS</a>, <a class="el" href="MachineScheduler_8h_source.html#l00393">LiveRegionEnd</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00560">llvm::ScheduleDAG::MF</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00874">llvm::RegPressureTracker::recede()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00386">RegClassInfo</a>, <a class="el" href="MachineScheduler_8h_source.html#l00412">RegionCriticalPSets</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00151">llvm::ScheduleDAGInstrs::RegionEnd</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00243">llvm::RegPressureTracker::reset()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00407">RPTracker</a>, <a class="el" href="MachineScheduler_8h_source.html#l00405">ShouldTrackLaneMasks</a>, <a class="el" href="MachineScheduler_8h_source.html#l00404">ShouldTrackPressure</a>, and <a class="el" href="MachineScheduler_8h_source.html#l00401">SUPressureDiffs</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l01216">schedule()</a>, <a class="el" href="SIMachineScheduler_8cpp_source.html#l01899">llvm::SIScheduleDAGMI::schedule()</a>, and <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00191">llvm::VLIWMachineScheduler::schedule()</a>.</p>

</div>
</div>
<a id="a920652e64042f72e913f81f9660b4f2f" name="a920652e64042f72e913f81f9660b4f2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a920652e64042f72e913f81f9660b4f2f">&#9670;&#160;</a></span>collectVRegUses()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classvoid.html">void</a> ScheduleDAGMILive::collectVRegUses </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>SU</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l00948">948</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="SparseMultiSet_8h_source.html#l00319">llvm::SparseMultiSet&lt; ValueT, KeyFunctorT, SparseT &gt;::end()</a>, <a class="el" href="SparseMultiSet_8h_source.html#l00375">llvm::SparseMultiSet&lt; ValueT, KeyFunctorT, SparseT &gt;::find()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00373">llvm::SUnit::getInstr()</a>, <a class="el" href="LaneBitmask_8h_source.html#l00082">llvm::LaneBitmask::getNone()</a>, <a class="el" href="SparseMultiSet_8h_source.html#l00419">llvm::SparseMultiSet&lt; ValueT, KeyFunctorT, SparseT &gt;::insert()</a>, <a class="el" href="Register_8h_source.html#l00071">llvm::Register::isVirtualRegister()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00100">MI</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00139">llvm::ScheduleDAGInstrs::TrackLaneMasks</a>, and <a class="el" href="MachineScheduler_8h_source.html#l00396">VRegUses</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l01012">initRegPressure()</a>.</p>

</div>
</div>
<a id="a7bb19d3e5b68421bc97c3c4b524e7888" name="a7bb19d3e5b68421bc97c3c4b524e7888"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7bb19d3e5b68421bc97c3c4b524e7888">&#9670;&#160;</a></span>computeCyclicCriticalPath()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> ScheduleDAGMILive::computeCyclicCriticalPath </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Compute the cyclic critical path through the DAG. </p>
<p>Compute the max cyclic critical path through the DAG.</p>
<p>The scheduling DAG only provides the critical path for single block loops. To handle loops that span blocks, we could use the vreg path latencies provided by <a class="el" href="classllvm_1_1MachineTraceMetrics.html">MachineTraceMetrics</a> instead. However, <a class="el" href="classllvm_1_1MachineTraceMetrics.html">MachineTraceMetrics</a> is not currently available for use in the scheduler.</p>
<p>The cyclic path estimation identifies a def-use pair that crosses the back edge and considers the depth and height of the nodes. For example, consider the following instruction sequence where each instruction has unit latency and defines an eponymous virtual register:</p>
<p>a-&gt;b(a,c)-&gt;c(b)-&gt;d(c)-&gt;exit</p>
<p>The cyclic critical path is a two cycles: b-&gt;c-&gt;b The acyclic critical path is four cycles: a-&gt;b-&gt;c-&gt;d-&gt;exit LiveOutHeight = height(c) = len(c-&gt;d-&gt;exit) = 2 LiveOutDepth = depth(c) + 1 = len(a-&gt;b-&gt;c) + 1 = 3 LiveInHeight = height(b) + 1 = len(b-&gt;c-&gt;d-&gt;exit) + 1 = 4 LiveInDepth = depth(b) = len(a-&gt;b) = 1</p>
<p>LiveOutDepth - LiveInDepth = 3 - 1 = 2 LiveInHeight - LiveOutHeight = 4 - 2 = 2 CyclicCriticalPath = min(2, 2) = 2</p>
<p>This could be relevant to PostRA scheduling, but is currently implemented assuming <a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a>. </p>

<p class="definition">Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l01335">1335</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00145">llvm::ScheduleDAGInstrs::BB</a>, <a class="el" href="Debug_8cpp_source.html#l00132">llvm::dbgs()</a>, <a class="el" href="AArch64ExpandPseudoInsts_8cpp_source.html#l00100">DefMI</a>, <a class="el" href="SparseMultiSet_8h_source.html#l00319">llvm::SparseMultiSet&lt; ValueT, KeyFunctorT, SparseT &gt;::end()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00564">llvm::ScheduleDAG::ExitSU</a>, <a class="el" href="SparseMultiSet_8h_source.html#l00375">llvm::SparseMultiSet&lt; ValueT, KeyFunctorT, SparseT &gt;::find()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00398">llvm::SUnit::getDepth()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00406">llvm::SUnit::getHeight()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00373">llvm::SUnit::getInstr()</a>, <a class="el" href="LiveIntervals_8h_source.html#l00231">llvm::LiveIntervals::getInstructionFromIndex()</a>, <a class="el" href="LiveIntervals_8h_source.html#l00226">llvm::LiveIntervals::getInstructionIndex()</a>, <a class="el" href="LiveIntervals_8h_source.html#l00114">llvm::LiveIntervals::getInterval()</a>, <a class="el" href="LiveIntervals_8h_source.html#l00241">llvm::LiveIntervals::getMBBEndIdx()</a>, <a class="el" href="RegisterPressure_8h_source.html#l00459">llvm::RegPressureTracker::getPressure()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00390">llvm::ScheduleDAGInstrs::getSUnit()</a>, <a class="el" href="LiveInterval_8h_source.html#l00421">llvm::LiveRange::getVNInfoBefore()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00890">llvm::MachineBasicBlock::isSuccessor()</a>, <a class="el" href="Register_8h_source.html#l00071">llvm::Register::isVirtualRegister()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00268">llvm::ScheduleDAGMI::LIS</a>, <a class="el" href="RegisterPressure_8h_source.html#l00054">llvm::RegisterPressure::LiveOutRegs</a>, <a class="el" href="Debug_8h_source.html#l00122">LLVM_DEBUG</a>, <a class="el" href="iterator__range_8h_source.html#l00053">llvm::make_range()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00264">llvm::SUnit::NodeNum</a>, <a class="el" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>, <a class="el" href="LiveInterval_8h_source.html#l00533">llvm::LiveRange::Query()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00407">RPTracker</a>, and <a class="el" href="MachineScheduler_8h_source.html#l00396">VRegUses</a>.</p>

</div>
</div>
<a id="a21c7721fcb12ebb55872b86d33e61e27" name="a21c7721fcb12ebb55872b86d33e61e27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21c7721fcb12ebb55872b86d33e61e27">&#9670;&#160;</a></span>computeDFSResult()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classvoid.html">void</a> ScheduleDAGMILive::computeDFSResult </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Compute a DFSResult after DAG building is complete, and before any queue comparisons. </p>

<p class="definition">Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l01299">1299</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="BitVector_8h_source.html#l00349">llvm::BitVector::clear()</a>, <a class="el" href="ScheduleDFS_8h_source.html#l00128">llvm::SchedDFSResult::clear()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l01451">llvm::SchedDFSResult::compute()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00390">DFSResult</a>, <a class="el" href="ScheduleDFS_8h_source.html#l00163">llvm::SchedDFSResult::getNumSubtrees()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00143">MinSubtreeSize</a>, <a class="el" href="BitVector_8h_source.html#l00354">llvm::BitVector::resize()</a>, <a class="el" href="ScheduleDFS_8h_source.html#l00136">llvm::SchedDFSResult::resize()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00391">ScheduledTrees</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00562">llvm::ScheduleDAG::SUnits</a>.</p>

</div>
</div>
<a id="add5e3e74f2db8e669b830ae35edc8c02" name="add5e3e74f2db8e669b830ae35edc8c02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add5e3e74f2db8e669b830ae35edc8c02">&#9670;&#160;</a></span>dump()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classvoid.html">void</a> ScheduleDAGMILive::dump </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Reimplemented from <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#aea2d4ef1e00ee834ab155abd18a560e4">llvm::ScheduleDAGInstrs</a>.</p>

<p class="definition">Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l01183">1183</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="Debug_8cpp_source.html#l00132">llvm::dbgs()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00126">llvm::PressureDiff::dump()</a>, <a class="el" href="ScheduleDAG_8cpp_source.html#l00363">llvm::ScheduleDAG::dumpNodeAll()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00563">llvm::ScheduleDAG::EntrySU</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00564">llvm::ScheduleDAG::ExitSU</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00373">llvm::SUnit::getInstr()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00456">getPressureDiff()</a>, <a class="el" href="TargetSchedule_8cpp_source.html#l00085">llvm::TargetSchedModel::mustBeginGroup()</a>, <a class="el" href="TargetSchedule_8cpp_source.html#l00096">llvm::TargetSchedModel::mustEndGroup()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00125">llvm::ScheduleDAGInstrs::SchedModel</a>, <a class="el" href="MachineScheduler_8h_source.html#l00404">ShouldTrackPressure</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00562">llvm::ScheduleDAG::SUnits</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00559">llvm::ScheduleDAG::TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l01216">schedule()</a>, <a class="el" href="SIMachineScheduler_8cpp_source.html#l01899">llvm::SIScheduleDAGMI::schedule()</a>, and <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00191">llvm::VLIWMachineScheduler::schedule()</a>.</p>

</div>
</div>
<a id="a34481791fdd8f5d9131431cb0a1a0c01" name="a34481791fdd8f5d9131431cb0a1a0c01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34481791fdd8f5d9131431cb0a1a0c01">&#9670;&#160;</a></span>enterRegion()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classvoid.html">void</a> ScheduleDAGMILive::enterRegion </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *</td>          <td class="paramname"><span class="paramname"><em>bb</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a></td>          <td class="paramname"><span class="paramname"><em>begin</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a></td>          <td class="paramname"><span class="paramname"><em>end</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>regioninstrs</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implement the <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html" title="A ScheduleDAG for scheduling lists of MachineInstr.">ScheduleDAGInstrs</a> interface for handling the next scheduling region. </p>
<p>enterRegion - Called back from MachineScheduler::runOnMachineFunction after crossing a scheduling boundary.</p>
<p>This covers all instructions in a block, while <a class="el" href="#a1583ce23a69e8a1b4af8065e2019c75f" title="Implement ScheduleDAGInstrs interface for scheduling a sequence of reorderable instructions.">schedule()</a> may only cover a subset.</p>
<p>[begin, end) includes all instructions in the region, including the boundary itself and single-instruction regions that don't get scheduled. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1ScheduleDAGMI.html#a78e3672daf3301153eac2266dbc32885">llvm::ScheduleDAGMI</a>.</p>

<p class="definition">Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l00990">990</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="RegisterPressure_8h_source.html#l00207">llvm::PressureDiffs::clear()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00721">llvm::ScheduleDAGMI::enterRegion()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00393">LiveRegionEnd</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00151">llvm::ScheduleDAGInstrs::RegionEnd</a>, <a class="el" href="MachineScheduler_8h_source.html#l00269">llvm::ScheduleDAGMI::SchedImpl</a>, <a class="el" href="MachineScheduler_8h_source.html#l00405">ShouldTrackLaneMasks</a>, <a class="el" href="MachineScheduler_8h_source.html#l00404">ShouldTrackPressure</a>, and <a class="el" href="MachineScheduler_8h_source.html#l00401">SUPressureDiffs</a>.</p>

<p class="reference">Referenced by <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00283">llvm::GCNIterativeScheduler::enterRegion()</a>, and <a class="el" href="GCNSchedStrategy_8cpp_source.html#l00512">llvm::GCNScheduleDAGMILive::finalizeSchedule()</a>.</p>

</div>
</div>
<a id="ad1a95fae69c6ef3a956f2450e417edcc" name="ad1a95fae69c6ef3a956f2450e417edcc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1a95fae69c6ef3a956f2450e417edcc">&#9670;&#160;</a></span>getBotPressure()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1IntervalPressure.html">IntervalPressure</a> &amp; llvm::ScheduleDAGMILive::getBotPressure </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get current register pressure for the bottom scheduled instructions. </p>

<p class="definition">Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00446">446</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p class="reference">References <a class="el" href="MachineScheduler_8h_source.html#l00419">BotPressure</a>.</p>

</div>
</div>
<a id="a642560b62069c00ff76aa0a3f27a54b0" name="a642560b62069c00ff76aa0a3f27a54b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a642560b62069c00ff76aa0a3f27a54b0">&#9670;&#160;</a></span>getBotRPTracker()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a> &amp; llvm::ScheduleDAGMILive::getBotRPTracker </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00447">447</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p class="reference">References <a class="el" href="MachineScheduler_8h_source.html#l00420">BotRPTracker</a>.</p>

<p class="reference">Referenced by <a class="el" href="GCNSchedStrategy_8cpp_source.html#l00244">llvm::GCNMaxOccupancySchedStrategy::pickNode()</a>, <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00945">llvm::ConvergingVLIWScheduler::pickNode()</a>, and <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00879">llvm::ConvergingVLIWScheduler::pickNodeBidrectional()</a>.</p>

</div>
</div>
<a id="a9e08a30279df354627265dbf5fb9d473" name="a9e08a30279df354627265dbf5fb9d473"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e08a30279df354627265dbf5fb9d473">&#9670;&#160;</a></span>getDFSResult()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SchedDFSResult.html">SchedDFSResult</a> * llvm::ScheduleDAGMILive::getDFSResult </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return a non-null DFS result if the scheduling strategy initialized it. </p>

<p class="definition">Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00468">468</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p class="reference">References <a class="el" href="MachineScheduler_8h_source.html#l00390">DFSResult</a>.</p>

</div>
</div>
<a id="a24c23a8dc39475b1e913e41f1249c9f7" name="a24c23a8dc39475b1e913e41f1249c9f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24c23a8dc39475b1e913e41f1249c9f7">&#9670;&#160;</a></span>getPressureDiff() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1PressureDiff.html">PressureDiff</a> &amp; llvm::ScheduleDAGMILive::getPressureDiff </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *</td>          <td class="paramname"><span class="paramname"><em>SU</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00456">456</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p class="reference">References <a class="el" href="ScheduleDAG_8h_source.html#l00264">llvm::SUnit::NodeNum</a>, and <a class="el" href="MachineScheduler_8h_source.html#l00401">SUPressureDiffs</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l01183">dump()</a>, <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00553">llvm::ConvergingVLIWScheduler::pressureChange()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01115">updatePressureDiffs()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l01087">updateScheduledPressure()</a>.</p>

</div>
</div>
<a id="aa80e188af21b1d7b6ada57dc03a2581e" name="aa80e188af21b1d7b6ada57dc03a2581e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa80e188af21b1d7b6ada57dc03a2581e">&#9670;&#160;</a></span>getPressureDiff() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1PressureDiff.html">PressureDiff</a> &amp; llvm::ScheduleDAGMILive::getPressureDiff </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *</td>          <td class="paramname"><span class="paramname"><em>SU</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00459">459</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p class="reference">References <a class="el" href="ScheduleDAG_8h_source.html#l00264">llvm::SUnit::NodeNum</a>, and <a class="el" href="MachineScheduler_8h_source.html#l00401">SUPressureDiffs</a>.</p>

</div>
</div>
<a id="af06cc7cea58d96c7e069499a976ca8a0" name="af06cc7cea58d96c7e069499a976ca8a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af06cc7cea58d96c7e069499a976ca8a0">&#9670;&#160;</a></span>getRegionCriticalPSets()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::vector&lt; <a class="el" href="classllvm_1_1PressureChange.html">PressureChange</a> &gt; &amp; llvm::ScheduleDAGMILive::getRegionCriticalPSets </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00452">452</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p class="reference">References <a class="el" href="MachineScheduler_8h_source.html#l00412">RegionCriticalPSets</a>.</p>

<p class="reference">Referenced by <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00765">llvm::ConvergingVLIWScheduler::pickNodeFromQueue()</a>, and <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00497">llvm::ConvergingVLIWScheduler::readyQueueVerboseDump()</a>.</p>

</div>
</div>
<a id="ac9bc3efdc06ed731273758563df1b9eb" name="ac9bc3efdc06ed731273758563df1b9eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9bc3efdc06ed731273758563df1b9eb">&#9670;&#160;</a></span>getRegPressure()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1IntervalPressure.html">IntervalPressure</a> &amp; llvm::ScheduleDAGMILive::getRegPressure </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get register pressure for the entire scheduling region before scheduling. </p>

<p class="definition">Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00450">450</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p class="reference">References <a class="el" href="MachineScheduler_8h_source.html#l00406">RegPressure</a>.</p>

<p class="reference">Referenced by <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00253">llvm::ConvergingVLIWScheduler::initialize()</a>, <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00765">llvm::ConvergingVLIWScheduler::pickNodeFromQueue()</a>, and <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00497">llvm::ConvergingVLIWScheduler::readyQueueVerboseDump()</a>.</p>

</div>
</div>
<a id="ae7868cdbf0bc5f751ca5de77b9d85831" name="ae7868cdbf0bc5f751ca5de77b9d85831"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7868cdbf0bc5f751ca5de77b9d85831">&#9670;&#160;</a></span>getScheduledTrees()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1BitVector.html">BitVector</a> &amp; llvm::ScheduleDAGMILive::getScheduledTrees </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00470">470</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p class="reference">References <a class="el" href="MachineScheduler_8h_source.html#l00391">ScheduledTrees</a>.</p>

</div>
</div>
<a id="aefb5c9c3ec4fdd43313202df94e3c3c1" name="aefb5c9c3ec4fdd43313202df94e3c3c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aefb5c9c3ec4fdd43313202df94e3c3c1">&#9670;&#160;</a></span>getTopPressure()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1IntervalPressure.html">IntervalPressure</a> &amp; llvm::ScheduleDAGMILive::getTopPressure </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get current register pressure for the top scheduled instructions. </p>

<p class="definition">Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00442">442</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p class="reference">References <a class="el" href="MachineScheduler_8h_source.html#l00415">TopPressure</a>.</p>

</div>
</div>
<a id="aac50964e02990b51922da2dc47576b64" name="aac50964e02990b51922da2dc47576b64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac50964e02990b51922da2dc47576b64">&#9670;&#160;</a></span>getTopRPTracker()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a> &amp; llvm::ScheduleDAGMILive::getTopRPTracker </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00443">443</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p class="reference">References <a class="el" href="MachineScheduler_8h_source.html#l00416">TopRPTracker</a>.</p>

<p class="reference">Referenced by <a class="el" href="GCNSchedStrategy_8cpp_source.html#l00244">llvm::GCNMaxOccupancySchedStrategy::pickNode()</a>, <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00945">llvm::ConvergingVLIWScheduler::pickNode()</a>, and <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00879">llvm::ConvergingVLIWScheduler::pickNodeBidrectional()</a>.</p>

</div>
</div>
<a id="a91c62f0ae0c40d54d8dd13c703618af4" name="a91c62f0ae0c40d54d8dd13c703618af4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91c62f0ae0c40d54d8dd13c703618af4">&#9670;&#160;</a></span>hasVRegLiveness()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::ScheduleDAGMILive::hasVRegLiveness </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if this DAG supports VReg liveness and RegPressure. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1ScheduleDAGMI.html#a78c0f3feb8a81ca338f843494cff564e">llvm::ScheduleDAGMI</a>.</p>

<p class="definition">Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00436">436</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

</div>
</div>
<a id="a3668b7c35103540be55d96cd68948f43" name="a3668b7c35103540be55d96cd68948f43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3668b7c35103540be55d96cd68948f43">&#9670;&#160;</a></span>initQueues()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classvoid.html">void</a> ScheduleDAGMILive::initQueues </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> * &gt;</td>          <td class="paramname"><span class="paramname"><em>TopRoots</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> * &gt;</td>          <td class="paramname"><span class="paramname"><em>BotRoots</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Release ExitSU predecessors and setup scheduler queues. </p>
<p>Re-position the Top RP tracker in case the region beginning has changed. </p>

<p class="definition">Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l01396">1396</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00275">llvm::ScheduleDAGMI::CurrentTop</a>, <a class="el" href="RegisterPressure_8h_source.html#l00414">llvm::RegPressureTracker::getPos()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00865">llvm::ScheduleDAGMI::initQueues()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00148">llvm::ScheduleDAGInstrs::RegionBegin</a>, <a class="el" href="RegisterPressure_8h_source.html#l00420">llvm::RegPressureTracker::setPos()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00404">ShouldTrackPressure</a>, and <a class="el" href="MachineScheduler_8h_source.html#l00416">TopRPTracker</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l01216">schedule()</a>, <a class="el" href="SIMachineScheduler_8cpp_source.html#l01899">llvm::SIScheduleDAGMI::schedule()</a>, and <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00191">llvm::VLIWMachineScheduler::schedule()</a>.</p>

</div>
</div>
<a id="a86daf2b1fb72fdd9a8785a4042ac1457" name="a86daf2b1fb72fdd9a8785a4042ac1457"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86daf2b1fb72fdd9a8785a4042ac1457">&#9670;&#160;</a></span>initRegPressure()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classvoid.html">void</a> ScheduleDAGMILive::initRegPressure </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l01012">1012</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="RegisterPressure_8cpp_source.html#l00707">llvm::RegPressureTracker::addLiveRegs()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00145">llvm::ScheduleDAGInstrs::BB</a>, <a class="el" href="MachineScheduler_8h_source.html#l00420">BotRPTracker</a>, <a class="el" href="SparseMultiSet_8h_source.html#l00342">llvm::SparseMultiSet&lt; ValueT, KeyFunctorT, SparseT &gt;::clear()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00331">llvm::RegPressureTracker::closeBottom()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00343">llvm::RegPressureTracker::closeRegion()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00319">llvm::RegPressureTracker::closeTop()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00948">collectVRegUses()</a>, <a class="el" href="Debug_8cpp_source.html#l00132">llvm::dbgs()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00117">llvm::RegPressureTracker::dump()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00081">llvm::dumpRegSetPressure()</a>, <a class="el" href="ArrayRef_8h_source.html#l00151">llvm::ArrayRef&lt; T &gt;::empty()</a>, <a class="el" href="RegisterPressure_8h_source.html#l00455">llvm::RegPressureTracker::getLiveThru()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00757">llvm::MachineRegisterInfo::getNumVirtRegs()</a>, <a class="el" href="RegisterPressure_8h_source.html#l00414">llvm::RegPressureTracker::getPos()</a>, <a class="el" href="RegisterPressure_8h_source.html#l00459">llvm::RegPressureTracker::getPressure()</a>, <a class="el" href="RegisterClassInfo_8h_source.html#l00137">llvm::RegisterClassInfo::getRegPressureSetLimit()</a>, <a class="el" href="classllvm_1_1TargetRegisterInfo.html#a54ba3e13db9b9b69e1207e91a66e852b">llvm::TargetRegisterInfo::getRegPressureSetName()</a>, <a class="el" href="RegisterPressure_8h_source.html#l00464">llvm::RegPressureTracker::getRegSetPressureAtPos()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00263">llvm::RegPressureTracker::init()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00359">llvm::RegPressureTracker::initLiveThru()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00268">llvm::ScheduleDAGMI::LIS</a>, <a class="el" href="RegisterPressure_8h_source.html#l00053">llvm::RegisterPressure::LiveInRegs</a>, <a class="el" href="RegisterPressure_8h_source.html#l00054">llvm::RegisterPressure::LiveOutRegs</a>, <a class="el" href="MachineScheduler_8h_source.html#l00393">LiveRegionEnd</a>, <a class="el" href="Debug_8h_source.html#l00122">LLVM_DEBUG</a>, <a class="el" href="RegisterPressure_8h_source.html#l00050">llvm::RegisterPressure::MaxSetPressure</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00560">llvm::ScheduleDAG::MF</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00561">llvm::ScheduleDAG::MRI</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00296">priorNonDebug()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00874">llvm::RegPressureTracker::recede()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00386">RegClassInfo</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00148">llvm::ScheduleDAGInstrs::RegionBegin</a>, <a class="el" href="MachineScheduler_8h_source.html#l00412">RegionCriticalPSets</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00151">llvm::ScheduleDAGInstrs::RegionEnd</a>, <a class="el" href="MachineScheduler_8h_source.html#l00407">RPTracker</a>, <a class="el" href="SparseMultiSet_8h_source.html#l00202">llvm::SparseMultiSet&lt; ValueT, KeyFunctorT, SparseT &gt;::setUniverse()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00405">ShouldTrackLaneMasks</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00562">llvm::ScheduleDAG::SUnits</a>, <a class="el" href="MachineScheduler_8h_source.html#l00416">TopRPTracker</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00559">llvm::ScheduleDAG::TRI</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01115">updatePressureDiffs()</a>, and <a class="el" href="MachineScheduler_8h_source.html#l00396">VRegUses</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l01276">buildDAGWithRegPressure()</a>.</p>

</div>
</div>
<a id="a87daf83eb223263e4c8766d10aa911be" name="a87daf83eb223263e4c8766d10aa911be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87daf83eb223263e4c8766d10aa911be">&#9670;&#160;</a></span>isTrackingPressure()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::ScheduleDAGMILive::isTrackingPressure </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if register pressure tracking is enabled. </p>

<p class="definition">Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00439">439</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p class="reference">References <a class="el" href="MachineScheduler_8h_source.html#l00404">ShouldTrackPressure</a>.</p>

<p class="reference">Referenced by <a class="el" href="PPCMachineScheduler_8cpp_source.html#l00049">llvm::PPCPreRASchedStrategy::tryCandidate()</a>.</p>

</div>
</div>
<a id="a1583ce23a69e8a1b4af8065e2019c75f" name="a1583ce23a69e8a1b4af8065e2019c75f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1583ce23a69e8a1b4af8065e2019c75f">&#9670;&#160;</a></span>schedule()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classvoid.html">void</a> ScheduleDAGMILive::schedule </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implement <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html" title="A ScheduleDAG for scheduling lists of MachineInstr.">ScheduleDAGInstrs</a> interface for scheduling a sequence of reorderable instructions. </p>
<p>schedule - Called back from MachineScheduler::runOnMachineFunction after setting up the current scheduling region.</p>
<p>[RegionBegin, RegionEnd) only includes instructions that have DAG nodes, not scheduling boundaries.</p>
<p>This is a skeletal driver, with all the functionality pushed into helpers, so that it can be easily extended by experimental schedulers. Generally, implementing <a class="el" href="classllvm_1_1MachineSchedStrategy.html" title="MachineSchedStrategy - Interface to the scheduling algorithm used by ScheduleDAGMI.">MachineSchedStrategy</a> should be sufficient to implement a new scheduling algorithm. However, if a scheduler further subclasses <a class="el" href="classllvm_1_1ScheduleDAGMILive.html" title="ScheduleDAGMILive is an implementation of ScheduleDAGInstrs that schedules machine instructions while...">ScheduleDAGMILive</a> then it will want to override this virtual method in order to update any specialized state. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1ScheduleDAGMI.html#a5d7e71cf32573e6b1762b5a1d82a1cf5">llvm::ScheduleDAGMI</a>.</p>

<p>Reimplemented in <a class="el" href="classllvm_1_1SIScheduleDAGMI.html#a543aa30430f7e566cc4baa20b271f377">llvm::SIScheduleDAGMI</a>, and <a class="el" href="classllvm_1_1VLIWMachineScheduler.html#ad25e72e64bc7ed157b69c60e85b4061e">llvm::VLIWMachineScheduler</a>.</p>

<p class="definition">Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l01216">1216</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00277">llvm::ScheduleDAGInstrs::begin()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01276">buildDAGWithRegPressure()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00751">llvm::ScheduleDAGMI::checkSchedLimit()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00278">llvm::ScheduleDAGMI::CurrentBottom</a>, <a class="el" href="MachineScheduler_8h_source.html#l00275">llvm::ScheduleDAGMI::CurrentTop</a>, <a class="el" href="Debug_8cpp_source.html#l00132">llvm::dbgs()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00390">DFSResult</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01183">dump()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00929">llvm::ScheduleDAGMI::dumpSchedule()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00846">llvm::ScheduleDAGMI::findRootsAndBiasEdges()</a>, <a class="el" href="BasicAliasAnalysis_8cpp_source.html#l00773">getParent()</a>, <a class="el" href="ScheduleDFS_8h_source.html#l00169">llvm::SchedDFSResult::getSubtreeID()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01396">initQueues()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00284">llvm::SUnit::isScheduled</a>, <a class="el" href="Debug_8h_source.html#l00122">LLVM_DEBUG</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00906">llvm::ScheduleDAGMI::placeDebugValues()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00840">llvm::ScheduleDAGMI::postprocessDAG()</a>, <a class="el" href="MachineScheduler_8cpp.html#aa9da557a0cd0b5857abecb25f56d3154">PrintDAGs</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00107">llvm::printMBBReference()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00269">llvm::ScheduleDAGMI::SchedImpl</a>, <a class="el" href="MachineScheduler_8h_source.html#l00391">ScheduledTrees</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01406">scheduleMI()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l01497">llvm::SchedDFSResult::scheduleTree()</a>, <a class="el" href="BitVector_8h_source.html#l00380">llvm::BitVector::set()</a>, <a class="el" href="BitVector_8h_source.html#l00484">llvm::BitVector::test()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00895">llvm::ScheduleDAGMI::updateQueues()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l03903">llvm::ScheduleDAGMI::viewGraph()</a>, and <a class="el" href="MachineScheduler_8cpp.html#a1fe79e032772af3d9c90a7bbcb29f434">ViewMISchedDAGs</a>.</p>

<p class="reference">Referenced by <a class="el" href="GCNSchedStrategy_8cpp_source.html#l00298">llvm::GCNScheduleDAGMILive::schedule()</a>.</p>

</div>
</div>
<a id="a04a2c04f918397dbac27a79e58807136" name="a04a2c04f918397dbac27a79e58807136"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04a2c04f918397dbac27a79e58807136">&#9670;&#160;</a></span>scheduleMI()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classvoid.html">void</a> ScheduleDAGMILive::scheduleMI </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *</td>          <td class="paramname"><span class="paramname"><em>SU</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>IsTopNode</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Move an instruction and update register pressure. </p>

<p class="definition">Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l01406">1406</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="RegisterPressure_8cpp_source.html#l00601">llvm::RegisterOperands::adjustLaneLiveness()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00948">llvm::RegPressureTracker::advance()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00420">BotRPTracker</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00570">llvm::RegisterOperands::collect()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00278">llvm::ScheduleDAGMI::CurrentBottom</a>, <a class="el" href="MachineScheduler_8h_source.html#l00275">llvm::ScheduleDAGMI::CurrentTop</a>, <a class="el" href="Debug_8cpp_source.html#l00132">llvm::dbgs()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00581">llvm::RegisterOperands::detectDeadDefs()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00081">llvm::dumpRegSetPressure()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00373">llvm::SUnit::getInstr()</a>, <a class="el" href="LiveIntervals_8h_source.html#l00226">llvm::LiveIntervals::getInstructionIndex()</a>, <a class="el" href="RegisterPressure_8h_source.html#l00414">llvm::RegPressureTracker::getPos()</a>, <a class="el" href="RegisterPressure_8h_source.html#l00459">llvm::RegPressureTracker::getPressure()</a>, <a class="el" href="RegisterPressure_8h_source.html#l00464">llvm::RegPressureTracker::getRegSetPressureAtPos()</a>, <a class="el" href="SlotIndexes_8h_source.html#l00254">llvm::SlotIndex::getRegSlot()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00449">llvm::SUnit::isBottomReady()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00446">llvm::SUnit::isTopReady()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00268">llvm::ScheduleDAGMI::LIS</a>, <a class="el" href="Debug_8h_source.html#l00122">LLVM_DEBUG</a>, <a class="el" href="RegisterPressure_8h_source.html#l00050">llvm::RegisterPressure::MaxSetPressure</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00100">MI</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00733">llvm::ScheduleDAGMI::moveInstruction()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00561">llvm::ScheduleDAG::MRI</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00317">nextIfDebug()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00296">priorNonDebug()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00874">llvm::RegPressureTracker::recede()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00853">llvm::RegPressureTracker::recedeSkipDebugValues()</a>, <a class="el" href="RegisterPressure_8h_source.html#l00420">llvm::RegPressureTracker::setPos()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00405">ShouldTrackLaneMasks</a>, <a class="el" href="MachineScheduler_8h_source.html#l00404">ShouldTrackPressure</a>, <a class="el" href="MachineScheduler_8h_source.html#l00416">TopRPTracker</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00559">llvm::ScheduleDAG::TRI</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01115">updatePressureDiffs()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l01087">updateScheduledPressure()</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l01216">schedule()</a>, <a class="el" href="SIMachineScheduler_8cpp_source.html#l01899">llvm::SIScheduleDAGMI::schedule()</a>, and <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00191">llvm::VLIWMachineScheduler::schedule()</a>.</p>

</div>
</div>
<a id="a3b9bb9bd4b3922f0b8704eec7287b914" name="a3b9bb9bd4b3922f0b8704eec7287b914"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b9bb9bd4b3922f0b8704eec7287b914">&#9670;&#160;</a></span>updatePressureDiffs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classvoid.html">void</a> ScheduleDAGMILive::updatePressureDiffs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="structllvm_1_1RegisterMaskPair.html">RegisterMaskPair</a> &gt;</td>          <td class="paramname"><span class="paramname"><em>LiveUses</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Update the <a class="el" href="classllvm_1_1PressureDiff.html" title="List of PressureChanges in order of increasing, unique PSetID.">PressureDiff</a> array for liveness after scheduling this instruction. </p>
<p>FIXME: Currently assuming single-use physregs.</p>

<p class="definition">Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l01115">1115</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00145">llvm::ScheduleDAGInstrs::BB</a>, <a class="el" href="MachineScheduler_8h_source.html#l00420">BotRPTracker</a>, <a class="el" href="Debug_8cpp_source.html#l00132">llvm::dbgs()</a>, <a class="el" href="SparseMultiSet_8h_source.html#l00319">llvm::SparseMultiSet&lt; ValueT, KeyFunctorT, SparseT &gt;::end()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00264">llvm::MachineBasicBlock::end()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00564">llvm::ScheduleDAG::ExitSU</a>, <a class="el" href="SparseMultiSet_8h_source.html#l00375">llvm::SparseMultiSet&lt; ValueT, KeyFunctorT, SparseT &gt;::find()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00373">llvm::SUnit::getInstr()</a>, <a class="el" href="LiveIntervals_8h_source.html#l00226">llvm::LiveIntervals::getInstructionIndex()</a>, <a class="el" href="LiveIntervals_8h_source.html#l00114">llvm::LiveIntervals::getInterval()</a>, <a class="el" href="LiveIntervals_8h_source.html#l00241">llvm::LiveIntervals::getMBBEndIdx()</a>, <a class="el" href="RegisterPressure_8h_source.html#l00414">llvm::RegPressureTracker::getPos()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00456">getPressureDiff()</a>, <a class="el" href="LiveInterval_8h_source.html#l00421">llvm::LiveRange::getVNInfoBefore()</a>, <a class="el" href="MD5_8cpp_source.html#l00059">I</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00284">llvm::SUnit::isScheduled</a>, <a class="el" href="Register_8h_source.html#l00071">llvm::Register::isVirtualRegister()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00268">llvm::ScheduleDAGMI::LIS</a>, <a class="el" href="Debug_8h_source.html#l00122">LLVM_DEBUG</a>, <a class="el" href="iterator__range_8h_source.html#l00053">llvm::make_range()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00561">llvm::ScheduleDAG::MRI</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00317">nextIfDebug()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00264">llvm::SUnit::NodeNum</a>, <a class="el" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>, <a class="el" href="LaneBitmask_8h_source.html#l00093">llvm::PrintLaneMask()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00110">llvm::printReg()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00164">llvm::printVRegOrUnit()</a>, <a class="el" href="LiveInterval_8h_source.html#l00533">llvm::LiveRange::Query()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00405">ShouldTrackLaneMasks</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00559">llvm::ScheduleDAG::TRI</a>, and <a class="el" href="MachineScheduler_8h_source.html#l00396">VRegUses</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l01012">initRegPressure()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l01406">scheduleMI()</a>.</p>

</div>
</div>
<a id="a556d08e5789e4c99bb9c24aa4e226f9b" name="a556d08e5789e4c99bb9c24aa4e226f9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a556d08e5789e4c99bb9c24aa4e226f9b">&#9670;&#160;</a></span>updateScheduledPressure()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classvoid.html">void</a> ScheduleDAGMILive::updateScheduledPressure </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *</td>          <td class="paramname"><span class="paramname"><em>SU</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::vector&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>NewMaxPressure</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l01086">1086</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineScheduler_8h_source.html#l00420">BotRPTracker</a>, <a class="el" href="Debug_8cpp_source.html#l00132">llvm::dbgs()</a>, <a class="el" href="RegisterPressure_8h_source.html#l00455">llvm::RegPressureTracker::getLiveThru()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00456">getPressureDiff()</a>, <a class="el" href="RegisterClassInfo_8h_source.html#l00137">llvm::RegisterClassInfo::getRegPressureSetLimit()</a>, <a class="el" href="classllvm_1_1TargetRegisterInfo.html#a54ba3e13db9b9b69e1207e91a66e852b">llvm::TargetRegisterInfo::getRegPressureSetName()</a>, <a class="el" href="Debug_8h_source.html#l00122">LLVM_DEBUG</a>, <a class="el" href="MachineScheduler_8h_source.html#l00386">RegClassInfo</a>, <a class="el" href="MachineScheduler_8h_source.html#l00412">RegionCriticalPSets</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00559">llvm::ScheduleDAG::TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l01406">scheduleMI()</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="a842d507c07056303d6aef3eb5acfe2b2" name="a842d507c07056303d6aef3eb5acfe2b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a842d507c07056303d6aef3eb5acfe2b2">&#9670;&#160;</a></span>BotPressure</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structllvm_1_1IntervalPressure.html">IntervalPressure</a> llvm::ScheduleDAGMILive::BotPressure</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>The bottom of the unscheduled zone. </p>

<p class="definition">Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00419">419</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineScheduler_8h_source.html#l00446">getBotPressure()</a>.</p>

</div>
</div>
<a id="a461ba62db23baf1682449292b89e4fe1" name="a461ba62db23baf1682449292b89e4fe1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a461ba62db23baf1682449292b89e4fe1">&#9670;&#160;</a></span>BotRPTracker</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a> llvm::ScheduleDAGMILive::BotRPTracker</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00420">420</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineScheduler_8h_source.html#l00447">getBotRPTracker()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01012">initRegPressure()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01406">scheduleMI()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01115">updatePressureDiffs()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l01087">updateScheduledPressure()</a>.</p>

</div>
</div>
<a id="a3000d2b281b2c4c46c1afb89e060ce04" name="a3000d2b281b2c4c46c1afb89e060ce04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3000d2b281b2c4c46c1afb89e060ce04">&#9670;&#160;</a></span>DFSResult</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SchedDFSResult.html">SchedDFSResult</a>* llvm::ScheduleDAGMILive::DFSResult = <a class="el" href="classllvm_1_1ilist__node__impl.html">nullptr</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Information about DAG subtrees. </p>
<p>If DFSResult is NULL, then SchedulerTrees will be empty. </p>

<p class="definition">Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00390">390</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l01299">computeDFSResult()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00468">getDFSResult()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01216">schedule()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l00944">~ScheduleDAGMILive()</a>.</p>

</div>
</div>
<a id="a57a609e622ec6c168d03da1abbae9b80" name="a57a609e622ec6c168d03da1abbae9b80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57a609e622ec6c168d03da1abbae9b80">&#9670;&#160;</a></span>DisconnectedComponentsRenamed</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::ScheduleDAGMILive::DisconnectedComponentsRenamed = false</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>True if disconnected subregister components are already renamed. </p>
<p>The renaming is only done on demand if lane masks are tracked. </p>

<p class="definition">Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00424">424</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

</div>
</div>
<a id="ae8d156802e79e1d8f76dadc3e5d265b5" name="ae8d156802e79e1d8f76dadc3e5d265b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8d156802e79e1d8f76dadc3e5d265b5">&#9670;&#160;</a></span>LiveRegionEnd</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> llvm::ScheduleDAGMILive::LiveRegionEnd</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00393">393</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l01276">buildDAGWithRegPressure()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00990">enterRegion()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l01012">initRegPressure()</a>.</p>

</div>
</div>
<a id="a9539744d7a0c1681540a64e935b671dd" name="a9539744d7a0c1681540a64e935b671dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9539744d7a0c1681540a64e935b671dd">&#9670;&#160;</a></span>RegClassInfo</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1RegisterClassInfo.html">RegisterClassInfo</a>* llvm::ScheduleDAGMILive::RegClassInfo</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00386">386</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l01276">buildDAGWithRegPressure()</a>, <a class="el" href="HexagonMachineScheduler_8h_source.html#l00099">llvm::VLIWMachineScheduler::getRegClassInfo()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01012">initRegPressure()</a>, <a class="el" href="SIMachineScheduler_8h_source.html#l00445">llvm::SIScheduleDAGMI::initRPTracker()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l01087">updateScheduledPressure()</a>.</p>

</div>
</div>
<a id="a4d37514645e531a608da1d7292057886" name="a4d37514645e531a608da1d7292057886"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d37514645e531a608da1d7292057886">&#9670;&#160;</a></span>RegionCriticalPSets</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::vector&lt;<a class="el" href="classllvm_1_1PressureChange.html">PressureChange</a>&gt; llvm::ScheduleDAGMILive::RegionCriticalPSets</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>List of pressure sets that exceed the target's pressure limit before scheduling, listed in increasing set ID order. </p>
<p>Each pressure set is paired with its max pressure in the currently scheduled regions. </p>

<p class="definition">Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00412">412</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l01276">buildDAGWithRegPressure()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00452">getRegionCriticalPSets()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01012">initRegPressure()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l01087">updateScheduledPressure()</a>.</p>

</div>
</div>
<a id="af2d03740fbd63d159d9f7432bfb3de72" name="af2d03740fbd63d159d9f7432bfb3de72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2d03740fbd63d159d9f7432bfb3de72">&#9670;&#160;</a></span>RegPressure</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structllvm_1_1IntervalPressure.html">IntervalPressure</a> llvm::ScheduleDAGMILive::RegPressure</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00406">406</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineScheduler_8h_source.html#l00450">getRegPressure()</a>.</p>

</div>
</div>
<a id="abd3a9c68e31ad35d6468f200facdd0e3" name="abd3a9c68e31ad35d6468f200facdd0e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd3a9c68e31ad35d6468f200facdd0e3">&#9670;&#160;</a></span>RPTracker</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a> llvm::ScheduleDAGMILive::RPTracker</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00407">407</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l01276">buildDAGWithRegPressure()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01335">computeCyclicCriticalPath()</a>, <a class="el" href="SIMachineScheduler_8h_source.html#l00466">llvm::SIScheduleDAGMI::getInRegs()</a>, <a class="el" href="SIMachineScheduler_8h_source.html#l00474">llvm::SIScheduleDAGMI::getOutRegs()</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00264">llvm::GCNIterativeScheduler::getSchedulePressure()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01012">initRegPressure()</a>, and <a class="el" href="SIMachineScheduler_8h_source.html#l00445">llvm::SIScheduleDAGMI::initRPTracker()</a>.</p>

</div>
</div>
<a id="aeaa92f00c361a14dd3da3992078894f1" name="aeaa92f00c361a14dd3da3992078894f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeaa92f00c361a14dd3da3992078894f1">&#9670;&#160;</a></span>ScheduledTrees</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1BitVector.html">BitVector</a> llvm::ScheduleDAGMILive::ScheduledTrees</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00391">391</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l01299">computeDFSResult()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00470">getScheduledTrees()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l01216">schedule()</a>.</p>

</div>
</div>
<a id="a3dfceb23c208cc886dcd2a82dab9d5c2" name="a3dfceb23c208cc886dcd2a82dab9d5c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3dfceb23c208cc886dcd2a82dab9d5c2">&#9670;&#160;</a></span>ShouldTrackLaneMasks</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::ScheduleDAGMILive::ShouldTrackLaneMasks = false</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00405">405</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l01276">buildDAGWithRegPressure()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00990">enterRegion()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01012">initRegPressure()</a>, <a class="el" href="GCNSchedStrategy_8cpp_source.html#l00298">llvm::GCNScheduleDAGMILive::schedule()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01406">scheduleMI()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l01115">updatePressureDiffs()</a>.</p>

</div>
</div>
<a id="ac46dc81cc2feaf48751834a3dd13e33a" name="ac46dc81cc2feaf48751834a3dd13e33a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac46dc81cc2feaf48751834a3dd13e33a">&#9670;&#160;</a></span>ShouldTrackPressure</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::ScheduleDAGMILive::ShouldTrackPressure = false</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p><a class="el" href="classllvm_1_1Register.html" title="Wrapper class representing virtual and physical registers.">Register</a> pressure in this region computed by initRegPressure. </p>

<p class="definition">Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00404">404</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l01276">buildDAGWithRegPressure()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01183">dump()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00990">enterRegion()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01396">initQueues()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00439">isTrackingPressure()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l01406">scheduleMI()</a>.</p>

</div>
</div>
<a id="a6326ec771a59a9d13a860922f9e21b6c" name="a6326ec771a59a9d13a860922f9e21b6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6326ec771a59a9d13a860922f9e21b6c">&#9670;&#160;</a></span>SUPressureDiffs</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1PressureDiffs.html">PressureDiffs</a> llvm::ScheduleDAGMILive::SUPressureDiffs</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00401">401</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l01276">buildDAGWithRegPressure()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00990">enterRegion()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00456">getPressureDiff()</a>, and <a class="el" href="MachineScheduler_8h_source.html#l00459">getPressureDiff()</a>.</p>

</div>
</div>
<a id="a5910374e4846726fd055b303893720c0" name="a5910374e4846726fd055b303893720c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5910374e4846726fd055b303893720c0">&#9670;&#160;</a></span>TopPressure</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structllvm_1_1IntervalPressure.html">IntervalPressure</a> llvm::ScheduleDAGMILive::TopPressure</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>The top of the unscheduled zone. </p>

<p class="definition">Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00415">415</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineScheduler_8h_source.html#l00442">getTopPressure()</a>.</p>

</div>
</div>
<a id="af7781c87ae9e210811389a826d7d4835" name="af7781c87ae9e210811389a826d7d4835"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7781c87ae9e210811389a826d7d4835">&#9670;&#160;</a></span>TopRPTracker</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a> llvm::ScheduleDAGMILive::TopRPTracker</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00416">416</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineScheduler_8h_source.html#l00443">getTopRPTracker()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01396">initQueues()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01012">initRegPressure()</a>, <a class="el" href="SIMachineScheduler_8cpp_source.html#l01899">llvm::SIScheduleDAGMI::schedule()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l01406">scheduleMI()</a>.</p>

</div>
</div>
<a id="a173db28fde5f079ed3dce74bb078551e" name="a173db28fde5f079ed3dce74bb078551e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a173db28fde5f079ed3dce74bb078551e">&#9670;&#160;</a></span>VRegUses</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespacellvm.html#a1d9cbced9f5f0b7402f69721fd99597c">VReg2SUnitMultiMap</a> llvm::ScheduleDAGMILive::VRegUses</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Maps vregs to the SUnits of their uses in the current scheduling region. </p>

<p class="definition">Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00396">396</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l00948">collectVRegUses()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01335">computeCyclicCriticalPath()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01012">initRegPressure()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l01115">updatePressureDiffs()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>include/llvm/CodeGen/<a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a></li>
<li>lib/CodeGen/<a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Feb 20 2024 14:07:43 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0
</small></address>
</body>
</html>
