{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1524127291796 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "reactiongame 5M1270ZT144C5 " "Selected device 5M1270ZT144C5 for design \"reactiongame\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1524127291799 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1524127291856 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1524127291856 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1524127291899 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1524127291903 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT144C5 " "Device 5M240ZT144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1524127292052 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT144I5 " "Device 5M240ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1524127292052 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZT144C5 " "Device 5M570ZT144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1524127292052 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZT144I5 " "Device 5M570ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1524127292052 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M1270ZT144I5 " "Device 5M1270ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1524127292052 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1524127292052 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1524127292114 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "reactiongame.sdc " "Synopsys Design Constraints File file not found: 'reactiongame.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1524127292115 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1524127292116 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1524127292124 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1524127292124 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 22 clocks " "Found 22 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1524127292125 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1524127292125 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          CLK " "   1.000          CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1524127292125 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 debouncer:s0\|counter:c\|c2:T1\|my_dff:D\|Q " "   1.000 debouncer:s0\|counter:c\|c2:T1\|my_dff:D\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1524127292125 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 debouncer:s0\|counter:c\|c2:T2\|my_dff:D\|Q " "   1.000 debouncer:s0\|counter:c\|c2:T2\|my_dff:D\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1524127292125 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 debouncer:s0\|counter:c\|c16:S1\|c2:T1\|my_dff:D\|Q " "   1.000 debouncer:s0\|counter:c\|c16:S1\|c2:T1\|my_dff:D\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1524127292125 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 debouncer:s0\|counter:c\|c16:S1\|c2:T2\|my_dff:D\|Q " "   1.000 debouncer:s0\|counter:c\|c16:S1\|c2:T2\|my_dff:D\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1524127292125 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 debouncer:s0\|counter:c\|c16:S1\|c2:T3\|my_dff:D\|Q " "   1.000 debouncer:s0\|counter:c\|c16:S1\|c2:T3\|my_dff:D\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1524127292125 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 debouncer:s0\|counter:c\|c16:S1\|c2:T4\|my_dff:D\|Q " "   1.000 debouncer:s0\|counter:c\|c16:S1\|c2:T4\|my_dff:D\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1524127292125 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 debouncer:s0\|counter:c\|c16:S2\|c2:T1\|my_dff:D\|Q " "   1.000 debouncer:s0\|counter:c\|c16:S2\|c2:T1\|my_dff:D\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1524127292125 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 debouncer:s0\|counter:c\|c16:S2\|c2:T2\|my_dff:D\|Q " "   1.000 debouncer:s0\|counter:c\|c16:S2\|c2:T2\|my_dff:D\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1524127292125 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 debouncer:s0\|counter:c\|c16:S2\|c2:T3\|my_dff:D\|Q " "   1.000 debouncer:s0\|counter:c\|c16:S2\|c2:T3\|my_dff:D\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1524127292125 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 debouncer:s0\|counter:c\|c16:S2\|c2:T4\|my_dff:D\|Q " "   1.000 debouncer:s0\|counter:c\|c16:S2\|c2:T4\|my_dff:D\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1524127292125 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 debouncer:s0\|counter:c\|c16:S3\|c2:T1\|my_dff:D\|Q " "   1.000 debouncer:s0\|counter:c\|c16:S3\|c2:T1\|my_dff:D\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1524127292125 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 debouncer:s0\|counter:c\|c16:S3\|c2:T2\|my_dff:D\|Q " "   1.000 debouncer:s0\|counter:c\|c16:S3\|c2:T2\|my_dff:D\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1524127292125 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 debouncer:s0\|counter:c\|c16:S3\|c2:T3\|my_dff:D\|Q " "   1.000 debouncer:s0\|counter:c\|c16:S3\|c2:T3\|my_dff:D\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1524127292125 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 debouncer:s0\|counter:c\|c16:S3\|c2:T4\|my_dff:D\|Q " "   1.000 debouncer:s0\|counter:c\|c16:S3\|c2:T4\|my_dff:D\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1524127292125 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 debouncer:s0\|counter:c\|c16:S4\|c2:T1\|my_dff:D\|Q " "   1.000 debouncer:s0\|counter:c\|c16:S4\|c2:T1\|my_dff:D\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1524127292125 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 debouncer:s0\|counter:c\|c16:S4\|c2:T2\|my_dff:D\|Q " "   1.000 debouncer:s0\|counter:c\|c16:S4\|c2:T2\|my_dff:D\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1524127292125 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 debouncer:s0\|counter:c\|c16:S4\|c2:T3\|my_dff:D\|Q " "   1.000 debouncer:s0\|counter:c\|c16:S4\|c2:T3\|my_dff:D\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1524127292125 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 debouncer:s0\|counter:c\|c16:S4\|c2:T4\|my_dff:D\|Q " "   1.000 debouncer:s0\|counter:c\|c16:S4\|c2:T4\|my_dff:D\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1524127292125 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 ledctrl:s3\|toled " "   1.000 ledctrl:s3\|toled" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1524127292125 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000       nreset " "   1.000       nreset" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1524127292125 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 slowclk:s1\|outclk " "   1.000 slowclk:s1\|outclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1524127292125 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1524127292125 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1524127292135 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1524127292135 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1524127292144 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "CLK Global clock in PIN 89 " "Automatically promoted signal \"CLK\" to use Global clock in PIN 89" {  } { { "reactiongame.vhd" "" { Text "/home/gimmepizza/Digital Lab/kholu/reactiongame.vhd" 8 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1524127292166 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "slowclk:s1\|outclk Global clock " "Automatically promoted signal \"slowclk:s1\|outclk\" to use Global clock" {  } { { "slowclk.vhd" "" { Text "/home/gimmepizza/Digital Lab/kholu/slowclk.vhd" 9 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1524127292166 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "nreset Global clock " "Automatically promoted some destinations of signal \"nreset\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "lcd_controller:s7\|lcd\[0\] " "Destination \"lcd_controller:s7\|lcd\[0\]\" may be non-global or may not use global clock" {  } { { "lcd_controller.vhd" "" { Text "/home/gimmepizza/Digital Lab/kholu/lcd_controller.vhd" 68 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1524127292166 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "lcd_controller:s7\|lcd\[2\] " "Destination \"lcd_controller:s7\|lcd\[2\]\" may be non-global or may not use global clock" {  } { { "lcd_controller.vhd" "" { Text "/home/gimmepizza/Digital Lab/kholu/lcd_controller.vhd" 68 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1524127292166 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "lcd_controller:s7\|lcd\[3\] " "Destination \"lcd_controller:s7\|lcd\[3\]\" may be non-global or may not use global clock" {  } { { "lcd_controller.vhd" "" { Text "/home/gimmepizza/Digital Lab/kholu/lcd_controller.vhd" 68 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1524127292166 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "lcd_controller:s7\|lcd_rs " "Destination \"lcd_controller:s7\|lcd_rs\" may be non-global or may not use global clock" {  } { { "lcd_controller.vhd" "" { Text "/home/gimmepizza/Digital Lab/kholu/lcd_controller.vhd" 17 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1524127292166 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "lcd_controller:s7\|lcd_en " "Destination \"lcd_controller:s7\|lcd_en\" may be non-global or may not use global clock" {  } { { "lcd_controller.vhd" "" { Text "/home/gimmepizza/Digital Lab/kholu/lcd_controller.vhd" 16 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1524127292166 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "oversig~0 " "Destination \"oversig~0\" may be non-global or may not use global clock" {  } { { "reactiongame.vhd" "" { Text "/home/gimmepizza/Digital Lab/kholu/reactiongame.vhd" 117 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1524127292166 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "lcd_controller:s7\|state.S6 " "Destination \"lcd_controller:s7\|state.S6\" may be non-global or may not use global clock" {  } { { "lcd_controller.vhd" "" { Text "/home/gimmepizza/Digital Lab/kholu/lcd_controller.vhd" 40 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1524127292166 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "lcd_controller:s7\|count_cmd\[0\] " "Destination \"lcd_controller:s7\|count_cmd\[0\]\" may be non-global or may not use global clock" {  } { { "lcd_controller.vhd" "" { Text "/home/gimmepizza/Digital Lab/kholu/lcd_controller.vhd" 68 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1524127292166 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "lcd_controller:s7\|count_cmd\[1\] " "Destination \"lcd_controller:s7\|count_cmd\[1\]\" may be non-global or may not use global clock" {  } { { "lcd_controller.vhd" "" { Text "/home/gimmepizza/Digital Lab/kholu/lcd_controller.vhd" 68 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1524127292166 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "lcd_controller:s7\|count_cmd\[2\] " "Destination \"lcd_controller:s7\|count_cmd\[2\]\" may be non-global or may not use global clock" {  } { { "lcd_controller.vhd" "" { Text "/home/gimmepizza/Digital Lab/kholu/lcd_controller.vhd" 68 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1524127292166 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_LIMITED_TO_SUB" "10 " "Limited to 10 non-global destinations" {  } {  } 0 186218 "Limited to %1!d! non-global destinations" 0 0 "Design Software" 0 -1 1524127292166 ""}  } { { "reactiongame.vhd" "" { Text "/home/gimmepizza/Digital Lab/kholu/reactiongame.vhd" 8 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1524127292166 ""}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "nreset " "Pin \"nreset\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "/home/gimmepizza/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gimmepizza/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { nreset } } } { "/home/gimmepizza/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gimmepizza/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nreset" } } } } { "reactiongame.vhd" "" { Text "/home/gimmepizza/Digital Lab/kholu/reactiongame.vhd" 8 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gimmepizza/Digital Lab/kholu/" { { 0 { 0 ""} 0 754 14046 14942 0 0 ""}  }  } }  } 0 186228 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "Fitter" 0 -1 1524127292167 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "debouncer:s0\|output Global clock " "Automatically promoted signal \"debouncer:s0\|output\" to use Global clock" {  } { { "debouncer.vhd" "" { Text "/home/gimmepizza/Digital Lab/kholu/debouncer.vhd" 9 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1524127292167 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1524127292167 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1524127292171 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1524127292202 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1524127292254 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1524127292255 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1524127292255 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1524127292255 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1524127292265 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1524127292267 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1524127292367 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1524127292762 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1524127292765 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1524127295356 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1524127295356 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1524127295400 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "14 " "Router estimated average interconnect usage is 14% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "20 X0_Y0 X8_Y11 " "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X0_Y0 to location X8_Y11" {  } { { "loc" "" { Generic "/home/gimmepizza/Digital Lab/kholu/" { { 1 { 0 "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X0_Y0 to location X8_Y11"} { { 12 { 0 ""} 0 0 9 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1524127295752 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1524127295752 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1524127296545 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1524127296545 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1524127296546 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.62 " "Total time spent on timing analysis during the Fitter is 0.62 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1524127296580 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1524127296584 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1524127296602 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/gimmepizza/Digital Lab/kholu/output_files/reactiongame.fit.smsg " "Generated suppressed messages file /home/gimmepizza/Digital Lab/kholu/output_files/reactiongame.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1524127296629 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1274 " "Peak virtual memory: 1274 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1524127296652 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 19 14:11:36 2018 " "Processing ended: Thu Apr 19 14:11:36 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1524127296652 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1524127296652 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1524127296652 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1524127296652 ""}
