

================================================================
== Vitis HLS Report for 'top_kernel'
================================================================
* Date:           Sat Jan 31 19:57:59 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    48160|    48160|  0.482 ms|  0.482 ms|  48161|  48161|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+----------+----------+-------+-------+------------------------------------------------+
        |                                                                |                                                     |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                    |
        |                            Instance                            |                        Module                       |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                      |
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+----------+----------+-------+-------+------------------------------------------------+
        |grp_top_kernel_Pipeline_VITIS_LOOP_60_3_fu_709                  |top_kernel_Pipeline_VITIS_LOOP_60_3                  |       67|       67|  0.670 us|  0.670 us|     65|     65|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_top_kernel_Pipeline_VITIS_LOOP_83_6_fu_725                  |top_kernel_Pipeline_VITIS_LOOP_83_6                  |       10|       10|  0.100 us|  0.100 us|      9|      9|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_top_kernel_Pipeline_VITIS_LOOP_69_4_fu_857                  |top_kernel_Pipeline_VITIS_LOOP_69_4                  |       53|       53|  0.530 us|  0.530 us|      9|      9|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951  |top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9  |    16388|    16388|  0.164 ms|  0.164 ms|  16386|  16386|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+----------+----------+-------+-------+------------------------------------------------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_57_2  |    31744|    31744|       124|          -|          -|   256|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    119|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        2|    2|   29404|  27434|    0|
|Memory           |       24|    -|     192|     24|    0|
|Multiplexer      |        -|    -|       0|   1436|    -|
|Register         |        -|    -|    1791|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       26|    2|   31387|  29013|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        6|   ~0|      22|     41|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------+-----------------------------------------------------+---------+----+-------+-------+-----+
    |                            Instance                            |                        Module                       | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +----------------------------------------------------------------+-----------------------------------------------------+---------+----+-------+-------+-----+
    |A_m_axi_U                                                       |A_m_axi                                              |        2|   0|    671|    637|    0|
    |C_m_axi_U                                                       |C_m_axi                                              |        0|   0|    611|    666|    0|
    |control_s_axi_U                                                 |control_s_axi                                        |        0|   0|    176|    296|    0|
    |grp_top_kernel_Pipeline_VITIS_LOOP_60_3_fu_709                  |top_kernel_Pipeline_VITIS_LOOP_60_3                  |        0|   0|     74|    204|    0|
    |grp_top_kernel_Pipeline_VITIS_LOOP_69_4_fu_857                  |top_kernel_Pipeline_VITIS_LOOP_69_4                  |        0|   0|  26135|  23654|    0|
    |grp_top_kernel_Pipeline_VITIS_LOOP_83_6_fu_725                  |top_kernel_Pipeline_VITIS_LOOP_83_6                  |        0|   0|   1545|   1073|    0|
    |grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951  |top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9  |        0|   2|    192|    904|    0|
    +----------------------------------------------------------------+-----------------------------------------------------+---------+----+-------+-------+-----+
    |Total                                                           |                                                     |        2|   2|  29404|  27434|    0|
    +----------------------------------------------------------------+-----------------------------------------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------------------------------------------------+----------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |                         Memory                         |                                Module                                | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------------------------------------------+----------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |row_buf_U                                               |row_buf_RAM_AUTO_1R1W                                                 |        0|  24|   3|    0|     8|   24|     1|          192|
    |row_buf_1_U                                             |row_buf_RAM_AUTO_1R1W                                                 |        0|  24|   3|    0|     8|   24|     1|          192|
    |row_buf_2_U                                             |row_buf_RAM_AUTO_1R1W                                                 |        0|  24|   3|    0|     8|   24|     1|          192|
    |row_buf_3_U                                             |row_buf_RAM_AUTO_1R1W                                                 |        0|  24|   3|    0|     8|   24|     1|          192|
    |row_buf_4_U                                             |row_buf_RAM_AUTO_1R1W                                                 |        0|  24|   3|    0|     8|   24|     1|          192|
    |row_buf_5_U                                             |row_buf_RAM_AUTO_1R1W                                                 |        0|  24|   3|    0|     8|   24|     1|          192|
    |row_buf_6_U                                             |row_buf_RAM_AUTO_1R1W                                                 |        0|  24|   3|    0|     8|   24|     1|          192|
    |row_buf_7_U                                             |row_buf_RAM_AUTO_1R1W                                                 |        0|  24|   3|    0|     8|   24|     1|          192|
    |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_U    |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_RAM_T2P_BRAM_1R1W  |        3|   0|   0|    0|  2048|   24|     1|        49152|
    |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_U  |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_RAM_T2P_BRAM_1R1W  |        3|   0|   0|    0|  2048|   24|     1|        49152|
    |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_U  |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_RAM_T2P_BRAM_1R1W  |        3|   0|   0|    0|  2048|   24|     1|        49152|
    |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_U  |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_RAM_T2P_BRAM_1R1W  |        3|   0|   0|    0|  2048|   24|     1|        49152|
    |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_U  |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_RAM_T2P_BRAM_1R1W  |        3|   0|   0|    0|  2048|   24|     1|        49152|
    |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_U  |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_RAM_T2P_BRAM_1R1W  |        3|   0|   0|    0|  2048|   24|     1|        49152|
    |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_U  |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_RAM_T2P_BRAM_1R1W  |        3|   0|   0|    0|  2048|   24|     1|        49152|
    |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_U  |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_RAM_T2P_BRAM_1R1W  |        3|   0|   0|    0|  2048|   24|     1|        49152|
    +--------------------------------------------------------+----------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                                                   |                                                                      |       24| 192|  24|    0| 16448|  384|    16|       394752|
    +--------------------------------------------------------+----------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln57_fu_1392_p2     |         +|   0|  0|  16|           9|           1|
    |add_ln67_fu_1679_p2     |         +|   0|  0|  32|          25|          15|
    |and_ln67_fu_1711_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln57_fu_1386_p2    |      icmp|   0|  0|  17|           9|          10|
    |denom_1_fu_1731_p3      |    select|   0|  0|  24|           1|          24|
    |select_ln67_fu_1723_p3  |    select|   0|  0|  24|           1|          23|
    |xor_ln67_1_fu_1717_p2   |       xor|   0|  0|   2|           1|           1|
    |xor_ln67_fu_1705_p2     |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 119|          48|          77|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------------------------+-----+-----------+-----+-----------+
    |                              Name                             | LUT | Input Size| Bits| Total Bits|
    +---------------------------------------------------------------+-----+-----------+-----+-----------+
    |A_0_ARADDR                                                     |   14|          3|   64|        192|
    |A_0_ARLEN                                                      |   14|          3|   32|         96|
    |A_0_ARVALID                                                    |   14|          3|    1|          3|
    |A_0_RREADY                                                     |    9|          2|    1|          2|
    |A_blk_n_AR                                                     |    9|          2|    1|          2|
    |C_0_AWADDR                                                     |   14|          3|   64|        192|
    |C_0_AWLEN                                                      |   14|          3|   32|         96|
    |C_0_AWVALID                                                    |   14|          3|    1|          3|
    |C_0_BREADY                                                     |   14|          3|    1|          3|
    |C_0_WVALID                                                     |    9|          2|    1|          2|
    |C_blk_n_AW                                                     |    9|          2|    1|          2|
    |C_blk_n_B                                                      |    9|          2|    1|          2|
    |ap_NS_fsm                                                      |  116|         23|    1|         23|
    |col_sum_10_fu_462                                              |    9|          2|   24|         48|
    |col_sum_11_fu_466                                              |    9|          2|   24|         48|
    |col_sum_12_fu_470                                              |    9|          2|   24|         48|
    |col_sum_13_fu_474                                              |    9|          2|   24|         48|
    |col_sum_14_fu_478                                              |    9|          2|   24|         48|
    |col_sum_15_fu_482                                              |    9|          2|   24|         48|
    |col_sum_16_fu_486                                              |    9|          2|   24|         48|
    |col_sum_17_fu_490                                              |    9|          2|   24|         48|
    |col_sum_18_fu_494                                              |    9|          2|   24|         48|
    |col_sum_19_fu_498                                              |    9|          2|   24|         48|
    |col_sum_1_fu_426                                               |    9|          2|   24|         48|
    |col_sum_20_fu_502                                              |    9|          2|   24|         48|
    |col_sum_21_fu_506                                              |    9|          2|   24|         48|
    |col_sum_22_fu_510                                              |    9|          2|   24|         48|
    |col_sum_23_fu_514                                              |    9|          2|   24|         48|
    |col_sum_24_fu_518                                              |    9|          2|   24|         48|
    |col_sum_25_fu_522                                              |    9|          2|   24|         48|
    |col_sum_26_fu_526                                              |    9|          2|   24|         48|
    |col_sum_27_fu_530                                              |    9|          2|   24|         48|
    |col_sum_28_fu_534                                              |    9|          2|   24|         48|
    |col_sum_29_fu_538                                              |    9|          2|   24|         48|
    |col_sum_2_fu_430                                               |    9|          2|   24|         48|
    |col_sum_30_fu_542                                              |    9|          2|   24|         48|
    |col_sum_31_fu_546                                              |    9|          2|   24|         48|
    |col_sum_32_fu_550                                              |    9|          2|   24|         48|
    |col_sum_33_fu_554                                              |    9|          2|   24|         48|
    |col_sum_34_fu_558                                              |    9|          2|   24|         48|
    |col_sum_35_fu_562                                              |    9|          2|   24|         48|
    |col_sum_36_fu_566                                              |    9|          2|   24|         48|
    |col_sum_37_fu_570                                              |    9|          2|   24|         48|
    |col_sum_38_fu_574                                              |    9|          2|   24|         48|
    |col_sum_39_fu_578                                              |    9|          2|   24|         48|
    |col_sum_3_fu_434                                               |    9|          2|   24|         48|
    |col_sum_40_fu_582                                              |    9|          2|   24|         48|
    |col_sum_41_fu_586                                              |    9|          2|   24|         48|
    |col_sum_42_fu_590                                              |    9|          2|   24|         48|
    |col_sum_43_fu_594                                              |    9|          2|   24|         48|
    |col_sum_44_fu_598                                              |    9|          2|   24|         48|
    |col_sum_45_fu_602                                              |    9|          2|   24|         48|
    |col_sum_46_fu_606                                              |    9|          2|   24|         48|
    |col_sum_47_fu_610                                              |    9|          2|   24|         48|
    |col_sum_48_fu_614                                              |    9|          2|   24|         48|
    |col_sum_49_fu_618                                              |    9|          2|   24|         48|
    |col_sum_4_fu_438                                               |    9|          2|   24|         48|
    |col_sum_50_fu_622                                              |    9|          2|   24|         48|
    |col_sum_51_fu_626                                              |    9|          2|   24|         48|
    |col_sum_52_fu_630                                              |    9|          2|   24|         48|
    |col_sum_53_fu_634                                              |    9|          2|   24|         48|
    |col_sum_54_fu_638                                              |    9|          2|   24|         48|
    |col_sum_55_fu_642                                              |    9|          2|   24|         48|
    |col_sum_56_fu_646                                              |    9|          2|   24|         48|
    |col_sum_57_fu_650                                              |    9|          2|   24|         48|
    |col_sum_58_fu_654                                              |    9|          2|   24|         48|
    |col_sum_59_fu_658                                              |    9|          2|   24|         48|
    |col_sum_5_fu_442                                               |    9|          2|   24|         48|
    |col_sum_60_fu_662                                              |    9|          2|   24|         48|
    |col_sum_61_fu_666                                              |    9|          2|   24|         48|
    |col_sum_62_fu_670                                              |    9|          2|   24|         48|
    |col_sum_63_fu_674                                              |    9|          2|   24|         48|
    |col_sum_6_fu_446                                               |    9|          2|   24|         48|
    |col_sum_7_fu_450                                               |    9|          2|   24|         48|
    |col_sum_8_fu_454                                               |    9|          2|   24|         48|
    |col_sum_9_fu_458                                               |    9|          2|   24|         48|
    |col_sum_fu_422                                                 |    9|          2|   24|         48|
    |i_fu_126                                                       |    9|          2|    9|         18|
    |row_buf_1_address0                                             |   14|          3|    3|          9|
    |row_buf_1_ce0                                                  |   14|          3|    1|          3|
    |row_buf_1_we0                                                  |    9|          2|    1|          2|
    |row_buf_2_address0                                             |   14|          3|    3|          9|
    |row_buf_2_ce0                                                  |   14|          3|    1|          3|
    |row_buf_2_we0                                                  |    9|          2|    1|          2|
    |row_buf_3_address0                                             |   14|          3|    3|          9|
    |row_buf_3_ce0                                                  |   14|          3|    1|          3|
    |row_buf_3_we0                                                  |    9|          2|    1|          2|
    |row_buf_4_address0                                             |   14|          3|    3|          9|
    |row_buf_4_ce0                                                  |   14|          3|    1|          3|
    |row_buf_4_we0                                                  |    9|          2|    1|          2|
    |row_buf_5_address0                                             |   14|          3|    3|          9|
    |row_buf_5_ce0                                                  |   14|          3|    1|          3|
    |row_buf_5_we0                                                  |    9|          2|    1|          2|
    |row_buf_6_address0                                             |   14|          3|    3|          9|
    |row_buf_6_ce0                                                  |   14|          3|    1|          3|
    |row_buf_6_we0                                                  |    9|          2|    1|          2|
    |row_buf_7_address0                                             |   14|          3|    3|          9|
    |row_buf_7_ce0                                                  |   14|          3|    1|          3|
    |row_buf_7_we0                                                  |    9|          2|    1|          2|
    |row_buf_address0                                               |   14|          3|    3|          9|
    |row_buf_ce0                                                    |   14|          3|    1|          3|
    |row_buf_we0                                                    |    9|          2|    1|          2|
    |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_address0  |   14|          3|   11|         33|
    |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0       |   14|          3|    1|          3|
    |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_we0       |    9|          2|    1|          2|
    |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_address0  |   14|          3|   11|         33|
    |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0       |   14|          3|    1|          3|
    |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_we0       |    9|          2|    1|          2|
    |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_address0  |   14|          3|   11|         33|
    |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0       |   14|          3|    1|          3|
    |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_we0       |    9|          2|    1|          2|
    |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_address0  |   14|          3|   11|         33|
    |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0       |   14|          3|    1|          3|
    |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_we0       |    9|          2|    1|          2|
    |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_address0  |   14|          3|   11|         33|
    |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0       |   14|          3|    1|          3|
    |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_we0       |    9|          2|    1|          2|
    |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_address0  |   14|          3|   11|         33|
    |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0       |   14|          3|    1|          3|
    |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_we0       |    9|          2|    1|          2|
    |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_address0  |   14|          3|   11|         33|
    |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0       |   14|          3|    1|          3|
    |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_we0       |    9|          2|    1|          2|
    |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_address0    |   14|          3|   11|         33|
    |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0         |   14|          3|    1|          3|
    |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_we0         |    9|          2|    1|          2|
    +---------------------------------------------------------------+-----+-----------+-----+-----------+
    |Total                                                          | 1436|        312| 1890|       4124|
    +---------------------------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------+----+----+-----+-----------+
    |                                     Name                                    | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------+----+----+-----+-----------+
    |C_r_read_reg_2013                                                            |  64|   0|   64|          0|
    |ap_CS_fsm                                                                    |  22|   0|   22|          0|
    |col_sum_10_fu_462                                                            |  24|   0|   24|          0|
    |col_sum_11_fu_466                                                            |  24|   0|   24|          0|
    |col_sum_12_fu_470                                                            |  24|   0|   24|          0|
    |col_sum_13_fu_474                                                            |  24|   0|   24|          0|
    |col_sum_14_fu_478                                                            |  24|   0|   24|          0|
    |col_sum_15_fu_482                                                            |  24|   0|   24|          0|
    |col_sum_16_fu_486                                                            |  24|   0|   24|          0|
    |col_sum_17_fu_490                                                            |  24|   0|   24|          0|
    |col_sum_18_fu_494                                                            |  24|   0|   24|          0|
    |col_sum_19_fu_498                                                            |  24|   0|   24|          0|
    |col_sum_1_fu_426                                                             |  24|   0|   24|          0|
    |col_sum_20_fu_502                                                            |  24|   0|   24|          0|
    |col_sum_21_fu_506                                                            |  24|   0|   24|          0|
    |col_sum_22_fu_510                                                            |  24|   0|   24|          0|
    |col_sum_23_fu_514                                                            |  24|   0|   24|          0|
    |col_sum_24_fu_518                                                            |  24|   0|   24|          0|
    |col_sum_25_fu_522                                                            |  24|   0|   24|          0|
    |col_sum_26_fu_526                                                            |  24|   0|   24|          0|
    |col_sum_27_fu_530                                                            |  24|   0|   24|          0|
    |col_sum_28_fu_534                                                            |  24|   0|   24|          0|
    |col_sum_29_fu_538                                                            |  24|   0|   24|          0|
    |col_sum_2_fu_430                                                             |  24|   0|   24|          0|
    |col_sum_30_fu_542                                                            |  24|   0|   24|          0|
    |col_sum_31_fu_546                                                            |  24|   0|   24|          0|
    |col_sum_32_fu_550                                                            |  24|   0|   24|          0|
    |col_sum_33_fu_554                                                            |  24|   0|   24|          0|
    |col_sum_34_fu_558                                                            |  24|   0|   24|          0|
    |col_sum_35_fu_562                                                            |  24|   0|   24|          0|
    |col_sum_36_fu_566                                                            |  24|   0|   24|          0|
    |col_sum_37_fu_570                                                            |  24|   0|   24|          0|
    |col_sum_38_fu_574                                                            |  24|   0|   24|          0|
    |col_sum_39_fu_578                                                            |  24|   0|   24|          0|
    |col_sum_3_fu_434                                                             |  24|   0|   24|          0|
    |col_sum_40_fu_582                                                            |  24|   0|   24|          0|
    |col_sum_41_fu_586                                                            |  24|   0|   24|          0|
    |col_sum_42_fu_590                                                            |  24|   0|   24|          0|
    |col_sum_43_fu_594                                                            |  24|   0|   24|          0|
    |col_sum_44_fu_598                                                            |  24|   0|   24|          0|
    |col_sum_45_fu_602                                                            |  24|   0|   24|          0|
    |col_sum_46_fu_606                                                            |  24|   0|   24|          0|
    |col_sum_47_fu_610                                                            |  24|   0|   24|          0|
    |col_sum_48_fu_614                                                            |  24|   0|   24|          0|
    |col_sum_49_fu_618                                                            |  24|   0|   24|          0|
    |col_sum_4_fu_438                                                             |  24|   0|   24|          0|
    |col_sum_50_fu_622                                                            |  24|   0|   24|          0|
    |col_sum_51_fu_626                                                            |  24|   0|   24|          0|
    |col_sum_52_fu_630                                                            |  24|   0|   24|          0|
    |col_sum_53_fu_634                                                            |  24|   0|   24|          0|
    |col_sum_54_fu_638                                                            |  24|   0|   24|          0|
    |col_sum_55_fu_642                                                            |  24|   0|   24|          0|
    |col_sum_56_fu_646                                                            |  24|   0|   24|          0|
    |col_sum_57_fu_650                                                            |  24|   0|   24|          0|
    |col_sum_58_fu_654                                                            |  24|   0|   24|          0|
    |col_sum_59_fu_658                                                            |  24|   0|   24|          0|
    |col_sum_5_fu_442                                                             |  24|   0|   24|          0|
    |col_sum_60_fu_662                                                            |  24|   0|   24|          0|
    |col_sum_61_fu_666                                                            |  24|   0|   24|          0|
    |col_sum_62_fu_670                                                            |  24|   0|   24|          0|
    |col_sum_63_fu_674                                                            |  24|   0|   24|          0|
    |col_sum_6_fu_446                                                             |  24|   0|   24|          0|
    |col_sum_7_fu_450                                                             |  24|   0|   24|          0|
    |col_sum_8_fu_454                                                             |  24|   0|   24|          0|
    |col_sum_9_fu_458                                                             |  24|   0|   24|          0|
    |col_sum_fu_422                                                               |  24|   0|   24|          0|
    |denom_1_reg_3201                                                             |  24|   0|   24|          0|
    |grp_top_kernel_Pipeline_VITIS_LOOP_60_3_fu_709_ap_start_reg                  |   1|   0|    1|          0|
    |grp_top_kernel_Pipeline_VITIS_LOOP_69_4_fu_857_ap_start_reg                  |   1|   0|    1|          0|
    |grp_top_kernel_Pipeline_VITIS_LOOP_83_6_fu_725_ap_start_reg                  |   1|   0|    1|          0|
    |grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951_ap_start_reg  |   1|   0|    1|          0|
    |i_fu_126                                                                     |   9|   0|    9|          0|
    |trunc_ln2_reg_3195                                                           |  62|   0|   62|          0|
    |trunc_ln57_reg_2870                                                          |   8|   0|    8|          0|
    |trunc_ln_reg_2856                                                            |  62|   0|   62|          0|
    +-----------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                        |1791|   0| 1791|          0|
    +-----------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|    top_kernel|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|    top_kernel|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|    top_kernel|  return value|
|m_axi_A_AWVALID        |  out|    1|       m_axi|             A|       pointer|
|m_axi_A_AWREADY        |   in|    1|       m_axi|             A|       pointer|
|m_axi_A_AWADDR         |  out|   64|       m_axi|             A|       pointer|
|m_axi_A_AWID           |  out|    1|       m_axi|             A|       pointer|
|m_axi_A_AWLEN          |  out|    8|       m_axi|             A|       pointer|
|m_axi_A_AWSIZE         |  out|    3|       m_axi|             A|       pointer|
|m_axi_A_AWBURST        |  out|    2|       m_axi|             A|       pointer|
|m_axi_A_AWLOCK         |  out|    2|       m_axi|             A|       pointer|
|m_axi_A_AWCACHE        |  out|    4|       m_axi|             A|       pointer|
|m_axi_A_AWPROT         |  out|    3|       m_axi|             A|       pointer|
|m_axi_A_AWQOS          |  out|    4|       m_axi|             A|       pointer|
|m_axi_A_AWREGION       |  out|    4|       m_axi|             A|       pointer|
|m_axi_A_AWUSER         |  out|    1|       m_axi|             A|       pointer|
|m_axi_A_WVALID         |  out|    1|       m_axi|             A|       pointer|
|m_axi_A_WREADY         |   in|    1|       m_axi|             A|       pointer|
|m_axi_A_WDATA          |  out|   32|       m_axi|             A|       pointer|
|m_axi_A_WSTRB          |  out|    4|       m_axi|             A|       pointer|
|m_axi_A_WLAST          |  out|    1|       m_axi|             A|       pointer|
|m_axi_A_WID            |  out|    1|       m_axi|             A|       pointer|
|m_axi_A_WUSER          |  out|    1|       m_axi|             A|       pointer|
|m_axi_A_ARVALID        |  out|    1|       m_axi|             A|       pointer|
|m_axi_A_ARREADY        |   in|    1|       m_axi|             A|       pointer|
|m_axi_A_ARADDR         |  out|   64|       m_axi|             A|       pointer|
|m_axi_A_ARID           |  out|    1|       m_axi|             A|       pointer|
|m_axi_A_ARLEN          |  out|    8|       m_axi|             A|       pointer|
|m_axi_A_ARSIZE         |  out|    3|       m_axi|             A|       pointer|
|m_axi_A_ARBURST        |  out|    2|       m_axi|             A|       pointer|
|m_axi_A_ARLOCK         |  out|    2|       m_axi|             A|       pointer|
|m_axi_A_ARCACHE        |  out|    4|       m_axi|             A|       pointer|
|m_axi_A_ARPROT         |  out|    3|       m_axi|             A|       pointer|
|m_axi_A_ARQOS          |  out|    4|       m_axi|             A|       pointer|
|m_axi_A_ARREGION       |  out|    4|       m_axi|             A|       pointer|
|m_axi_A_ARUSER         |  out|    1|       m_axi|             A|       pointer|
|m_axi_A_RVALID         |   in|    1|       m_axi|             A|       pointer|
|m_axi_A_RREADY         |  out|    1|       m_axi|             A|       pointer|
|m_axi_A_RDATA          |   in|   32|       m_axi|             A|       pointer|
|m_axi_A_RLAST          |   in|    1|       m_axi|             A|       pointer|
|m_axi_A_RID            |   in|    1|       m_axi|             A|       pointer|
|m_axi_A_RUSER          |   in|    1|       m_axi|             A|       pointer|
|m_axi_A_RRESP          |   in|    2|       m_axi|             A|       pointer|
|m_axi_A_BVALID         |   in|    1|       m_axi|             A|       pointer|
|m_axi_A_BREADY         |  out|    1|       m_axi|             A|       pointer|
|m_axi_A_BRESP          |   in|    2|       m_axi|             A|       pointer|
|m_axi_A_BID            |   in|    1|       m_axi|             A|       pointer|
|m_axi_A_BUSER          |   in|    1|       m_axi|             A|       pointer|
|m_axi_C_AWVALID        |  out|    1|       m_axi|             C|       pointer|
|m_axi_C_AWREADY        |   in|    1|       m_axi|             C|       pointer|
|m_axi_C_AWADDR         |  out|   64|       m_axi|             C|       pointer|
|m_axi_C_AWID           |  out|    1|       m_axi|             C|       pointer|
|m_axi_C_AWLEN          |  out|    8|       m_axi|             C|       pointer|
|m_axi_C_AWSIZE         |  out|    3|       m_axi|             C|       pointer|
|m_axi_C_AWBURST        |  out|    2|       m_axi|             C|       pointer|
|m_axi_C_AWLOCK         |  out|    2|       m_axi|             C|       pointer|
|m_axi_C_AWCACHE        |  out|    4|       m_axi|             C|       pointer|
|m_axi_C_AWPROT         |  out|    3|       m_axi|             C|       pointer|
|m_axi_C_AWQOS          |  out|    4|       m_axi|             C|       pointer|
|m_axi_C_AWREGION       |  out|    4|       m_axi|             C|       pointer|
|m_axi_C_AWUSER         |  out|    1|       m_axi|             C|       pointer|
|m_axi_C_WVALID         |  out|    1|       m_axi|             C|       pointer|
|m_axi_C_WREADY         |   in|    1|       m_axi|             C|       pointer|
|m_axi_C_WDATA          |  out|   32|       m_axi|             C|       pointer|
|m_axi_C_WSTRB          |  out|    4|       m_axi|             C|       pointer|
|m_axi_C_WLAST          |  out|    1|       m_axi|             C|       pointer|
|m_axi_C_WID            |  out|    1|       m_axi|             C|       pointer|
|m_axi_C_WUSER          |  out|    1|       m_axi|             C|       pointer|
|m_axi_C_ARVALID        |  out|    1|       m_axi|             C|       pointer|
|m_axi_C_ARREADY        |   in|    1|       m_axi|             C|       pointer|
|m_axi_C_ARADDR         |  out|   64|       m_axi|             C|       pointer|
|m_axi_C_ARID           |  out|    1|       m_axi|             C|       pointer|
|m_axi_C_ARLEN          |  out|    8|       m_axi|             C|       pointer|
|m_axi_C_ARSIZE         |  out|    3|       m_axi|             C|       pointer|
|m_axi_C_ARBURST        |  out|    2|       m_axi|             C|       pointer|
|m_axi_C_ARLOCK         |  out|    2|       m_axi|             C|       pointer|
|m_axi_C_ARCACHE        |  out|    4|       m_axi|             C|       pointer|
|m_axi_C_ARPROT         |  out|    3|       m_axi|             C|       pointer|
|m_axi_C_ARQOS          |  out|    4|       m_axi|             C|       pointer|
|m_axi_C_ARREGION       |  out|    4|       m_axi|             C|       pointer|
|m_axi_C_ARUSER         |  out|    1|       m_axi|             C|       pointer|
|m_axi_C_RVALID         |   in|    1|       m_axi|             C|       pointer|
|m_axi_C_RREADY         |  out|    1|       m_axi|             C|       pointer|
|m_axi_C_RDATA          |   in|   32|       m_axi|             C|       pointer|
|m_axi_C_RLAST          |   in|    1|       m_axi|             C|       pointer|
|m_axi_C_RID            |   in|    1|       m_axi|             C|       pointer|
|m_axi_C_RUSER          |   in|    1|       m_axi|             C|       pointer|
|m_axi_C_RRESP          |   in|    2|       m_axi|             C|       pointer|
|m_axi_C_BVALID         |   in|    1|       m_axi|             C|       pointer|
|m_axi_C_BREADY         |  out|    1|       m_axi|             C|       pointer|
|m_axi_C_BRESP          |   in|    2|       m_axi|             C|       pointer|
|m_axi_C_BID            |   in|    1|       m_axi|             C|       pointer|
|m_axi_C_BUSER          |   in|    1|       m_axi|             C|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

