ModuleName tFF
LanguageType Veirlog
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 64
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: w0
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 152 ,Y1: 160 ,X2: 192 ,Y2: 160
End
Branches
End
Wire Name: w2
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 216 ,Y1: 232 ,X2: 248 ,Y2: 232
Edge X1: 248 ,Y1: 208 ,X2: 248 ,Y2: 232
End
Branches
End
Wire Name: w4
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 168 ,Y1: 112 ,X2: 192 ,Y2: 112
End
Branches
End
Wire Name: w3
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 304 ,Y1: 112 ,X2: 312 ,Y2: 112
Edge X1: 312 ,Y1: 112 ,X2: 320 ,Y2: 112
Edge X1: 312 ,Y1: 72 ,X2: 312 ,Y2: 112
Edge X1: 96 ,Y1: 72 ,X2: 312 ,Y2: 72
Edge X1: 96 ,Y1: 72 ,X2: 96 ,Y2: 104
Edge X1: 96 ,Y1: 104 ,X2: 104 ,Y2: 104
End
Branches
End
Wire Name: w5
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 88 ,Y1: 120 ,X2: 104 ,Y2: 120
End
Branches
End
End
Ports
Port Left: 152 Top: 160 ,Orientation: 0
Portname: clock ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 320 Top: 112 ,Orientation: 0
Portname: Q ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 216 Top: 232 ,Orientation: 0
Portname: reset ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 88 Top: 120 ,Orientation: 0
Portname: T ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
End
Symbols
Symbol Left: 216 Top: 104
Name: s0
LibraryName: PNULib
IpName: PNU_DFF
SymbolParameters
End
Symbol Left: 104 Top: 96
Name: s1
LibraryName: PNULib
IpName: PNU_XOR2
SymbolParameters
End
End
Texts
End
Links
End
