{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1590426899440 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1590426899442 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 25 14:14:59 2020 " "Processing started: Mon May 25 14:14:59 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1590426899442 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590426899442 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_level -c top_level " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_level -c top_level" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590426899443 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1590426899723 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1590426899723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/marcelo-note/controle-brassagem/controlador_potencia/controlador_potencia.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/marcelo-note/controle-brassagem/controlador_potencia/controlador_potencia.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlador_potencia-main " "Found design unit 1: controlador_potencia-main" {  } { { "../controlador_potencia/controlador_potencia.vhd" "" { Text "/home/marcelo-note/controle-brassagem/controlador_potencia/controlador_potencia.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590426917132 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlador_potencia " "Found entity 1: controlador_potencia" {  } { { "../controlador_potencia/controlador_potencia.vhd" "" { Text "/home/marcelo-note/controle-brassagem/controlador_potencia/controlador_potencia.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590426917132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590426917132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/marcelo-note/controle-brassagem/controlador_pid/controlador_pid.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/marcelo-note/controle-brassagem/controlador_pid/controlador_pid.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlador_pid-main " "Found design unit 1: controlador_pid-main" {  } { { "../controlador_pid/controlador_pid.vhd" "" { Text "/home/marcelo-note/controle-brassagem/controlador_pid/controlador_pid.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590426917134 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlador_pid " "Found entity 1: controlador_pid" {  } { { "../controlador_pid/controlador_pid.vhd" "" { Text "/home/marcelo-note/controle-brassagem/controlador_pid/controlador_pid.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590426917134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590426917134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/marcelo-note/controle-brassagem/leitor_temperatura/leitor_temperatura.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/marcelo-note/controle-brassagem/leitor_temperatura/leitor_temperatura.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 leitor_temperatura-main " "Found design unit 1: leitor_temperatura-main" {  } { { "../leitor_temperatura/leitor_temperatura.vhd" "" { Text "/home/marcelo-note/controle-brassagem/leitor_temperatura/leitor_temperatura.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590426917136 ""} { "Info" "ISGN_ENTITY_NAME" "1 leitor_temperatura " "Found entity 1: leitor_temperatura" {  } { { "../leitor_temperatura/leitor_temperatura.vhd" "" { Text "/home/marcelo-note/controle-brassagem/leitor_temperatura/leitor_temperatura.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590426917136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590426917136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/marcelo-note/controle-brassagem/temporizador/temporizador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/marcelo-note/controle-brassagem/temporizador/temporizador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 temporizador-main " "Found design unit 1: temporizador-main" {  } { { "../temporizador/temporizador.vhd" "" { Text "/home/marcelo-note/controle-brassagem/temporizador/temporizador.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590426917137 ""} { "Info" "ISGN_ENTITY_NAME" "1 temporizador " "Found entity 1: temporizador" {  } { { "../temporizador/temporizador.vhd" "" { Text "/home/marcelo-note/controle-brassagem/temporizador/temporizador.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590426917137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590426917137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/marcelo-note/controle-brassagem/divisor_clock/divisor_clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/marcelo-note/controle-brassagem/divisor_clock/divisor_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor_clock-main " "Found design unit 1: divisor_clock-main" {  } { { "../divisor_clock/divisor_clock.vhd" "" { Text "/home/marcelo-note/controle-brassagem/divisor_clock/divisor_clock.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590426917138 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor_clock " "Found entity 1: divisor_clock" {  } { { "../divisor_clock/divisor_clock.vhd" "" { Text "/home/marcelo-note/controle-brassagem/divisor_clock/divisor_clock.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590426917138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590426917138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/marcelo-note/controle-brassagem/memoria_rampa/memoria_rampa.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /home/marcelo-note/controle-brassagem/memoria_rampa/memoria_rampa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria_rampa " "Found design unit 1: memoria_rampa" {  } { { "../memoria_rampa/memoria_rampa.vhd" "" { Text "/home/marcelo-note/controle-brassagem/memoria_rampa/memoria_rampa.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590426917138 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 memoria_rampa-body " "Found design unit 2: memoria_rampa-body" {  } { { "../memoria_rampa/memoria_rampa.vhd" "" { Text "/home/marcelo-note/controle-brassagem/memoria_rampa/memoria_rampa.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590426917138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590426917138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/marcelo-note/controle-brassagem/uart/uart_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/marcelo-note/controle-brassagem/uart/uart_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_tx-main " "Found design unit 1: uart_tx-main" {  } { { "../uart/uart_tx.vhd" "" { Text "/home/marcelo-note/controle-brassagem/uart/uart_tx.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590426917139 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "../uart/uart_tx.vhd" "" { Text "/home/marcelo-note/controle-brassagem/uart/uart_tx.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590426917139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590426917139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/marcelo-note/controle-brassagem/uart/uart_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/marcelo-note/controle-brassagem/uart/uart_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_rx-main " "Found design unit 1: uart_rx-main" {  } { { "../uart/uart_rx.vhd" "" { Text "/home/marcelo-note/controle-brassagem/uart/uart_rx.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590426917140 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "../uart/uart_rx.vhd" "" { Text "/home/marcelo-note/controle-brassagem/uart/uart_rx.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590426917140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590426917140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-main " "Found design unit 1: top_level-main" {  } { { "top_level.vhd" "" { Text "/home/marcelo-note/controle-brassagem/top_level/top_level.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590426917142 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.vhd" "" { Text "/home/marcelo-note/controle-brassagem/top_level/top_level.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590426917142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590426917142 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1590426917243 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "byte_transmitido top_level.vhd(124) " "Verilog HDL or VHDL warning at top_level.vhd(124): object \"byte_transmitido\" assigned a value but never read" {  } { { "top_level.vhd" "" { Text "/home/marcelo-note/controle-brassagem/top_level/top_level.vhd" 124 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1590426917245 "|top_level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "alteracao_set_point top_level.vhd(139) " "Verilog HDL or VHDL warning at top_level.vhd(139): object \"alteracao_set_point\" assigned a value but never read" {  } { { "top_level.vhd" "" { Text "/home/marcelo-note/controle-brassagem/top_level/top_level.vhd" 139 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1590426917246 "|top_level"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "rampas " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"rampas\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1590426917337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_clock divisor_clock:divisor_50x " "Elaborating entity \"divisor_clock\" for hierarchy \"divisor_clock:divisor_50x\"" {  } { { "top_level.vhd" "divisor_50x" { Text "/home/marcelo-note/controle-brassagem/top_level/top_level.vhd" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590426917360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:u_rx " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:u_rx\"" {  } { { "top_level.vhd" "u_rx" { Text "/home/marcelo-note/controle-brassagem/top_level/top_level.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590426917366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:u_tx " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:u_tx\"" {  } { { "top_level.vhd" "u_tx" { Text "/home/marcelo-note/controle-brassagem/top_level/top_level.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590426917368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "temporizador temporizador:tmpr " "Elaborating entity \"temporizador\" for hierarchy \"temporizador:tmpr\"" {  } { { "top_level.vhd" "tmpr" { Text "/home/marcelo-note/controle-brassagem/top_level/top_level.vhd" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590426917370 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "rampas " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"rampas\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1590426917372 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "rampas " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"rampas\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1590426917372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "leitor_temperatura leitor_temperatura:termometro " "Elaborating entity \"leitor_temperatura\" for hierarchy \"leitor_temperatura:termometro\"" {  } { { "top_level.vhd" "termometro" { Text "/home/marcelo-note/controle-brassagem/top_level/top_level.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590426917373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlador_pid controlador_pid:pid " "Elaborating entity \"controlador_pid\" for hierarchy \"controlador_pid:pid\"" {  } { { "top_level.vhd" "pid" { Text "/home/marcelo-note/controle-brassagem/top_level/top_level.vhd" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590426917375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlador_potencia controlador_potencia:controlador " "Elaborating entity \"controlador_potencia\" for hierarchy \"controlador_potencia:controlador\"" {  } { { "top_level.vhd" "controlador" { Text "/home/marcelo-note/controle-brassagem/top_level/top_level.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590426917376 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "controlador_pid:pid\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controlador_pid:pid\|Mult0\"" {  } { { "../controlador_pid/controlador_pid.vhd" "Mult0" { Text "/home/marcelo-note/controle-brassagem/controlador_pid/controlador_pid.vhd" 50 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1590426918508 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1590426918508 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "controlador_pid:pid\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"controlador_pid:pid\|lpm_mult:Mult0\"" {  } { { "../controlador_pid/controlador_pid.vhd" "" { Text "/home/marcelo-note/controle-brassagem/controlador_pid/controlador_pid.vhd" 50 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590426918566 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "controlador_pid:pid\|lpm_mult:Mult0 " "Instantiated megafunction \"controlador_pid:pid\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 14 " "Parameter \"LPM_WIDTHA\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590426918567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590426918567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590426918567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590426918567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590426918567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590426918567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590426918567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590426918567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590426918567 ""}  } { { "../controlador_pid/controlador_pid.vhd" "" { Text "/home/marcelo-note/controle-brassagem/controlador_pid/controlador_pid.vhd" 50 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590426918567 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "controlador_pid:pid\|lpm_mult:Mult0\|multcore:mult_core controlador_pid:pid\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"controlador_pid:pid\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"controlador_pid:pid\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/home/marcelo-note/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "../controlador_pid/controlador_pid.vhd" "" { Text "/home/marcelo-note/controle-brassagem/controlador_pid/controlador_pid.vhd" 50 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590426918586 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "controlador_pid:pid\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder controlador_pid:pid\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"controlador_pid:pid\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"controlador_pid:pid\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "/home/marcelo-note/intelFPGA_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "../controlador_pid/controlador_pid.vhd" "" { Text "/home/marcelo-note/controle-brassagem/controlador_pid/controlador_pid.vhd" 50 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590426918592 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "controlador_pid:pid\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] controlador_pid:pid\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"controlador_pid:pid\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"controlador_pid:pid\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/home/marcelo-note/intelFPGA_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "../controlador_pid/controlador_pid.vhd" "" { Text "/home/marcelo-note/controle-brassagem/controlador_pid/controlador_pid.vhd" 50 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590426918606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_otg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_otg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_otg " "Found entity 1: add_sub_otg" {  } { { "db/add_sub_otg.tdf" "" { Text "/home/marcelo-note/controle-brassagem/top_level/db/add_sub_otg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590426918657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590426918657 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "controlador_pid:pid\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] controlador_pid:pid\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"controlador_pid:pid\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"controlador_pid:pid\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/home/marcelo-note/intelFPGA_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "../controlador_pid/controlador_pid.vhd" "" { Text "/home/marcelo-note/controle-brassagem/controlador_pid/controlador_pid.vhd" 50 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590426918660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_uig.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_uig.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_uig " "Found entity 1: add_sub_uig" {  } { { "db/add_sub_uig.tdf" "" { Text "/home/marcelo-note/controle-brassagem/top_level/db/add_sub_uig.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590426918709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590426918709 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "controlador_pid:pid\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add controlador_pid:pid\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"controlador_pid:pid\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"controlador_pid:pid\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/home/marcelo-note/intelFPGA_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "../controlador_pid/controlador_pid.vhd" "" { Text "/home/marcelo-note/controle-brassagem/controlador_pid/controlador_pid.vhd" 50 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590426918712 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "controlador_pid:pid\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] controlador_pid:pid\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"controlador_pid:pid\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"controlador_pid:pid\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/home/marcelo-note/intelFPGA_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "../controlador_pid/controlador_pid.vhd" "" { Text "/home/marcelo-note/controle-brassagem/controlador_pid/controlador_pid.vhd" 50 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590426918714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_3vg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_3vg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_3vg " "Found entity 1: add_sub_3vg" {  } { { "db/add_sub_3vg.tdf" "" { Text "/home/marcelo-note/controle-brassagem/top_level/db/add_sub_3vg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590426918759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590426918759 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "controlador_pid:pid\|lpm_mult:Mult0\|altshift:external_latency_ffs controlador_pid:pid\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"controlador_pid:pid\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"controlador_pid:pid\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/home/marcelo-note/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "../controlador_pid/controlador_pid.vhd" "" { Text "/home/marcelo-note/controle-brassagem/controlador_pid/controlador_pid.vhd" 50 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590426918764 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1590426920060 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1590426921930 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590426921930 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1258 " "Implemented 1258 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1590426922083 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1590426922083 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1247 " "Implemented 1247 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1590426922083 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1590426922083 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1018 " "Peak virtual memory: 1018 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1590426922101 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 25 14:15:22 2020 " "Processing ended: Mon May 25 14:15:22 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1590426922101 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1590426922101 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1590426922101 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1590426922101 ""}
