{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 156 04/30/2007 SJ Full Version " "Info: Version 7.1 Build 156 04/30/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 04 17:31:58 2015 " "Info: Processing started: Fri Dec 04 17:31:58 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off count_1sec -c count_1sec " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off count_1sec -c count_1sec" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file count.v" { { "Info" "ISGN_ENTITY_NAME" "1 count " "Info: Found entity 1: count" {  } { { "count.v" "" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/count.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count_1sec.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file count_1sec.v" { { "Info" "ISGN_ENTITY_NAME" "1 count_1sec " "Info: Found entity 1: count_1sec" {  } { { "count_1sec.v" "" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/count_1sec.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dp_flash_ctl.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file dp_flash_ctl.v" { { "Info" "ISGN_ENTITY_NAME" "1 dp_flash_ctl " "Info: Found entity 1: dp_flash_ctl" {  } { { "dp_flash_ctl.v" "" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/dp_flash_ctl.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file seven_seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg " "Info: Found entity 1: seven_seg" {  } { { "seven_seg.v" "" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/seven_seg.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Info: Found entity 1: timer" {  } { { "timer.v" "" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/timer.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "count_1sec " "Info: Elaborating entity \"count_1sec\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count count:count " "Info: Elaborating entity \"count\" for hierarchy \"count:count\"" {  } { { "count_1sec.v" "count" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/count_1sec.v" 31 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:timer " "Info: Elaborating entity \"timer\" for hierarchy \"timer:timer\"" {  } { { "count_1sec.v" "timer" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/count_1sec.v" 39 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg seven_seg:seven_seg " "Info: Elaborating entity \"seven_seg\" for hierarchy \"seven_seg:seven_seg\"" {  } { { "count_1sec.v" "seven_seg" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/count_1sec.v" 62 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dp_flash_ctl dp_flash_ctl:dp_flash_ctl " "Info: Elaborating entity \"dp_flash_ctl\" for hierarchy \"dp_flash_ctl:dp_flash_ctl\"" {  } { { "count_1sec.v" "dp_flash_ctl" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/count_1sec.v" 71 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "count:count\|cnt_one_sec\[0\] count:count\|seg_scan_cnt\[0\] " "Info: Duplicate register \"count:count\|cnt_one_sec\[0\]\" merged to single register \"count:count\|seg_scan_cnt\[0\]\"" {  } { { "count.v" "" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/count.v" 65 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "dp_flash_ctl.v" "" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/dp_flash_ctl.v" 20 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "com4 VCC " "Warning: Pin \"com4\" stuck at VCC" {  } { { "count_1sec.v" "" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/count_1sec.v" 10 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "com5 VCC " "Warning: Pin \"com5\" stuck at VCC" {  } { { "count_1sec.v" "" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/count_1sec.v" 10 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "com6 VCC " "Warning: Pin \"com6\" stuck at VCC" {  } { { "count_1sec.v" "" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/count_1sec.v" 10 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "com7 VCC " "Warning: Pin \"com7\" stuck at VCC" {  } { { "count_1sec.v" "" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/count_1sec.v" 10 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "led\[0\] GND " "Warning: Pin \"led\[0\]\" stuck at GND" {  } { { "count_1sec.v" "" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/count_1sec.v" 11 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "led\[1\] VCC " "Warning: Pin \"led\[1\]\" stuck at VCC" {  } { { "count_1sec.v" "" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/count_1sec.v" 11 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "led\[2\] GND " "Warning: Pin \"led\[2\]\" stuck at GND" {  } { { "count_1sec.v" "" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/count_1sec.v" 11 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "led\[3\] VCC " "Warning: Pin \"led\[3\]\" stuck at VCC" {  } { { "count_1sec.v" "" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/count_1sec.v" 11 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "122 " "Info: Implemented 122 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Info: Implemented 24 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "96 " "Info: Implemented 96 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "189 " "Info: Allocated 189 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 04 17:31:59 2015 " "Info: Processing ended: Fri Dec 04 17:31:59 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 156 04/30/2007 SJ Full Version " "Info: Version 7.1 Build 156 04/30/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 04 17:31:59 2015 " "Info: Processing started: Fri Dec 04 17:31:59 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off count_1sec -c count_1sec " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off count_1sec -c count_1sec" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "count_1sec EP2C8Q208C8 " "Info: Selected device EP2C8Q208C8 for design \"count_1sec\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208C8 " "Info: Device EP2C5Q208C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208I8 " "Info: Device EP2C5Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208I8 " "Info: Device EP2C8Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } {  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } {  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS54p/nCEO~ 108 " "Info: Pin ~LVDS54p/nCEO~ is reserved at location 108" {  } {  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN 23 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clk (placed in PIN 23 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "count_1sec.v" "" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/count_1sec.v" 8 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN 131 (CLK5, LVDSCLK2n, Input)) " "Info: Automatically promoted node reset (placed in PIN 131 (CLK5, LVDSCLK2n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "count_1sec.v" "" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/count_1sec.v" 8 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reset" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "00:00:00 " "Info: Finished register packing: elapsed time is 00:00:00" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0}  } {  } 0 0 "Finished register packing: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "4.716 ns register register " "Info: Estimated most critical path is register to register delay of 4.716 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count:count\|cnt_500hz\[5\] 1 REG LAB_X18_Y13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X18_Y13; Fanout = 3; REG Node = 'count:count\|cnt_500hz\[5\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { count:count|cnt_500hz[5] } "NODE_NAME" } } { "count.v" "" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/count.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.396 ns) + CELL(0.621 ns) 2.017 ns count:count\|Add0~215 2 COMB LAB_X19_Y14 2 " "Info: 2: + IC(1.396 ns) + CELL(0.621 ns) = 2.017 ns; Loc. = LAB_X19_Y14; Fanout = 2; COMB Node = 'count:count\|Add0~215'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.017 ns" { count:count|cnt_500hz[5] count:count|Add0~215 } "NODE_NAME" } } { "count.v" "" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/count.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.103 ns count:count\|Add0~217 3 COMB LAB_X19_Y14 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 2.103 ns; Loc. = LAB_X19_Y14; Fanout = 2; COMB Node = 'count:count\|Add0~217'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count:count|Add0~215 count:count|Add0~217 } "NODE_NAME" } } { "count.v" "" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/count.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.189 ns count:count\|Add0~219 4 COMB LAB_X19_Y14 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 2.189 ns; Loc. = LAB_X19_Y14; Fanout = 2; COMB Node = 'count:count\|Add0~219'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count:count|Add0~217 count:count|Add0~219 } "NODE_NAME" } } { "count.v" "" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/count.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 2.382 ns count:count\|Add0~221 5 COMB LAB_X19_Y13 2 " "Info: 5: + IC(0.107 ns) + CELL(0.086 ns) = 2.382 ns; Loc. = LAB_X19_Y13; Fanout = 2; COMB Node = 'count:count\|Add0~221'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { count:count|Add0~219 count:count|Add0~221 } "NODE_NAME" } } { "count.v" "" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/count.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.468 ns count:count\|Add0~223 6 COMB LAB_X19_Y13 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 2.468 ns; Loc. = LAB_X19_Y13; Fanout = 2; COMB Node = 'count:count\|Add0~223'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count:count|Add0~221 count:count|Add0~223 } "NODE_NAME" } } { "count.v" "" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/count.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.554 ns count:count\|Add0~225 7 COMB LAB_X19_Y13 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 2.554 ns; Loc. = LAB_X19_Y13; Fanout = 2; COMB Node = 'count:count\|Add0~225'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count:count|Add0~223 count:count|Add0~225 } "NODE_NAME" } } { "count.v" "" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/count.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.640 ns count:count\|Add0~227 8 COMB LAB_X19_Y13 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 2.640 ns; Loc. = LAB_X19_Y13; Fanout = 2; COMB Node = 'count:count\|Add0~227'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count:count|Add0~225 count:count|Add0~227 } "NODE_NAME" } } { "count.v" "" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/count.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.726 ns count:count\|Add0~229 9 COMB LAB_X19_Y13 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 2.726 ns; Loc. = LAB_X19_Y13; Fanout = 2; COMB Node = 'count:count\|Add0~229'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count:count|Add0~227 count:count|Add0~229 } "NODE_NAME" } } { "count.v" "" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/count.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.812 ns count:count\|Add0~231 10 COMB LAB_X19_Y13 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 2.812 ns; Loc. = LAB_X19_Y13; Fanout = 2; COMB Node = 'count:count\|Add0~231'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count:count|Add0~229 count:count|Add0~231 } "NODE_NAME" } } { "count.v" "" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/count.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.898 ns count:count\|Add0~233 11 COMB LAB_X19_Y13 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 2.898 ns; Loc. = LAB_X19_Y13; Fanout = 2; COMB Node = 'count:count\|Add0~233'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count:count|Add0~231 count:count|Add0~233 } "NODE_NAME" } } { "count.v" "" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/count.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.984 ns count:count\|Add0~235 12 COMB LAB_X19_Y13 1 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 2.984 ns; Loc. = LAB_X19_Y13; Fanout = 1; COMB Node = 'count:count\|Add0~235'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count:count|Add0~233 count:count|Add0~235 } "NODE_NAME" } } { "count.v" "" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/count.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 3.490 ns count:count\|Add0~236 13 COMB LAB_X19_Y13 1 " "Info: 13: + IC(0.000 ns) + CELL(0.506 ns) = 3.490 ns; Loc. = LAB_X19_Y13; Fanout = 1; COMB Node = 'count:count\|Add0~236'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { count:count|Add0~235 count:count|Add0~236 } "NODE_NAME" } } { "count.v" "" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/count.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.467 ns) + CELL(0.651 ns) 4.608 ns count:count\|cnt_500hz~399 14 COMB LAB_X18_Y13 1 " "Info: 14: + IC(0.467 ns) + CELL(0.651 ns) = 4.608 ns; Loc. = LAB_X18_Y13; Fanout = 1; COMB Node = 'count:count\|cnt_500hz~399'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { count:count|Add0~236 count:count|cnt_500hz~399 } "NODE_NAME" } } { "count.v" "" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/count.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.716 ns count:count\|cnt_500hz\[16\] 15 REG LAB_X18_Y13 2 " "Info: 15: + IC(0.000 ns) + CELL(0.108 ns) = 4.716 ns; Loc. = LAB_X18_Y13; Fanout = 2; REG Node = 'count:count\|cnt_500hz\[16\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { count:count|cnt_500hz~399 count:count|cnt_500hz[16] } "NODE_NAME" } } { "count.v" "" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/count.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.746 ns ( 58.23 % ) " "Info: Total cell delay = 2.746 ns ( 58.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.970 ns ( 41.77 % ) " "Info: Total interconnect delay = 1.970 ns ( 41.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.716 ns" { count:count|cnt_500hz[5] count:count|Add0~215 count:count|Add0~217 count:count|Add0~219 count:count|Add0~221 count:count|Add0~223 count:count|Add0~225 count:count|Add0~227 count:count|Add0~229 count:count|Add0~231 count:count|Add0~233 count:count|Add0~235 count:count|Add0~236 count:count|cnt_500hz~399 count:count|cnt_500hz[16] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 0 " "Info: Average interconnect usage is 0% of the available device resources. Peak interconnect usage is 0%" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "X23_Y10 X34_Y19 " "Info: The peak interconnect region extends from location X23_Y10 to location X34_Y19" {  } {  } 0 0 "The peak interconnect region extends from location %1!s! to location %2!s!" 0 0 "" 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources. Peak interconnect usage is %2!d!%%" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "24 " "Warning: Found 24 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_a 0 " "Info: Pin \"seg_a\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_b 0 " "Info: Pin \"seg_b\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_c 0 " "Info: Pin \"seg_c\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_d 0 " "Info: Pin \"seg_d\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_e 0 " "Info: Pin \"seg_e\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_f 0 " "Info: Pin \"seg_f\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_g 0 " "Info: Pin \"seg_g\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_dp 0 " "Info: Pin \"seg_dp\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "com0 0 " "Info: Pin \"com0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "com1 0 " "Info: Pin \"com1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "com2 0 " "Info: Pin \"com2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "com3 0 " "Info: Pin \"com3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "com4 0 " "Info: Pin \"com4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "com5 0 " "Info: Pin \"com5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "com6 0 " "Info: Pin \"com6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "com7 0 " "Info: Pin \"com7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[0\] 0 " "Info: Pin \"led\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[1\] 0 " "Info: Pin \"led\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[2\] 0 " "Info: Pin \"led\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[3\] 0 " "Info: Pin \"led\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[4\] 0 " "Info: Pin \"led\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[5\] 0 " "Info: Pin \"led\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[6\] 0 " "Info: Pin \"led\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[7\] 0 " "Info: Pin \"led\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "8 " "Warning: Following 8 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "com4 VCC " "Info: Pin com4 has VCC driving its datain port" {  } { { "count_1sec.v" "" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/count_1sec.v" 10 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "com4" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { com4 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { com4 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "com5 VCC " "Info: Pin com5 has VCC driving its datain port" {  } { { "count_1sec.v" "" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/count_1sec.v" 10 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "com5" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { com5 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { com5 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "com6 VCC " "Info: Pin com6 has VCC driving its datain port" {  } { { "count_1sec.v" "" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/count_1sec.v" 10 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "com6" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { com6 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { com6 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "com7 VCC " "Info: Pin com7 has VCC driving its datain port" {  } { { "count_1sec.v" "" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/count_1sec.v" 10 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "com7" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { com7 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { com7 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "led\[0\] GND " "Info: Pin led\[0\] has GND driving its datain port" {  } { { "count_1sec.v" "" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/count_1sec.v" 11 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "led\[0\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { led[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { led[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "led\[1\] VCC " "Info: Pin led\[1\] has VCC driving its datain port" {  } { { "count_1sec.v" "" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/count_1sec.v" 11 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "led\[1\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { led[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { led[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "led\[2\] GND " "Info: Pin led\[2\] has GND driving its datain port" {  } { { "count_1sec.v" "" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/count_1sec.v" 11 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "led\[2\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { led[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { led[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "led\[3\] VCC " "Info: Pin led\[3\] has VCC driving its datain port" {  } { { "count_1sec.v" "" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/count_1sec.v" 11 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "led\[3\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { led[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { led[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/count_1sec.fit.smsg " "Info: Generated suppressed messages file D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/count_1sec.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "240 " "Info: Allocated 240 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 04 17:32:01 2015 " "Info: Processing ended: Fri Dec 04 17:32:01 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 156 04/30/2007 SJ Full Version " "Info: Version 7.1 Build 156 04/30/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 04 17:32:02 2015 " "Info: Processing started: Fri Dec 04 17:32:02 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off count_1sec -c count_1sec " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off count_1sec -c count_1sec" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "190 " "Info: Allocated 190 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 04 17:32:05 2015 " "Info: Processing ended: Fri Dec 04 17:32:05 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 156 04/30/2007 SJ Full Version " "Info: Version 7.1 Build 156 04/30/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 04 17:32:06 2015 " "Info: Processing started: Fri Dec 04 17:32:06 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off count_1sec -c count_1sec --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off count_1sec -c count_1sec --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "count_1sec.v" "" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/count_1sec.v" 8 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register count:count\|cnt_500hz\[5\] register count:count\|cnt_500hz\[16\] 213.17 MHz 4.691 ns Internal " "Info: Clock \"clk\" has Internal fmax of 213.17 MHz between source register \"count:count\|cnt_500hz\[5\]\" and destination register \"count:count\|cnt_500hz\[16\]\" (period= 4.691 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.427 ns + Longest register register " "Info: + Longest register to register delay is 4.427 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count:count\|cnt_500hz\[5\] 1 REG LCFF_X18_Y13_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y13_N1; Fanout = 3; REG Node = 'count:count\|cnt_500hz\[5\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { count:count|cnt_500hz[5] } "NODE_NAME" } } { "count.v" "" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/count.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.110 ns) + CELL(0.596 ns) 1.706 ns count:count\|Add0~215 2 COMB LCCOMB_X19_Y14_N26 2 " "Info: 2: + IC(1.110 ns) + CELL(0.596 ns) = 1.706 ns; Loc. = LCCOMB_X19_Y14_N26; Fanout = 2; COMB Node = 'count:count\|Add0~215'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.706 ns" { count:count|cnt_500hz[5] count:count|Add0~215 } "NODE_NAME" } } { "count.v" "" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/count.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.792 ns count:count\|Add0~217 3 COMB LCCOMB_X19_Y14_N28 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.792 ns; Loc. = LCCOMB_X19_Y14_N28; Fanout = 2; COMB Node = 'count:count\|Add0~217'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count:count|Add0~215 count:count|Add0~217 } "NODE_NAME" } } { "count.v" "" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/count.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.175 ns) 1.967 ns count:count\|Add0~219 4 COMB LCCOMB_X19_Y14_N30 2 " "Info: 4: + IC(0.000 ns) + CELL(0.175 ns) = 1.967 ns; Loc. = LCCOMB_X19_Y14_N30; Fanout = 2; COMB Node = 'count:count\|Add0~219'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.175 ns" { count:count|Add0~217 count:count|Add0~219 } "NODE_NAME" } } { "count.v" "" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/count.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.053 ns count:count\|Add0~221 5 COMB LCCOMB_X19_Y13_N0 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 2.053 ns; Loc. = LCCOMB_X19_Y13_N0; Fanout = 2; COMB Node = 'count:count\|Add0~221'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count:count|Add0~219 count:count|Add0~221 } "NODE_NAME" } } { "count.v" "" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/count.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.139 ns count:count\|Add0~223 6 COMB LCCOMB_X19_Y13_N2 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 2.139 ns; Loc. = LCCOMB_X19_Y13_N2; Fanout = 2; COMB Node = 'count:count\|Add0~223'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count:count|Add0~221 count:count|Add0~223 } "NODE_NAME" } } { "count.v" "" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/count.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.225 ns count:count\|Add0~225 7 COMB LCCOMB_X19_Y13_N4 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 2.225 ns; Loc. = LCCOMB_X19_Y13_N4; Fanout = 2; COMB Node = 'count:count\|Add0~225'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count:count|Add0~223 count:count|Add0~225 } "NODE_NAME" } } { "count.v" "" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/count.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.311 ns count:count\|Add0~227 8 COMB LCCOMB_X19_Y13_N6 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 2.311 ns; Loc. = LCCOMB_X19_Y13_N6; Fanout = 2; COMB Node = 'count:count\|Add0~227'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count:count|Add0~225 count:count|Add0~227 } "NODE_NAME" } } { "count.v" "" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/count.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.397 ns count:count\|Add0~229 9 COMB LCCOMB_X19_Y13_N8 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 2.397 ns; Loc. = LCCOMB_X19_Y13_N8; Fanout = 2; COMB Node = 'count:count\|Add0~229'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count:count|Add0~227 count:count|Add0~229 } "NODE_NAME" } } { "count.v" "" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/count.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.483 ns count:count\|Add0~231 10 COMB LCCOMB_X19_Y13_N10 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 2.483 ns; Loc. = LCCOMB_X19_Y13_N10; Fanout = 2; COMB Node = 'count:count\|Add0~231'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count:count|Add0~229 count:count|Add0~231 } "NODE_NAME" } } { "count.v" "" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/count.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.569 ns count:count\|Add0~233 11 COMB LCCOMB_X19_Y13_N12 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 2.569 ns; Loc. = LCCOMB_X19_Y13_N12; Fanout = 2; COMB Node = 'count:count\|Add0~233'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count:count|Add0~231 count:count|Add0~233 } "NODE_NAME" } } { "count.v" "" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/count.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 2.759 ns count:count\|Add0~235 12 COMB LCCOMB_X19_Y13_N14 1 " "Info: 12: + IC(0.000 ns) + CELL(0.190 ns) = 2.759 ns; Loc. = LCCOMB_X19_Y13_N14; Fanout = 1; COMB Node = 'count:count\|Add0~235'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { count:count|Add0~233 count:count|Add0~235 } "NODE_NAME" } } { "count.v" "" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/count.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 3.265 ns count:count\|Add0~236 13 COMB LCCOMB_X19_Y13_N16 1 " "Info: 13: + IC(0.000 ns) + CELL(0.506 ns) = 3.265 ns; Loc. = LCCOMB_X19_Y13_N16; Fanout = 1; COMB Node = 'count:count\|Add0~236'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { count:count|Add0~235 count:count|Add0~236 } "NODE_NAME" } } { "count.v" "" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/count.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.684 ns) + CELL(0.370 ns) 4.319 ns count:count\|cnt_500hz~399 14 COMB LCCOMB_X18_Y13_N10 1 " "Info: 14: + IC(0.684 ns) + CELL(0.370 ns) = 4.319 ns; Loc. = LCCOMB_X18_Y13_N10; Fanout = 1; COMB Node = 'count:count\|cnt_500hz~399'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.054 ns" { count:count|Add0~236 count:count|cnt_500hz~399 } "NODE_NAME" } } { "count.v" "" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/count.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.427 ns count:count\|cnt_500hz\[16\] 15 REG LCFF_X18_Y13_N11 2 " "Info: 15: + IC(0.000 ns) + CELL(0.108 ns) = 4.427 ns; Loc. = LCFF_X18_Y13_N11; Fanout = 2; REG Node = 'count:count\|cnt_500hz\[16\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { count:count|cnt_500hz~399 count:count|cnt_500hz[16] } "NODE_NAME" } } { "count.v" "" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/count.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.633 ns ( 59.48 % ) " "Info: Total cell delay = 2.633 ns ( 59.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.794 ns ( 40.52 % ) " "Info: Total interconnect delay = 1.794 ns ( 40.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.427 ns" { count:count|cnt_500hz[5] count:count|Add0~215 count:count|Add0~217 count:count|Add0~219 count:count|Add0~221 count:count|Add0~223 count:count|Add0~225 count:count|Add0~227 count:count|Add0~229 count:count|Add0~231 count:count|Add0~233 count:count|Add0~235 count:count|Add0~236 count:count|cnt_500hz~399 count:count|cnt_500hz[16] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.427 ns" { count:count|cnt_500hz[5] count:count|Add0~215 count:count|Add0~217 count:count|Add0~219 count:count|Add0~221 count:count|Add0~223 count:count|Add0~225 count:count|Add0~227 count:count|Add0~229 count:count|Add0~231 count:count|Add0~233 count:count|Add0~235 count:count|Add0~236 count:count|cnt_500hz~399 count:count|cnt_500hz[16] } { 0.000ns 1.110ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.684ns 0.000ns } { 0.000ns 0.596ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.506ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.836 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.836 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "count_1sec.v" "" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/count_1sec.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns clk~clkctrl 2 COMB CLKCTRL_G2 49 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 49; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "count_1sec.v" "" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/count_1sec.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.891 ns) + CELL(0.666 ns) 2.836 ns count:count\|cnt_500hz\[16\] 3 REG LCFF_X18_Y13_N11 2 " "Info: 3: + IC(0.891 ns) + CELL(0.666 ns) = 2.836 ns; Loc. = LCFF_X18_Y13_N11; Fanout = 2; REG Node = 'count:count\|cnt_500hz\[16\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.557 ns" { clk~clkctrl count:count|cnt_500hz[16] } "NODE_NAME" } } { "count.v" "" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/count.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 63.68 % ) " "Info: Total cell delay = 1.806 ns ( 63.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.030 ns ( 36.32 % ) " "Info: Total interconnect delay = 1.030 ns ( 36.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.836 ns" { clk clk~clkctrl count:count|cnt_500hz[16] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.836 ns" { clk clk~combout clk~clkctrl count:count|cnt_500hz[16] } { 0.000ns 0.000ns 0.139ns 0.891ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.836 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.836 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "count_1sec.v" "" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/count_1sec.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns clk~clkctrl 2 COMB CLKCTRL_G2 49 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 49; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "count_1sec.v" "" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/count_1sec.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.891 ns) + CELL(0.666 ns) 2.836 ns count:count\|cnt_500hz\[5\] 3 REG LCFF_X18_Y13_N1 3 " "Info: 3: + IC(0.891 ns) + CELL(0.666 ns) = 2.836 ns; Loc. = LCFF_X18_Y13_N1; Fanout = 3; REG Node = 'count:count\|cnt_500hz\[5\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.557 ns" { clk~clkctrl count:count|cnt_500hz[5] } "NODE_NAME" } } { "count.v" "" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/count.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 63.68 % ) " "Info: Total cell delay = 1.806 ns ( 63.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.030 ns ( 36.32 % ) " "Info: Total interconnect delay = 1.030 ns ( 36.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.836 ns" { clk clk~clkctrl count:count|cnt_500hz[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.836 ns" { clk clk~combout clk~clkctrl count:count|cnt_500hz[5] } { 0.000ns 0.000ns 0.139ns 0.891ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.836 ns" { clk clk~clkctrl count:count|cnt_500hz[16] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.836 ns" { clk clk~combout clk~clkctrl count:count|cnt_500hz[16] } { 0.000ns 0.000ns 0.139ns 0.891ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.836 ns" { clk clk~clkctrl count:count|cnt_500hz[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.836 ns" { clk clk~combout clk~clkctrl count:count|cnt_500hz[5] } { 0.000ns 0.000ns 0.139ns 0.891ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "count.v" "" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/count.v" 36 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "count.v" "" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/count.v" 36 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.427 ns" { count:count|cnt_500hz[5] count:count|Add0~215 count:count|Add0~217 count:count|Add0~219 count:count|Add0~221 count:count|Add0~223 count:count|Add0~225 count:count|Add0~227 count:count|Add0~229 count:count|Add0~231 count:count|Add0~233 count:count|Add0~235 count:count|Add0~236 count:count|cnt_500hz~399 count:count|cnt_500hz[16] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.427 ns" { count:count|cnt_500hz[5] count:count|Add0~215 count:count|Add0~217 count:count|Add0~219 count:count|Add0~221 count:count|Add0~223 count:count|Add0~225 count:count|Add0~227 count:count|Add0~229 count:count|Add0~231 count:count|Add0~233 count:count|Add0~235 count:count|Add0~236 count:count|cnt_500hz~399 count:count|cnt_500hz[16] } { 0.000ns 1.110ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.684ns 0.000ns } { 0.000ns 0.596ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.506ns 0.370ns 0.108ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.836 ns" { clk clk~clkctrl count:count|cnt_500hz[16] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.836 ns" { clk clk~combout clk~clkctrl count:count|cnt_500hz[16] } { 0.000ns 0.000ns 0.139ns 0.891ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.836 ns" { clk clk~clkctrl count:count|cnt_500hz[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.836 ns" { clk clk~combout clk~clkctrl count:count|cnt_500hz[5] } { 0.000ns 0.000ns 0.139ns 0.891ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk seg_a timer:timer\|cnt_d0_reg\[0\] 14.713 ns register " "Info: tco from clock \"clk\" to destination pin \"seg_a\" through register \"timer:timer\|cnt_d0_reg\[0\]\" is 14.713 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.859 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.859 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "count_1sec.v" "" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/count_1sec.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns clk~clkctrl 2 COMB CLKCTRL_G2 49 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 49; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "count_1sec.v" "" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/count_1sec.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.914 ns) + CELL(0.666 ns) 2.859 ns timer:timer\|cnt_d0_reg\[0\] 3 REG LCFF_X30_Y13_N29 6 " "Info: 3: + IC(0.914 ns) + CELL(0.666 ns) = 2.859 ns; Loc. = LCFF_X30_Y13_N29; Fanout = 6; REG Node = 'timer:timer\|cnt_d0_reg\[0\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { clk~clkctrl timer:timer|cnt_d0_reg[0] } "NODE_NAME" } } { "timer.v" "" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/timer.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 63.17 % ) " "Info: Total cell delay = 1.806 ns ( 63.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.053 ns ( 36.83 % ) " "Info: Total interconnect delay = 1.053 ns ( 36.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.859 ns" { clk clk~clkctrl timer:timer|cnt_d0_reg[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.859 ns" { clk clk~combout clk~clkctrl timer:timer|cnt_d0_reg[0] } { 0.000ns 0.000ns 0.139ns 0.914ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "timer.v" "" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/timer.v" 24 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.550 ns + Longest register pin " "Info: + Longest register to pin delay is 11.550 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns timer:timer\|cnt_d0_reg\[0\] 1 REG LCFF_X30_Y13_N29 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y13_N29; Fanout = 6; REG Node = 'timer:timer\|cnt_d0_reg\[0\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { timer:timer|cnt_d0_reg[0] } "NODE_NAME" } } { "timer.v" "" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/timer.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.295 ns) + CELL(0.650 ns) 2.945 ns seven_seg:seven_seg\|Mux3~13 2 COMB LCCOMB_X17_Y13_N2 1 " "Info: 2: + IC(2.295 ns) + CELL(0.650 ns) = 2.945 ns; Loc. = LCCOMB_X17_Y13_N2; Fanout = 1; COMB Node = 'seven_seg:seven_seg\|Mux3~13'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.945 ns" { timer:timer|cnt_d0_reg[0] seven_seg:seven_seg|Mux3~13 } "NODE_NAME" } } { "seven_seg.v" "" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/seven_seg.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.457 ns) + CELL(0.370 ns) 4.772 ns seven_seg:seven_seg\|Mux3~14 3 COMB LCCOMB_X22_Y13_N14 7 " "Info: 3: + IC(1.457 ns) + CELL(0.370 ns) = 4.772 ns; Loc. = LCCOMB_X22_Y13_N14; Fanout = 7; COMB Node = 'seven_seg:seven_seg\|Mux3~14'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.827 ns" { seven_seg:seven_seg|Mux3~13 seven_seg:seven_seg|Mux3~14 } "NODE_NAME" } } { "seven_seg.v" "" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/seven_seg.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.785 ns) + CELL(0.650 ns) 6.207 ns seven_seg:seven_seg\|WideOr0~15 4 COMB LCCOMB_X23_Y13_N18 1 " "Info: 4: + IC(0.785 ns) + CELL(0.650 ns) = 6.207 ns; Loc. = LCCOMB_X23_Y13_N18; Fanout = 1; COMB Node = 'seven_seg:seven_seg\|WideOr0~15'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.435 ns" { seven_seg:seven_seg|Mux3~14 seven_seg:seven_seg|WideOr0~15 } "NODE_NAME" } } { "seven_seg.v" "" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/seven_seg.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.067 ns) + CELL(3.276 ns) 11.550 ns seg_a 5 PIN PIN_170 0 " "Info: 5: + IC(2.067 ns) + CELL(3.276 ns) = 11.550 ns; Loc. = PIN_170; Fanout = 0; PIN Node = 'seg_a'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.343 ns" { seven_seg:seven_seg|WideOr0~15 seg_a } "NODE_NAME" } } { "count_1sec.v" "" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/count_1sec.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.946 ns ( 42.82 % ) " "Info: Total cell delay = 4.946 ns ( 42.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.604 ns ( 57.18 % ) " "Info: Total interconnect delay = 6.604 ns ( 57.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "11.550 ns" { timer:timer|cnt_d0_reg[0] seven_seg:seven_seg|Mux3~13 seven_seg:seven_seg|Mux3~14 seven_seg:seven_seg|WideOr0~15 seg_a } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "11.550 ns" { timer:timer|cnt_d0_reg[0] seven_seg:seven_seg|Mux3~13 seven_seg:seven_seg|Mux3~14 seven_seg:seven_seg|WideOr0~15 seg_a } { 0.000ns 2.295ns 1.457ns 0.785ns 2.067ns } { 0.000ns 0.650ns 0.370ns 0.650ns 3.276ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.859 ns" { clk clk~clkctrl timer:timer|cnt_d0_reg[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.859 ns" { clk clk~combout clk~clkctrl timer:timer|cnt_d0_reg[0] } { 0.000ns 0.000ns 0.139ns 0.914ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "11.550 ns" { timer:timer|cnt_d0_reg[0] seven_seg:seven_seg|Mux3~13 seven_seg:seven_seg|Mux3~14 seven_seg:seven_seg|WideOr0~15 seg_a } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "11.550 ns" { timer:timer|cnt_d0_reg[0] seven_seg:seven_seg|Mux3~13 seven_seg:seven_seg|Mux3~14 seven_seg:seven_seg|WideOr0~15 seg_a } { 0.000ns 2.295ns 1.457ns 0.785ns 2.067ns } { 0.000ns 0.650ns 0.370ns 0.650ns 3.276ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "158 " "Info: Allocated 158 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 04 17:32:06 2015 " "Info: Processing ended: Fri Dec 04 17:32:06 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 13 s " "Info: Quartus II Full Compilation was successful. 0 errors, 13 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
