

================================================================
== Vitis HLS Report for 'CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3'
================================================================
* Date:           Fri Jun  7 16:44:12 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        project2
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.617 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    26904|    26904|  0.135 ms|  0.135 ms|  26904|  26904|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_93_1_loop_for_ap_3  |    26902|    26902|        44|         21|          1|  1280|       yes|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|    39|       -|       -|    -|
|Expression       |        -|     -|       0|    1555|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     1|       0|       5|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     756|    -|
|Register         |        -|     -|    1000|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    40|    1000|    2316|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     3|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+---+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+--------------------+---------+----+---+----+-----+
    |mul_16s_16s_24_1_1_U73  |mul_16s_16s_24_1_1  |        0|   1|  0|   5|    0|
    +------------------------+--------------------+---------+----+---+----+-----+
    |Total                   |                    |        0|   1|  0|   5|    0|
    +------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    +-------------------------------------+--------------------------------+--------------+
    |               Instance              |             Module             |  Expression  |
    +-------------------------------------+--------------------------------+--------------+
    |mac_muladd_16s_16s_24ns_24_4_1_U74   |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U75   |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U76   |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U77   |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U78   |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U79   |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U80   |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U81   |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U82   |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U83   |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U84   |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U85   |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U86   |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U87   |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U88   |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U89   |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U90   |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U91   |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U92   |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U93   |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U94   |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U95   |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U96   |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U97   |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U98   |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U99   |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U100  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U101  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U102  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U103  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U104  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U105  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U106  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U107  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U108  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U109  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U110  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U111  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U112  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    +-------------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln101_100_fu_2240_p2   |         +|   0|  0|  18|          11|          10|
    |add_ln101_101_fu_2283_p2   |         +|   0|  0|  17|          10|           9|
    |add_ln101_103_fu_2250_p2   |         +|   0|  0|  18|          11|          11|
    |add_ln101_104_fu_2293_p2   |         +|   0|  0|  17|          10|           9|
    |add_ln101_106_fu_2303_p2   |         +|   0|  0|  18|          11|          11|
    |add_ln101_107_fu_2348_p2   |         +|   0|  0|  17|          10|           9|
    |add_ln101_109_fu_2313_p2   |         +|   0|  0|  18|          11|          11|
    |add_ln101_10_fu_1228_p2    |         +|   0|  0|  15|           8|           3|
    |add_ln101_110_fu_2358_p2   |         +|   0|  0|  17|          10|           9|
    |add_ln101_112_fu_2368_p2   |         +|   0|  0|  18|          11|          11|
    |add_ln101_113_fu_2411_p2   |         +|   0|  0|  17|          10|           9|
    |add_ln101_115_fu_2378_p2   |         +|   0|  0|  18|          11|          11|
    |add_ln101_116_fu_2421_p2   |         +|   0|  0|  17|          10|           9|
    |add_ln101_11_fu_1272_p2    |         +|   0|  0|  17|          10|           9|
    |add_ln101_13_fu_1238_p2    |         +|   0|  0|  16|           9|           8|
    |add_ln101_14_fu_1282_p2    |         +|   0|  0|  17|          10|           9|
    |add_ln101_16_fu_1292_p2    |         +|   0|  0|  16|           9|           8|
    |add_ln101_17_fu_1336_p2    |         +|   0|  0|  17|          10|           9|
    |add_ln101_19_fu_1302_p2    |         +|   0|  0|  16|           9|           8|
    |add_ln101_1_fu_1051_p2     |         +|   0|  0|  15|           8|           1|
    |add_ln101_20_fu_1356_p2    |         +|   0|  0|  17|          10|           9|
    |add_ln101_22_fu_1367_p2    |         +|   0|  0|  16|           9|           8|
    |add_ln101_23_fu_1412_p2    |         +|   0|  0|  17|          10|           9|
    |add_ln101_25_fu_1377_p2    |         +|   0|  0|  16|           9|           8|
    |add_ln101_26_fu_1422_p2    |         +|   0|  0|  17|          10|           9|
    |add_ln101_28_fu_1432_p2    |         +|   0|  0|  16|           9|           9|
    |add_ln101_29_fu_1477_p2    |         +|   0|  0|  17|          10|           9|
    |add_ln101_2_fu_1126_p2     |         +|   0|  0|  17|          10|           9|
    |add_ln101_31_fu_1442_p2    |         +|   0|  0|  16|           9|           9|
    |add_ln101_32_fu_1487_p2    |         +|   0|  0|  17|          10|           9|
    |add_ln101_34_fu_1497_p2    |         +|   0|  0|  16|           9|           9|
    |add_ln101_35_fu_1545_p2    |         +|   0|  0|  17|          10|           9|
    |add_ln101_37_fu_1507_p2    |         +|   0|  0|  16|           9|           9|
    |add_ln101_38_fu_1555_p2    |         +|   0|  0|  17|          10|           9|
    |add_ln101_40_fu_1565_p2    |         +|   0|  0|  16|           9|           9|
    |add_ln101_41_fu_1611_p2    |         +|   0|  0|  17|          10|           9|
    |add_ln101_43_fu_1575_p2    |         +|   0|  0|  17|          10|           9|
    |add_ln101_44_fu_1621_p2    |         +|   0|  0|  17|          10|           9|
    |add_ln101_46_fu_1631_p2    |         +|   0|  0|  17|          10|           9|
    |add_ln101_47_fu_1676_p2    |         +|   0|  0|  17|          10|           9|
    |add_ln101_49_fu_1641_p2    |         +|   0|  0|  17|          10|           9|
    |add_ln101_4_fu_1137_p2     |         +|   0|  0|  15|           8|           2|
    |add_ln101_50_fu_1686_p2    |         +|   0|  0|  17|          10|           9|
    |add_ln101_52_fu_1696_p2    |         +|   0|  0|  17|          10|           9|
    |add_ln101_53_fu_1741_p2    |         +|   0|  0|  17|          10|           9|
    |add_ln101_55_fu_1706_p2    |         +|   0|  0|  17|          10|           9|
    |add_ln101_56_fu_1751_p2    |         +|   0|  0|  17|          10|           9|
    |add_ln101_58_fu_1761_p2    |         +|   0|  0|  17|          10|          10|
    |add_ln101_59_fu_1806_p2    |         +|   0|  0|  17|          10|           9|
    |add_ln101_5_fu_1208_p2     |         +|   0|  0|  17|          10|           9|
    |add_ln101_61_fu_1771_p2    |         +|   0|  0|  17|          10|          10|
    |add_ln101_62_fu_1816_p2    |         +|   0|  0|  17|          10|           9|
    |add_ln101_64_fu_1826_p2    |         +|   0|  0|  17|          10|          10|
    |add_ln101_65_fu_1871_p2    |         +|   0|  0|  17|          10|           9|
    |add_ln101_67_fu_1836_p2    |         +|   0|  0|  17|          10|          10|
    |add_ln101_68_fu_1881_p2    |         +|   0|  0|  17|          10|           9|
    |add_ln101_70_fu_1891_p2    |         +|   0|  0|  17|          10|          10|
    |add_ln101_71_fu_1940_p2    |         +|   0|  0|  17|          10|           9|
    |add_ln101_73_fu_1901_p2    |         +|   0|  0|  16|           9|           9|
    |add_ln101_74_fu_1950_p2    |         +|   0|  0|  17|          10|           9|
    |add_ln101_76_fu_1960_p2    |         +|   0|  0|  16|           9|           9|
    |add_ln101_77_fu_2013_p2    |         +|   0|  0|  17|          10|           9|
    |add_ln101_79_fu_1974_p2    |         +|   0|  0|  16|           9|           9|
    |add_ln101_7_fu_1147_p2     |         +|   0|  0|  15|           8|           2|
    |add_ln101_80_fu_2023_p2    |         +|   0|  0|  17|          10|           9|
    |add_ln101_82_fu_2033_p2    |         +|   0|  0|  16|           9|           9|
    |add_ln101_83_fu_2089_p2    |         +|   0|  0|  17|          10|           9|
    |add_ln101_85_fu_2047_p2    |         +|   0|  0|  16|           9|           9|
    |add_ln101_86_fu_2099_p2    |         +|   0|  0|  17|          10|           9|
    |add_ln101_88_fu_2109_p2    |         +|   0|  0|  18|          11|          10|
    |add_ln101_89_fu_2155_p2    |         +|   0|  0|  17|          10|           9|
    |add_ln101_8_fu_1218_p2     |         +|   0|  0|  17|          10|           9|
    |add_ln101_91_fu_2120_p2    |         +|   0|  0|  18|          11|          10|
    |add_ln101_92_fu_2165_p2    |         +|   0|  0|  17|          10|           9|
    |add_ln101_94_fu_2175_p2    |         +|   0|  0|  18|          11|          10|
    |add_ln101_95_fu_2220_p2    |         +|   0|  0|  17|          10|           9|
    |add_ln101_97_fu_2185_p2    |         +|   0|  0|  18|          11|          10|
    |add_ln101_98_fu_2230_p2    |         +|   0|  0|  17|          10|           9|
    |add_ln101_fu_1115_p2       |         +|   0|  0|  17|          10|           9|
    |add_ln103_1_fu_1258_p2     |         +|   0|  0|  18|          11|          11|
    |add_ln103_2_fu_2980_p2     |         +|   0|  0|  23|          16|          16|
    |add_ln103_3_fu_1249_p2     |         +|   0|  0|  16|           9|           9|
    |add_ln103_fu_2962_p2       |         +|   0|  0|  24|          17|          17|
    |add_ln93_1_fu_1040_p2      |         +|   0|  0|  12|           4|           1|
    |add_ln93_fu_1014_p2        |         +|   0|  0|  18|          11|           1|
    |arrayidx23_sum_fu_2434_p2  |         +|   0|  0|  17|          10|          10|
    |empty_155_fu_1105_p2       |         +|   0|  0|  16|           9|           9|
    |icmp_ln93_fu_1008_p2       |      icmp|   0|  0|  18|          11|          11|
    |icmp_ln95_fu_1026_p2       |      icmp|   0|  0|  15|           8|           8|
    |or_ln101_1_fu_1347_p2      |        or|   0|  0|   9|           9|           3|
    |or_ln101_fu_1327_p2        |        or|   0|  0|   9|           9|           3|
    |OutConv3_d0                |    select|   0|  0|  16|           1|           1|
    |select_ln93_1_fu_1072_p3   |    select|   0|  0|   4|           1|           4|
    |select_ln93_fu_1032_p3     |    select|   0|  0|   8|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|1555|         905|         805|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+-----+-----------+-----+-----------+
    |                  Name                  | LUT | Input Size| Bits| Total Bits|
    +----------------------------------------+-----+-----------+-----+-----------+
    |OutPadConv3_address0                    |  106|         21|   11|        231|
    |OutPadConv3_address1                    |  106|         21|   11|        231|
    |Weights_address0                        |  111|         22|   14|        308|
    |Weights_address1                        |  106|         21|   14|        294|
    |ap_NS_fsm                               |  111|         22|    1|         22|
    |ap_done_int                             |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                 |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                 |    9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg        |    9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten48_load  |    9|          2|   11|         22|
    |ap_sig_allocacmp_n_load                 |    9|          2|    4|          8|
    |ap_sig_allocacmp_y_load                 |    9|          2|    8|         16|
    |indvar_flatten48_fu_238                 |    9|          2|   11|         22|
    |n_fu_234                                |    9|          2|    4|          8|
    |reg_925                                 |    9|          2|   16|         32|
    |reg_930                                 |    9|          2|   16|         32|
    |reg_935                                 |    9|          2|   16|         32|
    |reg_940                                 |    9|          2|   16|         32|
    |reg_945                                 |    9|          2|   16|         32|
    |reg_950                                 |    9|          2|   16|         32|
    |reg_955                                 |    9|          2|   16|         32|
    |reg_960                                 |    9|          2|   16|         32|
    |reg_965                                 |    9|          2|   16|         32|
    |reg_970                                 |    9|          2|   16|         32|
    |reg_975                                 |    9|          2|   16|         32|
    |reg_980                                 |    9|          2|   16|         32|
    |reg_985                                 |    9|          2|   16|         32|
    |y_fu_230                                |    9|          2|    8|         16|
    +----------------------------------------+-----+-----------+-----+-----------+
    |Total                                   |  756|        155|  310|       1604|
    +----------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |OutPadConv3_load_15_reg_3752        |  16|   0|   16|          0|
    |OutPadConv3_load_17_reg_3792        |  16|   0|   16|          0|
    |OutPadConv3_load_19_reg_3837        |  16|   0|   16|          0|
    |OutPadConv3_load_21_reg_3882        |  16|   0|   16|          0|
    |OutPadConv3_load_23_reg_3927        |  16|   0|   16|          0|
    |OutPadConv3_load_24_reg_3967        |  16|   0|   16|          0|
    |OutPadConv3_load_25_reg_3977        |  16|   0|   16|          0|
    |OutPadConv3_load_27_reg_4022        |  16|   0|   16|          0|
    |OutPadConv3_load_28_reg_4079        |  16|   0|   16|          0|
    |OutPadConv3_load_29_reg_4089        |  16|   0|   16|          0|
    |OutPadConv3_load_30_reg_4129        |  16|   0|   16|          0|
    |OutPadConv3_load_31_reg_4139        |  16|   0|   16|          0|
    |OutPadConv3_load_32_reg_4184        |  16|   0|   16|          0|
    |OutPadConv3_load_33_reg_4194        |  16|   0|   16|          0|
    |OutPadConv3_load_34_reg_4239        |  16|   0|   16|          0|
    |OutPadConv3_load_35_reg_4249        |  16|   0|   16|          0|
    |OutPadConv3_load_36_reg_4294        |  16|   0|   16|          0|
    |OutPadConv3_load_37_reg_4304        |  16|   0|   16|          0|
    |OutPadConv3_load_38_reg_4349        |  16|   0|   16|          0|
    |OutPadConv3_load_39_reg_4359        |  16|   0|   16|          0|
    |Weights_load_48_reg_4394            |  16|   0|   16|          0|
    |Weights_load_65_reg_3822            |  16|   0|   16|          0|
    |Weights_load_67_reg_3867            |  16|   0|   16|          0|
    |Weights_load_69_reg_3912            |  16|   0|   16|          0|
    |Weights_load_71_reg_3957            |  16|   0|   16|          0|
    |Weights_load_73_reg_4007            |  16|   0|   16|          0|
    |Weights_load_74_reg_4064            |  16|   0|   16|          0|
    |Weights_load_75_reg_4069            |  16|   0|   16|          0|
    |Weights_load_77_reg_4119            |  16|   0|   16|          0|
    |Weights_load_78_reg_4169            |  16|   0|   16|          0|
    |Weights_load_79_reg_4174            |  16|   0|   16|          0|
    |Weights_load_80_reg_4224            |  16|   0|   16|          0|
    |Weights_load_81_reg_4229            |  16|   0|   16|          0|
    |Weights_load_82_reg_4279            |  16|   0|   16|          0|
    |Weights_load_83_reg_4284            |  16|   0|   16|          0|
    |Weights_load_84_reg_4334            |  16|   0|   16|          0|
    |Weights_load_85_reg_4339            |  16|   0|   16|          0|
    |Weights_load_86_reg_4384            |  16|   0|   16|          0|
    |Weights_load_87_reg_4389            |  16|   0|   16|          0|
    |add_ln103_1_reg_3539                |  11|   0|   11|          0|
    |add_ln103_1_reg_3539_pp0_iter1_reg  |  11|   0|   11|          0|
    |add_ln93_1_reg_3390                 |   4|   0|    4|          0|
    |ap_CS_fsm                           |  21|   0|   21|          0|
    |ap_done_reg                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg    |   1|   0|    1|          0|
    |empty_155_reg_3420                  |   6|   0|    9|          3|
    |empty_reg_3410                      |   3|   0|    3|          0|
    |icmp_ln93_reg_3366                  |   1|   0|    1|          0|
    |icmp_ln93_reg_3366_pp0_iter1_reg    |   1|   0|    1|          0|
    |icmp_ln95_reg_3375                  |   1|   0|    1|          0|
    |indvar_flatten48_fu_238             |  11|   0|   11|          0|
    |n_fu_234                            |   4|   0|    4|          0|
    |n_load_reg_3370                     |   4|   0|    4|          0|
    |p_cast95_reg_3426                   |   6|   0|   10|          4|
    |p_shl23_cast_reg_3415               |   3|   0|    9|          6|
    |reg_921                             |  16|   0|   16|          0|
    |reg_925                             |  16|   0|   16|          0|
    |reg_930                             |  16|   0|   16|          0|
    |reg_935                             |  16|   0|   16|          0|
    |reg_940                             |  16|   0|   16|          0|
    |reg_945                             |  16|   0|   16|          0|
    |reg_950                             |  16|   0|   16|          0|
    |reg_955                             |  16|   0|   16|          0|
    |reg_960                             |  16|   0|   16|          0|
    |reg_965                             |  16|   0|   16|          0|
    |reg_970                             |  16|   0|   16|          0|
    |reg_975                             |  16|   0|   16|          0|
    |reg_980                             |  16|   0|   16|          0|
    |reg_985                             |  16|   0|   16|          0|
    |select_ln93_1_reg_3405              |   4|   0|    4|          0|
    |select_ln93_reg_3380                |   8|   0|    8|          0|
    |tmp_s_reg_3514                      |  16|   0|   16|          0|
    |y_fu_230                            |   8|   0|    8|          0|
    |zext_ln95_2_reg_4037                |   8|   0|   11|          3|
    |zext_ln95_3_reg_3679                |   8|   0|   10|          2|
    |zext_ln95_4_reg_3486                |   8|   0|    9|          1|
    +------------------------------------+----+----+-----+-----------+
    |Total                               |1000|   0| 1019|         19|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                Source Object               |    C Type    |
+----------------------+-----+-----+------------+--------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3|  return value|
|Weights_address0      |  out|   14|   ap_memory|                                     Weights|         array|
|Weights_ce0           |  out|    1|   ap_memory|                                     Weights|         array|
|Weights_q0            |   in|   16|   ap_memory|                                     Weights|         array|
|Weights_address1      |  out|   14|   ap_memory|                                     Weights|         array|
|Weights_ce1           |  out|    1|   ap_memory|                                     Weights|         array|
|Weights_q1            |   in|   16|   ap_memory|                                     Weights|         array|
|OutPadConv3_address0  |  out|   11|   ap_memory|                                 OutPadConv3|         array|
|OutPadConv3_ce0       |  out|    1|   ap_memory|                                 OutPadConv3|         array|
|OutPadConv3_q0        |   in|   16|   ap_memory|                                 OutPadConv3|         array|
|OutPadConv3_address1  |  out|   11|   ap_memory|                                 OutPadConv3|         array|
|OutPadConv3_ce1       |  out|    1|   ap_memory|                                 OutPadConv3|         array|
|OutPadConv3_q1        |   in|   16|   ap_memory|                                 OutPadConv3|         array|
|OutConv3_address0     |  out|   11|   ap_memory|                                    OutConv3|         array|
|OutConv3_ce0          |  out|    1|   ap_memory|                                    OutConv3|         array|
|OutConv3_we0          |  out|    1|   ap_memory|                                    OutConv3|         array|
|OutConv3_d0           |  out|   16|   ap_memory|                                    OutConv3|         array|
+----------------------+-----+-----+------------+--------------------------------------------+--------------+

