
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source D:/Digital/lab/Lab9ALU/pa.fromHdl.tcl
# create_project -name Lab9ALU -dir "D:/Digital/lab/Lab9ALU/planAhead_run_3" -part xc6slx9tqg144-3
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "res.ucf" [current_fileset -constrset]
Adding file 'D:/Digital/lab/Lab9ALU/res.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {Svn2.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {SHL.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Mux.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Encoder4to2V2.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Divider.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {res.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top res $srcset
# add_files [list {res.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx9tqg144-3
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "D:/Digital/lab/Lab9ALU/Encoder4to2V2.vhd" into library work
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/tqg144/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [D:/Digital/lab/Lab9ALU/res.ucf]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'XLXN_1[7]' [D:/Digital/lab/Lab9ALU/res.ucf:3]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'XLXN_1[6]' [D:/Digital/lab/Lab9ALU/res.ucf:4]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'XLXN_1[5]' [D:/Digital/lab/Lab9ALU/res.ucf:5]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'XLXN_1[4]' [D:/Digital/lab/Lab9ALU/res.ucf:6]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'XLXN_1[3]' [D:/Digital/lab/Lab9ALU/res.ucf:7]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'XLXN_1[2]' [D:/Digital/lab/Lab9ALU/res.ucf:8]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'XLXN_1[1]' [D:/Digital/lab/Lab9ALU/res.ucf:9]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'XLXN_1[0]' [D:/Digital/lab/Lab9ALU/res.ucf:10]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'XLXN_2[7]' [D:/Digital/lab/Lab9ALU/res.ucf:11]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'XLXN_2[6]' [D:/Digital/lab/Lab9ALU/res.ucf:12]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'XLXN_2[5]' [D:/Digital/lab/Lab9ALU/res.ucf:13]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'XLXN_2[4]' [D:/Digital/lab/Lab9ALU/res.ucf:14]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'XLXN_2[3]' [D:/Digital/lab/Lab9ALU/res.ucf:15]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'XLXN_2[2]' [D:/Digital/lab/Lab9ALU/res.ucf:16]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'XLXN_2[1]' [D:/Digital/lab/Lab9ALU/res.ucf:17]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'XLXN_2[0]' [D:/Digital/lab/Lab9ALU/res.ucf:18]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'XLXN_3[7]' [D:/Digital/lab/Lab9ALU/res.ucf:19]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'XLXN_3[6]' [D:/Digital/lab/Lab9ALU/res.ucf:20]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'XLXN_3[5]' [D:/Digital/lab/Lab9ALU/res.ucf:21]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'XLXN_3[4]' [D:/Digital/lab/Lab9ALU/res.ucf:22]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'XLXN_3[3]' [D:/Digital/lab/Lab9ALU/res.ucf:23]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'XLXN_3[2]' [D:/Digital/lab/Lab9ALU/res.ucf:24]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'XLXN_3[1]' [D:/Digital/lab/Lab9ALU/res.ucf:25]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'XLXN_3[0]' [D:/Digital/lab/Lab9ALU/res.ucf:26]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'XLXN_16' [D:/Digital/lab/Lab9ALU/res.ucf:29]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'A[7]' [D:/Digital/lab/Lab9ALU/res.ucf:32]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'A[6]' [D:/Digital/lab/Lab9ALU/res.ucf:33]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'A[5]' [D:/Digital/lab/Lab9ALU/res.ucf:34]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'A[4]' [D:/Digital/lab/Lab9ALU/res.ucf:35]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'A[3]' [D:/Digital/lab/Lab9ALU/res.ucf:36]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'A[2]' [D:/Digital/lab/Lab9ALU/res.ucf:37]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'A[1]' [D:/Digital/lab/Lab9ALU/res.ucf:38]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'A[0]' [D:/Digital/lab/Lab9ALU/res.ucf:39]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'B[7]' [D:/Digital/lab/Lab9ALU/res.ucf:40]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'B[6]' [D:/Digital/lab/Lab9ALU/res.ucf:41]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'B[5]' [D:/Digital/lab/Lab9ALU/res.ucf:42]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'B[4]' [D:/Digital/lab/Lab9ALU/res.ucf:43]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'B[3]' [D:/Digital/lab/Lab9ALU/res.ucf:44]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'B[2]' [D:/Digital/lab/Lab9ALU/res.ucf:45]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'B[1]' [D:/Digital/lab/Lab9ALU/res.ucf:46]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'B[0]' [D:/Digital/lab/Lab9ALU/res.ucf:47]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'Button[3]' [D:/Digital/lab/Lab9ALU/res.ucf:48]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'Button[2]' [D:/Digital/lab/Lab9ALU/res.ucf:49]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'Button[1]' [D:/Digital/lab/Lab9ALU/res.ucf:50]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'Button[0]' [D:/Digital/lab/Lab9ALU/res.ucf:51]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'coms[1]' [D:/Digital/lab/Lab9ALU/res.ucf:65]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'coms[0]' [D:/Digital/lab/Lab9ALU/res.ucf:66]
Finished Parsing UCF File [D:/Digital/lab/Lab9ALU/res.ucf]
INFO: [Designutils 20-20] Invalid constraints found, use command 'write_ucf -constraints invalid <file>' to save all the invalid constraints to a file
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 0308f7fc
open_rtl_design: Time (s): elapsed = 00:00:07 . Memory (MB): peak = 650.793 ; gain = 156.645
update_compile_order -fileset sim_1
startgroup
set_property package_pin P45 [get_ports {Buttn[3]}]
endgroup
startgroup
set_property package_pin P46 [get_ports {Buttn[2]}]
endgroup
startgroup
set_property package_pin P47 [get_ports {Buttn[1]}]
endgroup
startgroup
set_property package_pin P48 [get_ports {Buttn[0]}]
endgroup
startgroup
set_property package_pin P55 [get_ports {in1[7]}]
endgroup
startgroup
set_property package_pin P56 [get_ports {in1[6]}]
endgroup
startgroup
set_property package_pin P57 [get_ports {in1[5]}]
endgroup
startgroup
set_property package_pin P58 [get_ports {in1[4]}]
endgroup
startgroup
set_property package_pin P59 [get_ports {in1[3]}]
endgroup
startgroup
set_property package_pin P61 [get_ports {in1[2]}]
endgroup
startgroup
set_property package_pin P62 [get_ports {in1[1]}]
endgroup
startgroup
set_property package_pin P66 [get_ports {in1[0]}]
endgroup
startgroup
set_property package_pin P112 [get_ports {in2[7]}]
endgroup
startgroup
set_property package_pin P111 [get_ports {in2[6]}]
endgroup
startgroup
set_property package_pin P111 [get_ports {in2[6]}]
endgroup
startgroup
set_property package_pin P105 [get_ports {in2[5]}]
endgroup
startgroup
set_property package_pin P104 [get_ports {in2[4]}]
endgroup
startgroup
set_property package_pin P102 [get_ports {in2[3]}]
endgroup
set_property package_pin "" [get_ports [list  {in2[1]}]]
startgroup
set_property package_pin P101 [get_ports {in2[2]}]
endgroup
startgroup
set_property package_pin P100 [get_ports {in2[1]}]
endgroup
startgroup
set_property package_pin P99 [get_ports {in2[0]}]
endgroup
set_property is_loc_fixed false [get_ports [list  {in2[0]}]]
set_property is_loc_fixed true [get_ports [list  {in2[0]}]]
startgroup
set_property package_pin P33 [get_ports com2]
endgroup
startgroup
set_property package_pin P30 [get_ports com3]
endgroup
save_constraints
startgroup
set_property package_pin P10 [get_ports {in1[0]}]
endgroup
startgroup
set_property package_pin P62 [get_ports {in1[1]}]
endgroup
startgroup
set_property package_pin P10 [get_ports {in1[0]}]
endgroup
startgroup
set_property package_pin P62 [get_ports {in1[1]}]
endgroup
startgroup
set_property package_pin P66 [get_ports {in1[0]}]
endgroup
refresh_design
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "D:/Digital/lab/Lab9ALU/Encoder4to2V2.vhd" into library work
Parsing UCF File [D:/Digital/lab/Lab9ALU/res.ucf]
Finished Parsing UCF File [D:/Digital/lab/Lab9ALU/res.ucf]
startgroup
set_property package_pin P51 [get_ports {Buttn[0]}]
endgroup
save_constraints
refresh_design
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "D:/Digital/lab/Lab9ALU/Encoder4to2V2.vhd" into library work
Parsing UCF File [D:/Digital/lab/Lab9ALU/res.ucf]
Finished Parsing UCF File [D:/Digital/lab/Lab9ALU/res.ucf]
startgroup
set_property package_pin P48 [get_ports {Buttn[0]}]
endgroup
save_constraints
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
refresh_design
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing UCF File [D:/Digital/lab/Lab9ALU/res.ucf]
Finished Parsing UCF File [D:/Digital/lab/Lab9ALU/res.ucf]
startgroup
set_property package_pin P51 [get_ports {Buttn[0]}]
endgroup
startgroup
set_property package_pin P48 [get_ports {Buttn[1]}]
endgroup
startgroup
set_property package_pin P47 [get_ports {Buttn[2]}]
endgroup
save_constraints
refresh_design
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing UCF File [D:/Digital/lab/Lab9ALU/res.ucf]
Finished Parsing UCF File [D:/Digital/lab/Lab9ALU/res.ucf]
startgroup
set_property package_pin P46 [get_ports {Buttn[2]}]
endgroup
startgroup
set_property package_pin P47 [get_ports {Buttn[1]}]
endgroup
startgroup
set_property package_pin P48 [get_ports {Buttn[0]}]
endgroup
startgroup
set_property package_pin P45 [get_ports {Buttn[3]}]
endgroup
startgroup
set_property package_pin P51 [get_ports {Buttn[0]}]
endgroup
startgroup
set_property package_pin P47 [get_ports {Buttn[1]}]
endgroup
startgroup
set_property package_pin P48 [get_ports {Buttn[3]}]
endgroup
startgroup
set_property package_pin P45 [get_ports {Buttn[0]}]
endgroup
startgroup
set_property package_pin P47 [get_ports {Buttn[1]}]
endgroup
startgroup
set_property package_pin P51 [get_ports {Buttn[2]}]
endgroup
startgroup
set_property package_pin P47 [get_ports {Buttn[1]}]
endgroup
startgroup
set_property package_pin P46 [get_ports {Buttn[1]}]
endgroup
save_constraints
refresh_design
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing UCF File [D:/Digital/lab/Lab9ALU/res.ucf]
Finished Parsing UCF File [D:/Digital/lab/Lab9ALU/res.ucf]
startgroup
set_property package_pin P47 [get_ports {Buttn[2]}]
endgroup
save_constraints
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Mon Nov 11 05:13:38 2019...
INFO: [Common 17-83] Releasing license: PlanAhead
