#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x22e9460 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x22e95f0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x22e1110 .functor NOT 1, L_0x2318b20, C4<0>, C4<0>, C4<0>;
L_0x2318880 .functor XOR 1, L_0x2318720, L_0x23187e0, C4<0>, C4<0>;
L_0x2318a10 .functor XOR 1, L_0x2318880, L_0x2318940, C4<0>, C4<0>;
v0x2315da0_0 .net *"_ivl_10", 0 0, L_0x2318940;  1 drivers
v0x2315ea0_0 .net *"_ivl_12", 0 0, L_0x2318a10;  1 drivers
v0x2315f80_0 .net *"_ivl_2", 0 0, L_0x2318680;  1 drivers
v0x2316040_0 .net *"_ivl_4", 0 0, L_0x2318720;  1 drivers
v0x2316120_0 .net *"_ivl_6", 0 0, L_0x23187e0;  1 drivers
v0x2316250_0 .net *"_ivl_8", 0 0, L_0x2318880;  1 drivers
v0x2316330_0 .var "clk", 0 0;
v0x23163d0_0 .net "f_dut", 0 0, L_0x23184b0;  1 drivers
v0x2316470_0 .net "f_ref", 0 0, L_0x23175e0;  1 drivers
v0x23165a0_0 .var/2u "stats1", 159 0;
v0x2316640_0 .var/2u "strobe", 0 0;
v0x23166e0_0 .net "tb_match", 0 0, L_0x2318b20;  1 drivers
v0x23167a0_0 .net "tb_mismatch", 0 0, L_0x22e1110;  1 drivers
v0x2316860_0 .net "wavedrom_enable", 0 0, v0x2314710_0;  1 drivers
v0x2316900_0 .net "wavedrom_title", 511 0, v0x23147d0_0;  1 drivers
v0x23169d0_0 .net "x1", 0 0, v0x2314890_0;  1 drivers
v0x2316a70_0 .net "x2", 0 0, v0x2314930_0;  1 drivers
v0x2316c20_0 .net "x3", 0 0, v0x2314a20_0;  1 drivers
L_0x2318680 .concat [ 1 0 0 0], L_0x23175e0;
L_0x2318720 .concat [ 1 0 0 0], L_0x23175e0;
L_0x23187e0 .concat [ 1 0 0 0], L_0x23184b0;
L_0x2318940 .concat [ 1 0 0 0], L_0x23175e0;
L_0x2318b20 .cmp/eeq 1, L_0x2318680, L_0x2318a10;
S_0x22e9780 .scope module, "good1" "reference_module" 3 95, 3 4 0, S_0x22e95f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x22d5e70 .functor NOT 1, v0x2314a20_0, C4<0>, C4<0>, C4<0>;
L_0x22e9ea0 .functor AND 1, L_0x22d5e70, v0x2314930_0, C4<1>, C4<1>;
L_0x22e1180 .functor NOT 1, v0x2314890_0, C4<0>, C4<0>, C4<0>;
L_0x2316ec0 .functor AND 1, L_0x22e9ea0, L_0x22e1180, C4<1>, C4<1>;
L_0x2316f90 .functor NOT 1, v0x2314a20_0, C4<0>, C4<0>, C4<0>;
L_0x2317000 .functor AND 1, L_0x2316f90, v0x2314930_0, C4<1>, C4<1>;
L_0x23170b0 .functor AND 1, L_0x2317000, v0x2314890_0, C4<1>, C4<1>;
L_0x2317170 .functor OR 1, L_0x2316ec0, L_0x23170b0, C4<0>, C4<0>;
L_0x23172d0 .functor NOT 1, v0x2314930_0, C4<0>, C4<0>, C4<0>;
L_0x2317340 .functor AND 1, v0x2314a20_0, L_0x23172d0, C4<1>, C4<1>;
L_0x2317460 .functor AND 1, L_0x2317340, v0x2314890_0, C4<1>, C4<1>;
L_0x23174d0 .functor OR 1, L_0x2317170, L_0x2317460, C4<0>, C4<0>;
L_0x2317650 .functor AND 1, v0x2314a20_0, v0x2314930_0, C4<1>, C4<1>;
L_0x23176c0 .functor AND 1, L_0x2317650, v0x2314890_0, C4<1>, C4<1>;
L_0x23175e0 .functor OR 1, L_0x23174d0, L_0x23176c0, C4<0>, C4<0>;
v0x22e1380_0 .net *"_ivl_0", 0 0, L_0x22d5e70;  1 drivers
v0x22e1420_0 .net *"_ivl_10", 0 0, L_0x2317000;  1 drivers
v0x22d5ee0_0 .net *"_ivl_12", 0 0, L_0x23170b0;  1 drivers
v0x2313070_0 .net *"_ivl_14", 0 0, L_0x2317170;  1 drivers
v0x2313150_0 .net *"_ivl_16", 0 0, L_0x23172d0;  1 drivers
v0x2313280_0 .net *"_ivl_18", 0 0, L_0x2317340;  1 drivers
v0x2313360_0 .net *"_ivl_2", 0 0, L_0x22e9ea0;  1 drivers
v0x2313440_0 .net *"_ivl_20", 0 0, L_0x2317460;  1 drivers
v0x2313520_0 .net *"_ivl_22", 0 0, L_0x23174d0;  1 drivers
v0x2313690_0 .net *"_ivl_24", 0 0, L_0x2317650;  1 drivers
v0x2313770_0 .net *"_ivl_26", 0 0, L_0x23176c0;  1 drivers
v0x2313850_0 .net *"_ivl_4", 0 0, L_0x22e1180;  1 drivers
v0x2313930_0 .net *"_ivl_6", 0 0, L_0x2316ec0;  1 drivers
v0x2313a10_0 .net *"_ivl_8", 0 0, L_0x2316f90;  1 drivers
v0x2313af0_0 .net "f", 0 0, L_0x23175e0;  alias, 1 drivers
v0x2313bb0_0 .net "x1", 0 0, v0x2314890_0;  alias, 1 drivers
v0x2313c70_0 .net "x2", 0 0, v0x2314930_0;  alias, 1 drivers
v0x2313d30_0 .net "x3", 0 0, v0x2314a20_0;  alias, 1 drivers
S_0x2313e70 .scope module, "stim1" "stimulus_gen" 3 89, 3 19 0, S_0x22e95f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x3";
    .port_info 2 /OUTPUT 1 "x2";
    .port_info 3 /OUTPUT 1 "x1";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0x2314650_0 .net "clk", 0 0, v0x2316330_0;  1 drivers
v0x2314710_0 .var "wavedrom_enable", 0 0;
v0x23147d0_0 .var "wavedrom_title", 511 0;
v0x2314890_0 .var "x1", 0 0;
v0x2314930_0 .var "x2", 0 0;
v0x2314a20_0 .var "x3", 0 0;
E_0x22e42b0/0 .event negedge, v0x2314650_0;
E_0x22e42b0/1 .event posedge, v0x2314650_0;
E_0x22e42b0 .event/or E_0x22e42b0/0, E_0x22e42b0/1;
E_0x22e4070 .event negedge, v0x2314650_0;
E_0x22cf9f0 .event posedge, v0x2314650_0;
S_0x2314150 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0x2313e70;
 .timescale -12 -12;
v0x2314350_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x2314450 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0x2313e70;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x2314b20 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0x22e95f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x23178f0 .functor NOT 1, v0x2314a20_0, C4<0>, C4<0>, C4<0>;
L_0x2317a70 .functor AND 1, v0x2314930_0, L_0x23178f0, C4<1>, C4<1>;
L_0x2317c60 .functor AND 1, v0x2314890_0, v0x2314930_0, C4<1>, C4<1>;
L_0x2317de0 .functor NOT 1, v0x2314a20_0, C4<0>, C4<0>, C4<0>;
L_0x2317e80 .functor AND 1, L_0x2317c60, L_0x2317de0, C4<1>, C4<1>;
L_0x2317f90 .functor OR 1, L_0x2317a70, L_0x2317e80, C4<0>, C4<0>;
L_0x23180e0 .functor NOT 1, v0x2314930_0, C4<0>, C4<0>, C4<0>;
L_0x2318150 .functor AND 1, v0x2314890_0, L_0x23180e0, C4<1>, C4<1>;
L_0x2318260 .functor OR 1, L_0x2317f90, L_0x2318150, C4<0>, C4<0>;
L_0x2318370 .functor AND 1, v0x2314890_0, v0x2314930_0, C4<1>, C4<1>;
L_0x2318440 .functor AND 1, L_0x2318370, v0x2314a20_0, C4<1>, C4<1>;
L_0x23184b0 .functor OR 1, L_0x2318260, L_0x2318440, C4<0>, C4<0>;
v0x2314d30_0 .net *"_ivl_0", 0 0, L_0x23178f0;  1 drivers
v0x2314e10_0 .net *"_ivl_10", 0 0, L_0x2317f90;  1 drivers
v0x2314ef0_0 .net *"_ivl_12", 0 0, L_0x23180e0;  1 drivers
v0x2314fe0_0 .net *"_ivl_14", 0 0, L_0x2318150;  1 drivers
v0x23150c0_0 .net *"_ivl_16", 0 0, L_0x2318260;  1 drivers
v0x23151f0_0 .net *"_ivl_18", 0 0, L_0x2318370;  1 drivers
v0x23152d0_0 .net *"_ivl_2", 0 0, L_0x2317a70;  1 drivers
v0x23153b0_0 .net *"_ivl_20", 0 0, L_0x2318440;  1 drivers
v0x2315490_0 .net *"_ivl_4", 0 0, L_0x2317c60;  1 drivers
v0x2315600_0 .net *"_ivl_6", 0 0, L_0x2317de0;  1 drivers
v0x23156e0_0 .net *"_ivl_8", 0 0, L_0x2317e80;  1 drivers
v0x23157c0_0 .net "f", 0 0, L_0x23184b0;  alias, 1 drivers
v0x2315880_0 .net "x1", 0 0, v0x2314890_0;  alias, 1 drivers
v0x2315920_0 .net "x2", 0 0, v0x2314930_0;  alias, 1 drivers
v0x2315a10_0 .net "x3", 0 0, v0x2314a20_0;  alias, 1 drivers
S_0x2315b80 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 109, 3 109 0, S_0x22e95f0;
 .timescale -12 -12;
E_0x22e4500 .event anyedge, v0x2316640_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x2316640_0;
    %nor/r;
    %assign/vec4 v0x2316640_0, 0;
    %wait E_0x22e4500;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x2313e70;
T_3 ;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x2314890_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2314930_0, 0;
    %assign/vec4 v0x2314a20_0, 0;
    %wait E_0x22e4070;
    %pushi/vec4 8, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x22cf9f0;
    %load/vec4 v0x2314a20_0;
    %load/vec4 v0x2314930_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x2314890_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x2314890_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2314930_0, 0;
    %assign/vec4 v0x2314a20_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x22e4070;
    %fork TD_tb.stim1.wavedrom_stop, S_0x2314450;
    %join;
    %pushi/vec4 40, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x22e42b0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_func 3 46 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x2314890_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2314930_0, 0;
    %assign/vec4 v0x2314a20_0, 0;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x22e95f0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2316330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2316640_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x22e95f0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x2316330_0;
    %inv;
    %store/vec4 v0x2316330_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x22e95f0;
T_6 ;
    %vpi_call/w 3 81 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 82 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2314650_0, v0x23167a0_0, v0x2316c20_0, v0x2316a70_0, v0x23169d0_0, v0x2316470_0, v0x23163d0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x22e95f0;
T_7 ;
    %load/vec4 v0x23165a0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x23165a0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x23165a0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 119 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_7.1 ;
    %load/vec4 v0x23165a0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x23165a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 121 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 122 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x23165a0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x23165a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 123 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x22e95f0;
T_8 ;
    %wait E_0x22e42b0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x23165a0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23165a0_0, 4, 32;
    %load/vec4 v0x23166e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x23165a0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 134 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23165a0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x23165a0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23165a0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x2316470_0;
    %load/vec4 v0x2316470_0;
    %load/vec4 v0x23163d0_0;
    %xor;
    %load/vec4 v0x2316470_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x23165a0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23165a0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x23165a0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23165a0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/truthtable1/truthtable1_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can5_depth5/human/truthtable1/iter4/response0/top_module.sv";
