`timescale 1ns / 1ps
module tb_full_adder;
  reg a, b, c;
  wire s, co;

  full_adder dut (s, co, a, b, c);

  initial begin
    $monitor("Time=%0t | a=%b b=%b c=%b -> s=%b co=%b", $time, a, b, c, s, co);

    a = 0; b = 0; c = 0; #10;
    a = 0; b = 1; c = 0; #10;
    a = 1; b = 1; c = 0; #10;
    a = 1; b = 1; c = 1; #10;

    $finish;
  end
endmodule
