-- COMMANDE BYTE INITIATES --
-- Lasts 8 cycles
-- Bit 7 - '1', otherwise writes disabled
-- Bit 6 - '0' clock/calender, '1' RAM data
-- Bit 5 - '0' register A4 read, '1' register A4 write
-- Bit 4 - '0' register A3 read, '1' register A3 write
-- Bit 3 - '0' register A2 read, '1' register A2 write
-- Bit 2 - '0' register A1 read, '1' register A1 write
-- Bit 1 - '0' register A0 read, '1' register A0 write 
-- Bit 0 - '0' write data, '1' read data

-- CE --
-- CE driven high initiates data transfer 
-- CE driven low terminates all data transfers 
-- CE must be low until V_cc > 2V 
-- SCLK must be 0 when CE turs high

-- DATA INPUT --
-- Bit 0 comes first


-- DATA OUTPUT --
-- Bit 0 comes first
-- Continues while CE high


-- CLOCK/CALENDAR -- 
-- Registers binary coded decimal format
-- Day of week user defined
-- Bit 7 of hours register, low 23-hour format


-- CLOCK HALT -- 
-- Stop the count, Bit 7 seconds register set to high


-- WRITE-PROTECT -- 
-- Before any write, set bit 7 control register to low

----- Cycle -----
-- CE turns high (SCLK low)
-- Next 8 SCLK, command bytes
-- Following 8 SCLK, data transfer