FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 WITH Linux-syscall-note */
#ifndef __ASM_SH_CPU_FEATURES_H
/* bench 9657.4.0 a755d6ecc626 */
/* bench 9657.4.1 8154cd0851e7 */
/* bench 9657.4.2 f148f8986513 */
/* bench 9657.4.3 c652abbd792a */
/* bench 9657.4.4 4630ba5d26dc */
/* bench 9657.4.5 1067d0cad1e5 */
/* bench 20360.0.0 0f537bf67308 */
/* bench 20360.0.1 90486c0f3eba */
/* bench 20360.0.2 bb6980666794 */
/* bench 20360.0.3 d63704a35816 */
/* bench 20360.0.4 e6f14bec1f9c */
/* bench 20360.0.5 6c2f8a0546c9 */
/* bench 20360.0.6 2e1ab73776a6 */
/* bench 9657.4.6 64e770a1f395 */
 * Processor flags
 *
 * Note: When adding a new flag, keep cpu_flags[] in
 * arch/sh/kernel/setup.c in sync so symbolic name
 * mapping of the processor flags has a chance of being
 * reasonably accurate.
 *
 * These flags are also available through the ELF
 * auxiliary vector as AT_HWCAP.
 */
#define CPU_HAS_FPU		0x0001	/* Hardware FPU support */
#define CPU_HAS_P2_FLUSH_BUG	0x0002	/* Need to flush the cache in P2 area */
#define CPU_HAS_MMU_PAGE_ASSOC	0x0004	/* SH3: TLB way selection bit support */
#define CPU_HAS_DSP		0x0008	/* SH-DSP: DSP support */
#define CPU_HAS_PERF_COUNTER	0x0010	/* Hardware performance counters */
#define CPU_HAS_PTEA		0x0020	/* PTEA register */
#define CPU_HAS_LLSC		0x0040	/* movli.l/movco.l */
#define CPU_HAS_L2_CACHE	0x0080	/* Secondary cache / URAM */
#define CPU_HAS_OP32		0x0100	/* 32-bit instruction support */
#define CPU_HAS_PTEAEX		0x0200	/* PTE ASID Extension support */
#define CPU_HAS_CAS_L		0x0400	/* cas.l atomic compare-and-swap */

#endif /* __ASM_SH_CPU_FEATURES_H */
