$date
	Mon Mar 25 17:21:12 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module Sum_tb $end
$scope module uut $end
$var wire 1 ! S $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ cin $end
$var wire 1 % cout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1%
0$
1#
1"
0!
$end
#1
0%
1!
0#
#2
1#
0"
#3
0!
0#
#5
