VPWR power 1.8
VGND power 0.0
#define std_input min@VGND max@VPWR
clk_48 input std_input
data_in_valid input std_input
data_toggle input std_input
rst_n input std_input
rx_j input std_input
rx_se0 input std_input
data_in[7:0] input std_input
handshake[1:0] input std_input
usb_address[6:0] input std_input
