Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Dec  4 15:32:33 2019
| Host         : DESKTOP-RQQ2FB3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.139      -46.542                     69                 1215        0.055        0.000                      0                 1215        3.000        0.000                       0                   561  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       -1.139      -46.542                     69                 1215        0.055        0.000                      0                 1215        6.712        0.000                       0                   557  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           69  Failing Endpoints,  Worst Slack       -1.139ns,  Total Violation      -46.542ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.712ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.139ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.657ns  (logic 9.029ns (57.668%)  route 6.628ns (42.332%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=1 LUT2=2 LUT3=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 13.907 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=556, routed)         1.610    -0.930    xvga1/clk_out1
    SLICE_X61Y75         FDRE                                         r  xvga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y75         FDRE (Prop_fdre_C_Q)         0.419    -0.511 r  xvga1/vcount_out_reg[3]/Q
                         net (fo=22, routed)          0.911     0.400    xvga1/vcount_out[3]
    SLICE_X60Y75         LUT3 (Prop_lut3_I1_O)        0.328     0.728 r  xvga1/i__carry__0_i_1__1/O
                         net (fo=4, routed)           0.723     1.452    xvga1/vcount_out_reg[5]_0[3]
    SLICE_X60Y75         LUT4 (Prop_lut4_I3_O)        0.331     1.783 r  xvga1/image_addr3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.783    minesweeper/td/image_addr3_carry__1_0[3]
    SLICE_X60Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.159 r  minesweeper/td/image_addr3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.159    minesweeper/td/image_addr3_carry__0_n_0
    SLICE_X60Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.474 r  minesweeper/td/image_addr3_carry__1/O[3]
                         net (fo=15, routed)          0.838     3.312    minesweeper/td/image_addr3_carry__1_n_4
    SLICE_X58Y75         LUT5 (Prop_lut5_I0_O)        0.307     3.619 r  minesweeper/td/image_addr3__17_carry__0_i_2/O
                         net (fo=2, routed)           0.455     4.074    minesweeper/td/image_addr3__17_carry__0_i_2_n_0
    SLICE_X56Y76         LUT3 (Prop_lut3_I0_O)        0.124     4.198 r  minesweeper/td/image_addr3__17_carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.198    minesweeper/td/image_addr3__17_carry__0_i_4_n_0
    SLICE_X56Y76         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     4.656 f  minesweeper/td/image_addr3__17_carry__0/CO[1]
                         net (fo=3, routed)           0.464     5.120    minesweeper/td/image_addr3__17_carry__0_n_2
    SLICE_X55Y77         LUT3 (Prop_lut3_I0_O)        0.332     5.452 r  minesweeper/td/image_addr_i_12/O
                         net (fo=6, routed)           0.187     5.639    minesweeper/td/image_addr_i_12_n_0
    SLICE_X55Y77         LUT6 (Prop_lut6_I1_O)        0.124     5.763 r  minesweeper/td/image_addr_i_14/O
                         net (fo=1, routed)           0.298     6.061    xvga1/image_addr_2
    SLICE_X57Y77         LUT2 (Prop_lut2_I1_O)        0.124     6.185 r  xvga1/td/image_addr_i_7/O
                         net (fo=1, routed)           0.000     6.185    xvga1/td/image_addr_i_7_n_0
    SLICE_X57Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.735 r  xvga1/image_addr_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.735    xvga1/image_addr_i_2_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.957 r  xvga1/image_addr_i_1/O[0]
                         net (fo=1, routed)           0.585     7.542    minesweeper/td/A[11]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_A[11]_P[5])
                                                      4.016    11.558 r  minesweeper/td/image_addr/P[5]
                         net (fo=1, routed)           0.895    12.453    minesweeper/td/image_addr__0[5]
    SLICE_X64Y76         LUT2 (Prop_lut2_I1_O)        0.124    12.577 r  minesweeper/td/image_addr_carry_i_4/O
                         net (fo=1, routed)           0.000    12.577    minesweeper/td/image_addr_carry_i_4_n_0
    SLICE_X64Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.127 r  minesweeper/td/image_addr_carry/CO[3]
                         net (fo=1, routed)           0.000    13.127    minesweeper/td/image_addr_carry_n_0
    SLICE_X64Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    13.456 r  minesweeper/td/image_addr_carry__0/O[3]
                         net (fo=11, routed)          1.271    14.727    minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y12         RAMB36E1                                     r  minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=556, routed)         1.543    13.907    minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.466    
                         clock uncertainty           -0.130    14.336    
    RAMB36_X1Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.748    13.588    minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.588    
                         arrival time                         -14.727    
  -------------------------------------------------------------------
                         slack                                 -1.139    

Slack (VIOLATED) :        -1.128ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.649ns  (logic 9.034ns (57.731%)  route 6.615ns (42.269%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=1 LUT2=2 LUT3=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 13.907 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=556, routed)         1.610    -0.930    xvga1/clk_out1
    SLICE_X61Y75         FDRE                                         r  xvga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y75         FDRE (Prop_fdre_C_Q)         0.419    -0.511 r  xvga1/vcount_out_reg[3]/Q
                         net (fo=22, routed)          0.911     0.400    xvga1/vcount_out[3]
    SLICE_X60Y75         LUT3 (Prop_lut3_I1_O)        0.328     0.728 r  xvga1/i__carry__0_i_1__1/O
                         net (fo=4, routed)           0.723     1.452    xvga1/vcount_out_reg[5]_0[3]
    SLICE_X60Y75         LUT4 (Prop_lut4_I3_O)        0.331     1.783 r  xvga1/image_addr3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.783    minesweeper/td/image_addr3_carry__1_0[3]
    SLICE_X60Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.159 r  minesweeper/td/image_addr3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.159    minesweeper/td/image_addr3_carry__0_n_0
    SLICE_X60Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.474 r  minesweeper/td/image_addr3_carry__1/O[3]
                         net (fo=15, routed)          0.838     3.312    minesweeper/td/image_addr3_carry__1_n_4
    SLICE_X58Y75         LUT5 (Prop_lut5_I0_O)        0.307     3.619 r  minesweeper/td/image_addr3__17_carry__0_i_2/O
                         net (fo=2, routed)           0.455     4.074    minesweeper/td/image_addr3__17_carry__0_i_2_n_0
    SLICE_X56Y76         LUT3 (Prop_lut3_I0_O)        0.124     4.198 r  minesweeper/td/image_addr3__17_carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.198    minesweeper/td/image_addr3__17_carry__0_i_4_n_0
    SLICE_X56Y76         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     4.656 f  minesweeper/td/image_addr3__17_carry__0/CO[1]
                         net (fo=3, routed)           0.464     5.120    minesweeper/td/image_addr3__17_carry__0_n_2
    SLICE_X55Y77         LUT3 (Prop_lut3_I0_O)        0.332     5.452 r  minesweeper/td/image_addr_i_12/O
                         net (fo=6, routed)           0.187     5.639    minesweeper/td/image_addr_i_12_n_0
    SLICE_X55Y77         LUT6 (Prop_lut6_I1_O)        0.124     5.763 r  minesweeper/td/image_addr_i_14/O
                         net (fo=1, routed)           0.298     6.061    xvga1/image_addr_2
    SLICE_X57Y77         LUT2 (Prop_lut2_I1_O)        0.124     6.185 r  xvga1/td/image_addr_i_7/O
                         net (fo=1, routed)           0.000     6.185    xvga1/td/image_addr_i_7_n_0
    SLICE_X57Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.735 r  xvga1/image_addr_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.735    xvga1/image_addr_i_2_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.957 r  xvga1/image_addr_i_1/O[0]
                         net (fo=1, routed)           0.585     7.542    minesweeper/td/A[11]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_A[11]_P[5])
                                                      4.016    11.558 r  minesweeper/td/image_addr/P[5]
                         net (fo=1, routed)           0.895    12.453    minesweeper/td/image_addr__0[5]
    SLICE_X64Y76         LUT2 (Prop_lut2_I1_O)        0.124    12.577 r  minesweeper/td/image_addr_carry_i_4/O
                         net (fo=1, routed)           0.000    12.577    minesweeper/td/image_addr_carry_i_4_n_0
    SLICE_X64Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.127 r  minesweeper/td/image_addr_carry/CO[3]
                         net (fo=1, routed)           0.000    13.127    minesweeper/td/image_addr_carry_n_0
    SLICE_X64Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.461 r  minesweeper/td/image_addr_carry__0/O[1]
                         net (fo=10, routed)          1.258    14.719    minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB36_X1Y12         RAMB36E1                                     r  minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=556, routed)         1.543    13.907    minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.466    
                         clock uncertainty           -0.130    14.336    
    RAMB36_X1Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.745    13.591    minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.591    
                         arrival time                         -14.719    
  -------------------------------------------------------------------
                         slack                                 -1.128    

Slack (VIOLATED) :        -1.086ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.690ns  (logic 8.922ns (56.863%)  route 6.768ns (43.137%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=1 LUT2=2 LUT3=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 13.987 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=556, routed)         1.610    -0.930    xvga1/clk_out1
    SLICE_X61Y75         FDRE                                         r  xvga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y75         FDRE (Prop_fdre_C_Q)         0.419    -0.511 r  xvga1/vcount_out_reg[3]/Q
                         net (fo=22, routed)          0.911     0.400    xvga1/vcount_out[3]
    SLICE_X60Y75         LUT3 (Prop_lut3_I1_O)        0.328     0.728 r  xvga1/i__carry__0_i_1__1/O
                         net (fo=4, routed)           0.723     1.452    xvga1/vcount_out_reg[5]_0[3]
    SLICE_X60Y75         LUT4 (Prop_lut4_I3_O)        0.331     1.783 r  xvga1/image_addr3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.783    minesweeper/td/image_addr3_carry__1_0[3]
    SLICE_X60Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.159 r  minesweeper/td/image_addr3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.159    minesweeper/td/image_addr3_carry__0_n_0
    SLICE_X60Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.474 r  minesweeper/td/image_addr3_carry__1/O[3]
                         net (fo=15, routed)          0.838     3.312    minesweeper/td/image_addr3_carry__1_n_4
    SLICE_X58Y75         LUT5 (Prop_lut5_I0_O)        0.307     3.619 r  minesweeper/td/image_addr3__17_carry__0_i_2/O
                         net (fo=2, routed)           0.455     4.074    minesweeper/td/image_addr3__17_carry__0_i_2_n_0
    SLICE_X56Y76         LUT3 (Prop_lut3_I0_O)        0.124     4.198 r  minesweeper/td/image_addr3__17_carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.198    minesweeper/td/image_addr3__17_carry__0_i_4_n_0
    SLICE_X56Y76         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     4.656 f  minesweeper/td/image_addr3__17_carry__0/CO[1]
                         net (fo=3, routed)           0.464     5.120    minesweeper/td/image_addr3__17_carry__0_n_2
    SLICE_X55Y77         LUT3 (Prop_lut3_I0_O)        0.332     5.452 r  minesweeper/td/image_addr_i_12/O
                         net (fo=6, routed)           0.187     5.639    minesweeper/td/image_addr_i_12_n_0
    SLICE_X55Y77         LUT6 (Prop_lut6_I1_O)        0.124     5.763 r  minesweeper/td/image_addr_i_14/O
                         net (fo=1, routed)           0.298     6.061    xvga1/image_addr_2
    SLICE_X57Y77         LUT2 (Prop_lut2_I1_O)        0.124     6.185 r  xvga1/td/image_addr_i_7/O
                         net (fo=1, routed)           0.000     6.185    xvga1/td/image_addr_i_7_n_0
    SLICE_X57Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.735 r  xvga1/image_addr_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.735    xvga1/image_addr_i_2_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.957 r  xvga1/image_addr_i_1/O[0]
                         net (fo=1, routed)           0.585     7.542    minesweeper/td/A[11]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_A[11]_P[5])
                                                      4.016    11.558 r  minesweeper/td/image_addr/P[5]
                         net (fo=1, routed)           0.895    12.453    minesweeper/td/image_addr__0[5]
    SLICE_X64Y76         LUT2 (Prop_lut2_I1_O)        0.124    12.577 r  minesweeper/td/image_addr_carry_i_4/O
                         net (fo=1, routed)           0.000    12.577    minesweeper/td/image_addr_carry_i_4_n_0
    SLICE_X64Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.127 r  minesweeper/td/image_addr_carry/CO[3]
                         net (fo=1, routed)           0.000    13.127    minesweeper/td/image_addr_carry_n_0
    SLICE_X64Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.349 r  minesweeper/td/image_addr_carry__0/O[0]
                         net (fo=10, routed)          1.411    14.761    minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB36_X3Y14         RAMB36E1                                     r  minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=556, routed)         1.623    13.987    minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.546    
                         clock uncertainty           -0.130    14.416    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.741    13.675    minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.675    
                         arrival time                         -14.761    
  -------------------------------------------------------------------
                         slack                                 -1.086    

Slack (VIOLATED) :        -1.070ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.672ns  (logic 8.956ns (57.148%)  route 6.716ns (42.852%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=1 LUT2=2 LUT3=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 13.987 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=556, routed)         1.610    -0.930    xvga1/clk_out1
    SLICE_X61Y75         FDRE                                         r  xvga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y75         FDRE (Prop_fdre_C_Q)         0.419    -0.511 r  xvga1/vcount_out_reg[3]/Q
                         net (fo=22, routed)          0.911     0.400    xvga1/vcount_out[3]
    SLICE_X60Y75         LUT3 (Prop_lut3_I1_O)        0.328     0.728 r  xvga1/i__carry__0_i_1__1/O
                         net (fo=4, routed)           0.723     1.452    xvga1/vcount_out_reg[5]_0[3]
    SLICE_X60Y75         LUT4 (Prop_lut4_I3_O)        0.331     1.783 r  xvga1/image_addr3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.783    minesweeper/td/image_addr3_carry__1_0[3]
    SLICE_X60Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.159 r  minesweeper/td/image_addr3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.159    minesweeper/td/image_addr3_carry__0_n_0
    SLICE_X60Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.474 r  minesweeper/td/image_addr3_carry__1/O[3]
                         net (fo=15, routed)          0.838     3.312    minesweeper/td/image_addr3_carry__1_n_4
    SLICE_X58Y75         LUT5 (Prop_lut5_I0_O)        0.307     3.619 r  minesweeper/td/image_addr3__17_carry__0_i_2/O
                         net (fo=2, routed)           0.455     4.074    minesweeper/td/image_addr3__17_carry__0_i_2_n_0
    SLICE_X56Y76         LUT3 (Prop_lut3_I0_O)        0.124     4.198 r  minesweeper/td/image_addr3__17_carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.198    minesweeper/td/image_addr3__17_carry__0_i_4_n_0
    SLICE_X56Y76         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     4.656 f  minesweeper/td/image_addr3__17_carry__0/CO[1]
                         net (fo=3, routed)           0.464     5.120    minesweeper/td/image_addr3__17_carry__0_n_2
    SLICE_X55Y77         LUT3 (Prop_lut3_I0_O)        0.332     5.452 r  minesweeper/td/image_addr_i_12/O
                         net (fo=6, routed)           0.187     5.639    minesweeper/td/image_addr_i_12_n_0
    SLICE_X55Y77         LUT6 (Prop_lut6_I1_O)        0.124     5.763 r  minesweeper/td/image_addr_i_14/O
                         net (fo=1, routed)           0.298     6.061    xvga1/image_addr_2
    SLICE_X57Y77         LUT2 (Prop_lut2_I1_O)        0.124     6.185 r  xvga1/td/image_addr_i_7/O
                         net (fo=1, routed)           0.000     6.185    xvga1/td/image_addr_i_7_n_0
    SLICE_X57Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.735 r  xvga1/image_addr_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.735    xvga1/image_addr_i_2_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.957 r  xvga1/image_addr_i_1/O[0]
                         net (fo=1, routed)           0.585     7.542    minesweeper/td/A[11]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_A[11]_P[5])
                                                      4.016    11.558 r  minesweeper/td/image_addr/P[5]
                         net (fo=1, routed)           0.895    12.453    minesweeper/td/image_addr__0[5]
    SLICE_X64Y76         LUT2 (Prop_lut2_I1_O)        0.124    12.577 r  minesweeper/td/image_addr_carry_i_4/O
                         net (fo=1, routed)           0.000    12.577    minesweeper/td/image_addr_carry_i_4_n_0
    SLICE_X64Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.127 r  minesweeper/td/image_addr_carry/CO[3]
                         net (fo=1, routed)           0.000    13.127    minesweeper/td/image_addr_carry_n_0
    SLICE_X64Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    13.383 r  minesweeper/td/image_addr_carry__0/O[2]
                         net (fo=11, routed)          1.359    14.742    minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB36_X3Y14         RAMB36E1                                     r  minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=556, routed)         1.623    13.987    minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.546    
                         clock uncertainty           -0.130    14.416    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.744    13.672    minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.672    
                         arrival time                         -14.742    
  -------------------------------------------------------------------
                         slack                                 -1.070    

Slack (VIOLATED) :        -1.045ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/three_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.557ns  (logic 9.029ns (58.040%)  route 6.528ns (41.960%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=1 LUT2=2 LUT3=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 13.901 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=556, routed)         1.610    -0.930    xvga1/clk_out1
    SLICE_X61Y75         FDRE                                         r  xvga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y75         FDRE (Prop_fdre_C_Q)         0.419    -0.511 r  xvga1/vcount_out_reg[3]/Q
                         net (fo=22, routed)          0.911     0.400    xvga1/vcount_out[3]
    SLICE_X60Y75         LUT3 (Prop_lut3_I1_O)        0.328     0.728 r  xvga1/i__carry__0_i_1__1/O
                         net (fo=4, routed)           0.723     1.452    xvga1/vcount_out_reg[5]_0[3]
    SLICE_X60Y75         LUT4 (Prop_lut4_I3_O)        0.331     1.783 r  xvga1/image_addr3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.783    minesweeper/td/image_addr3_carry__1_0[3]
    SLICE_X60Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.159 r  minesweeper/td/image_addr3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.159    minesweeper/td/image_addr3_carry__0_n_0
    SLICE_X60Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.474 r  minesweeper/td/image_addr3_carry__1/O[3]
                         net (fo=15, routed)          0.838     3.312    minesweeper/td/image_addr3_carry__1_n_4
    SLICE_X58Y75         LUT5 (Prop_lut5_I0_O)        0.307     3.619 r  minesweeper/td/image_addr3__17_carry__0_i_2/O
                         net (fo=2, routed)           0.455     4.074    minesweeper/td/image_addr3__17_carry__0_i_2_n_0
    SLICE_X56Y76         LUT3 (Prop_lut3_I0_O)        0.124     4.198 r  minesweeper/td/image_addr3__17_carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.198    minesweeper/td/image_addr3__17_carry__0_i_4_n_0
    SLICE_X56Y76         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     4.656 f  minesweeper/td/image_addr3__17_carry__0/CO[1]
                         net (fo=3, routed)           0.464     5.120    minesweeper/td/image_addr3__17_carry__0_n_2
    SLICE_X55Y77         LUT3 (Prop_lut3_I0_O)        0.332     5.452 r  minesweeper/td/image_addr_i_12/O
                         net (fo=6, routed)           0.187     5.639    minesweeper/td/image_addr_i_12_n_0
    SLICE_X55Y77         LUT6 (Prop_lut6_I1_O)        0.124     5.763 r  minesweeper/td/image_addr_i_14/O
                         net (fo=1, routed)           0.298     6.061    xvga1/image_addr_2
    SLICE_X57Y77         LUT2 (Prop_lut2_I1_O)        0.124     6.185 r  xvga1/td/image_addr_i_7/O
                         net (fo=1, routed)           0.000     6.185    xvga1/td/image_addr_i_7_n_0
    SLICE_X57Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.735 r  xvga1/image_addr_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.735    xvga1/image_addr_i_2_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.957 r  xvga1/image_addr_i_1/O[0]
                         net (fo=1, routed)           0.585     7.542    minesweeper/td/A[11]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_A[11]_P[5])
                                                      4.016    11.558 r  minesweeper/td/image_addr/P[5]
                         net (fo=1, routed)           0.895    12.453    minesweeper/td/image_addr__0[5]
    SLICE_X64Y76         LUT2 (Prop_lut2_I1_O)        0.124    12.577 r  minesweeper/td/image_addr_carry_i_4/O
                         net (fo=1, routed)           0.000    12.577    minesweeper/td/image_addr_carry_i_4_n_0
    SLICE_X64Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.127 r  minesweeper/td/image_addr_carry/CO[3]
                         net (fo=1, routed)           0.000    13.127    minesweeper/td/image_addr_carry_n_0
    SLICE_X64Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    13.456 r  minesweeper/td/image_addr_carry__0/O[3]
                         net (fo=11, routed)          1.171    14.627    minesweeper/td/three_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y13         RAMB36E1                                     r  minesweeper/td/three_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=556, routed)         1.537    13.901    minesweeper/td/three_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  minesweeper/td/three_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.460    
                         clock uncertainty           -0.130    14.330    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.748    13.582    minesweeper/td/three_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.582    
                         arrival time                         -14.627    
  -------------------------------------------------------------------
                         slack                                 -1.045    

Slack (VIOLATED) :        -1.039ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.639ns  (logic 9.034ns (57.764%)  route 6.605ns (42.236%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=1 LUT2=2 LUT3=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 13.987 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=556, routed)         1.610    -0.930    xvga1/clk_out1
    SLICE_X61Y75         FDRE                                         r  xvga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y75         FDRE (Prop_fdre_C_Q)         0.419    -0.511 r  xvga1/vcount_out_reg[3]/Q
                         net (fo=22, routed)          0.911     0.400    xvga1/vcount_out[3]
    SLICE_X60Y75         LUT3 (Prop_lut3_I1_O)        0.328     0.728 r  xvga1/i__carry__0_i_1__1/O
                         net (fo=4, routed)           0.723     1.452    xvga1/vcount_out_reg[5]_0[3]
    SLICE_X60Y75         LUT4 (Prop_lut4_I3_O)        0.331     1.783 r  xvga1/image_addr3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.783    minesweeper/td/image_addr3_carry__1_0[3]
    SLICE_X60Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.159 r  minesweeper/td/image_addr3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.159    minesweeper/td/image_addr3_carry__0_n_0
    SLICE_X60Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.474 r  minesweeper/td/image_addr3_carry__1/O[3]
                         net (fo=15, routed)          0.838     3.312    minesweeper/td/image_addr3_carry__1_n_4
    SLICE_X58Y75         LUT5 (Prop_lut5_I0_O)        0.307     3.619 r  minesweeper/td/image_addr3__17_carry__0_i_2/O
                         net (fo=2, routed)           0.455     4.074    minesweeper/td/image_addr3__17_carry__0_i_2_n_0
    SLICE_X56Y76         LUT3 (Prop_lut3_I0_O)        0.124     4.198 r  minesweeper/td/image_addr3__17_carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.198    minesweeper/td/image_addr3__17_carry__0_i_4_n_0
    SLICE_X56Y76         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     4.656 f  minesweeper/td/image_addr3__17_carry__0/CO[1]
                         net (fo=3, routed)           0.464     5.120    minesweeper/td/image_addr3__17_carry__0_n_2
    SLICE_X55Y77         LUT3 (Prop_lut3_I0_O)        0.332     5.452 r  minesweeper/td/image_addr_i_12/O
                         net (fo=6, routed)           0.187     5.639    minesweeper/td/image_addr_i_12_n_0
    SLICE_X55Y77         LUT6 (Prop_lut6_I1_O)        0.124     5.763 r  minesweeper/td/image_addr_i_14/O
                         net (fo=1, routed)           0.298     6.061    xvga1/image_addr_2
    SLICE_X57Y77         LUT2 (Prop_lut2_I1_O)        0.124     6.185 r  xvga1/td/image_addr_i_7/O
                         net (fo=1, routed)           0.000     6.185    xvga1/td/image_addr_i_7_n_0
    SLICE_X57Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.735 r  xvga1/image_addr_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.735    xvga1/image_addr_i_2_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.957 r  xvga1/image_addr_i_1/O[0]
                         net (fo=1, routed)           0.585     7.542    minesweeper/td/A[11]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_A[11]_P[5])
                                                      4.016    11.558 r  minesweeper/td/image_addr/P[5]
                         net (fo=1, routed)           0.895    12.453    minesweeper/td/image_addr__0[5]
    SLICE_X64Y76         LUT2 (Prop_lut2_I1_O)        0.124    12.577 r  minesweeper/td/image_addr_carry_i_4/O
                         net (fo=1, routed)           0.000    12.577    minesweeper/td/image_addr_carry_i_4_n_0
    SLICE_X64Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.127 r  minesweeper/td/image_addr_carry/CO[3]
                         net (fo=1, routed)           0.000    13.127    minesweeper/td/image_addr_carry_n_0
    SLICE_X64Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.461 r  minesweeper/td/image_addr_carry__0/O[1]
                         net (fo=10, routed)          1.248    14.710    minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB36_X3Y14         RAMB36E1                                     r  minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=556, routed)         1.623    13.987    minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.546    
                         clock uncertainty           -0.130    14.416    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.745    13.671    minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.671    
                         arrival time                         -14.710    
  -------------------------------------------------------------------
                         slack                                 -1.039    

Slack (VIOLATED) :        -1.021ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.546ns  (logic 8.922ns (57.392%)  route 6.624ns (42.608%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=1 LUT2=2 LUT3=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 13.907 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=556, routed)         1.610    -0.930    xvga1/clk_out1
    SLICE_X61Y75         FDRE                                         r  xvga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y75         FDRE (Prop_fdre_C_Q)         0.419    -0.511 r  xvga1/vcount_out_reg[3]/Q
                         net (fo=22, routed)          0.911     0.400    xvga1/vcount_out[3]
    SLICE_X60Y75         LUT3 (Prop_lut3_I1_O)        0.328     0.728 r  xvga1/i__carry__0_i_1__1/O
                         net (fo=4, routed)           0.723     1.452    xvga1/vcount_out_reg[5]_0[3]
    SLICE_X60Y75         LUT4 (Prop_lut4_I3_O)        0.331     1.783 r  xvga1/image_addr3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.783    minesweeper/td/image_addr3_carry__1_0[3]
    SLICE_X60Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.159 r  minesweeper/td/image_addr3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.159    minesweeper/td/image_addr3_carry__0_n_0
    SLICE_X60Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.474 r  minesweeper/td/image_addr3_carry__1/O[3]
                         net (fo=15, routed)          0.838     3.312    minesweeper/td/image_addr3_carry__1_n_4
    SLICE_X58Y75         LUT5 (Prop_lut5_I0_O)        0.307     3.619 r  minesweeper/td/image_addr3__17_carry__0_i_2/O
                         net (fo=2, routed)           0.455     4.074    minesweeper/td/image_addr3__17_carry__0_i_2_n_0
    SLICE_X56Y76         LUT3 (Prop_lut3_I0_O)        0.124     4.198 r  minesweeper/td/image_addr3__17_carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.198    minesweeper/td/image_addr3__17_carry__0_i_4_n_0
    SLICE_X56Y76         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     4.656 f  minesweeper/td/image_addr3__17_carry__0/CO[1]
                         net (fo=3, routed)           0.464     5.120    minesweeper/td/image_addr3__17_carry__0_n_2
    SLICE_X55Y77         LUT3 (Prop_lut3_I0_O)        0.332     5.452 r  minesweeper/td/image_addr_i_12/O
                         net (fo=6, routed)           0.187     5.639    minesweeper/td/image_addr_i_12_n_0
    SLICE_X55Y77         LUT6 (Prop_lut6_I1_O)        0.124     5.763 r  minesweeper/td/image_addr_i_14/O
                         net (fo=1, routed)           0.298     6.061    xvga1/image_addr_2
    SLICE_X57Y77         LUT2 (Prop_lut2_I1_O)        0.124     6.185 r  xvga1/td/image_addr_i_7/O
                         net (fo=1, routed)           0.000     6.185    xvga1/td/image_addr_i_7_n_0
    SLICE_X57Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.735 r  xvga1/image_addr_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.735    xvga1/image_addr_i_2_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.957 r  xvga1/image_addr_i_1/O[0]
                         net (fo=1, routed)           0.585     7.542    minesweeper/td/A[11]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_A[11]_P[5])
                                                      4.016    11.558 r  minesweeper/td/image_addr/P[5]
                         net (fo=1, routed)           0.895    12.453    minesweeper/td/image_addr__0[5]
    SLICE_X64Y76         LUT2 (Prop_lut2_I1_O)        0.124    12.577 r  minesweeper/td/image_addr_carry_i_4/O
                         net (fo=1, routed)           0.000    12.577    minesweeper/td/image_addr_carry_i_4_n_0
    SLICE_X64Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.127 r  minesweeper/td/image_addr_carry/CO[3]
                         net (fo=1, routed)           0.000    13.127    minesweeper/td/image_addr_carry_n_0
    SLICE_X64Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.349 r  minesweeper/td/image_addr_carry__0/O[0]
                         net (fo=10, routed)          1.267    14.616    minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB36_X1Y12         RAMB36E1                                     r  minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=556, routed)         1.543    13.907    minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.466    
                         clock uncertainty           -0.130    14.336    
    RAMB36_X1Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.741    13.595    minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.595    
                         arrival time                         -14.616    
  -------------------------------------------------------------------
                         slack                                 -1.021    

Slack (VIOLATED) :        -0.988ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.586ns  (logic 9.029ns (57.931%)  route 6.557ns (42.069%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=1 LUT2=2 LUT3=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 13.987 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=556, routed)         1.610    -0.930    xvga1/clk_out1
    SLICE_X61Y75         FDRE                                         r  xvga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y75         FDRE (Prop_fdre_C_Q)         0.419    -0.511 r  xvga1/vcount_out_reg[3]/Q
                         net (fo=22, routed)          0.911     0.400    xvga1/vcount_out[3]
    SLICE_X60Y75         LUT3 (Prop_lut3_I1_O)        0.328     0.728 r  xvga1/i__carry__0_i_1__1/O
                         net (fo=4, routed)           0.723     1.452    xvga1/vcount_out_reg[5]_0[3]
    SLICE_X60Y75         LUT4 (Prop_lut4_I3_O)        0.331     1.783 r  xvga1/image_addr3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.783    minesweeper/td/image_addr3_carry__1_0[3]
    SLICE_X60Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.159 r  minesweeper/td/image_addr3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.159    minesweeper/td/image_addr3_carry__0_n_0
    SLICE_X60Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.474 r  minesweeper/td/image_addr3_carry__1/O[3]
                         net (fo=15, routed)          0.838     3.312    minesweeper/td/image_addr3_carry__1_n_4
    SLICE_X58Y75         LUT5 (Prop_lut5_I0_O)        0.307     3.619 r  minesweeper/td/image_addr3__17_carry__0_i_2/O
                         net (fo=2, routed)           0.455     4.074    minesweeper/td/image_addr3__17_carry__0_i_2_n_0
    SLICE_X56Y76         LUT3 (Prop_lut3_I0_O)        0.124     4.198 r  minesweeper/td/image_addr3__17_carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.198    minesweeper/td/image_addr3__17_carry__0_i_4_n_0
    SLICE_X56Y76         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     4.656 f  minesweeper/td/image_addr3__17_carry__0/CO[1]
                         net (fo=3, routed)           0.464     5.120    minesweeper/td/image_addr3__17_carry__0_n_2
    SLICE_X55Y77         LUT3 (Prop_lut3_I0_O)        0.332     5.452 r  minesweeper/td/image_addr_i_12/O
                         net (fo=6, routed)           0.187     5.639    minesweeper/td/image_addr_i_12_n_0
    SLICE_X55Y77         LUT6 (Prop_lut6_I1_O)        0.124     5.763 r  minesweeper/td/image_addr_i_14/O
                         net (fo=1, routed)           0.298     6.061    xvga1/image_addr_2
    SLICE_X57Y77         LUT2 (Prop_lut2_I1_O)        0.124     6.185 r  xvga1/td/image_addr_i_7/O
                         net (fo=1, routed)           0.000     6.185    xvga1/td/image_addr_i_7_n_0
    SLICE_X57Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.735 r  xvga1/image_addr_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.735    xvga1/image_addr_i_2_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.957 r  xvga1/image_addr_i_1/O[0]
                         net (fo=1, routed)           0.585     7.542    minesweeper/td/A[11]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_A[11]_P[5])
                                                      4.016    11.558 r  minesweeper/td/image_addr/P[5]
                         net (fo=1, routed)           0.895    12.453    minesweeper/td/image_addr__0[5]
    SLICE_X64Y76         LUT2 (Prop_lut2_I1_O)        0.124    12.577 r  minesweeper/td/image_addr_carry_i_4/O
                         net (fo=1, routed)           0.000    12.577    minesweeper/td/image_addr_carry_i_4_n_0
    SLICE_X64Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.127 r  minesweeper/td/image_addr_carry/CO[3]
                         net (fo=1, routed)           0.000    13.127    minesweeper/td/image_addr_carry_n_0
    SLICE_X64Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    13.456 r  minesweeper/td/image_addr_carry__0/O[3]
                         net (fo=11, routed)          1.200    14.656    minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB36_X3Y14         RAMB36E1                                     r  minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=556, routed)         1.623    13.987    minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.546    
                         clock uncertainty           -0.130    14.416    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.748    13.668    minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.668    
                         arrival time                         -14.656    
  -------------------------------------------------------------------
                         slack                                 -0.988    

Slack (VIOLATED) :        -0.988ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/three_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.506ns  (logic 8.922ns (57.538%)  route 6.584ns (42.462%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=1 LUT2=2 LUT3=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 13.901 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=556, routed)         1.610    -0.930    xvga1/clk_out1
    SLICE_X61Y75         FDRE                                         r  xvga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y75         FDRE (Prop_fdre_C_Q)         0.419    -0.511 r  xvga1/vcount_out_reg[3]/Q
                         net (fo=22, routed)          0.911     0.400    xvga1/vcount_out[3]
    SLICE_X60Y75         LUT3 (Prop_lut3_I1_O)        0.328     0.728 r  xvga1/i__carry__0_i_1__1/O
                         net (fo=4, routed)           0.723     1.452    xvga1/vcount_out_reg[5]_0[3]
    SLICE_X60Y75         LUT4 (Prop_lut4_I3_O)        0.331     1.783 r  xvga1/image_addr3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.783    minesweeper/td/image_addr3_carry__1_0[3]
    SLICE_X60Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.159 r  minesweeper/td/image_addr3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.159    minesweeper/td/image_addr3_carry__0_n_0
    SLICE_X60Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.474 r  minesweeper/td/image_addr3_carry__1/O[3]
                         net (fo=15, routed)          0.838     3.312    minesweeper/td/image_addr3_carry__1_n_4
    SLICE_X58Y75         LUT5 (Prop_lut5_I0_O)        0.307     3.619 r  minesweeper/td/image_addr3__17_carry__0_i_2/O
                         net (fo=2, routed)           0.455     4.074    minesweeper/td/image_addr3__17_carry__0_i_2_n_0
    SLICE_X56Y76         LUT3 (Prop_lut3_I0_O)        0.124     4.198 r  minesweeper/td/image_addr3__17_carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.198    minesweeper/td/image_addr3__17_carry__0_i_4_n_0
    SLICE_X56Y76         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     4.656 f  minesweeper/td/image_addr3__17_carry__0/CO[1]
                         net (fo=3, routed)           0.464     5.120    minesweeper/td/image_addr3__17_carry__0_n_2
    SLICE_X55Y77         LUT3 (Prop_lut3_I0_O)        0.332     5.452 r  minesweeper/td/image_addr_i_12/O
                         net (fo=6, routed)           0.187     5.639    minesweeper/td/image_addr_i_12_n_0
    SLICE_X55Y77         LUT6 (Prop_lut6_I1_O)        0.124     5.763 r  minesweeper/td/image_addr_i_14/O
                         net (fo=1, routed)           0.298     6.061    xvga1/image_addr_2
    SLICE_X57Y77         LUT2 (Prop_lut2_I1_O)        0.124     6.185 r  xvga1/td/image_addr_i_7/O
                         net (fo=1, routed)           0.000     6.185    xvga1/td/image_addr_i_7_n_0
    SLICE_X57Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.735 r  xvga1/image_addr_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.735    xvga1/image_addr_i_2_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.957 r  xvga1/image_addr_i_1/O[0]
                         net (fo=1, routed)           0.585     7.542    minesweeper/td/A[11]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_A[11]_P[5])
                                                      4.016    11.558 r  minesweeper/td/image_addr/P[5]
                         net (fo=1, routed)           0.895    12.453    minesweeper/td/image_addr__0[5]
    SLICE_X64Y76         LUT2 (Prop_lut2_I1_O)        0.124    12.577 r  minesweeper/td/image_addr_carry_i_4/O
                         net (fo=1, routed)           0.000    12.577    minesweeper/td/image_addr_carry_i_4_n_0
    SLICE_X64Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.127 r  minesweeper/td/image_addr_carry/CO[3]
                         net (fo=1, routed)           0.000    13.127    minesweeper/td/image_addr_carry_n_0
    SLICE_X64Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.349 r  minesweeper/td/image_addr_carry__0/O[0]
                         net (fo=10, routed)          1.227    14.577    minesweeper/td/three_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB36_X1Y13         RAMB36E1                                     r  minesweeper/td/three_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=556, routed)         1.537    13.901    minesweeper/td/three_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  minesweeper/td/three_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.460    
                         clock uncertainty           -0.130    14.330    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.741    13.589    minesweeper/td/three_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.589    
                         arrival time                         -14.577    
  -------------------------------------------------------------------
                         slack                                 -0.988    

Slack (VIOLATED) :        -0.981ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.503ns  (logic 8.956ns (57.770%)  route 6.547ns (42.230%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=1 LUT2=2 LUT3=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 13.907 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=556, routed)         1.610    -0.930    xvga1/clk_out1
    SLICE_X61Y75         FDRE                                         r  xvga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y75         FDRE (Prop_fdre_C_Q)         0.419    -0.511 r  xvga1/vcount_out_reg[3]/Q
                         net (fo=22, routed)          0.911     0.400    xvga1/vcount_out[3]
    SLICE_X60Y75         LUT3 (Prop_lut3_I1_O)        0.328     0.728 r  xvga1/i__carry__0_i_1__1/O
                         net (fo=4, routed)           0.723     1.452    xvga1/vcount_out_reg[5]_0[3]
    SLICE_X60Y75         LUT4 (Prop_lut4_I3_O)        0.331     1.783 r  xvga1/image_addr3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.783    minesweeper/td/image_addr3_carry__1_0[3]
    SLICE_X60Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.159 r  minesweeper/td/image_addr3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.159    minesweeper/td/image_addr3_carry__0_n_0
    SLICE_X60Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.474 r  minesweeper/td/image_addr3_carry__1/O[3]
                         net (fo=15, routed)          0.838     3.312    minesweeper/td/image_addr3_carry__1_n_4
    SLICE_X58Y75         LUT5 (Prop_lut5_I0_O)        0.307     3.619 r  minesweeper/td/image_addr3__17_carry__0_i_2/O
                         net (fo=2, routed)           0.455     4.074    minesweeper/td/image_addr3__17_carry__0_i_2_n_0
    SLICE_X56Y76         LUT3 (Prop_lut3_I0_O)        0.124     4.198 r  minesweeper/td/image_addr3__17_carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.198    minesweeper/td/image_addr3__17_carry__0_i_4_n_0
    SLICE_X56Y76         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     4.656 f  minesweeper/td/image_addr3__17_carry__0/CO[1]
                         net (fo=3, routed)           0.464     5.120    minesweeper/td/image_addr3__17_carry__0_n_2
    SLICE_X55Y77         LUT3 (Prop_lut3_I0_O)        0.332     5.452 r  minesweeper/td/image_addr_i_12/O
                         net (fo=6, routed)           0.187     5.639    minesweeper/td/image_addr_i_12_n_0
    SLICE_X55Y77         LUT6 (Prop_lut6_I1_O)        0.124     5.763 r  minesweeper/td/image_addr_i_14/O
                         net (fo=1, routed)           0.298     6.061    xvga1/image_addr_2
    SLICE_X57Y77         LUT2 (Prop_lut2_I1_O)        0.124     6.185 r  xvga1/td/image_addr_i_7/O
                         net (fo=1, routed)           0.000     6.185    xvga1/td/image_addr_i_7_n_0
    SLICE_X57Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.735 r  xvga1/image_addr_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.735    xvga1/image_addr_i_2_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.957 r  xvga1/image_addr_i_1/O[0]
                         net (fo=1, routed)           0.585     7.542    minesweeper/td/A[11]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_A[11]_P[5])
                                                      4.016    11.558 r  minesweeper/td/image_addr/P[5]
                         net (fo=1, routed)           0.895    12.453    minesweeper/td/image_addr__0[5]
    SLICE_X64Y76         LUT2 (Prop_lut2_I1_O)        0.124    12.577 r  minesweeper/td/image_addr_carry_i_4/O
                         net (fo=1, routed)           0.000    12.577    minesweeper/td/image_addr_carry_i_4_n_0
    SLICE_X64Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.127 r  minesweeper/td/image_addr_carry/CO[3]
                         net (fo=1, routed)           0.000    13.127    minesweeper/td/image_addr_carry_n_0
    SLICE_X64Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    13.383 r  minesweeper/td/image_addr_carry__0/O[2]
                         net (fo=11, routed)          1.190    14.573    minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y12         RAMB36E1                                     r  minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=556, routed)         1.543    13.907    minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.466    
                         clock uncertainty           -0.130    14.336    
    RAMB36_X1Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.744    13.592    minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.592    
                         arrival time                         -14.573    
  -------------------------------------------------------------------
                         slack                                 -0.981    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 MouseCtl/right_down_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            MouseCtl/right_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.524%)  route 0.245ns (63.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=556, routed)         0.564    -0.600    MouseCtl/clk_out1
    SLICE_X52Y93         FDCE                                         r  MouseCtl/right_down_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  MouseCtl/right_down_reg/Q
                         net (fo=2, routed)           0.245    -0.214    MouseCtl/right_down_reg_n_0
    SLICE_X52Y100        FDRE                                         r  MouseCtl/right_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=556, routed)         0.828    -0.844    MouseCtl/clk_out1
    SLICE_X52Y100        FDRE                                         r  MouseCtl/right_reg_lopt_replica/C
                         clock pessimism              0.509    -0.335    
    SLICE_X52Y100        FDRE (Hold_fdre_C_D)         0.066    -0.269    MouseCtl/right_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 minesweeper/x_bin_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display/seg_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.259ns (56.486%)  route 0.200ns (43.514%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=556, routed)         0.563    -0.601    minesweeper/clk_out1
    SLICE_X53Y90         FDRE                                         r  minesweeper/x_bin_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  minesweeper/x_bin_reg[1]/Q
                         net (fo=7, routed)           0.200    -0.261    minesweeper/ms_seven_segment_data[9]
    SLICE_X50Y91         LUT5 (Prop_lut5_I1_O)        0.045    -0.216 r  minesweeper/seg_out[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.216    minesweeper/seg_out[3]_i_2_n_0
    SLICE_X50Y91         MUXF7 (Prop_muxf7_I0_O)      0.073    -0.143 r  minesweeper/seg_out_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.143    display/seg_out_reg[3]_0
    SLICE_X50Y91         FDRE                                         r  display/seg_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=556, routed)         0.834    -0.839    display/clk_out1
    SLICE_X50Y91         FDRE                                         r  display/seg_out_reg[3]/C
                         clock pessimism              0.504    -0.335    
    SLICE_X50Y91         FDRE (Hold_fdre_C_D)         0.134    -0.201    display/seg_out_reg[3]
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 MouseCtl/y_pos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            MouseCtl/ypos_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.358%)  route 0.269ns (65.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=556, routed)         0.564    -0.600    MouseCtl/clk_out1
    SLICE_X51Y90         FDRE                                         r  MouseCtl/y_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  MouseCtl/y_pos_reg[0]/Q
                         net (fo=6, routed)           0.269    -0.190    MouseCtl/y_pos[0]
    SLICE_X54Y87         FDRE                                         r  MouseCtl/ypos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=556, routed)         0.830    -0.843    MouseCtl/clk_out1
    SLICE_X54Y87         FDRE                                         r  MouseCtl/ypos_reg[0]/C
                         clock pessimism              0.504    -0.339    
    SLICE_X54Y87         FDRE (Hold_fdre_C_D)         0.059    -0.280    MouseCtl/ypos_reg[0]
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 MouseCtl/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            MouseCtl/tx_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.227ns (47.531%)  route 0.251ns (52.469%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=556, routed)         0.565    -0.599    MouseCtl/clk_out1
    SLICE_X52Y97         FDCE                                         r  MouseCtl/FSM_onehot_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDCE (Prop_fdce_C_Q)         0.128    -0.471 r  MouseCtl/FSM_onehot_state_reg[6]/Q
                         net (fo=4, routed)           0.251    -0.221    MouseCtl/FSM_onehot_state_reg_n_0_[6]
    SLICE_X48Y97         LUT4 (Prop_lut4_I0_O)        0.099    -0.122 r  MouseCtl/tx_data[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.122    MouseCtl/tx_data[3]_i_1_n_0
    SLICE_X48Y97         FDRE                                         r  MouseCtl/tx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=556, routed)         0.838    -0.835    MouseCtl/clk_out1
    SLICE_X48Y97         FDRE                                         r  MouseCtl/tx_data_reg[3]/C
                         clock pessimism              0.504    -0.331    
    SLICE_X48Y97         FDRE (Hold_fdre_C_D)         0.092    -0.239    MouseCtl/tx_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.239    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 MouseCtl/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            MouseCtl/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.186ns (38.719%)  route 0.294ns (61.281%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=556, routed)         0.565    -0.599    MouseCtl/clk_out1
    SLICE_X51Y94         FDCE                                         r  MouseCtl/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  MouseCtl/FSM_onehot_state_reg[1]/Q
                         net (fo=3, routed)           0.294    -0.164    MouseCtl/Inst_Ps2Interface/Q[1]
    SLICE_X52Y95         LUT5 (Prop_lut5_I4_O)        0.045    -0.119 r  MouseCtl/Inst_Ps2Interface/FSM_onehot_state[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.119    MouseCtl/Inst_Ps2Interface_n_46
    SLICE_X52Y95         FDCE                                         r  MouseCtl/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=556, routed)         0.834    -0.839    MouseCtl/clk_out1
    SLICE_X52Y95         FDCE                                         r  MouseCtl/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.504    -0.335    
    SLICE_X52Y95         FDCE (Hold_fdce_C_D)         0.091    -0.244    MouseCtl/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 minesweeper/y_bin_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display/seg_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.273ns (52.143%)  route 0.251ns (47.857%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=556, routed)         0.565    -0.599    minesweeper/clk_out1
    SLICE_X58Y90         FDRE                                         r  minesweeper/y_bin_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y90         FDRE (Prop_fdre_C_Q)         0.164    -0.435 f  minesweeper/y_bin_reg[3]/Q
                         net (fo=7, routed)           0.251    -0.185    minesweeper/ms_seven_segment_data[3]
    SLICE_X50Y89         LUT5 (Prop_lut5_I4_O)        0.045    -0.140 r  minesweeper/seg_out[4]_i_3/O
                         net (fo=1, routed)           0.000    -0.140    minesweeper/seg_out[4]_i_3_n_0
    SLICE_X50Y89         MUXF7 (Prop_muxf7_I1_O)      0.064    -0.076 r  minesweeper/seg_out_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.076    display/seg_out_reg[4]_0
    SLICE_X50Y89         FDRE                                         r  display/seg_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=556, routed)         0.833    -0.840    display/clk_out1
    SLICE_X50Y89         FDRE                                         r  display/seg_out_reg[4]/C
                         clock pessimism              0.504    -0.336    
    SLICE_X50Y89         FDRE (Hold_fdre_C_D)         0.134    -0.202    display/seg_out_reg[4]
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 MouseCtl/Inst_Ps2Interface/rx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            MouseCtl/y_inc_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.186ns (38.589%)  route 0.296ns (61.411%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=556, routed)         0.566    -0.598    MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X49Y94         FDRE                                         r  MouseCtl/Inst_Ps2Interface/rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  MouseCtl/Inst_Ps2Interface/rx_data_reg[3]/Q
                         net (fo=8, routed)           0.296    -0.161    MouseCtl/Inst_Ps2Interface/rx_data_reg_n_0_[3]
    SLICE_X53Y94         LUT6 (Prop_lut6_I3_O)        0.045    -0.116 r  MouseCtl/Inst_Ps2Interface/y_inc[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.116    MouseCtl/Inst_Ps2Interface_n_6
    SLICE_X53Y94         FDCE                                         r  MouseCtl/y_inc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=556, routed)         0.834    -0.839    MouseCtl/clk_out1
    SLICE_X53Y94         FDCE                                         r  MouseCtl/y_inc_reg[4]/C
                         clock pessimism              0.504    -0.335    
    SLICE_X53Y94         FDCE (Hold_fdce_C_D)         0.092    -0.243    MouseCtl/y_inc_reg[4]
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 MouseCtl/FSM_onehot_state_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            MouseCtl/x_inc_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.210ns (41.678%)  route 0.294ns (58.322%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=556, routed)         0.565    -0.599    MouseCtl/clk_out1
    SLICE_X50Y94         FDCE                                         r  MouseCtl/FSM_onehot_state_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         FDCE (Prop_fdce_C_Q)         0.164    -0.435 r  MouseCtl/FSM_onehot_state_reg[30]/Q
                         net (fo=14, routed)          0.294    -0.141    MouseCtl/Inst_Ps2Interface/Q[30]
    SLICE_X55Y93         LUT2 (Prop_lut2_I0_O)        0.046    -0.095 r  MouseCtl/Inst_Ps2Interface/x_inc[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.095    MouseCtl/Inst_Ps2Interface_n_63
    SLICE_X55Y93         FDCE                                         r  MouseCtl/x_inc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=556, routed)         0.834    -0.839    MouseCtl/clk_out1
    SLICE_X55Y93         FDCE                                         r  MouseCtl/x_inc_reg[3]/C
                         clock pessimism              0.504    -0.335    
    SLICE_X55Y93         FDCE (Hold_fdce_C_D)         0.107    -0.228    MouseCtl/x_inc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 minesweeper/x_bin_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display/seg_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.248ns (46.044%)  route 0.291ns (53.956%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=556, routed)         0.565    -0.599    minesweeper/clk_out1
    SLICE_X61Y91         FDRE                                         r  minesweeper/x_bin_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  minesweeper/x_bin_reg[3]/Q
                         net (fo=7, routed)           0.291    -0.168    minesweeper/ms_seven_segment_data[11]
    SLICE_X50Y91         LUT5 (Prop_lut5_I4_O)        0.045    -0.123 r  minesweeper/seg_out[2]_i_2/O
                         net (fo=1, routed)           0.000    -0.123    minesweeper/seg_out[2]_i_2_n_0
    SLICE_X50Y91         MUXF7 (Prop_muxf7_I0_O)      0.062    -0.061 r  minesweeper/seg_out_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.061    display/seg_out_reg[2]_0
    SLICE_X50Y91         FDRE                                         r  display/seg_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=556, routed)         0.834    -0.839    display/clk_out1
    SLICE_X50Y91         FDRE                                         r  display/seg_out_reg[2]/C
                         clock pessimism              0.504    -0.335    
    SLICE_X50Y91         FDRE (Hold_fdre_C_D)         0.134    -0.201    display/seg_out_reg[2]
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 MouseCtl/y_new_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            MouseCtl/y_pos_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.148ns (46.886%)  route 0.168ns (53.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=556, routed)         0.565    -0.599    MouseCtl/clk_out1
    SLICE_X50Y93         FDCE                                         r  MouseCtl/y_new_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDCE (Prop_fdce_C_Q)         0.148    -0.451 r  MouseCtl/y_new_reg/Q
                         net (fo=12, routed)          0.168    -0.284    MouseCtl/y_new_reg_n_0
    SLICE_X53Y93         FDRE                                         r  MouseCtl/y_pos_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=556, routed)         0.834    -0.839    MouseCtl/clk_out1
    SLICE_X53Y93         FDRE                                         r  MouseCtl/y_pos_reg[11]/C
                         clock pessimism              0.504    -0.335    
    SLICE_X53Y93         FDRE (Hold_fdre_C_CE)       -0.093    -0.428    MouseCtl/y_pos_reg[11]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.145    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clkdivider/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X3Y35     minesweeper/td/flag_gcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X3Y35     minesweeper/td/flag_gcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y29     minesweeper/td/six_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y29     minesweeper/td/six_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X3Y40     minesweeper/td/zero_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X3Y40     minesweeper/td/zero_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y16     minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y16     minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X3Y38     minesweeper/td/flag_rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X3Y38     minesweeper/td/flag_rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X56Y84     minesweeper/vcount_reg[1][0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X56Y84     minesweeper/vcount_reg[1][0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X56Y84     minesweeper/vcount_reg[1][1]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X56Y84     minesweeper/vcount_reg[1][1]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X56Y84     minesweeper/vcount_reg[1][2]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X56Y84     minesweeper/vcount_reg[1][2]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X56Y84     minesweeper/vcount_reg[1][3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X56Y84     minesweeper/vcount_reg[1][3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X56Y84     minesweeper/vcount_reg[1][4]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X56Y84     minesweeper/vcount_reg[1][4]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X56Y84     minesweeper/vcount_reg[1][0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X56Y84     minesweeper/vcount_reg[1][1]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X56Y84     minesweeper/vcount_reg[1][2]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X56Y84     minesweeper/vcount_reg[1][3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X56Y84     minesweeper/vcount_reg[1][4]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X56Y84     minesweeper/vcount_reg[1][5]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X56Y84     minesweeper/vcount_reg[1][6]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X56Y84     minesweeper/vcount_reg[1][7]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X70Y84     mouse_renderer/blank_reg[0]_srl7/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X56Y84     minesweeper/vcount_reg[1][0]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clkdivider/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clkdivider/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBOUT



