{"related:nTn-a6FQa7oJ:scholar.google.com/&scioq=stage+design&hl=en&as_sdt=0,5":[{"title":"ORION 2.0: A fast and accurate NoC power and area model for early-stage design space exploration","url":"https://ieeexplore.ieee.org/abstract/document/5090700/","authors":["AB Kahng","AB Kahng B Li","AB Kahng B Li LS Peh…"],"year":2009,"numCitations":904,"pdf":"https://dspace.mit.edu/bitstream/handle/1721.1/60547/Peh_ORION%202.0.pdf?sequence=1&isAllowed=y","citationUrl":"http://scholar.google.com/scholar?cites=13432918967794416029&as_sdt=2005&sciodt=0,5&hl=en&scioq=stage+design","relatedUrl":"http://scholar.google.com/scholar?q=related:nTn-a6FQa7oJ:scholar.google.com/&scioq=stage+design&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=13432918967794416029&hl=en&as_sdt=0,5&scioq=stage+design","publication":"ieeexplore.ieee.org","p":1,"exp":1596897535816},{"title":"Orion 2.0: A power-area simulator for interconnection networks","url":"https://ieeexplore.ieee.org/abstract/document/5728901/","authors":["AB Kahng","AB Kahng B Li","AB Kahng B Li LS Peh…"],"year":2011,"numCitations":272,"pdf":"https://dspace.mit.edu/bitstream/handle/1721.1/67492/peh_orion2.0apower.pdf?sequence=1","citationUrl":"http://scholar.google.com/scholar?cites=13422968541695079997&as_sdt=2005&sciodt=0,5&hl=en&scioq=stage+design","relatedUrl":"http://scholar.google.com/scholar?q=related:PXb6TsX2R7oJ:scholar.google.com/&scioq=stage+design&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=13422968541695079997&hl=en&as_sdt=0,5&scioq=stage+design","publication":"ieeexplore.ieee.org"},{"title":"A 5-GHz mesh interconnect for a teraflops processor","url":"https://ieeexplore.ieee.org/abstract/document/4378783/","authors":["Y Hoskote","Y Hoskote S Vangal","Y Hoskote S Vangal A Singh","Y Hoskote S Vangal A Singh N Borkar","Y Hoskote S Vangal A Singh N Borkar S Borkar"],"year":2007,"numCitations":732,"citationUrl":"http://scholar.google.com/scholar?cites=13018445831505297065&as_sdt=2005&sciodt=0,5&hl=en&scioq=stage+design","relatedUrl":"http://scholar.google.com/scholar?q=related:qb6JUoLPqrQJ:scholar.google.com/&scioq=stage+design&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=13018445831505297065&hl=en&as_sdt=0,5&scioq=stage+design","publication":"ieeexplore.ieee.org"},{"title":"Communication modeling for system-level design","url":"https://ieeexplore.ieee.org/abstract/document/4815592/","authors":["AB Kahng","AB Kahng K Samadi"],"year":2008,"numCitations":0,"pdf":"https://vlsicad.ucsd.edu/Publications/Conferences/253/c253.pdf","relatedUrl":"http://scholar.google.com/scholar?q=related:yjNCr8Glg2AJ:scholar.google.com/&scioq=stage+design&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=6954584500877800394&hl=en&as_sdt=0,5&scioq=stage+design","publication":"ieeexplore.ieee.org"},{"title":"GARNET: A detailed on-chip network model inside a full-system simulator","url":"https://ieeexplore.ieee.org/abstract/document/4919636/","authors":["N Agarwal","N Agarwal T Krishna","N Agarwal T Krishna LS Peh…"],"year":2009,"numCitations":674,"pdf":"https://dspace.mit.edu/bitstream/handle/1721.1/73506/Peh_GARNET.pdf?sequence=1&isAllowed=y","citationUrl":"http://scholar.google.com/scholar?cites=12384643229494209104&as_sdt=2005&sciodt=0,5&hl=en&scioq=stage+design","relatedUrl":"http://scholar.google.com/scholar?q=related:UOryi2YX36sJ:scholar.google.com/&scioq=stage+design&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=12384643229494209104&hl=en&as_sdt=0,5&scioq=stage+design","publication":"ieeexplore.ieee.org"},{"title":"Improved on-chip router analytical power and area modeling","url":"https://ieeexplore.ieee.org/abstract/document/5419887/","authors":["AB Kahng","AB Kahng B Lin","AB Kahng B Lin K Samadi"],"year":2010,"numCitations":34,"pdf":"http://citeseerx.ist.psu.edu/viewdoc/download?doi=10.1.1.187.4052&rep=rep1&type=pdf","citationUrl":"http://scholar.google.com/scholar?cites=5665992448173377377&as_sdt=2005&sciodt=0,5&hl=en&scioq=stage+design","relatedUrl":"http://scholar.google.com/scholar?q=related:YYdrpRymoU4J:scholar.google.com/&scioq=stage+design&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=5665992448173377377&hl=en&as_sdt=0,5&scioq=stage+design","publication":"ieeexplore.ieee.org"},{"title":"Design tradeoffs for tiled CMP on-chip networks","url":"https://dl.acm.org/doi/abs/10.1145/2591635.2667187","authors":["J Balfour","J Balfour WJ Dally"],"year":2006,"numCitations":644,"pdf":"https://people.eecs.berkeley.edu/~kubitron/cs258/handouts/papers/jbalfour_ICS.pdf","citationUrl":"http://scholar.google.com/scholar?cites=11664222014782082481&as_sdt=2005&sciodt=0,5&hl=en&scioq=stage+design","relatedUrl":"http://scholar.google.com/scholar?q=related:sY1gbB-k36EJ:scholar.google.com/&scioq=stage+design&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=11664222014782082481&hl=en&as_sdt=0,5&scioq=stage+design","publication":"dl.acm.org"},{"title":"for Interconnection Networks Andrew B. Kahng, Bin Li, Li-Shiuan Peh, and Kambiz Samadi","url":"https://vlsicad.ucsd.edu/Publications/Journals/j103.ps","authors":["AB Kahng","AB Kahng B Li","AB Kahng B Li LS Peh"],"year":0,"numCitations":0,"pdf":"https://vlsicad.ucsd.edu/Publications/Journals/j103.ps","relatedUrl":"http://scholar.google.com/scholar?q=related:XlAkhhTOakQJ:scholar.google.com/&scioq=stage+design&hl=en&as_sdt=0,5","publication":"vlsicad.ucsd.edu"},{"title":"Flattened butterfly topology for on-chip networks","url":"https://ieeexplore.ieee.org/abstract/document/4408254/","authors":["J Kim","J Kim J Balfour","J Kim J Balfour W Dally"],"year":2007,"numCitations":487,"pdf":"https://www.researchgate.net/profile/William_Dally2/publication/4301442_Flattened_Butterfly_Topology_for_On-Chip_Networks/links/02e7e52b9ca5dbbe9a000000/Flattened-Butterfly-Topology-for-On-Chip-Networks.pdf","citationUrl":"http://scholar.google.com/scholar?cites=14267829966165877665&as_sdt=2005&sciodt=0,5&hl=en&scioq=stage+design","relatedUrl":"http://scholar.google.com/scholar?q=related:oaP9kMKDAcYJ:scholar.google.com/&scioq=stage+design&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=14267829966165877665&hl=en&as_sdt=0,5&scioq=stage+design","publication":"ieeexplore.ieee.org"},{"title":"Express virtual channels: Towards the ideal interconnection fabric","url":"https://dl.acm.org/doi/abs/10.1145/1273440.1250681","authors":["A Kumar","A Kumar LS Peh","A Kumar LS Peh P Kundu","A Kumar LS Peh P Kundu NK Jha"],"year":2007,"numCitations":454,"pdf":"http://citeseerx.ist.psu.edu/viewdoc/download?doi=10.1.1.76.4686&rep=rep1&type=pdf","citationUrl":"http://scholar.google.com/scholar?cites=15504519310784866568&as_sdt=2005&sciodt=0,5&hl=en&scioq=stage+design","relatedUrl":"http://scholar.google.com/scholar?q=related:CCmErCoeK9cJ:scholar.google.com/&scioq=stage+design&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=15504519310784866568&hl=en&as_sdt=0,5&scioq=stage+design","publication":"dl.acm.org"}]}