<dec f='dpdk_1805/drivers/net/ena/base/ena_defs/ena_admin_defs.h' l='319' type='uint32_t'/>
<use f='dpdk_1805/drivers/net/ena/base/ena_com.c' l='1071' u='r' c='ena_com_create_io_sq'/>
<offset>128</offset>
<doc f='dpdk_1805/drivers/net/ena/base/ena_defs/ena_admin_defs.h' l='316'>/* low latency queue ring base address as an offset to PCIe MMIO
	 * LLQ_MEM BAR
	 */</doc>
