Akesson, B. 2010. Predictable and composable system-on-chip memory controllers. Ph.D. thesis, Eindhoven University of Technology.
Benny Akesson , Kees Goossens , Markus Ringhofer, Predator: a predictable SDRAM memory controller, Proceedings of the 5th IEEE/ACM international conference on Hardware/software codesign and system synthesis, September 30-October 03, 2007, Salzburg, Austria[doi>10.1145/1289816.1289877]
Benny Akesson , Andreas Hansson , Kees Goossens, Composable Resource Sharing Based on Latency-Rate Servers, Proceedings of the 2009 12th Euromicro Conference on Digital System Design,  Architectures, Methods and Tools, p.547-555, August 27-29, 2009[doi>10.1109/DSD.2009.167]
Alexandru Andrei , Petru Eles , Zebo Peng , Jakob Rosen, Predictable Implementation of Real-Time Applications on Multiprocessor Systems-on-Chip, Proceedings of the 21st International Conference on VLSI Design, p.103-110, January 04-08, 2008[doi>10.1109/VLSI.2008.33]
ARINC. 1997. Specification 651: Design Guide for Integrated Modular Avionics. Aeronautical Radio, Inc.
AUTOSAR. 2006. Technical overview V2.0.1.
Guillem Bernat , Antoine Colin , Stefan M. Petters, WCET Analysis of Probabilistic Hard Real-Time Systems, Proceedings of the 23rd IEEE Real-Time Systems Symposium, p.279, December 03-05, 2002
Balasubramanya Bhat , Frank Mueller, Making DRAM Refresh Predictable, Proceedings of the 2010 22nd Euromicro Conference on Real-Time Systems, p.145-154, July 06-09, 2010[doi>10.1109/ECRTS.2010.23]
Doug Burger , James R. Goodman , Alain Kägi, Memory bandwidth limitations of future microprocessors, Proceedings of the 23rd annual international symposium on Computer architecture, p.78-89, May 22-24, 1996, Philadelphia, Pennsylvania, USA[doi>10.1145/232973.232983]
Cullmann, C., Ferdinand1, C., Gebhard, G., Grund, D., Maiza, C., Reineke, J., Triquet, B., and Wilhelm, R. 2010. Predictability considerations in the design of multi-core embedded systems. In Proceedings of ERTS.
Ali El-Haj-Mahmoud , Eric Rotenberg, Safely exploiting multithreaded processors to tolerate memory latency in real-time systems, Proceedings of the 2004 international conference on Compilers, architecture, and synthesis for embedded systems, September 22-25, 2004, Washington DC, USA[doi>10.1145/1023833.1023837]
Andreas Hansson , Kees Goossens , Marco Bekooij , Jos Huisken, CoMPSoC: A template for composable and predictable multi-processor system on chips, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.14 n.1, p.1-24, January 2009[doi>10.1145/1455229.1455231]
Ibrahim Hur , Calvin Lin, Adaptive History-Based Memory Schedulers for Modern Processors, IEEE Micro, v.26 n.1, p.22-29, January 2006[doi>2006-02-17 02:00:03.800]
Bruce Jacob , Spencer Ng , David Wang, Memory Systems: Cache, DRAM, Disk, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2007
JEDEC. 2008. DDR2 SDRAM Specification JEDEC Standard No. JESD79-2E.
Kun-Bin Lee , Tzu-Chieh Lin , Chein-Wei Jen, An efficient quality-aware memory controller for multimedia platform SoC, IEEE Transactions on Circuits and Systems for Video Technology, v.15 n.5, p.620-633, May 2005[doi>10.1109/TCSVT.2005.846412]
Ben Lickly , Isaac Liu , Sungjun Kim , Hiren D. Patel , Stephen A. Edwards , Edward A. Lee, Predictable programming on a precision timed architecture, Proceedings of the 2008 international conference on Compilers, architectures and synthesis for embedded systems, October 19-24, 2008, Atlanta, GA, USA[doi>10.1145/1450095.1450117]
Thomas Lundqvist , Per Stenström, Timing Anomalies in Dynamically Scheduled Microprocessors, Proceedings of the 20th IEEE Real-Time Systems Symposium, p.12, December 01-03, 1999
MERASA. 2007. EU-FP7 project. www.merasa.org.
Kyle J. Nesbit , Nidhi Aggarwal , James Laudon , James E. Smith, Fair Queuing Memory Systems, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.208-222, December 09-13, 2006[doi>10.1109/MICRO.2006.24]
Roman Obermaisser , Christian El Salloum , Bernhard Huber , Hermann Kopetz, From a federated to an integrated automotive architecture, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.28 n.7, p.956-965, July 2009[doi>10.1109/TCAD.2009.2014005]
Marco Paolieri , Eduardo Quiñones , Francisco J. Cazorla , Guillem Bernat , Mateo Valero, Hardware support for WCET analysis of hard real-time multicore systems, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555764]
Rodolfo Pellizzoni , Andreas Schranzhofer , Jian-Jia Chen , Marco Caccamo , Lothar Thiele, Worst case delay analysis for memory interference in multicore systems, Proceedings of the Conference on Design, Automation and Test in Europe, March 08-12, 2010, Dresden, Germany
Pitter, C. 2007. Time predictable cpu and dma shared memory access. In Proceedings of the International Conference on Field-Programmable Logic and its Applications (FPL'07).
Christof Pitter , Martin Schoeberl, Towards a Java multiprocessor, Proceedings of the 5th international workshop on Java technologies for real-time and embedded systems, September 26-28, 2007, Vienna, Austria[doi>10.1145/1288940.1288962]
Christof Pitter , Martin Schoeberl, A real-time Java chip-multiprocessor, ACM Transactions on Embedded Computing Systems (TECS), v.10 n.1, p.1-34, August 2010[doi>10.1145/1814539.1814548]
Poovey, J. 2007. Characterization of the EEMBC Benchmark Suite. North Carolina State University.
RapiTime. 2008. www.rapitasystems.com.
Jan Reineke , Isaac Liu , Hiren D. Patel , Sungjun Kim , Edward A. Lee, PRET DRAM controller: bank privatization for predictability and temporal isolation, Proceedings of the seventh IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, October 09-14, 2011, Taipei, Taiwan[doi>10.1145/2039370.2039388]
Scott Rixner, Memory Controller Optimizations for Web Servers, Proceedings of the 37th annual IEEE/ACM International Symposium on Microarchitecture, p.355-366, December 04-08, 2004, Portland, Oregon[doi>10.1109/MICRO.2004.22]
Scott Rixner , William J. Dally , Ujval J. Kapasi , Peter Mattson , John D. Owens, Memory access scheduling, Proceedings of the 27th annual international symposium on Computer architecture, p.128-138, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339668]
Jakob Rosen , Alexandru Andrei , Petru Eles , Zebo Peng, Bus Access Optimization for Predictable Implementation of Real-Time Applications on Multiprocessor Systems-on-Chip, Proceedings of the 28th IEEE International Real-Time Systems Symposium, p.49-60, December 03-06, 2007[doi>10.1109/RTSS.2007.13]
Jan Staschulat , Rolf Ernst, Multiple process execution in cache related preemption delay analysis, Proceedings of the 4th ACM international conference on Embedded software, September 27-29, 2004, Pisa, Italy[doi>10.1145/1017753.1017798]
Thiele, L. and Wilhelm, R. 2004. Design for time-predictability. In Design of Systems with Predictable Behaviour.
Uhrig, S., Maier, S., and Ungerer, T. 2005. Toward a processor core for real-time capable autonomic systems. In Proceedings of ISSPIT.
Theo Ungerer , Francisco Cazorla , Pascal Sainrat , Guillem Bernat , Zlatko Petrov , Christine Rochange , Eduardo Quinones , Mike Gerdes , Marco Paolieri , Julian Wolf , Hugues Casse , Sascha Uhrig , Irakli Guliashvili , Michael Houston , Floria Kluge , Stefan Metzlaff , Jorg Mische, Merasa: Multicore Execution of Hard Real-Time Applications Supporting Analyzability, IEEE Micro, v.30 n.5, p.66-75, September 2010[doi>10.1109/MM.2010.78]
Ben Verghese , Anoop Gupta , Mendel Rosenblum, Performance isolation: sharing and isolation in shared-memory multiprocessors, Proceedings of the eighth international conference on Architectural support for programming languages and operating systems, p.181-192, October 02-07, 1998, San Jose, California, USA[doi>10.1145/291069.291044]
David Wang , Brinda Ganesh , Nuengwong Tuaycharoen , Kathleen Baynes , Aamer Jaleel , Bruce Jacob, DRAMsim: a memory system simulator, ACM SIGARCH Computer Architecture News, v.33 n.4, November 2005[doi>10.1145/1105734.1105748]
Ingomar Wenzel , Raimund Kirner , Peter Puschner , Bernhard Rieder, Principles of Timing Anomalies in Superscalar Processors, Proceedings of the Fifth International Conference on Quality Software, p.295-306, September 19-20, 2005[doi>10.1109/QSIC.2005.49]
David R. Martinez , M. Michael Vai , Robert A. Bond, High Performance Embedded Computing Handbook, CRC Press, Inc., Boca Raton, FL, 2007
