<html>
<head>
   <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>
   Xilinx Driver axivdma v5_0: Member List
</title>
<link href="doxygen_kalyanidocs/doc/css/driver_api_doxygen.css" rel="stylesheet" type="text/css">
</head>
<h3 class="PageHeader">Xilinx Processor IP Library</h3>
<hl>Software Drivers</hl>
<hr class="whs1">

<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>Class&nbsp;List</span></a></li>
      <li><a href="functions.html"><span>Class&nbsp;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>XAxiVdma_Config Member List</h1>This is the complete list of members for <a class="el" href="struct_x_axi_vdma___config.html">XAxiVdma_Config</a>, including all inherited members.<table>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_vdma___config.html#a61c15ed38915f713a20a28e92d62c78d">BaseAddress</a></td><td><a class="el" href="struct_x_axi_vdma___config.html">XAxiVdma_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_vdma___config.html#a8be3f756a21d2360541a40303a525525">DeviceId</a></td><td><a class="el" href="struct_x_axi_vdma___config.html">XAxiVdma_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_vdma___config.html#ae3bce37353c26d5b2f077a100cdc7bd4">EnableAllDbgFeatures</a></td><td><a class="el" href="struct_x_axi_vdma___config.html">XAxiVdma_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_vdma___config.html#a1acfdf764643a690110d0d9bf0094f75">EnableVIDParamRead</a></td><td><a class="el" href="struct_x_axi_vdma___config.html">XAxiVdma_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_vdma___config.html#a0ff6f00da81986d480ae3baed727e4a9">FlushonFsync</a></td><td><a class="el" href="struct_x_axi_vdma___config.html">XAxiVdma_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_vdma___config.html#ae737875f784d02112726509846784dd1">HasMm2S</a></td><td><a class="el" href="struct_x_axi_vdma___config.html">XAxiVdma_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_vdma___config.html#ae673d8167e09607574eafbcebd1f0059">HasMm2SDRE</a></td><td><a class="el" href="struct_x_axi_vdma___config.html">XAxiVdma_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_vdma___config.html#ac0131f5b3987b78fe975c03f264586a6">HasS2Mm</a></td><td><a class="el" href="struct_x_axi_vdma___config.html">XAxiVdma_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_vdma___config.html#a88e3b8ed3aa34aec7d9936681eadae97">HasS2MmDRE</a></td><td><a class="el" href="struct_x_axi_vdma___config.html">XAxiVdma_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_vdma___config.html#af28619bcd27f94ceaf47bbeb0cb0400c">HasSG</a></td><td><a class="el" href="struct_x_axi_vdma___config.html">XAxiVdma_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_vdma___config.html#a990e5208e4320a26ca4cc8f50407489d">InternalGenLock</a></td><td><a class="el" href="struct_x_axi_vdma___config.html">XAxiVdma_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_vdma___config.html#abbeae935b306619b3e2d41598ea1727e">MaxFrameStoreNum</a></td><td><a class="el" href="struct_x_axi_vdma___config.html">XAxiVdma_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_vdma___config.html#a14b3296d09ee88ac27a415ca2452a60e">Mm2SBufDepth</a></td><td><a class="el" href="struct_x_axi_vdma___config.html">XAxiVdma_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_vdma___config.html#a3f3291160fad20f64ce2e18efcfe8566">Mm2SDlyCntrEn</a></td><td><a class="el" href="struct_x_axi_vdma___config.html">XAxiVdma_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_vdma___config.html#aca0e931b1418fda82650456d7639b752">Mm2SFrmCntrEn</a></td><td><a class="el" href="struct_x_axi_vdma___config.html">XAxiVdma_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_vdma___config.html#ad04ebadf6c05c481198b6b27e5e9eec8">Mm2SFrmStoreRegEn</a></td><td><a class="el" href="struct_x_axi_vdma___config.html">XAxiVdma_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_vdma___config.html#a7057aa6b1b3614612b2b1331ec6afd87">Mm2SGenLock</a></td><td><a class="el" href="struct_x_axi_vdma___config.html">XAxiVdma_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_vdma___config.html#a569bedc89182bd0542f62580767c98d3">Mm2SStreamWidth</a></td><td><a class="el" href="struct_x_axi_vdma___config.html">XAxiVdma_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_vdma___config.html#acda6ef717d6af941e0f0c8dc90185a24">Mm2SThresRegEn</a></td><td><a class="el" href="struct_x_axi_vdma___config.html">XAxiVdma_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_vdma___config.html#af7a988cf756f60c718d29e2f3273764b">Mm2SWordLen</a></td><td><a class="el" href="struct_x_axi_vdma___config.html">XAxiVdma_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_vdma___config.html#ae165f3cbaa2eb57aa1708743e45aa845">S2MmBufDepth</a></td><td><a class="el" href="struct_x_axi_vdma___config.html">XAxiVdma_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_vdma___config.html#a263c9059a1a7220c0d082791d1f99681">S2MmDlyCntrEn</a></td><td><a class="el" href="struct_x_axi_vdma___config.html">XAxiVdma_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_vdma___config.html#ac0f7d3262d6a8a66cb68516be91f9fa0">S2MmFrmCntrEn</a></td><td><a class="el" href="struct_x_axi_vdma___config.html">XAxiVdma_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_vdma___config.html#a5835e4da4043a081141184f760894960">S2MmFrmStoreRegEn</a></td><td><a class="el" href="struct_x_axi_vdma___config.html">XAxiVdma_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_vdma___config.html#a7938ca3c609d8a44a05cf81cde30a4a7">S2MmGenLock</a></td><td><a class="el" href="struct_x_axi_vdma___config.html">XAxiVdma_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_vdma___config.html#a7de365f4e644f7d357dfb5aea0ba4241">S2MmSOF</a></td><td><a class="el" href="struct_x_axi_vdma___config.html">XAxiVdma_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_vdma___config.html#af8169029d1b2a372478df2ad52c99ae3">S2MmStreamWidth</a></td><td><a class="el" href="struct_x_axi_vdma___config.html">XAxiVdma_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_vdma___config.html#a83e466b0e6d0b8711db0372000009c9b">S2MmThresRegEn</a></td><td><a class="el" href="struct_x_axi_vdma___config.html">XAxiVdma_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_vdma___config.html#aef8758d32c62de587d9e57fed56c01ee">S2MmWordLen</a></td><td><a class="el" href="struct_x_axi_vdma___config.html">XAxiVdma_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_vdma___config.html#ab97aef716c82252eeb7eb12832a31dd5">UseFsync</a></td><td><a class="el" href="struct_x_axi_vdma___config.html">XAxiVdma_Config</a></td><td></td></tr>
</table></div>
<p class="Copyright">
Copyright &copy; 1995-2014 Xilinx, Inc. All rights reserved.
</p>
</body>
</html>
