
;;
 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
 ;
 ;  Copyright (c) 2024-2025 Advanced Micro Devices, Inc. All Rights Reserved.
 ;
 ;  Permission is hereby granted, free of charge, to any person obtaining a copy
 ;  of this software and associated documentation files (the "Software"), to
 ;  deal in the Software without restriction, including without limitation the
 ;  rights to use, copy, modify, merge, publish, distribute, sublicense, and/or
 ;  sell copies of the Software, and to permit persons to whom the Software is
 ;  furnished to do so, subject to the following conditions:
 ;
 ;  The above copyright notice and this permission notice shall be included in all
 ;  copies or substantial portions of the Software.
 ;
 ;  THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 ;  IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 ;  FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
 ;  AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 ;  LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
 ;  FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
 ;  IN THE SOFTWARE.
 ;
 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;

; BEGIN_SHADERTEST
; RUN: amdllpc -v %gfxip %s | FileCheck -check-prefix=SHADERTEST %s
; SHADERTEST-LABEL: {{^// LLPC}} SPIRV-to-LLVM translation results
; SHADERTEST: %{{.*}} = shufflevector <4 x float> %{{.*}}, <4 x float> %{{.*}}, <2 x i32> <i32 {{undef|poison}}, i32 2>
; SHADERTEST: [[TEMP_VEC:%[0-9]+]] = shufflevector <2 x float> %{{.*}}, <2 x float> {{undef|poison}}, <4 x i32> <i32 0, i32 1, i32 {{undef|poison}}, i32 {{undef|poison}}>
; SHADERTEST: %{{.*}} = shufflevector <4 x float> %{{.*}}, <4 x float> [[TEMP_VEC]], <4 x i32> <i32 4, i32 5, i32 2, i32 3>
; SHADERTEST-LABEL: {{^// LLPC}} FE lowering results
; SHADERTEST: [[TEMP_VEC:%[0-9]+]] = shufflevector <4 x float> %{{.*}}, <4 x float> {{undef|poison}}, <4 x i32> <i32 {{undef|poison}}, i32 2, i32 {{undef|poison}}, i32 {{undef|poison}}>
; SHADERTEST: %{{.*}} = shufflevector <4 x float> [[TEMP_VEC]], <4 x float> %{{.*}}, <4 x i32> <i32 {{undef|poison}}, i32 1, i32 6, i32 7>
; SHADERTEST: AMDLLPC SUCCESS
; END_SHADERTEST

; SPIR-V
; Version: 1.0
; Generator: Khronos Glslang Reference Front End; 1
; Bound: 22
; Schema: 0
               OpCapability Shader
          %1 = OpExtInstImport "GLSL.std.450"
               OpMemoryModel Logical GLSL450
               OpEntryPoint Fragment %4 "main" %12 %20
               OpExecutionMode %4 OriginUpperLeft
               OpSource GLSL 450
               OpName %4 "main"
               OpName %10 "f4_1"
               OpName %12 "f4_0"
               OpName %20 "fragColor"
               OpDecorate %12 Location 0
               OpDecorate %20 Location 0
          %2 = OpTypeVoid
          %3 = OpTypeFunction %2
          %7 = OpTypeFloat 32
          %8 = OpTypeVector %7 4
          %9 = OpTypePointer Function %8
         %11 = OpTypePointer Input %8
         %12 = OpVariable %11 Input
         %15 = OpTypeVector %7 2
         %19 = OpTypePointer Output %8
         %20 = OpVariable %19 Output
          %4 = OpFunction %2 None %3
          %5 = OpLabel
         %10 = OpVariable %9 Function
         %13 = OpLoad %8 %12
               OpStore %10 %13
         %14 = OpLoad %8 %10
         %16 = OpVectorShuffle %15 %14 %14 4294967295 2
         %17 = OpLoad %8 %10
         %18 = OpVectorShuffle %8 %17 %16 4 5 2 3
               OpStore %10 %18
         %21 = OpLoad %8 %10
               OpStore %20 %21
               OpBranch %6
          %6 = OpLabel
               OpReturn
               OpFunctionEnd
