/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [5:0] _04_;
  reg [46:0] _05_;
  wire [4:0] _06_;
  wire [4:0] _07_;
  reg [5:0] _08_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [3:0] celloutsig_0_15z;
  wire [8:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire [11:0] celloutsig_0_22z;
  wire [10:0] celloutsig_0_25z;
  wire celloutsig_0_28z;
  wire [10:0] celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire [6:0] celloutsig_0_33z;
  wire [8:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [7:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_12z = !(celloutsig_1_11z ? _00_ : celloutsig_1_10z[4]);
  assign celloutsig_0_8z = ~((celloutsig_0_2z[4] | in_data[82]) & celloutsig_0_5z);
  assign celloutsig_0_11z = ~((celloutsig_0_4z | celloutsig_0_2z[8]) & _01_);
  assign celloutsig_0_21z = ~((celloutsig_0_17z[7] | celloutsig_0_4z) & celloutsig_0_4z);
  assign celloutsig_1_15z = in_data[180] | ~(celloutsig_1_11z);
  assign celloutsig_0_32z = ~(celloutsig_0_28z ^ celloutsig_0_7z);
  assign celloutsig_1_4z = ~(celloutsig_1_0z ^ in_data[157]);
  assign celloutsig_1_7z = ~(_02_ ^ _03_);
  assign celloutsig_0_13z = ~(celloutsig_0_3z[8] ^ celloutsig_0_8z);
  assign celloutsig_0_18z = ~(celloutsig_0_1z ^ in_data[11]);
  reg [5:0] _19_;
  always_ff @(negedge clkin_data[64], posedge clkin_data[128])
    if (clkin_data[128]) _19_ <= 6'h00;
    else _19_ <= { in_data[107:103], celloutsig_1_0z };
  assign { _04_[5:3], _02_, _04_[1:0] } = _19_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[128])
    if (!clkin_data[128]) _05_ <= 47'h000000000000;
    else _05_ <= { in_data[173:134], celloutsig_1_0z, _04_[5:3], _02_, _04_[1:0] };
  reg [4:0] _21_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _21_ <= 5'h00;
    else _21_ <= _05_[32:28];
  assign { _06_[4], _00_, _06_[2], _03_, _06_[0] } = _21_;
  reg [4:0] _22_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _22_ <= 5'h00;
    else _22_ <= in_data[42:38];
  assign { _07_[4], _01_, _07_[2:0] } = _22_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _08_ <= 6'h00;
    else _08_ <= { celloutsig_0_15z[1:0], celloutsig_0_18z, celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_18z };
  assign celloutsig_0_1z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } === in_data[18:16];
  assign celloutsig_1_0z = in_data[151:129] >= in_data[173:151];
  assign celloutsig_1_5z = { _04_[3], _02_, _04_[1:0], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } >= { in_data[117], celloutsig_1_0z, _04_[5:3], _02_, _04_[1:0], celloutsig_1_4z };
  assign celloutsig_0_4z = in_data[38:29] >= in_data[74:65];
  assign celloutsig_1_9z = { in_data[162:160], celloutsig_1_3z, celloutsig_1_0z } >= in_data[137:133];
  assign celloutsig_0_19z = { celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_11z } && { in_data[49:48], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_14z };
  assign celloutsig_0_0z = in_data[48:30] || in_data[83:65];
  assign celloutsig_1_13z = { celloutsig_1_10z[4:0], celloutsig_1_4z } < { celloutsig_1_10z[5:1], celloutsig_1_7z };
  assign celloutsig_0_5z = in_data[80:70] < in_data[55:45];
  assign celloutsig_0_9z = { in_data[71:47], celloutsig_0_8z } < { celloutsig_0_3z[3:0], _07_[4], _01_, _07_[2:0], celloutsig_0_0z, _07_[4], _01_, _07_[2:0], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_0_12z = celloutsig_0_5z & ~(celloutsig_0_0z);
  assign celloutsig_0_28z = celloutsig_0_5z & ~(celloutsig_0_1z);
  assign celloutsig_0_17z = { in_data[53:48], celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_10z } % { 1'h1, celloutsig_0_3z[2:1], celloutsig_0_12z, _07_[4], _01_, _07_[2:0] };
  assign celloutsig_0_2z = { in_data[84:75], celloutsig_0_1z } % { 1'h1, in_data[22:13] };
  assign celloutsig_1_3z = _05_[29:26] !== { _04_[3], _02_, _04_[1], celloutsig_1_0z };
  assign celloutsig_1_11z = { celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_9z } !== { in_data[180:179], celloutsig_1_5z, _06_[4], _00_, _06_[2], _03_, _06_[0] };
  assign celloutsig_1_16z = ^ { celloutsig_1_10z[2], celloutsig_1_12z, _04_[5:3], _02_, _04_[1:0], celloutsig_1_9z };
  assign celloutsig_0_7z = ^ { celloutsig_0_3z[8:2], _07_[4], _01_, _07_[2:0] };
  assign celloutsig_0_10z = ^ { celloutsig_0_2z[10:1], celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_14z = ^ { in_data[57:44], celloutsig_0_11z, celloutsig_0_9z };
  assign celloutsig_0_3z = { in_data[7:3], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z } << { in_data[11:4], celloutsig_0_1z };
  assign celloutsig_0_33z = { celloutsig_0_21z, celloutsig_0_21z, _07_[4], _01_, _07_[2:0] } << { celloutsig_0_25z[6:2], celloutsig_0_21z, celloutsig_0_19z };
  assign celloutsig_1_8z = { _06_[2], celloutsig_1_5z, celloutsig_1_5z } << { celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_7z };
  assign celloutsig_1_10z = { _06_[4], _00_, _06_[2], _03_, _06_[0], celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_3z } << { _04_[4:3], _02_, _04_[1], celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_7z };
  assign celloutsig_0_25z = { celloutsig_0_22z[9:2], celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_9z } << { _08_, celloutsig_0_15z, celloutsig_0_13z };
  assign celloutsig_0_15z = { celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_1z } - { celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_11z };
  assign celloutsig_0_22z = { celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_4z, _08_, celloutsig_0_14z, celloutsig_0_0z, celloutsig_0_13z } - { celloutsig_0_18z, celloutsig_0_2z };
  assign celloutsig_1_18z = ~((celloutsig_1_13z & celloutsig_1_9z) | celloutsig_1_5z);
  assign celloutsig_1_19z = ~((celloutsig_1_15z & celloutsig_1_0z) | celloutsig_1_16z);
  assign _04_[2] = _02_;
  assign { _06_[3], _06_[1] } = { _00_, _03_ };
  assign _07_[3] = _01_;
  assign { out_data[128], out_data[96], out_data[32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_32z, celloutsig_0_33z };
endmodule
