
AUX_steeringwheel_code.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001dc8  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  08001e88  08001e88  00011e88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001ec0  08001ec0  00020004  2**0
                  CONTENTS
  4 .ARM          00000000  08001ec0  08001ec0  00020004  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001ec0  08001ec0  00020004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001ec0  08001ec0  00011ec0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001ec4  08001ec4  00011ec4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000004  20000000  08001ec8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000090  20000004  08001ecc  00020004  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000094  08001ecc  00020094  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009c01  00000000  00000000  0002002c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000016b7  00000000  00000000  00029c2d  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000005a0  00000000  00000000  0002b2e8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000004f8  00000000  00000000  0002b888  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00015f8b  00000000  00000000  0002bd80  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000663a  00000000  00000000  00041d0b  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000759fa  00000000  00000000  00048345  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000bdd3f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001284  00000000  00000000  000bddbc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000004 	.word	0x20000004
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08001e70 	.word	0x08001e70

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000008 	.word	0x20000008
 8000104:	08001e70 	.word	0x08001e70

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000224:	4b07      	ldr	r3, [pc, #28]	; (8000244 <HAL_Init+0x24>)
 8000226:	681a      	ldr	r2, [r3, #0]
 8000228:	4b06      	ldr	r3, [pc, #24]	; (8000244 <HAL_Init+0x24>)
 800022a:	2110      	movs	r1, #16
 800022c:	430a      	orrs	r2, r1
 800022e:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000230:	2000      	movs	r0, #0
 8000232:	f000 f809 	bl	8000248 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000236:	f001 fcf7 	bl	8001c28 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800023a:	2300      	movs	r3, #0
}
 800023c:	0018      	movs	r0, r3
 800023e:	46bd      	mov	sp, r7
 8000240:	bd80      	pop	{r7, pc}
 8000242:	46c0      	nop			; (mov r8, r8)
 8000244:	40022000 	.word	0x40022000

08000248 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000248:	b580      	push	{r7, lr}
 800024a:	b082      	sub	sp, #8
 800024c:	af00      	add	r7, sp, #0
 800024e:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000U);
 8000250:	f000 ff62 	bl	8001118 <HAL_RCC_GetHCLKFreq>
 8000254:	0002      	movs	r2, r0
 8000256:	23fa      	movs	r3, #250	; 0xfa
 8000258:	0099      	lsls	r1, r3, #2
 800025a:	0010      	movs	r0, r2
 800025c:	f7ff ff54 	bl	8000108 <__udivsi3>
 8000260:	0003      	movs	r3, r0
 8000262:	0018      	movs	r0, r3
 8000264:	f000 f8c9 	bl	80003fa <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0U);
 8000268:	6879      	ldr	r1, [r7, #4]
 800026a:	2301      	movs	r3, #1
 800026c:	425b      	negs	r3, r3
 800026e:	2200      	movs	r2, #0
 8000270:	0018      	movs	r0, r3
 8000272:	f000 f8ad 	bl	80003d0 <HAL_NVIC_SetPriority>

   /* Return function status */
  return HAL_OK;
 8000276:	2300      	movs	r3, #0
}
 8000278:	0018      	movs	r0, r3
 800027a:	46bd      	mov	sp, r7
 800027c:	b002      	add	sp, #8
 800027e:	bd80      	pop	{r7, pc}

08000280 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000280:	b580      	push	{r7, lr}
 8000282:	af00      	add	r7, sp, #0
  uwTick++;
 8000284:	4b03      	ldr	r3, [pc, #12]	; (8000294 <HAL_IncTick+0x14>)
 8000286:	681b      	ldr	r3, [r3, #0]
 8000288:	1c5a      	adds	r2, r3, #1
 800028a:	4b02      	ldr	r3, [pc, #8]	; (8000294 <HAL_IncTick+0x14>)
 800028c:	601a      	str	r2, [r3, #0]
}
 800028e:	46c0      	nop			; (mov r8, r8)
 8000290:	46bd      	mov	sp, r7
 8000292:	bd80      	pop	{r7, pc}
 8000294:	20000020 	.word	0x20000020

08000298 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000298:	b580      	push	{r7, lr}
 800029a:	af00      	add	r7, sp, #0
  return uwTick;
 800029c:	4b02      	ldr	r3, [pc, #8]	; (80002a8 <HAL_GetTick+0x10>)
 800029e:	681b      	ldr	r3, [r3, #0]
}
 80002a0:	0018      	movs	r0, r3
 80002a2:	46bd      	mov	sp, r7
 80002a4:	bd80      	pop	{r7, pc}
 80002a6:	46c0      	nop			; (mov r8, r8)
 80002a8:	20000020 	.word	0x20000020

080002ac <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80002ac:	b590      	push	{r4, r7, lr}
 80002ae:	b083      	sub	sp, #12
 80002b0:	af00      	add	r7, sp, #0
 80002b2:	0002      	movs	r2, r0
 80002b4:	6039      	str	r1, [r7, #0]
 80002b6:	1dfb      	adds	r3, r7, #7
 80002b8:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) < 0)
 80002ba:	1dfb      	adds	r3, r7, #7
 80002bc:	781b      	ldrb	r3, [r3, #0]
 80002be:	2b7f      	cmp	r3, #127	; 0x7f
 80002c0:	d932      	bls.n	8000328 <NVIC_SetPriority+0x7c>
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80002c2:	4a2f      	ldr	r2, [pc, #188]	; (8000380 <NVIC_SetPriority+0xd4>)
 80002c4:	1dfb      	adds	r3, r7, #7
 80002c6:	781b      	ldrb	r3, [r3, #0]
 80002c8:	0019      	movs	r1, r3
 80002ca:	230f      	movs	r3, #15
 80002cc:	400b      	ands	r3, r1
 80002ce:	3b08      	subs	r3, #8
 80002d0:	089b      	lsrs	r3, r3, #2
 80002d2:	3306      	adds	r3, #6
 80002d4:	009b      	lsls	r3, r3, #2
 80002d6:	18d3      	adds	r3, r2, r3
 80002d8:	3304      	adds	r3, #4
 80002da:	681b      	ldr	r3, [r3, #0]
 80002dc:	1dfa      	adds	r2, r7, #7
 80002de:	7812      	ldrb	r2, [r2, #0]
 80002e0:	0011      	movs	r1, r2
 80002e2:	2203      	movs	r2, #3
 80002e4:	400a      	ands	r2, r1
 80002e6:	00d2      	lsls	r2, r2, #3
 80002e8:	21ff      	movs	r1, #255	; 0xff
 80002ea:	4091      	lsls	r1, r2
 80002ec:	000a      	movs	r2, r1
 80002ee:	43d2      	mvns	r2, r2
 80002f0:	401a      	ands	r2, r3
 80002f2:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80002f4:	683b      	ldr	r3, [r7, #0]
 80002f6:	019b      	lsls	r3, r3, #6
 80002f8:	22ff      	movs	r2, #255	; 0xff
 80002fa:	401a      	ands	r2, r3
 80002fc:	1dfb      	adds	r3, r7, #7
 80002fe:	781b      	ldrb	r3, [r3, #0]
 8000300:	0018      	movs	r0, r3
 8000302:	2303      	movs	r3, #3
 8000304:	4003      	ands	r3, r0
 8000306:	00db      	lsls	r3, r3, #3
 8000308:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800030a:	481d      	ldr	r0, [pc, #116]	; (8000380 <NVIC_SetPriority+0xd4>)
 800030c:	1dfb      	adds	r3, r7, #7
 800030e:	781b      	ldrb	r3, [r3, #0]
 8000310:	001c      	movs	r4, r3
 8000312:	230f      	movs	r3, #15
 8000314:	4023      	ands	r3, r4
 8000316:	3b08      	subs	r3, #8
 8000318:	089b      	lsrs	r3, r3, #2
 800031a:	430a      	orrs	r2, r1
 800031c:	3306      	adds	r3, #6
 800031e:	009b      	lsls	r3, r3, #2
 8000320:	18c3      	adds	r3, r0, r3
 8000322:	3304      	adds	r3, #4
 8000324:	601a      	str	r2, [r3, #0]
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000326:	e027      	b.n	8000378 <NVIC_SetPriority+0xcc>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000328:	4a16      	ldr	r2, [pc, #88]	; (8000384 <NVIC_SetPriority+0xd8>)
 800032a:	1dfb      	adds	r3, r7, #7
 800032c:	781b      	ldrb	r3, [r3, #0]
 800032e:	b25b      	sxtb	r3, r3
 8000330:	089b      	lsrs	r3, r3, #2
 8000332:	33c0      	adds	r3, #192	; 0xc0
 8000334:	009b      	lsls	r3, r3, #2
 8000336:	589b      	ldr	r3, [r3, r2]
 8000338:	1dfa      	adds	r2, r7, #7
 800033a:	7812      	ldrb	r2, [r2, #0]
 800033c:	0011      	movs	r1, r2
 800033e:	2203      	movs	r2, #3
 8000340:	400a      	ands	r2, r1
 8000342:	00d2      	lsls	r2, r2, #3
 8000344:	21ff      	movs	r1, #255	; 0xff
 8000346:	4091      	lsls	r1, r2
 8000348:	000a      	movs	r2, r1
 800034a:	43d2      	mvns	r2, r2
 800034c:	401a      	ands	r2, r3
 800034e:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000350:	683b      	ldr	r3, [r7, #0]
 8000352:	019b      	lsls	r3, r3, #6
 8000354:	22ff      	movs	r2, #255	; 0xff
 8000356:	401a      	ands	r2, r3
 8000358:	1dfb      	adds	r3, r7, #7
 800035a:	781b      	ldrb	r3, [r3, #0]
 800035c:	0018      	movs	r0, r3
 800035e:	2303      	movs	r3, #3
 8000360:	4003      	ands	r3, r0
 8000362:	00db      	lsls	r3, r3, #3
 8000364:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000366:	4807      	ldr	r0, [pc, #28]	; (8000384 <NVIC_SetPriority+0xd8>)
 8000368:	1dfb      	adds	r3, r7, #7
 800036a:	781b      	ldrb	r3, [r3, #0]
 800036c:	b25b      	sxtb	r3, r3
 800036e:	089b      	lsrs	r3, r3, #2
 8000370:	430a      	orrs	r2, r1
 8000372:	33c0      	adds	r3, #192	; 0xc0
 8000374:	009b      	lsls	r3, r3, #2
 8000376:	501a      	str	r2, [r3, r0]
}
 8000378:	46c0      	nop			; (mov r8, r8)
 800037a:	46bd      	mov	sp, r7
 800037c:	b003      	add	sp, #12
 800037e:	bd90      	pop	{r4, r7, pc}
 8000380:	e000ed00 	.word	0xe000ed00
 8000384:	e000e100 	.word	0xe000e100

08000388 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000388:	b580      	push	{r7, lr}
 800038a:	b082      	sub	sp, #8
 800038c:	af00      	add	r7, sp, #0
 800038e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000390:	687b      	ldr	r3, [r7, #4]
 8000392:	3b01      	subs	r3, #1
 8000394:	4a0c      	ldr	r2, [pc, #48]	; (80003c8 <SysTick_Config+0x40>)
 8000396:	4293      	cmp	r3, r2
 8000398:	d901      	bls.n	800039e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800039a:	2301      	movs	r3, #1
 800039c:	e010      	b.n	80003c0 <SysTick_Config+0x38>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800039e:	4b0b      	ldr	r3, [pc, #44]	; (80003cc <SysTick_Config+0x44>)
 80003a0:	687a      	ldr	r2, [r7, #4]
 80003a2:	3a01      	subs	r2, #1
 80003a4:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80003a6:	2301      	movs	r3, #1
 80003a8:	425b      	negs	r3, r3
 80003aa:	2103      	movs	r1, #3
 80003ac:	0018      	movs	r0, r3
 80003ae:	f7ff ff7d 	bl	80002ac <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80003b2:	4b06      	ldr	r3, [pc, #24]	; (80003cc <SysTick_Config+0x44>)
 80003b4:	2200      	movs	r2, #0
 80003b6:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80003b8:	4b04      	ldr	r3, [pc, #16]	; (80003cc <SysTick_Config+0x44>)
 80003ba:	2207      	movs	r2, #7
 80003bc:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80003be:	2300      	movs	r3, #0
}
 80003c0:	0018      	movs	r0, r3
 80003c2:	46bd      	mov	sp, r7
 80003c4:	b002      	add	sp, #8
 80003c6:	bd80      	pop	{r7, pc}
 80003c8:	00ffffff 	.word	0x00ffffff
 80003cc:	e000e010 	.word	0xe000e010

080003d0 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80003d0:	b580      	push	{r7, lr}
 80003d2:	b084      	sub	sp, #16
 80003d4:	af00      	add	r7, sp, #0
 80003d6:	60b9      	str	r1, [r7, #8]
 80003d8:	607a      	str	r2, [r7, #4]
 80003da:	210f      	movs	r1, #15
 80003dc:	187b      	adds	r3, r7, r1
 80003de:	1c02      	adds	r2, r0, #0
 80003e0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80003e2:	68ba      	ldr	r2, [r7, #8]
 80003e4:	187b      	adds	r3, r7, r1
 80003e6:	781b      	ldrb	r3, [r3, #0]
 80003e8:	b25b      	sxtb	r3, r3
 80003ea:	0011      	movs	r1, r2
 80003ec:	0018      	movs	r0, r3
 80003ee:	f7ff ff5d 	bl	80002ac <NVIC_SetPriority>
}
 80003f2:	46c0      	nop			; (mov r8, r8)
 80003f4:	46bd      	mov	sp, r7
 80003f6:	b004      	add	sp, #16
 80003f8:	bd80      	pop	{r7, pc}

080003fa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80003fa:	b580      	push	{r7, lr}
 80003fc:	b082      	sub	sp, #8
 80003fe:	af00      	add	r7, sp, #0
 8000400:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000402:	687b      	ldr	r3, [r7, #4]
 8000404:	0018      	movs	r0, r3
 8000406:	f7ff ffbf 	bl	8000388 <SysTick_Config>
 800040a:	0003      	movs	r3, r0
}
 800040c:	0018      	movs	r0, r3
 800040e:	46bd      	mov	sp, r7
 8000410:	b002      	add	sp, #8
 8000412:	bd80      	pop	{r7, pc}

08000414 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 8000414:	b580      	push	{r7, lr}
 8000416:	b086      	sub	sp, #24
 8000418:	af00      	add	r7, sp, #0
 800041a:	6078      	str	r0, [r7, #4]
 800041c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800041e:	2300      	movs	r3, #0
 8000420:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000422:	2300      	movs	r3, #0
 8000424:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8000426:	2300      	movs	r3, #0
 8000428:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull)); 

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 800042a:	e155      	b.n	80006d8 <HAL_GPIO_Init+0x2c4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 800042c:	683b      	ldr	r3, [r7, #0]
 800042e:	681b      	ldr	r3, [r3, #0]
 8000430:	2101      	movs	r1, #1
 8000432:	697a      	ldr	r2, [r7, #20]
 8000434:	4091      	lsls	r1, r2
 8000436:	000a      	movs	r2, r1
 8000438:	4013      	ands	r3, r2
 800043a:	60fb      	str	r3, [r7, #12]
    
    if(iocurrent)
 800043c:	68fb      	ldr	r3, [r7, #12]
 800043e:	2b00      	cmp	r3, #0
 8000440:	d100      	bne.n	8000444 <HAL_GPIO_Init+0x30>
 8000442:	e146      	b.n	80006d2 <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 8000444:	683b      	ldr	r3, [r7, #0]
 8000446:	685b      	ldr	r3, [r3, #4]
 8000448:	2b02      	cmp	r3, #2
 800044a:	d003      	beq.n	8000454 <HAL_GPIO_Init+0x40>
 800044c:	683b      	ldr	r3, [r7, #0]
 800044e:	685b      	ldr	r3, [r3, #4]
 8000450:	2b12      	cmp	r3, #18
 8000452:	d123      	bne.n	800049c <HAL_GPIO_Init+0x88>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */ 
        temp = GPIOx->AFR[position >> 3];
 8000454:	697b      	ldr	r3, [r7, #20]
 8000456:	08da      	lsrs	r2, r3, #3
 8000458:	687b      	ldr	r3, [r7, #4]
 800045a:	3208      	adds	r2, #8
 800045c:	0092      	lsls	r2, r2, #2
 800045e:	58d3      	ldr	r3, [r2, r3]
 8000460:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;      
 8000462:	697b      	ldr	r3, [r7, #20]
 8000464:	2207      	movs	r2, #7
 8000466:	4013      	ands	r3, r2
 8000468:	009b      	lsls	r3, r3, #2
 800046a:	220f      	movs	r2, #15
 800046c:	409a      	lsls	r2, r3
 800046e:	0013      	movs	r3, r2
 8000470:	43da      	mvns	r2, r3
 8000472:	693b      	ldr	r3, [r7, #16]
 8000474:	4013      	ands	r3, r2
 8000476:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));       
 8000478:	683b      	ldr	r3, [r7, #0]
 800047a:	691a      	ldr	r2, [r3, #16]
 800047c:	697b      	ldr	r3, [r7, #20]
 800047e:	2107      	movs	r1, #7
 8000480:	400b      	ands	r3, r1
 8000482:	009b      	lsls	r3, r3, #2
 8000484:	409a      	lsls	r2, r3
 8000486:	0013      	movs	r3, r2
 8000488:	693a      	ldr	r2, [r7, #16]
 800048a:	4313      	orrs	r3, r2
 800048c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800048e:	697b      	ldr	r3, [r7, #20]
 8000490:	08da      	lsrs	r2, r3, #3
 8000492:	687b      	ldr	r3, [r7, #4]
 8000494:	3208      	adds	r2, #8
 8000496:	0092      	lsls	r2, r2, #2
 8000498:	6939      	ldr	r1, [r7, #16]
 800049a:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800049c:	687b      	ldr	r3, [r7, #4]
 800049e:	681b      	ldr	r3, [r3, #0]
 80004a0:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 80004a2:	697b      	ldr	r3, [r7, #20]
 80004a4:	005b      	lsls	r3, r3, #1
 80004a6:	2203      	movs	r2, #3
 80004a8:	409a      	lsls	r2, r3
 80004aa:	0013      	movs	r3, r2
 80004ac:	43da      	mvns	r2, r3
 80004ae:	693b      	ldr	r3, [r7, #16]
 80004b0:	4013      	ands	r3, r2
 80004b2:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80004b4:	683b      	ldr	r3, [r7, #0]
 80004b6:	685b      	ldr	r3, [r3, #4]
 80004b8:	2203      	movs	r2, #3
 80004ba:	401a      	ands	r2, r3
 80004bc:	697b      	ldr	r3, [r7, #20]
 80004be:	005b      	lsls	r3, r3, #1
 80004c0:	409a      	lsls	r2, r3
 80004c2:	0013      	movs	r3, r2
 80004c4:	693a      	ldr	r2, [r7, #16]
 80004c6:	4313      	orrs	r3, r2
 80004c8:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80004ca:	687b      	ldr	r3, [r7, #4]
 80004cc:	693a      	ldr	r2, [r7, #16]
 80004ce:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80004d0:	683b      	ldr	r3, [r7, #0]
 80004d2:	685b      	ldr	r3, [r3, #4]
 80004d4:	2b01      	cmp	r3, #1
 80004d6:	d00b      	beq.n	80004f0 <HAL_GPIO_Init+0xdc>
 80004d8:	683b      	ldr	r3, [r7, #0]
 80004da:	685b      	ldr	r3, [r3, #4]
 80004dc:	2b02      	cmp	r3, #2
 80004de:	d007      	beq.n	80004f0 <HAL_GPIO_Init+0xdc>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80004e0:	683b      	ldr	r3, [r7, #0]
 80004e2:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80004e4:	2b11      	cmp	r3, #17
 80004e6:	d003      	beq.n	80004f0 <HAL_GPIO_Init+0xdc>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80004e8:	683b      	ldr	r3, [r7, #0]
 80004ea:	685b      	ldr	r3, [r3, #4]
 80004ec:	2b12      	cmp	r3, #18
 80004ee:	d130      	bne.n	8000552 <HAL_GPIO_Init+0x13e>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80004f0:	687b      	ldr	r3, [r7, #4]
 80004f2:	689b      	ldr	r3, [r3, #8]
 80004f4:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80004f6:	697b      	ldr	r3, [r7, #20]
 80004f8:	005b      	lsls	r3, r3, #1
 80004fa:	2203      	movs	r2, #3
 80004fc:	409a      	lsls	r2, r3
 80004fe:	0013      	movs	r3, r2
 8000500:	43da      	mvns	r2, r3
 8000502:	693b      	ldr	r3, [r7, #16]
 8000504:	4013      	ands	r3, r2
 8000506:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 8000508:	683b      	ldr	r3, [r7, #0]
 800050a:	68da      	ldr	r2, [r3, #12]
 800050c:	697b      	ldr	r3, [r7, #20]
 800050e:	005b      	lsls	r3, r3, #1
 8000510:	409a      	lsls	r2, r3
 8000512:	0013      	movs	r3, r2
 8000514:	693a      	ldr	r2, [r7, #16]
 8000516:	4313      	orrs	r3, r2
 8000518:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800051a:	687b      	ldr	r3, [r7, #4]
 800051c:	693a      	ldr	r2, [r7, #16]
 800051e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000520:	687b      	ldr	r3, [r7, #4]
 8000522:	685b      	ldr	r3, [r3, #4]
 8000524:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 8000526:	2201      	movs	r2, #1
 8000528:	697b      	ldr	r3, [r7, #20]
 800052a:	409a      	lsls	r2, r3
 800052c:	0013      	movs	r3, r2
 800052e:	43da      	mvns	r2, r3
 8000530:	693b      	ldr	r3, [r7, #16]
 8000532:	4013      	ands	r3, r2
 8000534:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, ((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000536:	683b      	ldr	r3, [r7, #0]
 8000538:	685b      	ldr	r3, [r3, #4]
 800053a:	091b      	lsrs	r3, r3, #4
 800053c:	2201      	movs	r2, #1
 800053e:	401a      	ands	r2, r3
 8000540:	697b      	ldr	r3, [r7, #20]
 8000542:	409a      	lsls	r2, r3
 8000544:	0013      	movs	r3, r2
 8000546:	693a      	ldr	r2, [r7, #16]
 8000548:	4313      	orrs	r3, r2
 800054a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800054c:	687b      	ldr	r3, [r7, #4]
 800054e:	693a      	ldr	r2, [r7, #16]
 8000550:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000552:	687b      	ldr	r3, [r7, #4]
 8000554:	68db      	ldr	r3, [r3, #12]
 8000556:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000558:	697b      	ldr	r3, [r7, #20]
 800055a:	005b      	lsls	r3, r3, #1
 800055c:	2203      	movs	r2, #3
 800055e:	409a      	lsls	r2, r3
 8000560:	0013      	movs	r3, r2
 8000562:	43da      	mvns	r2, r3
 8000564:	693b      	ldr	r3, [r7, #16]
 8000566:	4013      	ands	r3, r2
 8000568:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 800056a:	683b      	ldr	r3, [r7, #0]
 800056c:	689a      	ldr	r2, [r3, #8]
 800056e:	697b      	ldr	r3, [r7, #20]
 8000570:	005b      	lsls	r3, r3, #1
 8000572:	409a      	lsls	r2, r3
 8000574:	0013      	movs	r3, r2
 8000576:	693a      	ldr	r2, [r7, #16]
 8000578:	4313      	orrs	r3, r2
 800057a:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 800057c:	687b      	ldr	r3, [r7, #4]
 800057e:	693a      	ldr	r2, [r7, #16]
 8000580:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8000582:	683b      	ldr	r3, [r7, #0]
 8000584:	685a      	ldr	r2, [r3, #4]
 8000586:	2380      	movs	r3, #128	; 0x80
 8000588:	055b      	lsls	r3, r3, #21
 800058a:	4013      	ands	r3, r2
 800058c:	d100      	bne.n	8000590 <HAL_GPIO_Init+0x17c>
 800058e:	e0a0      	b.n	80006d2 <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000590:	4b57      	ldr	r3, [pc, #348]	; (80006f0 <HAL_GPIO_Init+0x2dc>)
 8000592:	699a      	ldr	r2, [r3, #24]
 8000594:	4b56      	ldr	r3, [pc, #344]	; (80006f0 <HAL_GPIO_Init+0x2dc>)
 8000596:	2101      	movs	r1, #1
 8000598:	430a      	orrs	r2, r1
 800059a:	619a      	str	r2, [r3, #24]
 800059c:	4b54      	ldr	r3, [pc, #336]	; (80006f0 <HAL_GPIO_Init+0x2dc>)
 800059e:	699b      	ldr	r3, [r3, #24]
 80005a0:	2201      	movs	r2, #1
 80005a2:	4013      	ands	r3, r2
 80005a4:	60bb      	str	r3, [r7, #8]
 80005a6:	68bb      	ldr	r3, [r7, #8]
  
        temp = SYSCFG->EXTICR[position >> 2];
 80005a8:	4a52      	ldr	r2, [pc, #328]	; (80006f4 <HAL_GPIO_Init+0x2e0>)
 80005aa:	697b      	ldr	r3, [r7, #20]
 80005ac:	089b      	lsrs	r3, r3, #2
 80005ae:	3302      	adds	r3, #2
 80005b0:	009b      	lsls	r3, r3, #2
 80005b2:	589b      	ldr	r3, [r3, r2]
 80005b4:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 80005b6:	697b      	ldr	r3, [r7, #20]
 80005b8:	2203      	movs	r2, #3
 80005ba:	4013      	ands	r3, r2
 80005bc:	009b      	lsls	r3, r3, #2
 80005be:	220f      	movs	r2, #15
 80005c0:	409a      	lsls	r2, r3
 80005c2:	0013      	movs	r3, r2
 80005c4:	43da      	mvns	r2, r3
 80005c6:	693b      	ldr	r3, [r7, #16]
 80005c8:	4013      	ands	r3, r2
 80005ca:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80005cc:	687a      	ldr	r2, [r7, #4]
 80005ce:	2390      	movs	r3, #144	; 0x90
 80005d0:	05db      	lsls	r3, r3, #23
 80005d2:	429a      	cmp	r2, r3
 80005d4:	d019      	beq.n	800060a <HAL_GPIO_Init+0x1f6>
 80005d6:	687b      	ldr	r3, [r7, #4]
 80005d8:	4a47      	ldr	r2, [pc, #284]	; (80006f8 <HAL_GPIO_Init+0x2e4>)
 80005da:	4293      	cmp	r3, r2
 80005dc:	d013      	beq.n	8000606 <HAL_GPIO_Init+0x1f2>
 80005de:	687b      	ldr	r3, [r7, #4]
 80005e0:	4a46      	ldr	r2, [pc, #280]	; (80006fc <HAL_GPIO_Init+0x2e8>)
 80005e2:	4293      	cmp	r3, r2
 80005e4:	d00d      	beq.n	8000602 <HAL_GPIO_Init+0x1ee>
 80005e6:	687b      	ldr	r3, [r7, #4]
 80005e8:	4a45      	ldr	r2, [pc, #276]	; (8000700 <HAL_GPIO_Init+0x2ec>)
 80005ea:	4293      	cmp	r3, r2
 80005ec:	d007      	beq.n	80005fe <HAL_GPIO_Init+0x1ea>
 80005ee:	687b      	ldr	r3, [r7, #4]
 80005f0:	4a44      	ldr	r2, [pc, #272]	; (8000704 <HAL_GPIO_Init+0x2f0>)
 80005f2:	4293      	cmp	r3, r2
 80005f4:	d101      	bne.n	80005fa <HAL_GPIO_Init+0x1e6>
 80005f6:	2304      	movs	r3, #4
 80005f8:	e008      	b.n	800060c <HAL_GPIO_Init+0x1f8>
 80005fa:	2305      	movs	r3, #5
 80005fc:	e006      	b.n	800060c <HAL_GPIO_Init+0x1f8>
 80005fe:	2303      	movs	r3, #3
 8000600:	e004      	b.n	800060c <HAL_GPIO_Init+0x1f8>
 8000602:	2302      	movs	r3, #2
 8000604:	e002      	b.n	800060c <HAL_GPIO_Init+0x1f8>
 8000606:	2301      	movs	r3, #1
 8000608:	e000      	b.n	800060c <HAL_GPIO_Init+0x1f8>
 800060a:	2300      	movs	r3, #0
 800060c:	697a      	ldr	r2, [r7, #20]
 800060e:	2103      	movs	r1, #3
 8000610:	400a      	ands	r2, r1
 8000612:	0092      	lsls	r2, r2, #2
 8000614:	4093      	lsls	r3, r2
 8000616:	693a      	ldr	r2, [r7, #16]
 8000618:	4313      	orrs	r3, r2
 800061a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 800061c:	4935      	ldr	r1, [pc, #212]	; (80006f4 <HAL_GPIO_Init+0x2e0>)
 800061e:	697b      	ldr	r3, [r7, #20]
 8000620:	089b      	lsrs	r3, r3, #2
 8000622:	3302      	adds	r3, #2
 8000624:	009b      	lsls	r3, r3, #2
 8000626:	693a      	ldr	r2, [r7, #16]
 8000628:	505a      	str	r2, [r3, r1]
                  
        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800062a:	4b37      	ldr	r3, [pc, #220]	; (8000708 <HAL_GPIO_Init+0x2f4>)
 800062c:	681b      	ldr	r3, [r3, #0]
 800062e:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8000630:	68fb      	ldr	r3, [r7, #12]
 8000632:	43da      	mvns	r2, r3
 8000634:	693b      	ldr	r3, [r7, #16]
 8000636:	4013      	ands	r3, r2
 8000638:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800063a:	683b      	ldr	r3, [r7, #0]
 800063c:	685a      	ldr	r2, [r3, #4]
 800063e:	2380      	movs	r3, #128	; 0x80
 8000640:	025b      	lsls	r3, r3, #9
 8000642:	4013      	ands	r3, r2
 8000644:	d003      	beq.n	800064e <HAL_GPIO_Init+0x23a>
        {
          SET_BIT(temp, iocurrent); 
 8000646:	693a      	ldr	r2, [r7, #16]
 8000648:	68fb      	ldr	r3, [r7, #12]
 800064a:	4313      	orrs	r3, r2
 800064c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800064e:	4b2e      	ldr	r3, [pc, #184]	; (8000708 <HAL_GPIO_Init+0x2f4>)
 8000650:	693a      	ldr	r2, [r7, #16]
 8000652:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8000654:	4b2c      	ldr	r3, [pc, #176]	; (8000708 <HAL_GPIO_Init+0x2f4>)
 8000656:	685b      	ldr	r3, [r3, #4]
 8000658:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);      
 800065a:	68fb      	ldr	r3, [r7, #12]
 800065c:	43da      	mvns	r2, r3
 800065e:	693b      	ldr	r3, [r7, #16]
 8000660:	4013      	ands	r3, r2
 8000662:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000664:	683b      	ldr	r3, [r7, #0]
 8000666:	685a      	ldr	r2, [r3, #4]
 8000668:	2380      	movs	r3, #128	; 0x80
 800066a:	029b      	lsls	r3, r3, #10
 800066c:	4013      	ands	r3, r2
 800066e:	d003      	beq.n	8000678 <HAL_GPIO_Init+0x264>
        { 
          SET_BIT(temp, iocurrent); 
 8000670:	693a      	ldr	r2, [r7, #16]
 8000672:	68fb      	ldr	r3, [r7, #12]
 8000674:	4313      	orrs	r3, r2
 8000676:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000678:	4b23      	ldr	r3, [pc, #140]	; (8000708 <HAL_GPIO_Init+0x2f4>)
 800067a:	693a      	ldr	r2, [r7, #16]
 800067c:	605a      	str	r2, [r3, #4]
  
        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800067e:	4b22      	ldr	r3, [pc, #136]	; (8000708 <HAL_GPIO_Init+0x2f4>)
 8000680:	689b      	ldr	r3, [r3, #8]
 8000682:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 8000684:	68fb      	ldr	r3, [r7, #12]
 8000686:	43da      	mvns	r2, r3
 8000688:	693b      	ldr	r3, [r7, #16]
 800068a:	4013      	ands	r3, r2
 800068c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800068e:	683b      	ldr	r3, [r7, #0]
 8000690:	685a      	ldr	r2, [r3, #4]
 8000692:	2380      	movs	r3, #128	; 0x80
 8000694:	035b      	lsls	r3, r3, #13
 8000696:	4013      	ands	r3, r2
 8000698:	d003      	beq.n	80006a2 <HAL_GPIO_Init+0x28e>
        {
          SET_BIT(temp, iocurrent); 
 800069a:	693a      	ldr	r2, [r7, #16]
 800069c:	68fb      	ldr	r3, [r7, #12]
 800069e:	4313      	orrs	r3, r2
 80006a0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80006a2:	4b19      	ldr	r3, [pc, #100]	; (8000708 <HAL_GPIO_Init+0x2f4>)
 80006a4:	693a      	ldr	r2, [r7, #16]
 80006a6:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80006a8:	4b17      	ldr	r3, [pc, #92]	; (8000708 <HAL_GPIO_Init+0x2f4>)
 80006aa:	68db      	ldr	r3, [r3, #12]
 80006ac:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 80006ae:	68fb      	ldr	r3, [r7, #12]
 80006b0:	43da      	mvns	r2, r3
 80006b2:	693b      	ldr	r3, [r7, #16]
 80006b4:	4013      	ands	r3, r2
 80006b6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80006b8:	683b      	ldr	r3, [r7, #0]
 80006ba:	685a      	ldr	r2, [r3, #4]
 80006bc:	2380      	movs	r3, #128	; 0x80
 80006be:	039b      	lsls	r3, r3, #14
 80006c0:	4013      	ands	r3, r2
 80006c2:	d003      	beq.n	80006cc <HAL_GPIO_Init+0x2b8>
        {
          SET_BIT(temp, iocurrent); 
 80006c4:	693a      	ldr	r2, [r7, #16]
 80006c6:	68fb      	ldr	r3, [r7, #12]
 80006c8:	4313      	orrs	r3, r2
 80006ca:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80006cc:	4b0e      	ldr	r3, [pc, #56]	; (8000708 <HAL_GPIO_Init+0x2f4>)
 80006ce:	693a      	ldr	r2, [r7, #16]
 80006d0:	60da      	str	r2, [r3, #12]
      }
    }
    
    position++;
 80006d2:	697b      	ldr	r3, [r7, #20]
 80006d4:	3301      	adds	r3, #1
 80006d6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != RESET)
 80006d8:	683b      	ldr	r3, [r7, #0]
 80006da:	681a      	ldr	r2, [r3, #0]
 80006dc:	697b      	ldr	r3, [r7, #20]
 80006de:	40da      	lsrs	r2, r3
 80006e0:	1e13      	subs	r3, r2, #0
 80006e2:	d000      	beq.n	80006e6 <HAL_GPIO_Init+0x2d2>
 80006e4:	e6a2      	b.n	800042c <HAL_GPIO_Init+0x18>
  } 
}
 80006e6:	46c0      	nop			; (mov r8, r8)
 80006e8:	46bd      	mov	sp, r7
 80006ea:	b006      	add	sp, #24
 80006ec:	bd80      	pop	{r7, pc}
 80006ee:	46c0      	nop			; (mov r8, r8)
 80006f0:	40021000 	.word	0x40021000
 80006f4:	40010000 	.word	0x40010000
 80006f8:	48000400 	.word	0x48000400
 80006fc:	48000800 	.word	0x48000800
 8000700:	48000c00 	.word	0x48000c00
 8000704:	48001000 	.word	0x48001000
 8000708:	40010400 	.word	0x40010400

0800070c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800070c:	b580      	push	{r7, lr}
 800070e:	b082      	sub	sp, #8
 8000710:	af00      	add	r7, sp, #0
 8000712:	6078      	str	r0, [r7, #4]
 8000714:	0008      	movs	r0, r1
 8000716:	0011      	movs	r1, r2
 8000718:	1cbb      	adds	r3, r7, #2
 800071a:	1c02      	adds	r2, r0, #0
 800071c:	801a      	strh	r2, [r3, #0]
 800071e:	1c7b      	adds	r3, r7, #1
 8000720:	1c0a      	adds	r2, r1, #0
 8000722:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000724:	1c7b      	adds	r3, r7, #1
 8000726:	781b      	ldrb	r3, [r3, #0]
 8000728:	2b00      	cmp	r3, #0
 800072a:	d004      	beq.n	8000736 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800072c:	1cbb      	adds	r3, r7, #2
 800072e:	881a      	ldrh	r2, [r3, #0]
 8000730:	687b      	ldr	r3, [r7, #4]
 8000732:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000734:	e003      	b.n	800073e <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000736:	1cbb      	adds	r3, r7, #2
 8000738:	881a      	ldrh	r2, [r3, #0]
 800073a:	687b      	ldr	r3, [r7, #4]
 800073c:	629a      	str	r2, [r3, #40]	; 0x28
}
 800073e:	46c0      	nop			; (mov r8, r8)
 8000740:	46bd      	mov	sp, r7
 8000742:	b002      	add	sp, #8
 8000744:	bd80      	pop	{r7, pc}
	...

08000748 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000748:	b580      	push	{r7, lr}
 800074a:	b086      	sub	sp, #24
 800074c:	af00      	add	r7, sp, #0
 800074e:	6078      	str	r0, [r7, #4]
   uint32_t tickstart = 0U;
 8000750:	2300      	movs	r3, #0
 8000752:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000754:	687b      	ldr	r3, [r7, #4]
 8000756:	681b      	ldr	r3, [r3, #0]
 8000758:	2201      	movs	r2, #1
 800075a:	4013      	ands	r3, r2
 800075c:	d100      	bne.n	8000760 <HAL_RCC_OscConfig+0x18>
 800075e:	e08d      	b.n	800087c <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000760:	4bc5      	ldr	r3, [pc, #788]	; (8000a78 <HAL_RCC_OscConfig+0x330>)
 8000762:	685b      	ldr	r3, [r3, #4]
 8000764:	220c      	movs	r2, #12
 8000766:	4013      	ands	r3, r2
 8000768:	2b04      	cmp	r3, #4
 800076a:	d00e      	beq.n	800078a <HAL_RCC_OscConfig+0x42>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800076c:	4bc2      	ldr	r3, [pc, #776]	; (8000a78 <HAL_RCC_OscConfig+0x330>)
 800076e:	685b      	ldr	r3, [r3, #4]
 8000770:	220c      	movs	r2, #12
 8000772:	4013      	ands	r3, r2
 8000774:	2b08      	cmp	r3, #8
 8000776:	d116      	bne.n	80007a6 <HAL_RCC_OscConfig+0x5e>
 8000778:	4bbf      	ldr	r3, [pc, #764]	; (8000a78 <HAL_RCC_OscConfig+0x330>)
 800077a:	685a      	ldr	r2, [r3, #4]
 800077c:	23c0      	movs	r3, #192	; 0xc0
 800077e:	025b      	lsls	r3, r3, #9
 8000780:	401a      	ands	r2, r3
 8000782:	2380      	movs	r3, #128	; 0x80
 8000784:	025b      	lsls	r3, r3, #9
 8000786:	429a      	cmp	r2, r3
 8000788:	d10d      	bne.n	80007a6 <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800078a:	4bbb      	ldr	r3, [pc, #748]	; (8000a78 <HAL_RCC_OscConfig+0x330>)
 800078c:	681a      	ldr	r2, [r3, #0]
 800078e:	2380      	movs	r3, #128	; 0x80
 8000790:	029b      	lsls	r3, r3, #10
 8000792:	4013      	ands	r3, r2
 8000794:	d100      	bne.n	8000798 <HAL_RCC_OscConfig+0x50>
 8000796:	e070      	b.n	800087a <HAL_RCC_OscConfig+0x132>
 8000798:	687b      	ldr	r3, [r7, #4]
 800079a:	685b      	ldr	r3, [r3, #4]
 800079c:	2b00      	cmp	r3, #0
 800079e:	d000      	beq.n	80007a2 <HAL_RCC_OscConfig+0x5a>
 80007a0:	e06b      	b.n	800087a <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 80007a2:	2301      	movs	r3, #1
 80007a4:	e329      	b.n	8000dfa <HAL_RCC_OscConfig+0x6b2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80007a6:	687b      	ldr	r3, [r7, #4]
 80007a8:	685b      	ldr	r3, [r3, #4]
 80007aa:	2b01      	cmp	r3, #1
 80007ac:	d107      	bne.n	80007be <HAL_RCC_OscConfig+0x76>
 80007ae:	4bb2      	ldr	r3, [pc, #712]	; (8000a78 <HAL_RCC_OscConfig+0x330>)
 80007b0:	681a      	ldr	r2, [r3, #0]
 80007b2:	4bb1      	ldr	r3, [pc, #708]	; (8000a78 <HAL_RCC_OscConfig+0x330>)
 80007b4:	2180      	movs	r1, #128	; 0x80
 80007b6:	0249      	lsls	r1, r1, #9
 80007b8:	430a      	orrs	r2, r1
 80007ba:	601a      	str	r2, [r3, #0]
 80007bc:	e02f      	b.n	800081e <HAL_RCC_OscConfig+0xd6>
 80007be:	687b      	ldr	r3, [r7, #4]
 80007c0:	685b      	ldr	r3, [r3, #4]
 80007c2:	2b00      	cmp	r3, #0
 80007c4:	d10c      	bne.n	80007e0 <HAL_RCC_OscConfig+0x98>
 80007c6:	4bac      	ldr	r3, [pc, #688]	; (8000a78 <HAL_RCC_OscConfig+0x330>)
 80007c8:	681a      	ldr	r2, [r3, #0]
 80007ca:	4bab      	ldr	r3, [pc, #684]	; (8000a78 <HAL_RCC_OscConfig+0x330>)
 80007cc:	49ab      	ldr	r1, [pc, #684]	; (8000a7c <HAL_RCC_OscConfig+0x334>)
 80007ce:	400a      	ands	r2, r1
 80007d0:	601a      	str	r2, [r3, #0]
 80007d2:	4ba9      	ldr	r3, [pc, #676]	; (8000a78 <HAL_RCC_OscConfig+0x330>)
 80007d4:	681a      	ldr	r2, [r3, #0]
 80007d6:	4ba8      	ldr	r3, [pc, #672]	; (8000a78 <HAL_RCC_OscConfig+0x330>)
 80007d8:	49a9      	ldr	r1, [pc, #676]	; (8000a80 <HAL_RCC_OscConfig+0x338>)
 80007da:	400a      	ands	r2, r1
 80007dc:	601a      	str	r2, [r3, #0]
 80007de:	e01e      	b.n	800081e <HAL_RCC_OscConfig+0xd6>
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	685b      	ldr	r3, [r3, #4]
 80007e4:	2b05      	cmp	r3, #5
 80007e6:	d10e      	bne.n	8000806 <HAL_RCC_OscConfig+0xbe>
 80007e8:	4ba3      	ldr	r3, [pc, #652]	; (8000a78 <HAL_RCC_OscConfig+0x330>)
 80007ea:	681a      	ldr	r2, [r3, #0]
 80007ec:	4ba2      	ldr	r3, [pc, #648]	; (8000a78 <HAL_RCC_OscConfig+0x330>)
 80007ee:	2180      	movs	r1, #128	; 0x80
 80007f0:	02c9      	lsls	r1, r1, #11
 80007f2:	430a      	orrs	r2, r1
 80007f4:	601a      	str	r2, [r3, #0]
 80007f6:	4ba0      	ldr	r3, [pc, #640]	; (8000a78 <HAL_RCC_OscConfig+0x330>)
 80007f8:	681a      	ldr	r2, [r3, #0]
 80007fa:	4b9f      	ldr	r3, [pc, #636]	; (8000a78 <HAL_RCC_OscConfig+0x330>)
 80007fc:	2180      	movs	r1, #128	; 0x80
 80007fe:	0249      	lsls	r1, r1, #9
 8000800:	430a      	orrs	r2, r1
 8000802:	601a      	str	r2, [r3, #0]
 8000804:	e00b      	b.n	800081e <HAL_RCC_OscConfig+0xd6>
 8000806:	4b9c      	ldr	r3, [pc, #624]	; (8000a78 <HAL_RCC_OscConfig+0x330>)
 8000808:	681a      	ldr	r2, [r3, #0]
 800080a:	4b9b      	ldr	r3, [pc, #620]	; (8000a78 <HAL_RCC_OscConfig+0x330>)
 800080c:	499b      	ldr	r1, [pc, #620]	; (8000a7c <HAL_RCC_OscConfig+0x334>)
 800080e:	400a      	ands	r2, r1
 8000810:	601a      	str	r2, [r3, #0]
 8000812:	4b99      	ldr	r3, [pc, #612]	; (8000a78 <HAL_RCC_OscConfig+0x330>)
 8000814:	681a      	ldr	r2, [r3, #0]
 8000816:	4b98      	ldr	r3, [pc, #608]	; (8000a78 <HAL_RCC_OscConfig+0x330>)
 8000818:	4999      	ldr	r1, [pc, #612]	; (8000a80 <HAL_RCC_OscConfig+0x338>)
 800081a:	400a      	ands	r2, r1
 800081c:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800081e:	687b      	ldr	r3, [r7, #4]
 8000820:	685b      	ldr	r3, [r3, #4]
 8000822:	2b00      	cmp	r3, #0
 8000824:	d014      	beq.n	8000850 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000826:	f7ff fd37 	bl	8000298 <HAL_GetTick>
 800082a:	0003      	movs	r3, r0
 800082c:	613b      	str	r3, [r7, #16]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800082e:	e008      	b.n	8000842 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000830:	f7ff fd32 	bl	8000298 <HAL_GetTick>
 8000834:	0002      	movs	r2, r0
 8000836:	693b      	ldr	r3, [r7, #16]
 8000838:	1ad3      	subs	r3, r2, r3
 800083a:	2b64      	cmp	r3, #100	; 0x64
 800083c:	d901      	bls.n	8000842 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800083e:	2303      	movs	r3, #3
 8000840:	e2db      	b.n	8000dfa <HAL_RCC_OscConfig+0x6b2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000842:	4b8d      	ldr	r3, [pc, #564]	; (8000a78 <HAL_RCC_OscConfig+0x330>)
 8000844:	681a      	ldr	r2, [r3, #0]
 8000846:	2380      	movs	r3, #128	; 0x80
 8000848:	029b      	lsls	r3, r3, #10
 800084a:	4013      	ands	r3, r2
 800084c:	d0f0      	beq.n	8000830 <HAL_RCC_OscConfig+0xe8>
 800084e:	e015      	b.n	800087c <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000850:	f7ff fd22 	bl	8000298 <HAL_GetTick>
 8000854:	0003      	movs	r3, r0
 8000856:	613b      	str	r3, [r7, #16]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000858:	e008      	b.n	800086c <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800085a:	f7ff fd1d 	bl	8000298 <HAL_GetTick>
 800085e:	0002      	movs	r2, r0
 8000860:	693b      	ldr	r3, [r7, #16]
 8000862:	1ad3      	subs	r3, r2, r3
 8000864:	2b64      	cmp	r3, #100	; 0x64
 8000866:	d901      	bls.n	800086c <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 8000868:	2303      	movs	r3, #3
 800086a:	e2c6      	b.n	8000dfa <HAL_RCC_OscConfig+0x6b2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800086c:	4b82      	ldr	r3, [pc, #520]	; (8000a78 <HAL_RCC_OscConfig+0x330>)
 800086e:	681a      	ldr	r2, [r3, #0]
 8000870:	2380      	movs	r3, #128	; 0x80
 8000872:	029b      	lsls	r3, r3, #10
 8000874:	4013      	ands	r3, r2
 8000876:	d1f0      	bne.n	800085a <HAL_RCC_OscConfig+0x112>
 8000878:	e000      	b.n	800087c <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800087a:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800087c:	687b      	ldr	r3, [r7, #4]
 800087e:	681b      	ldr	r3, [r3, #0]
 8000880:	2202      	movs	r2, #2
 8000882:	4013      	ands	r3, r2
 8000884:	d100      	bne.n	8000888 <HAL_RCC_OscConfig+0x140>
 8000886:	e06c      	b.n	8000962 <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000888:	4b7b      	ldr	r3, [pc, #492]	; (8000a78 <HAL_RCC_OscConfig+0x330>)
 800088a:	685b      	ldr	r3, [r3, #4]
 800088c:	220c      	movs	r2, #12
 800088e:	4013      	ands	r3, r2
 8000890:	d00e      	beq.n	80008b0 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000892:	4b79      	ldr	r3, [pc, #484]	; (8000a78 <HAL_RCC_OscConfig+0x330>)
 8000894:	685b      	ldr	r3, [r3, #4]
 8000896:	220c      	movs	r2, #12
 8000898:	4013      	ands	r3, r2
 800089a:	2b08      	cmp	r3, #8
 800089c:	d11f      	bne.n	80008de <HAL_RCC_OscConfig+0x196>
 800089e:	4b76      	ldr	r3, [pc, #472]	; (8000a78 <HAL_RCC_OscConfig+0x330>)
 80008a0:	685a      	ldr	r2, [r3, #4]
 80008a2:	23c0      	movs	r3, #192	; 0xc0
 80008a4:	025b      	lsls	r3, r3, #9
 80008a6:	401a      	ands	r2, r3
 80008a8:	2380      	movs	r3, #128	; 0x80
 80008aa:	021b      	lsls	r3, r3, #8
 80008ac:	429a      	cmp	r2, r3
 80008ae:	d116      	bne.n	80008de <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80008b0:	4b71      	ldr	r3, [pc, #452]	; (8000a78 <HAL_RCC_OscConfig+0x330>)
 80008b2:	681b      	ldr	r3, [r3, #0]
 80008b4:	2202      	movs	r2, #2
 80008b6:	4013      	ands	r3, r2
 80008b8:	d005      	beq.n	80008c6 <HAL_RCC_OscConfig+0x17e>
 80008ba:	687b      	ldr	r3, [r7, #4]
 80008bc:	68db      	ldr	r3, [r3, #12]
 80008be:	2b01      	cmp	r3, #1
 80008c0:	d001      	beq.n	80008c6 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80008c2:	2301      	movs	r3, #1
 80008c4:	e299      	b.n	8000dfa <HAL_RCC_OscConfig+0x6b2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80008c6:	4b6c      	ldr	r3, [pc, #432]	; (8000a78 <HAL_RCC_OscConfig+0x330>)
 80008c8:	681b      	ldr	r3, [r3, #0]
 80008ca:	22f8      	movs	r2, #248	; 0xf8
 80008cc:	4393      	bics	r3, r2
 80008ce:	0019      	movs	r1, r3
 80008d0:	687b      	ldr	r3, [r7, #4]
 80008d2:	691b      	ldr	r3, [r3, #16]
 80008d4:	00da      	lsls	r2, r3, #3
 80008d6:	4b68      	ldr	r3, [pc, #416]	; (8000a78 <HAL_RCC_OscConfig+0x330>)
 80008d8:	430a      	orrs	r2, r1
 80008da:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80008dc:	e041      	b.n	8000962 <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80008de:	687b      	ldr	r3, [r7, #4]
 80008e0:	68db      	ldr	r3, [r3, #12]
 80008e2:	2b00      	cmp	r3, #0
 80008e4:	d024      	beq.n	8000930 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80008e6:	4b64      	ldr	r3, [pc, #400]	; (8000a78 <HAL_RCC_OscConfig+0x330>)
 80008e8:	681a      	ldr	r2, [r3, #0]
 80008ea:	4b63      	ldr	r3, [pc, #396]	; (8000a78 <HAL_RCC_OscConfig+0x330>)
 80008ec:	2101      	movs	r1, #1
 80008ee:	430a      	orrs	r2, r1
 80008f0:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80008f2:	f7ff fcd1 	bl	8000298 <HAL_GetTick>
 80008f6:	0003      	movs	r3, r0
 80008f8:	613b      	str	r3, [r7, #16]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80008fa:	e008      	b.n	800090e <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80008fc:	f7ff fccc 	bl	8000298 <HAL_GetTick>
 8000900:	0002      	movs	r2, r0
 8000902:	693b      	ldr	r3, [r7, #16]
 8000904:	1ad3      	subs	r3, r2, r3
 8000906:	2b02      	cmp	r3, #2
 8000908:	d901      	bls.n	800090e <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 800090a:	2303      	movs	r3, #3
 800090c:	e275      	b.n	8000dfa <HAL_RCC_OscConfig+0x6b2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800090e:	4b5a      	ldr	r3, [pc, #360]	; (8000a78 <HAL_RCC_OscConfig+0x330>)
 8000910:	681b      	ldr	r3, [r3, #0]
 8000912:	2202      	movs	r2, #2
 8000914:	4013      	ands	r3, r2
 8000916:	d0f1      	beq.n	80008fc <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000918:	4b57      	ldr	r3, [pc, #348]	; (8000a78 <HAL_RCC_OscConfig+0x330>)
 800091a:	681b      	ldr	r3, [r3, #0]
 800091c:	22f8      	movs	r2, #248	; 0xf8
 800091e:	4393      	bics	r3, r2
 8000920:	0019      	movs	r1, r3
 8000922:	687b      	ldr	r3, [r7, #4]
 8000924:	691b      	ldr	r3, [r3, #16]
 8000926:	00da      	lsls	r2, r3, #3
 8000928:	4b53      	ldr	r3, [pc, #332]	; (8000a78 <HAL_RCC_OscConfig+0x330>)
 800092a:	430a      	orrs	r2, r1
 800092c:	601a      	str	r2, [r3, #0]
 800092e:	e018      	b.n	8000962 <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000930:	4b51      	ldr	r3, [pc, #324]	; (8000a78 <HAL_RCC_OscConfig+0x330>)
 8000932:	681a      	ldr	r2, [r3, #0]
 8000934:	4b50      	ldr	r3, [pc, #320]	; (8000a78 <HAL_RCC_OscConfig+0x330>)
 8000936:	2101      	movs	r1, #1
 8000938:	438a      	bics	r2, r1
 800093a:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800093c:	f7ff fcac 	bl	8000298 <HAL_GetTick>
 8000940:	0003      	movs	r3, r0
 8000942:	613b      	str	r3, [r7, #16]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000944:	e008      	b.n	8000958 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000946:	f7ff fca7 	bl	8000298 <HAL_GetTick>
 800094a:	0002      	movs	r2, r0
 800094c:	693b      	ldr	r3, [r7, #16]
 800094e:	1ad3      	subs	r3, r2, r3
 8000950:	2b02      	cmp	r3, #2
 8000952:	d901      	bls.n	8000958 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8000954:	2303      	movs	r3, #3
 8000956:	e250      	b.n	8000dfa <HAL_RCC_OscConfig+0x6b2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000958:	4b47      	ldr	r3, [pc, #284]	; (8000a78 <HAL_RCC_OscConfig+0x330>)
 800095a:	681b      	ldr	r3, [r3, #0]
 800095c:	2202      	movs	r2, #2
 800095e:	4013      	ands	r3, r2
 8000960:	d1f1      	bne.n	8000946 <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000962:	687b      	ldr	r3, [r7, #4]
 8000964:	681b      	ldr	r3, [r3, #0]
 8000966:	2208      	movs	r2, #8
 8000968:	4013      	ands	r3, r2
 800096a:	d036      	beq.n	80009da <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	69db      	ldr	r3, [r3, #28]
 8000970:	2b00      	cmp	r3, #0
 8000972:	d019      	beq.n	80009a8 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000974:	4b40      	ldr	r3, [pc, #256]	; (8000a78 <HAL_RCC_OscConfig+0x330>)
 8000976:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000978:	4b3f      	ldr	r3, [pc, #252]	; (8000a78 <HAL_RCC_OscConfig+0x330>)
 800097a:	2101      	movs	r1, #1
 800097c:	430a      	orrs	r2, r1
 800097e:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000980:	f7ff fc8a 	bl	8000298 <HAL_GetTick>
 8000984:	0003      	movs	r3, r0
 8000986:	613b      	str	r3, [r7, #16]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000988:	e008      	b.n	800099c <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800098a:	f7ff fc85 	bl	8000298 <HAL_GetTick>
 800098e:	0002      	movs	r2, r0
 8000990:	693b      	ldr	r3, [r7, #16]
 8000992:	1ad3      	subs	r3, r2, r3
 8000994:	2b02      	cmp	r3, #2
 8000996:	d901      	bls.n	800099c <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8000998:	2303      	movs	r3, #3
 800099a:	e22e      	b.n	8000dfa <HAL_RCC_OscConfig+0x6b2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800099c:	4b36      	ldr	r3, [pc, #216]	; (8000a78 <HAL_RCC_OscConfig+0x330>)
 800099e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80009a0:	2202      	movs	r2, #2
 80009a2:	4013      	ands	r3, r2
 80009a4:	d0f1      	beq.n	800098a <HAL_RCC_OscConfig+0x242>
 80009a6:	e018      	b.n	80009da <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80009a8:	4b33      	ldr	r3, [pc, #204]	; (8000a78 <HAL_RCC_OscConfig+0x330>)
 80009aa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80009ac:	4b32      	ldr	r3, [pc, #200]	; (8000a78 <HAL_RCC_OscConfig+0x330>)
 80009ae:	2101      	movs	r1, #1
 80009b0:	438a      	bics	r2, r1
 80009b2:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80009b4:	f7ff fc70 	bl	8000298 <HAL_GetTick>
 80009b8:	0003      	movs	r3, r0
 80009ba:	613b      	str	r3, [r7, #16]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80009bc:	e008      	b.n	80009d0 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80009be:	f7ff fc6b 	bl	8000298 <HAL_GetTick>
 80009c2:	0002      	movs	r2, r0
 80009c4:	693b      	ldr	r3, [r7, #16]
 80009c6:	1ad3      	subs	r3, r2, r3
 80009c8:	2b02      	cmp	r3, #2
 80009ca:	d901      	bls.n	80009d0 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 80009cc:	2303      	movs	r3, #3
 80009ce:	e214      	b.n	8000dfa <HAL_RCC_OscConfig+0x6b2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80009d0:	4b29      	ldr	r3, [pc, #164]	; (8000a78 <HAL_RCC_OscConfig+0x330>)
 80009d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80009d4:	2202      	movs	r2, #2
 80009d6:	4013      	ands	r3, r2
 80009d8:	d1f1      	bne.n	80009be <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80009da:	687b      	ldr	r3, [r7, #4]
 80009dc:	681b      	ldr	r3, [r3, #0]
 80009de:	2204      	movs	r2, #4
 80009e0:	4013      	ands	r3, r2
 80009e2:	d100      	bne.n	80009e6 <HAL_RCC_OscConfig+0x29e>
 80009e4:	e0b6      	b.n	8000b54 <HAL_RCC_OscConfig+0x40c>
  {
    FlagStatus       pwrclkchanged = RESET;
 80009e6:	2317      	movs	r3, #23
 80009e8:	18fb      	adds	r3, r7, r3
 80009ea:	2200      	movs	r2, #0
 80009ec:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80009ee:	4b22      	ldr	r3, [pc, #136]	; (8000a78 <HAL_RCC_OscConfig+0x330>)
 80009f0:	69da      	ldr	r2, [r3, #28]
 80009f2:	2380      	movs	r3, #128	; 0x80
 80009f4:	055b      	lsls	r3, r3, #21
 80009f6:	4013      	ands	r3, r2
 80009f8:	d111      	bne.n	8000a1e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80009fa:	4b1f      	ldr	r3, [pc, #124]	; (8000a78 <HAL_RCC_OscConfig+0x330>)
 80009fc:	69da      	ldr	r2, [r3, #28]
 80009fe:	4b1e      	ldr	r3, [pc, #120]	; (8000a78 <HAL_RCC_OscConfig+0x330>)
 8000a00:	2180      	movs	r1, #128	; 0x80
 8000a02:	0549      	lsls	r1, r1, #21
 8000a04:	430a      	orrs	r2, r1
 8000a06:	61da      	str	r2, [r3, #28]
 8000a08:	4b1b      	ldr	r3, [pc, #108]	; (8000a78 <HAL_RCC_OscConfig+0x330>)
 8000a0a:	69da      	ldr	r2, [r3, #28]
 8000a0c:	2380      	movs	r3, #128	; 0x80
 8000a0e:	055b      	lsls	r3, r3, #21
 8000a10:	4013      	ands	r3, r2
 8000a12:	60fb      	str	r3, [r7, #12]
 8000a14:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8000a16:	2317      	movs	r3, #23
 8000a18:	18fb      	adds	r3, r7, r3
 8000a1a:	2201      	movs	r2, #1
 8000a1c:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000a1e:	4b19      	ldr	r3, [pc, #100]	; (8000a84 <HAL_RCC_OscConfig+0x33c>)
 8000a20:	681a      	ldr	r2, [r3, #0]
 8000a22:	2380      	movs	r3, #128	; 0x80
 8000a24:	005b      	lsls	r3, r3, #1
 8000a26:	4013      	ands	r3, r2
 8000a28:	d11a      	bne.n	8000a60 <HAL_RCC_OscConfig+0x318>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000a2a:	4b16      	ldr	r3, [pc, #88]	; (8000a84 <HAL_RCC_OscConfig+0x33c>)
 8000a2c:	681a      	ldr	r2, [r3, #0]
 8000a2e:	4b15      	ldr	r3, [pc, #84]	; (8000a84 <HAL_RCC_OscConfig+0x33c>)
 8000a30:	2180      	movs	r1, #128	; 0x80
 8000a32:	0049      	lsls	r1, r1, #1
 8000a34:	430a      	orrs	r2, r1
 8000a36:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000a38:	f7ff fc2e 	bl	8000298 <HAL_GetTick>
 8000a3c:	0003      	movs	r3, r0
 8000a3e:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000a40:	e008      	b.n	8000a54 <HAL_RCC_OscConfig+0x30c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000a42:	f7ff fc29 	bl	8000298 <HAL_GetTick>
 8000a46:	0002      	movs	r2, r0
 8000a48:	693b      	ldr	r3, [r7, #16]
 8000a4a:	1ad3      	subs	r3, r2, r3
 8000a4c:	2b64      	cmp	r3, #100	; 0x64
 8000a4e:	d901      	bls.n	8000a54 <HAL_RCC_OscConfig+0x30c>
        {
          return HAL_TIMEOUT;
 8000a50:	2303      	movs	r3, #3
 8000a52:	e1d2      	b.n	8000dfa <HAL_RCC_OscConfig+0x6b2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000a54:	4b0b      	ldr	r3, [pc, #44]	; (8000a84 <HAL_RCC_OscConfig+0x33c>)
 8000a56:	681a      	ldr	r2, [r3, #0]
 8000a58:	2380      	movs	r3, #128	; 0x80
 8000a5a:	005b      	lsls	r3, r3, #1
 8000a5c:	4013      	ands	r3, r2
 8000a5e:	d0f0      	beq.n	8000a42 <HAL_RCC_OscConfig+0x2fa>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000a60:	687b      	ldr	r3, [r7, #4]
 8000a62:	689b      	ldr	r3, [r3, #8]
 8000a64:	2b01      	cmp	r3, #1
 8000a66:	d10f      	bne.n	8000a88 <HAL_RCC_OscConfig+0x340>
 8000a68:	4b03      	ldr	r3, [pc, #12]	; (8000a78 <HAL_RCC_OscConfig+0x330>)
 8000a6a:	6a1a      	ldr	r2, [r3, #32]
 8000a6c:	4b02      	ldr	r3, [pc, #8]	; (8000a78 <HAL_RCC_OscConfig+0x330>)
 8000a6e:	2101      	movs	r1, #1
 8000a70:	430a      	orrs	r2, r1
 8000a72:	621a      	str	r2, [r3, #32]
 8000a74:	e036      	b.n	8000ae4 <HAL_RCC_OscConfig+0x39c>
 8000a76:	46c0      	nop			; (mov r8, r8)
 8000a78:	40021000 	.word	0x40021000
 8000a7c:	fffeffff 	.word	0xfffeffff
 8000a80:	fffbffff 	.word	0xfffbffff
 8000a84:	40007000 	.word	0x40007000
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	689b      	ldr	r3, [r3, #8]
 8000a8c:	2b00      	cmp	r3, #0
 8000a8e:	d10c      	bne.n	8000aaa <HAL_RCC_OscConfig+0x362>
 8000a90:	4bca      	ldr	r3, [pc, #808]	; (8000dbc <HAL_RCC_OscConfig+0x674>)
 8000a92:	6a1a      	ldr	r2, [r3, #32]
 8000a94:	4bc9      	ldr	r3, [pc, #804]	; (8000dbc <HAL_RCC_OscConfig+0x674>)
 8000a96:	2101      	movs	r1, #1
 8000a98:	438a      	bics	r2, r1
 8000a9a:	621a      	str	r2, [r3, #32]
 8000a9c:	4bc7      	ldr	r3, [pc, #796]	; (8000dbc <HAL_RCC_OscConfig+0x674>)
 8000a9e:	6a1a      	ldr	r2, [r3, #32]
 8000aa0:	4bc6      	ldr	r3, [pc, #792]	; (8000dbc <HAL_RCC_OscConfig+0x674>)
 8000aa2:	2104      	movs	r1, #4
 8000aa4:	438a      	bics	r2, r1
 8000aa6:	621a      	str	r2, [r3, #32]
 8000aa8:	e01c      	b.n	8000ae4 <HAL_RCC_OscConfig+0x39c>
 8000aaa:	687b      	ldr	r3, [r7, #4]
 8000aac:	689b      	ldr	r3, [r3, #8]
 8000aae:	2b05      	cmp	r3, #5
 8000ab0:	d10c      	bne.n	8000acc <HAL_RCC_OscConfig+0x384>
 8000ab2:	4bc2      	ldr	r3, [pc, #776]	; (8000dbc <HAL_RCC_OscConfig+0x674>)
 8000ab4:	6a1a      	ldr	r2, [r3, #32]
 8000ab6:	4bc1      	ldr	r3, [pc, #772]	; (8000dbc <HAL_RCC_OscConfig+0x674>)
 8000ab8:	2104      	movs	r1, #4
 8000aba:	430a      	orrs	r2, r1
 8000abc:	621a      	str	r2, [r3, #32]
 8000abe:	4bbf      	ldr	r3, [pc, #764]	; (8000dbc <HAL_RCC_OscConfig+0x674>)
 8000ac0:	6a1a      	ldr	r2, [r3, #32]
 8000ac2:	4bbe      	ldr	r3, [pc, #760]	; (8000dbc <HAL_RCC_OscConfig+0x674>)
 8000ac4:	2101      	movs	r1, #1
 8000ac6:	430a      	orrs	r2, r1
 8000ac8:	621a      	str	r2, [r3, #32]
 8000aca:	e00b      	b.n	8000ae4 <HAL_RCC_OscConfig+0x39c>
 8000acc:	4bbb      	ldr	r3, [pc, #748]	; (8000dbc <HAL_RCC_OscConfig+0x674>)
 8000ace:	6a1a      	ldr	r2, [r3, #32]
 8000ad0:	4bba      	ldr	r3, [pc, #744]	; (8000dbc <HAL_RCC_OscConfig+0x674>)
 8000ad2:	2101      	movs	r1, #1
 8000ad4:	438a      	bics	r2, r1
 8000ad6:	621a      	str	r2, [r3, #32]
 8000ad8:	4bb8      	ldr	r3, [pc, #736]	; (8000dbc <HAL_RCC_OscConfig+0x674>)
 8000ada:	6a1a      	ldr	r2, [r3, #32]
 8000adc:	4bb7      	ldr	r3, [pc, #732]	; (8000dbc <HAL_RCC_OscConfig+0x674>)
 8000ade:	2104      	movs	r1, #4
 8000ae0:	438a      	bics	r2, r1
 8000ae2:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	689b      	ldr	r3, [r3, #8]
 8000ae8:	2b00      	cmp	r3, #0
 8000aea:	d014      	beq.n	8000b16 <HAL_RCC_OscConfig+0x3ce>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000aec:	f7ff fbd4 	bl	8000298 <HAL_GetTick>
 8000af0:	0003      	movs	r3, r0
 8000af2:	613b      	str	r3, [r7, #16]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000af4:	e009      	b.n	8000b0a <HAL_RCC_OscConfig+0x3c2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000af6:	f7ff fbcf 	bl	8000298 <HAL_GetTick>
 8000afa:	0002      	movs	r2, r0
 8000afc:	693b      	ldr	r3, [r7, #16]
 8000afe:	1ad3      	subs	r3, r2, r3
 8000b00:	4aaf      	ldr	r2, [pc, #700]	; (8000dc0 <HAL_RCC_OscConfig+0x678>)
 8000b02:	4293      	cmp	r3, r2
 8000b04:	d901      	bls.n	8000b0a <HAL_RCC_OscConfig+0x3c2>
        {
          return HAL_TIMEOUT;
 8000b06:	2303      	movs	r3, #3
 8000b08:	e177      	b.n	8000dfa <HAL_RCC_OscConfig+0x6b2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000b0a:	4bac      	ldr	r3, [pc, #688]	; (8000dbc <HAL_RCC_OscConfig+0x674>)
 8000b0c:	6a1b      	ldr	r3, [r3, #32]
 8000b0e:	2202      	movs	r2, #2
 8000b10:	4013      	ands	r3, r2
 8000b12:	d0f0      	beq.n	8000af6 <HAL_RCC_OscConfig+0x3ae>
 8000b14:	e013      	b.n	8000b3e <HAL_RCC_OscConfig+0x3f6>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000b16:	f7ff fbbf 	bl	8000298 <HAL_GetTick>
 8000b1a:	0003      	movs	r3, r0
 8000b1c:	613b      	str	r3, [r7, #16]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000b1e:	e009      	b.n	8000b34 <HAL_RCC_OscConfig+0x3ec>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000b20:	f7ff fbba 	bl	8000298 <HAL_GetTick>
 8000b24:	0002      	movs	r2, r0
 8000b26:	693b      	ldr	r3, [r7, #16]
 8000b28:	1ad3      	subs	r3, r2, r3
 8000b2a:	4aa5      	ldr	r2, [pc, #660]	; (8000dc0 <HAL_RCC_OscConfig+0x678>)
 8000b2c:	4293      	cmp	r3, r2
 8000b2e:	d901      	bls.n	8000b34 <HAL_RCC_OscConfig+0x3ec>
        {
          return HAL_TIMEOUT;
 8000b30:	2303      	movs	r3, #3
 8000b32:	e162      	b.n	8000dfa <HAL_RCC_OscConfig+0x6b2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000b34:	4ba1      	ldr	r3, [pc, #644]	; (8000dbc <HAL_RCC_OscConfig+0x674>)
 8000b36:	6a1b      	ldr	r3, [r3, #32]
 8000b38:	2202      	movs	r2, #2
 8000b3a:	4013      	ands	r3, r2
 8000b3c:	d1f0      	bne.n	8000b20 <HAL_RCC_OscConfig+0x3d8>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8000b3e:	2317      	movs	r3, #23
 8000b40:	18fb      	adds	r3, r7, r3
 8000b42:	781b      	ldrb	r3, [r3, #0]
 8000b44:	2b01      	cmp	r3, #1
 8000b46:	d105      	bne.n	8000b54 <HAL_RCC_OscConfig+0x40c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000b48:	4b9c      	ldr	r3, [pc, #624]	; (8000dbc <HAL_RCC_OscConfig+0x674>)
 8000b4a:	69da      	ldr	r2, [r3, #28]
 8000b4c:	4b9b      	ldr	r3, [pc, #620]	; (8000dbc <HAL_RCC_OscConfig+0x674>)
 8000b4e:	499d      	ldr	r1, [pc, #628]	; (8000dc4 <HAL_RCC_OscConfig+0x67c>)
 8000b50:	400a      	ands	r2, r1
 8000b52:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	681b      	ldr	r3, [r3, #0]
 8000b58:	2210      	movs	r2, #16
 8000b5a:	4013      	ands	r3, r2
 8000b5c:	d063      	beq.n	8000c26 <HAL_RCC_OscConfig+0x4de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	695b      	ldr	r3, [r3, #20]
 8000b62:	2b01      	cmp	r3, #1
 8000b64:	d12a      	bne.n	8000bbc <HAL_RCC_OscConfig+0x474>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8000b66:	4b95      	ldr	r3, [pc, #596]	; (8000dbc <HAL_RCC_OscConfig+0x674>)
 8000b68:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000b6a:	4b94      	ldr	r3, [pc, #592]	; (8000dbc <HAL_RCC_OscConfig+0x674>)
 8000b6c:	2104      	movs	r1, #4
 8000b6e:	430a      	orrs	r2, r1
 8000b70:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8000b72:	4b92      	ldr	r3, [pc, #584]	; (8000dbc <HAL_RCC_OscConfig+0x674>)
 8000b74:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000b76:	4b91      	ldr	r3, [pc, #580]	; (8000dbc <HAL_RCC_OscConfig+0x674>)
 8000b78:	2101      	movs	r1, #1
 8000b7a:	430a      	orrs	r2, r1
 8000b7c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000b7e:	f7ff fb8b 	bl	8000298 <HAL_GetTick>
 8000b82:	0003      	movs	r3, r0
 8000b84:	613b      	str	r3, [r7, #16]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8000b86:	e008      	b.n	8000b9a <HAL_RCC_OscConfig+0x452>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8000b88:	f7ff fb86 	bl	8000298 <HAL_GetTick>
 8000b8c:	0002      	movs	r2, r0
 8000b8e:	693b      	ldr	r3, [r7, #16]
 8000b90:	1ad3      	subs	r3, r2, r3
 8000b92:	2b02      	cmp	r3, #2
 8000b94:	d901      	bls.n	8000b9a <HAL_RCC_OscConfig+0x452>
        {
          return HAL_TIMEOUT;
 8000b96:	2303      	movs	r3, #3
 8000b98:	e12f      	b.n	8000dfa <HAL_RCC_OscConfig+0x6b2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8000b9a:	4b88      	ldr	r3, [pc, #544]	; (8000dbc <HAL_RCC_OscConfig+0x674>)
 8000b9c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000b9e:	2202      	movs	r2, #2
 8000ba0:	4013      	ands	r3, r2
 8000ba2:	d0f1      	beq.n	8000b88 <HAL_RCC_OscConfig+0x440>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8000ba4:	4b85      	ldr	r3, [pc, #532]	; (8000dbc <HAL_RCC_OscConfig+0x674>)
 8000ba6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000ba8:	22f8      	movs	r2, #248	; 0xf8
 8000baa:	4393      	bics	r3, r2
 8000bac:	0019      	movs	r1, r3
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	699b      	ldr	r3, [r3, #24]
 8000bb2:	00da      	lsls	r2, r3, #3
 8000bb4:	4b81      	ldr	r3, [pc, #516]	; (8000dbc <HAL_RCC_OscConfig+0x674>)
 8000bb6:	430a      	orrs	r2, r1
 8000bb8:	635a      	str	r2, [r3, #52]	; 0x34
 8000bba:	e034      	b.n	8000c26 <HAL_RCC_OscConfig+0x4de>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	695b      	ldr	r3, [r3, #20]
 8000bc0:	3305      	adds	r3, #5
 8000bc2:	d111      	bne.n	8000be8 <HAL_RCC_OscConfig+0x4a0>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8000bc4:	4b7d      	ldr	r3, [pc, #500]	; (8000dbc <HAL_RCC_OscConfig+0x674>)
 8000bc6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000bc8:	4b7c      	ldr	r3, [pc, #496]	; (8000dbc <HAL_RCC_OscConfig+0x674>)
 8000bca:	2104      	movs	r1, #4
 8000bcc:	438a      	bics	r2, r1
 8000bce:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8000bd0:	4b7a      	ldr	r3, [pc, #488]	; (8000dbc <HAL_RCC_OscConfig+0x674>)
 8000bd2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000bd4:	22f8      	movs	r2, #248	; 0xf8
 8000bd6:	4393      	bics	r3, r2
 8000bd8:	0019      	movs	r1, r3
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	699b      	ldr	r3, [r3, #24]
 8000bde:	00da      	lsls	r2, r3, #3
 8000be0:	4b76      	ldr	r3, [pc, #472]	; (8000dbc <HAL_RCC_OscConfig+0x674>)
 8000be2:	430a      	orrs	r2, r1
 8000be4:	635a      	str	r2, [r3, #52]	; 0x34
 8000be6:	e01e      	b.n	8000c26 <HAL_RCC_OscConfig+0x4de>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8000be8:	4b74      	ldr	r3, [pc, #464]	; (8000dbc <HAL_RCC_OscConfig+0x674>)
 8000bea:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000bec:	4b73      	ldr	r3, [pc, #460]	; (8000dbc <HAL_RCC_OscConfig+0x674>)
 8000bee:	2104      	movs	r1, #4
 8000bf0:	430a      	orrs	r2, r1
 8000bf2:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8000bf4:	4b71      	ldr	r3, [pc, #452]	; (8000dbc <HAL_RCC_OscConfig+0x674>)
 8000bf6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000bf8:	4b70      	ldr	r3, [pc, #448]	; (8000dbc <HAL_RCC_OscConfig+0x674>)
 8000bfa:	2101      	movs	r1, #1
 8000bfc:	438a      	bics	r2, r1
 8000bfe:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000c00:	f7ff fb4a 	bl	8000298 <HAL_GetTick>
 8000c04:	0003      	movs	r3, r0
 8000c06:	613b      	str	r3, [r7, #16]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8000c08:	e008      	b.n	8000c1c <HAL_RCC_OscConfig+0x4d4>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8000c0a:	f7ff fb45 	bl	8000298 <HAL_GetTick>
 8000c0e:	0002      	movs	r2, r0
 8000c10:	693b      	ldr	r3, [r7, #16]
 8000c12:	1ad3      	subs	r3, r2, r3
 8000c14:	2b02      	cmp	r3, #2
 8000c16:	d901      	bls.n	8000c1c <HAL_RCC_OscConfig+0x4d4>
        {
          return HAL_TIMEOUT;
 8000c18:	2303      	movs	r3, #3
 8000c1a:	e0ee      	b.n	8000dfa <HAL_RCC_OscConfig+0x6b2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8000c1c:	4b67      	ldr	r3, [pc, #412]	; (8000dbc <HAL_RCC_OscConfig+0x674>)
 8000c1e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000c20:	2202      	movs	r2, #2
 8000c22:	4013      	ands	r3, r2
 8000c24:	d1f1      	bne.n	8000c0a <HAL_RCC_OscConfig+0x4c2>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	681b      	ldr	r3, [r3, #0]
 8000c2a:	2220      	movs	r2, #32
 8000c2c:	4013      	ands	r3, r2
 8000c2e:	d05c      	beq.n	8000cea <HAL_RCC_OscConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8000c30:	4b62      	ldr	r3, [pc, #392]	; (8000dbc <HAL_RCC_OscConfig+0x674>)
 8000c32:	685b      	ldr	r3, [r3, #4]
 8000c34:	220c      	movs	r2, #12
 8000c36:	4013      	ands	r3, r2
 8000c38:	2b0c      	cmp	r3, #12
 8000c3a:	d00e      	beq.n	8000c5a <HAL_RCC_OscConfig+0x512>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8000c3c:	4b5f      	ldr	r3, [pc, #380]	; (8000dbc <HAL_RCC_OscConfig+0x674>)
 8000c3e:	685b      	ldr	r3, [r3, #4]
 8000c40:	220c      	movs	r2, #12
 8000c42:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8000c44:	2b08      	cmp	r3, #8
 8000c46:	d114      	bne.n	8000c72 <HAL_RCC_OscConfig+0x52a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8000c48:	4b5c      	ldr	r3, [pc, #368]	; (8000dbc <HAL_RCC_OscConfig+0x674>)
 8000c4a:	685a      	ldr	r2, [r3, #4]
 8000c4c:	23c0      	movs	r3, #192	; 0xc0
 8000c4e:	025b      	lsls	r3, r3, #9
 8000c50:	401a      	ands	r2, r3
 8000c52:	23c0      	movs	r3, #192	; 0xc0
 8000c54:	025b      	lsls	r3, r3, #9
 8000c56:	429a      	cmp	r2, r3
 8000c58:	d10b      	bne.n	8000c72 <HAL_RCC_OscConfig+0x52a>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8000c5a:	4b58      	ldr	r3, [pc, #352]	; (8000dbc <HAL_RCC_OscConfig+0x674>)
 8000c5c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000c5e:	2380      	movs	r3, #128	; 0x80
 8000c60:	025b      	lsls	r3, r3, #9
 8000c62:	4013      	ands	r3, r2
 8000c64:	d040      	beq.n	8000ce8 <HAL_RCC_OscConfig+0x5a0>
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	6a1b      	ldr	r3, [r3, #32]
 8000c6a:	2b01      	cmp	r3, #1
 8000c6c:	d03c      	beq.n	8000ce8 <HAL_RCC_OscConfig+0x5a0>
      {
        return HAL_ERROR;
 8000c6e:	2301      	movs	r3, #1
 8000c70:	e0c3      	b.n	8000dfa <HAL_RCC_OscConfig+0x6b2>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	6a1b      	ldr	r3, [r3, #32]
 8000c76:	2b00      	cmp	r3, #0
 8000c78:	d01b      	beq.n	8000cb2 <HAL_RCC_OscConfig+0x56a>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8000c7a:	4b50      	ldr	r3, [pc, #320]	; (8000dbc <HAL_RCC_OscConfig+0x674>)
 8000c7c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000c7e:	4b4f      	ldr	r3, [pc, #316]	; (8000dbc <HAL_RCC_OscConfig+0x674>)
 8000c80:	2180      	movs	r1, #128	; 0x80
 8000c82:	0249      	lsls	r1, r1, #9
 8000c84:	430a      	orrs	r2, r1
 8000c86:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c88:	f7ff fb06 	bl	8000298 <HAL_GetTick>
 8000c8c:	0003      	movs	r3, r0
 8000c8e:	613b      	str	r3, [r7, #16]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8000c90:	e008      	b.n	8000ca4 <HAL_RCC_OscConfig+0x55c>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8000c92:	f7ff fb01 	bl	8000298 <HAL_GetTick>
 8000c96:	0002      	movs	r2, r0
 8000c98:	693b      	ldr	r3, [r7, #16]
 8000c9a:	1ad3      	subs	r3, r2, r3
 8000c9c:	2b02      	cmp	r3, #2
 8000c9e:	d901      	bls.n	8000ca4 <HAL_RCC_OscConfig+0x55c>
          {
            return HAL_TIMEOUT;
 8000ca0:	2303      	movs	r3, #3
 8000ca2:	e0aa      	b.n	8000dfa <HAL_RCC_OscConfig+0x6b2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8000ca4:	4b45      	ldr	r3, [pc, #276]	; (8000dbc <HAL_RCC_OscConfig+0x674>)
 8000ca6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000ca8:	2380      	movs	r3, #128	; 0x80
 8000caa:	025b      	lsls	r3, r3, #9
 8000cac:	4013      	ands	r3, r2
 8000cae:	d0f0      	beq.n	8000c92 <HAL_RCC_OscConfig+0x54a>
 8000cb0:	e01b      	b.n	8000cea <HAL_RCC_OscConfig+0x5a2>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8000cb2:	4b42      	ldr	r3, [pc, #264]	; (8000dbc <HAL_RCC_OscConfig+0x674>)
 8000cb4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000cb6:	4b41      	ldr	r3, [pc, #260]	; (8000dbc <HAL_RCC_OscConfig+0x674>)
 8000cb8:	4943      	ldr	r1, [pc, #268]	; (8000dc8 <HAL_RCC_OscConfig+0x680>)
 8000cba:	400a      	ands	r2, r1
 8000cbc:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000cbe:	f7ff faeb 	bl	8000298 <HAL_GetTick>
 8000cc2:	0003      	movs	r3, r0
 8000cc4:	613b      	str	r3, [r7, #16]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8000cc6:	e008      	b.n	8000cda <HAL_RCC_OscConfig+0x592>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8000cc8:	f7ff fae6 	bl	8000298 <HAL_GetTick>
 8000ccc:	0002      	movs	r2, r0
 8000cce:	693b      	ldr	r3, [r7, #16]
 8000cd0:	1ad3      	subs	r3, r2, r3
 8000cd2:	2b02      	cmp	r3, #2
 8000cd4:	d901      	bls.n	8000cda <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 8000cd6:	2303      	movs	r3, #3
 8000cd8:	e08f      	b.n	8000dfa <HAL_RCC_OscConfig+0x6b2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8000cda:	4b38      	ldr	r3, [pc, #224]	; (8000dbc <HAL_RCC_OscConfig+0x674>)
 8000cdc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000cde:	2380      	movs	r3, #128	; 0x80
 8000ce0:	025b      	lsls	r3, r3, #9
 8000ce2:	4013      	ands	r3, r2
 8000ce4:	d1f0      	bne.n	8000cc8 <HAL_RCC_OscConfig+0x580>
 8000ce6:	e000      	b.n	8000cea <HAL_RCC_OscConfig+0x5a2>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8000ce8:	46c0      	nop			; (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000cee:	2b00      	cmp	r3, #0
 8000cf0:	d100      	bne.n	8000cf4 <HAL_RCC_OscConfig+0x5ac>
 8000cf2:	e081      	b.n	8000df8 <HAL_RCC_OscConfig+0x6b0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000cf4:	4b31      	ldr	r3, [pc, #196]	; (8000dbc <HAL_RCC_OscConfig+0x674>)
 8000cf6:	685b      	ldr	r3, [r3, #4]
 8000cf8:	220c      	movs	r2, #12
 8000cfa:	4013      	ands	r3, r2
 8000cfc:	2b08      	cmp	r3, #8
 8000cfe:	d100      	bne.n	8000d02 <HAL_RCC_OscConfig+0x5ba>
 8000d00:	e078      	b.n	8000df4 <HAL_RCC_OscConfig+0x6ac>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d06:	2b02      	cmp	r3, #2
 8000d08:	d14c      	bne.n	8000da4 <HAL_RCC_OscConfig+0x65c>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000d0a:	4b2c      	ldr	r3, [pc, #176]	; (8000dbc <HAL_RCC_OscConfig+0x674>)
 8000d0c:	681a      	ldr	r2, [r3, #0]
 8000d0e:	4b2b      	ldr	r3, [pc, #172]	; (8000dbc <HAL_RCC_OscConfig+0x674>)
 8000d10:	492e      	ldr	r1, [pc, #184]	; (8000dcc <HAL_RCC_OscConfig+0x684>)
 8000d12:	400a      	ands	r2, r1
 8000d14:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d16:	f7ff fabf 	bl	8000298 <HAL_GetTick>
 8000d1a:	0003      	movs	r3, r0
 8000d1c:	613b      	str	r3, [r7, #16]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000d1e:	e008      	b.n	8000d32 <HAL_RCC_OscConfig+0x5ea>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000d20:	f7ff faba 	bl	8000298 <HAL_GetTick>
 8000d24:	0002      	movs	r2, r0
 8000d26:	693b      	ldr	r3, [r7, #16]
 8000d28:	1ad3      	subs	r3, r2, r3
 8000d2a:	2b02      	cmp	r3, #2
 8000d2c:	d901      	bls.n	8000d32 <HAL_RCC_OscConfig+0x5ea>
          {
            return HAL_TIMEOUT;
 8000d2e:	2303      	movs	r3, #3
 8000d30:	e063      	b.n	8000dfa <HAL_RCC_OscConfig+0x6b2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000d32:	4b22      	ldr	r3, [pc, #136]	; (8000dbc <HAL_RCC_OscConfig+0x674>)
 8000d34:	681a      	ldr	r2, [r3, #0]
 8000d36:	2380      	movs	r3, #128	; 0x80
 8000d38:	049b      	lsls	r3, r3, #18
 8000d3a:	4013      	ands	r3, r2
 8000d3c:	d1f0      	bne.n	8000d20 <HAL_RCC_OscConfig+0x5d8>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000d3e:	4b1f      	ldr	r3, [pc, #124]	; (8000dbc <HAL_RCC_OscConfig+0x674>)
 8000d40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d42:	220f      	movs	r2, #15
 8000d44:	4393      	bics	r3, r2
 8000d46:	0019      	movs	r1, r3
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000d4c:	4b1b      	ldr	r3, [pc, #108]	; (8000dbc <HAL_RCC_OscConfig+0x674>)
 8000d4e:	430a      	orrs	r2, r1
 8000d50:	62da      	str	r2, [r3, #44]	; 0x2c
 8000d52:	4b1a      	ldr	r3, [pc, #104]	; (8000dbc <HAL_RCC_OscConfig+0x674>)
 8000d54:	685b      	ldr	r3, [r3, #4]
 8000d56:	4a1e      	ldr	r2, [pc, #120]	; (8000dd0 <HAL_RCC_OscConfig+0x688>)
 8000d58:	4013      	ands	r3, r2
 8000d5a:	0019      	movs	r1, r3
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000d64:	431a      	orrs	r2, r3
 8000d66:	4b15      	ldr	r3, [pc, #84]	; (8000dbc <HAL_RCC_OscConfig+0x674>)
 8000d68:	430a      	orrs	r2, r1
 8000d6a:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000d6c:	4b13      	ldr	r3, [pc, #76]	; (8000dbc <HAL_RCC_OscConfig+0x674>)
 8000d6e:	681a      	ldr	r2, [r3, #0]
 8000d70:	4b12      	ldr	r3, [pc, #72]	; (8000dbc <HAL_RCC_OscConfig+0x674>)
 8000d72:	2180      	movs	r1, #128	; 0x80
 8000d74:	0449      	lsls	r1, r1, #17
 8000d76:	430a      	orrs	r2, r1
 8000d78:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d7a:	f7ff fa8d 	bl	8000298 <HAL_GetTick>
 8000d7e:	0003      	movs	r3, r0
 8000d80:	613b      	str	r3, [r7, #16]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000d82:	e008      	b.n	8000d96 <HAL_RCC_OscConfig+0x64e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000d84:	f7ff fa88 	bl	8000298 <HAL_GetTick>
 8000d88:	0002      	movs	r2, r0
 8000d8a:	693b      	ldr	r3, [r7, #16]
 8000d8c:	1ad3      	subs	r3, r2, r3
 8000d8e:	2b02      	cmp	r3, #2
 8000d90:	d901      	bls.n	8000d96 <HAL_RCC_OscConfig+0x64e>
          {
            return HAL_TIMEOUT;
 8000d92:	2303      	movs	r3, #3
 8000d94:	e031      	b.n	8000dfa <HAL_RCC_OscConfig+0x6b2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000d96:	4b09      	ldr	r3, [pc, #36]	; (8000dbc <HAL_RCC_OscConfig+0x674>)
 8000d98:	681a      	ldr	r2, [r3, #0]
 8000d9a:	2380      	movs	r3, #128	; 0x80
 8000d9c:	049b      	lsls	r3, r3, #18
 8000d9e:	4013      	ands	r3, r2
 8000da0:	d0f0      	beq.n	8000d84 <HAL_RCC_OscConfig+0x63c>
 8000da2:	e029      	b.n	8000df8 <HAL_RCC_OscConfig+0x6b0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000da4:	4b05      	ldr	r3, [pc, #20]	; (8000dbc <HAL_RCC_OscConfig+0x674>)
 8000da6:	681a      	ldr	r2, [r3, #0]
 8000da8:	4b04      	ldr	r3, [pc, #16]	; (8000dbc <HAL_RCC_OscConfig+0x674>)
 8000daa:	4908      	ldr	r1, [pc, #32]	; (8000dcc <HAL_RCC_OscConfig+0x684>)
 8000dac:	400a      	ands	r2, r1
 8000dae:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000db0:	f7ff fa72 	bl	8000298 <HAL_GetTick>
 8000db4:	0003      	movs	r3, r0
 8000db6:	613b      	str	r3, [r7, #16]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000db8:	e015      	b.n	8000de6 <HAL_RCC_OscConfig+0x69e>
 8000dba:	46c0      	nop			; (mov r8, r8)
 8000dbc:	40021000 	.word	0x40021000
 8000dc0:	00001388 	.word	0x00001388
 8000dc4:	efffffff 	.word	0xefffffff
 8000dc8:	fffeffff 	.word	0xfffeffff
 8000dcc:	feffffff 	.word	0xfeffffff
 8000dd0:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000dd4:	f7ff fa60 	bl	8000298 <HAL_GetTick>
 8000dd8:	0002      	movs	r2, r0
 8000dda:	693b      	ldr	r3, [r7, #16]
 8000ddc:	1ad3      	subs	r3, r2, r3
 8000dde:	2b02      	cmp	r3, #2
 8000de0:	d901      	bls.n	8000de6 <HAL_RCC_OscConfig+0x69e>
          {
            return HAL_TIMEOUT;
 8000de2:	2303      	movs	r3, #3
 8000de4:	e009      	b.n	8000dfa <HAL_RCC_OscConfig+0x6b2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000de6:	4b07      	ldr	r3, [pc, #28]	; (8000e04 <HAL_RCC_OscConfig+0x6bc>)
 8000de8:	681a      	ldr	r2, [r3, #0]
 8000dea:	2380      	movs	r3, #128	; 0x80
 8000dec:	049b      	lsls	r3, r3, #18
 8000dee:	4013      	ands	r3, r2
 8000df0:	d1f0      	bne.n	8000dd4 <HAL_RCC_OscConfig+0x68c>
 8000df2:	e001      	b.n	8000df8 <HAL_RCC_OscConfig+0x6b0>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8000df4:	2301      	movs	r3, #1
 8000df6:	e000      	b.n	8000dfa <HAL_RCC_OscConfig+0x6b2>
    }
  }
  
  return HAL_OK;
 8000df8:	2300      	movs	r3, #0
}
 8000dfa:	0018      	movs	r0, r3
 8000dfc:	46bd      	mov	sp, r7
 8000dfe:	b006      	add	sp, #24
 8000e00:	bd80      	pop	{r7, pc}
 8000e02:	46c0      	nop			; (mov r8, r8)
 8000e04:	40021000 	.word	0x40021000

08000e08 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	b084      	sub	sp, #16
 8000e0c:	af00      	add	r7, sp, #0
 8000e0e:	6078      	str	r0, [r7, #4]
 8000e10:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8000e12:	2300      	movs	r3, #0
 8000e14:	60fb      	str	r3, [r7, #12]
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000e16:	4b7b      	ldr	r3, [pc, #492]	; (8001004 <HAL_RCC_ClockConfig+0x1fc>)
 8000e18:	681b      	ldr	r3, [r3, #0]
 8000e1a:	2201      	movs	r2, #1
 8000e1c:	4013      	ands	r3, r2
 8000e1e:	683a      	ldr	r2, [r7, #0]
 8000e20:	429a      	cmp	r2, r3
 8000e22:	d911      	bls.n	8000e48 <HAL_RCC_ClockConfig+0x40>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000e24:	4b77      	ldr	r3, [pc, #476]	; (8001004 <HAL_RCC_ClockConfig+0x1fc>)
 8000e26:	681b      	ldr	r3, [r3, #0]
 8000e28:	2201      	movs	r2, #1
 8000e2a:	4393      	bics	r3, r2
 8000e2c:	0019      	movs	r1, r3
 8000e2e:	4b75      	ldr	r3, [pc, #468]	; (8001004 <HAL_RCC_ClockConfig+0x1fc>)
 8000e30:	683a      	ldr	r2, [r7, #0]
 8000e32:	430a      	orrs	r2, r1
 8000e34:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000e36:	4b73      	ldr	r3, [pc, #460]	; (8001004 <HAL_RCC_ClockConfig+0x1fc>)
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	2201      	movs	r2, #1
 8000e3c:	4013      	ands	r3, r2
 8000e3e:	683a      	ldr	r2, [r7, #0]
 8000e40:	429a      	cmp	r2, r3
 8000e42:	d001      	beq.n	8000e48 <HAL_RCC_ClockConfig+0x40>
    {
      return HAL_ERROR;
 8000e44:	2301      	movs	r3, #1
 8000e46:	e0d8      	b.n	8000ffa <HAL_RCC_ClockConfig+0x1f2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	2202      	movs	r2, #2
 8000e4e:	4013      	ands	r3, r2
 8000e50:	d009      	beq.n	8000e66 <HAL_RCC_ClockConfig+0x5e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000e52:	4b6d      	ldr	r3, [pc, #436]	; (8001008 <HAL_RCC_ClockConfig+0x200>)
 8000e54:	685b      	ldr	r3, [r3, #4]
 8000e56:	22f0      	movs	r2, #240	; 0xf0
 8000e58:	4393      	bics	r3, r2
 8000e5a:	0019      	movs	r1, r3
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	689a      	ldr	r2, [r3, #8]
 8000e60:	4b69      	ldr	r3, [pc, #420]	; (8001008 <HAL_RCC_ClockConfig+0x200>)
 8000e62:	430a      	orrs	r2, r1
 8000e64:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	681b      	ldr	r3, [r3, #0]
 8000e6a:	2201      	movs	r2, #1
 8000e6c:	4013      	ands	r3, r2
 8000e6e:	d100      	bne.n	8000e72 <HAL_RCC_ClockConfig+0x6a>
 8000e70:	e089      	b.n	8000f86 <HAL_RCC_ClockConfig+0x17e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	685b      	ldr	r3, [r3, #4]
 8000e76:	2b01      	cmp	r3, #1
 8000e78:	d107      	bne.n	8000e8a <HAL_RCC_ClockConfig+0x82>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000e7a:	4b63      	ldr	r3, [pc, #396]	; (8001008 <HAL_RCC_ClockConfig+0x200>)
 8000e7c:	681a      	ldr	r2, [r3, #0]
 8000e7e:	2380      	movs	r3, #128	; 0x80
 8000e80:	029b      	lsls	r3, r3, #10
 8000e82:	4013      	ands	r3, r2
 8000e84:	d120      	bne.n	8000ec8 <HAL_RCC_ClockConfig+0xc0>
      {
        return HAL_ERROR;
 8000e86:	2301      	movs	r3, #1
 8000e88:	e0b7      	b.n	8000ffa <HAL_RCC_ClockConfig+0x1f2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	685b      	ldr	r3, [r3, #4]
 8000e8e:	2b02      	cmp	r3, #2
 8000e90:	d107      	bne.n	8000ea2 <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000e92:	4b5d      	ldr	r3, [pc, #372]	; (8001008 <HAL_RCC_ClockConfig+0x200>)
 8000e94:	681a      	ldr	r2, [r3, #0]
 8000e96:	2380      	movs	r3, #128	; 0x80
 8000e98:	049b      	lsls	r3, r3, #18
 8000e9a:	4013      	ands	r3, r2
 8000e9c:	d114      	bne.n	8000ec8 <HAL_RCC_ClockConfig+0xc0>
      {
        return HAL_ERROR;
 8000e9e:	2301      	movs	r3, #1
 8000ea0:	e0ab      	b.n	8000ffa <HAL_RCC_ClockConfig+0x1f2>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	685b      	ldr	r3, [r3, #4]
 8000ea6:	2b03      	cmp	r3, #3
 8000ea8:	d107      	bne.n	8000eba <HAL_RCC_ClockConfig+0xb2>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8000eaa:	4b57      	ldr	r3, [pc, #348]	; (8001008 <HAL_RCC_ClockConfig+0x200>)
 8000eac:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000eae:	2380      	movs	r3, #128	; 0x80
 8000eb0:	025b      	lsls	r3, r3, #9
 8000eb2:	4013      	ands	r3, r2
 8000eb4:	d108      	bne.n	8000ec8 <HAL_RCC_ClockConfig+0xc0>
      {
        return HAL_ERROR;
 8000eb6:	2301      	movs	r3, #1
 8000eb8:	e09f      	b.n	8000ffa <HAL_RCC_ClockConfig+0x1f2>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000eba:	4b53      	ldr	r3, [pc, #332]	; (8001008 <HAL_RCC_ClockConfig+0x200>)
 8000ebc:	681b      	ldr	r3, [r3, #0]
 8000ebe:	2202      	movs	r2, #2
 8000ec0:	4013      	ands	r3, r2
 8000ec2:	d101      	bne.n	8000ec8 <HAL_RCC_ClockConfig+0xc0>
      {
        return HAL_ERROR;
 8000ec4:	2301      	movs	r3, #1
 8000ec6:	e098      	b.n	8000ffa <HAL_RCC_ClockConfig+0x1f2>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000ec8:	4b4f      	ldr	r3, [pc, #316]	; (8001008 <HAL_RCC_ClockConfig+0x200>)
 8000eca:	685b      	ldr	r3, [r3, #4]
 8000ecc:	2203      	movs	r2, #3
 8000ece:	4393      	bics	r3, r2
 8000ed0:	0019      	movs	r1, r3
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	685a      	ldr	r2, [r3, #4]
 8000ed6:	4b4c      	ldr	r3, [pc, #304]	; (8001008 <HAL_RCC_ClockConfig+0x200>)
 8000ed8:	430a      	orrs	r2, r1
 8000eda:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8000edc:	f7ff f9dc 	bl	8000298 <HAL_GetTick>
 8000ee0:	0003      	movs	r3, r0
 8000ee2:	60fb      	str	r3, [r7, #12]
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	685b      	ldr	r3, [r3, #4]
 8000ee8:	2b01      	cmp	r3, #1
 8000eea:	d111      	bne.n	8000f10 <HAL_RCC_ClockConfig+0x108>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8000eec:	e009      	b.n	8000f02 <HAL_RCC_ClockConfig+0xfa>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000eee:	f7ff f9d3 	bl	8000298 <HAL_GetTick>
 8000ef2:	0002      	movs	r2, r0
 8000ef4:	68fb      	ldr	r3, [r7, #12]
 8000ef6:	1ad3      	subs	r3, r2, r3
 8000ef8:	4a44      	ldr	r2, [pc, #272]	; (800100c <HAL_RCC_ClockConfig+0x204>)
 8000efa:	4293      	cmp	r3, r2
 8000efc:	d901      	bls.n	8000f02 <HAL_RCC_ClockConfig+0xfa>
        {
          return HAL_TIMEOUT;
 8000efe:	2303      	movs	r3, #3
 8000f00:	e07b      	b.n	8000ffa <HAL_RCC_ClockConfig+0x1f2>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8000f02:	4b41      	ldr	r3, [pc, #260]	; (8001008 <HAL_RCC_ClockConfig+0x200>)
 8000f04:	685b      	ldr	r3, [r3, #4]
 8000f06:	220c      	movs	r2, #12
 8000f08:	4013      	ands	r3, r2
 8000f0a:	2b04      	cmp	r3, #4
 8000f0c:	d1ef      	bne.n	8000eee <HAL_RCC_ClockConfig+0xe6>
 8000f0e:	e03a      	b.n	8000f86 <HAL_RCC_ClockConfig+0x17e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	685b      	ldr	r3, [r3, #4]
 8000f14:	2b02      	cmp	r3, #2
 8000f16:	d111      	bne.n	8000f3c <HAL_RCC_ClockConfig+0x134>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000f18:	e009      	b.n	8000f2e <HAL_RCC_ClockConfig+0x126>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000f1a:	f7ff f9bd 	bl	8000298 <HAL_GetTick>
 8000f1e:	0002      	movs	r2, r0
 8000f20:	68fb      	ldr	r3, [r7, #12]
 8000f22:	1ad3      	subs	r3, r2, r3
 8000f24:	4a39      	ldr	r2, [pc, #228]	; (800100c <HAL_RCC_ClockConfig+0x204>)
 8000f26:	4293      	cmp	r3, r2
 8000f28:	d901      	bls.n	8000f2e <HAL_RCC_ClockConfig+0x126>
        {
          return HAL_TIMEOUT;
 8000f2a:	2303      	movs	r3, #3
 8000f2c:	e065      	b.n	8000ffa <HAL_RCC_ClockConfig+0x1f2>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000f2e:	4b36      	ldr	r3, [pc, #216]	; (8001008 <HAL_RCC_ClockConfig+0x200>)
 8000f30:	685b      	ldr	r3, [r3, #4]
 8000f32:	220c      	movs	r2, #12
 8000f34:	4013      	ands	r3, r2
 8000f36:	2b08      	cmp	r3, #8
 8000f38:	d1ef      	bne.n	8000f1a <HAL_RCC_ClockConfig+0x112>
 8000f3a:	e024      	b.n	8000f86 <HAL_RCC_ClockConfig+0x17e>
        }
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	685b      	ldr	r3, [r3, #4]
 8000f40:	2b03      	cmp	r3, #3
 8000f42:	d11b      	bne.n	8000f7c <HAL_RCC_ClockConfig+0x174>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI48)
 8000f44:	e009      	b.n	8000f5a <HAL_RCC_ClockConfig+0x152>
      {
        if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000f46:	f7ff f9a7 	bl	8000298 <HAL_GetTick>
 8000f4a:	0002      	movs	r2, r0
 8000f4c:	68fb      	ldr	r3, [r7, #12]
 8000f4e:	1ad3      	subs	r3, r2, r3
 8000f50:	4a2e      	ldr	r2, [pc, #184]	; (800100c <HAL_RCC_ClockConfig+0x204>)
 8000f52:	4293      	cmp	r3, r2
 8000f54:	d901      	bls.n	8000f5a <HAL_RCC_ClockConfig+0x152>
        {
          return HAL_TIMEOUT;
 8000f56:	2303      	movs	r3, #3
 8000f58:	e04f      	b.n	8000ffa <HAL_RCC_ClockConfig+0x1f2>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI48)
 8000f5a:	4b2b      	ldr	r3, [pc, #172]	; (8001008 <HAL_RCC_ClockConfig+0x200>)
 8000f5c:	685b      	ldr	r3, [r3, #4]
 8000f5e:	220c      	movs	r2, #12
 8000f60:	4013      	ands	r3, r2
 8000f62:	2b0c      	cmp	r3, #12
 8000f64:	d1ef      	bne.n	8000f46 <HAL_RCC_ClockConfig+0x13e>
 8000f66:	e00e      	b.n	8000f86 <HAL_RCC_ClockConfig+0x17e>
#endif /* RCC_CFGR_SWS_HSI48 */
    else
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000f68:	f7ff f996 	bl	8000298 <HAL_GetTick>
 8000f6c:	0002      	movs	r2, r0
 8000f6e:	68fb      	ldr	r3, [r7, #12]
 8000f70:	1ad3      	subs	r3, r2, r3
 8000f72:	4a26      	ldr	r2, [pc, #152]	; (800100c <HAL_RCC_ClockConfig+0x204>)
 8000f74:	4293      	cmp	r3, r2
 8000f76:	d901      	bls.n	8000f7c <HAL_RCC_ClockConfig+0x174>
        {
          return HAL_TIMEOUT;
 8000f78:	2303      	movs	r3, #3
 8000f7a:	e03e      	b.n	8000ffa <HAL_RCC_ClockConfig+0x1f2>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8000f7c:	4b22      	ldr	r3, [pc, #136]	; (8001008 <HAL_RCC_ClockConfig+0x200>)
 8000f7e:	685b      	ldr	r3, [r3, #4]
 8000f80:	220c      	movs	r2, #12
 8000f82:	4013      	ands	r3, r2
 8000f84:	d1f0      	bne.n	8000f68 <HAL_RCC_ClockConfig+0x160>
        }
      }
    }      
  }    
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8000f86:	4b1f      	ldr	r3, [pc, #124]	; (8001004 <HAL_RCC_ClockConfig+0x1fc>)
 8000f88:	681b      	ldr	r3, [r3, #0]
 8000f8a:	2201      	movs	r2, #1
 8000f8c:	4013      	ands	r3, r2
 8000f8e:	683a      	ldr	r2, [r7, #0]
 8000f90:	429a      	cmp	r2, r3
 8000f92:	d211      	bcs.n	8000fb8 <HAL_RCC_ClockConfig+0x1b0>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000f94:	4b1b      	ldr	r3, [pc, #108]	; (8001004 <HAL_RCC_ClockConfig+0x1fc>)
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	2201      	movs	r2, #1
 8000f9a:	4393      	bics	r3, r2
 8000f9c:	0019      	movs	r1, r3
 8000f9e:	4b19      	ldr	r3, [pc, #100]	; (8001004 <HAL_RCC_ClockConfig+0x1fc>)
 8000fa0:	683a      	ldr	r2, [r7, #0]
 8000fa2:	430a      	orrs	r2, r1
 8000fa4:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000fa6:	4b17      	ldr	r3, [pc, #92]	; (8001004 <HAL_RCC_ClockConfig+0x1fc>)
 8000fa8:	681b      	ldr	r3, [r3, #0]
 8000faa:	2201      	movs	r2, #1
 8000fac:	4013      	ands	r3, r2
 8000fae:	683a      	ldr	r2, [r7, #0]
 8000fb0:	429a      	cmp	r2, r3
 8000fb2:	d001      	beq.n	8000fb8 <HAL_RCC_ClockConfig+0x1b0>
    {
      return HAL_ERROR;
 8000fb4:	2301      	movs	r3, #1
 8000fb6:	e020      	b.n	8000ffa <HAL_RCC_ClockConfig+0x1f2>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	2204      	movs	r2, #4
 8000fbe:	4013      	ands	r3, r2
 8000fc0:	d009      	beq.n	8000fd6 <HAL_RCC_ClockConfig+0x1ce>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8000fc2:	4b11      	ldr	r3, [pc, #68]	; (8001008 <HAL_RCC_ClockConfig+0x200>)
 8000fc4:	685b      	ldr	r3, [r3, #4]
 8000fc6:	4a12      	ldr	r2, [pc, #72]	; (8001010 <HAL_RCC_ClockConfig+0x208>)
 8000fc8:	4013      	ands	r3, r2
 8000fca:	0019      	movs	r1, r3
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	68da      	ldr	r2, [r3, #12]
 8000fd0:	4b0d      	ldr	r3, [pc, #52]	; (8001008 <HAL_RCC_ClockConfig+0x200>)
 8000fd2:	430a      	orrs	r2, r1
 8000fd4:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8000fd6:	f000 f821 	bl	800101c <HAL_RCC_GetSysClockFreq>
 8000fda:	0001      	movs	r1, r0
 8000fdc:	4b0a      	ldr	r3, [pc, #40]	; (8001008 <HAL_RCC_ClockConfig+0x200>)
 8000fde:	685b      	ldr	r3, [r3, #4]
 8000fe0:	091b      	lsrs	r3, r3, #4
 8000fe2:	220f      	movs	r2, #15
 8000fe4:	4013      	ands	r3, r2
 8000fe6:	4a0b      	ldr	r2, [pc, #44]	; (8001014 <HAL_RCC_ClockConfig+0x20c>)
 8000fe8:	5cd3      	ldrb	r3, [r2, r3]
 8000fea:	000a      	movs	r2, r1
 8000fec:	40da      	lsrs	r2, r3
 8000fee:	4b0a      	ldr	r3, [pc, #40]	; (8001018 <HAL_RCC_ClockConfig+0x210>)
 8000ff0:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8000ff2:	2000      	movs	r0, #0
 8000ff4:	f7ff f928 	bl	8000248 <HAL_InitTick>
  
  return HAL_OK;
 8000ff8:	2300      	movs	r3, #0
}
 8000ffa:	0018      	movs	r0, r3
 8000ffc:	46bd      	mov	sp, r7
 8000ffe:	b004      	add	sp, #16
 8001000:	bd80      	pop	{r7, pc}
 8001002:	46c0      	nop			; (mov r8, r8)
 8001004:	40022000 	.word	0x40022000
 8001008:	40021000 	.word	0x40021000
 800100c:	00001388 	.word	0x00001388
 8001010:	fffff8ff 	.word	0xfffff8ff
 8001014:	08001ea8 	.word	0x08001ea8
 8001018:	20000000 	.word	0x20000000

0800101c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800101c:	b590      	push	{r4, r7, lr}
 800101e:	b08f      	sub	sp, #60	; 0x3c
 8001020:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8001022:	2314      	movs	r3, #20
 8001024:	18fb      	adds	r3, r7, r3
 8001026:	4a37      	ldr	r2, [pc, #220]	; (8001104 <HAL_RCC_GetSysClockFreq+0xe8>)
 8001028:	ca13      	ldmia	r2!, {r0, r1, r4}
 800102a:	c313      	stmia	r3!, {r0, r1, r4}
 800102c:	6812      	ldr	r2, [r2, #0]
 800102e:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8001030:	1d3b      	adds	r3, r7, #4
 8001032:	4a35      	ldr	r2, [pc, #212]	; (8001108 <HAL_RCC_GetSysClockFreq+0xec>)
 8001034:	ca13      	ldmia	r2!, {r0, r1, r4}
 8001036:	c313      	stmia	r3!, {r0, r1, r4}
 8001038:	6812      	ldr	r2, [r2, #0]
 800103a:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800103c:	2300      	movs	r3, #0
 800103e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001040:	2300      	movs	r3, #0
 8001042:	62bb      	str	r3, [r7, #40]	; 0x28
 8001044:	2300      	movs	r3, #0
 8001046:	637b      	str	r3, [r7, #52]	; 0x34
 8001048:	2300      	movs	r3, #0
 800104a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 800104c:	2300      	movs	r3, #0
 800104e:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 8001050:	4b2e      	ldr	r3, [pc, #184]	; (800110c <HAL_RCC_GetSysClockFreq+0xf0>)
 8001052:	685b      	ldr	r3, [r3, #4]
 8001054:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001056:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001058:	220c      	movs	r2, #12
 800105a:	4013      	ands	r3, r2
 800105c:	2b08      	cmp	r3, #8
 800105e:	d006      	beq.n	800106e <HAL_RCC_GetSysClockFreq+0x52>
 8001060:	2b0c      	cmp	r3, #12
 8001062:	d043      	beq.n	80010ec <HAL_RCC_GetSysClockFreq+0xd0>
 8001064:	2b04      	cmp	r3, #4
 8001066:	d144      	bne.n	80010f2 <HAL_RCC_GetSysClockFreq+0xd6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001068:	4b29      	ldr	r3, [pc, #164]	; (8001110 <HAL_RCC_GetSysClockFreq+0xf4>)
 800106a:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800106c:	e044      	b.n	80010f8 <HAL_RCC_GetSysClockFreq+0xdc>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 800106e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001070:	0c9b      	lsrs	r3, r3, #18
 8001072:	220f      	movs	r2, #15
 8001074:	4013      	ands	r3, r2
 8001076:	2214      	movs	r2, #20
 8001078:	18ba      	adds	r2, r7, r2
 800107a:	5cd3      	ldrb	r3, [r2, r3]
 800107c:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 800107e:	4b23      	ldr	r3, [pc, #140]	; (800110c <HAL_RCC_GetSysClockFreq+0xf0>)
 8001080:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001082:	220f      	movs	r2, #15
 8001084:	4013      	ands	r3, r2
 8001086:	1d3a      	adds	r2, r7, #4
 8001088:	5cd3      	ldrb	r3, [r2, r3]
 800108a:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800108c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800108e:	23c0      	movs	r3, #192	; 0xc0
 8001090:	025b      	lsls	r3, r3, #9
 8001092:	401a      	ands	r2, r3
 8001094:	2380      	movs	r3, #128	; 0x80
 8001096:	025b      	lsls	r3, r3, #9
 8001098:	429a      	cmp	r2, r3
 800109a:	d109      	bne.n	80010b0 <HAL_RCC_GetSysClockFreq+0x94>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (HSE_VALUE / prediv) * pllmul;
 800109c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800109e:	481c      	ldr	r0, [pc, #112]	; (8001110 <HAL_RCC_GetSysClockFreq+0xf4>)
 80010a0:	f7ff f832 	bl	8000108 <__udivsi3>
 80010a4:	0003      	movs	r3, r0
 80010a6:	001a      	movs	r2, r3
 80010a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010aa:	4353      	muls	r3, r2
 80010ac:	637b      	str	r3, [r7, #52]	; 0x34
 80010ae:	e01a      	b.n	80010e6 <HAL_RCC_GetSysClockFreq+0xca>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 80010b0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80010b2:	23c0      	movs	r3, #192	; 0xc0
 80010b4:	025b      	lsls	r3, r3, #9
 80010b6:	401a      	ands	r2, r3
 80010b8:	23c0      	movs	r3, #192	; 0xc0
 80010ba:	025b      	lsls	r3, r3, #9
 80010bc:	429a      	cmp	r2, r3
 80010be:	d109      	bne.n	80010d4 <HAL_RCC_GetSysClockFreq+0xb8>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (HSI48_VALUE / prediv) * pllmul;
 80010c0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80010c2:	4814      	ldr	r0, [pc, #80]	; (8001114 <HAL_RCC_GetSysClockFreq+0xf8>)
 80010c4:	f7ff f820 	bl	8000108 <__udivsi3>
 80010c8:	0003      	movs	r3, r0
 80010ca:	001a      	movs	r2, r3
 80010cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010ce:	4353      	muls	r3, r2
 80010d0:	637b      	str	r3, [r7, #52]	; 0x34
 80010d2:	e008      	b.n	80010e6 <HAL_RCC_GetSysClockFreq+0xca>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (HSI_VALUE / prediv) * pllmul;
 80010d4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80010d6:	480e      	ldr	r0, [pc, #56]	; (8001110 <HAL_RCC_GetSysClockFreq+0xf4>)
 80010d8:	f7ff f816 	bl	8000108 <__udivsi3>
 80010dc:	0003      	movs	r3, r0
 80010de:	001a      	movs	r2, r3
 80010e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010e2:	4353      	muls	r3, r2
 80010e4:	637b      	str	r3, [r7, #52]	; 0x34
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1U) * pllmul);
#endif
      }
      sysclockfreq = pllclk;
 80010e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80010e8:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80010ea:	e005      	b.n	80010f8 <HAL_RCC_GetSysClockFreq+0xdc>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 80010ec:	4b09      	ldr	r3, [pc, #36]	; (8001114 <HAL_RCC_GetSysClockFreq+0xf8>)
 80010ee:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80010f0:	e002      	b.n	80010f8 <HAL_RCC_GetSysClockFreq+0xdc>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80010f2:	4b07      	ldr	r3, [pc, #28]	; (8001110 <HAL_RCC_GetSysClockFreq+0xf4>)
 80010f4:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80010f6:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 80010f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 80010fa:	0018      	movs	r0, r3
 80010fc:	46bd      	mov	sp, r7
 80010fe:	b00f      	add	sp, #60	; 0x3c
 8001100:	bd90      	pop	{r4, r7, pc}
 8001102:	46c0      	nop			; (mov r8, r8)
 8001104:	08001e88 	.word	0x08001e88
 8001108:	08001e98 	.word	0x08001e98
 800110c:	40021000 	.word	0x40021000
 8001110:	007a1200 	.word	0x007a1200
 8001114:	02dc6c00 	.word	0x02dc6c00

08001118 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800111c:	4b02      	ldr	r3, [pc, #8]	; (8001128 <HAL_RCC_GetHCLKFreq+0x10>)
 800111e:	681b      	ldr	r3, [r3, #0]
}
 8001120:	0018      	movs	r0, r3
 8001122:	46bd      	mov	sp, r7
 8001124:	bd80      	pop	{r7, pc}
 8001126:	46c0      	nop			; (mov r8, r8)
 8001128:	20000000 	.word	0x20000000

0800112c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800112c:	b580      	push	{r7, lr}
 800112e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8001130:	f7ff fff2 	bl	8001118 <HAL_RCC_GetHCLKFreq>
 8001134:	0001      	movs	r1, r0
 8001136:	4b06      	ldr	r3, [pc, #24]	; (8001150 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001138:	685b      	ldr	r3, [r3, #4]
 800113a:	0a1b      	lsrs	r3, r3, #8
 800113c:	2207      	movs	r2, #7
 800113e:	4013      	ands	r3, r2
 8001140:	4a04      	ldr	r2, [pc, #16]	; (8001154 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001142:	5cd3      	ldrb	r3, [r2, r3]
 8001144:	40d9      	lsrs	r1, r3
 8001146:	000b      	movs	r3, r1
}    
 8001148:	0018      	movs	r0, r3
 800114a:	46bd      	mov	sp, r7
 800114c:	bd80      	pop	{r7, pc}
 800114e:	46c0      	nop			; (mov r8, r8)
 8001150:	40021000 	.word	0x40021000
 8001154:	08001eb8 	.word	0x08001eb8

08001158 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001158:	b580      	push	{r7, lr}
 800115a:	b086      	sub	sp, #24
 800115c:	af00      	add	r7, sp, #0
 800115e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001160:	2300      	movs	r3, #0
 8001162:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8001164:	2300      	movs	r3, #0
 8001166:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	681a      	ldr	r2, [r3, #0]
 800116c:	2380      	movs	r3, #128	; 0x80
 800116e:	025b      	lsls	r3, r3, #9
 8001170:	4013      	ands	r3, r2
 8001172:	d100      	bne.n	8001176 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8001174:	e08f      	b.n	8001296 <HAL_RCCEx_PeriphCLKConfig+0x13e>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8001176:	2317      	movs	r3, #23
 8001178:	18fb      	adds	r3, r7, r3
 800117a:	2200      	movs	r2, #0
 800117c:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800117e:	4b6f      	ldr	r3, [pc, #444]	; (800133c <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001180:	69da      	ldr	r2, [r3, #28]
 8001182:	2380      	movs	r3, #128	; 0x80
 8001184:	055b      	lsls	r3, r3, #21
 8001186:	4013      	ands	r3, r2
 8001188:	d111      	bne.n	80011ae <HAL_RCCEx_PeriphCLKConfig+0x56>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 800118a:	4b6c      	ldr	r3, [pc, #432]	; (800133c <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 800118c:	69da      	ldr	r2, [r3, #28]
 800118e:	4b6b      	ldr	r3, [pc, #428]	; (800133c <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001190:	2180      	movs	r1, #128	; 0x80
 8001192:	0549      	lsls	r1, r1, #21
 8001194:	430a      	orrs	r2, r1
 8001196:	61da      	str	r2, [r3, #28]
 8001198:	4b68      	ldr	r3, [pc, #416]	; (800133c <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 800119a:	69da      	ldr	r2, [r3, #28]
 800119c:	2380      	movs	r3, #128	; 0x80
 800119e:	055b      	lsls	r3, r3, #21
 80011a0:	4013      	ands	r3, r2
 80011a2:	60bb      	str	r3, [r7, #8]
 80011a4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80011a6:	2317      	movs	r3, #23
 80011a8:	18fb      	adds	r3, r7, r3
 80011aa:	2201      	movs	r2, #1
 80011ac:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80011ae:	4b64      	ldr	r3, [pc, #400]	; (8001340 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 80011b0:	681a      	ldr	r2, [r3, #0]
 80011b2:	2380      	movs	r3, #128	; 0x80
 80011b4:	005b      	lsls	r3, r3, #1
 80011b6:	4013      	ands	r3, r2
 80011b8:	d11a      	bne.n	80011f0 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80011ba:	4b61      	ldr	r3, [pc, #388]	; (8001340 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 80011bc:	681a      	ldr	r2, [r3, #0]
 80011be:	4b60      	ldr	r3, [pc, #384]	; (8001340 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 80011c0:	2180      	movs	r1, #128	; 0x80
 80011c2:	0049      	lsls	r1, r1, #1
 80011c4:	430a      	orrs	r2, r1
 80011c6:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80011c8:	f7ff f866 	bl	8000298 <HAL_GetTick>
 80011cc:	0003      	movs	r3, r0
 80011ce:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80011d0:	e008      	b.n	80011e4 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80011d2:	f7ff f861 	bl	8000298 <HAL_GetTick>
 80011d6:	0002      	movs	r2, r0
 80011d8:	693b      	ldr	r3, [r7, #16]
 80011da:	1ad3      	subs	r3, r2, r3
 80011dc:	2b64      	cmp	r3, #100	; 0x64
 80011de:	d901      	bls.n	80011e4 <HAL_RCCEx_PeriphCLKConfig+0x8c>
        {
          return HAL_TIMEOUT;
 80011e0:	2303      	movs	r3, #3
 80011e2:	e0a6      	b.n	8001332 <HAL_RCCEx_PeriphCLKConfig+0x1da>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80011e4:	4b56      	ldr	r3, [pc, #344]	; (8001340 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 80011e6:	681a      	ldr	r2, [r3, #0]
 80011e8:	2380      	movs	r3, #128	; 0x80
 80011ea:	005b      	lsls	r3, r3, #1
 80011ec:	4013      	ands	r3, r2
 80011ee:	d0f0      	beq.n	80011d2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80011f0:	4b52      	ldr	r3, [pc, #328]	; (800133c <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80011f2:	6a1a      	ldr	r2, [r3, #32]
 80011f4:	23c0      	movs	r3, #192	; 0xc0
 80011f6:	009b      	lsls	r3, r3, #2
 80011f8:	4013      	ands	r3, r2
 80011fa:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80011fc:	68fb      	ldr	r3, [r7, #12]
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d034      	beq.n	800126c <HAL_RCCEx_PeriphCLKConfig+0x114>
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	685a      	ldr	r2, [r3, #4]
 8001206:	23c0      	movs	r3, #192	; 0xc0
 8001208:	009b      	lsls	r3, r3, #2
 800120a:	4013      	ands	r3, r2
 800120c:	68fa      	ldr	r2, [r7, #12]
 800120e:	429a      	cmp	r2, r3
 8001210:	d02c      	beq.n	800126c <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001212:	4b4a      	ldr	r3, [pc, #296]	; (800133c <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001214:	6a1b      	ldr	r3, [r3, #32]
 8001216:	4a4b      	ldr	r2, [pc, #300]	; (8001344 <HAL_RCCEx_PeriphCLKConfig+0x1ec>)
 8001218:	4013      	ands	r3, r2
 800121a:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800121c:	4b47      	ldr	r3, [pc, #284]	; (800133c <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 800121e:	6a1a      	ldr	r2, [r3, #32]
 8001220:	4b46      	ldr	r3, [pc, #280]	; (800133c <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001222:	2180      	movs	r1, #128	; 0x80
 8001224:	0249      	lsls	r1, r1, #9
 8001226:	430a      	orrs	r2, r1
 8001228:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800122a:	4b44      	ldr	r3, [pc, #272]	; (800133c <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 800122c:	6a1a      	ldr	r2, [r3, #32]
 800122e:	4b43      	ldr	r3, [pc, #268]	; (800133c <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001230:	4945      	ldr	r1, [pc, #276]	; (8001348 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 8001232:	400a      	ands	r2, r1
 8001234:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8001236:	4b41      	ldr	r3, [pc, #260]	; (800133c <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001238:	68fa      	ldr	r2, [r7, #12]
 800123a:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800123c:	68fb      	ldr	r3, [r7, #12]
 800123e:	2201      	movs	r2, #1
 8001240:	4013      	ands	r3, r2
 8001242:	d013      	beq.n	800126c <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001244:	f7ff f828 	bl	8000298 <HAL_GetTick>
 8001248:	0003      	movs	r3, r0
 800124a:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800124c:	e009      	b.n	8001262 <HAL_RCCEx_PeriphCLKConfig+0x10a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800124e:	f7ff f823 	bl	8000298 <HAL_GetTick>
 8001252:	0002      	movs	r2, r0
 8001254:	693b      	ldr	r3, [r7, #16]
 8001256:	1ad3      	subs	r3, r2, r3
 8001258:	4a3c      	ldr	r2, [pc, #240]	; (800134c <HAL_RCCEx_PeriphCLKConfig+0x1f4>)
 800125a:	4293      	cmp	r3, r2
 800125c:	d901      	bls.n	8001262 <HAL_RCCEx_PeriphCLKConfig+0x10a>
          {
            return HAL_TIMEOUT;
 800125e:	2303      	movs	r3, #3
 8001260:	e067      	b.n	8001332 <HAL_RCCEx_PeriphCLKConfig+0x1da>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001262:	4b36      	ldr	r3, [pc, #216]	; (800133c <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001264:	6a1b      	ldr	r3, [r3, #32]
 8001266:	2202      	movs	r2, #2
 8001268:	4013      	ands	r3, r2
 800126a:	d0f0      	beq.n	800124e <HAL_RCCEx_PeriphCLKConfig+0xf6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800126c:	4b33      	ldr	r3, [pc, #204]	; (800133c <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 800126e:	6a1b      	ldr	r3, [r3, #32]
 8001270:	4a34      	ldr	r2, [pc, #208]	; (8001344 <HAL_RCCEx_PeriphCLKConfig+0x1ec>)
 8001272:	4013      	ands	r3, r2
 8001274:	0019      	movs	r1, r3
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	685a      	ldr	r2, [r3, #4]
 800127a:	4b30      	ldr	r3, [pc, #192]	; (800133c <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 800127c:	430a      	orrs	r2, r1
 800127e:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001280:	2317      	movs	r3, #23
 8001282:	18fb      	adds	r3, r7, r3
 8001284:	781b      	ldrb	r3, [r3, #0]
 8001286:	2b01      	cmp	r3, #1
 8001288:	d105      	bne.n	8001296 <HAL_RCCEx_PeriphCLKConfig+0x13e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800128a:	4b2c      	ldr	r3, [pc, #176]	; (800133c <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 800128c:	69da      	ldr	r2, [r3, #28]
 800128e:	4b2b      	ldr	r3, [pc, #172]	; (800133c <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001290:	492f      	ldr	r1, [pc, #188]	; (8001350 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001292:	400a      	ands	r2, r1
 8001294:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	2201      	movs	r2, #1
 800129c:	4013      	ands	r3, r2
 800129e:	d009      	beq.n	80012b4 <HAL_RCCEx_PeriphCLKConfig+0x15c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80012a0:	4b26      	ldr	r3, [pc, #152]	; (800133c <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80012a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012a4:	2203      	movs	r2, #3
 80012a6:	4393      	bics	r3, r2
 80012a8:	0019      	movs	r1, r3
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	689a      	ldr	r2, [r3, #8]
 80012ae:	4b23      	ldr	r3, [pc, #140]	; (800133c <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80012b0:	430a      	orrs	r2, r1
 80012b2:	631a      	str	r2, [r3, #48]	; 0x30
  }
  
#if defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	2202      	movs	r2, #2
 80012ba:	4013      	ands	r3, r2
 80012bc:	d009      	beq.n	80012d2 <HAL_RCCEx_PeriphCLKConfig+0x17a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80012be:	4b1f      	ldr	r3, [pc, #124]	; (800133c <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80012c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012c2:	4a24      	ldr	r2, [pc, #144]	; (8001354 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 80012c4:	4013      	ands	r3, r2
 80012c6:	0019      	movs	r1, r3
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	68da      	ldr	r2, [r3, #12]
 80012cc:	4b1b      	ldr	r3, [pc, #108]	; (800133c <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80012ce:	430a      	orrs	r2, r1
 80012d0:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	2220      	movs	r2, #32
 80012d8:	4013      	ands	r3, r2
 80012da:	d009      	beq.n	80012f0 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80012dc:	4b17      	ldr	r3, [pc, #92]	; (800133c <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80012de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012e0:	2210      	movs	r2, #16
 80012e2:	4393      	bics	r3, r2
 80012e4:	0019      	movs	r1, r3
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	691a      	ldr	r2, [r3, #16]
 80012ea:	4b14      	ldr	r3, [pc, #80]	; (800133c <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80012ec:	430a      	orrs	r2, r1
 80012ee:	631a      	str	r2, [r3, #48]	; 0x30
  }

#if defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F070x6)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	681a      	ldr	r2, [r3, #0]
 80012f4:	2380      	movs	r3, #128	; 0x80
 80012f6:	029b      	lsls	r3, r3, #10
 80012f8:	4013      	ands	r3, r2
 80012fa:	d009      	beq.n	8001310 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80012fc:	4b0f      	ldr	r3, [pc, #60]	; (800133c <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80012fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001300:	2280      	movs	r2, #128	; 0x80
 8001302:	4393      	bics	r3, r2
 8001304:	0019      	movs	r1, r3
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	699a      	ldr	r2, [r3, #24]
 800130a:	4b0c      	ldr	r3, [pc, #48]	; (800133c <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 800130c:	430a      	orrs	r2, r1
 800130e:	631a      	str	r2, [r3, #48]	; 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	681a      	ldr	r2, [r3, #0]
 8001314:	2380      	movs	r3, #128	; 0x80
 8001316:	00db      	lsls	r3, r3, #3
 8001318:	4013      	ands	r3, r2
 800131a:	d009      	beq.n	8001330 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800131c:	4b07      	ldr	r3, [pc, #28]	; (800133c <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 800131e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001320:	2240      	movs	r2, #64	; 0x40
 8001322:	4393      	bics	r3, r2
 8001324:	0019      	movs	r1, r3
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	695a      	ldr	r2, [r3, #20]
 800132a:	4b04      	ldr	r3, [pc, #16]	; (800133c <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 800132c:	430a      	orrs	r2, r1
 800132e:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8001330:	2300      	movs	r3, #0
}
 8001332:	0018      	movs	r0, r3
 8001334:	46bd      	mov	sp, r7
 8001336:	b006      	add	sp, #24
 8001338:	bd80      	pop	{r7, pc}
 800133a:	46c0      	nop			; (mov r8, r8)
 800133c:	40021000 	.word	0x40021000
 8001340:	40007000 	.word	0x40007000
 8001344:	fffffcff 	.word	0xfffffcff
 8001348:	fffeffff 	.word	0xfffeffff
 800134c:	00001388 	.word	0x00001388
 8001350:	efffffff 	.word	0xefffffff
 8001354:	fffcffff 	.word	0xfffcffff

08001358 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001358:	b580      	push	{r7, lr}
 800135a:	b082      	sub	sp, #8
 800135c:	af00      	add	r7, sp, #0
 800135e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	2b00      	cmp	r3, #0
 8001364:	d101      	bne.n	800136a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001366:	2301      	movs	r3, #1
 8001368:	e047      	b.n	80013fa <HAL_UART_Init+0xa2>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if(huart->gState == HAL_UART_STATE_RESET)
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	2269      	movs	r2, #105	; 0x69
 800136e:	5c9b      	ldrb	r3, [r3, r2]
 8001370:	b2db      	uxtb	r3, r3
 8001372:	2b00      	cmp	r3, #0
 8001374:	d107      	bne.n	8001386 <HAL_UART_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	2268      	movs	r2, #104	; 0x68
 800137a:	2100      	movs	r1, #0
 800137c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	0018      	movs	r0, r3
 8001382:	f000 fc75 	bl	8001c70 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	2269      	movs	r2, #105	; 0x69
 800138a:	2124      	movs	r1, #36	; 0x24
 800138c:	5499      	strb	r1, [r3, r2]

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	681a      	ldr	r2, [r3, #0]
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	2101      	movs	r1, #1
 800139a:	438a      	bics	r2, r1
 800139c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	0018      	movs	r0, r3
 80013a2:	f000 f831 	bl	8001408 <UART_SetConfig>
 80013a6:	0003      	movs	r3, r0
 80013a8:	2b01      	cmp	r3, #1
 80013aa:	d101      	bne.n	80013b0 <HAL_UART_Init+0x58>
  {
    return HAL_ERROR;
 80013ac:	2301      	movs	r3, #1
 80013ae:	e024      	b.n	80013fa <HAL_UART_Init+0xa2>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d003      	beq.n	80013c0 <HAL_UART_Init+0x68>
  {
    UART_AdvFeatureConfig(huart);
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	0018      	movs	r0, r3
 80013bc:	f000 f9e0 	bl	8001780 <UART_AdvFeatureConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register. */
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	685a      	ldr	r2, [r3, #4]
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	490e      	ldr	r1, [pc, #56]	; (8001404 <HAL_UART_Init+0xac>)
 80013cc:	400a      	ands	r2, r1
 80013ce:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	689a      	ldr	r2, [r3, #8]
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	212a      	movs	r1, #42	; 0x2a
 80013dc:	438a      	bics	r2, r1
 80013de:	609a      	str	r2, [r3, #8]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif
#endif

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	681a      	ldr	r2, [r3, #0]
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	2101      	movs	r1, #1
 80013ec:	430a      	orrs	r2, r1
 80013ee:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	0018      	movs	r0, r3
 80013f4:	f000 fa78 	bl	80018e8 <UART_CheckIdleState>
 80013f8:	0003      	movs	r3, r0
}
 80013fa:	0018      	movs	r0, r3
 80013fc:	46bd      	mov	sp, r7
 80013fe:	b002      	add	sp, #8
 8001400:	bd80      	pop	{r7, pc}
 8001402:	46c0      	nop			; (mov r8, r8)
 8001404:	ffffb7ff 	.word	0xffffb7ff

08001408 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001408:	b590      	push	{r4, r7, lr}
 800140a:	b087      	sub	sp, #28
 800140c:	af00      	add	r7, sp, #0
 800140e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg                     = 0x00000000U;
 8001410:	2300      	movs	r3, #0
 8001412:	60fb      	str	r3, [r7, #12]
  UART_ClockSourceTypeDef clocksource = UART_CLOCKSOURCE_UNDEFINED;
 8001414:	2317      	movs	r3, #23
 8001416:	18fb      	adds	r3, r7, r3
 8001418:	2210      	movs	r2, #16
 800141a:	701a      	strb	r2, [r3, #0]
  uint16_t brrtemp                    = 0x0000U;
 800141c:	230a      	movs	r3, #10
 800141e:	18fb      	adds	r3, r7, r3
 8001420:	2200      	movs	r2, #0
 8001422:	801a      	strh	r2, [r3, #0]
  uint16_t usartdiv                   = 0x0000U;
 8001424:	2314      	movs	r3, #20
 8001426:	18fb      	adds	r3, r7, r3
 8001428:	2200      	movs	r2, #0
 800142a:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef ret               = HAL_OK;
 800142c:	2313      	movs	r3, #19
 800142e:	18fb      	adds	r3, r7, r3
 8001430:	2200      	movs	r2, #0
 8001432:	701a      	strb	r2, [r3, #0]
   *  the UART Word Length, Parity, Mode and oversampling:
   *  set the M bits according to huart->Init.WordLength value
   *  set PCE and PS bits according to huart->Init.Parity value
   *  set TE and RE bits according to huart->Init.Mode value
   *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	689a      	ldr	r2, [r3, #8]
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	691b      	ldr	r3, [r3, #16]
 800143c:	431a      	orrs	r2, r3
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	695b      	ldr	r3, [r3, #20]
 8001442:	431a      	orrs	r2, r3
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	69db      	ldr	r3, [r3, #28]
 8001448:	4313      	orrs	r3, r2
 800144a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	4ac1      	ldr	r2, [pc, #772]	; (8001758 <UART_SetConfig+0x350>)
 8001454:	4013      	ands	r3, r2
 8001456:	0019      	movs	r1, r3
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	68fa      	ldr	r2, [r7, #12]
 800145e:	430a      	orrs	r2, r1
 8001460:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	685b      	ldr	r3, [r3, #4]
 8001468:	4abc      	ldr	r2, [pc, #752]	; (800175c <UART_SetConfig+0x354>)
 800146a:	4013      	ands	r3, r2
 800146c:	0019      	movs	r1, r3
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	68da      	ldr	r2, [r3, #12]
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	430a      	orrs	r2, r1
 8001478:	605a      	str	r2, [r3, #4]
  /* Configure
   * - UART HardWare Flow Control: set CTSE and RTSE bits according
   *   to huart->Init.HwFlowCtl value
   * - one-bit sampling method versus three samples' majority rule according
   *   to huart->Init.OneBitSampling */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	699a      	ldr	r2, [r3, #24]
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	6a1b      	ldr	r3, [r3, #32]
 8001482:	4313      	orrs	r3, r2
 8001484:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	689b      	ldr	r3, [r3, #8]
 800148c:	4ab4      	ldr	r2, [pc, #720]	; (8001760 <UART_SetConfig+0x358>)
 800148e:	4013      	ands	r3, r2
 8001490:	0019      	movs	r1, r3
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	68fa      	ldr	r2, [r7, #12]
 8001498:	430a      	orrs	r2, r1
 800149a:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	4ab0      	ldr	r2, [pc, #704]	; (8001764 <UART_SetConfig+0x35c>)
 80014a2:	4293      	cmp	r3, r2
 80014a4:	d125      	bne.n	80014f2 <UART_SetConfig+0xea>
 80014a6:	4bb0      	ldr	r3, [pc, #704]	; (8001768 <UART_SetConfig+0x360>)
 80014a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014aa:	2203      	movs	r2, #3
 80014ac:	4013      	ands	r3, r2
 80014ae:	2b01      	cmp	r3, #1
 80014b0:	d00f      	beq.n	80014d2 <UART_SetConfig+0xca>
 80014b2:	d304      	bcc.n	80014be <UART_SetConfig+0xb6>
 80014b4:	2b02      	cmp	r3, #2
 80014b6:	d011      	beq.n	80014dc <UART_SetConfig+0xd4>
 80014b8:	2b03      	cmp	r3, #3
 80014ba:	d005      	beq.n	80014c8 <UART_SetConfig+0xc0>
 80014bc:	e013      	b.n	80014e6 <UART_SetConfig+0xde>
 80014be:	2317      	movs	r3, #23
 80014c0:	18fb      	adds	r3, r7, r3
 80014c2:	2200      	movs	r2, #0
 80014c4:	701a      	strb	r2, [r3, #0]
 80014c6:	e064      	b.n	8001592 <UART_SetConfig+0x18a>
 80014c8:	2317      	movs	r3, #23
 80014ca:	18fb      	adds	r3, r7, r3
 80014cc:	2202      	movs	r2, #2
 80014ce:	701a      	strb	r2, [r3, #0]
 80014d0:	e05f      	b.n	8001592 <UART_SetConfig+0x18a>
 80014d2:	2317      	movs	r3, #23
 80014d4:	18fb      	adds	r3, r7, r3
 80014d6:	2204      	movs	r2, #4
 80014d8:	701a      	strb	r2, [r3, #0]
 80014da:	e05a      	b.n	8001592 <UART_SetConfig+0x18a>
 80014dc:	2317      	movs	r3, #23
 80014de:	18fb      	adds	r3, r7, r3
 80014e0:	2208      	movs	r2, #8
 80014e2:	701a      	strb	r2, [r3, #0]
 80014e4:	e055      	b.n	8001592 <UART_SetConfig+0x18a>
 80014e6:	2317      	movs	r3, #23
 80014e8:	18fb      	adds	r3, r7, r3
 80014ea:	2210      	movs	r2, #16
 80014ec:	701a      	strb	r2, [r3, #0]
 80014ee:	46c0      	nop			; (mov r8, r8)
 80014f0:	e04f      	b.n	8001592 <UART_SetConfig+0x18a>
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	4a9d      	ldr	r2, [pc, #628]	; (800176c <UART_SetConfig+0x364>)
 80014f8:	4293      	cmp	r3, r2
 80014fa:	d132      	bne.n	8001562 <UART_SetConfig+0x15a>
 80014fc:	4b9a      	ldr	r3, [pc, #616]	; (8001768 <UART_SetConfig+0x360>)
 80014fe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001500:	23c0      	movs	r3, #192	; 0xc0
 8001502:	029b      	lsls	r3, r3, #10
 8001504:	4013      	ands	r3, r2
 8001506:	2280      	movs	r2, #128	; 0x80
 8001508:	0252      	lsls	r2, r2, #9
 800150a:	4293      	cmp	r3, r2
 800150c:	d019      	beq.n	8001542 <UART_SetConfig+0x13a>
 800150e:	2280      	movs	r2, #128	; 0x80
 8001510:	0252      	lsls	r2, r2, #9
 8001512:	4293      	cmp	r3, r2
 8001514:	d802      	bhi.n	800151c <UART_SetConfig+0x114>
 8001516:	2b00      	cmp	r3, #0
 8001518:	d009      	beq.n	800152e <UART_SetConfig+0x126>
 800151a:	e01c      	b.n	8001556 <UART_SetConfig+0x14e>
 800151c:	2280      	movs	r2, #128	; 0x80
 800151e:	0292      	lsls	r2, r2, #10
 8001520:	4293      	cmp	r3, r2
 8001522:	d013      	beq.n	800154c <UART_SetConfig+0x144>
 8001524:	22c0      	movs	r2, #192	; 0xc0
 8001526:	0292      	lsls	r2, r2, #10
 8001528:	4293      	cmp	r3, r2
 800152a:	d005      	beq.n	8001538 <UART_SetConfig+0x130>
 800152c:	e013      	b.n	8001556 <UART_SetConfig+0x14e>
 800152e:	2317      	movs	r3, #23
 8001530:	18fb      	adds	r3, r7, r3
 8001532:	2200      	movs	r2, #0
 8001534:	701a      	strb	r2, [r3, #0]
 8001536:	e02c      	b.n	8001592 <UART_SetConfig+0x18a>
 8001538:	2317      	movs	r3, #23
 800153a:	18fb      	adds	r3, r7, r3
 800153c:	2202      	movs	r2, #2
 800153e:	701a      	strb	r2, [r3, #0]
 8001540:	e027      	b.n	8001592 <UART_SetConfig+0x18a>
 8001542:	2317      	movs	r3, #23
 8001544:	18fb      	adds	r3, r7, r3
 8001546:	2204      	movs	r2, #4
 8001548:	701a      	strb	r2, [r3, #0]
 800154a:	e022      	b.n	8001592 <UART_SetConfig+0x18a>
 800154c:	2317      	movs	r3, #23
 800154e:	18fb      	adds	r3, r7, r3
 8001550:	2208      	movs	r2, #8
 8001552:	701a      	strb	r2, [r3, #0]
 8001554:	e01d      	b.n	8001592 <UART_SetConfig+0x18a>
 8001556:	2317      	movs	r3, #23
 8001558:	18fb      	adds	r3, r7, r3
 800155a:	2210      	movs	r2, #16
 800155c:	701a      	strb	r2, [r3, #0]
 800155e:	46c0      	nop			; (mov r8, r8)
 8001560:	e017      	b.n	8001592 <UART_SetConfig+0x18a>
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	4a82      	ldr	r2, [pc, #520]	; (8001770 <UART_SetConfig+0x368>)
 8001568:	4293      	cmp	r3, r2
 800156a:	d104      	bne.n	8001576 <UART_SetConfig+0x16e>
 800156c:	2317      	movs	r3, #23
 800156e:	18fb      	adds	r3, r7, r3
 8001570:	2200      	movs	r2, #0
 8001572:	701a      	strb	r2, [r3, #0]
 8001574:	e00d      	b.n	8001592 <UART_SetConfig+0x18a>
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	4a7e      	ldr	r2, [pc, #504]	; (8001774 <UART_SetConfig+0x36c>)
 800157c:	4293      	cmp	r3, r2
 800157e:	d104      	bne.n	800158a <UART_SetConfig+0x182>
 8001580:	2317      	movs	r3, #23
 8001582:	18fb      	adds	r3, r7, r3
 8001584:	2200      	movs	r2, #0
 8001586:	701a      	strb	r2, [r3, #0]
 8001588:	e003      	b.n	8001592 <UART_SetConfig+0x18a>
 800158a:	2317      	movs	r3, #23
 800158c:	18fb      	adds	r3, r7, r3
 800158e:	2210      	movs	r2, #16
 8001590:	701a      	strb	r2, [r3, #0]
  
  /* Check UART Over Sampling to set Baud Rate Register */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	69da      	ldr	r2, [r3, #28]
 8001596:	2380      	movs	r3, #128	; 0x80
 8001598:	021b      	lsls	r3, r3, #8
 800159a:	429a      	cmp	r2, r3
 800159c:	d000      	beq.n	80015a0 <UART_SetConfig+0x198>
 800159e:	e077      	b.n	8001690 <UART_SetConfig+0x288>
  {
    switch (clocksource)
 80015a0:	2317      	movs	r3, #23
 80015a2:	18fb      	adds	r3, r7, r3
 80015a4:	781b      	ldrb	r3, [r3, #0]
 80015a6:	2b02      	cmp	r3, #2
 80015a8:	d01c      	beq.n	80015e4 <UART_SetConfig+0x1dc>
 80015aa:	dc02      	bgt.n	80015b2 <UART_SetConfig+0x1aa>
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d005      	beq.n	80015bc <UART_SetConfig+0x1b4>
 80015b0:	e04f      	b.n	8001652 <UART_SetConfig+0x24a>
 80015b2:	2b04      	cmp	r3, #4
 80015b4:	d027      	beq.n	8001606 <UART_SetConfig+0x1fe>
 80015b6:	2b08      	cmp	r3, #8
 80015b8:	d039      	beq.n	800162e <UART_SetConfig+0x226>
 80015ba:	e04a      	b.n	8001652 <UART_SetConfig+0x24a>
    {
      case UART_CLOCKSOURCE_PCLK1:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 80015bc:	f7ff fdb6 	bl	800112c <HAL_RCC_GetPCLK1Freq>
 80015c0:	0003      	movs	r3, r0
 80015c2:	005a      	lsls	r2, r3, #1
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	685b      	ldr	r3, [r3, #4]
 80015c8:	085b      	lsrs	r3, r3, #1
 80015ca:	18d2      	adds	r2, r2, r3
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	685b      	ldr	r3, [r3, #4]
 80015d0:	0019      	movs	r1, r3
 80015d2:	0010      	movs	r0, r2
 80015d4:	f7fe fd98 	bl	8000108 <__udivsi3>
 80015d8:	0003      	movs	r3, r0
 80015da:	001a      	movs	r2, r3
 80015dc:	2314      	movs	r3, #20
 80015de:	18fb      	adds	r3, r7, r3
 80015e0:	801a      	strh	r2, [r3, #0]
        break;
 80015e2:	e03b      	b.n	800165c <UART_SetConfig+0x254>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	685b      	ldr	r3, [r3, #4]
 80015e8:	085b      	lsrs	r3, r3, #1
 80015ea:	4a63      	ldr	r2, [pc, #396]	; (8001778 <UART_SetConfig+0x370>)
 80015ec:	189a      	adds	r2, r3, r2
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	685b      	ldr	r3, [r3, #4]
 80015f2:	0019      	movs	r1, r3
 80015f4:	0010      	movs	r0, r2
 80015f6:	f7fe fd87 	bl	8000108 <__udivsi3>
 80015fa:	0003      	movs	r3, r0
 80015fc:	001a      	movs	r2, r3
 80015fe:	2314      	movs	r3, #20
 8001600:	18fb      	adds	r3, r7, r3
 8001602:	801a      	strh	r2, [r3, #0]
        break;
 8001604:	e02a      	b.n	800165c <UART_SetConfig+0x254>
      case UART_CLOCKSOURCE_SYSCLK:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8001606:	f7ff fd09 	bl	800101c <HAL_RCC_GetSysClockFreq>
 800160a:	0003      	movs	r3, r0
 800160c:	005a      	lsls	r2, r3, #1
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	685b      	ldr	r3, [r3, #4]
 8001612:	085b      	lsrs	r3, r3, #1
 8001614:	18d2      	adds	r2, r2, r3
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	685b      	ldr	r3, [r3, #4]
 800161a:	0019      	movs	r1, r3
 800161c:	0010      	movs	r0, r2
 800161e:	f7fe fd73 	bl	8000108 <__udivsi3>
 8001622:	0003      	movs	r3, r0
 8001624:	001a      	movs	r2, r3
 8001626:	2314      	movs	r3, #20
 8001628:	18fb      	adds	r3, r7, r3
 800162a:	801a      	strh	r2, [r3, #0]
        break;
 800162c:	e016      	b.n	800165c <UART_SetConfig+0x254>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	685b      	ldr	r3, [r3, #4]
 8001632:	085b      	lsrs	r3, r3, #1
 8001634:	2280      	movs	r2, #128	; 0x80
 8001636:	0252      	lsls	r2, r2, #9
 8001638:	189a      	adds	r2, r3, r2
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	685b      	ldr	r3, [r3, #4]
 800163e:	0019      	movs	r1, r3
 8001640:	0010      	movs	r0, r2
 8001642:	f7fe fd61 	bl	8000108 <__udivsi3>
 8001646:	0003      	movs	r3, r0
 8001648:	001a      	movs	r2, r3
 800164a:	2314      	movs	r3, #20
 800164c:	18fb      	adds	r3, r7, r3
 800164e:	801a      	strh	r2, [r3, #0]
        break;
 8001650:	e004      	b.n	800165c <UART_SetConfig+0x254>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8001652:	2313      	movs	r3, #19
 8001654:	18fb      	adds	r3, r7, r3
 8001656:	2201      	movs	r2, #1
 8001658:	701a      	strb	r2, [r3, #0]
        break;
 800165a:	46c0      	nop			; (mov r8, r8)
    }

    brrtemp = usartdiv & 0xFFF0U;
 800165c:	200a      	movs	r0, #10
 800165e:	183b      	adds	r3, r7, r0
 8001660:	2414      	movs	r4, #20
 8001662:	193a      	adds	r2, r7, r4
 8001664:	8812      	ldrh	r2, [r2, #0]
 8001666:	210f      	movs	r1, #15
 8001668:	438a      	bics	r2, r1
 800166a:	801a      	strh	r2, [r3, #0]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800166c:	193b      	adds	r3, r7, r4
 800166e:	881b      	ldrh	r3, [r3, #0]
 8001670:	105b      	asrs	r3, r3, #1
 8001672:	b29b      	uxth	r3, r3
 8001674:	2207      	movs	r2, #7
 8001676:	4013      	ands	r3, r2
 8001678:	b299      	uxth	r1, r3
 800167a:	183b      	adds	r3, r7, r0
 800167c:	183a      	adds	r2, r7, r0
 800167e:	8812      	ldrh	r2, [r2, #0]
 8001680:	430a      	orrs	r2, r1
 8001682:	801a      	strh	r2, [r3, #0]
    huart->Instance->BRR = brrtemp;
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	183a      	adds	r2, r7, r0
 800168a:	8812      	ldrh	r2, [r2, #0]
 800168c:	60da      	str	r2, [r3, #12]
 800168e:	e05b      	b.n	8001748 <UART_SetConfig+0x340>
  }
  else
  {
    switch (clocksource)
 8001690:	2317      	movs	r3, #23
 8001692:	18fb      	adds	r3, r7, r3
 8001694:	781b      	ldrb	r3, [r3, #0]
 8001696:	2b02      	cmp	r3, #2
 8001698:	d01b      	beq.n	80016d2 <UART_SetConfig+0x2ca>
 800169a:	dc02      	bgt.n	80016a2 <UART_SetConfig+0x29a>
 800169c:	2b00      	cmp	r3, #0
 800169e:	d005      	beq.n	80016ac <UART_SetConfig+0x2a4>
 80016a0:	e04d      	b.n	800173e <UART_SetConfig+0x336>
 80016a2:	2b04      	cmp	r3, #4
 80016a4:	d026      	beq.n	80016f4 <UART_SetConfig+0x2ec>
 80016a6:	2b08      	cmp	r3, #8
 80016a8:	d037      	beq.n	800171a <UART_SetConfig+0x312>
 80016aa:	e048      	b.n	800173e <UART_SetConfig+0x336>
    {
      case UART_CLOCKSOURCE_PCLK1:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 80016ac:	f7ff fd3e 	bl	800112c <HAL_RCC_GetPCLK1Freq>
 80016b0:	0002      	movs	r2, r0
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	685b      	ldr	r3, [r3, #4]
 80016b6:	085b      	lsrs	r3, r3, #1
 80016b8:	18d2      	adds	r2, r2, r3
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	685b      	ldr	r3, [r3, #4]
 80016be:	0019      	movs	r1, r3
 80016c0:	0010      	movs	r0, r2
 80016c2:	f7fe fd21 	bl	8000108 <__udivsi3>
 80016c6:	0003      	movs	r3, r0
 80016c8:	b29a      	uxth	r2, r3
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	60da      	str	r2, [r3, #12]
        break;
 80016d0:	e03a      	b.n	8001748 <UART_SetConfig+0x340>
      case UART_CLOCKSOURCE_HSI:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	685b      	ldr	r3, [r3, #4]
 80016d6:	085b      	lsrs	r3, r3, #1
 80016d8:	4a28      	ldr	r2, [pc, #160]	; (800177c <UART_SetConfig+0x374>)
 80016da:	189a      	adds	r2, r3, r2
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	685b      	ldr	r3, [r3, #4]
 80016e0:	0019      	movs	r1, r3
 80016e2:	0010      	movs	r0, r2
 80016e4:	f7fe fd10 	bl	8000108 <__udivsi3>
 80016e8:	0003      	movs	r3, r0
 80016ea:	b29a      	uxth	r2, r3
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	60da      	str	r2, [r3, #12]
        break;
 80016f2:	e029      	b.n	8001748 <UART_SetConfig+0x340>
      case UART_CLOCKSOURCE_SYSCLK:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80016f4:	f7ff fc92 	bl	800101c <HAL_RCC_GetSysClockFreq>
 80016f8:	0002      	movs	r2, r0
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	685b      	ldr	r3, [r3, #4]
 80016fe:	085b      	lsrs	r3, r3, #1
 8001700:	18d2      	adds	r2, r2, r3
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	685b      	ldr	r3, [r3, #4]
 8001706:	0019      	movs	r1, r3
 8001708:	0010      	movs	r0, r2
 800170a:	f7fe fcfd 	bl	8000108 <__udivsi3>
 800170e:	0003      	movs	r3, r0
 8001710:	b29a      	uxth	r2, r3
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	60da      	str	r2, [r3, #12]
        break;
 8001718:	e016      	b.n	8001748 <UART_SetConfig+0x340>
      case UART_CLOCKSOURCE_LSE:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	685b      	ldr	r3, [r3, #4]
 800171e:	085b      	lsrs	r3, r3, #1
 8001720:	2280      	movs	r2, #128	; 0x80
 8001722:	0212      	lsls	r2, r2, #8
 8001724:	189a      	adds	r2, r3, r2
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	685b      	ldr	r3, [r3, #4]
 800172a:	0019      	movs	r1, r3
 800172c:	0010      	movs	r0, r2
 800172e:	f7fe fceb 	bl	8000108 <__udivsi3>
 8001732:	0003      	movs	r3, r0
 8001734:	b29a      	uxth	r2, r3
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	60da      	str	r2, [r3, #12]
        break;
 800173c:	e004      	b.n	8001748 <UART_SetConfig+0x340>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 800173e:	2313      	movs	r3, #19
 8001740:	18fb      	adds	r3, r7, r3
 8001742:	2201      	movs	r2, #1
 8001744:	701a      	strb	r2, [r3, #0]
        break;
 8001746:	46c0      	nop			; (mov r8, r8)
    }
  }

  return ret;
 8001748:	2313      	movs	r3, #19
 800174a:	18fb      	adds	r3, r7, r3
 800174c:	781b      	ldrb	r3, [r3, #0]

}
 800174e:	0018      	movs	r0, r3
 8001750:	46bd      	mov	sp, r7
 8001752:	b007      	add	sp, #28
 8001754:	bd90      	pop	{r4, r7, pc}
 8001756:	46c0      	nop			; (mov r8, r8)
 8001758:	efff69f3 	.word	0xefff69f3
 800175c:	ffffcfff 	.word	0xffffcfff
 8001760:	fffff4ff 	.word	0xfffff4ff
 8001764:	40013800 	.word	0x40013800
 8001768:	40021000 	.word	0x40021000
 800176c:	40004400 	.word	0x40004400
 8001770:	40004800 	.word	0x40004800
 8001774:	40004c00 	.word	0x40004c00
 8001778:	00f42400 	.word	0x00f42400
 800177c:	007a1200 	.word	0x007a1200

08001780 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8001780:	b580      	push	{r7, lr}
 8001782:	b082      	sub	sp, #8
 8001784:	af00      	add	r7, sp, #0
 8001786:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800178c:	2201      	movs	r2, #1
 800178e:	4013      	ands	r3, r2
 8001790:	d00b      	beq.n	80017aa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	685b      	ldr	r3, [r3, #4]
 8001798:	4a4a      	ldr	r2, [pc, #296]	; (80018c4 <UART_AdvFeatureConfig+0x144>)
 800179a:	4013      	ands	r3, r2
 800179c:	0019      	movs	r1, r3
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	430a      	orrs	r2, r1
 80017a8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017ae:	2202      	movs	r2, #2
 80017b0:	4013      	ands	r3, r2
 80017b2:	d00b      	beq.n	80017cc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	685b      	ldr	r3, [r3, #4]
 80017ba:	4a43      	ldr	r2, [pc, #268]	; (80018c8 <UART_AdvFeatureConfig+0x148>)
 80017bc:	4013      	ands	r3, r2
 80017be:	0019      	movs	r1, r3
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	430a      	orrs	r2, r1
 80017ca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017d0:	2204      	movs	r2, #4
 80017d2:	4013      	ands	r3, r2
 80017d4:	d00b      	beq.n	80017ee <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	685b      	ldr	r3, [r3, #4]
 80017dc:	4a3b      	ldr	r2, [pc, #236]	; (80018cc <UART_AdvFeatureConfig+0x14c>)
 80017de:	4013      	ands	r3, r2
 80017e0:	0019      	movs	r1, r3
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	430a      	orrs	r2, r1
 80017ec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017f2:	2208      	movs	r2, #8
 80017f4:	4013      	ands	r3, r2
 80017f6:	d00b      	beq.n	8001810 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	685b      	ldr	r3, [r3, #4]
 80017fe:	4a34      	ldr	r2, [pc, #208]	; (80018d0 <UART_AdvFeatureConfig+0x150>)
 8001800:	4013      	ands	r3, r2
 8001802:	0019      	movs	r1, r3
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	430a      	orrs	r2, r1
 800180e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001814:	2210      	movs	r2, #16
 8001816:	4013      	ands	r3, r2
 8001818:	d00b      	beq.n	8001832 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	689b      	ldr	r3, [r3, #8]
 8001820:	4a2c      	ldr	r2, [pc, #176]	; (80018d4 <UART_AdvFeatureConfig+0x154>)
 8001822:	4013      	ands	r3, r2
 8001824:	0019      	movs	r1, r3
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	430a      	orrs	r2, r1
 8001830:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001836:	2220      	movs	r2, #32
 8001838:	4013      	ands	r3, r2
 800183a:	d00b      	beq.n	8001854 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	689b      	ldr	r3, [r3, #8]
 8001842:	4a25      	ldr	r2, [pc, #148]	; (80018d8 <UART_AdvFeatureConfig+0x158>)
 8001844:	4013      	ands	r3, r2
 8001846:	0019      	movs	r1, r3
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	430a      	orrs	r2, r1
 8001852:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001858:	2240      	movs	r2, #64	; 0x40
 800185a:	4013      	ands	r3, r2
 800185c:	d01d      	beq.n	800189a <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	685b      	ldr	r3, [r3, #4]
 8001864:	4a1d      	ldr	r2, [pc, #116]	; (80018dc <UART_AdvFeatureConfig+0x15c>)
 8001866:	4013      	ands	r3, r2
 8001868:	0019      	movs	r1, r3
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	430a      	orrs	r2, r1
 8001874:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800187a:	2380      	movs	r3, #128	; 0x80
 800187c:	035b      	lsls	r3, r3, #13
 800187e:	429a      	cmp	r2, r3
 8001880:	d10b      	bne.n	800189a <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	685b      	ldr	r3, [r3, #4]
 8001888:	4a15      	ldr	r2, [pc, #84]	; (80018e0 <UART_AdvFeatureConfig+0x160>)
 800188a:	4013      	ands	r3, r2
 800188c:	0019      	movs	r1, r3
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	430a      	orrs	r2, r1
 8001898:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800189e:	2280      	movs	r2, #128	; 0x80
 80018a0:	4013      	ands	r3, r2
 80018a2:	d00b      	beq.n	80018bc <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	685b      	ldr	r3, [r3, #4]
 80018aa:	4a0e      	ldr	r2, [pc, #56]	; (80018e4 <UART_AdvFeatureConfig+0x164>)
 80018ac:	4013      	ands	r3, r2
 80018ae:	0019      	movs	r1, r3
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	430a      	orrs	r2, r1
 80018ba:	605a      	str	r2, [r3, #4]
  }
}
 80018bc:	46c0      	nop			; (mov r8, r8)
 80018be:	46bd      	mov	sp, r7
 80018c0:	b002      	add	sp, #8
 80018c2:	bd80      	pop	{r7, pc}
 80018c4:	fffdffff 	.word	0xfffdffff
 80018c8:	fffeffff 	.word	0xfffeffff
 80018cc:	fffbffff 	.word	0xfffbffff
 80018d0:	ffff7fff 	.word	0xffff7fff
 80018d4:	ffffefff 	.word	0xffffefff
 80018d8:	ffffdfff 	.word	0xffffdfff
 80018dc:	ffefffff 	.word	0xffefffff
 80018e0:	ff9fffff 	.word	0xff9fffff
 80018e4:	fff7ffff 	.word	0xfff7ffff

080018e8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80018e8:	b580      	push	{r7, lr}
 80018ea:	b086      	sub	sp, #24
 80018ec:	af02      	add	r7, sp, #8
 80018ee:	6078      	str	r0, [r7, #4]
#if !defined(STM32F030x6) && !defined(STM32F030x8)&& !defined(STM32F070xB)&& !defined(STM32F070x6)&& !defined(STM32F030xC)
  uint32_t tickstart = 0U;
 80018f0:	2300      	movs	r3, #0
 80018f2:	60fb      	str	r3, [r7, #12]
#endif /* !defined(STM32F030x6) && !defined(STM32F030x8)&& !defined(STM32F070xB)&& !defined(STM32F070x6)&& !defined(STM32F030xC) */

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	2200      	movs	r2, #0
 80018f8:	66da      	str	r2, [r3, #108]	; 0x6c

#if !defined(STM32F030x6) && !defined(STM32F030x8)&& !defined(STM32F070xB)&& !defined(STM32F070x6)&& !defined(STM32F030xC)
  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 80018fa:	f7fe fccd 	bl	8000298 <HAL_GetTick>
 80018fe:	0003      	movs	r3, r0
 8001900:	60fb      	str	r3, [r7, #12]

  /* TEACK and REACK bits in ISR are checked only when available (not available on all F0 devices).
     Bits are defined for some specific devices, and are available only for UART instances supporting WakeUp from Stop Mode feature. 
  */
  if (IS_UART_WAKEUP_FROMSTOP_INSTANCE(huart->Instance))
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	4a21      	ldr	r2, [pc, #132]	; (800198c <UART_CheckIdleState+0xa4>)
 8001908:	4293      	cmp	r3, r2
 800190a:	d004      	beq.n	8001916 <UART_CheckIdleState+0x2e>
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	4a1f      	ldr	r2, [pc, #124]	; (8001990 <UART_CheckIdleState+0xa8>)
 8001912:	4293      	cmp	r3, r2
 8001914:	d129      	bne.n	800196a <UART_CheckIdleState+0x82>
  {
    /* Check if the Transmitter is enabled */
    if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	2208      	movs	r2, #8
 800191e:	4013      	ands	r3, r2
 8001920:	2b08      	cmp	r3, #8
 8001922:	d10d      	bne.n	8001940 <UART_CheckIdleState+0x58>
    {
      /* Wait until TEACK flag is set */
      if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8001924:	68fa      	ldr	r2, [r7, #12]
 8001926:	2380      	movs	r3, #128	; 0x80
 8001928:	0399      	lsls	r1, r3, #14
 800192a:	6878      	ldr	r0, [r7, #4]
 800192c:	4b19      	ldr	r3, [pc, #100]	; (8001994 <UART_CheckIdleState+0xac>)
 800192e:	9300      	str	r3, [sp, #0]
 8001930:	0013      	movs	r3, r2
 8001932:	2200      	movs	r2, #0
 8001934:	f000 f830 	bl	8001998 <UART_WaitOnFlagUntilTimeout>
 8001938:	1e03      	subs	r3, r0, #0
 800193a:	d001      	beq.n	8001940 <UART_CheckIdleState+0x58>
      {
        /* Timeout occurred */
        return HAL_TIMEOUT;
 800193c:	2303      	movs	r3, #3
 800193e:	e021      	b.n	8001984 <UART_CheckIdleState+0x9c>
      }
    }

    /* Check if the Receiver is enabled */
    if((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	2204      	movs	r2, #4
 8001948:	4013      	ands	r3, r2
 800194a:	2b04      	cmp	r3, #4
 800194c:	d10d      	bne.n	800196a <UART_CheckIdleState+0x82>
    {
      /* Wait until REACK flag is set */
      if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800194e:	68fa      	ldr	r2, [r7, #12]
 8001950:	2380      	movs	r3, #128	; 0x80
 8001952:	03d9      	lsls	r1, r3, #15
 8001954:	6878      	ldr	r0, [r7, #4]
 8001956:	4b0f      	ldr	r3, [pc, #60]	; (8001994 <UART_CheckIdleState+0xac>)
 8001958:	9300      	str	r3, [sp, #0]
 800195a:	0013      	movs	r3, r2
 800195c:	2200      	movs	r2, #0
 800195e:	f000 f81b 	bl	8001998 <UART_WaitOnFlagUntilTimeout>
 8001962:	1e03      	subs	r3, r0, #0
 8001964:	d001      	beq.n	800196a <UART_CheckIdleState+0x82>
      {
        /* Timeout occurred */
        return HAL_TIMEOUT;
 8001966:	2303      	movs	r3, #3
 8001968:	e00c      	b.n	8001984 <UART_CheckIdleState+0x9c>
    }
  }
#endif /* !defined(STM32F030x6) && !defined(STM32F030x8)&& !defined(STM32F070xB)&& !defined(STM32F070x6)&& !defined(STM32F030xC) */

  /* Initialize the UART State */
  huart->gState  = HAL_UART_STATE_READY;
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	2269      	movs	r2, #105	; 0x69
 800196e:	2120      	movs	r1, #32
 8001970:	5499      	strb	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	226a      	movs	r2, #106	; 0x6a
 8001976:	2120      	movs	r1, #32
 8001978:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	2268      	movs	r2, #104	; 0x68
 800197e:	2100      	movs	r1, #0
 8001980:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001982:	2300      	movs	r3, #0
}
 8001984:	0018      	movs	r0, r3
 8001986:	46bd      	mov	sp, r7
 8001988:	b004      	add	sp, #16
 800198a:	bd80      	pop	{r7, pc}
 800198c:	40013800 	.word	0x40013800
 8001990:	40004400 	.word	0x40004400
 8001994:	01ffffff 	.word	0x01ffffff

08001998 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8001998:	b580      	push	{r7, lr}
 800199a:	b084      	sub	sp, #16
 800199c:	af00      	add	r7, sp, #0
 800199e:	60f8      	str	r0, [r7, #12]
 80019a0:	60b9      	str	r1, [r7, #8]
 80019a2:	603b      	str	r3, [r7, #0]
 80019a4:	1dfb      	adds	r3, r7, #7
 80019a6:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80019a8:	e02b      	b.n	8001a02 <UART_WaitOnFlagUntilTimeout+0x6a>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 80019aa:	69bb      	ldr	r3, [r7, #24]
 80019ac:	3301      	adds	r3, #1
 80019ae:	d028      	beq.n	8001a02 <UART_WaitOnFlagUntilTimeout+0x6a>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 80019b0:	69bb      	ldr	r3, [r7, #24]
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d007      	beq.n	80019c6 <UART_WaitOnFlagUntilTimeout+0x2e>
 80019b6:	f7fe fc6f 	bl	8000298 <HAL_GetTick>
 80019ba:	0002      	movs	r2, r0
 80019bc:	683b      	ldr	r3, [r7, #0]
 80019be:	1ad3      	subs	r3, r2, r3
 80019c0:	69ba      	ldr	r2, [r7, #24]
 80019c2:	429a      	cmp	r2, r3
 80019c4:	d21d      	bcs.n	8001a02 <UART_WaitOnFlagUntilTimeout+0x6a>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	681a      	ldr	r2, [r3, #0]
 80019cc:	68fb      	ldr	r3, [r7, #12]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	4916      	ldr	r1, [pc, #88]	; (8001a2c <UART_WaitOnFlagUntilTimeout+0x94>)
 80019d2:	400a      	ands	r2, r1
 80019d4:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80019d6:	68fb      	ldr	r3, [r7, #12]
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	689a      	ldr	r2, [r3, #8]
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	2101      	movs	r1, #1
 80019e2:	438a      	bics	r2, r1
 80019e4:	609a      	str	r2, [r3, #8]

        huart->gState  = HAL_UART_STATE_READY;
 80019e6:	68fb      	ldr	r3, [r7, #12]
 80019e8:	2269      	movs	r2, #105	; 0x69
 80019ea:	2120      	movs	r1, #32
 80019ec:	5499      	strb	r1, [r3, r2]
        huart->RxState = HAL_UART_STATE_READY;
 80019ee:	68fb      	ldr	r3, [r7, #12]
 80019f0:	226a      	movs	r2, #106	; 0x6a
 80019f2:	2120      	movs	r1, #32
 80019f4:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80019f6:	68fb      	ldr	r3, [r7, #12]
 80019f8:	2268      	movs	r2, #104	; 0x68
 80019fa:	2100      	movs	r1, #0
 80019fc:	5499      	strb	r1, [r3, r2]
        return HAL_TIMEOUT;
 80019fe:	2303      	movs	r3, #3
 8001a00:	e00f      	b.n	8001a22 <UART_WaitOnFlagUntilTimeout+0x8a>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001a02:	68fb      	ldr	r3, [r7, #12]
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	69db      	ldr	r3, [r3, #28]
 8001a08:	68ba      	ldr	r2, [r7, #8]
 8001a0a:	4013      	ands	r3, r2
 8001a0c:	68ba      	ldr	r2, [r7, #8]
 8001a0e:	1ad3      	subs	r3, r2, r3
 8001a10:	425a      	negs	r2, r3
 8001a12:	4153      	adcs	r3, r2
 8001a14:	b2db      	uxtb	r3, r3
 8001a16:	001a      	movs	r2, r3
 8001a18:	1dfb      	adds	r3, r7, #7
 8001a1a:	781b      	ldrb	r3, [r3, #0]
 8001a1c:	429a      	cmp	r2, r3
 8001a1e:	d0c4      	beq.n	80019aa <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8001a20:	2300      	movs	r3, #0
}
 8001a22:	0018      	movs	r0, r3
 8001a24:	46bd      	mov	sp, r7
 8001a26:	b004      	add	sp, #16
 8001a28:	bd80      	pop	{r7, pc}
 8001a2a:	46c0      	nop			; (mov r8, r8)
 8001a2c:	fffffe5f 	.word	0xfffffe5f

08001a30 <main>:
void SystemClock_Config(void);
static void MX_GPIO_Init(void);
static void MX_USART2_UART_Init(void);

int main(void)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	af00      	add	r7, sp, #0
  HAL_Init();
 8001a34:	f7fe fbf4 	bl	8000220 <HAL_Init>

  SystemClock_Config();
 8001a38:	f000 f86c 	bl	8001b14 <SystemClock_Config>

  MX_GPIO_Init();
 8001a3c:	f000 f80c 	bl	8001a58 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001a40:	f000 f8bc 	bl	8001bbc <MX_USART2_UART_Init>
  while (1)
  {
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_SET);
 8001a44:	4b03      	ldr	r3, [pc, #12]	; (8001a54 <main+0x24>)
 8001a46:	2201      	movs	r2, #1
 8001a48:	2102      	movs	r1, #2
 8001a4a:	0018      	movs	r0, r3
 8001a4c:	f7fe fe5e 	bl	800070c <HAL_GPIO_WritePin>
 8001a50:	e7f8      	b.n	8001a44 <main+0x14>
 8001a52:	46c0      	nop			; (mov r8, r8)
 8001a54:	48000800 	.word	0x48000800

08001a58 <MX_GPIO_Init>:
  }
}

static void MX_GPIO_Init(void)
{
 8001a58:	b590      	push	{r4, r7, lr}
 8001a5a:	b089      	sub	sp, #36	; 0x24
 8001a5c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a5e:	240c      	movs	r4, #12
 8001a60:	193b      	adds	r3, r7, r4
 8001a62:	0018      	movs	r0, r3
 8001a64:	2314      	movs	r3, #20
 8001a66:	001a      	movs	r2, r3
 8001a68:	2100      	movs	r1, #0
 8001a6a:	f000 f9f9 	bl	8001e60 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a6e:	4b27      	ldr	r3, [pc, #156]	; (8001b0c <MX_GPIO_Init+0xb4>)
 8001a70:	695a      	ldr	r2, [r3, #20]
 8001a72:	4b26      	ldr	r3, [pc, #152]	; (8001b0c <MX_GPIO_Init+0xb4>)
 8001a74:	2180      	movs	r1, #128	; 0x80
 8001a76:	0309      	lsls	r1, r1, #12
 8001a78:	430a      	orrs	r2, r1
 8001a7a:	615a      	str	r2, [r3, #20]
 8001a7c:	4b23      	ldr	r3, [pc, #140]	; (8001b0c <MX_GPIO_Init+0xb4>)
 8001a7e:	695a      	ldr	r2, [r3, #20]
 8001a80:	2380      	movs	r3, #128	; 0x80
 8001a82:	031b      	lsls	r3, r3, #12
 8001a84:	4013      	ands	r3, r2
 8001a86:	60bb      	str	r3, [r7, #8]
 8001a88:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001a8a:	4b20      	ldr	r3, [pc, #128]	; (8001b0c <MX_GPIO_Init+0xb4>)
 8001a8c:	695a      	ldr	r2, [r3, #20]
 8001a8e:	4b1f      	ldr	r3, [pc, #124]	; (8001b0c <MX_GPIO_Init+0xb4>)
 8001a90:	2180      	movs	r1, #128	; 0x80
 8001a92:	03c9      	lsls	r1, r1, #15
 8001a94:	430a      	orrs	r2, r1
 8001a96:	615a      	str	r2, [r3, #20]
 8001a98:	4b1c      	ldr	r3, [pc, #112]	; (8001b0c <MX_GPIO_Init+0xb4>)
 8001a9a:	695a      	ldr	r2, [r3, #20]
 8001a9c:	2380      	movs	r3, #128	; 0x80
 8001a9e:	03db      	lsls	r3, r3, #15
 8001aa0:	4013      	ands	r3, r2
 8001aa2:	607b      	str	r3, [r7, #4]
 8001aa4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001aa6:	4b19      	ldr	r3, [pc, #100]	; (8001b0c <MX_GPIO_Init+0xb4>)
 8001aa8:	695a      	ldr	r2, [r3, #20]
 8001aaa:	4b18      	ldr	r3, [pc, #96]	; (8001b0c <MX_GPIO_Init+0xb4>)
 8001aac:	2180      	movs	r1, #128	; 0x80
 8001aae:	0289      	lsls	r1, r1, #10
 8001ab0:	430a      	orrs	r2, r1
 8001ab2:	615a      	str	r2, [r3, #20]
 8001ab4:	4b15      	ldr	r3, [pc, #84]	; (8001b0c <MX_GPIO_Init+0xb4>)
 8001ab6:	695a      	ldr	r2, [r3, #20]
 8001ab8:	2380      	movs	r3, #128	; 0x80
 8001aba:	029b      	lsls	r3, r3, #10
 8001abc:	4013      	ands	r3, r2
 8001abe:	603b      	str	r3, [r7, #0]
 8001ac0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001ac2:	2390      	movs	r3, #144	; 0x90
 8001ac4:	05db      	lsls	r3, r3, #23
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	2120      	movs	r1, #32
 8001aca:	0018      	movs	r0, r3
 8001acc:	f7fe fe1e 	bl	800070c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_RESET);
 8001ad0:	4b0f      	ldr	r3, [pc, #60]	; (8001b10 <MX_GPIO_Init+0xb8>)
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	2102      	movs	r1, #2
 8001ad6:	0018      	movs	r0, r3
 8001ad8:	f7fe fe18 	bl	800070c <HAL_GPIO_WritePin>


  /*Configure GPIO pin : PC1 */		//Port C Pin 1
	GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001adc:	0021      	movs	r1, r4
 8001ade:	187b      	adds	r3, r7, r1
 8001ae0:	2202      	movs	r2, #2
 8001ae2:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ae4:	187b      	adds	r3, r7, r1
 8001ae6:	2201      	movs	r2, #1
 8001ae8:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aea:	187b      	adds	r3, r7, r1
 8001aec:	2200      	movs	r2, #0
 8001aee:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001af0:	187b      	adds	r3, r7, r1
 8001af2:	2200      	movs	r2, #0
 8001af4:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001af6:	187b      	adds	r3, r7, r1
 8001af8:	4a05      	ldr	r2, [pc, #20]	; (8001b10 <MX_GPIO_Init+0xb8>)
 8001afa:	0019      	movs	r1, r3
 8001afc:	0010      	movs	r0, r2
 8001afe:	f7fe fc89 	bl	8000414 <HAL_GPIO_Init>

*/



}
 8001b02:	46c0      	nop			; (mov r8, r8)
 8001b04:	46bd      	mov	sp, r7
 8001b06:	b009      	add	sp, #36	; 0x24
 8001b08:	bd90      	pop	{r4, r7, pc}
 8001b0a:	46c0      	nop			; (mov r8, r8)
 8001b0c:	40021000 	.word	0x40021000
 8001b10:	48000800 	.word	0x48000800

08001b14 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001b14:	b590      	push	{r4, r7, lr}
 8001b16:	b099      	sub	sp, #100	; 0x64
 8001b18:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001b1a:	242c      	movs	r4, #44	; 0x2c
 8001b1c:	193b      	adds	r3, r7, r4
 8001b1e:	0018      	movs	r0, r3
 8001b20:	2334      	movs	r3, #52	; 0x34
 8001b22:	001a      	movs	r2, r3
 8001b24:	2100      	movs	r1, #0
 8001b26:	f000 f99b 	bl	8001e60 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001b2a:	231c      	movs	r3, #28
 8001b2c:	18fb      	adds	r3, r7, r3
 8001b2e:	0018      	movs	r0, r3
 8001b30:	2310      	movs	r3, #16
 8001b32:	001a      	movs	r2, r3
 8001b34:	2100      	movs	r1, #0
 8001b36:	f000 f993 	bl	8001e60 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001b3a:	003b      	movs	r3, r7
 8001b3c:	0018      	movs	r0, r3
 8001b3e:	231c      	movs	r3, #28
 8001b40:	001a      	movs	r2, r3
 8001b42:	2100      	movs	r1, #0
 8001b44:	f000 f98c 	bl	8001e60 <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48;
 8001b48:	193b      	adds	r3, r7, r4
 8001b4a:	2220      	movs	r2, #32
 8001b4c:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8001b4e:	193b      	adds	r3, r7, r4
 8001b50:	2201      	movs	r2, #1
 8001b52:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001b54:	193b      	adds	r3, r7, r4
 8001b56:	2200      	movs	r2, #0
 8001b58:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b5a:	193b      	adds	r3, r7, r4
 8001b5c:	0018      	movs	r0, r3
 8001b5e:	f7fe fdf3 	bl	8000748 <HAL_RCC_OscConfig>
 8001b62:	1e03      	subs	r3, r0, #0
 8001b64:	d001      	beq.n	8001b6a <SystemClock_Config+0x56>
  {
    Error_Handler();
 8001b66:	f000 f859 	bl	8001c1c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001b6a:	211c      	movs	r1, #28
 8001b6c:	187b      	adds	r3, r7, r1
 8001b6e:	2207      	movs	r2, #7
 8001b70:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI48;
 8001b72:	187b      	adds	r3, r7, r1
 8001b74:	2203      	movs	r2, #3
 8001b76:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001b78:	187b      	adds	r3, r7, r1
 8001b7a:	2200      	movs	r2, #0
 8001b7c:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001b7e:	187b      	adds	r3, r7, r1
 8001b80:	2200      	movs	r2, #0
 8001b82:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001b84:	187b      	adds	r3, r7, r1
 8001b86:	2101      	movs	r1, #1
 8001b88:	0018      	movs	r0, r3
 8001b8a:	f7ff f93d 	bl	8000e08 <HAL_RCC_ClockConfig>
 8001b8e:	1e03      	subs	r3, r0, #0
 8001b90:	d001      	beq.n	8001b96 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8001b92:	f000 f843 	bl	8001c1c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001b96:	003b      	movs	r3, r7
 8001b98:	2202      	movs	r2, #2
 8001b9a:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001b9c:	003b      	movs	r3, r7
 8001b9e:	2200      	movs	r2, #0
 8001ba0:	60da      	str	r2, [r3, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001ba2:	003b      	movs	r3, r7
 8001ba4:	0018      	movs	r0, r3
 8001ba6:	f7ff fad7 	bl	8001158 <HAL_RCCEx_PeriphCLKConfig>
 8001baa:	1e03      	subs	r3, r0, #0
 8001bac:	d001      	beq.n	8001bb2 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8001bae:	f000 f835 	bl	8001c1c <Error_Handler>
  }
}
 8001bb2:	46c0      	nop			; (mov r8, r8)
 8001bb4:	46bd      	mov	sp, r7
 8001bb6:	b019      	add	sp, #100	; 0x64
 8001bb8:	bd90      	pop	{r4, r7, pc}
	...

08001bbc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 8001bc0:	4b14      	ldr	r3, [pc, #80]	; (8001c14 <MX_USART2_UART_Init+0x58>)
 8001bc2:	4a15      	ldr	r2, [pc, #84]	; (8001c18 <MX_USART2_UART_Init+0x5c>)
 8001bc4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 8001bc6:	4b13      	ldr	r3, [pc, #76]	; (8001c14 <MX_USART2_UART_Init+0x58>)
 8001bc8:	2296      	movs	r2, #150	; 0x96
 8001bca:	0212      	lsls	r2, r2, #8
 8001bcc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001bce:	4b11      	ldr	r3, [pc, #68]	; (8001c14 <MX_USART2_UART_Init+0x58>)
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001bd4:	4b0f      	ldr	r3, [pc, #60]	; (8001c14 <MX_USART2_UART_Init+0x58>)
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001bda:	4b0e      	ldr	r3, [pc, #56]	; (8001c14 <MX_USART2_UART_Init+0x58>)
 8001bdc:	2200      	movs	r2, #0
 8001bde:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001be0:	4b0c      	ldr	r3, [pc, #48]	; (8001c14 <MX_USART2_UART_Init+0x58>)
 8001be2:	220c      	movs	r2, #12
 8001be4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001be6:	4b0b      	ldr	r3, [pc, #44]	; (8001c14 <MX_USART2_UART_Init+0x58>)
 8001be8:	2200      	movs	r2, #0
 8001bea:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001bec:	4b09      	ldr	r3, [pc, #36]	; (8001c14 <MX_USART2_UART_Init+0x58>)
 8001bee:	2200      	movs	r2, #0
 8001bf0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001bf2:	4b08      	ldr	r3, [pc, #32]	; (8001c14 <MX_USART2_UART_Init+0x58>)
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001bf8:	4b06      	ldr	r3, [pc, #24]	; (8001c14 <MX_USART2_UART_Init+0x58>)
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001bfe:	4b05      	ldr	r3, [pc, #20]	; (8001c14 <MX_USART2_UART_Init+0x58>)
 8001c00:	0018      	movs	r0, r3
 8001c02:	f7ff fba9 	bl	8001358 <HAL_UART_Init>
 8001c06:	1e03      	subs	r3, r0, #0
 8001c08:	d001      	beq.n	8001c0e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001c0a:	f000 f807 	bl	8001c1c <Error_Handler>
  }
}
 8001c0e:	46c0      	nop			; (mov r8, r8)
 8001c10:	46bd      	mov	sp, r7
 8001c12:	bd80      	pop	{r7, pc}
 8001c14:	20000024 	.word	0x20000024
 8001c18:	40004400 	.word	0x40004400

08001c1c <Error_Handler>:
  */



void Error_Handler(void)
{
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	af00      	add	r7, sp, #0
}
 8001c20:	46c0      	nop			; (mov r8, r8)
 8001c22:	46bd      	mov	sp, r7
 8001c24:	bd80      	pop	{r7, pc}
	...

08001c28 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	b082      	sub	sp, #8
 8001c2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c2e:	4b0f      	ldr	r3, [pc, #60]	; (8001c6c <HAL_MspInit+0x44>)
 8001c30:	699a      	ldr	r2, [r3, #24]
 8001c32:	4b0e      	ldr	r3, [pc, #56]	; (8001c6c <HAL_MspInit+0x44>)
 8001c34:	2101      	movs	r1, #1
 8001c36:	430a      	orrs	r2, r1
 8001c38:	619a      	str	r2, [r3, #24]
 8001c3a:	4b0c      	ldr	r3, [pc, #48]	; (8001c6c <HAL_MspInit+0x44>)
 8001c3c:	699b      	ldr	r3, [r3, #24]
 8001c3e:	2201      	movs	r2, #1
 8001c40:	4013      	ands	r3, r2
 8001c42:	607b      	str	r3, [r7, #4]
 8001c44:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c46:	4b09      	ldr	r3, [pc, #36]	; (8001c6c <HAL_MspInit+0x44>)
 8001c48:	69da      	ldr	r2, [r3, #28]
 8001c4a:	4b08      	ldr	r3, [pc, #32]	; (8001c6c <HAL_MspInit+0x44>)
 8001c4c:	2180      	movs	r1, #128	; 0x80
 8001c4e:	0549      	lsls	r1, r1, #21
 8001c50:	430a      	orrs	r2, r1
 8001c52:	61da      	str	r2, [r3, #28]
 8001c54:	4b05      	ldr	r3, [pc, #20]	; (8001c6c <HAL_MspInit+0x44>)
 8001c56:	69da      	ldr	r2, [r3, #28]
 8001c58:	2380      	movs	r3, #128	; 0x80
 8001c5a:	055b      	lsls	r3, r3, #21
 8001c5c:	4013      	ands	r3, r2
 8001c5e:	603b      	str	r3, [r7, #0]
 8001c60:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c62:	46c0      	nop			; (mov r8, r8)
 8001c64:	46bd      	mov	sp, r7
 8001c66:	b002      	add	sp, #8
 8001c68:	bd80      	pop	{r7, pc}
 8001c6a:	46c0      	nop			; (mov r8, r8)
 8001c6c:	40021000 	.word	0x40021000

08001c70 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	b08a      	sub	sp, #40	; 0x28
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c78:	2314      	movs	r3, #20
 8001c7a:	18fb      	adds	r3, r7, r3
 8001c7c:	0018      	movs	r0, r3
 8001c7e:	2314      	movs	r3, #20
 8001c80:	001a      	movs	r2, r3
 8001c82:	2100      	movs	r1, #0
 8001c84:	f000 f8ec 	bl	8001e60 <memset>
  if(huart->Instance==USART2)
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	4a1c      	ldr	r2, [pc, #112]	; (8001d00 <HAL_UART_MspInit+0x90>)
 8001c8e:	4293      	cmp	r3, r2
 8001c90:	d132      	bne.n	8001cf8 <HAL_UART_MspInit+0x88>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001c92:	4b1c      	ldr	r3, [pc, #112]	; (8001d04 <HAL_UART_MspInit+0x94>)
 8001c94:	69da      	ldr	r2, [r3, #28]
 8001c96:	4b1b      	ldr	r3, [pc, #108]	; (8001d04 <HAL_UART_MspInit+0x94>)
 8001c98:	2180      	movs	r1, #128	; 0x80
 8001c9a:	0289      	lsls	r1, r1, #10
 8001c9c:	430a      	orrs	r2, r1
 8001c9e:	61da      	str	r2, [r3, #28]
 8001ca0:	4b18      	ldr	r3, [pc, #96]	; (8001d04 <HAL_UART_MspInit+0x94>)
 8001ca2:	69da      	ldr	r2, [r3, #28]
 8001ca4:	2380      	movs	r3, #128	; 0x80
 8001ca6:	029b      	lsls	r3, r3, #10
 8001ca8:	4013      	ands	r3, r2
 8001caa:	613b      	str	r3, [r7, #16]
 8001cac:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cae:	4b15      	ldr	r3, [pc, #84]	; (8001d04 <HAL_UART_MspInit+0x94>)
 8001cb0:	695a      	ldr	r2, [r3, #20]
 8001cb2:	4b14      	ldr	r3, [pc, #80]	; (8001d04 <HAL_UART_MspInit+0x94>)
 8001cb4:	2180      	movs	r1, #128	; 0x80
 8001cb6:	0289      	lsls	r1, r1, #10
 8001cb8:	430a      	orrs	r2, r1
 8001cba:	615a      	str	r2, [r3, #20]
 8001cbc:	4b11      	ldr	r3, [pc, #68]	; (8001d04 <HAL_UART_MspInit+0x94>)
 8001cbe:	695a      	ldr	r2, [r3, #20]
 8001cc0:	2380      	movs	r3, #128	; 0x80
 8001cc2:	029b      	lsls	r3, r3, #10
 8001cc4:	4013      	ands	r3, r2
 8001cc6:	60fb      	str	r3, [r7, #12]
 8001cc8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001cca:	2114      	movs	r1, #20
 8001ccc:	187b      	adds	r3, r7, r1
 8001cce:	220c      	movs	r2, #12
 8001cd0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cd2:	187b      	adds	r3, r7, r1
 8001cd4:	2202      	movs	r2, #2
 8001cd6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cd8:	187b      	adds	r3, r7, r1
 8001cda:	2200      	movs	r2, #0
 8001cdc:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cde:	187b      	adds	r3, r7, r1
 8001ce0:	2200      	movs	r2, #0
 8001ce2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8001ce4:	187b      	adds	r3, r7, r1
 8001ce6:	2201      	movs	r2, #1
 8001ce8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cea:	187a      	adds	r2, r7, r1
 8001cec:	2390      	movs	r3, #144	; 0x90
 8001cee:	05db      	lsls	r3, r3, #23
 8001cf0:	0011      	movs	r1, r2
 8001cf2:	0018      	movs	r0, r3
 8001cf4:	f7fe fb8e 	bl	8000414 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001cf8:	46c0      	nop			; (mov r8, r8)
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	b00a      	add	sp, #40	; 0x28
 8001cfe:	bd80      	pop	{r7, pc}
 8001d00:	40004400 	.word	0x40004400
 8001d04:	40021000 	.word	0x40021000

08001d08 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001d0c:	46c0      	nop			; (mov r8, r8)
 8001d0e:	46bd      	mov	sp, r7
 8001d10:	bd80      	pop	{r7, pc}

08001d12 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d12:	b580      	push	{r7, lr}
 8001d14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d16:	e7fe      	b.n	8001d16 <HardFault_Handler+0x4>

08001d18 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001d1c:	46c0      	nop			; (mov r8, r8)
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	bd80      	pop	{r7, pc}

08001d22 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001d22:	b580      	push	{r7, lr}
 8001d24:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001d26:	46c0      	nop			; (mov r8, r8)
 8001d28:	46bd      	mov	sp, r7
 8001d2a:	bd80      	pop	{r7, pc}

08001d2c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001d30:	f7fe faa6 	bl	8000280 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001d34:	46c0      	nop			; (mov r8, r8)
 8001d36:	46bd      	mov	sp, r7
 8001d38:	bd80      	pop	{r7, pc}
	...

08001d3c <SystemInit>:
  *         Initialize the default HSI clock source, vector table location and the PLL configuration is reset.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001U;
 8001d40:	4b1a      	ldr	r3, [pc, #104]	; (8001dac <SystemInit+0x70>)
 8001d42:	681a      	ldr	r2, [r3, #0]
 8001d44:	4b19      	ldr	r3, [pc, #100]	; (8001dac <SystemInit+0x70>)
 8001d46:	2101      	movs	r1, #1
 8001d48:	430a      	orrs	r2, r1
 8001d4a:	601a      	str	r2, [r3, #0]
#if defined (STM32F051x8) || defined (STM32F058x8)
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE and MCOSEL[2:0] bits */
  RCC->CFGR &= (uint32_t)0xF8FFB80CU;
#else
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE, MCOSEL[2:0], MCOPRE[2:0] and PLLNODIV bits */
  RCC->CFGR &= (uint32_t)0x08FFB80CU;
 8001d4c:	4b17      	ldr	r3, [pc, #92]	; (8001dac <SystemInit+0x70>)
 8001d4e:	685a      	ldr	r2, [r3, #4]
 8001d50:	4b16      	ldr	r3, [pc, #88]	; (8001dac <SystemInit+0x70>)
 8001d52:	4917      	ldr	r1, [pc, #92]	; (8001db0 <SystemInit+0x74>)
 8001d54:	400a      	ands	r2, r1
 8001d56:	605a      	str	r2, [r3, #4]
#endif /* STM32F051x8 or STM32F058x8 */
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFFU;
 8001d58:	4b14      	ldr	r3, [pc, #80]	; (8001dac <SystemInit+0x70>)
 8001d5a:	681a      	ldr	r2, [r3, #0]
 8001d5c:	4b13      	ldr	r3, [pc, #76]	; (8001dac <SystemInit+0x70>)
 8001d5e:	4915      	ldr	r1, [pc, #84]	; (8001db4 <SystemInit+0x78>)
 8001d60:	400a      	ands	r2, r1
 8001d62:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 8001d64:	4b11      	ldr	r3, [pc, #68]	; (8001dac <SystemInit+0x70>)
 8001d66:	681a      	ldr	r2, [r3, #0]
 8001d68:	4b10      	ldr	r3, [pc, #64]	; (8001dac <SystemInit+0x70>)
 8001d6a:	4913      	ldr	r1, [pc, #76]	; (8001db8 <SystemInit+0x7c>)
 8001d6c:	400a      	ands	r2, r1
 8001d6e:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  RCC->CFGR &= (uint32_t)0xFFC0FFFFU;
 8001d70:	4b0e      	ldr	r3, [pc, #56]	; (8001dac <SystemInit+0x70>)
 8001d72:	685a      	ldr	r2, [r3, #4]
 8001d74:	4b0d      	ldr	r3, [pc, #52]	; (8001dac <SystemInit+0x70>)
 8001d76:	4911      	ldr	r1, [pc, #68]	; (8001dbc <SystemInit+0x80>)
 8001d78:	400a      	ands	r2, r1
 8001d7a:	605a      	str	r2, [r3, #4]

  /* Reset PREDIV[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0U;
 8001d7c:	4b0b      	ldr	r3, [pc, #44]	; (8001dac <SystemInit+0x70>)
 8001d7e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001d80:	4b0a      	ldr	r3, [pc, #40]	; (8001dac <SystemInit+0x70>)
 8001d82:	210f      	movs	r1, #15
 8001d84:	438a      	bics	r2, r1
 8001d86:	62da      	str	r2, [r3, #44]	; 0x2c

#if defined (STM32F072xB) || defined (STM32F078xx)
  /* Reset USART2SW[1:0], USART1SW[1:0], I2C1SW, CECSW, USBSW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFFCFE2CU;
 8001d88:	4b08      	ldr	r3, [pc, #32]	; (8001dac <SystemInit+0x70>)
 8001d8a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001d8c:	4b07      	ldr	r3, [pc, #28]	; (8001dac <SystemInit+0x70>)
 8001d8e:	490c      	ldr	r1, [pc, #48]	; (8001dc0 <SystemInit+0x84>)
 8001d90:	400a      	ands	r2, r1
 8001d92:	631a      	str	r2, [r3, #48]	; 0x30
#else
 #warning "No target selected"
#endif

  /* Reset HSI14 bit */
  RCC->CR2 &= (uint32_t)0xFFFFFFFEU;
 8001d94:	4b05      	ldr	r3, [pc, #20]	; (8001dac <SystemInit+0x70>)
 8001d96:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001d98:	4b04      	ldr	r3, [pc, #16]	; (8001dac <SystemInit+0x70>)
 8001d9a:	2101      	movs	r1, #1
 8001d9c:	438a      	bics	r2, r1
 8001d9e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 8001da0:	4b02      	ldr	r3, [pc, #8]	; (8001dac <SystemInit+0x70>)
 8001da2:	2200      	movs	r2, #0
 8001da4:	609a      	str	r2, [r3, #8]

}
 8001da6:	46c0      	nop			; (mov r8, r8)
 8001da8:	46bd      	mov	sp, r7
 8001daa:	bd80      	pop	{r7, pc}
 8001dac:	40021000 	.word	0x40021000
 8001db0:	08ffb80c 	.word	0x08ffb80c
 8001db4:	fef6ffff 	.word	0xfef6ffff
 8001db8:	fffbffff 	.word	0xfffbffff
 8001dbc:	ffc0ffff 	.word	0xffc0ffff
 8001dc0:	fffcfe2c 	.word	0xfffcfe2c

08001dc4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001dc4:	480d      	ldr	r0, [pc, #52]	; (8001dfc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001dc6:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001dc8:	480d      	ldr	r0, [pc, #52]	; (8001e00 <LoopForever+0x6>)
  ldr r1, =_edata
 8001dca:	490e      	ldr	r1, [pc, #56]	; (8001e04 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001dcc:	4a0e      	ldr	r2, [pc, #56]	; (8001e08 <LoopForever+0xe>)
  movs r3, #0
 8001dce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001dd0:	e002      	b.n	8001dd8 <LoopCopyDataInit>

08001dd2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001dd2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001dd4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001dd6:	3304      	adds	r3, #4

08001dd8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001dd8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001dda:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ddc:	d3f9      	bcc.n	8001dd2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001dde:	4a0b      	ldr	r2, [pc, #44]	; (8001e0c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001de0:	4c0b      	ldr	r4, [pc, #44]	; (8001e10 <LoopForever+0x16>)
  movs r3, #0
 8001de2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001de4:	e001      	b.n	8001dea <LoopFillZerobss>

08001de6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001de6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001de8:	3204      	adds	r2, #4

08001dea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001dea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001dec:	d3fb      	bcc.n	8001de6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8001dee:	f7ff ffa5 	bl	8001d3c <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8001df2:	f000 f811 	bl	8001e18 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001df6:	f7ff fe1b 	bl	8001a30 <main>

08001dfa <LoopForever>:

LoopForever:
    b LoopForever
 8001dfa:	e7fe      	b.n	8001dfa <LoopForever>
  ldr   r0, =_estack
 8001dfc:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 8001e00:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001e04:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 8001e08:	08001ec8 	.word	0x08001ec8
  ldr r2, =_sbss
 8001e0c:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 8001e10:	20000094 	.word	0x20000094

08001e14 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001e14:	e7fe      	b.n	8001e14 <ADC1_COMP_IRQHandler>
	...

08001e18 <__libc_init_array>:
 8001e18:	b570      	push	{r4, r5, r6, lr}
 8001e1a:	2600      	movs	r6, #0
 8001e1c:	4d0c      	ldr	r5, [pc, #48]	; (8001e50 <__libc_init_array+0x38>)
 8001e1e:	4c0d      	ldr	r4, [pc, #52]	; (8001e54 <__libc_init_array+0x3c>)
 8001e20:	1b64      	subs	r4, r4, r5
 8001e22:	10a4      	asrs	r4, r4, #2
 8001e24:	42a6      	cmp	r6, r4
 8001e26:	d109      	bne.n	8001e3c <__libc_init_array+0x24>
 8001e28:	2600      	movs	r6, #0
 8001e2a:	f000 f821 	bl	8001e70 <_init>
 8001e2e:	4d0a      	ldr	r5, [pc, #40]	; (8001e58 <__libc_init_array+0x40>)
 8001e30:	4c0a      	ldr	r4, [pc, #40]	; (8001e5c <__libc_init_array+0x44>)
 8001e32:	1b64      	subs	r4, r4, r5
 8001e34:	10a4      	asrs	r4, r4, #2
 8001e36:	42a6      	cmp	r6, r4
 8001e38:	d105      	bne.n	8001e46 <__libc_init_array+0x2e>
 8001e3a:	bd70      	pop	{r4, r5, r6, pc}
 8001e3c:	00b3      	lsls	r3, r6, #2
 8001e3e:	58eb      	ldr	r3, [r5, r3]
 8001e40:	4798      	blx	r3
 8001e42:	3601      	adds	r6, #1
 8001e44:	e7ee      	b.n	8001e24 <__libc_init_array+0xc>
 8001e46:	00b3      	lsls	r3, r6, #2
 8001e48:	58eb      	ldr	r3, [r5, r3]
 8001e4a:	4798      	blx	r3
 8001e4c:	3601      	adds	r6, #1
 8001e4e:	e7f2      	b.n	8001e36 <__libc_init_array+0x1e>
 8001e50:	08001ec0 	.word	0x08001ec0
 8001e54:	08001ec0 	.word	0x08001ec0
 8001e58:	08001ec0 	.word	0x08001ec0
 8001e5c:	08001ec4 	.word	0x08001ec4

08001e60 <memset>:
 8001e60:	0003      	movs	r3, r0
 8001e62:	1812      	adds	r2, r2, r0
 8001e64:	4293      	cmp	r3, r2
 8001e66:	d100      	bne.n	8001e6a <memset+0xa>
 8001e68:	4770      	bx	lr
 8001e6a:	7019      	strb	r1, [r3, #0]
 8001e6c:	3301      	adds	r3, #1
 8001e6e:	e7f9      	b.n	8001e64 <memset+0x4>

08001e70 <_init>:
 8001e70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001e72:	46c0      	nop			; (mov r8, r8)
 8001e74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001e76:	bc08      	pop	{r3}
 8001e78:	469e      	mov	lr, r3
 8001e7a:	4770      	bx	lr

08001e7c <_fini>:
 8001e7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001e7e:	46c0      	nop			; (mov r8, r8)
 8001e80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001e82:	bc08      	pop	{r3}
 8001e84:	469e      	mov	lr, r3
 8001e86:	4770      	bx	lr
