Date: 14th April 2025
Date Modified: 14th April 2025
File Folder: Week 9
#hwsw

```ad-abstract
title: Information
collapse: open

**Name**: Ethan Berei
**Due**: April 16th, 2025

```

# VLSI: Clock Skew and Noise Margins under VDD Scaling

## Clock Skew

### Introduction

### Case Studies

### Solutions & Mitigation Techniques

## Noise Margins

### Introduction

### Case Studies

### Solutions & Mitigation Techniques

## Conclusion

## Resources

[A] S. A. Beheshti-Shirazi _et al._, “[[A Reinforced Learning Solution for Clock Skew Engineering to Reduce Peak Current and IR Drop]],” _Proceedings of the 2021 Great Lakes Symposium on VLSI_, pp. 181–187, Jun. 2021. doi:10.1145/3453688.3461754
[B] B. Eghbalkhah, M. Kamal, A. Afzali-Kusha, M. B. Ghaznavi-Ghoushchi, and M. Pedram, “[[CSAM - A Clock Skew-Aware Aging Mitigation Technique]],” _Microelectronics Reliability_, vol. 55, no. 1, pp. 282–290, Jan. 2015. doi:10.1016/j.microrel.2014.09.033
[C] R. Islam and M. R. Guthaus, “[[Low-Power Clock Distribution Using a Current-Pulsed Clocked Flip-Flop]],” _IEEE Transactions on Circuits and Systems I: Regular Papers_, vol. 62, no. 4, pp. 1156–1164, Apr. 2015. doi:10.1109/tcsi.2015.2402938









