# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../ldtv.srcs/sources_1/bd/design_1/ipshared/4868" \
"ws2811_sim_time_synth.v" \

# Do not sort compile order
nosort
