# ğŸ—ï¸ ARCHITECTURE DIAGRAMS & VISUAL GUIDE
## 4-Bit Processor - Complete Visual Reference

---

## ğŸ“ SYSTEM BLOCK DIAGRAM

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    SIMPLE4_PROC (Top Level)                      â”‚
â”‚                                                                   â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                                                    â”‚
â”‚  â”‚    PC    â”‚ Program Counter (4-bit)                           â”‚
â”‚  â”‚  [3:0]   â”‚ â”                                                 â”‚
â”‚  â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”˜ â”‚ Increments in FETCH state                       â”‚
â”‚       â”‚       â”‚ Controlled by FSM (pc_inc)                       â”‚
â”‚       â”‚       â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”             â”‚
â”‚       â”‚ pc                                         â”‚             â”‚
â”‚       â†“                                            â”‚             â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                               â”‚             â”‚
â”‚  â”‚   ADDR MUX      â”‚ ram_addr_sel                  â”‚             â”‚
â”‚  â”‚  (0=PC, 1=op1)  â”‚â†â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”       â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”˜                               â”‚     â”‚       â”‚
â”‚           â”‚ ram_addr                                â”‚     â”‚       â”‚
â”‚           â†“                                         â”‚     â”‚       â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                             â”‚     â”‚       â”‚
â”‚  â”‚   RAM 16x4 SYNC    â”‚                             â”‚     â”‚       â”‚
â”‚  â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚  ram_csn, ram_rwn          â”‚     â”‚       â”‚
â”‚  â”‚  â”‚ mem[0..15]   â”‚  â”‚â†â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”   â”‚
â”‚  â”‚  â”‚  4-bit words â”‚  â”‚                             â”‚     â”‚   â”‚   â”‚
â”‚  â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚                             â”‚     â”‚   â”‚   â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                             â”‚     â”‚   â”‚   â”‚
â”‚             â”‚ ram_dataout (4-bit)                   â”‚     â”‚   â”‚   â”‚
â”‚             â†“                                        â”‚     â”‚   â”‚   â”‚
â”‚       â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                                  â”‚     â”‚   â”‚   â”‚
â”‚       â”‚   ALU    â”‚  alu_a â† ram_dataout            â”‚     â”‚   â”‚   â”‚
â”‚       â”‚  4-bit   â”‚  alu_b â† op2                     â”‚     â”‚   â”‚   â”‚
â”‚       â”‚          â”‚  alu_s[2:0] â†â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚     â”‚   â”‚   â”‚
â”‚       â”‚  â”Œâ”€â”€â”€â”€â”€â” â”‚  alu_cin â†â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚ â”‚     â”‚   â”‚   â”‚
â”‚       â”‚  â”‚ ADD â”‚ â”‚                             â”‚   â”‚ â”‚     â”‚   â”‚   â”‚
â”‚       â”‚  â”‚ XOR â”‚ â”‚                             â”‚   â”‚ â”‚     â”‚   â”‚   â”‚
â”‚       â”‚  â”‚ ... â”‚ â”‚                             â”‚   â”‚ â”‚     â”‚   â”‚   â”‚
â”‚       â”‚  â””â”€â”€â”€â”€â”€â”˜ â”‚                             â”‚   â”‚ â”‚     â”‚   â”‚   â”‚
â”‚       â””â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”˜                             â”‚   â”‚ â”‚     â”‚   â”‚   â”‚
â”‚             â”‚ alu_f (4-bit)                    â”‚   â”‚ â”‚     â”‚   â”‚   â”‚
â”‚             â†“                                  â”‚   â”‚ â”‚     â”‚   â”‚   â”‚
â”‚       â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                             â”‚   â”‚ â”‚     â”‚   â”‚   â”‚
â”‚       â”‚ ALU REG  â”‚                             â”‚   â”‚ â”‚     â”‚   â”‚   â”‚
â”‚       â”‚  4-bit   â”‚  Synchronized outputs       â”‚   â”‚ â”‚     â”‚   â”‚   â”‚
â”‚       â”‚  â”Œâ”€â”€â”€â”€â”  â”‚  (posedge clk)             â”‚   â”‚ â”‚     â”‚   â”‚   â”‚
â”‚       â”‚  â”‚ FF â”‚  â”‚                             â”‚   â”‚ â”‚     â”‚   â”‚   â”‚
â”‚       â”‚  â””â”€â”€â”€â”€â”˜  â”‚                             â”‚   â”‚ â”‚     â”‚   â”‚   â”‚
â”‚       â””â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”˜                             â”‚   â”‚ â”‚     â”‚   â”‚   â”‚
â”‚             â”‚ alu_f_reg                        â”‚   â”‚ â”‚     â”‚   â”‚   â”‚
â”‚             â†“                                  â”‚   â”‚ â”‚     â”‚   â”‚   â”‚
â”‚       â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                         â”‚   â”‚ â”‚     â”‚   â”‚   â”‚
â”‚       â”‚  DATA MUX    â”‚ ram_data_sel            â”‚   â”‚ â”‚     â”‚   â”‚   â”‚
â”‚       â”‚(0=op2, 1=ALU)â”‚â†â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”¼â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”¼â”€â” â”‚
â”‚       â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”˜                         â”‚   â”‚ â”‚     â”‚   â”‚ â”‚ â”‚
â”‚              â”‚ ram_datain                      â”‚   â”‚ â”‚     â”‚   â”‚ â”‚ â”‚
â”‚              â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚ â”‚     â”‚   â”‚ â”‚ â”‚
â”‚                                                    â”‚ â”‚     â”‚   â”‚ â”‚ â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”      â”‚ â”‚     â”‚   â”‚ â”‚ â”‚
â”‚  â”‚         DECODER FSM (Control Unit)        â”‚      â”‚ â”‚     â”‚   â”‚ â”‚ â”‚
â”‚  â”‚                                           â”‚      â”‚ â”‚     â”‚   â”‚ â”‚ â”‚
â”‚  â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚      â”‚ â”‚     â”‚   â”‚ â”‚ â”‚
â”‚  â”‚  â”‚  State Register                    â”‚  â”‚      â”‚ â”‚     â”‚   â”‚ â”‚ â”‚
â”‚  â”‚  â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”                          â”‚  â”‚      â”‚ â”‚     â”‚   â”‚ â”‚ â”‚
â”‚  â”‚  â”‚  â”‚ INIT â”‚                          â”‚  â”‚      â”‚ â”‚     â”‚   â”‚ â”‚ â”‚
â”‚  â”‚  â”‚  â””â”€â”€â”€â”¬â”€â”€â”˜                          â”‚  â”‚      â”‚ â”‚     â”‚   â”‚ â”‚ â”‚
â”‚  â”‚  â”‚      â†“                              â”‚  â”‚      â”‚ â”‚     â”‚   â”‚ â”‚ â”‚
â”‚  â”‚  â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”                         â”‚  â”‚      â”‚ â”‚     â”‚   â”‚ â”‚ â”‚
â”‚  â”‚  â”‚  â”‚ FETCH â”‚ â†â”€â”                     â”‚  â”‚      â”‚ â”‚     â”‚   â”‚ â”‚ â”‚
â”‚  â”‚  â”‚  â””â”€â”€â”€â”¬â”€â”€â”€â”˜   â”‚                     â”‚  â”‚      â”‚ â”‚     â”‚   â”‚ â”‚ â”‚
â”‚  â”‚  â”‚      â†“       â”‚                     â”‚  â”‚      â”‚ â”‚     â”‚   â”‚ â”‚ â”‚
â”‚  â”‚  â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”    â”‚                     â”‚  â”‚      â”‚ â”‚     â”‚   â”‚ â”‚ â”‚
â”‚  â”‚  â”‚  â”‚ LOAD â”‚    â”‚                     â”‚  â”‚      â”‚ â”‚     â”‚   â”‚ â”‚ â”‚
â”‚  â”‚  â”‚  â””â”€â”€â”€â”¬â”€â”€â”˜    â”‚                     â”‚  â”‚      â”‚ â”‚     â”‚   â”‚ â”‚ â”‚
â”‚  â”‚  â”‚      â†“       â”‚                     â”‚  â”‚      â”‚ â”‚     â”‚   â”‚ â”‚ â”‚
â”‚  â”‚  â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚                     â”‚  â”‚      â”‚ â”‚     â”‚   â”‚ â”‚ â”‚
â”‚  â”‚  â”‚  â”‚ EXECUTE â”‚ â”‚                     â”‚  â”‚      â”‚ â”‚     â”‚   â”‚ â”‚ â”‚
â”‚  â”‚  â”‚  â””â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”˜ â”‚                     â”‚  â”‚      â”‚ â”‚     â”‚   â”‚ â”‚ â”‚
â”‚  â”‚  â”‚      â†“       â”‚                     â”‚  â”‚      â”‚ â”‚     â”‚   â”‚ â”‚ â”‚
â”‚  â”‚  â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”    â”‚                     â”‚  â”‚      â”‚ â”‚     â”‚   â”‚ â”‚ â”‚
â”‚  â”‚  â”‚  â”‚STORE â”‚â”€â”€â”€â”€â”˜                     â”‚  â”‚      â”‚ â”‚     â”‚   â”‚ â”‚ â”‚
â”‚  â”‚  â”‚  â””â”€â”€â”€â”€â”€â”€â”˜                          â”‚  â”‚      â”‚ â”‚     â”‚   â”‚ â”‚ â”‚
â”‚  â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚      â”‚ â”‚     â”‚   â”‚ â”‚ â”‚
â”‚  â”‚                                           â”‚      â”‚ â”‚     â”‚   â”‚ â”‚ â”‚
â”‚  â”‚  Instruction[10:0] â†â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚ â”‚     â”‚   â”‚ â”‚ â”‚
â”‚  â”‚                                           â”‚    â”‚ â”‚ â”‚     â”‚   â”‚ â”‚ â”‚
â”‚  â”‚  Control Outputs:                         â”‚    â”‚ â”‚ â”‚     â”‚   â”‚ â”‚ â”‚
â”‚  â”‚    ram_csn    â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”¼â”€â”¼â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”¼â”€â”˜ â”‚
â”‚  â”‚    ram_rwn    â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”¼â”€â”¼â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”˜   â”‚
â”‚  â”‚    ram_addr_sel â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”¼â”€â”¼â”€â”¼â”€â”€â”€â”€â”€â”˜       â”‚
â”‚  â”‚    ram_data_sel â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”¼â”€â”¼â”€â”˜             â”‚
â”‚  â”‚    alu_s[2:0] â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”¼â”€â”˜               â”‚
â”‚  â”‚    alu_cin    â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”˜                 â”‚
â”‚  â”‚    pc_inc     â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                      â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
â”‚                                                                       â”‚
â”‚  Inputs:  clk, reset_n                                               â”‚
â”‚  Outputs: (none - internal system)                                   â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## ğŸ”„ FSM STATE TRANSITION DIAGRAM

```
                    reset_n = 0
                         â”‚
                         â†“
                    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”
                    â”‚  INIT   â”‚ Initialize all registers
                    â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”˜ PC â† 0, state registers â† 0
                         â”‚ reset_n = 1
                         â†“
        â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
        â”‚                               â”‚
        â”‚         â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”          â”‚
        â””â”€â”€â”€â”€â”€â”€â”€â”€â†’â”‚  FETCH   â”‚          â”‚ Loop for each
                  â””â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”˜          â”‚ instruction
                        â”‚ Always        â”‚
                        â†“               â”‚
                  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”          â”‚
                  â”‚   LOAD   â”‚          â”‚
                  â””â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”˜          â”‚
                        â”‚ Always        â”‚
                        â†“               â”‚
                  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”          â”‚
                  â”‚ EXECUTE  â”‚          â”‚
                  â””â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”˜          â”‚
                        â”‚ Always        â”‚
                        â†“               â”‚
                  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”          â”‚
                  â”‚  STORE   â”‚          â”‚
                  â””â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”˜          â”‚
                        â”‚ Always        â”‚
                        â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

State Details:
â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•
INIT:    System reset, all registers cleared
         Duration: 1 clock cycle

FETCH:   Read instruction from RAM[PC]
         PC â† PC + 1
         Duration: 1 clock cycle

LOAD:    Read operand from RAM[op1]
         ALU inputs prepared
         Duration: 1 clock cycle

EXECUTE: ALU performs operation based on opcode
         Result computed but not yet stored
         Duration: 1 clock cycle

STORE:   Write ALU result to RAM[op1]
         Instruction complete, return to FETCH
         Duration: 1 clock cycle
â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•
```

---

## ğŸ§® ALU INTERNAL STRUCTURE

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    ALU_4B Module                          â”‚
â”‚                                                           â”‚
â”‚  Inputs:                  Control:                        â”‚
â”‚  A[3:0] â”€â”€â”€â”€â”            S[2:0] â”€â”€â†’ Operation Select    â”‚
â”‚  B[3:0] â”€â”€â”€â”€â”¤            Cin â”€â”€â”€â”€â”€â†’ Carry In             â”‚
â”‚             â”‚                                             â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚  â”‚                                                    â”‚   â”‚
â”‚  â”‚         â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                    â”‚   â”‚
â”‚  â”‚         â”‚   B Preprocessor   â”‚                    â”‚   â”‚
â”‚  â”‚         â”‚  (for subtraction) â”‚                    â”‚   â”‚
â”‚  â”‚         â”‚                    â”‚                    â”‚   â”‚
â”‚  â”‚   B â”€â”€â”€â†’â”‚  B_mux = (S==010)  â”‚                    â”‚   â”‚
â”‚  â”‚         â”‚    ? ~B : B        â”‚                    â”‚   â”‚
â”‚  â”‚         â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                    â”‚   â”‚
â”‚  â”‚                   â”‚ B_mux[3:0]                    â”‚   â”‚
â”‚  â”‚                   â†“                               â”‚   â”‚
â”‚  â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”           â”‚   â”‚
â”‚  â”‚   â”‚      4-BIT RIPPLE CARRY ADDER     â”‚           â”‚   â”‚
â”‚  â”‚   â”‚                                   â”‚           â”‚   â”‚
â”‚  â”‚   â”‚  â”Œâ”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”  â”‚           â”‚   â”‚
â”‚  â”‚ Aâ”€â”¼â”€â†’â”‚FA0 â”‚â”€â†’â”‚FA1 â”‚â”€â†’â”‚FA2 â”‚â”€â†’â”‚FA3 â”‚â”€â”€â”¼â”€â†’ Cout   â”‚   â”‚
â”‚  â”‚   â”‚  â”‚    â”‚  â”‚    â”‚  â”‚    â”‚  â”‚    â”‚  â”‚           â”‚   â”‚
â”‚  â”‚ Bâ”€â”¼â”€â†’â”‚    â”‚  â”‚    â”‚  â”‚    â”‚  â”‚    â”‚  â”‚           â”‚   â”‚
â”‚  â”‚   â”‚  â””â”€â”¬â”€â”€â”˜  â””â”€â”¬â”€â”€â”˜  â””â”€â”¬â”€â”€â”˜  â””â”€â”¬â”€â”€â”˜  â”‚           â”‚   â”‚
â”‚  â”‚   â”‚    â”‚c0    â”‚c1    â”‚c2    â”‚c3      â”‚           â”‚   â”‚
â”‚  â”‚   â”‚    â†“      â†“      â†“      â†“        â”‚           â”‚   â”‚
â”‚  â”‚   â”‚   S[0]   S[1]   S[2]   S[3]      â”‚           â”‚   â”‚
â”‚  â”‚   â”‚                                   â”‚           â”‚   â”‚
â”‚  â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜           â”‚   â”‚
â”‚  â”‚                   â”‚ adder_result[3:0]             â”‚   â”‚
â”‚  â”‚                   â†“                               â”‚   â”‚
â”‚  â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”           â”‚   â”‚
â”‚  â”‚   â”‚      4Ã— XOR_1B INSTANCES         â”‚           â”‚   â”‚
â”‚  â”‚   â”‚                                   â”‚           â”‚   â”‚
â”‚  â”‚   â”‚  A[0]â”€â”  A[1]â”€â”  A[2]â”€â”  A[3]â”€â”  â”‚           â”‚   â”‚
â”‚  â”‚   â”‚  B[0]â”€â”¤  B[1]â”€â”¤  B[2]â”€â”¤  B[3]â”€â”¤  â”‚           â”‚   â”‚
â”‚  â”‚   â”‚       â†“       â†“       â†“       â†“  â”‚           â”‚   â”‚
â”‚  â”‚   â”‚    â”Œâ”€â”€â”€â”€â” â”Œâ”€â”€â”€â”€â” â”Œâ”€â”€â”€â”€â” â”Œâ”€â”€â”€â”€â”  â”‚           â”‚   â”‚
â”‚  â”‚   â”‚    â”‚XOR0â”‚ â”‚XOR1â”‚ â”‚XOR2â”‚ â”‚XOR3â”‚  â”‚           â”‚   â”‚
â”‚  â”‚   â”‚    â””â”€â”¬â”€â”€â”˜ â””â”€â”¬â”€â”€â”˜ â””â”€â”¬â”€â”€â”˜ â””â”€â”¬â”€â”€â”˜  â”‚           â”‚   â”‚
â”‚  â”‚   â”‚      â””â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”˜      â”‚           â”‚   â”‚
â”‚  â”‚   â”‚         xor_result[3:0]          â”‚           â”‚   â”‚
â”‚  â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜           â”‚   â”‚
â”‚  â”‚                   â†“                               â”‚   â”‚
â”‚  â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”           â”‚   â”‚
â”‚  â”‚   â”‚      OPERATION MUX (case S)       â”‚           â”‚   â”‚
â”‚  â”‚   â”‚                                   â”‚           â”‚   â”‚
â”‚  â”‚   â”‚  000: F = A                       â”‚           â”‚   â”‚
â”‚  â”‚   â”‚  001: F = adder_result            â”‚           â”‚   â”‚
â”‚  â”‚   â”‚  010: F = adder_result (sub)      â”‚           â”‚   â”‚
â”‚  â”‚   â”‚  011: F = A & B                   â”‚           â”‚   â”‚
â”‚  â”‚   â”‚  100: F = A | B                   â”‚           â”‚   â”‚
â”‚  â”‚   â”‚  101: F = xor_result              â”‚           â”‚   â”‚
â”‚  â”‚   â”‚  110: F = ~A                      â”‚           â”‚   â”‚
â”‚  â”‚   â”‚                                   â”‚           â”‚   â”‚
â”‚  â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜           â”‚   â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                      â†“                                   â”‚
â”‚  Outputs:     F[3:0] â”€â”€â†’ Result                         â”‚
â”‚               Cout â”€â”€â”€â”€â†’ Carry Out                       â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## ğŸ”Œ DATA PATH TIMING (One Instruction)

```
Cycle:     N        N+1       N+2       N+3       N+4
         â”Œâ”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”
Clock:   â”‚  â”‚  â”‚  â”‚  â”‚  â”‚  â”‚  â”‚  â”‚  â”‚  â”‚  â”‚  â”‚  â”‚  â”‚
         â””â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”˜

State:    FETCH     LOAD    EXECUTE   STORE    FETCH
         â”€â”€â”€â”€â”€â”€â”€   â”€â”€â”€â”€â”€â”€â”€  â”€â”€â”€â”€â”€â”€â”€   â”€â”€â”€â”€â”€â”€â”€  â”€â”€â”€â”€â”€â”€â”€

PC:      0 â”€â”€â”€â”€â†’ 1 â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â†’ 2
         (inc)

RAM      RD[PC=0] RD[op1=4]  IDLE    WR[op1=4] RD[PC=1]
Address: â”€ PC â”€â”€  â”€ op1 â”€â”€  â”€â”€â”€â”€â”€â”€â”€ â”€ op1 â”€â”€  â”€ PC â”€â”€

RAM      Instr=   Operand=   â”€â”€â”€â”€â”€   ALU_out=  Instr=
Data:    0x146    5          â”€â”€â”€â”€â”€   11        next

ALU      IDLE     IDLE      5+6=11   HOLD     IDLE
         â”€â”€â”€â”€â”€    â”€â”€â”€â”€â”€     (Compute) â”€â”€â”€â”€â”€    â”€â”€â”€â”€â”€

Instr    â”€â”€â”€â”€â”€    0x146     0x146     0x146   next
Reg:              (latched) (held)    (held)

Signals:
ram_csn  0         0         1         0        0
ram_rwn  1         1         1         0        1
addr_sel 0(PC)     1(op1)    X         1(op1)   0(PC)
data_sel X         X         X         1(ALU)   X
alu_s    000       000       001(ADD)  001      000
pc_inc   1         0         0         0        1

Legend:
â”€â”€â”€â”€â”€ : No change
â”€â”€â†’   : Transition
RD    : Read operation
WR    : Write operation
```

---

## ğŸ’¾ MEMORY ACCESS PATTERNS

### Read Access (LOAD state)
```
       â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
       â”‚      Processor      â”‚
       â”‚                     â”‚
       â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”     â”‚
       â”‚  â”‚ Decoder    â”‚     â”‚
       â”‚  â”‚ FSM        â”‚     â”‚
       â”‚  â””â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”˜     â”‚
       â”‚        â”‚ Control    â”‚
       â”‚        â†“            â”‚
       â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”‚
Time   â”‚  â”‚             â”‚    â”‚
  â”‚    â”‚  â”‚    RAM      â”‚    â”‚
  â”‚    â”‚  â”‚             â”‚    â”‚
  â†“    â”‚  â””â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”˜    â”‚
       â”‚        â”‚            â”‚
       â””â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                â”‚
                â†“
          Data to ALU

Timeline:
T0: Address stable (op1)
T1: csn=0, rwn=1 (enable read)
T2: Clock edge â†’ Data latched in RAM output register
T3: Data available on ram_dataout
T4: ALU uses data
```

### Write Access (STORE state)
```
       â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
       â”‚      Processor      â”‚
       â”‚                     â”‚
       â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”     â”‚
       â”‚  â”‚ ALU_REG    â”‚     â”‚
       â”‚  â”‚ (Result)   â”‚     â”‚
       â”‚  â””â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”˜     â”‚
       â”‚        â”‚ alu_f_reg  â”‚
       â”‚        â†“            â”‚
Time   â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”‚
  â”‚    â”‚  â”‚             â”‚    â”‚
  â”‚    â”‚  â”‚    RAM      â”‚    â”‚
  â†“    â”‚  â”‚             â”‚    â”‚
       â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â”‚
       â”‚                     â”‚
       â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

Timeline:
T0: Address stable (op1)
T1: Data stable (alu_f_reg)
T2: csn=0, rwn=0 (enable write)
T3: Clock edge â†’ Data written to mem[op1]
T4: Write complete
```

---

## ğŸ¯ INSTRUCTION EXECUTION FLOW

### Example: ADD 0x4, 0x6

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  INSTRUCTION: 00101000110                                â”‚
â”‚  Decoded as: ADD mem[4], 6                               â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

CYCLE 1: FETCH
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ 1. PC points to instruction address   â”‚
â”‚    PC = 1                              â”‚
â”‚                                        â”‚
â”‚ 2. RAM read at address PC              â”‚
â”‚    ram_addr = PC = 1                   â”‚
â”‚    ram_csn = 0, ram_rwn = 1            â”‚
â”‚                                        â”‚
â”‚ 3. Instruction loaded (from pre-load)  â”‚
â”‚    instruction_reg = 00101000110       â”‚
â”‚                                        â”‚
â”‚ 4. PC incremented                      â”‚
â”‚    PC = PC + 1 = 2                     â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

CYCLE 2: LOAD
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ 1. Decode instruction                  â”‚
â”‚    opcode = 001 (ADD)                  â”‚
â”‚    op1 = 0100 (4)                      â”‚
â”‚    op2 = 0110 (6)                      â”‚
â”‚                                        â”‚
â”‚ 2. Read operand from memory            â”‚
â”‚    ram_addr = op1 = 4                  â”‚
â”‚    ram_csn = 0, ram_rwn = 1            â”‚
â”‚    ram_dataout = mem[4] = 5            â”‚
â”‚                                        â”‚
â”‚ 3. Prepare ALU inputs                  â”‚
â”‚    alu_a = ram_dataout = 5             â”‚
â”‚    alu_b = op2 = 6                     â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

CYCLE 3: EXECUTE
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ 1. FSM generates ALU control           â”‚
â”‚    alu_s = 001 (ADD operation)         â”‚
â”‚    alu_cin = 0                         â”‚
â”‚                                        â”‚
â”‚ 2. ALU computes                        â”‚
â”‚    A = 5 = 0101                        â”‚
â”‚    B = 6 = 0110                        â”‚
â”‚    â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                         â”‚
â”‚    F = 11 = 1011                       â”‚
â”‚    Cout = 0 (no overflow)              â”‚
â”‚                                        â”‚
â”‚ 3. Result held in alu_f                â”‚
â”‚    alu_f = 11 (0x0B)                   â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

CYCLE 4: STORE (next clock edge)
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ 1. ALU result registered               â”‚
â”‚    alu_f_reg = alu_f = 11              â”‚
â”‚                                        â”‚
â”‚ 2. Write to memory                     â”‚
â”‚    ram_addr = op1 = 4                  â”‚
â”‚    ram_datain = alu_f_reg = 11         â”‚
â”‚    ram_csn = 0, ram_rwn = 0            â”‚
â”‚                                        â”‚
â”‚ 3. Memory updated                      â”‚
â”‚    mem[4] = 11 (0x0B)                  â”‚
â”‚                                        â”‚
â”‚ 4. Return to FETCH for next instructionâ”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

RESULT: mem[4] changed from 5 to 11 âœ“
```

---

## ğŸ”§ MODULE PORT CONNECTIONS

### Top Level (simple4_proc)
```
                   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
                   â”‚    simple4_proc         â”‚
                   â”‚                         â”‚
        clk â”€â”€â”€â”€â”€â”€â†’â”‚ clk                     â”‚
    reset_n â”€â”€â”€â”€â”€â”€â†’â”‚ reset_n                 â”‚
                   â”‚                         â”‚
                   â”‚  Internal Modules:      â”‚
                   â”‚                         â”‚
                   â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”       â”‚
                   â”‚  â”‚ decoder_fsm  â”‚       â”‚
                   â”‚  â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤       â”‚
                   â”‚  â”‚ .clk         â”‚       â”‚
                   â”‚  â”‚ .reset_n     â”‚       â”‚
                   â”‚  â”‚ .instruction â”‚â†â”€â”€â”€â”€â”€â”€â”¼â”€ instruction_reg[10:0]
                   â”‚  â”‚ .ram_csn     â”‚â”€â”€â”€â”€â”€â”€â†’â”‚
                   â”‚  â”‚ .ram_rwn     â”‚â”€â”€â”€â”€â”€â”€â†’â”‚
                   â”‚  â”‚ .ram_addr_selâ”‚â”€â”€â”€â”€â”€â”€â†’â”‚
                   â”‚  â”‚ .ram_data_selâ”‚â”€â”€â”€â”€â”€â”€â†’â”‚
                   â”‚  â”‚ .alu_s[2:0]  â”‚â”€â”€â”€â”€â”€â”€â†’â”‚
                   â”‚  â”‚ .alu_cin     â”‚â”€â”€â”€â”€â”€â”€â†’â”‚
                   â”‚  â”‚ .pc_inc      â”‚â”€â”€â”€â”€â”€â”€â†’â”‚
                   â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜       â”‚
                   â”‚                         â”‚
                   â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”       â”‚
                   â”‚  â”‚ram16x4_sync  â”‚       â”‚
                   â”‚  â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤       â”‚
                   â”‚  â”‚ .clk         â”‚       â”‚
                   â”‚  â”‚ .reset_n     â”‚       â”‚
                   â”‚  â”‚ .addr[3:0]   â”‚â†â”€â”€â”€â”€â”€â”€â”¼â”€ ram_addr (from mux)
                   â”‚  â”‚ .datain[3:0] â”‚â†â”€â”€â”€â”€â”€â”€â”¼â”€ ram_datain (from mux)
                   â”‚  â”‚ .csn         â”‚â†â”€â”€â”€â”€â”€â”€â”¼â”€ ram_csn (from FSM)
                   â”‚  â”‚ .rwn         â”‚â†â”€â”€â”€â”€â”€â”€â”¼â”€ ram_rwn (from FSM)
                   â”‚  â”‚ .dataout[3:0]â”‚â”€â”€â”€â”€â”€â”€â†’â”¼â”€ ram_dataout
                   â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜       â”‚
                   â”‚                         â”‚
                   â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”       â”‚
                   â”‚  â”‚   alu_4b     â”‚       â”‚
                   â”‚  â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤       â”‚
                   â”‚  â”‚ .A[3:0]      â”‚â†â”€â”€â”€â”€â”€â”€â”¼â”€ alu_a = ram_dataout
                   â”‚  â”‚ .B[3:0]      â”‚â†â”€â”€â”€â”€â”€â”€â”¼â”€ alu_b = op2
                   â”‚  â”‚ .S[2:0]      â”‚â†â”€â”€â”€â”€â”€â”€â”¼â”€ alu_s (from FSM)
                   â”‚  â”‚ .Cin         â”‚â†â”€â”€â”€â”€â”€â”€â”¼â”€ alu_cin (from FSM)
                   â”‚  â”‚ .F[3:0]      â”‚â”€â”€â”€â”€â”€â”€â†’â”¼â”€ alu_f
                   â”‚  â”‚ .Cout        â”‚â”€â”€â”€â”€â”€â”€â†’â”¼â”€ alu_cout
                   â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜       â”‚
                   â”‚                         â”‚
                   â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”       â”‚
                   â”‚  â”‚ alu_reg_4b   â”‚       â”‚
                   â”‚  â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤       â”‚
                   â”‚  â”‚ .clk         â”‚       â”‚
                   â”‚  â”‚ .reset_n     â”‚       â”‚
                   â”‚  â”‚ .alu_f_in    â”‚â†â”€â”€â”€â”€â”€â”€â”¼â”€ alu_f
                   â”‚  â”‚ .alu_cout_in â”‚â†â”€â”€â”€â”€â”€â”€â”¼â”€ alu_cout
                   â”‚  â”‚ .f[3:0]      â”‚â”€â”€â”€â”€â”€â”€â†’â”¼â”€ alu_f_reg
                   â”‚  â”‚ .cout        â”‚â”€â”€â”€â”€â”€â”€â†’â”¼â”€ alu_cout_reg
                   â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜       â”‚
                   â”‚                         â”‚
                   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## ğŸ¨ COLOR-CODED SIGNAL FLOW

```
Color Key:
[CLK/RST] = System signals (clock, reset)
[ADDR]    = Address signals
[DATA]    = Data signals  
[CTRL]    = Control signals
[ALU]     = ALU-related signals

â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                                                       â”‚
â”‚  [CLK/RST] clk â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”       â”‚
â”‚  [CLK/RST] reset_n â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”     â”‚
â”‚                                              â”‚ â”‚     â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â” [ADDR]                           â”‚ â”‚     â”‚
â”‚  â”‚   PC   â”‚ pc[3:0] â”€â”€â”                      â”‚ â”‚     â”‚
â”‚  â””â”€â”€â”€â”¬â”€â”€â”€â”€â”˜           â”‚                      â”‚ â”‚     â”‚
â”‚      â”‚ [CTRL]         â†“                      â”‚ â”‚     â”‚
â”‚      â”‚ pc_inc    [ADDR] MUX                  â”‚ â”‚     â”‚
â”‚      â”‚           (addr_sel)                  â”‚ â”‚     â”‚
â”‚      â”‚                â”‚ [ADDR]               â”‚ â”‚     â”‚
â”‚      â”‚                â”‚ ram_addr[3:0]        â”‚ â”‚     â”‚
â”‚      â”‚                â†“                      â”‚ â”‚     â”‚
â”‚  â”Œâ”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” [CLK/RST]    â”‚ â”‚     â”‚
â”‚  â”‚         RAM               â”‚ clk â†â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚     â”‚
â”‚  â”‚                           â”‚ reset_n â†â”€â”€â”€â”€â”€â”€â”˜     â”‚
â”‚  â”‚  [CTRL] csn, rwn          â”‚                      â”‚
â”‚  â”‚  [DATA] datain[3:0] â”€â”€â”€â”€â”€â”€â”¤ from DATA MUX       â”‚
â”‚  â”‚  [DATA] dataout[3:0] â”€â”€â”€â”€â”€â”¼â”€â†’ to ALU            â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                      â”‚
â”‚                                                      â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                        â”‚
â”‚  â”‚         ALU             â”‚                        â”‚
â”‚  â”‚  [DATA] A[3:0] â†â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€ ram_dataout         â”‚
â”‚  â”‚  [DATA] B[3:0] â†â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€ op2                 â”‚
â”‚  â”‚  [CTRL] S[2:0] â†â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€ from FSM            â”‚
â”‚  â”‚  [CTRL] Cin â†â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€ from FSM            â”‚
â”‚  â”‚  [ALU]  F[3:0] â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                      â”‚
â”‚  â”‚  [ALU]  Cout â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤                     â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜â”‚                     â”‚
â”‚                               â†“                     â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” [ALU]                     â”‚
â”‚  â”‚      ALU REG         â”‚ alu_f[3:0]               â”‚
â”‚  â”‚  [CLK/RST] clk       â”‚ alu_cout                 â”‚
â”‚  â”‚  [CLK/RST] reset_n   â”‚                          â”‚
â”‚  â”‚  [ALU] f_reg[3:0] â”€â”€â”€â”¼â”€â†’ to DATA MUX            â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                          â”‚
â”‚                                                     â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”          â”‚
â”‚  â”‚         DECODER FSM                   â”‚          â”‚
â”‚  â”‚  [CLK/RST] clk, reset_n               â”‚          â”‚
â”‚  â”‚  [DATA] instruction[10:0] â†â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€ instr_regâ”‚
â”‚  â”‚                                       â”‚          â”‚
â”‚  â”‚  Generates [CTRL] signals:            â”‚          â”‚
â”‚  â”‚    ram_csn, ram_rwn                   â”‚          â”‚
â”‚  â”‚    ram_addr_sel, ram_data_sel         â”‚          â”‚
â”‚  â”‚    alu_s[2:0], alu_cin                â”‚          â”‚
â”‚  â”‚    pc_inc                             â”‚          â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜          â”‚
â”‚                                                     â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## ğŸ“ PHYSICAL LAYOUT (Conceptual Floorplan)

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  4-BIT PROCESSOR CHIP LAYOUT (Conceptual)           â”‚
â”‚                                                     â”‚
â”‚  â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”“   â”‚
â”‚  â”ƒ                                             â”ƒ   â”‚
â”‚  â”ƒ  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”           â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”ƒ   â”‚
â”‚  â”ƒ  â”‚  FSM       â”‚           â”‚   RAM       â”‚  â”ƒ   â”‚
â”‚  â”ƒ  â”‚  Control   â”‚â—„â”€â”€â”€â”€â”€â”€â”€â”€â”€â–ºâ”‚   16x4      â”‚  â”ƒ   â”‚
â”‚  â”ƒ  â”‚  Logic     â”‚           â”‚   Memory    â”‚  â”ƒ   â”‚
â”‚  â”ƒ  â”‚            â”‚           â”‚   Array     â”‚  â”ƒ   â”‚
â”‚  â”ƒ  â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”˜           â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”˜  â”ƒ   â”‚
â”‚  â”ƒ         â”‚                        â”‚         â”ƒ   â”‚
â”‚  â”ƒ         â”‚   Control Bus          â”‚         â”ƒ   â”‚
â”‚  â”ƒ         â””â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜         â”ƒ   â”‚
â”‚  â”ƒ                  â”‚                         â”ƒ   â”‚
â”‚  â”ƒ         â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”             â”ƒ   â”‚
â”‚  â”ƒ         â”‚    Data Path       â”‚             â”ƒ   â”‚
â”‚  â”ƒ         â”‚    Multiplexers    â”‚             â”ƒ   â”‚
â”‚  â”ƒ         â””â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜             â”ƒ   â”‚
â”‚  â”ƒ                  â”‚                         â”ƒ   â”‚
â”‚  â”ƒ         â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”              â”ƒ   â”‚
â”‚  â”ƒ         â”‚       ALU         â”‚              â”ƒ   â”‚
â”‚  â”ƒ         â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”     â”‚              â”ƒ   â”‚
â”‚  â”ƒ         â”‚   â”‚ Adder   â”‚     â”‚              â”ƒ   â”‚
â”‚  â”ƒ         â”‚   â”‚ Logic   â”‚     â”‚              â”ƒ   â”‚
â”‚  â”ƒ         â”‚   â”‚ Gates   â”‚     â”‚              â”ƒ   â”‚
â”‚  â”ƒ         â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜     â”‚              â”ƒ   â”‚
â”‚  â”ƒ         â””â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜              â”ƒ   â”‚
â”‚  â”ƒ                  â”‚                         â”ƒ   â”‚
â”‚  â”ƒ         â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”              â”ƒ   â”‚
â”‚  â”ƒ         â”‚   Register Bank   â”‚              â”ƒ   â”‚
â”‚  â”ƒ         â”‚   (ALU outputs)   â”‚              â”ƒ   â”‚
â”‚  â”ƒ         â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜              â”ƒ   â”‚
â”‚  â”ƒ                                            â”ƒ   â”‚
â”‚  â”ƒ  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”ƒ   â”‚
â”‚  â”ƒ  â”‚     Program Counter (PC)             â”‚  â”ƒ   â”‚
â”‚  â”ƒ  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”ƒ   â”‚
â”‚  â”ƒ                                            â”ƒ   â”‚
â”‚  â”—â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”›   â”‚
â”‚                                                    â”‚
â”‚  I/O Pads:                                         â”‚
â”‚  â”Œâ”€â”€â”€â”€â” â”Œâ”€â”€â”€â”€â”                                     â”‚
â”‚  â”‚CLK â”‚ â”‚RST â”‚                                     â”‚
â”‚  â””â”€â”€â”€â”€â”˜ â””â”€â”€â”€â”€â”˜                                     â”‚
â”‚                                                    â”‚
â”‚  Area Breakdown (approximate):                     â”‚
â”‚  - RAM: 40%                                        â”‚
â”‚  - ALU: 25%                                        â”‚
â”‚  - FSM: 20%                                        â”‚
â”‚  - Registers & Muxes: 15%                          â”‚
â”‚                                                    â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

**This visual guide provides all diagrams needed for viva presentations!** ğŸ¨
