Notes on the AFSK Board
=======================

This keeps track of history, general information, things that need to
be done, and things that have been done.

The general information will probably make it into another document at
some point.

# New Board Bring up

Things to do for a new board:

* Add power connector.

* Add watchdog jumper.

* Replace RX AX5043 inductors.  18nH works well.

* Add blue wire for the LNA bias from between R77 and C105 to
  between L32 and C107/108.

* Replace U5 with the proper part.

* Possibly replace R117 with a 15/18K resistor.  The voltage is
  a little low for the AND gate input.  (Testing shows this is
  not necessary, so this doesn't have to be done on prototype
  boards.)

* Break the trace between L35 and C112 and add a 1nF capacitor there.
  This blocks DC to the PA input, as required by the chip.  The
  capacitor can be added between L35 and the PA, but that's a lot
  harder to do.  If the blocking capacitor is between L35 and C112
  that means you can't effectively use the TX\_PA\_DRV UFL connector
  (P13) because possibly there will be a DC path to ground through the
  UFL connector.  So you can only use TX\_PA\_DRV on boards with the
  capacitor between L35 and the PA.

* Change the PA power input inductor (L37) to a 100nH part to avoid
  feedback through the power supply.

* C117 was miscalculated.  It should (in combination with C123) be
  about 60pf.  Replace with a 68pF cap for now (giving about 64pF when
  combined with 1nF).  Ideally C117 should be 63pF to combine with C123
  to give 60pF.

# Current Board Status

## Board 5 - 2nd board I worked on

* Applied all the board bring up changes.

* It's working well, except for RF transmit power.

* This board has the capacitor on the PA RF input added between
  the L35 inductor and the PA, so the TX\_PA\_DRV input/output
  connector (P13) can be used on this board.

* The PA power input inductor (L37) has been changed to 100nH.

* U.FL connector P6 got pulled off the board.

* Currently C124, L30, C125, L33 and L38 are not installed.  I pulled
  them off to measure power out of the PA, and they are pretty much
  destroyed.  L33 and L38 came off when I was unsoldering the other
  devices.

## Board 6 - First board I worked on for initial bringup

* The RF switches have been removed and jumpers places on the RF connections.
  So this is basically a stand-alone board or a board 2.

* The board 2 resistor has not been added, but should be at some point.

* Added a 1nF capacitor between L35 and the RF PA so it's not DC grounded.

* The board usually goes into a reset loop when cold.  It started
  doing this after I put too much voltage in.  This is probably a
  power issue someplace.  Fixing the PA power controller did seem to
  help.  To get it out, you have to let the board warm up a little
  then bring the voltage down and back up until it works.

* The board draws a lot more power than it should.  Something in the
  power section got messed up, it appears.

* The PA power input inductor (L37) has *NOT* been changed to 100nH.
  The PA on this board appears to not be working, anyway, probably
  destroyed with the lack of DC blocking on the RF input.

## Board 8 - 3rd board I worked on

* Applied all the board bring up changes.

* It's working well, except for RF transmit power.

* Added the 1nF capacitor between L35 and C112, so TX\_PA\_DRV cannot
  be used on this board. (Well, not true any more.)

* The Iref input is modified to match what the datasheet says it
  should be.  Except the 68nH inductor got lost, so I put on an 83nH
  inductor, but that shouldn't matter.  It has Iref going to the
  inductor, then the 240ohm resistor, and the 0.1uF capacitor from above
  the inductor to ground.

* Change the L match on the PA input to a 47pf capacitor and a 15nH
  inductor.  This seems to work ok, though per simulation it has more
  loss than the two inductor L match.  This does make TX\_PA\_DRV
  usable.

* The PA power input inductor (L37) has been changed to 100nH.

* The RF power output switch U33 appears to always be connected from
  RF\_OUT\_SWTICH to the antenna output, no matter the setting of
  ACTIVE1\_N.  It's not that way on board 5, so it appears to be the
  switch.  I'm wondering if an over voltage messed it up?  Or maybe
  transmitted power?  But maybe it's working.  If I have a signal
  going out, turning the switch on and off give a 35dB difference in
  power.

# TODO

Look at adding the TVS diode on the PA per the datasheet schematics.

Replace the RF switches, the packages the Qorvo parts are in are too
hard to work with and several have failed (probably because of control
input voltage).  Finding one with temp range looks to be challenging,
though. Possibly switch to a PE42424, or possibly another RF switch to
replace the Qorvo part.

Figure out what inductor to use for the PA power input.  100nH is
pretty big.  You want something with the smallest series resistance.

Add a line from the hardware watchdog to the RTC input so a reset
can tell if the hardware watchdog fired.

Use 1% resistors on the voltage dividers for the voltage measurement
into the ADC.

The RTC is not keeping time when the power is off unless it's always
powered with Vbat.  It appears the RTC is now switching to Vbat on a
power fail.  But when it comes up PFAIL and OSCF are not set.  I've
modified it to always run on Vbat and that seems to be ok, but this
should probably be researched at some point.

The LP-XDS110 debugger works fine with the board, document this,
including how to order a cable.  https://www.adafruit.com/product/1675
or https://www.digikey.com/en/products/detail/olimex-ltd/ARM-JTAG-20-10/3471401
Also document that you cannot turn off power when the board is connected
to the debugger or bad things can happen, and that the serial port doesn't
work if you don't have the JTAG connector in place.

It doesn't look like the transmitter and receiver chips can be coaxed
to work on the same frequencies if the transmitter is in the 430MHz
range and the receiver is in the 144MHz range.  This is due to the
inductors on the AX5043 just not ranging far enough.  Either add a
switch for the inductor on the transmit AX5043, or just give up on the
loopback capability.

Look at the diode on the RTC. The Nexperia parts are out of stock and
the Rohm RB520ASA-30FH was suggested as an alternative.  It has better
reverse current but a higher voltage drop across the junction.  Maybe
a better diode could be chosen.

Switch the main RF connectors from UFL to MMCX, since that's pretty
standard.

Convert the power plane to a ground plane in the digital portion, and
as part of that add ground vias by signal vias to reduce the return
signal path.

Check that all vias in RF portion have a corresponding ground via to
give the return signal a minimum path.

Look at possible coupled ground loops in the RF section.  None pop out
from a cursory glance, but need to look closer.

The BOARD1\_RF\_BYPASS and BOARD2\_RF\_BYPASS lines can be combined,
you are only using one of them at a time.  This will simplify the
design a bit and remove a part.

Add 0 ohm resistors to make some of the dual-board lines available if
the dual-board switching parts are not populated.

Remove the 0 ohm resistor between the LNA and BPF.  You can remove the
inductor there to disconnect the sections.

Add the SAFE\_MODE pin to the board, if necessary.

Modify the board1/board2 resistor notes to say that putting in a 40K
resistor there (basically setting the voltage to 1V) will set the
board to be simplex.

On the CSKB standard, do we need to be able to operate as board 0?
That affects board layout.

According to the cubesat documents I have been reading, its best if
parts are automotive certified, AEC-Q100 or AEC-Q200.  I assume this
is so they can handle the shaking of the flight to space.  The
passives can all be certified for this, I'm pretty sure.  The only
connector you have to worry about is the PC104.  The chips and modules
are a different story.

Parts that are not automotive rated listed below.

|Part						|Function			  | Info |
|----						|--------			  |----- |
| LMK1C1106A				| clock distributor   | Suitable devices with 6 output not available.  Could use 4 output device (LMK00804B-Q1). Could use op amps (see https://www.analog.com/en/resources/analog-dialogue/articles/high-speed-amplifiers-make-clock-buffers.html). |
| O 16,0-JT22CT-A-P-3,3-LF	| oscillator | There don't appear to be any that are automotive and temp certified with 2.5ppm stability.  This one is temp, which is probably more important. There is one from TXC at 16.389MHz. |
| AS1016204-0108X0PWAY		| MRAM | No suitable devices available. |
| MAX31331					| RTC | No suitable devices available. |
| MP5073GG-P				| 1.2V current limiter | No suitable devices appear to be available. There is an MP5072 part that is AEC rated, basically the same chip but it's 1A instead of 2A. |
| MAX4995A					| 3.3V and 5V current limiter | Some devices are available from TI, like TPS2561-Q1 (dual channel) or TPS2557-Q1 (single channel). The MAX part may already be flight proven, though. |
| AX5043					| radio | No other option. |
| TQP7M9106					| PA | ? |
| QPL9547					| LNA | ? |
| AD4PS-1+					| RF power splitter | Environmental Specs seem good, probably ok. |
| QPC1022TR7				| RF switch | ? |
| ?							| PC104 connector | Unknown if AEC |

Part that are automotive listed below.

|Part						|Function			  | Info |
|----						|--------			  |----- |
| STWD100NYWY3F				| Hardware watchdog |
| TCAN1044ADDFRQ1			| CAN bus interface |
| TMS570LS0914PGE			| CPU |
| TPS62A02AQDRLRQ1			| 1.2V power converter |
| TPS7A52-Q1				| 3.3V power converter |

I'm assuming that most ICs won't be a problem from the vibration point
of view.  The power modules are probably good to get certified, though.

Probably switch the analog switches dealing with active standby with a
set of zero ohm resistors.  That's a lot of resistors to switch,
though.  Populating 8 of 16 total resistors, maybe more with the UART
lines.  But there are advantages to a completely passive solution.

You could use one of the receive AX5043s ANTP1 port as an alternate
transmitter.  You could use the same PA or a different PA, either way
a QPC1022 RF switch could handle the choice.  You could even have
separate antennas.

Figure out temperature ratings on all parts and get as many to be 105C
or better as possible.  The outliers at the moment are:

    * RTC.  Probably only the MCP7940NT-E/MS from Microchip is
	  suitable, but it draws 20 times the standby power.
    * AX5043 - Not another option available.
	* AD4PS-1+ - Not sure about this one, perhaps three transformers
	  could be used.
	* TQP7M9106 - RF PA.  Could use a discrete device, but the parms
	  are pretty good.

The RX input filter can probably do the impedance adjustment for the
LNA, but I'm not sure how to calculate that.  There's an impedance
matching circuit in there now, removing it would save two parts.

Is there a reason the ANTP1 output of the AX5043 is connected to a 50
ohm resistor?  I can't find anything in the datasheet or errata about
that, it always shows it disconnected when not used. - May or may not
be necessary.

What UFL connectors can be removed?

Determine current limiter values, probably need to build a board and
measure.

# Done

Figure out how to hold the processor in reset until the power is good.
Need power good output from the converters, maybe switch to a
TPSM828302 for 1.2V and a LP3962 for 3.3V.

Replace big capacitors with smaller ones, if possible.

Move the TX chain to the right side of the board under the power
handling.

Move JTAG next to processor.

Replace the 4 512Kx8 MRAM chips with one 2Mx8 like the Avalanche
AS1016204-0108X0PWAY.

Replace the DC/DC converters to ones that have the inductor built in,
to save space.

Move most power handling and watchdogs to the to right hand part of
the board.

Move the RX ax5043s to below and slightly left of the processor.  Move
the RF chain to below that.

Possibly rework board stack to have .1mm between the top layer and the
ground layer to reduce trace size required for 50 ohms.
(This was already done.)

Wire VER\_BIT2 to the PC104 connector.

Figure out the best way to handle the RX side of the AX5043 chips.  A
single-ended design would save a lot of board space because you can
get rid of one RF power splitter and the balun.  The AX5043 docs are
kind of sparse about how to do that, there's no mention of input
impedance on the receive side, and the transmit impedance info is
unhelpful.  But the full RF filter input as shown in the documentation
probably isn't required.  Maybe a balun on each RF input would be
enough to match impedance, since the signal is already filtered.

Replace receive side with LNA not requiring negative bias.  Probably
use a Qorvo QPL9547 due to its low NF.  Or maybe a GuerillaRF GRF2106W
which doesn't perform quite as well but uses a lot less power.

Put filters on each side of the LNA.

Make the 5V regulator optional or remove it.
(Removed, but space left for it.)

Possibly switch the MRAM and AX5043 SPI busses to simplify routine.

Figure out a way to disable the LNA from the CPU.

Find out why CURRENT\_FAULT\_U89 goes into two pins on the CPU.

Choose one oscillator and remove the other one.  Actually, just
replace with a "O 16,0-JT22CT-A-P-3,3-LF" from Jauch.

Neaten up the spacing on the AX5043s.

Add a thermsistor for the CPU.

Add CAN bus.

Add resistors to the MRAM SPI connection.

Does the JTAG interface need resistors on TCK and TDO (22 ohm)?
That's pretty standard.

The RF lines need some rework, some from the hybrid to the AX5043s are
kind of long, and they probably need to be coplaner.  I have added a
coplaner net class for this board stack (.225mm trace, .7mm spacing).

Shield on receive AX5043s.

Shield on transmit AX5043.

Decoupling, at least on 1.2V, seem inadequate.  Check that out.

Figure out how to orient the shields properly.

Add an option for a bleedoff inductor on the transmit output.

Via impedance

The chosen shield size for the AX5043s isn't tall enough.  The
transform is inside the shield, and it's 3.05mm tall, but all the
shields of the chosen size are 2.54mm tall.  I can't find a suitable
shield smaller than that to put the transformer on the outside.  The
shields with the proper height are way too big.  I can find a few that
are 12.7x13.2mm that are 3.5mm tall, but they would need to be
customized to add holes for traces.  You could just add a hole for the
transformer, I suppose.  Or get a custom shield.  Some of the shields
are pretty open on the top, like the PIC-S-201F, and the transformer
looks like it will go through the hole in top.  The transformer is
4.19x4.45x3.05mm, but that's the base dimensions, the transformer part
that comes up is smaller.  The opening int the top of the shield is
2.35mm at the narrowest point.  Estimating the size of the transformer
from the pictures, I get 2.2mm.  The opening starts 1mm from the
bottom of the shield, and that means the transformer would have to be
pretty close to the bottom.  However, after more analysis, I had the
orientation wrong, it's rotated 90 degrees from what I thought.  So
it's not going to work.

The RX shields are now the PIC-S-201F, the TX shield is the PIC-S-101,
but the RX shields will need some change.

In the shield problem, will the transformer coming up through a steel
enclosure affect the performance of the transformer?

Shield on RX input section.

Shield on TX PA section.

Check the inductor on the LNA, really verify the whole thing.

Change the 1.2V power controller to a MP5073.

The "Current Fault\_1V2" and "Current Fault\_3V3" are not connected to
anything and can probably be removed with their pull up resistor.  I
don't think there's much value in hooking it to the processor, if
either of these fire the processor will crash.

Do we need the capacitor between the LNA and the filter?  The filter
datasheet shows an input capacitor first, so that should block the DC.
The only concern would be the DC bias characteristic changing the
value of the capacitor.  I've asked MiniCircuits about this.
* This had to be added for other reasons due to the impedance matching
  circuit.

Write a document describing all the interfaces from the processor to
the rest of the board.

There may need to be a delay on the reset line from the power good
outputs because the power limiting circuits may take time to turn on.

The inductors for impedance matching the output of the LNA are on the
bottom of the board.  This isn't ideal, as they aren't in a shield,
but it's pretty crowded in the LNA shield.

I'm not terribly happy with the way the signal goes through the RX
input, but I'm not sure what to do about it.  I've improved it a lot,
but there's still a sharp turn on the inductor that leave the LNA are.
You might be able to rotate the LNA so the signal comes back towards
the center of the shield and then curves back around to leave, but I'm
not sure that's better.

The shields I have are steel, which is probably going to mess with the
inductors.  Need aluminum shields.

Clean up all the schematic notes and number all the device references
in a logical manner.

Add measurement of output and return power on TX.  I assume this can
be built with directional couplers, op amps, and the ADC on the
TMS570.

Analyze the RX input filter.

Figure out the AX5043 SPI routing.  Simulate the clock line in spice
to avoid possibility of double clocking, add proper resistors.

Add a thermsistor for the PA.

Route signals directly, don't use RF jumpers.

Rework transmit RF side.  At least replace the filter with a new one,
probably the LFCG-490+ from MiniCircuits, which also happens to be
temperature rated.

Look at replacing the second from bottom layer with a ground layer so
the bottom layer can be used to route RF traces.  This may not be
necessary, though, with careful layout. -- This was done for the RF
portions of the board, but not the digital or power areas.

On the output of the AX5043 transmit/input of the PA, there is each a
filter.  The one on the AX5043 has parts marked "NS", which I assume
means "don't populate".  The inductor is zero there.  C704 is also
marked NS on the PA sheet, which is most likely wrong.  Need to figure
all this out. -- Jim McCullers wrong a document on this, I just stole
his stuff.

Switch all the MAX4995 parts to the active high enable.  This will
make them all the same, avoiding confusion, and also make handling the
enable line easier since they will be pulled down.  It's hard to know
what to pull them up with.  It may not be good to drive the GPIO lines
with a pullup when the processor is powered off.  That will require
moving the enable flags to new GPIOs, but that's not a big deal.
Switch them to N2HET1[14] and N2HET1[20].

The TX AX5043 is powered off if "Alarm XMIT Shutdown" is activated by
the watchdog.  Do we really what this?  I think it would be good
enough to just power off the PA.  Will that work?  Powering down the
5043 means it has to be reprogrammed and it could really confuse
things if the part was powered down while something was talking to it
on the SPI bus.  I don't think it will hurt the PA to be driven while
powered off.

In fact, is the radio transmit killer really required?  If
FEED\_WATCHDOG is not toggled, the board will be powered off, and that
will accomplish the same thing.  It seems redundant.

The power shutdown IC on the TX AX5043 is different than the RX ones.
They should probably be consistent.

There is a +5V pullup through 10K on the LNA enable, and that line is
also driven by a TMS570 GPIO.  The pull up has to be there to disable
power when the board has power forced off.  I don't think it will be
an issue, but I'm not 100% sure there won't be an issue there when the
processor is driving 3V on the line.  If it is an issue, this could be
fixed easily with a FET.

Maybe add ferrite beads to the AX5043s' power inputs?

Why are there 4.7K resistors on the power inputs to the RTC?  And is a
diode needed on the VCC connection?  The diode on VBAT I can
understand, I think.  Also, VBAT voltage will be above VCC.  That
seems to be ok according to the data sheet, I think.  Also, maybe it
would be better to stick a big capacitor on VBAT.  A 220uF capacitor
would last around 94 hours at 5V, or 61 hours at 3.3v, by my
calculations.  That's the MAX31331, which uses 65nA on battery, and
there will be leakage in the capacitor (and diode if not trickle
charging) that will probably shorten the time. - Rework this to
increase the size of the Vbat capacitor and not use the VCC one, just
do a normal decoupling cap there.

Move the RTC away from the power conversion section to avoid it
getting too hot.

What does the HW\_SENSE (Pin 6 on CPU) do? - Get rid of it

Does it make sense to wire the UARTs to the PC104?  If so, do we need
two of them on the PC104?  Shouldn't one go to a separate connector
somewhere?  If so, which one?  UART1 is a standard UART, UART2
supports "Local Interconnect standard 2.0" which is probably better
for an interconnect.  So UART1 (SCI) should go to the local connector
and UART2 (LIN) should go to the PC104, I think.  More info: the LIN
bus requires special hardware, it's not just a serial connection.
Yes, put a connector on there so the UART1 pins are available, maybe
run to the PC104, too.

The LNA doesn't have a current limiter on it.  It's best to power it
with +5V (it will work on +3.3V, but it doesn't perform as well).  You
don't want to put it on the PA power lines, as you may want to power
off the PA while still receiving.  Maybe another current limiter is in
order?  Yes

Add 3 more MRAM parts.

Do we need all those wire holes?  A few I can understand, for powering
the board on the bench, but there are a bunch of them, some with just
grounds.  Need to figure out their purpose. - Used for scope clips.
Need to add a few more.

The 3.8K resistor on HW\_POWER\_OFF\_N is a strange value.  Can it be
a more normal 4.7K or 10K?  Yes

Add more vias around the ground areas in RF.

Probably add another CAN bus.

Figure out what happens when the two lockstep processors lose sync.
If one of the processors goes bad, is there a way to just run with one
processor?  - If there is a lockstep error, a software interrupt is
generated and software must handle it.  The processors cannot run
independently, they can only run in lockstep or in certain test modes.

Maybe switch to 0402 parts along the RF path to reduce stray
inductance and capacitance and reduce size.  And perhaps don't use
handsolder, as the pads are larger and thus have more
capacitance/inductance.  Maybe 0402 parts on the rest of the board to
get more space.

Add enables to the CAN bus transceivers?  The chip does not really
have an "off" state, it's a "standby" state where it's listening on
the bus but cannot transmit.

Fix DC bias issue on the output impedance filter of the LNA.

Replace PA output filter.

The RBP-140+ 140MHz filter is kind of expensive, though fairly
compact.  It's also not temperature rated.  Maybe it could be replaced
with discrete components?

The HW\_POWER\_OFF\_N line needs to disable the 3.3V current limiter
since there is no longer a 3.3V regulator.

Implement the "Attached" line from the PC104 to inhibit the
transmitter, if necessary.

Do steel RF shields affect the inductors under or around them?  Is
aluminum better?  - No one was sure, maybe it's non-magnetic steel?
We will just have to try it out.

Is the output filter on TX enough?  It's >50db at 800MHz and 1.6GHz.
You get some filtering from the impedance matching network, too.
 - Need to measure and see.

There's a note in the schematic about biasing the 5043 inputs, but I
can't find any info on that.  It's on the RF Input sheet.  Need to
figure out if that's something that needs to be done.  I don't really
understand the comment, though. - The comment was from an app note
that Bob read that the inputs on the 5043 apparently work better if
biased to about 1V.  He can't find the app note any more.

The PC104 connector is actually two connectors, a 64-pin (4x16) one
and a 40 pin one (4x10) per the PC104 web side.  I've actually more
seen two 2x52 connectors more often on schematics.  Need to figure out
how to represent that. - Pulled the design from the Pumpkin Space
documents.

The 78nH inductors in the AX5043 input section don't come in very high
Q values, 28 is the best you can get (and only from Murata).  77 and
79nH are even worse. - Actually, 38@143MHz is what the inductor is, so
that's not too bad.  Not much different than the Coilcraft ones.

The MRAM parts are WSON packages.  SIOC packages are available, too.
SIOC is somewhat bigger, but might be better from a thermal point of
view.

Figure out what to do with the UART pins on the PC104 when dealing
with active/standby.  Really just figure out what to do with the UART
pins. - UART pins are not currently used.

Figure out where the external RF connections need to be so the layout
can be simplified around that. - We are putting the RF connections on
UF.L connectors to simplify things.  We will glue on a cable for
testing and for flight.

Probably remove the L1/L2 inductor on the AX5043s and replace them
with a short.  I don't think we will use them. - Needed for 2M to
work, need to get the inductor value.

After the MRAMs and second CAN bus, GPIOs are running short.  We have
some options.  A 2-4 decoder could do this, but you would also need an
enable (and thus pullups), and it would really only recover one GPIO.
Another option is an I2C or SPI to GPIO device.  The AX5043s each have
5 pins that can be used for GPIOs, though that means if an AX5043
fails you can't use those GPIOs.  The interrupts from the AX5043s
could be or-ed together, but you would have to scan all of them if you
got an interrupt. - Removed a lot of the connections to the bus as
they aren't needed.

The hardware watchdog needs to be able to be physically disabled so
the board can be programmed without the watchdog getting in the way.
Probably add a jumper by the JTAG and serial lines to disable the
watchdog.

MRAM0 is not working, at least on the board I'm working on (board 6).
The other ones work, I have verified that the chip select is working,
and I can't find anything wrong.  I'll verify on another board later
to see if it's an issue with that chip.  Maybe it got blown when the
various SPI things were messed up.

Fix the watchdog jumper or order the right part.

The numbers I had for the PA output impedance are wrong, re-doing the
calculations I get 6.23 - 10.4j, not 6.23 - 13.3j.  That doesn't
change the inductor at all, but the capacitor changes to 60pF.  Also
take into account the 1nF capacitor; that changes the value a bit.
Use a 63pF part.

Fix the processor part number.

The PA input has a direct RF connection to ground.  The spec sheet
says it needs DC blocking.  The other L network that works uses a 37pF
capacitor and an 18nH inductor, but that doesn't perform nearly as
well as the two inductors.  So add a 1nF or so capacitor to block DC.
Adding the capacitor on board 6 between L35 and the PA was almost
impossible.  For the other rework, break the line between L35 and C112
and put the capacitor there, that should be much easier

The Iref input to the PA has the resistor and inductor swapped from
what's in the datasheet, and there is also a .1uF capacitor from
between the resistor and inductor to ground.  It should probably
match the datasheet.

The control voltage for the QPC1022 RF switches has a maximum value of
2.75V, it's being driven with 3.3V, which is too much.  ACTIVE_N can
be driven with an open drain, which would temporarily solve the
problem.  On board 6, which I did initial bring up on, the RF switch
is always on when enabled.  I don't know if there is some issues there
or if driving it to high messed it up.  This needs to be eventually
tested on another board.  The RF switches have been removed from
board 6.

A line needs to be run from the LNA's bias resistor to LNA_VCC so the
bias actually has bias.

The 22nH inductors wouldn't range properly on the RX AX5043s, they
ranged too low.  So we need a smaller inductor.  18nH and 15nH
ordered, hopefully that works.  UPDATE: They work, need to update the
schematic.

Change R117 to 18K, output at 2.5V is marginal.  Same may be true for
the ACTIVE\_N line.  Actually, the ACTIVE\_N line has its own issues,
see above for details.  2.5V is not marginal for inputs to the TMS570.

U5, a 74AHC1G09, is an open drain part.  It really needs to be a part
that drives the output line, like a SN74AHC1G08QDCKRQ1.  Added a
resistor across the 3.3V and output of the 74AHC1G09 to compensate.

Rename Processor\_Reset" to "Processor\_Reset\_N" to reflect its polarity.

Add the pin 1 markers for U24 and U30.

Figure out a way to split out the PA after the L match and the filter
so it's easy to isolate those subsystems and add another U.FL
connector.  Probably have to add another capacitor.

Maybe add smaller decoupling caps on the output of the SPPA power to
help with feedback.

Move parts that are not RF-critical around the PA outside the shield.
Mostly the capacitors and resistors.

Move L27 down a bit to give it more space between the inductors around
it.

Change the part number for the MRAM chips.  The ones on the boards now
are 1.8V chips.  Surprisingly, they work just fine, but we need to get
the right chips on there eventually.  Right part number is
AS3016204-0108X0PSAY.

The power input pins are a little inconvenient, it would have been
better if I had used a standard 2-pin connector instead of two
separate pins.  I guess you could also just use the pins on the PC104
connector, too.

Add an inductor and a new U.FL connector between the PA and the output
filter so they can be more easily isolated.

The debug port and the serial interface are too close together.
Separate them out a bit.  Also, make the serial port a right-angle
connector so it can be used when in the board stack.  The JTAG
connector appears to have enough room.

# Not going to do

Rotate the CPU so that fewer traces need to be routed under the CPU.
Perhaps replace the CPU with a BGA version to save space, the BGA is
16x16mm verses 22x22mm for the flat pack.  This could also provide
more FLASH and RAM space. -- Moving a few lines around the processor
made a huge difference.  This is not necessary.

Maybe put the directional coupler on the layer under the transmit
trace instead of beside it?  The coupling would be better but I would
need to calculate the coupling.  But this is just a maybe, what's
there is probably good enough.  Don't want to steal too much power
from the transmitter.

There are now individual power enables on each AX5043.  Do we need the
main one?  The problem is we would need a lot of processor GPIOs that
are pulled down by default, or we would need to switch to power chips
with active low enables.  Plus there is then no power limiting.
Probably not a good idea.

Why is both the RTC and the hardware watchdog controlling the transmit
shutdown?  It would seem only one or the other would be necessary.
The whole transmit shutdown thing has been removes, so this is no
longer relevant.


# RF Shields

RF shields cover all the RF sections possible to cover.  There are 7
shields and they use standard shield sizes.  The bottoms are
castellated and surface mount.

Six shields cover the AX5043s and the RF input section are 12.7mm
x 13.67mm (.5"x.538") and the one that covers the PA is 26.21mm x
26.21mm (1.032"x1.032").  There are options from at least TE
Connectivity AMP Connectors, Leader Tech Inc, Laird Technologies EMI,
and 3G Shielding Specialties LP.

The traces running in and out of the shields are done in a way to
accommodate all these shields, though not all have been checked.

I assume shields should be non-magnetic to avoid issues with inductor
coupling.  It's hard to find two-piece shields where the frame is
aluminum, though.  I'm not sure of the requirements around this,
though.

# History

## 2025-07-23

The pins for AX5043\_PWR\_CTL moved (and I think was renamed) and there
is a new PA\_PWR\_CTL line.

The Address notes on the two MAX31725MTA+ temperature sensors were
backwards.  Switched the notes so they match the schematic.

VER\_BIT2 is not wired to the PC104.

## 2025-07-24

Fixed all wiring that was wrong due to schematic changes.

Changed the RTC crystal to a SMD one and remove the capacitor.  The
datasheet says no capacitor is required.

Cleaned up some crazy traces.

## 2025-07-25

Reworked the board, basic layout is done and most details are handled.
Left to do:

* Clock handling

* Rework of the TX power amplier.

* Hooking everything up.

* The rest of the TODO list.

There should be no software visible changes from the changes today.

Remove the DS28E83Q+T crypto processor.  Nobody knew why it was there,
there was no software for it, and it wasn't practical.  Since there is
no onewire hardware on the CPU, it would have to be bit-banged, and
that would cost 50 times the CPU of just doing the crypto on the
CPU.

## 2025-07-26

Change the DC regulators to ones with power good pins and tie that in
to processor reset.

Removed the HW\_POWER\_OFF\_N signal to the CPU.  The CPU is going to be
instantly powered off if that is not asserted; there's not much value
in sending it to a GPIO.

Remove the UART\_RTS and UART\_CTS connections.  The chip doesn't
support these lines, no point in having them.

Switched the MRAM and AX5043 SPI busses to simplify routing.  MRAM is
now on MIPSPI3, the AX5043 is on MIBSPI1.  This puts the AX5043 SPI
connection on the bottom of the processor by the AX5043s, and the MRAM
SPI where there is plenty of room to add MRAM devices as necessary.

Move AX5043\_SEL1 from pin 24 to pin 90
Move AX5043\_SEL2 from pin 33 to pin 91
Move AX5043\_SEL3 from pin 35 to pin 92
Move AX5043\_SEL4 from pin 35 to pin 96
Move AX5043\_SEL\_TX from pin 124 to pin 97

Added an LNA\_ENABLE control on pin 89.

Removed the CURRENT\_FAULT\_U89 signal from pins 73 and 74.  They don't
go anywhere else and serve no purpose I can tell.

Clocks are all set up and wired in.

MRAM is wired in.

## 2025-07-27

Wired in the AX5043 SPI busses and all their control lines.

Added the following connections to the CPU:

AX5043\_EN\_RX1 to pin 36
AX5043\_EN\_RX2 to pin 35
AX5043\_EN\_RX3 to pin 33
AX5043\_EN\_RX4 to pin 32

Added a thermsistor to AD1IN\_16.

The I2C temperature sensors are removed.

A thermsistor by the CPU was added to pin 58.

## 2025-07-28

Added calculations for the Qorvo TQP7M9106 to get Zin and Zout for the
frequency in question.

Rework the output PA to use a Qorvo TQP7M9106.  The old part was not
recommended for new designs, and the Qorvo part seems more efficient.
Do all the matching and such for that.

Added a termsistor by the PA.

Did simulations of the RF input and adjusted accordingly.

Did simulations of the AX5043 TX output.

Add a CAN bus.

Added a resistor to the MRAM SPI clock signal.

Add SMA connectors for TX and RX.

Added resistors to JTAG interface, per the way it's defined.

## 2025-07-29

Replaced UFL connectors with surface mount ones.

Added shields for the TX and RX AX5043 sections.  They are
12.7mmx13.67mm (.5"x.538").  That seems to be a pretty standard size,
lots are available.

Added a bunch of decoupling caps on the CPU, basically one per CPU,
like the launchpad did, and like is standard.

Switched the RX AX5043 shields to PIC-S-201F.  It appears that if
oriented correctly the transformer will stick through the hole without
a radial line on it.  The TX one was left as PIC-S-101, as it doesn't
have a transformer in the can and doesn't need the extra height.  Both
parts have the same base layout.

Sized up some power lines for safety margin.

Calculation of the via impedance (done at Sierra Circuits proto
express) comes out to ~52 ohms.  The board is 1.56mm thick (JLCPCB
2116 board stack), each copper layer is .035mm.  Input is:

  Height of dielectric - H1 ( mm ) - 1.416
  Dielectric Constant Er\_1 - 4.5
  Height of dielectric - H2 ( mm ) - .109
  Dielectric Constant Er\_2 - 4.5
  Dielectric Constant Er\_3 - 1
  Via Diameter ( mm ) - .308
  Anti Pad Diameter ( mm ) - 1.53
  Annular Pad Diameter ( mm ) - .508
  Via Pad Diameter ( mm ) - .508
  Via Plating Thickness ( mm ) - .035
  Annular Pad Thickness ( mm ) - .035
  Reference Plane Thickness ( mm ) - .035

Reroute the SPI clock to the bottom of the board where it can be
impedance controlled to 50 ohms.  Add a ground plane on the bottom to
the entire RF section so that the impedance is the same as on the top.

Simulated the AX5043 SPI clock and set the resistor values to 470 ohms
and added a resistor for the end device, too.  With the current
settings, assuming a .2ns rise time from the processor, this gives a
fairly smooth signal on all the inputs.  The signal reaches 2.8V (from
0 to 3V input) or .2V (from 3V to 0) in 2ns.  Resistance values 330
and down give some issues at the RX2 input, there is a dip that could
be double-clocked on.  Higher values will slow the rise time more.
With this setup, no resistors on the other lines, as long as they
settle within half a clock period plus 2ns, all should be good.  You
could probably run this at 100MHz without an issue.  But the double
clocking is the big problem.

## 2025-07-30

To solve the problem with the transformer not fitting in the shield,
replace the transformer with a lumped sum balun as described by the
work Jim McCullers did in the "AX5043 Receiver Impedence Matching"
document.  I just used the values he came up with.  Changed all the
shields back to the PIC-S-101.  Also changed the zero-ohm resistor
from the RF splitter to the AX5043 to a decoupling capacitor.

Changed the zero-ohm resistor between the TX AX5043 and the PA to a
decoupling capacitor.

Changed the shields on the AX5043 to PIC-S-201F which is a frame and a
cover.  This can be replaced with a PIC-S-101 which is a single unit
when access is no longer needed to the parts underneath.

Added a shield for the TX PA and RX input sections.

Add a thermsistor for the power conversion area to pin 83.

Rework the RF input circuitry.  I had to increase the power feed
inductor and add an input and output impedance match circuit.  That
required changing the parts around the LNA to 0402 size to get them to
all fit.  You might be able to modify the input filter to adjust the
impedance, but I couldn't figure out how to do that to match a complex
impedance.  I'm sure it can be done, but it's a matter of how.

## 2025-07-31

Replaced the 1.2V current limiter/switch with a MP5073GG from
Monolithic Power.  The MAX4495 that was there wasn't rated for 1.2V.

Remove the Current Fault lines for 1.2V and 3.3V.  They didn't go
anywhere, and there's not much the processor could do about it if they
went bad.

Removed the zero ohm resistors on WDO\_N, the enable line feeding the
current limit switches enables.  There's already a way to turn of the
watchdog on the watchdog chip, so it doesn't seem necessary.  Plus the
line needs to be driven to work.  Also renamed WDO\_N to POWER\_ENABLE
to better reflect what it does.

Wired in the power good pin on the MP5073GG-P to the processor reset
so that the processor is held in reset until 50us after the chip
enabled power.

Cleaned up the hierarchical sheets and re-annotated everything to make
copying and pasting easier.

Reworked the LNA input and output impedance matching so nothing had to
be on the bottom of the board.  Switched the positions of the
capacitor and inductor in the L match, that let me match more closely
with single standard parts instead of having to use two inductors.

## 2025-08-01

Improved the LNA layout some more.  I have one part rotated at 45
degrees to round a corner a little better.  It's not required, but
it's supposed to be better for RF flow.

Rotate the RF filter after the LNA to improve flow and do some more
cleanups.

Reworked the LNA some more, I think I'm happy with the layout now.

Widened the bandwidth of the input filter.  That reduces the inductor
values to ones that are obtainable.

Switch to aluminum shields.  A number of shields are possible to use,
see notes.

Update the RF input filter again for wider bandwidth to get a 180nH
inductor, something low enough to fit into a 0805 part with a decent
Q.  Annotate the schematic with the Q values of the various inductors
that I was able to find.

Snug in the 3.3V LDO a bit more to give more space on the side.

## 2025-08-03

Add a directional coupler and power measurement chips (ADL5501AK) to
feed into the ADCs (Forward power to pin 74 AD1IN[3] and reverse to
pin 73 AS1IN[2]) and an enable for those parts into pin 124
N2HET1[12].  Pin 124 is pulled down by default, so the chips will be
disabled at reset.  The direction coupler is 4mm long with .1524mm
traces .127mm apart.  At full power out (+33dBm) this will result in
about -7dBm of power from the coupler.  This was simulated with a
transmission line in qucs.  The voltage for that can be calculated
from the chip manual.

Fixed an issue with the 3.3V power controller.  The 1.2V controller
part (MP5073GG-P) is an active high enable, the MAX4495ALAUT is an
active low enable.  So switch out the 3.3V controller with a
MAX4495AAUT (which has an active high enable), but leave the other two
with the AL version of the part.  The WDO_N output from the hardware
watchdog is active low, but the logic is backwards, when the watchdog
fires (goes low) we want it to disable the power.  I think this was
wired incorrectly in the REVC and REVD schematics.

Added a pull up on LNA\_ENABLE\_N so that the LNA is disabled even
when the rest of the power to the board is off.

Switch the logic on AX5043\_PWR\_CTL from active low to active high by
switching from the MAX4495ALAUT to the MAX4495AAUT.  Rename it to
AX5043\_PWR\_EN.  Move it from pin 98 to pin 141 so that it's pulled
down by default in the processor, too.  Still need the external pull
down in case the processor is turned off.  Pulling that line up was
problematic, as you don't really want to use +3.3V (will be off if
power is externally disabled) or REG_3V3 (driven if processor is
powered off).  Also this makes all the parts the same, making
inventory easier.

Do the same with PA\_PWR\_CTL -> PA\_PWR\_EN, move from pin 99 to pin
125.

Make the AX5043 TX power control chip the same as the ones on the RX
chips, just to be consistent and have one less chip to worry about.

Remove the PA power watchdog.  It's not doing anything useful.  It's
driven by the same watchdog line as the main watchdog, and if the main
watchdog fires it's going to power off everything, resulting in the PA
being powered off.  There were other issues, too, as it would power
off the AX5043 TX chip, too, which could cause bad things to happen if
the SPI bus was talking to it at that time.  But it didn't really
matter, the processor would be powered off, anyway.

Add a AX5043\_EN\_TX line to pin 100 of the CPU to control the power
to the AS5043 TX device.

Move the LNA\_ENABLE to pin 118 so it's a pull down by default and
rework the LNA enable so the +5V is not applied to a GPIO pin
directly.  Go through a MOSFET instead.

## 2025-08-04

Change the LNA\_ENABLE MOSFET to a BSS138, just to choose something
common.  Also fix the footprint.

Change the AX5043 power control chips to be MOSFETs.  No need for
something complicated.  Use P-Channel enhancement mode MOSFETs, so the
enable has to be pulled down to turn on the MOSFET.  Rename the
enables to add a \_N for negative logic.

Rename the AX5043 select lines to add a \_N because they are negative
logic.

Remove the connection from KELVIN\_GND to ground.  According to the
TMS570 data sheet, that pin should not be connected to any other
ground.  I don't think it matters, it's only for crystals, but it
should probably be left floating.

## 2025-08-05

Fixed some part values, used 4.1p style, not 4p1.

Add a pin 1 indicator to a couple of ICs that didn't have it.

Moved AX5043\_EN\_TX\_N from pin 100 to pin 89 and
AX5043\_EN\_RX\_4\_N from pin 32 to 24.  This frees up all the
necessary MIBSPI5 lines for possibly adding another SPI bus on
the board.

Fix the footprints on the diodes on the RTC.

Update the ferrite beads with actual values.

Add ferrite beads to the AX5043s' power inputs.

Changed the clock buffer from a CDCLVC1106 to a LMK1C1106A.  It
temperature rated, has better specs, and is cheaper, and drop in
compatible.  Looking at the power usage, it's hard to tell.  It looks
like the specs were misinterpreted for the CDCLVC1106, the power given
on the graph was per pin, so it would really be around 20ma, the same
as given for the LMK1C1106A.

## 2025-08-07

Increase the size of the Vbat capacitor on the RTC and do not use the
VCC one, just do a normal decoupling cap there.

Move the RTC to the other side of the board to keep it away from
things generating heat.

Remove the HW\_SENSE (Pin 6 on CPU) line.  It was used on a dual CPU
system to tell which CPU was which, not relevant here.

Add a local connector to UART1 to make it easier to plug in an
external connector.  Still left it on the PC104 along with UART2.

Add a power limiter for the LNA.

Add 3 more MRAM parts.

## 2025-08-08

Added a series termination on the CPU clock.

Modified the resistor on the LNA power limiter to be 200ma.

Move the JTAG connector to the edge of the board so it's accessible in
a board stack.  This required moving some things around, but no big
deal.

Add some wire holes around the LNA and PA.

Change the 3.8K resistor on HW\_POWER\_OFF\_N to a more normal 4.7K.

Sprinkle vias all over the coplanar areas.

Reworked MRAM devices to put pull-ups on the WP and IO3 pins instead
of direct ties to +3.3V.

Add a second CAN bus for redundancy.

## 2025-08-10

Fix some values on the PA and rearrange a bit to get the inductors
away from each other.

## 2025-08-12

Removed the version lines going to the PC104.  They get in the way and
I can't imagine what use they would have.  They can be re-added if
necessary.

Moved things around at the bottom of the board to make room for the
active/standby RF circuitry.

Added support for active/standby boards in the hardware.

## 2025-08-13

Change transmit power dissipation resistors to 2W.

Moved ACTIVE\_N to a normal GPIO so it can be interrupt driven.

Add OTHER\_HW\_POWER\_N to a GPIO so in the externally driven
active/standby case the other power state can be monitored.

Added a test mode using the RF switches to shunt power from the
transmitter to the receiver for an RF loopback test.

## 2025-08-14

Changed SMA connectors to vertical ones.

Change SMA TX/RX connectors to U.FL connectors.  For development I
will epoxy down a U.FL to SMA cable to the board.  For deployment
various options exist, including UFL or soldering cables directly to
the board and epoxying them down.

Get rid of the GPADC zero-ohm resistors on the receiver AX5043s.
Those cannot be used when receiving, and their use is questionable,
anyway.  Leave it on the transmitter one as that could still be used.

## 2025-08-15

Change many of the passives to 0402s to make more room and reduce
parasitics.

Add a current limiter for the onboard +5V devices, create a new power
rail named +5VAL for all the devices that need to be powered up even
when the power is off.

Add enable controls for the CAN bus transceivers.

Fixed the RF input and output filters.  Added a simulation for the
RF output filter.

Fixed DC bias issue on the output impedance filter of the LNA.

## 2025-08-16

Rework the output filter.  The part that was chosen really wasn't
suitable, it didn't have good thermal or vibration characteristics and
it wasn't enough filtering.  Switch to a discrete filter.

Change 3.3V power convert to a TPS7A52-Q1.  It's AEC rated.

## 2025-08-18

I spent practically a whole weekend trying to figure out how to
measure impedance matching circuits.  This probably has more general
applicability to power measurement in general, but in spice measuring
power on a signal that is complex is problematic.  I think the problem
is that you don't have a complex representation of the current, you
get bizarre values out of it if you do a simple V * I.  And doing
V^2/R is hard if R is complex and you don't really know the value.  I
don't think these thing make any sense, in general, and I don't know
how to directly measure the power in a complex signal.

However, I have figured out a way around it.  When you have an L
match, you have a component facing the complex impedance.  You can put
another component in front of the filter to remove the complex
impedance from the signal (just basically match the input imaginary
impedance with the corresponding value).  Then adjust the component
of the L match facing the complex impedance.

Examples are in order.  Start with an easy case.  Suppose we have an
output impedance of 6.23 - j13.3 at 435MHz.  If we plug that into a
smith chart or an impedance matching program, we get two possible
outcomes.  The first is a 10.9nH series inductor and a 19.4pF parallel
capacitor.  Just split the inductor into two, 4.87nH (j13.3 ohms at
435MHz) then 6.03.  Then the capacitor.  Take your power measurement
between the two inductors.

The other possibility is a 113.9pF series capacitor followed by a
6.9nH parallel inductor.  You can't just split the capacitor into two.
Or, from a smith chart representation, the first value does not pass
over the zero imaginary impedance line.  But we can use the same
4.87nH inductor before the capacitor to bring the value to zero
imaginary impedance, then adjust the capacitor value (to 22.1pF) and
measure between the inductor and capacitor.

If you have a parallel device facing the complex impedance, you can
split it in to in parallel (if that work) or as in our second example
put a device between to cancel the complex impedance.

From the simulation you can also put the resistor first after the
voltage source and measure before it goes into the capacitor or
inductor.  The simulations were modified to do this.

## 2025-08-20

Remove the UART connections from the PC104.  It's unknown if they are
needed, and if they are then they will need work for active/standby.

## 2025-08-23

Lots of work on the various parts to make the board more
manufacturable.  Changed some values from hard to get values and
changes the strings in the values to be used more easily.

Moved the RF splitter over a bit to make room for another .5" square
shield in case we switch to discrete components for a filter.

## 2025-08-25

Replace the RBP-140+ on the LNA output with discrete components.  They
should perform better and be certified.

Change the inductors on the RF input filter to a larger part with a
lower series resistance to decrease the loss in the filter.

## 2025-08-26

After spending some time looking at how real inductors work, I've come
to the conclusion that the RBP-140+ wasn't so bad.  When assuming a Q
of 35 at 150MHz and using that resistance, it comes out that the
elliptic filter I was using had 8dB of loss and the RF input filter
had 2.5dB of loss.  In fact, the stats of the RF input filter were
very similar to the RBP-140+, except that has very even group delay.
All this needs to be re-thought.

The filter simulations were all reworked based upon how Q actually
works.  Redid the RF input filter to a lowpass elliptic filter, which
lowered the loss and give room for bigger inductors with higher Q.
All the inductors are reworked.

Added a resistor to the bleed off inductors to avoid it affecting the
performance of the filter.  Since it's on the other side of the
inductor I don't think it will add noise (maybe?  Not 100% sure.)

Looked at capacitance of the inductors.  The only significant change
was in the RF input filter, since it had a parallel capacitor of 1.2pF
and a capacitance of .18pF.  Added inductor capacitors to the
simulations, but they didn't make much difference elsewhere.

## 2025-08-27

Switched over to the CubeSat Kit Bus board configuration.  Replaced
the PC104 connector with the actual correct part, the one that was
there was not suitable.  Lots still left to do here.

## 2025-08-28

Modified the BOM file fixer to output an XLS file instead of a CSV
file.  The omega symbol (for ohms) is properly handled from XLS files,
it is not from CSV files.

Removed all the unknown PC104 signals.  The LTM doesn't have them, it
has other things, will need clarification.

Rework board layout some more, finish up temporary PC104 assignments.

## 2025-08-29

Add an AND gate to the logic for POWER\_ENABLE so that it is
controlled by both the watchdog and the HW\_POWER\_OFF\_N line.

## 2025-09-01

Rework board to be the Fox Plus setup.  Saved the old configuration in
the CSKB_Base tag.

Convert MRAM parts into SIOC packages for more reliability with
thermal cycling.

## 2025-09-01

Rework the TX side to fit into two small shields.  This required
removing the unused TX filter after the AX5043.  I believe it has been
proven to not be needed.

Replace the 1.2V regulator with a non-module one (automative rated)

## 2025-09-04

Added an option to allow 1.2V to come from 3.3V or 5V.

## 2025-09-07

Add connections to CSKB I2C pins, which look pretty standard.

## 2025-09-08

Switched back to the CSKB board.

## 2025-09-09

Added a bypass resistor so the power off pin can still available if
the digital switches use for setting the board number are removed.

Add an optional way to derive 3.3V from 5V.

## 2025-09-16

Added a pull-up resistor to the clock distributor instead of tying
the enable directly to ground.

Removed a redundant pull up on the HW\_POWER\_OFF\_N line.

## 2025-09-24

Add fiducials for board alignment, per board house specifications.

Convert the solder jumper for watchdog disable to a normal jumper.

Create a ground hole under the RTC crystal and traces and reroute all
traces that went under it.  According to the datasheet you should not
have a ground plane (and I'm guessing signals) under the crystal
traces to avoid added capacitance.

## 2025-10-12

The board bypass circuitry had an error, the board1 in and antenna
connections were flipped on the switch.  Put them in the right place.

## 2025-10-14

Add DNP zero-ohm resistors on the I2C lines to the PC104 so they can
be disconnected.

Add UART lines to the PC104 connected via DNP zero-ohm resistors.

Add a way to measure battery voltage from the PC104, currently with
DNP zero ohm resistors.

## 2025-12-1

Got the board, started working on it.  Found some problems:

R117 needs to be a larger value, HW\_POWER\_OFF\_N is just a little to
low a voltage.

U5, the 74AHC1G09 AND gate, is an open drain output, it needs to be
a push pull output.  Worked around with a resistor for now.

The debug port and serial port are too close together.

## 2025-12-2

Fixed the software bugs, the MRAM, AX5043s, an RTC are all working.

I put on a 22nh inductor for the RX 5043s, but it wouldn't range
properly.  It ranged from 128MHz to 142MHz.  From the tables, that
means around 4-5nH of inductance is being added by the traces and
such.  This means the inductor will probably need to be 18nH.  Ordered
a LQW18AS4N3G0CD (and some 15nH ones to boot).  I put on an 83nH
inductor and turned off the frequency doubling; it was able to range
properly.

MRAM0 is not working.  The other MRAMs work.  I've check the CS line
and that's set properly, and the schematics and board all look good,
so I'm not sure what is going on.

The RTC is not holding time when powered off unless it's powered with
Vbat all the time.  Not sure why.  It can just be powered with Vbat.

The power to the LNA bias was not connected, the LNA bias resistor,
R77, needs to be connected to LNA_VCC.

## 2025-12-3

The RF switches on Board 6 were not working for some reason.  They
have been removed from Board 6 completely and zero-ohm resistors
installed in the proper place.

The RF switches may have been messed up because the ACTIVE1_N line
was being driven at 3.3V, but the RF switches have a max control
input of 2.7V.  I've done a workaround in software for this in
case to avoid destroying some other boards.

Added a bunch of ADC stuff to the software to read the board version,
voltages, power flags, and RF power measurements.  The RF power
measurements don't seem to be working.  The voltages are reading
a little high, but those aren't 1% resistors on the divider so
that might be the issue.

## 2025-12-5

I apparently pushed the voltage too high on and burned up the MAX4995
for the PA.  I replaced that and that part started working fine.  It
may have also been the lack of a DC block on the RF input to the PA
(see below entry).  I think there is another problem on the board,
too, as it's drawing a lot more power than it was earlier when I
started working on it.

I had changed the L match at the input of the PA to two inductors.
However, I forgot that the RF input to the PA requires a DC block.  I
put a capacitor to block DC to RFin and that drastically improved
things.  I'm not sure if the PA is ok, though.  It's definitely not
putting out as much power as it should.

The PA always draws 400ma or so when it is on, it appears, even when
there is no RF input.  I need to test on a different board (see the
above entry) to be sure, but looking at the data sheet it says the
quiescent current is 425ma.  This is not a ship-stopper, as the PA is
only on when transmitting, but it means the output of the AX5043
cannot be used to control the power use of the amplifier.

## 2025-12-5

Switched board 6 RX AX5043 inductors to 18nH and they all range
properly now.

Fixed everything on board 5, it came up without issue.  MRAM0 still
doesn't work, so that's not just a board 6 problem.  It's drawing much
less current, about 150ma when not transmitting and 300ma when
transmitting, so something in the power section on board 6 is
definitely messed up (and the temperature in the power section is
excessively high), and the PA seems to be messed up, too.  I'm getting
about the same transmit power, still not moving the needle on my power
meter and testing with very low power shows about the same values.

The RF switches seem to be working properly on board 5, so I did mess
up the ones on board 6 with too high a control voltage.

Replacing R117 was not necessary on board 5, though it should still be
fixed on the next board to be within specs on that signal.

Receiving still works well (especially when I remember to enable the
IAmActive gpio so it connects the input to the antenna).

Discovered that the MRAM chips are the wrong voltage, they are 1.8V
instead of 3.3V.  They still work, though.

The MRAM issue was a problem in software, these MRAM chips had a
different configuration.

## 2025-12-9

Added fixes to board 8 and got it running.  It works the same as board 5.

Got the CAN bus software working, the CAN interface looks fully
functional.

Started working on the TX power out issue.  I double-checked all the
parts and they are all correct, as far as I can tell.  I measure the
Iref current into the PA and got 10.5ma (2.54V across R79).  The
current into Vbias is 14ma (3.86V across R78).

## 2025-12-10

Got a spectrum analyzer, hooked it up to the board.  The PA is
oscillating pretty badly.  It's amplifying and the output filter is
working.

On board 8 I modified the Iref input to the PA to match what the
datasheet says it should be.  No help on the oscillation.

## 2025-12-11

The PA was feeding back through the power supply, probably into the
AX5043.  Increasing the PA power input inductor to 100nH fixed the
oscillation.  Still not getting much amplification.

Measuring the power output between the L match on the PA output and
the filter input, I see no power, even though power is coming out of
the filter.  Maybe the filter input impedance is too low?  It turns
out to be a build issue.  P14 was installed backwards on board 5.  I
flipped it around and it works fine now.

I pulled C124, C125, and L30 off of board 5 so I could measure the
output of the PA directly.  Unfortunately, L38 and L33 came with them.
I'll have to wait for a new L38 (6.9nH) to be able to test the output
of the PA directly.

## 2025-12-12

I went over the PA impedance matching calculations again and found I
made an error.  The output impedance is 6.23 - 10.4j, not 6.23 -
13.3j.  I don't know how that happened.  That makes the matching
capacitor 60pF, the inductor stays the same.
