set TOP_DESIGN benes_simple_seq
benes_simple_seq
set source_dir {../RTL}
../RTL
set lib_setup_dir {../lib_setup}
../lib_setup
echo "\nSet Library\n"

Set Library

#set Library "rtl";
set MY_LIB WORK
WORK
define_design_lib $MY_LIB -path ./work
1
# Update the dc_setup.tcl files if you want to choose a different library
source -verbose -echo ${lib_setup_dir}/dc_setup_lvt.tcl
set search_path "."
.
# Set Library Paths
# TSMC std cell libs are in following directories
# /home/green1/DKIT/tsmc_muse/IP/TSMC<process_node>_STD_CELLS/custom_utils_ck/tsmc_ip/<library_name>/nldm/<library_name><process_corner><op_voltage><op_temp>.db
#
# Following example is for TMSC 28nm Std Cell Library
# <process_node>        : 28
# <library_name>        : tcbn28hpcplusbwp30p140
# <process_corner>      : tt
# <op_voltage>          : 0.8V
# <op_temp>             : 25C
set link_library {* /usr/scratch/DRBE-shared/TSMC-library/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_180a_nldm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn28hpcplusbwp30p140lvt_180a/tcbn28hpcplusbwp30p140lvttt0p8v25c.db} 
* /usr/scratch/DRBE-shared/TSMC-library/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_180a_nldm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn28hpcplusbwp30p140lvt_180a/tcbn28hpcplusbwp30p140lvttt0p8v25c.db
set target_library {/usr/scratch/DRBE-shared/TSMC-library/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_180a_nldm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn28hpcplusbwp30p140lvt_180a/tcbn28hpcplusbwp30p140lvttt0p8v25c.db} 
/usr/scratch/DRBE-shared/TSMC-library/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_180a_nldm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn28hpcplusbwp30p140lvt_180a/tcbn28hpcplusbwp30p140lvttt0p8v25c.db
#set target_library {/home/green1/DKIT/tsmc_muse/IP/TSMC28_STD_CELLS/custom_utils_ck/tsmc_ip/tcbn28hpcplusbwp30p140/nldm/tcbn28hpcplusbwp30p140tt0p8v25c.db}
set generic_symbol_library [list generic.sdb]
generic.sdb
set synthetic_library [list dw_foundation.sldb ]
dw_foundation.sldb
set link_library [concat        [concat "*" $target_library] $synthetic_library]
* /usr/scratch/DRBE-shared/TSMC-library/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_180a_nldm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn28hpcplusbwp30p140lvt_180a/tcbn28hpcplusbwp30p140lvttt0p8v25c.db dw_foundation.sldb
* /usr/scratch/DRBE-shared/TSMC-library/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_180a_nldm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn28hpcplusbwp30p140lvt_180a/tcbn28hpcplusbwp30p140lvttt0p8v25c.db dw_foundation.sldb
analyze [glob ${source_dir}/*v] -format verilog -work $MY_LIB 
Running PRESTO HDLC
Compiling source file ../RTL/distribute_2x2_simple_seq.v
Compiling source file ../RTL/merge_2x1_autopick_seq.v
Compiling source file ../RTL/benes_simple_seq.v
Presto compilation completed successfully.
Loading db file '/usr/scratch/DRBE-shared/TSMC-library/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_180a_nldm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn28hpcplusbwp30p140lvt_180a/tcbn28hpcplusbwp30p140lvttt0p8v25c.db'
Loading db file '/tools/synopsys/synthesis/j201409sp3/libraries/syn/dw_foundation.sldb'
1
read_file ${source_dir}/${TOP_DESIGN}.v
Information: Inferring file format verilog based on file name extension(s). (UID-1034)
Loading db file '/tools/synopsys/synthesis/j201409sp3/libraries/syn/gtech.db'
Loading db file '/tools/synopsys/synthesis/j201409sp3/libraries/syn/standard.sldb'
  Loading link library 'tcbn28hpcplusbwp30p140lvttt0p8v25c'
  Loading link library 'gtech'
Loading verilog file '/usr/scratch/jianming/tsmc28_syn_flow_lvt2/RTL/benes_simple_seq.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /usr/scratch/jianming/tsmc28_syn_flow_lvt2/RTL/benes_simple_seq.v
Error:  /usr/scratch/jianming/tsmc28_syn_flow_lvt2/RTL/benes_simple_seq.v:119: genvar 's' used outside generate loop. (VER-321)
*** Presto compilation terminated with 1 errors. ***
Error: Can't read 'verilog' file '/usr/scratch/jianming/tsmc28_syn_flow_lvt2/RTL/benes_simple_seq.v'. (UID-59)
No designs were read
analyze -work WORK -f verilog ${source_dir}/${TOP_DESIGN}.v
Running PRESTO HDLC
Compiling source file ../RTL/benes_simple_seq.v
Presto compilation completed successfully.
1
set current_design $TOP_DESIGN
Error: Can't find design 'benes_simple_seq'. (UID-109)
# convert to technology independent logic (GTECH)
elaborate ${TOP_DESIGN}
Running PRESTO HDLC
Error:  ../RTL/benes_simple_seq.v:119: genvar 's' used outside generate loop. (VER-321)
*** Presto compilation terminated with 1 errors. ***
0
# link design
link
Error: Current design is not defined. (UID-4)
0
set compile_seqmap_propagate_constants false
false
set compile_seqmap_propagate_high_effort false
false
# source constraints
#source ../cons/design_cons_multi_clk.tcl
source ../cons/design_cons.tcl
Error: Current design is not defined. (UID-4)
Error: Can't find port 'clk'. (UID-109)
Error: Value for list 'source_objects' must have 1 elements. (CMD-036)
Error: Current design is not defined. (UID-4)
Error: Can't find port 'rst'. (UID-109)
Error: Current design is not defined. (UID-4)
Error: Can't find port 'i_en'. (UID-109)
Error: Value for list '-from' must have 1 elements. (CMD-036)
source ../cons/defaults.tcl
Error: Current design is not defined. (UID-4)
Error: Value for list 'objects' must have 1 elements. (CMD-036)
Error: Current design is not defined. (UID-4)
Error: Value for list 'port_list' must have 1 elements. (CMD-036)
Error: Current design is not defined. (UID-4)
Error: Can't find port 'clk'. (UID-109)
Error: Current design is not defined. (UID-4)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'clk'. (UID-109)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Error: Current design is not defined. (UID-4)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'clk'. (UID-109)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Error: Current design is not defined. (UID-4)
Error: Can't find object 'clk'. (UID-109)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
set_fix_multiple_port_nets -all -buffer_constants [get_designs *]
Error: Can't find designs matching '*'. (UID-109)
Error: Value for list 'design_list' must have 1 elements. (CMD-036)
0
set_dont_touch [get_cells -hier UI_*] true
Error: Current design is not defined. (UID-4)
Error: Can't find objects matching 'UI_*'. (UID-109)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
0
# get_dont_touch_cells
# remove_attribute [get_cells -hier *UI_*] dont_touch
# compile design
#compile_ultra
#compile_ultra -no_autoungroup
compile_ultra -no_autoungroup -no_boundary_optimization
Information: Starting from 2013.12 release, constant propagation is enabled even when boundary optimization is disabled. (OPT-1318)
Error: Current design is not defined. (UID-4)
0
change_names -rules verilog -verbose -hier
Error: Current design is not defined. (UID-4)
0
# write output files
write_file -hierarchy -format verilog -output ../outputs/${TOP_DESIGN}.g.v
Error: No files or designs were specified. (UID-22)
0
write_file -hierarchy -format ddc -output ../outputs/${TOP_DESIGN}.ddc
Error: No files or designs were specified. (UID-22)
0
write_sdf ../outputs/${TOP_DESIGN}.sdf
Error: Current design is not defined. (UID-4)
0
write_sdc ../outputs/${TOP_DESIGN}.sdc
Error: Current design is not defined. (UID-4)
0
# write reports
report_timing > ../reports/${TOP_DESIGN}_timing.rpt
report_area -hierarchy > ../reports/${TOP_DESIGN}_area.rpt
report_power -hierarchy > ../reports/${TOP_DESIGN}_power.rpt
# do this to remove unconnected ports from netlist - DC does some optimization and removes some ports, nets
# remove_unconnected_ports [get_cells *]
dc_shell> exit

Thank you...

