source make.tcl
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.3 Compiler 2020.07 Jul 22 2020
# Start time: 15:01:05 on Jun 03,2021
# vcom -2008 -2008 -reportprogress 300 -work work ./datapath/aftab_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity aftab_register
# -- Compiling architecture behavioral of aftab_register
# End time: 15:01:05 on Jun 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.3 Compiler 2020.07 Jul 22 2020
# Start time: 15:01:05 on Jun 03,2021
# vcom -2008 -reportprogress 300 -work work ./datapath/aftab_multiplexer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity aftab_multiplexer
# -- Compiling architecture procedural of aftab_multiplexer
# End time: 15:01:05 on Jun 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.3 Compiler 2020.07 Jul 22 2020
# Start time: 15:01:05 on Jun 03,2021
# vcom -2008 -reportprogress 300 -work work ./datapath/aftab_comparator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity aftab_comparator
# -- Compiling architecture behavioral of aftab_comparator
# End time: 15:01:05 on Jun 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.3 Compiler 2020.07 Jul 22 2020
# Start time: 15:01:05 on Jun 03,2021
# vcom -2008 -reportprogress 300 -work work ./datapath/aftab_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity aftab_counter
# -- Compiling architecture Behavioral of aftab_counter
# End time: 15:01:05 on Jun 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.3 Compiler 2020.07 Jul 22 2020
# Start time: 15:01:05 on Jun 03,2021
# vcom -2008 -reportprogress 300 -work work ./datapath/aftab_imm_sel_sign_ext.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity aftab_imm_sel_sign_ext
# -- Compiling architecture Behavioral of aftab_imm_sel_sign_ext
# End time: 15:01:05 on Jun 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.3 Compiler 2020.07 Jul 22 2020
# Start time: 15:01:05 on Jun 03,2021
# vcom -2008 -reportprogress 300 -work work ./datapath/aftab_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity aftab_adder
# -- Compiling architecture behavioral of aftab_adder
# End time: 15:01:05 on Jun 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.3 Compiler 2020.07 Jul 22 2020
# Start time: 15:01:05 on Jun 03,2021
# vcom -2008 -reportprogress 300 -work work ./datapath/aftab_adder_subtractor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity aftab_adder_subtractor
# -- Compiling architecture behavioral of aftab_adder_subtractor
# -- Loading entity aftab_adder
# End time: 15:01:06 on Jun 03,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.3 Compiler 2020.07 Jul 22 2020
# Start time: 15:01:06 on Jun 03,2021
# vcom -2008 -reportprogress 300 -work work ./datapath/aftab_barrel_shifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity aftab_barrel_shifter
# -- Compiling architecture behavioral of aftab_barrel_shifter
# End time: 15:01:06 on Jun 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.3 Compiler 2020.07 Jul 22 2020
# Start time: 15:01:06 on Jun 03,2021
# vcom -2008 -reportprogress 300 -work work ./datapath/aftab_llu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity aftab_llu
# -- Compiling architecture behavioral of aftab_llu
# End time: 15:01:06 on Jun 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.3 Compiler 2020.07 Jul 22 2020
# Start time: 15:01:06 on Jun 03,2021
# vcom -2008 -reportprogress 300 -work work ./datapath/aftab_sulu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity aftab_sulu
# -- Compiling architecture Behavioral of aftab_sulu
# ** Warning: ./datapath/aftab_sulu.vhd(52): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: ./datapath/aftab_sulu.vhd(53): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# End time: 15:01:06 on Jun 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.3 Compiler 2020.07 Jul 22 2020
# Start time: 15:01:06 on Jun 03,2021
# vcom -2008 -reportprogress 300 -work work ./datapath/aftab_register_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity aftab_register_file
# -- Compiling architecture A of aftab_register_file
# End time: 15:01:06 on Jun 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.3 Compiler 2020.07 Jul 22 2020
# Start time: 15:01:06 on Jun 03,2021
# vcom -2008 -reportprogress 300 -work work ./datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_multiplier_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity aftab_booth_multiplier_controller
# -- Compiling architecture behavioral of aftab_booth_multiplier_controller
# -- Loading entity aftab_counter
# End time: 15:01:06 on Jun 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.3 Compiler 2020.07 Jul 22 2020
# Start time: 15:01:06 on Jun 03,2021
# vcom -2008 -reportprogress 300 -work work ./datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_multiplier_datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity aftab_booth_multiplier_datapath
# -- Compiling architecture behavioral of aftab_booth_multiplier_datapath
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity aftab_register
# -- Loading entity aftab_shift_register
# -- Loading package NUMERIC_STD
# -- Loading entity aftab_adder_subtractor
# End time: 15:01:06 on Jun 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.3 Compiler 2020.07 Jul 22 2020
# Start time: 15:01:06 on Jun 03,2021
# vcom -2008 -reportprogress 300 -work work ./datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_multiplier.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity aftab_booth_multiplier
# -- Compiling architecture behavioral of aftab_booth_multiplier
# -- Loading entity aftab_booth_multiplier_datapath
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading entity aftab_booth_multiplier_controller
# End time: 15:01:06 on Jun 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.3 Compiler 2020.07 Jul 22 2020
# Start time: 15:01:06 on Jun 03,2021
# vcom -2008 -reportprogress 300 -work work ./datapath/aftab_aau/aftab_su_divider/aftab_divider_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity aftab_divider_controller
# -- Compiling architecture behavioral of aftab_divider_controller
# -- Loading entity aftab_counter
# End time: 15:01:07 on Jun 03,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.3 Compiler 2020.07 Jul 22 2020
# Start time: 15:01:07 on Jun 03,2021
# vcom -2008 -reportprogress 300 -work work ./datapath/aftab_aau/aftab_su_divider/aftab_divider_datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity aftab_divider_datapath
# -- Compiling architecture behavioral of aftab_divider_datapath
# -- Loading entity aftab_shift_register
# -- Loading entity aftab_register
# -- Loading entity aftab_multiplexer
# End time: 15:01:07 on Jun 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.3 Compiler 2020.07 Jul 22 2020
# Start time: 15:01:07 on Jun 03,2021
# vcom -2008 -reportprogress 300 -work work ./datapath/aftab_aau/aftab_su_divider/aftab_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity aftab_divider
# -- Compiling architecture behavioral of aftab_divider
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity aftab_divider_datapath
# -- Loading package NUMERIC_STD
# -- Loading entity aftab_divider_controller
# End time: 15:01:07 on Jun 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.3 Compiler 2020.07 Jul 22 2020
# Start time: 15:01:07 on Jun 03,2021
# vcom -2008 -reportprogress 300 -work work ./datapath/aftab_aau/aftab_su_divider/aftab_tcl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity aftab_tcl
# -- Compiling architecture behavioral of aftab_tcl
# End time: 15:01:07 on Jun 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.3 Compiler 2020.07 Jul 22 2020
# Start time: 15:01:07 on Jun 03,2021
# vcom -2008 -reportprogress 300 -work work ./datapath/aftab_aau/aftab_su_divider/aftab_su_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity aftab_su_divider
# -- Compiling architecture behavioral of aftab_su_divider
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity aftab_tcl
# -- Loading entity aftab_divider
# End time: 15:01:07 on Jun 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.3 Compiler 2020.07 Jul 22 2020
# Start time: 15:01:07 on Jun 03,2021
# vcom -2008 -reportprogress 300 -work work ./datapath/aftab_aau/aftab_aau.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity aftab_aau
# -- Compiling architecture behavioral of aftab_aau
# -- Loading entity aftab_booth_multiplier
# -- Loading entity aftab_su_divider
# End time: 15:01:07 on Jun 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.3 Compiler 2020.07 Jul 22 2020
# Start time: 15:01:07 on Jun 03,2021
# vcom -2008 -reportprogress 300 -work work ./datapath/aftab_aau/aftab_shift_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity aftab_shift_register
# -- Compiling architecture behavioral of aftab_shift_register
# End time: 15:01:07 on Jun 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.3 Compiler 2020.07 Jul 22 2020
# Start time: 15:01:07 on Jun 03,2021
# vcom -2008 -reportprogress 300 -work work ./datapath/aftab_daru/aftab_half_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity aftab_half_adder
# -- Compiling architecture rtl of aftab_half_adder
# End time: 15:01:07 on Jun 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.3 Compiler 2020.07 Jul 22 2020
# Start time: 15:01:07 on Jun 03,2021
# vcom -2008 -reportprogress 300 -work work ./datapath/aftab_daru/aftab_full_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity aftab_full_adder
# -- Compiling architecture gate_level of aftab_full_adder
# End time: 15:01:08 on Jun 03,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.3 Compiler 2020.07 Jul 22 2020
# Start time: 15:01:08 on Jun 03,2021
# vcom -2008 -reportprogress 300 -work work ./datapath/aftab_daru/aftab_decoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity aftab_decoder
# -- Compiling architecture behavioral of aftab_decoder
# End time: 15:01:08 on Jun 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.3 Compiler 2020.07 Jul 22 2020
# Start time: 15:01:08 on Jun 03,2021
# vcom -2008 -reportprogress 300 -work work ./datapath/aftab_daru/aftab_opt_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity aftab_opt_adder
# -- Compiling architecture Behavioral of aftab_opt_adder
# -- Loading entity aftab_full_adder
# -- Loading package NUMERIC_STD
# -- Loading entity aftab_half_adder
# End time: 15:01:08 on Jun 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.3 Compiler 2020.07 Jul 22 2020
# Start time: 15:01:08 on Jun 03,2021
# vcom -2008 -reportprogress 300 -work work ./datapath/aftab_daru/aftab_daru_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity aftab_daru_controller
# -- Compiling architecture behavioral of aftab_daru_controller
# End time: 15:01:08 on Jun 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.3 Compiler 2020.07 Jul 22 2020
# Start time: 15:01:08 on Jun 03,2021
# vcom -2008 -reportprogress 300 -work work ./datapath/aftab_daru/aftab_daru_datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity aftab_daru_datapath
# -- Compiling architecture behavioral of aftab_daru_datapath
# -- Loading entity aftab_register
# -- Loading entity aftab_decoder
# -- Loading entity aftab_counter
# -- Loading entity aftab_opt_adder
# End time: 15:01:08 on Jun 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.3 Compiler 2020.07 Jul 22 2020
# Start time: 15:01:08 on Jun 03,2021
# vcom -2008 -reportprogress 300 -work work ./datapath/aftab_daru/aftab_daru.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity aftab_daru
# -- Compiling architecture behavioral of aftab_daru
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity aftab_daru_datapath
# -- Loading entity aftab_daru_controller
# End time: 15:01:08 on Jun 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.3 Compiler 2020.07 Jul 22 2020
# Start time: 15:01:08 on Jun 03,2021
# vcom -2008 -reportprogress 300 -work work ./datapath/aftab_dawu/aftab_dawu_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity aftab_dawu_controller
# -- Compiling architecture behavioral of aftab_dawu_controller
# End time: 15:01:08 on Jun 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.3 Compiler 2020.07 Jul 22 2020
# Start time: 15:01:08 on Jun 03,2021
# vcom -2008 -reportprogress 300 -work work ./datapath/aftab_dawu/aftab_dawu_datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity aftab_dawu_datapath
# -- Compiling architecture Behavioral of aftab_dawu_datapath
# -- Loading entity aftab_register
# -- Loading entity aftab_counter
# -- Loading entity aftab_opt_adder
# End time: 15:01:08 on Jun 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.3 Compiler 2020.07 Jul 22 2020
# Start time: 15:01:08 on Jun 03,2021
# vcom -2008 -reportprogress 300 -work work ./datapath/aftab_dawu/aftab_dawu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity aftab_dawu
# -- Compiling architecture Behavioral of aftab_dawu
# -- Loading entity aftab_dawu_datapath
# -- Loading entity aftab_dawu_controller
# End time: 15:01:09 on Jun 03,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.3 Compiler 2020.07 Jul 22 2020
# Start time: 15:01:09 on Jun 03,2021
# vcom -2008 -reportprogress 300 -work work ./datapath/aftab_datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity aftab_datapath
# -- Compiling architecture behavioral of aftab_datapath
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading entity aftab_register_file
# -- Loading entity aftab_multiplexer
# -- Loading entity aftab_register
# -- Loading entity aftab_imm_sel_sign_ext
# -- Loading entity aftab_adder
# -- Loading entity aftab_llu
# -- Loading entity aftab_barrel_shifter
# -- Loading entity aftab_comparator
# -- Loading entity aftab_adder_subtractor
# -- Loading entity aftab_aau
# -- Loading entity aftab_dawu
# -- Loading entity aftab_daru
# -- Loading entity aftab_sulu
# ** Warning: ./datapath/aftab_datapath.vhd(278): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# End time: 15:01:09 on Jun 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.3 Compiler 2020.07 Jul 22 2020
# Start time: 15:01:09 on Jun 03,2021
# vcom -2008 -reportprogress 300 -work work ./aftab_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity aftab_controller
# -- Compiling architecture behavioral of aftab_controller
# End time: 15:01:09 on Jun 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.3 Compiler 2020.07 Jul 22 2020
# Start time: 15:01:09 on Jun 03,2021
# vcom -2008 -reportprogress 300 -work work ./aftab_core.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity aftab_core
# -- Compiling architecture procedural of aftab_core
# -- Loading entity aftab_datapath
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity aftab_controller
# End time: 15:01:09 on Jun 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.3 Compiler 2020.07 Jul 22 2020
# Start time: 15:01:09 on Jun 03,2021
# vcom -2008 -reportprogress 300 -work work ./test/aftab_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity aftab_memory
# -- Compiling architecture behavioral of aftab_memory
# End time: 15:01:09 on Jun 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.3 Compiler 2020.07 Jul 22 2020
# Start time: 15:01:09 on Jun 03,2021
# vcom -2008 -reportprogress 300 -work work ./test/TB_aftab.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_aftab
# -- Compiling architecture TEST of tb_aftab
# ** Error: ./test/TB_aftab.vhd(23): (vcom-1136) Unknown identifier "SIZE_IR".
# ** Error: ./test/TB_aftab.vhd(23): (vcom-1591) Bad expression in left bound of range expression.
# ** Error: ./test/TB_aftab.vhd(23): Type error in range expression.
# ** Error: ./test/TB_aftab.vhd(56): (vcom-1294) Declaration with designator "aftab_memory" already exists in this region.
# ** =====> Prior declaration of "aftab_memory" is at ./test/TB_aftab.vhd(26).
# ** Note: ./test/TB_aftab.vhd(121): VHDL Compiler exiting
# End time: 15:01:09 on Jun 03,2021, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# /usr/local/modelsim/modelsim_ase/linuxaloem/vcom failed.
source make.tcl
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.3 Compiler 2020.07 Jul 22 2020
# Start time: 15:03:54 on Jun 03,2021
# vcom -2008 -2008 -reportprogress 300 -work work ./datapath/aftab_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity aftab_register
# -- Compiling architecture behavioral of aftab_register
# End time: 15:03:54 on Jun 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.3 Compiler 2020.07 Jul 22 2020
# Start time: 15:03:54 on Jun 03,2021
# vcom -2008 -reportprogress 300 -work work ./datapath/aftab_multiplexer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity aftab_multiplexer
# -- Compiling architecture procedural of aftab_multiplexer
# End time: 15:03:54 on Jun 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.3 Compiler 2020.07 Jul 22 2020
# Start time: 15:03:54 on Jun 03,2021
# vcom -2008 -reportprogress 300 -work work ./datapath/aftab_comparator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity aftab_comparator
# -- Compiling architecture behavioral of aftab_comparator
# End time: 15:03:55 on Jun 03,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.3 Compiler 2020.07 Jul 22 2020
# Start time: 15:03:55 on Jun 03,2021
# vcom -2008 -reportprogress 300 -work work ./datapath/aftab_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity aftab_counter
# -- Compiling architecture Behavioral of aftab_counter
# End time: 15:03:55 on Jun 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.3 Compiler 2020.07 Jul 22 2020
# Start time: 15:03:55 on Jun 03,2021
# vcom -2008 -reportprogress 300 -work work ./datapath/aftab_imm_sel_sign_ext.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity aftab_imm_sel_sign_ext
# -- Compiling architecture Behavioral of aftab_imm_sel_sign_ext
# End time: 15:03:55 on Jun 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.3 Compiler 2020.07 Jul 22 2020
# Start time: 15:03:55 on Jun 03,2021
# vcom -2008 -reportprogress 300 -work work ./datapath/aftab_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity aftab_adder
# -- Compiling architecture behavioral of aftab_adder
# End time: 15:03:55 on Jun 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.3 Compiler 2020.07 Jul 22 2020
# Start time: 15:03:55 on Jun 03,2021
# vcom -2008 -reportprogress 300 -work work ./datapath/aftab_adder_subtractor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity aftab_adder_subtractor
# -- Compiling architecture behavioral of aftab_adder_subtractor
# -- Loading entity aftab_adder
# End time: 15:03:55 on Jun 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.3 Compiler 2020.07 Jul 22 2020
# Start time: 15:03:55 on Jun 03,2021
# vcom -2008 -reportprogress 300 -work work ./datapath/aftab_barrel_shifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity aftab_barrel_shifter
# -- Compiling architecture behavioral of aftab_barrel_shifter
# End time: 15:03:55 on Jun 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.3 Compiler 2020.07 Jul 22 2020
# Start time: 15:03:55 on Jun 03,2021
# vcom -2008 -reportprogress 300 -work work ./datapath/aftab_llu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity aftab_llu
# -- Compiling architecture behavioral of aftab_llu
# End time: 15:03:55 on Jun 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.3 Compiler 2020.07 Jul 22 2020
# Start time: 15:03:55 on Jun 03,2021
# vcom -2008 -reportprogress 300 -work work ./datapath/aftab_sulu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity aftab_sulu
# -- Compiling architecture Behavioral of aftab_sulu
# ** Warning: ./datapath/aftab_sulu.vhd(52): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: ./datapath/aftab_sulu.vhd(53): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# End time: 15:03:55 on Jun 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.3 Compiler 2020.07 Jul 22 2020
# Start time: 15:03:55 on Jun 03,2021
# vcom -2008 -reportprogress 300 -work work ./datapath/aftab_register_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity aftab_register_file
# -- Compiling architecture A of aftab_register_file
# End time: 15:03:56 on Jun 03,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.3 Compiler 2020.07 Jul 22 2020
# Start time: 15:03:56 on Jun 03,2021
# vcom -2008 -reportprogress 300 -work work ./datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_multiplier_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity aftab_booth_multiplier_controller
# -- Compiling architecture behavioral of aftab_booth_multiplier_controller
# -- Loading entity aftab_counter
# End time: 15:03:56 on Jun 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.3 Compiler 2020.07 Jul 22 2020
# Start time: 15:03:56 on Jun 03,2021
# vcom -2008 -reportprogress 300 -work work ./datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_multiplier_datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity aftab_booth_multiplier_datapath
# -- Compiling architecture behavioral of aftab_booth_multiplier_datapath
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity aftab_register
# -- Loading entity aftab_shift_register
# -- Loading package NUMERIC_STD
# -- Loading entity aftab_adder_subtractor
# End time: 15:03:56 on Jun 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.3 Compiler 2020.07 Jul 22 2020
# Start time: 15:03:56 on Jun 03,2021
# vcom -2008 -reportprogress 300 -work work ./datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_multiplier.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity aftab_booth_multiplier
# -- Compiling architecture behavioral of aftab_booth_multiplier
# -- Loading entity aftab_booth_multiplier_datapath
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading entity aftab_booth_multiplier_controller
# End time: 15:03:56 on Jun 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.3 Compiler 2020.07 Jul 22 2020
# Start time: 15:03:56 on Jun 03,2021
# vcom -2008 -reportprogress 300 -work work ./datapath/aftab_aau/aftab_su_divider/aftab_divider_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity aftab_divider_controller
# -- Compiling architecture behavioral of aftab_divider_controller
# -- Loading entity aftab_counter
# End time: 15:03:56 on Jun 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.3 Compiler 2020.07 Jul 22 2020
# Start time: 15:03:56 on Jun 03,2021
# vcom -2008 -reportprogress 300 -work work ./datapath/aftab_aau/aftab_su_divider/aftab_divider_datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity aftab_divider_datapath
# -- Compiling architecture behavioral of aftab_divider_datapath
# -- Loading entity aftab_shift_register
# -- Loading entity aftab_register
# -- Loading entity aftab_multiplexer
# End time: 15:03:56 on Jun 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.3 Compiler 2020.07 Jul 22 2020
# Start time: 15:03:56 on Jun 03,2021
# vcom -2008 -reportprogress 300 -work work ./datapath/aftab_aau/aftab_su_divider/aftab_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity aftab_divider
# -- Compiling architecture behavioral of aftab_divider
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity aftab_divider_datapath
# -- Loading package NUMERIC_STD
# -- Loading entity aftab_divider_controller
# End time: 15:03:56 on Jun 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.3 Compiler 2020.07 Jul 22 2020
# Start time: 15:03:56 on Jun 03,2021
# vcom -2008 -reportprogress 300 -work work ./datapath/aftab_aau/aftab_su_divider/aftab_tcl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity aftab_tcl
# -- Compiling architecture behavioral of aftab_tcl
# End time: 15:03:56 on Jun 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.3 Compiler 2020.07 Jul 22 2020
# Start time: 15:03:56 on Jun 03,2021
# vcom -2008 -reportprogress 300 -work work ./datapath/aftab_aau/aftab_su_divider/aftab_su_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity aftab_su_divider
# -- Compiling architecture behavioral of aftab_su_divider
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity aftab_tcl
# -- Loading entity aftab_divider
# End time: 15:03:57 on Jun 03,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.3 Compiler 2020.07 Jul 22 2020
# Start time: 15:03:57 on Jun 03,2021
# vcom -2008 -reportprogress 300 -work work ./datapath/aftab_aau/aftab_aau.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity aftab_aau
# -- Compiling architecture behavioral of aftab_aau
# -- Loading entity aftab_booth_multiplier
# -- Loading entity aftab_su_divider
# End time: 15:03:57 on Jun 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.3 Compiler 2020.07 Jul 22 2020
# Start time: 15:03:57 on Jun 03,2021
# vcom -2008 -reportprogress 300 -work work ./datapath/aftab_aau/aftab_shift_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity aftab_shift_register
# -- Compiling architecture behavioral of aftab_shift_register
# End time: 15:03:57 on Jun 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.3 Compiler 2020.07 Jul 22 2020
# Start time: 15:03:57 on Jun 03,2021
# vcom -2008 -reportprogress 300 -work work ./datapath/aftab_daru/aftab_half_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity aftab_half_adder
# -- Compiling architecture rtl of aftab_half_adder
# End time: 15:03:57 on Jun 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.3 Compiler 2020.07 Jul 22 2020
# Start time: 15:03:57 on Jun 03,2021
# vcom -2008 -reportprogress 300 -work work ./datapath/aftab_daru/aftab_full_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity aftab_full_adder
# -- Compiling architecture gate_level of aftab_full_adder
# End time: 15:03:57 on Jun 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.3 Compiler 2020.07 Jul 22 2020
# Start time: 15:03:57 on Jun 03,2021
# vcom -2008 -reportprogress 300 -work work ./datapath/aftab_daru/aftab_decoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity aftab_decoder
# -- Compiling architecture behavioral of aftab_decoder
# End time: 15:03:57 on Jun 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.3 Compiler 2020.07 Jul 22 2020
# Start time: 15:03:57 on Jun 03,2021
# vcom -2008 -reportprogress 300 -work work ./datapath/aftab_daru/aftab_opt_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity aftab_opt_adder
# -- Compiling architecture Behavioral of aftab_opt_adder
# -- Loading entity aftab_full_adder
# -- Loading package NUMERIC_STD
# -- Loading entity aftab_half_adder
# End time: 15:03:57 on Jun 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.3 Compiler 2020.07 Jul 22 2020
# Start time: 15:03:57 on Jun 03,2021
# vcom -2008 -reportprogress 300 -work work ./datapath/aftab_daru/aftab_daru_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity aftab_daru_controller
# -- Compiling architecture behavioral of aftab_daru_controller
# End time: 15:03:57 on Jun 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.3 Compiler 2020.07 Jul 22 2020
# Start time: 15:03:57 on Jun 03,2021
# vcom -2008 -reportprogress 300 -work work ./datapath/aftab_daru/aftab_daru_datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity aftab_daru_datapath
# -- Compiling architecture behavioral of aftab_daru_datapath
# -- Loading entity aftab_register
# -- Loading entity aftab_decoder
# -- Loading entity aftab_counter
# -- Loading entity aftab_opt_adder
# End time: 15:03:58 on Jun 03,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.3 Compiler 2020.07 Jul 22 2020
# Start time: 15:03:58 on Jun 03,2021
# vcom -2008 -reportprogress 300 -work work ./datapath/aftab_daru/aftab_daru.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity aftab_daru
# -- Compiling architecture behavioral of aftab_daru
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity aftab_daru_datapath
# -- Loading entity aftab_daru_controller
# End time: 15:03:58 on Jun 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.3 Compiler 2020.07 Jul 22 2020
# Start time: 15:03:58 on Jun 03,2021
# vcom -2008 -reportprogress 300 -work work ./datapath/aftab_dawu/aftab_dawu_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity aftab_dawu_controller
# -- Compiling architecture behavioral of aftab_dawu_controller
# End time: 15:03:58 on Jun 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.3 Compiler 2020.07 Jul 22 2020
# Start time: 15:03:58 on Jun 03,2021
# vcom -2008 -reportprogress 300 -work work ./datapath/aftab_dawu/aftab_dawu_datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity aftab_dawu_datapath
# -- Compiling architecture Behavioral of aftab_dawu_datapath
# -- Loading entity aftab_register
# -- Loading entity aftab_counter
# -- Loading entity aftab_opt_adder
# End time: 15:03:58 on Jun 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.3 Compiler 2020.07 Jul 22 2020
# Start time: 15:03:58 on Jun 03,2021
# vcom -2008 -reportprogress 300 -work work ./datapath/aftab_dawu/aftab_dawu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity aftab_dawu
# -- Compiling architecture Behavioral of aftab_dawu
# -- Loading entity aftab_dawu_datapath
# -- Loading entity aftab_dawu_controller
# End time: 15:03:58 on Jun 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.3 Compiler 2020.07 Jul 22 2020
# Start time: 15:03:58 on Jun 03,2021
# vcom -2008 -reportprogress 300 -work work ./datapath/aftab_datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity aftab_datapath
# -- Compiling architecture behavioral of aftab_datapath
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading entity aftab_register_file
# -- Loading entity aftab_multiplexer
# -- Loading entity aftab_register
# -- Loading entity aftab_imm_sel_sign_ext
# -- Loading entity aftab_adder
# -- Loading entity aftab_llu
# -- Loading entity aftab_barrel_shifter
# -- Loading entity aftab_comparator
# -- Loading entity aftab_adder_subtractor
# -- Loading entity aftab_aau
# -- Loading entity aftab_dawu
# -- Loading entity aftab_daru
# -- Loading entity aftab_sulu
# ** Warning: ./datapath/aftab_datapath.vhd(278): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# End time: 15:03:58 on Jun 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.3 Compiler 2020.07 Jul 22 2020
# Start time: 15:03:58 on Jun 03,2021
# vcom -2008 -reportprogress 300 -work work ./aftab_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity aftab_controller
# -- Compiling architecture behavioral of aftab_controller
# End time: 15:03:58 on Jun 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.3 Compiler 2020.07 Jul 22 2020
# Start time: 15:03:58 on Jun 03,2021
# vcom -2008 -reportprogress 300 -work work ./aftab_core.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity aftab_core
# -- Compiling architecture procedural of aftab_core
# -- Loading entity aftab_datapath
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity aftab_controller
# End time: 15:03:59 on Jun 03,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.3 Compiler 2020.07 Jul 22 2020
# Start time: 15:03:59 on Jun 03,2021
# vcom -2008 -reportprogress 300 -work work ./test/aftab_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity aftab_memory
# -- Compiling architecture behavioral of aftab_memory
# End time: 15:03:59 on Jun 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.3 Compiler 2020.07 Jul 22 2020
# Start time: 15:03:59 on Jun 03,2021
# vcom -2008 -reportprogress 300 -work work ./test/TB_aftab.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_aftab
# -- Compiling architecture TEST of tb_aftab
# End time: 15:03:59 on Jun 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
souce test/sim_scripts/test0.tcl
# invalid command name "souce"
source test/sim_scripts/test0.tcl
# vsim work.tb_aftab 
# Start time: 15:04:39 on Jun 03,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_aftab(test)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.aftab_core(procedural)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.aftab_datapath(behavioral)
# Loading work.aftab_register_file(a)
# Loading work.aftab_multiplexer(procedural)
# Loading work.aftab_register(behavioral)
# Loading work.aftab_imm_sel_sign_ext(behavioral)
# Loading work.aftab_adder(behavioral)
# Loading work.aftab_llu(behavioral)
# Loading work.aftab_barrel_shifter(behavioral)
# Loading work.aftab_comparator(behavioral)
# Loading work.aftab_adder_subtractor(behavioral)
# Loading work.aftab_aau(behavioral)
# Loading work.aftab_booth_multiplier(behavioral)
# Loading work.aftab_booth_multiplier_datapath(behavioral)
# Loading work.aftab_shift_register(behavioral)
# Loading work.aftab_booth_multiplier_controller(behavioral)
# Loading work.aftab_counter(behavioral)
# Loading work.aftab_su_divider(behavioral)
# Loading work.aftab_tcl(behavioral)
# Loading work.aftab_divider(behavioral)
# Loading work.aftab_divider_datapath(behavioral)
# Loading work.aftab_divider_controller(behavioral)
# Loading work.aftab_dawu(behavioral)
# Loading work.aftab_dawu_datapath(behavioral)
# Loading work.aftab_opt_adder(behavioral)
# Loading work.aftab_full_adder(gate_level)
# Loading work.aftab_half_adder(rtl)
# Loading work.aftab_dawu_controller(behavioral)
# Loading work.aftab_daru(behavioral)
# Loading work.aftab_daru_datapath(behavioral)
# Loading work.aftab_decoder(behavioral)
# Loading work.aftab_daru_controller(behavioral)
# Loading work.aftab_sulu(behavioral)
# Loading work.aftab_controller(behavioral)
# Loading ieee.std_logic_textio(body)
# Loading work.aftab_memory(behavioral)
# ** Warning: (vsim-8683) Uninitialized out port /tb_aftab/aftab_ut/datapathAFTAB/dawu/dataError has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_aftab/aftab_ut/datapathAFTAB/daru/dataError has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_aftab/aftab_ut/datapathAFTAB/daru/instrError has no driver.
# This port will contribute value (U) to the signal network.
# ** UI-Msg: (vish-4014) No objects found matching '/tb_aftab/mem_cmp/dram_c/mem_s'.
source test/sim_scripts/test0.tcl
# End time: 15:06:13 on Jun 03,2021, Elapsed time: 0:01:34
# Errors: 0, Warnings: 3
# vsim work.tb_aftab 
# Start time: 15:06:13 on Jun 03,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_aftab(test)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.aftab_core(procedural)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.aftab_datapath(behavioral)
# Loading work.aftab_register_file(a)
# Loading work.aftab_multiplexer(procedural)
# Loading work.aftab_register(behavioral)
# Loading work.aftab_imm_sel_sign_ext(behavioral)
# Loading work.aftab_adder(behavioral)
# Loading work.aftab_llu(behavioral)
# Loading work.aftab_barrel_shifter(behavioral)
# Loading work.aftab_comparator(behavioral)
# Loading work.aftab_adder_subtractor(behavioral)
# Loading work.aftab_aau(behavioral)
# Loading work.aftab_booth_multiplier(behavioral)
# Loading work.aftab_booth_multiplier_datapath(behavioral)
# Loading work.aftab_shift_register(behavioral)
# Loading work.aftab_booth_multiplier_controller(behavioral)
# Loading work.aftab_counter(behavioral)
# Loading work.aftab_su_divider(behavioral)
# Loading work.aftab_tcl(behavioral)
# Loading work.aftab_divider(behavioral)
# Loading work.aftab_divider_datapath(behavioral)
# Loading work.aftab_divider_controller(behavioral)
# Loading work.aftab_dawu(behavioral)
# Loading work.aftab_dawu_datapath(behavioral)
# Loading work.aftab_opt_adder(behavioral)
# Loading work.aftab_full_adder(gate_level)
# Loading work.aftab_half_adder(rtl)
# Loading work.aftab_dawu_controller(behavioral)
# Loading work.aftab_daru(behavioral)
# Loading work.aftab_daru_datapath(behavioral)
# Loading work.aftab_decoder(behavioral)
# Loading work.aftab_daru_controller(behavioral)
# Loading work.aftab_sulu(behavioral)
# Loading work.aftab_controller(behavioral)
# Loading ieee.std_logic_textio(body)
# Loading work.aftab_memory(behavioral)
# ** Warning: (vsim-8683) Uninitialized out port /tb_aftab/aftab_ut/datapathAFTAB/dawu/dataError has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_aftab/aftab_ut/datapathAFTAB/daru/dataError has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_aftab/aftab_ut/datapathAFTAB/daru/instrError has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_aftab/aftab_ut/datapathAFTAB/daru/DataPath/Counter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_aftab/aftab_ut/datapathAFTAB/dawu/Datapath
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_aftab/aftab_ut/datapathAFTAB/dawu/Datapath
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_aftab/aftab_ut/datapathAFTAB/dawu/Datapath
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_aftab/aftab_ut/datapathAFTAB/dawu/Datapath
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_aftab/aftab_ut/datapathAFTAB/dawu/Datapath/Counter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_aftab/aftab_ut/datapathAFTAB/aau/Division/unsignedDiv/ControllerDiv/counter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_aftab/aftab_ut/datapathAFTAB/aau/Division/unsignedDiv/DataPathDiv
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_aftab/aftab_ut/datapathAFTAB/aau/Division/unsignedDiv/DataPathDiv
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_aftab/aftab_ut/datapathAFTAB/aau/Multiplication/Controller/counter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_aftab/aftab_ut/datapathAFTAB/aau/Multiplication/Datapath/addSub/add
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_aftab/aftab_ut/datapathAFTAB/aau/Multiplication/Datapath/addSub/add
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_aftab/aftab_ut/datapathAFTAB/aau/Multiplication/Datapath/addSub/add
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_aftab/aftab_ut/datapathAFTAB/aau/Multiplication/Datapath/addSub/add
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_aftab/aftab_ut/datapathAFTAB/addSub/add
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_aftab/aftab_ut/datapathAFTAB/addSub/add
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_aftab/aftab_ut/datapathAFTAB/addSub/add
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_aftab/aftab_ut/datapathAFTAB/addSub/add
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_aftab/aftab_ut/datapathAFTAB/comparator
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_aftab/aftab_ut/datapathAFTAB/comparator
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_aftab/aftab_ut/datapathAFTAB/comparator
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_aftab/aftab_ut/datapathAFTAB/comparator
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_aftab/aftab_ut/datapathAFTAB/comparator
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_aftab/aftab_ut/datapathAFTAB/comparator
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_aftab/aftab_ut/datapathAFTAB/BSU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_aftab/aftab_ut/datapathAFTAB/BSU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_aftab/aftab_ut/datapathAFTAB/BSU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_aftab/aftab_ut/datapathAFTAB/i4PC
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_aftab/aftab_ut/datapathAFTAB/i4PC
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_aftab/aftab_ut/datapathAFTAB/adder
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_aftab/aftab_ut/datapathAFTAB/adder
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_aftab/aftab_ut/datapathAFTAB/adder
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_aftab/aftab_ut/datapathAFTAB/dawu/Datapath
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_aftab/aftab_ut/datapathAFTAB/dawu/Datapath
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_aftab/aftab_ut/datapathAFTAB/dawu/Datapath
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_aftab/aftab_ut/datapathAFTAB/dawu/Datapath
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_aftab/aftab_ut/datapathAFTAB/aau/Multiplication/Datapath/addSub/add
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_aftab/aftab_ut/datapathAFTAB/aau/Multiplication/Datapath/addSub/add
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_aftab/aftab_ut/datapathAFTAB/adder
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_aftab/aftab_ut/datapathAFTAB/adder
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_aftab/aftab_ut/datapathAFTAB/addSub/add
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_aftab/aftab_ut/datapathAFTAB/addSub/add
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1 ns  Iteration: 1  Instance: /tb_aftab/aftab_ut/datapathAFTAB/aau/Division/unsignedDiv/DataPathDiv
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 7 ns  Iteration: 0  Instance: /tb_aftab/aftab_mem_ut
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 7 ns  Iteration: 0  Instance: /tb_aftab/aftab_mem_ut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 31 ns  Iteration: 1  Instance: /tb_aftab/aftab_ut/datapathAFTAB/aau/Division/unsignedDiv/DataPathDiv
add wave -position end sim:/tb_aftab/aftab_mem_ut/*
add wave -position end  sim:/tb_aftab/aftab_mem_ut/addressBus
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-8683) Uninitialized out port /tb_aftab/aftab_ut/datapathAFTAB/dawu/dataError has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_aftab/aftab_ut/datapathAFTAB/daru/dataError has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_aftab/aftab_ut/datapathAFTAB/daru/instrError has no driver.
# This port will contribute value (U) to the signal network.
restart
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_aftab/aftab_ut/datapathAFTAB/daru/DataPath/Counter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_aftab/aftab_ut/datapathAFTAB/dawu/Datapath
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_aftab/aftab_ut/datapathAFTAB/dawu/Datapath
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_aftab/aftab_ut/datapathAFTAB/dawu/Datapath
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_aftab/aftab_ut/datapathAFTAB/dawu/Datapath
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_aftab/aftab_ut/datapathAFTAB/dawu/Datapath/Counter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_aftab/aftab_ut/datapathAFTAB/aau/Division/unsignedDiv/ControllerDiv/counter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_aftab/aftab_ut/datapathAFTAB/aau/Division/unsignedDiv/DataPathDiv
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_aftab/aftab_ut/datapathAFTAB/aau/Division/unsignedDiv/DataPathDiv
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_aftab/aftab_ut/datapathAFTAB/aau/Multiplication/Controller/counter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_aftab/aftab_ut/datapathAFTAB/aau/Multiplication/Datapath/addSub/add
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_aftab/aftab_ut/datapathAFTAB/aau/Multiplication/Datapath/addSub/add
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_aftab/aftab_ut/datapathAFTAB/aau/Multiplication/Datapath/addSub/add
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_aftab/aftab_ut/datapathAFTAB/aau/Multiplication/Datapath/addSub/add
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_aftab/aftab_ut/datapathAFTAB/addSub/add
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_aftab/aftab_ut/datapathAFTAB/addSub/add
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_aftab/aftab_ut/datapathAFTAB/addSub/add
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_aftab/aftab_ut/datapathAFTAB/addSub/add
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_aftab/aftab_ut/datapathAFTAB/comparator
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_aftab/aftab_ut/datapathAFTAB/comparator
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_aftab/aftab_ut/datapathAFTAB/comparator
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_aftab/aftab_ut/datapathAFTAB/comparator
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_aftab/aftab_ut/datapathAFTAB/comparator
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_aftab/aftab_ut/datapathAFTAB/comparator
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_aftab/aftab_ut/datapathAFTAB/BSU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_aftab/aftab_ut/datapathAFTAB/BSU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_aftab/aftab_ut/datapathAFTAB/BSU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_aftab/aftab_ut/datapathAFTAB/i4PC
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_aftab/aftab_ut/datapathAFTAB/i4PC
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_aftab/aftab_ut/datapathAFTAB/adder
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_aftab/aftab_ut/datapathAFTAB/adder
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_aftab/aftab_ut/datapathAFTAB/adder
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_aftab/aftab_ut/datapathAFTAB/dawu/Datapath
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_aftab/aftab_ut/datapathAFTAB/dawu/Datapath
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_aftab/aftab_ut/datapathAFTAB/dawu/Datapath
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_aftab/aftab_ut/datapathAFTAB/dawu/Datapath
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_aftab/aftab_ut/datapathAFTAB/aau/Multiplication/Datapath/addSub/add
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_aftab/aftab_ut/datapathAFTAB/aau/Multiplication/Datapath/addSub/add
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_aftab/aftab_ut/datapathAFTAB/adder
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_aftab/aftab_ut/datapathAFTAB/adder
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_aftab/aftab_ut/datapathAFTAB/addSub/add
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_aftab/aftab_ut/datapathAFTAB/addSub/add
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1 ns  Iteration: 1  Instance: /tb_aftab/aftab_ut/datapathAFTAB/aau/Division/unsignedDiv/DataPathDiv
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 7 ns  Iteration: 0  Instance: /tb_aftab/aftab_mem_ut
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 7 ns  Iteration: 0  Instance: /tb_aftab/aftab_mem_ut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 31 ns  Iteration: 1  Instance: /tb_aftab/aftab_ut/datapathAFTAB/aau/Division/unsignedDiv/DataPathDiv
