// Seed: 4200016251
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1 = id_3;
  wire id_5;
  logic id_6, id_7;
  initial id_6 = id_2;
  assign id_7 = id_6 || id_6;
endmodule
module module_1 #(
    parameter id_2 = 32'd82
) (
    output tri0 id_0,
    output tri1 id_1,
    input wand _id_2,
    output supply0 id_3
);
  parameter [id_2 : -1] id_5 = 1;
  logic [7:0] id_6;
  ;
  assign id_6[-1'b0 :-1&id_2] = -1;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5
  );
endmodule
