// Consider files ending in .v for compilation.
+libext+.v

-y   /ecad/synopsys/synthesis_y2006.06sp2/dw/sim_ver
-v  /ecad/synopsys/synthesis_y2006.06sp2/packages/gtech/src_ver/gtech_lib.v 

../../techlib/std_cell/FrontEnd/verilog/fsa0a_c_sc.lib.src

//des module
../hdl/des/des_cop.v
../hdl/des/des_dat.v
../hdl/des/des_iv.v
../hdl/des/des_key.v
../hdl/des/des.v
../hdl/des/tiny_des_round.v
../hdl/des/tiny_des.v
