
*** Running vivado
    with args -log UART.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source UART.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source UART.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/tim/fpgaprojects/useful-components/UART/UART.srcs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'uart_fifo_fifo_generator_0_0' generated file not found 'c:/Users/tim/fpgaprojects/useful-components/UART/UART.srcs/sources_1/bd/uart_fifo/ip/uart_fifo_fifo_generator_0_0/stats.txt'. Please regenerate to continue.
Command: synth_design -top UART -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7560 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 324.426 ; gain = 76.063
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'UART' [C:/Users/tim/fpgaprojects/useful-components/UART/UART.srcs/sources_1/new/UART.vhd:49]
INFO: [Synth 8-3491] module 'transmit' declared at 'C:/Users/tim/fpgaprojects/useful-components/UART/UART.srcs/sources_1/new/transmit.vhd:34' bound to instance 'TX' of component 'transmit' [C:/Users/tim/fpgaprojects/useful-components/UART/UART.srcs/sources_1/new/UART.vhd:107]
INFO: [Synth 8-638] synthesizing module 'transmit' [C:/Users/tim/fpgaprojects/useful-components/UART/UART.srcs/sources_1/new/transmit.vhd:45]
	Parameter baud bound to: 9600 - type: integer 
	Parameter clk_freq bound to: 100000000 - type: integer 
WARNING: [Synth 8-614] signal 's_ready' is read in the process but is not in the sensitivity list [C:/Users/tim/fpgaprojects/useful-components/UART/UART.srcs/sources_1/new/transmit.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'transmit' (1#1) [C:/Users/tim/fpgaprojects/useful-components/UART/UART.srcs/sources_1/new/transmit.vhd:45]
INFO: [Synth 8-3491] module 'receive' declared at 'C:/Users/tim/fpgaprojects/useful-components/UART/UART.srcs/sources_1/new/receive.vhd:34' bound to instance 'RX' of component 'receive' [C:/Users/tim/fpgaprojects/useful-components/UART/UART.srcs/sources_1/new/UART.vhd:115]
INFO: [Synth 8-638] synthesizing module 'receive' [C:/Users/tim/fpgaprojects/useful-components/UART/UART.srcs/sources_1/new/receive.vhd:46]
	Parameter baud bound to: 9600 - type: integer 
	Parameter clk_freq bound to: 100000000 - type: integer 
WARNING: [Synth 8-614] signal 's_dout' is read in the process but is not in the sensitivity list [C:/Users/tim/fpgaprojects/useful-components/UART/UART.srcs/sources_1/new/receive.vhd:57]
WARNING: [Synth 8-614] signal 's_updated' is read in the process but is not in the sensitivity list [C:/Users/tim/fpgaprojects/useful-components/UART/UART.srcs/sources_1/new/receive.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'receive' (2#1) [C:/Users/tim/fpgaprojects/useful-components/UART/UART.srcs/sources_1/new/receive.vhd:46]
INFO: [Synth 8-3491] module 'uart_fifo' declared at 'C:/Users/tim/fpgaprojects/useful-components/UART/UART.srcs/sources_1/bd/uart_fifo/hdl/uart_fifo.vhd:14' bound to instance 'fifo_rx_queue' of component 'uart_fifo' [C:/Users/tim/fpgaprojects/useful-components/UART/UART.srcs/sources_1/new/UART.vhd:123]
INFO: [Synth 8-638] synthesizing module 'uart_fifo' [C:/Users/tim/fpgaprojects/useful-components/UART/UART.srcs/sources_1/bd/uart_fifo/hdl/uart_fifo.vhd:31]
INFO: [Synth 8-3491] module 'uart_fifo_fifo_generator_0_0' declared at 'C:/Users/tim/fpgaprojects/useful-components/UART/UART.runs/synth_1/.Xil/Vivado-4244-timbox/realtime/uart_fifo_fifo_generator_0_0_stub.vhdl:5' bound to instance 'fifo_generator_0' of component 'uart_fifo_fifo_generator_0_0' [C:/Users/tim/fpgaprojects/useful-components/UART/UART.srcs/sources_1/bd/uart_fifo/hdl/uart_fifo.vhd:61]
INFO: [Synth 8-638] synthesizing module 'uart_fifo_fifo_generator_0_0' [C:/Users/tim/fpgaprojects/useful-components/UART/UART.runs/synth_1/.Xil/Vivado-4244-timbox/realtime/uart_fifo_fifo_generator_0_0_stub.vhdl:19]
INFO: [Synth 8-256] done synthesizing module 'uart_fifo' (3#1) [C:/Users/tim/fpgaprojects/useful-components/UART/UART.srcs/sources_1/bd/uart_fifo/hdl/uart_fifo.vhd:31]
INFO: [Synth 8-3491] module 'uart_fifo' declared at 'C:/Users/tim/fpgaprojects/useful-components/UART/UART.srcs/sources_1/bd/uart_fifo/hdl/uart_fifo.vhd:14' bound to instance 'fifo_tx_queue' of component 'uart_fifo' [C:/Users/tim/fpgaprojects/useful-components/UART/UART.srcs/sources_1/new/UART.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'UART' (4#1) [C:/Users/tim/fpgaprojects/useful-components/UART/UART.srcs/sources_1/new/UART.vhd:49]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 364.754 ; gain = 116.391
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 364.754 ; gain = 116.391
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/tim/fpgaprojects/useful-components/UART/UART.runs/synth_1/.Xil/Vivado-4244-timbox/dcp3/uart_fifo_fifo_generator_0_0_in_context.xdc] for cell 'fifo_rx_queue/fifo_generator_0'
Finished Parsing XDC File [C:/Users/tim/fpgaprojects/useful-components/UART/UART.runs/synth_1/.Xil/Vivado-4244-timbox/dcp3/uart_fifo_fifo_generator_0_0_in_context.xdc] for cell 'fifo_rx_queue/fifo_generator_0'
Parsing XDC File [C:/Users/tim/fpgaprojects/useful-components/UART/UART.runs/synth_1/.Xil/Vivado-4244-timbox/dcp3/uart_fifo_fifo_generator_0_0_in_context.xdc] for cell 'fifo_tx_queue/fifo_generator_0'
Finished Parsing XDC File [C:/Users/tim/fpgaprojects/useful-components/UART/UART.runs/synth_1/.Xil/Vivado-4244-timbox/dcp3/uart_fifo_fifo_generator_0_0_in_context.xdc] for cell 'fifo_tx_queue/fifo_generator_0'
Parsing XDC File [C:/Users/tim/fpgaprojects/useful-components/UART/UART.srcs/constrs_1/imports/fpgaprojects/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/tim/fpgaprojects/useful-components/UART/UART.srcs/constrs_1/imports/fpgaprojects/Basys3_Master.xdc]
Parsing XDC File [C:/Users/tim/fpgaprojects/useful-components/UART/UART.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/tim/fpgaprojects/useful-components/UART/UART.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 654.445 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 654.445 ; gain = 406.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 654.445 ; gain = 406.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for fifo_rx_queue. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fifo_rx_queue/fifo_generator_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fifo_tx_queue. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fifo_tx_queue/fifo_generator_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 654.445 ; gain = 406.082
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "s_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s_bitPlace" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "RsTx" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RsTx" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 's_state_reg' in module 'receive'
WARNING: [Synth 8-6014] Unused sequential element s_state_reg was removed.  [C:/Users/tim/fpgaprojects/useful-components/UART/UART.srcs/sources_1/new/receive.vhd:65]
INFO: [Synth 8-5545] ROM "s_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "v_bitPlace" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "s_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 's_rx_reset_reg' into 's_in_fifo_wr_en_reg' [C:/Users/tim/fpgaprojects/useful-components/UART/UART.srcs/sources_1/new/UART.vhd:119]
INFO: [Synth 8-4471] merging register 's_in_fifo_rd_en_reg' into 's_read_ready_reg' [C:/Users/tim/fpgaprojects/useful-components/UART/UART.srcs/sources_1/new/UART.vhd:127]
INFO: [Synth 8-4471] merging register 's_out_fifo_rd_en_reg' into 's_tx_send_reg' [C:/Users/tim/fpgaprojects/useful-components/UART/UART.srcs/sources_1/new/UART.vhd:139]
WARNING: [Synth 8-6014] Unused sequential element s_rx_reset_reg was removed.  [C:/Users/tim/fpgaprojects/useful-components/UART/UART.srcs/sources_1/new/UART.vhd:119]
WARNING: [Synth 8-6014] Unused sequential element s_in_fifo_rd_en_reg was removed.  [C:/Users/tim/fpgaprojects/useful-components/UART/UART.srcs/sources_1/new/UART.vhd:127]
WARNING: [Synth 8-6014] Unused sequential element s_out_fifo_rd_en_reg was removed.  [C:/Users/tim/fpgaprojects/useful-components/UART/UART.srcs/sources_1/new/UART.vhd:139]
WARNING: [Synth 8-6014] Unused sequential element s_state_reg was removed.  [C:/Users/tim/fpgaprojects/useful-components/UART/UART.srcs/sources_1/new/receive.vhd:65]
WARNING: [Synth 8-6014] Unused sequential element s_state_reg was removed.  [C:/Users/tim/fpgaprojects/useful-components/UART/UART.srcs/sources_1/new/receive.vhd:65]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
             offset_wait |                              001 |                              001
               start_bit |                              010 |                              010
                data_bit |                              011 |                              011
                stop_bit |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 's_state_reg' using encoding 'sequential' in module 'receive'
WARNING: [Synth 8-6014] Unused sequential element s_state_reg was removed.  [C:/Users/tim/fpgaprojects/useful-components/UART/UART.srcs/sources_1/new/receive.vhd:65]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 654.445 ; gain = 406.082
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   5 Input     32 Bit        Muxes := 3     
	   5 Input      8 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module UART 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
Module transmit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   5 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 9     
	   6 Input      1 Bit        Muxes := 1     
Module receive 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   5 Input     32 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "TX/s_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "TX/s_bitPlace" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "TX/s_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "TX/s_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RX/v_bitPlace" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RX/s_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RX/s_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RX/s_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RX/s_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RX/s_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3886] merging instance 's_send_state_reg' (FDSE) to 's_out_fifo_wr_en_reg__0'
INFO: [Synth 8-3886] merging instance 's_rx_state_reg' (FDSE) to 's_in_fifo_wr_en_reg'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 654.445 ; gain = 406.082
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 654.445 ; gain = 406.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 654.445 ; gain = 406.082
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 654.445 ; gain = 406.082
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 654.445 ; gain = 406.082
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 654.445 ; gain = 406.082
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 654.445 ; gain = 406.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 654.445 ; gain = 406.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 654.445 ; gain = 406.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 654.445 ; gain = 406.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------+----------+
|      |BlackBox name                |Instances |
+------+-----------------------------+----------+
|1     |uart_fifo_fifo_generator_0_0 |         2|
+------+-----------------------------+----------+

Report Cell Usage: 
+------+-------------------------------------+------+
|      |Cell                                 |Count |
+------+-------------------------------------+------+
|1     |uart_fifo_fifo_generator_0_0_bbox    |     1|
|2     |uart_fifo_fifo_generator_0_0_bbox__2 |     1|
|3     |BUFG                                 |     1|
|4     |CARRY4                               |    35|
|5     |LUT1                                 |   124|
|6     |LUT2                                 |    41|
|7     |LUT3                                 |    53|
|8     |LUT4                                 |    66|
|9     |LUT5                                 |    23|
|10    |LUT6                                 |    80|
|11    |FDRE                                 |   152|
|12    |IBUF                                 |    13|
|13    |OBUF                                 |    10|
+------+-------------------------------------+------+

Report Instance Areas: 
+------+----------------+---------------------+------+
|      |Instance        |Module               |Cells |
+------+----------------+---------------------+------+
|1     |top             |                     |   618|
|2     |  fifo_rx_queue |uart_fifo__xdcDup__1 |    10|
|3     |  fifo_tx_queue |uart_fifo            |    10|
|4     |  RX            |receive              |   296|
|5     |  TX            |transmit             |   268|
+------+----------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 654.445 ; gain = 406.082
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 654.445 ; gain = 116.391
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 654.445 ; gain = 406.082
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 48 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

57 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 654.445 ; gain = 415.820
INFO: [Common 17-1381] The checkpoint 'C:/Users/tim/fpgaprojects/useful-components/UART/UART.runs/synth_1/UART.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 654.445 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Aug 26 11:34:27 2017...
