{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1548585757392 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1548585757395 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 27 11:42:37 2019 " "Processing started: Sun Jan 27 11:42:37 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1548585757395 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548585757395 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dac -c dac " "Command: quartus_map --read_settings_files=on --write_settings_files=off dac -c dac" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548585757395 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1548585757611 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1548585757611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dac.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dac-dac_serial " "Found design unit 1: dac-dac_serial" {  } { { "dac.vhd" "" { Text "C:/Users/Heisenberg/Desktop/FPGAs/DAC/dac.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548585765545 ""} { "Info" "ISGN_ENTITY_NAME" "1 dac " "Found entity 1: dac" {  } { { "dac.vhd" "" { Text "C:/Users/Heisenberg/Desktop/FPGAs/DAC/dac.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548585765545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548585765545 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "dac " "Elaborating entity \"dac\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1548585765563 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_data dac.vhd(10) " "VHDL Signal Declaration warning at dac.vhd(10): used implicit default value for signal \"out_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "dac.vhd" "" { Text "C:/Users/Heisenberg/Desktop/FPGAs/DAC/dac.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1548585765563 "|dac"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_sclk_fall dac.vhd(23) " "Verilog HDL or VHDL warning at dac.vhd(23): object \"r_sclk_fall\" assigned a value but never read" {  } { { "dac.vhd" "" { Text "C:/Users/Heisenberg/Desktop/FPGAs/DAC/dac.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1548585765564 "|dac"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "out_data\[0\] GND " "Pin \"out_data\[0\]\" is stuck at GND" {  } { { "dac.vhd" "" { Text "C:/Users/Heisenberg/Desktop/FPGAs/DAC/dac.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1548585765947 "|dac|out_data[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_data\[1\] GND " "Pin \"out_data\[1\]\" is stuck at GND" {  } { { "dac.vhd" "" { Text "C:/Users/Heisenberg/Desktop/FPGAs/DAC/dac.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1548585765947 "|dac|out_data[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_data\[2\] GND " "Pin \"out_data\[2\]\" is stuck at GND" {  } { { "dac.vhd" "" { Text "C:/Users/Heisenberg/Desktop/FPGAs/DAC/dac.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1548585765947 "|dac|out_data[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_data\[3\] GND " "Pin \"out_data\[3\]\" is stuck at GND" {  } { { "dac.vhd" "" { Text "C:/Users/Heisenberg/Desktop/FPGAs/DAC/dac.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1548585765947 "|dac|out_data[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_data\[4\] GND " "Pin \"out_data\[4\]\" is stuck at GND" {  } { { "dac.vhd" "" { Text "C:/Users/Heisenberg/Desktop/FPGAs/DAC/dac.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1548585765947 "|dac|out_data[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_data\[5\] GND " "Pin \"out_data\[5\]\" is stuck at GND" {  } { { "dac.vhd" "" { Text "C:/Users/Heisenberg/Desktop/FPGAs/DAC/dac.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1548585765947 "|dac|out_data[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_data\[6\] GND " "Pin \"out_data\[6\]\" is stuck at GND" {  } { { "dac.vhd" "" { Text "C:/Users/Heisenberg/Desktop/FPGAs/DAC/dac.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1548585765947 "|dac|out_data[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_data\[7\] GND " "Pin \"out_data\[7\]\" is stuck at GND" {  } { { "dac.vhd" "" { Text "C:/Users/Heisenberg/Desktop/FPGAs/DAC/dac.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1548585765947 "|dac|out_data[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_data\[8\] GND " "Pin \"out_data\[8\]\" is stuck at GND" {  } { { "dac.vhd" "" { Text "C:/Users/Heisenberg/Desktop/FPGAs/DAC/dac.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1548585765947 "|dac|out_data[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_data\[9\] GND " "Pin \"out_data\[9\]\" is stuck at GND" {  } { { "dac.vhd" "" { Text "C:/Users/Heisenberg/Desktop/FPGAs/DAC/dac.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1548585765947 "|dac|out_data[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Vcc VCC " "Pin \"Vcc\" is stuck at VCC" {  } { { "dac.vhd" "" { Text "C:/Users/Heisenberg/Desktop/FPGAs/DAC/dac.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1548585765947 "|dac|Vcc"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1548585765947 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1548585766003 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1548585766393 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548585766393 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "65 " "Implemented 65 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1548585766437 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1548585766437 ""} { "Info" "ICUT_CUT_TM_LCELLS" "52 " "Implemented 52 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1548585766437 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1548585766437 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4815 " "Peak virtual memory: 4815 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1548585766470 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 27 11:42:46 2019 " "Processing ended: Sun Jan 27 11:42:46 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1548585766470 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1548585766470 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1548585766470 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1548585766470 ""}
