
SmartWatch.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000af98  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002774  0800b0a8  0800b0a8  0000c0a8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d81c  0800d81c  0000f1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800d81c  0800d81c  0000e81c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d824  0800d824  0000f1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d824  0800d824  0000e824  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800d828  0800d828  0000e828  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800d82c  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000800  200001d4  0800da00  0000f1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200009d4  0800da00  0000f9d4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000f1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011c34  00000000  00000000  0000f1fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003316  00000000  00000000  00020e31  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000fd0  00000000  00000000  00024148  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c0a  00000000  00000000  00025118  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a322  00000000  00000000  00025d22  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014b21  00000000  00000000  00040044  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008ae2c  00000000  00000000  00054b65  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000df991  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000555c  00000000  00000000  000df9d4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000055  00000000  00000000  000e4f30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001d4 	.word	0x200001d4
 800012c:	00000000 	.word	0x00000000
 8000130:	0800b090 	.word	0x0800b090

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001d8 	.word	0x200001d8
 800014c:	0800b090 	.word	0x0800b090

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__gesf2>:
 8000b68:	f04f 3cff 	mov.w	ip, #4294967295
 8000b6c:	e006      	b.n	8000b7c <__cmpsf2+0x4>
 8000b6e:	bf00      	nop

08000b70 <__lesf2>:
 8000b70:	f04f 0c01 	mov.w	ip, #1
 8000b74:	e002      	b.n	8000b7c <__cmpsf2+0x4>
 8000b76:	bf00      	nop

08000b78 <__cmpsf2>:
 8000b78:	f04f 0c01 	mov.w	ip, #1
 8000b7c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000b80:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000b84:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b88:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b8c:	bf18      	it	ne
 8000b8e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b92:	d011      	beq.n	8000bb8 <__cmpsf2+0x40>
 8000b94:	b001      	add	sp, #4
 8000b96:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000b9a:	bf18      	it	ne
 8000b9c:	ea90 0f01 	teqne	r0, r1
 8000ba0:	bf58      	it	pl
 8000ba2:	ebb2 0003 	subspl.w	r0, r2, r3
 8000ba6:	bf88      	it	hi
 8000ba8:	17c8      	asrhi	r0, r1, #31
 8000baa:	bf38      	it	cc
 8000bac:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000bb0:	bf18      	it	ne
 8000bb2:	f040 0001 	orrne.w	r0, r0, #1
 8000bb6:	4770      	bx	lr
 8000bb8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000bbc:	d102      	bne.n	8000bc4 <__cmpsf2+0x4c>
 8000bbe:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000bc2:	d105      	bne.n	8000bd0 <__cmpsf2+0x58>
 8000bc4:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000bc8:	d1e4      	bne.n	8000b94 <__cmpsf2+0x1c>
 8000bca:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000bce:	d0e1      	beq.n	8000b94 <__cmpsf2+0x1c>
 8000bd0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_cfrcmple>:
 8000bd8:	4684      	mov	ip, r0
 8000bda:	4608      	mov	r0, r1
 8000bdc:	4661      	mov	r1, ip
 8000bde:	e7ff      	b.n	8000be0 <__aeabi_cfcmpeq>

08000be0 <__aeabi_cfcmpeq>:
 8000be0:	b50f      	push	{r0, r1, r2, r3, lr}
 8000be2:	f7ff ffc9 	bl	8000b78 <__cmpsf2>
 8000be6:	2800      	cmp	r0, #0
 8000be8:	bf48      	it	mi
 8000bea:	f110 0f00 	cmnmi.w	r0, #0
 8000bee:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000bf0 <__aeabi_fcmpeq>:
 8000bf0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bf4:	f7ff fff4 	bl	8000be0 <__aeabi_cfcmpeq>
 8000bf8:	bf0c      	ite	eq
 8000bfa:	2001      	moveq	r0, #1
 8000bfc:	2000      	movne	r0, #0
 8000bfe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c02:	bf00      	nop

08000c04 <__aeabi_fcmplt>:
 8000c04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000c08:	f7ff ffea 	bl	8000be0 <__aeabi_cfcmpeq>
 8000c0c:	bf34      	ite	cc
 8000c0e:	2001      	movcc	r0, #1
 8000c10:	2000      	movcs	r0, #0
 8000c12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c16:	bf00      	nop

08000c18 <__aeabi_fcmple>:
 8000c18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000c1c:	f7ff ffe0 	bl	8000be0 <__aeabi_cfcmpeq>
 8000c20:	bf94      	ite	ls
 8000c22:	2001      	movls	r0, #1
 8000c24:	2000      	movhi	r0, #0
 8000c26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c2a:	bf00      	nop

08000c2c <__aeabi_fcmpge>:
 8000c2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000c30:	f7ff ffd2 	bl	8000bd8 <__aeabi_cfrcmple>
 8000c34:	bf94      	ite	ls
 8000c36:	2001      	movls	r0, #1
 8000c38:	2000      	movhi	r0, #0
 8000c3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c3e:	bf00      	nop

08000c40 <__aeabi_fcmpgt>:
 8000c40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000c44:	f7ff ffc8 	bl	8000bd8 <__aeabi_cfrcmple>
 8000c48:	bf34      	ite	cc
 8000c4a:	2001      	movcc	r0, #1
 8000c4c:	2000      	movcs	r0, #0
 8000c4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c52:	bf00      	nop

08000c54 <__aeabi_d2lz>:
 8000c54:	b538      	push	{r3, r4, r5, lr}
 8000c56:	2200      	movs	r2, #0
 8000c58:	2300      	movs	r3, #0
 8000c5a:	4604      	mov	r4, r0
 8000c5c:	460d      	mov	r5, r1
 8000c5e:	f7ff fead 	bl	80009bc <__aeabi_dcmplt>
 8000c62:	b928      	cbnz	r0, 8000c70 <__aeabi_d2lz+0x1c>
 8000c64:	4620      	mov	r0, r4
 8000c66:	4629      	mov	r1, r5
 8000c68:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000c6c:	f000 b80a 	b.w	8000c84 <__aeabi_d2ulz>
 8000c70:	4620      	mov	r0, r4
 8000c72:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000c76:	f000 f805 	bl	8000c84 <__aeabi_d2ulz>
 8000c7a:	4240      	negs	r0, r0
 8000c7c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c80:	bd38      	pop	{r3, r4, r5, pc}
 8000c82:	bf00      	nop

08000c84 <__aeabi_d2ulz>:
 8000c84:	b5d0      	push	{r4, r6, r7, lr}
 8000c86:	2200      	movs	r2, #0
 8000c88:	4b0b      	ldr	r3, [pc, #44]	@ (8000cb8 <__aeabi_d2ulz+0x34>)
 8000c8a:	4606      	mov	r6, r0
 8000c8c:	460f      	mov	r7, r1
 8000c8e:	f7ff fc23 	bl	80004d8 <__aeabi_dmul>
 8000c92:	f7ff fef9 	bl	8000a88 <__aeabi_d2uiz>
 8000c96:	4604      	mov	r4, r0
 8000c98:	f7ff fba4 	bl	80003e4 <__aeabi_ui2d>
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	4b07      	ldr	r3, [pc, #28]	@ (8000cbc <__aeabi_d2ulz+0x38>)
 8000ca0:	f7ff fc1a 	bl	80004d8 <__aeabi_dmul>
 8000ca4:	4602      	mov	r2, r0
 8000ca6:	460b      	mov	r3, r1
 8000ca8:	4630      	mov	r0, r6
 8000caa:	4639      	mov	r1, r7
 8000cac:	f7ff fa5c 	bl	8000168 <__aeabi_dsub>
 8000cb0:	f7ff feea 	bl	8000a88 <__aeabi_d2uiz>
 8000cb4:	4621      	mov	r1, r4
 8000cb6:	bdd0      	pop	{r4, r6, r7, pc}
 8000cb8:	3df00000 	.word	0x3df00000
 8000cbc:	41f00000 	.word	0x41f00000

08000cc0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000cc0:	b580      	push	{r7, lr}
 8000cc2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000cc4:	4b08      	ldr	r3, [pc, #32]	@ (8000ce8 <HAL_Init+0x28>)
 8000cc6:	681b      	ldr	r3, [r3, #0]
 8000cc8:	4a07      	ldr	r2, [pc, #28]	@ (8000ce8 <HAL_Init+0x28>)
 8000cca:	f043 0310 	orr.w	r3, r3, #16
 8000cce:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000cd0:	2003      	movs	r0, #3
 8000cd2:	f000 f947 	bl	8000f64 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000cd6:	200f      	movs	r0, #15
 8000cd8:	f000 f808 	bl	8000cec <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000cdc:	f005 fb1e 	bl	800631c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000ce0:	2300      	movs	r3, #0
}
 8000ce2:	4618      	mov	r0, r3
 8000ce4:	bd80      	pop	{r7, pc}
 8000ce6:	bf00      	nop
 8000ce8:	40022000 	.word	0x40022000

08000cec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000cec:	b580      	push	{r7, lr}
 8000cee:	b082      	sub	sp, #8
 8000cf0:	af00      	add	r7, sp, #0
 8000cf2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000cf4:	4b12      	ldr	r3, [pc, #72]	@ (8000d40 <HAL_InitTick+0x54>)
 8000cf6:	681a      	ldr	r2, [r3, #0]
 8000cf8:	4b12      	ldr	r3, [pc, #72]	@ (8000d44 <HAL_InitTick+0x58>)
 8000cfa:	781b      	ldrb	r3, [r3, #0]
 8000cfc:	4619      	mov	r1, r3
 8000cfe:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000d02:	fbb3 f3f1 	udiv	r3, r3, r1
 8000d06:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d0a:	4618      	mov	r0, r3
 8000d0c:	f000 f95f 	bl	8000fce <HAL_SYSTICK_Config>
 8000d10:	4603      	mov	r3, r0
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	d001      	beq.n	8000d1a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000d16:	2301      	movs	r3, #1
 8000d18:	e00e      	b.n	8000d38 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	2b0f      	cmp	r3, #15
 8000d1e:	d80a      	bhi.n	8000d36 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d20:	2200      	movs	r2, #0
 8000d22:	6879      	ldr	r1, [r7, #4]
 8000d24:	f04f 30ff 	mov.w	r0, #4294967295
 8000d28:	f000 f927 	bl	8000f7a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000d2c:	4a06      	ldr	r2, [pc, #24]	@ (8000d48 <HAL_InitTick+0x5c>)
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000d32:	2300      	movs	r3, #0
 8000d34:	e000      	b.n	8000d38 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000d36:	2301      	movs	r3, #1
}
 8000d38:	4618      	mov	r0, r3
 8000d3a:	3708      	adds	r7, #8
 8000d3c:	46bd      	mov	sp, r7
 8000d3e:	bd80      	pop	{r7, pc}
 8000d40:	20000008 	.word	0x20000008
 8000d44:	20000004 	.word	0x20000004
 8000d48:	20000000 	.word	0x20000000

08000d4c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d4c:	b480      	push	{r7}
 8000d4e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000d50:	4b05      	ldr	r3, [pc, #20]	@ (8000d68 <HAL_IncTick+0x1c>)
 8000d52:	781b      	ldrb	r3, [r3, #0]
 8000d54:	461a      	mov	r2, r3
 8000d56:	4b05      	ldr	r3, [pc, #20]	@ (8000d6c <HAL_IncTick+0x20>)
 8000d58:	681b      	ldr	r3, [r3, #0]
 8000d5a:	4413      	add	r3, r2
 8000d5c:	4a03      	ldr	r2, [pc, #12]	@ (8000d6c <HAL_IncTick+0x20>)
 8000d5e:	6013      	str	r3, [r2, #0]
}
 8000d60:	bf00      	nop
 8000d62:	46bd      	mov	sp, r7
 8000d64:	bc80      	pop	{r7}
 8000d66:	4770      	bx	lr
 8000d68:	20000004 	.word	0x20000004
 8000d6c:	200001f0 	.word	0x200001f0

08000d70 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d70:	b480      	push	{r7}
 8000d72:	af00      	add	r7, sp, #0
  return uwTick;
 8000d74:	4b02      	ldr	r3, [pc, #8]	@ (8000d80 <HAL_GetTick+0x10>)
 8000d76:	681b      	ldr	r3, [r3, #0]
}
 8000d78:	4618      	mov	r0, r3
 8000d7a:	46bd      	mov	sp, r7
 8000d7c:	bc80      	pop	{r7}
 8000d7e:	4770      	bx	lr
 8000d80:	200001f0 	.word	0x200001f0

08000d84 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000d84:	b580      	push	{r7, lr}
 8000d86:	b084      	sub	sp, #16
 8000d88:	af00      	add	r7, sp, #0
 8000d8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000d8c:	f7ff fff0 	bl	8000d70 <HAL_GetTick>
 8000d90:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000d96:	68fb      	ldr	r3, [r7, #12]
 8000d98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000d9c:	d005      	beq.n	8000daa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000d9e:	4b0a      	ldr	r3, [pc, #40]	@ (8000dc8 <HAL_Delay+0x44>)
 8000da0:	781b      	ldrb	r3, [r3, #0]
 8000da2:	461a      	mov	r2, r3
 8000da4:	68fb      	ldr	r3, [r7, #12]
 8000da6:	4413      	add	r3, r2
 8000da8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000daa:	bf00      	nop
 8000dac:	f7ff ffe0 	bl	8000d70 <HAL_GetTick>
 8000db0:	4602      	mov	r2, r0
 8000db2:	68bb      	ldr	r3, [r7, #8]
 8000db4:	1ad3      	subs	r3, r2, r3
 8000db6:	68fa      	ldr	r2, [r7, #12]
 8000db8:	429a      	cmp	r2, r3
 8000dba:	d8f7      	bhi.n	8000dac <HAL_Delay+0x28>
  {
  }
}
 8000dbc:	bf00      	nop
 8000dbe:	bf00      	nop
 8000dc0:	3710      	adds	r7, #16
 8000dc2:	46bd      	mov	sp, r7
 8000dc4:	bd80      	pop	{r7, pc}
 8000dc6:	bf00      	nop
 8000dc8:	20000004 	.word	0x20000004

08000dcc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000dcc:	b480      	push	{r7}
 8000dce:	b085      	sub	sp, #20
 8000dd0:	af00      	add	r7, sp, #0
 8000dd2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	f003 0307 	and.w	r3, r3, #7
 8000dda:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ddc:	4b0c      	ldr	r3, [pc, #48]	@ (8000e10 <__NVIC_SetPriorityGrouping+0x44>)
 8000dde:	68db      	ldr	r3, [r3, #12]
 8000de0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000de2:	68ba      	ldr	r2, [r7, #8]
 8000de4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000de8:	4013      	ands	r3, r2
 8000dea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000dec:	68fb      	ldr	r3, [r7, #12]
 8000dee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000df0:	68bb      	ldr	r3, [r7, #8]
 8000df2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000df4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000df8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000dfc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000dfe:	4a04      	ldr	r2, [pc, #16]	@ (8000e10 <__NVIC_SetPriorityGrouping+0x44>)
 8000e00:	68bb      	ldr	r3, [r7, #8]
 8000e02:	60d3      	str	r3, [r2, #12]
}
 8000e04:	bf00      	nop
 8000e06:	3714      	adds	r7, #20
 8000e08:	46bd      	mov	sp, r7
 8000e0a:	bc80      	pop	{r7}
 8000e0c:	4770      	bx	lr
 8000e0e:	bf00      	nop
 8000e10:	e000ed00 	.word	0xe000ed00

08000e14 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000e14:	b480      	push	{r7}
 8000e16:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e18:	4b04      	ldr	r3, [pc, #16]	@ (8000e2c <__NVIC_GetPriorityGrouping+0x18>)
 8000e1a:	68db      	ldr	r3, [r3, #12]
 8000e1c:	0a1b      	lsrs	r3, r3, #8
 8000e1e:	f003 0307 	and.w	r3, r3, #7
}
 8000e22:	4618      	mov	r0, r3
 8000e24:	46bd      	mov	sp, r7
 8000e26:	bc80      	pop	{r7}
 8000e28:	4770      	bx	lr
 8000e2a:	bf00      	nop
 8000e2c:	e000ed00 	.word	0xe000ed00

08000e30 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e30:	b480      	push	{r7}
 8000e32:	b083      	sub	sp, #12
 8000e34:	af00      	add	r7, sp, #0
 8000e36:	4603      	mov	r3, r0
 8000e38:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e3e:	2b00      	cmp	r3, #0
 8000e40:	db0b      	blt.n	8000e5a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000e42:	79fb      	ldrb	r3, [r7, #7]
 8000e44:	f003 021f 	and.w	r2, r3, #31
 8000e48:	4906      	ldr	r1, [pc, #24]	@ (8000e64 <__NVIC_EnableIRQ+0x34>)
 8000e4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e4e:	095b      	lsrs	r3, r3, #5
 8000e50:	2001      	movs	r0, #1
 8000e52:	fa00 f202 	lsl.w	r2, r0, r2
 8000e56:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000e5a:	bf00      	nop
 8000e5c:	370c      	adds	r7, #12
 8000e5e:	46bd      	mov	sp, r7
 8000e60:	bc80      	pop	{r7}
 8000e62:	4770      	bx	lr
 8000e64:	e000e100 	.word	0xe000e100

08000e68 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e68:	b480      	push	{r7}
 8000e6a:	b083      	sub	sp, #12
 8000e6c:	af00      	add	r7, sp, #0
 8000e6e:	4603      	mov	r3, r0
 8000e70:	6039      	str	r1, [r7, #0]
 8000e72:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e78:	2b00      	cmp	r3, #0
 8000e7a:	db0a      	blt.n	8000e92 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e7c:	683b      	ldr	r3, [r7, #0]
 8000e7e:	b2da      	uxtb	r2, r3
 8000e80:	490c      	ldr	r1, [pc, #48]	@ (8000eb4 <__NVIC_SetPriority+0x4c>)
 8000e82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e86:	0112      	lsls	r2, r2, #4
 8000e88:	b2d2      	uxtb	r2, r2
 8000e8a:	440b      	add	r3, r1
 8000e8c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000e90:	e00a      	b.n	8000ea8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e92:	683b      	ldr	r3, [r7, #0]
 8000e94:	b2da      	uxtb	r2, r3
 8000e96:	4908      	ldr	r1, [pc, #32]	@ (8000eb8 <__NVIC_SetPriority+0x50>)
 8000e98:	79fb      	ldrb	r3, [r7, #7]
 8000e9a:	f003 030f 	and.w	r3, r3, #15
 8000e9e:	3b04      	subs	r3, #4
 8000ea0:	0112      	lsls	r2, r2, #4
 8000ea2:	b2d2      	uxtb	r2, r2
 8000ea4:	440b      	add	r3, r1
 8000ea6:	761a      	strb	r2, [r3, #24]
}
 8000ea8:	bf00      	nop
 8000eaa:	370c      	adds	r7, #12
 8000eac:	46bd      	mov	sp, r7
 8000eae:	bc80      	pop	{r7}
 8000eb0:	4770      	bx	lr
 8000eb2:	bf00      	nop
 8000eb4:	e000e100 	.word	0xe000e100
 8000eb8:	e000ed00 	.word	0xe000ed00

08000ebc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ebc:	b480      	push	{r7}
 8000ebe:	b089      	sub	sp, #36	@ 0x24
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	60f8      	str	r0, [r7, #12]
 8000ec4:	60b9      	str	r1, [r7, #8]
 8000ec6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ec8:	68fb      	ldr	r3, [r7, #12]
 8000eca:	f003 0307 	and.w	r3, r3, #7
 8000ece:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ed0:	69fb      	ldr	r3, [r7, #28]
 8000ed2:	f1c3 0307 	rsb	r3, r3, #7
 8000ed6:	2b04      	cmp	r3, #4
 8000ed8:	bf28      	it	cs
 8000eda:	2304      	movcs	r3, #4
 8000edc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000ede:	69fb      	ldr	r3, [r7, #28]
 8000ee0:	3304      	adds	r3, #4
 8000ee2:	2b06      	cmp	r3, #6
 8000ee4:	d902      	bls.n	8000eec <NVIC_EncodePriority+0x30>
 8000ee6:	69fb      	ldr	r3, [r7, #28]
 8000ee8:	3b03      	subs	r3, #3
 8000eea:	e000      	b.n	8000eee <NVIC_EncodePriority+0x32>
 8000eec:	2300      	movs	r3, #0
 8000eee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ef0:	f04f 32ff 	mov.w	r2, #4294967295
 8000ef4:	69bb      	ldr	r3, [r7, #24]
 8000ef6:	fa02 f303 	lsl.w	r3, r2, r3
 8000efa:	43da      	mvns	r2, r3
 8000efc:	68bb      	ldr	r3, [r7, #8]
 8000efe:	401a      	ands	r2, r3
 8000f00:	697b      	ldr	r3, [r7, #20]
 8000f02:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000f04:	f04f 31ff 	mov.w	r1, #4294967295
 8000f08:	697b      	ldr	r3, [r7, #20]
 8000f0a:	fa01 f303 	lsl.w	r3, r1, r3
 8000f0e:	43d9      	mvns	r1, r3
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f14:	4313      	orrs	r3, r2
         );
}
 8000f16:	4618      	mov	r0, r3
 8000f18:	3724      	adds	r7, #36	@ 0x24
 8000f1a:	46bd      	mov	sp, r7
 8000f1c:	bc80      	pop	{r7}
 8000f1e:	4770      	bx	lr

08000f20 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	b082      	sub	sp, #8
 8000f24:	af00      	add	r7, sp, #0
 8000f26:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	3b01      	subs	r3, #1
 8000f2c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000f30:	d301      	bcc.n	8000f36 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000f32:	2301      	movs	r3, #1
 8000f34:	e00f      	b.n	8000f56 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000f36:	4a0a      	ldr	r2, [pc, #40]	@ (8000f60 <SysTick_Config+0x40>)
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	3b01      	subs	r3, #1
 8000f3c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000f3e:	210f      	movs	r1, #15
 8000f40:	f04f 30ff 	mov.w	r0, #4294967295
 8000f44:	f7ff ff90 	bl	8000e68 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000f48:	4b05      	ldr	r3, [pc, #20]	@ (8000f60 <SysTick_Config+0x40>)
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000f4e:	4b04      	ldr	r3, [pc, #16]	@ (8000f60 <SysTick_Config+0x40>)
 8000f50:	2207      	movs	r2, #7
 8000f52:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000f54:	2300      	movs	r3, #0
}
 8000f56:	4618      	mov	r0, r3
 8000f58:	3708      	adds	r7, #8
 8000f5a:	46bd      	mov	sp, r7
 8000f5c:	bd80      	pop	{r7, pc}
 8000f5e:	bf00      	nop
 8000f60:	e000e010 	.word	0xe000e010

08000f64 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f64:	b580      	push	{r7, lr}
 8000f66:	b082      	sub	sp, #8
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000f6c:	6878      	ldr	r0, [r7, #4]
 8000f6e:	f7ff ff2d 	bl	8000dcc <__NVIC_SetPriorityGrouping>
}
 8000f72:	bf00      	nop
 8000f74:	3708      	adds	r7, #8
 8000f76:	46bd      	mov	sp, r7
 8000f78:	bd80      	pop	{r7, pc}

08000f7a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000f7a:	b580      	push	{r7, lr}
 8000f7c:	b086      	sub	sp, #24
 8000f7e:	af00      	add	r7, sp, #0
 8000f80:	4603      	mov	r3, r0
 8000f82:	60b9      	str	r1, [r7, #8]
 8000f84:	607a      	str	r2, [r7, #4]
 8000f86:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000f88:	2300      	movs	r3, #0
 8000f8a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000f8c:	f7ff ff42 	bl	8000e14 <__NVIC_GetPriorityGrouping>
 8000f90:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000f92:	687a      	ldr	r2, [r7, #4]
 8000f94:	68b9      	ldr	r1, [r7, #8]
 8000f96:	6978      	ldr	r0, [r7, #20]
 8000f98:	f7ff ff90 	bl	8000ebc <NVIC_EncodePriority>
 8000f9c:	4602      	mov	r2, r0
 8000f9e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000fa2:	4611      	mov	r1, r2
 8000fa4:	4618      	mov	r0, r3
 8000fa6:	f7ff ff5f 	bl	8000e68 <__NVIC_SetPriority>
}
 8000faa:	bf00      	nop
 8000fac:	3718      	adds	r7, #24
 8000fae:	46bd      	mov	sp, r7
 8000fb0:	bd80      	pop	{r7, pc}

08000fb2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000fb2:	b580      	push	{r7, lr}
 8000fb4:	b082      	sub	sp, #8
 8000fb6:	af00      	add	r7, sp, #0
 8000fb8:	4603      	mov	r3, r0
 8000fba:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000fbc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	f7ff ff35 	bl	8000e30 <__NVIC_EnableIRQ>
}
 8000fc6:	bf00      	nop
 8000fc8:	3708      	adds	r7, #8
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	bd80      	pop	{r7, pc}

08000fce <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000fce:	b580      	push	{r7, lr}
 8000fd0:	b082      	sub	sp, #8
 8000fd2:	af00      	add	r7, sp, #0
 8000fd4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000fd6:	6878      	ldr	r0, [r7, #4]
 8000fd8:	f7ff ffa2 	bl	8000f20 <SysTick_Config>
 8000fdc:	4603      	mov	r3, r0
}
 8000fde:	4618      	mov	r0, r3
 8000fe0:	3708      	adds	r7, #8
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	bd80      	pop	{r7, pc}

08000fe6 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000fe6:	b480      	push	{r7}
 8000fe8:	b085      	sub	sp, #20
 8000fea:	af00      	add	r7, sp, #0
 8000fec:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000fee:	2300      	movs	r3, #0
 8000ff0:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8000ff8:	b2db      	uxtb	r3, r3
 8000ffa:	2b02      	cmp	r3, #2
 8000ffc:	d008      	beq.n	8001010 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	2204      	movs	r2, #4
 8001002:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	2200      	movs	r2, #0
 8001008:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 800100c:	2301      	movs	r3, #1
 800100e:	e020      	b.n	8001052 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	681a      	ldr	r2, [r3, #0]
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	681b      	ldr	r3, [r3, #0]
 800101a:	f022 020e 	bic.w	r2, r2, #14
 800101e:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	681a      	ldr	r2, [r3, #0]
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	f022 0201 	bic.w	r2, r2, #1
 800102e:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001038:	2101      	movs	r1, #1
 800103a:	fa01 f202 	lsl.w	r2, r1, r2
 800103e:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	2201      	movs	r2, #1
 8001044:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	2200      	movs	r2, #0
 800104c:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8001050:	7bfb      	ldrb	r3, [r7, #15]
}
 8001052:	4618      	mov	r0, r3
 8001054:	3714      	adds	r7, #20
 8001056:	46bd      	mov	sp, r7
 8001058:	bc80      	pop	{r7}
 800105a:	4770      	bx	lr

0800105c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 800105c:	b580      	push	{r7, lr}
 800105e:	b084      	sub	sp, #16
 8001060:	af00      	add	r7, sp, #0
 8001062:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001064:	2300      	movs	r3, #0
 8001066:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800106e:	b2db      	uxtb	r3, r3
 8001070:	2b02      	cmp	r3, #2
 8001072:	d005      	beq.n	8001080 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	2204      	movs	r2, #4
 8001078:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 800107a:	2301      	movs	r3, #1
 800107c:	73fb      	strb	r3, [r7, #15]
 800107e:	e051      	b.n	8001124 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	681a      	ldr	r2, [r3, #0]
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	f022 020e 	bic.w	r2, r2, #14
 800108e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	681a      	ldr	r2, [r3, #0]
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	f022 0201 	bic.w	r2, r2, #1
 800109e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	4a22      	ldr	r2, [pc, #136]	@ (8001130 <HAL_DMA_Abort_IT+0xd4>)
 80010a6:	4293      	cmp	r3, r2
 80010a8:	d029      	beq.n	80010fe <HAL_DMA_Abort_IT+0xa2>
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	4a21      	ldr	r2, [pc, #132]	@ (8001134 <HAL_DMA_Abort_IT+0xd8>)
 80010b0:	4293      	cmp	r3, r2
 80010b2:	d022      	beq.n	80010fa <HAL_DMA_Abort_IT+0x9e>
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	4a1f      	ldr	r2, [pc, #124]	@ (8001138 <HAL_DMA_Abort_IT+0xdc>)
 80010ba:	4293      	cmp	r3, r2
 80010bc:	d01a      	beq.n	80010f4 <HAL_DMA_Abort_IT+0x98>
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	4a1e      	ldr	r2, [pc, #120]	@ (800113c <HAL_DMA_Abort_IT+0xe0>)
 80010c4:	4293      	cmp	r3, r2
 80010c6:	d012      	beq.n	80010ee <HAL_DMA_Abort_IT+0x92>
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	4a1c      	ldr	r2, [pc, #112]	@ (8001140 <HAL_DMA_Abort_IT+0xe4>)
 80010ce:	4293      	cmp	r3, r2
 80010d0:	d00a      	beq.n	80010e8 <HAL_DMA_Abort_IT+0x8c>
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	4a1b      	ldr	r2, [pc, #108]	@ (8001144 <HAL_DMA_Abort_IT+0xe8>)
 80010d8:	4293      	cmp	r3, r2
 80010da:	d102      	bne.n	80010e2 <HAL_DMA_Abort_IT+0x86>
 80010dc:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80010e0:	e00e      	b.n	8001100 <HAL_DMA_Abort_IT+0xa4>
 80010e2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80010e6:	e00b      	b.n	8001100 <HAL_DMA_Abort_IT+0xa4>
 80010e8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80010ec:	e008      	b.n	8001100 <HAL_DMA_Abort_IT+0xa4>
 80010ee:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80010f2:	e005      	b.n	8001100 <HAL_DMA_Abort_IT+0xa4>
 80010f4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80010f8:	e002      	b.n	8001100 <HAL_DMA_Abort_IT+0xa4>
 80010fa:	2310      	movs	r3, #16
 80010fc:	e000      	b.n	8001100 <HAL_DMA_Abort_IT+0xa4>
 80010fe:	2301      	movs	r3, #1
 8001100:	4a11      	ldr	r2, [pc, #68]	@ (8001148 <HAL_DMA_Abort_IT+0xec>)
 8001102:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	2201      	movs	r2, #1
 8001108:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	2200      	movs	r2, #0
 8001110:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001118:	2b00      	cmp	r3, #0
 800111a:	d003      	beq.n	8001124 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001120:	6878      	ldr	r0, [r7, #4]
 8001122:	4798      	blx	r3
    } 
  }
  return status;
 8001124:	7bfb      	ldrb	r3, [r7, #15]
}
 8001126:	4618      	mov	r0, r3
 8001128:	3710      	adds	r7, #16
 800112a:	46bd      	mov	sp, r7
 800112c:	bd80      	pop	{r7, pc}
 800112e:	bf00      	nop
 8001130:	40020008 	.word	0x40020008
 8001134:	4002001c 	.word	0x4002001c
 8001138:	40020030 	.word	0x40020030
 800113c:	40020044 	.word	0x40020044
 8001140:	40020058 	.word	0x40020058
 8001144:	4002006c 	.word	0x4002006c
 8001148:	40020000 	.word	0x40020000

0800114c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800114c:	b480      	push	{r7}
 800114e:	b08b      	sub	sp, #44	@ 0x2c
 8001150:	af00      	add	r7, sp, #0
 8001152:	6078      	str	r0, [r7, #4]
 8001154:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001156:	2300      	movs	r3, #0
 8001158:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800115a:	2300      	movs	r3, #0
 800115c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800115e:	e169      	b.n	8001434 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001160:	2201      	movs	r2, #1
 8001162:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001164:	fa02 f303 	lsl.w	r3, r2, r3
 8001168:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800116a:	683b      	ldr	r3, [r7, #0]
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	69fa      	ldr	r2, [r7, #28]
 8001170:	4013      	ands	r3, r2
 8001172:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001174:	69ba      	ldr	r2, [r7, #24]
 8001176:	69fb      	ldr	r3, [r7, #28]
 8001178:	429a      	cmp	r2, r3
 800117a:	f040 8158 	bne.w	800142e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800117e:	683b      	ldr	r3, [r7, #0]
 8001180:	685b      	ldr	r3, [r3, #4]
 8001182:	4a9a      	ldr	r2, [pc, #616]	@ (80013ec <HAL_GPIO_Init+0x2a0>)
 8001184:	4293      	cmp	r3, r2
 8001186:	d05e      	beq.n	8001246 <HAL_GPIO_Init+0xfa>
 8001188:	4a98      	ldr	r2, [pc, #608]	@ (80013ec <HAL_GPIO_Init+0x2a0>)
 800118a:	4293      	cmp	r3, r2
 800118c:	d875      	bhi.n	800127a <HAL_GPIO_Init+0x12e>
 800118e:	4a98      	ldr	r2, [pc, #608]	@ (80013f0 <HAL_GPIO_Init+0x2a4>)
 8001190:	4293      	cmp	r3, r2
 8001192:	d058      	beq.n	8001246 <HAL_GPIO_Init+0xfa>
 8001194:	4a96      	ldr	r2, [pc, #600]	@ (80013f0 <HAL_GPIO_Init+0x2a4>)
 8001196:	4293      	cmp	r3, r2
 8001198:	d86f      	bhi.n	800127a <HAL_GPIO_Init+0x12e>
 800119a:	4a96      	ldr	r2, [pc, #600]	@ (80013f4 <HAL_GPIO_Init+0x2a8>)
 800119c:	4293      	cmp	r3, r2
 800119e:	d052      	beq.n	8001246 <HAL_GPIO_Init+0xfa>
 80011a0:	4a94      	ldr	r2, [pc, #592]	@ (80013f4 <HAL_GPIO_Init+0x2a8>)
 80011a2:	4293      	cmp	r3, r2
 80011a4:	d869      	bhi.n	800127a <HAL_GPIO_Init+0x12e>
 80011a6:	4a94      	ldr	r2, [pc, #592]	@ (80013f8 <HAL_GPIO_Init+0x2ac>)
 80011a8:	4293      	cmp	r3, r2
 80011aa:	d04c      	beq.n	8001246 <HAL_GPIO_Init+0xfa>
 80011ac:	4a92      	ldr	r2, [pc, #584]	@ (80013f8 <HAL_GPIO_Init+0x2ac>)
 80011ae:	4293      	cmp	r3, r2
 80011b0:	d863      	bhi.n	800127a <HAL_GPIO_Init+0x12e>
 80011b2:	4a92      	ldr	r2, [pc, #584]	@ (80013fc <HAL_GPIO_Init+0x2b0>)
 80011b4:	4293      	cmp	r3, r2
 80011b6:	d046      	beq.n	8001246 <HAL_GPIO_Init+0xfa>
 80011b8:	4a90      	ldr	r2, [pc, #576]	@ (80013fc <HAL_GPIO_Init+0x2b0>)
 80011ba:	4293      	cmp	r3, r2
 80011bc:	d85d      	bhi.n	800127a <HAL_GPIO_Init+0x12e>
 80011be:	2b12      	cmp	r3, #18
 80011c0:	d82a      	bhi.n	8001218 <HAL_GPIO_Init+0xcc>
 80011c2:	2b12      	cmp	r3, #18
 80011c4:	d859      	bhi.n	800127a <HAL_GPIO_Init+0x12e>
 80011c6:	a201      	add	r2, pc, #4	@ (adr r2, 80011cc <HAL_GPIO_Init+0x80>)
 80011c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80011cc:	08001247 	.word	0x08001247
 80011d0:	08001221 	.word	0x08001221
 80011d4:	08001233 	.word	0x08001233
 80011d8:	08001275 	.word	0x08001275
 80011dc:	0800127b 	.word	0x0800127b
 80011e0:	0800127b 	.word	0x0800127b
 80011e4:	0800127b 	.word	0x0800127b
 80011e8:	0800127b 	.word	0x0800127b
 80011ec:	0800127b 	.word	0x0800127b
 80011f0:	0800127b 	.word	0x0800127b
 80011f4:	0800127b 	.word	0x0800127b
 80011f8:	0800127b 	.word	0x0800127b
 80011fc:	0800127b 	.word	0x0800127b
 8001200:	0800127b 	.word	0x0800127b
 8001204:	0800127b 	.word	0x0800127b
 8001208:	0800127b 	.word	0x0800127b
 800120c:	0800127b 	.word	0x0800127b
 8001210:	08001229 	.word	0x08001229
 8001214:	0800123d 	.word	0x0800123d
 8001218:	4a79      	ldr	r2, [pc, #484]	@ (8001400 <HAL_GPIO_Init+0x2b4>)
 800121a:	4293      	cmp	r3, r2
 800121c:	d013      	beq.n	8001246 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800121e:	e02c      	b.n	800127a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001220:	683b      	ldr	r3, [r7, #0]
 8001222:	68db      	ldr	r3, [r3, #12]
 8001224:	623b      	str	r3, [r7, #32]
          break;
 8001226:	e029      	b.n	800127c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001228:	683b      	ldr	r3, [r7, #0]
 800122a:	68db      	ldr	r3, [r3, #12]
 800122c:	3304      	adds	r3, #4
 800122e:	623b      	str	r3, [r7, #32]
          break;
 8001230:	e024      	b.n	800127c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001232:	683b      	ldr	r3, [r7, #0]
 8001234:	68db      	ldr	r3, [r3, #12]
 8001236:	3308      	adds	r3, #8
 8001238:	623b      	str	r3, [r7, #32]
          break;
 800123a:	e01f      	b.n	800127c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800123c:	683b      	ldr	r3, [r7, #0]
 800123e:	68db      	ldr	r3, [r3, #12]
 8001240:	330c      	adds	r3, #12
 8001242:	623b      	str	r3, [r7, #32]
          break;
 8001244:	e01a      	b.n	800127c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001246:	683b      	ldr	r3, [r7, #0]
 8001248:	689b      	ldr	r3, [r3, #8]
 800124a:	2b00      	cmp	r3, #0
 800124c:	d102      	bne.n	8001254 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800124e:	2304      	movs	r3, #4
 8001250:	623b      	str	r3, [r7, #32]
          break;
 8001252:	e013      	b.n	800127c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001254:	683b      	ldr	r3, [r7, #0]
 8001256:	689b      	ldr	r3, [r3, #8]
 8001258:	2b01      	cmp	r3, #1
 800125a:	d105      	bne.n	8001268 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800125c:	2308      	movs	r3, #8
 800125e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	69fa      	ldr	r2, [r7, #28]
 8001264:	611a      	str	r2, [r3, #16]
          break;
 8001266:	e009      	b.n	800127c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001268:	2308      	movs	r3, #8
 800126a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	69fa      	ldr	r2, [r7, #28]
 8001270:	615a      	str	r2, [r3, #20]
          break;
 8001272:	e003      	b.n	800127c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001274:	2300      	movs	r3, #0
 8001276:	623b      	str	r3, [r7, #32]
          break;
 8001278:	e000      	b.n	800127c <HAL_GPIO_Init+0x130>
          break;
 800127a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800127c:	69bb      	ldr	r3, [r7, #24]
 800127e:	2bff      	cmp	r3, #255	@ 0xff
 8001280:	d801      	bhi.n	8001286 <HAL_GPIO_Init+0x13a>
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	e001      	b.n	800128a <HAL_GPIO_Init+0x13e>
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	3304      	adds	r3, #4
 800128a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800128c:	69bb      	ldr	r3, [r7, #24]
 800128e:	2bff      	cmp	r3, #255	@ 0xff
 8001290:	d802      	bhi.n	8001298 <HAL_GPIO_Init+0x14c>
 8001292:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001294:	009b      	lsls	r3, r3, #2
 8001296:	e002      	b.n	800129e <HAL_GPIO_Init+0x152>
 8001298:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800129a:	3b08      	subs	r3, #8
 800129c:	009b      	lsls	r3, r3, #2
 800129e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80012a0:	697b      	ldr	r3, [r7, #20]
 80012a2:	681a      	ldr	r2, [r3, #0]
 80012a4:	210f      	movs	r1, #15
 80012a6:	693b      	ldr	r3, [r7, #16]
 80012a8:	fa01 f303 	lsl.w	r3, r1, r3
 80012ac:	43db      	mvns	r3, r3
 80012ae:	401a      	ands	r2, r3
 80012b0:	6a39      	ldr	r1, [r7, #32]
 80012b2:	693b      	ldr	r3, [r7, #16]
 80012b4:	fa01 f303 	lsl.w	r3, r1, r3
 80012b8:	431a      	orrs	r2, r3
 80012ba:	697b      	ldr	r3, [r7, #20]
 80012bc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80012be:	683b      	ldr	r3, [r7, #0]
 80012c0:	685b      	ldr	r3, [r3, #4]
 80012c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	f000 80b1 	beq.w	800142e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80012cc:	4b4d      	ldr	r3, [pc, #308]	@ (8001404 <HAL_GPIO_Init+0x2b8>)
 80012ce:	699b      	ldr	r3, [r3, #24]
 80012d0:	4a4c      	ldr	r2, [pc, #304]	@ (8001404 <HAL_GPIO_Init+0x2b8>)
 80012d2:	f043 0301 	orr.w	r3, r3, #1
 80012d6:	6193      	str	r3, [r2, #24]
 80012d8:	4b4a      	ldr	r3, [pc, #296]	@ (8001404 <HAL_GPIO_Init+0x2b8>)
 80012da:	699b      	ldr	r3, [r3, #24]
 80012dc:	f003 0301 	and.w	r3, r3, #1
 80012e0:	60bb      	str	r3, [r7, #8]
 80012e2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80012e4:	4a48      	ldr	r2, [pc, #288]	@ (8001408 <HAL_GPIO_Init+0x2bc>)
 80012e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012e8:	089b      	lsrs	r3, r3, #2
 80012ea:	3302      	adds	r3, #2
 80012ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80012f0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80012f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012f4:	f003 0303 	and.w	r3, r3, #3
 80012f8:	009b      	lsls	r3, r3, #2
 80012fa:	220f      	movs	r2, #15
 80012fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001300:	43db      	mvns	r3, r3
 8001302:	68fa      	ldr	r2, [r7, #12]
 8001304:	4013      	ands	r3, r2
 8001306:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	4a40      	ldr	r2, [pc, #256]	@ (800140c <HAL_GPIO_Init+0x2c0>)
 800130c:	4293      	cmp	r3, r2
 800130e:	d013      	beq.n	8001338 <HAL_GPIO_Init+0x1ec>
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	4a3f      	ldr	r2, [pc, #252]	@ (8001410 <HAL_GPIO_Init+0x2c4>)
 8001314:	4293      	cmp	r3, r2
 8001316:	d00d      	beq.n	8001334 <HAL_GPIO_Init+0x1e8>
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	4a3e      	ldr	r2, [pc, #248]	@ (8001414 <HAL_GPIO_Init+0x2c8>)
 800131c:	4293      	cmp	r3, r2
 800131e:	d007      	beq.n	8001330 <HAL_GPIO_Init+0x1e4>
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	4a3d      	ldr	r2, [pc, #244]	@ (8001418 <HAL_GPIO_Init+0x2cc>)
 8001324:	4293      	cmp	r3, r2
 8001326:	d101      	bne.n	800132c <HAL_GPIO_Init+0x1e0>
 8001328:	2303      	movs	r3, #3
 800132a:	e006      	b.n	800133a <HAL_GPIO_Init+0x1ee>
 800132c:	2304      	movs	r3, #4
 800132e:	e004      	b.n	800133a <HAL_GPIO_Init+0x1ee>
 8001330:	2302      	movs	r3, #2
 8001332:	e002      	b.n	800133a <HAL_GPIO_Init+0x1ee>
 8001334:	2301      	movs	r3, #1
 8001336:	e000      	b.n	800133a <HAL_GPIO_Init+0x1ee>
 8001338:	2300      	movs	r3, #0
 800133a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800133c:	f002 0203 	and.w	r2, r2, #3
 8001340:	0092      	lsls	r2, r2, #2
 8001342:	4093      	lsls	r3, r2
 8001344:	68fa      	ldr	r2, [r7, #12]
 8001346:	4313      	orrs	r3, r2
 8001348:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800134a:	492f      	ldr	r1, [pc, #188]	@ (8001408 <HAL_GPIO_Init+0x2bc>)
 800134c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800134e:	089b      	lsrs	r3, r3, #2
 8001350:	3302      	adds	r3, #2
 8001352:	68fa      	ldr	r2, [r7, #12]
 8001354:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001358:	683b      	ldr	r3, [r7, #0]
 800135a:	685b      	ldr	r3, [r3, #4]
 800135c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001360:	2b00      	cmp	r3, #0
 8001362:	d006      	beq.n	8001372 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001364:	4b2d      	ldr	r3, [pc, #180]	@ (800141c <HAL_GPIO_Init+0x2d0>)
 8001366:	689a      	ldr	r2, [r3, #8]
 8001368:	492c      	ldr	r1, [pc, #176]	@ (800141c <HAL_GPIO_Init+0x2d0>)
 800136a:	69bb      	ldr	r3, [r7, #24]
 800136c:	4313      	orrs	r3, r2
 800136e:	608b      	str	r3, [r1, #8]
 8001370:	e006      	b.n	8001380 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001372:	4b2a      	ldr	r3, [pc, #168]	@ (800141c <HAL_GPIO_Init+0x2d0>)
 8001374:	689a      	ldr	r2, [r3, #8]
 8001376:	69bb      	ldr	r3, [r7, #24]
 8001378:	43db      	mvns	r3, r3
 800137a:	4928      	ldr	r1, [pc, #160]	@ (800141c <HAL_GPIO_Init+0x2d0>)
 800137c:	4013      	ands	r3, r2
 800137e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001380:	683b      	ldr	r3, [r7, #0]
 8001382:	685b      	ldr	r3, [r3, #4]
 8001384:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001388:	2b00      	cmp	r3, #0
 800138a:	d006      	beq.n	800139a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800138c:	4b23      	ldr	r3, [pc, #140]	@ (800141c <HAL_GPIO_Init+0x2d0>)
 800138e:	68da      	ldr	r2, [r3, #12]
 8001390:	4922      	ldr	r1, [pc, #136]	@ (800141c <HAL_GPIO_Init+0x2d0>)
 8001392:	69bb      	ldr	r3, [r7, #24]
 8001394:	4313      	orrs	r3, r2
 8001396:	60cb      	str	r3, [r1, #12]
 8001398:	e006      	b.n	80013a8 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800139a:	4b20      	ldr	r3, [pc, #128]	@ (800141c <HAL_GPIO_Init+0x2d0>)
 800139c:	68da      	ldr	r2, [r3, #12]
 800139e:	69bb      	ldr	r3, [r7, #24]
 80013a0:	43db      	mvns	r3, r3
 80013a2:	491e      	ldr	r1, [pc, #120]	@ (800141c <HAL_GPIO_Init+0x2d0>)
 80013a4:	4013      	ands	r3, r2
 80013a6:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80013a8:	683b      	ldr	r3, [r7, #0]
 80013aa:	685b      	ldr	r3, [r3, #4]
 80013ac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d006      	beq.n	80013c2 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80013b4:	4b19      	ldr	r3, [pc, #100]	@ (800141c <HAL_GPIO_Init+0x2d0>)
 80013b6:	685a      	ldr	r2, [r3, #4]
 80013b8:	4918      	ldr	r1, [pc, #96]	@ (800141c <HAL_GPIO_Init+0x2d0>)
 80013ba:	69bb      	ldr	r3, [r7, #24]
 80013bc:	4313      	orrs	r3, r2
 80013be:	604b      	str	r3, [r1, #4]
 80013c0:	e006      	b.n	80013d0 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80013c2:	4b16      	ldr	r3, [pc, #88]	@ (800141c <HAL_GPIO_Init+0x2d0>)
 80013c4:	685a      	ldr	r2, [r3, #4]
 80013c6:	69bb      	ldr	r3, [r7, #24]
 80013c8:	43db      	mvns	r3, r3
 80013ca:	4914      	ldr	r1, [pc, #80]	@ (800141c <HAL_GPIO_Init+0x2d0>)
 80013cc:	4013      	ands	r3, r2
 80013ce:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80013d0:	683b      	ldr	r3, [r7, #0]
 80013d2:	685b      	ldr	r3, [r3, #4]
 80013d4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d021      	beq.n	8001420 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80013dc:	4b0f      	ldr	r3, [pc, #60]	@ (800141c <HAL_GPIO_Init+0x2d0>)
 80013de:	681a      	ldr	r2, [r3, #0]
 80013e0:	490e      	ldr	r1, [pc, #56]	@ (800141c <HAL_GPIO_Init+0x2d0>)
 80013e2:	69bb      	ldr	r3, [r7, #24]
 80013e4:	4313      	orrs	r3, r2
 80013e6:	600b      	str	r3, [r1, #0]
 80013e8:	e021      	b.n	800142e <HAL_GPIO_Init+0x2e2>
 80013ea:	bf00      	nop
 80013ec:	10320000 	.word	0x10320000
 80013f0:	10310000 	.word	0x10310000
 80013f4:	10220000 	.word	0x10220000
 80013f8:	10210000 	.word	0x10210000
 80013fc:	10120000 	.word	0x10120000
 8001400:	10110000 	.word	0x10110000
 8001404:	40021000 	.word	0x40021000
 8001408:	40010000 	.word	0x40010000
 800140c:	40010800 	.word	0x40010800
 8001410:	40010c00 	.word	0x40010c00
 8001414:	40011000 	.word	0x40011000
 8001418:	40011400 	.word	0x40011400
 800141c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001420:	4b0b      	ldr	r3, [pc, #44]	@ (8001450 <HAL_GPIO_Init+0x304>)
 8001422:	681a      	ldr	r2, [r3, #0]
 8001424:	69bb      	ldr	r3, [r7, #24]
 8001426:	43db      	mvns	r3, r3
 8001428:	4909      	ldr	r1, [pc, #36]	@ (8001450 <HAL_GPIO_Init+0x304>)
 800142a:	4013      	ands	r3, r2
 800142c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800142e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001430:	3301      	adds	r3, #1
 8001432:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001434:	683b      	ldr	r3, [r7, #0]
 8001436:	681a      	ldr	r2, [r3, #0]
 8001438:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800143a:	fa22 f303 	lsr.w	r3, r2, r3
 800143e:	2b00      	cmp	r3, #0
 8001440:	f47f ae8e 	bne.w	8001160 <HAL_GPIO_Init+0x14>
  }
}
 8001444:	bf00      	nop
 8001446:	bf00      	nop
 8001448:	372c      	adds	r7, #44	@ 0x2c
 800144a:	46bd      	mov	sp, r7
 800144c:	bc80      	pop	{r7}
 800144e:	4770      	bx	lr
 8001450:	40010400 	.word	0x40010400

08001454 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	b084      	sub	sp, #16
 8001458:	af00      	add	r7, sp, #0
 800145a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	2b00      	cmp	r3, #0
 8001460:	d101      	bne.n	8001466 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001462:	2301      	movs	r3, #1
 8001464:	e12b      	b.n	80016be <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800146c:	b2db      	uxtb	r3, r3
 800146e:	2b00      	cmp	r3, #0
 8001470:	d106      	bne.n	8001480 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	2200      	movs	r2, #0
 8001476:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800147a:	6878      	ldr	r0, [r7, #4]
 800147c:	f004 ff80 	bl	8006380 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	2224      	movs	r2, #36	@ 0x24
 8001484:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	681a      	ldr	r2, [r3, #0]
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	f022 0201 	bic.w	r2, r2, #1
 8001496:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	681a      	ldr	r2, [r3, #0]
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80014a6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	681a      	ldr	r2, [r3, #0]
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80014b6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80014b8:	f002 f8c2 	bl	8003640 <HAL_RCC_GetPCLK1Freq>
 80014bc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	685b      	ldr	r3, [r3, #4]
 80014c2:	4a81      	ldr	r2, [pc, #516]	@ (80016c8 <HAL_I2C_Init+0x274>)
 80014c4:	4293      	cmp	r3, r2
 80014c6:	d807      	bhi.n	80014d8 <HAL_I2C_Init+0x84>
 80014c8:	68fb      	ldr	r3, [r7, #12]
 80014ca:	4a80      	ldr	r2, [pc, #512]	@ (80016cc <HAL_I2C_Init+0x278>)
 80014cc:	4293      	cmp	r3, r2
 80014ce:	bf94      	ite	ls
 80014d0:	2301      	movls	r3, #1
 80014d2:	2300      	movhi	r3, #0
 80014d4:	b2db      	uxtb	r3, r3
 80014d6:	e006      	b.n	80014e6 <HAL_I2C_Init+0x92>
 80014d8:	68fb      	ldr	r3, [r7, #12]
 80014da:	4a7d      	ldr	r2, [pc, #500]	@ (80016d0 <HAL_I2C_Init+0x27c>)
 80014dc:	4293      	cmp	r3, r2
 80014de:	bf94      	ite	ls
 80014e0:	2301      	movls	r3, #1
 80014e2:	2300      	movhi	r3, #0
 80014e4:	b2db      	uxtb	r3, r3
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d001      	beq.n	80014ee <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80014ea:	2301      	movs	r3, #1
 80014ec:	e0e7      	b.n	80016be <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80014ee:	68fb      	ldr	r3, [r7, #12]
 80014f0:	4a78      	ldr	r2, [pc, #480]	@ (80016d4 <HAL_I2C_Init+0x280>)
 80014f2:	fba2 2303 	umull	r2, r3, r2, r3
 80014f6:	0c9b      	lsrs	r3, r3, #18
 80014f8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	685b      	ldr	r3, [r3, #4]
 8001500:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	68ba      	ldr	r2, [r7, #8]
 800150a:	430a      	orrs	r2, r1
 800150c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	6a1b      	ldr	r3, [r3, #32]
 8001514:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	685b      	ldr	r3, [r3, #4]
 800151c:	4a6a      	ldr	r2, [pc, #424]	@ (80016c8 <HAL_I2C_Init+0x274>)
 800151e:	4293      	cmp	r3, r2
 8001520:	d802      	bhi.n	8001528 <HAL_I2C_Init+0xd4>
 8001522:	68bb      	ldr	r3, [r7, #8]
 8001524:	3301      	adds	r3, #1
 8001526:	e009      	b.n	800153c <HAL_I2C_Init+0xe8>
 8001528:	68bb      	ldr	r3, [r7, #8]
 800152a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800152e:	fb02 f303 	mul.w	r3, r2, r3
 8001532:	4a69      	ldr	r2, [pc, #420]	@ (80016d8 <HAL_I2C_Init+0x284>)
 8001534:	fba2 2303 	umull	r2, r3, r2, r3
 8001538:	099b      	lsrs	r3, r3, #6
 800153a:	3301      	adds	r3, #1
 800153c:	687a      	ldr	r2, [r7, #4]
 800153e:	6812      	ldr	r2, [r2, #0]
 8001540:	430b      	orrs	r3, r1
 8001542:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	69db      	ldr	r3, [r3, #28]
 800154a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800154e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	685b      	ldr	r3, [r3, #4]
 8001556:	495c      	ldr	r1, [pc, #368]	@ (80016c8 <HAL_I2C_Init+0x274>)
 8001558:	428b      	cmp	r3, r1
 800155a:	d819      	bhi.n	8001590 <HAL_I2C_Init+0x13c>
 800155c:	68fb      	ldr	r3, [r7, #12]
 800155e:	1e59      	subs	r1, r3, #1
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	685b      	ldr	r3, [r3, #4]
 8001564:	005b      	lsls	r3, r3, #1
 8001566:	fbb1 f3f3 	udiv	r3, r1, r3
 800156a:	1c59      	adds	r1, r3, #1
 800156c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8001570:	400b      	ands	r3, r1
 8001572:	2b00      	cmp	r3, #0
 8001574:	d00a      	beq.n	800158c <HAL_I2C_Init+0x138>
 8001576:	68fb      	ldr	r3, [r7, #12]
 8001578:	1e59      	subs	r1, r3, #1
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	685b      	ldr	r3, [r3, #4]
 800157e:	005b      	lsls	r3, r3, #1
 8001580:	fbb1 f3f3 	udiv	r3, r1, r3
 8001584:	3301      	adds	r3, #1
 8001586:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800158a:	e051      	b.n	8001630 <HAL_I2C_Init+0x1dc>
 800158c:	2304      	movs	r3, #4
 800158e:	e04f      	b.n	8001630 <HAL_I2C_Init+0x1dc>
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	689b      	ldr	r3, [r3, #8]
 8001594:	2b00      	cmp	r3, #0
 8001596:	d111      	bne.n	80015bc <HAL_I2C_Init+0x168>
 8001598:	68fb      	ldr	r3, [r7, #12]
 800159a:	1e58      	subs	r0, r3, #1
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	6859      	ldr	r1, [r3, #4]
 80015a0:	460b      	mov	r3, r1
 80015a2:	005b      	lsls	r3, r3, #1
 80015a4:	440b      	add	r3, r1
 80015a6:	fbb0 f3f3 	udiv	r3, r0, r3
 80015aa:	3301      	adds	r3, #1
 80015ac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	bf0c      	ite	eq
 80015b4:	2301      	moveq	r3, #1
 80015b6:	2300      	movne	r3, #0
 80015b8:	b2db      	uxtb	r3, r3
 80015ba:	e012      	b.n	80015e2 <HAL_I2C_Init+0x18e>
 80015bc:	68fb      	ldr	r3, [r7, #12]
 80015be:	1e58      	subs	r0, r3, #1
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	6859      	ldr	r1, [r3, #4]
 80015c4:	460b      	mov	r3, r1
 80015c6:	009b      	lsls	r3, r3, #2
 80015c8:	440b      	add	r3, r1
 80015ca:	0099      	lsls	r1, r3, #2
 80015cc:	440b      	add	r3, r1
 80015ce:	fbb0 f3f3 	udiv	r3, r0, r3
 80015d2:	3301      	adds	r3, #1
 80015d4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80015d8:	2b00      	cmp	r3, #0
 80015da:	bf0c      	ite	eq
 80015dc:	2301      	moveq	r3, #1
 80015de:	2300      	movne	r3, #0
 80015e0:	b2db      	uxtb	r3, r3
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d001      	beq.n	80015ea <HAL_I2C_Init+0x196>
 80015e6:	2301      	movs	r3, #1
 80015e8:	e022      	b.n	8001630 <HAL_I2C_Init+0x1dc>
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	689b      	ldr	r3, [r3, #8]
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d10e      	bne.n	8001610 <HAL_I2C_Init+0x1bc>
 80015f2:	68fb      	ldr	r3, [r7, #12]
 80015f4:	1e58      	subs	r0, r3, #1
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	6859      	ldr	r1, [r3, #4]
 80015fa:	460b      	mov	r3, r1
 80015fc:	005b      	lsls	r3, r3, #1
 80015fe:	440b      	add	r3, r1
 8001600:	fbb0 f3f3 	udiv	r3, r0, r3
 8001604:	3301      	adds	r3, #1
 8001606:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800160a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800160e:	e00f      	b.n	8001630 <HAL_I2C_Init+0x1dc>
 8001610:	68fb      	ldr	r3, [r7, #12]
 8001612:	1e58      	subs	r0, r3, #1
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	6859      	ldr	r1, [r3, #4]
 8001618:	460b      	mov	r3, r1
 800161a:	009b      	lsls	r3, r3, #2
 800161c:	440b      	add	r3, r1
 800161e:	0099      	lsls	r1, r3, #2
 8001620:	440b      	add	r3, r1
 8001622:	fbb0 f3f3 	udiv	r3, r0, r3
 8001626:	3301      	adds	r3, #1
 8001628:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800162c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001630:	6879      	ldr	r1, [r7, #4]
 8001632:	6809      	ldr	r1, [r1, #0]
 8001634:	4313      	orrs	r3, r2
 8001636:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	69da      	ldr	r2, [r3, #28]
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	6a1b      	ldr	r3, [r3, #32]
 800164a:	431a      	orrs	r2, r3
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	430a      	orrs	r2, r1
 8001652:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	689b      	ldr	r3, [r3, #8]
 800165a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800165e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8001662:	687a      	ldr	r2, [r7, #4]
 8001664:	6911      	ldr	r1, [r2, #16]
 8001666:	687a      	ldr	r2, [r7, #4]
 8001668:	68d2      	ldr	r2, [r2, #12]
 800166a:	4311      	orrs	r1, r2
 800166c:	687a      	ldr	r2, [r7, #4]
 800166e:	6812      	ldr	r2, [r2, #0]
 8001670:	430b      	orrs	r3, r1
 8001672:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	68db      	ldr	r3, [r3, #12]
 800167a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	695a      	ldr	r2, [r3, #20]
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	699b      	ldr	r3, [r3, #24]
 8001686:	431a      	orrs	r2, r3
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	430a      	orrs	r2, r1
 800168e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	681a      	ldr	r2, [r3, #0]
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	f042 0201 	orr.w	r2, r2, #1
 800169e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	2200      	movs	r2, #0
 80016a4:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	2220      	movs	r2, #32
 80016aa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	2200      	movs	r2, #0
 80016b2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	2200      	movs	r2, #0
 80016b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80016bc:	2300      	movs	r3, #0
}
 80016be:	4618      	mov	r0, r3
 80016c0:	3710      	adds	r7, #16
 80016c2:	46bd      	mov	sp, r7
 80016c4:	bd80      	pop	{r7, pc}
 80016c6:	bf00      	nop
 80016c8:	000186a0 	.word	0x000186a0
 80016cc:	001e847f 	.word	0x001e847f
 80016d0:	003d08ff 	.word	0x003d08ff
 80016d4:	431bde83 	.word	0x431bde83
 80016d8:	10624dd3 	.word	0x10624dd3

080016dc <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	b088      	sub	sp, #32
 80016e0:	af02      	add	r7, sp, #8
 80016e2:	60f8      	str	r0, [r7, #12]
 80016e4:	607a      	str	r2, [r7, #4]
 80016e6:	461a      	mov	r2, r3
 80016e8:	460b      	mov	r3, r1
 80016ea:	817b      	strh	r3, [r7, #10]
 80016ec:	4613      	mov	r3, r2
 80016ee:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80016f0:	f7ff fb3e 	bl	8000d70 <HAL_GetTick>
 80016f4:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80016f6:	68fb      	ldr	r3, [r7, #12]
 80016f8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80016fc:	b2db      	uxtb	r3, r3
 80016fe:	2b20      	cmp	r3, #32
 8001700:	f040 80e0 	bne.w	80018c4 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001704:	697b      	ldr	r3, [r7, #20]
 8001706:	9300      	str	r3, [sp, #0]
 8001708:	2319      	movs	r3, #25
 800170a:	2201      	movs	r2, #1
 800170c:	4970      	ldr	r1, [pc, #448]	@ (80018d0 <HAL_I2C_Master_Transmit+0x1f4>)
 800170e:	68f8      	ldr	r0, [r7, #12]
 8001710:	f001 f98a 	bl	8002a28 <I2C_WaitOnFlagUntilTimeout>
 8001714:	4603      	mov	r3, r0
 8001716:	2b00      	cmp	r3, #0
 8001718:	d001      	beq.n	800171e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800171a:	2302      	movs	r3, #2
 800171c:	e0d3      	b.n	80018c6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800171e:	68fb      	ldr	r3, [r7, #12]
 8001720:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001724:	2b01      	cmp	r3, #1
 8001726:	d101      	bne.n	800172c <HAL_I2C_Master_Transmit+0x50>
 8001728:	2302      	movs	r3, #2
 800172a:	e0cc      	b.n	80018c6 <HAL_I2C_Master_Transmit+0x1ea>
 800172c:	68fb      	ldr	r3, [r7, #12]
 800172e:	2201      	movs	r2, #1
 8001730:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001734:	68fb      	ldr	r3, [r7, #12]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	f003 0301 	and.w	r3, r3, #1
 800173e:	2b01      	cmp	r3, #1
 8001740:	d007      	beq.n	8001752 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001742:	68fb      	ldr	r3, [r7, #12]
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	681a      	ldr	r2, [r3, #0]
 8001748:	68fb      	ldr	r3, [r7, #12]
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	f042 0201 	orr.w	r2, r2, #1
 8001750:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001752:	68fb      	ldr	r3, [r7, #12]
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	681a      	ldr	r2, [r3, #0]
 8001758:	68fb      	ldr	r3, [r7, #12]
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001760:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8001762:	68fb      	ldr	r3, [r7, #12]
 8001764:	2221      	movs	r2, #33	@ 0x21
 8001766:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800176a:	68fb      	ldr	r3, [r7, #12]
 800176c:	2210      	movs	r2, #16
 800176e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8001772:	68fb      	ldr	r3, [r7, #12]
 8001774:	2200      	movs	r2, #0
 8001776:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001778:	68fb      	ldr	r3, [r7, #12]
 800177a:	687a      	ldr	r2, [r7, #4]
 800177c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800177e:	68fb      	ldr	r3, [r7, #12]
 8001780:	893a      	ldrh	r2, [r7, #8]
 8001782:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001784:	68fb      	ldr	r3, [r7, #12]
 8001786:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001788:	b29a      	uxth	r2, r3
 800178a:	68fb      	ldr	r3, [r7, #12]
 800178c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800178e:	68fb      	ldr	r3, [r7, #12]
 8001790:	4a50      	ldr	r2, [pc, #320]	@ (80018d4 <HAL_I2C_Master_Transmit+0x1f8>)
 8001792:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8001794:	8979      	ldrh	r1, [r7, #10]
 8001796:	697b      	ldr	r3, [r7, #20]
 8001798:	6a3a      	ldr	r2, [r7, #32]
 800179a:	68f8      	ldr	r0, [r7, #12]
 800179c:	f000 fe76 	bl	800248c <I2C_MasterRequestWrite>
 80017a0:	4603      	mov	r3, r0
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d001      	beq.n	80017aa <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80017a6:	2301      	movs	r3, #1
 80017a8:	e08d      	b.n	80018c6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80017aa:	2300      	movs	r3, #0
 80017ac:	613b      	str	r3, [r7, #16]
 80017ae:	68fb      	ldr	r3, [r7, #12]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	695b      	ldr	r3, [r3, #20]
 80017b4:	613b      	str	r3, [r7, #16]
 80017b6:	68fb      	ldr	r3, [r7, #12]
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	699b      	ldr	r3, [r3, #24]
 80017bc:	613b      	str	r3, [r7, #16]
 80017be:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80017c0:	e066      	b.n	8001890 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80017c2:	697a      	ldr	r2, [r7, #20]
 80017c4:	6a39      	ldr	r1, [r7, #32]
 80017c6:	68f8      	ldr	r0, [r7, #12]
 80017c8:	f001 fa48 	bl	8002c5c <I2C_WaitOnTXEFlagUntilTimeout>
 80017cc:	4603      	mov	r3, r0
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d00d      	beq.n	80017ee <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80017d2:	68fb      	ldr	r3, [r7, #12]
 80017d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017d6:	2b04      	cmp	r3, #4
 80017d8:	d107      	bne.n	80017ea <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80017da:	68fb      	ldr	r3, [r7, #12]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	681a      	ldr	r2, [r3, #0]
 80017e0:	68fb      	ldr	r3, [r7, #12]
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80017e8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80017ea:	2301      	movs	r3, #1
 80017ec:	e06b      	b.n	80018c6 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80017ee:	68fb      	ldr	r3, [r7, #12]
 80017f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017f2:	781a      	ldrb	r2, [r3, #0]
 80017f4:	68fb      	ldr	r3, [r7, #12]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80017fa:	68fb      	ldr	r3, [r7, #12]
 80017fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017fe:	1c5a      	adds	r2, r3, #1
 8001800:	68fb      	ldr	r3, [r7, #12]
 8001802:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8001804:	68fb      	ldr	r3, [r7, #12]
 8001806:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001808:	b29b      	uxth	r3, r3
 800180a:	3b01      	subs	r3, #1
 800180c:	b29a      	uxth	r2, r3
 800180e:	68fb      	ldr	r3, [r7, #12]
 8001810:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8001812:	68fb      	ldr	r3, [r7, #12]
 8001814:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001816:	3b01      	subs	r3, #1
 8001818:	b29a      	uxth	r2, r3
 800181a:	68fb      	ldr	r3, [r7, #12]
 800181c:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800181e:	68fb      	ldr	r3, [r7, #12]
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	695b      	ldr	r3, [r3, #20]
 8001824:	f003 0304 	and.w	r3, r3, #4
 8001828:	2b04      	cmp	r3, #4
 800182a:	d11b      	bne.n	8001864 <HAL_I2C_Master_Transmit+0x188>
 800182c:	68fb      	ldr	r3, [r7, #12]
 800182e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001830:	2b00      	cmp	r3, #0
 8001832:	d017      	beq.n	8001864 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001834:	68fb      	ldr	r3, [r7, #12]
 8001836:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001838:	781a      	ldrb	r2, [r3, #0]
 800183a:	68fb      	ldr	r3, [r7, #12]
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8001840:	68fb      	ldr	r3, [r7, #12]
 8001842:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001844:	1c5a      	adds	r2, r3, #1
 8001846:	68fb      	ldr	r3, [r7, #12]
 8001848:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 800184a:	68fb      	ldr	r3, [r7, #12]
 800184c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800184e:	b29b      	uxth	r3, r3
 8001850:	3b01      	subs	r3, #1
 8001852:	b29a      	uxth	r2, r3
 8001854:	68fb      	ldr	r3, [r7, #12]
 8001856:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8001858:	68fb      	ldr	r3, [r7, #12]
 800185a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800185c:	3b01      	subs	r3, #1
 800185e:	b29a      	uxth	r2, r3
 8001860:	68fb      	ldr	r3, [r7, #12]
 8001862:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001864:	697a      	ldr	r2, [r7, #20]
 8001866:	6a39      	ldr	r1, [r7, #32]
 8001868:	68f8      	ldr	r0, [r7, #12]
 800186a:	f001 fa3f 	bl	8002cec <I2C_WaitOnBTFFlagUntilTimeout>
 800186e:	4603      	mov	r3, r0
 8001870:	2b00      	cmp	r3, #0
 8001872:	d00d      	beq.n	8001890 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001878:	2b04      	cmp	r3, #4
 800187a:	d107      	bne.n	800188c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800187c:	68fb      	ldr	r3, [r7, #12]
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	681a      	ldr	r2, [r3, #0]
 8001882:	68fb      	ldr	r3, [r7, #12]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800188a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800188c:	2301      	movs	r3, #1
 800188e:	e01a      	b.n	80018c6 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8001890:	68fb      	ldr	r3, [r7, #12]
 8001892:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001894:	2b00      	cmp	r3, #0
 8001896:	d194      	bne.n	80017c2 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001898:	68fb      	ldr	r3, [r7, #12]
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	681a      	ldr	r2, [r3, #0]
 800189e:	68fb      	ldr	r3, [r7, #12]
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80018a6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80018a8:	68fb      	ldr	r3, [r7, #12]
 80018aa:	2220      	movs	r2, #32
 80018ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80018b0:	68fb      	ldr	r3, [r7, #12]
 80018b2:	2200      	movs	r2, #0
 80018b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80018b8:	68fb      	ldr	r3, [r7, #12]
 80018ba:	2200      	movs	r2, #0
 80018bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80018c0:	2300      	movs	r3, #0
 80018c2:	e000      	b.n	80018c6 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80018c4:	2302      	movs	r3, #2
  }
}
 80018c6:	4618      	mov	r0, r3
 80018c8:	3718      	adds	r7, #24
 80018ca:	46bd      	mov	sp, r7
 80018cc:	bd80      	pop	{r7, pc}
 80018ce:	bf00      	nop
 80018d0:	00100002 	.word	0x00100002
 80018d4:	ffff0000 	.word	0xffff0000

080018d8 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80018d8:	b580      	push	{r7, lr}
 80018da:	b08c      	sub	sp, #48	@ 0x30
 80018dc:	af02      	add	r7, sp, #8
 80018de:	60f8      	str	r0, [r7, #12]
 80018e0:	607a      	str	r2, [r7, #4]
 80018e2:	461a      	mov	r2, r3
 80018e4:	460b      	mov	r3, r1
 80018e6:	817b      	strh	r3, [r7, #10]
 80018e8:	4613      	mov	r3, r2
 80018ea:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 80018ec:	2300      	movs	r3, #0
 80018ee:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80018f0:	f7ff fa3e 	bl	8000d70 <HAL_GetTick>
 80018f4:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 80018f6:	68fb      	ldr	r3, [r7, #12]
 80018f8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80018fc:	b2db      	uxtb	r3, r3
 80018fe:	2b20      	cmp	r3, #32
 8001900:	f040 824b 	bne.w	8001d9a <HAL_I2C_Master_Receive+0x4c2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001904:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001906:	9300      	str	r3, [sp, #0]
 8001908:	2319      	movs	r3, #25
 800190a:	2201      	movs	r2, #1
 800190c:	497f      	ldr	r1, [pc, #508]	@ (8001b0c <HAL_I2C_Master_Receive+0x234>)
 800190e:	68f8      	ldr	r0, [r7, #12]
 8001910:	f001 f88a 	bl	8002a28 <I2C_WaitOnFlagUntilTimeout>
 8001914:	4603      	mov	r3, r0
 8001916:	2b00      	cmp	r3, #0
 8001918:	d001      	beq.n	800191e <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 800191a:	2302      	movs	r3, #2
 800191c:	e23e      	b.n	8001d9c <HAL_I2C_Master_Receive+0x4c4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800191e:	68fb      	ldr	r3, [r7, #12]
 8001920:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001924:	2b01      	cmp	r3, #1
 8001926:	d101      	bne.n	800192c <HAL_I2C_Master_Receive+0x54>
 8001928:	2302      	movs	r3, #2
 800192a:	e237      	b.n	8001d9c <HAL_I2C_Master_Receive+0x4c4>
 800192c:	68fb      	ldr	r3, [r7, #12]
 800192e:	2201      	movs	r2, #1
 8001930:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001934:	68fb      	ldr	r3, [r7, #12]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	f003 0301 	and.w	r3, r3, #1
 800193e:	2b01      	cmp	r3, #1
 8001940:	d007      	beq.n	8001952 <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001942:	68fb      	ldr	r3, [r7, #12]
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	681a      	ldr	r2, [r3, #0]
 8001948:	68fb      	ldr	r3, [r7, #12]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	f042 0201 	orr.w	r2, r2, #1
 8001950:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001952:	68fb      	ldr	r3, [r7, #12]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	681a      	ldr	r2, [r3, #0]
 8001958:	68fb      	ldr	r3, [r7, #12]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001960:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8001962:	68fb      	ldr	r3, [r7, #12]
 8001964:	2222      	movs	r2, #34	@ 0x22
 8001966:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800196a:	68fb      	ldr	r3, [r7, #12]
 800196c:	2210      	movs	r2, #16
 800196e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8001972:	68fb      	ldr	r3, [r7, #12]
 8001974:	2200      	movs	r2, #0
 8001976:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001978:	68fb      	ldr	r3, [r7, #12]
 800197a:	687a      	ldr	r2, [r7, #4]
 800197c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800197e:	68fb      	ldr	r3, [r7, #12]
 8001980:	893a      	ldrh	r2, [r7, #8]
 8001982:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001984:	68fb      	ldr	r3, [r7, #12]
 8001986:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001988:	b29a      	uxth	r2, r3
 800198a:	68fb      	ldr	r3, [r7, #12]
 800198c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800198e:	68fb      	ldr	r3, [r7, #12]
 8001990:	4a5f      	ldr	r2, [pc, #380]	@ (8001b10 <HAL_I2C_Master_Receive+0x238>)
 8001992:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8001994:	8979      	ldrh	r1, [r7, #10]
 8001996:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001998:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800199a:	68f8      	ldr	r0, [r7, #12]
 800199c:	f000 fdf8 	bl	8002590 <I2C_MasterRequestRead>
 80019a0:	4603      	mov	r3, r0
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d001      	beq.n	80019aa <HAL_I2C_Master_Receive+0xd2>
    {
      return HAL_ERROR;
 80019a6:	2301      	movs	r3, #1
 80019a8:	e1f8      	b.n	8001d9c <HAL_I2C_Master_Receive+0x4c4>
    }

    if (hi2c->XferSize == 0U)
 80019aa:	68fb      	ldr	r3, [r7, #12]
 80019ac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d113      	bne.n	80019da <HAL_I2C_Master_Receive+0x102>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80019b2:	2300      	movs	r3, #0
 80019b4:	61fb      	str	r3, [r7, #28]
 80019b6:	68fb      	ldr	r3, [r7, #12]
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	695b      	ldr	r3, [r3, #20]
 80019bc:	61fb      	str	r3, [r7, #28]
 80019be:	68fb      	ldr	r3, [r7, #12]
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	699b      	ldr	r3, [r3, #24]
 80019c4:	61fb      	str	r3, [r7, #28]
 80019c6:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80019c8:	68fb      	ldr	r3, [r7, #12]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	681a      	ldr	r2, [r3, #0]
 80019ce:	68fb      	ldr	r3, [r7, #12]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80019d6:	601a      	str	r2, [r3, #0]
 80019d8:	e1cc      	b.n	8001d74 <HAL_I2C_Master_Receive+0x49c>
    }
    else if (hi2c->XferSize == 1U)
 80019da:	68fb      	ldr	r3, [r7, #12]
 80019dc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80019de:	2b01      	cmp	r3, #1
 80019e0:	d11e      	bne.n	8001a20 <HAL_I2C_Master_Receive+0x148>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80019e2:	68fb      	ldr	r3, [r7, #12]
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	681a      	ldr	r2, [r3, #0]
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80019f0:	601a      	str	r2, [r3, #0]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80019f2:	b672      	cpsid	i
}
 80019f4:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80019f6:	2300      	movs	r3, #0
 80019f8:	61bb      	str	r3, [r7, #24]
 80019fa:	68fb      	ldr	r3, [r7, #12]
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	695b      	ldr	r3, [r3, #20]
 8001a00:	61bb      	str	r3, [r7, #24]
 8001a02:	68fb      	ldr	r3, [r7, #12]
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	699b      	ldr	r3, [r3, #24]
 8001a08:	61bb      	str	r3, [r7, #24]
 8001a0a:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	681a      	ldr	r2, [r3, #0]
 8001a12:	68fb      	ldr	r3, [r7, #12]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001a1a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8001a1c:	b662      	cpsie	i
}
 8001a1e:	e035      	b.n	8001a8c <HAL_I2C_Master_Receive+0x1b4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8001a20:	68fb      	ldr	r3, [r7, #12]
 8001a22:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001a24:	2b02      	cmp	r3, #2
 8001a26:	d11e      	bne.n	8001a66 <HAL_I2C_Master_Receive+0x18e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001a28:	68fb      	ldr	r3, [r7, #12]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	681a      	ldr	r2, [r3, #0]
 8001a2e:	68fb      	ldr	r3, [r7, #12]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001a36:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8001a38:	b672      	cpsid	i
}
 8001a3a:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001a3c:	2300      	movs	r3, #0
 8001a3e:	617b      	str	r3, [r7, #20]
 8001a40:	68fb      	ldr	r3, [r7, #12]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	695b      	ldr	r3, [r3, #20]
 8001a46:	617b      	str	r3, [r7, #20]
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	699b      	ldr	r3, [r3, #24]
 8001a4e:	617b      	str	r3, [r7, #20]
 8001a50:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001a52:	68fb      	ldr	r3, [r7, #12]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	681a      	ldr	r2, [r3, #0]
 8001a58:	68fb      	ldr	r3, [r7, #12]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001a60:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8001a62:	b662      	cpsie	i
}
 8001a64:	e012      	b.n	8001a8c <HAL_I2C_Master_Receive+0x1b4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001a66:	68fb      	ldr	r3, [r7, #12]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	681a      	ldr	r2, [r3, #0]
 8001a6c:	68fb      	ldr	r3, [r7, #12]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8001a74:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001a76:	2300      	movs	r3, #0
 8001a78:	613b      	str	r3, [r7, #16]
 8001a7a:	68fb      	ldr	r3, [r7, #12]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	695b      	ldr	r3, [r3, #20]
 8001a80:	613b      	str	r3, [r7, #16]
 8001a82:	68fb      	ldr	r3, [r7, #12]
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	699b      	ldr	r3, [r3, #24]
 8001a88:	613b      	str	r3, [r7, #16]
 8001a8a:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8001a8c:	e172      	b.n	8001d74 <HAL_I2C_Master_Receive+0x49c>
    {
      if (hi2c->XferSize <= 3U)
 8001a8e:	68fb      	ldr	r3, [r7, #12]
 8001a90:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001a92:	2b03      	cmp	r3, #3
 8001a94:	f200 811f 	bhi.w	8001cd6 <HAL_I2C_Master_Receive+0x3fe>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8001a98:	68fb      	ldr	r3, [r7, #12]
 8001a9a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001a9c:	2b01      	cmp	r3, #1
 8001a9e:	d123      	bne.n	8001ae8 <HAL_I2C_Master_Receive+0x210>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001aa0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001aa2:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8001aa4:	68f8      	ldr	r0, [r7, #12]
 8001aa6:	f001 f969 	bl	8002d7c <I2C_WaitOnRXNEFlagUntilTimeout>
 8001aaa:	4603      	mov	r3, r0
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d001      	beq.n	8001ab4 <HAL_I2C_Master_Receive+0x1dc>
          {
            return HAL_ERROR;
 8001ab0:	2301      	movs	r3, #1
 8001ab2:	e173      	b.n	8001d9c <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001ab4:	68fb      	ldr	r3, [r7, #12]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	691a      	ldr	r2, [r3, #16]
 8001aba:	68fb      	ldr	r3, [r7, #12]
 8001abc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001abe:	b2d2      	uxtb	r2, r2
 8001ac0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001ac2:	68fb      	ldr	r3, [r7, #12]
 8001ac4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ac6:	1c5a      	adds	r2, r3, #1
 8001ac8:	68fb      	ldr	r3, [r7, #12]
 8001aca:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001acc:	68fb      	ldr	r3, [r7, #12]
 8001ace:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001ad0:	3b01      	subs	r3, #1
 8001ad2:	b29a      	uxth	r2, r3
 8001ad4:	68fb      	ldr	r3, [r7, #12]
 8001ad6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001adc:	b29b      	uxth	r3, r3
 8001ade:	3b01      	subs	r3, #1
 8001ae0:	b29a      	uxth	r2, r3
 8001ae2:	68fb      	ldr	r3, [r7, #12]
 8001ae4:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8001ae6:	e145      	b.n	8001d74 <HAL_I2C_Master_Receive+0x49c>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8001ae8:	68fb      	ldr	r3, [r7, #12]
 8001aea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001aec:	2b02      	cmp	r3, #2
 8001aee:	d152      	bne.n	8001b96 <HAL_I2C_Master_Receive+0x2be>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001af0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001af2:	9300      	str	r3, [sp, #0]
 8001af4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001af6:	2200      	movs	r2, #0
 8001af8:	4906      	ldr	r1, [pc, #24]	@ (8001b14 <HAL_I2C_Master_Receive+0x23c>)
 8001afa:	68f8      	ldr	r0, [r7, #12]
 8001afc:	f000 ff94 	bl	8002a28 <I2C_WaitOnFlagUntilTimeout>
 8001b00:	4603      	mov	r3, r0
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d008      	beq.n	8001b18 <HAL_I2C_Master_Receive+0x240>
          {
            return HAL_ERROR;
 8001b06:	2301      	movs	r3, #1
 8001b08:	e148      	b.n	8001d9c <HAL_I2C_Master_Receive+0x4c4>
 8001b0a:	bf00      	nop
 8001b0c:	00100002 	.word	0x00100002
 8001b10:	ffff0000 	.word	0xffff0000
 8001b14:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8001b18:	b672      	cpsid	i
}
 8001b1a:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001b1c:	68fb      	ldr	r3, [r7, #12]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	681a      	ldr	r2, [r3, #0]
 8001b22:	68fb      	ldr	r3, [r7, #12]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001b2a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001b2c:	68fb      	ldr	r3, [r7, #12]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	691a      	ldr	r2, [r3, #16]
 8001b32:	68fb      	ldr	r3, [r7, #12]
 8001b34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b36:	b2d2      	uxtb	r2, r2
 8001b38:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001b3a:	68fb      	ldr	r3, [r7, #12]
 8001b3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b3e:	1c5a      	adds	r2, r3, #1
 8001b40:	68fb      	ldr	r3, [r7, #12]
 8001b42:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001b44:	68fb      	ldr	r3, [r7, #12]
 8001b46:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001b48:	3b01      	subs	r3, #1
 8001b4a:	b29a      	uxth	r2, r3
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8001b50:	68fb      	ldr	r3, [r7, #12]
 8001b52:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001b54:	b29b      	uxth	r3, r3
 8001b56:	3b01      	subs	r3, #1
 8001b58:	b29a      	uxth	r2, r3
 8001b5a:	68fb      	ldr	r3, [r7, #12]
 8001b5c:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8001b5e:	b662      	cpsie	i
}
 8001b60:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001b62:	68fb      	ldr	r3, [r7, #12]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	691a      	ldr	r2, [r3, #16]
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b6c:	b2d2      	uxtb	r2, r2
 8001b6e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b74:	1c5a      	adds	r2, r3, #1
 8001b76:	68fb      	ldr	r3, [r7, #12]
 8001b78:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001b7a:	68fb      	ldr	r3, [r7, #12]
 8001b7c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001b7e:	3b01      	subs	r3, #1
 8001b80:	b29a      	uxth	r2, r3
 8001b82:	68fb      	ldr	r3, [r7, #12]
 8001b84:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8001b86:	68fb      	ldr	r3, [r7, #12]
 8001b88:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001b8a:	b29b      	uxth	r3, r3
 8001b8c:	3b01      	subs	r3, #1
 8001b8e:	b29a      	uxth	r2, r3
 8001b90:	68fb      	ldr	r3, [r7, #12]
 8001b92:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8001b94:	e0ee      	b.n	8001d74 <HAL_I2C_Master_Receive+0x49c>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001b96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b98:	9300      	str	r3, [sp, #0]
 8001b9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	4981      	ldr	r1, [pc, #516]	@ (8001da4 <HAL_I2C_Master_Receive+0x4cc>)
 8001ba0:	68f8      	ldr	r0, [r7, #12]
 8001ba2:	f000 ff41 	bl	8002a28 <I2C_WaitOnFlagUntilTimeout>
 8001ba6:	4603      	mov	r3, r0
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d001      	beq.n	8001bb0 <HAL_I2C_Master_Receive+0x2d8>
          {
            return HAL_ERROR;
 8001bac:	2301      	movs	r3, #1
 8001bae:	e0f5      	b.n	8001d9c <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001bb0:	68fb      	ldr	r3, [r7, #12]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	681a      	ldr	r2, [r3, #0]
 8001bb6:	68fb      	ldr	r3, [r7, #12]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001bbe:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8001bc0:	b672      	cpsid	i
}
 8001bc2:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001bc4:	68fb      	ldr	r3, [r7, #12]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	691a      	ldr	r2, [r3, #16]
 8001bca:	68fb      	ldr	r3, [r7, #12]
 8001bcc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001bce:	b2d2      	uxtb	r2, r2
 8001bd0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001bd2:	68fb      	ldr	r3, [r7, #12]
 8001bd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001bd6:	1c5a      	adds	r2, r3, #1
 8001bd8:	68fb      	ldr	r3, [r7, #12]
 8001bda:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001bdc:	68fb      	ldr	r3, [r7, #12]
 8001bde:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001be0:	3b01      	subs	r3, #1
 8001be2:	b29a      	uxth	r2, r3
 8001be4:	68fb      	ldr	r3, [r7, #12]
 8001be6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8001be8:	68fb      	ldr	r3, [r7, #12]
 8001bea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001bec:	b29b      	uxth	r3, r3
 8001bee:	3b01      	subs	r3, #1
 8001bf0:	b29a      	uxth	r2, r3
 8001bf2:	68fb      	ldr	r3, [r7, #12]
 8001bf4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8001bf6:	4b6c      	ldr	r3, [pc, #432]	@ (8001da8 <HAL_I2C_Master_Receive+0x4d0>)
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	08db      	lsrs	r3, r3, #3
 8001bfc:	4a6b      	ldr	r2, [pc, #428]	@ (8001dac <HAL_I2C_Master_Receive+0x4d4>)
 8001bfe:	fba2 2303 	umull	r2, r3, r2, r3
 8001c02:	0a1a      	lsrs	r2, r3, #8
 8001c04:	4613      	mov	r3, r2
 8001c06:	009b      	lsls	r3, r3, #2
 8001c08:	4413      	add	r3, r2
 8001c0a:	00da      	lsls	r2, r3, #3
 8001c0c:	1ad3      	subs	r3, r2, r3
 8001c0e:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8001c10:	6a3b      	ldr	r3, [r7, #32]
 8001c12:	3b01      	subs	r3, #1
 8001c14:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8001c16:	6a3b      	ldr	r3, [r7, #32]
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d118      	bne.n	8001c4e <HAL_I2C_Master_Receive+0x376>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8001c1c:	68fb      	ldr	r3, [r7, #12]
 8001c1e:	2200      	movs	r2, #0
 8001c20:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8001c22:	68fb      	ldr	r3, [r7, #12]
 8001c24:	2220      	movs	r2, #32
 8001c26:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001c2a:	68fb      	ldr	r3, [r7, #12]
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001c32:	68fb      	ldr	r3, [r7, #12]
 8001c34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c36:	f043 0220 	orr.w	r2, r3, #32
 8001c3a:	68fb      	ldr	r3, [r7, #12]
 8001c3c:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8001c3e:	b662      	cpsie	i
}
 8001c40:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8001c42:	68fb      	ldr	r3, [r7, #12]
 8001c44:	2200      	movs	r2, #0
 8001c46:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 8001c4a:	2301      	movs	r3, #1
 8001c4c:	e0a6      	b.n	8001d9c <HAL_I2C_Master_Receive+0x4c4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8001c4e:	68fb      	ldr	r3, [r7, #12]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	695b      	ldr	r3, [r3, #20]
 8001c54:	f003 0304 	and.w	r3, r3, #4
 8001c58:	2b04      	cmp	r3, #4
 8001c5a:	d1d9      	bne.n	8001c10 <HAL_I2C_Master_Receive+0x338>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001c5c:	68fb      	ldr	r3, [r7, #12]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	681a      	ldr	r2, [r3, #0]
 8001c62:	68fb      	ldr	r3, [r7, #12]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001c6a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001c6c:	68fb      	ldr	r3, [r7, #12]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	691a      	ldr	r2, [r3, #16]
 8001c72:	68fb      	ldr	r3, [r7, #12]
 8001c74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c76:	b2d2      	uxtb	r2, r2
 8001c78:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c7e:	1c5a      	adds	r2, r3, #1
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001c84:	68fb      	ldr	r3, [r7, #12]
 8001c86:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001c88:	3b01      	subs	r3, #1
 8001c8a:	b29a      	uxth	r2, r3
 8001c8c:	68fb      	ldr	r3, [r7, #12]
 8001c8e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8001c90:	68fb      	ldr	r3, [r7, #12]
 8001c92:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001c94:	b29b      	uxth	r3, r3
 8001c96:	3b01      	subs	r3, #1
 8001c98:	b29a      	uxth	r2, r3
 8001c9a:	68fb      	ldr	r3, [r7, #12]
 8001c9c:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8001c9e:	b662      	cpsie	i
}
 8001ca0:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001ca2:	68fb      	ldr	r3, [r7, #12]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	691a      	ldr	r2, [r3, #16]
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cac:	b2d2      	uxtb	r2, r2
 8001cae:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001cb0:	68fb      	ldr	r3, [r7, #12]
 8001cb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cb4:	1c5a      	adds	r2, r3, #1
 8001cb6:	68fb      	ldr	r3, [r7, #12]
 8001cb8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001cba:	68fb      	ldr	r3, [r7, #12]
 8001cbc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001cbe:	3b01      	subs	r3, #1
 8001cc0:	b29a      	uxth	r2, r3
 8001cc2:	68fb      	ldr	r3, [r7, #12]
 8001cc4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001cca:	b29b      	uxth	r3, r3
 8001ccc:	3b01      	subs	r3, #1
 8001cce:	b29a      	uxth	r2, r3
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8001cd4:	e04e      	b.n	8001d74 <HAL_I2C_Master_Receive+0x49c>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001cd6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001cd8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8001cda:	68f8      	ldr	r0, [r7, #12]
 8001cdc:	f001 f84e 	bl	8002d7c <I2C_WaitOnRXNEFlagUntilTimeout>
 8001ce0:	4603      	mov	r3, r0
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d001      	beq.n	8001cea <HAL_I2C_Master_Receive+0x412>
        {
          return HAL_ERROR;
 8001ce6:	2301      	movs	r3, #1
 8001ce8:	e058      	b.n	8001d9c <HAL_I2C_Master_Receive+0x4c4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001cea:	68fb      	ldr	r3, [r7, #12]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	691a      	ldr	r2, [r3, #16]
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cf4:	b2d2      	uxtb	r2, r2
 8001cf6:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cfc:	1c5a      	adds	r2, r3, #1
 8001cfe:	68fb      	ldr	r3, [r7, #12]
 8001d00:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8001d02:	68fb      	ldr	r3, [r7, #12]
 8001d04:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001d06:	3b01      	subs	r3, #1
 8001d08:	b29a      	uxth	r2, r3
 8001d0a:	68fb      	ldr	r3, [r7, #12]
 8001d0c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8001d0e:	68fb      	ldr	r3, [r7, #12]
 8001d10:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001d12:	b29b      	uxth	r3, r3
 8001d14:	3b01      	subs	r3, #1
 8001d16:	b29a      	uxth	r2, r3
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8001d1c:	68fb      	ldr	r3, [r7, #12]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	695b      	ldr	r3, [r3, #20]
 8001d22:	f003 0304 	and.w	r3, r3, #4
 8001d26:	2b04      	cmp	r3, #4
 8001d28:	d124      	bne.n	8001d74 <HAL_I2C_Master_Receive+0x49c>
        {

          if (hi2c->XferSize == 3U)
 8001d2a:	68fb      	ldr	r3, [r7, #12]
 8001d2c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001d2e:	2b03      	cmp	r3, #3
 8001d30:	d107      	bne.n	8001d42 <HAL_I2C_Master_Receive+0x46a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001d32:	68fb      	ldr	r3, [r7, #12]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	681a      	ldr	r2, [r3, #0]
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001d40:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001d42:	68fb      	ldr	r3, [r7, #12]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	691a      	ldr	r2, [r3, #16]
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d4c:	b2d2      	uxtb	r2, r2
 8001d4e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d54:	1c5a      	adds	r2, r3, #1
 8001d56:	68fb      	ldr	r3, [r7, #12]
 8001d58:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001d5a:	68fb      	ldr	r3, [r7, #12]
 8001d5c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001d5e:	3b01      	subs	r3, #1
 8001d60:	b29a      	uxth	r2, r3
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001d6a:	b29b      	uxth	r3, r3
 8001d6c:	3b01      	subs	r3, #1
 8001d6e:	b29a      	uxth	r2, r3
 8001d70:	68fb      	ldr	r3, [r7, #12]
 8001d72:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	f47f ae88 	bne.w	8001a8e <HAL_I2C_Master_Receive+0x1b6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8001d7e:	68fb      	ldr	r3, [r7, #12]
 8001d80:	2220      	movs	r2, #32
 8001d82:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001d86:	68fb      	ldr	r3, [r7, #12]
 8001d88:	2200      	movs	r2, #0
 8001d8a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	2200      	movs	r2, #0
 8001d92:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8001d96:	2300      	movs	r3, #0
 8001d98:	e000      	b.n	8001d9c <HAL_I2C_Master_Receive+0x4c4>
  }
  else
  {
    return HAL_BUSY;
 8001d9a:	2302      	movs	r3, #2
  }
}
 8001d9c:	4618      	mov	r0, r3
 8001d9e:	3728      	adds	r7, #40	@ 0x28
 8001da0:	46bd      	mov	sp, r7
 8001da2:	bd80      	pop	{r7, pc}
 8001da4:	00010004 	.word	0x00010004
 8001da8:	20000008 	.word	0x20000008
 8001dac:	14f8b589 	.word	0x14f8b589

08001db0 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001db0:	b580      	push	{r7, lr}
 8001db2:	b088      	sub	sp, #32
 8001db4:	af02      	add	r7, sp, #8
 8001db6:	60f8      	str	r0, [r7, #12]
 8001db8:	4608      	mov	r0, r1
 8001dba:	4611      	mov	r1, r2
 8001dbc:	461a      	mov	r2, r3
 8001dbe:	4603      	mov	r3, r0
 8001dc0:	817b      	strh	r3, [r7, #10]
 8001dc2:	460b      	mov	r3, r1
 8001dc4:	813b      	strh	r3, [r7, #8]
 8001dc6:	4613      	mov	r3, r2
 8001dc8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001dca:	f7fe ffd1 	bl	8000d70 <HAL_GetTick>
 8001dce:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001dd0:	68fb      	ldr	r3, [r7, #12]
 8001dd2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001dd6:	b2db      	uxtb	r3, r3
 8001dd8:	2b20      	cmp	r3, #32
 8001dda:	f040 80d9 	bne.w	8001f90 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001dde:	697b      	ldr	r3, [r7, #20]
 8001de0:	9300      	str	r3, [sp, #0]
 8001de2:	2319      	movs	r3, #25
 8001de4:	2201      	movs	r2, #1
 8001de6:	496d      	ldr	r1, [pc, #436]	@ (8001f9c <HAL_I2C_Mem_Write+0x1ec>)
 8001de8:	68f8      	ldr	r0, [r7, #12]
 8001dea:	f000 fe1d 	bl	8002a28 <I2C_WaitOnFlagUntilTimeout>
 8001dee:	4603      	mov	r3, r0
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d001      	beq.n	8001df8 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8001df4:	2302      	movs	r3, #2
 8001df6:	e0cc      	b.n	8001f92 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001dfe:	2b01      	cmp	r3, #1
 8001e00:	d101      	bne.n	8001e06 <HAL_I2C_Mem_Write+0x56>
 8001e02:	2302      	movs	r3, #2
 8001e04:	e0c5      	b.n	8001f92 <HAL_I2C_Mem_Write+0x1e2>
 8001e06:	68fb      	ldr	r3, [r7, #12]
 8001e08:	2201      	movs	r2, #1
 8001e0a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	f003 0301 	and.w	r3, r3, #1
 8001e18:	2b01      	cmp	r3, #1
 8001e1a:	d007      	beq.n	8001e2c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	681a      	ldr	r2, [r3, #0]
 8001e22:	68fb      	ldr	r3, [r7, #12]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	f042 0201 	orr.w	r2, r2, #1
 8001e2a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	681a      	ldr	r2, [r3, #0]
 8001e32:	68fb      	ldr	r3, [r7, #12]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001e3a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	2221      	movs	r2, #33	@ 0x21
 8001e40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	2240      	movs	r2, #64	@ 0x40
 8001e48:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001e4c:	68fb      	ldr	r3, [r7, #12]
 8001e4e:	2200      	movs	r2, #0
 8001e50:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001e52:	68fb      	ldr	r3, [r7, #12]
 8001e54:	6a3a      	ldr	r2, [r7, #32]
 8001e56:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8001e5c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001e62:	b29a      	uxth	r2, r3
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	4a4d      	ldr	r2, [pc, #308]	@ (8001fa0 <HAL_I2C_Mem_Write+0x1f0>)
 8001e6c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001e6e:	88f8      	ldrh	r0, [r7, #6]
 8001e70:	893a      	ldrh	r2, [r7, #8]
 8001e72:	8979      	ldrh	r1, [r7, #10]
 8001e74:	697b      	ldr	r3, [r7, #20]
 8001e76:	9301      	str	r3, [sp, #4]
 8001e78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001e7a:	9300      	str	r3, [sp, #0]
 8001e7c:	4603      	mov	r3, r0
 8001e7e:	68f8      	ldr	r0, [r7, #12]
 8001e80:	f000 fc54 	bl	800272c <I2C_RequestMemoryWrite>
 8001e84:	4603      	mov	r3, r0
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d052      	beq.n	8001f30 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8001e8a:	2301      	movs	r3, #1
 8001e8c:	e081      	b.n	8001f92 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001e8e:	697a      	ldr	r2, [r7, #20]
 8001e90:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001e92:	68f8      	ldr	r0, [r7, #12]
 8001e94:	f000 fee2 	bl	8002c5c <I2C_WaitOnTXEFlagUntilTimeout>
 8001e98:	4603      	mov	r3, r0
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d00d      	beq.n	8001eba <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ea2:	2b04      	cmp	r3, #4
 8001ea4:	d107      	bne.n	8001eb6 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	681a      	ldr	r2, [r3, #0]
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001eb4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001eb6:	2301      	movs	r3, #1
 8001eb8:	e06b      	b.n	8001f92 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ebe:	781a      	ldrb	r2, [r3, #0]
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001eca:	1c5a      	adds	r2, r3, #1
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001ed4:	3b01      	subs	r3, #1
 8001ed6:	b29a      	uxth	r2, r3
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8001edc:	68fb      	ldr	r3, [r7, #12]
 8001ede:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001ee0:	b29b      	uxth	r3, r3
 8001ee2:	3b01      	subs	r3, #1
 8001ee4:	b29a      	uxth	r2, r3
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	695b      	ldr	r3, [r3, #20]
 8001ef0:	f003 0304 	and.w	r3, r3, #4
 8001ef4:	2b04      	cmp	r3, #4
 8001ef6:	d11b      	bne.n	8001f30 <HAL_I2C_Mem_Write+0x180>
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d017      	beq.n	8001f30 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f04:	781a      	ldrb	r2, [r3, #0]
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f10:	1c5a      	adds	r2, r3, #1
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001f1a:	3b01      	subs	r3, #1
 8001f1c:	b29a      	uxth	r2, r3
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001f26:	b29b      	uxth	r3, r3
 8001f28:	3b01      	subs	r3, #1
 8001f2a:	b29a      	uxth	r2, r3
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8001f30:	68fb      	ldr	r3, [r7, #12]
 8001f32:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d1aa      	bne.n	8001e8e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001f38:	697a      	ldr	r2, [r7, #20]
 8001f3a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001f3c:	68f8      	ldr	r0, [r7, #12]
 8001f3e:	f000 fed5 	bl	8002cec <I2C_WaitOnBTFFlagUntilTimeout>
 8001f42:	4603      	mov	r3, r0
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d00d      	beq.n	8001f64 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f4c:	2b04      	cmp	r3, #4
 8001f4e:	d107      	bne.n	8001f60 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	681a      	ldr	r2, [r3, #0]
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001f5e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8001f60:	2301      	movs	r3, #1
 8001f62:	e016      	b.n	8001f92 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	681a      	ldr	r2, [r3, #0]
 8001f6a:	68fb      	ldr	r3, [r7, #12]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001f72:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	2220      	movs	r2, #32
 8001f78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	2200      	movs	r2, #0
 8001f80:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	2200      	movs	r2, #0
 8001f88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8001f8c:	2300      	movs	r3, #0
 8001f8e:	e000      	b.n	8001f92 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8001f90:	2302      	movs	r3, #2
  }
}
 8001f92:	4618      	mov	r0, r3
 8001f94:	3718      	adds	r7, #24
 8001f96:	46bd      	mov	sp, r7
 8001f98:	bd80      	pop	{r7, pc}
 8001f9a:	bf00      	nop
 8001f9c:	00100002 	.word	0x00100002
 8001fa0:	ffff0000 	.word	0xffff0000

08001fa4 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	b08c      	sub	sp, #48	@ 0x30
 8001fa8:	af02      	add	r7, sp, #8
 8001faa:	60f8      	str	r0, [r7, #12]
 8001fac:	4608      	mov	r0, r1
 8001fae:	4611      	mov	r1, r2
 8001fb0:	461a      	mov	r2, r3
 8001fb2:	4603      	mov	r3, r0
 8001fb4:	817b      	strh	r3, [r7, #10]
 8001fb6:	460b      	mov	r3, r1
 8001fb8:	813b      	strh	r3, [r7, #8]
 8001fba:	4613      	mov	r3, r2
 8001fbc:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 8001fbe:	2300      	movs	r3, #0
 8001fc0:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001fc2:	f7fe fed5 	bl	8000d70 <HAL_GetTick>
 8001fc6:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001fce:	b2db      	uxtb	r3, r3
 8001fd0:	2b20      	cmp	r3, #32
 8001fd2:	f040 8250 	bne.w	8002476 <HAL_I2C_Mem_Read+0x4d2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001fd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fd8:	9300      	str	r3, [sp, #0]
 8001fda:	2319      	movs	r3, #25
 8001fdc:	2201      	movs	r2, #1
 8001fde:	4982      	ldr	r1, [pc, #520]	@ (80021e8 <HAL_I2C_Mem_Read+0x244>)
 8001fe0:	68f8      	ldr	r0, [r7, #12]
 8001fe2:	f000 fd21 	bl	8002a28 <I2C_WaitOnFlagUntilTimeout>
 8001fe6:	4603      	mov	r3, r0
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d001      	beq.n	8001ff0 <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 8001fec:	2302      	movs	r3, #2
 8001fee:	e243      	b.n	8002478 <HAL_I2C_Mem_Read+0x4d4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001ff6:	2b01      	cmp	r3, #1
 8001ff8:	d101      	bne.n	8001ffe <HAL_I2C_Mem_Read+0x5a>
 8001ffa:	2302      	movs	r3, #2
 8001ffc:	e23c      	b.n	8002478 <HAL_I2C_Mem_Read+0x4d4>
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	2201      	movs	r2, #1
 8002002:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	f003 0301 	and.w	r3, r3, #1
 8002010:	2b01      	cmp	r3, #1
 8002012:	d007      	beq.n	8002024 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	681a      	ldr	r2, [r3, #0]
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	f042 0201 	orr.w	r2, r2, #1
 8002022:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	681a      	ldr	r2, [r3, #0]
 800202a:	68fb      	ldr	r3, [r7, #12]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002032:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	2222      	movs	r2, #34	@ 0x22
 8002038:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	2240      	movs	r2, #64	@ 0x40
 8002040:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	2200      	movs	r2, #0
 8002048:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800204e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8002054:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800205a:	b29a      	uxth	r2, r3
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002060:	68fb      	ldr	r3, [r7, #12]
 8002062:	4a62      	ldr	r2, [pc, #392]	@ (80021ec <HAL_I2C_Mem_Read+0x248>)
 8002064:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002066:	88f8      	ldrh	r0, [r7, #6]
 8002068:	893a      	ldrh	r2, [r7, #8]
 800206a:	8979      	ldrh	r1, [r7, #10]
 800206c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800206e:	9301      	str	r3, [sp, #4]
 8002070:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002072:	9300      	str	r3, [sp, #0]
 8002074:	4603      	mov	r3, r0
 8002076:	68f8      	ldr	r0, [r7, #12]
 8002078:	f000 fbee 	bl	8002858 <I2C_RequestMemoryRead>
 800207c:	4603      	mov	r3, r0
 800207e:	2b00      	cmp	r3, #0
 8002080:	d001      	beq.n	8002086 <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 8002082:	2301      	movs	r3, #1
 8002084:	e1f8      	b.n	8002478 <HAL_I2C_Mem_Read+0x4d4>
    }

    if (hi2c->XferSize == 0U)
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800208a:	2b00      	cmp	r3, #0
 800208c:	d113      	bne.n	80020b6 <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800208e:	2300      	movs	r3, #0
 8002090:	61fb      	str	r3, [r7, #28]
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	695b      	ldr	r3, [r3, #20]
 8002098:	61fb      	str	r3, [r7, #28]
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	699b      	ldr	r3, [r3, #24]
 80020a0:	61fb      	str	r3, [r7, #28]
 80020a2:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	681a      	ldr	r2, [r3, #0]
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80020b2:	601a      	str	r2, [r3, #0]
 80020b4:	e1cc      	b.n	8002450 <HAL_I2C_Mem_Read+0x4ac>
    }
    else if (hi2c->XferSize == 1U)
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80020ba:	2b01      	cmp	r3, #1
 80020bc:	d11e      	bne.n	80020fc <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	681a      	ldr	r2, [r3, #0]
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80020cc:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80020ce:	b672      	cpsid	i
}
 80020d0:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80020d2:	2300      	movs	r3, #0
 80020d4:	61bb      	str	r3, [r7, #24]
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	695b      	ldr	r3, [r3, #20]
 80020dc:	61bb      	str	r3, [r7, #24]
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	699b      	ldr	r3, [r3, #24]
 80020e4:	61bb      	str	r3, [r7, #24]
 80020e6:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	681a      	ldr	r2, [r3, #0]
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80020f6:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80020f8:	b662      	cpsie	i
}
 80020fa:	e035      	b.n	8002168 <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002100:	2b02      	cmp	r3, #2
 8002102:	d11e      	bne.n	8002142 <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	681a      	ldr	r2, [r3, #0]
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002112:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002114:	b672      	cpsid	i
}
 8002116:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002118:	2300      	movs	r3, #0
 800211a:	617b      	str	r3, [r7, #20]
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	695b      	ldr	r3, [r3, #20]
 8002122:	617b      	str	r3, [r7, #20]
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	699b      	ldr	r3, [r3, #24]
 800212a:	617b      	str	r3, [r7, #20]
 800212c:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	681a      	ldr	r2, [r3, #0]
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800213c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800213e:	b662      	cpsie	i
}
 8002140:	e012      	b.n	8002168 <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	681a      	ldr	r2, [r3, #0]
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002150:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002152:	2300      	movs	r3, #0
 8002154:	613b      	str	r3, [r7, #16]
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	695b      	ldr	r3, [r3, #20]
 800215c:	613b      	str	r3, [r7, #16]
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	699b      	ldr	r3, [r3, #24]
 8002164:	613b      	str	r3, [r7, #16]
 8002166:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8002168:	e172      	b.n	8002450 <HAL_I2C_Mem_Read+0x4ac>
    {
      if (hi2c->XferSize <= 3U)
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800216e:	2b03      	cmp	r3, #3
 8002170:	f200 811f 	bhi.w	80023b2 <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002178:	2b01      	cmp	r3, #1
 800217a:	d123      	bne.n	80021c4 <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800217c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800217e:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8002180:	68f8      	ldr	r0, [r7, #12]
 8002182:	f000 fdfb 	bl	8002d7c <I2C_WaitOnRXNEFlagUntilTimeout>
 8002186:	4603      	mov	r3, r0
 8002188:	2b00      	cmp	r3, #0
 800218a:	d001      	beq.n	8002190 <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 800218c:	2301      	movs	r3, #1
 800218e:	e173      	b.n	8002478 <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	691a      	ldr	r2, [r3, #16]
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800219a:	b2d2      	uxtb	r2, r2
 800219c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021a2:	1c5a      	adds	r2, r3, #1
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80021ac:	3b01      	subs	r3, #1
 80021ae:	b29a      	uxth	r2, r3
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80021b8:	b29b      	uxth	r3, r3
 80021ba:	3b01      	subs	r3, #1
 80021bc:	b29a      	uxth	r2, r3
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80021c2:	e145      	b.n	8002450 <HAL_I2C_Mem_Read+0x4ac>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80021c8:	2b02      	cmp	r3, #2
 80021ca:	d152      	bne.n	8002272 <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80021cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021ce:	9300      	str	r3, [sp, #0]
 80021d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80021d2:	2200      	movs	r2, #0
 80021d4:	4906      	ldr	r1, [pc, #24]	@ (80021f0 <HAL_I2C_Mem_Read+0x24c>)
 80021d6:	68f8      	ldr	r0, [r7, #12]
 80021d8:	f000 fc26 	bl	8002a28 <I2C_WaitOnFlagUntilTimeout>
 80021dc:	4603      	mov	r3, r0
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d008      	beq.n	80021f4 <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 80021e2:	2301      	movs	r3, #1
 80021e4:	e148      	b.n	8002478 <HAL_I2C_Mem_Read+0x4d4>
 80021e6:	bf00      	nop
 80021e8:	00100002 	.word	0x00100002
 80021ec:	ffff0000 	.word	0xffff0000
 80021f0:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 80021f4:	b672      	cpsid	i
}
 80021f6:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	681a      	ldr	r2, [r3, #0]
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002206:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	691a      	ldr	r2, [r3, #16]
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002212:	b2d2      	uxtb	r2, r2
 8002214:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800221a:	1c5a      	adds	r2, r3, #1
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002224:	3b01      	subs	r3, #1
 8002226:	b29a      	uxth	r2, r3
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002230:	b29b      	uxth	r3, r3
 8002232:	3b01      	subs	r3, #1
 8002234:	b29a      	uxth	r2, r3
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 800223a:	b662      	cpsie	i
}
 800223c:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	691a      	ldr	r2, [r3, #16]
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002248:	b2d2      	uxtb	r2, r2
 800224a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002250:	1c5a      	adds	r2, r3, #1
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800225a:	3b01      	subs	r3, #1
 800225c:	b29a      	uxth	r2, r3
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002266:	b29b      	uxth	r3, r3
 8002268:	3b01      	subs	r3, #1
 800226a:	b29a      	uxth	r2, r3
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002270:	e0ee      	b.n	8002450 <HAL_I2C_Mem_Read+0x4ac>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002272:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002274:	9300      	str	r3, [sp, #0]
 8002276:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002278:	2200      	movs	r2, #0
 800227a:	4981      	ldr	r1, [pc, #516]	@ (8002480 <HAL_I2C_Mem_Read+0x4dc>)
 800227c:	68f8      	ldr	r0, [r7, #12]
 800227e:	f000 fbd3 	bl	8002a28 <I2C_WaitOnFlagUntilTimeout>
 8002282:	4603      	mov	r3, r0
 8002284:	2b00      	cmp	r3, #0
 8002286:	d001      	beq.n	800228c <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 8002288:	2301      	movs	r3, #1
 800228a:	e0f5      	b.n	8002478 <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	681a      	ldr	r2, [r3, #0]
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800229a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800229c:	b672      	cpsid	i
}
 800229e:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	691a      	ldr	r2, [r3, #16]
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022aa:	b2d2      	uxtb	r2, r2
 80022ac:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022b2:	1c5a      	adds	r2, r3, #1
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80022bc:	3b01      	subs	r3, #1
 80022be:	b29a      	uxth	r2, r3
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80022c8:	b29b      	uxth	r3, r3
 80022ca:	3b01      	subs	r3, #1
 80022cc:	b29a      	uxth	r2, r3
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80022d2:	4b6c      	ldr	r3, [pc, #432]	@ (8002484 <HAL_I2C_Mem_Read+0x4e0>)
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	08db      	lsrs	r3, r3, #3
 80022d8:	4a6b      	ldr	r2, [pc, #428]	@ (8002488 <HAL_I2C_Mem_Read+0x4e4>)
 80022da:	fba2 2303 	umull	r2, r3, r2, r3
 80022de:	0a1a      	lsrs	r2, r3, #8
 80022e0:	4613      	mov	r3, r2
 80022e2:	009b      	lsls	r3, r3, #2
 80022e4:	4413      	add	r3, r2
 80022e6:	00da      	lsls	r2, r3, #3
 80022e8:	1ad3      	subs	r3, r2, r3
 80022ea:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 80022ec:	6a3b      	ldr	r3, [r7, #32]
 80022ee:	3b01      	subs	r3, #1
 80022f0:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 80022f2:	6a3b      	ldr	r3, [r7, #32]
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d118      	bne.n	800232a <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	2200      	movs	r2, #0
 80022fc:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	2220      	movs	r2, #32
 8002302:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	2200      	movs	r2, #0
 800230a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002312:	f043 0220 	orr.w	r2, r3, #32
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 800231a:	b662      	cpsie	i
}
 800231c:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	2200      	movs	r2, #0
 8002322:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 8002326:	2301      	movs	r3, #1
 8002328:	e0a6      	b.n	8002478 <HAL_I2C_Mem_Read+0x4d4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	695b      	ldr	r3, [r3, #20]
 8002330:	f003 0304 	and.w	r3, r3, #4
 8002334:	2b04      	cmp	r3, #4
 8002336:	d1d9      	bne.n	80022ec <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	681a      	ldr	r2, [r3, #0]
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002346:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	691a      	ldr	r2, [r3, #16]
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002352:	b2d2      	uxtb	r2, r2
 8002354:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800235a:	1c5a      	adds	r2, r3, #1
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002364:	3b01      	subs	r3, #1
 8002366:	b29a      	uxth	r2, r3
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002370:	b29b      	uxth	r3, r3
 8002372:	3b01      	subs	r3, #1
 8002374:	b29a      	uxth	r2, r3
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 800237a:	b662      	cpsie	i
}
 800237c:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	691a      	ldr	r2, [r3, #16]
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002388:	b2d2      	uxtb	r2, r2
 800238a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002390:	1c5a      	adds	r2, r3, #1
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800239a:	3b01      	subs	r3, #1
 800239c:	b29a      	uxth	r2, r3
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80023a6:	b29b      	uxth	r3, r3
 80023a8:	3b01      	subs	r3, #1
 80023aa:	b29a      	uxth	r2, r3
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80023b0:	e04e      	b.n	8002450 <HAL_I2C_Mem_Read+0x4ac>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80023b2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80023b4:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80023b6:	68f8      	ldr	r0, [r7, #12]
 80023b8:	f000 fce0 	bl	8002d7c <I2C_WaitOnRXNEFlagUntilTimeout>
 80023bc:	4603      	mov	r3, r0
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d001      	beq.n	80023c6 <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 80023c2:	2301      	movs	r3, #1
 80023c4:	e058      	b.n	8002478 <HAL_I2C_Mem_Read+0x4d4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	691a      	ldr	r2, [r3, #16]
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023d0:	b2d2      	uxtb	r2, r2
 80023d2:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023d8:	1c5a      	adds	r2, r3, #1
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80023e2:	3b01      	subs	r3, #1
 80023e4:	b29a      	uxth	r2, r3
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80023ee:	b29b      	uxth	r3, r3
 80023f0:	3b01      	subs	r3, #1
 80023f2:	b29a      	uxth	r2, r3
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	695b      	ldr	r3, [r3, #20]
 80023fe:	f003 0304 	and.w	r3, r3, #4
 8002402:	2b04      	cmp	r3, #4
 8002404:	d124      	bne.n	8002450 <HAL_I2C_Mem_Read+0x4ac>
        {
          if (hi2c->XferSize == 3U)
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800240a:	2b03      	cmp	r3, #3
 800240c:	d107      	bne.n	800241e <HAL_I2C_Mem_Read+0x47a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	681a      	ldr	r2, [r3, #0]
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800241c:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	691a      	ldr	r2, [r3, #16]
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002428:	b2d2      	uxtb	r2, r2
 800242a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002430:	1c5a      	adds	r2, r3, #1
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800243a:	3b01      	subs	r3, #1
 800243c:	b29a      	uxth	r2, r3
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002446:	b29b      	uxth	r3, r3
 8002448:	3b01      	subs	r3, #1
 800244a:	b29a      	uxth	r2, r3
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002454:	2b00      	cmp	r3, #0
 8002456:	f47f ae88 	bne.w	800216a <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	2220      	movs	r2, #32
 800245e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	2200      	movs	r2, #0
 8002466:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	2200      	movs	r2, #0
 800246e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002472:	2300      	movs	r3, #0
 8002474:	e000      	b.n	8002478 <HAL_I2C_Mem_Read+0x4d4>
  }
  else
  {
    return HAL_BUSY;
 8002476:	2302      	movs	r3, #2
  }
}
 8002478:	4618      	mov	r0, r3
 800247a:	3728      	adds	r7, #40	@ 0x28
 800247c:	46bd      	mov	sp, r7
 800247e:	bd80      	pop	{r7, pc}
 8002480:	00010004 	.word	0x00010004
 8002484:	20000008 	.word	0x20000008
 8002488:	14f8b589 	.word	0x14f8b589

0800248c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800248c:	b580      	push	{r7, lr}
 800248e:	b088      	sub	sp, #32
 8002490:	af02      	add	r7, sp, #8
 8002492:	60f8      	str	r0, [r7, #12]
 8002494:	607a      	str	r2, [r7, #4]
 8002496:	603b      	str	r3, [r7, #0]
 8002498:	460b      	mov	r3, r1
 800249a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024a0:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80024a2:	697b      	ldr	r3, [r7, #20]
 80024a4:	2b08      	cmp	r3, #8
 80024a6:	d006      	beq.n	80024b6 <I2C_MasterRequestWrite+0x2a>
 80024a8:	697b      	ldr	r3, [r7, #20]
 80024aa:	2b01      	cmp	r3, #1
 80024ac:	d003      	beq.n	80024b6 <I2C_MasterRequestWrite+0x2a>
 80024ae:	697b      	ldr	r3, [r7, #20]
 80024b0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80024b4:	d108      	bne.n	80024c8 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	681a      	ldr	r2, [r3, #0]
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80024c4:	601a      	str	r2, [r3, #0]
 80024c6:	e00b      	b.n	80024e0 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024cc:	2b12      	cmp	r3, #18
 80024ce:	d107      	bne.n	80024e0 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	681a      	ldr	r2, [r3, #0]
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80024de:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80024e0:	683b      	ldr	r3, [r7, #0]
 80024e2:	9300      	str	r3, [sp, #0]
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	2200      	movs	r2, #0
 80024e8:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80024ec:	68f8      	ldr	r0, [r7, #12]
 80024ee:	f000 fa9b 	bl	8002a28 <I2C_WaitOnFlagUntilTimeout>
 80024f2:	4603      	mov	r3, r0
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d00d      	beq.n	8002514 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002502:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002506:	d103      	bne.n	8002510 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800250e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002510:	2303      	movs	r3, #3
 8002512:	e035      	b.n	8002580 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	691b      	ldr	r3, [r3, #16]
 8002518:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800251c:	d108      	bne.n	8002530 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800251e:	897b      	ldrh	r3, [r7, #10]
 8002520:	b2db      	uxtb	r3, r3
 8002522:	461a      	mov	r2, r3
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800252c:	611a      	str	r2, [r3, #16]
 800252e:	e01b      	b.n	8002568 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002530:	897b      	ldrh	r3, [r7, #10]
 8002532:	11db      	asrs	r3, r3, #7
 8002534:	b2db      	uxtb	r3, r3
 8002536:	f003 0306 	and.w	r3, r3, #6
 800253a:	b2db      	uxtb	r3, r3
 800253c:	f063 030f 	orn	r3, r3, #15
 8002540:	b2da      	uxtb	r2, r3
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002548:	683b      	ldr	r3, [r7, #0]
 800254a:	687a      	ldr	r2, [r7, #4]
 800254c:	490e      	ldr	r1, [pc, #56]	@ (8002588 <I2C_MasterRequestWrite+0xfc>)
 800254e:	68f8      	ldr	r0, [r7, #12]
 8002550:	f000 fae4 	bl	8002b1c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002554:	4603      	mov	r3, r0
 8002556:	2b00      	cmp	r3, #0
 8002558:	d001      	beq.n	800255e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800255a:	2301      	movs	r3, #1
 800255c:	e010      	b.n	8002580 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800255e:	897b      	ldrh	r3, [r7, #10]
 8002560:	b2da      	uxtb	r2, r3
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002568:	683b      	ldr	r3, [r7, #0]
 800256a:	687a      	ldr	r2, [r7, #4]
 800256c:	4907      	ldr	r1, [pc, #28]	@ (800258c <I2C_MasterRequestWrite+0x100>)
 800256e:	68f8      	ldr	r0, [r7, #12]
 8002570:	f000 fad4 	bl	8002b1c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002574:	4603      	mov	r3, r0
 8002576:	2b00      	cmp	r3, #0
 8002578:	d001      	beq.n	800257e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800257a:	2301      	movs	r3, #1
 800257c:	e000      	b.n	8002580 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800257e:	2300      	movs	r3, #0
}
 8002580:	4618      	mov	r0, r3
 8002582:	3718      	adds	r7, #24
 8002584:	46bd      	mov	sp, r7
 8002586:	bd80      	pop	{r7, pc}
 8002588:	00010008 	.word	0x00010008
 800258c:	00010002 	.word	0x00010002

08002590 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002590:	b580      	push	{r7, lr}
 8002592:	b088      	sub	sp, #32
 8002594:	af02      	add	r7, sp, #8
 8002596:	60f8      	str	r0, [r7, #12]
 8002598:	607a      	str	r2, [r7, #4]
 800259a:	603b      	str	r3, [r7, #0]
 800259c:	460b      	mov	r3, r1
 800259e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025a4:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	681a      	ldr	r2, [r3, #0]
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80025b4:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80025b6:	697b      	ldr	r3, [r7, #20]
 80025b8:	2b08      	cmp	r3, #8
 80025ba:	d006      	beq.n	80025ca <I2C_MasterRequestRead+0x3a>
 80025bc:	697b      	ldr	r3, [r7, #20]
 80025be:	2b01      	cmp	r3, #1
 80025c0:	d003      	beq.n	80025ca <I2C_MasterRequestRead+0x3a>
 80025c2:	697b      	ldr	r3, [r7, #20]
 80025c4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80025c8:	d108      	bne.n	80025dc <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	681a      	ldr	r2, [r3, #0]
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80025d8:	601a      	str	r2, [r3, #0]
 80025da:	e00b      	b.n	80025f4 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025e0:	2b11      	cmp	r3, #17
 80025e2:	d107      	bne.n	80025f4 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	681a      	ldr	r2, [r3, #0]
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80025f2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80025f4:	683b      	ldr	r3, [r7, #0]
 80025f6:	9300      	str	r3, [sp, #0]
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	2200      	movs	r2, #0
 80025fc:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002600:	68f8      	ldr	r0, [r7, #12]
 8002602:	f000 fa11 	bl	8002a28 <I2C_WaitOnFlagUntilTimeout>
 8002606:	4603      	mov	r3, r0
 8002608:	2b00      	cmp	r3, #0
 800260a:	d00d      	beq.n	8002628 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002616:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800261a:	d103      	bne.n	8002624 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002622:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002624:	2303      	movs	r3, #3
 8002626:	e079      	b.n	800271c <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	691b      	ldr	r3, [r3, #16]
 800262c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002630:	d108      	bne.n	8002644 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8002632:	897b      	ldrh	r3, [r7, #10]
 8002634:	b2db      	uxtb	r3, r3
 8002636:	f043 0301 	orr.w	r3, r3, #1
 800263a:	b2da      	uxtb	r2, r3
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	611a      	str	r2, [r3, #16]
 8002642:	e05f      	b.n	8002704 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002644:	897b      	ldrh	r3, [r7, #10]
 8002646:	11db      	asrs	r3, r3, #7
 8002648:	b2db      	uxtb	r3, r3
 800264a:	f003 0306 	and.w	r3, r3, #6
 800264e:	b2db      	uxtb	r3, r3
 8002650:	f063 030f 	orn	r3, r3, #15
 8002654:	b2da      	uxtb	r2, r3
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800265c:	683b      	ldr	r3, [r7, #0]
 800265e:	687a      	ldr	r2, [r7, #4]
 8002660:	4930      	ldr	r1, [pc, #192]	@ (8002724 <I2C_MasterRequestRead+0x194>)
 8002662:	68f8      	ldr	r0, [r7, #12]
 8002664:	f000 fa5a 	bl	8002b1c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002668:	4603      	mov	r3, r0
 800266a:	2b00      	cmp	r3, #0
 800266c:	d001      	beq.n	8002672 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 800266e:	2301      	movs	r3, #1
 8002670:	e054      	b.n	800271c <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002672:	897b      	ldrh	r3, [r7, #10]
 8002674:	b2da      	uxtb	r2, r3
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800267c:	683b      	ldr	r3, [r7, #0]
 800267e:	687a      	ldr	r2, [r7, #4]
 8002680:	4929      	ldr	r1, [pc, #164]	@ (8002728 <I2C_MasterRequestRead+0x198>)
 8002682:	68f8      	ldr	r0, [r7, #12]
 8002684:	f000 fa4a 	bl	8002b1c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002688:	4603      	mov	r3, r0
 800268a:	2b00      	cmp	r3, #0
 800268c:	d001      	beq.n	8002692 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 800268e:	2301      	movs	r3, #1
 8002690:	e044      	b.n	800271c <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002692:	2300      	movs	r3, #0
 8002694:	613b      	str	r3, [r7, #16]
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	695b      	ldr	r3, [r3, #20]
 800269c:	613b      	str	r3, [r7, #16]
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	699b      	ldr	r3, [r3, #24]
 80026a4:	613b      	str	r3, [r7, #16]
 80026a6:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	681a      	ldr	r2, [r3, #0]
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80026b6:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80026b8:	683b      	ldr	r3, [r7, #0]
 80026ba:	9300      	str	r3, [sp, #0]
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	2200      	movs	r2, #0
 80026c0:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80026c4:	68f8      	ldr	r0, [r7, #12]
 80026c6:	f000 f9af 	bl	8002a28 <I2C_WaitOnFlagUntilTimeout>
 80026ca:	4603      	mov	r3, r0
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d00d      	beq.n	80026ec <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80026da:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80026de:	d103      	bne.n	80026e8 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80026e6:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 80026e8:	2303      	movs	r3, #3
 80026ea:	e017      	b.n	800271c <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 80026ec:	897b      	ldrh	r3, [r7, #10]
 80026ee:	11db      	asrs	r3, r3, #7
 80026f0:	b2db      	uxtb	r3, r3
 80026f2:	f003 0306 	and.w	r3, r3, #6
 80026f6:	b2db      	uxtb	r3, r3
 80026f8:	f063 030e 	orn	r3, r3, #14
 80026fc:	b2da      	uxtb	r2, r3
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002704:	683b      	ldr	r3, [r7, #0]
 8002706:	687a      	ldr	r2, [r7, #4]
 8002708:	4907      	ldr	r1, [pc, #28]	@ (8002728 <I2C_MasterRequestRead+0x198>)
 800270a:	68f8      	ldr	r0, [r7, #12]
 800270c:	f000 fa06 	bl	8002b1c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002710:	4603      	mov	r3, r0
 8002712:	2b00      	cmp	r3, #0
 8002714:	d001      	beq.n	800271a <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8002716:	2301      	movs	r3, #1
 8002718:	e000      	b.n	800271c <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 800271a:	2300      	movs	r3, #0
}
 800271c:	4618      	mov	r0, r3
 800271e:	3718      	adds	r7, #24
 8002720:	46bd      	mov	sp, r7
 8002722:	bd80      	pop	{r7, pc}
 8002724:	00010008 	.word	0x00010008
 8002728:	00010002 	.word	0x00010002

0800272c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800272c:	b580      	push	{r7, lr}
 800272e:	b088      	sub	sp, #32
 8002730:	af02      	add	r7, sp, #8
 8002732:	60f8      	str	r0, [r7, #12]
 8002734:	4608      	mov	r0, r1
 8002736:	4611      	mov	r1, r2
 8002738:	461a      	mov	r2, r3
 800273a:	4603      	mov	r3, r0
 800273c:	817b      	strh	r3, [r7, #10]
 800273e:	460b      	mov	r3, r1
 8002740:	813b      	strh	r3, [r7, #8]
 8002742:	4613      	mov	r3, r2
 8002744:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	681a      	ldr	r2, [r3, #0]
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002754:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002756:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002758:	9300      	str	r3, [sp, #0]
 800275a:	6a3b      	ldr	r3, [r7, #32]
 800275c:	2200      	movs	r2, #0
 800275e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002762:	68f8      	ldr	r0, [r7, #12]
 8002764:	f000 f960 	bl	8002a28 <I2C_WaitOnFlagUntilTimeout>
 8002768:	4603      	mov	r3, r0
 800276a:	2b00      	cmp	r3, #0
 800276c:	d00d      	beq.n	800278a <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002778:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800277c:	d103      	bne.n	8002786 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002784:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002786:	2303      	movs	r3, #3
 8002788:	e05f      	b.n	800284a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800278a:	897b      	ldrh	r3, [r7, #10]
 800278c:	b2db      	uxtb	r3, r3
 800278e:	461a      	mov	r2, r3
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002798:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800279a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800279c:	6a3a      	ldr	r2, [r7, #32]
 800279e:	492d      	ldr	r1, [pc, #180]	@ (8002854 <I2C_RequestMemoryWrite+0x128>)
 80027a0:	68f8      	ldr	r0, [r7, #12]
 80027a2:	f000 f9bb 	bl	8002b1c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80027a6:	4603      	mov	r3, r0
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d001      	beq.n	80027b0 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80027ac:	2301      	movs	r3, #1
 80027ae:	e04c      	b.n	800284a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80027b0:	2300      	movs	r3, #0
 80027b2:	617b      	str	r3, [r7, #20]
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	695b      	ldr	r3, [r3, #20]
 80027ba:	617b      	str	r3, [r7, #20]
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	699b      	ldr	r3, [r3, #24]
 80027c2:	617b      	str	r3, [r7, #20]
 80027c4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80027c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80027c8:	6a39      	ldr	r1, [r7, #32]
 80027ca:	68f8      	ldr	r0, [r7, #12]
 80027cc:	f000 fa46 	bl	8002c5c <I2C_WaitOnTXEFlagUntilTimeout>
 80027d0:	4603      	mov	r3, r0
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d00d      	beq.n	80027f2 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027da:	2b04      	cmp	r3, #4
 80027dc:	d107      	bne.n	80027ee <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	681a      	ldr	r2, [r3, #0]
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80027ec:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80027ee:	2301      	movs	r3, #1
 80027f0:	e02b      	b.n	800284a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80027f2:	88fb      	ldrh	r3, [r7, #6]
 80027f4:	2b01      	cmp	r3, #1
 80027f6:	d105      	bne.n	8002804 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80027f8:	893b      	ldrh	r3, [r7, #8]
 80027fa:	b2da      	uxtb	r2, r3
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	611a      	str	r2, [r3, #16]
 8002802:	e021      	b.n	8002848 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8002804:	893b      	ldrh	r3, [r7, #8]
 8002806:	0a1b      	lsrs	r3, r3, #8
 8002808:	b29b      	uxth	r3, r3
 800280a:	b2da      	uxtb	r2, r3
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002812:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002814:	6a39      	ldr	r1, [r7, #32]
 8002816:	68f8      	ldr	r0, [r7, #12]
 8002818:	f000 fa20 	bl	8002c5c <I2C_WaitOnTXEFlagUntilTimeout>
 800281c:	4603      	mov	r3, r0
 800281e:	2b00      	cmp	r3, #0
 8002820:	d00d      	beq.n	800283e <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002826:	2b04      	cmp	r3, #4
 8002828:	d107      	bne.n	800283a <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	681a      	ldr	r2, [r3, #0]
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002838:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800283a:	2301      	movs	r3, #1
 800283c:	e005      	b.n	800284a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800283e:	893b      	ldrh	r3, [r7, #8]
 8002840:	b2da      	uxtb	r2, r3
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8002848:	2300      	movs	r3, #0
}
 800284a:	4618      	mov	r0, r3
 800284c:	3718      	adds	r7, #24
 800284e:	46bd      	mov	sp, r7
 8002850:	bd80      	pop	{r7, pc}
 8002852:	bf00      	nop
 8002854:	00010002 	.word	0x00010002

08002858 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8002858:	b580      	push	{r7, lr}
 800285a:	b088      	sub	sp, #32
 800285c:	af02      	add	r7, sp, #8
 800285e:	60f8      	str	r0, [r7, #12]
 8002860:	4608      	mov	r0, r1
 8002862:	4611      	mov	r1, r2
 8002864:	461a      	mov	r2, r3
 8002866:	4603      	mov	r3, r0
 8002868:	817b      	strh	r3, [r7, #10]
 800286a:	460b      	mov	r3, r1
 800286c:	813b      	strh	r3, [r7, #8]
 800286e:	4613      	mov	r3, r2
 8002870:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	681a      	ldr	r2, [r3, #0]
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002880:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	681a      	ldr	r2, [r3, #0]
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002890:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002892:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002894:	9300      	str	r3, [sp, #0]
 8002896:	6a3b      	ldr	r3, [r7, #32]
 8002898:	2200      	movs	r2, #0
 800289a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800289e:	68f8      	ldr	r0, [r7, #12]
 80028a0:	f000 f8c2 	bl	8002a28 <I2C_WaitOnFlagUntilTimeout>
 80028a4:	4603      	mov	r3, r0
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d00d      	beq.n	80028c6 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80028b4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80028b8:	d103      	bne.n	80028c2 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80028c0:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80028c2:	2303      	movs	r3, #3
 80028c4:	e0aa      	b.n	8002a1c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80028c6:	897b      	ldrh	r3, [r7, #10]
 80028c8:	b2db      	uxtb	r3, r3
 80028ca:	461a      	mov	r2, r3
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80028d4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80028d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028d8:	6a3a      	ldr	r2, [r7, #32]
 80028da:	4952      	ldr	r1, [pc, #328]	@ (8002a24 <I2C_RequestMemoryRead+0x1cc>)
 80028dc:	68f8      	ldr	r0, [r7, #12]
 80028de:	f000 f91d 	bl	8002b1c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80028e2:	4603      	mov	r3, r0
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d001      	beq.n	80028ec <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80028e8:	2301      	movs	r3, #1
 80028ea:	e097      	b.n	8002a1c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80028ec:	2300      	movs	r3, #0
 80028ee:	617b      	str	r3, [r7, #20]
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	695b      	ldr	r3, [r3, #20]
 80028f6:	617b      	str	r3, [r7, #20]
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	699b      	ldr	r3, [r3, #24]
 80028fe:	617b      	str	r3, [r7, #20]
 8002900:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002902:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002904:	6a39      	ldr	r1, [r7, #32]
 8002906:	68f8      	ldr	r0, [r7, #12]
 8002908:	f000 f9a8 	bl	8002c5c <I2C_WaitOnTXEFlagUntilTimeout>
 800290c:	4603      	mov	r3, r0
 800290e:	2b00      	cmp	r3, #0
 8002910:	d00d      	beq.n	800292e <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002916:	2b04      	cmp	r3, #4
 8002918:	d107      	bne.n	800292a <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	681a      	ldr	r2, [r3, #0]
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002928:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800292a:	2301      	movs	r3, #1
 800292c:	e076      	b.n	8002a1c <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800292e:	88fb      	ldrh	r3, [r7, #6]
 8002930:	2b01      	cmp	r3, #1
 8002932:	d105      	bne.n	8002940 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002934:	893b      	ldrh	r3, [r7, #8]
 8002936:	b2da      	uxtb	r2, r3
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	611a      	str	r2, [r3, #16]
 800293e:	e021      	b.n	8002984 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8002940:	893b      	ldrh	r3, [r7, #8]
 8002942:	0a1b      	lsrs	r3, r3, #8
 8002944:	b29b      	uxth	r3, r3
 8002946:	b2da      	uxtb	r2, r3
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800294e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002950:	6a39      	ldr	r1, [r7, #32]
 8002952:	68f8      	ldr	r0, [r7, #12]
 8002954:	f000 f982 	bl	8002c5c <I2C_WaitOnTXEFlagUntilTimeout>
 8002958:	4603      	mov	r3, r0
 800295a:	2b00      	cmp	r3, #0
 800295c:	d00d      	beq.n	800297a <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002962:	2b04      	cmp	r3, #4
 8002964:	d107      	bne.n	8002976 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	681a      	ldr	r2, [r3, #0]
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002974:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002976:	2301      	movs	r3, #1
 8002978:	e050      	b.n	8002a1c <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800297a:	893b      	ldrh	r3, [r7, #8]
 800297c:	b2da      	uxtb	r2, r3
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002984:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002986:	6a39      	ldr	r1, [r7, #32]
 8002988:	68f8      	ldr	r0, [r7, #12]
 800298a:	f000 f967 	bl	8002c5c <I2C_WaitOnTXEFlagUntilTimeout>
 800298e:	4603      	mov	r3, r0
 8002990:	2b00      	cmp	r3, #0
 8002992:	d00d      	beq.n	80029b0 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002998:	2b04      	cmp	r3, #4
 800299a:	d107      	bne.n	80029ac <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	681a      	ldr	r2, [r3, #0]
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80029aa:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80029ac:	2301      	movs	r3, #1
 80029ae:	e035      	b.n	8002a1c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	681a      	ldr	r2, [r3, #0]
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80029be:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80029c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029c2:	9300      	str	r3, [sp, #0]
 80029c4:	6a3b      	ldr	r3, [r7, #32]
 80029c6:	2200      	movs	r2, #0
 80029c8:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80029cc:	68f8      	ldr	r0, [r7, #12]
 80029ce:	f000 f82b 	bl	8002a28 <I2C_WaitOnFlagUntilTimeout>
 80029d2:	4603      	mov	r3, r0
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d00d      	beq.n	80029f4 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80029e2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80029e6:	d103      	bne.n	80029f0 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80029ee:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80029f0:	2303      	movs	r3, #3
 80029f2:	e013      	b.n	8002a1c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80029f4:	897b      	ldrh	r3, [r7, #10]
 80029f6:	b2db      	uxtb	r3, r3
 80029f8:	f043 0301 	orr.w	r3, r3, #1
 80029fc:	b2da      	uxtb	r2, r3
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002a04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a06:	6a3a      	ldr	r2, [r7, #32]
 8002a08:	4906      	ldr	r1, [pc, #24]	@ (8002a24 <I2C_RequestMemoryRead+0x1cc>)
 8002a0a:	68f8      	ldr	r0, [r7, #12]
 8002a0c:	f000 f886 	bl	8002b1c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002a10:	4603      	mov	r3, r0
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d001      	beq.n	8002a1a <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8002a16:	2301      	movs	r3, #1
 8002a18:	e000      	b.n	8002a1c <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8002a1a:	2300      	movs	r3, #0
}
 8002a1c:	4618      	mov	r0, r3
 8002a1e:	3718      	adds	r7, #24
 8002a20:	46bd      	mov	sp, r7
 8002a22:	bd80      	pop	{r7, pc}
 8002a24:	00010002 	.word	0x00010002

08002a28 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002a28:	b580      	push	{r7, lr}
 8002a2a:	b084      	sub	sp, #16
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	60f8      	str	r0, [r7, #12]
 8002a30:	60b9      	str	r1, [r7, #8]
 8002a32:	603b      	str	r3, [r7, #0]
 8002a34:	4613      	mov	r3, r2
 8002a36:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002a38:	e048      	b.n	8002acc <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002a3a:	683b      	ldr	r3, [r7, #0]
 8002a3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a40:	d044      	beq.n	8002acc <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002a42:	f7fe f995 	bl	8000d70 <HAL_GetTick>
 8002a46:	4602      	mov	r2, r0
 8002a48:	69bb      	ldr	r3, [r7, #24]
 8002a4a:	1ad3      	subs	r3, r2, r3
 8002a4c:	683a      	ldr	r2, [r7, #0]
 8002a4e:	429a      	cmp	r2, r3
 8002a50:	d302      	bcc.n	8002a58 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002a52:	683b      	ldr	r3, [r7, #0]
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d139      	bne.n	8002acc <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002a58:	68bb      	ldr	r3, [r7, #8]
 8002a5a:	0c1b      	lsrs	r3, r3, #16
 8002a5c:	b2db      	uxtb	r3, r3
 8002a5e:	2b01      	cmp	r3, #1
 8002a60:	d10d      	bne.n	8002a7e <I2C_WaitOnFlagUntilTimeout+0x56>
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	695b      	ldr	r3, [r3, #20]
 8002a68:	43da      	mvns	r2, r3
 8002a6a:	68bb      	ldr	r3, [r7, #8]
 8002a6c:	4013      	ands	r3, r2
 8002a6e:	b29b      	uxth	r3, r3
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	bf0c      	ite	eq
 8002a74:	2301      	moveq	r3, #1
 8002a76:	2300      	movne	r3, #0
 8002a78:	b2db      	uxtb	r3, r3
 8002a7a:	461a      	mov	r2, r3
 8002a7c:	e00c      	b.n	8002a98 <I2C_WaitOnFlagUntilTimeout+0x70>
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	699b      	ldr	r3, [r3, #24]
 8002a84:	43da      	mvns	r2, r3
 8002a86:	68bb      	ldr	r3, [r7, #8]
 8002a88:	4013      	ands	r3, r2
 8002a8a:	b29b      	uxth	r3, r3
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	bf0c      	ite	eq
 8002a90:	2301      	moveq	r3, #1
 8002a92:	2300      	movne	r3, #0
 8002a94:	b2db      	uxtb	r3, r3
 8002a96:	461a      	mov	r2, r3
 8002a98:	79fb      	ldrb	r3, [r7, #7]
 8002a9a:	429a      	cmp	r2, r3
 8002a9c:	d116      	bne.n	8002acc <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	2200      	movs	r2, #0
 8002aa2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	2220      	movs	r2, #32
 8002aa8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	2200      	movs	r2, #0
 8002ab0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ab8:	f043 0220 	orr.w	r2, r3, #32
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	2200      	movs	r2, #0
 8002ac4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002ac8:	2301      	movs	r3, #1
 8002aca:	e023      	b.n	8002b14 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002acc:	68bb      	ldr	r3, [r7, #8]
 8002ace:	0c1b      	lsrs	r3, r3, #16
 8002ad0:	b2db      	uxtb	r3, r3
 8002ad2:	2b01      	cmp	r3, #1
 8002ad4:	d10d      	bne.n	8002af2 <I2C_WaitOnFlagUntilTimeout+0xca>
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	695b      	ldr	r3, [r3, #20]
 8002adc:	43da      	mvns	r2, r3
 8002ade:	68bb      	ldr	r3, [r7, #8]
 8002ae0:	4013      	ands	r3, r2
 8002ae2:	b29b      	uxth	r3, r3
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	bf0c      	ite	eq
 8002ae8:	2301      	moveq	r3, #1
 8002aea:	2300      	movne	r3, #0
 8002aec:	b2db      	uxtb	r3, r3
 8002aee:	461a      	mov	r2, r3
 8002af0:	e00c      	b.n	8002b0c <I2C_WaitOnFlagUntilTimeout+0xe4>
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	699b      	ldr	r3, [r3, #24]
 8002af8:	43da      	mvns	r2, r3
 8002afa:	68bb      	ldr	r3, [r7, #8]
 8002afc:	4013      	ands	r3, r2
 8002afe:	b29b      	uxth	r3, r3
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	bf0c      	ite	eq
 8002b04:	2301      	moveq	r3, #1
 8002b06:	2300      	movne	r3, #0
 8002b08:	b2db      	uxtb	r3, r3
 8002b0a:	461a      	mov	r2, r3
 8002b0c:	79fb      	ldrb	r3, [r7, #7]
 8002b0e:	429a      	cmp	r2, r3
 8002b10:	d093      	beq.n	8002a3a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002b12:	2300      	movs	r3, #0
}
 8002b14:	4618      	mov	r0, r3
 8002b16:	3710      	adds	r7, #16
 8002b18:	46bd      	mov	sp, r7
 8002b1a:	bd80      	pop	{r7, pc}

08002b1c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002b1c:	b580      	push	{r7, lr}
 8002b1e:	b084      	sub	sp, #16
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	60f8      	str	r0, [r7, #12]
 8002b24:	60b9      	str	r1, [r7, #8]
 8002b26:	607a      	str	r2, [r7, #4]
 8002b28:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002b2a:	e071      	b.n	8002c10 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	695b      	ldr	r3, [r3, #20]
 8002b32:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002b36:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002b3a:	d123      	bne.n	8002b84 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	681a      	ldr	r2, [r3, #0]
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002b4a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002b54:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	2200      	movs	r2, #0
 8002b5a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	2220      	movs	r2, #32
 8002b60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	2200      	movs	r2, #0
 8002b68:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b70:	f043 0204 	orr.w	r2, r3, #4
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	2200      	movs	r2, #0
 8002b7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8002b80:	2301      	movs	r3, #1
 8002b82:	e067      	b.n	8002c54 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b8a:	d041      	beq.n	8002c10 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b8c:	f7fe f8f0 	bl	8000d70 <HAL_GetTick>
 8002b90:	4602      	mov	r2, r0
 8002b92:	683b      	ldr	r3, [r7, #0]
 8002b94:	1ad3      	subs	r3, r2, r3
 8002b96:	687a      	ldr	r2, [r7, #4]
 8002b98:	429a      	cmp	r2, r3
 8002b9a:	d302      	bcc.n	8002ba2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d136      	bne.n	8002c10 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8002ba2:	68bb      	ldr	r3, [r7, #8]
 8002ba4:	0c1b      	lsrs	r3, r3, #16
 8002ba6:	b2db      	uxtb	r3, r3
 8002ba8:	2b01      	cmp	r3, #1
 8002baa:	d10c      	bne.n	8002bc6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	695b      	ldr	r3, [r3, #20]
 8002bb2:	43da      	mvns	r2, r3
 8002bb4:	68bb      	ldr	r3, [r7, #8]
 8002bb6:	4013      	ands	r3, r2
 8002bb8:	b29b      	uxth	r3, r3
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	bf14      	ite	ne
 8002bbe:	2301      	movne	r3, #1
 8002bc0:	2300      	moveq	r3, #0
 8002bc2:	b2db      	uxtb	r3, r3
 8002bc4:	e00b      	b.n	8002bde <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	699b      	ldr	r3, [r3, #24]
 8002bcc:	43da      	mvns	r2, r3
 8002bce:	68bb      	ldr	r3, [r7, #8]
 8002bd0:	4013      	ands	r3, r2
 8002bd2:	b29b      	uxth	r3, r3
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	bf14      	ite	ne
 8002bd8:	2301      	movne	r3, #1
 8002bda:	2300      	moveq	r3, #0
 8002bdc:	b2db      	uxtb	r3, r3
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d016      	beq.n	8002c10 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	2200      	movs	r2, #0
 8002be6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	2220      	movs	r2, #32
 8002bec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	2200      	movs	r2, #0
 8002bf4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bfc:	f043 0220 	orr.w	r2, r3, #32
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	2200      	movs	r2, #0
 8002c08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002c0c:	2301      	movs	r3, #1
 8002c0e:	e021      	b.n	8002c54 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002c10:	68bb      	ldr	r3, [r7, #8]
 8002c12:	0c1b      	lsrs	r3, r3, #16
 8002c14:	b2db      	uxtb	r3, r3
 8002c16:	2b01      	cmp	r3, #1
 8002c18:	d10c      	bne.n	8002c34 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	695b      	ldr	r3, [r3, #20]
 8002c20:	43da      	mvns	r2, r3
 8002c22:	68bb      	ldr	r3, [r7, #8]
 8002c24:	4013      	ands	r3, r2
 8002c26:	b29b      	uxth	r3, r3
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	bf14      	ite	ne
 8002c2c:	2301      	movne	r3, #1
 8002c2e:	2300      	moveq	r3, #0
 8002c30:	b2db      	uxtb	r3, r3
 8002c32:	e00b      	b.n	8002c4c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	699b      	ldr	r3, [r3, #24]
 8002c3a:	43da      	mvns	r2, r3
 8002c3c:	68bb      	ldr	r3, [r7, #8]
 8002c3e:	4013      	ands	r3, r2
 8002c40:	b29b      	uxth	r3, r3
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	bf14      	ite	ne
 8002c46:	2301      	movne	r3, #1
 8002c48:	2300      	moveq	r3, #0
 8002c4a:	b2db      	uxtb	r3, r3
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	f47f af6d 	bne.w	8002b2c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8002c52:	2300      	movs	r3, #0
}
 8002c54:	4618      	mov	r0, r3
 8002c56:	3710      	adds	r7, #16
 8002c58:	46bd      	mov	sp, r7
 8002c5a:	bd80      	pop	{r7, pc}

08002c5c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002c5c:	b580      	push	{r7, lr}
 8002c5e:	b084      	sub	sp, #16
 8002c60:	af00      	add	r7, sp, #0
 8002c62:	60f8      	str	r0, [r7, #12]
 8002c64:	60b9      	str	r1, [r7, #8]
 8002c66:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002c68:	e034      	b.n	8002cd4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002c6a:	68f8      	ldr	r0, [r7, #12]
 8002c6c:	f000 f8e3 	bl	8002e36 <I2C_IsAcknowledgeFailed>
 8002c70:	4603      	mov	r3, r0
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d001      	beq.n	8002c7a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002c76:	2301      	movs	r3, #1
 8002c78:	e034      	b.n	8002ce4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002c7a:	68bb      	ldr	r3, [r7, #8]
 8002c7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c80:	d028      	beq.n	8002cd4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002c82:	f7fe f875 	bl	8000d70 <HAL_GetTick>
 8002c86:	4602      	mov	r2, r0
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	1ad3      	subs	r3, r2, r3
 8002c8c:	68ba      	ldr	r2, [r7, #8]
 8002c8e:	429a      	cmp	r2, r3
 8002c90:	d302      	bcc.n	8002c98 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002c92:	68bb      	ldr	r3, [r7, #8]
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d11d      	bne.n	8002cd4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	695b      	ldr	r3, [r3, #20]
 8002c9e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002ca2:	2b80      	cmp	r3, #128	@ 0x80
 8002ca4:	d016      	beq.n	8002cd4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	2200      	movs	r2, #0
 8002caa:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	2220      	movs	r2, #32
 8002cb0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	2200      	movs	r2, #0
 8002cb8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cc0:	f043 0220 	orr.w	r2, r3, #32
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	2200      	movs	r2, #0
 8002ccc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002cd0:	2301      	movs	r3, #1
 8002cd2:	e007      	b.n	8002ce4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	695b      	ldr	r3, [r3, #20]
 8002cda:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002cde:	2b80      	cmp	r3, #128	@ 0x80
 8002ce0:	d1c3      	bne.n	8002c6a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002ce2:	2300      	movs	r3, #0
}
 8002ce4:	4618      	mov	r0, r3
 8002ce6:	3710      	adds	r7, #16
 8002ce8:	46bd      	mov	sp, r7
 8002cea:	bd80      	pop	{r7, pc}

08002cec <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002cec:	b580      	push	{r7, lr}
 8002cee:	b084      	sub	sp, #16
 8002cf0:	af00      	add	r7, sp, #0
 8002cf2:	60f8      	str	r0, [r7, #12]
 8002cf4:	60b9      	str	r1, [r7, #8]
 8002cf6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002cf8:	e034      	b.n	8002d64 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002cfa:	68f8      	ldr	r0, [r7, #12]
 8002cfc:	f000 f89b 	bl	8002e36 <I2C_IsAcknowledgeFailed>
 8002d00:	4603      	mov	r3, r0
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d001      	beq.n	8002d0a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002d06:	2301      	movs	r3, #1
 8002d08:	e034      	b.n	8002d74 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002d0a:	68bb      	ldr	r3, [r7, #8]
 8002d0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d10:	d028      	beq.n	8002d64 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d12:	f7fe f82d 	bl	8000d70 <HAL_GetTick>
 8002d16:	4602      	mov	r2, r0
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	1ad3      	subs	r3, r2, r3
 8002d1c:	68ba      	ldr	r2, [r7, #8]
 8002d1e:	429a      	cmp	r2, r3
 8002d20:	d302      	bcc.n	8002d28 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002d22:	68bb      	ldr	r3, [r7, #8]
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d11d      	bne.n	8002d64 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	695b      	ldr	r3, [r3, #20]
 8002d2e:	f003 0304 	and.w	r3, r3, #4
 8002d32:	2b04      	cmp	r3, #4
 8002d34:	d016      	beq.n	8002d64 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	2200      	movs	r2, #0
 8002d3a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	2220      	movs	r2, #32
 8002d40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	2200      	movs	r2, #0
 8002d48:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d50:	f043 0220 	orr.w	r2, r3, #32
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	2200      	movs	r2, #0
 8002d5c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002d60:	2301      	movs	r3, #1
 8002d62:	e007      	b.n	8002d74 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	695b      	ldr	r3, [r3, #20]
 8002d6a:	f003 0304 	and.w	r3, r3, #4
 8002d6e:	2b04      	cmp	r3, #4
 8002d70:	d1c3      	bne.n	8002cfa <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002d72:	2300      	movs	r3, #0
}
 8002d74:	4618      	mov	r0, r3
 8002d76:	3710      	adds	r7, #16
 8002d78:	46bd      	mov	sp, r7
 8002d7a:	bd80      	pop	{r7, pc}

08002d7c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002d7c:	b580      	push	{r7, lr}
 8002d7e:	b084      	sub	sp, #16
 8002d80:	af00      	add	r7, sp, #0
 8002d82:	60f8      	str	r0, [r7, #12]
 8002d84:	60b9      	str	r1, [r7, #8]
 8002d86:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002d88:	e049      	b.n	8002e1e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	695b      	ldr	r3, [r3, #20]
 8002d90:	f003 0310 	and.w	r3, r3, #16
 8002d94:	2b10      	cmp	r3, #16
 8002d96:	d119      	bne.n	8002dcc <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	f06f 0210 	mvn.w	r2, #16
 8002da0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	2200      	movs	r2, #0
 8002da6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	2220      	movs	r2, #32
 8002dac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	2200      	movs	r2, #0
 8002db4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	2200      	movs	r2, #0
 8002dc4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8002dc8:	2301      	movs	r3, #1
 8002dca:	e030      	b.n	8002e2e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002dcc:	f7fd ffd0 	bl	8000d70 <HAL_GetTick>
 8002dd0:	4602      	mov	r2, r0
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	1ad3      	subs	r3, r2, r3
 8002dd6:	68ba      	ldr	r2, [r7, #8]
 8002dd8:	429a      	cmp	r2, r3
 8002dda:	d302      	bcc.n	8002de2 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8002ddc:	68bb      	ldr	r3, [r7, #8]
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d11d      	bne.n	8002e1e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	695b      	ldr	r3, [r3, #20]
 8002de8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002dec:	2b40      	cmp	r3, #64	@ 0x40
 8002dee:	d016      	beq.n	8002e1e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	2200      	movs	r2, #0
 8002df4:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	2220      	movs	r2, #32
 8002dfa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	2200      	movs	r2, #0
 8002e02:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e0a:	f043 0220 	orr.w	r2, r3, #32
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	2200      	movs	r2, #0
 8002e16:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8002e1a:	2301      	movs	r3, #1
 8002e1c:	e007      	b.n	8002e2e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	695b      	ldr	r3, [r3, #20]
 8002e24:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e28:	2b40      	cmp	r3, #64	@ 0x40
 8002e2a:	d1ae      	bne.n	8002d8a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002e2c:	2300      	movs	r3, #0
}
 8002e2e:	4618      	mov	r0, r3
 8002e30:	3710      	adds	r7, #16
 8002e32:	46bd      	mov	sp, r7
 8002e34:	bd80      	pop	{r7, pc}

08002e36 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002e36:	b480      	push	{r7}
 8002e38:	b083      	sub	sp, #12
 8002e3a:	af00      	add	r7, sp, #0
 8002e3c:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	695b      	ldr	r3, [r3, #20]
 8002e44:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002e48:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002e4c:	d11b      	bne.n	8002e86 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002e56:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	2200      	movs	r2, #0
 8002e5c:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	2220      	movs	r2, #32
 8002e62:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	2200      	movs	r2, #0
 8002e6a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e72:	f043 0204 	orr.w	r2, r3, #4
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	2200      	movs	r2, #0
 8002e7e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002e82:	2301      	movs	r3, #1
 8002e84:	e000      	b.n	8002e88 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002e86:	2300      	movs	r3, #0
}
 8002e88:	4618      	mov	r0, r3
 8002e8a:	370c      	adds	r7, #12
 8002e8c:	46bd      	mov	sp, r7
 8002e8e:	bc80      	pop	{r7}
 8002e90:	4770      	bx	lr
	...

08002e94 <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 128 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8002e94:	b480      	push	{r7}
 8002e96:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 8002e98:	4b03      	ldr	r3, [pc, #12]	@ (8002ea8 <HAL_PWR_EnableBkUpAccess+0x14>)
 8002e9a:	2201      	movs	r2, #1
 8002e9c:	601a      	str	r2, [r3, #0]
}
 8002e9e:	bf00      	nop
 8002ea0:	46bd      	mov	sp, r7
 8002ea2:	bc80      	pop	{r7}
 8002ea4:	4770      	bx	lr
 8002ea6:	bf00      	nop
 8002ea8:	420e0020 	.word	0x420e0020

08002eac <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002eac:	b580      	push	{r7, lr}
 8002eae:	b086      	sub	sp, #24
 8002eb0:	af00      	add	r7, sp, #0
 8002eb2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d101      	bne.n	8002ebe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002eba:	2301      	movs	r3, #1
 8002ebc:	e272      	b.n	80033a4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	f003 0301 	and.w	r3, r3, #1
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	f000 8087 	beq.w	8002fda <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002ecc:	4b92      	ldr	r3, [pc, #584]	@ (8003118 <HAL_RCC_OscConfig+0x26c>)
 8002ece:	685b      	ldr	r3, [r3, #4]
 8002ed0:	f003 030c 	and.w	r3, r3, #12
 8002ed4:	2b04      	cmp	r3, #4
 8002ed6:	d00c      	beq.n	8002ef2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002ed8:	4b8f      	ldr	r3, [pc, #572]	@ (8003118 <HAL_RCC_OscConfig+0x26c>)
 8002eda:	685b      	ldr	r3, [r3, #4]
 8002edc:	f003 030c 	and.w	r3, r3, #12
 8002ee0:	2b08      	cmp	r3, #8
 8002ee2:	d112      	bne.n	8002f0a <HAL_RCC_OscConfig+0x5e>
 8002ee4:	4b8c      	ldr	r3, [pc, #560]	@ (8003118 <HAL_RCC_OscConfig+0x26c>)
 8002ee6:	685b      	ldr	r3, [r3, #4]
 8002ee8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002eec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002ef0:	d10b      	bne.n	8002f0a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ef2:	4b89      	ldr	r3, [pc, #548]	@ (8003118 <HAL_RCC_OscConfig+0x26c>)
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d06c      	beq.n	8002fd8 <HAL_RCC_OscConfig+0x12c>
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	685b      	ldr	r3, [r3, #4]
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d168      	bne.n	8002fd8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002f06:	2301      	movs	r3, #1
 8002f08:	e24c      	b.n	80033a4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	685b      	ldr	r3, [r3, #4]
 8002f0e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002f12:	d106      	bne.n	8002f22 <HAL_RCC_OscConfig+0x76>
 8002f14:	4b80      	ldr	r3, [pc, #512]	@ (8003118 <HAL_RCC_OscConfig+0x26c>)
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	4a7f      	ldr	r2, [pc, #508]	@ (8003118 <HAL_RCC_OscConfig+0x26c>)
 8002f1a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002f1e:	6013      	str	r3, [r2, #0]
 8002f20:	e02e      	b.n	8002f80 <HAL_RCC_OscConfig+0xd4>
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	685b      	ldr	r3, [r3, #4]
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d10c      	bne.n	8002f44 <HAL_RCC_OscConfig+0x98>
 8002f2a:	4b7b      	ldr	r3, [pc, #492]	@ (8003118 <HAL_RCC_OscConfig+0x26c>)
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	4a7a      	ldr	r2, [pc, #488]	@ (8003118 <HAL_RCC_OscConfig+0x26c>)
 8002f30:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002f34:	6013      	str	r3, [r2, #0]
 8002f36:	4b78      	ldr	r3, [pc, #480]	@ (8003118 <HAL_RCC_OscConfig+0x26c>)
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	4a77      	ldr	r2, [pc, #476]	@ (8003118 <HAL_RCC_OscConfig+0x26c>)
 8002f3c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002f40:	6013      	str	r3, [r2, #0]
 8002f42:	e01d      	b.n	8002f80 <HAL_RCC_OscConfig+0xd4>
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	685b      	ldr	r3, [r3, #4]
 8002f48:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002f4c:	d10c      	bne.n	8002f68 <HAL_RCC_OscConfig+0xbc>
 8002f4e:	4b72      	ldr	r3, [pc, #456]	@ (8003118 <HAL_RCC_OscConfig+0x26c>)
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	4a71      	ldr	r2, [pc, #452]	@ (8003118 <HAL_RCC_OscConfig+0x26c>)
 8002f54:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002f58:	6013      	str	r3, [r2, #0]
 8002f5a:	4b6f      	ldr	r3, [pc, #444]	@ (8003118 <HAL_RCC_OscConfig+0x26c>)
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	4a6e      	ldr	r2, [pc, #440]	@ (8003118 <HAL_RCC_OscConfig+0x26c>)
 8002f60:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002f64:	6013      	str	r3, [r2, #0]
 8002f66:	e00b      	b.n	8002f80 <HAL_RCC_OscConfig+0xd4>
 8002f68:	4b6b      	ldr	r3, [pc, #428]	@ (8003118 <HAL_RCC_OscConfig+0x26c>)
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	4a6a      	ldr	r2, [pc, #424]	@ (8003118 <HAL_RCC_OscConfig+0x26c>)
 8002f6e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002f72:	6013      	str	r3, [r2, #0]
 8002f74:	4b68      	ldr	r3, [pc, #416]	@ (8003118 <HAL_RCC_OscConfig+0x26c>)
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	4a67      	ldr	r2, [pc, #412]	@ (8003118 <HAL_RCC_OscConfig+0x26c>)
 8002f7a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002f7e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	685b      	ldr	r3, [r3, #4]
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d013      	beq.n	8002fb0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f88:	f7fd fef2 	bl	8000d70 <HAL_GetTick>
 8002f8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f8e:	e008      	b.n	8002fa2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002f90:	f7fd feee 	bl	8000d70 <HAL_GetTick>
 8002f94:	4602      	mov	r2, r0
 8002f96:	693b      	ldr	r3, [r7, #16]
 8002f98:	1ad3      	subs	r3, r2, r3
 8002f9a:	2b64      	cmp	r3, #100	@ 0x64
 8002f9c:	d901      	bls.n	8002fa2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002f9e:	2303      	movs	r3, #3
 8002fa0:	e200      	b.n	80033a4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002fa2:	4b5d      	ldr	r3, [pc, #372]	@ (8003118 <HAL_RCC_OscConfig+0x26c>)
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d0f0      	beq.n	8002f90 <HAL_RCC_OscConfig+0xe4>
 8002fae:	e014      	b.n	8002fda <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fb0:	f7fd fede 	bl	8000d70 <HAL_GetTick>
 8002fb4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002fb6:	e008      	b.n	8002fca <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002fb8:	f7fd feda 	bl	8000d70 <HAL_GetTick>
 8002fbc:	4602      	mov	r2, r0
 8002fbe:	693b      	ldr	r3, [r7, #16]
 8002fc0:	1ad3      	subs	r3, r2, r3
 8002fc2:	2b64      	cmp	r3, #100	@ 0x64
 8002fc4:	d901      	bls.n	8002fca <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002fc6:	2303      	movs	r3, #3
 8002fc8:	e1ec      	b.n	80033a4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002fca:	4b53      	ldr	r3, [pc, #332]	@ (8003118 <HAL_RCC_OscConfig+0x26c>)
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d1f0      	bne.n	8002fb8 <HAL_RCC_OscConfig+0x10c>
 8002fd6:	e000      	b.n	8002fda <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002fd8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	f003 0302 	and.w	r3, r3, #2
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d063      	beq.n	80030ae <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002fe6:	4b4c      	ldr	r3, [pc, #304]	@ (8003118 <HAL_RCC_OscConfig+0x26c>)
 8002fe8:	685b      	ldr	r3, [r3, #4]
 8002fea:	f003 030c 	and.w	r3, r3, #12
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d00b      	beq.n	800300a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002ff2:	4b49      	ldr	r3, [pc, #292]	@ (8003118 <HAL_RCC_OscConfig+0x26c>)
 8002ff4:	685b      	ldr	r3, [r3, #4]
 8002ff6:	f003 030c 	and.w	r3, r3, #12
 8002ffa:	2b08      	cmp	r3, #8
 8002ffc:	d11c      	bne.n	8003038 <HAL_RCC_OscConfig+0x18c>
 8002ffe:	4b46      	ldr	r3, [pc, #280]	@ (8003118 <HAL_RCC_OscConfig+0x26c>)
 8003000:	685b      	ldr	r3, [r3, #4]
 8003002:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003006:	2b00      	cmp	r3, #0
 8003008:	d116      	bne.n	8003038 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800300a:	4b43      	ldr	r3, [pc, #268]	@ (8003118 <HAL_RCC_OscConfig+0x26c>)
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	f003 0302 	and.w	r3, r3, #2
 8003012:	2b00      	cmp	r3, #0
 8003014:	d005      	beq.n	8003022 <HAL_RCC_OscConfig+0x176>
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	691b      	ldr	r3, [r3, #16]
 800301a:	2b01      	cmp	r3, #1
 800301c:	d001      	beq.n	8003022 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800301e:	2301      	movs	r3, #1
 8003020:	e1c0      	b.n	80033a4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003022:	4b3d      	ldr	r3, [pc, #244]	@ (8003118 <HAL_RCC_OscConfig+0x26c>)
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	695b      	ldr	r3, [r3, #20]
 800302e:	00db      	lsls	r3, r3, #3
 8003030:	4939      	ldr	r1, [pc, #228]	@ (8003118 <HAL_RCC_OscConfig+0x26c>)
 8003032:	4313      	orrs	r3, r2
 8003034:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003036:	e03a      	b.n	80030ae <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	691b      	ldr	r3, [r3, #16]
 800303c:	2b00      	cmp	r3, #0
 800303e:	d020      	beq.n	8003082 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003040:	4b36      	ldr	r3, [pc, #216]	@ (800311c <HAL_RCC_OscConfig+0x270>)
 8003042:	2201      	movs	r2, #1
 8003044:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003046:	f7fd fe93 	bl	8000d70 <HAL_GetTick>
 800304a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800304c:	e008      	b.n	8003060 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800304e:	f7fd fe8f 	bl	8000d70 <HAL_GetTick>
 8003052:	4602      	mov	r2, r0
 8003054:	693b      	ldr	r3, [r7, #16]
 8003056:	1ad3      	subs	r3, r2, r3
 8003058:	2b02      	cmp	r3, #2
 800305a:	d901      	bls.n	8003060 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800305c:	2303      	movs	r3, #3
 800305e:	e1a1      	b.n	80033a4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003060:	4b2d      	ldr	r3, [pc, #180]	@ (8003118 <HAL_RCC_OscConfig+0x26c>)
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	f003 0302 	and.w	r3, r3, #2
 8003068:	2b00      	cmp	r3, #0
 800306a:	d0f0      	beq.n	800304e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800306c:	4b2a      	ldr	r3, [pc, #168]	@ (8003118 <HAL_RCC_OscConfig+0x26c>)
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	695b      	ldr	r3, [r3, #20]
 8003078:	00db      	lsls	r3, r3, #3
 800307a:	4927      	ldr	r1, [pc, #156]	@ (8003118 <HAL_RCC_OscConfig+0x26c>)
 800307c:	4313      	orrs	r3, r2
 800307e:	600b      	str	r3, [r1, #0]
 8003080:	e015      	b.n	80030ae <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003082:	4b26      	ldr	r3, [pc, #152]	@ (800311c <HAL_RCC_OscConfig+0x270>)
 8003084:	2200      	movs	r2, #0
 8003086:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003088:	f7fd fe72 	bl	8000d70 <HAL_GetTick>
 800308c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800308e:	e008      	b.n	80030a2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003090:	f7fd fe6e 	bl	8000d70 <HAL_GetTick>
 8003094:	4602      	mov	r2, r0
 8003096:	693b      	ldr	r3, [r7, #16]
 8003098:	1ad3      	subs	r3, r2, r3
 800309a:	2b02      	cmp	r3, #2
 800309c:	d901      	bls.n	80030a2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800309e:	2303      	movs	r3, #3
 80030a0:	e180      	b.n	80033a4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80030a2:	4b1d      	ldr	r3, [pc, #116]	@ (8003118 <HAL_RCC_OscConfig+0x26c>)
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	f003 0302 	and.w	r3, r3, #2
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d1f0      	bne.n	8003090 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	f003 0308 	and.w	r3, r3, #8
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d03a      	beq.n	8003130 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	699b      	ldr	r3, [r3, #24]
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d019      	beq.n	80030f6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80030c2:	4b17      	ldr	r3, [pc, #92]	@ (8003120 <HAL_RCC_OscConfig+0x274>)
 80030c4:	2201      	movs	r2, #1
 80030c6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80030c8:	f7fd fe52 	bl	8000d70 <HAL_GetTick>
 80030cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80030ce:	e008      	b.n	80030e2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80030d0:	f7fd fe4e 	bl	8000d70 <HAL_GetTick>
 80030d4:	4602      	mov	r2, r0
 80030d6:	693b      	ldr	r3, [r7, #16]
 80030d8:	1ad3      	subs	r3, r2, r3
 80030da:	2b02      	cmp	r3, #2
 80030dc:	d901      	bls.n	80030e2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80030de:	2303      	movs	r3, #3
 80030e0:	e160      	b.n	80033a4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80030e2:	4b0d      	ldr	r3, [pc, #52]	@ (8003118 <HAL_RCC_OscConfig+0x26c>)
 80030e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030e6:	f003 0302 	and.w	r3, r3, #2
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d0f0      	beq.n	80030d0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80030ee:	2001      	movs	r0, #1
 80030f0:	f000 face 	bl	8003690 <RCC_Delay>
 80030f4:	e01c      	b.n	8003130 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80030f6:	4b0a      	ldr	r3, [pc, #40]	@ (8003120 <HAL_RCC_OscConfig+0x274>)
 80030f8:	2200      	movs	r2, #0
 80030fa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80030fc:	f7fd fe38 	bl	8000d70 <HAL_GetTick>
 8003100:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003102:	e00f      	b.n	8003124 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003104:	f7fd fe34 	bl	8000d70 <HAL_GetTick>
 8003108:	4602      	mov	r2, r0
 800310a:	693b      	ldr	r3, [r7, #16]
 800310c:	1ad3      	subs	r3, r2, r3
 800310e:	2b02      	cmp	r3, #2
 8003110:	d908      	bls.n	8003124 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003112:	2303      	movs	r3, #3
 8003114:	e146      	b.n	80033a4 <HAL_RCC_OscConfig+0x4f8>
 8003116:	bf00      	nop
 8003118:	40021000 	.word	0x40021000
 800311c:	42420000 	.word	0x42420000
 8003120:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003124:	4b92      	ldr	r3, [pc, #584]	@ (8003370 <HAL_RCC_OscConfig+0x4c4>)
 8003126:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003128:	f003 0302 	and.w	r3, r3, #2
 800312c:	2b00      	cmp	r3, #0
 800312e:	d1e9      	bne.n	8003104 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	f003 0304 	and.w	r3, r3, #4
 8003138:	2b00      	cmp	r3, #0
 800313a:	f000 80a6 	beq.w	800328a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800313e:	2300      	movs	r3, #0
 8003140:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003142:	4b8b      	ldr	r3, [pc, #556]	@ (8003370 <HAL_RCC_OscConfig+0x4c4>)
 8003144:	69db      	ldr	r3, [r3, #28]
 8003146:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800314a:	2b00      	cmp	r3, #0
 800314c:	d10d      	bne.n	800316a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800314e:	4b88      	ldr	r3, [pc, #544]	@ (8003370 <HAL_RCC_OscConfig+0x4c4>)
 8003150:	69db      	ldr	r3, [r3, #28]
 8003152:	4a87      	ldr	r2, [pc, #540]	@ (8003370 <HAL_RCC_OscConfig+0x4c4>)
 8003154:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003158:	61d3      	str	r3, [r2, #28]
 800315a:	4b85      	ldr	r3, [pc, #532]	@ (8003370 <HAL_RCC_OscConfig+0x4c4>)
 800315c:	69db      	ldr	r3, [r3, #28]
 800315e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003162:	60bb      	str	r3, [r7, #8]
 8003164:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003166:	2301      	movs	r3, #1
 8003168:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800316a:	4b82      	ldr	r3, [pc, #520]	@ (8003374 <HAL_RCC_OscConfig+0x4c8>)
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003172:	2b00      	cmp	r3, #0
 8003174:	d118      	bne.n	80031a8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003176:	4b7f      	ldr	r3, [pc, #508]	@ (8003374 <HAL_RCC_OscConfig+0x4c8>)
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	4a7e      	ldr	r2, [pc, #504]	@ (8003374 <HAL_RCC_OscConfig+0x4c8>)
 800317c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003180:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003182:	f7fd fdf5 	bl	8000d70 <HAL_GetTick>
 8003186:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003188:	e008      	b.n	800319c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800318a:	f7fd fdf1 	bl	8000d70 <HAL_GetTick>
 800318e:	4602      	mov	r2, r0
 8003190:	693b      	ldr	r3, [r7, #16]
 8003192:	1ad3      	subs	r3, r2, r3
 8003194:	2b64      	cmp	r3, #100	@ 0x64
 8003196:	d901      	bls.n	800319c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003198:	2303      	movs	r3, #3
 800319a:	e103      	b.n	80033a4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800319c:	4b75      	ldr	r3, [pc, #468]	@ (8003374 <HAL_RCC_OscConfig+0x4c8>)
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d0f0      	beq.n	800318a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	68db      	ldr	r3, [r3, #12]
 80031ac:	2b01      	cmp	r3, #1
 80031ae:	d106      	bne.n	80031be <HAL_RCC_OscConfig+0x312>
 80031b0:	4b6f      	ldr	r3, [pc, #444]	@ (8003370 <HAL_RCC_OscConfig+0x4c4>)
 80031b2:	6a1b      	ldr	r3, [r3, #32]
 80031b4:	4a6e      	ldr	r2, [pc, #440]	@ (8003370 <HAL_RCC_OscConfig+0x4c4>)
 80031b6:	f043 0301 	orr.w	r3, r3, #1
 80031ba:	6213      	str	r3, [r2, #32]
 80031bc:	e02d      	b.n	800321a <HAL_RCC_OscConfig+0x36e>
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	68db      	ldr	r3, [r3, #12]
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d10c      	bne.n	80031e0 <HAL_RCC_OscConfig+0x334>
 80031c6:	4b6a      	ldr	r3, [pc, #424]	@ (8003370 <HAL_RCC_OscConfig+0x4c4>)
 80031c8:	6a1b      	ldr	r3, [r3, #32]
 80031ca:	4a69      	ldr	r2, [pc, #420]	@ (8003370 <HAL_RCC_OscConfig+0x4c4>)
 80031cc:	f023 0301 	bic.w	r3, r3, #1
 80031d0:	6213      	str	r3, [r2, #32]
 80031d2:	4b67      	ldr	r3, [pc, #412]	@ (8003370 <HAL_RCC_OscConfig+0x4c4>)
 80031d4:	6a1b      	ldr	r3, [r3, #32]
 80031d6:	4a66      	ldr	r2, [pc, #408]	@ (8003370 <HAL_RCC_OscConfig+0x4c4>)
 80031d8:	f023 0304 	bic.w	r3, r3, #4
 80031dc:	6213      	str	r3, [r2, #32]
 80031de:	e01c      	b.n	800321a <HAL_RCC_OscConfig+0x36e>
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	68db      	ldr	r3, [r3, #12]
 80031e4:	2b05      	cmp	r3, #5
 80031e6:	d10c      	bne.n	8003202 <HAL_RCC_OscConfig+0x356>
 80031e8:	4b61      	ldr	r3, [pc, #388]	@ (8003370 <HAL_RCC_OscConfig+0x4c4>)
 80031ea:	6a1b      	ldr	r3, [r3, #32]
 80031ec:	4a60      	ldr	r2, [pc, #384]	@ (8003370 <HAL_RCC_OscConfig+0x4c4>)
 80031ee:	f043 0304 	orr.w	r3, r3, #4
 80031f2:	6213      	str	r3, [r2, #32]
 80031f4:	4b5e      	ldr	r3, [pc, #376]	@ (8003370 <HAL_RCC_OscConfig+0x4c4>)
 80031f6:	6a1b      	ldr	r3, [r3, #32]
 80031f8:	4a5d      	ldr	r2, [pc, #372]	@ (8003370 <HAL_RCC_OscConfig+0x4c4>)
 80031fa:	f043 0301 	orr.w	r3, r3, #1
 80031fe:	6213      	str	r3, [r2, #32]
 8003200:	e00b      	b.n	800321a <HAL_RCC_OscConfig+0x36e>
 8003202:	4b5b      	ldr	r3, [pc, #364]	@ (8003370 <HAL_RCC_OscConfig+0x4c4>)
 8003204:	6a1b      	ldr	r3, [r3, #32]
 8003206:	4a5a      	ldr	r2, [pc, #360]	@ (8003370 <HAL_RCC_OscConfig+0x4c4>)
 8003208:	f023 0301 	bic.w	r3, r3, #1
 800320c:	6213      	str	r3, [r2, #32]
 800320e:	4b58      	ldr	r3, [pc, #352]	@ (8003370 <HAL_RCC_OscConfig+0x4c4>)
 8003210:	6a1b      	ldr	r3, [r3, #32]
 8003212:	4a57      	ldr	r2, [pc, #348]	@ (8003370 <HAL_RCC_OscConfig+0x4c4>)
 8003214:	f023 0304 	bic.w	r3, r3, #4
 8003218:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	68db      	ldr	r3, [r3, #12]
 800321e:	2b00      	cmp	r3, #0
 8003220:	d015      	beq.n	800324e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003222:	f7fd fda5 	bl	8000d70 <HAL_GetTick>
 8003226:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003228:	e00a      	b.n	8003240 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800322a:	f7fd fda1 	bl	8000d70 <HAL_GetTick>
 800322e:	4602      	mov	r2, r0
 8003230:	693b      	ldr	r3, [r7, #16]
 8003232:	1ad3      	subs	r3, r2, r3
 8003234:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003238:	4293      	cmp	r3, r2
 800323a:	d901      	bls.n	8003240 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800323c:	2303      	movs	r3, #3
 800323e:	e0b1      	b.n	80033a4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003240:	4b4b      	ldr	r3, [pc, #300]	@ (8003370 <HAL_RCC_OscConfig+0x4c4>)
 8003242:	6a1b      	ldr	r3, [r3, #32]
 8003244:	f003 0302 	and.w	r3, r3, #2
 8003248:	2b00      	cmp	r3, #0
 800324a:	d0ee      	beq.n	800322a <HAL_RCC_OscConfig+0x37e>
 800324c:	e014      	b.n	8003278 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800324e:	f7fd fd8f 	bl	8000d70 <HAL_GetTick>
 8003252:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003254:	e00a      	b.n	800326c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003256:	f7fd fd8b 	bl	8000d70 <HAL_GetTick>
 800325a:	4602      	mov	r2, r0
 800325c:	693b      	ldr	r3, [r7, #16]
 800325e:	1ad3      	subs	r3, r2, r3
 8003260:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003264:	4293      	cmp	r3, r2
 8003266:	d901      	bls.n	800326c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003268:	2303      	movs	r3, #3
 800326a:	e09b      	b.n	80033a4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800326c:	4b40      	ldr	r3, [pc, #256]	@ (8003370 <HAL_RCC_OscConfig+0x4c4>)
 800326e:	6a1b      	ldr	r3, [r3, #32]
 8003270:	f003 0302 	and.w	r3, r3, #2
 8003274:	2b00      	cmp	r3, #0
 8003276:	d1ee      	bne.n	8003256 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003278:	7dfb      	ldrb	r3, [r7, #23]
 800327a:	2b01      	cmp	r3, #1
 800327c:	d105      	bne.n	800328a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800327e:	4b3c      	ldr	r3, [pc, #240]	@ (8003370 <HAL_RCC_OscConfig+0x4c4>)
 8003280:	69db      	ldr	r3, [r3, #28]
 8003282:	4a3b      	ldr	r2, [pc, #236]	@ (8003370 <HAL_RCC_OscConfig+0x4c4>)
 8003284:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003288:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	69db      	ldr	r3, [r3, #28]
 800328e:	2b00      	cmp	r3, #0
 8003290:	f000 8087 	beq.w	80033a2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003294:	4b36      	ldr	r3, [pc, #216]	@ (8003370 <HAL_RCC_OscConfig+0x4c4>)
 8003296:	685b      	ldr	r3, [r3, #4]
 8003298:	f003 030c 	and.w	r3, r3, #12
 800329c:	2b08      	cmp	r3, #8
 800329e:	d061      	beq.n	8003364 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	69db      	ldr	r3, [r3, #28]
 80032a4:	2b02      	cmp	r3, #2
 80032a6:	d146      	bne.n	8003336 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80032a8:	4b33      	ldr	r3, [pc, #204]	@ (8003378 <HAL_RCC_OscConfig+0x4cc>)
 80032aa:	2200      	movs	r2, #0
 80032ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032ae:	f7fd fd5f 	bl	8000d70 <HAL_GetTick>
 80032b2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80032b4:	e008      	b.n	80032c8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032b6:	f7fd fd5b 	bl	8000d70 <HAL_GetTick>
 80032ba:	4602      	mov	r2, r0
 80032bc:	693b      	ldr	r3, [r7, #16]
 80032be:	1ad3      	subs	r3, r2, r3
 80032c0:	2b02      	cmp	r3, #2
 80032c2:	d901      	bls.n	80032c8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80032c4:	2303      	movs	r3, #3
 80032c6:	e06d      	b.n	80033a4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80032c8:	4b29      	ldr	r3, [pc, #164]	@ (8003370 <HAL_RCC_OscConfig+0x4c4>)
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d1f0      	bne.n	80032b6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	6a1b      	ldr	r3, [r3, #32]
 80032d8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80032dc:	d108      	bne.n	80032f0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80032de:	4b24      	ldr	r3, [pc, #144]	@ (8003370 <HAL_RCC_OscConfig+0x4c4>)
 80032e0:	685b      	ldr	r3, [r3, #4]
 80032e2:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	689b      	ldr	r3, [r3, #8]
 80032ea:	4921      	ldr	r1, [pc, #132]	@ (8003370 <HAL_RCC_OscConfig+0x4c4>)
 80032ec:	4313      	orrs	r3, r2
 80032ee:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80032f0:	4b1f      	ldr	r3, [pc, #124]	@ (8003370 <HAL_RCC_OscConfig+0x4c4>)
 80032f2:	685b      	ldr	r3, [r3, #4]
 80032f4:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	6a19      	ldr	r1, [r3, #32]
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003300:	430b      	orrs	r3, r1
 8003302:	491b      	ldr	r1, [pc, #108]	@ (8003370 <HAL_RCC_OscConfig+0x4c4>)
 8003304:	4313      	orrs	r3, r2
 8003306:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003308:	4b1b      	ldr	r3, [pc, #108]	@ (8003378 <HAL_RCC_OscConfig+0x4cc>)
 800330a:	2201      	movs	r2, #1
 800330c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800330e:	f7fd fd2f 	bl	8000d70 <HAL_GetTick>
 8003312:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003314:	e008      	b.n	8003328 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003316:	f7fd fd2b 	bl	8000d70 <HAL_GetTick>
 800331a:	4602      	mov	r2, r0
 800331c:	693b      	ldr	r3, [r7, #16]
 800331e:	1ad3      	subs	r3, r2, r3
 8003320:	2b02      	cmp	r3, #2
 8003322:	d901      	bls.n	8003328 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003324:	2303      	movs	r3, #3
 8003326:	e03d      	b.n	80033a4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003328:	4b11      	ldr	r3, [pc, #68]	@ (8003370 <HAL_RCC_OscConfig+0x4c4>)
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003330:	2b00      	cmp	r3, #0
 8003332:	d0f0      	beq.n	8003316 <HAL_RCC_OscConfig+0x46a>
 8003334:	e035      	b.n	80033a2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003336:	4b10      	ldr	r3, [pc, #64]	@ (8003378 <HAL_RCC_OscConfig+0x4cc>)
 8003338:	2200      	movs	r2, #0
 800333a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800333c:	f7fd fd18 	bl	8000d70 <HAL_GetTick>
 8003340:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003342:	e008      	b.n	8003356 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003344:	f7fd fd14 	bl	8000d70 <HAL_GetTick>
 8003348:	4602      	mov	r2, r0
 800334a:	693b      	ldr	r3, [r7, #16]
 800334c:	1ad3      	subs	r3, r2, r3
 800334e:	2b02      	cmp	r3, #2
 8003350:	d901      	bls.n	8003356 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003352:	2303      	movs	r3, #3
 8003354:	e026      	b.n	80033a4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003356:	4b06      	ldr	r3, [pc, #24]	@ (8003370 <HAL_RCC_OscConfig+0x4c4>)
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800335e:	2b00      	cmp	r3, #0
 8003360:	d1f0      	bne.n	8003344 <HAL_RCC_OscConfig+0x498>
 8003362:	e01e      	b.n	80033a2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	69db      	ldr	r3, [r3, #28]
 8003368:	2b01      	cmp	r3, #1
 800336a:	d107      	bne.n	800337c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800336c:	2301      	movs	r3, #1
 800336e:	e019      	b.n	80033a4 <HAL_RCC_OscConfig+0x4f8>
 8003370:	40021000 	.word	0x40021000
 8003374:	40007000 	.word	0x40007000
 8003378:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800337c:	4b0b      	ldr	r3, [pc, #44]	@ (80033ac <HAL_RCC_OscConfig+0x500>)
 800337e:	685b      	ldr	r3, [r3, #4]
 8003380:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	6a1b      	ldr	r3, [r3, #32]
 800338c:	429a      	cmp	r2, r3
 800338e:	d106      	bne.n	800339e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800339a:	429a      	cmp	r2, r3
 800339c:	d001      	beq.n	80033a2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800339e:	2301      	movs	r3, #1
 80033a0:	e000      	b.n	80033a4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80033a2:	2300      	movs	r3, #0
}
 80033a4:	4618      	mov	r0, r3
 80033a6:	3718      	adds	r7, #24
 80033a8:	46bd      	mov	sp, r7
 80033aa:	bd80      	pop	{r7, pc}
 80033ac:	40021000 	.word	0x40021000

080033b0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80033b0:	b580      	push	{r7, lr}
 80033b2:	b084      	sub	sp, #16
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	6078      	str	r0, [r7, #4]
 80033b8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d101      	bne.n	80033c4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80033c0:	2301      	movs	r3, #1
 80033c2:	e0d0      	b.n	8003566 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80033c4:	4b6a      	ldr	r3, [pc, #424]	@ (8003570 <HAL_RCC_ClockConfig+0x1c0>)
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	f003 0307 	and.w	r3, r3, #7
 80033cc:	683a      	ldr	r2, [r7, #0]
 80033ce:	429a      	cmp	r2, r3
 80033d0:	d910      	bls.n	80033f4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80033d2:	4b67      	ldr	r3, [pc, #412]	@ (8003570 <HAL_RCC_ClockConfig+0x1c0>)
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	f023 0207 	bic.w	r2, r3, #7
 80033da:	4965      	ldr	r1, [pc, #404]	@ (8003570 <HAL_RCC_ClockConfig+0x1c0>)
 80033dc:	683b      	ldr	r3, [r7, #0]
 80033de:	4313      	orrs	r3, r2
 80033e0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80033e2:	4b63      	ldr	r3, [pc, #396]	@ (8003570 <HAL_RCC_ClockConfig+0x1c0>)
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	f003 0307 	and.w	r3, r3, #7
 80033ea:	683a      	ldr	r2, [r7, #0]
 80033ec:	429a      	cmp	r2, r3
 80033ee:	d001      	beq.n	80033f4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80033f0:	2301      	movs	r3, #1
 80033f2:	e0b8      	b.n	8003566 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	f003 0302 	and.w	r3, r3, #2
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d020      	beq.n	8003442 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	f003 0304 	and.w	r3, r3, #4
 8003408:	2b00      	cmp	r3, #0
 800340a:	d005      	beq.n	8003418 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800340c:	4b59      	ldr	r3, [pc, #356]	@ (8003574 <HAL_RCC_ClockConfig+0x1c4>)
 800340e:	685b      	ldr	r3, [r3, #4]
 8003410:	4a58      	ldr	r2, [pc, #352]	@ (8003574 <HAL_RCC_ClockConfig+0x1c4>)
 8003412:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003416:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	f003 0308 	and.w	r3, r3, #8
 8003420:	2b00      	cmp	r3, #0
 8003422:	d005      	beq.n	8003430 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003424:	4b53      	ldr	r3, [pc, #332]	@ (8003574 <HAL_RCC_ClockConfig+0x1c4>)
 8003426:	685b      	ldr	r3, [r3, #4]
 8003428:	4a52      	ldr	r2, [pc, #328]	@ (8003574 <HAL_RCC_ClockConfig+0x1c4>)
 800342a:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800342e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003430:	4b50      	ldr	r3, [pc, #320]	@ (8003574 <HAL_RCC_ClockConfig+0x1c4>)
 8003432:	685b      	ldr	r3, [r3, #4]
 8003434:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	689b      	ldr	r3, [r3, #8]
 800343c:	494d      	ldr	r1, [pc, #308]	@ (8003574 <HAL_RCC_ClockConfig+0x1c4>)
 800343e:	4313      	orrs	r3, r2
 8003440:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	f003 0301 	and.w	r3, r3, #1
 800344a:	2b00      	cmp	r3, #0
 800344c:	d040      	beq.n	80034d0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	685b      	ldr	r3, [r3, #4]
 8003452:	2b01      	cmp	r3, #1
 8003454:	d107      	bne.n	8003466 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003456:	4b47      	ldr	r3, [pc, #284]	@ (8003574 <HAL_RCC_ClockConfig+0x1c4>)
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800345e:	2b00      	cmp	r3, #0
 8003460:	d115      	bne.n	800348e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003462:	2301      	movs	r3, #1
 8003464:	e07f      	b.n	8003566 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	685b      	ldr	r3, [r3, #4]
 800346a:	2b02      	cmp	r3, #2
 800346c:	d107      	bne.n	800347e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800346e:	4b41      	ldr	r3, [pc, #260]	@ (8003574 <HAL_RCC_ClockConfig+0x1c4>)
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003476:	2b00      	cmp	r3, #0
 8003478:	d109      	bne.n	800348e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800347a:	2301      	movs	r3, #1
 800347c:	e073      	b.n	8003566 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800347e:	4b3d      	ldr	r3, [pc, #244]	@ (8003574 <HAL_RCC_ClockConfig+0x1c4>)
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	f003 0302 	and.w	r3, r3, #2
 8003486:	2b00      	cmp	r3, #0
 8003488:	d101      	bne.n	800348e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800348a:	2301      	movs	r3, #1
 800348c:	e06b      	b.n	8003566 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800348e:	4b39      	ldr	r3, [pc, #228]	@ (8003574 <HAL_RCC_ClockConfig+0x1c4>)
 8003490:	685b      	ldr	r3, [r3, #4]
 8003492:	f023 0203 	bic.w	r2, r3, #3
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	685b      	ldr	r3, [r3, #4]
 800349a:	4936      	ldr	r1, [pc, #216]	@ (8003574 <HAL_RCC_ClockConfig+0x1c4>)
 800349c:	4313      	orrs	r3, r2
 800349e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80034a0:	f7fd fc66 	bl	8000d70 <HAL_GetTick>
 80034a4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80034a6:	e00a      	b.n	80034be <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80034a8:	f7fd fc62 	bl	8000d70 <HAL_GetTick>
 80034ac:	4602      	mov	r2, r0
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	1ad3      	subs	r3, r2, r3
 80034b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80034b6:	4293      	cmp	r3, r2
 80034b8:	d901      	bls.n	80034be <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80034ba:	2303      	movs	r3, #3
 80034bc:	e053      	b.n	8003566 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80034be:	4b2d      	ldr	r3, [pc, #180]	@ (8003574 <HAL_RCC_ClockConfig+0x1c4>)
 80034c0:	685b      	ldr	r3, [r3, #4]
 80034c2:	f003 020c 	and.w	r2, r3, #12
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	685b      	ldr	r3, [r3, #4]
 80034ca:	009b      	lsls	r3, r3, #2
 80034cc:	429a      	cmp	r2, r3
 80034ce:	d1eb      	bne.n	80034a8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80034d0:	4b27      	ldr	r3, [pc, #156]	@ (8003570 <HAL_RCC_ClockConfig+0x1c0>)
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	f003 0307 	and.w	r3, r3, #7
 80034d8:	683a      	ldr	r2, [r7, #0]
 80034da:	429a      	cmp	r2, r3
 80034dc:	d210      	bcs.n	8003500 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80034de:	4b24      	ldr	r3, [pc, #144]	@ (8003570 <HAL_RCC_ClockConfig+0x1c0>)
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	f023 0207 	bic.w	r2, r3, #7
 80034e6:	4922      	ldr	r1, [pc, #136]	@ (8003570 <HAL_RCC_ClockConfig+0x1c0>)
 80034e8:	683b      	ldr	r3, [r7, #0]
 80034ea:	4313      	orrs	r3, r2
 80034ec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80034ee:	4b20      	ldr	r3, [pc, #128]	@ (8003570 <HAL_RCC_ClockConfig+0x1c0>)
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	f003 0307 	and.w	r3, r3, #7
 80034f6:	683a      	ldr	r2, [r7, #0]
 80034f8:	429a      	cmp	r2, r3
 80034fa:	d001      	beq.n	8003500 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80034fc:	2301      	movs	r3, #1
 80034fe:	e032      	b.n	8003566 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	f003 0304 	and.w	r3, r3, #4
 8003508:	2b00      	cmp	r3, #0
 800350a:	d008      	beq.n	800351e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800350c:	4b19      	ldr	r3, [pc, #100]	@ (8003574 <HAL_RCC_ClockConfig+0x1c4>)
 800350e:	685b      	ldr	r3, [r3, #4]
 8003510:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	68db      	ldr	r3, [r3, #12]
 8003518:	4916      	ldr	r1, [pc, #88]	@ (8003574 <HAL_RCC_ClockConfig+0x1c4>)
 800351a:	4313      	orrs	r3, r2
 800351c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	f003 0308 	and.w	r3, r3, #8
 8003526:	2b00      	cmp	r3, #0
 8003528:	d009      	beq.n	800353e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800352a:	4b12      	ldr	r3, [pc, #72]	@ (8003574 <HAL_RCC_ClockConfig+0x1c4>)
 800352c:	685b      	ldr	r3, [r3, #4]
 800352e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	691b      	ldr	r3, [r3, #16]
 8003536:	00db      	lsls	r3, r3, #3
 8003538:	490e      	ldr	r1, [pc, #56]	@ (8003574 <HAL_RCC_ClockConfig+0x1c4>)
 800353a:	4313      	orrs	r3, r2
 800353c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800353e:	f000 f821 	bl	8003584 <HAL_RCC_GetSysClockFreq>
 8003542:	4602      	mov	r2, r0
 8003544:	4b0b      	ldr	r3, [pc, #44]	@ (8003574 <HAL_RCC_ClockConfig+0x1c4>)
 8003546:	685b      	ldr	r3, [r3, #4]
 8003548:	091b      	lsrs	r3, r3, #4
 800354a:	f003 030f 	and.w	r3, r3, #15
 800354e:	490a      	ldr	r1, [pc, #40]	@ (8003578 <HAL_RCC_ClockConfig+0x1c8>)
 8003550:	5ccb      	ldrb	r3, [r1, r3]
 8003552:	fa22 f303 	lsr.w	r3, r2, r3
 8003556:	4a09      	ldr	r2, [pc, #36]	@ (800357c <HAL_RCC_ClockConfig+0x1cc>)
 8003558:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800355a:	4b09      	ldr	r3, [pc, #36]	@ (8003580 <HAL_RCC_ClockConfig+0x1d0>)
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	4618      	mov	r0, r3
 8003560:	f7fd fbc4 	bl	8000cec <HAL_InitTick>

  return HAL_OK;
 8003564:	2300      	movs	r3, #0
}
 8003566:	4618      	mov	r0, r3
 8003568:	3710      	adds	r7, #16
 800356a:	46bd      	mov	sp, r7
 800356c:	bd80      	pop	{r7, pc}
 800356e:	bf00      	nop
 8003570:	40022000 	.word	0x40022000
 8003574:	40021000 	.word	0x40021000
 8003578:	0800d3d8 	.word	0x0800d3d8
 800357c:	20000008 	.word	0x20000008
 8003580:	20000000 	.word	0x20000000

08003584 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003584:	b480      	push	{r7}
 8003586:	b087      	sub	sp, #28
 8003588:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800358a:	2300      	movs	r3, #0
 800358c:	60fb      	str	r3, [r7, #12]
 800358e:	2300      	movs	r3, #0
 8003590:	60bb      	str	r3, [r7, #8]
 8003592:	2300      	movs	r3, #0
 8003594:	617b      	str	r3, [r7, #20]
 8003596:	2300      	movs	r3, #0
 8003598:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800359a:	2300      	movs	r3, #0
 800359c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800359e:	4b1e      	ldr	r3, [pc, #120]	@ (8003618 <HAL_RCC_GetSysClockFreq+0x94>)
 80035a0:	685b      	ldr	r3, [r3, #4]
 80035a2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	f003 030c 	and.w	r3, r3, #12
 80035aa:	2b04      	cmp	r3, #4
 80035ac:	d002      	beq.n	80035b4 <HAL_RCC_GetSysClockFreq+0x30>
 80035ae:	2b08      	cmp	r3, #8
 80035b0:	d003      	beq.n	80035ba <HAL_RCC_GetSysClockFreq+0x36>
 80035b2:	e027      	b.n	8003604 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80035b4:	4b19      	ldr	r3, [pc, #100]	@ (800361c <HAL_RCC_GetSysClockFreq+0x98>)
 80035b6:	613b      	str	r3, [r7, #16]
      break;
 80035b8:	e027      	b.n	800360a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	0c9b      	lsrs	r3, r3, #18
 80035be:	f003 030f 	and.w	r3, r3, #15
 80035c2:	4a17      	ldr	r2, [pc, #92]	@ (8003620 <HAL_RCC_GetSysClockFreq+0x9c>)
 80035c4:	5cd3      	ldrb	r3, [r2, r3]
 80035c6:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d010      	beq.n	80035f4 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80035d2:	4b11      	ldr	r3, [pc, #68]	@ (8003618 <HAL_RCC_GetSysClockFreq+0x94>)
 80035d4:	685b      	ldr	r3, [r3, #4]
 80035d6:	0c5b      	lsrs	r3, r3, #17
 80035d8:	f003 0301 	and.w	r3, r3, #1
 80035dc:	4a11      	ldr	r2, [pc, #68]	@ (8003624 <HAL_RCC_GetSysClockFreq+0xa0>)
 80035de:	5cd3      	ldrb	r3, [r2, r3]
 80035e0:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	4a0d      	ldr	r2, [pc, #52]	@ (800361c <HAL_RCC_GetSysClockFreq+0x98>)
 80035e6:	fb03 f202 	mul.w	r2, r3, r2
 80035ea:	68bb      	ldr	r3, [r7, #8]
 80035ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80035f0:	617b      	str	r3, [r7, #20]
 80035f2:	e004      	b.n	80035fe <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	4a0c      	ldr	r2, [pc, #48]	@ (8003628 <HAL_RCC_GetSysClockFreq+0xa4>)
 80035f8:	fb02 f303 	mul.w	r3, r2, r3
 80035fc:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80035fe:	697b      	ldr	r3, [r7, #20]
 8003600:	613b      	str	r3, [r7, #16]
      break;
 8003602:	e002      	b.n	800360a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003604:	4b05      	ldr	r3, [pc, #20]	@ (800361c <HAL_RCC_GetSysClockFreq+0x98>)
 8003606:	613b      	str	r3, [r7, #16]
      break;
 8003608:	bf00      	nop
    }
  }
  return sysclockfreq;
 800360a:	693b      	ldr	r3, [r7, #16]
}
 800360c:	4618      	mov	r0, r3
 800360e:	371c      	adds	r7, #28
 8003610:	46bd      	mov	sp, r7
 8003612:	bc80      	pop	{r7}
 8003614:	4770      	bx	lr
 8003616:	bf00      	nop
 8003618:	40021000 	.word	0x40021000
 800361c:	007a1200 	.word	0x007a1200
 8003620:	0800b10c 	.word	0x0800b10c
 8003624:	0800b11c 	.word	0x0800b11c
 8003628:	003d0900 	.word	0x003d0900

0800362c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800362c:	b480      	push	{r7}
 800362e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003630:	4b02      	ldr	r3, [pc, #8]	@ (800363c <HAL_RCC_GetHCLKFreq+0x10>)
 8003632:	681b      	ldr	r3, [r3, #0]
}
 8003634:	4618      	mov	r0, r3
 8003636:	46bd      	mov	sp, r7
 8003638:	bc80      	pop	{r7}
 800363a:	4770      	bx	lr
 800363c:	20000008 	.word	0x20000008

08003640 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003640:	b580      	push	{r7, lr}
 8003642:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003644:	f7ff fff2 	bl	800362c <HAL_RCC_GetHCLKFreq>
 8003648:	4602      	mov	r2, r0
 800364a:	4b05      	ldr	r3, [pc, #20]	@ (8003660 <HAL_RCC_GetPCLK1Freq+0x20>)
 800364c:	685b      	ldr	r3, [r3, #4]
 800364e:	0a1b      	lsrs	r3, r3, #8
 8003650:	f003 0307 	and.w	r3, r3, #7
 8003654:	4903      	ldr	r1, [pc, #12]	@ (8003664 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003656:	5ccb      	ldrb	r3, [r1, r3]
 8003658:	fa22 f303 	lsr.w	r3, r2, r3
}
 800365c:	4618      	mov	r0, r3
 800365e:	bd80      	pop	{r7, pc}
 8003660:	40021000 	.word	0x40021000
 8003664:	0800d3e8 	.word	0x0800d3e8

08003668 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003668:	b580      	push	{r7, lr}
 800366a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800366c:	f7ff ffde 	bl	800362c <HAL_RCC_GetHCLKFreq>
 8003670:	4602      	mov	r2, r0
 8003672:	4b05      	ldr	r3, [pc, #20]	@ (8003688 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003674:	685b      	ldr	r3, [r3, #4]
 8003676:	0adb      	lsrs	r3, r3, #11
 8003678:	f003 0307 	and.w	r3, r3, #7
 800367c:	4903      	ldr	r1, [pc, #12]	@ (800368c <HAL_RCC_GetPCLK2Freq+0x24>)
 800367e:	5ccb      	ldrb	r3, [r1, r3]
 8003680:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003684:	4618      	mov	r0, r3
 8003686:	bd80      	pop	{r7, pc}
 8003688:	40021000 	.word	0x40021000
 800368c:	0800d3e8 	.word	0x0800d3e8

08003690 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003690:	b480      	push	{r7}
 8003692:	b085      	sub	sp, #20
 8003694:	af00      	add	r7, sp, #0
 8003696:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003698:	4b0a      	ldr	r3, [pc, #40]	@ (80036c4 <RCC_Delay+0x34>)
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	4a0a      	ldr	r2, [pc, #40]	@ (80036c8 <RCC_Delay+0x38>)
 800369e:	fba2 2303 	umull	r2, r3, r2, r3
 80036a2:	0a5b      	lsrs	r3, r3, #9
 80036a4:	687a      	ldr	r2, [r7, #4]
 80036a6:	fb02 f303 	mul.w	r3, r2, r3
 80036aa:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80036ac:	bf00      	nop
  }
  while (Delay --);
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	1e5a      	subs	r2, r3, #1
 80036b2:	60fa      	str	r2, [r7, #12]
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d1f9      	bne.n	80036ac <RCC_Delay+0x1c>
}
 80036b8:	bf00      	nop
 80036ba:	bf00      	nop
 80036bc:	3714      	adds	r7, #20
 80036be:	46bd      	mov	sp, r7
 80036c0:	bc80      	pop	{r7}
 80036c2:	4770      	bx	lr
 80036c4:	20000008 	.word	0x20000008
 80036c8:	10624dd3 	.word	0x10624dd3

080036cc <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80036cc:	b580      	push	{r7, lr}
 80036ce:	b086      	sub	sp, #24
 80036d0:	af00      	add	r7, sp, #0
 80036d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80036d4:	2300      	movs	r3, #0
 80036d6:	613b      	str	r3, [r7, #16]
 80036d8:	2300      	movs	r3, #0
 80036da:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	f003 0301 	and.w	r3, r3, #1
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d07d      	beq.n	80037e4 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 80036e8:	2300      	movs	r3, #0
 80036ea:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80036ec:	4b4f      	ldr	r3, [pc, #316]	@ (800382c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80036ee:	69db      	ldr	r3, [r3, #28]
 80036f0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d10d      	bne.n	8003714 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80036f8:	4b4c      	ldr	r3, [pc, #304]	@ (800382c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80036fa:	69db      	ldr	r3, [r3, #28]
 80036fc:	4a4b      	ldr	r2, [pc, #300]	@ (800382c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80036fe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003702:	61d3      	str	r3, [r2, #28]
 8003704:	4b49      	ldr	r3, [pc, #292]	@ (800382c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003706:	69db      	ldr	r3, [r3, #28]
 8003708:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800370c:	60bb      	str	r3, [r7, #8]
 800370e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003710:	2301      	movs	r3, #1
 8003712:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003714:	4b46      	ldr	r3, [pc, #280]	@ (8003830 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800371c:	2b00      	cmp	r3, #0
 800371e:	d118      	bne.n	8003752 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003720:	4b43      	ldr	r3, [pc, #268]	@ (8003830 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	4a42      	ldr	r2, [pc, #264]	@ (8003830 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003726:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800372a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800372c:	f7fd fb20 	bl	8000d70 <HAL_GetTick>
 8003730:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003732:	e008      	b.n	8003746 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003734:	f7fd fb1c 	bl	8000d70 <HAL_GetTick>
 8003738:	4602      	mov	r2, r0
 800373a:	693b      	ldr	r3, [r7, #16]
 800373c:	1ad3      	subs	r3, r2, r3
 800373e:	2b64      	cmp	r3, #100	@ 0x64
 8003740:	d901      	bls.n	8003746 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8003742:	2303      	movs	r3, #3
 8003744:	e06d      	b.n	8003822 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003746:	4b3a      	ldr	r3, [pc, #232]	@ (8003830 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800374e:	2b00      	cmp	r3, #0
 8003750:	d0f0      	beq.n	8003734 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003752:	4b36      	ldr	r3, [pc, #216]	@ (800382c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003754:	6a1b      	ldr	r3, [r3, #32]
 8003756:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800375a:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	2b00      	cmp	r3, #0
 8003760:	d02e      	beq.n	80037c0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	685b      	ldr	r3, [r3, #4]
 8003766:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800376a:	68fa      	ldr	r2, [r7, #12]
 800376c:	429a      	cmp	r2, r3
 800376e:	d027      	beq.n	80037c0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003770:	4b2e      	ldr	r3, [pc, #184]	@ (800382c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003772:	6a1b      	ldr	r3, [r3, #32]
 8003774:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003778:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800377a:	4b2e      	ldr	r3, [pc, #184]	@ (8003834 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800377c:	2201      	movs	r2, #1
 800377e:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003780:	4b2c      	ldr	r3, [pc, #176]	@ (8003834 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003782:	2200      	movs	r2, #0
 8003784:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003786:	4a29      	ldr	r2, [pc, #164]	@ (800382c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	f003 0301 	and.w	r3, r3, #1
 8003792:	2b00      	cmp	r3, #0
 8003794:	d014      	beq.n	80037c0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003796:	f7fd faeb 	bl	8000d70 <HAL_GetTick>
 800379a:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800379c:	e00a      	b.n	80037b4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800379e:	f7fd fae7 	bl	8000d70 <HAL_GetTick>
 80037a2:	4602      	mov	r2, r0
 80037a4:	693b      	ldr	r3, [r7, #16]
 80037a6:	1ad3      	subs	r3, r2, r3
 80037a8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80037ac:	4293      	cmp	r3, r2
 80037ae:	d901      	bls.n	80037b4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80037b0:	2303      	movs	r3, #3
 80037b2:	e036      	b.n	8003822 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80037b4:	4b1d      	ldr	r3, [pc, #116]	@ (800382c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80037b6:	6a1b      	ldr	r3, [r3, #32]
 80037b8:	f003 0302 	and.w	r3, r3, #2
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d0ee      	beq.n	800379e <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80037c0:	4b1a      	ldr	r3, [pc, #104]	@ (800382c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80037c2:	6a1b      	ldr	r3, [r3, #32]
 80037c4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	685b      	ldr	r3, [r3, #4]
 80037cc:	4917      	ldr	r1, [pc, #92]	@ (800382c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80037ce:	4313      	orrs	r3, r2
 80037d0:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80037d2:	7dfb      	ldrb	r3, [r7, #23]
 80037d4:	2b01      	cmp	r3, #1
 80037d6:	d105      	bne.n	80037e4 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80037d8:	4b14      	ldr	r3, [pc, #80]	@ (800382c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80037da:	69db      	ldr	r3, [r3, #28]
 80037dc:	4a13      	ldr	r2, [pc, #76]	@ (800382c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80037de:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80037e2:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	f003 0302 	and.w	r3, r3, #2
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d008      	beq.n	8003802 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80037f0:	4b0e      	ldr	r3, [pc, #56]	@ (800382c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80037f2:	685b      	ldr	r3, [r3, #4]
 80037f4:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	689b      	ldr	r3, [r3, #8]
 80037fc:	490b      	ldr	r1, [pc, #44]	@ (800382c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80037fe:	4313      	orrs	r3, r2
 8003800:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	f003 0310 	and.w	r3, r3, #16
 800380a:	2b00      	cmp	r3, #0
 800380c:	d008      	beq.n	8003820 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800380e:	4b07      	ldr	r3, [pc, #28]	@ (800382c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003810:	685b      	ldr	r3, [r3, #4]
 8003812:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	68db      	ldr	r3, [r3, #12]
 800381a:	4904      	ldr	r1, [pc, #16]	@ (800382c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800381c:	4313      	orrs	r3, r2
 800381e:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8003820:	2300      	movs	r3, #0
}
 8003822:	4618      	mov	r0, r3
 8003824:	3718      	adds	r7, #24
 8003826:	46bd      	mov	sp, r7
 8003828:	bd80      	pop	{r7, pc}
 800382a:	bf00      	nop
 800382c:	40021000 	.word	0x40021000
 8003830:	40007000 	.word	0x40007000
 8003834:	42420440 	.word	0x42420440

08003838 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8003838:	b580      	push	{r7, lr}
 800383a:	b088      	sub	sp, #32
 800383c:	af00      	add	r7, sp, #0
 800383e:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8003840:	2300      	movs	r3, #0
 8003842:	617b      	str	r3, [r7, #20]
 8003844:	2300      	movs	r3, #0
 8003846:	61fb      	str	r3, [r7, #28]
 8003848:	2300      	movs	r3, #0
 800384a:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 800384c:	2300      	movs	r3, #0
 800384e:	60fb      	str	r3, [r7, #12]
 8003850:	2300      	movs	r3, #0
 8003852:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	2b10      	cmp	r3, #16
 8003858:	d00a      	beq.n	8003870 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	2b10      	cmp	r3, #16
 800385e:	f200 808a 	bhi.w	8003976 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	2b01      	cmp	r3, #1
 8003866:	d045      	beq.n	80038f4 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	2b02      	cmp	r3, #2
 800386c:	d075      	beq.n	800395a <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 800386e:	e082      	b.n	8003976 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 8003870:	4b46      	ldr	r3, [pc, #280]	@ (800398c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003872:	685b      	ldr	r3, [r3, #4]
 8003874:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8003876:	4b45      	ldr	r3, [pc, #276]	@ (800398c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800387e:	2b00      	cmp	r3, #0
 8003880:	d07b      	beq.n	800397a <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	0c9b      	lsrs	r3, r3, #18
 8003886:	f003 030f 	and.w	r3, r3, #15
 800388a:	4a41      	ldr	r2, [pc, #260]	@ (8003990 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 800388c:	5cd3      	ldrb	r3, [r2, r3]
 800388e:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003896:	2b00      	cmp	r3, #0
 8003898:	d015      	beq.n	80038c6 <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800389a:	4b3c      	ldr	r3, [pc, #240]	@ (800398c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800389c:	685b      	ldr	r3, [r3, #4]
 800389e:	0c5b      	lsrs	r3, r3, #17
 80038a0:	f003 0301 	and.w	r3, r3, #1
 80038a4:	4a3b      	ldr	r2, [pc, #236]	@ (8003994 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 80038a6:	5cd3      	ldrb	r3, [r2, r3]
 80038a8:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d00d      	beq.n	80038d0 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 80038b4:	4a38      	ldr	r2, [pc, #224]	@ (8003998 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 80038b6:	697b      	ldr	r3, [r7, #20]
 80038b8:	fbb2 f2f3 	udiv	r2, r2, r3
 80038bc:	693b      	ldr	r3, [r7, #16]
 80038be:	fb02 f303 	mul.w	r3, r2, r3
 80038c2:	61fb      	str	r3, [r7, #28]
 80038c4:	e004      	b.n	80038d0 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80038c6:	693b      	ldr	r3, [r7, #16]
 80038c8:	4a34      	ldr	r2, [pc, #208]	@ (800399c <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 80038ca:	fb02 f303 	mul.w	r3, r2, r3
 80038ce:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 80038d0:	4b2e      	ldr	r3, [pc, #184]	@ (800398c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80038d2:	685b      	ldr	r3, [r3, #4]
 80038d4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80038d8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80038dc:	d102      	bne.n	80038e4 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 80038de:	69fb      	ldr	r3, [r7, #28]
 80038e0:	61bb      	str	r3, [r7, #24]
      break;
 80038e2:	e04a      	b.n	800397a <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 80038e4:	69fb      	ldr	r3, [r7, #28]
 80038e6:	005b      	lsls	r3, r3, #1
 80038e8:	4a2d      	ldr	r2, [pc, #180]	@ (80039a0 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 80038ea:	fba2 2303 	umull	r2, r3, r2, r3
 80038ee:	085b      	lsrs	r3, r3, #1
 80038f0:	61bb      	str	r3, [r7, #24]
      break;
 80038f2:	e042      	b.n	800397a <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 80038f4:	4b25      	ldr	r3, [pc, #148]	@ (800398c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80038f6:	6a1b      	ldr	r3, [r3, #32]
 80038f8:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003900:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003904:	d108      	bne.n	8003918 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	f003 0302 	and.w	r3, r3, #2
 800390c:	2b00      	cmp	r3, #0
 800390e:	d003      	beq.n	8003918 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 8003910:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003914:	61bb      	str	r3, [r7, #24]
 8003916:	e01f      	b.n	8003958 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800391e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003922:	d109      	bne.n	8003938 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8003924:	4b19      	ldr	r3, [pc, #100]	@ (800398c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003926:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003928:	f003 0302 	and.w	r3, r3, #2
 800392c:	2b00      	cmp	r3, #0
 800392e:	d003      	beq.n	8003938 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 8003930:	f649 4340 	movw	r3, #40000	@ 0x9c40
 8003934:	61bb      	str	r3, [r7, #24]
 8003936:	e00f      	b.n	8003958 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800393e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003942:	d11c      	bne.n	800397e <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8003944:	4b11      	ldr	r3, [pc, #68]	@ (800398c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800394c:	2b00      	cmp	r3, #0
 800394e:	d016      	beq.n	800397e <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 8003950:	f24f 4324 	movw	r3, #62500	@ 0xf424
 8003954:	61bb      	str	r3, [r7, #24]
      break;
 8003956:	e012      	b.n	800397e <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8003958:	e011      	b.n	800397e <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 800395a:	f7ff fe85 	bl	8003668 <HAL_RCC_GetPCLK2Freq>
 800395e:	4602      	mov	r2, r0
 8003960:	4b0a      	ldr	r3, [pc, #40]	@ (800398c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003962:	685b      	ldr	r3, [r3, #4]
 8003964:	0b9b      	lsrs	r3, r3, #14
 8003966:	f003 0303 	and.w	r3, r3, #3
 800396a:	3301      	adds	r3, #1
 800396c:	005b      	lsls	r3, r3, #1
 800396e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003972:	61bb      	str	r3, [r7, #24]
      break;
 8003974:	e004      	b.n	8003980 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8003976:	bf00      	nop
 8003978:	e002      	b.n	8003980 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 800397a:	bf00      	nop
 800397c:	e000      	b.n	8003980 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 800397e:	bf00      	nop
    }
  }
  return (frequency);
 8003980:	69bb      	ldr	r3, [r7, #24]
}
 8003982:	4618      	mov	r0, r3
 8003984:	3720      	adds	r7, #32
 8003986:	46bd      	mov	sp, r7
 8003988:	bd80      	pop	{r7, pc}
 800398a:	bf00      	nop
 800398c:	40021000 	.word	0x40021000
 8003990:	0800b120 	.word	0x0800b120
 8003994:	0800b130 	.word	0x0800b130
 8003998:	007a1200 	.word	0x007a1200
 800399c:	003d0900 	.word	0x003d0900
 80039a0:	aaaaaaab 	.word	0xaaaaaaab

080039a4 <HAL_RTC_Init>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80039a4:	b580      	push	{r7, lr}
 80039a6:	b084      	sub	sp, #16
 80039a8:	af00      	add	r7, sp, #0
 80039aa:	6078      	str	r0, [r7, #4]
  uint32_t prescaler = 0U;
 80039ac:	2300      	movs	r3, #0
 80039ae:	60fb      	str	r3, [r7, #12]
  /* Check input parameters */
  if (hrtc == NULL)
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d101      	bne.n	80039ba <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 80039b6:	2301      	movs	r3, #1
 80039b8:	e07a      	b.n	8003ab0 <HAL_RTC_Init+0x10c>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	7c5b      	ldrb	r3, [r3, #17]
 80039be:	b2db      	uxtb	r3, r3
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d105      	bne.n	80039d0 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	2200      	movs	r2, #0
 80039c8:	741a      	strb	r2, [r3, #16]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 80039ca:	6878      	ldr	r0, [r7, #4]
 80039cc:	f002 fd16 	bl	80063fc <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	2202      	movs	r2, #2
 80039d4:	745a      	strb	r2, [r3, #17]

  /* Waiting for synchro */
  if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80039d6:	6878      	ldr	r0, [r7, #4]
 80039d8:	f000 fb1d 	bl	8004016 <HAL_RTC_WaitForSynchro>
 80039dc:	4603      	mov	r3, r0
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d004      	beq.n	80039ec <HAL_RTC_Init+0x48>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	2204      	movs	r2, #4
 80039e6:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 80039e8:	2301      	movs	r3, #1
 80039ea:	e061      	b.n	8003ab0 <HAL_RTC_Init+0x10c>
  }

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 80039ec:	6878      	ldr	r0, [r7, #4]
 80039ee:	f000 fbd6 	bl	800419e <RTC_EnterInitMode>
 80039f2:	4603      	mov	r3, r0
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d004      	beq.n	8003a02 <HAL_RTC_Init+0x5e>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	2204      	movs	r2, #4
 80039fc:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 80039fe:	2301      	movs	r3, #1
 8003a00:	e056      	b.n	8003ab0 <HAL_RTC_Init+0x10c>
  }
  else
  {
    /* Clear Flags Bits */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_OW | RTC_FLAG_ALRAF | RTC_FLAG_SEC));
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	685a      	ldr	r2, [r3, #4]
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	f022 0207 	bic.w	r2, r2, #7
 8003a10:	605a      	str	r2, [r3, #4]

    if (hrtc->Init.OutPut != RTC_OUTPUTSOURCE_NONE)
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	689b      	ldr	r3, [r3, #8]
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d005      	beq.n	8003a26 <HAL_RTC_Init+0x82>
    {
      /* Disable the selected Tamper pin */
      CLEAR_BIT(BKP->CR, BKP_CR_TPE);
 8003a1a:	4b27      	ldr	r3, [pc, #156]	@ (8003ab8 <HAL_RTC_Init+0x114>)
 8003a1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a1e:	4a26      	ldr	r2, [pc, #152]	@ (8003ab8 <HAL_RTC_Init+0x114>)
 8003a20:	f023 0301 	bic.w	r3, r3, #1
 8003a24:	6313      	str	r3, [r2, #48]	@ 0x30
    }

    /* Set the signal which will be routed to RTC Tamper pin*/
    MODIFY_REG(BKP->RTCCR, (BKP_RTCCR_CCO | BKP_RTCCR_ASOE | BKP_RTCCR_ASOS), hrtc->Init.OutPut);
 8003a26:	4b24      	ldr	r3, [pc, #144]	@ (8003ab8 <HAL_RTC_Init+0x114>)
 8003a28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a2a:	f423 7260 	bic.w	r2, r3, #896	@ 0x380
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	689b      	ldr	r3, [r3, #8]
 8003a32:	4921      	ldr	r1, [pc, #132]	@ (8003ab8 <HAL_RTC_Init+0x114>)
 8003a34:	4313      	orrs	r3, r2
 8003a36:	62cb      	str	r3, [r1, #44]	@ 0x2c

    if (hrtc->Init.AsynchPrediv != RTC_AUTO_1_SECOND)
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	685b      	ldr	r3, [r3, #4]
 8003a3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a40:	d003      	beq.n	8003a4a <HAL_RTC_Init+0xa6>
    {
      /* RTC Prescaler provided directly by end-user*/
      prescaler = hrtc->Init.AsynchPrediv;
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	685b      	ldr	r3, [r3, #4]
 8003a46:	60fb      	str	r3, [r7, #12]
 8003a48:	e00e      	b.n	8003a68 <HAL_RTC_Init+0xc4>
    }
    else
    {
      /* RTC Prescaler will be automatically calculated to get 1 second timebase */
      /* Get the RTCCLK frequency */
      prescaler = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_RTC);
 8003a4a:	2001      	movs	r0, #1
 8003a4c:	f7ff fef4 	bl	8003838 <HAL_RCCEx_GetPeriphCLKFreq>
 8003a50:	60f8      	str	r0, [r7, #12]

      /* Check that RTC clock is enabled*/
      if (prescaler == 0U)
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d104      	bne.n	8003a62 <HAL_RTC_Init+0xbe>
      {
        /* Should not happen. Frequency is not available*/
        hrtc->State = HAL_RTC_STATE_ERROR;
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	2204      	movs	r2, #4
 8003a5c:	745a      	strb	r2, [r3, #17]
        return HAL_ERROR;
 8003a5e:	2301      	movs	r3, #1
 8003a60:	e026      	b.n	8003ab0 <HAL_RTC_Init+0x10c>
      }
      else
      {
        /* RTC period = RTCCLK/(RTC_PR + 1) */
        prescaler = prescaler - 1U;
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	3b01      	subs	r3, #1
 8003a66:	60fb      	str	r3, [r7, #12]
      }
    }

    /* Configure the RTC_PRLH / RTC_PRLL */
    WRITE_REG(hrtc->Instance->PRLH, ((prescaler >> 16U) & RTC_PRLH_PRL));
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	0c1a      	lsrs	r2, r3, #16
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	f002 020f 	and.w	r2, r2, #15
 8003a74:	609a      	str	r2, [r3, #8]
    WRITE_REG(hrtc->Instance->PRLL, (prescaler & RTC_PRLL_PRL));
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	68fa      	ldr	r2, [r7, #12]
 8003a7c:	b292      	uxth	r2, r2
 8003a7e:	60da      	str	r2, [r3, #12]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8003a80:	6878      	ldr	r0, [r7, #4]
 8003a82:	f000 fbb4 	bl	80041ee <RTC_ExitInitMode>
 8003a86:	4603      	mov	r3, r0
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d004      	beq.n	8003a96 <HAL_RTC_Init+0xf2>
    {
      hrtc->State = HAL_RTC_STATE_ERROR;
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	2204      	movs	r2, #4
 8003a90:	745a      	strb	r2, [r3, #17]

      return HAL_ERROR;
 8003a92:	2301      	movs	r3, #1
 8003a94:	e00c      	b.n	8003ab0 <HAL_RTC_Init+0x10c>
    }

    /* Initialize date to 1st of January 2000 */
    hrtc->DateToUpdate.Year = 0x00U;
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	2200      	movs	r2, #0
 8003a9a:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_MONTH_JANUARY;
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	2201      	movs	r2, #1
 8003aa0:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date = 0x01U;
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	2201      	movs	r2, #1
 8003aa6:	739a      	strb	r2, [r3, #14]

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	2201      	movs	r2, #1
 8003aac:	745a      	strb	r2, [r3, #17]

    return HAL_OK;
 8003aae:	2300      	movs	r3, #0
  }
}
 8003ab0:	4618      	mov	r0, r3
 8003ab2:	3710      	adds	r7, #16
 8003ab4:	46bd      	mov	sp, r7
 8003ab6:	bd80      	pop	{r7, pc}
 8003ab8:	40006c00 	.word	0x40006c00

08003abc <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8003abc:	b590      	push	{r4, r7, lr}
 8003abe:	b087      	sub	sp, #28
 8003ac0:	af00      	add	r7, sp, #0
 8003ac2:	60f8      	str	r0, [r7, #12]
 8003ac4:	60b9      	str	r1, [r7, #8]
 8003ac6:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U;
 8003ac8:	2300      	movs	r3, #0
 8003aca:	617b      	str	r3, [r7, #20]
 8003acc:	2300      	movs	r3, #0
 8003ace:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d002      	beq.n	8003adc <HAL_RTC_SetTime+0x20>
 8003ad6:	68bb      	ldr	r3, [r7, #8]
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d101      	bne.n	8003ae0 <HAL_RTC_SetTime+0x24>
  {
    return HAL_ERROR;
 8003adc:	2301      	movs	r3, #1
 8003ade:	e080      	b.n	8003be2 <HAL_RTC_SetTime+0x126>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	7c1b      	ldrb	r3, [r3, #16]
 8003ae4:	2b01      	cmp	r3, #1
 8003ae6:	d101      	bne.n	8003aec <HAL_RTC_SetTime+0x30>
 8003ae8:	2302      	movs	r3, #2
 8003aea:	e07a      	b.n	8003be2 <HAL_RTC_SetTime+0x126>
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	2201      	movs	r2, #1
 8003af0:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	2202      	movs	r2, #2
 8003af6:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d113      	bne.n	8003b26 <HAL_RTC_SetTime+0x6a>
  {
    assert_param(IS_RTC_HOUR24(sTime->Hours));
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8003afe:	68bb      	ldr	r3, [r7, #8]
 8003b00:	781b      	ldrb	r3, [r3, #0]
 8003b02:	461a      	mov	r2, r3
 8003b04:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 8003b08:	fb03 f202 	mul.w	r2, r3, r2
                              ((uint32_t)sTime->Minutes * 60U) + \
 8003b0c:	68bb      	ldr	r3, [r7, #8]
 8003b0e:	785b      	ldrb	r3, [r3, #1]
 8003b10:	4619      	mov	r1, r3
 8003b12:	460b      	mov	r3, r1
 8003b14:	011b      	lsls	r3, r3, #4
 8003b16:	1a5b      	subs	r3, r3, r1
 8003b18:	009b      	lsls	r3, r3, #2
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8003b1a:	4413      	add	r3, r2
                              ((uint32_t)sTime->Seconds));
 8003b1c:	68ba      	ldr	r2, [r7, #8]
 8003b1e:	7892      	ldrb	r2, [r2, #2]
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8003b20:	4413      	add	r3, r2
 8003b22:	617b      	str	r3, [r7, #20]
 8003b24:	e01e      	b.n	8003b64 <HAL_RTC_SetTime+0xa8>
  {
    assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));

    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8003b26:	68bb      	ldr	r3, [r7, #8]
 8003b28:	781b      	ldrb	r3, [r3, #0]
 8003b2a:	4618      	mov	r0, r3
 8003b2c:	f000 fba4 	bl	8004278 <RTC_Bcd2ToByte>
 8003b30:	4603      	mov	r3, r0
 8003b32:	461a      	mov	r2, r3
 8003b34:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 8003b38:	fb03 f402 	mul.w	r4, r3, r2
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Minutes)) * 60U) + \
 8003b3c:	68bb      	ldr	r3, [r7, #8]
 8003b3e:	785b      	ldrb	r3, [r3, #1]
 8003b40:	4618      	mov	r0, r3
 8003b42:	f000 fb99 	bl	8004278 <RTC_Bcd2ToByte>
 8003b46:	4603      	mov	r3, r0
 8003b48:	461a      	mov	r2, r3
 8003b4a:	4613      	mov	r3, r2
 8003b4c:	011b      	lsls	r3, r3, #4
 8003b4e:	1a9b      	subs	r3, r3, r2
 8003b50:	009b      	lsls	r3, r3, #2
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8003b52:	441c      	add	r4, r3
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Seconds))));
 8003b54:	68bb      	ldr	r3, [r7, #8]
 8003b56:	789b      	ldrb	r3, [r3, #2]
 8003b58:	4618      	mov	r0, r3
 8003b5a:	f000 fb8d 	bl	8004278 <RTC_Bcd2ToByte>
 8003b5e:	4603      	mov	r3, r0
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8003b60:	4423      	add	r3, r4
 8003b62:	617b      	str	r3, [r7, #20]
  }

  /* Write time counter in RTC registers */
  if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8003b64:	6979      	ldr	r1, [r7, #20]
 8003b66:	68f8      	ldr	r0, [r7, #12]
 8003b68:	f000 fab2 	bl	80040d0 <RTC_WriteTimeCounter>
 8003b6c:	4603      	mov	r3, r0
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d007      	beq.n	8003b82 <HAL_RTC_SetTime+0xc6>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	2204      	movs	r2, #4
 8003b76:	745a      	strb	r2, [r3, #17]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	2200      	movs	r2, #0
 8003b7c:	741a      	strb	r2, [r3, #16]

    return HAL_ERROR;
 8003b7e:	2301      	movs	r3, #1
 8003b80:	e02f      	b.n	8003be2 <HAL_RTC_SetTime+0x126>
  }
  else
  {
    /* Clear Second and overflow flags */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_SEC | RTC_FLAG_OW));
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	685a      	ldr	r2, [r3, #4]
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	f022 0205 	bic.w	r2, r2, #5
 8003b90:	605a      	str	r2, [r3, #4]

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8003b92:	68f8      	ldr	r0, [r7, #12]
 8003b94:	f000 fac3 	bl	800411e <RTC_ReadAlarmCounter>
 8003b98:	6138      	str	r0, [r7, #16]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8003b9a:	693b      	ldr	r3, [r7, #16]
 8003b9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ba0:	d018      	beq.n	8003bd4 <HAL_RTC_SetTime+0x118>
    {
      if (counter_alarm < counter_time)
 8003ba2:	693a      	ldr	r2, [r7, #16]
 8003ba4:	697b      	ldr	r3, [r7, #20]
 8003ba6:	429a      	cmp	r2, r3
 8003ba8:	d214      	bcs.n	8003bd4 <HAL_RTC_SetTime+0x118>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 8003baa:	693b      	ldr	r3, [r7, #16]
 8003bac:	f503 33a8 	add.w	r3, r3, #86016	@ 0x15000
 8003bb0:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 8003bb4:	613b      	str	r3, [r7, #16]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8003bb6:	6939      	ldr	r1, [r7, #16]
 8003bb8:	68f8      	ldr	r0, [r7, #12]
 8003bba:	f000 fac9 	bl	8004150 <RTC_WriteAlarmCounter>
 8003bbe:	4603      	mov	r3, r0
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d007      	beq.n	8003bd4 <HAL_RTC_SetTime+0x118>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	2204      	movs	r2, #4
 8003bc8:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	2200      	movs	r2, #0
 8003bce:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 8003bd0:	2301      	movs	r3, #1
 8003bd2:	e006      	b.n	8003be2 <HAL_RTC_SetTime+0x126>
        }
      }
    }

    hrtc->State = HAL_RTC_STATE_READY;
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	2201      	movs	r2, #1
 8003bd8:	745a      	strb	r2, [r3, #17]

    __HAL_UNLOCK(hrtc);
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	2200      	movs	r2, #0
 8003bde:	741a      	strb	r2, [r3, #16]

    return HAL_OK;
 8003be0:	2300      	movs	r3, #0
  }
}
 8003be2:	4618      	mov	r0, r3
 8003be4:	371c      	adds	r7, #28
 8003be6:	46bd      	mov	sp, r7
 8003be8:	bd90      	pop	{r4, r7, pc}
	...

08003bec <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8003bec:	b580      	push	{r7, lr}
 8003bee:	b088      	sub	sp, #32
 8003bf0:	af00      	add	r7, sp, #0
 8003bf2:	60f8      	str	r0, [r7, #12]
 8003bf4:	60b9      	str	r1, [r7, #8]
 8003bf6:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, days_elapsed = 0U, hours = 0U;
 8003bf8:	2300      	movs	r3, #0
 8003bfa:	61bb      	str	r3, [r7, #24]
 8003bfc:	2300      	movs	r3, #0
 8003bfe:	61fb      	str	r3, [r7, #28]
 8003c00:	2300      	movs	r3, #0
 8003c02:	617b      	str	r3, [r7, #20]
 8003c04:	2300      	movs	r3, #0
 8003c06:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d002      	beq.n	8003c14 <HAL_RTC_GetTime+0x28>
 8003c0e:	68bb      	ldr	r3, [r7, #8]
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d101      	bne.n	8003c18 <HAL_RTC_GetTime+0x2c>
  {
    return HAL_ERROR;
 8003c14:	2301      	movs	r3, #1
 8003c16:	e0b5      	b.n	8003d84 <HAL_RTC_GetTime+0x198>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Check if counter overflow occurred */
  if (__HAL_RTC_OVERFLOW_GET_FLAG(hrtc, RTC_FLAG_OW))
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	685b      	ldr	r3, [r3, #4]
 8003c1e:	f003 0304 	and.w	r3, r3, #4
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d001      	beq.n	8003c2a <HAL_RTC_GetTime+0x3e>
  {
    return HAL_ERROR;
 8003c26:	2301      	movs	r3, #1
 8003c28:	e0ac      	b.n	8003d84 <HAL_RTC_GetTime+0x198>
  }

  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 8003c2a:	68f8      	ldr	r0, [r7, #12]
 8003c2c:	f000 fa20 	bl	8004070 <RTC_ReadTimeCounter>
 8003c30:	61b8      	str	r0, [r7, #24]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 8003c32:	69bb      	ldr	r3, [r7, #24]
 8003c34:	4a55      	ldr	r2, [pc, #340]	@ (8003d8c <HAL_RTC_GetTime+0x1a0>)
 8003c36:	fba2 2303 	umull	r2, r3, r2, r3
 8003c3a:	0adb      	lsrs	r3, r3, #11
 8003c3c:	613b      	str	r3, [r7, #16]
  sTime->Minutes  = (uint8_t)((counter_time % 3600U) / 60U);
 8003c3e:	69ba      	ldr	r2, [r7, #24]
 8003c40:	4b52      	ldr	r3, [pc, #328]	@ (8003d8c <HAL_RTC_GetTime+0x1a0>)
 8003c42:	fba3 1302 	umull	r1, r3, r3, r2
 8003c46:	0adb      	lsrs	r3, r3, #11
 8003c48:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 8003c4c:	fb01 f303 	mul.w	r3, r1, r3
 8003c50:	1ad3      	subs	r3, r2, r3
 8003c52:	4a4f      	ldr	r2, [pc, #316]	@ (8003d90 <HAL_RTC_GetTime+0x1a4>)
 8003c54:	fba2 2303 	umull	r2, r3, r2, r3
 8003c58:	095b      	lsrs	r3, r3, #5
 8003c5a:	b2da      	uxtb	r2, r3
 8003c5c:	68bb      	ldr	r3, [r7, #8]
 8003c5e:	705a      	strb	r2, [r3, #1]
  sTime->Seconds  = (uint8_t)((counter_time % 3600U) % 60U);
 8003c60:	69bb      	ldr	r3, [r7, #24]
 8003c62:	4a4a      	ldr	r2, [pc, #296]	@ (8003d8c <HAL_RTC_GetTime+0x1a0>)
 8003c64:	fba2 1203 	umull	r1, r2, r2, r3
 8003c68:	0ad2      	lsrs	r2, r2, #11
 8003c6a:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 8003c6e:	fb01 f202 	mul.w	r2, r1, r2
 8003c72:	1a9a      	subs	r2, r3, r2
 8003c74:	4b46      	ldr	r3, [pc, #280]	@ (8003d90 <HAL_RTC_GetTime+0x1a4>)
 8003c76:	fba3 1302 	umull	r1, r3, r3, r2
 8003c7a:	0959      	lsrs	r1, r3, #5
 8003c7c:	460b      	mov	r3, r1
 8003c7e:	011b      	lsls	r3, r3, #4
 8003c80:	1a5b      	subs	r3, r3, r1
 8003c82:	009b      	lsls	r3, r3, #2
 8003c84:	1ad1      	subs	r1, r2, r3
 8003c86:	b2ca      	uxtb	r2, r1
 8003c88:	68bb      	ldr	r3, [r7, #8]
 8003c8a:	709a      	strb	r2, [r3, #2]

  if (hours >= 24U)
 8003c8c:	693b      	ldr	r3, [r7, #16]
 8003c8e:	2b17      	cmp	r3, #23
 8003c90:	d955      	bls.n	8003d3e <HAL_RTC_GetTime+0x152>
  {
    /* Get number of days elapsed from last calculation */
    days_elapsed = (hours / 24U);
 8003c92:	693b      	ldr	r3, [r7, #16]
 8003c94:	4a3f      	ldr	r2, [pc, #252]	@ (8003d94 <HAL_RTC_GetTime+0x1a8>)
 8003c96:	fba2 2303 	umull	r2, r3, r2, r3
 8003c9a:	091b      	lsrs	r3, r3, #4
 8003c9c:	617b      	str	r3, [r7, #20]

    /* Set Hours in RTC_TimeTypeDef structure*/
    sTime->Hours = (hours % 24U);
 8003c9e:	6939      	ldr	r1, [r7, #16]
 8003ca0:	4b3c      	ldr	r3, [pc, #240]	@ (8003d94 <HAL_RTC_GetTime+0x1a8>)
 8003ca2:	fba3 2301 	umull	r2, r3, r3, r1
 8003ca6:	091a      	lsrs	r2, r3, #4
 8003ca8:	4613      	mov	r3, r2
 8003caa:	005b      	lsls	r3, r3, #1
 8003cac:	4413      	add	r3, r2
 8003cae:	00db      	lsls	r3, r3, #3
 8003cb0:	1aca      	subs	r2, r1, r3
 8003cb2:	b2d2      	uxtb	r2, r2
 8003cb4:	68bb      	ldr	r3, [r7, #8]
 8003cb6:	701a      	strb	r2, [r3, #0]

    /* Read Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8003cb8:	68f8      	ldr	r0, [r7, #12]
 8003cba:	f000 fa30 	bl	800411e <RTC_ReadAlarmCounter>
 8003cbe:	61f8      	str	r0, [r7, #28]

    /* Calculate remaining time to reach alarm (only if set and not yet expired)*/
    if ((counter_alarm != RTC_ALARM_RESETVALUE) && (counter_alarm > counter_time))
 8003cc0:	69fb      	ldr	r3, [r7, #28]
 8003cc2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003cc6:	d008      	beq.n	8003cda <HAL_RTC_GetTime+0xee>
 8003cc8:	69fa      	ldr	r2, [r7, #28]
 8003cca:	69bb      	ldr	r3, [r7, #24]
 8003ccc:	429a      	cmp	r2, r3
 8003cce:	d904      	bls.n	8003cda <HAL_RTC_GetTime+0xee>
    {
      counter_alarm -= counter_time;
 8003cd0:	69fa      	ldr	r2, [r7, #28]
 8003cd2:	69bb      	ldr	r3, [r7, #24]
 8003cd4:	1ad3      	subs	r3, r2, r3
 8003cd6:	61fb      	str	r3, [r7, #28]
 8003cd8:	e002      	b.n	8003ce0 <HAL_RTC_GetTime+0xf4>
    }
    else
    {
      /* In case of counter_alarm < counter_time */
      /* Alarm expiration already occurred but alarm not deactivated */
      counter_alarm = RTC_ALARM_RESETVALUE;
 8003cda:	f04f 33ff 	mov.w	r3, #4294967295
 8003cde:	61fb      	str	r3, [r7, #28]
    }

    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= (days_elapsed * 24U * 3600U);
 8003ce0:	697b      	ldr	r3, [r7, #20]
 8003ce2:	4a2d      	ldr	r2, [pc, #180]	@ (8003d98 <HAL_RTC_GetTime+0x1ac>)
 8003ce4:	fb02 f303 	mul.w	r3, r2, r3
 8003ce8:	69ba      	ldr	r2, [r7, #24]
 8003cea:	1ad3      	subs	r3, r2, r3
 8003cec:	61bb      	str	r3, [r7, #24]

    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8003cee:	69b9      	ldr	r1, [r7, #24]
 8003cf0:	68f8      	ldr	r0, [r7, #12]
 8003cf2:	f000 f9ed 	bl	80040d0 <RTC_WriteTimeCounter>
 8003cf6:	4603      	mov	r3, r0
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d001      	beq.n	8003d00 <HAL_RTC_GetTime+0x114>
    {
      return HAL_ERROR;
 8003cfc:	2301      	movs	r3, #1
 8003cfe:	e041      	b.n	8003d84 <HAL_RTC_GetTime+0x198>
    }

    /* Set updated alarm to be set */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8003d00:	69fb      	ldr	r3, [r7, #28]
 8003d02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d06:	d00c      	beq.n	8003d22 <HAL_RTC_GetTime+0x136>
    {
      counter_alarm += counter_time;
 8003d08:	69fa      	ldr	r2, [r7, #28]
 8003d0a:	69bb      	ldr	r3, [r7, #24]
 8003d0c:	4413      	add	r3, r2
 8003d0e:	61fb      	str	r3, [r7, #28]

      /* Write time counter in RTC registers */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8003d10:	69f9      	ldr	r1, [r7, #28]
 8003d12:	68f8      	ldr	r0, [r7, #12]
 8003d14:	f000 fa1c 	bl	8004150 <RTC_WriteAlarmCounter>
 8003d18:	4603      	mov	r3, r0
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d00a      	beq.n	8003d34 <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 8003d1e:	2301      	movs	r3, #1
 8003d20:	e030      	b.n	8003d84 <HAL_RTC_GetTime+0x198>
      }
    }
    else
    {
      /* Alarm already occurred. Set it to reset values to avoid unexpected expiration */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8003d22:	69f9      	ldr	r1, [r7, #28]
 8003d24:	68f8      	ldr	r0, [r7, #12]
 8003d26:	f000 fa13 	bl	8004150 <RTC_WriteAlarmCounter>
 8003d2a:	4603      	mov	r3, r0
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d001      	beq.n	8003d34 <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 8003d30:	2301      	movs	r3, #1
 8003d32:	e027      	b.n	8003d84 <HAL_RTC_GetTime+0x198>
      }
    }

    /* Update date */
    RTC_DateUpdate(hrtc, days_elapsed);
 8003d34:	6979      	ldr	r1, [r7, #20]
 8003d36:	68f8      	ldr	r0, [r7, #12]
 8003d38:	f000 fabb 	bl	80042b2 <RTC_DateUpdate>
 8003d3c:	e003      	b.n	8003d46 <HAL_RTC_GetTime+0x15a>
  }
  else
  {
    sTime->Hours = hours;
 8003d3e:	693b      	ldr	r3, [r7, #16]
 8003d40:	b2da      	uxtb	r2, r3
 8003d42:	68bb      	ldr	r3, [r7, #8]
 8003d44:	701a      	strb	r2, [r3, #0]
  }

  /* Check the input parameters format */
  if (Format != RTC_FORMAT_BIN)
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d01a      	beq.n	8003d82 <HAL_RTC_GetTime+0x196>
  {
    /* Convert the time structure parameters to BCD format */
    sTime->Hours    = (uint8_t)RTC_ByteToBcd2(sTime->Hours);
 8003d4c:	68bb      	ldr	r3, [r7, #8]
 8003d4e:	781b      	ldrb	r3, [r3, #0]
 8003d50:	4618      	mov	r0, r3
 8003d52:	f000 fa74 	bl	800423e <RTC_ByteToBcd2>
 8003d56:	4603      	mov	r3, r0
 8003d58:	461a      	mov	r2, r3
 8003d5a:	68bb      	ldr	r3, [r7, #8]
 8003d5c:	701a      	strb	r2, [r3, #0]
    sTime->Minutes  = (uint8_t)RTC_ByteToBcd2(sTime->Minutes);
 8003d5e:	68bb      	ldr	r3, [r7, #8]
 8003d60:	785b      	ldrb	r3, [r3, #1]
 8003d62:	4618      	mov	r0, r3
 8003d64:	f000 fa6b 	bl	800423e <RTC_ByteToBcd2>
 8003d68:	4603      	mov	r3, r0
 8003d6a:	461a      	mov	r2, r3
 8003d6c:	68bb      	ldr	r3, [r7, #8]
 8003d6e:	705a      	strb	r2, [r3, #1]
    sTime->Seconds  = (uint8_t)RTC_ByteToBcd2(sTime->Seconds);
 8003d70:	68bb      	ldr	r3, [r7, #8]
 8003d72:	789b      	ldrb	r3, [r3, #2]
 8003d74:	4618      	mov	r0, r3
 8003d76:	f000 fa62 	bl	800423e <RTC_ByteToBcd2>
 8003d7a:	4603      	mov	r3, r0
 8003d7c:	461a      	mov	r2, r3
 8003d7e:	68bb      	ldr	r3, [r7, #8]
 8003d80:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8003d82:	2300      	movs	r3, #0
}
 8003d84:	4618      	mov	r0, r3
 8003d86:	3720      	adds	r7, #32
 8003d88:	46bd      	mov	sp, r7
 8003d8a:	bd80      	pop	{r7, pc}
 8003d8c:	91a2b3c5 	.word	0x91a2b3c5
 8003d90:	88888889 	.word	0x88888889
 8003d94:	aaaaaaab 	.word	0xaaaaaaab
 8003d98:	00015180 	.word	0x00015180

08003d9c <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8003d9c:	b580      	push	{r7, lr}
 8003d9e:	b088      	sub	sp, #32
 8003da0:	af00      	add	r7, sp, #0
 8003da2:	60f8      	str	r0, [r7, #12]
 8003da4:	60b9      	str	r1, [r7, #8]
 8003da6:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, hours = 0U;
 8003da8:	2300      	movs	r3, #0
 8003daa:	61fb      	str	r3, [r7, #28]
 8003dac:	2300      	movs	r3, #0
 8003dae:	61bb      	str	r3, [r7, #24]
 8003db0:	2300      	movs	r3, #0
 8003db2:	617b      	str	r3, [r7, #20]

  /* Check input parameters */
  if ((hrtc == NULL) || (sDate == NULL))
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d002      	beq.n	8003dc0 <HAL_RTC_SetDate+0x24>
 8003dba:	68bb      	ldr	r3, [r7, #8]
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d101      	bne.n	8003dc4 <HAL_RTC_SetDate+0x28>
  {
    return HAL_ERROR;
 8003dc0:	2301      	movs	r3, #1
 8003dc2:	e097      	b.n	8003ef4 <HAL_RTC_SetDate+0x158>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	7c1b      	ldrb	r3, [r3, #16]
 8003dc8:	2b01      	cmp	r3, #1
 8003dca:	d101      	bne.n	8003dd0 <HAL_RTC_SetDate+0x34>
 8003dcc:	2302      	movs	r3, #2
 8003dce:	e091      	b.n	8003ef4 <HAL_RTC_SetDate+0x158>
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	2201      	movs	r2, #1
 8003dd4:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	2202      	movs	r2, #2
 8003dda:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d10c      	bne.n	8003dfc <HAL_RTC_SetDate+0x60>
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = sDate->Year;
 8003de2:	68bb      	ldr	r3, [r7, #8]
 8003de4:	78da      	ldrb	r2, [r3, #3]
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = sDate->Month;
 8003dea:	68bb      	ldr	r3, [r7, #8]
 8003dec:	785a      	ldrb	r2, [r3, #1]
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = sDate->Date;
 8003df2:	68bb      	ldr	r3, [r7, #8]
 8003df4:	789a      	ldrb	r2, [r3, #2]
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	739a      	strb	r2, [r3, #14]
 8003dfa:	e01a      	b.n	8003e32 <HAL_RTC_SetDate+0x96>
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = RTC_Bcd2ToByte(sDate->Year);
 8003dfc:	68bb      	ldr	r3, [r7, #8]
 8003dfe:	78db      	ldrb	r3, [r3, #3]
 8003e00:	4618      	mov	r0, r3
 8003e02:	f000 fa39 	bl	8004278 <RTC_Bcd2ToByte>
 8003e06:	4603      	mov	r3, r0
 8003e08:	461a      	mov	r2, r3
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_Bcd2ToByte(sDate->Month);
 8003e0e:	68bb      	ldr	r3, [r7, #8]
 8003e10:	785b      	ldrb	r3, [r3, #1]
 8003e12:	4618      	mov	r0, r3
 8003e14:	f000 fa30 	bl	8004278 <RTC_Bcd2ToByte>
 8003e18:	4603      	mov	r3, r0
 8003e1a:	461a      	mov	r2, r3
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = RTC_Bcd2ToByte(sDate->Date);
 8003e20:	68bb      	ldr	r3, [r7, #8]
 8003e22:	789b      	ldrb	r3, [r3, #2]
 8003e24:	4618      	mov	r0, r3
 8003e26:	f000 fa27 	bl	8004278 <RTC_Bcd2ToByte>
 8003e2a:	4603      	mov	r3, r0
 8003e2c:	461a      	mov	r2, r3
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	739a      	strb	r2, [r3, #14]
  }

  /* WeekDay set by user can be ignored because automatically calculated */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(hrtc->DateToUpdate.Year, hrtc->DateToUpdate.Month, hrtc->DateToUpdate.Date);
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	7bdb      	ldrb	r3, [r3, #15]
 8003e36:	4618      	mov	r0, r3
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	7b59      	ldrb	r1, [r3, #13]
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	7b9b      	ldrb	r3, [r3, #14]
 8003e40:	461a      	mov	r2, r3
 8003e42:	f000 fb11 	bl	8004468 <RTC_WeekDayNum>
 8003e46:	4603      	mov	r3, r0
 8003e48:	461a      	mov	r2, r3
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	731a      	strb	r2, [r3, #12]
  sDate->WeekDay = hrtc->DateToUpdate.WeekDay;
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	7b1a      	ldrb	r2, [r3, #12]
 8003e52:	68bb      	ldr	r3, [r7, #8]
 8003e54:	701a      	strb	r2, [r3, #0]

  /* Reset time to be aligned on the same day */
  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 8003e56:	68f8      	ldr	r0, [r7, #12]
 8003e58:	f000 f90a 	bl	8004070 <RTC_ReadTimeCounter>
 8003e5c:	61f8      	str	r0, [r7, #28]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 8003e5e:	69fb      	ldr	r3, [r7, #28]
 8003e60:	4a26      	ldr	r2, [pc, #152]	@ (8003efc <HAL_RTC_SetDate+0x160>)
 8003e62:	fba2 2303 	umull	r2, r3, r2, r3
 8003e66:	0adb      	lsrs	r3, r3, #11
 8003e68:	617b      	str	r3, [r7, #20]
  if (hours > 24U)
 8003e6a:	697b      	ldr	r3, [r7, #20]
 8003e6c:	2b18      	cmp	r3, #24
 8003e6e:	d93a      	bls.n	8003ee6 <HAL_RTC_SetDate+0x14a>
  {
    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= ((hours / 24U) * 24U * 3600U);
 8003e70:	697b      	ldr	r3, [r7, #20]
 8003e72:	4a23      	ldr	r2, [pc, #140]	@ (8003f00 <HAL_RTC_SetDate+0x164>)
 8003e74:	fba2 2303 	umull	r2, r3, r2, r3
 8003e78:	091b      	lsrs	r3, r3, #4
 8003e7a:	4a22      	ldr	r2, [pc, #136]	@ (8003f04 <HAL_RTC_SetDate+0x168>)
 8003e7c:	fb02 f303 	mul.w	r3, r2, r3
 8003e80:	69fa      	ldr	r2, [r7, #28]
 8003e82:	1ad3      	subs	r3, r2, r3
 8003e84:	61fb      	str	r3, [r7, #28]
    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8003e86:	69f9      	ldr	r1, [r7, #28]
 8003e88:	68f8      	ldr	r0, [r7, #12]
 8003e8a:	f000 f921 	bl	80040d0 <RTC_WriteTimeCounter>
 8003e8e:	4603      	mov	r3, r0
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d007      	beq.n	8003ea4 <HAL_RTC_SetDate+0x108>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	2204      	movs	r2, #4
 8003e98:	745a      	strb	r2, [r3, #17]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	2200      	movs	r2, #0
 8003e9e:	741a      	strb	r2, [r3, #16]

      return HAL_ERROR;
 8003ea0:	2301      	movs	r3, #1
 8003ea2:	e027      	b.n	8003ef4 <HAL_RTC_SetDate+0x158>
    }

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8003ea4:	68f8      	ldr	r0, [r7, #12]
 8003ea6:	f000 f93a 	bl	800411e <RTC_ReadAlarmCounter>
 8003eaa:	61b8      	str	r0, [r7, #24]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8003eac:	69bb      	ldr	r3, [r7, #24]
 8003eae:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003eb2:	d018      	beq.n	8003ee6 <HAL_RTC_SetDate+0x14a>
    {
      if (counter_alarm < counter_time)
 8003eb4:	69ba      	ldr	r2, [r7, #24]
 8003eb6:	69fb      	ldr	r3, [r7, #28]
 8003eb8:	429a      	cmp	r2, r3
 8003eba:	d214      	bcs.n	8003ee6 <HAL_RTC_SetDate+0x14a>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 8003ebc:	69bb      	ldr	r3, [r7, #24]
 8003ebe:	f503 33a8 	add.w	r3, r3, #86016	@ 0x15000
 8003ec2:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 8003ec6:	61bb      	str	r3, [r7, #24]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8003ec8:	69b9      	ldr	r1, [r7, #24]
 8003eca:	68f8      	ldr	r0, [r7, #12]
 8003ecc:	f000 f940 	bl	8004150 <RTC_WriteAlarmCounter>
 8003ed0:	4603      	mov	r3, r0
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d007      	beq.n	8003ee6 <HAL_RTC_SetDate+0x14a>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	2204      	movs	r2, #4
 8003eda:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	2200      	movs	r2, #0
 8003ee0:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 8003ee2:	2301      	movs	r3, #1
 8003ee4:	e006      	b.n	8003ef4 <HAL_RTC_SetDate+0x158>
    }


  }

  hrtc->State = HAL_RTC_STATE_READY ;
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	2201      	movs	r2, #1
 8003eea:	745a      	strb	r2, [r3, #17]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	2200      	movs	r2, #0
 8003ef0:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8003ef2:	2300      	movs	r3, #0
}
 8003ef4:	4618      	mov	r0, r3
 8003ef6:	3720      	adds	r7, #32
 8003ef8:	46bd      	mov	sp, r7
 8003efa:	bd80      	pop	{r7, pc}
 8003efc:	91a2b3c5 	.word	0x91a2b3c5
 8003f00:	aaaaaaab 	.word	0xaaaaaaab
 8003f04:	00015180 	.word	0x00015180

08003f08 <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8003f08:	b580      	push	{r7, lr}
 8003f0a:	b086      	sub	sp, #24
 8003f0c:	af00      	add	r7, sp, #0
 8003f0e:	60f8      	str	r0, [r7, #12]
 8003f10:	60b9      	str	r1, [r7, #8]
 8003f12:	607a      	str	r2, [r7, #4]
  RTC_TimeTypeDef stime = {0U};
 8003f14:	f107 0314 	add.w	r3, r7, #20
 8003f18:	2100      	movs	r1, #0
 8003f1a:	460a      	mov	r2, r1
 8003f1c:	801a      	strh	r2, [r3, #0]
 8003f1e:	460a      	mov	r2, r1
 8003f20:	709a      	strb	r2, [r3, #2]

  /* Check input parameters */
  if ((hrtc == NULL) || (sDate == NULL))
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d002      	beq.n	8003f2e <HAL_RTC_GetDate+0x26>
 8003f28:	68bb      	ldr	r3, [r7, #8]
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d101      	bne.n	8003f32 <HAL_RTC_GetDate+0x2a>
  {
    return HAL_ERROR;
 8003f2e:	2301      	movs	r3, #1
 8003f30:	e03a      	b.n	8003fa8 <HAL_RTC_GetDate+0xa0>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Call HAL_RTC_GetTime function to update date if counter higher than 24 hours */
  if (HAL_RTC_GetTime(hrtc, &stime, RTC_FORMAT_BIN) != HAL_OK)
 8003f32:	f107 0314 	add.w	r3, r7, #20
 8003f36:	2200      	movs	r2, #0
 8003f38:	4619      	mov	r1, r3
 8003f3a:	68f8      	ldr	r0, [r7, #12]
 8003f3c:	f7ff fe56 	bl	8003bec <HAL_RTC_GetTime>
 8003f40:	4603      	mov	r3, r0
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d001      	beq.n	8003f4a <HAL_RTC_GetDate+0x42>
  {
    return HAL_ERROR;
 8003f46:	2301      	movs	r3, #1
 8003f48:	e02e      	b.n	8003fa8 <HAL_RTC_GetDate+0xa0>
  }

  /* Fill the structure fields with the read parameters */
  sDate->WeekDay  = hrtc->DateToUpdate.WeekDay;
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	7b1a      	ldrb	r2, [r3, #12]
 8003f4e:	68bb      	ldr	r3, [r7, #8]
 8003f50:	701a      	strb	r2, [r3, #0]
  sDate->Year     = hrtc->DateToUpdate.Year;
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	7bda      	ldrb	r2, [r3, #15]
 8003f56:	68bb      	ldr	r3, [r7, #8]
 8003f58:	70da      	strb	r2, [r3, #3]
  sDate->Month    = hrtc->DateToUpdate.Month;
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	7b5a      	ldrb	r2, [r3, #13]
 8003f5e:	68bb      	ldr	r3, [r7, #8]
 8003f60:	705a      	strb	r2, [r3, #1]
  sDate->Date     = hrtc->DateToUpdate.Date;
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	7b9a      	ldrb	r2, [r3, #14]
 8003f66:	68bb      	ldr	r3, [r7, #8]
 8003f68:	709a      	strb	r2, [r3, #2]

  /* Check the input parameters format */
  if (Format != RTC_FORMAT_BIN)
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d01a      	beq.n	8003fa6 <HAL_RTC_GetDate+0x9e>
  {
    /* Convert the date structure parameters to BCD format */
    sDate->Year   = (uint8_t)RTC_ByteToBcd2(sDate->Year);
 8003f70:	68bb      	ldr	r3, [r7, #8]
 8003f72:	78db      	ldrb	r3, [r3, #3]
 8003f74:	4618      	mov	r0, r3
 8003f76:	f000 f962 	bl	800423e <RTC_ByteToBcd2>
 8003f7a:	4603      	mov	r3, r0
 8003f7c:	461a      	mov	r2, r3
 8003f7e:	68bb      	ldr	r3, [r7, #8]
 8003f80:	70da      	strb	r2, [r3, #3]
    sDate->Month  = (uint8_t)RTC_ByteToBcd2(sDate->Month);
 8003f82:	68bb      	ldr	r3, [r7, #8]
 8003f84:	785b      	ldrb	r3, [r3, #1]
 8003f86:	4618      	mov	r0, r3
 8003f88:	f000 f959 	bl	800423e <RTC_ByteToBcd2>
 8003f8c:	4603      	mov	r3, r0
 8003f8e:	461a      	mov	r2, r3
 8003f90:	68bb      	ldr	r3, [r7, #8]
 8003f92:	705a      	strb	r2, [r3, #1]
    sDate->Date   = (uint8_t)RTC_ByteToBcd2(sDate->Date);
 8003f94:	68bb      	ldr	r3, [r7, #8]
 8003f96:	789b      	ldrb	r3, [r3, #2]
 8003f98:	4618      	mov	r0, r3
 8003f9a:	f000 f950 	bl	800423e <RTC_ByteToBcd2>
 8003f9e:	4603      	mov	r3, r0
 8003fa0:	461a      	mov	r2, r3
 8003fa2:	68bb      	ldr	r3, [r7, #8]
 8003fa4:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8003fa6:	2300      	movs	r3, #0
}
 8003fa8:	4618      	mov	r0, r3
 8003faa:	3718      	adds	r7, #24
 8003fac:	46bd      	mov	sp, r7
 8003fae:	bd80      	pop	{r7, pc}

08003fb0 <HAL_RTC_AlarmIRQHandler>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8003fb0:	b580      	push	{r7, lr}
 8003fb2:	b082      	sub	sp, #8
 8003fb4:	af00      	add	r7, sp, #0
 8003fb6:	6078      	str	r0, [r7, #4]
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA))
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	f003 0302 	and.w	r3, r3, #2
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d011      	beq.n	8003fea <HAL_RTC_AlarmIRQHandler+0x3a>
  {
    /* Get the status of the Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != (uint32_t)RESET)
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	685b      	ldr	r3, [r3, #4]
 8003fcc:	f003 0302 	and.w	r3, r3, #2
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d00a      	beq.n	8003fea <HAL_RTC_AlarmIRQHandler+0x3a>
    {
      /* AlarmA callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
#else
      HAL_RTC_AlarmAEventCallback(hrtc);
 8003fd4:	6878      	ldr	r0, [r7, #4]
 8003fd6:	f000 f815 	bl	8004004 <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the Alarm interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	685a      	ldr	r2, [r3, #4]
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	f022 0202 	bic.w	r2, r2, #2
 8003fe8:	605a      	str	r2, [r3, #4]
    }
  }

  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8003fea:	4b05      	ldr	r3, [pc, #20]	@ (8004000 <HAL_RTC_AlarmIRQHandler+0x50>)
 8003fec:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003ff0:	615a      	str	r2, [r3, #20]

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	2201      	movs	r2, #1
 8003ff6:	745a      	strb	r2, [r3, #17]
}
 8003ff8:	bf00      	nop
 8003ffa:	3708      	adds	r7, #8
 8003ffc:	46bd      	mov	sp, r7
 8003ffe:	bd80      	pop	{r7, pc}
 8004000:	40010400 	.word	0x40010400

08004004 <HAL_RTC_AlarmAEventCallback>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 8004004:	b480      	push	{r7}
 8004006:	b083      	sub	sp, #12
 8004008:	af00      	add	r7, sp, #0
 800400a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RTC_AlarmAEventCallback could be implemented in the user file
   */
}
 800400c:	bf00      	nop
 800400e:	370c      	adds	r7, #12
 8004010:	46bd      	mov	sp, r7
 8004012:	bc80      	pop	{r7}
 8004014:	4770      	bx	lr

08004016 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8004016:	b580      	push	{r7, lr}
 8004018:	b084      	sub	sp, #16
 800401a:	af00      	add	r7, sp, #0
 800401c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800401e:	2300      	movs	r3, #0
 8004020:	60fb      	str	r3, [r7, #12]

  /* Check input parameters */
  if (hrtc == NULL)
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	2b00      	cmp	r3, #0
 8004026:	d101      	bne.n	800402c <HAL_RTC_WaitForSynchro+0x16>
  {
    return HAL_ERROR;
 8004028:	2301      	movs	r3, #1
 800402a:	e01d      	b.n	8004068 <HAL_RTC_WaitForSynchro+0x52>
  }

  /* Clear RSF flag */
  CLEAR_BIT(hrtc->Instance->CRL, RTC_FLAG_RSF);
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	685a      	ldr	r2, [r3, #4]
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	f022 0208 	bic.w	r2, r2, #8
 800403a:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 800403c:	f7fc fe98 	bl	8000d70 <HAL_GetTick>
 8004040:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8004042:	e009      	b.n	8004058 <HAL_RTC_WaitForSynchro+0x42>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8004044:	f7fc fe94 	bl	8000d70 <HAL_GetTick>
 8004048:	4602      	mov	r2, r0
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	1ad3      	subs	r3, r2, r3
 800404e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004052:	d901      	bls.n	8004058 <HAL_RTC_WaitForSynchro+0x42>
    {
      return HAL_TIMEOUT;
 8004054:	2303      	movs	r3, #3
 8004056:	e007      	b.n	8004068 <HAL_RTC_WaitForSynchro+0x52>
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	685b      	ldr	r3, [r3, #4]
 800405e:	f003 0308 	and.w	r3, r3, #8
 8004062:	2b00      	cmp	r3, #0
 8004064:	d0ee      	beq.n	8004044 <HAL_RTC_WaitForSynchro+0x2e>
    }
  }

  return HAL_OK;
 8004066:	2300      	movs	r3, #0
}
 8004068:	4618      	mov	r0, r3
 800406a:	3710      	adds	r7, #16
 800406c:	46bd      	mov	sp, r7
 800406e:	bd80      	pop	{r7, pc}

08004070 <RTC_ReadTimeCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadTimeCounter(RTC_HandleTypeDef *hrtc)
{
 8004070:	b480      	push	{r7}
 8004072:	b087      	sub	sp, #28
 8004074:	af00      	add	r7, sp, #0
 8004076:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, high2 = 0U, low = 0U;
 8004078:	2300      	movs	r3, #0
 800407a:	827b      	strh	r3, [r7, #18]
 800407c:	2300      	movs	r3, #0
 800407e:	823b      	strh	r3, [r7, #16]
 8004080:	2300      	movs	r3, #0
 8004082:	81fb      	strh	r3, [r7, #14]
  uint32_t timecounter = 0U;
 8004084:	2300      	movs	r3, #0
 8004086:	617b      	str	r3, [r7, #20]

  high1 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	699b      	ldr	r3, [r3, #24]
 800408e:	827b      	strh	r3, [r7, #18]
  low   = READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT);
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	69db      	ldr	r3, [r3, #28]
 8004096:	81fb      	strh	r3, [r7, #14]
  high2 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	699b      	ldr	r3, [r3, #24]
 800409e:	823b      	strh	r3, [r7, #16]

  if (high1 != high2)
 80040a0:	8a7a      	ldrh	r2, [r7, #18]
 80040a2:	8a3b      	ldrh	r3, [r7, #16]
 80040a4:	429a      	cmp	r2, r3
 80040a6:	d008      	beq.n	80040ba <RTC_ReadTimeCounter+0x4a>
  {
    /* In this case the counter roll over during reading of CNTL and CNTH registers,
       read again CNTL register then return the counter value */
    timecounter = (((uint32_t) high2 << 16U) | READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT));
 80040a8:	8a3b      	ldrh	r3, [r7, #16]
 80040aa:	041a      	lsls	r2, r3, #16
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	69db      	ldr	r3, [r3, #28]
 80040b2:	b29b      	uxth	r3, r3
 80040b4:	4313      	orrs	r3, r2
 80040b6:	617b      	str	r3, [r7, #20]
 80040b8:	e004      	b.n	80040c4 <RTC_ReadTimeCounter+0x54>
  }
  else
  {
    /* No counter roll over during reading of CNTL and CNTH registers, counter
       value is equal to first value of CNTL and CNTH */
    timecounter = (((uint32_t) high1 << 16U) | low);
 80040ba:	8a7b      	ldrh	r3, [r7, #18]
 80040bc:	041a      	lsls	r2, r3, #16
 80040be:	89fb      	ldrh	r3, [r7, #14]
 80040c0:	4313      	orrs	r3, r2
 80040c2:	617b      	str	r3, [r7, #20]
  }

  return timecounter;
 80040c4:	697b      	ldr	r3, [r7, #20]
}
 80040c6:	4618      	mov	r0, r3
 80040c8:	371c      	adds	r7, #28
 80040ca:	46bd      	mov	sp, r7
 80040cc:	bc80      	pop	{r7}
 80040ce:	4770      	bx	lr

080040d0 <RTC_WriteTimeCounter>:
  *                the configuration information for RTC.
  * @param  TimeCounter: Counter to write in RTC_CNT registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteTimeCounter(RTC_HandleTypeDef *hrtc, uint32_t TimeCounter)
{
 80040d0:	b580      	push	{r7, lr}
 80040d2:	b084      	sub	sp, #16
 80040d4:	af00      	add	r7, sp, #0
 80040d6:	6078      	str	r0, [r7, #4]
 80040d8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80040da:	2300      	movs	r3, #0
 80040dc:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 80040de:	6878      	ldr	r0, [r7, #4]
 80040e0:	f000 f85d 	bl	800419e <RTC_EnterInitMode>
 80040e4:	4603      	mov	r3, r0
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d002      	beq.n	80040f0 <RTC_WriteTimeCounter+0x20>
  {
    status = HAL_ERROR;
 80040ea:	2301      	movs	r3, #1
 80040ec:	73fb      	strb	r3, [r7, #15]
 80040ee:	e011      	b.n	8004114 <RTC_WriteTimeCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->CNTH, (TimeCounter >> 16U));
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	683a      	ldr	r2, [r7, #0]
 80040f6:	0c12      	lsrs	r2, r2, #16
 80040f8:	619a      	str	r2, [r3, #24]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->CNTL, (TimeCounter & RTC_CNTL_RTC_CNT));
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	683a      	ldr	r2, [r7, #0]
 8004100:	b292      	uxth	r2, r2
 8004102:	61da      	str	r2, [r3, #28]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8004104:	6878      	ldr	r0, [r7, #4]
 8004106:	f000 f872 	bl	80041ee <RTC_ExitInitMode>
 800410a:	4603      	mov	r3, r0
 800410c:	2b00      	cmp	r3, #0
 800410e:	d001      	beq.n	8004114 <RTC_WriteTimeCounter+0x44>
    {
      status = HAL_ERROR;
 8004110:	2301      	movs	r3, #1
 8004112:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8004114:	7bfb      	ldrb	r3, [r7, #15]
}
 8004116:	4618      	mov	r0, r3
 8004118:	3710      	adds	r7, #16
 800411a:	46bd      	mov	sp, r7
 800411c:	bd80      	pop	{r7, pc}

0800411e <RTC_ReadAlarmCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadAlarmCounter(RTC_HandleTypeDef *hrtc)
{
 800411e:	b480      	push	{r7}
 8004120:	b085      	sub	sp, #20
 8004122:	af00      	add	r7, sp, #0
 8004124:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, low = 0U;
 8004126:	2300      	movs	r3, #0
 8004128:	81fb      	strh	r3, [r7, #14]
 800412a:	2300      	movs	r3, #0
 800412c:	81bb      	strh	r3, [r7, #12]

  high1 = READ_REG(hrtc->Instance->ALRH & RTC_CNTH_RTC_CNT);
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	6a1b      	ldr	r3, [r3, #32]
 8004134:	81fb      	strh	r3, [r7, #14]
  low   = READ_REG(hrtc->Instance->ALRL & RTC_CNTL_RTC_CNT);
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800413c:	81bb      	strh	r3, [r7, #12]

  return (((uint32_t) high1 << 16U) | low);
 800413e:	89fb      	ldrh	r3, [r7, #14]
 8004140:	041a      	lsls	r2, r3, #16
 8004142:	89bb      	ldrh	r3, [r7, #12]
 8004144:	4313      	orrs	r3, r2
}
 8004146:	4618      	mov	r0, r3
 8004148:	3714      	adds	r7, #20
 800414a:	46bd      	mov	sp, r7
 800414c:	bc80      	pop	{r7}
 800414e:	4770      	bx	lr

08004150 <RTC_WriteAlarmCounter>:
  *                the configuration information for RTC.
  * @param  AlarmCounter: Counter to write in RTC_ALR registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteAlarmCounter(RTC_HandleTypeDef *hrtc, uint32_t AlarmCounter)
{
 8004150:	b580      	push	{r7, lr}
 8004152:	b084      	sub	sp, #16
 8004154:	af00      	add	r7, sp, #0
 8004156:	6078      	str	r0, [r7, #4]
 8004158:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800415a:	2300      	movs	r3, #0
 800415c:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 800415e:	6878      	ldr	r0, [r7, #4]
 8004160:	f000 f81d 	bl	800419e <RTC_EnterInitMode>
 8004164:	4603      	mov	r3, r0
 8004166:	2b00      	cmp	r3, #0
 8004168:	d002      	beq.n	8004170 <RTC_WriteAlarmCounter+0x20>
  {
    status = HAL_ERROR;
 800416a:	2301      	movs	r3, #1
 800416c:	73fb      	strb	r3, [r7, #15]
 800416e:	e011      	b.n	8004194 <RTC_WriteAlarmCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->ALRH, (AlarmCounter >> 16U));
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	683a      	ldr	r2, [r7, #0]
 8004176:	0c12      	lsrs	r2, r2, #16
 8004178:	621a      	str	r2, [r3, #32]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->ALRL, (AlarmCounter & RTC_ALRL_RTC_ALR));
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	683a      	ldr	r2, [r7, #0]
 8004180:	b292      	uxth	r2, r2
 8004182:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8004184:	6878      	ldr	r0, [r7, #4]
 8004186:	f000 f832 	bl	80041ee <RTC_ExitInitMode>
 800418a:	4603      	mov	r3, r0
 800418c:	2b00      	cmp	r3, #0
 800418e:	d001      	beq.n	8004194 <RTC_WriteAlarmCounter+0x44>
    {
      status = HAL_ERROR;
 8004190:	2301      	movs	r3, #1
 8004192:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8004194:	7bfb      	ldrb	r3, [r7, #15]
}
 8004196:	4618      	mov	r0, r3
 8004198:	3710      	adds	r7, #16
 800419a:	46bd      	mov	sp, r7
 800419c:	bd80      	pop	{r7, pc}

0800419e <RTC_EnterInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800419e:	b580      	push	{r7, lr}
 80041a0:	b084      	sub	sp, #16
 80041a2:	af00      	add	r7, sp, #0
 80041a4:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80041a6:	2300      	movs	r3, #0
 80041a8:	60fb      	str	r3, [r7, #12]

  tickstart = HAL_GetTick();
 80041aa:	f7fc fde1 	bl	8000d70 <HAL_GetTick>
 80041ae:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 80041b0:	e009      	b.n	80041c6 <RTC_EnterInitMode+0x28>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 80041b2:	f7fc fddd 	bl	8000d70 <HAL_GetTick>
 80041b6:	4602      	mov	r2, r0
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	1ad3      	subs	r3, r2, r3
 80041bc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80041c0:	d901      	bls.n	80041c6 <RTC_EnterInitMode+0x28>
    {
      return HAL_TIMEOUT;
 80041c2:	2303      	movs	r3, #3
 80041c4:	e00f      	b.n	80041e6 <RTC_EnterInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	685b      	ldr	r3, [r3, #4]
 80041cc:	f003 0320 	and.w	r3, r3, #32
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d0ee      	beq.n	80041b2 <RTC_EnterInitMode+0x14>
    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	685a      	ldr	r2, [r3, #4]
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	f042 0210 	orr.w	r2, r2, #16
 80041e2:	605a      	str	r2, [r3, #4]


  return HAL_OK;
 80041e4:	2300      	movs	r3, #0
}
 80041e6:	4618      	mov	r0, r3
 80041e8:	3710      	adds	r7, #16
 80041ea:	46bd      	mov	sp, r7
 80041ec:	bd80      	pop	{r7, pc}

080041ee <RTC_ExitInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80041ee:	b580      	push	{r7, lr}
 80041f0:	b084      	sub	sp, #16
 80041f2:	af00      	add	r7, sp, #0
 80041f4:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80041f6:	2300      	movs	r3, #0
 80041f8:	60fb      	str	r3, [r7, #12]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	685a      	ldr	r2, [r3, #4]
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	f022 0210 	bic.w	r2, r2, #16
 8004208:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 800420a:	f7fc fdb1 	bl	8000d70 <HAL_GetTick>
 800420e:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8004210:	e009      	b.n	8004226 <RTC_ExitInitMode+0x38>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8004212:	f7fc fdad 	bl	8000d70 <HAL_GetTick>
 8004216:	4602      	mov	r2, r0
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	1ad3      	subs	r3, r2, r3
 800421c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004220:	d901      	bls.n	8004226 <RTC_ExitInitMode+0x38>
    {
      return HAL_TIMEOUT;
 8004222:	2303      	movs	r3, #3
 8004224:	e007      	b.n	8004236 <RTC_ExitInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	685b      	ldr	r3, [r3, #4]
 800422c:	f003 0320 	and.w	r3, r3, #32
 8004230:	2b00      	cmp	r3, #0
 8004232:	d0ee      	beq.n	8004212 <RTC_ExitInitMode+0x24>
    }
  }

  return HAL_OK;
 8004234:	2300      	movs	r3, #0
}
 8004236:	4618      	mov	r0, r3
 8004238:	3710      	adds	r7, #16
 800423a:	46bd      	mov	sp, r7
 800423c:	bd80      	pop	{r7, pc}

0800423e <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value: Byte to be converted
  * @retval Converted byte
  */
static uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 800423e:	b480      	push	{r7}
 8004240:	b085      	sub	sp, #20
 8004242:	af00      	add	r7, sp, #0
 8004244:	4603      	mov	r3, r0
 8004246:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8004248:	2300      	movs	r3, #0
 800424a:	60fb      	str	r3, [r7, #12]

  while (Value >= 10U)
 800424c:	e005      	b.n	800425a <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	3301      	adds	r3, #1
 8004252:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 8004254:	79fb      	ldrb	r3, [r7, #7]
 8004256:	3b0a      	subs	r3, #10
 8004258:	71fb      	strb	r3, [r7, #7]
  while (Value >= 10U)
 800425a:	79fb      	ldrb	r3, [r7, #7]
 800425c:	2b09      	cmp	r3, #9
 800425e:	d8f6      	bhi.n	800424e <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | Value);
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	b2db      	uxtb	r3, r3
 8004264:	011b      	lsls	r3, r3, #4
 8004266:	b2da      	uxtb	r2, r3
 8004268:	79fb      	ldrb	r3, [r7, #7]
 800426a:	4313      	orrs	r3, r2
 800426c:	b2db      	uxtb	r3, r3
}
 800426e:	4618      	mov	r0, r3
 8004270:	3714      	adds	r7, #20
 8004272:	46bd      	mov	sp, r7
 8004274:	bc80      	pop	{r7}
 8004276:	4770      	bx	lr

08004278 <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value: BCD value to be converted
  * @retval Converted word
  */
static uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8004278:	b480      	push	{r7}
 800427a:	b085      	sub	sp, #20
 800427c:	af00      	add	r7, sp, #0
 800427e:	4603      	mov	r3, r0
 8004280:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 8004282:	2300      	movs	r3, #0
 8004284:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10U;
 8004286:	79fb      	ldrb	r3, [r7, #7]
 8004288:	091b      	lsrs	r3, r3, #4
 800428a:	b2db      	uxtb	r3, r3
 800428c:	461a      	mov	r2, r3
 800428e:	4613      	mov	r3, r2
 8004290:	009b      	lsls	r3, r3, #2
 8004292:	4413      	add	r3, r2
 8004294:	005b      	lsls	r3, r3, #1
 8004296:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 8004298:	79fb      	ldrb	r3, [r7, #7]
 800429a:	f003 030f 	and.w	r3, r3, #15
 800429e:	b2da      	uxtb	r2, r3
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	b2db      	uxtb	r3, r3
 80042a4:	4413      	add	r3, r2
 80042a6:	b2db      	uxtb	r3, r3
}
 80042a8:	4618      	mov	r0, r3
 80042aa:	3714      	adds	r7, #20
 80042ac:	46bd      	mov	sp, r7
 80042ae:	bc80      	pop	{r7}
 80042b0:	4770      	bx	lr

080042b2 <RTC_DateUpdate>:
  *                the configuration information for RTC.
  * @param  DayElapsed: Number of days elapsed from last date update
  * @retval None
  */
static void RTC_DateUpdate(RTC_HandleTypeDef *hrtc, uint32_t DayElapsed)
{
 80042b2:	b580      	push	{r7, lr}
 80042b4:	b086      	sub	sp, #24
 80042b6:	af00      	add	r7, sp, #0
 80042b8:	6078      	str	r0, [r7, #4]
 80042ba:	6039      	str	r1, [r7, #0]
  uint32_t year = 0U, month = 0U, day = 0U;
 80042bc:	2300      	movs	r3, #0
 80042be:	617b      	str	r3, [r7, #20]
 80042c0:	2300      	movs	r3, #0
 80042c2:	613b      	str	r3, [r7, #16]
 80042c4:	2300      	movs	r3, #0
 80042c6:	60fb      	str	r3, [r7, #12]
  uint32_t loop = 0U;
 80042c8:	2300      	movs	r3, #0
 80042ca:	60bb      	str	r3, [r7, #8]

  /* Get the current year*/
  year = hrtc->DateToUpdate.Year;
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	7bdb      	ldrb	r3, [r3, #15]
 80042d0:	617b      	str	r3, [r7, #20]

  /* Get the current month and day */
  month = hrtc->DateToUpdate.Month;
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	7b5b      	ldrb	r3, [r3, #13]
 80042d6:	613b      	str	r3, [r7, #16]
  day = hrtc->DateToUpdate.Date;
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	7b9b      	ldrb	r3, [r3, #14]
 80042dc:	60fb      	str	r3, [r7, #12]

  for (loop = 0U; loop < DayElapsed; loop++)
 80042de:	2300      	movs	r3, #0
 80042e0:	60bb      	str	r3, [r7, #8]
 80042e2:	e06f      	b.n	80043c4 <RTC_DateUpdate+0x112>
  {
    if ((month == 1U) || (month == 3U) || (month == 5U) || (month == 7U) || \
 80042e4:	693b      	ldr	r3, [r7, #16]
 80042e6:	2b01      	cmp	r3, #1
 80042e8:	d011      	beq.n	800430e <RTC_DateUpdate+0x5c>
 80042ea:	693b      	ldr	r3, [r7, #16]
 80042ec:	2b03      	cmp	r3, #3
 80042ee:	d00e      	beq.n	800430e <RTC_DateUpdate+0x5c>
 80042f0:	693b      	ldr	r3, [r7, #16]
 80042f2:	2b05      	cmp	r3, #5
 80042f4:	d00b      	beq.n	800430e <RTC_DateUpdate+0x5c>
 80042f6:	693b      	ldr	r3, [r7, #16]
 80042f8:	2b07      	cmp	r3, #7
 80042fa:	d008      	beq.n	800430e <RTC_DateUpdate+0x5c>
 80042fc:	693b      	ldr	r3, [r7, #16]
 80042fe:	2b08      	cmp	r3, #8
 8004300:	d005      	beq.n	800430e <RTC_DateUpdate+0x5c>
        (month == 8U) || (month == 10U) || (month == 12U))
 8004302:	693b      	ldr	r3, [r7, #16]
 8004304:	2b0a      	cmp	r3, #10
 8004306:	d002      	beq.n	800430e <RTC_DateUpdate+0x5c>
 8004308:	693b      	ldr	r3, [r7, #16]
 800430a:	2b0c      	cmp	r3, #12
 800430c:	d117      	bne.n	800433e <RTC_DateUpdate+0x8c>
    {
      if (day < 31U)
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	2b1e      	cmp	r3, #30
 8004312:	d803      	bhi.n	800431c <RTC_DateUpdate+0x6a>
      {
        day++;
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	3301      	adds	r3, #1
 8004318:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 800431a:	e050      	b.n	80043be <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 31 */
      else
      {
        if (month != 12U)
 800431c:	693b      	ldr	r3, [r7, #16]
 800431e:	2b0c      	cmp	r3, #12
 8004320:	d005      	beq.n	800432e <RTC_DateUpdate+0x7c>
        {
          month++;
 8004322:	693b      	ldr	r3, [r7, #16]
 8004324:	3301      	adds	r3, #1
 8004326:	613b      	str	r3, [r7, #16]
          day = 1U;
 8004328:	2301      	movs	r3, #1
 800432a:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 800432c:	e047      	b.n	80043be <RTC_DateUpdate+0x10c>
        }
        /* Date structure member: day = 31 & month =12 */
        else
        {
          month = 1U;
 800432e:	2301      	movs	r3, #1
 8004330:	613b      	str	r3, [r7, #16]
          day = 1U;
 8004332:	2301      	movs	r3, #1
 8004334:	60fb      	str	r3, [r7, #12]
          year++;
 8004336:	697b      	ldr	r3, [r7, #20]
 8004338:	3301      	adds	r3, #1
 800433a:	617b      	str	r3, [r7, #20]
      if (day < 31U)
 800433c:	e03f      	b.n	80043be <RTC_DateUpdate+0x10c>
        }
      }
    }
    else if ((month == 4U) || (month == 6U) || (month == 9U) || (month == 11U))
 800433e:	693b      	ldr	r3, [r7, #16]
 8004340:	2b04      	cmp	r3, #4
 8004342:	d008      	beq.n	8004356 <RTC_DateUpdate+0xa4>
 8004344:	693b      	ldr	r3, [r7, #16]
 8004346:	2b06      	cmp	r3, #6
 8004348:	d005      	beq.n	8004356 <RTC_DateUpdate+0xa4>
 800434a:	693b      	ldr	r3, [r7, #16]
 800434c:	2b09      	cmp	r3, #9
 800434e:	d002      	beq.n	8004356 <RTC_DateUpdate+0xa4>
 8004350:	693b      	ldr	r3, [r7, #16]
 8004352:	2b0b      	cmp	r3, #11
 8004354:	d10c      	bne.n	8004370 <RTC_DateUpdate+0xbe>
    {
      if (day < 30U)
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	2b1d      	cmp	r3, #29
 800435a:	d803      	bhi.n	8004364 <RTC_DateUpdate+0xb2>
      {
        day++;
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	3301      	adds	r3, #1
 8004360:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 8004362:	e02c      	b.n	80043be <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 30 */
      else
      {
        month++;
 8004364:	693b      	ldr	r3, [r7, #16]
 8004366:	3301      	adds	r3, #1
 8004368:	613b      	str	r3, [r7, #16]
        day = 1U;
 800436a:	2301      	movs	r3, #1
 800436c:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 800436e:	e026      	b.n	80043be <RTC_DateUpdate+0x10c>
      }
    }
    else if (month == 2U)
 8004370:	693b      	ldr	r3, [r7, #16]
 8004372:	2b02      	cmp	r3, #2
 8004374:	d123      	bne.n	80043be <RTC_DateUpdate+0x10c>
    {
      if (day < 28U)
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	2b1b      	cmp	r3, #27
 800437a:	d803      	bhi.n	8004384 <RTC_DateUpdate+0xd2>
      {
        day++;
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	3301      	adds	r3, #1
 8004380:	60fb      	str	r3, [r7, #12]
 8004382:	e01c      	b.n	80043be <RTC_DateUpdate+0x10c>
      }
      else if (day == 28U)
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	2b1c      	cmp	r3, #28
 8004388:	d111      	bne.n	80043ae <RTC_DateUpdate+0xfc>
      {
        /* Leap year */
        if (RTC_IsLeapYear(year))
 800438a:	697b      	ldr	r3, [r7, #20]
 800438c:	b29b      	uxth	r3, r3
 800438e:	4618      	mov	r0, r3
 8004390:	f000 f838 	bl	8004404 <RTC_IsLeapYear>
 8004394:	4603      	mov	r3, r0
 8004396:	2b00      	cmp	r3, #0
 8004398:	d003      	beq.n	80043a2 <RTC_DateUpdate+0xf0>
        {
          day++;
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	3301      	adds	r3, #1
 800439e:	60fb      	str	r3, [r7, #12]
 80043a0:	e00d      	b.n	80043be <RTC_DateUpdate+0x10c>
        }
        else
        {
          month++;
 80043a2:	693b      	ldr	r3, [r7, #16]
 80043a4:	3301      	adds	r3, #1
 80043a6:	613b      	str	r3, [r7, #16]
          day = 1U;
 80043a8:	2301      	movs	r3, #1
 80043aa:	60fb      	str	r3, [r7, #12]
 80043ac:	e007      	b.n	80043be <RTC_DateUpdate+0x10c>
        }
      }
      else if (day == 29U)
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	2b1d      	cmp	r3, #29
 80043b2:	d104      	bne.n	80043be <RTC_DateUpdate+0x10c>
      {
        month++;
 80043b4:	693b      	ldr	r3, [r7, #16]
 80043b6:	3301      	adds	r3, #1
 80043b8:	613b      	str	r3, [r7, #16]
        day = 1U;
 80043ba:	2301      	movs	r3, #1
 80043bc:	60fb      	str	r3, [r7, #12]
  for (loop = 0U; loop < DayElapsed; loop++)
 80043be:	68bb      	ldr	r3, [r7, #8]
 80043c0:	3301      	adds	r3, #1
 80043c2:	60bb      	str	r3, [r7, #8]
 80043c4:	68ba      	ldr	r2, [r7, #8]
 80043c6:	683b      	ldr	r3, [r7, #0]
 80043c8:	429a      	cmp	r2, r3
 80043ca:	d38b      	bcc.n	80042e4 <RTC_DateUpdate+0x32>
      }
    }
  }

  /* Update year */
  hrtc->DateToUpdate.Year = year;
 80043cc:	697b      	ldr	r3, [r7, #20]
 80043ce:	b2da      	uxtb	r2, r3
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	73da      	strb	r2, [r3, #15]

  /* Update day and month */
  hrtc->DateToUpdate.Month = month;
 80043d4:	693b      	ldr	r3, [r7, #16]
 80043d6:	b2da      	uxtb	r2, r3
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	735a      	strb	r2, [r3, #13]
  hrtc->DateToUpdate.Date = day;
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	b2da      	uxtb	r2, r3
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	739a      	strb	r2, [r3, #14]

  /* Update day of the week */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(year, month, day);
 80043e4:	693b      	ldr	r3, [r7, #16]
 80043e6:	b2db      	uxtb	r3, r3
 80043e8:	68fa      	ldr	r2, [r7, #12]
 80043ea:	b2d2      	uxtb	r2, r2
 80043ec:	4619      	mov	r1, r3
 80043ee:	6978      	ldr	r0, [r7, #20]
 80043f0:	f000 f83a 	bl	8004468 <RTC_WeekDayNum>
 80043f4:	4603      	mov	r3, r0
 80043f6:	461a      	mov	r2, r3
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	731a      	strb	r2, [r3, #12]
}
 80043fc:	bf00      	nop
 80043fe:	3718      	adds	r7, #24
 8004400:	46bd      	mov	sp, r7
 8004402:	bd80      	pop	{r7, pc}

08004404 <RTC_IsLeapYear>:
  * @param  nYear  year to check
  * @retval 1: leap year
  *         0: not leap year
  */
static uint8_t RTC_IsLeapYear(uint16_t nYear)
{
 8004404:	b480      	push	{r7}
 8004406:	b083      	sub	sp, #12
 8004408:	af00      	add	r7, sp, #0
 800440a:	4603      	mov	r3, r0
 800440c:	80fb      	strh	r3, [r7, #6]
  if ((nYear % 4U) != 0U)
 800440e:	88fb      	ldrh	r3, [r7, #6]
 8004410:	f003 0303 	and.w	r3, r3, #3
 8004414:	b29b      	uxth	r3, r3
 8004416:	2b00      	cmp	r3, #0
 8004418:	d001      	beq.n	800441e <RTC_IsLeapYear+0x1a>
  {
    return 0U;
 800441a:	2300      	movs	r3, #0
 800441c:	e01d      	b.n	800445a <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 100U) != 0U)
 800441e:	88fb      	ldrh	r3, [r7, #6]
 8004420:	4a10      	ldr	r2, [pc, #64]	@ (8004464 <RTC_IsLeapYear+0x60>)
 8004422:	fba2 1203 	umull	r1, r2, r2, r3
 8004426:	0952      	lsrs	r2, r2, #5
 8004428:	2164      	movs	r1, #100	@ 0x64
 800442a:	fb01 f202 	mul.w	r2, r1, r2
 800442e:	1a9b      	subs	r3, r3, r2
 8004430:	b29b      	uxth	r3, r3
 8004432:	2b00      	cmp	r3, #0
 8004434:	d001      	beq.n	800443a <RTC_IsLeapYear+0x36>
  {
    return 1U;
 8004436:	2301      	movs	r3, #1
 8004438:	e00f      	b.n	800445a <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 400U) == 0U)
 800443a:	88fb      	ldrh	r3, [r7, #6]
 800443c:	4a09      	ldr	r2, [pc, #36]	@ (8004464 <RTC_IsLeapYear+0x60>)
 800443e:	fba2 1203 	umull	r1, r2, r2, r3
 8004442:	09d2      	lsrs	r2, r2, #7
 8004444:	f44f 71c8 	mov.w	r1, #400	@ 0x190
 8004448:	fb01 f202 	mul.w	r2, r1, r2
 800444c:	1a9b      	subs	r3, r3, r2
 800444e:	b29b      	uxth	r3, r3
 8004450:	2b00      	cmp	r3, #0
 8004452:	d101      	bne.n	8004458 <RTC_IsLeapYear+0x54>
  {
    return 1U;
 8004454:	2301      	movs	r3, #1
 8004456:	e000      	b.n	800445a <RTC_IsLeapYear+0x56>
  }
  else
  {
    return 0U;
 8004458:	2300      	movs	r3, #0
  }
}
 800445a:	4618      	mov	r0, r3
 800445c:	370c      	adds	r7, #12
 800445e:	46bd      	mov	sp, r7
 8004460:	bc80      	pop	{r7}
 8004462:	4770      	bx	lr
 8004464:	51eb851f 	.word	0x51eb851f

08004468 <RTC_WeekDayNum>:
  *         @arg RTC_WEEKDAY_FRIDAY
  *         @arg RTC_WEEKDAY_SATURDAY
  *         @arg RTC_WEEKDAY_SUNDAY
  */
static uint8_t RTC_WeekDayNum(uint32_t nYear, uint8_t nMonth, uint8_t nDay)
{
 8004468:	b480      	push	{r7}
 800446a:	b085      	sub	sp, #20
 800446c:	af00      	add	r7, sp, #0
 800446e:	6078      	str	r0, [r7, #4]
 8004470:	460b      	mov	r3, r1
 8004472:	70fb      	strb	r3, [r7, #3]
 8004474:	4613      	mov	r3, r2
 8004476:	70bb      	strb	r3, [r7, #2]
  uint32_t year = 0U, weekday = 0U;
 8004478:	2300      	movs	r3, #0
 800447a:	60bb      	str	r3, [r7, #8]
 800447c:	2300      	movs	r3, #0
 800447e:	60fb      	str	r3, [r7, #12]

  year = 2000U + nYear;
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 8004486:	60bb      	str	r3, [r7, #8]

  if (nMonth < 3U)
 8004488:	78fb      	ldrb	r3, [r7, #3]
 800448a:	2b02      	cmp	r3, #2
 800448c:	d82d      	bhi.n	80044ea <RTC_WeekDayNum+0x82>
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [(year-1)/4] - [(year-1)/100] + [(year-1)/400] } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + ((year - 1U) / 4U) - ((year - 1U) / 100U) + ((year - 1U) / 400U)) % 7U;
 800448e:	78fa      	ldrb	r2, [r7, #3]
 8004490:	4613      	mov	r3, r2
 8004492:	005b      	lsls	r3, r3, #1
 8004494:	4413      	add	r3, r2
 8004496:	00db      	lsls	r3, r3, #3
 8004498:	1a9b      	subs	r3, r3, r2
 800449a:	4a2c      	ldr	r2, [pc, #176]	@ (800454c <RTC_WeekDayNum+0xe4>)
 800449c:	fba2 2303 	umull	r2, r3, r2, r3
 80044a0:	085a      	lsrs	r2, r3, #1
 80044a2:	78bb      	ldrb	r3, [r7, #2]
 80044a4:	441a      	add	r2, r3
 80044a6:	68bb      	ldr	r3, [r7, #8]
 80044a8:	441a      	add	r2, r3
 80044aa:	68bb      	ldr	r3, [r7, #8]
 80044ac:	3b01      	subs	r3, #1
 80044ae:	089b      	lsrs	r3, r3, #2
 80044b0:	441a      	add	r2, r3
 80044b2:	68bb      	ldr	r3, [r7, #8]
 80044b4:	3b01      	subs	r3, #1
 80044b6:	4926      	ldr	r1, [pc, #152]	@ (8004550 <RTC_WeekDayNum+0xe8>)
 80044b8:	fba1 1303 	umull	r1, r3, r1, r3
 80044bc:	095b      	lsrs	r3, r3, #5
 80044be:	1ad2      	subs	r2, r2, r3
 80044c0:	68bb      	ldr	r3, [r7, #8]
 80044c2:	3b01      	subs	r3, #1
 80044c4:	4922      	ldr	r1, [pc, #136]	@ (8004550 <RTC_WeekDayNum+0xe8>)
 80044c6:	fba1 1303 	umull	r1, r3, r1, r3
 80044ca:	09db      	lsrs	r3, r3, #7
 80044cc:	4413      	add	r3, r2
 80044ce:	1d1a      	adds	r2, r3, #4
 80044d0:	4b20      	ldr	r3, [pc, #128]	@ (8004554 <RTC_WeekDayNum+0xec>)
 80044d2:	fba3 1302 	umull	r1, r3, r3, r2
 80044d6:	1ad1      	subs	r1, r2, r3
 80044d8:	0849      	lsrs	r1, r1, #1
 80044da:	440b      	add	r3, r1
 80044dc:	0899      	lsrs	r1, r3, #2
 80044de:	460b      	mov	r3, r1
 80044e0:	00db      	lsls	r3, r3, #3
 80044e2:	1a5b      	subs	r3, r3, r1
 80044e4:	1ad3      	subs	r3, r2, r3
 80044e6:	60fb      	str	r3, [r7, #12]
 80044e8:	e029      	b.n	800453e <RTC_WeekDayNum+0xd6>
  }
  else
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [year/4] - [year/100] + [year/400] - 2 } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + (year / 4U) - (year / 100U) + (year / 400U) - 2U) % 7U;
 80044ea:	78fa      	ldrb	r2, [r7, #3]
 80044ec:	4613      	mov	r3, r2
 80044ee:	005b      	lsls	r3, r3, #1
 80044f0:	4413      	add	r3, r2
 80044f2:	00db      	lsls	r3, r3, #3
 80044f4:	1a9b      	subs	r3, r3, r2
 80044f6:	4a15      	ldr	r2, [pc, #84]	@ (800454c <RTC_WeekDayNum+0xe4>)
 80044f8:	fba2 2303 	umull	r2, r3, r2, r3
 80044fc:	085a      	lsrs	r2, r3, #1
 80044fe:	78bb      	ldrb	r3, [r7, #2]
 8004500:	441a      	add	r2, r3
 8004502:	68bb      	ldr	r3, [r7, #8]
 8004504:	441a      	add	r2, r3
 8004506:	68bb      	ldr	r3, [r7, #8]
 8004508:	089b      	lsrs	r3, r3, #2
 800450a:	441a      	add	r2, r3
 800450c:	68bb      	ldr	r3, [r7, #8]
 800450e:	4910      	ldr	r1, [pc, #64]	@ (8004550 <RTC_WeekDayNum+0xe8>)
 8004510:	fba1 1303 	umull	r1, r3, r1, r3
 8004514:	095b      	lsrs	r3, r3, #5
 8004516:	1ad2      	subs	r2, r2, r3
 8004518:	68bb      	ldr	r3, [r7, #8]
 800451a:	490d      	ldr	r1, [pc, #52]	@ (8004550 <RTC_WeekDayNum+0xe8>)
 800451c:	fba1 1303 	umull	r1, r3, r1, r3
 8004520:	09db      	lsrs	r3, r3, #7
 8004522:	4413      	add	r3, r2
 8004524:	1c9a      	adds	r2, r3, #2
 8004526:	4b0b      	ldr	r3, [pc, #44]	@ (8004554 <RTC_WeekDayNum+0xec>)
 8004528:	fba3 1302 	umull	r1, r3, r3, r2
 800452c:	1ad1      	subs	r1, r2, r3
 800452e:	0849      	lsrs	r1, r1, #1
 8004530:	440b      	add	r3, r1
 8004532:	0899      	lsrs	r1, r3, #2
 8004534:	460b      	mov	r3, r1
 8004536:	00db      	lsls	r3, r3, #3
 8004538:	1a5b      	subs	r3, r3, r1
 800453a:	1ad3      	subs	r3, r2, r3
 800453c:	60fb      	str	r3, [r7, #12]
  }

  return (uint8_t)weekday;
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	b2db      	uxtb	r3, r3
}
 8004542:	4618      	mov	r0, r3
 8004544:	3714      	adds	r7, #20
 8004546:	46bd      	mov	sp, r7
 8004548:	bc80      	pop	{r7}
 800454a:	4770      	bx	lr
 800454c:	38e38e39 	.word	0x38e38e39
 8004550:	51eb851f 	.word	0x51eb851f
 8004554:	24924925 	.word	0x24924925

08004558 <HAL_RTCEx_BKUPWrite>:
  *                                 specify the register (depending devices).
  * @param  Data: Data to be written in the specified RTC Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 8004558:	b480      	push	{r7}
 800455a:	b087      	sub	sp, #28
 800455c:	af00      	add	r7, sp, #0
 800455e:	60f8      	str	r0, [r7, #12]
 8004560:	60b9      	str	r1, [r7, #8]
 8004562:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 8004564:	2300      	movs	r3, #0
 8004566:	617b      	str	r3, [r7, #20]
  UNUSED(hrtc);

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t)BKP_BASE;
 8004568:	4b07      	ldr	r3, [pc, #28]	@ (8004588 <HAL_RTCEx_BKUPWrite+0x30>)
 800456a:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 800456c:	68bb      	ldr	r3, [r7, #8]
 800456e:	009b      	lsls	r3, r3, #2
 8004570:	697a      	ldr	r2, [r7, #20]
 8004572:	4413      	add	r3, r2
 8004574:	617b      	str	r3, [r7, #20]

  *(__IO uint32_t *) tmp = (Data & BKP_DR1_D);
 8004576:	697b      	ldr	r3, [r7, #20]
 8004578:	687a      	ldr	r2, [r7, #4]
 800457a:	b292      	uxth	r2, r2
 800457c:	601a      	str	r2, [r3, #0]
}
 800457e:	bf00      	nop
 8004580:	371c      	adds	r7, #28
 8004582:	46bd      	mov	sp, r7
 8004584:	bc80      	pop	{r7}
 8004586:	4770      	bx	lr
 8004588:	40006c00 	.word	0x40006c00

0800458c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800458c:	b580      	push	{r7, lr}
 800458e:	b082      	sub	sp, #8
 8004590:	af00      	add	r7, sp, #0
 8004592:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	2b00      	cmp	r3, #0
 8004598:	d101      	bne.n	800459e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800459a:	2301      	movs	r3, #1
 800459c:	e042      	b.n	8004624 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80045a4:	b2db      	uxtb	r3, r3
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d106      	bne.n	80045b8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	2200      	movs	r2, #0
 80045ae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80045b2:	6878      	ldr	r0, [r7, #4]
 80045b4:	f001 ff4e 	bl	8006454 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	2224      	movs	r2, #36	@ 0x24
 80045bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	68da      	ldr	r2, [r3, #12]
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80045ce:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80045d0:	6878      	ldr	r0, [r7, #4]
 80045d2:	f000 fdb7 	bl	8005144 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	691a      	ldr	r2, [r3, #16]
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80045e4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	695a      	ldr	r2, [r3, #20]
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80045f4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	68da      	ldr	r2, [r3, #12]
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004604:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	2200      	movs	r2, #0
 800460a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	2220      	movs	r2, #32
 8004610:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	2220      	movs	r2, #32
 8004618:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	2200      	movs	r2, #0
 8004620:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004622:	2300      	movs	r3, #0
}
 8004624:	4618      	mov	r0, r3
 8004626:	3708      	adds	r7, #8
 8004628:	46bd      	mov	sp, r7
 800462a:	bd80      	pop	{r7, pc}

0800462c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800462c:	b580      	push	{r7, lr}
 800462e:	b08a      	sub	sp, #40	@ 0x28
 8004630:	af02      	add	r7, sp, #8
 8004632:	60f8      	str	r0, [r7, #12]
 8004634:	60b9      	str	r1, [r7, #8]
 8004636:	603b      	str	r3, [r7, #0]
 8004638:	4613      	mov	r3, r2
 800463a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800463c:	2300      	movs	r3, #0
 800463e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004646:	b2db      	uxtb	r3, r3
 8004648:	2b20      	cmp	r3, #32
 800464a:	d175      	bne.n	8004738 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800464c:	68bb      	ldr	r3, [r7, #8]
 800464e:	2b00      	cmp	r3, #0
 8004650:	d002      	beq.n	8004658 <HAL_UART_Transmit+0x2c>
 8004652:	88fb      	ldrh	r3, [r7, #6]
 8004654:	2b00      	cmp	r3, #0
 8004656:	d101      	bne.n	800465c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004658:	2301      	movs	r3, #1
 800465a:	e06e      	b.n	800473a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	2200      	movs	r2, #0
 8004660:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	2221      	movs	r2, #33	@ 0x21
 8004666:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800466a:	f7fc fb81 	bl	8000d70 <HAL_GetTick>
 800466e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	88fa      	ldrh	r2, [r7, #6]
 8004674:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	88fa      	ldrh	r2, [r7, #6]
 800467a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	689b      	ldr	r3, [r3, #8]
 8004680:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004684:	d108      	bne.n	8004698 <HAL_UART_Transmit+0x6c>
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	691b      	ldr	r3, [r3, #16]
 800468a:	2b00      	cmp	r3, #0
 800468c:	d104      	bne.n	8004698 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800468e:	2300      	movs	r3, #0
 8004690:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004692:	68bb      	ldr	r3, [r7, #8]
 8004694:	61bb      	str	r3, [r7, #24]
 8004696:	e003      	b.n	80046a0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004698:	68bb      	ldr	r3, [r7, #8]
 800469a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800469c:	2300      	movs	r3, #0
 800469e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80046a0:	e02e      	b.n	8004700 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80046a2:	683b      	ldr	r3, [r7, #0]
 80046a4:	9300      	str	r3, [sp, #0]
 80046a6:	697b      	ldr	r3, [r7, #20]
 80046a8:	2200      	movs	r2, #0
 80046aa:	2180      	movs	r1, #128	@ 0x80
 80046ac:	68f8      	ldr	r0, [r7, #12]
 80046ae:	f000 fb1c 	bl	8004cea <UART_WaitOnFlagUntilTimeout>
 80046b2:	4603      	mov	r3, r0
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d005      	beq.n	80046c4 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	2220      	movs	r2, #32
 80046bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80046c0:	2303      	movs	r3, #3
 80046c2:	e03a      	b.n	800473a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80046c4:	69fb      	ldr	r3, [r7, #28]
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d10b      	bne.n	80046e2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80046ca:	69bb      	ldr	r3, [r7, #24]
 80046cc:	881b      	ldrh	r3, [r3, #0]
 80046ce:	461a      	mov	r2, r3
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80046d8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80046da:	69bb      	ldr	r3, [r7, #24]
 80046dc:	3302      	adds	r3, #2
 80046de:	61bb      	str	r3, [r7, #24]
 80046e0:	e007      	b.n	80046f2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80046e2:	69fb      	ldr	r3, [r7, #28]
 80046e4:	781a      	ldrb	r2, [r3, #0]
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80046ec:	69fb      	ldr	r3, [r7, #28]
 80046ee:	3301      	adds	r3, #1
 80046f0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80046f6:	b29b      	uxth	r3, r3
 80046f8:	3b01      	subs	r3, #1
 80046fa:	b29a      	uxth	r2, r3
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004704:	b29b      	uxth	r3, r3
 8004706:	2b00      	cmp	r3, #0
 8004708:	d1cb      	bne.n	80046a2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800470a:	683b      	ldr	r3, [r7, #0]
 800470c:	9300      	str	r3, [sp, #0]
 800470e:	697b      	ldr	r3, [r7, #20]
 8004710:	2200      	movs	r2, #0
 8004712:	2140      	movs	r1, #64	@ 0x40
 8004714:	68f8      	ldr	r0, [r7, #12]
 8004716:	f000 fae8 	bl	8004cea <UART_WaitOnFlagUntilTimeout>
 800471a:	4603      	mov	r3, r0
 800471c:	2b00      	cmp	r3, #0
 800471e:	d005      	beq.n	800472c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	2220      	movs	r2, #32
 8004724:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8004728:	2303      	movs	r3, #3
 800472a:	e006      	b.n	800473a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	2220      	movs	r2, #32
 8004730:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8004734:	2300      	movs	r3, #0
 8004736:	e000      	b.n	800473a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004738:	2302      	movs	r3, #2
  }
}
 800473a:	4618      	mov	r0, r3
 800473c:	3720      	adds	r7, #32
 800473e:	46bd      	mov	sp, r7
 8004740:	bd80      	pop	{r7, pc}

08004742 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004742:	b580      	push	{r7, lr}
 8004744:	b084      	sub	sp, #16
 8004746:	af00      	add	r7, sp, #0
 8004748:	60f8      	str	r0, [r7, #12]
 800474a:	60b9      	str	r1, [r7, #8]
 800474c:	4613      	mov	r3, r2
 800474e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004756:	b2db      	uxtb	r3, r3
 8004758:	2b20      	cmp	r3, #32
 800475a:	d112      	bne.n	8004782 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800475c:	68bb      	ldr	r3, [r7, #8]
 800475e:	2b00      	cmp	r3, #0
 8004760:	d002      	beq.n	8004768 <HAL_UART_Receive_IT+0x26>
 8004762:	88fb      	ldrh	r3, [r7, #6]
 8004764:	2b00      	cmp	r3, #0
 8004766:	d101      	bne.n	800476c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8004768:	2301      	movs	r3, #1
 800476a:	e00b      	b.n	8004784 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	2200      	movs	r2, #0
 8004770:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8004772:	88fb      	ldrh	r3, [r7, #6]
 8004774:	461a      	mov	r2, r3
 8004776:	68b9      	ldr	r1, [r7, #8]
 8004778:	68f8      	ldr	r0, [r7, #12]
 800477a:	f000 fb0f 	bl	8004d9c <UART_Start_Receive_IT>
 800477e:	4603      	mov	r3, r0
 8004780:	e000      	b.n	8004784 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8004782:	2302      	movs	r3, #2
  }
}
 8004784:	4618      	mov	r0, r3
 8004786:	3710      	adds	r7, #16
 8004788:	46bd      	mov	sp, r7
 800478a:	bd80      	pop	{r7, pc}

0800478c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800478c:	b580      	push	{r7, lr}
 800478e:	b0ba      	sub	sp, #232	@ 0xe8
 8004790:	af00      	add	r7, sp, #0
 8004792:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	68db      	ldr	r3, [r3, #12]
 80047a4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	695b      	ldr	r3, [r3, #20]
 80047ae:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80047b2:	2300      	movs	r3, #0
 80047b4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80047b8:	2300      	movs	r3, #0
 80047ba:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80047be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80047c2:	f003 030f 	and.w	r3, r3, #15
 80047c6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80047ca:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d10f      	bne.n	80047f2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80047d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80047d6:	f003 0320 	and.w	r3, r3, #32
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d009      	beq.n	80047f2 <HAL_UART_IRQHandler+0x66>
 80047de:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80047e2:	f003 0320 	and.w	r3, r3, #32
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d003      	beq.n	80047f2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80047ea:	6878      	ldr	r0, [r7, #4]
 80047ec:	f000 fbec 	bl	8004fc8 <UART_Receive_IT>
      return;
 80047f0:	e25b      	b.n	8004caa <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80047f2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	f000 80de 	beq.w	80049b8 <HAL_UART_IRQHandler+0x22c>
 80047fc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004800:	f003 0301 	and.w	r3, r3, #1
 8004804:	2b00      	cmp	r3, #0
 8004806:	d106      	bne.n	8004816 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004808:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800480c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8004810:	2b00      	cmp	r3, #0
 8004812:	f000 80d1 	beq.w	80049b8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004816:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800481a:	f003 0301 	and.w	r3, r3, #1
 800481e:	2b00      	cmp	r3, #0
 8004820:	d00b      	beq.n	800483a <HAL_UART_IRQHandler+0xae>
 8004822:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004826:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800482a:	2b00      	cmp	r3, #0
 800482c:	d005      	beq.n	800483a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004832:	f043 0201 	orr.w	r2, r3, #1
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800483a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800483e:	f003 0304 	and.w	r3, r3, #4
 8004842:	2b00      	cmp	r3, #0
 8004844:	d00b      	beq.n	800485e <HAL_UART_IRQHandler+0xd2>
 8004846:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800484a:	f003 0301 	and.w	r3, r3, #1
 800484e:	2b00      	cmp	r3, #0
 8004850:	d005      	beq.n	800485e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004856:	f043 0202 	orr.w	r2, r3, #2
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800485e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004862:	f003 0302 	and.w	r3, r3, #2
 8004866:	2b00      	cmp	r3, #0
 8004868:	d00b      	beq.n	8004882 <HAL_UART_IRQHandler+0xf6>
 800486a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800486e:	f003 0301 	and.w	r3, r3, #1
 8004872:	2b00      	cmp	r3, #0
 8004874:	d005      	beq.n	8004882 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800487a:	f043 0204 	orr.w	r2, r3, #4
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8004882:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004886:	f003 0308 	and.w	r3, r3, #8
 800488a:	2b00      	cmp	r3, #0
 800488c:	d011      	beq.n	80048b2 <HAL_UART_IRQHandler+0x126>
 800488e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004892:	f003 0320 	and.w	r3, r3, #32
 8004896:	2b00      	cmp	r3, #0
 8004898:	d105      	bne.n	80048a6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800489a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800489e:	f003 0301 	and.w	r3, r3, #1
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d005      	beq.n	80048b2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80048aa:	f043 0208 	orr.w	r2, r3, #8
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	f000 81f2 	beq.w	8004ca0 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80048bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80048c0:	f003 0320 	and.w	r3, r3, #32
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d008      	beq.n	80048da <HAL_UART_IRQHandler+0x14e>
 80048c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80048cc:	f003 0320 	and.w	r3, r3, #32
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d002      	beq.n	80048da <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80048d4:	6878      	ldr	r0, [r7, #4]
 80048d6:	f000 fb77 	bl	8004fc8 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	695b      	ldr	r3, [r3, #20]
 80048e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	bf14      	ite	ne
 80048e8:	2301      	movne	r3, #1
 80048ea:	2300      	moveq	r3, #0
 80048ec:	b2db      	uxtb	r3, r3
 80048ee:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80048f6:	f003 0308 	and.w	r3, r3, #8
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d103      	bne.n	8004906 <HAL_UART_IRQHandler+0x17a>
 80048fe:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004902:	2b00      	cmp	r3, #0
 8004904:	d04f      	beq.n	80049a6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004906:	6878      	ldr	r0, [r7, #4]
 8004908:	f000 fa81 	bl	8004e0e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	695b      	ldr	r3, [r3, #20]
 8004912:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004916:	2b00      	cmp	r3, #0
 8004918:	d041      	beq.n	800499e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	3314      	adds	r3, #20
 8004920:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004924:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004928:	e853 3f00 	ldrex	r3, [r3]
 800492c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8004930:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004934:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004938:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	3314      	adds	r3, #20
 8004942:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004946:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800494a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800494e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8004952:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004956:	e841 2300 	strex	r3, r2, [r1]
 800495a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800495e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004962:	2b00      	cmp	r3, #0
 8004964:	d1d9      	bne.n	800491a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800496a:	2b00      	cmp	r3, #0
 800496c:	d013      	beq.n	8004996 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004972:	4a7e      	ldr	r2, [pc, #504]	@ (8004b6c <HAL_UART_IRQHandler+0x3e0>)
 8004974:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800497a:	4618      	mov	r0, r3
 800497c:	f7fc fb6e 	bl	800105c <HAL_DMA_Abort_IT>
 8004980:	4603      	mov	r3, r0
 8004982:	2b00      	cmp	r3, #0
 8004984:	d016      	beq.n	80049b4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800498a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800498c:	687a      	ldr	r2, [r7, #4]
 800498e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004990:	4610      	mov	r0, r2
 8004992:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004994:	e00e      	b.n	80049b4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004996:	6878      	ldr	r0, [r7, #4]
 8004998:	f000 f993 	bl	8004cc2 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800499c:	e00a      	b.n	80049b4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800499e:	6878      	ldr	r0, [r7, #4]
 80049a0:	f000 f98f 	bl	8004cc2 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80049a4:	e006      	b.n	80049b4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80049a6:	6878      	ldr	r0, [r7, #4]
 80049a8:	f000 f98b 	bl	8004cc2 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	2200      	movs	r2, #0
 80049b0:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80049b2:	e175      	b.n	8004ca0 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80049b4:	bf00      	nop
    return;
 80049b6:	e173      	b.n	8004ca0 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049bc:	2b01      	cmp	r3, #1
 80049be:	f040 814f 	bne.w	8004c60 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80049c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80049c6:	f003 0310 	and.w	r3, r3, #16
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	f000 8148 	beq.w	8004c60 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80049d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80049d4:	f003 0310 	and.w	r3, r3, #16
 80049d8:	2b00      	cmp	r3, #0
 80049da:	f000 8141 	beq.w	8004c60 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80049de:	2300      	movs	r3, #0
 80049e0:	60bb      	str	r3, [r7, #8]
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	60bb      	str	r3, [r7, #8]
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	685b      	ldr	r3, [r3, #4]
 80049f0:	60bb      	str	r3, [r7, #8]
 80049f2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	695b      	ldr	r3, [r3, #20]
 80049fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	f000 80b6 	beq.w	8004b70 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	685b      	ldr	r3, [r3, #4]
 8004a0c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004a10:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	f000 8145 	beq.w	8004ca4 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004a1e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004a22:	429a      	cmp	r2, r3
 8004a24:	f080 813e 	bcs.w	8004ca4 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004a2e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a34:	699b      	ldr	r3, [r3, #24]
 8004a36:	2b20      	cmp	r3, #32
 8004a38:	f000 8088 	beq.w	8004b4c <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	330c      	adds	r3, #12
 8004a42:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a46:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004a4a:	e853 3f00 	ldrex	r3, [r3]
 8004a4e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004a52:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004a56:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004a5a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	330c      	adds	r3, #12
 8004a64:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8004a68:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004a6c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a70:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8004a74:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004a78:	e841 2300 	strex	r3, r2, [r1]
 8004a7c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8004a80:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d1d9      	bne.n	8004a3c <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	3314      	adds	r3, #20
 8004a8e:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a90:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004a92:	e853 3f00 	ldrex	r3, [r3]
 8004a96:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8004a98:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004a9a:	f023 0301 	bic.w	r3, r3, #1
 8004a9e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	3314      	adds	r3, #20
 8004aa8:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004aac:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8004ab0:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ab2:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8004ab4:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004ab8:	e841 2300 	strex	r3, r2, [r1]
 8004abc:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004abe:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d1e1      	bne.n	8004a88 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	3314      	adds	r3, #20
 8004aca:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004acc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004ace:	e853 3f00 	ldrex	r3, [r3]
 8004ad2:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8004ad4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004ad6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004ada:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	3314      	adds	r3, #20
 8004ae4:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8004ae8:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004aea:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004aec:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004aee:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004af0:	e841 2300 	strex	r3, r2, [r1]
 8004af4:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004af6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d1e3      	bne.n	8004ac4 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	2220      	movs	r2, #32
 8004b00:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	2200      	movs	r2, #0
 8004b08:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	330c      	adds	r3, #12
 8004b10:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b12:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004b14:	e853 3f00 	ldrex	r3, [r3]
 8004b18:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004b1a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004b1c:	f023 0310 	bic.w	r3, r3, #16
 8004b20:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	330c      	adds	r3, #12
 8004b2a:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8004b2e:	65ba      	str	r2, [r7, #88]	@ 0x58
 8004b30:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b32:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004b34:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004b36:	e841 2300 	strex	r3, r2, [r1]
 8004b3a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004b3c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d1e3      	bne.n	8004b0a <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b46:	4618      	mov	r0, r3
 8004b48:	f7fc fa4d 	bl	8000fe6 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	2202      	movs	r2, #2
 8004b50:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004b5a:	b29b      	uxth	r3, r3
 8004b5c:	1ad3      	subs	r3, r2, r3
 8004b5e:	b29b      	uxth	r3, r3
 8004b60:	4619      	mov	r1, r3
 8004b62:	6878      	ldr	r0, [r7, #4]
 8004b64:	f000 f8b6 	bl	8004cd4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004b68:	e09c      	b.n	8004ca4 <HAL_UART_IRQHandler+0x518>
 8004b6a:	bf00      	nop
 8004b6c:	08004ed3 	.word	0x08004ed3
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004b78:	b29b      	uxth	r3, r3
 8004b7a:	1ad3      	subs	r3, r2, r3
 8004b7c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004b84:	b29b      	uxth	r3, r3
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	f000 808e 	beq.w	8004ca8 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8004b8c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	f000 8089 	beq.w	8004ca8 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	330c      	adds	r3, #12
 8004b9c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ba0:	e853 3f00 	ldrex	r3, [r3]
 8004ba4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004ba6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004ba8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004bac:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	330c      	adds	r3, #12
 8004bb6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8004bba:	647a      	str	r2, [r7, #68]	@ 0x44
 8004bbc:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bbe:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004bc0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004bc2:	e841 2300 	strex	r3, r2, [r1]
 8004bc6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004bc8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d1e3      	bne.n	8004b96 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	3314      	adds	r3, #20
 8004bd4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bd8:	e853 3f00 	ldrex	r3, [r3]
 8004bdc:	623b      	str	r3, [r7, #32]
   return(result);
 8004bde:	6a3b      	ldr	r3, [r7, #32]
 8004be0:	f023 0301 	bic.w	r3, r3, #1
 8004be4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	3314      	adds	r3, #20
 8004bee:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8004bf2:	633a      	str	r2, [r7, #48]	@ 0x30
 8004bf4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bf6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004bf8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004bfa:	e841 2300 	strex	r3, r2, [r1]
 8004bfe:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004c00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d1e3      	bne.n	8004bce <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	2220      	movs	r2, #32
 8004c0a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	2200      	movs	r2, #0
 8004c12:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	330c      	adds	r3, #12
 8004c1a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c1c:	693b      	ldr	r3, [r7, #16]
 8004c1e:	e853 3f00 	ldrex	r3, [r3]
 8004c22:	60fb      	str	r3, [r7, #12]
   return(result);
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	f023 0310 	bic.w	r3, r3, #16
 8004c2a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	330c      	adds	r3, #12
 8004c34:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8004c38:	61fa      	str	r2, [r7, #28]
 8004c3a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c3c:	69b9      	ldr	r1, [r7, #24]
 8004c3e:	69fa      	ldr	r2, [r7, #28]
 8004c40:	e841 2300 	strex	r3, r2, [r1]
 8004c44:	617b      	str	r3, [r7, #20]
   return(result);
 8004c46:	697b      	ldr	r3, [r7, #20]
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d1e3      	bne.n	8004c14 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	2202      	movs	r2, #2
 8004c50:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004c52:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004c56:	4619      	mov	r1, r3
 8004c58:	6878      	ldr	r0, [r7, #4]
 8004c5a:	f000 f83b 	bl	8004cd4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004c5e:	e023      	b.n	8004ca8 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004c60:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004c64:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d009      	beq.n	8004c80 <HAL_UART_IRQHandler+0x4f4>
 8004c6c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004c70:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d003      	beq.n	8004c80 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8004c78:	6878      	ldr	r0, [r7, #4]
 8004c7a:	f000 f93e 	bl	8004efa <UART_Transmit_IT>
    return;
 8004c7e:	e014      	b.n	8004caa <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004c80:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004c84:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d00e      	beq.n	8004caa <HAL_UART_IRQHandler+0x51e>
 8004c8c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004c90:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d008      	beq.n	8004caa <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8004c98:	6878      	ldr	r0, [r7, #4]
 8004c9a:	f000 f97d 	bl	8004f98 <UART_EndTransmit_IT>
    return;
 8004c9e:	e004      	b.n	8004caa <HAL_UART_IRQHandler+0x51e>
    return;
 8004ca0:	bf00      	nop
 8004ca2:	e002      	b.n	8004caa <HAL_UART_IRQHandler+0x51e>
      return;
 8004ca4:	bf00      	nop
 8004ca6:	e000      	b.n	8004caa <HAL_UART_IRQHandler+0x51e>
      return;
 8004ca8:	bf00      	nop
  }
}
 8004caa:	37e8      	adds	r7, #232	@ 0xe8
 8004cac:	46bd      	mov	sp, r7
 8004cae:	bd80      	pop	{r7, pc}

08004cb0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004cb0:	b480      	push	{r7}
 8004cb2:	b083      	sub	sp, #12
 8004cb4:	af00      	add	r7, sp, #0
 8004cb6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004cb8:	bf00      	nop
 8004cba:	370c      	adds	r7, #12
 8004cbc:	46bd      	mov	sp, r7
 8004cbe:	bc80      	pop	{r7}
 8004cc0:	4770      	bx	lr

08004cc2 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004cc2:	b480      	push	{r7}
 8004cc4:	b083      	sub	sp, #12
 8004cc6:	af00      	add	r7, sp, #0
 8004cc8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004cca:	bf00      	nop
 8004ccc:	370c      	adds	r7, #12
 8004cce:	46bd      	mov	sp, r7
 8004cd0:	bc80      	pop	{r7}
 8004cd2:	4770      	bx	lr

08004cd4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004cd4:	b480      	push	{r7}
 8004cd6:	b083      	sub	sp, #12
 8004cd8:	af00      	add	r7, sp, #0
 8004cda:	6078      	str	r0, [r7, #4]
 8004cdc:	460b      	mov	r3, r1
 8004cde:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004ce0:	bf00      	nop
 8004ce2:	370c      	adds	r7, #12
 8004ce4:	46bd      	mov	sp, r7
 8004ce6:	bc80      	pop	{r7}
 8004ce8:	4770      	bx	lr

08004cea <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004cea:	b580      	push	{r7, lr}
 8004cec:	b086      	sub	sp, #24
 8004cee:	af00      	add	r7, sp, #0
 8004cf0:	60f8      	str	r0, [r7, #12]
 8004cf2:	60b9      	str	r1, [r7, #8]
 8004cf4:	603b      	str	r3, [r7, #0]
 8004cf6:	4613      	mov	r3, r2
 8004cf8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004cfa:	e03b      	b.n	8004d74 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004cfc:	6a3b      	ldr	r3, [r7, #32]
 8004cfe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d02:	d037      	beq.n	8004d74 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004d04:	f7fc f834 	bl	8000d70 <HAL_GetTick>
 8004d08:	4602      	mov	r2, r0
 8004d0a:	683b      	ldr	r3, [r7, #0]
 8004d0c:	1ad3      	subs	r3, r2, r3
 8004d0e:	6a3a      	ldr	r2, [r7, #32]
 8004d10:	429a      	cmp	r2, r3
 8004d12:	d302      	bcc.n	8004d1a <UART_WaitOnFlagUntilTimeout+0x30>
 8004d14:	6a3b      	ldr	r3, [r7, #32]
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d101      	bne.n	8004d1e <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004d1a:	2303      	movs	r3, #3
 8004d1c:	e03a      	b.n	8004d94 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	68db      	ldr	r3, [r3, #12]
 8004d24:	f003 0304 	and.w	r3, r3, #4
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d023      	beq.n	8004d74 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004d2c:	68bb      	ldr	r3, [r7, #8]
 8004d2e:	2b80      	cmp	r3, #128	@ 0x80
 8004d30:	d020      	beq.n	8004d74 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004d32:	68bb      	ldr	r3, [r7, #8]
 8004d34:	2b40      	cmp	r3, #64	@ 0x40
 8004d36:	d01d      	beq.n	8004d74 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	f003 0308 	and.w	r3, r3, #8
 8004d42:	2b08      	cmp	r3, #8
 8004d44:	d116      	bne.n	8004d74 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8004d46:	2300      	movs	r3, #0
 8004d48:	617b      	str	r3, [r7, #20]
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	617b      	str	r3, [r7, #20]
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	685b      	ldr	r3, [r3, #4]
 8004d58:	617b      	str	r3, [r7, #20]
 8004d5a:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004d5c:	68f8      	ldr	r0, [r7, #12]
 8004d5e:	f000 f856 	bl	8004e0e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	2208      	movs	r2, #8
 8004d66:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	2200      	movs	r2, #0
 8004d6c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004d70:	2301      	movs	r3, #1
 8004d72:	e00f      	b.n	8004d94 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	681a      	ldr	r2, [r3, #0]
 8004d7a:	68bb      	ldr	r3, [r7, #8]
 8004d7c:	4013      	ands	r3, r2
 8004d7e:	68ba      	ldr	r2, [r7, #8]
 8004d80:	429a      	cmp	r2, r3
 8004d82:	bf0c      	ite	eq
 8004d84:	2301      	moveq	r3, #1
 8004d86:	2300      	movne	r3, #0
 8004d88:	b2db      	uxtb	r3, r3
 8004d8a:	461a      	mov	r2, r3
 8004d8c:	79fb      	ldrb	r3, [r7, #7]
 8004d8e:	429a      	cmp	r2, r3
 8004d90:	d0b4      	beq.n	8004cfc <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004d92:	2300      	movs	r3, #0
}
 8004d94:	4618      	mov	r0, r3
 8004d96:	3718      	adds	r7, #24
 8004d98:	46bd      	mov	sp, r7
 8004d9a:	bd80      	pop	{r7, pc}

08004d9c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004d9c:	b480      	push	{r7}
 8004d9e:	b085      	sub	sp, #20
 8004da0:	af00      	add	r7, sp, #0
 8004da2:	60f8      	str	r0, [r7, #12]
 8004da4:	60b9      	str	r1, [r7, #8]
 8004da6:	4613      	mov	r3, r2
 8004da8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	68ba      	ldr	r2, [r7, #8]
 8004dae:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	88fa      	ldrh	r2, [r7, #6]
 8004db4:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	88fa      	ldrh	r2, [r7, #6]
 8004dba:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	2200      	movs	r2, #0
 8004dc0:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	2222      	movs	r2, #34	@ 0x22
 8004dc6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	691b      	ldr	r3, [r3, #16]
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d007      	beq.n	8004de2 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	68da      	ldr	r2, [r3, #12]
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004de0:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	695a      	ldr	r2, [r3, #20]
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	f042 0201 	orr.w	r2, r2, #1
 8004df0:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	68da      	ldr	r2, [r3, #12]
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	f042 0220 	orr.w	r2, r2, #32
 8004e00:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8004e02:	2300      	movs	r3, #0
}
 8004e04:	4618      	mov	r0, r3
 8004e06:	3714      	adds	r7, #20
 8004e08:	46bd      	mov	sp, r7
 8004e0a:	bc80      	pop	{r7}
 8004e0c:	4770      	bx	lr

08004e0e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004e0e:	b480      	push	{r7}
 8004e10:	b095      	sub	sp, #84	@ 0x54
 8004e12:	af00      	add	r7, sp, #0
 8004e14:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	330c      	adds	r3, #12
 8004e1c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e1e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004e20:	e853 3f00 	ldrex	r3, [r3]
 8004e24:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004e26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e28:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004e2c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	330c      	adds	r3, #12
 8004e34:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004e36:	643a      	str	r2, [r7, #64]	@ 0x40
 8004e38:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e3a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004e3c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004e3e:	e841 2300 	strex	r3, r2, [r1]
 8004e42:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004e44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d1e5      	bne.n	8004e16 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	3314      	adds	r3, #20
 8004e50:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e52:	6a3b      	ldr	r3, [r7, #32]
 8004e54:	e853 3f00 	ldrex	r3, [r3]
 8004e58:	61fb      	str	r3, [r7, #28]
   return(result);
 8004e5a:	69fb      	ldr	r3, [r7, #28]
 8004e5c:	f023 0301 	bic.w	r3, r3, #1
 8004e60:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	3314      	adds	r3, #20
 8004e68:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004e6a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004e6c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e6e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004e70:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004e72:	e841 2300 	strex	r3, r2, [r1]
 8004e76:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004e78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d1e5      	bne.n	8004e4a <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e82:	2b01      	cmp	r3, #1
 8004e84:	d119      	bne.n	8004eba <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	330c      	adds	r3, #12
 8004e8c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	e853 3f00 	ldrex	r3, [r3]
 8004e94:	60bb      	str	r3, [r7, #8]
   return(result);
 8004e96:	68bb      	ldr	r3, [r7, #8]
 8004e98:	f023 0310 	bic.w	r3, r3, #16
 8004e9c:	647b      	str	r3, [r7, #68]	@ 0x44
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	330c      	adds	r3, #12
 8004ea4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004ea6:	61ba      	str	r2, [r7, #24]
 8004ea8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004eaa:	6979      	ldr	r1, [r7, #20]
 8004eac:	69ba      	ldr	r2, [r7, #24]
 8004eae:	e841 2300 	strex	r3, r2, [r1]
 8004eb2:	613b      	str	r3, [r7, #16]
   return(result);
 8004eb4:	693b      	ldr	r3, [r7, #16]
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d1e5      	bne.n	8004e86 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	2220      	movs	r2, #32
 8004ebe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	2200      	movs	r2, #0
 8004ec6:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004ec8:	bf00      	nop
 8004eca:	3754      	adds	r7, #84	@ 0x54
 8004ecc:	46bd      	mov	sp, r7
 8004ece:	bc80      	pop	{r7}
 8004ed0:	4770      	bx	lr

08004ed2 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004ed2:	b580      	push	{r7, lr}
 8004ed4:	b084      	sub	sp, #16
 8004ed6:	af00      	add	r7, sp, #0
 8004ed8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ede:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	2200      	movs	r2, #0
 8004ee4:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	2200      	movs	r2, #0
 8004eea:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004eec:	68f8      	ldr	r0, [r7, #12]
 8004eee:	f7ff fee8 	bl	8004cc2 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004ef2:	bf00      	nop
 8004ef4:	3710      	adds	r7, #16
 8004ef6:	46bd      	mov	sp, r7
 8004ef8:	bd80      	pop	{r7, pc}

08004efa <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004efa:	b480      	push	{r7}
 8004efc:	b085      	sub	sp, #20
 8004efe:	af00      	add	r7, sp, #0
 8004f00:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004f08:	b2db      	uxtb	r3, r3
 8004f0a:	2b21      	cmp	r3, #33	@ 0x21
 8004f0c:	d13e      	bne.n	8004f8c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	689b      	ldr	r3, [r3, #8]
 8004f12:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004f16:	d114      	bne.n	8004f42 <UART_Transmit_IT+0x48>
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	691b      	ldr	r3, [r3, #16]
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d110      	bne.n	8004f42 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	6a1b      	ldr	r3, [r3, #32]
 8004f24:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	881b      	ldrh	r3, [r3, #0]
 8004f2a:	461a      	mov	r2, r3
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004f34:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	6a1b      	ldr	r3, [r3, #32]
 8004f3a:	1c9a      	adds	r2, r3, #2
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	621a      	str	r2, [r3, #32]
 8004f40:	e008      	b.n	8004f54 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	6a1b      	ldr	r3, [r3, #32]
 8004f46:	1c59      	adds	r1, r3, #1
 8004f48:	687a      	ldr	r2, [r7, #4]
 8004f4a:	6211      	str	r1, [r2, #32]
 8004f4c:	781a      	ldrb	r2, [r3, #0]
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004f58:	b29b      	uxth	r3, r3
 8004f5a:	3b01      	subs	r3, #1
 8004f5c:	b29b      	uxth	r3, r3
 8004f5e:	687a      	ldr	r2, [r7, #4]
 8004f60:	4619      	mov	r1, r3
 8004f62:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d10f      	bne.n	8004f88 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	68da      	ldr	r2, [r3, #12]
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004f76:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	68da      	ldr	r2, [r3, #12]
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004f86:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004f88:	2300      	movs	r3, #0
 8004f8a:	e000      	b.n	8004f8e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004f8c:	2302      	movs	r3, #2
  }
}
 8004f8e:	4618      	mov	r0, r3
 8004f90:	3714      	adds	r7, #20
 8004f92:	46bd      	mov	sp, r7
 8004f94:	bc80      	pop	{r7}
 8004f96:	4770      	bx	lr

08004f98 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004f98:	b580      	push	{r7, lr}
 8004f9a:	b082      	sub	sp, #8
 8004f9c:	af00      	add	r7, sp, #0
 8004f9e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	68da      	ldr	r2, [r3, #12]
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004fae:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	2220      	movs	r2, #32
 8004fb4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004fb8:	6878      	ldr	r0, [r7, #4]
 8004fba:	f7ff fe79 	bl	8004cb0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004fbe:	2300      	movs	r3, #0
}
 8004fc0:	4618      	mov	r0, r3
 8004fc2:	3708      	adds	r7, #8
 8004fc4:	46bd      	mov	sp, r7
 8004fc6:	bd80      	pop	{r7, pc}

08004fc8 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004fc8:	b580      	push	{r7, lr}
 8004fca:	b08c      	sub	sp, #48	@ 0x30
 8004fcc:	af00      	add	r7, sp, #0
 8004fce:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004fd6:	b2db      	uxtb	r3, r3
 8004fd8:	2b22      	cmp	r3, #34	@ 0x22
 8004fda:	f040 80ae 	bne.w	800513a <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	689b      	ldr	r3, [r3, #8]
 8004fe2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004fe6:	d117      	bne.n	8005018 <UART_Receive_IT+0x50>
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	691b      	ldr	r3, [r3, #16]
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d113      	bne.n	8005018 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8004ff0:	2300      	movs	r3, #0
 8004ff2:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ff8:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	685b      	ldr	r3, [r3, #4]
 8005000:	b29b      	uxth	r3, r3
 8005002:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005006:	b29a      	uxth	r2, r3
 8005008:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800500a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005010:	1c9a      	adds	r2, r3, #2
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	629a      	str	r2, [r3, #40]	@ 0x28
 8005016:	e026      	b.n	8005066 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800501c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 800501e:	2300      	movs	r3, #0
 8005020:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	689b      	ldr	r3, [r3, #8]
 8005026:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800502a:	d007      	beq.n	800503c <UART_Receive_IT+0x74>
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	689b      	ldr	r3, [r3, #8]
 8005030:	2b00      	cmp	r3, #0
 8005032:	d10a      	bne.n	800504a <UART_Receive_IT+0x82>
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	691b      	ldr	r3, [r3, #16]
 8005038:	2b00      	cmp	r3, #0
 800503a:	d106      	bne.n	800504a <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	685b      	ldr	r3, [r3, #4]
 8005042:	b2da      	uxtb	r2, r3
 8005044:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005046:	701a      	strb	r2, [r3, #0]
 8005048:	e008      	b.n	800505c <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	685b      	ldr	r3, [r3, #4]
 8005050:	b2db      	uxtb	r3, r3
 8005052:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005056:	b2da      	uxtb	r2, r3
 8005058:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800505a:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005060:	1c5a      	adds	r2, r3, #1
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800506a:	b29b      	uxth	r3, r3
 800506c:	3b01      	subs	r3, #1
 800506e:	b29b      	uxth	r3, r3
 8005070:	687a      	ldr	r2, [r7, #4]
 8005072:	4619      	mov	r1, r3
 8005074:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8005076:	2b00      	cmp	r3, #0
 8005078:	d15d      	bne.n	8005136 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	68da      	ldr	r2, [r3, #12]
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	f022 0220 	bic.w	r2, r2, #32
 8005088:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	68da      	ldr	r2, [r3, #12]
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005098:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	695a      	ldr	r2, [r3, #20]
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	f022 0201 	bic.w	r2, r2, #1
 80050a8:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	2220      	movs	r2, #32
 80050ae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	2200      	movs	r2, #0
 80050b6:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050bc:	2b01      	cmp	r3, #1
 80050be:	d135      	bne.n	800512c <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	2200      	movs	r2, #0
 80050c4:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	330c      	adds	r3, #12
 80050cc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050ce:	697b      	ldr	r3, [r7, #20]
 80050d0:	e853 3f00 	ldrex	r3, [r3]
 80050d4:	613b      	str	r3, [r7, #16]
   return(result);
 80050d6:	693b      	ldr	r3, [r7, #16]
 80050d8:	f023 0310 	bic.w	r3, r3, #16
 80050dc:	627b      	str	r3, [r7, #36]	@ 0x24
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	330c      	adds	r3, #12
 80050e4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80050e6:	623a      	str	r2, [r7, #32]
 80050e8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050ea:	69f9      	ldr	r1, [r7, #28]
 80050ec:	6a3a      	ldr	r2, [r7, #32]
 80050ee:	e841 2300 	strex	r3, r2, [r1]
 80050f2:	61bb      	str	r3, [r7, #24]
   return(result);
 80050f4:	69bb      	ldr	r3, [r7, #24]
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d1e5      	bne.n	80050c6 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	f003 0310 	and.w	r3, r3, #16
 8005104:	2b10      	cmp	r3, #16
 8005106:	d10a      	bne.n	800511e <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005108:	2300      	movs	r3, #0
 800510a:	60fb      	str	r3, [r7, #12]
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	60fb      	str	r3, [r7, #12]
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	685b      	ldr	r3, [r3, #4]
 800511a:	60fb      	str	r3, [r7, #12]
 800511c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005122:	4619      	mov	r1, r3
 8005124:	6878      	ldr	r0, [r7, #4]
 8005126:	f7ff fdd5 	bl	8004cd4 <HAL_UARTEx_RxEventCallback>
 800512a:	e002      	b.n	8005132 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800512c:	6878      	ldr	r0, [r7, #4]
 800512e:	f000 fa1b 	bl	8005568 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005132:	2300      	movs	r3, #0
 8005134:	e002      	b.n	800513c <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8005136:	2300      	movs	r3, #0
 8005138:	e000      	b.n	800513c <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800513a:	2302      	movs	r3, #2
  }
}
 800513c:	4618      	mov	r0, r3
 800513e:	3730      	adds	r7, #48	@ 0x30
 8005140:	46bd      	mov	sp, r7
 8005142:	bd80      	pop	{r7, pc}

08005144 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005144:	b580      	push	{r7, lr}
 8005146:	b084      	sub	sp, #16
 8005148:	af00      	add	r7, sp, #0
 800514a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	691b      	ldr	r3, [r3, #16]
 8005152:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	68da      	ldr	r2, [r3, #12]
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	430a      	orrs	r2, r1
 8005160:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	689a      	ldr	r2, [r3, #8]
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	691b      	ldr	r3, [r3, #16]
 800516a:	431a      	orrs	r2, r3
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	695b      	ldr	r3, [r3, #20]
 8005170:	4313      	orrs	r3, r2
 8005172:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	68db      	ldr	r3, [r3, #12]
 800517a:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 800517e:	f023 030c 	bic.w	r3, r3, #12
 8005182:	687a      	ldr	r2, [r7, #4]
 8005184:	6812      	ldr	r2, [r2, #0]
 8005186:	68b9      	ldr	r1, [r7, #8]
 8005188:	430b      	orrs	r3, r1
 800518a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	695b      	ldr	r3, [r3, #20]
 8005192:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	699a      	ldr	r2, [r3, #24]
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	430a      	orrs	r2, r1
 80051a0:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	4a2c      	ldr	r2, [pc, #176]	@ (8005258 <UART_SetConfig+0x114>)
 80051a8:	4293      	cmp	r3, r2
 80051aa:	d103      	bne.n	80051b4 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80051ac:	f7fe fa5c 	bl	8003668 <HAL_RCC_GetPCLK2Freq>
 80051b0:	60f8      	str	r0, [r7, #12]
 80051b2:	e002      	b.n	80051ba <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80051b4:	f7fe fa44 	bl	8003640 <HAL_RCC_GetPCLK1Freq>
 80051b8:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80051ba:	68fa      	ldr	r2, [r7, #12]
 80051bc:	4613      	mov	r3, r2
 80051be:	009b      	lsls	r3, r3, #2
 80051c0:	4413      	add	r3, r2
 80051c2:	009a      	lsls	r2, r3, #2
 80051c4:	441a      	add	r2, r3
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	685b      	ldr	r3, [r3, #4]
 80051ca:	009b      	lsls	r3, r3, #2
 80051cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80051d0:	4a22      	ldr	r2, [pc, #136]	@ (800525c <UART_SetConfig+0x118>)
 80051d2:	fba2 2303 	umull	r2, r3, r2, r3
 80051d6:	095b      	lsrs	r3, r3, #5
 80051d8:	0119      	lsls	r1, r3, #4
 80051da:	68fa      	ldr	r2, [r7, #12]
 80051dc:	4613      	mov	r3, r2
 80051de:	009b      	lsls	r3, r3, #2
 80051e0:	4413      	add	r3, r2
 80051e2:	009a      	lsls	r2, r3, #2
 80051e4:	441a      	add	r2, r3
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	685b      	ldr	r3, [r3, #4]
 80051ea:	009b      	lsls	r3, r3, #2
 80051ec:	fbb2 f2f3 	udiv	r2, r2, r3
 80051f0:	4b1a      	ldr	r3, [pc, #104]	@ (800525c <UART_SetConfig+0x118>)
 80051f2:	fba3 0302 	umull	r0, r3, r3, r2
 80051f6:	095b      	lsrs	r3, r3, #5
 80051f8:	2064      	movs	r0, #100	@ 0x64
 80051fa:	fb00 f303 	mul.w	r3, r0, r3
 80051fe:	1ad3      	subs	r3, r2, r3
 8005200:	011b      	lsls	r3, r3, #4
 8005202:	3332      	adds	r3, #50	@ 0x32
 8005204:	4a15      	ldr	r2, [pc, #84]	@ (800525c <UART_SetConfig+0x118>)
 8005206:	fba2 2303 	umull	r2, r3, r2, r3
 800520a:	095b      	lsrs	r3, r3, #5
 800520c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005210:	4419      	add	r1, r3
 8005212:	68fa      	ldr	r2, [r7, #12]
 8005214:	4613      	mov	r3, r2
 8005216:	009b      	lsls	r3, r3, #2
 8005218:	4413      	add	r3, r2
 800521a:	009a      	lsls	r2, r3, #2
 800521c:	441a      	add	r2, r3
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	685b      	ldr	r3, [r3, #4]
 8005222:	009b      	lsls	r3, r3, #2
 8005224:	fbb2 f2f3 	udiv	r2, r2, r3
 8005228:	4b0c      	ldr	r3, [pc, #48]	@ (800525c <UART_SetConfig+0x118>)
 800522a:	fba3 0302 	umull	r0, r3, r3, r2
 800522e:	095b      	lsrs	r3, r3, #5
 8005230:	2064      	movs	r0, #100	@ 0x64
 8005232:	fb00 f303 	mul.w	r3, r0, r3
 8005236:	1ad3      	subs	r3, r2, r3
 8005238:	011b      	lsls	r3, r3, #4
 800523a:	3332      	adds	r3, #50	@ 0x32
 800523c:	4a07      	ldr	r2, [pc, #28]	@ (800525c <UART_SetConfig+0x118>)
 800523e:	fba2 2303 	umull	r2, r3, r2, r3
 8005242:	095b      	lsrs	r3, r3, #5
 8005244:	f003 020f 	and.w	r2, r3, #15
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	440a      	add	r2, r1
 800524e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8005250:	bf00      	nop
 8005252:	3710      	adds	r7, #16
 8005254:	46bd      	mov	sp, r7
 8005256:	bd80      	pop	{r7, pc}
 8005258:	40013800 	.word	0x40013800
 800525c:	51eb851f 	.word	0x51eb851f

08005260 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8005260:	b580      	push	{r7, lr}
 8005262:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8005264:	f7fb fd2c 	bl	8000cc0 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8005268:	f000 f82a 	bl	80052c0 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800526c:	f000 f94e 	bl	800550c <MX_GPIO_Init>
  MX_I2C1_Init();
 8005270:	f000 f880 	bl	8005374 <MX_I2C1_Init>
  MX_RTC_Init();
 8005274:	f000 f8ac 	bl	80053d0 <MX_RTC_Init>
  MX_USART1_UART_Init();
 8005278:	f000 f8f4 	bl	8005464 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 800527c:	f000 f91c 	bl	80054b8 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  // Initialize MAX30102 and SSD1306
  ssd1306_Init();
 8005280:	f000 fe4a 	bl	8005f18 <ssd1306_Init>
  configure_MAX30102();
 8005284:	f000 fc00 	bl	8005a88 <configure_MAX30102>
  configure_MPU6050();
 8005288:	f000 fde8 	bl	8005e5c <configure_MPU6050>
  HAL_UART_Receive_IT(&huart1, uart_rx_buf, 1);  // Start first receive
 800528c:	2201      	movs	r2, #1
 800528e:	4908      	ldr	r1, [pc, #32]	@ (80052b0 <main+0x50>)
 8005290:	4808      	ldr	r0, [pc, #32]	@ (80052b4 <main+0x54>)
 8005292:	f7ff fa56 	bl	8004742 <HAL_UART_Receive_IT>
  HAL_UART_Transmit(&huart2, (uint8_t*)"Ready\n", 6, 100);  // Test message
 8005296:	2364      	movs	r3, #100	@ 0x64
 8005298:	2206      	movs	r2, #6
 800529a:	4907      	ldr	r1, [pc, #28]	@ (80052b8 <main+0x58>)
 800529c:	4807      	ldr	r0, [pc, #28]	@ (80052bc <main+0x5c>)
 800529e:	f7ff f9c5 	bl	800462c <HAL_UART_Transmit>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
    while (1)
    {
    	render_time();
 80052a2:	f001 fb3f 	bl	8006924 <render_time>
        HAL_Delay(100);
 80052a6:	2064      	movs	r0, #100	@ 0x64
 80052a8:	f7fb fd6c 	bl	8000d84 <HAL_Delay>
    	render_time();
 80052ac:	bf00      	nop
 80052ae:	e7f8      	b.n	80052a2 <main+0x42>
 80052b0:	20000878 	.word	0x20000878
 80052b4:	2000025c 	.word	0x2000025c
 80052b8:	0800b0a8 	.word	0x0800b0a8
 80052bc:	200002a4 	.word	0x200002a4

080052c0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80052c0:	b580      	push	{r7, lr}
 80052c2:	b094      	sub	sp, #80	@ 0x50
 80052c4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80052c6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80052ca:	2228      	movs	r2, #40	@ 0x28
 80052cc:	2100      	movs	r1, #0
 80052ce:	4618      	mov	r0, r3
 80052d0:	f002 fbc5 	bl	8007a5e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80052d4:	f107 0314 	add.w	r3, r7, #20
 80052d8:	2200      	movs	r2, #0
 80052da:	601a      	str	r2, [r3, #0]
 80052dc:	605a      	str	r2, [r3, #4]
 80052de:	609a      	str	r2, [r3, #8]
 80052e0:	60da      	str	r2, [r3, #12]
 80052e2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80052e4:	1d3b      	adds	r3, r7, #4
 80052e6:	2200      	movs	r2, #0
 80052e8:	601a      	str	r2, [r3, #0]
 80052ea:	605a      	str	r2, [r3, #4]
 80052ec:	609a      	str	r2, [r3, #8]
 80052ee:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 80052f0:	230a      	movs	r3, #10
 80052f2:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80052f4:	2301      	movs	r3, #1
 80052f6:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80052f8:	2310      	movs	r3, #16
 80052fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80052fc:	2301      	movs	r3, #1
 80052fe:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8005300:	2302      	movs	r3, #2
 8005302:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8005304:	2300      	movs	r3, #0
 8005306:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8005308:	f44f 1360 	mov.w	r3, #3670016	@ 0x380000
 800530c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800530e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8005312:	4618      	mov	r0, r3
 8005314:	f7fd fdca 	bl	8002eac <HAL_RCC_OscConfig>
 8005318:	4603      	mov	r3, r0
 800531a:	2b00      	cmp	r3, #0
 800531c:	d001      	beq.n	8005322 <SystemClock_Config+0x62>
  {
    Error_Handler();
 800531e:	f000 f985 	bl	800562c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8005322:	230f      	movs	r3, #15
 8005324:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8005326:	2302      	movs	r3, #2
 8005328:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800532a:	2300      	movs	r3, #0
 800532c:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800532e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005332:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8005334:	2300      	movs	r3, #0
 8005336:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8005338:	f107 0314 	add.w	r3, r7, #20
 800533c:	2102      	movs	r1, #2
 800533e:	4618      	mov	r0, r3
 8005340:	f7fe f836 	bl	80033b0 <HAL_RCC_ClockConfig>
 8005344:	4603      	mov	r3, r0
 8005346:	2b00      	cmp	r3, #0
 8005348:	d001      	beq.n	800534e <SystemClock_Config+0x8e>
  {
    Error_Handler();
 800534a:	f000 f96f 	bl	800562c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 800534e:	2301      	movs	r3, #1
 8005350:	607b      	str	r3, [r7, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8005352:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005356:	60bb      	str	r3, [r7, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005358:	1d3b      	adds	r3, r7, #4
 800535a:	4618      	mov	r0, r3
 800535c:	f7fe f9b6 	bl	80036cc <HAL_RCCEx_PeriphCLKConfig>
 8005360:	4603      	mov	r3, r0
 8005362:	2b00      	cmp	r3, #0
 8005364:	d001      	beq.n	800536a <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8005366:	f000 f961 	bl	800562c <Error_Handler>
  }
}
 800536a:	bf00      	nop
 800536c:	3750      	adds	r7, #80	@ 0x50
 800536e:	46bd      	mov	sp, r7
 8005370:	bd80      	pop	{r7, pc}
	...

08005374 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8005374:	b580      	push	{r7, lr}
 8005376:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_Init 0 */
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */
  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8005378:	4b12      	ldr	r3, [pc, #72]	@ (80053c4 <MX_I2C1_Init+0x50>)
 800537a:	4a13      	ldr	r2, [pc, #76]	@ (80053c8 <MX_I2C1_Init+0x54>)
 800537c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 800537e:	4b11      	ldr	r3, [pc, #68]	@ (80053c4 <MX_I2C1_Init+0x50>)
 8005380:	4a12      	ldr	r2, [pc, #72]	@ (80053cc <MX_I2C1_Init+0x58>)
 8005382:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8005384:	4b0f      	ldr	r3, [pc, #60]	@ (80053c4 <MX_I2C1_Init+0x50>)
 8005386:	2200      	movs	r2, #0
 8005388:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800538a:	4b0e      	ldr	r3, [pc, #56]	@ (80053c4 <MX_I2C1_Init+0x50>)
 800538c:	2200      	movs	r2, #0
 800538e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8005390:	4b0c      	ldr	r3, [pc, #48]	@ (80053c4 <MX_I2C1_Init+0x50>)
 8005392:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8005396:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8005398:	4b0a      	ldr	r3, [pc, #40]	@ (80053c4 <MX_I2C1_Init+0x50>)
 800539a:	2200      	movs	r2, #0
 800539c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800539e:	4b09      	ldr	r3, [pc, #36]	@ (80053c4 <MX_I2C1_Init+0x50>)
 80053a0:	2200      	movs	r2, #0
 80053a2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80053a4:	4b07      	ldr	r3, [pc, #28]	@ (80053c4 <MX_I2C1_Init+0x50>)
 80053a6:	2200      	movs	r2, #0
 80053a8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80053aa:	4b06      	ldr	r3, [pc, #24]	@ (80053c4 <MX_I2C1_Init+0x50>)
 80053ac:	2200      	movs	r2, #0
 80053ae:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80053b0:	4804      	ldr	r0, [pc, #16]	@ (80053c4 <MX_I2C1_Init+0x50>)
 80053b2:	f7fc f84f 	bl	8001454 <HAL_I2C_Init>
 80053b6:	4603      	mov	r3, r0
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d001      	beq.n	80053c0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80053bc:	f000 f936 	bl	800562c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */
  /* USER CODE END I2C1_Init 2 */

}
 80053c0:	bf00      	nop
 80053c2:	bd80      	pop	{r7, pc}
 80053c4:	200001f4 	.word	0x200001f4
 80053c8:	40005400 	.word	0x40005400
 80053cc:	00061a80 	.word	0x00061a80

080053d0 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80053d0:	b580      	push	{r7, lr}
 80053d2:	b082      	sub	sp, #8
 80053d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80053d6:	1d3b      	adds	r3, r7, #4
 80053d8:	2100      	movs	r1, #0
 80053da:	460a      	mov	r2, r1
 80053dc:	801a      	strh	r2, [r3, #0]
 80053de:	460a      	mov	r2, r1
 80053e0:	709a      	strb	r2, [r3, #2]
  RTC_DateTypeDef DateToUpdate = {0};
 80053e2:	2300      	movs	r3, #0
 80053e4:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80053e6:	4b1d      	ldr	r3, [pc, #116]	@ (800545c <MX_RTC_Init+0x8c>)
 80053e8:	4a1d      	ldr	r2, [pc, #116]	@ (8005460 <MX_RTC_Init+0x90>)
 80053ea:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_AUTO_1_SECOND;
 80053ec:	4b1b      	ldr	r3, [pc, #108]	@ (800545c <MX_RTC_Init+0x8c>)
 80053ee:	f04f 32ff 	mov.w	r2, #4294967295
 80053f2:	605a      	str	r2, [r3, #4]
  hrtc.Init.OutPut = RTC_OUTPUTSOURCE_ALARM;
 80053f4:	4b19      	ldr	r3, [pc, #100]	@ (800545c <MX_RTC_Init+0x8c>)
 80053f6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80053fa:	609a      	str	r2, [r3, #8]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80053fc:	4817      	ldr	r0, [pc, #92]	@ (800545c <MX_RTC_Init+0x8c>)
 80053fe:	f7fe fad1 	bl	80039a4 <HAL_RTC_Init>
 8005402:	4603      	mov	r3, r0
 8005404:	2b00      	cmp	r3, #0
 8005406:	d001      	beq.n	800540c <MX_RTC_Init+0x3c>
  {
    Error_Handler();
 8005408:	f000 f910 	bl	800562c <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0;
 800540c:	2300      	movs	r3, #0
 800540e:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0;
 8005410:	2300      	movs	r3, #0
 8005412:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0;
 8005414:	2300      	movs	r3, #0
 8005416:	71bb      	strb	r3, [r7, #6]

  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8005418:	1d3b      	adds	r3, r7, #4
 800541a:	2200      	movs	r2, #0
 800541c:	4619      	mov	r1, r3
 800541e:	480f      	ldr	r0, [pc, #60]	@ (800545c <MX_RTC_Init+0x8c>)
 8005420:	f7fe fb4c 	bl	8003abc <HAL_RTC_SetTime>
 8005424:	4603      	mov	r3, r0
 8005426:	2b00      	cmp	r3, #0
 8005428:	d001      	beq.n	800542e <MX_RTC_Init+0x5e>
  {
    Error_Handler();
 800542a:	f000 f8ff 	bl	800562c <Error_Handler>
  }
  DateToUpdate.WeekDay = RTC_WEEKDAY_MONDAY;
 800542e:	2301      	movs	r3, #1
 8005430:	703b      	strb	r3, [r7, #0]
  DateToUpdate.Month = RTC_MONTH_JANUARY;
 8005432:	2301      	movs	r3, #1
 8005434:	707b      	strb	r3, [r7, #1]
  DateToUpdate.Date = 1;
 8005436:	2301      	movs	r3, #1
 8005438:	70bb      	strb	r3, [r7, #2]
  DateToUpdate.Year = 0;
 800543a:	2300      	movs	r3, #0
 800543c:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &DateToUpdate, RTC_FORMAT_BIN) != HAL_OK)
 800543e:	463b      	mov	r3, r7
 8005440:	2200      	movs	r2, #0
 8005442:	4619      	mov	r1, r3
 8005444:	4805      	ldr	r0, [pc, #20]	@ (800545c <MX_RTC_Init+0x8c>)
 8005446:	f7fe fca9 	bl	8003d9c <HAL_RTC_SetDate>
 800544a:	4603      	mov	r3, r0
 800544c:	2b00      	cmp	r3, #0
 800544e:	d001      	beq.n	8005454 <MX_RTC_Init+0x84>
  {
    Error_Handler();
 8005450:	f000 f8ec 	bl	800562c <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8005454:	bf00      	nop
 8005456:	3708      	adds	r7, #8
 8005458:	46bd      	mov	sp, r7
 800545a:	bd80      	pop	{r7, pc}
 800545c:	20000248 	.word	0x20000248
 8005460:	40002800 	.word	0x40002800

08005464 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8005464:	b580      	push	{r7, lr}
 8005466:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8005468:	4b11      	ldr	r3, [pc, #68]	@ (80054b0 <MX_USART1_UART_Init+0x4c>)
 800546a:	4a12      	ldr	r2, [pc, #72]	@ (80054b4 <MX_USART1_UART_Init+0x50>)
 800546c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 57600;
 800546e:	4b10      	ldr	r3, [pc, #64]	@ (80054b0 <MX_USART1_UART_Init+0x4c>)
 8005470:	f44f 4261 	mov.w	r2, #57600	@ 0xe100
 8005474:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8005476:	4b0e      	ldr	r3, [pc, #56]	@ (80054b0 <MX_USART1_UART_Init+0x4c>)
 8005478:	2200      	movs	r2, #0
 800547a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800547c:	4b0c      	ldr	r3, [pc, #48]	@ (80054b0 <MX_USART1_UART_Init+0x4c>)
 800547e:	2200      	movs	r2, #0
 8005480:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8005482:	4b0b      	ldr	r3, [pc, #44]	@ (80054b0 <MX_USART1_UART_Init+0x4c>)
 8005484:	2200      	movs	r2, #0
 8005486:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8005488:	4b09      	ldr	r3, [pc, #36]	@ (80054b0 <MX_USART1_UART_Init+0x4c>)
 800548a:	220c      	movs	r2, #12
 800548c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800548e:	4b08      	ldr	r3, [pc, #32]	@ (80054b0 <MX_USART1_UART_Init+0x4c>)
 8005490:	2200      	movs	r2, #0
 8005492:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8005494:	4b06      	ldr	r3, [pc, #24]	@ (80054b0 <MX_USART1_UART_Init+0x4c>)
 8005496:	2200      	movs	r2, #0
 8005498:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800549a:	4805      	ldr	r0, [pc, #20]	@ (80054b0 <MX_USART1_UART_Init+0x4c>)
 800549c:	f7ff f876 	bl	800458c <HAL_UART_Init>
 80054a0:	4603      	mov	r3, r0
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d001      	beq.n	80054aa <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80054a6:	f000 f8c1 	bl	800562c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80054aa:	bf00      	nop
 80054ac:	bd80      	pop	{r7, pc}
 80054ae:	bf00      	nop
 80054b0:	2000025c 	.word	0x2000025c
 80054b4:	40013800 	.word	0x40013800

080054b8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80054b8:	b580      	push	{r7, lr}
 80054ba:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80054bc:	4b11      	ldr	r3, [pc, #68]	@ (8005504 <MX_USART2_UART_Init+0x4c>)
 80054be:	4a12      	ldr	r2, [pc, #72]	@ (8005508 <MX_USART2_UART_Init+0x50>)
 80054c0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 57600;
 80054c2:	4b10      	ldr	r3, [pc, #64]	@ (8005504 <MX_USART2_UART_Init+0x4c>)
 80054c4:	f44f 4261 	mov.w	r2, #57600	@ 0xe100
 80054c8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80054ca:	4b0e      	ldr	r3, [pc, #56]	@ (8005504 <MX_USART2_UART_Init+0x4c>)
 80054cc:	2200      	movs	r2, #0
 80054ce:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80054d0:	4b0c      	ldr	r3, [pc, #48]	@ (8005504 <MX_USART2_UART_Init+0x4c>)
 80054d2:	2200      	movs	r2, #0
 80054d4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80054d6:	4b0b      	ldr	r3, [pc, #44]	@ (8005504 <MX_USART2_UART_Init+0x4c>)
 80054d8:	2200      	movs	r2, #0
 80054da:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80054dc:	4b09      	ldr	r3, [pc, #36]	@ (8005504 <MX_USART2_UART_Init+0x4c>)
 80054de:	220c      	movs	r2, #12
 80054e0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80054e2:	4b08      	ldr	r3, [pc, #32]	@ (8005504 <MX_USART2_UART_Init+0x4c>)
 80054e4:	2200      	movs	r2, #0
 80054e6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80054e8:	4b06      	ldr	r3, [pc, #24]	@ (8005504 <MX_USART2_UART_Init+0x4c>)
 80054ea:	2200      	movs	r2, #0
 80054ec:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80054ee:	4805      	ldr	r0, [pc, #20]	@ (8005504 <MX_USART2_UART_Init+0x4c>)
 80054f0:	f7ff f84c 	bl	800458c <HAL_UART_Init>
 80054f4:	4603      	mov	r3, r0
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d001      	beq.n	80054fe <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80054fa:	f000 f897 	bl	800562c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80054fe:	bf00      	nop
 8005500:	bd80      	pop	{r7, pc}
 8005502:	bf00      	nop
 8005504:	200002a4 	.word	0x200002a4
 8005508:	40004400 	.word	0x40004400

0800550c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800550c:	b480      	push	{r7}
 800550e:	b085      	sub	sp, #20
 8005510:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8005512:	4b14      	ldr	r3, [pc, #80]	@ (8005564 <MX_GPIO_Init+0x58>)
 8005514:	699b      	ldr	r3, [r3, #24]
 8005516:	4a13      	ldr	r2, [pc, #76]	@ (8005564 <MX_GPIO_Init+0x58>)
 8005518:	f043 0310 	orr.w	r3, r3, #16
 800551c:	6193      	str	r3, [r2, #24]
 800551e:	4b11      	ldr	r3, [pc, #68]	@ (8005564 <MX_GPIO_Init+0x58>)
 8005520:	699b      	ldr	r3, [r3, #24]
 8005522:	f003 0310 	and.w	r3, r3, #16
 8005526:	60fb      	str	r3, [r7, #12]
 8005528:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800552a:	4b0e      	ldr	r3, [pc, #56]	@ (8005564 <MX_GPIO_Init+0x58>)
 800552c:	699b      	ldr	r3, [r3, #24]
 800552e:	4a0d      	ldr	r2, [pc, #52]	@ (8005564 <MX_GPIO_Init+0x58>)
 8005530:	f043 0304 	orr.w	r3, r3, #4
 8005534:	6193      	str	r3, [r2, #24]
 8005536:	4b0b      	ldr	r3, [pc, #44]	@ (8005564 <MX_GPIO_Init+0x58>)
 8005538:	699b      	ldr	r3, [r3, #24]
 800553a:	f003 0304 	and.w	r3, r3, #4
 800553e:	60bb      	str	r3, [r7, #8]
 8005540:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8005542:	4b08      	ldr	r3, [pc, #32]	@ (8005564 <MX_GPIO_Init+0x58>)
 8005544:	699b      	ldr	r3, [r3, #24]
 8005546:	4a07      	ldr	r2, [pc, #28]	@ (8005564 <MX_GPIO_Init+0x58>)
 8005548:	f043 0308 	orr.w	r3, r3, #8
 800554c:	6193      	str	r3, [r2, #24]
 800554e:	4b05      	ldr	r3, [pc, #20]	@ (8005564 <MX_GPIO_Init+0x58>)
 8005550:	699b      	ldr	r3, [r3, #24]
 8005552:	f003 0308 	and.w	r3, r3, #8
 8005556:	607b      	str	r3, [r7, #4]
 8005558:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 800555a:	bf00      	nop
 800555c:	3714      	adds	r7, #20
 800555e:	46bd      	mov	sp, r7
 8005560:	bc80      	pop	{r7}
 8005562:	4770      	bx	lr
 8005564:	40021000 	.word	0x40021000

08005568 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8005568:	b580      	push	{r7, lr}
 800556a:	b082      	sub	sp, #8
 800556c:	af00      	add	r7, sp, #0
 800556e:	6078      	str	r0, [r7, #4]
	 if (huart->Instance == USART1) {
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	4a25      	ldr	r2, [pc, #148]	@ (800560c <HAL_UART_RxCpltCallback+0xa4>)
 8005576:	4293      	cmp	r3, r2
 8005578:	d144      	bne.n	8005604 <HAL_UART_RxCpltCallback+0x9c>
		 // Echo back for debugging (optional)
	        if (uart_rx_buf[0] == '\n') {
 800557a:	4b25      	ldr	r3, [pc, #148]	@ (8005610 <HAL_UART_RxCpltCallback+0xa8>)
 800557c:	781b      	ldrb	r3, [r3, #0]
 800557e:	2b0a      	cmp	r3, #10
 8005580:	d124      	bne.n	80055cc <HAL_UART_RxCpltCallback+0x64>
	            // Only store if we're expecting more data
	            if (toFill < 7) {
 8005582:	4b24      	ldr	r3, [pc, #144]	@ (8005614 <HAL_UART_RxCpltCallback+0xac>)
 8005584:	781b      	ldrb	r3, [r3, #0]
 8005586:	2b06      	cmp	r3, #6
 8005588:	d837      	bhi.n	80055fa <HAL_UART_RxCpltCallback+0x92>
	                hhmmss[toFill] = prevNum;
 800558a:	4b22      	ldr	r3, [pc, #136]	@ (8005614 <HAL_UART_RxCpltCallback+0xac>)
 800558c:	781b      	ldrb	r3, [r3, #0]
 800558e:	461a      	mov	r2, r3
 8005590:	4b21      	ldr	r3, [pc, #132]	@ (8005618 <HAL_UART_RxCpltCallback+0xb0>)
 8005592:	7819      	ldrb	r1, [r3, #0]
 8005594:	4b21      	ldr	r3, [pc, #132]	@ (800561c <HAL_UART_RxCpltCallback+0xb4>)
 8005596:	5499      	strb	r1, [r3, r2]
	                HAL_UART_Transmit(&huart2, &hhmmss[6], 1, 10);
 8005598:	230a      	movs	r3, #10
 800559a:	2201      	movs	r2, #1
 800559c:	4920      	ldr	r1, [pc, #128]	@ (8005620 <HAL_UART_RxCpltCallback+0xb8>)
 800559e:	4821      	ldr	r0, [pc, #132]	@ (8005624 <HAL_UART_RxCpltCallback+0xbc>)
 80055a0:	f7ff f844 	bl	800462c <HAL_UART_Transmit>
	                toFill++;
 80055a4:	4b1b      	ldr	r3, [pc, #108]	@ (8005614 <HAL_UART_RxCpltCallback+0xac>)
 80055a6:	781b      	ldrb	r3, [r3, #0]
 80055a8:	3301      	adds	r3, #1
 80055aa:	b2da      	uxtb	r2, r3
 80055ac:	4b19      	ldr	r3, [pc, #100]	@ (8005614 <HAL_UART_RxCpltCallback+0xac>)
 80055ae:	701a      	strb	r2, [r3, #0]
	                prevNum = 0;
 80055b0:	4b19      	ldr	r3, [pc, #100]	@ (8005618 <HAL_UART_RxCpltCallback+0xb0>)
 80055b2:	2200      	movs	r2, #0
 80055b4:	701a      	strb	r2, [r3, #0]
	                if (toFill == 7) {
 80055b6:	4b17      	ldr	r3, [pc, #92]	@ (8005614 <HAL_UART_RxCpltCallback+0xac>)
 80055b8:	781b      	ldrb	r3, [r3, #0]
 80055ba:	2b07      	cmp	r3, #7
 80055bc:	d11d      	bne.n	80055fa <HAL_UART_RxCpltCallback+0x92>
	                	parseTime(hhmmss);
 80055be:	4817      	ldr	r0, [pc, #92]	@ (800561c <HAL_UART_RxCpltCallback+0xb4>)
 80055c0:	f001 f97e 	bl	80068c0 <parseTime>
	                	toFill = 0;
 80055c4:	4b13      	ldr	r3, [pc, #76]	@ (8005614 <HAL_UART_RxCpltCallback+0xac>)
 80055c6:	2200      	movs	r2, #0
 80055c8:	701a      	strb	r2, [r3, #0]
 80055ca:	e016      	b.n	80055fa <HAL_UART_RxCpltCallback+0x92>
	                }
	            }
	        }
	        else if (uart_rx_buf[0] >= '0' && uart_rx_buf[0] <= '9') {
 80055cc:	4b10      	ldr	r3, [pc, #64]	@ (8005610 <HAL_UART_RxCpltCallback+0xa8>)
 80055ce:	781b      	ldrb	r3, [r3, #0]
 80055d0:	2b2f      	cmp	r3, #47	@ 0x2f
 80055d2:	d912      	bls.n	80055fa <HAL_UART_RxCpltCallback+0x92>
 80055d4:	4b0e      	ldr	r3, [pc, #56]	@ (8005610 <HAL_UART_RxCpltCallback+0xa8>)
 80055d6:	781b      	ldrb	r3, [r3, #0]
 80055d8:	2b39      	cmp	r3, #57	@ 0x39
 80055da:	d80e      	bhi.n	80055fa <HAL_UART_RxCpltCallback+0x92>
	            prevNum = prevNum * 10 + (uart_rx_buf[0] - '0');
 80055dc:	4b0e      	ldr	r3, [pc, #56]	@ (8005618 <HAL_UART_RxCpltCallback+0xb0>)
 80055de:	781b      	ldrb	r3, [r3, #0]
 80055e0:	461a      	mov	r2, r3
 80055e2:	0092      	lsls	r2, r2, #2
 80055e4:	4413      	add	r3, r2
 80055e6:	005b      	lsls	r3, r3, #1
 80055e8:	b2da      	uxtb	r2, r3
 80055ea:	4b09      	ldr	r3, [pc, #36]	@ (8005610 <HAL_UART_RxCpltCallback+0xa8>)
 80055ec:	781b      	ldrb	r3, [r3, #0]
 80055ee:	4413      	add	r3, r2
 80055f0:	b2db      	uxtb	r3, r3
 80055f2:	3b30      	subs	r3, #48	@ 0x30
 80055f4:	b2da      	uxtb	r2, r3
 80055f6:	4b08      	ldr	r3, [pc, #32]	@ (8005618 <HAL_UART_RxCpltCallback+0xb0>)
 80055f8:	701a      	strb	r2, [r3, #0]
	        }

	        // Always restart UART receive
	        HAL_UART_Receive_IT(&huart1, uart_rx_buf, 1);
 80055fa:	2201      	movs	r2, #1
 80055fc:	4904      	ldr	r1, [pc, #16]	@ (8005610 <HAL_UART_RxCpltCallback+0xa8>)
 80055fe:	480a      	ldr	r0, [pc, #40]	@ (8005628 <HAL_UART_RxCpltCallback+0xc0>)
 8005600:	f7ff f89f 	bl	8004742 <HAL_UART_Receive_IT>

	    }
}
 8005604:	bf00      	nop
 8005606:	3708      	adds	r7, #8
 8005608:	46bd      	mov	sp, r7
 800560a:	bd80      	pop	{r7, pc}
 800560c:	40013800 	.word	0x40013800
 8005610:	20000878 	.word	0x20000878
 8005614:	20000885 	.word	0x20000885
 8005618:	20000886 	.word	0x20000886
 800561c:	2000087c 	.word	0x2000087c
 8005620:	20000882 	.word	0x20000882
 8005624:	200002a4 	.word	0x200002a4
 8005628:	2000025c 	.word	0x2000025c

0800562c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800562c:	b480      	push	{r7}
 800562e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8005630:	b672      	cpsid	i
}
 8005632:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8005634:	bf00      	nop
 8005636:	e7fd      	b.n	8005634 <Error_Handler+0x8>

08005638 <max30102_init>:
 *
 * @param obj Pointer to max30102_t object instance.
 * @param hi2c Pointer to I2C object handle
 */
void max30102_init(max30102_t *obj, I2C_HandleTypeDef *hi2c)
{
 8005638:	b580      	push	{r7, lr}
 800563a:	b082      	sub	sp, #8
 800563c:	af00      	add	r7, sp, #0
 800563e:	6078      	str	r0, [r7, #4]
 8005640:	6039      	str	r1, [r7, #0]
    obj->_ui2c = hi2c;
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	683a      	ldr	r2, [r7, #0]
 8005646:	601a      	str	r2, [r3, #0]
    obj->_interrupt_flag = 0;
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	2200      	movs	r2, #0
 800564c:	f883 2104 	strb.w	r2, [r3, #260]	@ 0x104
    memset(obj->_ir_samples, 0, MAX30102_SAMPLE_LEN_MAX * sizeof(uint32_t));
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	3304      	adds	r3, #4
 8005654:	2280      	movs	r2, #128	@ 0x80
 8005656:	2100      	movs	r1, #0
 8005658:	4618      	mov	r0, r3
 800565a:	f002 fa00 	bl	8007a5e <memset>
    memset(obj->_red_samples, 0, MAX30102_SAMPLE_LEN_MAX * sizeof(uint32_t));
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	3384      	adds	r3, #132	@ 0x84
 8005662:	2280      	movs	r2, #128	@ 0x80
 8005664:	2100      	movs	r1, #0
 8005666:	4618      	mov	r0, r3
 8005668:	f002 f9f9 	bl	8007a5e <memset>
}
 800566c:	bf00      	nop
 800566e:	3708      	adds	r7, #8
 8005670:	46bd      	mov	sp, r7
 8005672:	bd80      	pop	{r7, pc}

08005674 <max30102_write>:
 * @param reg Register address to write to.
 * @param buf Pointer containing the bytes to write.
 * @param buflen Number of bytes to write.
 */
void max30102_write(max30102_t *obj, uint8_t reg, uint8_t *buf, uint16_t buflen)
{
 8005674:	b580      	push	{r7, lr}
 8005676:	b088      	sub	sp, #32
 8005678:	af02      	add	r7, sp, #8
 800567a:	60f8      	str	r0, [r7, #12]
 800567c:	607a      	str	r2, [r7, #4]
 800567e:	461a      	mov	r2, r3
 8005680:	460b      	mov	r3, r1
 8005682:	72fb      	strb	r3, [r7, #11]
 8005684:	4613      	mov	r3, r2
 8005686:	813b      	strh	r3, [r7, #8]
    uint8_t *payload = (uint8_t *)malloc((buflen + 1) * sizeof(uint8_t));
 8005688:	893b      	ldrh	r3, [r7, #8]
 800568a:	3301      	adds	r3, #1
 800568c:	4618      	mov	r0, r3
 800568e:	f001 f99d 	bl	80069cc <malloc>
 8005692:	4603      	mov	r3, r0
 8005694:	617b      	str	r3, [r7, #20]
    *payload = reg;
 8005696:	697b      	ldr	r3, [r7, #20]
 8005698:	7afa      	ldrb	r2, [r7, #11]
 800569a:	701a      	strb	r2, [r3, #0]
    if (buf != NULL && buflen != 0)
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d009      	beq.n	80056b6 <max30102_write+0x42>
 80056a2:	893b      	ldrh	r3, [r7, #8]
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d006      	beq.n	80056b6 <max30102_write+0x42>
        memcpy(payload + 1, buf, buflen);
 80056a8:	697b      	ldr	r3, [r7, #20]
 80056aa:	3301      	adds	r3, #1
 80056ac:	893a      	ldrh	r2, [r7, #8]
 80056ae:	6879      	ldr	r1, [r7, #4]
 80056b0:	4618      	mov	r0, r3
 80056b2:	f002 fa72 	bl	8007b9a <memcpy>
    HAL_I2C_Master_Transmit(obj->_ui2c, MAX30102_I2C_ADDR << 1, payload, buflen + 1, MAX30102_I2C_TIMEOUT);
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	6818      	ldr	r0, [r3, #0]
 80056ba:	893b      	ldrh	r3, [r7, #8]
 80056bc:	3301      	adds	r3, #1
 80056be:	b29b      	uxth	r3, r3
 80056c0:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80056c4:	9200      	str	r2, [sp, #0]
 80056c6:	697a      	ldr	r2, [r7, #20]
 80056c8:	21ae      	movs	r1, #174	@ 0xae
 80056ca:	f7fc f807 	bl	80016dc <HAL_I2C_Master_Transmit>
    free(payload);
 80056ce:	6978      	ldr	r0, [r7, #20]
 80056d0:	f001 f984 	bl	80069dc <free>
}
 80056d4:	bf00      	nop
 80056d6:	3718      	adds	r7, #24
 80056d8:	46bd      	mov	sp, r7
 80056da:	bd80      	pop	{r7, pc}

080056dc <max30102_read>:
 * @param reg Register address to read from.
 * @param buf Pointer to the array to write to.
 * @param buflen Number of bytes to read.
 */
void max30102_read(max30102_t *obj, uint8_t reg, uint8_t *buf, uint16_t buflen)
{
 80056dc:	b580      	push	{r7, lr}
 80056de:	b088      	sub	sp, #32
 80056e0:	af02      	add	r7, sp, #8
 80056e2:	60f8      	str	r0, [r7, #12]
 80056e4:	607a      	str	r2, [r7, #4]
 80056e6:	461a      	mov	r2, r3
 80056e8:	460b      	mov	r3, r1
 80056ea:	72fb      	strb	r3, [r7, #11]
 80056ec:	4613      	mov	r3, r2
 80056ee:	813b      	strh	r3, [r7, #8]
    uint8_t reg_addr = reg;
 80056f0:	7afb      	ldrb	r3, [r7, #11]
 80056f2:	75fb      	strb	r3, [r7, #23]
    HAL_I2C_Master_Transmit(obj->_ui2c, MAX30102_I2C_ADDR << 1, &reg_addr, 1, MAX30102_I2C_TIMEOUT);
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	6818      	ldr	r0, [r3, #0]
 80056f8:	f107 0217 	add.w	r2, r7, #23
 80056fc:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005700:	9300      	str	r3, [sp, #0]
 8005702:	2301      	movs	r3, #1
 8005704:	21ae      	movs	r1, #174	@ 0xae
 8005706:	f7fb ffe9 	bl	80016dc <HAL_I2C_Master_Transmit>
    HAL_I2C_Master_Receive(obj->_ui2c, MAX30102_I2C_ADDR << 1, buf, buflen, MAX30102_I2C_TIMEOUT);
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	6818      	ldr	r0, [r3, #0]
 800570e:	893b      	ldrh	r3, [r7, #8]
 8005710:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8005714:	9200      	str	r2, [sp, #0]
 8005716:	687a      	ldr	r2, [r7, #4]
 8005718:	21ae      	movs	r1, #174	@ 0xae
 800571a:	f7fc f8dd 	bl	80018d8 <HAL_I2C_Master_Receive>
}
 800571e:	bf00      	nop
 8005720:	3718      	adds	r7, #24
 8005722:	46bd      	mov	sp, r7
 8005724:	bd80      	pop	{r7, pc}

08005726 <max30102_reset>:
 * @brief Reset the sensor.
 *
 * @param obj Pointer to max30102_t object instance.
 */
void max30102_reset(max30102_t *obj)
{
 8005726:	b580      	push	{r7, lr}
 8005728:	b084      	sub	sp, #16
 800572a:	af00      	add	r7, sp, #0
 800572c:	6078      	str	r0, [r7, #4]
    uint8_t val = 0x40;
 800572e:	2340      	movs	r3, #64	@ 0x40
 8005730:	73fb      	strb	r3, [r7, #15]
    max30102_write(obj, MAX30102_MODE_CONFIG, &val, 1);
 8005732:	f107 020f 	add.w	r2, r7, #15
 8005736:	2301      	movs	r3, #1
 8005738:	2109      	movs	r1, #9
 800573a:	6878      	ldr	r0, [r7, #4]
 800573c:	f7ff ff9a 	bl	8005674 <max30102_write>
}
 8005740:	bf00      	nop
 8005742:	3710      	adds	r7, #16
 8005744:	46bd      	mov	sp, r7
 8005746:	bd80      	pop	{r7, pc}

08005748 <max30102_set_a_full>:
 *
 * @param obj Pointer to max30102_t object instance.
 * @param enable Enable (1) or disable (0).
 */
void max30102_set_a_full(max30102_t *obj, uint8_t enable)
{
 8005748:	b580      	push	{r7, lr}
 800574a:	b084      	sub	sp, #16
 800574c:	af00      	add	r7, sp, #0
 800574e:	6078      	str	r0, [r7, #4]
 8005750:	460b      	mov	r3, r1
 8005752:	70fb      	strb	r3, [r7, #3]
    uint8_t reg = 0;
 8005754:	2300      	movs	r3, #0
 8005756:	73fb      	strb	r3, [r7, #15]
    max30102_read(obj, MAX30102_INTERRUPT_ENABLE_1, &reg, 1);
 8005758:	f107 020f 	add.w	r2, r7, #15
 800575c:	2301      	movs	r3, #1
 800575e:	2102      	movs	r1, #2
 8005760:	6878      	ldr	r0, [r7, #4]
 8005762:	f7ff ffbb 	bl	80056dc <max30102_read>
    reg &= ~(0x01 << MAX30102_INTERRUPT_A_FULL);
 8005766:	7bfb      	ldrb	r3, [r7, #15]
 8005768:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800576c:	b2db      	uxtb	r3, r3
 800576e:	73fb      	strb	r3, [r7, #15]
    reg |= ((enable & 0x01) << MAX30102_INTERRUPT_A_FULL);
 8005770:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005774:	01db      	lsls	r3, r3, #7
 8005776:	b25a      	sxtb	r2, r3
 8005778:	7bfb      	ldrb	r3, [r7, #15]
 800577a:	b25b      	sxtb	r3, r3
 800577c:	4313      	orrs	r3, r2
 800577e:	b25b      	sxtb	r3, r3
 8005780:	b2db      	uxtb	r3, r3
 8005782:	73fb      	strb	r3, [r7, #15]
    max30102_write(obj, MAX30102_INTERRUPT_ENABLE_1, &reg, 1);
 8005784:	f107 020f 	add.w	r2, r7, #15
 8005788:	2301      	movs	r3, #1
 800578a:	2102      	movs	r1, #2
 800578c:	6878      	ldr	r0, [r7, #4]
 800578e:	f7ff ff71 	bl	8005674 <max30102_write>
}
 8005792:	bf00      	nop
 8005794:	3710      	adds	r7, #16
 8005796:	46bd      	mov	sp, r7
 8005798:	bd80      	pop	{r7, pc}

0800579a <max30102_set_ppg_rdy>:
 *
 * @param obj Pointer to max30102_t object instance.
 * @param enable Enable (1) or disable (0).
 */
void max30102_set_ppg_rdy(max30102_t *obj, uint8_t enable)
{
 800579a:	b580      	push	{r7, lr}
 800579c:	b084      	sub	sp, #16
 800579e:	af00      	add	r7, sp, #0
 80057a0:	6078      	str	r0, [r7, #4]
 80057a2:	460b      	mov	r3, r1
 80057a4:	70fb      	strb	r3, [r7, #3]
    uint8_t reg = 0;
 80057a6:	2300      	movs	r3, #0
 80057a8:	73fb      	strb	r3, [r7, #15]
    max30102_read(obj, MAX30102_INTERRUPT_ENABLE_1, &reg, 1);
 80057aa:	f107 020f 	add.w	r2, r7, #15
 80057ae:	2301      	movs	r3, #1
 80057b0:	2102      	movs	r1, #2
 80057b2:	6878      	ldr	r0, [r7, #4]
 80057b4:	f7ff ff92 	bl	80056dc <max30102_read>
    reg &= ~(0x01 << MAX30102_INTERRUPT_PPG_RDY);
 80057b8:	7bfb      	ldrb	r3, [r7, #15]
 80057ba:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80057be:	b2db      	uxtb	r3, r3
 80057c0:	73fb      	strb	r3, [r7, #15]
    reg |= ((enable & 0x01) << MAX30102_INTERRUPT_PPG_RDY);
 80057c2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80057c6:	019b      	lsls	r3, r3, #6
 80057c8:	b25b      	sxtb	r3, r3
 80057ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80057ce:	b25a      	sxtb	r2, r3
 80057d0:	7bfb      	ldrb	r3, [r7, #15]
 80057d2:	b25b      	sxtb	r3, r3
 80057d4:	4313      	orrs	r3, r2
 80057d6:	b25b      	sxtb	r3, r3
 80057d8:	b2db      	uxtb	r3, r3
 80057da:	73fb      	strb	r3, [r7, #15]
    max30102_write(obj, MAX30102_INTERRUPT_ENABLE_1, &reg, 1);
 80057dc:	f107 020f 	add.w	r2, r7, #15
 80057e0:	2301      	movs	r3, #1
 80057e2:	2102      	movs	r1, #2
 80057e4:	6878      	ldr	r0, [r7, #4]
 80057e6:	f7ff ff45 	bl	8005674 <max30102_write>
}
 80057ea:	bf00      	nop
 80057ec:	3710      	adds	r7, #16
 80057ee:	46bd      	mov	sp, r7
 80057f0:	bd80      	pop	{r7, pc}

080057f2 <max30102_set_mode>:
 *
 * @param obj Pointer to max30102_t object instance.
 * @param mode Measurement mode enum (max30102_mode_t).
 */
void max30102_set_mode(max30102_t *obj, max30102_mode_t mode)
{
 80057f2:	b580      	push	{r7, lr}
 80057f4:	b084      	sub	sp, #16
 80057f6:	af00      	add	r7, sp, #0
 80057f8:	6078      	str	r0, [r7, #4]
 80057fa:	460b      	mov	r3, r1
 80057fc:	70fb      	strb	r3, [r7, #3]
    uint8_t config;
    max30102_read(obj, MAX30102_MODE_CONFIG, &config, 1);
 80057fe:	f107 020f 	add.w	r2, r7, #15
 8005802:	2301      	movs	r3, #1
 8005804:	2109      	movs	r1, #9
 8005806:	6878      	ldr	r0, [r7, #4]
 8005808:	f7ff ff68 	bl	80056dc <max30102_read>
    config = (config & 0xf8) | mode;
 800580c:	7bfb      	ldrb	r3, [r7, #15]
 800580e:	b25b      	sxtb	r3, r3
 8005810:	f023 0307 	bic.w	r3, r3, #7
 8005814:	b25a      	sxtb	r2, r3
 8005816:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800581a:	4313      	orrs	r3, r2
 800581c:	b25b      	sxtb	r3, r3
 800581e:	b2db      	uxtb	r3, r3
 8005820:	73fb      	strb	r3, [r7, #15]
    max30102_write(obj, MAX30102_MODE_CONFIG, &config, 1);
 8005822:	f107 020f 	add.w	r2, r7, #15
 8005826:	2301      	movs	r3, #1
 8005828:	2109      	movs	r1, #9
 800582a:	6878      	ldr	r0, [r7, #4]
 800582c:	f7ff ff22 	bl	8005674 <max30102_write>
    max30102_clear_fifo(obj);
 8005830:	6878      	ldr	r0, [r7, #4]
 8005832:	f000 f909 	bl	8005a48 <max30102_clear_fifo>
}
 8005836:	bf00      	nop
 8005838:	3710      	adds	r7, #16
 800583a:	46bd      	mov	sp, r7
 800583c:	bd80      	pop	{r7, pc}

0800583e <max30102_set_sampling_rate>:
 *
 * @param obj Pointer to max30102_t object instance.
 * @param sr Sampling rate enum (max30102_spo2_st_t).
 */
void max30102_set_sampling_rate(max30102_t *obj, max30102_sr_t sr)
{
 800583e:	b580      	push	{r7, lr}
 8005840:	b084      	sub	sp, #16
 8005842:	af00      	add	r7, sp, #0
 8005844:	6078      	str	r0, [r7, #4]
 8005846:	460b      	mov	r3, r1
 8005848:	70fb      	strb	r3, [r7, #3]
    uint8_t config;
    max30102_read(obj, MAX30102_SPO2_CONFIG, &config, 1);
 800584a:	f107 020f 	add.w	r2, r7, #15
 800584e:	2301      	movs	r3, #1
 8005850:	210a      	movs	r1, #10
 8005852:	6878      	ldr	r0, [r7, #4]
 8005854:	f7ff ff42 	bl	80056dc <max30102_read>
    config = (config & 0x63) | (sr << MAX30102_SPO2_SR);
 8005858:	7bfb      	ldrb	r3, [r7, #15]
 800585a:	b25b      	sxtb	r3, r3
 800585c:	f003 0363 	and.w	r3, r3, #99	@ 0x63
 8005860:	b25a      	sxtb	r2, r3
 8005862:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005866:	009b      	lsls	r3, r3, #2
 8005868:	b25b      	sxtb	r3, r3
 800586a:	4313      	orrs	r3, r2
 800586c:	b25b      	sxtb	r3, r3
 800586e:	b2db      	uxtb	r3, r3
 8005870:	73fb      	strb	r3, [r7, #15]
    max30102_write(obj, MAX30102_SPO2_CONFIG, &config, 1);
 8005872:	f107 020f 	add.w	r2, r7, #15
 8005876:	2301      	movs	r3, #1
 8005878:	210a      	movs	r1, #10
 800587a:	6878      	ldr	r0, [r7, #4]
 800587c:	f7ff fefa 	bl	8005674 <max30102_write>
}
 8005880:	bf00      	nop
 8005882:	3710      	adds	r7, #16
 8005884:	46bd      	mov	sp, r7
 8005886:	bd80      	pop	{r7, pc}

08005888 <max30102_set_led_pulse_width>:
 *
 * @param obj Pointer to max30102_t object instance.
 * @param pw Pulse width enum (max30102_led_pw_t).
 */
void max30102_set_led_pulse_width(max30102_t *obj, max30102_led_pw_t pw)
{
 8005888:	b580      	push	{r7, lr}
 800588a:	b084      	sub	sp, #16
 800588c:	af00      	add	r7, sp, #0
 800588e:	6078      	str	r0, [r7, #4]
 8005890:	460b      	mov	r3, r1
 8005892:	70fb      	strb	r3, [r7, #3]
    uint8_t config;
    max30102_read(obj, MAX30102_SPO2_CONFIG, &config, 1);
 8005894:	f107 020f 	add.w	r2, r7, #15
 8005898:	2301      	movs	r3, #1
 800589a:	210a      	movs	r1, #10
 800589c:	6878      	ldr	r0, [r7, #4]
 800589e:	f7ff ff1d 	bl	80056dc <max30102_read>
    config = (config & 0x7c) | (pw << MAX30102_SPO2_LEW_PW);
 80058a2:	7bfb      	ldrb	r3, [r7, #15]
 80058a4:	b25b      	sxtb	r3, r3
 80058a6:	f003 037c 	and.w	r3, r3, #124	@ 0x7c
 80058aa:	b25a      	sxtb	r2, r3
 80058ac:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80058b0:	4313      	orrs	r3, r2
 80058b2:	b25b      	sxtb	r3, r3
 80058b4:	b2db      	uxtb	r3, r3
 80058b6:	73fb      	strb	r3, [r7, #15]
    max30102_write(obj, MAX30102_SPO2_CONFIG, &config, 1);
 80058b8:	f107 020f 	add.w	r2, r7, #15
 80058bc:	2301      	movs	r3, #1
 80058be:	210a      	movs	r1, #10
 80058c0:	6878      	ldr	r0, [r7, #4]
 80058c2:	f7ff fed7 	bl	8005674 <max30102_write>
}
 80058c6:	bf00      	nop
 80058c8:	3710      	adds	r7, #16
 80058ca:	46bd      	mov	sp, r7
 80058cc:	bd80      	pop	{r7, pc}

080058ce <max30102_set_adc_resolution>:
 *
 * @param obj Pointer to max30102_t object instance.
 * @param adc ADC resolution enum (max30102_adc_t).
 */
void max30102_set_adc_resolution(max30102_t *obj, max30102_adc_t adc)
{
 80058ce:	b580      	push	{r7, lr}
 80058d0:	b084      	sub	sp, #16
 80058d2:	af00      	add	r7, sp, #0
 80058d4:	6078      	str	r0, [r7, #4]
 80058d6:	460b      	mov	r3, r1
 80058d8:	70fb      	strb	r3, [r7, #3]
    uint8_t config;
    max30102_read(obj, MAX30102_SPO2_CONFIG, &config, 1);
 80058da:	f107 020f 	add.w	r2, r7, #15
 80058de:	2301      	movs	r3, #1
 80058e0:	210a      	movs	r1, #10
 80058e2:	6878      	ldr	r0, [r7, #4]
 80058e4:	f7ff fefa 	bl	80056dc <max30102_read>
    config = (config & 0x1f) | (adc << MAX30102_SPO2_ADC_RGE);
 80058e8:	7bfb      	ldrb	r3, [r7, #15]
 80058ea:	b25b      	sxtb	r3, r3
 80058ec:	f003 031f 	and.w	r3, r3, #31
 80058f0:	b25a      	sxtb	r2, r3
 80058f2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80058f6:	015b      	lsls	r3, r3, #5
 80058f8:	b25b      	sxtb	r3, r3
 80058fa:	4313      	orrs	r3, r2
 80058fc:	b25b      	sxtb	r3, r3
 80058fe:	b2db      	uxtb	r3, r3
 8005900:	73fb      	strb	r3, [r7, #15]
    max30102_write(obj, MAX30102_SPO2_CONFIG, &config, 1);
 8005902:	f107 020f 	add.w	r2, r7, #15
 8005906:	2301      	movs	r3, #1
 8005908:	210a      	movs	r1, #10
 800590a:	6878      	ldr	r0, [r7, #4]
 800590c:	f7ff feb2 	bl	8005674 <max30102_write>
}
 8005910:	bf00      	nop
 8005912:	3710      	adds	r7, #16
 8005914:	46bd      	mov	sp, r7
 8005916:	bd80      	pop	{r7, pc}

08005918 <max30102_set_led_current_1>:
 *
 * @param obj Pointer to max30102_t object instance.
 * @param ma LED current float (0 < ma < 51.0).
 */
void max30102_set_led_current_1(max30102_t *obj, float ma)
{
 8005918:	b580      	push	{r7, lr}
 800591a:	b084      	sub	sp, #16
 800591c:	af00      	add	r7, sp, #0
 800591e:	6078      	str	r0, [r7, #4]
 8005920:	6039      	str	r1, [r7, #0]
	if (ma<51){
 8005922:	4915      	ldr	r1, [pc, #84]	@ (8005978 <max30102_set_led_current_1+0x60>)
 8005924:	6838      	ldr	r0, [r7, #0]
 8005926:	f7fb f96d 	bl	8000c04 <__aeabi_fcmplt>
 800592a:	4603      	mov	r3, r0
 800592c:	2b00      	cmp	r3, #0
 800592e:	d100      	bne.n	8005932 <max30102_set_led_current_1+0x1a>
		uint8_t pa = ma / 0.2;
		max30102_write(obj, MAX30102_LED_IR_PA1, &pa, 1);
	}
}
 8005930:	e017      	b.n	8005962 <max30102_set_led_current_1+0x4a>
		uint8_t pa = ma / 0.2;
 8005932:	6838      	ldr	r0, [r7, #0]
 8005934:	f7fa fd78 	bl	8000428 <__aeabi_f2d>
 8005938:	a30d      	add	r3, pc, #52	@ (adr r3, 8005970 <max30102_set_led_current_1+0x58>)
 800593a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800593e:	f7fa fef5 	bl	800072c <__aeabi_ddiv>
 8005942:	4602      	mov	r2, r0
 8005944:	460b      	mov	r3, r1
 8005946:	4610      	mov	r0, r2
 8005948:	4619      	mov	r1, r3
 800594a:	f7fb f89d 	bl	8000a88 <__aeabi_d2uiz>
 800594e:	4603      	mov	r3, r0
 8005950:	b2db      	uxtb	r3, r3
 8005952:	73fb      	strb	r3, [r7, #15]
		max30102_write(obj, MAX30102_LED_IR_PA1, &pa, 1);
 8005954:	f107 020f 	add.w	r2, r7, #15
 8005958:	2301      	movs	r3, #1
 800595a:	210c      	movs	r1, #12
 800595c:	6878      	ldr	r0, [r7, #4]
 800595e:	f7ff fe89 	bl	8005674 <max30102_write>
}
 8005962:	bf00      	nop
 8005964:	3710      	adds	r7, #16
 8005966:	46bd      	mov	sp, r7
 8005968:	bd80      	pop	{r7, pc}
 800596a:	bf00      	nop
 800596c:	f3af 8000 	nop.w
 8005970:	9999999a 	.word	0x9999999a
 8005974:	3fc99999 	.word	0x3fc99999
 8005978:	424c0000 	.word	0x424c0000
 800597c:	00000000 	.word	0x00000000

08005980 <max30102_set_led_current_2>:
 *
 * @param obj Pointer to max30102_t object instance.
 * @param ma LED current float (0 < ma < 51.0).
 */
void max30102_set_led_current_2(max30102_t *obj, float ma)
{
 8005980:	b580      	push	{r7, lr}
 8005982:	b084      	sub	sp, #16
 8005984:	af00      	add	r7, sp, #0
 8005986:	6078      	str	r0, [r7, #4]
 8005988:	6039      	str	r1, [r7, #0]
    uint8_t pa = ma / 0.2;
 800598a:	6838      	ldr	r0, [r7, #0]
 800598c:	f7fa fd4c 	bl	8000428 <__aeabi_f2d>
 8005990:	a30d      	add	r3, pc, #52	@ (adr r3, 80059c8 <max30102_set_led_current_2+0x48>)
 8005992:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005996:	f7fa fec9 	bl	800072c <__aeabi_ddiv>
 800599a:	4602      	mov	r2, r0
 800599c:	460b      	mov	r3, r1
 800599e:	4610      	mov	r0, r2
 80059a0:	4619      	mov	r1, r3
 80059a2:	f7fb f871 	bl	8000a88 <__aeabi_d2uiz>
 80059a6:	4603      	mov	r3, r0
 80059a8:	b2db      	uxtb	r3, r3
 80059aa:	73fb      	strb	r3, [r7, #15]
    max30102_write(obj, MAX30102_LED_RED_PA2, &pa, 1);
 80059ac:	f107 020f 	add.w	r2, r7, #15
 80059b0:	2301      	movs	r3, #1
 80059b2:	210d      	movs	r1, #13
 80059b4:	6878      	ldr	r0, [r7, #4]
 80059b6:	f7ff fe5d 	bl	8005674 <max30102_write>
}
 80059ba:	bf00      	nop
 80059bc:	3710      	adds	r7, #16
 80059be:	46bd      	mov	sp, r7
 80059c0:	bd80      	pop	{r7, pc}
 80059c2:	bf00      	nop
 80059c4:	f3af 8000 	nop.w
 80059c8:	9999999a 	.word	0x9999999a
 80059cc:	3fc99999 	.word	0x3fc99999

080059d0 <max30102_set_fifo_config>:
 * @param smp_ave
 * @param roll_over_en Roll over enabled(1) or disabled(0).
 * @param fifo_a_full Number of empty samples when A_FULL interrupt issued (0 < fifo_a_full < 15).
 */
void max30102_set_fifo_config(max30102_t *obj, max30102_smp_ave_t smp_ave, uint8_t roll_over_en, uint8_t fifo_a_full)
{
 80059d0:	b580      	push	{r7, lr}
 80059d2:	b084      	sub	sp, #16
 80059d4:	af00      	add	r7, sp, #0
 80059d6:	6078      	str	r0, [r7, #4]
 80059d8:	4608      	mov	r0, r1
 80059da:	4611      	mov	r1, r2
 80059dc:	461a      	mov	r2, r3
 80059de:	4603      	mov	r3, r0
 80059e0:	70fb      	strb	r3, [r7, #3]
 80059e2:	460b      	mov	r3, r1
 80059e4:	70bb      	strb	r3, [r7, #2]
 80059e6:	4613      	mov	r3, r2
 80059e8:	707b      	strb	r3, [r7, #1]
    uint8_t config = 0x00;
 80059ea:	2300      	movs	r3, #0
 80059ec:	73fb      	strb	r3, [r7, #15]
    config |= smp_ave << MAX30102_FIFO_CONFIG_SMP_AVE;
 80059ee:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80059f2:	015b      	lsls	r3, r3, #5
 80059f4:	b25a      	sxtb	r2, r3
 80059f6:	7bfb      	ldrb	r3, [r7, #15]
 80059f8:	b25b      	sxtb	r3, r3
 80059fa:	4313      	orrs	r3, r2
 80059fc:	b25b      	sxtb	r3, r3
 80059fe:	b2db      	uxtb	r3, r3
 8005a00:	73fb      	strb	r3, [r7, #15]
    config |= ((roll_over_en & 0x01) << MAX30102_FIFO_CONFIG_ROLL_OVER_EN);
 8005a02:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8005a06:	011b      	lsls	r3, r3, #4
 8005a08:	b25b      	sxtb	r3, r3
 8005a0a:	f003 0310 	and.w	r3, r3, #16
 8005a0e:	b25a      	sxtb	r2, r3
 8005a10:	7bfb      	ldrb	r3, [r7, #15]
 8005a12:	b25b      	sxtb	r3, r3
 8005a14:	4313      	orrs	r3, r2
 8005a16:	b25b      	sxtb	r3, r3
 8005a18:	b2db      	uxtb	r3, r3
 8005a1a:	73fb      	strb	r3, [r7, #15]
    config |= ((fifo_a_full & 0x0f) << MAX30102_FIFO_CONFIG_FIFO_A_FULL);
 8005a1c:	f997 3001 	ldrsb.w	r3, [r7, #1]
 8005a20:	f003 030f 	and.w	r3, r3, #15
 8005a24:	b25a      	sxtb	r2, r3
 8005a26:	7bfb      	ldrb	r3, [r7, #15]
 8005a28:	b25b      	sxtb	r3, r3
 8005a2a:	4313      	orrs	r3, r2
 8005a2c:	b25b      	sxtb	r3, r3
 8005a2e:	b2db      	uxtb	r3, r3
 8005a30:	73fb      	strb	r3, [r7, #15]
    max30102_write(obj, MAX30102_FIFO_CONFIG, &config, 1);
 8005a32:	f107 020f 	add.w	r2, r7, #15
 8005a36:	2301      	movs	r3, #1
 8005a38:	2108      	movs	r1, #8
 8005a3a:	6878      	ldr	r0, [r7, #4]
 8005a3c:	f7ff fe1a 	bl	8005674 <max30102_write>
}
 8005a40:	bf00      	nop
 8005a42:	3710      	adds	r7, #16
 8005a44:	46bd      	mov	sp, r7
 8005a46:	bd80      	pop	{r7, pc}

08005a48 <max30102_clear_fifo>:
 * @brief Clear all FIFO pointers in the sensor.
 *
 * @param obj Pointer to max30102_t object instance.
 */
void max30102_clear_fifo(max30102_t *obj)
{
 8005a48:	b580      	push	{r7, lr}
 8005a4a:	b084      	sub	sp, #16
 8005a4c:	af00      	add	r7, sp, #0
 8005a4e:	6078      	str	r0, [r7, #4]
    uint8_t val = 0x00;
 8005a50:	2300      	movs	r3, #0
 8005a52:	73fb      	strb	r3, [r7, #15]
    max30102_write(obj, MAX30102_FIFO_WR_PTR, &val, 3);
 8005a54:	f107 020f 	add.w	r2, r7, #15
 8005a58:	2303      	movs	r3, #3
 8005a5a:	2104      	movs	r1, #4
 8005a5c:	6878      	ldr	r0, [r7, #4]
 8005a5e:	f7ff fe09 	bl	8005674 <max30102_write>
    max30102_write(obj, MAX30102_FIFO_RD_PTR, &val, 3);
 8005a62:	f107 020f 	add.w	r2, r7, #15
 8005a66:	2303      	movs	r3, #3
 8005a68:	2106      	movs	r1, #6
 8005a6a:	6878      	ldr	r0, [r7, #4]
 8005a6c:	f7ff fe02 	bl	8005674 <max30102_write>
    max30102_write(obj, MAX30102_OVF_COUNTER, &val, 3);
 8005a70:	f107 020f 	add.w	r2, r7, #15
 8005a74:	2303      	movs	r3, #3
 8005a76:	2105      	movs	r1, #5
 8005a78:	6878      	ldr	r0, [r7, #4]
 8005a7a:	f7ff fdfb 	bl	8005674 <max30102_write>
}
 8005a7e:	bf00      	nop
 8005a80:	3710      	adds	r7, #16
 8005a82:	46bd      	mov	sp, r7
 8005a84:	bd80      	pop	{r7, pc}
	...

08005a88 <configure_MAX30102>:
        sum += bpm_array[i];
    }
    return sum / count;
}

void configure_MAX30102 (void) {
 8005a88:	b580      	push	{r7, lr}
 8005a8a:	b082      	sub	sp, #8
 8005a8c:	af00      	add	r7, sp, #0
	max30102_init(&max30102, &hi2c1);
 8005a8e:	4923      	ldr	r1, [pc, #140]	@ (8005b1c <configure_MAX30102+0x94>)
 8005a90:	4823      	ldr	r0, [pc, #140]	@ (8005b20 <configure_MAX30102+0x98>)
 8005a92:	f7ff fdd1 	bl	8005638 <max30102_init>
    max30102_reset(&max30102);
 8005a96:	4822      	ldr	r0, [pc, #136]	@ (8005b20 <configure_MAX30102+0x98>)
 8005a98:	f7ff fe45 	bl	8005726 <max30102_reset>
    HAL_Delay(100); // Allow reset to complete
 8005a9c:	2064      	movs	r0, #100	@ 0x64
 8005a9e:	f7fb f971 	bl	8000d84 <HAL_Delay>
    max30102_clear_fifo(&max30102);
 8005aa2:	481f      	ldr	r0, [pc, #124]	@ (8005b20 <configure_MAX30102+0x98>)
 8005aa4:	f7ff ffd0 	bl	8005a48 <max30102_clear_fifo>

    // FIFO configuration
    max30102_set_fifo_config(&max30102, max30102_smp_ave_4, 1, 15);
 8005aa8:	230f      	movs	r3, #15
 8005aaa:	2201      	movs	r2, #1
 8005aac:	2102      	movs	r1, #2
 8005aae:	481c      	ldr	r0, [pc, #112]	@ (8005b20 <configure_MAX30102+0x98>)
 8005ab0:	f7ff ff8e 	bl	80059d0 <max30102_set_fifo_config>

    // Sensor settings
    max30102_set_led_pulse_width(&max30102, max30102_pw_16_bit);
 8005ab4:	2101      	movs	r1, #1
 8005ab6:	481a      	ldr	r0, [pc, #104]	@ (8005b20 <configure_MAX30102+0x98>)
 8005ab8:	f7ff fee6 	bl	8005888 <max30102_set_led_pulse_width>
    max30102_set_adc_resolution(&max30102, max30102_adc_4096);
 8005abc:	2101      	movs	r1, #1
 8005abe:	4818      	ldr	r0, [pc, #96]	@ (8005b20 <configure_MAX30102+0x98>)
 8005ac0:	f7ff ff05 	bl	80058ce <max30102_set_adc_resolution>
    max30102_set_sampling_rate(&max30102, max30102_sr_100);
 8005ac4:	2101      	movs	r1, #1
 8005ac6:	4816      	ldr	r0, [pc, #88]	@ (8005b20 <configure_MAX30102+0x98>)
 8005ac8:	f7ff feb9 	bl	800583e <max30102_set_sampling_rate>

    // LED current settings
    max30102_set_led_current_1(&max30102, 10.0);
 8005acc:	4915      	ldr	r1, [pc, #84]	@ (8005b24 <configure_MAX30102+0x9c>)
 8005ace:	4814      	ldr	r0, [pc, #80]	@ (8005b20 <configure_MAX30102+0x98>)
 8005ad0:	f7ff ff22 	bl	8005918 <max30102_set_led_current_1>
    max30102_set_led_current_2(&max30102, 10.0);
 8005ad4:	4913      	ldr	r1, [pc, #76]	@ (8005b24 <configure_MAX30102+0x9c>)
 8005ad6:	4812      	ldr	r0, [pc, #72]	@ (8005b20 <configure_MAX30102+0x98>)
 8005ad8:	f7ff ff52 	bl	8005980 <max30102_set_led_current_2>

    // Enter SpO2 mode
    max30102_set_mode(&max30102, max30102_spo2);
 8005adc:	2103      	movs	r1, #3
 8005ade:	4810      	ldr	r0, [pc, #64]	@ (8005b20 <configure_MAX30102+0x98>)
 8005ae0:	f7ff fe87 	bl	80057f2 <max30102_set_mode>
    max30102_set_a_full(&max30102, 1);
 8005ae4:	2101      	movs	r1, #1
 8005ae6:	480e      	ldr	r0, [pc, #56]	@ (8005b20 <configure_MAX30102+0x98>)
 8005ae8:	f7ff fe2e 	bl	8005748 <max30102_set_a_full>
    max30102_set_ppg_rdy(&max30102, 1);
 8005aec:	2101      	movs	r1, #1
 8005aee:	480c      	ldr	r0, [pc, #48]	@ (8005b20 <configure_MAX30102+0x98>)
 8005af0:	f7ff fe53 	bl	800579a <max30102_set_ppg_rdy>

    // Initialize BPM array
    for (int i = 0; i < BPM_AVERAGE_SIZE; i++) {
 8005af4:	2300      	movs	r3, #0
 8005af6:	607b      	str	r3, [r7, #4]
 8005af8:	e008      	b.n	8005b0c <configure_MAX30102+0x84>
    	bpm_array[i] = 0.0;
 8005afa:	4a0b      	ldr	r2, [pc, #44]	@ (8005b28 <configure_MAX30102+0xa0>)
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	f04f 0100 	mov.w	r1, #0
 8005b02:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (int i = 0; i < BPM_AVERAGE_SIZE; i++) {
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	3301      	adds	r3, #1
 8005b0a:	607b      	str	r3, [r7, #4]
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	2b09      	cmp	r3, #9
 8005b10:	ddf3      	ble.n	8005afa <configure_MAX30102+0x72>
    }
}
 8005b12:	bf00      	nop
 8005b14:	bf00      	nop
 8005b16:	3708      	adds	r7, #8
 8005b18:	46bd      	mov	sp, r7
 8005b1a:	bd80      	pop	{r7, pc}
 8005b1c:	200001f4 	.word	0x200001f4
 8005b20:	20000314 	.word	0x20000314
 8005b24:	41200000 	.word	0x41200000
 8005b28:	200002ec 	.word	0x200002ec

08005b2c <MPU6050_Init>:
#include <stdbool.h>
#include <string.h>


void MPU6050_Init (mpu6050_t *mpu6050, I2C_HandleTypeDef *hi2c1) // WHO AM I is to verify the identity of device
{
 8005b2c:	b580      	push	{r7, lr}
 8005b2e:	b08a      	sub	sp, #40	@ 0x28
 8005b30:	af04      	add	r7, sp, #16
 8005b32:	6078      	str	r0, [r7, #4]
 8005b34:	6039      	str	r1, [r7, #0]
  uint8_t check;
  uint8_t Data;
  mpu6050->_I2C = hi2c1;
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	683a      	ldr	r2, [r7, #0]
 8005b3a:	64da      	str	r2, [r3, #76]	@ 0x4c

  HAL_I2C_Mem_Read (hi2c1, MPU6050_ADDR, WHO_AM_I, 1, &check, 1, 1000);  // read WHO_AM_I
 8005b3c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005b40:	9302      	str	r3, [sp, #8]
 8005b42:	2301      	movs	r3, #1
 8005b44:	9301      	str	r3, [sp, #4]
 8005b46:	f107 030f 	add.w	r3, r7, #15
 8005b4a:	9300      	str	r3, [sp, #0]
 8005b4c:	2301      	movs	r3, #1
 8005b4e:	2275      	movs	r2, #117	@ 0x75
 8005b50:	21d0      	movs	r1, #208	@ 0xd0
 8005b52:	6838      	ldr	r0, [r7, #0]
 8005b54:	f7fc fa26 	bl	8001fa4 <HAL_I2C_Mem_Read>

  HAL_Delay(100); // Small delay
 8005b58:	2064      	movs	r0, #100	@ 0x64
 8005b5a:	f7fb f913 	bl	8000d84 <HAL_Delay>

   if (check == MPU6050_ADDR_WO_SHIFT)  // 0x68 will be returned by the sensor if everything goes well
 8005b5e:	7bfb      	ldrb	r3, [r7, #15]
 8005b60:	2b68      	cmp	r3, #104	@ 0x68
 8005b62:	f040 808d 	bne.w	8005c80 <MPU6050_Init+0x154>
  {
	  Data = 0x80; // Device reset
 8005b66:	2380      	movs	r3, #128	@ 0x80
 8005b68:	73bb      	strb	r3, [r7, #14]
	  HAL_I2C_Mem_Write(hi2c1, MPU6050_ADDR, PWR_MGMT_1, 1, &Data, 1, 1000);
 8005b6a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005b6e:	9302      	str	r3, [sp, #8]
 8005b70:	2301      	movs	r3, #1
 8005b72:	9301      	str	r3, [sp, #4]
 8005b74:	f107 030e 	add.w	r3, r7, #14
 8005b78:	9300      	str	r3, [sp, #0]
 8005b7a:	2301      	movs	r3, #1
 8005b7c:	226b      	movs	r2, #107	@ 0x6b
 8005b7e:	21d0      	movs	r1, #208	@ 0xd0
 8005b80:	6838      	ldr	r0, [r7, #0]
 8005b82:	f7fc f915 	bl	8001db0 <HAL_I2C_Mem_Write>
	  HAL_Delay(100);
 8005b86:	2064      	movs	r0, #100	@ 0x64
 8005b88:	f7fb f8fc 	bl	8000d84 <HAL_Delay>

	  // Wake up and set clock source to PLL with X-axis gyro reference
	  Data = 0x01; // Use PLL with X-axis gyro, not internal oscillator
 8005b8c:	2301      	movs	r3, #1
 8005b8e:	73bb      	strb	r3, [r7, #14]
	  HAL_I2C_Mem_Write(hi2c1, MPU6050_ADDR, PWR_MGMT_1, 1, &Data, 1, 1000);
 8005b90:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005b94:	9302      	str	r3, [sp, #8]
 8005b96:	2301      	movs	r3, #1
 8005b98:	9301      	str	r3, [sp, #4]
 8005b9a:	f107 030e 	add.w	r3, r7, #14
 8005b9e:	9300      	str	r3, [sp, #0]
 8005ba0:	2301      	movs	r3, #1
 8005ba2:	226b      	movs	r2, #107	@ 0x6b
 8005ba4:	21d0      	movs	r1, #208	@ 0xd0
 8005ba6:	6838      	ldr	r0, [r7, #0]
 8005ba8:	f7fc f902 	bl	8001db0 <HAL_I2C_Mem_Write>
	  HAL_Delay(100);
 8005bac:	2064      	movs	r0, #100	@ 0x64
 8005bae:	f7fb f8e9 	bl	8000d84 <HAL_Delay>

	  // Ensure all sensors are enabled
	  Data = 0x00; // Enable all accelerometer and gyroscope axes
 8005bb2:	2300      	movs	r3, #0
 8005bb4:	73bb      	strb	r3, [r7, #14]
	  HAL_I2C_Mem_Write(hi2c1, MPU6050_ADDR, PWR_MGMT_2, 1, &Data, 1, 1000);
 8005bb6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005bba:	9302      	str	r3, [sp, #8]
 8005bbc:	2301      	movs	r3, #1
 8005bbe:	9301      	str	r3, [sp, #4]
 8005bc0:	f107 030e 	add.w	r3, r7, #14
 8005bc4:	9300      	str	r3, [sp, #0]
 8005bc6:	2301      	movs	r3, #1
 8005bc8:	226c      	movs	r2, #108	@ 0x6c
 8005bca:	21d0      	movs	r1, #208	@ 0xd0
 8005bcc:	6838      	ldr	r0, [r7, #0]
 8005bce:	f7fc f8ef 	bl	8001db0 <HAL_I2C_Mem_Write>
	  HAL_Delay(50);
 8005bd2:	2032      	movs	r0, #50	@ 0x32
 8005bd4:	f7fb f8d6 	bl	8000d84 <HAL_Delay>

	  // Configure DLPF first (affects sample rate)
	  MPU6050_Configure_DLPF(hi2c1, 0x03); // 42Hz bandwidth instead of 0x01
 8005bd8:	2103      	movs	r1, #3
 8005bda:	6838      	ldr	r0, [r7, #0]
 8005bdc:	f000 f880 	bl	8005ce0 <MPU6050_Configure_DLPF>

	  // Set sample rate: Sample Rate = 1kHz / (1 + SMPLRT_DIV)
	  // For 100Hz: SMPLRT_DIV = 9
	  Data = 0x09; // 100Hz sample rate
 8005be0:	2309      	movs	r3, #9
 8005be2:	73bb      	strb	r3, [r7, #14]
	  HAL_I2C_Mem_Write(hi2c1, MPU6050_ADDR, SMPLRT_DIV, 1, &Data, 1, 1000);
 8005be4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005be8:	9302      	str	r3, [sp, #8]
 8005bea:	2301      	movs	r3, #1
 8005bec:	9301      	str	r3, [sp, #4]
 8005bee:	f107 030e 	add.w	r3, r7, #14
 8005bf2:	9300      	str	r3, [sp, #0]
 8005bf4:	2301      	movs	r3, #1
 8005bf6:	2219      	movs	r2, #25
 8005bf8:	21d0      	movs	r1, #208	@ 0xd0
 8005bfa:	6838      	ldr	r0, [r7, #0]
 8005bfc:	f7fc f8d8 	bl	8001db0 <HAL_I2C_Mem_Write>

	  // Set accelerometer configuration in ACCEL_CONFIG Register
	  Data = 0x00;  // XA_ST=0,YA_ST=0,ZA_ST=0, FS_SEL=0 -> <strong>±</strong> 2g
 8005c00:	2300      	movs	r3, #0
 8005c02:	73bb      	strb	r3, [r7, #14]
	  HAL_I2C_Mem_Write(hi2c1, MPU6050_ADDR, ACCEL_CONFIG_REG, 1, &Data, 1, 1000);
 8005c04:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005c08:	9302      	str	r3, [sp, #8]
 8005c0a:	2301      	movs	r3, #1
 8005c0c:	9301      	str	r3, [sp, #4]
 8005c0e:	f107 030e 	add.w	r3, r7, #14
 8005c12:	9300      	str	r3, [sp, #0]
 8005c14:	2301      	movs	r3, #1
 8005c16:	221c      	movs	r2, #28
 8005c18:	21d0      	movs	r1, #208	@ 0xd0
 8005c1a:	6838      	ldr	r0, [r7, #0]
 8005c1c:	f7fc f8c8 	bl	8001db0 <HAL_I2C_Mem_Write>

	  // Set Gyroscopic configuration in GYRO_CONFIG Register
	  Data = 0x00;  // XG_ST=0,YG_ST=0,ZG_ST=0, FS_SEL=0 -> <strong>±</strong> 250 ̐/s
 8005c20:	2300      	movs	r3, #0
 8005c22:	73bb      	strb	r3, [r7, #14]
	  HAL_I2C_Mem_Write(hi2c1, MPU6050_ADDR, GYRO_CONFIG_REG, 1, &Data, 1, 1000);
 8005c24:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005c28:	9302      	str	r3, [sp, #8]
 8005c2a:	2301      	movs	r3, #1
 8005c2c:	9301      	str	r3, [sp, #4]
 8005c2e:	f107 030e 	add.w	r3, r7, #14
 8005c32:	9300      	str	r3, [sp, #0]
 8005c34:	2301      	movs	r3, #1
 8005c36:	221b      	movs	r2, #27
 8005c38:	21d0      	movs	r1, #208	@ 0xd0
 8005c3a:	6838      	ldr	r0, [r7, #0]
 8005c3c:	f7fc f8b8 	bl	8001db0 <HAL_I2C_Mem_Write>

	  for (int i = 0; i < 3; i++){
 8005c40:	2300      	movs	r3, #0
 8005c42:	617b      	str	r3, [r7, #20]
 8005c44:	e009      	b.n	8005c5a <MPU6050_Init+0x12e>
		  mpu6050->accelerometer.scaleXYZ[i] = LSB_SENSITIVITY_ACC_DEFAULT;
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	697a      	ldr	r2, [r7, #20]
 8005c4a:	3206      	adds	r2, #6
 8005c4c:	f04f 418d 	mov.w	r1, #1182793728	@ 0x46800000
 8005c50:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	  for (int i = 0; i < 3; i++){
 8005c54:	697b      	ldr	r3, [r7, #20]
 8005c56:	3301      	adds	r3, #1
 8005c58:	617b      	str	r3, [r7, #20]
 8005c5a:	697b      	ldr	r3, [r7, #20]
 8005c5c:	2b02      	cmp	r3, #2
 8005c5e:	ddf2      	ble.n	8005c46 <MPU6050_Init+0x11a>
	  }

	  for (int i = 0; i < 3; i++){
 8005c60:	2300      	movs	r3, #0
 8005c62:	613b      	str	r3, [r7, #16]
 8005c64:	e009      	b.n	8005c7a <MPU6050_Init+0x14e>
		  mpu6050->gyroscope.scaleXYZ[i] = LSB_SENSITIVITY_GYRO_DEFAULT;
 8005c66:	687a      	ldr	r2, [r7, #4]
 8005c68:	693b      	ldr	r3, [r7, #16]
 8005c6a:	330e      	adds	r3, #14
 8005c6c:	009b      	lsls	r3, r3, #2
 8005c6e:	4413      	add	r3, r2
 8005c70:	4a0e      	ldr	r2, [pc, #56]	@ (8005cac <MPU6050_Init+0x180>)
 8005c72:	605a      	str	r2, [r3, #4]
	  for (int i = 0; i < 3; i++){
 8005c74:	693b      	ldr	r3, [r7, #16]
 8005c76:	3301      	adds	r3, #1
 8005c78:	613b      	str	r3, [r7, #16]
 8005c7a:	693b      	ldr	r3, [r7, #16]
 8005c7c:	2b02      	cmp	r3, #2
 8005c7e:	ddf2      	ble.n	8005c66 <MPU6050_Init+0x13a>
	  }

  }
   // FIFO init
   // TODO: check if it's sequence of functions actually necessary
   MPU6050_Reset_FIFO(mpu6050);
 8005c80:	6878      	ldr	r0, [r7, #4]
 8005c82:	f000 f844 	bl	8005d0e <MPU6050_Reset_FIFO>
   HAL_Delay(50);
 8005c86:	2032      	movs	r0, #50	@ 0x32
 8005c88:	f7fb f87c 	bl	8000d84 <HAL_Delay>
   MPU6050_configure_Fifo(mpu6050);
 8005c8c:	6878      	ldr	r0, [r7, #4]
 8005c8e:	f000 f8c9 	bl	8005e24 <MPU6050_configure_Fifo>
   HAL_Delay(50);
 8005c92:	2032      	movs	r0, #50	@ 0x32
 8005c94:	f7fb f876 	bl	8000d84 <HAL_Delay>
   MPU6050_Enable_FIFO(mpu6050);
 8005c98:	6878      	ldr	r0, [r7, #4]
 8005c9a:	f000 f897 	bl	8005dcc <MPU6050_Enable_FIFO>
   HAL_Delay(100); // Allow FIFO to fill
 8005c9e:	2064      	movs	r0, #100	@ 0x64
 8005ca0:	f7fb f870 	bl	8000d84 <HAL_Delay>
}
 8005ca4:	bf00      	nop
 8005ca6:	3718      	adds	r7, #24
 8005ca8:	46bd      	mov	sp, r7
 8005caa:	bd80      	pop	{r7, pc}
 8005cac:	43030000 	.word	0x43030000

08005cb0 <MPU6050_Set_Accel_Offset_Scale>:
	}
}

// For six point calibration.
// Note: scale is the same as for sensitivity calibration. Generally this function is for purpose when user want to put different scales on each axis
void MPU6050_Set_Accel_Offset_Scale (mpu6050_t *mpu6050, float* offsetXYZ, float* scaleXYZ) {
 8005cb0:	b580      	push	{r7, lr}
 8005cb2:	b084      	sub	sp, #16
 8005cb4:	af00      	add	r7, sp, #0
 8005cb6:	60f8      	str	r0, [r7, #12]
 8005cb8:	60b9      	str	r1, [r7, #8]
 8005cba:	607a      	str	r2, [r7, #4]
	memcpy(mpu6050->accelerometer.offsetXYZ, offsetXYZ, 3*sizeof(float));
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	330c      	adds	r3, #12
 8005cc0:	220c      	movs	r2, #12
 8005cc2:	68b9      	ldr	r1, [r7, #8]
 8005cc4:	4618      	mov	r0, r3
 8005cc6:	f001 ff68 	bl	8007b9a <memcpy>
	memcpy(mpu6050->accelerometer.scaleXYZ, scaleXYZ, 3*sizeof(float));
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	3318      	adds	r3, #24
 8005cce:	220c      	movs	r2, #12
 8005cd0:	6879      	ldr	r1, [r7, #4]
 8005cd2:	4618      	mov	r0, r3
 8005cd4:	f001 ff61 	bl	8007b9a <memcpy>
}
 8005cd8:	bf00      	nop
 8005cda:	3710      	adds	r7, #16
 8005cdc:	46bd      	mov	sp, r7
 8005cde:	bd80      	pop	{r7, pc}

08005ce0 <MPU6050_Configure_DLPF>:
	memcpy(mpu6050->gyroscope.offsetXYZ, offsetXYZ, 3*sizeof(float));
	memcpy(mpu6050->gyroscope.scaleXYZ, scaleXYZ, 3*sizeof(float));
}

void MPU6050_Configure_DLPF(I2C_HandleTypeDef *hi2c1, uint8_t dlpf_value)
{
 8005ce0:	b580      	push	{r7, lr}
 8005ce2:	b086      	sub	sp, #24
 8005ce4:	af04      	add	r7, sp, #16
 8005ce6:	6078      	str	r0, [r7, #4]
 8005ce8:	460b      	mov	r3, r1
 8005cea:	70fb      	strb	r3, [r7, #3]
    // Configure DLPF - Register 0x1A (CONFIG)
    // dlpf_value: 1=188Hz, 2=98Hz, 3=42Hz, 4=20Hz, 5=10Hz, 6=5Hz
    HAL_I2C_Mem_Write(hi2c1, MPU6050_ADDR, CONFIG, 1, &dlpf_value, 1, 1000);
 8005cec:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005cf0:	9302      	str	r3, [sp, #8]
 8005cf2:	2301      	movs	r3, #1
 8005cf4:	9301      	str	r3, [sp, #4]
 8005cf6:	1cfb      	adds	r3, r7, #3
 8005cf8:	9300      	str	r3, [sp, #0]
 8005cfa:	2301      	movs	r3, #1
 8005cfc:	221a      	movs	r2, #26
 8005cfe:	21d0      	movs	r1, #208	@ 0xd0
 8005d00:	6878      	ldr	r0, [r7, #4]
 8005d02:	f7fc f855 	bl	8001db0 <HAL_I2C_Mem_Write>
}
 8005d06:	bf00      	nop
 8005d08:	3708      	adds	r7, #8
 8005d0a:	46bd      	mov	sp, r7
 8005d0c:	bd80      	pop	{r7, pc}

08005d0e <MPU6050_Reset_FIFO>:

void MPU6050_Reset_FIFO(mpu6050_t *mpu6050) {
 8005d0e:	b580      	push	{r7, lr}
 8005d10:	b088      	sub	sp, #32
 8005d12:	af04      	add	r7, sp, #16
 8005d14:	6078      	str	r0, [r7, #4]
    uint8_t current_value = 0x00;
 8005d16:	2300      	movs	r3, #0
 8005d18:	72fb      	strb	r3, [r7, #11]
    I2C_HandleTypeDef* hi2c1 = mpu6050->_I2C;
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005d1e:	60fb      	str	r3, [r7, #12]
    // Read current USER_CTRL register
    HAL_I2C_Mem_Read(hi2c1, MPU6050_ADDR, USER_CTRL, 1, &current_value, 1, 1000);
 8005d20:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005d24:	9302      	str	r3, [sp, #8]
 8005d26:	2301      	movs	r3, #1
 8005d28:	9301      	str	r3, [sp, #4]
 8005d2a:	f107 030b 	add.w	r3, r7, #11
 8005d2e:	9300      	str	r3, [sp, #0]
 8005d30:	2301      	movs	r3, #1
 8005d32:	226a      	movs	r2, #106	@ 0x6a
 8005d34:	21d0      	movs	r1, #208	@ 0xd0
 8005d36:	68f8      	ldr	r0, [r7, #12]
 8005d38:	f7fc f934 	bl	8001fa4 <HAL_I2C_Mem_Read>

    // Disable FIFO
    // In that way we remember what registers were on previously and "switch" only one bit
    current_value &= ~0x40; // Clear FIFO_EN bit
 8005d3c:	7afb      	ldrb	r3, [r7, #11]
 8005d3e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005d42:	b2db      	uxtb	r3, r3
 8005d44:	72fb      	strb	r3, [r7, #11]
    HAL_I2C_Mem_Write(hi2c1, MPU6050_ADDR, USER_CTRL, 1, &current_value, 1, 1000);
 8005d46:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005d4a:	9302      	str	r3, [sp, #8]
 8005d4c:	2301      	movs	r3, #1
 8005d4e:	9301      	str	r3, [sp, #4]
 8005d50:	f107 030b 	add.w	r3, r7, #11
 8005d54:	9300      	str	r3, [sp, #0]
 8005d56:	2301      	movs	r3, #1
 8005d58:	226a      	movs	r2, #106	@ 0x6a
 8005d5a:	21d0      	movs	r1, #208	@ 0xd0
 8005d5c:	68f8      	ldr	r0, [r7, #12]
 8005d5e:	f7fc f827 	bl	8001db0 <HAL_I2C_Mem_Write>
    HAL_Delay(1);
 8005d62:	2001      	movs	r0, #1
 8005d64:	f7fb f80e 	bl	8000d84 <HAL_Delay>

    // Reset FIFO
    current_value |= 0x04; // Set FIFO_RESET bit
 8005d68:	7afb      	ldrb	r3, [r7, #11]
 8005d6a:	f043 0304 	orr.w	r3, r3, #4
 8005d6e:	b2db      	uxtb	r3, r3
 8005d70:	72fb      	strb	r3, [r7, #11]
    HAL_I2C_Mem_Write(hi2c1, MPU6050_ADDR, USER_CTRL, 1, &current_value, 1, 1000);
 8005d72:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005d76:	9302      	str	r3, [sp, #8]
 8005d78:	2301      	movs	r3, #1
 8005d7a:	9301      	str	r3, [sp, #4]
 8005d7c:	f107 030b 	add.w	r3, r7, #11
 8005d80:	9300      	str	r3, [sp, #0]
 8005d82:	2301      	movs	r3, #1
 8005d84:	226a      	movs	r2, #106	@ 0x6a
 8005d86:	21d0      	movs	r1, #208	@ 0xd0
 8005d88:	68f8      	ldr	r0, [r7, #12]
 8005d8a:	f7fc f811 	bl	8001db0 <HAL_I2C_Mem_Write>
    HAL_Delay(1);
 8005d8e:	2001      	movs	r0, #1
 8005d90:	f7fa fff8 	bl	8000d84 <HAL_Delay>

    // Clear reset bit and re-enable FIFO
    // Here after we reseted FIFO we set this bit to 0 again but "remembering"  what value was stored
    current_value &= ~0x04; // Clear FIFO_RESET bit
 8005d94:	7afb      	ldrb	r3, [r7, #11]
 8005d96:	f023 0304 	bic.w	r3, r3, #4
 8005d9a:	b2db      	uxtb	r3, r3
 8005d9c:	72fb      	strb	r3, [r7, #11]
    current_value |= 0x40;  // Set FIFO_EN bit
 8005d9e:	7afb      	ldrb	r3, [r7, #11]
 8005da0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005da4:	b2db      	uxtb	r3, r3
 8005da6:	72fb      	strb	r3, [r7, #11]
    HAL_I2C_Mem_Write(hi2c1, MPU6050_ADDR, USER_CTRL, 1, &current_value, 1, 1000);
 8005da8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005dac:	9302      	str	r3, [sp, #8]
 8005dae:	2301      	movs	r3, #1
 8005db0:	9301      	str	r3, [sp, #4]
 8005db2:	f107 030b 	add.w	r3, r7, #11
 8005db6:	9300      	str	r3, [sp, #0]
 8005db8:	2301      	movs	r3, #1
 8005dba:	226a      	movs	r2, #106	@ 0x6a
 8005dbc:	21d0      	movs	r1, #208	@ 0xd0
 8005dbe:	68f8      	ldr	r0, [r7, #12]
 8005dc0:	f7fb fff6 	bl	8001db0 <HAL_I2C_Mem_Write>
}
 8005dc4:	bf00      	nop
 8005dc6:	3710      	adds	r7, #16
 8005dc8:	46bd      	mov	sp, r7
 8005dca:	bd80      	pop	{r7, pc}

08005dcc <MPU6050_Enable_FIFO>:
	float Gz = ((float)Gyro_Z_RAW - mpu6050->gyroscope.offsetXYZ[2])/mpu6050->gyroscope.scaleXYZ[2];
	mpu6050->gyroscope.Gxyz[2] = Gz;
	return Gz;
}

void MPU6050_Enable_FIFO(mpu6050_t *mpu6050) {
 8005dcc:	b580      	push	{r7, lr}
 8005dce:	b088      	sub	sp, #32
 8005dd0:	af04      	add	r7, sp, #16
 8005dd2:	6078      	str	r0, [r7, #4]
	I2C_HandleTypeDef* hi2c1 = mpu6050->_I2C;
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005dd8:	60fb      	str	r3, [r7, #12]
    uint8_t current_value;
    // Read current USER_CTRL register value
    HAL_I2C_Mem_Read(hi2c1, MPU6050_ADDR, USER_CTRL, 1, &current_value, 1, 1000);
 8005dda:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005dde:	9302      	str	r3, [sp, #8]
 8005de0:	2301      	movs	r3, #1
 8005de2:	9301      	str	r3, [sp, #4]
 8005de4:	f107 030b 	add.w	r3, r7, #11
 8005de8:	9300      	str	r3, [sp, #0]
 8005dea:	2301      	movs	r3, #1
 8005dec:	226a      	movs	r2, #106	@ 0x6a
 8005dee:	21d0      	movs	r1, #208	@ 0xd0
 8005df0:	68f8      	ldr	r0, [r7, #12]
 8005df2:	f7fc f8d7 	bl	8001fa4 <HAL_I2C_Mem_Read>

    // Set FIFO_EN bit (bit 6) while preserving other bits
    current_value |= 0x40;
 8005df6:	7afb      	ldrb	r3, [r7, #11]
 8005df8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005dfc:	b2db      	uxtb	r3, r3
 8005dfe:	72fb      	strb	r3, [r7, #11]
    HAL_I2C_Mem_Write(hi2c1, MPU6050_ADDR, USER_CTRL, 1, &current_value, 1, 1000);
 8005e00:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005e04:	9302      	str	r3, [sp, #8]
 8005e06:	2301      	movs	r3, #1
 8005e08:	9301      	str	r3, [sp, #4]
 8005e0a:	f107 030b 	add.w	r3, r7, #11
 8005e0e:	9300      	str	r3, [sp, #0]
 8005e10:	2301      	movs	r3, #1
 8005e12:	226a      	movs	r2, #106	@ 0x6a
 8005e14:	21d0      	movs	r1, #208	@ 0xd0
 8005e16:	68f8      	ldr	r0, [r7, #12]
 8005e18:	f7fb ffca 	bl	8001db0 <HAL_I2C_Mem_Write>
}
 8005e1c:	bf00      	nop
 8005e1e:	3710      	adds	r7, #16
 8005e20:	46bd      	mov	sp, r7
 8005e22:	bd80      	pop	{r7, pc}

08005e24 <MPU6050_configure_Fifo>:

void MPU6050_configure_Fifo (mpu6050_t *mpu6050) // temperature is first 1, next 111 is enable gyroscope from Gx to Gz, and last 1 is for acceleration (000 is about i2c slaves - not relevant in my case)
{
 8005e24:	b580      	push	{r7, lr}
 8005e26:	b088      	sub	sp, #32
 8005e28:	af04      	add	r7, sp, #16
 8005e2a:	6078      	str	r0, [r7, #4]
	I2C_HandleTypeDef* hi2c1 = mpu6050->_I2C;
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005e30:	60fb      	str	r3, [r7, #12]
	uint8_t Data = 0xF8; // To enable fifo on Temperature, gyro and accel (1111 1000)
 8005e32:	23f8      	movs	r3, #248	@ 0xf8
 8005e34:	72fb      	strb	r3, [r7, #11]
	// If want to change Data to read different in FIFO DON'T FORGET to change FIFO_SAMPLE_SIZE in mpu6050.h
	HAL_I2C_Mem_Write (hi2c1, MPU6050_ADDR, FIFO_ENABLE, 1, &Data, 1, 1000); // 1 byte to transmit
 8005e36:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005e3a:	9302      	str	r3, [sp, #8]
 8005e3c:	2301      	movs	r3, #1
 8005e3e:	9301      	str	r3, [sp, #4]
 8005e40:	f107 030b 	add.w	r3, r7, #11
 8005e44:	9300      	str	r3, [sp, #0]
 8005e46:	2301      	movs	r3, #1
 8005e48:	2223      	movs	r2, #35	@ 0x23
 8005e4a:	21d0      	movs	r1, #208	@ 0xd0
 8005e4c:	68f8      	ldr	r0, [r7, #12]
 8005e4e:	f7fb ffaf 	bl	8001db0 <HAL_I2C_Mem_Write>
}
 8005e52:	bf00      	nop
 8005e54:	3710      	adds	r7, #16
 8005e56:	46bd      	mov	sp, r7
 8005e58:	bd80      	pop	{r7, pc}
	...

08005e5c <configure_MPU6050>:
#include <stdio.h>

mpu6050_t mpu6050;

// Function exists to hide driver for main, so it won't get access to inner structure: mpu6050
void configure_MPU6050(void) {
 8005e5c:	b580      	push	{r7, lr}
 8005e5e:	b086      	sub	sp, #24
 8005e60:	af00      	add	r7, sp, #0
	// hi2c1 is global
	MPU6050_Init(&mpu6050, &hi2c1);
 8005e62:	490d      	ldr	r1, [pc, #52]	@ (8005e98 <configure_MPU6050+0x3c>)
 8005e64:	480d      	ldr	r0, [pc, #52]	@ (8005e9c <configure_MPU6050+0x40>)
 8005e66:	f7ff fe61 	bl	8005b2c <MPU6050_Init>
    float offsetXYZ[3] = {188.75, 240, 3361.5}; // enter your values
 8005e6a:	4a0d      	ldr	r2, [pc, #52]	@ (8005ea0 <configure_MPU6050+0x44>)
 8005e6c:	f107 030c 	add.w	r3, r7, #12
 8005e70:	ca07      	ldmia	r2, {r0, r1, r2}
 8005e72:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    float scaleXYZ[3] = {16358.75, 16312.67, 16721.5}; // enter your values
 8005e76:	4a0b      	ldr	r2, [pc, #44]	@ (8005ea4 <configure_MPU6050+0x48>)
 8005e78:	463b      	mov	r3, r7
 8005e7a:	ca07      	ldmia	r2, {r0, r1, r2}
 8005e7c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    MPU6050_Set_Accel_Offset_Scale(&mpu6050, offsetXYZ, scaleXYZ);
 8005e80:	463a      	mov	r2, r7
 8005e82:	f107 030c 	add.w	r3, r7, #12
 8005e86:	4619      	mov	r1, r3
 8005e88:	4804      	ldr	r0, [pc, #16]	@ (8005e9c <configure_MPU6050+0x40>)
 8005e8a:	f7ff ff11 	bl	8005cb0 <MPU6050_Set_Accel_Offset_Scale>
}
 8005e8e:	bf00      	nop
 8005e90:	3718      	adds	r7, #24
 8005e92:	46bd      	mov	sp, r7
 8005e94:	bd80      	pop	{r7, pc}
 8005e96:	bf00      	nop
 8005e98:	200001f4 	.word	0x200001f4
 8005e9c:	2000041c 	.word	0x2000041c
 8005ea0:	0800b0b0 	.word	0x0800b0b0
 8005ea4:	0800b0bc 	.word	0x0800b0bc

08005ea8 <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 8005ea8:	b480      	push	{r7}
 8005eaa:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 8005eac:	bf00      	nop
 8005eae:	46bd      	mov	sp, r7
 8005eb0:	bc80      	pop	{r7}
 8005eb2:	4770      	bx	lr

08005eb4 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8005eb4:	b580      	push	{r7, lr}
 8005eb6:	b086      	sub	sp, #24
 8005eb8:	af04      	add	r7, sp, #16
 8005eba:	4603      	mov	r3, r0
 8005ebc:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 8005ebe:	f04f 33ff 	mov.w	r3, #4294967295
 8005ec2:	9302      	str	r3, [sp, #8]
 8005ec4:	2301      	movs	r3, #1
 8005ec6:	9301      	str	r3, [sp, #4]
 8005ec8:	1dfb      	adds	r3, r7, #7
 8005eca:	9300      	str	r3, [sp, #0]
 8005ecc:	2301      	movs	r3, #1
 8005ece:	2200      	movs	r2, #0
 8005ed0:	2178      	movs	r1, #120	@ 0x78
 8005ed2:	4803      	ldr	r0, [pc, #12]	@ (8005ee0 <ssd1306_WriteCommand+0x2c>)
 8005ed4:	f7fb ff6c 	bl	8001db0 <HAL_I2C_Mem_Write>
}
 8005ed8:	bf00      	nop
 8005eda:	3708      	adds	r7, #8
 8005edc:	46bd      	mov	sp, r7
 8005ede:	bd80      	pop	{r7, pc}
 8005ee0:	200001f4 	.word	0x200001f4

08005ee4 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8005ee4:	b580      	push	{r7, lr}
 8005ee6:	b086      	sub	sp, #24
 8005ee8:	af04      	add	r7, sp, #16
 8005eea:	6078      	str	r0, [r7, #4]
 8005eec:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 8005eee:	683b      	ldr	r3, [r7, #0]
 8005ef0:	b29b      	uxth	r3, r3
 8005ef2:	f04f 32ff 	mov.w	r2, #4294967295
 8005ef6:	9202      	str	r2, [sp, #8]
 8005ef8:	9301      	str	r3, [sp, #4]
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	9300      	str	r3, [sp, #0]
 8005efe:	2301      	movs	r3, #1
 8005f00:	2240      	movs	r2, #64	@ 0x40
 8005f02:	2178      	movs	r1, #120	@ 0x78
 8005f04:	4803      	ldr	r0, [pc, #12]	@ (8005f14 <ssd1306_WriteData+0x30>)
 8005f06:	f7fb ff53 	bl	8001db0 <HAL_I2C_Mem_Write>
}
 8005f0a:	bf00      	nop
 8005f0c:	3708      	adds	r7, #8
 8005f0e:	46bd      	mov	sp, r7
 8005f10:	bd80      	pop	{r7, pc}
 8005f12:	bf00      	nop
 8005f14:	200001f4 	.word	0x200001f4

08005f18 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 8005f18:	b580      	push	{r7, lr}
 8005f1a:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 8005f1c:	f7ff ffc4 	bl	8005ea8 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 8005f20:	2064      	movs	r0, #100	@ 0x64
 8005f22:	f7fa ff2f 	bl	8000d84 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 8005f26:	2000      	movs	r0, #0
 8005f28:	f000 f9da 	bl	80062e0 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8005f2c:	2020      	movs	r0, #32
 8005f2e:	f7ff ffc1 	bl	8005eb4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8005f32:	2000      	movs	r0, #0
 8005f34:	f7ff ffbe 	bl	8005eb4 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8005f38:	20b0      	movs	r0, #176	@ 0xb0
 8005f3a:	f7ff ffbb 	bl	8005eb4 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 8005f3e:	20c8      	movs	r0, #200	@ 0xc8
 8005f40:	f7ff ffb8 	bl	8005eb4 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8005f44:	2000      	movs	r0, #0
 8005f46:	f7ff ffb5 	bl	8005eb4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 8005f4a:	2010      	movs	r0, #16
 8005f4c:	f7ff ffb2 	bl	8005eb4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8005f50:	2040      	movs	r0, #64	@ 0x40
 8005f52:	f7ff ffaf 	bl	8005eb4 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 8005f56:	20ff      	movs	r0, #255	@ 0xff
 8005f58:	f000 f9ae 	bl	80062b8 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8005f5c:	20a1      	movs	r0, #161	@ 0xa1
 8005f5e:	f7ff ffa9 	bl	8005eb4 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 8005f62:	20a6      	movs	r0, #166	@ 0xa6
 8005f64:	f7ff ffa6 	bl	8005eb4 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8005f68:	20a8      	movs	r0, #168	@ 0xa8
 8005f6a:	f7ff ffa3 	bl	8005eb4 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 8005f6e:	203f      	movs	r0, #63	@ 0x3f
 8005f70:	f7ff ffa0 	bl	8005eb4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8005f74:	20a4      	movs	r0, #164	@ 0xa4
 8005f76:	f7ff ff9d 	bl	8005eb4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 8005f7a:	20d3      	movs	r0, #211	@ 0xd3
 8005f7c:	f7ff ff9a 	bl	8005eb4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8005f80:	2000      	movs	r0, #0
 8005f82:	f7ff ff97 	bl	8005eb4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8005f86:	20d5      	movs	r0, #213	@ 0xd5
 8005f88:	f7ff ff94 	bl	8005eb4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8005f8c:	20f0      	movs	r0, #240	@ 0xf0
 8005f8e:	f7ff ff91 	bl	8005eb4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 8005f92:	20d9      	movs	r0, #217	@ 0xd9
 8005f94:	f7ff ff8e 	bl	8005eb4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8005f98:	2022      	movs	r0, #34	@ 0x22
 8005f9a:	f7ff ff8b 	bl	8005eb4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 8005f9e:	20da      	movs	r0, #218	@ 0xda
 8005fa0:	f7ff ff88 	bl	8005eb4 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 8005fa4:	2012      	movs	r0, #18
 8005fa6:	f7ff ff85 	bl	8005eb4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 8005faa:	20db      	movs	r0, #219	@ 0xdb
 8005fac:	f7ff ff82 	bl	8005eb4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8005fb0:	2020      	movs	r0, #32
 8005fb2:	f7ff ff7f 	bl	8005eb4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8005fb6:	208d      	movs	r0, #141	@ 0x8d
 8005fb8:	f7ff ff7c 	bl	8005eb4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8005fbc:	2014      	movs	r0, #20
 8005fbe:	f7ff ff79 	bl	8005eb4 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 8005fc2:	2001      	movs	r0, #1
 8005fc4:	f000 f98c 	bl	80062e0 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8005fc8:	2000      	movs	r0, #0
 8005fca:	f000 f80f 	bl	8005fec <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 8005fce:	f000 f825 	bl	800601c <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 8005fd2:	4b05      	ldr	r3, [pc, #20]	@ (8005fe8 <ssd1306_Init+0xd0>)
 8005fd4:	2200      	movs	r2, #0
 8005fd6:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8005fd8:	4b03      	ldr	r3, [pc, #12]	@ (8005fe8 <ssd1306_Init+0xd0>)
 8005fda:	2200      	movs	r2, #0
 8005fdc:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 8005fde:	4b02      	ldr	r3, [pc, #8]	@ (8005fe8 <ssd1306_Init+0xd0>)
 8005fe0:	2201      	movs	r2, #1
 8005fe2:	711a      	strb	r2, [r3, #4]
}
 8005fe4:	bf00      	nop
 8005fe6:	bd80      	pop	{r7, pc}
 8005fe8:	2000086c 	.word	0x2000086c

08005fec <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 8005fec:	b580      	push	{r7, lr}
 8005fee:	b082      	sub	sp, #8
 8005ff0:	af00      	add	r7, sp, #0
 8005ff2:	4603      	mov	r3, r0
 8005ff4:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8005ff6:	79fb      	ldrb	r3, [r7, #7]
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d101      	bne.n	8006000 <ssd1306_Fill+0x14>
 8005ffc:	2300      	movs	r3, #0
 8005ffe:	e000      	b.n	8006002 <ssd1306_Fill+0x16>
 8006000:	23ff      	movs	r3, #255	@ 0xff
 8006002:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8006006:	4619      	mov	r1, r3
 8006008:	4803      	ldr	r0, [pc, #12]	@ (8006018 <ssd1306_Fill+0x2c>)
 800600a:	f001 fd28 	bl	8007a5e <memset>
}
 800600e:	bf00      	nop
 8006010:	3708      	adds	r7, #8
 8006012:	46bd      	mov	sp, r7
 8006014:	bd80      	pop	{r7, pc}
 8006016:	bf00      	nop
 8006018:	2000046c 	.word	0x2000046c

0800601c <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 800601c:	b580      	push	{r7, lr}
 800601e:	b082      	sub	sp, #8
 8006020:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8006022:	2300      	movs	r3, #0
 8006024:	71fb      	strb	r3, [r7, #7]
 8006026:	e016      	b.n	8006056 <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8006028:	79fb      	ldrb	r3, [r7, #7]
 800602a:	3b50      	subs	r3, #80	@ 0x50
 800602c:	b2db      	uxtb	r3, r3
 800602e:	4618      	mov	r0, r3
 8006030:	f7ff ff40 	bl	8005eb4 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 8006034:	2000      	movs	r0, #0
 8006036:	f7ff ff3d 	bl	8005eb4 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 800603a:	2010      	movs	r0, #16
 800603c:	f7ff ff3a 	bl	8005eb4 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8006040:	79fb      	ldrb	r3, [r7, #7]
 8006042:	01db      	lsls	r3, r3, #7
 8006044:	4a08      	ldr	r2, [pc, #32]	@ (8006068 <ssd1306_UpdateScreen+0x4c>)
 8006046:	4413      	add	r3, r2
 8006048:	2180      	movs	r1, #128	@ 0x80
 800604a:	4618      	mov	r0, r3
 800604c:	f7ff ff4a 	bl	8005ee4 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8006050:	79fb      	ldrb	r3, [r7, #7]
 8006052:	3301      	adds	r3, #1
 8006054:	71fb      	strb	r3, [r7, #7]
 8006056:	79fb      	ldrb	r3, [r7, #7]
 8006058:	2b07      	cmp	r3, #7
 800605a:	d9e5      	bls.n	8006028 <ssd1306_UpdateScreen+0xc>
    }
}
 800605c:	bf00      	nop
 800605e:	bf00      	nop
 8006060:	3708      	adds	r7, #8
 8006062:	46bd      	mov	sp, r7
 8006064:	bd80      	pop	{r7, pc}
 8006066:	bf00      	nop
 8006068:	2000046c 	.word	0x2000046c

0800606c <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 800606c:	b480      	push	{r7}
 800606e:	b083      	sub	sp, #12
 8006070:	af00      	add	r7, sp, #0
 8006072:	4603      	mov	r3, r0
 8006074:	71fb      	strb	r3, [r7, #7]
 8006076:	460b      	mov	r3, r1
 8006078:	71bb      	strb	r3, [r7, #6]
 800607a:	4613      	mov	r3, r2
 800607c:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 800607e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006082:	2b00      	cmp	r3, #0
 8006084:	db3d      	blt.n	8006102 <ssd1306_DrawPixel+0x96>
 8006086:	79bb      	ldrb	r3, [r7, #6]
 8006088:	2b3f      	cmp	r3, #63	@ 0x3f
 800608a:	d83a      	bhi.n	8006102 <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 800608c:	797b      	ldrb	r3, [r7, #5]
 800608e:	2b01      	cmp	r3, #1
 8006090:	d11a      	bne.n	80060c8 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8006092:	79fa      	ldrb	r2, [r7, #7]
 8006094:	79bb      	ldrb	r3, [r7, #6]
 8006096:	08db      	lsrs	r3, r3, #3
 8006098:	b2d8      	uxtb	r0, r3
 800609a:	4603      	mov	r3, r0
 800609c:	01db      	lsls	r3, r3, #7
 800609e:	4413      	add	r3, r2
 80060a0:	4a1a      	ldr	r2, [pc, #104]	@ (800610c <ssd1306_DrawPixel+0xa0>)
 80060a2:	5cd3      	ldrb	r3, [r2, r3]
 80060a4:	b25a      	sxtb	r2, r3
 80060a6:	79bb      	ldrb	r3, [r7, #6]
 80060a8:	f003 0307 	and.w	r3, r3, #7
 80060ac:	2101      	movs	r1, #1
 80060ae:	fa01 f303 	lsl.w	r3, r1, r3
 80060b2:	b25b      	sxtb	r3, r3
 80060b4:	4313      	orrs	r3, r2
 80060b6:	b259      	sxtb	r1, r3
 80060b8:	79fa      	ldrb	r2, [r7, #7]
 80060ba:	4603      	mov	r3, r0
 80060bc:	01db      	lsls	r3, r3, #7
 80060be:	4413      	add	r3, r2
 80060c0:	b2c9      	uxtb	r1, r1
 80060c2:	4a12      	ldr	r2, [pc, #72]	@ (800610c <ssd1306_DrawPixel+0xa0>)
 80060c4:	54d1      	strb	r1, [r2, r3]
 80060c6:	e01d      	b.n	8006104 <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 80060c8:	79fa      	ldrb	r2, [r7, #7]
 80060ca:	79bb      	ldrb	r3, [r7, #6]
 80060cc:	08db      	lsrs	r3, r3, #3
 80060ce:	b2d8      	uxtb	r0, r3
 80060d0:	4603      	mov	r3, r0
 80060d2:	01db      	lsls	r3, r3, #7
 80060d4:	4413      	add	r3, r2
 80060d6:	4a0d      	ldr	r2, [pc, #52]	@ (800610c <ssd1306_DrawPixel+0xa0>)
 80060d8:	5cd3      	ldrb	r3, [r2, r3]
 80060da:	b25a      	sxtb	r2, r3
 80060dc:	79bb      	ldrb	r3, [r7, #6]
 80060de:	f003 0307 	and.w	r3, r3, #7
 80060e2:	2101      	movs	r1, #1
 80060e4:	fa01 f303 	lsl.w	r3, r1, r3
 80060e8:	b25b      	sxtb	r3, r3
 80060ea:	43db      	mvns	r3, r3
 80060ec:	b25b      	sxtb	r3, r3
 80060ee:	4013      	ands	r3, r2
 80060f0:	b259      	sxtb	r1, r3
 80060f2:	79fa      	ldrb	r2, [r7, #7]
 80060f4:	4603      	mov	r3, r0
 80060f6:	01db      	lsls	r3, r3, #7
 80060f8:	4413      	add	r3, r2
 80060fa:	b2c9      	uxtb	r1, r1
 80060fc:	4a03      	ldr	r2, [pc, #12]	@ (800610c <ssd1306_DrawPixel+0xa0>)
 80060fe:	54d1      	strb	r1, [r2, r3]
 8006100:	e000      	b.n	8006104 <ssd1306_DrawPixel+0x98>
        return;
 8006102:	bf00      	nop
    }
}
 8006104:	370c      	adds	r7, #12
 8006106:	46bd      	mov	sp, r7
 8006108:	bc80      	pop	{r7}
 800610a:	4770      	bx	lr
 800610c:	2000046c 	.word	0x2000046c

08006110 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8006110:	b590      	push	{r4, r7, lr}
 8006112:	b089      	sub	sp, #36	@ 0x24
 8006114:	af00      	add	r7, sp, #0
 8006116:	4604      	mov	r4, r0
 8006118:	4638      	mov	r0, r7
 800611a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 800611e:	4623      	mov	r3, r4
 8006120:	73fb      	strb	r3, [r7, #15]
    uint32_t i, b, j;
    
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.width) ||
 8006122:	4b45      	ldr	r3, [pc, #276]	@ (8006238 <ssd1306_WriteChar+0x128>)
 8006124:	881b      	ldrh	r3, [r3, #0]
 8006126:	461a      	mov	r2, r3
 8006128:	783b      	ldrb	r3, [r7, #0]
 800612a:	4413      	add	r3, r2
 800612c:	2b80      	cmp	r3, #128	@ 0x80
 800612e:	dc06      	bgt.n	800613e <ssd1306_WriteChar+0x2e>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 8006130:	4b41      	ldr	r3, [pc, #260]	@ (8006238 <ssd1306_WriteChar+0x128>)
 8006132:	885b      	ldrh	r3, [r3, #2]
 8006134:	461a      	mov	r2, r3
 8006136:	787b      	ldrb	r3, [r7, #1]
 8006138:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.width) ||
 800613a:	2b40      	cmp	r3, #64	@ 0x40
 800613c:	dd01      	ble.n	8006142 <ssd1306_WriteChar+0x32>
    {
        // Not enough space on current line
        return 0;
 800613e:	2300      	movs	r3, #0
 8006140:	e075      	b.n	800622e <ssd1306_WriteChar+0x11e>
    }
    
    uint8_t sh = 0;
 8006142:	2300      	movs	r3, #0
 8006144:	75fb      	strb	r3, [r7, #23]
    if(Font.width > 16)
 8006146:	783b      	ldrb	r3, [r7, #0]
 8006148:	2b10      	cmp	r3, #16
 800614a:	d901      	bls.n	8006150 <ssd1306_WriteChar+0x40>
    	sh = 1;
 800614c:	2301      	movs	r3, #1
 800614e:	75fb      	strb	r3, [r7, #23]
    
    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 8006150:	2300      	movs	r3, #0
 8006152:	61fb      	str	r3, [r7, #28]
 8006154:	e055      	b.n	8006202 <ssd1306_WriteChar+0xf2>
    	uint16_t idx = (ch - 32) * Font.height + i;
 8006156:	7bfb      	ldrb	r3, [r7, #15]
 8006158:	3b20      	subs	r3, #32
 800615a:	b29b      	uxth	r3, r3
 800615c:	787a      	ldrb	r2, [r7, #1]
 800615e:	fb02 f303 	mul.w	r3, r2, r3
 8006162:	b29a      	uxth	r2, r3
 8006164:	69fb      	ldr	r3, [r7, #28]
 8006166:	b29b      	uxth	r3, r3
 8006168:	4413      	add	r3, r2
 800616a:	82bb      	strh	r3, [r7, #20]
        b = Font.data[idx<<sh];
 800616c:	687a      	ldr	r2, [r7, #4]
 800616e:	8ab9      	ldrh	r1, [r7, #20]
 8006170:	7dfb      	ldrb	r3, [r7, #23]
 8006172:	fa01 f303 	lsl.w	r3, r1, r3
 8006176:	005b      	lsls	r3, r3, #1
 8006178:	4413      	add	r3, r2
 800617a:	881b      	ldrh	r3, [r3, #0]
 800617c:	613b      	str	r3, [r7, #16]
        for(j = 0; j < Font.width; j++) {
 800617e:	2300      	movs	r3, #0
 8006180:	61bb      	str	r3, [r7, #24]
 8006182:	e036      	b.n	80061f2 <ssd1306_WriteChar+0xe2>
            if((b << j) & 0x8000)  {
 8006184:	693a      	ldr	r2, [r7, #16]
 8006186:	69bb      	ldr	r3, [r7, #24]
 8006188:	fa02 f303 	lsl.w	r3, r2, r3
 800618c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006190:	2b00      	cmp	r3, #0
 8006192:	d013      	beq.n	80061bc <ssd1306_WriteChar+0xac>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8006194:	4b28      	ldr	r3, [pc, #160]	@ (8006238 <ssd1306_WriteChar+0x128>)
 8006196:	881b      	ldrh	r3, [r3, #0]
 8006198:	b2da      	uxtb	r2, r3
 800619a:	69bb      	ldr	r3, [r7, #24]
 800619c:	b2db      	uxtb	r3, r3
 800619e:	4413      	add	r3, r2
 80061a0:	b2d8      	uxtb	r0, r3
 80061a2:	4b25      	ldr	r3, [pc, #148]	@ (8006238 <ssd1306_WriteChar+0x128>)
 80061a4:	885b      	ldrh	r3, [r3, #2]
 80061a6:	b2da      	uxtb	r2, r3
 80061a8:	69fb      	ldr	r3, [r7, #28]
 80061aa:	b2db      	uxtb	r3, r3
 80061ac:	4413      	add	r3, r2
 80061ae:	b2db      	uxtb	r3, r3
 80061b0:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 80061b4:	4619      	mov	r1, r3
 80061b6:	f7ff ff59 	bl	800606c <ssd1306_DrawPixel>
 80061ba:	e017      	b.n	80061ec <ssd1306_WriteChar+0xdc>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 80061bc:	4b1e      	ldr	r3, [pc, #120]	@ (8006238 <ssd1306_WriteChar+0x128>)
 80061be:	881b      	ldrh	r3, [r3, #0]
 80061c0:	b2da      	uxtb	r2, r3
 80061c2:	69bb      	ldr	r3, [r7, #24]
 80061c4:	b2db      	uxtb	r3, r3
 80061c6:	4413      	add	r3, r2
 80061c8:	b2d8      	uxtb	r0, r3
 80061ca:	4b1b      	ldr	r3, [pc, #108]	@ (8006238 <ssd1306_WriteChar+0x128>)
 80061cc:	885b      	ldrh	r3, [r3, #2]
 80061ce:	b2da      	uxtb	r2, r3
 80061d0:	69fb      	ldr	r3, [r7, #28]
 80061d2:	b2db      	uxtb	r3, r3
 80061d4:	4413      	add	r3, r2
 80061d6:	b2d9      	uxtb	r1, r3
 80061d8:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80061dc:	2b00      	cmp	r3, #0
 80061de:	bf0c      	ite	eq
 80061e0:	2301      	moveq	r3, #1
 80061e2:	2300      	movne	r3, #0
 80061e4:	b2db      	uxtb	r3, r3
 80061e6:	461a      	mov	r2, r3
 80061e8:	f7ff ff40 	bl	800606c <ssd1306_DrawPixel>
        for(j = 0; j < Font.width; j++) {
 80061ec:	69bb      	ldr	r3, [r7, #24]
 80061ee:	3301      	adds	r3, #1
 80061f0:	61bb      	str	r3, [r7, #24]
 80061f2:	783b      	ldrb	r3, [r7, #0]
 80061f4:	461a      	mov	r2, r3
 80061f6:	69bb      	ldr	r3, [r7, #24]
 80061f8:	4293      	cmp	r3, r2
 80061fa:	d3c3      	bcc.n	8006184 <ssd1306_WriteChar+0x74>
    for(i = 0; i < Font.height; i++) {
 80061fc:	69fb      	ldr	r3, [r7, #28]
 80061fe:	3301      	adds	r3, #1
 8006200:	61fb      	str	r3, [r7, #28]
 8006202:	787b      	ldrb	r3, [r7, #1]
 8006204:	461a      	mov	r2, r3
 8006206:	69fb      	ldr	r3, [r7, #28]
 8006208:	4293      	cmp	r3, r2
 800620a:	d3a4      	bcc.n	8006156 <ssd1306_WriteChar+0x46>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += Font.char_width ? Font.char_width[ch - 32] : Font.width;
 800620c:	4b0a      	ldr	r3, [pc, #40]	@ (8006238 <ssd1306_WriteChar+0x128>)
 800620e:	881b      	ldrh	r3, [r3, #0]
 8006210:	68ba      	ldr	r2, [r7, #8]
 8006212:	2a00      	cmp	r2, #0
 8006214:	d005      	beq.n	8006222 <ssd1306_WriteChar+0x112>
 8006216:	68b9      	ldr	r1, [r7, #8]
 8006218:	7bfa      	ldrb	r2, [r7, #15]
 800621a:	3a20      	subs	r2, #32
 800621c:	440a      	add	r2, r1
 800621e:	7812      	ldrb	r2, [r2, #0]
 8006220:	e000      	b.n	8006224 <ssd1306_WriteChar+0x114>
 8006222:	783a      	ldrb	r2, [r7, #0]
 8006224:	4413      	add	r3, r2
 8006226:	b29a      	uxth	r2, r3
 8006228:	4b03      	ldr	r3, [pc, #12]	@ (8006238 <ssd1306_WriteChar+0x128>)
 800622a:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 800622c:	7bfb      	ldrb	r3, [r7, #15]
}
 800622e:	4618      	mov	r0, r3
 8006230:	3724      	adds	r7, #36	@ 0x24
 8006232:	46bd      	mov	sp, r7
 8006234:	bd90      	pop	{r4, r7, pc}
 8006236:	bf00      	nop
 8006238:	2000086c 	.word	0x2000086c

0800623c <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 800623c:	b580      	push	{r7, lr}
 800623e:	b086      	sub	sp, #24
 8006240:	af02      	add	r7, sp, #8
 8006242:	60f8      	str	r0, [r7, #12]
 8006244:	4638      	mov	r0, r7
 8006246:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    while (*str) {
 800624a:	e013      	b.n	8006274 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	7818      	ldrb	r0, [r3, #0]
 8006250:	7e3b      	ldrb	r3, [r7, #24]
 8006252:	9300      	str	r3, [sp, #0]
 8006254:	463b      	mov	r3, r7
 8006256:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006258:	f7ff ff5a 	bl	8006110 <ssd1306_WriteChar>
 800625c:	4603      	mov	r3, r0
 800625e:	461a      	mov	r2, r3
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	781b      	ldrb	r3, [r3, #0]
 8006264:	429a      	cmp	r2, r3
 8006266:	d002      	beq.n	800626e <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	781b      	ldrb	r3, [r3, #0]
 800626c:	e008      	b.n	8006280 <ssd1306_WriteString+0x44>
        }
        str++;
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	3301      	adds	r3, #1
 8006272:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	781b      	ldrb	r3, [r3, #0]
 8006278:	2b00      	cmp	r3, #0
 800627a:	d1e7      	bne.n	800624c <ssd1306_WriteString+0x10>
    }
    
    // Everything ok
    return *str;
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	781b      	ldrb	r3, [r3, #0]
}
 8006280:	4618      	mov	r0, r3
 8006282:	3710      	adds	r7, #16
 8006284:	46bd      	mov	sp, r7
 8006286:	bd80      	pop	{r7, pc}

08006288 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8006288:	b480      	push	{r7}
 800628a:	b083      	sub	sp, #12
 800628c:	af00      	add	r7, sp, #0
 800628e:	4603      	mov	r3, r0
 8006290:	460a      	mov	r2, r1
 8006292:	71fb      	strb	r3, [r7, #7]
 8006294:	4613      	mov	r3, r2
 8006296:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8006298:	79fb      	ldrb	r3, [r7, #7]
 800629a:	b29a      	uxth	r2, r3
 800629c:	4b05      	ldr	r3, [pc, #20]	@ (80062b4 <ssd1306_SetCursor+0x2c>)
 800629e:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 80062a0:	79bb      	ldrb	r3, [r7, #6]
 80062a2:	b29a      	uxth	r2, r3
 80062a4:	4b03      	ldr	r3, [pc, #12]	@ (80062b4 <ssd1306_SetCursor+0x2c>)
 80062a6:	805a      	strh	r2, [r3, #2]
}
 80062a8:	bf00      	nop
 80062aa:	370c      	adds	r7, #12
 80062ac:	46bd      	mov	sp, r7
 80062ae:	bc80      	pop	{r7}
 80062b0:	4770      	bx	lr
 80062b2:	bf00      	nop
 80062b4:	2000086c 	.word	0x2000086c

080062b8 <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 80062b8:	b580      	push	{r7, lr}
 80062ba:	b084      	sub	sp, #16
 80062bc:	af00      	add	r7, sp, #0
 80062be:	4603      	mov	r3, r0
 80062c0:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 80062c2:	2381      	movs	r3, #129	@ 0x81
 80062c4:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 80062c6:	7bfb      	ldrb	r3, [r7, #15]
 80062c8:	4618      	mov	r0, r3
 80062ca:	f7ff fdf3 	bl	8005eb4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 80062ce:	79fb      	ldrb	r3, [r7, #7]
 80062d0:	4618      	mov	r0, r3
 80062d2:	f7ff fdef 	bl	8005eb4 <ssd1306_WriteCommand>
}
 80062d6:	bf00      	nop
 80062d8:	3710      	adds	r7, #16
 80062da:	46bd      	mov	sp, r7
 80062dc:	bd80      	pop	{r7, pc}
	...

080062e0 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 80062e0:	b580      	push	{r7, lr}
 80062e2:	b084      	sub	sp, #16
 80062e4:	af00      	add	r7, sp, #0
 80062e6:	4603      	mov	r3, r0
 80062e8:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 80062ea:	79fb      	ldrb	r3, [r7, #7]
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	d005      	beq.n	80062fc <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 80062f0:	23af      	movs	r3, #175	@ 0xaf
 80062f2:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 80062f4:	4b08      	ldr	r3, [pc, #32]	@ (8006318 <ssd1306_SetDisplayOn+0x38>)
 80062f6:	2201      	movs	r2, #1
 80062f8:	715a      	strb	r2, [r3, #5]
 80062fa:	e004      	b.n	8006306 <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 80062fc:	23ae      	movs	r3, #174	@ 0xae
 80062fe:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8006300:	4b05      	ldr	r3, [pc, #20]	@ (8006318 <ssd1306_SetDisplayOn+0x38>)
 8006302:	2200      	movs	r2, #0
 8006304:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 8006306:	7bfb      	ldrb	r3, [r7, #15]
 8006308:	4618      	mov	r0, r3
 800630a:	f7ff fdd3 	bl	8005eb4 <ssd1306_WriteCommand>
}
 800630e:	bf00      	nop
 8006310:	3710      	adds	r7, #16
 8006312:	46bd      	mov	sp, r7
 8006314:	bd80      	pop	{r7, pc}
 8006316:	bf00      	nop
 8006318:	2000086c 	.word	0x2000086c

0800631c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800631c:	b480      	push	{r7}
 800631e:	b085      	sub	sp, #20
 8006320:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8006322:	4b15      	ldr	r3, [pc, #84]	@ (8006378 <HAL_MspInit+0x5c>)
 8006324:	699b      	ldr	r3, [r3, #24]
 8006326:	4a14      	ldr	r2, [pc, #80]	@ (8006378 <HAL_MspInit+0x5c>)
 8006328:	f043 0301 	orr.w	r3, r3, #1
 800632c:	6193      	str	r3, [r2, #24]
 800632e:	4b12      	ldr	r3, [pc, #72]	@ (8006378 <HAL_MspInit+0x5c>)
 8006330:	699b      	ldr	r3, [r3, #24]
 8006332:	f003 0301 	and.w	r3, r3, #1
 8006336:	60bb      	str	r3, [r7, #8]
 8006338:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800633a:	4b0f      	ldr	r3, [pc, #60]	@ (8006378 <HAL_MspInit+0x5c>)
 800633c:	69db      	ldr	r3, [r3, #28]
 800633e:	4a0e      	ldr	r2, [pc, #56]	@ (8006378 <HAL_MspInit+0x5c>)
 8006340:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006344:	61d3      	str	r3, [r2, #28]
 8006346:	4b0c      	ldr	r3, [pc, #48]	@ (8006378 <HAL_MspInit+0x5c>)
 8006348:	69db      	ldr	r3, [r3, #28]
 800634a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800634e:	607b      	str	r3, [r7, #4]
 8006350:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8006352:	4b0a      	ldr	r3, [pc, #40]	@ (800637c <HAL_MspInit+0x60>)
 8006354:	685b      	ldr	r3, [r3, #4]
 8006356:	60fb      	str	r3, [r7, #12]
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800635e:	60fb      	str	r3, [r7, #12]
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8006366:	60fb      	str	r3, [r7, #12]
 8006368:	4a04      	ldr	r2, [pc, #16]	@ (800637c <HAL_MspInit+0x60>)
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800636e:	bf00      	nop
 8006370:	3714      	adds	r7, #20
 8006372:	46bd      	mov	sp, r7
 8006374:	bc80      	pop	{r7}
 8006376:	4770      	bx	lr
 8006378:	40021000 	.word	0x40021000
 800637c:	40010000 	.word	0x40010000

08006380 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8006380:	b580      	push	{r7, lr}
 8006382:	b088      	sub	sp, #32
 8006384:	af00      	add	r7, sp, #0
 8006386:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006388:	f107 0310 	add.w	r3, r7, #16
 800638c:	2200      	movs	r2, #0
 800638e:	601a      	str	r2, [r3, #0]
 8006390:	605a      	str	r2, [r3, #4]
 8006392:	609a      	str	r2, [r3, #8]
 8006394:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	4a15      	ldr	r2, [pc, #84]	@ (80063f0 <HAL_I2C_MspInit+0x70>)
 800639c:	4293      	cmp	r3, r2
 800639e:	d123      	bne.n	80063e8 <HAL_I2C_MspInit+0x68>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80063a0:	4b14      	ldr	r3, [pc, #80]	@ (80063f4 <HAL_I2C_MspInit+0x74>)
 80063a2:	699b      	ldr	r3, [r3, #24]
 80063a4:	4a13      	ldr	r2, [pc, #76]	@ (80063f4 <HAL_I2C_MspInit+0x74>)
 80063a6:	f043 0308 	orr.w	r3, r3, #8
 80063aa:	6193      	str	r3, [r2, #24]
 80063ac:	4b11      	ldr	r3, [pc, #68]	@ (80063f4 <HAL_I2C_MspInit+0x74>)
 80063ae:	699b      	ldr	r3, [r3, #24]
 80063b0:	f003 0308 	and.w	r3, r3, #8
 80063b4:	60fb      	str	r3, [r7, #12]
 80063b6:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80063b8:	23c0      	movs	r3, #192	@ 0xc0
 80063ba:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80063bc:	2312      	movs	r3, #18
 80063be:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80063c0:	2303      	movs	r3, #3
 80063c2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80063c4:	f107 0310 	add.w	r3, r7, #16
 80063c8:	4619      	mov	r1, r3
 80063ca:	480b      	ldr	r0, [pc, #44]	@ (80063f8 <HAL_I2C_MspInit+0x78>)
 80063cc:	f7fa febe 	bl	800114c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80063d0:	4b08      	ldr	r3, [pc, #32]	@ (80063f4 <HAL_I2C_MspInit+0x74>)
 80063d2:	69db      	ldr	r3, [r3, #28]
 80063d4:	4a07      	ldr	r2, [pc, #28]	@ (80063f4 <HAL_I2C_MspInit+0x74>)
 80063d6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80063da:	61d3      	str	r3, [r2, #28]
 80063dc:	4b05      	ldr	r3, [pc, #20]	@ (80063f4 <HAL_I2C_MspInit+0x74>)
 80063de:	69db      	ldr	r3, [r3, #28]
 80063e0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80063e4:	60bb      	str	r3, [r7, #8]
 80063e6:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 80063e8:	bf00      	nop
 80063ea:	3720      	adds	r7, #32
 80063ec:	46bd      	mov	sp, r7
 80063ee:	bd80      	pop	{r7, pc}
 80063f0:	40005400 	.word	0x40005400
 80063f4:	40021000 	.word	0x40021000
 80063f8:	40010c00 	.word	0x40010c00

080063fc <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80063fc:	b580      	push	{r7, lr}
 80063fe:	b084      	sub	sp, #16
 8006400:	af00      	add	r7, sp, #0
 8006402:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	4a0f      	ldr	r2, [pc, #60]	@ (8006448 <HAL_RTC_MspInit+0x4c>)
 800640a:	4293      	cmp	r3, r2
 800640c:	d118      	bne.n	8006440 <HAL_RTC_MspInit+0x44>
  {
    /* USER CODE BEGIN RTC_MspInit 0 */

    /* USER CODE END RTC_MspInit 0 */
    HAL_PWR_EnableBkUpAccess();
 800640e:	f7fc fd41 	bl	8002e94 <HAL_PWR_EnableBkUpAccess>
    /* Enable BKP CLK enable for backup registers */
    __HAL_RCC_BKP_CLK_ENABLE();
 8006412:	4b0e      	ldr	r3, [pc, #56]	@ (800644c <HAL_RTC_MspInit+0x50>)
 8006414:	69db      	ldr	r3, [r3, #28]
 8006416:	4a0d      	ldr	r2, [pc, #52]	@ (800644c <HAL_RTC_MspInit+0x50>)
 8006418:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800641c:	61d3      	str	r3, [r2, #28]
 800641e:	4b0b      	ldr	r3, [pc, #44]	@ (800644c <HAL_RTC_MspInit+0x50>)
 8006420:	69db      	ldr	r3, [r3, #28]
 8006422:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006426:	60fb      	str	r3, [r7, #12]
 8006428:	68fb      	ldr	r3, [r7, #12]
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800642a:	4b09      	ldr	r3, [pc, #36]	@ (8006450 <HAL_RTC_MspInit+0x54>)
 800642c:	2201      	movs	r2, #1
 800642e:	601a      	str	r2, [r3, #0]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 8006430:	2200      	movs	r2, #0
 8006432:	2100      	movs	r1, #0
 8006434:	2029      	movs	r0, #41	@ 0x29
 8006436:	f7fa fda0 	bl	8000f7a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 800643a:	2029      	movs	r0, #41	@ 0x29
 800643c:	f7fa fdb9 	bl	8000fb2 <HAL_NVIC_EnableIRQ>

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8006440:	bf00      	nop
 8006442:	3710      	adds	r7, #16
 8006444:	46bd      	mov	sp, r7
 8006446:	bd80      	pop	{r7, pc}
 8006448:	40002800 	.word	0x40002800
 800644c:	40021000 	.word	0x40021000
 8006450:	4242043c 	.word	0x4242043c

08006454 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8006454:	b580      	push	{r7, lr}
 8006456:	b08a      	sub	sp, #40	@ 0x28
 8006458:	af00      	add	r7, sp, #0
 800645a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800645c:	f107 0318 	add.w	r3, r7, #24
 8006460:	2200      	movs	r2, #0
 8006462:	601a      	str	r2, [r3, #0]
 8006464:	605a      	str	r2, [r3, #4]
 8006466:	609a      	str	r2, [r3, #8]
 8006468:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	4a3f      	ldr	r2, [pc, #252]	@ (800656c <HAL_UART_MspInit+0x118>)
 8006470:	4293      	cmp	r3, r2
 8006472:	d13a      	bne.n	80064ea <HAL_UART_MspInit+0x96>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8006474:	4b3e      	ldr	r3, [pc, #248]	@ (8006570 <HAL_UART_MspInit+0x11c>)
 8006476:	699b      	ldr	r3, [r3, #24]
 8006478:	4a3d      	ldr	r2, [pc, #244]	@ (8006570 <HAL_UART_MspInit+0x11c>)
 800647a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800647e:	6193      	str	r3, [r2, #24]
 8006480:	4b3b      	ldr	r3, [pc, #236]	@ (8006570 <HAL_UART_MspInit+0x11c>)
 8006482:	699b      	ldr	r3, [r3, #24]
 8006484:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006488:	617b      	str	r3, [r7, #20]
 800648a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800648c:	4b38      	ldr	r3, [pc, #224]	@ (8006570 <HAL_UART_MspInit+0x11c>)
 800648e:	699b      	ldr	r3, [r3, #24]
 8006490:	4a37      	ldr	r2, [pc, #220]	@ (8006570 <HAL_UART_MspInit+0x11c>)
 8006492:	f043 0304 	orr.w	r3, r3, #4
 8006496:	6193      	str	r3, [r2, #24]
 8006498:	4b35      	ldr	r3, [pc, #212]	@ (8006570 <HAL_UART_MspInit+0x11c>)
 800649a:	699b      	ldr	r3, [r3, #24]
 800649c:	f003 0304 	and.w	r3, r3, #4
 80064a0:	613b      	str	r3, [r7, #16]
 80064a2:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80064a4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80064a8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80064aa:	2302      	movs	r3, #2
 80064ac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80064ae:	2303      	movs	r3, #3
 80064b0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80064b2:	f107 0318 	add.w	r3, r7, #24
 80064b6:	4619      	mov	r1, r3
 80064b8:	482e      	ldr	r0, [pc, #184]	@ (8006574 <HAL_UART_MspInit+0x120>)
 80064ba:	f7fa fe47 	bl	800114c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80064be:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80064c2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80064c4:	2300      	movs	r3, #0
 80064c6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80064c8:	2300      	movs	r3, #0
 80064ca:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80064cc:	f107 0318 	add.w	r3, r7, #24
 80064d0:	4619      	mov	r1, r3
 80064d2:	4828      	ldr	r0, [pc, #160]	@ (8006574 <HAL_UART_MspInit+0x120>)
 80064d4:	f7fa fe3a 	bl	800114c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80064d8:	2200      	movs	r2, #0
 80064da:	2100      	movs	r1, #0
 80064dc:	2025      	movs	r0, #37	@ 0x25
 80064de:	f7fa fd4c 	bl	8000f7a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80064e2:	2025      	movs	r0, #37	@ 0x25
 80064e4:	f7fa fd65 	bl	8000fb2 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 80064e8:	e03c      	b.n	8006564 <HAL_UART_MspInit+0x110>
  else if(huart->Instance==USART2)
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	4a22      	ldr	r2, [pc, #136]	@ (8006578 <HAL_UART_MspInit+0x124>)
 80064f0:	4293      	cmp	r3, r2
 80064f2:	d137      	bne.n	8006564 <HAL_UART_MspInit+0x110>
    __HAL_RCC_USART2_CLK_ENABLE();
 80064f4:	4b1e      	ldr	r3, [pc, #120]	@ (8006570 <HAL_UART_MspInit+0x11c>)
 80064f6:	69db      	ldr	r3, [r3, #28]
 80064f8:	4a1d      	ldr	r2, [pc, #116]	@ (8006570 <HAL_UART_MspInit+0x11c>)
 80064fa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80064fe:	61d3      	str	r3, [r2, #28]
 8006500:	4b1b      	ldr	r3, [pc, #108]	@ (8006570 <HAL_UART_MspInit+0x11c>)
 8006502:	69db      	ldr	r3, [r3, #28]
 8006504:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006508:	60fb      	str	r3, [r7, #12]
 800650a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800650c:	4b18      	ldr	r3, [pc, #96]	@ (8006570 <HAL_UART_MspInit+0x11c>)
 800650e:	699b      	ldr	r3, [r3, #24]
 8006510:	4a17      	ldr	r2, [pc, #92]	@ (8006570 <HAL_UART_MspInit+0x11c>)
 8006512:	f043 0304 	orr.w	r3, r3, #4
 8006516:	6193      	str	r3, [r2, #24]
 8006518:	4b15      	ldr	r3, [pc, #84]	@ (8006570 <HAL_UART_MspInit+0x11c>)
 800651a:	699b      	ldr	r3, [r3, #24]
 800651c:	f003 0304 	and.w	r3, r3, #4
 8006520:	60bb      	str	r3, [r7, #8]
 8006522:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8006524:	2304      	movs	r3, #4
 8006526:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006528:	2302      	movs	r3, #2
 800652a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800652c:	2303      	movs	r3, #3
 800652e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006530:	f107 0318 	add.w	r3, r7, #24
 8006534:	4619      	mov	r1, r3
 8006536:	480f      	ldr	r0, [pc, #60]	@ (8006574 <HAL_UART_MspInit+0x120>)
 8006538:	f7fa fe08 	bl	800114c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800653c:	2308      	movs	r3, #8
 800653e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8006540:	2300      	movs	r3, #0
 8006542:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006544:	2300      	movs	r3, #0
 8006546:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006548:	f107 0318 	add.w	r3, r7, #24
 800654c:	4619      	mov	r1, r3
 800654e:	4809      	ldr	r0, [pc, #36]	@ (8006574 <HAL_UART_MspInit+0x120>)
 8006550:	f7fa fdfc 	bl	800114c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8006554:	2200      	movs	r2, #0
 8006556:	2100      	movs	r1, #0
 8006558:	2026      	movs	r0, #38	@ 0x26
 800655a:	f7fa fd0e 	bl	8000f7a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800655e:	2026      	movs	r0, #38	@ 0x26
 8006560:	f7fa fd27 	bl	8000fb2 <HAL_NVIC_EnableIRQ>
}
 8006564:	bf00      	nop
 8006566:	3728      	adds	r7, #40	@ 0x28
 8006568:	46bd      	mov	sp, r7
 800656a:	bd80      	pop	{r7, pc}
 800656c:	40013800 	.word	0x40013800
 8006570:	40021000 	.word	0x40021000
 8006574:	40010800 	.word	0x40010800
 8006578:	40004400 	.word	0x40004400

0800657c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800657c:	b480      	push	{r7}
 800657e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8006580:	bf00      	nop
 8006582:	e7fd      	b.n	8006580 <NMI_Handler+0x4>

08006584 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8006584:	b480      	push	{r7}
 8006586:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8006588:	bf00      	nop
 800658a:	e7fd      	b.n	8006588 <HardFault_Handler+0x4>

0800658c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800658c:	b480      	push	{r7}
 800658e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8006590:	bf00      	nop
 8006592:	e7fd      	b.n	8006590 <MemManage_Handler+0x4>

08006594 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8006594:	b480      	push	{r7}
 8006596:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8006598:	bf00      	nop
 800659a:	e7fd      	b.n	8006598 <BusFault_Handler+0x4>

0800659c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800659c:	b480      	push	{r7}
 800659e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80065a0:	bf00      	nop
 80065a2:	e7fd      	b.n	80065a0 <UsageFault_Handler+0x4>

080065a4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80065a4:	b480      	push	{r7}
 80065a6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80065a8:	bf00      	nop
 80065aa:	46bd      	mov	sp, r7
 80065ac:	bc80      	pop	{r7}
 80065ae:	4770      	bx	lr

080065b0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80065b0:	b480      	push	{r7}
 80065b2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80065b4:	bf00      	nop
 80065b6:	46bd      	mov	sp, r7
 80065b8:	bc80      	pop	{r7}
 80065ba:	4770      	bx	lr

080065bc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80065bc:	b480      	push	{r7}
 80065be:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80065c0:	bf00      	nop
 80065c2:	46bd      	mov	sp, r7
 80065c4:	bc80      	pop	{r7}
 80065c6:	4770      	bx	lr

080065c8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80065c8:	b580      	push	{r7, lr}
 80065ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80065cc:	f7fa fbbe 	bl	8000d4c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80065d0:	bf00      	nop
 80065d2:	bd80      	pop	{r7, pc}

080065d4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80065d4:	b580      	push	{r7, lr}
 80065d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80065d8:	4802      	ldr	r0, [pc, #8]	@ (80065e4 <USART1_IRQHandler+0x10>)
 80065da:	f7fe f8d7 	bl	800478c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80065de:	bf00      	nop
 80065e0:	bd80      	pop	{r7, pc}
 80065e2:	bf00      	nop
 80065e4:	2000025c 	.word	0x2000025c

080065e8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80065e8:	b580      	push	{r7, lr}
 80065ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80065ec:	4802      	ldr	r0, [pc, #8]	@ (80065f8 <USART2_IRQHandler+0x10>)
 80065ee:	f7fe f8cd 	bl	800478c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80065f2:	bf00      	nop
 80065f4:	bd80      	pop	{r7, pc}
 80065f6:	bf00      	nop
 80065f8:	200002a4 	.word	0x200002a4

080065fc <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC alarm interrupt through EXTI line 17.
  */
void RTC_Alarm_IRQHandler(void)
{
 80065fc:	b580      	push	{r7, lr}
 80065fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8006600:	4802      	ldr	r0, [pc, #8]	@ (800660c <RTC_Alarm_IRQHandler+0x10>)
 8006602:	f7fd fcd5 	bl	8003fb0 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 8006606:	bf00      	nop
 8006608:	bd80      	pop	{r7, pc}
 800660a:	bf00      	nop
 800660c:	20000248 	.word	0x20000248

08006610 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8006610:	b480      	push	{r7}
 8006612:	af00      	add	r7, sp, #0
  return 1;
 8006614:	2301      	movs	r3, #1
}
 8006616:	4618      	mov	r0, r3
 8006618:	46bd      	mov	sp, r7
 800661a:	bc80      	pop	{r7}
 800661c:	4770      	bx	lr

0800661e <_kill>:

int _kill(int pid, int sig)
{
 800661e:	b580      	push	{r7, lr}
 8006620:	b082      	sub	sp, #8
 8006622:	af00      	add	r7, sp, #0
 8006624:	6078      	str	r0, [r7, #4]
 8006626:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8006628:	f001 fa7c 	bl	8007b24 <__errno>
 800662c:	4603      	mov	r3, r0
 800662e:	2216      	movs	r2, #22
 8006630:	601a      	str	r2, [r3, #0]
  return -1;
 8006632:	f04f 33ff 	mov.w	r3, #4294967295
}
 8006636:	4618      	mov	r0, r3
 8006638:	3708      	adds	r7, #8
 800663a:	46bd      	mov	sp, r7
 800663c:	bd80      	pop	{r7, pc}

0800663e <_exit>:

void _exit (int status)
{
 800663e:	b580      	push	{r7, lr}
 8006640:	b082      	sub	sp, #8
 8006642:	af00      	add	r7, sp, #0
 8006644:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8006646:	f04f 31ff 	mov.w	r1, #4294967295
 800664a:	6878      	ldr	r0, [r7, #4]
 800664c:	f7ff ffe7 	bl	800661e <_kill>
  while (1) {}    /* Make sure we hang here */
 8006650:	bf00      	nop
 8006652:	e7fd      	b.n	8006650 <_exit+0x12>

08006654 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8006654:	b580      	push	{r7, lr}
 8006656:	b086      	sub	sp, #24
 8006658:	af00      	add	r7, sp, #0
 800665a:	60f8      	str	r0, [r7, #12]
 800665c:	60b9      	str	r1, [r7, #8]
 800665e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006660:	2300      	movs	r3, #0
 8006662:	617b      	str	r3, [r7, #20]
 8006664:	e00a      	b.n	800667c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8006666:	f3af 8000 	nop.w
 800666a:	4601      	mov	r1, r0
 800666c:	68bb      	ldr	r3, [r7, #8]
 800666e:	1c5a      	adds	r2, r3, #1
 8006670:	60ba      	str	r2, [r7, #8]
 8006672:	b2ca      	uxtb	r2, r1
 8006674:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006676:	697b      	ldr	r3, [r7, #20]
 8006678:	3301      	adds	r3, #1
 800667a:	617b      	str	r3, [r7, #20]
 800667c:	697a      	ldr	r2, [r7, #20]
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	429a      	cmp	r2, r3
 8006682:	dbf0      	blt.n	8006666 <_read+0x12>
  }

  return len;
 8006684:	687b      	ldr	r3, [r7, #4]
}
 8006686:	4618      	mov	r0, r3
 8006688:	3718      	adds	r7, #24
 800668a:	46bd      	mov	sp, r7
 800668c:	bd80      	pop	{r7, pc}

0800668e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800668e:	b580      	push	{r7, lr}
 8006690:	b086      	sub	sp, #24
 8006692:	af00      	add	r7, sp, #0
 8006694:	60f8      	str	r0, [r7, #12]
 8006696:	60b9      	str	r1, [r7, #8]
 8006698:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800669a:	2300      	movs	r3, #0
 800669c:	617b      	str	r3, [r7, #20]
 800669e:	e009      	b.n	80066b4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80066a0:	68bb      	ldr	r3, [r7, #8]
 80066a2:	1c5a      	adds	r2, r3, #1
 80066a4:	60ba      	str	r2, [r7, #8]
 80066a6:	781b      	ldrb	r3, [r3, #0]
 80066a8:	4618      	mov	r0, r3
 80066aa:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80066ae:	697b      	ldr	r3, [r7, #20]
 80066b0:	3301      	adds	r3, #1
 80066b2:	617b      	str	r3, [r7, #20]
 80066b4:	697a      	ldr	r2, [r7, #20]
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	429a      	cmp	r2, r3
 80066ba:	dbf1      	blt.n	80066a0 <_write+0x12>
  }
  return len;
 80066bc:	687b      	ldr	r3, [r7, #4]
}
 80066be:	4618      	mov	r0, r3
 80066c0:	3718      	adds	r7, #24
 80066c2:	46bd      	mov	sp, r7
 80066c4:	bd80      	pop	{r7, pc}

080066c6 <_close>:

int _close(int file)
{
 80066c6:	b480      	push	{r7}
 80066c8:	b083      	sub	sp, #12
 80066ca:	af00      	add	r7, sp, #0
 80066cc:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80066ce:	f04f 33ff 	mov.w	r3, #4294967295
}
 80066d2:	4618      	mov	r0, r3
 80066d4:	370c      	adds	r7, #12
 80066d6:	46bd      	mov	sp, r7
 80066d8:	bc80      	pop	{r7}
 80066da:	4770      	bx	lr

080066dc <_fstat>:


int _fstat(int file, struct stat *st)
{
 80066dc:	b480      	push	{r7}
 80066de:	b083      	sub	sp, #12
 80066e0:	af00      	add	r7, sp, #0
 80066e2:	6078      	str	r0, [r7, #4]
 80066e4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80066e6:	683b      	ldr	r3, [r7, #0]
 80066e8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80066ec:	605a      	str	r2, [r3, #4]
  return 0;
 80066ee:	2300      	movs	r3, #0
}
 80066f0:	4618      	mov	r0, r3
 80066f2:	370c      	adds	r7, #12
 80066f4:	46bd      	mov	sp, r7
 80066f6:	bc80      	pop	{r7}
 80066f8:	4770      	bx	lr

080066fa <_isatty>:

int _isatty(int file)
{
 80066fa:	b480      	push	{r7}
 80066fc:	b083      	sub	sp, #12
 80066fe:	af00      	add	r7, sp, #0
 8006700:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8006702:	2301      	movs	r3, #1
}
 8006704:	4618      	mov	r0, r3
 8006706:	370c      	adds	r7, #12
 8006708:	46bd      	mov	sp, r7
 800670a:	bc80      	pop	{r7}
 800670c:	4770      	bx	lr

0800670e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800670e:	b480      	push	{r7}
 8006710:	b085      	sub	sp, #20
 8006712:	af00      	add	r7, sp, #0
 8006714:	60f8      	str	r0, [r7, #12]
 8006716:	60b9      	str	r1, [r7, #8]
 8006718:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800671a:	2300      	movs	r3, #0
}
 800671c:	4618      	mov	r0, r3
 800671e:	3714      	adds	r7, #20
 8006720:	46bd      	mov	sp, r7
 8006722:	bc80      	pop	{r7}
 8006724:	4770      	bx	lr
	...

08006728 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8006728:	b580      	push	{r7, lr}
 800672a:	b086      	sub	sp, #24
 800672c:	af00      	add	r7, sp, #0
 800672e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8006730:	4a14      	ldr	r2, [pc, #80]	@ (8006784 <_sbrk+0x5c>)
 8006732:	4b15      	ldr	r3, [pc, #84]	@ (8006788 <_sbrk+0x60>)
 8006734:	1ad3      	subs	r3, r2, r3
 8006736:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8006738:	697b      	ldr	r3, [r7, #20]
 800673a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800673c:	4b13      	ldr	r3, [pc, #76]	@ (800678c <_sbrk+0x64>)
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	2b00      	cmp	r3, #0
 8006742:	d102      	bne.n	800674a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8006744:	4b11      	ldr	r3, [pc, #68]	@ (800678c <_sbrk+0x64>)
 8006746:	4a12      	ldr	r2, [pc, #72]	@ (8006790 <_sbrk+0x68>)
 8006748:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800674a:	4b10      	ldr	r3, [pc, #64]	@ (800678c <_sbrk+0x64>)
 800674c:	681a      	ldr	r2, [r3, #0]
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	4413      	add	r3, r2
 8006752:	693a      	ldr	r2, [r7, #16]
 8006754:	429a      	cmp	r2, r3
 8006756:	d207      	bcs.n	8006768 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8006758:	f001 f9e4 	bl	8007b24 <__errno>
 800675c:	4603      	mov	r3, r0
 800675e:	220c      	movs	r2, #12
 8006760:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8006762:	f04f 33ff 	mov.w	r3, #4294967295
 8006766:	e009      	b.n	800677c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8006768:	4b08      	ldr	r3, [pc, #32]	@ (800678c <_sbrk+0x64>)
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800676e:	4b07      	ldr	r3, [pc, #28]	@ (800678c <_sbrk+0x64>)
 8006770:	681a      	ldr	r2, [r3, #0]
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	4413      	add	r3, r2
 8006776:	4a05      	ldr	r2, [pc, #20]	@ (800678c <_sbrk+0x64>)
 8006778:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800677a:	68fb      	ldr	r3, [r7, #12]
}
 800677c:	4618      	mov	r0, r3
 800677e:	3718      	adds	r7, #24
 8006780:	46bd      	mov	sp, r7
 8006782:	bd80      	pop	{r7, pc}
 8006784:	20005000 	.word	0x20005000
 8006788:	00000400 	.word	0x00000400
 800678c:	20000874 	.word	0x20000874
 8006790:	200009d8 	.word	0x200009d8

08006794 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8006794:	b480      	push	{r7}
 8006796:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8006798:	bf00      	nop
 800679a:	46bd      	mov	sp, r7
 800679c:	bc80      	pop	{r7}
 800679e:	4770      	bx	lr

080067a0 <set_time>:
uint8_t uart_rx_buf [1] = {0};
uint8_t hhmmss[9] = {0};
uint8_t toFill = 0;
uint8_t prevNum = 0;

void set_time (uint8_t hr, uint8_t min, uint8_t sec) {
 80067a0:	b580      	push	{r7, lr}
 80067a2:	b084      	sub	sp, #16
 80067a4:	af00      	add	r7, sp, #0
 80067a6:	4603      	mov	r3, r0
 80067a8:	71fb      	strb	r3, [r7, #7]
 80067aa:	460b      	mov	r3, r1
 80067ac:	71bb      	strb	r3, [r7, #6]
 80067ae:	4613      	mov	r3, r2
 80067b0:	717b      	strb	r3, [r7, #5]
	RTC_TimeTypeDef sTime = {0};
 80067b2:	f107 030c 	add.w	r3, r7, #12
 80067b6:	2100      	movs	r1, #0
 80067b8:	460a      	mov	r2, r1
 80067ba:	801a      	strh	r2, [r3, #0]
 80067bc:	460a      	mov	r2, r1
 80067be:	709a      	strb	r2, [r3, #2]
	sTime.Hours = hr;
 80067c0:	79fb      	ldrb	r3, [r7, #7]
 80067c2:	733b      	strb	r3, [r7, #12]
	sTime.Minutes = min;
 80067c4:	79bb      	ldrb	r3, [r7, #6]
 80067c6:	737b      	strb	r3, [r7, #13]
	sTime.Seconds = sec;
 80067c8:	797b      	ldrb	r3, [r7, #5]
 80067ca:	73bb      	strb	r3, [r7, #14]
	if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK) {
 80067cc:	f107 030c 	add.w	r3, r7, #12
 80067d0:	2200      	movs	r2, #0
 80067d2:	4619      	mov	r1, r3
 80067d4:	4805      	ldr	r0, [pc, #20]	@ (80067ec <set_time+0x4c>)
 80067d6:	f7fd f971 	bl	8003abc <HAL_RTC_SetTime>
 80067da:	4603      	mov	r3, r0
 80067dc:	2b00      	cmp	r3, #0
 80067de:	d001      	beq.n	80067e4 <set_time+0x44>
		Error_Handler();
 80067e0:	f7fe ff24 	bl	800562c <Error_Handler>
	}
}
 80067e4:	bf00      	nop
 80067e6:	3710      	adds	r7, #16
 80067e8:	46bd      	mov	sp, r7
 80067ea:	bd80      	pop	{r7, pc}
 80067ec:	20000248 	.word	0x20000248

080067f0 <set_date>:

void set_date (uint8_t year, uint8_t month, uint8_t date, uint8_t day) { // monday = 1
 80067f0:	b590      	push	{r4, r7, lr}
 80067f2:	b085      	sub	sp, #20
 80067f4:	af00      	add	r7, sp, #0
 80067f6:	4604      	mov	r4, r0
 80067f8:	4608      	mov	r0, r1
 80067fa:	4611      	mov	r1, r2
 80067fc:	461a      	mov	r2, r3
 80067fe:	4623      	mov	r3, r4
 8006800:	71fb      	strb	r3, [r7, #7]
 8006802:	4603      	mov	r3, r0
 8006804:	71bb      	strb	r3, [r7, #6]
 8006806:	460b      	mov	r3, r1
 8006808:	717b      	strb	r3, [r7, #5]
 800680a:	4613      	mov	r3, r2
 800680c:	713b      	strb	r3, [r7, #4]
	RTC_DateTypeDef sDate = {0};
 800680e:	2300      	movs	r3, #0
 8006810:	60fb      	str	r3, [r7, #12]
	sDate.WeekDay = day;
 8006812:	793b      	ldrb	r3, [r7, #4]
 8006814:	733b      	strb	r3, [r7, #12]
	sDate.Month = month;
 8006816:	79bb      	ldrb	r3, [r7, #6]
 8006818:	737b      	strb	r3, [r7, #13]
	sDate.Date = date;
 800681a:	797b      	ldrb	r3, [r7, #5]
 800681c:	73bb      	strb	r3, [r7, #14]
	sDate.Year = year;
 800681e:	79fb      	ldrb	r3, [r7, #7]
 8006820:	73fb      	strb	r3, [r7, #15]
	if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK) {
 8006822:	f107 030c 	add.w	r3, r7, #12
 8006826:	2200      	movs	r2, #0
 8006828:	4619      	mov	r1, r3
 800682a:	4809      	ldr	r0, [pc, #36]	@ (8006850 <set_date+0x60>)
 800682c:	f7fd fab6 	bl	8003d9c <HAL_RTC_SetDate>
 8006830:	4603      	mov	r3, r0
 8006832:	2b00      	cmp	r3, #0
 8006834:	d001      	beq.n	800683a <set_date+0x4a>
		Error_Handler();
 8006836:	f7fe fef9 	bl	800562c <Error_Handler>
	}

	HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR1, 0x2345);  // backup register
 800683a:	f242 3245 	movw	r2, #9029	@ 0x2345
 800683e:	2101      	movs	r1, #1
 8006840:	4803      	ldr	r0, [pc, #12]	@ (8006850 <set_date+0x60>)
 8006842:	f7fd fe89 	bl	8004558 <HAL_RTCEx_BKUPWrite>
	// If in main loop RTC_BKP_DR1 register contains 0x2345 -> don't update time
}
 8006846:	bf00      	nop
 8006848:	3714      	adds	r7, #20
 800684a:	46bd      	mov	sp, r7
 800684c:	bd90      	pop	{r4, r7, pc}
 800684e:	bf00      	nop
 8006850:	20000248 	.word	0x20000248

08006854 <get_time_date>:

void get_time_date(char *time, char *date)
{
 8006854:	b580      	push	{r7, lr}
 8006856:	b086      	sub	sp, #24
 8006858:	af02      	add	r7, sp, #8
 800685a:	6078      	str	r0, [r7, #4]
 800685c:	6039      	str	r1, [r7, #0]
  RTC_DateTypeDef gDate;
  RTC_TimeTypeDef gTime;

  /* Get the RTC current Time */
  HAL_RTC_GetTime(&hrtc, &gTime, RTC_FORMAT_BIN);
 800685e:	f107 0308 	add.w	r3, r7, #8
 8006862:	2200      	movs	r2, #0
 8006864:	4619      	mov	r1, r3
 8006866:	4813      	ldr	r0, [pc, #76]	@ (80068b4 <get_time_date+0x60>)
 8006868:	f7fd f9c0 	bl	8003bec <HAL_RTC_GetTime>
  /* Get the RTC current Date */
  HAL_RTC_GetDate(&hrtc, &gDate, RTC_FORMAT_BIN);
 800686c:	f107 030c 	add.w	r3, r7, #12
 8006870:	2200      	movs	r2, #0
 8006872:	4619      	mov	r1, r3
 8006874:	480f      	ldr	r0, [pc, #60]	@ (80068b4 <get_time_date+0x60>)
 8006876:	f7fd fb47 	bl	8003f08 <HAL_RTC_GetDate>

  /* Display time Format: hh:mm:ss */
  sprintf((char*)time,"%02d:%02d:%02d",gTime.Hours, gTime.Minutes, gTime.Seconds);
 800687a:	7a3b      	ldrb	r3, [r7, #8]
 800687c:	461a      	mov	r2, r3
 800687e:	7a7b      	ldrb	r3, [r7, #9]
 8006880:	4619      	mov	r1, r3
 8006882:	7abb      	ldrb	r3, [r7, #10]
 8006884:	9300      	str	r3, [sp, #0]
 8006886:	460b      	mov	r3, r1
 8006888:	490b      	ldr	r1, [pc, #44]	@ (80068b8 <get_time_date+0x64>)
 800688a:	6878      	ldr	r0, [r7, #4]
 800688c:	f001 f882 	bl	8007994 <siprintf>

  /* Display date Format: dd-mm-yyyy */
  sprintf((char*)date,"%02d-%02d-%2d",gDate.Date, gDate.Month, 2000 + gDate.Year);
 8006890:	7bbb      	ldrb	r3, [r7, #14]
 8006892:	461a      	mov	r2, r3
 8006894:	7b7b      	ldrb	r3, [r7, #13]
 8006896:	4619      	mov	r1, r3
 8006898:	7bfb      	ldrb	r3, [r7, #15]
 800689a:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 800689e:	9300      	str	r3, [sp, #0]
 80068a0:	460b      	mov	r3, r1
 80068a2:	4906      	ldr	r1, [pc, #24]	@ (80068bc <get_time_date+0x68>)
 80068a4:	6838      	ldr	r0, [r7, #0]
 80068a6:	f001 f875 	bl	8007994 <siprintf>
}
 80068aa:	bf00      	nop
 80068ac:	3710      	adds	r7, #16
 80068ae:	46bd      	mov	sp, r7
 80068b0:	bd80      	pop	{r7, pc}
 80068b2:	bf00      	nop
 80068b4:	20000248 	.word	0x20000248
 80068b8:	0800b0ec 	.word	0x0800b0ec
 80068bc:	0800b0fc 	.word	0x0800b0fc

080068c0 <parseTime>:

void parseTime(uint8_t* hhmmss) {
 80068c0:	b580      	push	{r7, lr}
 80068c2:	b082      	sub	sp, #8
 80068c4:	af00      	add	r7, sp, #0
 80068c6:	6078      	str	r0, [r7, #4]
	set_time(hhmmss[2], hhmmss[1], hhmmss[0]);
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	3302      	adds	r3, #2
 80068cc:	7818      	ldrb	r0, [r3, #0]
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	3301      	adds	r3, #1
 80068d2:	7819      	ldrb	r1, [r3, #0]
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	781b      	ldrb	r3, [r3, #0]
 80068d8:	461a      	mov	r2, r3
 80068da:	f7ff ff61 	bl	80067a0 <set_time>
	set_date(hhmmss[6], hhmmss[3], hhmmss[5], hhmmss[4]+1);
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	3306      	adds	r3, #6
 80068e2:	7818      	ldrb	r0, [r3, #0]
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	3303      	adds	r3, #3
 80068e8:	7819      	ldrb	r1, [r3, #0]
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	3305      	adds	r3, #5
 80068ee:	781a      	ldrb	r2, [r3, #0]
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	3304      	adds	r3, #4
 80068f4:	781b      	ldrb	r3, [r3, #0]
 80068f6:	3301      	adds	r3, #1
 80068f8:	b2db      	uxtb	r3, r3
 80068fa:	f7ff ff79 	bl	80067f0 <set_date>
	HAL_UART_Transmit(&huart2, &hhmmss[6], 1, 10);
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	1d99      	adds	r1, r3, #6
 8006902:	230a      	movs	r3, #10
 8006904:	2201      	movs	r2, #1
 8006906:	4806      	ldr	r0, [pc, #24]	@ (8006920 <parseTime+0x60>)
 8006908:	f7fd fe90 	bl	800462c <HAL_UART_Transmit>
	// no need to divide as each element of hhmmss is uint8_t == 1 byte
	memset(hhmmss, 0, sizeof(*hhmmss));
 800690c:	2201      	movs	r2, #1
 800690e:	2100      	movs	r1, #0
 8006910:	6878      	ldr	r0, [r7, #4]
 8006912:	f001 f8a4 	bl	8007a5e <memset>
}
 8006916:	bf00      	nop
 8006918:	3708      	adds	r7, #8
 800691a:	46bd      	mov	sp, r7
 800691c:	bd80      	pop	{r7, pc}
 800691e:	bf00      	nop
 8006920:	200002a4 	.word	0x200002a4

08006924 <render_time>:

void render_time(void) {
 8006924:	b580      	push	{r7, lr}
 8006926:	b088      	sub	sp, #32
 8006928:	af02      	add	r7, sp, #8
	// HH:MM:SS\n
	char time[9];
	// yyyy:mm:dd\n
	char date[11];
	get_time_date(time, date);
 800692a:	463a      	mov	r2, r7
 800692c:	f107 030c 	add.w	r3, r7, #12
 8006930:	4611      	mov	r1, r2
 8006932:	4618      	mov	r0, r3
 8006934:	f7ff ff8e 	bl	8006854 <get_time_date>
	// Forward byte to UART2
	//HAL_UART_Transmit(&huart2, (uint8_t*)time, 8, 100);
	ssd1306_Fill(0);
 8006938:	2000      	movs	r0, #0
 800693a:	f7ff fb57 	bl	8005fec <ssd1306_Fill>
	ssd1306_SetCursor (0,0);
 800693e:	2100      	movs	r1, #0
 8006940:	2000      	movs	r0, #0
 8006942:	f7ff fca1 	bl	8006288 <ssd1306_SetCursor>
	ssd1306_WriteString (time, Font_14x15, White);
 8006946:	4b0c      	ldr	r3, [pc, #48]	@ (8006978 <render_time+0x54>)
 8006948:	f107 000c 	add.w	r0, r7, #12
 800694c:	2201      	movs	r2, #1
 800694e:	9200      	str	r2, [sp, #0]
 8006950:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006952:	f7ff fc73 	bl	800623c <ssd1306_WriteString>
	ssd1306_SetCursor (0,30);
 8006956:	211e      	movs	r1, #30
 8006958:	2000      	movs	r0, #0
 800695a:	f7ff fc95 	bl	8006288 <ssd1306_SetCursor>
	ssd1306_WriteString (date, Font_7x10, White);
 800695e:	4b07      	ldr	r3, [pc, #28]	@ (800697c <render_time+0x58>)
 8006960:	4638      	mov	r0, r7
 8006962:	2201      	movs	r2, #1
 8006964:	9200      	str	r2, [sp, #0]
 8006966:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006968:	f7ff fc68 	bl	800623c <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 800696c:	f7ff fb56 	bl	800601c <ssd1306_UpdateScreen>
}
 8006970:	bf00      	nop
 8006972:	3718      	adds	r7, #24
 8006974:	46bd      	mov	sp, r7
 8006976:	bd80      	pop	{r7, pc}
 8006978:	0800d3c0 	.word	0x0800d3c0
 800697c:	0800d3cc 	.word	0x0800d3cc

08006980 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8006980:	f7ff ff08 	bl	8006794 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8006984:	480b      	ldr	r0, [pc, #44]	@ (80069b4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8006986:	490c      	ldr	r1, [pc, #48]	@ (80069b8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8006988:	4a0c      	ldr	r2, [pc, #48]	@ (80069bc <LoopFillZerobss+0x16>)
  movs r3, #0
 800698a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800698c:	e002      	b.n	8006994 <LoopCopyDataInit>

0800698e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800698e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8006990:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8006992:	3304      	adds	r3, #4

08006994 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8006994:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8006996:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8006998:	d3f9      	bcc.n	800698e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800699a:	4a09      	ldr	r2, [pc, #36]	@ (80069c0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800699c:	4c09      	ldr	r4, [pc, #36]	@ (80069c4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800699e:	2300      	movs	r3, #0
  b LoopFillZerobss
 80069a0:	e001      	b.n	80069a6 <LoopFillZerobss>

080069a2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80069a2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80069a4:	3204      	adds	r2, #4

080069a6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80069a6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80069a8:	d3fb      	bcc.n	80069a2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80069aa:	f001 f8c1 	bl	8007b30 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80069ae:	f7fe fc57 	bl	8005260 <main>
  bx lr
 80069b2:	4770      	bx	lr
  ldr r0, =_sdata
 80069b4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80069b8:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 80069bc:	0800d82c 	.word	0x0800d82c
  ldr r2, =_sbss
 80069c0:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 80069c4:	200009d4 	.word	0x200009d4

080069c8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80069c8:	e7fe      	b.n	80069c8 <ADC1_2_IRQHandler>
	...

080069cc <malloc>:
 80069cc:	4b02      	ldr	r3, [pc, #8]	@ (80069d8 <malloc+0xc>)
 80069ce:	4601      	mov	r1, r0
 80069d0:	6818      	ldr	r0, [r3, #0]
 80069d2:	f000 b82d 	b.w	8006a30 <_malloc_r>
 80069d6:	bf00      	nop
 80069d8:	20000018 	.word	0x20000018

080069dc <free>:
 80069dc:	4b02      	ldr	r3, [pc, #8]	@ (80069e8 <free+0xc>)
 80069de:	4601      	mov	r1, r0
 80069e0:	6818      	ldr	r0, [r3, #0]
 80069e2:	f001 bf49 	b.w	8008878 <_free_r>
 80069e6:	bf00      	nop
 80069e8:	20000018 	.word	0x20000018

080069ec <sbrk_aligned>:
 80069ec:	b570      	push	{r4, r5, r6, lr}
 80069ee:	4e0f      	ldr	r6, [pc, #60]	@ (8006a2c <sbrk_aligned+0x40>)
 80069f0:	460c      	mov	r4, r1
 80069f2:	6831      	ldr	r1, [r6, #0]
 80069f4:	4605      	mov	r5, r0
 80069f6:	b911      	cbnz	r1, 80069fe <sbrk_aligned+0x12>
 80069f8:	f001 f872 	bl	8007ae0 <_sbrk_r>
 80069fc:	6030      	str	r0, [r6, #0]
 80069fe:	4621      	mov	r1, r4
 8006a00:	4628      	mov	r0, r5
 8006a02:	f001 f86d 	bl	8007ae0 <_sbrk_r>
 8006a06:	1c43      	adds	r3, r0, #1
 8006a08:	d103      	bne.n	8006a12 <sbrk_aligned+0x26>
 8006a0a:	f04f 34ff 	mov.w	r4, #4294967295
 8006a0e:	4620      	mov	r0, r4
 8006a10:	bd70      	pop	{r4, r5, r6, pc}
 8006a12:	1cc4      	adds	r4, r0, #3
 8006a14:	f024 0403 	bic.w	r4, r4, #3
 8006a18:	42a0      	cmp	r0, r4
 8006a1a:	d0f8      	beq.n	8006a0e <sbrk_aligned+0x22>
 8006a1c:	1a21      	subs	r1, r4, r0
 8006a1e:	4628      	mov	r0, r5
 8006a20:	f001 f85e 	bl	8007ae0 <_sbrk_r>
 8006a24:	3001      	adds	r0, #1
 8006a26:	d1f2      	bne.n	8006a0e <sbrk_aligned+0x22>
 8006a28:	e7ef      	b.n	8006a0a <sbrk_aligned+0x1e>
 8006a2a:	bf00      	nop
 8006a2c:	20000888 	.word	0x20000888

08006a30 <_malloc_r>:
 8006a30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006a34:	1ccd      	adds	r5, r1, #3
 8006a36:	f025 0503 	bic.w	r5, r5, #3
 8006a3a:	3508      	adds	r5, #8
 8006a3c:	2d0c      	cmp	r5, #12
 8006a3e:	bf38      	it	cc
 8006a40:	250c      	movcc	r5, #12
 8006a42:	2d00      	cmp	r5, #0
 8006a44:	4606      	mov	r6, r0
 8006a46:	db01      	blt.n	8006a4c <_malloc_r+0x1c>
 8006a48:	42a9      	cmp	r1, r5
 8006a4a:	d904      	bls.n	8006a56 <_malloc_r+0x26>
 8006a4c:	230c      	movs	r3, #12
 8006a4e:	6033      	str	r3, [r6, #0]
 8006a50:	2000      	movs	r0, #0
 8006a52:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006a56:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006b2c <_malloc_r+0xfc>
 8006a5a:	f000 f869 	bl	8006b30 <__malloc_lock>
 8006a5e:	f8d8 3000 	ldr.w	r3, [r8]
 8006a62:	461c      	mov	r4, r3
 8006a64:	bb44      	cbnz	r4, 8006ab8 <_malloc_r+0x88>
 8006a66:	4629      	mov	r1, r5
 8006a68:	4630      	mov	r0, r6
 8006a6a:	f7ff ffbf 	bl	80069ec <sbrk_aligned>
 8006a6e:	1c43      	adds	r3, r0, #1
 8006a70:	4604      	mov	r4, r0
 8006a72:	d158      	bne.n	8006b26 <_malloc_r+0xf6>
 8006a74:	f8d8 4000 	ldr.w	r4, [r8]
 8006a78:	4627      	mov	r7, r4
 8006a7a:	2f00      	cmp	r7, #0
 8006a7c:	d143      	bne.n	8006b06 <_malloc_r+0xd6>
 8006a7e:	2c00      	cmp	r4, #0
 8006a80:	d04b      	beq.n	8006b1a <_malloc_r+0xea>
 8006a82:	6823      	ldr	r3, [r4, #0]
 8006a84:	4639      	mov	r1, r7
 8006a86:	4630      	mov	r0, r6
 8006a88:	eb04 0903 	add.w	r9, r4, r3
 8006a8c:	f001 f828 	bl	8007ae0 <_sbrk_r>
 8006a90:	4581      	cmp	r9, r0
 8006a92:	d142      	bne.n	8006b1a <_malloc_r+0xea>
 8006a94:	6821      	ldr	r1, [r4, #0]
 8006a96:	4630      	mov	r0, r6
 8006a98:	1a6d      	subs	r5, r5, r1
 8006a9a:	4629      	mov	r1, r5
 8006a9c:	f7ff ffa6 	bl	80069ec <sbrk_aligned>
 8006aa0:	3001      	adds	r0, #1
 8006aa2:	d03a      	beq.n	8006b1a <_malloc_r+0xea>
 8006aa4:	6823      	ldr	r3, [r4, #0]
 8006aa6:	442b      	add	r3, r5
 8006aa8:	6023      	str	r3, [r4, #0]
 8006aaa:	f8d8 3000 	ldr.w	r3, [r8]
 8006aae:	685a      	ldr	r2, [r3, #4]
 8006ab0:	bb62      	cbnz	r2, 8006b0c <_malloc_r+0xdc>
 8006ab2:	f8c8 7000 	str.w	r7, [r8]
 8006ab6:	e00f      	b.n	8006ad8 <_malloc_r+0xa8>
 8006ab8:	6822      	ldr	r2, [r4, #0]
 8006aba:	1b52      	subs	r2, r2, r5
 8006abc:	d420      	bmi.n	8006b00 <_malloc_r+0xd0>
 8006abe:	2a0b      	cmp	r2, #11
 8006ac0:	d917      	bls.n	8006af2 <_malloc_r+0xc2>
 8006ac2:	1961      	adds	r1, r4, r5
 8006ac4:	42a3      	cmp	r3, r4
 8006ac6:	6025      	str	r5, [r4, #0]
 8006ac8:	bf18      	it	ne
 8006aca:	6059      	strne	r1, [r3, #4]
 8006acc:	6863      	ldr	r3, [r4, #4]
 8006ace:	bf08      	it	eq
 8006ad0:	f8c8 1000 	streq.w	r1, [r8]
 8006ad4:	5162      	str	r2, [r4, r5]
 8006ad6:	604b      	str	r3, [r1, #4]
 8006ad8:	4630      	mov	r0, r6
 8006ada:	f000 f82f 	bl	8006b3c <__malloc_unlock>
 8006ade:	f104 000b 	add.w	r0, r4, #11
 8006ae2:	1d23      	adds	r3, r4, #4
 8006ae4:	f020 0007 	bic.w	r0, r0, #7
 8006ae8:	1ac2      	subs	r2, r0, r3
 8006aea:	bf1c      	itt	ne
 8006aec:	1a1b      	subne	r3, r3, r0
 8006aee:	50a3      	strne	r3, [r4, r2]
 8006af0:	e7af      	b.n	8006a52 <_malloc_r+0x22>
 8006af2:	6862      	ldr	r2, [r4, #4]
 8006af4:	42a3      	cmp	r3, r4
 8006af6:	bf0c      	ite	eq
 8006af8:	f8c8 2000 	streq.w	r2, [r8]
 8006afc:	605a      	strne	r2, [r3, #4]
 8006afe:	e7eb      	b.n	8006ad8 <_malloc_r+0xa8>
 8006b00:	4623      	mov	r3, r4
 8006b02:	6864      	ldr	r4, [r4, #4]
 8006b04:	e7ae      	b.n	8006a64 <_malloc_r+0x34>
 8006b06:	463c      	mov	r4, r7
 8006b08:	687f      	ldr	r7, [r7, #4]
 8006b0a:	e7b6      	b.n	8006a7a <_malloc_r+0x4a>
 8006b0c:	461a      	mov	r2, r3
 8006b0e:	685b      	ldr	r3, [r3, #4]
 8006b10:	42a3      	cmp	r3, r4
 8006b12:	d1fb      	bne.n	8006b0c <_malloc_r+0xdc>
 8006b14:	2300      	movs	r3, #0
 8006b16:	6053      	str	r3, [r2, #4]
 8006b18:	e7de      	b.n	8006ad8 <_malloc_r+0xa8>
 8006b1a:	230c      	movs	r3, #12
 8006b1c:	4630      	mov	r0, r6
 8006b1e:	6033      	str	r3, [r6, #0]
 8006b20:	f000 f80c 	bl	8006b3c <__malloc_unlock>
 8006b24:	e794      	b.n	8006a50 <_malloc_r+0x20>
 8006b26:	6005      	str	r5, [r0, #0]
 8006b28:	e7d6      	b.n	8006ad8 <_malloc_r+0xa8>
 8006b2a:	bf00      	nop
 8006b2c:	2000088c 	.word	0x2000088c

08006b30 <__malloc_lock>:
 8006b30:	4801      	ldr	r0, [pc, #4]	@ (8006b38 <__malloc_lock+0x8>)
 8006b32:	f001 b822 	b.w	8007b7a <__retarget_lock_acquire_recursive>
 8006b36:	bf00      	nop
 8006b38:	200009d0 	.word	0x200009d0

08006b3c <__malloc_unlock>:
 8006b3c:	4801      	ldr	r0, [pc, #4]	@ (8006b44 <__malloc_unlock+0x8>)
 8006b3e:	f001 b81d 	b.w	8007b7c <__retarget_lock_release_recursive>
 8006b42:	bf00      	nop
 8006b44:	200009d0 	.word	0x200009d0

08006b48 <__cvt>:
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006b4e:	461d      	mov	r5, r3
 8006b50:	bfbb      	ittet	lt
 8006b52:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 8006b56:	461d      	movlt	r5, r3
 8006b58:	2300      	movge	r3, #0
 8006b5a:	232d      	movlt	r3, #45	@ 0x2d
 8006b5c:	b088      	sub	sp, #32
 8006b5e:	4614      	mov	r4, r2
 8006b60:	bfb8      	it	lt
 8006b62:	4614      	movlt	r4, r2
 8006b64:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8006b66:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8006b68:	7013      	strb	r3, [r2, #0]
 8006b6a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006b6c:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8006b70:	f023 0820 	bic.w	r8, r3, #32
 8006b74:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006b78:	d005      	beq.n	8006b86 <__cvt+0x3e>
 8006b7a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8006b7e:	d100      	bne.n	8006b82 <__cvt+0x3a>
 8006b80:	3601      	adds	r6, #1
 8006b82:	2302      	movs	r3, #2
 8006b84:	e000      	b.n	8006b88 <__cvt+0x40>
 8006b86:	2303      	movs	r3, #3
 8006b88:	aa07      	add	r2, sp, #28
 8006b8a:	9204      	str	r2, [sp, #16]
 8006b8c:	aa06      	add	r2, sp, #24
 8006b8e:	e9cd a202 	strd	sl, r2, [sp, #8]
 8006b92:	e9cd 3600 	strd	r3, r6, [sp]
 8006b96:	4622      	mov	r2, r4
 8006b98:	462b      	mov	r3, r5
 8006b9a:	f001 f899 	bl	8007cd0 <_dtoa_r>
 8006b9e:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8006ba2:	4607      	mov	r7, r0
 8006ba4:	d119      	bne.n	8006bda <__cvt+0x92>
 8006ba6:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006ba8:	07db      	lsls	r3, r3, #31
 8006baa:	d50e      	bpl.n	8006bca <__cvt+0x82>
 8006bac:	eb00 0906 	add.w	r9, r0, r6
 8006bb0:	2200      	movs	r2, #0
 8006bb2:	2300      	movs	r3, #0
 8006bb4:	4620      	mov	r0, r4
 8006bb6:	4629      	mov	r1, r5
 8006bb8:	f7f9 fef6 	bl	80009a8 <__aeabi_dcmpeq>
 8006bbc:	b108      	cbz	r0, 8006bc2 <__cvt+0x7a>
 8006bbe:	f8cd 901c 	str.w	r9, [sp, #28]
 8006bc2:	2230      	movs	r2, #48	@ 0x30
 8006bc4:	9b07      	ldr	r3, [sp, #28]
 8006bc6:	454b      	cmp	r3, r9
 8006bc8:	d31e      	bcc.n	8006c08 <__cvt+0xc0>
 8006bca:	4638      	mov	r0, r7
 8006bcc:	9b07      	ldr	r3, [sp, #28]
 8006bce:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8006bd0:	1bdb      	subs	r3, r3, r7
 8006bd2:	6013      	str	r3, [r2, #0]
 8006bd4:	b008      	add	sp, #32
 8006bd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006bda:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006bde:	eb00 0906 	add.w	r9, r0, r6
 8006be2:	d1e5      	bne.n	8006bb0 <__cvt+0x68>
 8006be4:	7803      	ldrb	r3, [r0, #0]
 8006be6:	2b30      	cmp	r3, #48	@ 0x30
 8006be8:	d10a      	bne.n	8006c00 <__cvt+0xb8>
 8006bea:	2200      	movs	r2, #0
 8006bec:	2300      	movs	r3, #0
 8006bee:	4620      	mov	r0, r4
 8006bf0:	4629      	mov	r1, r5
 8006bf2:	f7f9 fed9 	bl	80009a8 <__aeabi_dcmpeq>
 8006bf6:	b918      	cbnz	r0, 8006c00 <__cvt+0xb8>
 8006bf8:	f1c6 0601 	rsb	r6, r6, #1
 8006bfc:	f8ca 6000 	str.w	r6, [sl]
 8006c00:	f8da 3000 	ldr.w	r3, [sl]
 8006c04:	4499      	add	r9, r3
 8006c06:	e7d3      	b.n	8006bb0 <__cvt+0x68>
 8006c08:	1c59      	adds	r1, r3, #1
 8006c0a:	9107      	str	r1, [sp, #28]
 8006c0c:	701a      	strb	r2, [r3, #0]
 8006c0e:	e7d9      	b.n	8006bc4 <__cvt+0x7c>

08006c10 <__exponent>:
 8006c10:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006c12:	2900      	cmp	r1, #0
 8006c14:	bfb6      	itet	lt
 8006c16:	232d      	movlt	r3, #45	@ 0x2d
 8006c18:	232b      	movge	r3, #43	@ 0x2b
 8006c1a:	4249      	neglt	r1, r1
 8006c1c:	2909      	cmp	r1, #9
 8006c1e:	7002      	strb	r2, [r0, #0]
 8006c20:	7043      	strb	r3, [r0, #1]
 8006c22:	dd29      	ble.n	8006c78 <__exponent+0x68>
 8006c24:	f10d 0307 	add.w	r3, sp, #7
 8006c28:	461d      	mov	r5, r3
 8006c2a:	270a      	movs	r7, #10
 8006c2c:	fbb1 f6f7 	udiv	r6, r1, r7
 8006c30:	461a      	mov	r2, r3
 8006c32:	fb07 1416 	mls	r4, r7, r6, r1
 8006c36:	3430      	adds	r4, #48	@ 0x30
 8006c38:	f802 4c01 	strb.w	r4, [r2, #-1]
 8006c3c:	460c      	mov	r4, r1
 8006c3e:	2c63      	cmp	r4, #99	@ 0x63
 8006c40:	4631      	mov	r1, r6
 8006c42:	f103 33ff 	add.w	r3, r3, #4294967295
 8006c46:	dcf1      	bgt.n	8006c2c <__exponent+0x1c>
 8006c48:	3130      	adds	r1, #48	@ 0x30
 8006c4a:	1e94      	subs	r4, r2, #2
 8006c4c:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006c50:	4623      	mov	r3, r4
 8006c52:	1c41      	adds	r1, r0, #1
 8006c54:	42ab      	cmp	r3, r5
 8006c56:	d30a      	bcc.n	8006c6e <__exponent+0x5e>
 8006c58:	f10d 0309 	add.w	r3, sp, #9
 8006c5c:	1a9b      	subs	r3, r3, r2
 8006c5e:	42ac      	cmp	r4, r5
 8006c60:	bf88      	it	hi
 8006c62:	2300      	movhi	r3, #0
 8006c64:	3302      	adds	r3, #2
 8006c66:	4403      	add	r3, r0
 8006c68:	1a18      	subs	r0, r3, r0
 8006c6a:	b003      	add	sp, #12
 8006c6c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006c6e:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006c72:	f801 6f01 	strb.w	r6, [r1, #1]!
 8006c76:	e7ed      	b.n	8006c54 <__exponent+0x44>
 8006c78:	2330      	movs	r3, #48	@ 0x30
 8006c7a:	3130      	adds	r1, #48	@ 0x30
 8006c7c:	7083      	strb	r3, [r0, #2]
 8006c7e:	70c1      	strb	r1, [r0, #3]
 8006c80:	1d03      	adds	r3, r0, #4
 8006c82:	e7f1      	b.n	8006c68 <__exponent+0x58>

08006c84 <_printf_float>:
 8006c84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c88:	b091      	sub	sp, #68	@ 0x44
 8006c8a:	460c      	mov	r4, r1
 8006c8c:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8006c90:	4616      	mov	r6, r2
 8006c92:	461f      	mov	r7, r3
 8006c94:	4605      	mov	r5, r0
 8006c96:	f000 feeb 	bl	8007a70 <_localeconv_r>
 8006c9a:	6803      	ldr	r3, [r0, #0]
 8006c9c:	4618      	mov	r0, r3
 8006c9e:	9308      	str	r3, [sp, #32]
 8006ca0:	f7f9 fa56 	bl	8000150 <strlen>
 8006ca4:	2300      	movs	r3, #0
 8006ca6:	930e      	str	r3, [sp, #56]	@ 0x38
 8006ca8:	f8d8 3000 	ldr.w	r3, [r8]
 8006cac:	9009      	str	r0, [sp, #36]	@ 0x24
 8006cae:	3307      	adds	r3, #7
 8006cb0:	f023 0307 	bic.w	r3, r3, #7
 8006cb4:	f103 0208 	add.w	r2, r3, #8
 8006cb8:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006cbc:	f8d4 b000 	ldr.w	fp, [r4]
 8006cc0:	f8c8 2000 	str.w	r2, [r8]
 8006cc4:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006cc8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8006ccc:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006cce:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8006cd2:	f04f 32ff 	mov.w	r2, #4294967295
 8006cd6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006cda:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8006cde:	4b9c      	ldr	r3, [pc, #624]	@ (8006f50 <_printf_float+0x2cc>)
 8006ce0:	f7f9 fe94 	bl	8000a0c <__aeabi_dcmpun>
 8006ce4:	bb70      	cbnz	r0, 8006d44 <_printf_float+0xc0>
 8006ce6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006cea:	f04f 32ff 	mov.w	r2, #4294967295
 8006cee:	4b98      	ldr	r3, [pc, #608]	@ (8006f50 <_printf_float+0x2cc>)
 8006cf0:	f7f9 fe6e 	bl	80009d0 <__aeabi_dcmple>
 8006cf4:	bb30      	cbnz	r0, 8006d44 <_printf_float+0xc0>
 8006cf6:	2200      	movs	r2, #0
 8006cf8:	2300      	movs	r3, #0
 8006cfa:	4640      	mov	r0, r8
 8006cfc:	4649      	mov	r1, r9
 8006cfe:	f7f9 fe5d 	bl	80009bc <__aeabi_dcmplt>
 8006d02:	b110      	cbz	r0, 8006d0a <_printf_float+0x86>
 8006d04:	232d      	movs	r3, #45	@ 0x2d
 8006d06:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006d0a:	4a92      	ldr	r2, [pc, #584]	@ (8006f54 <_printf_float+0x2d0>)
 8006d0c:	4b92      	ldr	r3, [pc, #584]	@ (8006f58 <_printf_float+0x2d4>)
 8006d0e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8006d12:	bf8c      	ite	hi
 8006d14:	4690      	movhi	r8, r2
 8006d16:	4698      	movls	r8, r3
 8006d18:	2303      	movs	r3, #3
 8006d1a:	f04f 0900 	mov.w	r9, #0
 8006d1e:	6123      	str	r3, [r4, #16]
 8006d20:	f02b 0304 	bic.w	r3, fp, #4
 8006d24:	6023      	str	r3, [r4, #0]
 8006d26:	4633      	mov	r3, r6
 8006d28:	4621      	mov	r1, r4
 8006d2a:	4628      	mov	r0, r5
 8006d2c:	9700      	str	r7, [sp, #0]
 8006d2e:	aa0f      	add	r2, sp, #60	@ 0x3c
 8006d30:	f000 f9d4 	bl	80070dc <_printf_common>
 8006d34:	3001      	adds	r0, #1
 8006d36:	f040 8090 	bne.w	8006e5a <_printf_float+0x1d6>
 8006d3a:	f04f 30ff 	mov.w	r0, #4294967295
 8006d3e:	b011      	add	sp, #68	@ 0x44
 8006d40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d44:	4642      	mov	r2, r8
 8006d46:	464b      	mov	r3, r9
 8006d48:	4640      	mov	r0, r8
 8006d4a:	4649      	mov	r1, r9
 8006d4c:	f7f9 fe5e 	bl	8000a0c <__aeabi_dcmpun>
 8006d50:	b148      	cbz	r0, 8006d66 <_printf_float+0xe2>
 8006d52:	464b      	mov	r3, r9
 8006d54:	2b00      	cmp	r3, #0
 8006d56:	bfb8      	it	lt
 8006d58:	232d      	movlt	r3, #45	@ 0x2d
 8006d5a:	4a80      	ldr	r2, [pc, #512]	@ (8006f5c <_printf_float+0x2d8>)
 8006d5c:	bfb8      	it	lt
 8006d5e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8006d62:	4b7f      	ldr	r3, [pc, #508]	@ (8006f60 <_printf_float+0x2dc>)
 8006d64:	e7d3      	b.n	8006d0e <_printf_float+0x8a>
 8006d66:	6863      	ldr	r3, [r4, #4]
 8006d68:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8006d6c:	1c5a      	adds	r2, r3, #1
 8006d6e:	d13f      	bne.n	8006df0 <_printf_float+0x16c>
 8006d70:	2306      	movs	r3, #6
 8006d72:	6063      	str	r3, [r4, #4]
 8006d74:	2200      	movs	r2, #0
 8006d76:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8006d7a:	6023      	str	r3, [r4, #0]
 8006d7c:	9206      	str	r2, [sp, #24]
 8006d7e:	aa0e      	add	r2, sp, #56	@ 0x38
 8006d80:	e9cd a204 	strd	sl, r2, [sp, #16]
 8006d84:	aa0d      	add	r2, sp, #52	@ 0x34
 8006d86:	9203      	str	r2, [sp, #12]
 8006d88:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8006d8c:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8006d90:	6863      	ldr	r3, [r4, #4]
 8006d92:	4642      	mov	r2, r8
 8006d94:	9300      	str	r3, [sp, #0]
 8006d96:	4628      	mov	r0, r5
 8006d98:	464b      	mov	r3, r9
 8006d9a:	910a      	str	r1, [sp, #40]	@ 0x28
 8006d9c:	f7ff fed4 	bl	8006b48 <__cvt>
 8006da0:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006da2:	4680      	mov	r8, r0
 8006da4:	2947      	cmp	r1, #71	@ 0x47
 8006da6:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8006da8:	d128      	bne.n	8006dfc <_printf_float+0x178>
 8006daa:	1cc8      	adds	r0, r1, #3
 8006dac:	db02      	blt.n	8006db4 <_printf_float+0x130>
 8006dae:	6863      	ldr	r3, [r4, #4]
 8006db0:	4299      	cmp	r1, r3
 8006db2:	dd40      	ble.n	8006e36 <_printf_float+0x1b2>
 8006db4:	f1aa 0a02 	sub.w	sl, sl, #2
 8006db8:	fa5f fa8a 	uxtb.w	sl, sl
 8006dbc:	4652      	mov	r2, sl
 8006dbe:	3901      	subs	r1, #1
 8006dc0:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8006dc4:	910d      	str	r1, [sp, #52]	@ 0x34
 8006dc6:	f7ff ff23 	bl	8006c10 <__exponent>
 8006dca:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006dcc:	4681      	mov	r9, r0
 8006dce:	1813      	adds	r3, r2, r0
 8006dd0:	2a01      	cmp	r2, #1
 8006dd2:	6123      	str	r3, [r4, #16]
 8006dd4:	dc02      	bgt.n	8006ddc <_printf_float+0x158>
 8006dd6:	6822      	ldr	r2, [r4, #0]
 8006dd8:	07d2      	lsls	r2, r2, #31
 8006dda:	d501      	bpl.n	8006de0 <_printf_float+0x15c>
 8006ddc:	3301      	adds	r3, #1
 8006dde:	6123      	str	r3, [r4, #16]
 8006de0:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d09e      	beq.n	8006d26 <_printf_float+0xa2>
 8006de8:	232d      	movs	r3, #45	@ 0x2d
 8006dea:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006dee:	e79a      	b.n	8006d26 <_printf_float+0xa2>
 8006df0:	2947      	cmp	r1, #71	@ 0x47
 8006df2:	d1bf      	bne.n	8006d74 <_printf_float+0xf0>
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	d1bd      	bne.n	8006d74 <_printf_float+0xf0>
 8006df8:	2301      	movs	r3, #1
 8006dfa:	e7ba      	b.n	8006d72 <_printf_float+0xee>
 8006dfc:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006e00:	d9dc      	bls.n	8006dbc <_printf_float+0x138>
 8006e02:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8006e06:	d118      	bne.n	8006e3a <_printf_float+0x1b6>
 8006e08:	2900      	cmp	r1, #0
 8006e0a:	6863      	ldr	r3, [r4, #4]
 8006e0c:	dd0b      	ble.n	8006e26 <_printf_float+0x1a2>
 8006e0e:	6121      	str	r1, [r4, #16]
 8006e10:	b913      	cbnz	r3, 8006e18 <_printf_float+0x194>
 8006e12:	6822      	ldr	r2, [r4, #0]
 8006e14:	07d0      	lsls	r0, r2, #31
 8006e16:	d502      	bpl.n	8006e1e <_printf_float+0x19a>
 8006e18:	3301      	adds	r3, #1
 8006e1a:	440b      	add	r3, r1
 8006e1c:	6123      	str	r3, [r4, #16]
 8006e1e:	f04f 0900 	mov.w	r9, #0
 8006e22:	65a1      	str	r1, [r4, #88]	@ 0x58
 8006e24:	e7dc      	b.n	8006de0 <_printf_float+0x15c>
 8006e26:	b913      	cbnz	r3, 8006e2e <_printf_float+0x1aa>
 8006e28:	6822      	ldr	r2, [r4, #0]
 8006e2a:	07d2      	lsls	r2, r2, #31
 8006e2c:	d501      	bpl.n	8006e32 <_printf_float+0x1ae>
 8006e2e:	3302      	adds	r3, #2
 8006e30:	e7f4      	b.n	8006e1c <_printf_float+0x198>
 8006e32:	2301      	movs	r3, #1
 8006e34:	e7f2      	b.n	8006e1c <_printf_float+0x198>
 8006e36:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8006e3a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006e3c:	4299      	cmp	r1, r3
 8006e3e:	db05      	blt.n	8006e4c <_printf_float+0x1c8>
 8006e40:	6823      	ldr	r3, [r4, #0]
 8006e42:	6121      	str	r1, [r4, #16]
 8006e44:	07d8      	lsls	r0, r3, #31
 8006e46:	d5ea      	bpl.n	8006e1e <_printf_float+0x19a>
 8006e48:	1c4b      	adds	r3, r1, #1
 8006e4a:	e7e7      	b.n	8006e1c <_printf_float+0x198>
 8006e4c:	2900      	cmp	r1, #0
 8006e4e:	bfcc      	ite	gt
 8006e50:	2201      	movgt	r2, #1
 8006e52:	f1c1 0202 	rsble	r2, r1, #2
 8006e56:	4413      	add	r3, r2
 8006e58:	e7e0      	b.n	8006e1c <_printf_float+0x198>
 8006e5a:	6823      	ldr	r3, [r4, #0]
 8006e5c:	055a      	lsls	r2, r3, #21
 8006e5e:	d407      	bmi.n	8006e70 <_printf_float+0x1ec>
 8006e60:	6923      	ldr	r3, [r4, #16]
 8006e62:	4642      	mov	r2, r8
 8006e64:	4631      	mov	r1, r6
 8006e66:	4628      	mov	r0, r5
 8006e68:	47b8      	blx	r7
 8006e6a:	3001      	adds	r0, #1
 8006e6c:	d12b      	bne.n	8006ec6 <_printf_float+0x242>
 8006e6e:	e764      	b.n	8006d3a <_printf_float+0xb6>
 8006e70:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006e74:	f240 80dc 	bls.w	8007030 <_printf_float+0x3ac>
 8006e78:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006e7c:	2200      	movs	r2, #0
 8006e7e:	2300      	movs	r3, #0
 8006e80:	f7f9 fd92 	bl	80009a8 <__aeabi_dcmpeq>
 8006e84:	2800      	cmp	r0, #0
 8006e86:	d033      	beq.n	8006ef0 <_printf_float+0x26c>
 8006e88:	2301      	movs	r3, #1
 8006e8a:	4631      	mov	r1, r6
 8006e8c:	4628      	mov	r0, r5
 8006e8e:	4a35      	ldr	r2, [pc, #212]	@ (8006f64 <_printf_float+0x2e0>)
 8006e90:	47b8      	blx	r7
 8006e92:	3001      	adds	r0, #1
 8006e94:	f43f af51 	beq.w	8006d3a <_printf_float+0xb6>
 8006e98:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8006e9c:	4543      	cmp	r3, r8
 8006e9e:	db02      	blt.n	8006ea6 <_printf_float+0x222>
 8006ea0:	6823      	ldr	r3, [r4, #0]
 8006ea2:	07d8      	lsls	r0, r3, #31
 8006ea4:	d50f      	bpl.n	8006ec6 <_printf_float+0x242>
 8006ea6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006eaa:	4631      	mov	r1, r6
 8006eac:	4628      	mov	r0, r5
 8006eae:	47b8      	blx	r7
 8006eb0:	3001      	adds	r0, #1
 8006eb2:	f43f af42 	beq.w	8006d3a <_printf_float+0xb6>
 8006eb6:	f04f 0900 	mov.w	r9, #0
 8006eba:	f108 38ff 	add.w	r8, r8, #4294967295
 8006ebe:	f104 0a1a 	add.w	sl, r4, #26
 8006ec2:	45c8      	cmp	r8, r9
 8006ec4:	dc09      	bgt.n	8006eda <_printf_float+0x256>
 8006ec6:	6823      	ldr	r3, [r4, #0]
 8006ec8:	079b      	lsls	r3, r3, #30
 8006eca:	f100 8102 	bmi.w	80070d2 <_printf_float+0x44e>
 8006ece:	68e0      	ldr	r0, [r4, #12]
 8006ed0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006ed2:	4298      	cmp	r0, r3
 8006ed4:	bfb8      	it	lt
 8006ed6:	4618      	movlt	r0, r3
 8006ed8:	e731      	b.n	8006d3e <_printf_float+0xba>
 8006eda:	2301      	movs	r3, #1
 8006edc:	4652      	mov	r2, sl
 8006ede:	4631      	mov	r1, r6
 8006ee0:	4628      	mov	r0, r5
 8006ee2:	47b8      	blx	r7
 8006ee4:	3001      	adds	r0, #1
 8006ee6:	f43f af28 	beq.w	8006d3a <_printf_float+0xb6>
 8006eea:	f109 0901 	add.w	r9, r9, #1
 8006eee:	e7e8      	b.n	8006ec2 <_printf_float+0x23e>
 8006ef0:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	dc38      	bgt.n	8006f68 <_printf_float+0x2e4>
 8006ef6:	2301      	movs	r3, #1
 8006ef8:	4631      	mov	r1, r6
 8006efa:	4628      	mov	r0, r5
 8006efc:	4a19      	ldr	r2, [pc, #100]	@ (8006f64 <_printf_float+0x2e0>)
 8006efe:	47b8      	blx	r7
 8006f00:	3001      	adds	r0, #1
 8006f02:	f43f af1a 	beq.w	8006d3a <_printf_float+0xb6>
 8006f06:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8006f0a:	ea59 0303 	orrs.w	r3, r9, r3
 8006f0e:	d102      	bne.n	8006f16 <_printf_float+0x292>
 8006f10:	6823      	ldr	r3, [r4, #0]
 8006f12:	07d9      	lsls	r1, r3, #31
 8006f14:	d5d7      	bpl.n	8006ec6 <_printf_float+0x242>
 8006f16:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006f1a:	4631      	mov	r1, r6
 8006f1c:	4628      	mov	r0, r5
 8006f1e:	47b8      	blx	r7
 8006f20:	3001      	adds	r0, #1
 8006f22:	f43f af0a 	beq.w	8006d3a <_printf_float+0xb6>
 8006f26:	f04f 0a00 	mov.w	sl, #0
 8006f2a:	f104 0b1a 	add.w	fp, r4, #26
 8006f2e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006f30:	425b      	negs	r3, r3
 8006f32:	4553      	cmp	r3, sl
 8006f34:	dc01      	bgt.n	8006f3a <_printf_float+0x2b6>
 8006f36:	464b      	mov	r3, r9
 8006f38:	e793      	b.n	8006e62 <_printf_float+0x1de>
 8006f3a:	2301      	movs	r3, #1
 8006f3c:	465a      	mov	r2, fp
 8006f3e:	4631      	mov	r1, r6
 8006f40:	4628      	mov	r0, r5
 8006f42:	47b8      	blx	r7
 8006f44:	3001      	adds	r0, #1
 8006f46:	f43f aef8 	beq.w	8006d3a <_printf_float+0xb6>
 8006f4a:	f10a 0a01 	add.w	sl, sl, #1
 8006f4e:	e7ee      	b.n	8006f2e <_printf_float+0x2aa>
 8006f50:	7fefffff 	.word	0x7fefffff
 8006f54:	0800d3f4 	.word	0x0800d3f4
 8006f58:	0800d3f0 	.word	0x0800d3f0
 8006f5c:	0800d3fc 	.word	0x0800d3fc
 8006f60:	0800d3f8 	.word	0x0800d3f8
 8006f64:	0800d400 	.word	0x0800d400
 8006f68:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006f6a:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8006f6e:	4553      	cmp	r3, sl
 8006f70:	bfa8      	it	ge
 8006f72:	4653      	movge	r3, sl
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	4699      	mov	r9, r3
 8006f78:	dc36      	bgt.n	8006fe8 <_printf_float+0x364>
 8006f7a:	f04f 0b00 	mov.w	fp, #0
 8006f7e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006f82:	f104 021a 	add.w	r2, r4, #26
 8006f86:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006f88:	930a      	str	r3, [sp, #40]	@ 0x28
 8006f8a:	eba3 0309 	sub.w	r3, r3, r9
 8006f8e:	455b      	cmp	r3, fp
 8006f90:	dc31      	bgt.n	8006ff6 <_printf_float+0x372>
 8006f92:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006f94:	459a      	cmp	sl, r3
 8006f96:	dc3a      	bgt.n	800700e <_printf_float+0x38a>
 8006f98:	6823      	ldr	r3, [r4, #0]
 8006f9a:	07da      	lsls	r2, r3, #31
 8006f9c:	d437      	bmi.n	800700e <_printf_float+0x38a>
 8006f9e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006fa0:	ebaa 0903 	sub.w	r9, sl, r3
 8006fa4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006fa6:	ebaa 0303 	sub.w	r3, sl, r3
 8006faa:	4599      	cmp	r9, r3
 8006fac:	bfa8      	it	ge
 8006fae:	4699      	movge	r9, r3
 8006fb0:	f1b9 0f00 	cmp.w	r9, #0
 8006fb4:	dc33      	bgt.n	800701e <_printf_float+0x39a>
 8006fb6:	f04f 0800 	mov.w	r8, #0
 8006fba:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006fbe:	f104 0b1a 	add.w	fp, r4, #26
 8006fc2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006fc4:	ebaa 0303 	sub.w	r3, sl, r3
 8006fc8:	eba3 0309 	sub.w	r3, r3, r9
 8006fcc:	4543      	cmp	r3, r8
 8006fce:	f77f af7a 	ble.w	8006ec6 <_printf_float+0x242>
 8006fd2:	2301      	movs	r3, #1
 8006fd4:	465a      	mov	r2, fp
 8006fd6:	4631      	mov	r1, r6
 8006fd8:	4628      	mov	r0, r5
 8006fda:	47b8      	blx	r7
 8006fdc:	3001      	adds	r0, #1
 8006fde:	f43f aeac 	beq.w	8006d3a <_printf_float+0xb6>
 8006fe2:	f108 0801 	add.w	r8, r8, #1
 8006fe6:	e7ec      	b.n	8006fc2 <_printf_float+0x33e>
 8006fe8:	4642      	mov	r2, r8
 8006fea:	4631      	mov	r1, r6
 8006fec:	4628      	mov	r0, r5
 8006fee:	47b8      	blx	r7
 8006ff0:	3001      	adds	r0, #1
 8006ff2:	d1c2      	bne.n	8006f7a <_printf_float+0x2f6>
 8006ff4:	e6a1      	b.n	8006d3a <_printf_float+0xb6>
 8006ff6:	2301      	movs	r3, #1
 8006ff8:	4631      	mov	r1, r6
 8006ffa:	4628      	mov	r0, r5
 8006ffc:	920a      	str	r2, [sp, #40]	@ 0x28
 8006ffe:	47b8      	blx	r7
 8007000:	3001      	adds	r0, #1
 8007002:	f43f ae9a 	beq.w	8006d3a <_printf_float+0xb6>
 8007006:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007008:	f10b 0b01 	add.w	fp, fp, #1
 800700c:	e7bb      	b.n	8006f86 <_printf_float+0x302>
 800700e:	4631      	mov	r1, r6
 8007010:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8007014:	4628      	mov	r0, r5
 8007016:	47b8      	blx	r7
 8007018:	3001      	adds	r0, #1
 800701a:	d1c0      	bne.n	8006f9e <_printf_float+0x31a>
 800701c:	e68d      	b.n	8006d3a <_printf_float+0xb6>
 800701e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007020:	464b      	mov	r3, r9
 8007022:	4631      	mov	r1, r6
 8007024:	4628      	mov	r0, r5
 8007026:	4442      	add	r2, r8
 8007028:	47b8      	blx	r7
 800702a:	3001      	adds	r0, #1
 800702c:	d1c3      	bne.n	8006fb6 <_printf_float+0x332>
 800702e:	e684      	b.n	8006d3a <_printf_float+0xb6>
 8007030:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8007034:	f1ba 0f01 	cmp.w	sl, #1
 8007038:	dc01      	bgt.n	800703e <_printf_float+0x3ba>
 800703a:	07db      	lsls	r3, r3, #31
 800703c:	d536      	bpl.n	80070ac <_printf_float+0x428>
 800703e:	2301      	movs	r3, #1
 8007040:	4642      	mov	r2, r8
 8007042:	4631      	mov	r1, r6
 8007044:	4628      	mov	r0, r5
 8007046:	47b8      	blx	r7
 8007048:	3001      	adds	r0, #1
 800704a:	f43f ae76 	beq.w	8006d3a <_printf_float+0xb6>
 800704e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8007052:	4631      	mov	r1, r6
 8007054:	4628      	mov	r0, r5
 8007056:	47b8      	blx	r7
 8007058:	3001      	adds	r0, #1
 800705a:	f43f ae6e 	beq.w	8006d3a <_printf_float+0xb6>
 800705e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007062:	2200      	movs	r2, #0
 8007064:	2300      	movs	r3, #0
 8007066:	f10a 3aff 	add.w	sl, sl, #4294967295
 800706a:	f7f9 fc9d 	bl	80009a8 <__aeabi_dcmpeq>
 800706e:	b9c0      	cbnz	r0, 80070a2 <_printf_float+0x41e>
 8007070:	4653      	mov	r3, sl
 8007072:	f108 0201 	add.w	r2, r8, #1
 8007076:	4631      	mov	r1, r6
 8007078:	4628      	mov	r0, r5
 800707a:	47b8      	blx	r7
 800707c:	3001      	adds	r0, #1
 800707e:	d10c      	bne.n	800709a <_printf_float+0x416>
 8007080:	e65b      	b.n	8006d3a <_printf_float+0xb6>
 8007082:	2301      	movs	r3, #1
 8007084:	465a      	mov	r2, fp
 8007086:	4631      	mov	r1, r6
 8007088:	4628      	mov	r0, r5
 800708a:	47b8      	blx	r7
 800708c:	3001      	adds	r0, #1
 800708e:	f43f ae54 	beq.w	8006d3a <_printf_float+0xb6>
 8007092:	f108 0801 	add.w	r8, r8, #1
 8007096:	45d0      	cmp	r8, sl
 8007098:	dbf3      	blt.n	8007082 <_printf_float+0x3fe>
 800709a:	464b      	mov	r3, r9
 800709c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80070a0:	e6e0      	b.n	8006e64 <_printf_float+0x1e0>
 80070a2:	f04f 0800 	mov.w	r8, #0
 80070a6:	f104 0b1a 	add.w	fp, r4, #26
 80070aa:	e7f4      	b.n	8007096 <_printf_float+0x412>
 80070ac:	2301      	movs	r3, #1
 80070ae:	4642      	mov	r2, r8
 80070b0:	e7e1      	b.n	8007076 <_printf_float+0x3f2>
 80070b2:	2301      	movs	r3, #1
 80070b4:	464a      	mov	r2, r9
 80070b6:	4631      	mov	r1, r6
 80070b8:	4628      	mov	r0, r5
 80070ba:	47b8      	blx	r7
 80070bc:	3001      	adds	r0, #1
 80070be:	f43f ae3c 	beq.w	8006d3a <_printf_float+0xb6>
 80070c2:	f108 0801 	add.w	r8, r8, #1
 80070c6:	68e3      	ldr	r3, [r4, #12]
 80070c8:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80070ca:	1a5b      	subs	r3, r3, r1
 80070cc:	4543      	cmp	r3, r8
 80070ce:	dcf0      	bgt.n	80070b2 <_printf_float+0x42e>
 80070d0:	e6fd      	b.n	8006ece <_printf_float+0x24a>
 80070d2:	f04f 0800 	mov.w	r8, #0
 80070d6:	f104 0919 	add.w	r9, r4, #25
 80070da:	e7f4      	b.n	80070c6 <_printf_float+0x442>

080070dc <_printf_common>:
 80070dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80070e0:	4616      	mov	r6, r2
 80070e2:	4698      	mov	r8, r3
 80070e4:	688a      	ldr	r2, [r1, #8]
 80070e6:	690b      	ldr	r3, [r1, #16]
 80070e8:	4607      	mov	r7, r0
 80070ea:	4293      	cmp	r3, r2
 80070ec:	bfb8      	it	lt
 80070ee:	4613      	movlt	r3, r2
 80070f0:	6033      	str	r3, [r6, #0]
 80070f2:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80070f6:	460c      	mov	r4, r1
 80070f8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80070fc:	b10a      	cbz	r2, 8007102 <_printf_common+0x26>
 80070fe:	3301      	adds	r3, #1
 8007100:	6033      	str	r3, [r6, #0]
 8007102:	6823      	ldr	r3, [r4, #0]
 8007104:	0699      	lsls	r1, r3, #26
 8007106:	bf42      	ittt	mi
 8007108:	6833      	ldrmi	r3, [r6, #0]
 800710a:	3302      	addmi	r3, #2
 800710c:	6033      	strmi	r3, [r6, #0]
 800710e:	6825      	ldr	r5, [r4, #0]
 8007110:	f015 0506 	ands.w	r5, r5, #6
 8007114:	d106      	bne.n	8007124 <_printf_common+0x48>
 8007116:	f104 0a19 	add.w	sl, r4, #25
 800711a:	68e3      	ldr	r3, [r4, #12]
 800711c:	6832      	ldr	r2, [r6, #0]
 800711e:	1a9b      	subs	r3, r3, r2
 8007120:	42ab      	cmp	r3, r5
 8007122:	dc2b      	bgt.n	800717c <_printf_common+0xa0>
 8007124:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007128:	6822      	ldr	r2, [r4, #0]
 800712a:	3b00      	subs	r3, #0
 800712c:	bf18      	it	ne
 800712e:	2301      	movne	r3, #1
 8007130:	0692      	lsls	r2, r2, #26
 8007132:	d430      	bmi.n	8007196 <_printf_common+0xba>
 8007134:	4641      	mov	r1, r8
 8007136:	4638      	mov	r0, r7
 8007138:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800713c:	47c8      	blx	r9
 800713e:	3001      	adds	r0, #1
 8007140:	d023      	beq.n	800718a <_printf_common+0xae>
 8007142:	6823      	ldr	r3, [r4, #0]
 8007144:	6922      	ldr	r2, [r4, #16]
 8007146:	f003 0306 	and.w	r3, r3, #6
 800714a:	2b04      	cmp	r3, #4
 800714c:	bf14      	ite	ne
 800714e:	2500      	movne	r5, #0
 8007150:	6833      	ldreq	r3, [r6, #0]
 8007152:	f04f 0600 	mov.w	r6, #0
 8007156:	bf08      	it	eq
 8007158:	68e5      	ldreq	r5, [r4, #12]
 800715a:	f104 041a 	add.w	r4, r4, #26
 800715e:	bf08      	it	eq
 8007160:	1aed      	subeq	r5, r5, r3
 8007162:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8007166:	bf08      	it	eq
 8007168:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800716c:	4293      	cmp	r3, r2
 800716e:	bfc4      	itt	gt
 8007170:	1a9b      	subgt	r3, r3, r2
 8007172:	18ed      	addgt	r5, r5, r3
 8007174:	42b5      	cmp	r5, r6
 8007176:	d11a      	bne.n	80071ae <_printf_common+0xd2>
 8007178:	2000      	movs	r0, #0
 800717a:	e008      	b.n	800718e <_printf_common+0xb2>
 800717c:	2301      	movs	r3, #1
 800717e:	4652      	mov	r2, sl
 8007180:	4641      	mov	r1, r8
 8007182:	4638      	mov	r0, r7
 8007184:	47c8      	blx	r9
 8007186:	3001      	adds	r0, #1
 8007188:	d103      	bne.n	8007192 <_printf_common+0xb6>
 800718a:	f04f 30ff 	mov.w	r0, #4294967295
 800718e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007192:	3501      	adds	r5, #1
 8007194:	e7c1      	b.n	800711a <_printf_common+0x3e>
 8007196:	2030      	movs	r0, #48	@ 0x30
 8007198:	18e1      	adds	r1, r4, r3
 800719a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800719e:	1c5a      	adds	r2, r3, #1
 80071a0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80071a4:	4422      	add	r2, r4
 80071a6:	3302      	adds	r3, #2
 80071a8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80071ac:	e7c2      	b.n	8007134 <_printf_common+0x58>
 80071ae:	2301      	movs	r3, #1
 80071b0:	4622      	mov	r2, r4
 80071b2:	4641      	mov	r1, r8
 80071b4:	4638      	mov	r0, r7
 80071b6:	47c8      	blx	r9
 80071b8:	3001      	adds	r0, #1
 80071ba:	d0e6      	beq.n	800718a <_printf_common+0xae>
 80071bc:	3601      	adds	r6, #1
 80071be:	e7d9      	b.n	8007174 <_printf_common+0x98>

080071c0 <_printf_i>:
 80071c0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80071c4:	7e0f      	ldrb	r7, [r1, #24]
 80071c6:	4691      	mov	r9, r2
 80071c8:	2f78      	cmp	r7, #120	@ 0x78
 80071ca:	4680      	mov	r8, r0
 80071cc:	460c      	mov	r4, r1
 80071ce:	469a      	mov	sl, r3
 80071d0:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80071d2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80071d6:	d807      	bhi.n	80071e8 <_printf_i+0x28>
 80071d8:	2f62      	cmp	r7, #98	@ 0x62
 80071da:	d80a      	bhi.n	80071f2 <_printf_i+0x32>
 80071dc:	2f00      	cmp	r7, #0
 80071de:	f000 80d1 	beq.w	8007384 <_printf_i+0x1c4>
 80071e2:	2f58      	cmp	r7, #88	@ 0x58
 80071e4:	f000 80b8 	beq.w	8007358 <_printf_i+0x198>
 80071e8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80071ec:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80071f0:	e03a      	b.n	8007268 <_printf_i+0xa8>
 80071f2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80071f6:	2b15      	cmp	r3, #21
 80071f8:	d8f6      	bhi.n	80071e8 <_printf_i+0x28>
 80071fa:	a101      	add	r1, pc, #4	@ (adr r1, 8007200 <_printf_i+0x40>)
 80071fc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007200:	08007259 	.word	0x08007259
 8007204:	0800726d 	.word	0x0800726d
 8007208:	080071e9 	.word	0x080071e9
 800720c:	080071e9 	.word	0x080071e9
 8007210:	080071e9 	.word	0x080071e9
 8007214:	080071e9 	.word	0x080071e9
 8007218:	0800726d 	.word	0x0800726d
 800721c:	080071e9 	.word	0x080071e9
 8007220:	080071e9 	.word	0x080071e9
 8007224:	080071e9 	.word	0x080071e9
 8007228:	080071e9 	.word	0x080071e9
 800722c:	0800736b 	.word	0x0800736b
 8007230:	08007297 	.word	0x08007297
 8007234:	08007325 	.word	0x08007325
 8007238:	080071e9 	.word	0x080071e9
 800723c:	080071e9 	.word	0x080071e9
 8007240:	0800738d 	.word	0x0800738d
 8007244:	080071e9 	.word	0x080071e9
 8007248:	08007297 	.word	0x08007297
 800724c:	080071e9 	.word	0x080071e9
 8007250:	080071e9 	.word	0x080071e9
 8007254:	0800732d 	.word	0x0800732d
 8007258:	6833      	ldr	r3, [r6, #0]
 800725a:	1d1a      	adds	r2, r3, #4
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	6032      	str	r2, [r6, #0]
 8007260:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007264:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007268:	2301      	movs	r3, #1
 800726a:	e09c      	b.n	80073a6 <_printf_i+0x1e6>
 800726c:	6833      	ldr	r3, [r6, #0]
 800726e:	6820      	ldr	r0, [r4, #0]
 8007270:	1d19      	adds	r1, r3, #4
 8007272:	6031      	str	r1, [r6, #0]
 8007274:	0606      	lsls	r6, r0, #24
 8007276:	d501      	bpl.n	800727c <_printf_i+0xbc>
 8007278:	681d      	ldr	r5, [r3, #0]
 800727a:	e003      	b.n	8007284 <_printf_i+0xc4>
 800727c:	0645      	lsls	r5, r0, #25
 800727e:	d5fb      	bpl.n	8007278 <_printf_i+0xb8>
 8007280:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007284:	2d00      	cmp	r5, #0
 8007286:	da03      	bge.n	8007290 <_printf_i+0xd0>
 8007288:	232d      	movs	r3, #45	@ 0x2d
 800728a:	426d      	negs	r5, r5
 800728c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007290:	230a      	movs	r3, #10
 8007292:	4858      	ldr	r0, [pc, #352]	@ (80073f4 <_printf_i+0x234>)
 8007294:	e011      	b.n	80072ba <_printf_i+0xfa>
 8007296:	6821      	ldr	r1, [r4, #0]
 8007298:	6833      	ldr	r3, [r6, #0]
 800729a:	0608      	lsls	r0, r1, #24
 800729c:	f853 5b04 	ldr.w	r5, [r3], #4
 80072a0:	d402      	bmi.n	80072a8 <_printf_i+0xe8>
 80072a2:	0649      	lsls	r1, r1, #25
 80072a4:	bf48      	it	mi
 80072a6:	b2ad      	uxthmi	r5, r5
 80072a8:	2f6f      	cmp	r7, #111	@ 0x6f
 80072aa:	6033      	str	r3, [r6, #0]
 80072ac:	bf14      	ite	ne
 80072ae:	230a      	movne	r3, #10
 80072b0:	2308      	moveq	r3, #8
 80072b2:	4850      	ldr	r0, [pc, #320]	@ (80073f4 <_printf_i+0x234>)
 80072b4:	2100      	movs	r1, #0
 80072b6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80072ba:	6866      	ldr	r6, [r4, #4]
 80072bc:	2e00      	cmp	r6, #0
 80072be:	60a6      	str	r6, [r4, #8]
 80072c0:	db05      	blt.n	80072ce <_printf_i+0x10e>
 80072c2:	6821      	ldr	r1, [r4, #0]
 80072c4:	432e      	orrs	r6, r5
 80072c6:	f021 0104 	bic.w	r1, r1, #4
 80072ca:	6021      	str	r1, [r4, #0]
 80072cc:	d04b      	beq.n	8007366 <_printf_i+0x1a6>
 80072ce:	4616      	mov	r6, r2
 80072d0:	fbb5 f1f3 	udiv	r1, r5, r3
 80072d4:	fb03 5711 	mls	r7, r3, r1, r5
 80072d8:	5dc7      	ldrb	r7, [r0, r7]
 80072da:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80072de:	462f      	mov	r7, r5
 80072e0:	42bb      	cmp	r3, r7
 80072e2:	460d      	mov	r5, r1
 80072e4:	d9f4      	bls.n	80072d0 <_printf_i+0x110>
 80072e6:	2b08      	cmp	r3, #8
 80072e8:	d10b      	bne.n	8007302 <_printf_i+0x142>
 80072ea:	6823      	ldr	r3, [r4, #0]
 80072ec:	07df      	lsls	r7, r3, #31
 80072ee:	d508      	bpl.n	8007302 <_printf_i+0x142>
 80072f0:	6923      	ldr	r3, [r4, #16]
 80072f2:	6861      	ldr	r1, [r4, #4]
 80072f4:	4299      	cmp	r1, r3
 80072f6:	bfde      	ittt	le
 80072f8:	2330      	movle	r3, #48	@ 0x30
 80072fa:	f806 3c01 	strble.w	r3, [r6, #-1]
 80072fe:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007302:	1b92      	subs	r2, r2, r6
 8007304:	6122      	str	r2, [r4, #16]
 8007306:	464b      	mov	r3, r9
 8007308:	4621      	mov	r1, r4
 800730a:	4640      	mov	r0, r8
 800730c:	f8cd a000 	str.w	sl, [sp]
 8007310:	aa03      	add	r2, sp, #12
 8007312:	f7ff fee3 	bl	80070dc <_printf_common>
 8007316:	3001      	adds	r0, #1
 8007318:	d14a      	bne.n	80073b0 <_printf_i+0x1f0>
 800731a:	f04f 30ff 	mov.w	r0, #4294967295
 800731e:	b004      	add	sp, #16
 8007320:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007324:	6823      	ldr	r3, [r4, #0]
 8007326:	f043 0320 	orr.w	r3, r3, #32
 800732a:	6023      	str	r3, [r4, #0]
 800732c:	2778      	movs	r7, #120	@ 0x78
 800732e:	4832      	ldr	r0, [pc, #200]	@ (80073f8 <_printf_i+0x238>)
 8007330:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007334:	6823      	ldr	r3, [r4, #0]
 8007336:	6831      	ldr	r1, [r6, #0]
 8007338:	061f      	lsls	r7, r3, #24
 800733a:	f851 5b04 	ldr.w	r5, [r1], #4
 800733e:	d402      	bmi.n	8007346 <_printf_i+0x186>
 8007340:	065f      	lsls	r7, r3, #25
 8007342:	bf48      	it	mi
 8007344:	b2ad      	uxthmi	r5, r5
 8007346:	6031      	str	r1, [r6, #0]
 8007348:	07d9      	lsls	r1, r3, #31
 800734a:	bf44      	itt	mi
 800734c:	f043 0320 	orrmi.w	r3, r3, #32
 8007350:	6023      	strmi	r3, [r4, #0]
 8007352:	b11d      	cbz	r5, 800735c <_printf_i+0x19c>
 8007354:	2310      	movs	r3, #16
 8007356:	e7ad      	b.n	80072b4 <_printf_i+0xf4>
 8007358:	4826      	ldr	r0, [pc, #152]	@ (80073f4 <_printf_i+0x234>)
 800735a:	e7e9      	b.n	8007330 <_printf_i+0x170>
 800735c:	6823      	ldr	r3, [r4, #0]
 800735e:	f023 0320 	bic.w	r3, r3, #32
 8007362:	6023      	str	r3, [r4, #0]
 8007364:	e7f6      	b.n	8007354 <_printf_i+0x194>
 8007366:	4616      	mov	r6, r2
 8007368:	e7bd      	b.n	80072e6 <_printf_i+0x126>
 800736a:	6833      	ldr	r3, [r6, #0]
 800736c:	6825      	ldr	r5, [r4, #0]
 800736e:	1d18      	adds	r0, r3, #4
 8007370:	6961      	ldr	r1, [r4, #20]
 8007372:	6030      	str	r0, [r6, #0]
 8007374:	062e      	lsls	r6, r5, #24
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	d501      	bpl.n	800737e <_printf_i+0x1be>
 800737a:	6019      	str	r1, [r3, #0]
 800737c:	e002      	b.n	8007384 <_printf_i+0x1c4>
 800737e:	0668      	lsls	r0, r5, #25
 8007380:	d5fb      	bpl.n	800737a <_printf_i+0x1ba>
 8007382:	8019      	strh	r1, [r3, #0]
 8007384:	2300      	movs	r3, #0
 8007386:	4616      	mov	r6, r2
 8007388:	6123      	str	r3, [r4, #16]
 800738a:	e7bc      	b.n	8007306 <_printf_i+0x146>
 800738c:	6833      	ldr	r3, [r6, #0]
 800738e:	2100      	movs	r1, #0
 8007390:	1d1a      	adds	r2, r3, #4
 8007392:	6032      	str	r2, [r6, #0]
 8007394:	681e      	ldr	r6, [r3, #0]
 8007396:	6862      	ldr	r2, [r4, #4]
 8007398:	4630      	mov	r0, r6
 800739a:	f000 fbf0 	bl	8007b7e <memchr>
 800739e:	b108      	cbz	r0, 80073a4 <_printf_i+0x1e4>
 80073a0:	1b80      	subs	r0, r0, r6
 80073a2:	6060      	str	r0, [r4, #4]
 80073a4:	6863      	ldr	r3, [r4, #4]
 80073a6:	6123      	str	r3, [r4, #16]
 80073a8:	2300      	movs	r3, #0
 80073aa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80073ae:	e7aa      	b.n	8007306 <_printf_i+0x146>
 80073b0:	4632      	mov	r2, r6
 80073b2:	4649      	mov	r1, r9
 80073b4:	4640      	mov	r0, r8
 80073b6:	6923      	ldr	r3, [r4, #16]
 80073b8:	47d0      	blx	sl
 80073ba:	3001      	adds	r0, #1
 80073bc:	d0ad      	beq.n	800731a <_printf_i+0x15a>
 80073be:	6823      	ldr	r3, [r4, #0]
 80073c0:	079b      	lsls	r3, r3, #30
 80073c2:	d413      	bmi.n	80073ec <_printf_i+0x22c>
 80073c4:	68e0      	ldr	r0, [r4, #12]
 80073c6:	9b03      	ldr	r3, [sp, #12]
 80073c8:	4298      	cmp	r0, r3
 80073ca:	bfb8      	it	lt
 80073cc:	4618      	movlt	r0, r3
 80073ce:	e7a6      	b.n	800731e <_printf_i+0x15e>
 80073d0:	2301      	movs	r3, #1
 80073d2:	4632      	mov	r2, r6
 80073d4:	4649      	mov	r1, r9
 80073d6:	4640      	mov	r0, r8
 80073d8:	47d0      	blx	sl
 80073da:	3001      	adds	r0, #1
 80073dc:	d09d      	beq.n	800731a <_printf_i+0x15a>
 80073de:	3501      	adds	r5, #1
 80073e0:	68e3      	ldr	r3, [r4, #12]
 80073e2:	9903      	ldr	r1, [sp, #12]
 80073e4:	1a5b      	subs	r3, r3, r1
 80073e6:	42ab      	cmp	r3, r5
 80073e8:	dcf2      	bgt.n	80073d0 <_printf_i+0x210>
 80073ea:	e7eb      	b.n	80073c4 <_printf_i+0x204>
 80073ec:	2500      	movs	r5, #0
 80073ee:	f104 0619 	add.w	r6, r4, #25
 80073f2:	e7f5      	b.n	80073e0 <_printf_i+0x220>
 80073f4:	0800d402 	.word	0x0800d402
 80073f8:	0800d413 	.word	0x0800d413

080073fc <_scanf_float>:
 80073fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007400:	b087      	sub	sp, #28
 8007402:	9303      	str	r3, [sp, #12]
 8007404:	688b      	ldr	r3, [r1, #8]
 8007406:	4691      	mov	r9, r2
 8007408:	1e5a      	subs	r2, r3, #1
 800740a:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800740e:	bf82      	ittt	hi
 8007410:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8007414:	eb03 0b05 	addhi.w	fp, r3, r5
 8007418:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800741c:	460a      	mov	r2, r1
 800741e:	f04f 0500 	mov.w	r5, #0
 8007422:	bf88      	it	hi
 8007424:	608b      	strhi	r3, [r1, #8]
 8007426:	680b      	ldr	r3, [r1, #0]
 8007428:	4680      	mov	r8, r0
 800742a:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800742e:	f842 3b1c 	str.w	r3, [r2], #28
 8007432:	460c      	mov	r4, r1
 8007434:	bf98      	it	ls
 8007436:	f04f 0b00 	movls.w	fp, #0
 800743a:	4616      	mov	r6, r2
 800743c:	46aa      	mov	sl, r5
 800743e:	462f      	mov	r7, r5
 8007440:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8007444:	9201      	str	r2, [sp, #4]
 8007446:	9502      	str	r5, [sp, #8]
 8007448:	68a2      	ldr	r2, [r4, #8]
 800744a:	b15a      	cbz	r2, 8007464 <_scanf_float+0x68>
 800744c:	f8d9 3000 	ldr.w	r3, [r9]
 8007450:	781b      	ldrb	r3, [r3, #0]
 8007452:	2b4e      	cmp	r3, #78	@ 0x4e
 8007454:	d862      	bhi.n	800751c <_scanf_float+0x120>
 8007456:	2b40      	cmp	r3, #64	@ 0x40
 8007458:	d83a      	bhi.n	80074d0 <_scanf_float+0xd4>
 800745a:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800745e:	b2c8      	uxtb	r0, r1
 8007460:	280e      	cmp	r0, #14
 8007462:	d938      	bls.n	80074d6 <_scanf_float+0xda>
 8007464:	b11f      	cbz	r7, 800746e <_scanf_float+0x72>
 8007466:	6823      	ldr	r3, [r4, #0]
 8007468:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800746c:	6023      	str	r3, [r4, #0]
 800746e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007472:	f1ba 0f01 	cmp.w	sl, #1
 8007476:	f200 8114 	bhi.w	80076a2 <_scanf_float+0x2a6>
 800747a:	9b01      	ldr	r3, [sp, #4]
 800747c:	429e      	cmp	r6, r3
 800747e:	f200 8105 	bhi.w	800768c <_scanf_float+0x290>
 8007482:	2001      	movs	r0, #1
 8007484:	b007      	add	sp, #28
 8007486:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800748a:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800748e:	2a0d      	cmp	r2, #13
 8007490:	d8e8      	bhi.n	8007464 <_scanf_float+0x68>
 8007492:	a101      	add	r1, pc, #4	@ (adr r1, 8007498 <_scanf_float+0x9c>)
 8007494:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8007498:	080075e1 	.word	0x080075e1
 800749c:	08007465 	.word	0x08007465
 80074a0:	08007465 	.word	0x08007465
 80074a4:	08007465 	.word	0x08007465
 80074a8:	0800763d 	.word	0x0800763d
 80074ac:	08007617 	.word	0x08007617
 80074b0:	08007465 	.word	0x08007465
 80074b4:	08007465 	.word	0x08007465
 80074b8:	080075ef 	.word	0x080075ef
 80074bc:	08007465 	.word	0x08007465
 80074c0:	08007465 	.word	0x08007465
 80074c4:	08007465 	.word	0x08007465
 80074c8:	08007465 	.word	0x08007465
 80074cc:	080075ab 	.word	0x080075ab
 80074d0:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 80074d4:	e7db      	b.n	800748e <_scanf_float+0x92>
 80074d6:	290e      	cmp	r1, #14
 80074d8:	d8c4      	bhi.n	8007464 <_scanf_float+0x68>
 80074da:	a001      	add	r0, pc, #4	@ (adr r0, 80074e0 <_scanf_float+0xe4>)
 80074dc:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80074e0:	0800759b 	.word	0x0800759b
 80074e4:	08007465 	.word	0x08007465
 80074e8:	0800759b 	.word	0x0800759b
 80074ec:	0800762b 	.word	0x0800762b
 80074f0:	08007465 	.word	0x08007465
 80074f4:	0800753d 	.word	0x0800753d
 80074f8:	08007581 	.word	0x08007581
 80074fc:	08007581 	.word	0x08007581
 8007500:	08007581 	.word	0x08007581
 8007504:	08007581 	.word	0x08007581
 8007508:	08007581 	.word	0x08007581
 800750c:	08007581 	.word	0x08007581
 8007510:	08007581 	.word	0x08007581
 8007514:	08007581 	.word	0x08007581
 8007518:	08007581 	.word	0x08007581
 800751c:	2b6e      	cmp	r3, #110	@ 0x6e
 800751e:	d809      	bhi.n	8007534 <_scanf_float+0x138>
 8007520:	2b60      	cmp	r3, #96	@ 0x60
 8007522:	d8b2      	bhi.n	800748a <_scanf_float+0x8e>
 8007524:	2b54      	cmp	r3, #84	@ 0x54
 8007526:	d07b      	beq.n	8007620 <_scanf_float+0x224>
 8007528:	2b59      	cmp	r3, #89	@ 0x59
 800752a:	d19b      	bne.n	8007464 <_scanf_float+0x68>
 800752c:	2d07      	cmp	r5, #7
 800752e:	d199      	bne.n	8007464 <_scanf_float+0x68>
 8007530:	2508      	movs	r5, #8
 8007532:	e02f      	b.n	8007594 <_scanf_float+0x198>
 8007534:	2b74      	cmp	r3, #116	@ 0x74
 8007536:	d073      	beq.n	8007620 <_scanf_float+0x224>
 8007538:	2b79      	cmp	r3, #121	@ 0x79
 800753a:	e7f6      	b.n	800752a <_scanf_float+0x12e>
 800753c:	6821      	ldr	r1, [r4, #0]
 800753e:	05c8      	lsls	r0, r1, #23
 8007540:	d51e      	bpl.n	8007580 <_scanf_float+0x184>
 8007542:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8007546:	6021      	str	r1, [r4, #0]
 8007548:	3701      	adds	r7, #1
 800754a:	f1bb 0f00 	cmp.w	fp, #0
 800754e:	d003      	beq.n	8007558 <_scanf_float+0x15c>
 8007550:	3201      	adds	r2, #1
 8007552:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007556:	60a2      	str	r2, [r4, #8]
 8007558:	68a3      	ldr	r3, [r4, #8]
 800755a:	3b01      	subs	r3, #1
 800755c:	60a3      	str	r3, [r4, #8]
 800755e:	6923      	ldr	r3, [r4, #16]
 8007560:	3301      	adds	r3, #1
 8007562:	6123      	str	r3, [r4, #16]
 8007564:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8007568:	3b01      	subs	r3, #1
 800756a:	2b00      	cmp	r3, #0
 800756c:	f8c9 3004 	str.w	r3, [r9, #4]
 8007570:	f340 8083 	ble.w	800767a <_scanf_float+0x27e>
 8007574:	f8d9 3000 	ldr.w	r3, [r9]
 8007578:	3301      	adds	r3, #1
 800757a:	f8c9 3000 	str.w	r3, [r9]
 800757e:	e763      	b.n	8007448 <_scanf_float+0x4c>
 8007580:	eb1a 0105 	adds.w	r1, sl, r5
 8007584:	f47f af6e 	bne.w	8007464 <_scanf_float+0x68>
 8007588:	460d      	mov	r5, r1
 800758a:	468a      	mov	sl, r1
 800758c:	6822      	ldr	r2, [r4, #0]
 800758e:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8007592:	6022      	str	r2, [r4, #0]
 8007594:	f806 3b01 	strb.w	r3, [r6], #1
 8007598:	e7de      	b.n	8007558 <_scanf_float+0x15c>
 800759a:	6822      	ldr	r2, [r4, #0]
 800759c:	0610      	lsls	r0, r2, #24
 800759e:	f57f af61 	bpl.w	8007464 <_scanf_float+0x68>
 80075a2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80075a6:	6022      	str	r2, [r4, #0]
 80075a8:	e7f4      	b.n	8007594 <_scanf_float+0x198>
 80075aa:	f1ba 0f00 	cmp.w	sl, #0
 80075ae:	d10c      	bne.n	80075ca <_scanf_float+0x1ce>
 80075b0:	b977      	cbnz	r7, 80075d0 <_scanf_float+0x1d4>
 80075b2:	6822      	ldr	r2, [r4, #0]
 80075b4:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80075b8:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80075bc:	d108      	bne.n	80075d0 <_scanf_float+0x1d4>
 80075be:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80075c2:	f04f 0a01 	mov.w	sl, #1
 80075c6:	6022      	str	r2, [r4, #0]
 80075c8:	e7e4      	b.n	8007594 <_scanf_float+0x198>
 80075ca:	f1ba 0f02 	cmp.w	sl, #2
 80075ce:	d051      	beq.n	8007674 <_scanf_float+0x278>
 80075d0:	2d01      	cmp	r5, #1
 80075d2:	d002      	beq.n	80075da <_scanf_float+0x1de>
 80075d4:	2d04      	cmp	r5, #4
 80075d6:	f47f af45 	bne.w	8007464 <_scanf_float+0x68>
 80075da:	3501      	adds	r5, #1
 80075dc:	b2ed      	uxtb	r5, r5
 80075de:	e7d9      	b.n	8007594 <_scanf_float+0x198>
 80075e0:	f1ba 0f01 	cmp.w	sl, #1
 80075e4:	f47f af3e 	bne.w	8007464 <_scanf_float+0x68>
 80075e8:	f04f 0a02 	mov.w	sl, #2
 80075ec:	e7d2      	b.n	8007594 <_scanf_float+0x198>
 80075ee:	b975      	cbnz	r5, 800760e <_scanf_float+0x212>
 80075f0:	2f00      	cmp	r7, #0
 80075f2:	f47f af38 	bne.w	8007466 <_scanf_float+0x6a>
 80075f6:	6822      	ldr	r2, [r4, #0]
 80075f8:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80075fc:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8007600:	f040 80ff 	bne.w	8007802 <_scanf_float+0x406>
 8007604:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8007608:	2501      	movs	r5, #1
 800760a:	6022      	str	r2, [r4, #0]
 800760c:	e7c2      	b.n	8007594 <_scanf_float+0x198>
 800760e:	2d03      	cmp	r5, #3
 8007610:	d0e3      	beq.n	80075da <_scanf_float+0x1de>
 8007612:	2d05      	cmp	r5, #5
 8007614:	e7df      	b.n	80075d6 <_scanf_float+0x1da>
 8007616:	2d02      	cmp	r5, #2
 8007618:	f47f af24 	bne.w	8007464 <_scanf_float+0x68>
 800761c:	2503      	movs	r5, #3
 800761e:	e7b9      	b.n	8007594 <_scanf_float+0x198>
 8007620:	2d06      	cmp	r5, #6
 8007622:	f47f af1f 	bne.w	8007464 <_scanf_float+0x68>
 8007626:	2507      	movs	r5, #7
 8007628:	e7b4      	b.n	8007594 <_scanf_float+0x198>
 800762a:	6822      	ldr	r2, [r4, #0]
 800762c:	0591      	lsls	r1, r2, #22
 800762e:	f57f af19 	bpl.w	8007464 <_scanf_float+0x68>
 8007632:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8007636:	6022      	str	r2, [r4, #0]
 8007638:	9702      	str	r7, [sp, #8]
 800763a:	e7ab      	b.n	8007594 <_scanf_float+0x198>
 800763c:	6822      	ldr	r2, [r4, #0]
 800763e:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8007642:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8007646:	d005      	beq.n	8007654 <_scanf_float+0x258>
 8007648:	0550      	lsls	r0, r2, #21
 800764a:	f57f af0b 	bpl.w	8007464 <_scanf_float+0x68>
 800764e:	2f00      	cmp	r7, #0
 8007650:	f000 80d7 	beq.w	8007802 <_scanf_float+0x406>
 8007654:	0591      	lsls	r1, r2, #22
 8007656:	bf58      	it	pl
 8007658:	9902      	ldrpl	r1, [sp, #8]
 800765a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800765e:	bf58      	it	pl
 8007660:	1a79      	subpl	r1, r7, r1
 8007662:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8007666:	f04f 0700 	mov.w	r7, #0
 800766a:	bf58      	it	pl
 800766c:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8007670:	6022      	str	r2, [r4, #0]
 8007672:	e78f      	b.n	8007594 <_scanf_float+0x198>
 8007674:	f04f 0a03 	mov.w	sl, #3
 8007678:	e78c      	b.n	8007594 <_scanf_float+0x198>
 800767a:	4649      	mov	r1, r9
 800767c:	4640      	mov	r0, r8
 800767e:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8007682:	4798      	blx	r3
 8007684:	2800      	cmp	r0, #0
 8007686:	f43f aedf 	beq.w	8007448 <_scanf_float+0x4c>
 800768a:	e6eb      	b.n	8007464 <_scanf_float+0x68>
 800768c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007690:	464a      	mov	r2, r9
 8007692:	4640      	mov	r0, r8
 8007694:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007698:	4798      	blx	r3
 800769a:	6923      	ldr	r3, [r4, #16]
 800769c:	3b01      	subs	r3, #1
 800769e:	6123      	str	r3, [r4, #16]
 80076a0:	e6eb      	b.n	800747a <_scanf_float+0x7e>
 80076a2:	1e6b      	subs	r3, r5, #1
 80076a4:	2b06      	cmp	r3, #6
 80076a6:	d824      	bhi.n	80076f2 <_scanf_float+0x2f6>
 80076a8:	2d02      	cmp	r5, #2
 80076aa:	d836      	bhi.n	800771a <_scanf_float+0x31e>
 80076ac:	9b01      	ldr	r3, [sp, #4]
 80076ae:	429e      	cmp	r6, r3
 80076b0:	f67f aee7 	bls.w	8007482 <_scanf_float+0x86>
 80076b4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80076b8:	464a      	mov	r2, r9
 80076ba:	4640      	mov	r0, r8
 80076bc:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80076c0:	4798      	blx	r3
 80076c2:	6923      	ldr	r3, [r4, #16]
 80076c4:	3b01      	subs	r3, #1
 80076c6:	6123      	str	r3, [r4, #16]
 80076c8:	e7f0      	b.n	80076ac <_scanf_float+0x2b0>
 80076ca:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80076ce:	464a      	mov	r2, r9
 80076d0:	4640      	mov	r0, r8
 80076d2:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 80076d6:	4798      	blx	r3
 80076d8:	6923      	ldr	r3, [r4, #16]
 80076da:	3b01      	subs	r3, #1
 80076dc:	6123      	str	r3, [r4, #16]
 80076de:	f10a 3aff 	add.w	sl, sl, #4294967295
 80076e2:	fa5f fa8a 	uxtb.w	sl, sl
 80076e6:	f1ba 0f02 	cmp.w	sl, #2
 80076ea:	d1ee      	bne.n	80076ca <_scanf_float+0x2ce>
 80076ec:	3d03      	subs	r5, #3
 80076ee:	b2ed      	uxtb	r5, r5
 80076f0:	1b76      	subs	r6, r6, r5
 80076f2:	6823      	ldr	r3, [r4, #0]
 80076f4:	05da      	lsls	r2, r3, #23
 80076f6:	d530      	bpl.n	800775a <_scanf_float+0x35e>
 80076f8:	055b      	lsls	r3, r3, #21
 80076fa:	d511      	bpl.n	8007720 <_scanf_float+0x324>
 80076fc:	9b01      	ldr	r3, [sp, #4]
 80076fe:	429e      	cmp	r6, r3
 8007700:	f67f aebf 	bls.w	8007482 <_scanf_float+0x86>
 8007704:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007708:	464a      	mov	r2, r9
 800770a:	4640      	mov	r0, r8
 800770c:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007710:	4798      	blx	r3
 8007712:	6923      	ldr	r3, [r4, #16]
 8007714:	3b01      	subs	r3, #1
 8007716:	6123      	str	r3, [r4, #16]
 8007718:	e7f0      	b.n	80076fc <_scanf_float+0x300>
 800771a:	46aa      	mov	sl, r5
 800771c:	46b3      	mov	fp, r6
 800771e:	e7de      	b.n	80076de <_scanf_float+0x2e2>
 8007720:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8007724:	6923      	ldr	r3, [r4, #16]
 8007726:	2965      	cmp	r1, #101	@ 0x65
 8007728:	f103 33ff 	add.w	r3, r3, #4294967295
 800772c:	f106 35ff 	add.w	r5, r6, #4294967295
 8007730:	6123      	str	r3, [r4, #16]
 8007732:	d00c      	beq.n	800774e <_scanf_float+0x352>
 8007734:	2945      	cmp	r1, #69	@ 0x45
 8007736:	d00a      	beq.n	800774e <_scanf_float+0x352>
 8007738:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800773c:	464a      	mov	r2, r9
 800773e:	4640      	mov	r0, r8
 8007740:	4798      	blx	r3
 8007742:	6923      	ldr	r3, [r4, #16]
 8007744:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8007748:	3b01      	subs	r3, #1
 800774a:	1eb5      	subs	r5, r6, #2
 800774c:	6123      	str	r3, [r4, #16]
 800774e:	464a      	mov	r2, r9
 8007750:	4640      	mov	r0, r8
 8007752:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007756:	4798      	blx	r3
 8007758:	462e      	mov	r6, r5
 800775a:	6822      	ldr	r2, [r4, #0]
 800775c:	f012 0210 	ands.w	r2, r2, #16
 8007760:	d001      	beq.n	8007766 <_scanf_float+0x36a>
 8007762:	2000      	movs	r0, #0
 8007764:	e68e      	b.n	8007484 <_scanf_float+0x88>
 8007766:	7032      	strb	r2, [r6, #0]
 8007768:	6823      	ldr	r3, [r4, #0]
 800776a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800776e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007772:	d125      	bne.n	80077c0 <_scanf_float+0x3c4>
 8007774:	9b02      	ldr	r3, [sp, #8]
 8007776:	429f      	cmp	r7, r3
 8007778:	d00a      	beq.n	8007790 <_scanf_float+0x394>
 800777a:	1bda      	subs	r2, r3, r7
 800777c:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8007780:	429e      	cmp	r6, r3
 8007782:	bf28      	it	cs
 8007784:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8007788:	4630      	mov	r0, r6
 800778a:	491f      	ldr	r1, [pc, #124]	@ (8007808 <_scanf_float+0x40c>)
 800778c:	f000 f902 	bl	8007994 <siprintf>
 8007790:	2200      	movs	r2, #0
 8007792:	4640      	mov	r0, r8
 8007794:	9901      	ldr	r1, [sp, #4]
 8007796:	f002 fb53 	bl	8009e40 <_strtod_r>
 800779a:	9b03      	ldr	r3, [sp, #12]
 800779c:	6825      	ldr	r5, [r4, #0]
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	f015 0f02 	tst.w	r5, #2
 80077a4:	4606      	mov	r6, r0
 80077a6:	460f      	mov	r7, r1
 80077a8:	f103 0204 	add.w	r2, r3, #4
 80077ac:	d015      	beq.n	80077da <_scanf_float+0x3de>
 80077ae:	9903      	ldr	r1, [sp, #12]
 80077b0:	600a      	str	r2, [r1, #0]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	e9c3 6700 	strd	r6, r7, [r3]
 80077b8:	68e3      	ldr	r3, [r4, #12]
 80077ba:	3301      	adds	r3, #1
 80077bc:	60e3      	str	r3, [r4, #12]
 80077be:	e7d0      	b.n	8007762 <_scanf_float+0x366>
 80077c0:	9b04      	ldr	r3, [sp, #16]
 80077c2:	2b00      	cmp	r3, #0
 80077c4:	d0e4      	beq.n	8007790 <_scanf_float+0x394>
 80077c6:	9905      	ldr	r1, [sp, #20]
 80077c8:	230a      	movs	r3, #10
 80077ca:	4640      	mov	r0, r8
 80077cc:	3101      	adds	r1, #1
 80077ce:	f002 fbb7 	bl	8009f40 <_strtol_r>
 80077d2:	9b04      	ldr	r3, [sp, #16]
 80077d4:	9e05      	ldr	r6, [sp, #20]
 80077d6:	1ac2      	subs	r2, r0, r3
 80077d8:	e7d0      	b.n	800777c <_scanf_float+0x380>
 80077da:	076d      	lsls	r5, r5, #29
 80077dc:	d4e7      	bmi.n	80077ae <_scanf_float+0x3b2>
 80077de:	9d03      	ldr	r5, [sp, #12]
 80077e0:	602a      	str	r2, [r5, #0]
 80077e2:	681d      	ldr	r5, [r3, #0]
 80077e4:	4602      	mov	r2, r0
 80077e6:	460b      	mov	r3, r1
 80077e8:	f7f9 f910 	bl	8000a0c <__aeabi_dcmpun>
 80077ec:	b120      	cbz	r0, 80077f8 <_scanf_float+0x3fc>
 80077ee:	4807      	ldr	r0, [pc, #28]	@ (800780c <_scanf_float+0x410>)
 80077f0:	f000 f9e2 	bl	8007bb8 <nanf>
 80077f4:	6028      	str	r0, [r5, #0]
 80077f6:	e7df      	b.n	80077b8 <_scanf_float+0x3bc>
 80077f8:	4630      	mov	r0, r6
 80077fa:	4639      	mov	r1, r7
 80077fc:	f7f9 f964 	bl	8000ac8 <__aeabi_d2f>
 8007800:	e7f8      	b.n	80077f4 <_scanf_float+0x3f8>
 8007802:	2700      	movs	r7, #0
 8007804:	e633      	b.n	800746e <_scanf_float+0x72>
 8007806:	bf00      	nop
 8007808:	0800d424 	.word	0x0800d424
 800780c:	0800d565 	.word	0x0800d565

08007810 <std>:
 8007810:	2300      	movs	r3, #0
 8007812:	b510      	push	{r4, lr}
 8007814:	4604      	mov	r4, r0
 8007816:	e9c0 3300 	strd	r3, r3, [r0]
 800781a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800781e:	6083      	str	r3, [r0, #8]
 8007820:	8181      	strh	r1, [r0, #12]
 8007822:	6643      	str	r3, [r0, #100]	@ 0x64
 8007824:	81c2      	strh	r2, [r0, #14]
 8007826:	6183      	str	r3, [r0, #24]
 8007828:	4619      	mov	r1, r3
 800782a:	2208      	movs	r2, #8
 800782c:	305c      	adds	r0, #92	@ 0x5c
 800782e:	f000 f916 	bl	8007a5e <memset>
 8007832:	4b0d      	ldr	r3, [pc, #52]	@ (8007868 <std+0x58>)
 8007834:	6224      	str	r4, [r4, #32]
 8007836:	6263      	str	r3, [r4, #36]	@ 0x24
 8007838:	4b0c      	ldr	r3, [pc, #48]	@ (800786c <std+0x5c>)
 800783a:	62a3      	str	r3, [r4, #40]	@ 0x28
 800783c:	4b0c      	ldr	r3, [pc, #48]	@ (8007870 <std+0x60>)
 800783e:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007840:	4b0c      	ldr	r3, [pc, #48]	@ (8007874 <std+0x64>)
 8007842:	6323      	str	r3, [r4, #48]	@ 0x30
 8007844:	4b0c      	ldr	r3, [pc, #48]	@ (8007878 <std+0x68>)
 8007846:	429c      	cmp	r4, r3
 8007848:	d006      	beq.n	8007858 <std+0x48>
 800784a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800784e:	4294      	cmp	r4, r2
 8007850:	d002      	beq.n	8007858 <std+0x48>
 8007852:	33d0      	adds	r3, #208	@ 0xd0
 8007854:	429c      	cmp	r4, r3
 8007856:	d105      	bne.n	8007864 <std+0x54>
 8007858:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800785c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007860:	f000 b98a 	b.w	8007b78 <__retarget_lock_init_recursive>
 8007864:	bd10      	pop	{r4, pc}
 8007866:	bf00      	nop
 8007868:	080079d9 	.word	0x080079d9
 800786c:	080079fb 	.word	0x080079fb
 8007870:	08007a33 	.word	0x08007a33
 8007874:	08007a57 	.word	0x08007a57
 8007878:	20000890 	.word	0x20000890

0800787c <stdio_exit_handler>:
 800787c:	4a02      	ldr	r2, [pc, #8]	@ (8007888 <stdio_exit_handler+0xc>)
 800787e:	4903      	ldr	r1, [pc, #12]	@ (800788c <stdio_exit_handler+0x10>)
 8007880:	4803      	ldr	r0, [pc, #12]	@ (8007890 <stdio_exit_handler+0x14>)
 8007882:	f000 b869 	b.w	8007958 <_fwalk_sglue>
 8007886:	bf00      	nop
 8007888:	2000000c 	.word	0x2000000c
 800788c:	0800a2f5 	.word	0x0800a2f5
 8007890:	2000001c 	.word	0x2000001c

08007894 <cleanup_stdio>:
 8007894:	6841      	ldr	r1, [r0, #4]
 8007896:	4b0c      	ldr	r3, [pc, #48]	@ (80078c8 <cleanup_stdio+0x34>)
 8007898:	b510      	push	{r4, lr}
 800789a:	4299      	cmp	r1, r3
 800789c:	4604      	mov	r4, r0
 800789e:	d001      	beq.n	80078a4 <cleanup_stdio+0x10>
 80078a0:	f002 fd28 	bl	800a2f4 <_fflush_r>
 80078a4:	68a1      	ldr	r1, [r4, #8]
 80078a6:	4b09      	ldr	r3, [pc, #36]	@ (80078cc <cleanup_stdio+0x38>)
 80078a8:	4299      	cmp	r1, r3
 80078aa:	d002      	beq.n	80078b2 <cleanup_stdio+0x1e>
 80078ac:	4620      	mov	r0, r4
 80078ae:	f002 fd21 	bl	800a2f4 <_fflush_r>
 80078b2:	68e1      	ldr	r1, [r4, #12]
 80078b4:	4b06      	ldr	r3, [pc, #24]	@ (80078d0 <cleanup_stdio+0x3c>)
 80078b6:	4299      	cmp	r1, r3
 80078b8:	d004      	beq.n	80078c4 <cleanup_stdio+0x30>
 80078ba:	4620      	mov	r0, r4
 80078bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80078c0:	f002 bd18 	b.w	800a2f4 <_fflush_r>
 80078c4:	bd10      	pop	{r4, pc}
 80078c6:	bf00      	nop
 80078c8:	20000890 	.word	0x20000890
 80078cc:	200008f8 	.word	0x200008f8
 80078d0:	20000960 	.word	0x20000960

080078d4 <global_stdio_init.part.0>:
 80078d4:	b510      	push	{r4, lr}
 80078d6:	4b0b      	ldr	r3, [pc, #44]	@ (8007904 <global_stdio_init.part.0+0x30>)
 80078d8:	4c0b      	ldr	r4, [pc, #44]	@ (8007908 <global_stdio_init.part.0+0x34>)
 80078da:	4a0c      	ldr	r2, [pc, #48]	@ (800790c <global_stdio_init.part.0+0x38>)
 80078dc:	4620      	mov	r0, r4
 80078de:	601a      	str	r2, [r3, #0]
 80078e0:	2104      	movs	r1, #4
 80078e2:	2200      	movs	r2, #0
 80078e4:	f7ff ff94 	bl	8007810 <std>
 80078e8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80078ec:	2201      	movs	r2, #1
 80078ee:	2109      	movs	r1, #9
 80078f0:	f7ff ff8e 	bl	8007810 <std>
 80078f4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80078f8:	2202      	movs	r2, #2
 80078fa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80078fe:	2112      	movs	r1, #18
 8007900:	f7ff bf86 	b.w	8007810 <std>
 8007904:	200009c8 	.word	0x200009c8
 8007908:	20000890 	.word	0x20000890
 800790c:	0800787d 	.word	0x0800787d

08007910 <__sfp_lock_acquire>:
 8007910:	4801      	ldr	r0, [pc, #4]	@ (8007918 <__sfp_lock_acquire+0x8>)
 8007912:	f000 b932 	b.w	8007b7a <__retarget_lock_acquire_recursive>
 8007916:	bf00      	nop
 8007918:	200009d1 	.word	0x200009d1

0800791c <__sfp_lock_release>:
 800791c:	4801      	ldr	r0, [pc, #4]	@ (8007924 <__sfp_lock_release+0x8>)
 800791e:	f000 b92d 	b.w	8007b7c <__retarget_lock_release_recursive>
 8007922:	bf00      	nop
 8007924:	200009d1 	.word	0x200009d1

08007928 <__sinit>:
 8007928:	b510      	push	{r4, lr}
 800792a:	4604      	mov	r4, r0
 800792c:	f7ff fff0 	bl	8007910 <__sfp_lock_acquire>
 8007930:	6a23      	ldr	r3, [r4, #32]
 8007932:	b11b      	cbz	r3, 800793c <__sinit+0x14>
 8007934:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007938:	f7ff bff0 	b.w	800791c <__sfp_lock_release>
 800793c:	4b04      	ldr	r3, [pc, #16]	@ (8007950 <__sinit+0x28>)
 800793e:	6223      	str	r3, [r4, #32]
 8007940:	4b04      	ldr	r3, [pc, #16]	@ (8007954 <__sinit+0x2c>)
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	2b00      	cmp	r3, #0
 8007946:	d1f5      	bne.n	8007934 <__sinit+0xc>
 8007948:	f7ff ffc4 	bl	80078d4 <global_stdio_init.part.0>
 800794c:	e7f2      	b.n	8007934 <__sinit+0xc>
 800794e:	bf00      	nop
 8007950:	08007895 	.word	0x08007895
 8007954:	200009c8 	.word	0x200009c8

08007958 <_fwalk_sglue>:
 8007958:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800795c:	4607      	mov	r7, r0
 800795e:	4688      	mov	r8, r1
 8007960:	4614      	mov	r4, r2
 8007962:	2600      	movs	r6, #0
 8007964:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007968:	f1b9 0901 	subs.w	r9, r9, #1
 800796c:	d505      	bpl.n	800797a <_fwalk_sglue+0x22>
 800796e:	6824      	ldr	r4, [r4, #0]
 8007970:	2c00      	cmp	r4, #0
 8007972:	d1f7      	bne.n	8007964 <_fwalk_sglue+0xc>
 8007974:	4630      	mov	r0, r6
 8007976:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800797a:	89ab      	ldrh	r3, [r5, #12]
 800797c:	2b01      	cmp	r3, #1
 800797e:	d907      	bls.n	8007990 <_fwalk_sglue+0x38>
 8007980:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007984:	3301      	adds	r3, #1
 8007986:	d003      	beq.n	8007990 <_fwalk_sglue+0x38>
 8007988:	4629      	mov	r1, r5
 800798a:	4638      	mov	r0, r7
 800798c:	47c0      	blx	r8
 800798e:	4306      	orrs	r6, r0
 8007990:	3568      	adds	r5, #104	@ 0x68
 8007992:	e7e9      	b.n	8007968 <_fwalk_sglue+0x10>

08007994 <siprintf>:
 8007994:	b40e      	push	{r1, r2, r3}
 8007996:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800799a:	b510      	push	{r4, lr}
 800799c:	2400      	movs	r4, #0
 800799e:	b09d      	sub	sp, #116	@ 0x74
 80079a0:	ab1f      	add	r3, sp, #124	@ 0x7c
 80079a2:	9002      	str	r0, [sp, #8]
 80079a4:	9006      	str	r0, [sp, #24]
 80079a6:	9107      	str	r1, [sp, #28]
 80079a8:	9104      	str	r1, [sp, #16]
 80079aa:	4809      	ldr	r0, [pc, #36]	@ (80079d0 <siprintf+0x3c>)
 80079ac:	4909      	ldr	r1, [pc, #36]	@ (80079d4 <siprintf+0x40>)
 80079ae:	f853 2b04 	ldr.w	r2, [r3], #4
 80079b2:	9105      	str	r1, [sp, #20]
 80079b4:	6800      	ldr	r0, [r0, #0]
 80079b6:	a902      	add	r1, sp, #8
 80079b8:	9301      	str	r3, [sp, #4]
 80079ba:	941b      	str	r4, [sp, #108]	@ 0x6c
 80079bc:	f002 fb1e 	bl	8009ffc <_svfiprintf_r>
 80079c0:	9b02      	ldr	r3, [sp, #8]
 80079c2:	701c      	strb	r4, [r3, #0]
 80079c4:	b01d      	add	sp, #116	@ 0x74
 80079c6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80079ca:	b003      	add	sp, #12
 80079cc:	4770      	bx	lr
 80079ce:	bf00      	nop
 80079d0:	20000018 	.word	0x20000018
 80079d4:	ffff0208 	.word	0xffff0208

080079d8 <__sread>:
 80079d8:	b510      	push	{r4, lr}
 80079da:	460c      	mov	r4, r1
 80079dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80079e0:	f000 f86c 	bl	8007abc <_read_r>
 80079e4:	2800      	cmp	r0, #0
 80079e6:	bfab      	itete	ge
 80079e8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80079ea:	89a3      	ldrhlt	r3, [r4, #12]
 80079ec:	181b      	addge	r3, r3, r0
 80079ee:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80079f2:	bfac      	ite	ge
 80079f4:	6563      	strge	r3, [r4, #84]	@ 0x54
 80079f6:	81a3      	strhlt	r3, [r4, #12]
 80079f8:	bd10      	pop	{r4, pc}

080079fa <__swrite>:
 80079fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80079fe:	461f      	mov	r7, r3
 8007a00:	898b      	ldrh	r3, [r1, #12]
 8007a02:	4605      	mov	r5, r0
 8007a04:	05db      	lsls	r3, r3, #23
 8007a06:	460c      	mov	r4, r1
 8007a08:	4616      	mov	r6, r2
 8007a0a:	d505      	bpl.n	8007a18 <__swrite+0x1e>
 8007a0c:	2302      	movs	r3, #2
 8007a0e:	2200      	movs	r2, #0
 8007a10:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007a14:	f000 f840 	bl	8007a98 <_lseek_r>
 8007a18:	89a3      	ldrh	r3, [r4, #12]
 8007a1a:	4632      	mov	r2, r6
 8007a1c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007a20:	81a3      	strh	r3, [r4, #12]
 8007a22:	4628      	mov	r0, r5
 8007a24:	463b      	mov	r3, r7
 8007a26:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007a2a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007a2e:	f000 b867 	b.w	8007b00 <_write_r>

08007a32 <__sseek>:
 8007a32:	b510      	push	{r4, lr}
 8007a34:	460c      	mov	r4, r1
 8007a36:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007a3a:	f000 f82d 	bl	8007a98 <_lseek_r>
 8007a3e:	1c43      	adds	r3, r0, #1
 8007a40:	89a3      	ldrh	r3, [r4, #12]
 8007a42:	bf15      	itete	ne
 8007a44:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007a46:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007a4a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007a4e:	81a3      	strheq	r3, [r4, #12]
 8007a50:	bf18      	it	ne
 8007a52:	81a3      	strhne	r3, [r4, #12]
 8007a54:	bd10      	pop	{r4, pc}

08007a56 <__sclose>:
 8007a56:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007a5a:	f000 b80d 	b.w	8007a78 <_close_r>

08007a5e <memset>:
 8007a5e:	4603      	mov	r3, r0
 8007a60:	4402      	add	r2, r0
 8007a62:	4293      	cmp	r3, r2
 8007a64:	d100      	bne.n	8007a68 <memset+0xa>
 8007a66:	4770      	bx	lr
 8007a68:	f803 1b01 	strb.w	r1, [r3], #1
 8007a6c:	e7f9      	b.n	8007a62 <memset+0x4>
	...

08007a70 <_localeconv_r>:
 8007a70:	4800      	ldr	r0, [pc, #0]	@ (8007a74 <_localeconv_r+0x4>)
 8007a72:	4770      	bx	lr
 8007a74:	20000158 	.word	0x20000158

08007a78 <_close_r>:
 8007a78:	b538      	push	{r3, r4, r5, lr}
 8007a7a:	2300      	movs	r3, #0
 8007a7c:	4d05      	ldr	r5, [pc, #20]	@ (8007a94 <_close_r+0x1c>)
 8007a7e:	4604      	mov	r4, r0
 8007a80:	4608      	mov	r0, r1
 8007a82:	602b      	str	r3, [r5, #0]
 8007a84:	f7fe fe1f 	bl	80066c6 <_close>
 8007a88:	1c43      	adds	r3, r0, #1
 8007a8a:	d102      	bne.n	8007a92 <_close_r+0x1a>
 8007a8c:	682b      	ldr	r3, [r5, #0]
 8007a8e:	b103      	cbz	r3, 8007a92 <_close_r+0x1a>
 8007a90:	6023      	str	r3, [r4, #0]
 8007a92:	bd38      	pop	{r3, r4, r5, pc}
 8007a94:	200009cc 	.word	0x200009cc

08007a98 <_lseek_r>:
 8007a98:	b538      	push	{r3, r4, r5, lr}
 8007a9a:	4604      	mov	r4, r0
 8007a9c:	4608      	mov	r0, r1
 8007a9e:	4611      	mov	r1, r2
 8007aa0:	2200      	movs	r2, #0
 8007aa2:	4d05      	ldr	r5, [pc, #20]	@ (8007ab8 <_lseek_r+0x20>)
 8007aa4:	602a      	str	r2, [r5, #0]
 8007aa6:	461a      	mov	r2, r3
 8007aa8:	f7fe fe31 	bl	800670e <_lseek>
 8007aac:	1c43      	adds	r3, r0, #1
 8007aae:	d102      	bne.n	8007ab6 <_lseek_r+0x1e>
 8007ab0:	682b      	ldr	r3, [r5, #0]
 8007ab2:	b103      	cbz	r3, 8007ab6 <_lseek_r+0x1e>
 8007ab4:	6023      	str	r3, [r4, #0]
 8007ab6:	bd38      	pop	{r3, r4, r5, pc}
 8007ab8:	200009cc 	.word	0x200009cc

08007abc <_read_r>:
 8007abc:	b538      	push	{r3, r4, r5, lr}
 8007abe:	4604      	mov	r4, r0
 8007ac0:	4608      	mov	r0, r1
 8007ac2:	4611      	mov	r1, r2
 8007ac4:	2200      	movs	r2, #0
 8007ac6:	4d05      	ldr	r5, [pc, #20]	@ (8007adc <_read_r+0x20>)
 8007ac8:	602a      	str	r2, [r5, #0]
 8007aca:	461a      	mov	r2, r3
 8007acc:	f7fe fdc2 	bl	8006654 <_read>
 8007ad0:	1c43      	adds	r3, r0, #1
 8007ad2:	d102      	bne.n	8007ada <_read_r+0x1e>
 8007ad4:	682b      	ldr	r3, [r5, #0]
 8007ad6:	b103      	cbz	r3, 8007ada <_read_r+0x1e>
 8007ad8:	6023      	str	r3, [r4, #0]
 8007ada:	bd38      	pop	{r3, r4, r5, pc}
 8007adc:	200009cc 	.word	0x200009cc

08007ae0 <_sbrk_r>:
 8007ae0:	b538      	push	{r3, r4, r5, lr}
 8007ae2:	2300      	movs	r3, #0
 8007ae4:	4d05      	ldr	r5, [pc, #20]	@ (8007afc <_sbrk_r+0x1c>)
 8007ae6:	4604      	mov	r4, r0
 8007ae8:	4608      	mov	r0, r1
 8007aea:	602b      	str	r3, [r5, #0]
 8007aec:	f7fe fe1c 	bl	8006728 <_sbrk>
 8007af0:	1c43      	adds	r3, r0, #1
 8007af2:	d102      	bne.n	8007afa <_sbrk_r+0x1a>
 8007af4:	682b      	ldr	r3, [r5, #0]
 8007af6:	b103      	cbz	r3, 8007afa <_sbrk_r+0x1a>
 8007af8:	6023      	str	r3, [r4, #0]
 8007afa:	bd38      	pop	{r3, r4, r5, pc}
 8007afc:	200009cc 	.word	0x200009cc

08007b00 <_write_r>:
 8007b00:	b538      	push	{r3, r4, r5, lr}
 8007b02:	4604      	mov	r4, r0
 8007b04:	4608      	mov	r0, r1
 8007b06:	4611      	mov	r1, r2
 8007b08:	2200      	movs	r2, #0
 8007b0a:	4d05      	ldr	r5, [pc, #20]	@ (8007b20 <_write_r+0x20>)
 8007b0c:	602a      	str	r2, [r5, #0]
 8007b0e:	461a      	mov	r2, r3
 8007b10:	f7fe fdbd 	bl	800668e <_write>
 8007b14:	1c43      	adds	r3, r0, #1
 8007b16:	d102      	bne.n	8007b1e <_write_r+0x1e>
 8007b18:	682b      	ldr	r3, [r5, #0]
 8007b1a:	b103      	cbz	r3, 8007b1e <_write_r+0x1e>
 8007b1c:	6023      	str	r3, [r4, #0]
 8007b1e:	bd38      	pop	{r3, r4, r5, pc}
 8007b20:	200009cc 	.word	0x200009cc

08007b24 <__errno>:
 8007b24:	4b01      	ldr	r3, [pc, #4]	@ (8007b2c <__errno+0x8>)
 8007b26:	6818      	ldr	r0, [r3, #0]
 8007b28:	4770      	bx	lr
 8007b2a:	bf00      	nop
 8007b2c:	20000018 	.word	0x20000018

08007b30 <__libc_init_array>:
 8007b30:	b570      	push	{r4, r5, r6, lr}
 8007b32:	2600      	movs	r6, #0
 8007b34:	4d0c      	ldr	r5, [pc, #48]	@ (8007b68 <__libc_init_array+0x38>)
 8007b36:	4c0d      	ldr	r4, [pc, #52]	@ (8007b6c <__libc_init_array+0x3c>)
 8007b38:	1b64      	subs	r4, r4, r5
 8007b3a:	10a4      	asrs	r4, r4, #2
 8007b3c:	42a6      	cmp	r6, r4
 8007b3e:	d109      	bne.n	8007b54 <__libc_init_array+0x24>
 8007b40:	f003 faa6 	bl	800b090 <_init>
 8007b44:	2600      	movs	r6, #0
 8007b46:	4d0a      	ldr	r5, [pc, #40]	@ (8007b70 <__libc_init_array+0x40>)
 8007b48:	4c0a      	ldr	r4, [pc, #40]	@ (8007b74 <__libc_init_array+0x44>)
 8007b4a:	1b64      	subs	r4, r4, r5
 8007b4c:	10a4      	asrs	r4, r4, #2
 8007b4e:	42a6      	cmp	r6, r4
 8007b50:	d105      	bne.n	8007b5e <__libc_init_array+0x2e>
 8007b52:	bd70      	pop	{r4, r5, r6, pc}
 8007b54:	f855 3b04 	ldr.w	r3, [r5], #4
 8007b58:	4798      	blx	r3
 8007b5a:	3601      	adds	r6, #1
 8007b5c:	e7ee      	b.n	8007b3c <__libc_init_array+0xc>
 8007b5e:	f855 3b04 	ldr.w	r3, [r5], #4
 8007b62:	4798      	blx	r3
 8007b64:	3601      	adds	r6, #1
 8007b66:	e7f2      	b.n	8007b4e <__libc_init_array+0x1e>
 8007b68:	0800d824 	.word	0x0800d824
 8007b6c:	0800d824 	.word	0x0800d824
 8007b70:	0800d824 	.word	0x0800d824
 8007b74:	0800d828 	.word	0x0800d828

08007b78 <__retarget_lock_init_recursive>:
 8007b78:	4770      	bx	lr

08007b7a <__retarget_lock_acquire_recursive>:
 8007b7a:	4770      	bx	lr

08007b7c <__retarget_lock_release_recursive>:
 8007b7c:	4770      	bx	lr

08007b7e <memchr>:
 8007b7e:	4603      	mov	r3, r0
 8007b80:	b510      	push	{r4, lr}
 8007b82:	b2c9      	uxtb	r1, r1
 8007b84:	4402      	add	r2, r0
 8007b86:	4293      	cmp	r3, r2
 8007b88:	4618      	mov	r0, r3
 8007b8a:	d101      	bne.n	8007b90 <memchr+0x12>
 8007b8c:	2000      	movs	r0, #0
 8007b8e:	e003      	b.n	8007b98 <memchr+0x1a>
 8007b90:	7804      	ldrb	r4, [r0, #0]
 8007b92:	3301      	adds	r3, #1
 8007b94:	428c      	cmp	r4, r1
 8007b96:	d1f6      	bne.n	8007b86 <memchr+0x8>
 8007b98:	bd10      	pop	{r4, pc}

08007b9a <memcpy>:
 8007b9a:	440a      	add	r2, r1
 8007b9c:	4291      	cmp	r1, r2
 8007b9e:	f100 33ff 	add.w	r3, r0, #4294967295
 8007ba2:	d100      	bne.n	8007ba6 <memcpy+0xc>
 8007ba4:	4770      	bx	lr
 8007ba6:	b510      	push	{r4, lr}
 8007ba8:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007bac:	4291      	cmp	r1, r2
 8007bae:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007bb2:	d1f9      	bne.n	8007ba8 <memcpy+0xe>
 8007bb4:	bd10      	pop	{r4, pc}
	...

08007bb8 <nanf>:
 8007bb8:	4800      	ldr	r0, [pc, #0]	@ (8007bbc <nanf+0x4>)
 8007bba:	4770      	bx	lr
 8007bbc:	7fc00000 	.word	0x7fc00000

08007bc0 <quorem>:
 8007bc0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007bc4:	6903      	ldr	r3, [r0, #16]
 8007bc6:	690c      	ldr	r4, [r1, #16]
 8007bc8:	4607      	mov	r7, r0
 8007bca:	42a3      	cmp	r3, r4
 8007bcc:	db7e      	blt.n	8007ccc <quorem+0x10c>
 8007bce:	3c01      	subs	r4, #1
 8007bd0:	00a3      	lsls	r3, r4, #2
 8007bd2:	f100 0514 	add.w	r5, r0, #20
 8007bd6:	f101 0814 	add.w	r8, r1, #20
 8007bda:	9300      	str	r3, [sp, #0]
 8007bdc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007be0:	9301      	str	r3, [sp, #4]
 8007be2:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007be6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007bea:	3301      	adds	r3, #1
 8007bec:	429a      	cmp	r2, r3
 8007bee:	fbb2 f6f3 	udiv	r6, r2, r3
 8007bf2:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007bf6:	d32e      	bcc.n	8007c56 <quorem+0x96>
 8007bf8:	f04f 0a00 	mov.w	sl, #0
 8007bfc:	46c4      	mov	ip, r8
 8007bfe:	46ae      	mov	lr, r5
 8007c00:	46d3      	mov	fp, sl
 8007c02:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007c06:	b298      	uxth	r0, r3
 8007c08:	fb06 a000 	mla	r0, r6, r0, sl
 8007c0c:	0c1b      	lsrs	r3, r3, #16
 8007c0e:	0c02      	lsrs	r2, r0, #16
 8007c10:	fb06 2303 	mla	r3, r6, r3, r2
 8007c14:	f8de 2000 	ldr.w	r2, [lr]
 8007c18:	b280      	uxth	r0, r0
 8007c1a:	b292      	uxth	r2, r2
 8007c1c:	1a12      	subs	r2, r2, r0
 8007c1e:	445a      	add	r2, fp
 8007c20:	f8de 0000 	ldr.w	r0, [lr]
 8007c24:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007c28:	b29b      	uxth	r3, r3
 8007c2a:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8007c2e:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8007c32:	b292      	uxth	r2, r2
 8007c34:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8007c38:	45e1      	cmp	r9, ip
 8007c3a:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8007c3e:	f84e 2b04 	str.w	r2, [lr], #4
 8007c42:	d2de      	bcs.n	8007c02 <quorem+0x42>
 8007c44:	9b00      	ldr	r3, [sp, #0]
 8007c46:	58eb      	ldr	r3, [r5, r3]
 8007c48:	b92b      	cbnz	r3, 8007c56 <quorem+0x96>
 8007c4a:	9b01      	ldr	r3, [sp, #4]
 8007c4c:	3b04      	subs	r3, #4
 8007c4e:	429d      	cmp	r5, r3
 8007c50:	461a      	mov	r2, r3
 8007c52:	d32f      	bcc.n	8007cb4 <quorem+0xf4>
 8007c54:	613c      	str	r4, [r7, #16]
 8007c56:	4638      	mov	r0, r7
 8007c58:	f001 f912 	bl	8008e80 <__mcmp>
 8007c5c:	2800      	cmp	r0, #0
 8007c5e:	db25      	blt.n	8007cac <quorem+0xec>
 8007c60:	4629      	mov	r1, r5
 8007c62:	2000      	movs	r0, #0
 8007c64:	f858 2b04 	ldr.w	r2, [r8], #4
 8007c68:	f8d1 c000 	ldr.w	ip, [r1]
 8007c6c:	fa1f fe82 	uxth.w	lr, r2
 8007c70:	fa1f f38c 	uxth.w	r3, ip
 8007c74:	eba3 030e 	sub.w	r3, r3, lr
 8007c78:	4403      	add	r3, r0
 8007c7a:	0c12      	lsrs	r2, r2, #16
 8007c7c:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8007c80:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8007c84:	b29b      	uxth	r3, r3
 8007c86:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007c8a:	45c1      	cmp	r9, r8
 8007c8c:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007c90:	f841 3b04 	str.w	r3, [r1], #4
 8007c94:	d2e6      	bcs.n	8007c64 <quorem+0xa4>
 8007c96:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007c9a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007c9e:	b922      	cbnz	r2, 8007caa <quorem+0xea>
 8007ca0:	3b04      	subs	r3, #4
 8007ca2:	429d      	cmp	r5, r3
 8007ca4:	461a      	mov	r2, r3
 8007ca6:	d30b      	bcc.n	8007cc0 <quorem+0x100>
 8007ca8:	613c      	str	r4, [r7, #16]
 8007caa:	3601      	adds	r6, #1
 8007cac:	4630      	mov	r0, r6
 8007cae:	b003      	add	sp, #12
 8007cb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007cb4:	6812      	ldr	r2, [r2, #0]
 8007cb6:	3b04      	subs	r3, #4
 8007cb8:	2a00      	cmp	r2, #0
 8007cba:	d1cb      	bne.n	8007c54 <quorem+0x94>
 8007cbc:	3c01      	subs	r4, #1
 8007cbe:	e7c6      	b.n	8007c4e <quorem+0x8e>
 8007cc0:	6812      	ldr	r2, [r2, #0]
 8007cc2:	3b04      	subs	r3, #4
 8007cc4:	2a00      	cmp	r2, #0
 8007cc6:	d1ef      	bne.n	8007ca8 <quorem+0xe8>
 8007cc8:	3c01      	subs	r4, #1
 8007cca:	e7ea      	b.n	8007ca2 <quorem+0xe2>
 8007ccc:	2000      	movs	r0, #0
 8007cce:	e7ee      	b.n	8007cae <quorem+0xee>

08007cd0 <_dtoa_r>:
 8007cd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007cd4:	4614      	mov	r4, r2
 8007cd6:	461d      	mov	r5, r3
 8007cd8:	69c7      	ldr	r7, [r0, #28]
 8007cda:	b097      	sub	sp, #92	@ 0x5c
 8007cdc:	4681      	mov	r9, r0
 8007cde:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8007ce2:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8007ce4:	b97f      	cbnz	r7, 8007d06 <_dtoa_r+0x36>
 8007ce6:	2010      	movs	r0, #16
 8007ce8:	f7fe fe70 	bl	80069cc <malloc>
 8007cec:	4602      	mov	r2, r0
 8007cee:	f8c9 001c 	str.w	r0, [r9, #28]
 8007cf2:	b920      	cbnz	r0, 8007cfe <_dtoa_r+0x2e>
 8007cf4:	21ef      	movs	r1, #239	@ 0xef
 8007cf6:	4bac      	ldr	r3, [pc, #688]	@ (8007fa8 <_dtoa_r+0x2d8>)
 8007cf8:	48ac      	ldr	r0, [pc, #688]	@ (8007fac <_dtoa_r+0x2dc>)
 8007cfa:	f002 fb55 	bl	800a3a8 <__assert_func>
 8007cfe:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8007d02:	6007      	str	r7, [r0, #0]
 8007d04:	60c7      	str	r7, [r0, #12]
 8007d06:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007d0a:	6819      	ldr	r1, [r3, #0]
 8007d0c:	b159      	cbz	r1, 8007d26 <_dtoa_r+0x56>
 8007d0e:	685a      	ldr	r2, [r3, #4]
 8007d10:	2301      	movs	r3, #1
 8007d12:	4093      	lsls	r3, r2
 8007d14:	604a      	str	r2, [r1, #4]
 8007d16:	608b      	str	r3, [r1, #8]
 8007d18:	4648      	mov	r0, r9
 8007d1a:	f000 fe35 	bl	8008988 <_Bfree>
 8007d1e:	2200      	movs	r2, #0
 8007d20:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007d24:	601a      	str	r2, [r3, #0]
 8007d26:	1e2b      	subs	r3, r5, #0
 8007d28:	bfaf      	iteee	ge
 8007d2a:	2300      	movge	r3, #0
 8007d2c:	2201      	movlt	r2, #1
 8007d2e:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8007d32:	9307      	strlt	r3, [sp, #28]
 8007d34:	bfa8      	it	ge
 8007d36:	6033      	strge	r3, [r6, #0]
 8007d38:	f8dd 801c 	ldr.w	r8, [sp, #28]
 8007d3c:	4b9c      	ldr	r3, [pc, #624]	@ (8007fb0 <_dtoa_r+0x2e0>)
 8007d3e:	bfb8      	it	lt
 8007d40:	6032      	strlt	r2, [r6, #0]
 8007d42:	ea33 0308 	bics.w	r3, r3, r8
 8007d46:	d112      	bne.n	8007d6e <_dtoa_r+0x9e>
 8007d48:	f242 730f 	movw	r3, #9999	@ 0x270f
 8007d4c:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8007d4e:	6013      	str	r3, [r2, #0]
 8007d50:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8007d54:	4323      	orrs	r3, r4
 8007d56:	f000 855e 	beq.w	8008816 <_dtoa_r+0xb46>
 8007d5a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8007d5c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8007fb4 <_dtoa_r+0x2e4>
 8007d60:	2b00      	cmp	r3, #0
 8007d62:	f000 8560 	beq.w	8008826 <_dtoa_r+0xb56>
 8007d66:	f10a 0303 	add.w	r3, sl, #3
 8007d6a:	f000 bd5a 	b.w	8008822 <_dtoa_r+0xb52>
 8007d6e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007d72:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8007d76:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007d7a:	2200      	movs	r2, #0
 8007d7c:	2300      	movs	r3, #0
 8007d7e:	f7f8 fe13 	bl	80009a8 <__aeabi_dcmpeq>
 8007d82:	4607      	mov	r7, r0
 8007d84:	b158      	cbz	r0, 8007d9e <_dtoa_r+0xce>
 8007d86:	2301      	movs	r3, #1
 8007d88:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8007d8a:	6013      	str	r3, [r2, #0]
 8007d8c:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8007d8e:	b113      	cbz	r3, 8007d96 <_dtoa_r+0xc6>
 8007d90:	4b89      	ldr	r3, [pc, #548]	@ (8007fb8 <_dtoa_r+0x2e8>)
 8007d92:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8007d94:	6013      	str	r3, [r2, #0]
 8007d96:	f8df a224 	ldr.w	sl, [pc, #548]	@ 8007fbc <_dtoa_r+0x2ec>
 8007d9a:	f000 bd44 	b.w	8008826 <_dtoa_r+0xb56>
 8007d9e:	ab14      	add	r3, sp, #80	@ 0x50
 8007da0:	9301      	str	r3, [sp, #4]
 8007da2:	ab15      	add	r3, sp, #84	@ 0x54
 8007da4:	9300      	str	r3, [sp, #0]
 8007da6:	4648      	mov	r0, r9
 8007da8:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8007dac:	f001 f980 	bl	80090b0 <__d2b>
 8007db0:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8007db4:	9003      	str	r0, [sp, #12]
 8007db6:	2e00      	cmp	r6, #0
 8007db8:	d078      	beq.n	8007eac <_dtoa_r+0x1dc>
 8007dba:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007dbe:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007dc0:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8007dc4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007dc8:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8007dcc:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8007dd0:	9712      	str	r7, [sp, #72]	@ 0x48
 8007dd2:	4619      	mov	r1, r3
 8007dd4:	2200      	movs	r2, #0
 8007dd6:	4b7a      	ldr	r3, [pc, #488]	@ (8007fc0 <_dtoa_r+0x2f0>)
 8007dd8:	f7f8 f9c6 	bl	8000168 <__aeabi_dsub>
 8007ddc:	a36c      	add	r3, pc, #432	@ (adr r3, 8007f90 <_dtoa_r+0x2c0>)
 8007dde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007de2:	f7f8 fb79 	bl	80004d8 <__aeabi_dmul>
 8007de6:	a36c      	add	r3, pc, #432	@ (adr r3, 8007f98 <_dtoa_r+0x2c8>)
 8007de8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007dec:	f7f8 f9be 	bl	800016c <__adddf3>
 8007df0:	4604      	mov	r4, r0
 8007df2:	4630      	mov	r0, r6
 8007df4:	460d      	mov	r5, r1
 8007df6:	f7f8 fb05 	bl	8000404 <__aeabi_i2d>
 8007dfa:	a369      	add	r3, pc, #420	@ (adr r3, 8007fa0 <_dtoa_r+0x2d0>)
 8007dfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e00:	f7f8 fb6a 	bl	80004d8 <__aeabi_dmul>
 8007e04:	4602      	mov	r2, r0
 8007e06:	460b      	mov	r3, r1
 8007e08:	4620      	mov	r0, r4
 8007e0a:	4629      	mov	r1, r5
 8007e0c:	f7f8 f9ae 	bl	800016c <__adddf3>
 8007e10:	4604      	mov	r4, r0
 8007e12:	460d      	mov	r5, r1
 8007e14:	f7f8 fe10 	bl	8000a38 <__aeabi_d2iz>
 8007e18:	2200      	movs	r2, #0
 8007e1a:	4607      	mov	r7, r0
 8007e1c:	2300      	movs	r3, #0
 8007e1e:	4620      	mov	r0, r4
 8007e20:	4629      	mov	r1, r5
 8007e22:	f7f8 fdcb 	bl	80009bc <__aeabi_dcmplt>
 8007e26:	b140      	cbz	r0, 8007e3a <_dtoa_r+0x16a>
 8007e28:	4638      	mov	r0, r7
 8007e2a:	f7f8 faeb 	bl	8000404 <__aeabi_i2d>
 8007e2e:	4622      	mov	r2, r4
 8007e30:	462b      	mov	r3, r5
 8007e32:	f7f8 fdb9 	bl	80009a8 <__aeabi_dcmpeq>
 8007e36:	b900      	cbnz	r0, 8007e3a <_dtoa_r+0x16a>
 8007e38:	3f01      	subs	r7, #1
 8007e3a:	2f16      	cmp	r7, #22
 8007e3c:	d854      	bhi.n	8007ee8 <_dtoa_r+0x218>
 8007e3e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007e42:	4b60      	ldr	r3, [pc, #384]	@ (8007fc4 <_dtoa_r+0x2f4>)
 8007e44:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007e48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e4c:	f7f8 fdb6 	bl	80009bc <__aeabi_dcmplt>
 8007e50:	2800      	cmp	r0, #0
 8007e52:	d04b      	beq.n	8007eec <_dtoa_r+0x21c>
 8007e54:	2300      	movs	r3, #0
 8007e56:	3f01      	subs	r7, #1
 8007e58:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007e5a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007e5c:	1b9b      	subs	r3, r3, r6
 8007e5e:	1e5a      	subs	r2, r3, #1
 8007e60:	bf49      	itett	mi
 8007e62:	f1c3 0301 	rsbmi	r3, r3, #1
 8007e66:	2300      	movpl	r3, #0
 8007e68:	9304      	strmi	r3, [sp, #16]
 8007e6a:	2300      	movmi	r3, #0
 8007e6c:	9209      	str	r2, [sp, #36]	@ 0x24
 8007e6e:	bf54      	ite	pl
 8007e70:	9304      	strpl	r3, [sp, #16]
 8007e72:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8007e74:	2f00      	cmp	r7, #0
 8007e76:	db3b      	blt.n	8007ef0 <_dtoa_r+0x220>
 8007e78:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007e7a:	970e      	str	r7, [sp, #56]	@ 0x38
 8007e7c:	443b      	add	r3, r7
 8007e7e:	9309      	str	r3, [sp, #36]	@ 0x24
 8007e80:	2300      	movs	r3, #0
 8007e82:	930a      	str	r3, [sp, #40]	@ 0x28
 8007e84:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007e86:	2b09      	cmp	r3, #9
 8007e88:	d865      	bhi.n	8007f56 <_dtoa_r+0x286>
 8007e8a:	2b05      	cmp	r3, #5
 8007e8c:	bfc4      	itt	gt
 8007e8e:	3b04      	subgt	r3, #4
 8007e90:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8007e92:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007e94:	bfc8      	it	gt
 8007e96:	2400      	movgt	r4, #0
 8007e98:	f1a3 0302 	sub.w	r3, r3, #2
 8007e9c:	bfd8      	it	le
 8007e9e:	2401      	movle	r4, #1
 8007ea0:	2b03      	cmp	r3, #3
 8007ea2:	d864      	bhi.n	8007f6e <_dtoa_r+0x29e>
 8007ea4:	e8df f003 	tbb	[pc, r3]
 8007ea8:	2c385553 	.word	0x2c385553
 8007eac:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8007eb0:	441e      	add	r6, r3
 8007eb2:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8007eb6:	2b20      	cmp	r3, #32
 8007eb8:	bfc1      	itttt	gt
 8007eba:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8007ebe:	fa08 f803 	lslgt.w	r8, r8, r3
 8007ec2:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8007ec6:	fa24 f303 	lsrgt.w	r3, r4, r3
 8007eca:	bfd6      	itet	le
 8007ecc:	f1c3 0320 	rsble	r3, r3, #32
 8007ed0:	ea48 0003 	orrgt.w	r0, r8, r3
 8007ed4:	fa04 f003 	lslle.w	r0, r4, r3
 8007ed8:	f7f8 fa84 	bl	80003e4 <__aeabi_ui2d>
 8007edc:	2201      	movs	r2, #1
 8007ede:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8007ee2:	3e01      	subs	r6, #1
 8007ee4:	9212      	str	r2, [sp, #72]	@ 0x48
 8007ee6:	e774      	b.n	8007dd2 <_dtoa_r+0x102>
 8007ee8:	2301      	movs	r3, #1
 8007eea:	e7b5      	b.n	8007e58 <_dtoa_r+0x188>
 8007eec:	900f      	str	r0, [sp, #60]	@ 0x3c
 8007eee:	e7b4      	b.n	8007e5a <_dtoa_r+0x18a>
 8007ef0:	9b04      	ldr	r3, [sp, #16]
 8007ef2:	1bdb      	subs	r3, r3, r7
 8007ef4:	9304      	str	r3, [sp, #16]
 8007ef6:	427b      	negs	r3, r7
 8007ef8:	930a      	str	r3, [sp, #40]	@ 0x28
 8007efa:	2300      	movs	r3, #0
 8007efc:	930e      	str	r3, [sp, #56]	@ 0x38
 8007efe:	e7c1      	b.n	8007e84 <_dtoa_r+0x1b4>
 8007f00:	2301      	movs	r3, #1
 8007f02:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007f04:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007f06:	eb07 0b03 	add.w	fp, r7, r3
 8007f0a:	f10b 0301 	add.w	r3, fp, #1
 8007f0e:	2b01      	cmp	r3, #1
 8007f10:	9308      	str	r3, [sp, #32]
 8007f12:	bfb8      	it	lt
 8007f14:	2301      	movlt	r3, #1
 8007f16:	e006      	b.n	8007f26 <_dtoa_r+0x256>
 8007f18:	2301      	movs	r3, #1
 8007f1a:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007f1c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007f1e:	2b00      	cmp	r3, #0
 8007f20:	dd28      	ble.n	8007f74 <_dtoa_r+0x2a4>
 8007f22:	469b      	mov	fp, r3
 8007f24:	9308      	str	r3, [sp, #32]
 8007f26:	2100      	movs	r1, #0
 8007f28:	2204      	movs	r2, #4
 8007f2a:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8007f2e:	f102 0514 	add.w	r5, r2, #20
 8007f32:	429d      	cmp	r5, r3
 8007f34:	d926      	bls.n	8007f84 <_dtoa_r+0x2b4>
 8007f36:	6041      	str	r1, [r0, #4]
 8007f38:	4648      	mov	r0, r9
 8007f3a:	f000 fce5 	bl	8008908 <_Balloc>
 8007f3e:	4682      	mov	sl, r0
 8007f40:	2800      	cmp	r0, #0
 8007f42:	d143      	bne.n	8007fcc <_dtoa_r+0x2fc>
 8007f44:	4602      	mov	r2, r0
 8007f46:	f240 11af 	movw	r1, #431	@ 0x1af
 8007f4a:	4b1f      	ldr	r3, [pc, #124]	@ (8007fc8 <_dtoa_r+0x2f8>)
 8007f4c:	e6d4      	b.n	8007cf8 <_dtoa_r+0x28>
 8007f4e:	2300      	movs	r3, #0
 8007f50:	e7e3      	b.n	8007f1a <_dtoa_r+0x24a>
 8007f52:	2300      	movs	r3, #0
 8007f54:	e7d5      	b.n	8007f02 <_dtoa_r+0x232>
 8007f56:	2401      	movs	r4, #1
 8007f58:	2300      	movs	r3, #0
 8007f5a:	940b      	str	r4, [sp, #44]	@ 0x2c
 8007f5c:	9320      	str	r3, [sp, #128]	@ 0x80
 8007f5e:	f04f 3bff 	mov.w	fp, #4294967295
 8007f62:	2200      	movs	r2, #0
 8007f64:	2312      	movs	r3, #18
 8007f66:	f8cd b020 	str.w	fp, [sp, #32]
 8007f6a:	9221      	str	r2, [sp, #132]	@ 0x84
 8007f6c:	e7db      	b.n	8007f26 <_dtoa_r+0x256>
 8007f6e:	2301      	movs	r3, #1
 8007f70:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007f72:	e7f4      	b.n	8007f5e <_dtoa_r+0x28e>
 8007f74:	f04f 0b01 	mov.w	fp, #1
 8007f78:	465b      	mov	r3, fp
 8007f7a:	f8cd b020 	str.w	fp, [sp, #32]
 8007f7e:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 8007f82:	e7d0      	b.n	8007f26 <_dtoa_r+0x256>
 8007f84:	3101      	adds	r1, #1
 8007f86:	0052      	lsls	r2, r2, #1
 8007f88:	e7d1      	b.n	8007f2e <_dtoa_r+0x25e>
 8007f8a:	bf00      	nop
 8007f8c:	f3af 8000 	nop.w
 8007f90:	636f4361 	.word	0x636f4361
 8007f94:	3fd287a7 	.word	0x3fd287a7
 8007f98:	8b60c8b3 	.word	0x8b60c8b3
 8007f9c:	3fc68a28 	.word	0x3fc68a28
 8007fa0:	509f79fb 	.word	0x509f79fb
 8007fa4:	3fd34413 	.word	0x3fd34413
 8007fa8:	0800d436 	.word	0x0800d436
 8007fac:	0800d44d 	.word	0x0800d44d
 8007fb0:	7ff00000 	.word	0x7ff00000
 8007fb4:	0800d432 	.word	0x0800d432
 8007fb8:	0800d401 	.word	0x0800d401
 8007fbc:	0800d400 	.word	0x0800d400
 8007fc0:	3ff80000 	.word	0x3ff80000
 8007fc4:	0800d600 	.word	0x0800d600
 8007fc8:	0800d4a5 	.word	0x0800d4a5
 8007fcc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007fd0:	6018      	str	r0, [r3, #0]
 8007fd2:	9b08      	ldr	r3, [sp, #32]
 8007fd4:	2b0e      	cmp	r3, #14
 8007fd6:	f200 80a1 	bhi.w	800811c <_dtoa_r+0x44c>
 8007fda:	2c00      	cmp	r4, #0
 8007fdc:	f000 809e 	beq.w	800811c <_dtoa_r+0x44c>
 8007fe0:	2f00      	cmp	r7, #0
 8007fe2:	dd33      	ble.n	800804c <_dtoa_r+0x37c>
 8007fe4:	4b9c      	ldr	r3, [pc, #624]	@ (8008258 <_dtoa_r+0x588>)
 8007fe6:	f007 020f 	and.w	r2, r7, #15
 8007fea:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007fee:	05f8      	lsls	r0, r7, #23
 8007ff0:	e9d3 3400 	ldrd	r3, r4, [r3]
 8007ff4:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 8007ff8:	ea4f 1427 	mov.w	r4, r7, asr #4
 8007ffc:	d516      	bpl.n	800802c <_dtoa_r+0x35c>
 8007ffe:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008002:	4b96      	ldr	r3, [pc, #600]	@ (800825c <_dtoa_r+0x58c>)
 8008004:	2603      	movs	r6, #3
 8008006:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800800a:	f7f8 fb8f 	bl	800072c <__aeabi_ddiv>
 800800e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8008012:	f004 040f 	and.w	r4, r4, #15
 8008016:	4d91      	ldr	r5, [pc, #580]	@ (800825c <_dtoa_r+0x58c>)
 8008018:	b954      	cbnz	r4, 8008030 <_dtoa_r+0x360>
 800801a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800801e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008022:	f7f8 fb83 	bl	800072c <__aeabi_ddiv>
 8008026:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800802a:	e028      	b.n	800807e <_dtoa_r+0x3ae>
 800802c:	2602      	movs	r6, #2
 800802e:	e7f2      	b.n	8008016 <_dtoa_r+0x346>
 8008030:	07e1      	lsls	r1, r4, #31
 8008032:	d508      	bpl.n	8008046 <_dtoa_r+0x376>
 8008034:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8008038:	e9d5 2300 	ldrd	r2, r3, [r5]
 800803c:	f7f8 fa4c 	bl	80004d8 <__aeabi_dmul>
 8008040:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8008044:	3601      	adds	r6, #1
 8008046:	1064      	asrs	r4, r4, #1
 8008048:	3508      	adds	r5, #8
 800804a:	e7e5      	b.n	8008018 <_dtoa_r+0x348>
 800804c:	f000 80af 	beq.w	80081ae <_dtoa_r+0x4de>
 8008050:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008054:	427c      	negs	r4, r7
 8008056:	4b80      	ldr	r3, [pc, #512]	@ (8008258 <_dtoa_r+0x588>)
 8008058:	f004 020f 	and.w	r2, r4, #15
 800805c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008060:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008064:	f7f8 fa38 	bl	80004d8 <__aeabi_dmul>
 8008068:	2602      	movs	r6, #2
 800806a:	2300      	movs	r3, #0
 800806c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8008070:	4d7a      	ldr	r5, [pc, #488]	@ (800825c <_dtoa_r+0x58c>)
 8008072:	1124      	asrs	r4, r4, #4
 8008074:	2c00      	cmp	r4, #0
 8008076:	f040 808f 	bne.w	8008198 <_dtoa_r+0x4c8>
 800807a:	2b00      	cmp	r3, #0
 800807c:	d1d3      	bne.n	8008026 <_dtoa_r+0x356>
 800807e:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8008082:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008084:	2b00      	cmp	r3, #0
 8008086:	f000 8094 	beq.w	80081b2 <_dtoa_r+0x4e2>
 800808a:	2200      	movs	r2, #0
 800808c:	4620      	mov	r0, r4
 800808e:	4629      	mov	r1, r5
 8008090:	4b73      	ldr	r3, [pc, #460]	@ (8008260 <_dtoa_r+0x590>)
 8008092:	f7f8 fc93 	bl	80009bc <__aeabi_dcmplt>
 8008096:	2800      	cmp	r0, #0
 8008098:	f000 808b 	beq.w	80081b2 <_dtoa_r+0x4e2>
 800809c:	9b08      	ldr	r3, [sp, #32]
 800809e:	2b00      	cmp	r3, #0
 80080a0:	f000 8087 	beq.w	80081b2 <_dtoa_r+0x4e2>
 80080a4:	f1bb 0f00 	cmp.w	fp, #0
 80080a8:	dd34      	ble.n	8008114 <_dtoa_r+0x444>
 80080aa:	4620      	mov	r0, r4
 80080ac:	2200      	movs	r2, #0
 80080ae:	4629      	mov	r1, r5
 80080b0:	4b6c      	ldr	r3, [pc, #432]	@ (8008264 <_dtoa_r+0x594>)
 80080b2:	f7f8 fa11 	bl	80004d8 <__aeabi_dmul>
 80080b6:	465c      	mov	r4, fp
 80080b8:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80080bc:	f107 38ff 	add.w	r8, r7, #4294967295
 80080c0:	3601      	adds	r6, #1
 80080c2:	4630      	mov	r0, r6
 80080c4:	f7f8 f99e 	bl	8000404 <__aeabi_i2d>
 80080c8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80080cc:	f7f8 fa04 	bl	80004d8 <__aeabi_dmul>
 80080d0:	2200      	movs	r2, #0
 80080d2:	4b65      	ldr	r3, [pc, #404]	@ (8008268 <_dtoa_r+0x598>)
 80080d4:	f7f8 f84a 	bl	800016c <__adddf3>
 80080d8:	4605      	mov	r5, r0
 80080da:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80080de:	2c00      	cmp	r4, #0
 80080e0:	d16a      	bne.n	80081b8 <_dtoa_r+0x4e8>
 80080e2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80080e6:	2200      	movs	r2, #0
 80080e8:	4b60      	ldr	r3, [pc, #384]	@ (800826c <_dtoa_r+0x59c>)
 80080ea:	f7f8 f83d 	bl	8000168 <__aeabi_dsub>
 80080ee:	4602      	mov	r2, r0
 80080f0:	460b      	mov	r3, r1
 80080f2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80080f6:	462a      	mov	r2, r5
 80080f8:	4633      	mov	r3, r6
 80080fa:	f7f8 fc7d 	bl	80009f8 <__aeabi_dcmpgt>
 80080fe:	2800      	cmp	r0, #0
 8008100:	f040 8298 	bne.w	8008634 <_dtoa_r+0x964>
 8008104:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008108:	462a      	mov	r2, r5
 800810a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800810e:	f7f8 fc55 	bl	80009bc <__aeabi_dcmplt>
 8008112:	bb38      	cbnz	r0, 8008164 <_dtoa_r+0x494>
 8008114:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8008118:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800811c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800811e:	2b00      	cmp	r3, #0
 8008120:	f2c0 8157 	blt.w	80083d2 <_dtoa_r+0x702>
 8008124:	2f0e      	cmp	r7, #14
 8008126:	f300 8154 	bgt.w	80083d2 <_dtoa_r+0x702>
 800812a:	4b4b      	ldr	r3, [pc, #300]	@ (8008258 <_dtoa_r+0x588>)
 800812c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008130:	e9d3 3400 	ldrd	r3, r4, [r3]
 8008134:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8008138:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800813a:	2b00      	cmp	r3, #0
 800813c:	f280 80e5 	bge.w	800830a <_dtoa_r+0x63a>
 8008140:	9b08      	ldr	r3, [sp, #32]
 8008142:	2b00      	cmp	r3, #0
 8008144:	f300 80e1 	bgt.w	800830a <_dtoa_r+0x63a>
 8008148:	d10c      	bne.n	8008164 <_dtoa_r+0x494>
 800814a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800814e:	2200      	movs	r2, #0
 8008150:	4b46      	ldr	r3, [pc, #280]	@ (800826c <_dtoa_r+0x59c>)
 8008152:	f7f8 f9c1 	bl	80004d8 <__aeabi_dmul>
 8008156:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800815a:	f7f8 fc43 	bl	80009e4 <__aeabi_dcmpge>
 800815e:	2800      	cmp	r0, #0
 8008160:	f000 8266 	beq.w	8008630 <_dtoa_r+0x960>
 8008164:	2400      	movs	r4, #0
 8008166:	4625      	mov	r5, r4
 8008168:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800816a:	4656      	mov	r6, sl
 800816c:	ea6f 0803 	mvn.w	r8, r3
 8008170:	2700      	movs	r7, #0
 8008172:	4621      	mov	r1, r4
 8008174:	4648      	mov	r0, r9
 8008176:	f000 fc07 	bl	8008988 <_Bfree>
 800817a:	2d00      	cmp	r5, #0
 800817c:	f000 80bd 	beq.w	80082fa <_dtoa_r+0x62a>
 8008180:	b12f      	cbz	r7, 800818e <_dtoa_r+0x4be>
 8008182:	42af      	cmp	r7, r5
 8008184:	d003      	beq.n	800818e <_dtoa_r+0x4be>
 8008186:	4639      	mov	r1, r7
 8008188:	4648      	mov	r0, r9
 800818a:	f000 fbfd 	bl	8008988 <_Bfree>
 800818e:	4629      	mov	r1, r5
 8008190:	4648      	mov	r0, r9
 8008192:	f000 fbf9 	bl	8008988 <_Bfree>
 8008196:	e0b0      	b.n	80082fa <_dtoa_r+0x62a>
 8008198:	07e2      	lsls	r2, r4, #31
 800819a:	d505      	bpl.n	80081a8 <_dtoa_r+0x4d8>
 800819c:	e9d5 2300 	ldrd	r2, r3, [r5]
 80081a0:	f7f8 f99a 	bl	80004d8 <__aeabi_dmul>
 80081a4:	2301      	movs	r3, #1
 80081a6:	3601      	adds	r6, #1
 80081a8:	1064      	asrs	r4, r4, #1
 80081aa:	3508      	adds	r5, #8
 80081ac:	e762      	b.n	8008074 <_dtoa_r+0x3a4>
 80081ae:	2602      	movs	r6, #2
 80081b0:	e765      	b.n	800807e <_dtoa_r+0x3ae>
 80081b2:	46b8      	mov	r8, r7
 80081b4:	9c08      	ldr	r4, [sp, #32]
 80081b6:	e784      	b.n	80080c2 <_dtoa_r+0x3f2>
 80081b8:	4b27      	ldr	r3, [pc, #156]	@ (8008258 <_dtoa_r+0x588>)
 80081ba:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80081bc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80081c0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80081c4:	4454      	add	r4, sl
 80081c6:	2900      	cmp	r1, #0
 80081c8:	d054      	beq.n	8008274 <_dtoa_r+0x5a4>
 80081ca:	2000      	movs	r0, #0
 80081cc:	4928      	ldr	r1, [pc, #160]	@ (8008270 <_dtoa_r+0x5a0>)
 80081ce:	f7f8 faad 	bl	800072c <__aeabi_ddiv>
 80081d2:	4633      	mov	r3, r6
 80081d4:	462a      	mov	r2, r5
 80081d6:	f7f7 ffc7 	bl	8000168 <__aeabi_dsub>
 80081da:	4656      	mov	r6, sl
 80081dc:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80081e0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80081e4:	f7f8 fc28 	bl	8000a38 <__aeabi_d2iz>
 80081e8:	4605      	mov	r5, r0
 80081ea:	f7f8 f90b 	bl	8000404 <__aeabi_i2d>
 80081ee:	4602      	mov	r2, r0
 80081f0:	460b      	mov	r3, r1
 80081f2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80081f6:	f7f7 ffb7 	bl	8000168 <__aeabi_dsub>
 80081fa:	4602      	mov	r2, r0
 80081fc:	460b      	mov	r3, r1
 80081fe:	3530      	adds	r5, #48	@ 0x30
 8008200:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8008204:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8008208:	f806 5b01 	strb.w	r5, [r6], #1
 800820c:	f7f8 fbd6 	bl	80009bc <__aeabi_dcmplt>
 8008210:	2800      	cmp	r0, #0
 8008212:	d172      	bne.n	80082fa <_dtoa_r+0x62a>
 8008214:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008218:	2000      	movs	r0, #0
 800821a:	4911      	ldr	r1, [pc, #68]	@ (8008260 <_dtoa_r+0x590>)
 800821c:	f7f7 ffa4 	bl	8000168 <__aeabi_dsub>
 8008220:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8008224:	f7f8 fbca 	bl	80009bc <__aeabi_dcmplt>
 8008228:	2800      	cmp	r0, #0
 800822a:	f040 80b4 	bne.w	8008396 <_dtoa_r+0x6c6>
 800822e:	42a6      	cmp	r6, r4
 8008230:	f43f af70 	beq.w	8008114 <_dtoa_r+0x444>
 8008234:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8008238:	2200      	movs	r2, #0
 800823a:	4b0a      	ldr	r3, [pc, #40]	@ (8008264 <_dtoa_r+0x594>)
 800823c:	f7f8 f94c 	bl	80004d8 <__aeabi_dmul>
 8008240:	2200      	movs	r2, #0
 8008242:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8008246:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800824a:	4b06      	ldr	r3, [pc, #24]	@ (8008264 <_dtoa_r+0x594>)
 800824c:	f7f8 f944 	bl	80004d8 <__aeabi_dmul>
 8008250:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8008254:	e7c4      	b.n	80081e0 <_dtoa_r+0x510>
 8008256:	bf00      	nop
 8008258:	0800d600 	.word	0x0800d600
 800825c:	0800d5d8 	.word	0x0800d5d8
 8008260:	3ff00000 	.word	0x3ff00000
 8008264:	40240000 	.word	0x40240000
 8008268:	401c0000 	.word	0x401c0000
 800826c:	40140000 	.word	0x40140000
 8008270:	3fe00000 	.word	0x3fe00000
 8008274:	4631      	mov	r1, r6
 8008276:	4628      	mov	r0, r5
 8008278:	f7f8 f92e 	bl	80004d8 <__aeabi_dmul>
 800827c:	4656      	mov	r6, sl
 800827e:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8008282:	9413      	str	r4, [sp, #76]	@ 0x4c
 8008284:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008288:	f7f8 fbd6 	bl	8000a38 <__aeabi_d2iz>
 800828c:	4605      	mov	r5, r0
 800828e:	f7f8 f8b9 	bl	8000404 <__aeabi_i2d>
 8008292:	4602      	mov	r2, r0
 8008294:	460b      	mov	r3, r1
 8008296:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800829a:	f7f7 ff65 	bl	8000168 <__aeabi_dsub>
 800829e:	4602      	mov	r2, r0
 80082a0:	460b      	mov	r3, r1
 80082a2:	3530      	adds	r5, #48	@ 0x30
 80082a4:	f806 5b01 	strb.w	r5, [r6], #1
 80082a8:	42a6      	cmp	r6, r4
 80082aa:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80082ae:	f04f 0200 	mov.w	r2, #0
 80082b2:	d124      	bne.n	80082fe <_dtoa_r+0x62e>
 80082b4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80082b8:	4bae      	ldr	r3, [pc, #696]	@ (8008574 <_dtoa_r+0x8a4>)
 80082ba:	f7f7 ff57 	bl	800016c <__adddf3>
 80082be:	4602      	mov	r2, r0
 80082c0:	460b      	mov	r3, r1
 80082c2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80082c6:	f7f8 fb97 	bl	80009f8 <__aeabi_dcmpgt>
 80082ca:	2800      	cmp	r0, #0
 80082cc:	d163      	bne.n	8008396 <_dtoa_r+0x6c6>
 80082ce:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80082d2:	2000      	movs	r0, #0
 80082d4:	49a7      	ldr	r1, [pc, #668]	@ (8008574 <_dtoa_r+0x8a4>)
 80082d6:	f7f7 ff47 	bl	8000168 <__aeabi_dsub>
 80082da:	4602      	mov	r2, r0
 80082dc:	460b      	mov	r3, r1
 80082de:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80082e2:	f7f8 fb6b 	bl	80009bc <__aeabi_dcmplt>
 80082e6:	2800      	cmp	r0, #0
 80082e8:	f43f af14 	beq.w	8008114 <_dtoa_r+0x444>
 80082ec:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80082ee:	1e73      	subs	r3, r6, #1
 80082f0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80082f2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80082f6:	2b30      	cmp	r3, #48	@ 0x30
 80082f8:	d0f8      	beq.n	80082ec <_dtoa_r+0x61c>
 80082fa:	4647      	mov	r7, r8
 80082fc:	e03b      	b.n	8008376 <_dtoa_r+0x6a6>
 80082fe:	4b9e      	ldr	r3, [pc, #632]	@ (8008578 <_dtoa_r+0x8a8>)
 8008300:	f7f8 f8ea 	bl	80004d8 <__aeabi_dmul>
 8008304:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8008308:	e7bc      	b.n	8008284 <_dtoa_r+0x5b4>
 800830a:	4656      	mov	r6, sl
 800830c:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8008310:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008314:	4620      	mov	r0, r4
 8008316:	4629      	mov	r1, r5
 8008318:	f7f8 fa08 	bl	800072c <__aeabi_ddiv>
 800831c:	f7f8 fb8c 	bl	8000a38 <__aeabi_d2iz>
 8008320:	4680      	mov	r8, r0
 8008322:	f7f8 f86f 	bl	8000404 <__aeabi_i2d>
 8008326:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800832a:	f7f8 f8d5 	bl	80004d8 <__aeabi_dmul>
 800832e:	4602      	mov	r2, r0
 8008330:	460b      	mov	r3, r1
 8008332:	4620      	mov	r0, r4
 8008334:	4629      	mov	r1, r5
 8008336:	f7f7 ff17 	bl	8000168 <__aeabi_dsub>
 800833a:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800833e:	9d08      	ldr	r5, [sp, #32]
 8008340:	f806 4b01 	strb.w	r4, [r6], #1
 8008344:	eba6 040a 	sub.w	r4, r6, sl
 8008348:	42a5      	cmp	r5, r4
 800834a:	4602      	mov	r2, r0
 800834c:	460b      	mov	r3, r1
 800834e:	d133      	bne.n	80083b8 <_dtoa_r+0x6e8>
 8008350:	f7f7 ff0c 	bl	800016c <__adddf3>
 8008354:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008358:	4604      	mov	r4, r0
 800835a:	460d      	mov	r5, r1
 800835c:	f7f8 fb4c 	bl	80009f8 <__aeabi_dcmpgt>
 8008360:	b9c0      	cbnz	r0, 8008394 <_dtoa_r+0x6c4>
 8008362:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008366:	4620      	mov	r0, r4
 8008368:	4629      	mov	r1, r5
 800836a:	f7f8 fb1d 	bl	80009a8 <__aeabi_dcmpeq>
 800836e:	b110      	cbz	r0, 8008376 <_dtoa_r+0x6a6>
 8008370:	f018 0f01 	tst.w	r8, #1
 8008374:	d10e      	bne.n	8008394 <_dtoa_r+0x6c4>
 8008376:	4648      	mov	r0, r9
 8008378:	9903      	ldr	r1, [sp, #12]
 800837a:	f000 fb05 	bl	8008988 <_Bfree>
 800837e:	2300      	movs	r3, #0
 8008380:	7033      	strb	r3, [r6, #0]
 8008382:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8008384:	3701      	adds	r7, #1
 8008386:	601f      	str	r7, [r3, #0]
 8008388:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800838a:	2b00      	cmp	r3, #0
 800838c:	f000 824b 	beq.w	8008826 <_dtoa_r+0xb56>
 8008390:	601e      	str	r6, [r3, #0]
 8008392:	e248      	b.n	8008826 <_dtoa_r+0xb56>
 8008394:	46b8      	mov	r8, r7
 8008396:	4633      	mov	r3, r6
 8008398:	461e      	mov	r6, r3
 800839a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800839e:	2a39      	cmp	r2, #57	@ 0x39
 80083a0:	d106      	bne.n	80083b0 <_dtoa_r+0x6e0>
 80083a2:	459a      	cmp	sl, r3
 80083a4:	d1f8      	bne.n	8008398 <_dtoa_r+0x6c8>
 80083a6:	2230      	movs	r2, #48	@ 0x30
 80083a8:	f108 0801 	add.w	r8, r8, #1
 80083ac:	f88a 2000 	strb.w	r2, [sl]
 80083b0:	781a      	ldrb	r2, [r3, #0]
 80083b2:	3201      	adds	r2, #1
 80083b4:	701a      	strb	r2, [r3, #0]
 80083b6:	e7a0      	b.n	80082fa <_dtoa_r+0x62a>
 80083b8:	2200      	movs	r2, #0
 80083ba:	4b6f      	ldr	r3, [pc, #444]	@ (8008578 <_dtoa_r+0x8a8>)
 80083bc:	f7f8 f88c 	bl	80004d8 <__aeabi_dmul>
 80083c0:	2200      	movs	r2, #0
 80083c2:	2300      	movs	r3, #0
 80083c4:	4604      	mov	r4, r0
 80083c6:	460d      	mov	r5, r1
 80083c8:	f7f8 faee 	bl	80009a8 <__aeabi_dcmpeq>
 80083cc:	2800      	cmp	r0, #0
 80083ce:	d09f      	beq.n	8008310 <_dtoa_r+0x640>
 80083d0:	e7d1      	b.n	8008376 <_dtoa_r+0x6a6>
 80083d2:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80083d4:	2a00      	cmp	r2, #0
 80083d6:	f000 80ea 	beq.w	80085ae <_dtoa_r+0x8de>
 80083da:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80083dc:	2a01      	cmp	r2, #1
 80083de:	f300 80cd 	bgt.w	800857c <_dtoa_r+0x8ac>
 80083e2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80083e4:	2a00      	cmp	r2, #0
 80083e6:	f000 80c1 	beq.w	800856c <_dtoa_r+0x89c>
 80083ea:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80083ee:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80083f0:	9e04      	ldr	r6, [sp, #16]
 80083f2:	9a04      	ldr	r2, [sp, #16]
 80083f4:	2101      	movs	r1, #1
 80083f6:	441a      	add	r2, r3
 80083f8:	9204      	str	r2, [sp, #16]
 80083fa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80083fc:	4648      	mov	r0, r9
 80083fe:	441a      	add	r2, r3
 8008400:	9209      	str	r2, [sp, #36]	@ 0x24
 8008402:	f000 fbbf 	bl	8008b84 <__i2b>
 8008406:	4605      	mov	r5, r0
 8008408:	b166      	cbz	r6, 8008424 <_dtoa_r+0x754>
 800840a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800840c:	2b00      	cmp	r3, #0
 800840e:	dd09      	ble.n	8008424 <_dtoa_r+0x754>
 8008410:	42b3      	cmp	r3, r6
 8008412:	bfa8      	it	ge
 8008414:	4633      	movge	r3, r6
 8008416:	9a04      	ldr	r2, [sp, #16]
 8008418:	1af6      	subs	r6, r6, r3
 800841a:	1ad2      	subs	r2, r2, r3
 800841c:	9204      	str	r2, [sp, #16]
 800841e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008420:	1ad3      	subs	r3, r2, r3
 8008422:	9309      	str	r3, [sp, #36]	@ 0x24
 8008424:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008426:	b30b      	cbz	r3, 800846c <_dtoa_r+0x79c>
 8008428:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800842a:	2b00      	cmp	r3, #0
 800842c:	f000 80c6 	beq.w	80085bc <_dtoa_r+0x8ec>
 8008430:	2c00      	cmp	r4, #0
 8008432:	f000 80c0 	beq.w	80085b6 <_dtoa_r+0x8e6>
 8008436:	4629      	mov	r1, r5
 8008438:	4622      	mov	r2, r4
 800843a:	4648      	mov	r0, r9
 800843c:	f000 fc5a 	bl	8008cf4 <__pow5mult>
 8008440:	9a03      	ldr	r2, [sp, #12]
 8008442:	4601      	mov	r1, r0
 8008444:	4605      	mov	r5, r0
 8008446:	4648      	mov	r0, r9
 8008448:	f000 fbb2 	bl	8008bb0 <__multiply>
 800844c:	9903      	ldr	r1, [sp, #12]
 800844e:	4680      	mov	r8, r0
 8008450:	4648      	mov	r0, r9
 8008452:	f000 fa99 	bl	8008988 <_Bfree>
 8008456:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008458:	1b1b      	subs	r3, r3, r4
 800845a:	930a      	str	r3, [sp, #40]	@ 0x28
 800845c:	f000 80b1 	beq.w	80085c2 <_dtoa_r+0x8f2>
 8008460:	4641      	mov	r1, r8
 8008462:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008464:	4648      	mov	r0, r9
 8008466:	f000 fc45 	bl	8008cf4 <__pow5mult>
 800846a:	9003      	str	r0, [sp, #12]
 800846c:	2101      	movs	r1, #1
 800846e:	4648      	mov	r0, r9
 8008470:	f000 fb88 	bl	8008b84 <__i2b>
 8008474:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008476:	4604      	mov	r4, r0
 8008478:	2b00      	cmp	r3, #0
 800847a:	f000 81d8 	beq.w	800882e <_dtoa_r+0xb5e>
 800847e:	461a      	mov	r2, r3
 8008480:	4601      	mov	r1, r0
 8008482:	4648      	mov	r0, r9
 8008484:	f000 fc36 	bl	8008cf4 <__pow5mult>
 8008488:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800848a:	4604      	mov	r4, r0
 800848c:	2b01      	cmp	r3, #1
 800848e:	f300 809f 	bgt.w	80085d0 <_dtoa_r+0x900>
 8008492:	9b06      	ldr	r3, [sp, #24]
 8008494:	2b00      	cmp	r3, #0
 8008496:	f040 8097 	bne.w	80085c8 <_dtoa_r+0x8f8>
 800849a:	9b07      	ldr	r3, [sp, #28]
 800849c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80084a0:	2b00      	cmp	r3, #0
 80084a2:	f040 8093 	bne.w	80085cc <_dtoa_r+0x8fc>
 80084a6:	9b07      	ldr	r3, [sp, #28]
 80084a8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80084ac:	0d1b      	lsrs	r3, r3, #20
 80084ae:	051b      	lsls	r3, r3, #20
 80084b0:	b133      	cbz	r3, 80084c0 <_dtoa_r+0x7f0>
 80084b2:	9b04      	ldr	r3, [sp, #16]
 80084b4:	3301      	adds	r3, #1
 80084b6:	9304      	str	r3, [sp, #16]
 80084b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80084ba:	3301      	adds	r3, #1
 80084bc:	9309      	str	r3, [sp, #36]	@ 0x24
 80084be:	2301      	movs	r3, #1
 80084c0:	930a      	str	r3, [sp, #40]	@ 0x28
 80084c2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80084c4:	2b00      	cmp	r3, #0
 80084c6:	f000 81b8 	beq.w	800883a <_dtoa_r+0xb6a>
 80084ca:	6923      	ldr	r3, [r4, #16]
 80084cc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80084d0:	6918      	ldr	r0, [r3, #16]
 80084d2:	f000 fb0b 	bl	8008aec <__hi0bits>
 80084d6:	f1c0 0020 	rsb	r0, r0, #32
 80084da:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80084dc:	4418      	add	r0, r3
 80084de:	f010 001f 	ands.w	r0, r0, #31
 80084e2:	f000 8082 	beq.w	80085ea <_dtoa_r+0x91a>
 80084e6:	f1c0 0320 	rsb	r3, r0, #32
 80084ea:	2b04      	cmp	r3, #4
 80084ec:	dd73      	ble.n	80085d6 <_dtoa_r+0x906>
 80084ee:	9b04      	ldr	r3, [sp, #16]
 80084f0:	f1c0 001c 	rsb	r0, r0, #28
 80084f4:	4403      	add	r3, r0
 80084f6:	9304      	str	r3, [sp, #16]
 80084f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80084fa:	4406      	add	r6, r0
 80084fc:	4403      	add	r3, r0
 80084fe:	9309      	str	r3, [sp, #36]	@ 0x24
 8008500:	9b04      	ldr	r3, [sp, #16]
 8008502:	2b00      	cmp	r3, #0
 8008504:	dd05      	ble.n	8008512 <_dtoa_r+0x842>
 8008506:	461a      	mov	r2, r3
 8008508:	4648      	mov	r0, r9
 800850a:	9903      	ldr	r1, [sp, #12]
 800850c:	f000 fc4c 	bl	8008da8 <__lshift>
 8008510:	9003      	str	r0, [sp, #12]
 8008512:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008514:	2b00      	cmp	r3, #0
 8008516:	dd05      	ble.n	8008524 <_dtoa_r+0x854>
 8008518:	4621      	mov	r1, r4
 800851a:	461a      	mov	r2, r3
 800851c:	4648      	mov	r0, r9
 800851e:	f000 fc43 	bl	8008da8 <__lshift>
 8008522:	4604      	mov	r4, r0
 8008524:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008526:	2b00      	cmp	r3, #0
 8008528:	d061      	beq.n	80085ee <_dtoa_r+0x91e>
 800852a:	4621      	mov	r1, r4
 800852c:	9803      	ldr	r0, [sp, #12]
 800852e:	f000 fca7 	bl	8008e80 <__mcmp>
 8008532:	2800      	cmp	r0, #0
 8008534:	da5b      	bge.n	80085ee <_dtoa_r+0x91e>
 8008536:	2300      	movs	r3, #0
 8008538:	220a      	movs	r2, #10
 800853a:	4648      	mov	r0, r9
 800853c:	9903      	ldr	r1, [sp, #12]
 800853e:	f000 fa45 	bl	80089cc <__multadd>
 8008542:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008544:	f107 38ff 	add.w	r8, r7, #4294967295
 8008548:	9003      	str	r0, [sp, #12]
 800854a:	2b00      	cmp	r3, #0
 800854c:	f000 8177 	beq.w	800883e <_dtoa_r+0xb6e>
 8008550:	4629      	mov	r1, r5
 8008552:	2300      	movs	r3, #0
 8008554:	220a      	movs	r2, #10
 8008556:	4648      	mov	r0, r9
 8008558:	f000 fa38 	bl	80089cc <__multadd>
 800855c:	f1bb 0f00 	cmp.w	fp, #0
 8008560:	4605      	mov	r5, r0
 8008562:	dc6f      	bgt.n	8008644 <_dtoa_r+0x974>
 8008564:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8008566:	2b02      	cmp	r3, #2
 8008568:	dc49      	bgt.n	80085fe <_dtoa_r+0x92e>
 800856a:	e06b      	b.n	8008644 <_dtoa_r+0x974>
 800856c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800856e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8008572:	e73c      	b.n	80083ee <_dtoa_r+0x71e>
 8008574:	3fe00000 	.word	0x3fe00000
 8008578:	40240000 	.word	0x40240000
 800857c:	9b08      	ldr	r3, [sp, #32]
 800857e:	1e5c      	subs	r4, r3, #1
 8008580:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008582:	42a3      	cmp	r3, r4
 8008584:	db09      	blt.n	800859a <_dtoa_r+0x8ca>
 8008586:	1b1c      	subs	r4, r3, r4
 8008588:	9b08      	ldr	r3, [sp, #32]
 800858a:	2b00      	cmp	r3, #0
 800858c:	f6bf af30 	bge.w	80083f0 <_dtoa_r+0x720>
 8008590:	9b04      	ldr	r3, [sp, #16]
 8008592:	9a08      	ldr	r2, [sp, #32]
 8008594:	1a9e      	subs	r6, r3, r2
 8008596:	2300      	movs	r3, #0
 8008598:	e72b      	b.n	80083f2 <_dtoa_r+0x722>
 800859a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800859c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800859e:	1ae3      	subs	r3, r4, r3
 80085a0:	441a      	add	r2, r3
 80085a2:	940a      	str	r4, [sp, #40]	@ 0x28
 80085a4:	9e04      	ldr	r6, [sp, #16]
 80085a6:	2400      	movs	r4, #0
 80085a8:	9b08      	ldr	r3, [sp, #32]
 80085aa:	920e      	str	r2, [sp, #56]	@ 0x38
 80085ac:	e721      	b.n	80083f2 <_dtoa_r+0x722>
 80085ae:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80085b0:	9e04      	ldr	r6, [sp, #16]
 80085b2:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80085b4:	e728      	b.n	8008408 <_dtoa_r+0x738>
 80085b6:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80085ba:	e751      	b.n	8008460 <_dtoa_r+0x790>
 80085bc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80085be:	9903      	ldr	r1, [sp, #12]
 80085c0:	e750      	b.n	8008464 <_dtoa_r+0x794>
 80085c2:	f8cd 800c 	str.w	r8, [sp, #12]
 80085c6:	e751      	b.n	800846c <_dtoa_r+0x79c>
 80085c8:	2300      	movs	r3, #0
 80085ca:	e779      	b.n	80084c0 <_dtoa_r+0x7f0>
 80085cc:	9b06      	ldr	r3, [sp, #24]
 80085ce:	e777      	b.n	80084c0 <_dtoa_r+0x7f0>
 80085d0:	2300      	movs	r3, #0
 80085d2:	930a      	str	r3, [sp, #40]	@ 0x28
 80085d4:	e779      	b.n	80084ca <_dtoa_r+0x7fa>
 80085d6:	d093      	beq.n	8008500 <_dtoa_r+0x830>
 80085d8:	9a04      	ldr	r2, [sp, #16]
 80085da:	331c      	adds	r3, #28
 80085dc:	441a      	add	r2, r3
 80085de:	9204      	str	r2, [sp, #16]
 80085e0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80085e2:	441e      	add	r6, r3
 80085e4:	441a      	add	r2, r3
 80085e6:	9209      	str	r2, [sp, #36]	@ 0x24
 80085e8:	e78a      	b.n	8008500 <_dtoa_r+0x830>
 80085ea:	4603      	mov	r3, r0
 80085ec:	e7f4      	b.n	80085d8 <_dtoa_r+0x908>
 80085ee:	9b08      	ldr	r3, [sp, #32]
 80085f0:	46b8      	mov	r8, r7
 80085f2:	2b00      	cmp	r3, #0
 80085f4:	dc20      	bgt.n	8008638 <_dtoa_r+0x968>
 80085f6:	469b      	mov	fp, r3
 80085f8:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80085fa:	2b02      	cmp	r3, #2
 80085fc:	dd1e      	ble.n	800863c <_dtoa_r+0x96c>
 80085fe:	f1bb 0f00 	cmp.w	fp, #0
 8008602:	f47f adb1 	bne.w	8008168 <_dtoa_r+0x498>
 8008606:	4621      	mov	r1, r4
 8008608:	465b      	mov	r3, fp
 800860a:	2205      	movs	r2, #5
 800860c:	4648      	mov	r0, r9
 800860e:	f000 f9dd 	bl	80089cc <__multadd>
 8008612:	4601      	mov	r1, r0
 8008614:	4604      	mov	r4, r0
 8008616:	9803      	ldr	r0, [sp, #12]
 8008618:	f000 fc32 	bl	8008e80 <__mcmp>
 800861c:	2800      	cmp	r0, #0
 800861e:	f77f ada3 	ble.w	8008168 <_dtoa_r+0x498>
 8008622:	4656      	mov	r6, sl
 8008624:	2331      	movs	r3, #49	@ 0x31
 8008626:	f108 0801 	add.w	r8, r8, #1
 800862a:	f806 3b01 	strb.w	r3, [r6], #1
 800862e:	e59f      	b.n	8008170 <_dtoa_r+0x4a0>
 8008630:	46b8      	mov	r8, r7
 8008632:	9c08      	ldr	r4, [sp, #32]
 8008634:	4625      	mov	r5, r4
 8008636:	e7f4      	b.n	8008622 <_dtoa_r+0x952>
 8008638:	f8dd b020 	ldr.w	fp, [sp, #32]
 800863c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800863e:	2b00      	cmp	r3, #0
 8008640:	f000 8101 	beq.w	8008846 <_dtoa_r+0xb76>
 8008644:	2e00      	cmp	r6, #0
 8008646:	dd05      	ble.n	8008654 <_dtoa_r+0x984>
 8008648:	4629      	mov	r1, r5
 800864a:	4632      	mov	r2, r6
 800864c:	4648      	mov	r0, r9
 800864e:	f000 fbab 	bl	8008da8 <__lshift>
 8008652:	4605      	mov	r5, r0
 8008654:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008656:	2b00      	cmp	r3, #0
 8008658:	d05c      	beq.n	8008714 <_dtoa_r+0xa44>
 800865a:	4648      	mov	r0, r9
 800865c:	6869      	ldr	r1, [r5, #4]
 800865e:	f000 f953 	bl	8008908 <_Balloc>
 8008662:	4606      	mov	r6, r0
 8008664:	b928      	cbnz	r0, 8008672 <_dtoa_r+0x9a2>
 8008666:	4602      	mov	r2, r0
 8008668:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800866c:	4b80      	ldr	r3, [pc, #512]	@ (8008870 <_dtoa_r+0xba0>)
 800866e:	f7ff bb43 	b.w	8007cf8 <_dtoa_r+0x28>
 8008672:	692a      	ldr	r2, [r5, #16]
 8008674:	f105 010c 	add.w	r1, r5, #12
 8008678:	3202      	adds	r2, #2
 800867a:	0092      	lsls	r2, r2, #2
 800867c:	300c      	adds	r0, #12
 800867e:	f7ff fa8c 	bl	8007b9a <memcpy>
 8008682:	2201      	movs	r2, #1
 8008684:	4631      	mov	r1, r6
 8008686:	4648      	mov	r0, r9
 8008688:	f000 fb8e 	bl	8008da8 <__lshift>
 800868c:	462f      	mov	r7, r5
 800868e:	4605      	mov	r5, r0
 8008690:	f10a 0301 	add.w	r3, sl, #1
 8008694:	9304      	str	r3, [sp, #16]
 8008696:	eb0a 030b 	add.w	r3, sl, fp
 800869a:	930a      	str	r3, [sp, #40]	@ 0x28
 800869c:	9b06      	ldr	r3, [sp, #24]
 800869e:	f003 0301 	and.w	r3, r3, #1
 80086a2:	9309      	str	r3, [sp, #36]	@ 0x24
 80086a4:	9b04      	ldr	r3, [sp, #16]
 80086a6:	4621      	mov	r1, r4
 80086a8:	9803      	ldr	r0, [sp, #12]
 80086aa:	f103 3bff 	add.w	fp, r3, #4294967295
 80086ae:	f7ff fa87 	bl	8007bc0 <quorem>
 80086b2:	4603      	mov	r3, r0
 80086b4:	4639      	mov	r1, r7
 80086b6:	3330      	adds	r3, #48	@ 0x30
 80086b8:	9006      	str	r0, [sp, #24]
 80086ba:	9803      	ldr	r0, [sp, #12]
 80086bc:	930b      	str	r3, [sp, #44]	@ 0x2c
 80086be:	f000 fbdf 	bl	8008e80 <__mcmp>
 80086c2:	462a      	mov	r2, r5
 80086c4:	9008      	str	r0, [sp, #32]
 80086c6:	4621      	mov	r1, r4
 80086c8:	4648      	mov	r0, r9
 80086ca:	f000 fbf5 	bl	8008eb8 <__mdiff>
 80086ce:	68c2      	ldr	r2, [r0, #12]
 80086d0:	4606      	mov	r6, r0
 80086d2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80086d4:	bb02      	cbnz	r2, 8008718 <_dtoa_r+0xa48>
 80086d6:	4601      	mov	r1, r0
 80086d8:	9803      	ldr	r0, [sp, #12]
 80086da:	f000 fbd1 	bl	8008e80 <__mcmp>
 80086de:	4602      	mov	r2, r0
 80086e0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80086e2:	4631      	mov	r1, r6
 80086e4:	4648      	mov	r0, r9
 80086e6:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 80086ea:	f000 f94d 	bl	8008988 <_Bfree>
 80086ee:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80086f0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80086f2:	9e04      	ldr	r6, [sp, #16]
 80086f4:	ea42 0103 	orr.w	r1, r2, r3
 80086f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80086fa:	4319      	orrs	r1, r3
 80086fc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80086fe:	d10d      	bne.n	800871c <_dtoa_r+0xa4c>
 8008700:	2b39      	cmp	r3, #57	@ 0x39
 8008702:	d027      	beq.n	8008754 <_dtoa_r+0xa84>
 8008704:	9a08      	ldr	r2, [sp, #32]
 8008706:	2a00      	cmp	r2, #0
 8008708:	dd01      	ble.n	800870e <_dtoa_r+0xa3e>
 800870a:	9b06      	ldr	r3, [sp, #24]
 800870c:	3331      	adds	r3, #49	@ 0x31
 800870e:	f88b 3000 	strb.w	r3, [fp]
 8008712:	e52e      	b.n	8008172 <_dtoa_r+0x4a2>
 8008714:	4628      	mov	r0, r5
 8008716:	e7b9      	b.n	800868c <_dtoa_r+0x9bc>
 8008718:	2201      	movs	r2, #1
 800871a:	e7e2      	b.n	80086e2 <_dtoa_r+0xa12>
 800871c:	9908      	ldr	r1, [sp, #32]
 800871e:	2900      	cmp	r1, #0
 8008720:	db04      	blt.n	800872c <_dtoa_r+0xa5c>
 8008722:	9820      	ldr	r0, [sp, #128]	@ 0x80
 8008724:	4301      	orrs	r1, r0
 8008726:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008728:	4301      	orrs	r1, r0
 800872a:	d120      	bne.n	800876e <_dtoa_r+0xa9e>
 800872c:	2a00      	cmp	r2, #0
 800872e:	ddee      	ble.n	800870e <_dtoa_r+0xa3e>
 8008730:	2201      	movs	r2, #1
 8008732:	9903      	ldr	r1, [sp, #12]
 8008734:	4648      	mov	r0, r9
 8008736:	9304      	str	r3, [sp, #16]
 8008738:	f000 fb36 	bl	8008da8 <__lshift>
 800873c:	4621      	mov	r1, r4
 800873e:	9003      	str	r0, [sp, #12]
 8008740:	f000 fb9e 	bl	8008e80 <__mcmp>
 8008744:	2800      	cmp	r0, #0
 8008746:	9b04      	ldr	r3, [sp, #16]
 8008748:	dc02      	bgt.n	8008750 <_dtoa_r+0xa80>
 800874a:	d1e0      	bne.n	800870e <_dtoa_r+0xa3e>
 800874c:	07da      	lsls	r2, r3, #31
 800874e:	d5de      	bpl.n	800870e <_dtoa_r+0xa3e>
 8008750:	2b39      	cmp	r3, #57	@ 0x39
 8008752:	d1da      	bne.n	800870a <_dtoa_r+0xa3a>
 8008754:	2339      	movs	r3, #57	@ 0x39
 8008756:	f88b 3000 	strb.w	r3, [fp]
 800875a:	4633      	mov	r3, r6
 800875c:	461e      	mov	r6, r3
 800875e:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8008762:	3b01      	subs	r3, #1
 8008764:	2a39      	cmp	r2, #57	@ 0x39
 8008766:	d04e      	beq.n	8008806 <_dtoa_r+0xb36>
 8008768:	3201      	adds	r2, #1
 800876a:	701a      	strb	r2, [r3, #0]
 800876c:	e501      	b.n	8008172 <_dtoa_r+0x4a2>
 800876e:	2a00      	cmp	r2, #0
 8008770:	dd03      	ble.n	800877a <_dtoa_r+0xaaa>
 8008772:	2b39      	cmp	r3, #57	@ 0x39
 8008774:	d0ee      	beq.n	8008754 <_dtoa_r+0xa84>
 8008776:	3301      	adds	r3, #1
 8008778:	e7c9      	b.n	800870e <_dtoa_r+0xa3e>
 800877a:	9a04      	ldr	r2, [sp, #16]
 800877c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800877e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8008782:	428a      	cmp	r2, r1
 8008784:	d028      	beq.n	80087d8 <_dtoa_r+0xb08>
 8008786:	2300      	movs	r3, #0
 8008788:	220a      	movs	r2, #10
 800878a:	9903      	ldr	r1, [sp, #12]
 800878c:	4648      	mov	r0, r9
 800878e:	f000 f91d 	bl	80089cc <__multadd>
 8008792:	42af      	cmp	r7, r5
 8008794:	9003      	str	r0, [sp, #12]
 8008796:	f04f 0300 	mov.w	r3, #0
 800879a:	f04f 020a 	mov.w	r2, #10
 800879e:	4639      	mov	r1, r7
 80087a0:	4648      	mov	r0, r9
 80087a2:	d107      	bne.n	80087b4 <_dtoa_r+0xae4>
 80087a4:	f000 f912 	bl	80089cc <__multadd>
 80087a8:	4607      	mov	r7, r0
 80087aa:	4605      	mov	r5, r0
 80087ac:	9b04      	ldr	r3, [sp, #16]
 80087ae:	3301      	adds	r3, #1
 80087b0:	9304      	str	r3, [sp, #16]
 80087b2:	e777      	b.n	80086a4 <_dtoa_r+0x9d4>
 80087b4:	f000 f90a 	bl	80089cc <__multadd>
 80087b8:	4629      	mov	r1, r5
 80087ba:	4607      	mov	r7, r0
 80087bc:	2300      	movs	r3, #0
 80087be:	220a      	movs	r2, #10
 80087c0:	4648      	mov	r0, r9
 80087c2:	f000 f903 	bl	80089cc <__multadd>
 80087c6:	4605      	mov	r5, r0
 80087c8:	e7f0      	b.n	80087ac <_dtoa_r+0xadc>
 80087ca:	f1bb 0f00 	cmp.w	fp, #0
 80087ce:	bfcc      	ite	gt
 80087d0:	465e      	movgt	r6, fp
 80087d2:	2601      	movle	r6, #1
 80087d4:	2700      	movs	r7, #0
 80087d6:	4456      	add	r6, sl
 80087d8:	2201      	movs	r2, #1
 80087da:	9903      	ldr	r1, [sp, #12]
 80087dc:	4648      	mov	r0, r9
 80087de:	9304      	str	r3, [sp, #16]
 80087e0:	f000 fae2 	bl	8008da8 <__lshift>
 80087e4:	4621      	mov	r1, r4
 80087e6:	9003      	str	r0, [sp, #12]
 80087e8:	f000 fb4a 	bl	8008e80 <__mcmp>
 80087ec:	2800      	cmp	r0, #0
 80087ee:	dcb4      	bgt.n	800875a <_dtoa_r+0xa8a>
 80087f0:	d102      	bne.n	80087f8 <_dtoa_r+0xb28>
 80087f2:	9b04      	ldr	r3, [sp, #16]
 80087f4:	07db      	lsls	r3, r3, #31
 80087f6:	d4b0      	bmi.n	800875a <_dtoa_r+0xa8a>
 80087f8:	4633      	mov	r3, r6
 80087fa:	461e      	mov	r6, r3
 80087fc:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008800:	2a30      	cmp	r2, #48	@ 0x30
 8008802:	d0fa      	beq.n	80087fa <_dtoa_r+0xb2a>
 8008804:	e4b5      	b.n	8008172 <_dtoa_r+0x4a2>
 8008806:	459a      	cmp	sl, r3
 8008808:	d1a8      	bne.n	800875c <_dtoa_r+0xa8c>
 800880a:	2331      	movs	r3, #49	@ 0x31
 800880c:	f108 0801 	add.w	r8, r8, #1
 8008810:	f88a 3000 	strb.w	r3, [sl]
 8008814:	e4ad      	b.n	8008172 <_dtoa_r+0x4a2>
 8008816:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8008818:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8008874 <_dtoa_r+0xba4>
 800881c:	b11b      	cbz	r3, 8008826 <_dtoa_r+0xb56>
 800881e:	f10a 0308 	add.w	r3, sl, #8
 8008822:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8008824:	6013      	str	r3, [r2, #0]
 8008826:	4650      	mov	r0, sl
 8008828:	b017      	add	sp, #92	@ 0x5c
 800882a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800882e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8008830:	2b01      	cmp	r3, #1
 8008832:	f77f ae2e 	ble.w	8008492 <_dtoa_r+0x7c2>
 8008836:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008838:	930a      	str	r3, [sp, #40]	@ 0x28
 800883a:	2001      	movs	r0, #1
 800883c:	e64d      	b.n	80084da <_dtoa_r+0x80a>
 800883e:	f1bb 0f00 	cmp.w	fp, #0
 8008842:	f77f aed9 	ble.w	80085f8 <_dtoa_r+0x928>
 8008846:	4656      	mov	r6, sl
 8008848:	4621      	mov	r1, r4
 800884a:	9803      	ldr	r0, [sp, #12]
 800884c:	f7ff f9b8 	bl	8007bc0 <quorem>
 8008850:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8008854:	f806 3b01 	strb.w	r3, [r6], #1
 8008858:	eba6 020a 	sub.w	r2, r6, sl
 800885c:	4593      	cmp	fp, r2
 800885e:	ddb4      	ble.n	80087ca <_dtoa_r+0xafa>
 8008860:	2300      	movs	r3, #0
 8008862:	220a      	movs	r2, #10
 8008864:	4648      	mov	r0, r9
 8008866:	9903      	ldr	r1, [sp, #12]
 8008868:	f000 f8b0 	bl	80089cc <__multadd>
 800886c:	9003      	str	r0, [sp, #12]
 800886e:	e7eb      	b.n	8008848 <_dtoa_r+0xb78>
 8008870:	0800d4a5 	.word	0x0800d4a5
 8008874:	0800d429 	.word	0x0800d429

08008878 <_free_r>:
 8008878:	b538      	push	{r3, r4, r5, lr}
 800887a:	4605      	mov	r5, r0
 800887c:	2900      	cmp	r1, #0
 800887e:	d040      	beq.n	8008902 <_free_r+0x8a>
 8008880:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008884:	1f0c      	subs	r4, r1, #4
 8008886:	2b00      	cmp	r3, #0
 8008888:	bfb8      	it	lt
 800888a:	18e4      	addlt	r4, r4, r3
 800888c:	f7fe f950 	bl	8006b30 <__malloc_lock>
 8008890:	4a1c      	ldr	r2, [pc, #112]	@ (8008904 <_free_r+0x8c>)
 8008892:	6813      	ldr	r3, [r2, #0]
 8008894:	b933      	cbnz	r3, 80088a4 <_free_r+0x2c>
 8008896:	6063      	str	r3, [r4, #4]
 8008898:	6014      	str	r4, [r2, #0]
 800889a:	4628      	mov	r0, r5
 800889c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80088a0:	f7fe b94c 	b.w	8006b3c <__malloc_unlock>
 80088a4:	42a3      	cmp	r3, r4
 80088a6:	d908      	bls.n	80088ba <_free_r+0x42>
 80088a8:	6820      	ldr	r0, [r4, #0]
 80088aa:	1821      	adds	r1, r4, r0
 80088ac:	428b      	cmp	r3, r1
 80088ae:	bf01      	itttt	eq
 80088b0:	6819      	ldreq	r1, [r3, #0]
 80088b2:	685b      	ldreq	r3, [r3, #4]
 80088b4:	1809      	addeq	r1, r1, r0
 80088b6:	6021      	streq	r1, [r4, #0]
 80088b8:	e7ed      	b.n	8008896 <_free_r+0x1e>
 80088ba:	461a      	mov	r2, r3
 80088bc:	685b      	ldr	r3, [r3, #4]
 80088be:	b10b      	cbz	r3, 80088c4 <_free_r+0x4c>
 80088c0:	42a3      	cmp	r3, r4
 80088c2:	d9fa      	bls.n	80088ba <_free_r+0x42>
 80088c4:	6811      	ldr	r1, [r2, #0]
 80088c6:	1850      	adds	r0, r2, r1
 80088c8:	42a0      	cmp	r0, r4
 80088ca:	d10b      	bne.n	80088e4 <_free_r+0x6c>
 80088cc:	6820      	ldr	r0, [r4, #0]
 80088ce:	4401      	add	r1, r0
 80088d0:	1850      	adds	r0, r2, r1
 80088d2:	4283      	cmp	r3, r0
 80088d4:	6011      	str	r1, [r2, #0]
 80088d6:	d1e0      	bne.n	800889a <_free_r+0x22>
 80088d8:	6818      	ldr	r0, [r3, #0]
 80088da:	685b      	ldr	r3, [r3, #4]
 80088dc:	4408      	add	r0, r1
 80088de:	6010      	str	r0, [r2, #0]
 80088e0:	6053      	str	r3, [r2, #4]
 80088e2:	e7da      	b.n	800889a <_free_r+0x22>
 80088e4:	d902      	bls.n	80088ec <_free_r+0x74>
 80088e6:	230c      	movs	r3, #12
 80088e8:	602b      	str	r3, [r5, #0]
 80088ea:	e7d6      	b.n	800889a <_free_r+0x22>
 80088ec:	6820      	ldr	r0, [r4, #0]
 80088ee:	1821      	adds	r1, r4, r0
 80088f0:	428b      	cmp	r3, r1
 80088f2:	bf01      	itttt	eq
 80088f4:	6819      	ldreq	r1, [r3, #0]
 80088f6:	685b      	ldreq	r3, [r3, #4]
 80088f8:	1809      	addeq	r1, r1, r0
 80088fa:	6021      	streq	r1, [r4, #0]
 80088fc:	6063      	str	r3, [r4, #4]
 80088fe:	6054      	str	r4, [r2, #4]
 8008900:	e7cb      	b.n	800889a <_free_r+0x22>
 8008902:	bd38      	pop	{r3, r4, r5, pc}
 8008904:	2000088c 	.word	0x2000088c

08008908 <_Balloc>:
 8008908:	b570      	push	{r4, r5, r6, lr}
 800890a:	69c6      	ldr	r6, [r0, #28]
 800890c:	4604      	mov	r4, r0
 800890e:	460d      	mov	r5, r1
 8008910:	b976      	cbnz	r6, 8008930 <_Balloc+0x28>
 8008912:	2010      	movs	r0, #16
 8008914:	f7fe f85a 	bl	80069cc <malloc>
 8008918:	4602      	mov	r2, r0
 800891a:	61e0      	str	r0, [r4, #28]
 800891c:	b920      	cbnz	r0, 8008928 <_Balloc+0x20>
 800891e:	216b      	movs	r1, #107	@ 0x6b
 8008920:	4b17      	ldr	r3, [pc, #92]	@ (8008980 <_Balloc+0x78>)
 8008922:	4818      	ldr	r0, [pc, #96]	@ (8008984 <_Balloc+0x7c>)
 8008924:	f001 fd40 	bl	800a3a8 <__assert_func>
 8008928:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800892c:	6006      	str	r6, [r0, #0]
 800892e:	60c6      	str	r6, [r0, #12]
 8008930:	69e6      	ldr	r6, [r4, #28]
 8008932:	68f3      	ldr	r3, [r6, #12]
 8008934:	b183      	cbz	r3, 8008958 <_Balloc+0x50>
 8008936:	69e3      	ldr	r3, [r4, #28]
 8008938:	68db      	ldr	r3, [r3, #12]
 800893a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800893e:	b9b8      	cbnz	r0, 8008970 <_Balloc+0x68>
 8008940:	2101      	movs	r1, #1
 8008942:	fa01 f605 	lsl.w	r6, r1, r5
 8008946:	1d72      	adds	r2, r6, #5
 8008948:	4620      	mov	r0, r4
 800894a:	0092      	lsls	r2, r2, #2
 800894c:	f001 fd4a 	bl	800a3e4 <_calloc_r>
 8008950:	b160      	cbz	r0, 800896c <_Balloc+0x64>
 8008952:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008956:	e00e      	b.n	8008976 <_Balloc+0x6e>
 8008958:	2221      	movs	r2, #33	@ 0x21
 800895a:	2104      	movs	r1, #4
 800895c:	4620      	mov	r0, r4
 800895e:	f001 fd41 	bl	800a3e4 <_calloc_r>
 8008962:	69e3      	ldr	r3, [r4, #28]
 8008964:	60f0      	str	r0, [r6, #12]
 8008966:	68db      	ldr	r3, [r3, #12]
 8008968:	2b00      	cmp	r3, #0
 800896a:	d1e4      	bne.n	8008936 <_Balloc+0x2e>
 800896c:	2000      	movs	r0, #0
 800896e:	bd70      	pop	{r4, r5, r6, pc}
 8008970:	6802      	ldr	r2, [r0, #0]
 8008972:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008976:	2300      	movs	r3, #0
 8008978:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800897c:	e7f7      	b.n	800896e <_Balloc+0x66>
 800897e:	bf00      	nop
 8008980:	0800d436 	.word	0x0800d436
 8008984:	0800d4b6 	.word	0x0800d4b6

08008988 <_Bfree>:
 8008988:	b570      	push	{r4, r5, r6, lr}
 800898a:	69c6      	ldr	r6, [r0, #28]
 800898c:	4605      	mov	r5, r0
 800898e:	460c      	mov	r4, r1
 8008990:	b976      	cbnz	r6, 80089b0 <_Bfree+0x28>
 8008992:	2010      	movs	r0, #16
 8008994:	f7fe f81a 	bl	80069cc <malloc>
 8008998:	4602      	mov	r2, r0
 800899a:	61e8      	str	r0, [r5, #28]
 800899c:	b920      	cbnz	r0, 80089a8 <_Bfree+0x20>
 800899e:	218f      	movs	r1, #143	@ 0x8f
 80089a0:	4b08      	ldr	r3, [pc, #32]	@ (80089c4 <_Bfree+0x3c>)
 80089a2:	4809      	ldr	r0, [pc, #36]	@ (80089c8 <_Bfree+0x40>)
 80089a4:	f001 fd00 	bl	800a3a8 <__assert_func>
 80089a8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80089ac:	6006      	str	r6, [r0, #0]
 80089ae:	60c6      	str	r6, [r0, #12]
 80089b0:	b13c      	cbz	r4, 80089c2 <_Bfree+0x3a>
 80089b2:	69eb      	ldr	r3, [r5, #28]
 80089b4:	6862      	ldr	r2, [r4, #4]
 80089b6:	68db      	ldr	r3, [r3, #12]
 80089b8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80089bc:	6021      	str	r1, [r4, #0]
 80089be:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80089c2:	bd70      	pop	{r4, r5, r6, pc}
 80089c4:	0800d436 	.word	0x0800d436
 80089c8:	0800d4b6 	.word	0x0800d4b6

080089cc <__multadd>:
 80089cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80089d0:	4607      	mov	r7, r0
 80089d2:	460c      	mov	r4, r1
 80089d4:	461e      	mov	r6, r3
 80089d6:	2000      	movs	r0, #0
 80089d8:	690d      	ldr	r5, [r1, #16]
 80089da:	f101 0c14 	add.w	ip, r1, #20
 80089de:	f8dc 3000 	ldr.w	r3, [ip]
 80089e2:	3001      	adds	r0, #1
 80089e4:	b299      	uxth	r1, r3
 80089e6:	fb02 6101 	mla	r1, r2, r1, r6
 80089ea:	0c1e      	lsrs	r6, r3, #16
 80089ec:	0c0b      	lsrs	r3, r1, #16
 80089ee:	fb02 3306 	mla	r3, r2, r6, r3
 80089f2:	b289      	uxth	r1, r1
 80089f4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80089f8:	4285      	cmp	r5, r0
 80089fa:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80089fe:	f84c 1b04 	str.w	r1, [ip], #4
 8008a02:	dcec      	bgt.n	80089de <__multadd+0x12>
 8008a04:	b30e      	cbz	r6, 8008a4a <__multadd+0x7e>
 8008a06:	68a3      	ldr	r3, [r4, #8]
 8008a08:	42ab      	cmp	r3, r5
 8008a0a:	dc19      	bgt.n	8008a40 <__multadd+0x74>
 8008a0c:	6861      	ldr	r1, [r4, #4]
 8008a0e:	4638      	mov	r0, r7
 8008a10:	3101      	adds	r1, #1
 8008a12:	f7ff ff79 	bl	8008908 <_Balloc>
 8008a16:	4680      	mov	r8, r0
 8008a18:	b928      	cbnz	r0, 8008a26 <__multadd+0x5a>
 8008a1a:	4602      	mov	r2, r0
 8008a1c:	21ba      	movs	r1, #186	@ 0xba
 8008a1e:	4b0c      	ldr	r3, [pc, #48]	@ (8008a50 <__multadd+0x84>)
 8008a20:	480c      	ldr	r0, [pc, #48]	@ (8008a54 <__multadd+0x88>)
 8008a22:	f001 fcc1 	bl	800a3a8 <__assert_func>
 8008a26:	6922      	ldr	r2, [r4, #16]
 8008a28:	f104 010c 	add.w	r1, r4, #12
 8008a2c:	3202      	adds	r2, #2
 8008a2e:	0092      	lsls	r2, r2, #2
 8008a30:	300c      	adds	r0, #12
 8008a32:	f7ff f8b2 	bl	8007b9a <memcpy>
 8008a36:	4621      	mov	r1, r4
 8008a38:	4638      	mov	r0, r7
 8008a3a:	f7ff ffa5 	bl	8008988 <_Bfree>
 8008a3e:	4644      	mov	r4, r8
 8008a40:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008a44:	3501      	adds	r5, #1
 8008a46:	615e      	str	r6, [r3, #20]
 8008a48:	6125      	str	r5, [r4, #16]
 8008a4a:	4620      	mov	r0, r4
 8008a4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008a50:	0800d4a5 	.word	0x0800d4a5
 8008a54:	0800d4b6 	.word	0x0800d4b6

08008a58 <__s2b>:
 8008a58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008a5c:	4615      	mov	r5, r2
 8008a5e:	2209      	movs	r2, #9
 8008a60:	461f      	mov	r7, r3
 8008a62:	3308      	adds	r3, #8
 8008a64:	460c      	mov	r4, r1
 8008a66:	fb93 f3f2 	sdiv	r3, r3, r2
 8008a6a:	4606      	mov	r6, r0
 8008a6c:	2201      	movs	r2, #1
 8008a6e:	2100      	movs	r1, #0
 8008a70:	429a      	cmp	r2, r3
 8008a72:	db09      	blt.n	8008a88 <__s2b+0x30>
 8008a74:	4630      	mov	r0, r6
 8008a76:	f7ff ff47 	bl	8008908 <_Balloc>
 8008a7a:	b940      	cbnz	r0, 8008a8e <__s2b+0x36>
 8008a7c:	4602      	mov	r2, r0
 8008a7e:	21d3      	movs	r1, #211	@ 0xd3
 8008a80:	4b18      	ldr	r3, [pc, #96]	@ (8008ae4 <__s2b+0x8c>)
 8008a82:	4819      	ldr	r0, [pc, #100]	@ (8008ae8 <__s2b+0x90>)
 8008a84:	f001 fc90 	bl	800a3a8 <__assert_func>
 8008a88:	0052      	lsls	r2, r2, #1
 8008a8a:	3101      	adds	r1, #1
 8008a8c:	e7f0      	b.n	8008a70 <__s2b+0x18>
 8008a8e:	9b08      	ldr	r3, [sp, #32]
 8008a90:	2d09      	cmp	r5, #9
 8008a92:	6143      	str	r3, [r0, #20]
 8008a94:	f04f 0301 	mov.w	r3, #1
 8008a98:	6103      	str	r3, [r0, #16]
 8008a9a:	dd16      	ble.n	8008aca <__s2b+0x72>
 8008a9c:	f104 0909 	add.w	r9, r4, #9
 8008aa0:	46c8      	mov	r8, r9
 8008aa2:	442c      	add	r4, r5
 8008aa4:	f818 3b01 	ldrb.w	r3, [r8], #1
 8008aa8:	4601      	mov	r1, r0
 8008aaa:	220a      	movs	r2, #10
 8008aac:	4630      	mov	r0, r6
 8008aae:	3b30      	subs	r3, #48	@ 0x30
 8008ab0:	f7ff ff8c 	bl	80089cc <__multadd>
 8008ab4:	45a0      	cmp	r8, r4
 8008ab6:	d1f5      	bne.n	8008aa4 <__s2b+0x4c>
 8008ab8:	f1a5 0408 	sub.w	r4, r5, #8
 8008abc:	444c      	add	r4, r9
 8008abe:	1b2d      	subs	r5, r5, r4
 8008ac0:	1963      	adds	r3, r4, r5
 8008ac2:	42bb      	cmp	r3, r7
 8008ac4:	db04      	blt.n	8008ad0 <__s2b+0x78>
 8008ac6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008aca:	2509      	movs	r5, #9
 8008acc:	340a      	adds	r4, #10
 8008ace:	e7f6      	b.n	8008abe <__s2b+0x66>
 8008ad0:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008ad4:	4601      	mov	r1, r0
 8008ad6:	220a      	movs	r2, #10
 8008ad8:	4630      	mov	r0, r6
 8008ada:	3b30      	subs	r3, #48	@ 0x30
 8008adc:	f7ff ff76 	bl	80089cc <__multadd>
 8008ae0:	e7ee      	b.n	8008ac0 <__s2b+0x68>
 8008ae2:	bf00      	nop
 8008ae4:	0800d4a5 	.word	0x0800d4a5
 8008ae8:	0800d4b6 	.word	0x0800d4b6

08008aec <__hi0bits>:
 8008aec:	4603      	mov	r3, r0
 8008aee:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8008af2:	bf3a      	itte	cc
 8008af4:	0403      	lslcc	r3, r0, #16
 8008af6:	2010      	movcc	r0, #16
 8008af8:	2000      	movcs	r0, #0
 8008afa:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008afe:	bf3c      	itt	cc
 8008b00:	021b      	lslcc	r3, r3, #8
 8008b02:	3008      	addcc	r0, #8
 8008b04:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008b08:	bf3c      	itt	cc
 8008b0a:	011b      	lslcc	r3, r3, #4
 8008b0c:	3004      	addcc	r0, #4
 8008b0e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008b12:	bf3c      	itt	cc
 8008b14:	009b      	lslcc	r3, r3, #2
 8008b16:	3002      	addcc	r0, #2
 8008b18:	2b00      	cmp	r3, #0
 8008b1a:	db05      	blt.n	8008b28 <__hi0bits+0x3c>
 8008b1c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8008b20:	f100 0001 	add.w	r0, r0, #1
 8008b24:	bf08      	it	eq
 8008b26:	2020      	moveq	r0, #32
 8008b28:	4770      	bx	lr

08008b2a <__lo0bits>:
 8008b2a:	6803      	ldr	r3, [r0, #0]
 8008b2c:	4602      	mov	r2, r0
 8008b2e:	f013 0007 	ands.w	r0, r3, #7
 8008b32:	d00b      	beq.n	8008b4c <__lo0bits+0x22>
 8008b34:	07d9      	lsls	r1, r3, #31
 8008b36:	d421      	bmi.n	8008b7c <__lo0bits+0x52>
 8008b38:	0798      	lsls	r0, r3, #30
 8008b3a:	bf49      	itett	mi
 8008b3c:	085b      	lsrmi	r3, r3, #1
 8008b3e:	089b      	lsrpl	r3, r3, #2
 8008b40:	2001      	movmi	r0, #1
 8008b42:	6013      	strmi	r3, [r2, #0]
 8008b44:	bf5c      	itt	pl
 8008b46:	2002      	movpl	r0, #2
 8008b48:	6013      	strpl	r3, [r2, #0]
 8008b4a:	4770      	bx	lr
 8008b4c:	b299      	uxth	r1, r3
 8008b4e:	b909      	cbnz	r1, 8008b54 <__lo0bits+0x2a>
 8008b50:	2010      	movs	r0, #16
 8008b52:	0c1b      	lsrs	r3, r3, #16
 8008b54:	b2d9      	uxtb	r1, r3
 8008b56:	b909      	cbnz	r1, 8008b5c <__lo0bits+0x32>
 8008b58:	3008      	adds	r0, #8
 8008b5a:	0a1b      	lsrs	r3, r3, #8
 8008b5c:	0719      	lsls	r1, r3, #28
 8008b5e:	bf04      	itt	eq
 8008b60:	091b      	lsreq	r3, r3, #4
 8008b62:	3004      	addeq	r0, #4
 8008b64:	0799      	lsls	r1, r3, #30
 8008b66:	bf04      	itt	eq
 8008b68:	089b      	lsreq	r3, r3, #2
 8008b6a:	3002      	addeq	r0, #2
 8008b6c:	07d9      	lsls	r1, r3, #31
 8008b6e:	d403      	bmi.n	8008b78 <__lo0bits+0x4e>
 8008b70:	085b      	lsrs	r3, r3, #1
 8008b72:	f100 0001 	add.w	r0, r0, #1
 8008b76:	d003      	beq.n	8008b80 <__lo0bits+0x56>
 8008b78:	6013      	str	r3, [r2, #0]
 8008b7a:	4770      	bx	lr
 8008b7c:	2000      	movs	r0, #0
 8008b7e:	4770      	bx	lr
 8008b80:	2020      	movs	r0, #32
 8008b82:	4770      	bx	lr

08008b84 <__i2b>:
 8008b84:	b510      	push	{r4, lr}
 8008b86:	460c      	mov	r4, r1
 8008b88:	2101      	movs	r1, #1
 8008b8a:	f7ff febd 	bl	8008908 <_Balloc>
 8008b8e:	4602      	mov	r2, r0
 8008b90:	b928      	cbnz	r0, 8008b9e <__i2b+0x1a>
 8008b92:	f240 1145 	movw	r1, #325	@ 0x145
 8008b96:	4b04      	ldr	r3, [pc, #16]	@ (8008ba8 <__i2b+0x24>)
 8008b98:	4804      	ldr	r0, [pc, #16]	@ (8008bac <__i2b+0x28>)
 8008b9a:	f001 fc05 	bl	800a3a8 <__assert_func>
 8008b9e:	2301      	movs	r3, #1
 8008ba0:	6144      	str	r4, [r0, #20]
 8008ba2:	6103      	str	r3, [r0, #16]
 8008ba4:	bd10      	pop	{r4, pc}
 8008ba6:	bf00      	nop
 8008ba8:	0800d4a5 	.word	0x0800d4a5
 8008bac:	0800d4b6 	.word	0x0800d4b6

08008bb0 <__multiply>:
 8008bb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008bb4:	4617      	mov	r7, r2
 8008bb6:	690a      	ldr	r2, [r1, #16]
 8008bb8:	693b      	ldr	r3, [r7, #16]
 8008bba:	4689      	mov	r9, r1
 8008bbc:	429a      	cmp	r2, r3
 8008bbe:	bfa2      	ittt	ge
 8008bc0:	463b      	movge	r3, r7
 8008bc2:	460f      	movge	r7, r1
 8008bc4:	4699      	movge	r9, r3
 8008bc6:	693d      	ldr	r5, [r7, #16]
 8008bc8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008bcc:	68bb      	ldr	r3, [r7, #8]
 8008bce:	6879      	ldr	r1, [r7, #4]
 8008bd0:	eb05 060a 	add.w	r6, r5, sl
 8008bd4:	42b3      	cmp	r3, r6
 8008bd6:	b085      	sub	sp, #20
 8008bd8:	bfb8      	it	lt
 8008bda:	3101      	addlt	r1, #1
 8008bdc:	f7ff fe94 	bl	8008908 <_Balloc>
 8008be0:	b930      	cbnz	r0, 8008bf0 <__multiply+0x40>
 8008be2:	4602      	mov	r2, r0
 8008be4:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8008be8:	4b40      	ldr	r3, [pc, #256]	@ (8008cec <__multiply+0x13c>)
 8008bea:	4841      	ldr	r0, [pc, #260]	@ (8008cf0 <__multiply+0x140>)
 8008bec:	f001 fbdc 	bl	800a3a8 <__assert_func>
 8008bf0:	f100 0414 	add.w	r4, r0, #20
 8008bf4:	4623      	mov	r3, r4
 8008bf6:	2200      	movs	r2, #0
 8008bf8:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8008bfc:	4573      	cmp	r3, lr
 8008bfe:	d320      	bcc.n	8008c42 <__multiply+0x92>
 8008c00:	f107 0814 	add.w	r8, r7, #20
 8008c04:	f109 0114 	add.w	r1, r9, #20
 8008c08:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8008c0c:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8008c10:	9302      	str	r3, [sp, #8]
 8008c12:	1beb      	subs	r3, r5, r7
 8008c14:	3b15      	subs	r3, #21
 8008c16:	f023 0303 	bic.w	r3, r3, #3
 8008c1a:	3304      	adds	r3, #4
 8008c1c:	3715      	adds	r7, #21
 8008c1e:	42bd      	cmp	r5, r7
 8008c20:	bf38      	it	cc
 8008c22:	2304      	movcc	r3, #4
 8008c24:	9301      	str	r3, [sp, #4]
 8008c26:	9b02      	ldr	r3, [sp, #8]
 8008c28:	9103      	str	r1, [sp, #12]
 8008c2a:	428b      	cmp	r3, r1
 8008c2c:	d80c      	bhi.n	8008c48 <__multiply+0x98>
 8008c2e:	2e00      	cmp	r6, #0
 8008c30:	dd03      	ble.n	8008c3a <__multiply+0x8a>
 8008c32:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8008c36:	2b00      	cmp	r3, #0
 8008c38:	d055      	beq.n	8008ce6 <__multiply+0x136>
 8008c3a:	6106      	str	r6, [r0, #16]
 8008c3c:	b005      	add	sp, #20
 8008c3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c42:	f843 2b04 	str.w	r2, [r3], #4
 8008c46:	e7d9      	b.n	8008bfc <__multiply+0x4c>
 8008c48:	f8b1 a000 	ldrh.w	sl, [r1]
 8008c4c:	f1ba 0f00 	cmp.w	sl, #0
 8008c50:	d01f      	beq.n	8008c92 <__multiply+0xe2>
 8008c52:	46c4      	mov	ip, r8
 8008c54:	46a1      	mov	r9, r4
 8008c56:	2700      	movs	r7, #0
 8008c58:	f85c 2b04 	ldr.w	r2, [ip], #4
 8008c5c:	f8d9 3000 	ldr.w	r3, [r9]
 8008c60:	fa1f fb82 	uxth.w	fp, r2
 8008c64:	b29b      	uxth	r3, r3
 8008c66:	fb0a 330b 	mla	r3, sl, fp, r3
 8008c6a:	443b      	add	r3, r7
 8008c6c:	f8d9 7000 	ldr.w	r7, [r9]
 8008c70:	0c12      	lsrs	r2, r2, #16
 8008c72:	0c3f      	lsrs	r7, r7, #16
 8008c74:	fb0a 7202 	mla	r2, sl, r2, r7
 8008c78:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8008c7c:	b29b      	uxth	r3, r3
 8008c7e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008c82:	4565      	cmp	r5, ip
 8008c84:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8008c88:	f849 3b04 	str.w	r3, [r9], #4
 8008c8c:	d8e4      	bhi.n	8008c58 <__multiply+0xa8>
 8008c8e:	9b01      	ldr	r3, [sp, #4]
 8008c90:	50e7      	str	r7, [r4, r3]
 8008c92:	9b03      	ldr	r3, [sp, #12]
 8008c94:	3104      	adds	r1, #4
 8008c96:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8008c9a:	f1b9 0f00 	cmp.w	r9, #0
 8008c9e:	d020      	beq.n	8008ce2 <__multiply+0x132>
 8008ca0:	4647      	mov	r7, r8
 8008ca2:	46a4      	mov	ip, r4
 8008ca4:	f04f 0a00 	mov.w	sl, #0
 8008ca8:	6823      	ldr	r3, [r4, #0]
 8008caa:	f8b7 b000 	ldrh.w	fp, [r7]
 8008cae:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8008cb2:	b29b      	uxth	r3, r3
 8008cb4:	fb09 220b 	mla	r2, r9, fp, r2
 8008cb8:	4452      	add	r2, sl
 8008cba:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008cbe:	f84c 3b04 	str.w	r3, [ip], #4
 8008cc2:	f857 3b04 	ldr.w	r3, [r7], #4
 8008cc6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008cca:	f8bc 3000 	ldrh.w	r3, [ip]
 8008cce:	42bd      	cmp	r5, r7
 8008cd0:	fb09 330a 	mla	r3, r9, sl, r3
 8008cd4:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8008cd8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008cdc:	d8e5      	bhi.n	8008caa <__multiply+0xfa>
 8008cde:	9a01      	ldr	r2, [sp, #4]
 8008ce0:	50a3      	str	r3, [r4, r2]
 8008ce2:	3404      	adds	r4, #4
 8008ce4:	e79f      	b.n	8008c26 <__multiply+0x76>
 8008ce6:	3e01      	subs	r6, #1
 8008ce8:	e7a1      	b.n	8008c2e <__multiply+0x7e>
 8008cea:	bf00      	nop
 8008cec:	0800d4a5 	.word	0x0800d4a5
 8008cf0:	0800d4b6 	.word	0x0800d4b6

08008cf4 <__pow5mult>:
 8008cf4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008cf8:	4615      	mov	r5, r2
 8008cfa:	f012 0203 	ands.w	r2, r2, #3
 8008cfe:	4607      	mov	r7, r0
 8008d00:	460e      	mov	r6, r1
 8008d02:	d007      	beq.n	8008d14 <__pow5mult+0x20>
 8008d04:	4c25      	ldr	r4, [pc, #148]	@ (8008d9c <__pow5mult+0xa8>)
 8008d06:	3a01      	subs	r2, #1
 8008d08:	2300      	movs	r3, #0
 8008d0a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008d0e:	f7ff fe5d 	bl	80089cc <__multadd>
 8008d12:	4606      	mov	r6, r0
 8008d14:	10ad      	asrs	r5, r5, #2
 8008d16:	d03d      	beq.n	8008d94 <__pow5mult+0xa0>
 8008d18:	69fc      	ldr	r4, [r7, #28]
 8008d1a:	b97c      	cbnz	r4, 8008d3c <__pow5mult+0x48>
 8008d1c:	2010      	movs	r0, #16
 8008d1e:	f7fd fe55 	bl	80069cc <malloc>
 8008d22:	4602      	mov	r2, r0
 8008d24:	61f8      	str	r0, [r7, #28]
 8008d26:	b928      	cbnz	r0, 8008d34 <__pow5mult+0x40>
 8008d28:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8008d2c:	4b1c      	ldr	r3, [pc, #112]	@ (8008da0 <__pow5mult+0xac>)
 8008d2e:	481d      	ldr	r0, [pc, #116]	@ (8008da4 <__pow5mult+0xb0>)
 8008d30:	f001 fb3a 	bl	800a3a8 <__assert_func>
 8008d34:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008d38:	6004      	str	r4, [r0, #0]
 8008d3a:	60c4      	str	r4, [r0, #12]
 8008d3c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8008d40:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008d44:	b94c      	cbnz	r4, 8008d5a <__pow5mult+0x66>
 8008d46:	f240 2171 	movw	r1, #625	@ 0x271
 8008d4a:	4638      	mov	r0, r7
 8008d4c:	f7ff ff1a 	bl	8008b84 <__i2b>
 8008d50:	2300      	movs	r3, #0
 8008d52:	4604      	mov	r4, r0
 8008d54:	f8c8 0008 	str.w	r0, [r8, #8]
 8008d58:	6003      	str	r3, [r0, #0]
 8008d5a:	f04f 0900 	mov.w	r9, #0
 8008d5e:	07eb      	lsls	r3, r5, #31
 8008d60:	d50a      	bpl.n	8008d78 <__pow5mult+0x84>
 8008d62:	4631      	mov	r1, r6
 8008d64:	4622      	mov	r2, r4
 8008d66:	4638      	mov	r0, r7
 8008d68:	f7ff ff22 	bl	8008bb0 <__multiply>
 8008d6c:	4680      	mov	r8, r0
 8008d6e:	4631      	mov	r1, r6
 8008d70:	4638      	mov	r0, r7
 8008d72:	f7ff fe09 	bl	8008988 <_Bfree>
 8008d76:	4646      	mov	r6, r8
 8008d78:	106d      	asrs	r5, r5, #1
 8008d7a:	d00b      	beq.n	8008d94 <__pow5mult+0xa0>
 8008d7c:	6820      	ldr	r0, [r4, #0]
 8008d7e:	b938      	cbnz	r0, 8008d90 <__pow5mult+0x9c>
 8008d80:	4622      	mov	r2, r4
 8008d82:	4621      	mov	r1, r4
 8008d84:	4638      	mov	r0, r7
 8008d86:	f7ff ff13 	bl	8008bb0 <__multiply>
 8008d8a:	6020      	str	r0, [r4, #0]
 8008d8c:	f8c0 9000 	str.w	r9, [r0]
 8008d90:	4604      	mov	r4, r0
 8008d92:	e7e4      	b.n	8008d5e <__pow5mult+0x6a>
 8008d94:	4630      	mov	r0, r6
 8008d96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008d9a:	bf00      	nop
 8008d9c:	0800d5c8 	.word	0x0800d5c8
 8008da0:	0800d436 	.word	0x0800d436
 8008da4:	0800d4b6 	.word	0x0800d4b6

08008da8 <__lshift>:
 8008da8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008dac:	460c      	mov	r4, r1
 8008dae:	4607      	mov	r7, r0
 8008db0:	4691      	mov	r9, r2
 8008db2:	6923      	ldr	r3, [r4, #16]
 8008db4:	6849      	ldr	r1, [r1, #4]
 8008db6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008dba:	68a3      	ldr	r3, [r4, #8]
 8008dbc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008dc0:	f108 0601 	add.w	r6, r8, #1
 8008dc4:	42b3      	cmp	r3, r6
 8008dc6:	db0b      	blt.n	8008de0 <__lshift+0x38>
 8008dc8:	4638      	mov	r0, r7
 8008dca:	f7ff fd9d 	bl	8008908 <_Balloc>
 8008dce:	4605      	mov	r5, r0
 8008dd0:	b948      	cbnz	r0, 8008de6 <__lshift+0x3e>
 8008dd2:	4602      	mov	r2, r0
 8008dd4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8008dd8:	4b27      	ldr	r3, [pc, #156]	@ (8008e78 <__lshift+0xd0>)
 8008dda:	4828      	ldr	r0, [pc, #160]	@ (8008e7c <__lshift+0xd4>)
 8008ddc:	f001 fae4 	bl	800a3a8 <__assert_func>
 8008de0:	3101      	adds	r1, #1
 8008de2:	005b      	lsls	r3, r3, #1
 8008de4:	e7ee      	b.n	8008dc4 <__lshift+0x1c>
 8008de6:	2300      	movs	r3, #0
 8008de8:	f100 0114 	add.w	r1, r0, #20
 8008dec:	f100 0210 	add.w	r2, r0, #16
 8008df0:	4618      	mov	r0, r3
 8008df2:	4553      	cmp	r3, sl
 8008df4:	db33      	blt.n	8008e5e <__lshift+0xb6>
 8008df6:	6920      	ldr	r0, [r4, #16]
 8008df8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008dfc:	f104 0314 	add.w	r3, r4, #20
 8008e00:	f019 091f 	ands.w	r9, r9, #31
 8008e04:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008e08:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008e0c:	d02b      	beq.n	8008e66 <__lshift+0xbe>
 8008e0e:	468a      	mov	sl, r1
 8008e10:	2200      	movs	r2, #0
 8008e12:	f1c9 0e20 	rsb	lr, r9, #32
 8008e16:	6818      	ldr	r0, [r3, #0]
 8008e18:	fa00 f009 	lsl.w	r0, r0, r9
 8008e1c:	4310      	orrs	r0, r2
 8008e1e:	f84a 0b04 	str.w	r0, [sl], #4
 8008e22:	f853 2b04 	ldr.w	r2, [r3], #4
 8008e26:	459c      	cmp	ip, r3
 8008e28:	fa22 f20e 	lsr.w	r2, r2, lr
 8008e2c:	d8f3      	bhi.n	8008e16 <__lshift+0x6e>
 8008e2e:	ebac 0304 	sub.w	r3, ip, r4
 8008e32:	3b15      	subs	r3, #21
 8008e34:	f023 0303 	bic.w	r3, r3, #3
 8008e38:	3304      	adds	r3, #4
 8008e3a:	f104 0015 	add.w	r0, r4, #21
 8008e3e:	4560      	cmp	r0, ip
 8008e40:	bf88      	it	hi
 8008e42:	2304      	movhi	r3, #4
 8008e44:	50ca      	str	r2, [r1, r3]
 8008e46:	b10a      	cbz	r2, 8008e4c <__lshift+0xa4>
 8008e48:	f108 0602 	add.w	r6, r8, #2
 8008e4c:	3e01      	subs	r6, #1
 8008e4e:	4638      	mov	r0, r7
 8008e50:	4621      	mov	r1, r4
 8008e52:	612e      	str	r6, [r5, #16]
 8008e54:	f7ff fd98 	bl	8008988 <_Bfree>
 8008e58:	4628      	mov	r0, r5
 8008e5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008e5e:	f842 0f04 	str.w	r0, [r2, #4]!
 8008e62:	3301      	adds	r3, #1
 8008e64:	e7c5      	b.n	8008df2 <__lshift+0x4a>
 8008e66:	3904      	subs	r1, #4
 8008e68:	f853 2b04 	ldr.w	r2, [r3], #4
 8008e6c:	459c      	cmp	ip, r3
 8008e6e:	f841 2f04 	str.w	r2, [r1, #4]!
 8008e72:	d8f9      	bhi.n	8008e68 <__lshift+0xc0>
 8008e74:	e7ea      	b.n	8008e4c <__lshift+0xa4>
 8008e76:	bf00      	nop
 8008e78:	0800d4a5 	.word	0x0800d4a5
 8008e7c:	0800d4b6 	.word	0x0800d4b6

08008e80 <__mcmp>:
 8008e80:	4603      	mov	r3, r0
 8008e82:	690a      	ldr	r2, [r1, #16]
 8008e84:	6900      	ldr	r0, [r0, #16]
 8008e86:	b530      	push	{r4, r5, lr}
 8008e88:	1a80      	subs	r0, r0, r2
 8008e8a:	d10e      	bne.n	8008eaa <__mcmp+0x2a>
 8008e8c:	3314      	adds	r3, #20
 8008e8e:	3114      	adds	r1, #20
 8008e90:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008e94:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008e98:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008e9c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008ea0:	4295      	cmp	r5, r2
 8008ea2:	d003      	beq.n	8008eac <__mcmp+0x2c>
 8008ea4:	d205      	bcs.n	8008eb2 <__mcmp+0x32>
 8008ea6:	f04f 30ff 	mov.w	r0, #4294967295
 8008eaa:	bd30      	pop	{r4, r5, pc}
 8008eac:	42a3      	cmp	r3, r4
 8008eae:	d3f3      	bcc.n	8008e98 <__mcmp+0x18>
 8008eb0:	e7fb      	b.n	8008eaa <__mcmp+0x2a>
 8008eb2:	2001      	movs	r0, #1
 8008eb4:	e7f9      	b.n	8008eaa <__mcmp+0x2a>
	...

08008eb8 <__mdiff>:
 8008eb8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ebc:	4689      	mov	r9, r1
 8008ebe:	4606      	mov	r6, r0
 8008ec0:	4611      	mov	r1, r2
 8008ec2:	4648      	mov	r0, r9
 8008ec4:	4614      	mov	r4, r2
 8008ec6:	f7ff ffdb 	bl	8008e80 <__mcmp>
 8008eca:	1e05      	subs	r5, r0, #0
 8008ecc:	d112      	bne.n	8008ef4 <__mdiff+0x3c>
 8008ece:	4629      	mov	r1, r5
 8008ed0:	4630      	mov	r0, r6
 8008ed2:	f7ff fd19 	bl	8008908 <_Balloc>
 8008ed6:	4602      	mov	r2, r0
 8008ed8:	b928      	cbnz	r0, 8008ee6 <__mdiff+0x2e>
 8008eda:	f240 2137 	movw	r1, #567	@ 0x237
 8008ede:	4b3e      	ldr	r3, [pc, #248]	@ (8008fd8 <__mdiff+0x120>)
 8008ee0:	483e      	ldr	r0, [pc, #248]	@ (8008fdc <__mdiff+0x124>)
 8008ee2:	f001 fa61 	bl	800a3a8 <__assert_func>
 8008ee6:	2301      	movs	r3, #1
 8008ee8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008eec:	4610      	mov	r0, r2
 8008eee:	b003      	add	sp, #12
 8008ef0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ef4:	bfbc      	itt	lt
 8008ef6:	464b      	movlt	r3, r9
 8008ef8:	46a1      	movlt	r9, r4
 8008efa:	4630      	mov	r0, r6
 8008efc:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8008f00:	bfba      	itte	lt
 8008f02:	461c      	movlt	r4, r3
 8008f04:	2501      	movlt	r5, #1
 8008f06:	2500      	movge	r5, #0
 8008f08:	f7ff fcfe 	bl	8008908 <_Balloc>
 8008f0c:	4602      	mov	r2, r0
 8008f0e:	b918      	cbnz	r0, 8008f18 <__mdiff+0x60>
 8008f10:	f240 2145 	movw	r1, #581	@ 0x245
 8008f14:	4b30      	ldr	r3, [pc, #192]	@ (8008fd8 <__mdiff+0x120>)
 8008f16:	e7e3      	b.n	8008ee0 <__mdiff+0x28>
 8008f18:	f100 0b14 	add.w	fp, r0, #20
 8008f1c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8008f20:	f109 0310 	add.w	r3, r9, #16
 8008f24:	60c5      	str	r5, [r0, #12]
 8008f26:	f04f 0c00 	mov.w	ip, #0
 8008f2a:	f109 0514 	add.w	r5, r9, #20
 8008f2e:	46d9      	mov	r9, fp
 8008f30:	6926      	ldr	r6, [r4, #16]
 8008f32:	f104 0e14 	add.w	lr, r4, #20
 8008f36:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8008f3a:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8008f3e:	9301      	str	r3, [sp, #4]
 8008f40:	9b01      	ldr	r3, [sp, #4]
 8008f42:	f85e 0b04 	ldr.w	r0, [lr], #4
 8008f46:	f853 af04 	ldr.w	sl, [r3, #4]!
 8008f4a:	b281      	uxth	r1, r0
 8008f4c:	9301      	str	r3, [sp, #4]
 8008f4e:	fa1f f38a 	uxth.w	r3, sl
 8008f52:	1a5b      	subs	r3, r3, r1
 8008f54:	0c00      	lsrs	r0, r0, #16
 8008f56:	4463      	add	r3, ip
 8008f58:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8008f5c:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8008f60:	b29b      	uxth	r3, r3
 8008f62:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8008f66:	4576      	cmp	r6, lr
 8008f68:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008f6c:	f849 3b04 	str.w	r3, [r9], #4
 8008f70:	d8e6      	bhi.n	8008f40 <__mdiff+0x88>
 8008f72:	1b33      	subs	r3, r6, r4
 8008f74:	3b15      	subs	r3, #21
 8008f76:	f023 0303 	bic.w	r3, r3, #3
 8008f7a:	3415      	adds	r4, #21
 8008f7c:	3304      	adds	r3, #4
 8008f7e:	42a6      	cmp	r6, r4
 8008f80:	bf38      	it	cc
 8008f82:	2304      	movcc	r3, #4
 8008f84:	441d      	add	r5, r3
 8008f86:	445b      	add	r3, fp
 8008f88:	461e      	mov	r6, r3
 8008f8a:	462c      	mov	r4, r5
 8008f8c:	4544      	cmp	r4, r8
 8008f8e:	d30e      	bcc.n	8008fae <__mdiff+0xf6>
 8008f90:	f108 0103 	add.w	r1, r8, #3
 8008f94:	1b49      	subs	r1, r1, r5
 8008f96:	f021 0103 	bic.w	r1, r1, #3
 8008f9a:	3d03      	subs	r5, #3
 8008f9c:	45a8      	cmp	r8, r5
 8008f9e:	bf38      	it	cc
 8008fa0:	2100      	movcc	r1, #0
 8008fa2:	440b      	add	r3, r1
 8008fa4:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008fa8:	b199      	cbz	r1, 8008fd2 <__mdiff+0x11a>
 8008faa:	6117      	str	r7, [r2, #16]
 8008fac:	e79e      	b.n	8008eec <__mdiff+0x34>
 8008fae:	46e6      	mov	lr, ip
 8008fb0:	f854 1b04 	ldr.w	r1, [r4], #4
 8008fb4:	fa1f fc81 	uxth.w	ip, r1
 8008fb8:	44f4      	add	ip, lr
 8008fba:	0c08      	lsrs	r0, r1, #16
 8008fbc:	4471      	add	r1, lr
 8008fbe:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8008fc2:	b289      	uxth	r1, r1
 8008fc4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8008fc8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008fcc:	f846 1b04 	str.w	r1, [r6], #4
 8008fd0:	e7dc      	b.n	8008f8c <__mdiff+0xd4>
 8008fd2:	3f01      	subs	r7, #1
 8008fd4:	e7e6      	b.n	8008fa4 <__mdiff+0xec>
 8008fd6:	bf00      	nop
 8008fd8:	0800d4a5 	.word	0x0800d4a5
 8008fdc:	0800d4b6 	.word	0x0800d4b6

08008fe0 <__ulp>:
 8008fe0:	4b0e      	ldr	r3, [pc, #56]	@ (800901c <__ulp+0x3c>)
 8008fe2:	400b      	ands	r3, r1
 8008fe4:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8008fe8:	2b00      	cmp	r3, #0
 8008fea:	dc08      	bgt.n	8008ffe <__ulp+0x1e>
 8008fec:	425b      	negs	r3, r3
 8008fee:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8008ff2:	ea4f 5223 	mov.w	r2, r3, asr #20
 8008ff6:	da04      	bge.n	8009002 <__ulp+0x22>
 8008ff8:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8008ffc:	4113      	asrs	r3, r2
 8008ffe:	2200      	movs	r2, #0
 8009000:	e008      	b.n	8009014 <__ulp+0x34>
 8009002:	f1a2 0314 	sub.w	r3, r2, #20
 8009006:	2b1e      	cmp	r3, #30
 8009008:	bfd6      	itet	le
 800900a:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800900e:	2201      	movgt	r2, #1
 8009010:	40da      	lsrle	r2, r3
 8009012:	2300      	movs	r3, #0
 8009014:	4619      	mov	r1, r3
 8009016:	4610      	mov	r0, r2
 8009018:	4770      	bx	lr
 800901a:	bf00      	nop
 800901c:	7ff00000 	.word	0x7ff00000

08009020 <__b2d>:
 8009020:	6902      	ldr	r2, [r0, #16]
 8009022:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009024:	f100 0614 	add.w	r6, r0, #20
 8009028:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 800902c:	f852 4c04 	ldr.w	r4, [r2, #-4]
 8009030:	4f1e      	ldr	r7, [pc, #120]	@ (80090ac <__b2d+0x8c>)
 8009032:	4620      	mov	r0, r4
 8009034:	f7ff fd5a 	bl	8008aec <__hi0bits>
 8009038:	4603      	mov	r3, r0
 800903a:	f1c0 0020 	rsb	r0, r0, #32
 800903e:	2b0a      	cmp	r3, #10
 8009040:	f1a2 0504 	sub.w	r5, r2, #4
 8009044:	6008      	str	r0, [r1, #0]
 8009046:	dc12      	bgt.n	800906e <__b2d+0x4e>
 8009048:	42ae      	cmp	r6, r5
 800904a:	bf2c      	ite	cs
 800904c:	2200      	movcs	r2, #0
 800904e:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8009052:	f1c3 0c0b 	rsb	ip, r3, #11
 8009056:	3315      	adds	r3, #21
 8009058:	fa24 fe0c 	lsr.w	lr, r4, ip
 800905c:	fa04 f303 	lsl.w	r3, r4, r3
 8009060:	fa22 f20c 	lsr.w	r2, r2, ip
 8009064:	ea4e 0107 	orr.w	r1, lr, r7
 8009068:	431a      	orrs	r2, r3
 800906a:	4610      	mov	r0, r2
 800906c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800906e:	42ae      	cmp	r6, r5
 8009070:	bf36      	itet	cc
 8009072:	f1a2 0508 	subcc.w	r5, r2, #8
 8009076:	2200      	movcs	r2, #0
 8009078:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 800907c:	3b0b      	subs	r3, #11
 800907e:	d012      	beq.n	80090a6 <__b2d+0x86>
 8009080:	f1c3 0720 	rsb	r7, r3, #32
 8009084:	fa22 f107 	lsr.w	r1, r2, r7
 8009088:	409c      	lsls	r4, r3
 800908a:	430c      	orrs	r4, r1
 800908c:	42b5      	cmp	r5, r6
 800908e:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 8009092:	bf94      	ite	ls
 8009094:	2400      	movls	r4, #0
 8009096:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 800909a:	409a      	lsls	r2, r3
 800909c:	40fc      	lsrs	r4, r7
 800909e:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 80090a2:	4322      	orrs	r2, r4
 80090a4:	e7e1      	b.n	800906a <__b2d+0x4a>
 80090a6:	ea44 0107 	orr.w	r1, r4, r7
 80090aa:	e7de      	b.n	800906a <__b2d+0x4a>
 80090ac:	3ff00000 	.word	0x3ff00000

080090b0 <__d2b>:
 80090b0:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 80090b4:	2101      	movs	r1, #1
 80090b6:	4690      	mov	r8, r2
 80090b8:	4699      	mov	r9, r3
 80090ba:	9e08      	ldr	r6, [sp, #32]
 80090bc:	f7ff fc24 	bl	8008908 <_Balloc>
 80090c0:	4604      	mov	r4, r0
 80090c2:	b930      	cbnz	r0, 80090d2 <__d2b+0x22>
 80090c4:	4602      	mov	r2, r0
 80090c6:	f240 310f 	movw	r1, #783	@ 0x30f
 80090ca:	4b23      	ldr	r3, [pc, #140]	@ (8009158 <__d2b+0xa8>)
 80090cc:	4823      	ldr	r0, [pc, #140]	@ (800915c <__d2b+0xac>)
 80090ce:	f001 f96b 	bl	800a3a8 <__assert_func>
 80090d2:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80090d6:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80090da:	b10d      	cbz	r5, 80090e0 <__d2b+0x30>
 80090dc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80090e0:	9301      	str	r3, [sp, #4]
 80090e2:	f1b8 0300 	subs.w	r3, r8, #0
 80090e6:	d024      	beq.n	8009132 <__d2b+0x82>
 80090e8:	4668      	mov	r0, sp
 80090ea:	9300      	str	r3, [sp, #0]
 80090ec:	f7ff fd1d 	bl	8008b2a <__lo0bits>
 80090f0:	e9dd 1200 	ldrd	r1, r2, [sp]
 80090f4:	b1d8      	cbz	r0, 800912e <__d2b+0x7e>
 80090f6:	f1c0 0320 	rsb	r3, r0, #32
 80090fa:	fa02 f303 	lsl.w	r3, r2, r3
 80090fe:	430b      	orrs	r3, r1
 8009100:	40c2      	lsrs	r2, r0
 8009102:	6163      	str	r3, [r4, #20]
 8009104:	9201      	str	r2, [sp, #4]
 8009106:	9b01      	ldr	r3, [sp, #4]
 8009108:	2b00      	cmp	r3, #0
 800910a:	bf0c      	ite	eq
 800910c:	2201      	moveq	r2, #1
 800910e:	2202      	movne	r2, #2
 8009110:	61a3      	str	r3, [r4, #24]
 8009112:	6122      	str	r2, [r4, #16]
 8009114:	b1ad      	cbz	r5, 8009142 <__d2b+0x92>
 8009116:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800911a:	4405      	add	r5, r0
 800911c:	6035      	str	r5, [r6, #0]
 800911e:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8009122:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009124:	6018      	str	r0, [r3, #0]
 8009126:	4620      	mov	r0, r4
 8009128:	b002      	add	sp, #8
 800912a:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800912e:	6161      	str	r1, [r4, #20]
 8009130:	e7e9      	b.n	8009106 <__d2b+0x56>
 8009132:	a801      	add	r0, sp, #4
 8009134:	f7ff fcf9 	bl	8008b2a <__lo0bits>
 8009138:	9b01      	ldr	r3, [sp, #4]
 800913a:	2201      	movs	r2, #1
 800913c:	6163      	str	r3, [r4, #20]
 800913e:	3020      	adds	r0, #32
 8009140:	e7e7      	b.n	8009112 <__d2b+0x62>
 8009142:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8009146:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800914a:	6030      	str	r0, [r6, #0]
 800914c:	6918      	ldr	r0, [r3, #16]
 800914e:	f7ff fccd 	bl	8008aec <__hi0bits>
 8009152:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009156:	e7e4      	b.n	8009122 <__d2b+0x72>
 8009158:	0800d4a5 	.word	0x0800d4a5
 800915c:	0800d4b6 	.word	0x0800d4b6

08009160 <__ratio>:
 8009160:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009164:	b085      	sub	sp, #20
 8009166:	e9cd 1000 	strd	r1, r0, [sp]
 800916a:	a902      	add	r1, sp, #8
 800916c:	f7ff ff58 	bl	8009020 <__b2d>
 8009170:	468b      	mov	fp, r1
 8009172:	4606      	mov	r6, r0
 8009174:	460f      	mov	r7, r1
 8009176:	9800      	ldr	r0, [sp, #0]
 8009178:	a903      	add	r1, sp, #12
 800917a:	f7ff ff51 	bl	8009020 <__b2d>
 800917e:	460d      	mov	r5, r1
 8009180:	9b01      	ldr	r3, [sp, #4]
 8009182:	4689      	mov	r9, r1
 8009184:	6919      	ldr	r1, [r3, #16]
 8009186:	9b00      	ldr	r3, [sp, #0]
 8009188:	4604      	mov	r4, r0
 800918a:	691b      	ldr	r3, [r3, #16]
 800918c:	4630      	mov	r0, r6
 800918e:	1ac9      	subs	r1, r1, r3
 8009190:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8009194:	1a9b      	subs	r3, r3, r2
 8009196:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800919a:	2b00      	cmp	r3, #0
 800919c:	bfcd      	iteet	gt
 800919e:	463a      	movgt	r2, r7
 80091a0:	462a      	movle	r2, r5
 80091a2:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80091a6:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 80091aa:	bfd8      	it	le
 80091ac:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 80091b0:	464b      	mov	r3, r9
 80091b2:	4622      	mov	r2, r4
 80091b4:	4659      	mov	r1, fp
 80091b6:	f7f7 fab9 	bl	800072c <__aeabi_ddiv>
 80091ba:	b005      	add	sp, #20
 80091bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080091c0 <__copybits>:
 80091c0:	3901      	subs	r1, #1
 80091c2:	b570      	push	{r4, r5, r6, lr}
 80091c4:	1149      	asrs	r1, r1, #5
 80091c6:	6914      	ldr	r4, [r2, #16]
 80091c8:	3101      	adds	r1, #1
 80091ca:	f102 0314 	add.w	r3, r2, #20
 80091ce:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80091d2:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80091d6:	1f05      	subs	r5, r0, #4
 80091d8:	42a3      	cmp	r3, r4
 80091da:	d30c      	bcc.n	80091f6 <__copybits+0x36>
 80091dc:	1aa3      	subs	r3, r4, r2
 80091de:	3b11      	subs	r3, #17
 80091e0:	f023 0303 	bic.w	r3, r3, #3
 80091e4:	3211      	adds	r2, #17
 80091e6:	42a2      	cmp	r2, r4
 80091e8:	bf88      	it	hi
 80091ea:	2300      	movhi	r3, #0
 80091ec:	4418      	add	r0, r3
 80091ee:	2300      	movs	r3, #0
 80091f0:	4288      	cmp	r0, r1
 80091f2:	d305      	bcc.n	8009200 <__copybits+0x40>
 80091f4:	bd70      	pop	{r4, r5, r6, pc}
 80091f6:	f853 6b04 	ldr.w	r6, [r3], #4
 80091fa:	f845 6f04 	str.w	r6, [r5, #4]!
 80091fe:	e7eb      	b.n	80091d8 <__copybits+0x18>
 8009200:	f840 3b04 	str.w	r3, [r0], #4
 8009204:	e7f4      	b.n	80091f0 <__copybits+0x30>

08009206 <__any_on>:
 8009206:	f100 0214 	add.w	r2, r0, #20
 800920a:	6900      	ldr	r0, [r0, #16]
 800920c:	114b      	asrs	r3, r1, #5
 800920e:	4298      	cmp	r0, r3
 8009210:	b510      	push	{r4, lr}
 8009212:	db11      	blt.n	8009238 <__any_on+0x32>
 8009214:	dd0a      	ble.n	800922c <__any_on+0x26>
 8009216:	f011 011f 	ands.w	r1, r1, #31
 800921a:	d007      	beq.n	800922c <__any_on+0x26>
 800921c:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8009220:	fa24 f001 	lsr.w	r0, r4, r1
 8009224:	fa00 f101 	lsl.w	r1, r0, r1
 8009228:	428c      	cmp	r4, r1
 800922a:	d10b      	bne.n	8009244 <__any_on+0x3e>
 800922c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009230:	4293      	cmp	r3, r2
 8009232:	d803      	bhi.n	800923c <__any_on+0x36>
 8009234:	2000      	movs	r0, #0
 8009236:	bd10      	pop	{r4, pc}
 8009238:	4603      	mov	r3, r0
 800923a:	e7f7      	b.n	800922c <__any_on+0x26>
 800923c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009240:	2900      	cmp	r1, #0
 8009242:	d0f5      	beq.n	8009230 <__any_on+0x2a>
 8009244:	2001      	movs	r0, #1
 8009246:	e7f6      	b.n	8009236 <__any_on+0x30>

08009248 <sulp>:
 8009248:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800924c:	460f      	mov	r7, r1
 800924e:	4690      	mov	r8, r2
 8009250:	f7ff fec6 	bl	8008fe0 <__ulp>
 8009254:	4604      	mov	r4, r0
 8009256:	460d      	mov	r5, r1
 8009258:	f1b8 0f00 	cmp.w	r8, #0
 800925c:	d011      	beq.n	8009282 <sulp+0x3a>
 800925e:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8009262:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8009266:	2b00      	cmp	r3, #0
 8009268:	dd0b      	ble.n	8009282 <sulp+0x3a>
 800926a:	2400      	movs	r4, #0
 800926c:	051b      	lsls	r3, r3, #20
 800926e:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8009272:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8009276:	4622      	mov	r2, r4
 8009278:	462b      	mov	r3, r5
 800927a:	f7f7 f92d 	bl	80004d8 <__aeabi_dmul>
 800927e:	4604      	mov	r4, r0
 8009280:	460d      	mov	r5, r1
 8009282:	4620      	mov	r0, r4
 8009284:	4629      	mov	r1, r5
 8009286:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800928a:	0000      	movs	r0, r0
 800928c:	0000      	movs	r0, r0
	...

08009290 <_strtod_l>:
 8009290:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009294:	b09f      	sub	sp, #124	@ 0x7c
 8009296:	9217      	str	r2, [sp, #92]	@ 0x5c
 8009298:	2200      	movs	r2, #0
 800929a:	460c      	mov	r4, r1
 800929c:	921a      	str	r2, [sp, #104]	@ 0x68
 800929e:	f04f 0a00 	mov.w	sl, #0
 80092a2:	f04f 0b00 	mov.w	fp, #0
 80092a6:	460a      	mov	r2, r1
 80092a8:	9005      	str	r0, [sp, #20]
 80092aa:	9219      	str	r2, [sp, #100]	@ 0x64
 80092ac:	7811      	ldrb	r1, [r2, #0]
 80092ae:	292b      	cmp	r1, #43	@ 0x2b
 80092b0:	d048      	beq.n	8009344 <_strtod_l+0xb4>
 80092b2:	d836      	bhi.n	8009322 <_strtod_l+0x92>
 80092b4:	290d      	cmp	r1, #13
 80092b6:	d830      	bhi.n	800931a <_strtod_l+0x8a>
 80092b8:	2908      	cmp	r1, #8
 80092ba:	d830      	bhi.n	800931e <_strtod_l+0x8e>
 80092bc:	2900      	cmp	r1, #0
 80092be:	d039      	beq.n	8009334 <_strtod_l+0xa4>
 80092c0:	2200      	movs	r2, #0
 80092c2:	920e      	str	r2, [sp, #56]	@ 0x38
 80092c4:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 80092c6:	782a      	ldrb	r2, [r5, #0]
 80092c8:	2a30      	cmp	r2, #48	@ 0x30
 80092ca:	f040 80b0 	bne.w	800942e <_strtod_l+0x19e>
 80092ce:	786a      	ldrb	r2, [r5, #1]
 80092d0:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80092d4:	2a58      	cmp	r2, #88	@ 0x58
 80092d6:	d16c      	bne.n	80093b2 <_strtod_l+0x122>
 80092d8:	9302      	str	r3, [sp, #8]
 80092da:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80092dc:	4a8f      	ldr	r2, [pc, #572]	@ (800951c <_strtod_l+0x28c>)
 80092de:	9301      	str	r3, [sp, #4]
 80092e0:	ab1a      	add	r3, sp, #104	@ 0x68
 80092e2:	9300      	str	r3, [sp, #0]
 80092e4:	9805      	ldr	r0, [sp, #20]
 80092e6:	ab1b      	add	r3, sp, #108	@ 0x6c
 80092e8:	a919      	add	r1, sp, #100	@ 0x64
 80092ea:	f001 f8f7 	bl	800a4dc <__gethex>
 80092ee:	f010 060f 	ands.w	r6, r0, #15
 80092f2:	4604      	mov	r4, r0
 80092f4:	d005      	beq.n	8009302 <_strtod_l+0x72>
 80092f6:	2e06      	cmp	r6, #6
 80092f8:	d126      	bne.n	8009348 <_strtod_l+0xb8>
 80092fa:	2300      	movs	r3, #0
 80092fc:	3501      	adds	r5, #1
 80092fe:	9519      	str	r5, [sp, #100]	@ 0x64
 8009300:	930e      	str	r3, [sp, #56]	@ 0x38
 8009302:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8009304:	2b00      	cmp	r3, #0
 8009306:	f040 8582 	bne.w	8009e0e <_strtod_l+0xb7e>
 800930a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800930c:	b1bb      	cbz	r3, 800933e <_strtod_l+0xae>
 800930e:	4650      	mov	r0, sl
 8009310:	f10b 4100 	add.w	r1, fp, #2147483648	@ 0x80000000
 8009314:	b01f      	add	sp, #124	@ 0x7c
 8009316:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800931a:	2920      	cmp	r1, #32
 800931c:	d1d0      	bne.n	80092c0 <_strtod_l+0x30>
 800931e:	3201      	adds	r2, #1
 8009320:	e7c3      	b.n	80092aa <_strtod_l+0x1a>
 8009322:	292d      	cmp	r1, #45	@ 0x2d
 8009324:	d1cc      	bne.n	80092c0 <_strtod_l+0x30>
 8009326:	2101      	movs	r1, #1
 8009328:	910e      	str	r1, [sp, #56]	@ 0x38
 800932a:	1c51      	adds	r1, r2, #1
 800932c:	9119      	str	r1, [sp, #100]	@ 0x64
 800932e:	7852      	ldrb	r2, [r2, #1]
 8009330:	2a00      	cmp	r2, #0
 8009332:	d1c7      	bne.n	80092c4 <_strtod_l+0x34>
 8009334:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8009336:	9419      	str	r4, [sp, #100]	@ 0x64
 8009338:	2b00      	cmp	r3, #0
 800933a:	f040 8566 	bne.w	8009e0a <_strtod_l+0xb7a>
 800933e:	4650      	mov	r0, sl
 8009340:	4659      	mov	r1, fp
 8009342:	e7e7      	b.n	8009314 <_strtod_l+0x84>
 8009344:	2100      	movs	r1, #0
 8009346:	e7ef      	b.n	8009328 <_strtod_l+0x98>
 8009348:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800934a:	b13a      	cbz	r2, 800935c <_strtod_l+0xcc>
 800934c:	2135      	movs	r1, #53	@ 0x35
 800934e:	a81c      	add	r0, sp, #112	@ 0x70
 8009350:	f7ff ff36 	bl	80091c0 <__copybits>
 8009354:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009356:	9805      	ldr	r0, [sp, #20]
 8009358:	f7ff fb16 	bl	8008988 <_Bfree>
 800935c:	3e01      	subs	r6, #1
 800935e:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8009360:	2e04      	cmp	r6, #4
 8009362:	d806      	bhi.n	8009372 <_strtod_l+0xe2>
 8009364:	e8df f006 	tbb	[pc, r6]
 8009368:	201d0314 	.word	0x201d0314
 800936c:	14          	.byte	0x14
 800936d:	00          	.byte	0x00
 800936e:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8009372:	05e1      	lsls	r1, r4, #23
 8009374:	bf48      	it	mi
 8009376:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800937a:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800937e:	0d1b      	lsrs	r3, r3, #20
 8009380:	051b      	lsls	r3, r3, #20
 8009382:	2b00      	cmp	r3, #0
 8009384:	d1bd      	bne.n	8009302 <_strtod_l+0x72>
 8009386:	f7fe fbcd 	bl	8007b24 <__errno>
 800938a:	2322      	movs	r3, #34	@ 0x22
 800938c:	6003      	str	r3, [r0, #0]
 800938e:	e7b8      	b.n	8009302 <_strtod_l+0x72>
 8009390:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8009394:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8009398:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800939c:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80093a0:	e7e7      	b.n	8009372 <_strtod_l+0xe2>
 80093a2:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 8009520 <_strtod_l+0x290>
 80093a6:	e7e4      	b.n	8009372 <_strtod_l+0xe2>
 80093a8:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 80093ac:	f04f 3aff 	mov.w	sl, #4294967295
 80093b0:	e7df      	b.n	8009372 <_strtod_l+0xe2>
 80093b2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80093b4:	1c5a      	adds	r2, r3, #1
 80093b6:	9219      	str	r2, [sp, #100]	@ 0x64
 80093b8:	785b      	ldrb	r3, [r3, #1]
 80093ba:	2b30      	cmp	r3, #48	@ 0x30
 80093bc:	d0f9      	beq.n	80093b2 <_strtod_l+0x122>
 80093be:	2b00      	cmp	r3, #0
 80093c0:	d09f      	beq.n	8009302 <_strtod_l+0x72>
 80093c2:	2301      	movs	r3, #1
 80093c4:	2700      	movs	r7, #0
 80093c6:	220a      	movs	r2, #10
 80093c8:	46b9      	mov	r9, r7
 80093ca:	9308      	str	r3, [sp, #32]
 80093cc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80093ce:	970b      	str	r7, [sp, #44]	@ 0x2c
 80093d0:	930c      	str	r3, [sp, #48]	@ 0x30
 80093d2:	9819      	ldr	r0, [sp, #100]	@ 0x64
 80093d4:	7805      	ldrb	r5, [r0, #0]
 80093d6:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 80093da:	b2d9      	uxtb	r1, r3
 80093dc:	2909      	cmp	r1, #9
 80093de:	d928      	bls.n	8009432 <_strtod_l+0x1a2>
 80093e0:	2201      	movs	r2, #1
 80093e2:	4950      	ldr	r1, [pc, #320]	@ (8009524 <_strtod_l+0x294>)
 80093e4:	f000 ffc8 	bl	800a378 <strncmp>
 80093e8:	2800      	cmp	r0, #0
 80093ea:	d032      	beq.n	8009452 <_strtod_l+0x1c2>
 80093ec:	2000      	movs	r0, #0
 80093ee:	462a      	mov	r2, r5
 80093f0:	4603      	mov	r3, r0
 80093f2:	464d      	mov	r5, r9
 80093f4:	900a      	str	r0, [sp, #40]	@ 0x28
 80093f6:	2a65      	cmp	r2, #101	@ 0x65
 80093f8:	d001      	beq.n	80093fe <_strtod_l+0x16e>
 80093fa:	2a45      	cmp	r2, #69	@ 0x45
 80093fc:	d114      	bne.n	8009428 <_strtod_l+0x198>
 80093fe:	b91d      	cbnz	r5, 8009408 <_strtod_l+0x178>
 8009400:	9a08      	ldr	r2, [sp, #32]
 8009402:	4302      	orrs	r2, r0
 8009404:	d096      	beq.n	8009334 <_strtod_l+0xa4>
 8009406:	2500      	movs	r5, #0
 8009408:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800940a:	1c62      	adds	r2, r4, #1
 800940c:	9219      	str	r2, [sp, #100]	@ 0x64
 800940e:	7862      	ldrb	r2, [r4, #1]
 8009410:	2a2b      	cmp	r2, #43	@ 0x2b
 8009412:	d07a      	beq.n	800950a <_strtod_l+0x27a>
 8009414:	2a2d      	cmp	r2, #45	@ 0x2d
 8009416:	d07e      	beq.n	8009516 <_strtod_l+0x286>
 8009418:	f04f 0c00 	mov.w	ip, #0
 800941c:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8009420:	2909      	cmp	r1, #9
 8009422:	f240 8085 	bls.w	8009530 <_strtod_l+0x2a0>
 8009426:	9419      	str	r4, [sp, #100]	@ 0x64
 8009428:	f04f 0800 	mov.w	r8, #0
 800942c:	e0a5      	b.n	800957a <_strtod_l+0x2ea>
 800942e:	2300      	movs	r3, #0
 8009430:	e7c8      	b.n	80093c4 <_strtod_l+0x134>
 8009432:	f1b9 0f08 	cmp.w	r9, #8
 8009436:	bfd8      	it	le
 8009438:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800943a:	f100 0001 	add.w	r0, r0, #1
 800943e:	bfd6      	itet	le
 8009440:	fb02 3301 	mlale	r3, r2, r1, r3
 8009444:	fb02 3707 	mlagt	r7, r2, r7, r3
 8009448:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800944a:	f109 0901 	add.w	r9, r9, #1
 800944e:	9019      	str	r0, [sp, #100]	@ 0x64
 8009450:	e7bf      	b.n	80093d2 <_strtod_l+0x142>
 8009452:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009454:	1c5a      	adds	r2, r3, #1
 8009456:	9219      	str	r2, [sp, #100]	@ 0x64
 8009458:	785a      	ldrb	r2, [r3, #1]
 800945a:	f1b9 0f00 	cmp.w	r9, #0
 800945e:	d03b      	beq.n	80094d8 <_strtod_l+0x248>
 8009460:	464d      	mov	r5, r9
 8009462:	900a      	str	r0, [sp, #40]	@ 0x28
 8009464:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8009468:	2b09      	cmp	r3, #9
 800946a:	d912      	bls.n	8009492 <_strtod_l+0x202>
 800946c:	2301      	movs	r3, #1
 800946e:	e7c2      	b.n	80093f6 <_strtod_l+0x166>
 8009470:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009472:	3001      	adds	r0, #1
 8009474:	1c5a      	adds	r2, r3, #1
 8009476:	9219      	str	r2, [sp, #100]	@ 0x64
 8009478:	785a      	ldrb	r2, [r3, #1]
 800947a:	2a30      	cmp	r2, #48	@ 0x30
 800947c:	d0f8      	beq.n	8009470 <_strtod_l+0x1e0>
 800947e:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8009482:	2b08      	cmp	r3, #8
 8009484:	f200 84c8 	bhi.w	8009e18 <_strtod_l+0xb88>
 8009488:	900a      	str	r0, [sp, #40]	@ 0x28
 800948a:	2000      	movs	r0, #0
 800948c:	4605      	mov	r5, r0
 800948e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009490:	930c      	str	r3, [sp, #48]	@ 0x30
 8009492:	3a30      	subs	r2, #48	@ 0x30
 8009494:	f100 0301 	add.w	r3, r0, #1
 8009498:	d018      	beq.n	80094cc <_strtod_l+0x23c>
 800949a:	462e      	mov	r6, r5
 800949c:	f04f 0e0a 	mov.w	lr, #10
 80094a0:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80094a2:	4419      	add	r1, r3
 80094a4:	910a      	str	r1, [sp, #40]	@ 0x28
 80094a6:	1c71      	adds	r1, r6, #1
 80094a8:	eba1 0c05 	sub.w	ip, r1, r5
 80094ac:	4563      	cmp	r3, ip
 80094ae:	dc15      	bgt.n	80094dc <_strtod_l+0x24c>
 80094b0:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 80094b4:	182b      	adds	r3, r5, r0
 80094b6:	2b08      	cmp	r3, #8
 80094b8:	f105 0501 	add.w	r5, r5, #1
 80094bc:	4405      	add	r5, r0
 80094be:	dc1a      	bgt.n	80094f6 <_strtod_l+0x266>
 80094c0:	230a      	movs	r3, #10
 80094c2:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80094c4:	fb03 2301 	mla	r3, r3, r1, r2
 80094c8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80094ca:	2300      	movs	r3, #0
 80094cc:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80094ce:	4618      	mov	r0, r3
 80094d0:	1c51      	adds	r1, r2, #1
 80094d2:	9119      	str	r1, [sp, #100]	@ 0x64
 80094d4:	7852      	ldrb	r2, [r2, #1]
 80094d6:	e7c5      	b.n	8009464 <_strtod_l+0x1d4>
 80094d8:	4648      	mov	r0, r9
 80094da:	e7ce      	b.n	800947a <_strtod_l+0x1ea>
 80094dc:	2e08      	cmp	r6, #8
 80094de:	dc05      	bgt.n	80094ec <_strtod_l+0x25c>
 80094e0:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 80094e2:	fb0e f606 	mul.w	r6, lr, r6
 80094e6:	960b      	str	r6, [sp, #44]	@ 0x2c
 80094e8:	460e      	mov	r6, r1
 80094ea:	e7dc      	b.n	80094a6 <_strtod_l+0x216>
 80094ec:	2910      	cmp	r1, #16
 80094ee:	bfd8      	it	le
 80094f0:	fb0e f707 	mulle.w	r7, lr, r7
 80094f4:	e7f8      	b.n	80094e8 <_strtod_l+0x258>
 80094f6:	2b0f      	cmp	r3, #15
 80094f8:	bfdc      	itt	le
 80094fa:	230a      	movle	r3, #10
 80094fc:	fb03 2707 	mlale	r7, r3, r7, r2
 8009500:	e7e3      	b.n	80094ca <_strtod_l+0x23a>
 8009502:	2300      	movs	r3, #0
 8009504:	930a      	str	r3, [sp, #40]	@ 0x28
 8009506:	2301      	movs	r3, #1
 8009508:	e77a      	b.n	8009400 <_strtod_l+0x170>
 800950a:	f04f 0c00 	mov.w	ip, #0
 800950e:	1ca2      	adds	r2, r4, #2
 8009510:	9219      	str	r2, [sp, #100]	@ 0x64
 8009512:	78a2      	ldrb	r2, [r4, #2]
 8009514:	e782      	b.n	800941c <_strtod_l+0x18c>
 8009516:	f04f 0c01 	mov.w	ip, #1
 800951a:	e7f8      	b.n	800950e <_strtod_l+0x27e>
 800951c:	0800d6dc 	.word	0x0800d6dc
 8009520:	7ff00000 	.word	0x7ff00000
 8009524:	0800d50f 	.word	0x0800d50f
 8009528:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800952a:	1c51      	adds	r1, r2, #1
 800952c:	9119      	str	r1, [sp, #100]	@ 0x64
 800952e:	7852      	ldrb	r2, [r2, #1]
 8009530:	2a30      	cmp	r2, #48	@ 0x30
 8009532:	d0f9      	beq.n	8009528 <_strtod_l+0x298>
 8009534:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8009538:	2908      	cmp	r1, #8
 800953a:	f63f af75 	bhi.w	8009428 <_strtod_l+0x198>
 800953e:	f04f 080a 	mov.w	r8, #10
 8009542:	3a30      	subs	r2, #48	@ 0x30
 8009544:	9209      	str	r2, [sp, #36]	@ 0x24
 8009546:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009548:	920f      	str	r2, [sp, #60]	@ 0x3c
 800954a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800954c:	1c56      	adds	r6, r2, #1
 800954e:	9619      	str	r6, [sp, #100]	@ 0x64
 8009550:	7852      	ldrb	r2, [r2, #1]
 8009552:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8009556:	f1be 0f09 	cmp.w	lr, #9
 800955a:	d939      	bls.n	80095d0 <_strtod_l+0x340>
 800955c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800955e:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8009562:	1a76      	subs	r6, r6, r1
 8009564:	2e08      	cmp	r6, #8
 8009566:	dc03      	bgt.n	8009570 <_strtod_l+0x2e0>
 8009568:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800956a:	4588      	cmp	r8, r1
 800956c:	bfa8      	it	ge
 800956e:	4688      	movge	r8, r1
 8009570:	f1bc 0f00 	cmp.w	ip, #0
 8009574:	d001      	beq.n	800957a <_strtod_l+0x2ea>
 8009576:	f1c8 0800 	rsb	r8, r8, #0
 800957a:	2d00      	cmp	r5, #0
 800957c:	d14e      	bne.n	800961c <_strtod_l+0x38c>
 800957e:	9908      	ldr	r1, [sp, #32]
 8009580:	4308      	orrs	r0, r1
 8009582:	f47f aebe 	bne.w	8009302 <_strtod_l+0x72>
 8009586:	2b00      	cmp	r3, #0
 8009588:	f47f aed4 	bne.w	8009334 <_strtod_l+0xa4>
 800958c:	2a69      	cmp	r2, #105	@ 0x69
 800958e:	d028      	beq.n	80095e2 <_strtod_l+0x352>
 8009590:	dc25      	bgt.n	80095de <_strtod_l+0x34e>
 8009592:	2a49      	cmp	r2, #73	@ 0x49
 8009594:	d025      	beq.n	80095e2 <_strtod_l+0x352>
 8009596:	2a4e      	cmp	r2, #78	@ 0x4e
 8009598:	f47f aecc 	bne.w	8009334 <_strtod_l+0xa4>
 800959c:	4999      	ldr	r1, [pc, #612]	@ (8009804 <_strtod_l+0x574>)
 800959e:	a819      	add	r0, sp, #100	@ 0x64
 80095a0:	f001 f9be 	bl	800a920 <__match>
 80095a4:	2800      	cmp	r0, #0
 80095a6:	f43f aec5 	beq.w	8009334 <_strtod_l+0xa4>
 80095aa:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80095ac:	781b      	ldrb	r3, [r3, #0]
 80095ae:	2b28      	cmp	r3, #40	@ 0x28
 80095b0:	d12e      	bne.n	8009610 <_strtod_l+0x380>
 80095b2:	4995      	ldr	r1, [pc, #596]	@ (8009808 <_strtod_l+0x578>)
 80095b4:	aa1c      	add	r2, sp, #112	@ 0x70
 80095b6:	a819      	add	r0, sp, #100	@ 0x64
 80095b8:	f001 f9c6 	bl	800a948 <__hexnan>
 80095bc:	2805      	cmp	r0, #5
 80095be:	d127      	bne.n	8009610 <_strtod_l+0x380>
 80095c0:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80095c2:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 80095c6:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 80095ca:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 80095ce:	e698      	b.n	8009302 <_strtod_l+0x72>
 80095d0:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80095d2:	fb08 2101 	mla	r1, r8, r1, r2
 80095d6:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 80095da:	9209      	str	r2, [sp, #36]	@ 0x24
 80095dc:	e7b5      	b.n	800954a <_strtod_l+0x2ba>
 80095de:	2a6e      	cmp	r2, #110	@ 0x6e
 80095e0:	e7da      	b.n	8009598 <_strtod_l+0x308>
 80095e2:	498a      	ldr	r1, [pc, #552]	@ (800980c <_strtod_l+0x57c>)
 80095e4:	a819      	add	r0, sp, #100	@ 0x64
 80095e6:	f001 f99b 	bl	800a920 <__match>
 80095ea:	2800      	cmp	r0, #0
 80095ec:	f43f aea2 	beq.w	8009334 <_strtod_l+0xa4>
 80095f0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80095f2:	4987      	ldr	r1, [pc, #540]	@ (8009810 <_strtod_l+0x580>)
 80095f4:	3b01      	subs	r3, #1
 80095f6:	a819      	add	r0, sp, #100	@ 0x64
 80095f8:	9319      	str	r3, [sp, #100]	@ 0x64
 80095fa:	f001 f991 	bl	800a920 <__match>
 80095fe:	b910      	cbnz	r0, 8009606 <_strtod_l+0x376>
 8009600:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009602:	3301      	adds	r3, #1
 8009604:	9319      	str	r3, [sp, #100]	@ 0x64
 8009606:	f04f 0a00 	mov.w	sl, #0
 800960a:	f8df b208 	ldr.w	fp, [pc, #520]	@ 8009814 <_strtod_l+0x584>
 800960e:	e678      	b.n	8009302 <_strtod_l+0x72>
 8009610:	4881      	ldr	r0, [pc, #516]	@ (8009818 <_strtod_l+0x588>)
 8009612:	f000 fec3 	bl	800a39c <nan>
 8009616:	4682      	mov	sl, r0
 8009618:	468b      	mov	fp, r1
 800961a:	e672      	b.n	8009302 <_strtod_l+0x72>
 800961c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800961e:	f1b9 0f00 	cmp.w	r9, #0
 8009622:	bf08      	it	eq
 8009624:	46a9      	moveq	r9, r5
 8009626:	eba8 0303 	sub.w	r3, r8, r3
 800962a:	2d10      	cmp	r5, #16
 800962c:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800962e:	462c      	mov	r4, r5
 8009630:	9309      	str	r3, [sp, #36]	@ 0x24
 8009632:	bfa8      	it	ge
 8009634:	2410      	movge	r4, #16
 8009636:	f7f6 fed5 	bl	80003e4 <__aeabi_ui2d>
 800963a:	2d09      	cmp	r5, #9
 800963c:	4682      	mov	sl, r0
 800963e:	468b      	mov	fp, r1
 8009640:	dc11      	bgt.n	8009666 <_strtod_l+0x3d6>
 8009642:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009644:	2b00      	cmp	r3, #0
 8009646:	f43f ae5c 	beq.w	8009302 <_strtod_l+0x72>
 800964a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800964c:	dd76      	ble.n	800973c <_strtod_l+0x4ac>
 800964e:	2b16      	cmp	r3, #22
 8009650:	dc5d      	bgt.n	800970e <_strtod_l+0x47e>
 8009652:	4972      	ldr	r1, [pc, #456]	@ (800981c <_strtod_l+0x58c>)
 8009654:	4652      	mov	r2, sl
 8009656:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800965a:	465b      	mov	r3, fp
 800965c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009660:	f7f6 ff3a 	bl	80004d8 <__aeabi_dmul>
 8009664:	e7d7      	b.n	8009616 <_strtod_l+0x386>
 8009666:	4b6d      	ldr	r3, [pc, #436]	@ (800981c <_strtod_l+0x58c>)
 8009668:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800966c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8009670:	f7f6 ff32 	bl	80004d8 <__aeabi_dmul>
 8009674:	4682      	mov	sl, r0
 8009676:	4638      	mov	r0, r7
 8009678:	468b      	mov	fp, r1
 800967a:	f7f6 feb3 	bl	80003e4 <__aeabi_ui2d>
 800967e:	4602      	mov	r2, r0
 8009680:	460b      	mov	r3, r1
 8009682:	4650      	mov	r0, sl
 8009684:	4659      	mov	r1, fp
 8009686:	f7f6 fd71 	bl	800016c <__adddf3>
 800968a:	2d0f      	cmp	r5, #15
 800968c:	4682      	mov	sl, r0
 800968e:	468b      	mov	fp, r1
 8009690:	ddd7      	ble.n	8009642 <_strtod_l+0x3b2>
 8009692:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009694:	1b2c      	subs	r4, r5, r4
 8009696:	441c      	add	r4, r3
 8009698:	2c00      	cmp	r4, #0
 800969a:	f340 8093 	ble.w	80097c4 <_strtod_l+0x534>
 800969e:	f014 030f 	ands.w	r3, r4, #15
 80096a2:	d00a      	beq.n	80096ba <_strtod_l+0x42a>
 80096a4:	495d      	ldr	r1, [pc, #372]	@ (800981c <_strtod_l+0x58c>)
 80096a6:	4652      	mov	r2, sl
 80096a8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80096ac:	e9d1 0100 	ldrd	r0, r1, [r1]
 80096b0:	465b      	mov	r3, fp
 80096b2:	f7f6 ff11 	bl	80004d8 <__aeabi_dmul>
 80096b6:	4682      	mov	sl, r0
 80096b8:	468b      	mov	fp, r1
 80096ba:	f034 040f 	bics.w	r4, r4, #15
 80096be:	d073      	beq.n	80097a8 <_strtod_l+0x518>
 80096c0:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 80096c4:	dd49      	ble.n	800975a <_strtod_l+0x4ca>
 80096c6:	2400      	movs	r4, #0
 80096c8:	46a0      	mov	r8, r4
 80096ca:	46a1      	mov	r9, r4
 80096cc:	940b      	str	r4, [sp, #44]	@ 0x2c
 80096ce:	2322      	movs	r3, #34	@ 0x22
 80096d0:	f04f 0a00 	mov.w	sl, #0
 80096d4:	9a05      	ldr	r2, [sp, #20]
 80096d6:	f8df b13c 	ldr.w	fp, [pc, #316]	@ 8009814 <_strtod_l+0x584>
 80096da:	6013      	str	r3, [r2, #0]
 80096dc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80096de:	2b00      	cmp	r3, #0
 80096e0:	f43f ae0f 	beq.w	8009302 <_strtod_l+0x72>
 80096e4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80096e6:	9805      	ldr	r0, [sp, #20]
 80096e8:	f7ff f94e 	bl	8008988 <_Bfree>
 80096ec:	4649      	mov	r1, r9
 80096ee:	9805      	ldr	r0, [sp, #20]
 80096f0:	f7ff f94a 	bl	8008988 <_Bfree>
 80096f4:	4641      	mov	r1, r8
 80096f6:	9805      	ldr	r0, [sp, #20]
 80096f8:	f7ff f946 	bl	8008988 <_Bfree>
 80096fc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80096fe:	9805      	ldr	r0, [sp, #20]
 8009700:	f7ff f942 	bl	8008988 <_Bfree>
 8009704:	4621      	mov	r1, r4
 8009706:	9805      	ldr	r0, [sp, #20]
 8009708:	f7ff f93e 	bl	8008988 <_Bfree>
 800970c:	e5f9      	b.n	8009302 <_strtod_l+0x72>
 800970e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009710:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8009714:	4293      	cmp	r3, r2
 8009716:	dbbc      	blt.n	8009692 <_strtod_l+0x402>
 8009718:	4c40      	ldr	r4, [pc, #256]	@ (800981c <_strtod_l+0x58c>)
 800971a:	f1c5 050f 	rsb	r5, r5, #15
 800971e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8009722:	4652      	mov	r2, sl
 8009724:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009728:	465b      	mov	r3, fp
 800972a:	f7f6 fed5 	bl	80004d8 <__aeabi_dmul>
 800972e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009730:	1b5d      	subs	r5, r3, r5
 8009732:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8009736:	e9d4 2300 	ldrd	r2, r3, [r4]
 800973a:	e791      	b.n	8009660 <_strtod_l+0x3d0>
 800973c:	3316      	adds	r3, #22
 800973e:	dba8      	blt.n	8009692 <_strtod_l+0x402>
 8009740:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009742:	4650      	mov	r0, sl
 8009744:	eba3 0808 	sub.w	r8, r3, r8
 8009748:	4b34      	ldr	r3, [pc, #208]	@ (800981c <_strtod_l+0x58c>)
 800974a:	4659      	mov	r1, fp
 800974c:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8009750:	e9d8 2300 	ldrd	r2, r3, [r8]
 8009754:	f7f6 ffea 	bl	800072c <__aeabi_ddiv>
 8009758:	e75d      	b.n	8009616 <_strtod_l+0x386>
 800975a:	2300      	movs	r3, #0
 800975c:	4650      	mov	r0, sl
 800975e:	4659      	mov	r1, fp
 8009760:	461e      	mov	r6, r3
 8009762:	4f2f      	ldr	r7, [pc, #188]	@ (8009820 <_strtod_l+0x590>)
 8009764:	1124      	asrs	r4, r4, #4
 8009766:	2c01      	cmp	r4, #1
 8009768:	dc21      	bgt.n	80097ae <_strtod_l+0x51e>
 800976a:	b10b      	cbz	r3, 8009770 <_strtod_l+0x4e0>
 800976c:	4682      	mov	sl, r0
 800976e:	468b      	mov	fp, r1
 8009770:	492b      	ldr	r1, [pc, #172]	@ (8009820 <_strtod_l+0x590>)
 8009772:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8009776:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800977a:	4652      	mov	r2, sl
 800977c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009780:	465b      	mov	r3, fp
 8009782:	f7f6 fea9 	bl	80004d8 <__aeabi_dmul>
 8009786:	4b23      	ldr	r3, [pc, #140]	@ (8009814 <_strtod_l+0x584>)
 8009788:	460a      	mov	r2, r1
 800978a:	400b      	ands	r3, r1
 800978c:	4925      	ldr	r1, [pc, #148]	@ (8009824 <_strtod_l+0x594>)
 800978e:	4682      	mov	sl, r0
 8009790:	428b      	cmp	r3, r1
 8009792:	d898      	bhi.n	80096c6 <_strtod_l+0x436>
 8009794:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8009798:	428b      	cmp	r3, r1
 800979a:	bf86      	itte	hi
 800979c:	f04f 3aff 	movhi.w	sl, #4294967295
 80097a0:	f8df b084 	ldrhi.w	fp, [pc, #132]	@ 8009828 <_strtod_l+0x598>
 80097a4:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 80097a8:	2300      	movs	r3, #0
 80097aa:	9308      	str	r3, [sp, #32]
 80097ac:	e076      	b.n	800989c <_strtod_l+0x60c>
 80097ae:	07e2      	lsls	r2, r4, #31
 80097b0:	d504      	bpl.n	80097bc <_strtod_l+0x52c>
 80097b2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80097b6:	f7f6 fe8f 	bl	80004d8 <__aeabi_dmul>
 80097ba:	2301      	movs	r3, #1
 80097bc:	3601      	adds	r6, #1
 80097be:	1064      	asrs	r4, r4, #1
 80097c0:	3708      	adds	r7, #8
 80097c2:	e7d0      	b.n	8009766 <_strtod_l+0x4d6>
 80097c4:	d0f0      	beq.n	80097a8 <_strtod_l+0x518>
 80097c6:	4264      	negs	r4, r4
 80097c8:	f014 020f 	ands.w	r2, r4, #15
 80097cc:	d00a      	beq.n	80097e4 <_strtod_l+0x554>
 80097ce:	4b13      	ldr	r3, [pc, #76]	@ (800981c <_strtod_l+0x58c>)
 80097d0:	4650      	mov	r0, sl
 80097d2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80097d6:	4659      	mov	r1, fp
 80097d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097dc:	f7f6 ffa6 	bl	800072c <__aeabi_ddiv>
 80097e0:	4682      	mov	sl, r0
 80097e2:	468b      	mov	fp, r1
 80097e4:	1124      	asrs	r4, r4, #4
 80097e6:	d0df      	beq.n	80097a8 <_strtod_l+0x518>
 80097e8:	2c1f      	cmp	r4, #31
 80097ea:	dd1f      	ble.n	800982c <_strtod_l+0x59c>
 80097ec:	2400      	movs	r4, #0
 80097ee:	46a0      	mov	r8, r4
 80097f0:	46a1      	mov	r9, r4
 80097f2:	940b      	str	r4, [sp, #44]	@ 0x2c
 80097f4:	2322      	movs	r3, #34	@ 0x22
 80097f6:	9a05      	ldr	r2, [sp, #20]
 80097f8:	f04f 0a00 	mov.w	sl, #0
 80097fc:	f04f 0b00 	mov.w	fp, #0
 8009800:	6013      	str	r3, [r2, #0]
 8009802:	e76b      	b.n	80096dc <_strtod_l+0x44c>
 8009804:	0800d3fd 	.word	0x0800d3fd
 8009808:	0800d6c8 	.word	0x0800d6c8
 800980c:	0800d3f5 	.word	0x0800d3f5
 8009810:	0800d42c 	.word	0x0800d42c
 8009814:	7ff00000 	.word	0x7ff00000
 8009818:	0800d565 	.word	0x0800d565
 800981c:	0800d600 	.word	0x0800d600
 8009820:	0800d5d8 	.word	0x0800d5d8
 8009824:	7ca00000 	.word	0x7ca00000
 8009828:	7fefffff 	.word	0x7fefffff
 800982c:	f014 0310 	ands.w	r3, r4, #16
 8009830:	bf18      	it	ne
 8009832:	236a      	movne	r3, #106	@ 0x6a
 8009834:	4650      	mov	r0, sl
 8009836:	9308      	str	r3, [sp, #32]
 8009838:	4659      	mov	r1, fp
 800983a:	2300      	movs	r3, #0
 800983c:	4e77      	ldr	r6, [pc, #476]	@ (8009a1c <_strtod_l+0x78c>)
 800983e:	07e7      	lsls	r7, r4, #31
 8009840:	d504      	bpl.n	800984c <_strtod_l+0x5bc>
 8009842:	e9d6 2300 	ldrd	r2, r3, [r6]
 8009846:	f7f6 fe47 	bl	80004d8 <__aeabi_dmul>
 800984a:	2301      	movs	r3, #1
 800984c:	1064      	asrs	r4, r4, #1
 800984e:	f106 0608 	add.w	r6, r6, #8
 8009852:	d1f4      	bne.n	800983e <_strtod_l+0x5ae>
 8009854:	b10b      	cbz	r3, 800985a <_strtod_l+0x5ca>
 8009856:	4682      	mov	sl, r0
 8009858:	468b      	mov	fp, r1
 800985a:	9b08      	ldr	r3, [sp, #32]
 800985c:	b1b3      	cbz	r3, 800988c <_strtod_l+0x5fc>
 800985e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8009862:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8009866:	2b00      	cmp	r3, #0
 8009868:	4659      	mov	r1, fp
 800986a:	dd0f      	ble.n	800988c <_strtod_l+0x5fc>
 800986c:	2b1f      	cmp	r3, #31
 800986e:	dd58      	ble.n	8009922 <_strtod_l+0x692>
 8009870:	2b34      	cmp	r3, #52	@ 0x34
 8009872:	bfd8      	it	le
 8009874:	f04f 33ff 	movle.w	r3, #4294967295
 8009878:	f04f 0a00 	mov.w	sl, #0
 800987c:	bfcf      	iteee	gt
 800987e:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8009882:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8009886:	4093      	lslle	r3, r2
 8009888:	ea03 0b01 	andle.w	fp, r3, r1
 800988c:	2200      	movs	r2, #0
 800988e:	2300      	movs	r3, #0
 8009890:	4650      	mov	r0, sl
 8009892:	4659      	mov	r1, fp
 8009894:	f7f7 f888 	bl	80009a8 <__aeabi_dcmpeq>
 8009898:	2800      	cmp	r0, #0
 800989a:	d1a7      	bne.n	80097ec <_strtod_l+0x55c>
 800989c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800989e:	464a      	mov	r2, r9
 80098a0:	9300      	str	r3, [sp, #0]
 80098a2:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80098a4:	462b      	mov	r3, r5
 80098a6:	9805      	ldr	r0, [sp, #20]
 80098a8:	f7ff f8d6 	bl	8008a58 <__s2b>
 80098ac:	900b      	str	r0, [sp, #44]	@ 0x2c
 80098ae:	2800      	cmp	r0, #0
 80098b0:	f43f af09 	beq.w	80096c6 <_strtod_l+0x436>
 80098b4:	2400      	movs	r4, #0
 80098b6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80098b8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80098ba:	2a00      	cmp	r2, #0
 80098bc:	eba3 0308 	sub.w	r3, r3, r8
 80098c0:	bfa8      	it	ge
 80098c2:	2300      	movge	r3, #0
 80098c4:	46a0      	mov	r8, r4
 80098c6:	9312      	str	r3, [sp, #72]	@ 0x48
 80098c8:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80098cc:	9316      	str	r3, [sp, #88]	@ 0x58
 80098ce:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80098d0:	9805      	ldr	r0, [sp, #20]
 80098d2:	6859      	ldr	r1, [r3, #4]
 80098d4:	f7ff f818 	bl	8008908 <_Balloc>
 80098d8:	4681      	mov	r9, r0
 80098da:	2800      	cmp	r0, #0
 80098dc:	f43f aef7 	beq.w	80096ce <_strtod_l+0x43e>
 80098e0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80098e2:	300c      	adds	r0, #12
 80098e4:	691a      	ldr	r2, [r3, #16]
 80098e6:	f103 010c 	add.w	r1, r3, #12
 80098ea:	3202      	adds	r2, #2
 80098ec:	0092      	lsls	r2, r2, #2
 80098ee:	f7fe f954 	bl	8007b9a <memcpy>
 80098f2:	ab1c      	add	r3, sp, #112	@ 0x70
 80098f4:	9301      	str	r3, [sp, #4]
 80098f6:	ab1b      	add	r3, sp, #108	@ 0x6c
 80098f8:	9300      	str	r3, [sp, #0]
 80098fa:	4652      	mov	r2, sl
 80098fc:	465b      	mov	r3, fp
 80098fe:	9805      	ldr	r0, [sp, #20]
 8009900:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8009904:	f7ff fbd4 	bl	80090b0 <__d2b>
 8009908:	901a      	str	r0, [sp, #104]	@ 0x68
 800990a:	2800      	cmp	r0, #0
 800990c:	f43f aedf 	beq.w	80096ce <_strtod_l+0x43e>
 8009910:	2101      	movs	r1, #1
 8009912:	9805      	ldr	r0, [sp, #20]
 8009914:	f7ff f936 	bl	8008b84 <__i2b>
 8009918:	4680      	mov	r8, r0
 800991a:	b948      	cbnz	r0, 8009930 <_strtod_l+0x6a0>
 800991c:	f04f 0800 	mov.w	r8, #0
 8009920:	e6d5      	b.n	80096ce <_strtod_l+0x43e>
 8009922:	f04f 32ff 	mov.w	r2, #4294967295
 8009926:	fa02 f303 	lsl.w	r3, r2, r3
 800992a:	ea03 0a0a 	and.w	sl, r3, sl
 800992e:	e7ad      	b.n	800988c <_strtod_l+0x5fc>
 8009930:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8009932:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8009934:	2d00      	cmp	r5, #0
 8009936:	bfab      	itete	ge
 8009938:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800993a:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800993c:	18ef      	addge	r7, r5, r3
 800993e:	1b5e      	sublt	r6, r3, r5
 8009940:	9b08      	ldr	r3, [sp, #32]
 8009942:	bfa8      	it	ge
 8009944:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8009946:	eba5 0503 	sub.w	r5, r5, r3
 800994a:	4415      	add	r5, r2
 800994c:	4b34      	ldr	r3, [pc, #208]	@ (8009a20 <_strtod_l+0x790>)
 800994e:	f105 35ff 	add.w	r5, r5, #4294967295
 8009952:	bfb8      	it	lt
 8009954:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8009956:	429d      	cmp	r5, r3
 8009958:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800995c:	da50      	bge.n	8009a00 <_strtod_l+0x770>
 800995e:	1b5b      	subs	r3, r3, r5
 8009960:	2b1f      	cmp	r3, #31
 8009962:	f04f 0101 	mov.w	r1, #1
 8009966:	eba2 0203 	sub.w	r2, r2, r3
 800996a:	dc3d      	bgt.n	80099e8 <_strtod_l+0x758>
 800996c:	fa01 f303 	lsl.w	r3, r1, r3
 8009970:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009972:	2300      	movs	r3, #0
 8009974:	9310      	str	r3, [sp, #64]	@ 0x40
 8009976:	18bd      	adds	r5, r7, r2
 8009978:	9b08      	ldr	r3, [sp, #32]
 800997a:	42af      	cmp	r7, r5
 800997c:	4416      	add	r6, r2
 800997e:	441e      	add	r6, r3
 8009980:	463b      	mov	r3, r7
 8009982:	bfa8      	it	ge
 8009984:	462b      	movge	r3, r5
 8009986:	42b3      	cmp	r3, r6
 8009988:	bfa8      	it	ge
 800998a:	4633      	movge	r3, r6
 800998c:	2b00      	cmp	r3, #0
 800998e:	bfc2      	ittt	gt
 8009990:	1aed      	subgt	r5, r5, r3
 8009992:	1af6      	subgt	r6, r6, r3
 8009994:	1aff      	subgt	r7, r7, r3
 8009996:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8009998:	2b00      	cmp	r3, #0
 800999a:	dd16      	ble.n	80099ca <_strtod_l+0x73a>
 800999c:	4641      	mov	r1, r8
 800999e:	461a      	mov	r2, r3
 80099a0:	9805      	ldr	r0, [sp, #20]
 80099a2:	f7ff f9a7 	bl	8008cf4 <__pow5mult>
 80099a6:	4680      	mov	r8, r0
 80099a8:	2800      	cmp	r0, #0
 80099aa:	d0b7      	beq.n	800991c <_strtod_l+0x68c>
 80099ac:	4601      	mov	r1, r0
 80099ae:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80099b0:	9805      	ldr	r0, [sp, #20]
 80099b2:	f7ff f8fd 	bl	8008bb0 <__multiply>
 80099b6:	900a      	str	r0, [sp, #40]	@ 0x28
 80099b8:	2800      	cmp	r0, #0
 80099ba:	f43f ae88 	beq.w	80096ce <_strtod_l+0x43e>
 80099be:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80099c0:	9805      	ldr	r0, [sp, #20]
 80099c2:	f7fe ffe1 	bl	8008988 <_Bfree>
 80099c6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80099c8:	931a      	str	r3, [sp, #104]	@ 0x68
 80099ca:	2d00      	cmp	r5, #0
 80099cc:	dc1d      	bgt.n	8009a0a <_strtod_l+0x77a>
 80099ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80099d0:	2b00      	cmp	r3, #0
 80099d2:	dd27      	ble.n	8009a24 <_strtod_l+0x794>
 80099d4:	4649      	mov	r1, r9
 80099d6:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80099d8:	9805      	ldr	r0, [sp, #20]
 80099da:	f7ff f98b 	bl	8008cf4 <__pow5mult>
 80099de:	4681      	mov	r9, r0
 80099e0:	bb00      	cbnz	r0, 8009a24 <_strtod_l+0x794>
 80099e2:	f04f 0900 	mov.w	r9, #0
 80099e6:	e672      	b.n	80096ce <_strtod_l+0x43e>
 80099e8:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 80099ec:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 80099f0:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 80099f4:	35e2      	adds	r5, #226	@ 0xe2
 80099f6:	fa01 f305 	lsl.w	r3, r1, r5
 80099fa:	9310      	str	r3, [sp, #64]	@ 0x40
 80099fc:	9113      	str	r1, [sp, #76]	@ 0x4c
 80099fe:	e7ba      	b.n	8009976 <_strtod_l+0x6e6>
 8009a00:	2300      	movs	r3, #0
 8009a02:	9310      	str	r3, [sp, #64]	@ 0x40
 8009a04:	2301      	movs	r3, #1
 8009a06:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009a08:	e7b5      	b.n	8009976 <_strtod_l+0x6e6>
 8009a0a:	462a      	mov	r2, r5
 8009a0c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009a0e:	9805      	ldr	r0, [sp, #20]
 8009a10:	f7ff f9ca 	bl	8008da8 <__lshift>
 8009a14:	901a      	str	r0, [sp, #104]	@ 0x68
 8009a16:	2800      	cmp	r0, #0
 8009a18:	d1d9      	bne.n	80099ce <_strtod_l+0x73e>
 8009a1a:	e658      	b.n	80096ce <_strtod_l+0x43e>
 8009a1c:	0800d6f0 	.word	0x0800d6f0
 8009a20:	fffffc02 	.word	0xfffffc02
 8009a24:	2e00      	cmp	r6, #0
 8009a26:	dd07      	ble.n	8009a38 <_strtod_l+0x7a8>
 8009a28:	4649      	mov	r1, r9
 8009a2a:	4632      	mov	r2, r6
 8009a2c:	9805      	ldr	r0, [sp, #20]
 8009a2e:	f7ff f9bb 	bl	8008da8 <__lshift>
 8009a32:	4681      	mov	r9, r0
 8009a34:	2800      	cmp	r0, #0
 8009a36:	d0d4      	beq.n	80099e2 <_strtod_l+0x752>
 8009a38:	2f00      	cmp	r7, #0
 8009a3a:	dd08      	ble.n	8009a4e <_strtod_l+0x7be>
 8009a3c:	4641      	mov	r1, r8
 8009a3e:	463a      	mov	r2, r7
 8009a40:	9805      	ldr	r0, [sp, #20]
 8009a42:	f7ff f9b1 	bl	8008da8 <__lshift>
 8009a46:	4680      	mov	r8, r0
 8009a48:	2800      	cmp	r0, #0
 8009a4a:	f43f ae40 	beq.w	80096ce <_strtod_l+0x43e>
 8009a4e:	464a      	mov	r2, r9
 8009a50:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009a52:	9805      	ldr	r0, [sp, #20]
 8009a54:	f7ff fa30 	bl	8008eb8 <__mdiff>
 8009a58:	4604      	mov	r4, r0
 8009a5a:	2800      	cmp	r0, #0
 8009a5c:	f43f ae37 	beq.w	80096ce <_strtod_l+0x43e>
 8009a60:	68c3      	ldr	r3, [r0, #12]
 8009a62:	4641      	mov	r1, r8
 8009a64:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009a66:	2300      	movs	r3, #0
 8009a68:	60c3      	str	r3, [r0, #12]
 8009a6a:	f7ff fa09 	bl	8008e80 <__mcmp>
 8009a6e:	2800      	cmp	r0, #0
 8009a70:	da3d      	bge.n	8009aee <_strtod_l+0x85e>
 8009a72:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009a74:	ea53 030a 	orrs.w	r3, r3, sl
 8009a78:	d163      	bne.n	8009b42 <_strtod_l+0x8b2>
 8009a7a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009a7e:	2b00      	cmp	r3, #0
 8009a80:	d15f      	bne.n	8009b42 <_strtod_l+0x8b2>
 8009a82:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009a86:	0d1b      	lsrs	r3, r3, #20
 8009a88:	051b      	lsls	r3, r3, #20
 8009a8a:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8009a8e:	d958      	bls.n	8009b42 <_strtod_l+0x8b2>
 8009a90:	6963      	ldr	r3, [r4, #20]
 8009a92:	b913      	cbnz	r3, 8009a9a <_strtod_l+0x80a>
 8009a94:	6923      	ldr	r3, [r4, #16]
 8009a96:	2b01      	cmp	r3, #1
 8009a98:	dd53      	ble.n	8009b42 <_strtod_l+0x8b2>
 8009a9a:	4621      	mov	r1, r4
 8009a9c:	2201      	movs	r2, #1
 8009a9e:	9805      	ldr	r0, [sp, #20]
 8009aa0:	f7ff f982 	bl	8008da8 <__lshift>
 8009aa4:	4641      	mov	r1, r8
 8009aa6:	4604      	mov	r4, r0
 8009aa8:	f7ff f9ea 	bl	8008e80 <__mcmp>
 8009aac:	2800      	cmp	r0, #0
 8009aae:	dd48      	ble.n	8009b42 <_strtod_l+0x8b2>
 8009ab0:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009ab4:	9a08      	ldr	r2, [sp, #32]
 8009ab6:	0d1b      	lsrs	r3, r3, #20
 8009ab8:	051b      	lsls	r3, r3, #20
 8009aba:	2a00      	cmp	r2, #0
 8009abc:	d062      	beq.n	8009b84 <_strtod_l+0x8f4>
 8009abe:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8009ac2:	d85f      	bhi.n	8009b84 <_strtod_l+0x8f4>
 8009ac4:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8009ac8:	f67f ae94 	bls.w	80097f4 <_strtod_l+0x564>
 8009acc:	4650      	mov	r0, sl
 8009ace:	4659      	mov	r1, fp
 8009ad0:	4ba3      	ldr	r3, [pc, #652]	@ (8009d60 <_strtod_l+0xad0>)
 8009ad2:	2200      	movs	r2, #0
 8009ad4:	f7f6 fd00 	bl	80004d8 <__aeabi_dmul>
 8009ad8:	4ba2      	ldr	r3, [pc, #648]	@ (8009d64 <_strtod_l+0xad4>)
 8009ada:	4682      	mov	sl, r0
 8009adc:	400b      	ands	r3, r1
 8009ade:	468b      	mov	fp, r1
 8009ae0:	2b00      	cmp	r3, #0
 8009ae2:	f47f adff 	bne.w	80096e4 <_strtod_l+0x454>
 8009ae6:	2322      	movs	r3, #34	@ 0x22
 8009ae8:	9a05      	ldr	r2, [sp, #20]
 8009aea:	6013      	str	r3, [r2, #0]
 8009aec:	e5fa      	b.n	80096e4 <_strtod_l+0x454>
 8009aee:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8009af2:	d165      	bne.n	8009bc0 <_strtod_l+0x930>
 8009af4:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8009af6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009afa:	b35a      	cbz	r2, 8009b54 <_strtod_l+0x8c4>
 8009afc:	4a9a      	ldr	r2, [pc, #616]	@ (8009d68 <_strtod_l+0xad8>)
 8009afe:	4293      	cmp	r3, r2
 8009b00:	d12b      	bne.n	8009b5a <_strtod_l+0x8ca>
 8009b02:	9b08      	ldr	r3, [sp, #32]
 8009b04:	4651      	mov	r1, sl
 8009b06:	b303      	cbz	r3, 8009b4a <_strtod_l+0x8ba>
 8009b08:	465a      	mov	r2, fp
 8009b0a:	4b96      	ldr	r3, [pc, #600]	@ (8009d64 <_strtod_l+0xad4>)
 8009b0c:	4013      	ands	r3, r2
 8009b0e:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8009b12:	f04f 32ff 	mov.w	r2, #4294967295
 8009b16:	d81b      	bhi.n	8009b50 <_strtod_l+0x8c0>
 8009b18:	0d1b      	lsrs	r3, r3, #20
 8009b1a:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8009b1e:	fa02 f303 	lsl.w	r3, r2, r3
 8009b22:	4299      	cmp	r1, r3
 8009b24:	d119      	bne.n	8009b5a <_strtod_l+0x8ca>
 8009b26:	4b91      	ldr	r3, [pc, #580]	@ (8009d6c <_strtod_l+0xadc>)
 8009b28:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009b2a:	429a      	cmp	r2, r3
 8009b2c:	d102      	bne.n	8009b34 <_strtod_l+0x8a4>
 8009b2e:	3101      	adds	r1, #1
 8009b30:	f43f adcd 	beq.w	80096ce <_strtod_l+0x43e>
 8009b34:	f04f 0a00 	mov.w	sl, #0
 8009b38:	4b8a      	ldr	r3, [pc, #552]	@ (8009d64 <_strtod_l+0xad4>)
 8009b3a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009b3c:	401a      	ands	r2, r3
 8009b3e:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8009b42:	9b08      	ldr	r3, [sp, #32]
 8009b44:	2b00      	cmp	r3, #0
 8009b46:	d1c1      	bne.n	8009acc <_strtod_l+0x83c>
 8009b48:	e5cc      	b.n	80096e4 <_strtod_l+0x454>
 8009b4a:	f04f 33ff 	mov.w	r3, #4294967295
 8009b4e:	e7e8      	b.n	8009b22 <_strtod_l+0x892>
 8009b50:	4613      	mov	r3, r2
 8009b52:	e7e6      	b.n	8009b22 <_strtod_l+0x892>
 8009b54:	ea53 030a 	orrs.w	r3, r3, sl
 8009b58:	d0aa      	beq.n	8009ab0 <_strtod_l+0x820>
 8009b5a:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009b5c:	b1db      	cbz	r3, 8009b96 <_strtod_l+0x906>
 8009b5e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009b60:	4213      	tst	r3, r2
 8009b62:	d0ee      	beq.n	8009b42 <_strtod_l+0x8b2>
 8009b64:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009b66:	4650      	mov	r0, sl
 8009b68:	4659      	mov	r1, fp
 8009b6a:	9a08      	ldr	r2, [sp, #32]
 8009b6c:	b1bb      	cbz	r3, 8009b9e <_strtod_l+0x90e>
 8009b6e:	f7ff fb6b 	bl	8009248 <sulp>
 8009b72:	4602      	mov	r2, r0
 8009b74:	460b      	mov	r3, r1
 8009b76:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009b7a:	f7f6 faf7 	bl	800016c <__adddf3>
 8009b7e:	4682      	mov	sl, r0
 8009b80:	468b      	mov	fp, r1
 8009b82:	e7de      	b.n	8009b42 <_strtod_l+0x8b2>
 8009b84:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8009b88:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8009b8c:	f04f 3aff 	mov.w	sl, #4294967295
 8009b90:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8009b94:	e7d5      	b.n	8009b42 <_strtod_l+0x8b2>
 8009b96:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009b98:	ea13 0f0a 	tst.w	r3, sl
 8009b9c:	e7e1      	b.n	8009b62 <_strtod_l+0x8d2>
 8009b9e:	f7ff fb53 	bl	8009248 <sulp>
 8009ba2:	4602      	mov	r2, r0
 8009ba4:	460b      	mov	r3, r1
 8009ba6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009baa:	f7f6 fadd 	bl	8000168 <__aeabi_dsub>
 8009bae:	2200      	movs	r2, #0
 8009bb0:	2300      	movs	r3, #0
 8009bb2:	4682      	mov	sl, r0
 8009bb4:	468b      	mov	fp, r1
 8009bb6:	f7f6 fef7 	bl	80009a8 <__aeabi_dcmpeq>
 8009bba:	2800      	cmp	r0, #0
 8009bbc:	d0c1      	beq.n	8009b42 <_strtod_l+0x8b2>
 8009bbe:	e619      	b.n	80097f4 <_strtod_l+0x564>
 8009bc0:	4641      	mov	r1, r8
 8009bc2:	4620      	mov	r0, r4
 8009bc4:	f7ff facc 	bl	8009160 <__ratio>
 8009bc8:	2200      	movs	r2, #0
 8009bca:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8009bce:	4606      	mov	r6, r0
 8009bd0:	460f      	mov	r7, r1
 8009bd2:	f7f6 fefd 	bl	80009d0 <__aeabi_dcmple>
 8009bd6:	2800      	cmp	r0, #0
 8009bd8:	d06d      	beq.n	8009cb6 <_strtod_l+0xa26>
 8009bda:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009bdc:	2b00      	cmp	r3, #0
 8009bde:	d178      	bne.n	8009cd2 <_strtod_l+0xa42>
 8009be0:	f1ba 0f00 	cmp.w	sl, #0
 8009be4:	d156      	bne.n	8009c94 <_strtod_l+0xa04>
 8009be6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009be8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009bec:	2b00      	cmp	r3, #0
 8009bee:	d158      	bne.n	8009ca2 <_strtod_l+0xa12>
 8009bf0:	2200      	movs	r2, #0
 8009bf2:	4630      	mov	r0, r6
 8009bf4:	4639      	mov	r1, r7
 8009bf6:	4b5e      	ldr	r3, [pc, #376]	@ (8009d70 <_strtod_l+0xae0>)
 8009bf8:	f7f6 fee0 	bl	80009bc <__aeabi_dcmplt>
 8009bfc:	2800      	cmp	r0, #0
 8009bfe:	d157      	bne.n	8009cb0 <_strtod_l+0xa20>
 8009c00:	4630      	mov	r0, r6
 8009c02:	4639      	mov	r1, r7
 8009c04:	2200      	movs	r2, #0
 8009c06:	4b5b      	ldr	r3, [pc, #364]	@ (8009d74 <_strtod_l+0xae4>)
 8009c08:	f7f6 fc66 	bl	80004d8 <__aeabi_dmul>
 8009c0c:	4606      	mov	r6, r0
 8009c0e:	460f      	mov	r7, r1
 8009c10:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8009c14:	9606      	str	r6, [sp, #24]
 8009c16:	9307      	str	r3, [sp, #28]
 8009c18:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009c1c:	4d51      	ldr	r5, [pc, #324]	@ (8009d64 <_strtod_l+0xad4>)
 8009c1e:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8009c22:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009c24:	401d      	ands	r5, r3
 8009c26:	4b54      	ldr	r3, [pc, #336]	@ (8009d78 <_strtod_l+0xae8>)
 8009c28:	429d      	cmp	r5, r3
 8009c2a:	f040 80ab 	bne.w	8009d84 <_strtod_l+0xaf4>
 8009c2e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009c30:	4650      	mov	r0, sl
 8009c32:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8009c36:	4659      	mov	r1, fp
 8009c38:	f7ff f9d2 	bl	8008fe0 <__ulp>
 8009c3c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009c40:	f7f6 fc4a 	bl	80004d8 <__aeabi_dmul>
 8009c44:	4652      	mov	r2, sl
 8009c46:	465b      	mov	r3, fp
 8009c48:	f7f6 fa90 	bl	800016c <__adddf3>
 8009c4c:	460b      	mov	r3, r1
 8009c4e:	4945      	ldr	r1, [pc, #276]	@ (8009d64 <_strtod_l+0xad4>)
 8009c50:	4a4a      	ldr	r2, [pc, #296]	@ (8009d7c <_strtod_l+0xaec>)
 8009c52:	4019      	ands	r1, r3
 8009c54:	4291      	cmp	r1, r2
 8009c56:	4682      	mov	sl, r0
 8009c58:	d942      	bls.n	8009ce0 <_strtod_l+0xa50>
 8009c5a:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009c5c:	4b43      	ldr	r3, [pc, #268]	@ (8009d6c <_strtod_l+0xadc>)
 8009c5e:	429a      	cmp	r2, r3
 8009c60:	d103      	bne.n	8009c6a <_strtod_l+0x9da>
 8009c62:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009c64:	3301      	adds	r3, #1
 8009c66:	f43f ad32 	beq.w	80096ce <_strtod_l+0x43e>
 8009c6a:	f04f 3aff 	mov.w	sl, #4294967295
 8009c6e:	f8df b0fc 	ldr.w	fp, [pc, #252]	@ 8009d6c <_strtod_l+0xadc>
 8009c72:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009c74:	9805      	ldr	r0, [sp, #20]
 8009c76:	f7fe fe87 	bl	8008988 <_Bfree>
 8009c7a:	4649      	mov	r1, r9
 8009c7c:	9805      	ldr	r0, [sp, #20]
 8009c7e:	f7fe fe83 	bl	8008988 <_Bfree>
 8009c82:	4641      	mov	r1, r8
 8009c84:	9805      	ldr	r0, [sp, #20]
 8009c86:	f7fe fe7f 	bl	8008988 <_Bfree>
 8009c8a:	4621      	mov	r1, r4
 8009c8c:	9805      	ldr	r0, [sp, #20]
 8009c8e:	f7fe fe7b 	bl	8008988 <_Bfree>
 8009c92:	e61c      	b.n	80098ce <_strtod_l+0x63e>
 8009c94:	f1ba 0f01 	cmp.w	sl, #1
 8009c98:	d103      	bne.n	8009ca2 <_strtod_l+0xa12>
 8009c9a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009c9c:	2b00      	cmp	r3, #0
 8009c9e:	f43f ada9 	beq.w	80097f4 <_strtod_l+0x564>
 8009ca2:	2200      	movs	r2, #0
 8009ca4:	4b36      	ldr	r3, [pc, #216]	@ (8009d80 <_strtod_l+0xaf0>)
 8009ca6:	2600      	movs	r6, #0
 8009ca8:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8009cac:	4f30      	ldr	r7, [pc, #192]	@ (8009d70 <_strtod_l+0xae0>)
 8009cae:	e7b3      	b.n	8009c18 <_strtod_l+0x988>
 8009cb0:	2600      	movs	r6, #0
 8009cb2:	4f30      	ldr	r7, [pc, #192]	@ (8009d74 <_strtod_l+0xae4>)
 8009cb4:	e7ac      	b.n	8009c10 <_strtod_l+0x980>
 8009cb6:	4630      	mov	r0, r6
 8009cb8:	4639      	mov	r1, r7
 8009cba:	4b2e      	ldr	r3, [pc, #184]	@ (8009d74 <_strtod_l+0xae4>)
 8009cbc:	2200      	movs	r2, #0
 8009cbe:	f7f6 fc0b 	bl	80004d8 <__aeabi_dmul>
 8009cc2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009cc4:	4606      	mov	r6, r0
 8009cc6:	460f      	mov	r7, r1
 8009cc8:	2b00      	cmp	r3, #0
 8009cca:	d0a1      	beq.n	8009c10 <_strtod_l+0x980>
 8009ccc:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8009cd0:	e7a2      	b.n	8009c18 <_strtod_l+0x988>
 8009cd2:	2200      	movs	r2, #0
 8009cd4:	4b26      	ldr	r3, [pc, #152]	@ (8009d70 <_strtod_l+0xae0>)
 8009cd6:	4616      	mov	r6, r2
 8009cd8:	461f      	mov	r7, r3
 8009cda:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8009cde:	e79b      	b.n	8009c18 <_strtod_l+0x988>
 8009ce0:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8009ce4:	9b08      	ldr	r3, [sp, #32]
 8009ce6:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8009cea:	2b00      	cmp	r3, #0
 8009cec:	d1c1      	bne.n	8009c72 <_strtod_l+0x9e2>
 8009cee:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009cf2:	0d1b      	lsrs	r3, r3, #20
 8009cf4:	051b      	lsls	r3, r3, #20
 8009cf6:	429d      	cmp	r5, r3
 8009cf8:	d1bb      	bne.n	8009c72 <_strtod_l+0x9e2>
 8009cfa:	4630      	mov	r0, r6
 8009cfc:	4639      	mov	r1, r7
 8009cfe:	f7f6 ffa9 	bl	8000c54 <__aeabi_d2lz>
 8009d02:	f7f6 fbbb 	bl	800047c <__aeabi_l2d>
 8009d06:	4602      	mov	r2, r0
 8009d08:	460b      	mov	r3, r1
 8009d0a:	4630      	mov	r0, r6
 8009d0c:	4639      	mov	r1, r7
 8009d0e:	f7f6 fa2b 	bl	8000168 <__aeabi_dsub>
 8009d12:	460b      	mov	r3, r1
 8009d14:	4602      	mov	r2, r0
 8009d16:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8009d1a:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8009d1e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009d20:	ea46 060a 	orr.w	r6, r6, sl
 8009d24:	431e      	orrs	r6, r3
 8009d26:	d06a      	beq.n	8009dfe <_strtod_l+0xb6e>
 8009d28:	a309      	add	r3, pc, #36	@ (adr r3, 8009d50 <_strtod_l+0xac0>)
 8009d2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d2e:	f7f6 fe45 	bl	80009bc <__aeabi_dcmplt>
 8009d32:	2800      	cmp	r0, #0
 8009d34:	f47f acd6 	bne.w	80096e4 <_strtod_l+0x454>
 8009d38:	a307      	add	r3, pc, #28	@ (adr r3, 8009d58 <_strtod_l+0xac8>)
 8009d3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d3e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009d42:	f7f6 fe59 	bl	80009f8 <__aeabi_dcmpgt>
 8009d46:	2800      	cmp	r0, #0
 8009d48:	d093      	beq.n	8009c72 <_strtod_l+0x9e2>
 8009d4a:	e4cb      	b.n	80096e4 <_strtod_l+0x454>
 8009d4c:	f3af 8000 	nop.w
 8009d50:	94a03595 	.word	0x94a03595
 8009d54:	3fdfffff 	.word	0x3fdfffff
 8009d58:	35afe535 	.word	0x35afe535
 8009d5c:	3fe00000 	.word	0x3fe00000
 8009d60:	39500000 	.word	0x39500000
 8009d64:	7ff00000 	.word	0x7ff00000
 8009d68:	000fffff 	.word	0x000fffff
 8009d6c:	7fefffff 	.word	0x7fefffff
 8009d70:	3ff00000 	.word	0x3ff00000
 8009d74:	3fe00000 	.word	0x3fe00000
 8009d78:	7fe00000 	.word	0x7fe00000
 8009d7c:	7c9fffff 	.word	0x7c9fffff
 8009d80:	bff00000 	.word	0xbff00000
 8009d84:	9b08      	ldr	r3, [sp, #32]
 8009d86:	b323      	cbz	r3, 8009dd2 <_strtod_l+0xb42>
 8009d88:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8009d8c:	d821      	bhi.n	8009dd2 <_strtod_l+0xb42>
 8009d8e:	a328      	add	r3, pc, #160	@ (adr r3, 8009e30 <_strtod_l+0xba0>)
 8009d90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d94:	4630      	mov	r0, r6
 8009d96:	4639      	mov	r1, r7
 8009d98:	f7f6 fe1a 	bl	80009d0 <__aeabi_dcmple>
 8009d9c:	b1a0      	cbz	r0, 8009dc8 <_strtod_l+0xb38>
 8009d9e:	4639      	mov	r1, r7
 8009da0:	4630      	mov	r0, r6
 8009da2:	f7f6 fe71 	bl	8000a88 <__aeabi_d2uiz>
 8009da6:	2801      	cmp	r0, #1
 8009da8:	bf38      	it	cc
 8009daa:	2001      	movcc	r0, #1
 8009dac:	f7f6 fb1a 	bl	80003e4 <__aeabi_ui2d>
 8009db0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009db2:	4606      	mov	r6, r0
 8009db4:	460f      	mov	r7, r1
 8009db6:	b9fb      	cbnz	r3, 8009df8 <_strtod_l+0xb68>
 8009db8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8009dbc:	9014      	str	r0, [sp, #80]	@ 0x50
 8009dbe:	9315      	str	r3, [sp, #84]	@ 0x54
 8009dc0:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8009dc4:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8009dc8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8009dca:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8009dce:	1b5b      	subs	r3, r3, r5
 8009dd0:	9311      	str	r3, [sp, #68]	@ 0x44
 8009dd2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009dd6:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8009dda:	f7ff f901 	bl	8008fe0 <__ulp>
 8009dde:	4602      	mov	r2, r0
 8009de0:	460b      	mov	r3, r1
 8009de2:	4650      	mov	r0, sl
 8009de4:	4659      	mov	r1, fp
 8009de6:	f7f6 fb77 	bl	80004d8 <__aeabi_dmul>
 8009dea:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8009dee:	f7f6 f9bd 	bl	800016c <__adddf3>
 8009df2:	4682      	mov	sl, r0
 8009df4:	468b      	mov	fp, r1
 8009df6:	e775      	b.n	8009ce4 <_strtod_l+0xa54>
 8009df8:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8009dfc:	e7e0      	b.n	8009dc0 <_strtod_l+0xb30>
 8009dfe:	a30e      	add	r3, pc, #56	@ (adr r3, 8009e38 <_strtod_l+0xba8>)
 8009e00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e04:	f7f6 fdda 	bl	80009bc <__aeabi_dcmplt>
 8009e08:	e79d      	b.n	8009d46 <_strtod_l+0xab6>
 8009e0a:	2300      	movs	r3, #0
 8009e0c:	930e      	str	r3, [sp, #56]	@ 0x38
 8009e0e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009e10:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8009e12:	6013      	str	r3, [r2, #0]
 8009e14:	f7ff ba79 	b.w	800930a <_strtod_l+0x7a>
 8009e18:	2a65      	cmp	r2, #101	@ 0x65
 8009e1a:	f43f ab72 	beq.w	8009502 <_strtod_l+0x272>
 8009e1e:	2a45      	cmp	r2, #69	@ 0x45
 8009e20:	f43f ab6f 	beq.w	8009502 <_strtod_l+0x272>
 8009e24:	2301      	movs	r3, #1
 8009e26:	f7ff bbaa 	b.w	800957e <_strtod_l+0x2ee>
 8009e2a:	bf00      	nop
 8009e2c:	f3af 8000 	nop.w
 8009e30:	ffc00000 	.word	0xffc00000
 8009e34:	41dfffff 	.word	0x41dfffff
 8009e38:	94a03595 	.word	0x94a03595
 8009e3c:	3fcfffff 	.word	0x3fcfffff

08009e40 <_strtod_r>:
 8009e40:	4b01      	ldr	r3, [pc, #4]	@ (8009e48 <_strtod_r+0x8>)
 8009e42:	f7ff ba25 	b.w	8009290 <_strtod_l>
 8009e46:	bf00      	nop
 8009e48:	20000068 	.word	0x20000068

08009e4c <_strtol_l.isra.0>:
 8009e4c:	2b24      	cmp	r3, #36	@ 0x24
 8009e4e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009e52:	4686      	mov	lr, r0
 8009e54:	4690      	mov	r8, r2
 8009e56:	d801      	bhi.n	8009e5c <_strtol_l.isra.0+0x10>
 8009e58:	2b01      	cmp	r3, #1
 8009e5a:	d106      	bne.n	8009e6a <_strtol_l.isra.0+0x1e>
 8009e5c:	f7fd fe62 	bl	8007b24 <__errno>
 8009e60:	2316      	movs	r3, #22
 8009e62:	6003      	str	r3, [r0, #0]
 8009e64:	2000      	movs	r0, #0
 8009e66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009e6a:	460d      	mov	r5, r1
 8009e6c:	4833      	ldr	r0, [pc, #204]	@ (8009f3c <_strtol_l.isra.0+0xf0>)
 8009e6e:	462a      	mov	r2, r5
 8009e70:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009e74:	5d06      	ldrb	r6, [r0, r4]
 8009e76:	f016 0608 	ands.w	r6, r6, #8
 8009e7a:	d1f8      	bne.n	8009e6e <_strtol_l.isra.0+0x22>
 8009e7c:	2c2d      	cmp	r4, #45	@ 0x2d
 8009e7e:	d110      	bne.n	8009ea2 <_strtol_l.isra.0+0x56>
 8009e80:	2601      	movs	r6, #1
 8009e82:	782c      	ldrb	r4, [r5, #0]
 8009e84:	1c95      	adds	r5, r2, #2
 8009e86:	f033 0210 	bics.w	r2, r3, #16
 8009e8a:	d115      	bne.n	8009eb8 <_strtol_l.isra.0+0x6c>
 8009e8c:	2c30      	cmp	r4, #48	@ 0x30
 8009e8e:	d10d      	bne.n	8009eac <_strtol_l.isra.0+0x60>
 8009e90:	782a      	ldrb	r2, [r5, #0]
 8009e92:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8009e96:	2a58      	cmp	r2, #88	@ 0x58
 8009e98:	d108      	bne.n	8009eac <_strtol_l.isra.0+0x60>
 8009e9a:	786c      	ldrb	r4, [r5, #1]
 8009e9c:	3502      	adds	r5, #2
 8009e9e:	2310      	movs	r3, #16
 8009ea0:	e00a      	b.n	8009eb8 <_strtol_l.isra.0+0x6c>
 8009ea2:	2c2b      	cmp	r4, #43	@ 0x2b
 8009ea4:	bf04      	itt	eq
 8009ea6:	782c      	ldrbeq	r4, [r5, #0]
 8009ea8:	1c95      	addeq	r5, r2, #2
 8009eaa:	e7ec      	b.n	8009e86 <_strtol_l.isra.0+0x3a>
 8009eac:	2b00      	cmp	r3, #0
 8009eae:	d1f6      	bne.n	8009e9e <_strtol_l.isra.0+0x52>
 8009eb0:	2c30      	cmp	r4, #48	@ 0x30
 8009eb2:	bf14      	ite	ne
 8009eb4:	230a      	movne	r3, #10
 8009eb6:	2308      	moveq	r3, #8
 8009eb8:	2200      	movs	r2, #0
 8009eba:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8009ebe:	f10c 3cff 	add.w	ip, ip, #4294967295
 8009ec2:	fbbc f9f3 	udiv	r9, ip, r3
 8009ec6:	4610      	mov	r0, r2
 8009ec8:	fb03 ca19 	mls	sl, r3, r9, ip
 8009ecc:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8009ed0:	2f09      	cmp	r7, #9
 8009ed2:	d80f      	bhi.n	8009ef4 <_strtol_l.isra.0+0xa8>
 8009ed4:	463c      	mov	r4, r7
 8009ed6:	42a3      	cmp	r3, r4
 8009ed8:	dd1b      	ble.n	8009f12 <_strtol_l.isra.0+0xc6>
 8009eda:	1c57      	adds	r7, r2, #1
 8009edc:	d007      	beq.n	8009eee <_strtol_l.isra.0+0xa2>
 8009ede:	4581      	cmp	r9, r0
 8009ee0:	d314      	bcc.n	8009f0c <_strtol_l.isra.0+0xc0>
 8009ee2:	d101      	bne.n	8009ee8 <_strtol_l.isra.0+0x9c>
 8009ee4:	45a2      	cmp	sl, r4
 8009ee6:	db11      	blt.n	8009f0c <_strtol_l.isra.0+0xc0>
 8009ee8:	2201      	movs	r2, #1
 8009eea:	fb00 4003 	mla	r0, r0, r3, r4
 8009eee:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009ef2:	e7eb      	b.n	8009ecc <_strtol_l.isra.0+0x80>
 8009ef4:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8009ef8:	2f19      	cmp	r7, #25
 8009efa:	d801      	bhi.n	8009f00 <_strtol_l.isra.0+0xb4>
 8009efc:	3c37      	subs	r4, #55	@ 0x37
 8009efe:	e7ea      	b.n	8009ed6 <_strtol_l.isra.0+0x8a>
 8009f00:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8009f04:	2f19      	cmp	r7, #25
 8009f06:	d804      	bhi.n	8009f12 <_strtol_l.isra.0+0xc6>
 8009f08:	3c57      	subs	r4, #87	@ 0x57
 8009f0a:	e7e4      	b.n	8009ed6 <_strtol_l.isra.0+0x8a>
 8009f0c:	f04f 32ff 	mov.w	r2, #4294967295
 8009f10:	e7ed      	b.n	8009eee <_strtol_l.isra.0+0xa2>
 8009f12:	1c53      	adds	r3, r2, #1
 8009f14:	d108      	bne.n	8009f28 <_strtol_l.isra.0+0xdc>
 8009f16:	2322      	movs	r3, #34	@ 0x22
 8009f18:	4660      	mov	r0, ip
 8009f1a:	f8ce 3000 	str.w	r3, [lr]
 8009f1e:	f1b8 0f00 	cmp.w	r8, #0
 8009f22:	d0a0      	beq.n	8009e66 <_strtol_l.isra.0+0x1a>
 8009f24:	1e69      	subs	r1, r5, #1
 8009f26:	e006      	b.n	8009f36 <_strtol_l.isra.0+0xea>
 8009f28:	b106      	cbz	r6, 8009f2c <_strtol_l.isra.0+0xe0>
 8009f2a:	4240      	negs	r0, r0
 8009f2c:	f1b8 0f00 	cmp.w	r8, #0
 8009f30:	d099      	beq.n	8009e66 <_strtol_l.isra.0+0x1a>
 8009f32:	2a00      	cmp	r2, #0
 8009f34:	d1f6      	bne.n	8009f24 <_strtol_l.isra.0+0xd8>
 8009f36:	f8c8 1000 	str.w	r1, [r8]
 8009f3a:	e794      	b.n	8009e66 <_strtol_l.isra.0+0x1a>
 8009f3c:	0800d719 	.word	0x0800d719

08009f40 <_strtol_r>:
 8009f40:	f7ff bf84 	b.w	8009e4c <_strtol_l.isra.0>

08009f44 <__ssputs_r>:
 8009f44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009f48:	461f      	mov	r7, r3
 8009f4a:	688e      	ldr	r6, [r1, #8]
 8009f4c:	4682      	mov	sl, r0
 8009f4e:	42be      	cmp	r6, r7
 8009f50:	460c      	mov	r4, r1
 8009f52:	4690      	mov	r8, r2
 8009f54:	680b      	ldr	r3, [r1, #0]
 8009f56:	d82d      	bhi.n	8009fb4 <__ssputs_r+0x70>
 8009f58:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009f5c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009f60:	d026      	beq.n	8009fb0 <__ssputs_r+0x6c>
 8009f62:	6965      	ldr	r5, [r4, #20]
 8009f64:	6909      	ldr	r1, [r1, #16]
 8009f66:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009f6a:	eba3 0901 	sub.w	r9, r3, r1
 8009f6e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009f72:	1c7b      	adds	r3, r7, #1
 8009f74:	444b      	add	r3, r9
 8009f76:	106d      	asrs	r5, r5, #1
 8009f78:	429d      	cmp	r5, r3
 8009f7a:	bf38      	it	cc
 8009f7c:	461d      	movcc	r5, r3
 8009f7e:	0553      	lsls	r3, r2, #21
 8009f80:	d527      	bpl.n	8009fd2 <__ssputs_r+0x8e>
 8009f82:	4629      	mov	r1, r5
 8009f84:	f7fc fd54 	bl	8006a30 <_malloc_r>
 8009f88:	4606      	mov	r6, r0
 8009f8a:	b360      	cbz	r0, 8009fe6 <__ssputs_r+0xa2>
 8009f8c:	464a      	mov	r2, r9
 8009f8e:	6921      	ldr	r1, [r4, #16]
 8009f90:	f7fd fe03 	bl	8007b9a <memcpy>
 8009f94:	89a3      	ldrh	r3, [r4, #12]
 8009f96:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8009f9a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009f9e:	81a3      	strh	r3, [r4, #12]
 8009fa0:	6126      	str	r6, [r4, #16]
 8009fa2:	444e      	add	r6, r9
 8009fa4:	6026      	str	r6, [r4, #0]
 8009fa6:	463e      	mov	r6, r7
 8009fa8:	6165      	str	r5, [r4, #20]
 8009faa:	eba5 0509 	sub.w	r5, r5, r9
 8009fae:	60a5      	str	r5, [r4, #8]
 8009fb0:	42be      	cmp	r6, r7
 8009fb2:	d900      	bls.n	8009fb6 <__ssputs_r+0x72>
 8009fb4:	463e      	mov	r6, r7
 8009fb6:	4632      	mov	r2, r6
 8009fb8:	4641      	mov	r1, r8
 8009fba:	6820      	ldr	r0, [r4, #0]
 8009fbc:	f000 f9c2 	bl	800a344 <memmove>
 8009fc0:	2000      	movs	r0, #0
 8009fc2:	68a3      	ldr	r3, [r4, #8]
 8009fc4:	1b9b      	subs	r3, r3, r6
 8009fc6:	60a3      	str	r3, [r4, #8]
 8009fc8:	6823      	ldr	r3, [r4, #0]
 8009fca:	4433      	add	r3, r6
 8009fcc:	6023      	str	r3, [r4, #0]
 8009fce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009fd2:	462a      	mov	r2, r5
 8009fd4:	f000 fd65 	bl	800aaa2 <_realloc_r>
 8009fd8:	4606      	mov	r6, r0
 8009fda:	2800      	cmp	r0, #0
 8009fdc:	d1e0      	bne.n	8009fa0 <__ssputs_r+0x5c>
 8009fde:	4650      	mov	r0, sl
 8009fe0:	6921      	ldr	r1, [r4, #16]
 8009fe2:	f7fe fc49 	bl	8008878 <_free_r>
 8009fe6:	230c      	movs	r3, #12
 8009fe8:	f8ca 3000 	str.w	r3, [sl]
 8009fec:	89a3      	ldrh	r3, [r4, #12]
 8009fee:	f04f 30ff 	mov.w	r0, #4294967295
 8009ff2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009ff6:	81a3      	strh	r3, [r4, #12]
 8009ff8:	e7e9      	b.n	8009fce <__ssputs_r+0x8a>
	...

08009ffc <_svfiprintf_r>:
 8009ffc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a000:	4698      	mov	r8, r3
 800a002:	898b      	ldrh	r3, [r1, #12]
 800a004:	4607      	mov	r7, r0
 800a006:	061b      	lsls	r3, r3, #24
 800a008:	460d      	mov	r5, r1
 800a00a:	4614      	mov	r4, r2
 800a00c:	b09d      	sub	sp, #116	@ 0x74
 800a00e:	d510      	bpl.n	800a032 <_svfiprintf_r+0x36>
 800a010:	690b      	ldr	r3, [r1, #16]
 800a012:	b973      	cbnz	r3, 800a032 <_svfiprintf_r+0x36>
 800a014:	2140      	movs	r1, #64	@ 0x40
 800a016:	f7fc fd0b 	bl	8006a30 <_malloc_r>
 800a01a:	6028      	str	r0, [r5, #0]
 800a01c:	6128      	str	r0, [r5, #16]
 800a01e:	b930      	cbnz	r0, 800a02e <_svfiprintf_r+0x32>
 800a020:	230c      	movs	r3, #12
 800a022:	603b      	str	r3, [r7, #0]
 800a024:	f04f 30ff 	mov.w	r0, #4294967295
 800a028:	b01d      	add	sp, #116	@ 0x74
 800a02a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a02e:	2340      	movs	r3, #64	@ 0x40
 800a030:	616b      	str	r3, [r5, #20]
 800a032:	2300      	movs	r3, #0
 800a034:	9309      	str	r3, [sp, #36]	@ 0x24
 800a036:	2320      	movs	r3, #32
 800a038:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a03c:	2330      	movs	r3, #48	@ 0x30
 800a03e:	f04f 0901 	mov.w	r9, #1
 800a042:	f8cd 800c 	str.w	r8, [sp, #12]
 800a046:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 800a1e0 <_svfiprintf_r+0x1e4>
 800a04a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a04e:	4623      	mov	r3, r4
 800a050:	469a      	mov	sl, r3
 800a052:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a056:	b10a      	cbz	r2, 800a05c <_svfiprintf_r+0x60>
 800a058:	2a25      	cmp	r2, #37	@ 0x25
 800a05a:	d1f9      	bne.n	800a050 <_svfiprintf_r+0x54>
 800a05c:	ebba 0b04 	subs.w	fp, sl, r4
 800a060:	d00b      	beq.n	800a07a <_svfiprintf_r+0x7e>
 800a062:	465b      	mov	r3, fp
 800a064:	4622      	mov	r2, r4
 800a066:	4629      	mov	r1, r5
 800a068:	4638      	mov	r0, r7
 800a06a:	f7ff ff6b 	bl	8009f44 <__ssputs_r>
 800a06e:	3001      	adds	r0, #1
 800a070:	f000 80a7 	beq.w	800a1c2 <_svfiprintf_r+0x1c6>
 800a074:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a076:	445a      	add	r2, fp
 800a078:	9209      	str	r2, [sp, #36]	@ 0x24
 800a07a:	f89a 3000 	ldrb.w	r3, [sl]
 800a07e:	2b00      	cmp	r3, #0
 800a080:	f000 809f 	beq.w	800a1c2 <_svfiprintf_r+0x1c6>
 800a084:	2300      	movs	r3, #0
 800a086:	f04f 32ff 	mov.w	r2, #4294967295
 800a08a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a08e:	f10a 0a01 	add.w	sl, sl, #1
 800a092:	9304      	str	r3, [sp, #16]
 800a094:	9307      	str	r3, [sp, #28]
 800a096:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a09a:	931a      	str	r3, [sp, #104]	@ 0x68
 800a09c:	4654      	mov	r4, sl
 800a09e:	2205      	movs	r2, #5
 800a0a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a0a4:	484e      	ldr	r0, [pc, #312]	@ (800a1e0 <_svfiprintf_r+0x1e4>)
 800a0a6:	f7fd fd6a 	bl	8007b7e <memchr>
 800a0aa:	9a04      	ldr	r2, [sp, #16]
 800a0ac:	b9d8      	cbnz	r0, 800a0e6 <_svfiprintf_r+0xea>
 800a0ae:	06d0      	lsls	r0, r2, #27
 800a0b0:	bf44      	itt	mi
 800a0b2:	2320      	movmi	r3, #32
 800a0b4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a0b8:	0711      	lsls	r1, r2, #28
 800a0ba:	bf44      	itt	mi
 800a0bc:	232b      	movmi	r3, #43	@ 0x2b
 800a0be:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a0c2:	f89a 3000 	ldrb.w	r3, [sl]
 800a0c6:	2b2a      	cmp	r3, #42	@ 0x2a
 800a0c8:	d015      	beq.n	800a0f6 <_svfiprintf_r+0xfa>
 800a0ca:	4654      	mov	r4, sl
 800a0cc:	2000      	movs	r0, #0
 800a0ce:	f04f 0c0a 	mov.w	ip, #10
 800a0d2:	9a07      	ldr	r2, [sp, #28]
 800a0d4:	4621      	mov	r1, r4
 800a0d6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a0da:	3b30      	subs	r3, #48	@ 0x30
 800a0dc:	2b09      	cmp	r3, #9
 800a0de:	d94b      	bls.n	800a178 <_svfiprintf_r+0x17c>
 800a0e0:	b1b0      	cbz	r0, 800a110 <_svfiprintf_r+0x114>
 800a0e2:	9207      	str	r2, [sp, #28]
 800a0e4:	e014      	b.n	800a110 <_svfiprintf_r+0x114>
 800a0e6:	eba0 0308 	sub.w	r3, r0, r8
 800a0ea:	fa09 f303 	lsl.w	r3, r9, r3
 800a0ee:	4313      	orrs	r3, r2
 800a0f0:	46a2      	mov	sl, r4
 800a0f2:	9304      	str	r3, [sp, #16]
 800a0f4:	e7d2      	b.n	800a09c <_svfiprintf_r+0xa0>
 800a0f6:	9b03      	ldr	r3, [sp, #12]
 800a0f8:	1d19      	adds	r1, r3, #4
 800a0fa:	681b      	ldr	r3, [r3, #0]
 800a0fc:	9103      	str	r1, [sp, #12]
 800a0fe:	2b00      	cmp	r3, #0
 800a100:	bfbb      	ittet	lt
 800a102:	425b      	neglt	r3, r3
 800a104:	f042 0202 	orrlt.w	r2, r2, #2
 800a108:	9307      	strge	r3, [sp, #28]
 800a10a:	9307      	strlt	r3, [sp, #28]
 800a10c:	bfb8      	it	lt
 800a10e:	9204      	strlt	r2, [sp, #16]
 800a110:	7823      	ldrb	r3, [r4, #0]
 800a112:	2b2e      	cmp	r3, #46	@ 0x2e
 800a114:	d10a      	bne.n	800a12c <_svfiprintf_r+0x130>
 800a116:	7863      	ldrb	r3, [r4, #1]
 800a118:	2b2a      	cmp	r3, #42	@ 0x2a
 800a11a:	d132      	bne.n	800a182 <_svfiprintf_r+0x186>
 800a11c:	9b03      	ldr	r3, [sp, #12]
 800a11e:	3402      	adds	r4, #2
 800a120:	1d1a      	adds	r2, r3, #4
 800a122:	681b      	ldr	r3, [r3, #0]
 800a124:	9203      	str	r2, [sp, #12]
 800a126:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a12a:	9305      	str	r3, [sp, #20]
 800a12c:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 800a1e4 <_svfiprintf_r+0x1e8>
 800a130:	2203      	movs	r2, #3
 800a132:	4650      	mov	r0, sl
 800a134:	7821      	ldrb	r1, [r4, #0]
 800a136:	f7fd fd22 	bl	8007b7e <memchr>
 800a13a:	b138      	cbz	r0, 800a14c <_svfiprintf_r+0x150>
 800a13c:	2240      	movs	r2, #64	@ 0x40
 800a13e:	9b04      	ldr	r3, [sp, #16]
 800a140:	eba0 000a 	sub.w	r0, r0, sl
 800a144:	4082      	lsls	r2, r0
 800a146:	4313      	orrs	r3, r2
 800a148:	3401      	adds	r4, #1
 800a14a:	9304      	str	r3, [sp, #16]
 800a14c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a150:	2206      	movs	r2, #6
 800a152:	4825      	ldr	r0, [pc, #148]	@ (800a1e8 <_svfiprintf_r+0x1ec>)
 800a154:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a158:	f7fd fd11 	bl	8007b7e <memchr>
 800a15c:	2800      	cmp	r0, #0
 800a15e:	d036      	beq.n	800a1ce <_svfiprintf_r+0x1d2>
 800a160:	4b22      	ldr	r3, [pc, #136]	@ (800a1ec <_svfiprintf_r+0x1f0>)
 800a162:	bb1b      	cbnz	r3, 800a1ac <_svfiprintf_r+0x1b0>
 800a164:	9b03      	ldr	r3, [sp, #12]
 800a166:	3307      	adds	r3, #7
 800a168:	f023 0307 	bic.w	r3, r3, #7
 800a16c:	3308      	adds	r3, #8
 800a16e:	9303      	str	r3, [sp, #12]
 800a170:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a172:	4433      	add	r3, r6
 800a174:	9309      	str	r3, [sp, #36]	@ 0x24
 800a176:	e76a      	b.n	800a04e <_svfiprintf_r+0x52>
 800a178:	460c      	mov	r4, r1
 800a17a:	2001      	movs	r0, #1
 800a17c:	fb0c 3202 	mla	r2, ip, r2, r3
 800a180:	e7a8      	b.n	800a0d4 <_svfiprintf_r+0xd8>
 800a182:	2300      	movs	r3, #0
 800a184:	f04f 0c0a 	mov.w	ip, #10
 800a188:	4619      	mov	r1, r3
 800a18a:	3401      	adds	r4, #1
 800a18c:	9305      	str	r3, [sp, #20]
 800a18e:	4620      	mov	r0, r4
 800a190:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a194:	3a30      	subs	r2, #48	@ 0x30
 800a196:	2a09      	cmp	r2, #9
 800a198:	d903      	bls.n	800a1a2 <_svfiprintf_r+0x1a6>
 800a19a:	2b00      	cmp	r3, #0
 800a19c:	d0c6      	beq.n	800a12c <_svfiprintf_r+0x130>
 800a19e:	9105      	str	r1, [sp, #20]
 800a1a0:	e7c4      	b.n	800a12c <_svfiprintf_r+0x130>
 800a1a2:	4604      	mov	r4, r0
 800a1a4:	2301      	movs	r3, #1
 800a1a6:	fb0c 2101 	mla	r1, ip, r1, r2
 800a1aa:	e7f0      	b.n	800a18e <_svfiprintf_r+0x192>
 800a1ac:	ab03      	add	r3, sp, #12
 800a1ae:	9300      	str	r3, [sp, #0]
 800a1b0:	462a      	mov	r2, r5
 800a1b2:	4638      	mov	r0, r7
 800a1b4:	4b0e      	ldr	r3, [pc, #56]	@ (800a1f0 <_svfiprintf_r+0x1f4>)
 800a1b6:	a904      	add	r1, sp, #16
 800a1b8:	f7fc fd64 	bl	8006c84 <_printf_float>
 800a1bc:	1c42      	adds	r2, r0, #1
 800a1be:	4606      	mov	r6, r0
 800a1c0:	d1d6      	bne.n	800a170 <_svfiprintf_r+0x174>
 800a1c2:	89ab      	ldrh	r3, [r5, #12]
 800a1c4:	065b      	lsls	r3, r3, #25
 800a1c6:	f53f af2d 	bmi.w	800a024 <_svfiprintf_r+0x28>
 800a1ca:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a1cc:	e72c      	b.n	800a028 <_svfiprintf_r+0x2c>
 800a1ce:	ab03      	add	r3, sp, #12
 800a1d0:	9300      	str	r3, [sp, #0]
 800a1d2:	462a      	mov	r2, r5
 800a1d4:	4638      	mov	r0, r7
 800a1d6:	4b06      	ldr	r3, [pc, #24]	@ (800a1f0 <_svfiprintf_r+0x1f4>)
 800a1d8:	a904      	add	r1, sp, #16
 800a1da:	f7fc fff1 	bl	80071c0 <_printf_i>
 800a1de:	e7ed      	b.n	800a1bc <_svfiprintf_r+0x1c0>
 800a1e0:	0800d511 	.word	0x0800d511
 800a1e4:	0800d517 	.word	0x0800d517
 800a1e8:	0800d51b 	.word	0x0800d51b
 800a1ec:	08006c85 	.word	0x08006c85
 800a1f0:	08009f45 	.word	0x08009f45

0800a1f4 <__sflush_r>:
 800a1f4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a1f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a1fa:	0716      	lsls	r6, r2, #28
 800a1fc:	4605      	mov	r5, r0
 800a1fe:	460c      	mov	r4, r1
 800a200:	d454      	bmi.n	800a2ac <__sflush_r+0xb8>
 800a202:	684b      	ldr	r3, [r1, #4]
 800a204:	2b00      	cmp	r3, #0
 800a206:	dc02      	bgt.n	800a20e <__sflush_r+0x1a>
 800a208:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800a20a:	2b00      	cmp	r3, #0
 800a20c:	dd48      	ble.n	800a2a0 <__sflush_r+0xac>
 800a20e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a210:	2e00      	cmp	r6, #0
 800a212:	d045      	beq.n	800a2a0 <__sflush_r+0xac>
 800a214:	2300      	movs	r3, #0
 800a216:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800a21a:	682f      	ldr	r7, [r5, #0]
 800a21c:	6a21      	ldr	r1, [r4, #32]
 800a21e:	602b      	str	r3, [r5, #0]
 800a220:	d030      	beq.n	800a284 <__sflush_r+0x90>
 800a222:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800a224:	89a3      	ldrh	r3, [r4, #12]
 800a226:	0759      	lsls	r1, r3, #29
 800a228:	d505      	bpl.n	800a236 <__sflush_r+0x42>
 800a22a:	6863      	ldr	r3, [r4, #4]
 800a22c:	1ad2      	subs	r2, r2, r3
 800a22e:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a230:	b10b      	cbz	r3, 800a236 <__sflush_r+0x42>
 800a232:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a234:	1ad2      	subs	r2, r2, r3
 800a236:	2300      	movs	r3, #0
 800a238:	4628      	mov	r0, r5
 800a23a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a23c:	6a21      	ldr	r1, [r4, #32]
 800a23e:	47b0      	blx	r6
 800a240:	1c43      	adds	r3, r0, #1
 800a242:	89a3      	ldrh	r3, [r4, #12]
 800a244:	d106      	bne.n	800a254 <__sflush_r+0x60>
 800a246:	6829      	ldr	r1, [r5, #0]
 800a248:	291d      	cmp	r1, #29
 800a24a:	d82b      	bhi.n	800a2a4 <__sflush_r+0xb0>
 800a24c:	4a28      	ldr	r2, [pc, #160]	@ (800a2f0 <__sflush_r+0xfc>)
 800a24e:	40ca      	lsrs	r2, r1
 800a250:	07d6      	lsls	r6, r2, #31
 800a252:	d527      	bpl.n	800a2a4 <__sflush_r+0xb0>
 800a254:	2200      	movs	r2, #0
 800a256:	6062      	str	r2, [r4, #4]
 800a258:	6922      	ldr	r2, [r4, #16]
 800a25a:	04d9      	lsls	r1, r3, #19
 800a25c:	6022      	str	r2, [r4, #0]
 800a25e:	d504      	bpl.n	800a26a <__sflush_r+0x76>
 800a260:	1c42      	adds	r2, r0, #1
 800a262:	d101      	bne.n	800a268 <__sflush_r+0x74>
 800a264:	682b      	ldr	r3, [r5, #0]
 800a266:	b903      	cbnz	r3, 800a26a <__sflush_r+0x76>
 800a268:	6560      	str	r0, [r4, #84]	@ 0x54
 800a26a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a26c:	602f      	str	r7, [r5, #0]
 800a26e:	b1b9      	cbz	r1, 800a2a0 <__sflush_r+0xac>
 800a270:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a274:	4299      	cmp	r1, r3
 800a276:	d002      	beq.n	800a27e <__sflush_r+0x8a>
 800a278:	4628      	mov	r0, r5
 800a27a:	f7fe fafd 	bl	8008878 <_free_r>
 800a27e:	2300      	movs	r3, #0
 800a280:	6363      	str	r3, [r4, #52]	@ 0x34
 800a282:	e00d      	b.n	800a2a0 <__sflush_r+0xac>
 800a284:	2301      	movs	r3, #1
 800a286:	4628      	mov	r0, r5
 800a288:	47b0      	blx	r6
 800a28a:	4602      	mov	r2, r0
 800a28c:	1c50      	adds	r0, r2, #1
 800a28e:	d1c9      	bne.n	800a224 <__sflush_r+0x30>
 800a290:	682b      	ldr	r3, [r5, #0]
 800a292:	2b00      	cmp	r3, #0
 800a294:	d0c6      	beq.n	800a224 <__sflush_r+0x30>
 800a296:	2b1d      	cmp	r3, #29
 800a298:	d001      	beq.n	800a29e <__sflush_r+0xaa>
 800a29a:	2b16      	cmp	r3, #22
 800a29c:	d11d      	bne.n	800a2da <__sflush_r+0xe6>
 800a29e:	602f      	str	r7, [r5, #0]
 800a2a0:	2000      	movs	r0, #0
 800a2a2:	e021      	b.n	800a2e8 <__sflush_r+0xf4>
 800a2a4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a2a8:	b21b      	sxth	r3, r3
 800a2aa:	e01a      	b.n	800a2e2 <__sflush_r+0xee>
 800a2ac:	690f      	ldr	r7, [r1, #16]
 800a2ae:	2f00      	cmp	r7, #0
 800a2b0:	d0f6      	beq.n	800a2a0 <__sflush_r+0xac>
 800a2b2:	0793      	lsls	r3, r2, #30
 800a2b4:	bf18      	it	ne
 800a2b6:	2300      	movne	r3, #0
 800a2b8:	680e      	ldr	r6, [r1, #0]
 800a2ba:	bf08      	it	eq
 800a2bc:	694b      	ldreq	r3, [r1, #20]
 800a2be:	1bf6      	subs	r6, r6, r7
 800a2c0:	600f      	str	r7, [r1, #0]
 800a2c2:	608b      	str	r3, [r1, #8]
 800a2c4:	2e00      	cmp	r6, #0
 800a2c6:	ddeb      	ble.n	800a2a0 <__sflush_r+0xac>
 800a2c8:	4633      	mov	r3, r6
 800a2ca:	463a      	mov	r2, r7
 800a2cc:	4628      	mov	r0, r5
 800a2ce:	6a21      	ldr	r1, [r4, #32]
 800a2d0:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 800a2d4:	47e0      	blx	ip
 800a2d6:	2800      	cmp	r0, #0
 800a2d8:	dc07      	bgt.n	800a2ea <__sflush_r+0xf6>
 800a2da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a2de:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a2e2:	f04f 30ff 	mov.w	r0, #4294967295
 800a2e6:	81a3      	strh	r3, [r4, #12]
 800a2e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a2ea:	4407      	add	r7, r0
 800a2ec:	1a36      	subs	r6, r6, r0
 800a2ee:	e7e9      	b.n	800a2c4 <__sflush_r+0xd0>
 800a2f0:	20400001 	.word	0x20400001

0800a2f4 <_fflush_r>:
 800a2f4:	b538      	push	{r3, r4, r5, lr}
 800a2f6:	690b      	ldr	r3, [r1, #16]
 800a2f8:	4605      	mov	r5, r0
 800a2fa:	460c      	mov	r4, r1
 800a2fc:	b913      	cbnz	r3, 800a304 <_fflush_r+0x10>
 800a2fe:	2500      	movs	r5, #0
 800a300:	4628      	mov	r0, r5
 800a302:	bd38      	pop	{r3, r4, r5, pc}
 800a304:	b118      	cbz	r0, 800a30e <_fflush_r+0x1a>
 800a306:	6a03      	ldr	r3, [r0, #32]
 800a308:	b90b      	cbnz	r3, 800a30e <_fflush_r+0x1a>
 800a30a:	f7fd fb0d 	bl	8007928 <__sinit>
 800a30e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a312:	2b00      	cmp	r3, #0
 800a314:	d0f3      	beq.n	800a2fe <_fflush_r+0xa>
 800a316:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a318:	07d0      	lsls	r0, r2, #31
 800a31a:	d404      	bmi.n	800a326 <_fflush_r+0x32>
 800a31c:	0599      	lsls	r1, r3, #22
 800a31e:	d402      	bmi.n	800a326 <_fflush_r+0x32>
 800a320:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a322:	f7fd fc2a 	bl	8007b7a <__retarget_lock_acquire_recursive>
 800a326:	4628      	mov	r0, r5
 800a328:	4621      	mov	r1, r4
 800a32a:	f7ff ff63 	bl	800a1f4 <__sflush_r>
 800a32e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a330:	4605      	mov	r5, r0
 800a332:	07da      	lsls	r2, r3, #31
 800a334:	d4e4      	bmi.n	800a300 <_fflush_r+0xc>
 800a336:	89a3      	ldrh	r3, [r4, #12]
 800a338:	059b      	lsls	r3, r3, #22
 800a33a:	d4e1      	bmi.n	800a300 <_fflush_r+0xc>
 800a33c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a33e:	f7fd fc1d 	bl	8007b7c <__retarget_lock_release_recursive>
 800a342:	e7dd      	b.n	800a300 <_fflush_r+0xc>

0800a344 <memmove>:
 800a344:	4288      	cmp	r0, r1
 800a346:	b510      	push	{r4, lr}
 800a348:	eb01 0402 	add.w	r4, r1, r2
 800a34c:	d902      	bls.n	800a354 <memmove+0x10>
 800a34e:	4284      	cmp	r4, r0
 800a350:	4623      	mov	r3, r4
 800a352:	d807      	bhi.n	800a364 <memmove+0x20>
 800a354:	1e43      	subs	r3, r0, #1
 800a356:	42a1      	cmp	r1, r4
 800a358:	d008      	beq.n	800a36c <memmove+0x28>
 800a35a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a35e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a362:	e7f8      	b.n	800a356 <memmove+0x12>
 800a364:	4601      	mov	r1, r0
 800a366:	4402      	add	r2, r0
 800a368:	428a      	cmp	r2, r1
 800a36a:	d100      	bne.n	800a36e <memmove+0x2a>
 800a36c:	bd10      	pop	{r4, pc}
 800a36e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a372:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a376:	e7f7      	b.n	800a368 <memmove+0x24>

0800a378 <strncmp>:
 800a378:	b510      	push	{r4, lr}
 800a37a:	b16a      	cbz	r2, 800a398 <strncmp+0x20>
 800a37c:	3901      	subs	r1, #1
 800a37e:	1884      	adds	r4, r0, r2
 800a380:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a384:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800a388:	429a      	cmp	r2, r3
 800a38a:	d103      	bne.n	800a394 <strncmp+0x1c>
 800a38c:	42a0      	cmp	r0, r4
 800a38e:	d001      	beq.n	800a394 <strncmp+0x1c>
 800a390:	2a00      	cmp	r2, #0
 800a392:	d1f5      	bne.n	800a380 <strncmp+0x8>
 800a394:	1ad0      	subs	r0, r2, r3
 800a396:	bd10      	pop	{r4, pc}
 800a398:	4610      	mov	r0, r2
 800a39a:	e7fc      	b.n	800a396 <strncmp+0x1e>

0800a39c <nan>:
 800a39c:	2000      	movs	r0, #0
 800a39e:	4901      	ldr	r1, [pc, #4]	@ (800a3a4 <nan+0x8>)
 800a3a0:	4770      	bx	lr
 800a3a2:	bf00      	nop
 800a3a4:	7ff80000 	.word	0x7ff80000

0800a3a8 <__assert_func>:
 800a3a8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a3aa:	4614      	mov	r4, r2
 800a3ac:	461a      	mov	r2, r3
 800a3ae:	4b09      	ldr	r3, [pc, #36]	@ (800a3d4 <__assert_func+0x2c>)
 800a3b0:	4605      	mov	r5, r0
 800a3b2:	681b      	ldr	r3, [r3, #0]
 800a3b4:	68d8      	ldr	r0, [r3, #12]
 800a3b6:	b14c      	cbz	r4, 800a3cc <__assert_func+0x24>
 800a3b8:	4b07      	ldr	r3, [pc, #28]	@ (800a3d8 <__assert_func+0x30>)
 800a3ba:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a3be:	9100      	str	r1, [sp, #0]
 800a3c0:	462b      	mov	r3, r5
 800a3c2:	4906      	ldr	r1, [pc, #24]	@ (800a3dc <__assert_func+0x34>)
 800a3c4:	f000 fba8 	bl	800ab18 <fiprintf>
 800a3c8:	f000 fbb8 	bl	800ab3c <abort>
 800a3cc:	4b04      	ldr	r3, [pc, #16]	@ (800a3e0 <__assert_func+0x38>)
 800a3ce:	461c      	mov	r4, r3
 800a3d0:	e7f3      	b.n	800a3ba <__assert_func+0x12>
 800a3d2:	bf00      	nop
 800a3d4:	20000018 	.word	0x20000018
 800a3d8:	0800d52a 	.word	0x0800d52a
 800a3dc:	0800d537 	.word	0x0800d537
 800a3e0:	0800d565 	.word	0x0800d565

0800a3e4 <_calloc_r>:
 800a3e4:	b570      	push	{r4, r5, r6, lr}
 800a3e6:	fba1 5402 	umull	r5, r4, r1, r2
 800a3ea:	b934      	cbnz	r4, 800a3fa <_calloc_r+0x16>
 800a3ec:	4629      	mov	r1, r5
 800a3ee:	f7fc fb1f 	bl	8006a30 <_malloc_r>
 800a3f2:	4606      	mov	r6, r0
 800a3f4:	b928      	cbnz	r0, 800a402 <_calloc_r+0x1e>
 800a3f6:	4630      	mov	r0, r6
 800a3f8:	bd70      	pop	{r4, r5, r6, pc}
 800a3fa:	220c      	movs	r2, #12
 800a3fc:	2600      	movs	r6, #0
 800a3fe:	6002      	str	r2, [r0, #0]
 800a400:	e7f9      	b.n	800a3f6 <_calloc_r+0x12>
 800a402:	462a      	mov	r2, r5
 800a404:	4621      	mov	r1, r4
 800a406:	f7fd fb2a 	bl	8007a5e <memset>
 800a40a:	e7f4      	b.n	800a3f6 <_calloc_r+0x12>

0800a40c <rshift>:
 800a40c:	6903      	ldr	r3, [r0, #16]
 800a40e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a412:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800a416:	f100 0414 	add.w	r4, r0, #20
 800a41a:	ea4f 1261 	mov.w	r2, r1, asr #5
 800a41e:	dd46      	ble.n	800a4ae <rshift+0xa2>
 800a420:	f011 011f 	ands.w	r1, r1, #31
 800a424:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800a428:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800a42c:	d10c      	bne.n	800a448 <rshift+0x3c>
 800a42e:	4629      	mov	r1, r5
 800a430:	f100 0710 	add.w	r7, r0, #16
 800a434:	42b1      	cmp	r1, r6
 800a436:	d335      	bcc.n	800a4a4 <rshift+0x98>
 800a438:	1a9b      	subs	r3, r3, r2
 800a43a:	009b      	lsls	r3, r3, #2
 800a43c:	1eea      	subs	r2, r5, #3
 800a43e:	4296      	cmp	r6, r2
 800a440:	bf38      	it	cc
 800a442:	2300      	movcc	r3, #0
 800a444:	4423      	add	r3, r4
 800a446:	e015      	b.n	800a474 <rshift+0x68>
 800a448:	46a1      	mov	r9, r4
 800a44a:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800a44e:	f1c1 0820 	rsb	r8, r1, #32
 800a452:	40cf      	lsrs	r7, r1
 800a454:	f105 0e04 	add.w	lr, r5, #4
 800a458:	4576      	cmp	r6, lr
 800a45a:	46f4      	mov	ip, lr
 800a45c:	d816      	bhi.n	800a48c <rshift+0x80>
 800a45e:	1a9a      	subs	r2, r3, r2
 800a460:	0092      	lsls	r2, r2, #2
 800a462:	3a04      	subs	r2, #4
 800a464:	3501      	adds	r5, #1
 800a466:	42ae      	cmp	r6, r5
 800a468:	bf38      	it	cc
 800a46a:	2200      	movcc	r2, #0
 800a46c:	18a3      	adds	r3, r4, r2
 800a46e:	50a7      	str	r7, [r4, r2]
 800a470:	b107      	cbz	r7, 800a474 <rshift+0x68>
 800a472:	3304      	adds	r3, #4
 800a474:	42a3      	cmp	r3, r4
 800a476:	eba3 0204 	sub.w	r2, r3, r4
 800a47a:	bf08      	it	eq
 800a47c:	2300      	moveq	r3, #0
 800a47e:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800a482:	6102      	str	r2, [r0, #16]
 800a484:	bf08      	it	eq
 800a486:	6143      	streq	r3, [r0, #20]
 800a488:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a48c:	f8dc c000 	ldr.w	ip, [ip]
 800a490:	fa0c fc08 	lsl.w	ip, ip, r8
 800a494:	ea4c 0707 	orr.w	r7, ip, r7
 800a498:	f849 7b04 	str.w	r7, [r9], #4
 800a49c:	f85e 7b04 	ldr.w	r7, [lr], #4
 800a4a0:	40cf      	lsrs	r7, r1
 800a4a2:	e7d9      	b.n	800a458 <rshift+0x4c>
 800a4a4:	f851 cb04 	ldr.w	ip, [r1], #4
 800a4a8:	f847 cf04 	str.w	ip, [r7, #4]!
 800a4ac:	e7c2      	b.n	800a434 <rshift+0x28>
 800a4ae:	4623      	mov	r3, r4
 800a4b0:	e7e0      	b.n	800a474 <rshift+0x68>

0800a4b2 <__hexdig_fun>:
 800a4b2:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800a4b6:	2b09      	cmp	r3, #9
 800a4b8:	d802      	bhi.n	800a4c0 <__hexdig_fun+0xe>
 800a4ba:	3820      	subs	r0, #32
 800a4bc:	b2c0      	uxtb	r0, r0
 800a4be:	4770      	bx	lr
 800a4c0:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800a4c4:	2b05      	cmp	r3, #5
 800a4c6:	d801      	bhi.n	800a4cc <__hexdig_fun+0x1a>
 800a4c8:	3847      	subs	r0, #71	@ 0x47
 800a4ca:	e7f7      	b.n	800a4bc <__hexdig_fun+0xa>
 800a4cc:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800a4d0:	2b05      	cmp	r3, #5
 800a4d2:	d801      	bhi.n	800a4d8 <__hexdig_fun+0x26>
 800a4d4:	3827      	subs	r0, #39	@ 0x27
 800a4d6:	e7f1      	b.n	800a4bc <__hexdig_fun+0xa>
 800a4d8:	2000      	movs	r0, #0
 800a4da:	4770      	bx	lr

0800a4dc <__gethex>:
 800a4dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a4e0:	468a      	mov	sl, r1
 800a4e2:	4690      	mov	r8, r2
 800a4e4:	b085      	sub	sp, #20
 800a4e6:	9302      	str	r3, [sp, #8]
 800a4e8:	680b      	ldr	r3, [r1, #0]
 800a4ea:	9001      	str	r0, [sp, #4]
 800a4ec:	1c9c      	adds	r4, r3, #2
 800a4ee:	46a1      	mov	r9, r4
 800a4f0:	f814 0b01 	ldrb.w	r0, [r4], #1
 800a4f4:	2830      	cmp	r0, #48	@ 0x30
 800a4f6:	d0fa      	beq.n	800a4ee <__gethex+0x12>
 800a4f8:	eba9 0303 	sub.w	r3, r9, r3
 800a4fc:	f1a3 0b02 	sub.w	fp, r3, #2
 800a500:	f7ff ffd7 	bl	800a4b2 <__hexdig_fun>
 800a504:	4605      	mov	r5, r0
 800a506:	2800      	cmp	r0, #0
 800a508:	d168      	bne.n	800a5dc <__gethex+0x100>
 800a50a:	2201      	movs	r2, #1
 800a50c:	4648      	mov	r0, r9
 800a50e:	499f      	ldr	r1, [pc, #636]	@ (800a78c <__gethex+0x2b0>)
 800a510:	f7ff ff32 	bl	800a378 <strncmp>
 800a514:	4607      	mov	r7, r0
 800a516:	2800      	cmp	r0, #0
 800a518:	d167      	bne.n	800a5ea <__gethex+0x10e>
 800a51a:	f899 0001 	ldrb.w	r0, [r9, #1]
 800a51e:	4626      	mov	r6, r4
 800a520:	f7ff ffc7 	bl	800a4b2 <__hexdig_fun>
 800a524:	2800      	cmp	r0, #0
 800a526:	d062      	beq.n	800a5ee <__gethex+0x112>
 800a528:	4623      	mov	r3, r4
 800a52a:	7818      	ldrb	r0, [r3, #0]
 800a52c:	4699      	mov	r9, r3
 800a52e:	2830      	cmp	r0, #48	@ 0x30
 800a530:	f103 0301 	add.w	r3, r3, #1
 800a534:	d0f9      	beq.n	800a52a <__gethex+0x4e>
 800a536:	f7ff ffbc 	bl	800a4b2 <__hexdig_fun>
 800a53a:	fab0 f580 	clz	r5, r0
 800a53e:	f04f 0b01 	mov.w	fp, #1
 800a542:	096d      	lsrs	r5, r5, #5
 800a544:	464a      	mov	r2, r9
 800a546:	4616      	mov	r6, r2
 800a548:	7830      	ldrb	r0, [r6, #0]
 800a54a:	3201      	adds	r2, #1
 800a54c:	f7ff ffb1 	bl	800a4b2 <__hexdig_fun>
 800a550:	2800      	cmp	r0, #0
 800a552:	d1f8      	bne.n	800a546 <__gethex+0x6a>
 800a554:	2201      	movs	r2, #1
 800a556:	4630      	mov	r0, r6
 800a558:	498c      	ldr	r1, [pc, #560]	@ (800a78c <__gethex+0x2b0>)
 800a55a:	f7ff ff0d 	bl	800a378 <strncmp>
 800a55e:	2800      	cmp	r0, #0
 800a560:	d13f      	bne.n	800a5e2 <__gethex+0x106>
 800a562:	b944      	cbnz	r4, 800a576 <__gethex+0x9a>
 800a564:	1c74      	adds	r4, r6, #1
 800a566:	4622      	mov	r2, r4
 800a568:	4616      	mov	r6, r2
 800a56a:	7830      	ldrb	r0, [r6, #0]
 800a56c:	3201      	adds	r2, #1
 800a56e:	f7ff ffa0 	bl	800a4b2 <__hexdig_fun>
 800a572:	2800      	cmp	r0, #0
 800a574:	d1f8      	bne.n	800a568 <__gethex+0x8c>
 800a576:	1ba4      	subs	r4, r4, r6
 800a578:	00a7      	lsls	r7, r4, #2
 800a57a:	7833      	ldrb	r3, [r6, #0]
 800a57c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800a580:	2b50      	cmp	r3, #80	@ 0x50
 800a582:	d13e      	bne.n	800a602 <__gethex+0x126>
 800a584:	7873      	ldrb	r3, [r6, #1]
 800a586:	2b2b      	cmp	r3, #43	@ 0x2b
 800a588:	d033      	beq.n	800a5f2 <__gethex+0x116>
 800a58a:	2b2d      	cmp	r3, #45	@ 0x2d
 800a58c:	d034      	beq.n	800a5f8 <__gethex+0x11c>
 800a58e:	2400      	movs	r4, #0
 800a590:	1c71      	adds	r1, r6, #1
 800a592:	7808      	ldrb	r0, [r1, #0]
 800a594:	f7ff ff8d 	bl	800a4b2 <__hexdig_fun>
 800a598:	1e43      	subs	r3, r0, #1
 800a59a:	b2db      	uxtb	r3, r3
 800a59c:	2b18      	cmp	r3, #24
 800a59e:	d830      	bhi.n	800a602 <__gethex+0x126>
 800a5a0:	f1a0 0210 	sub.w	r2, r0, #16
 800a5a4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800a5a8:	f7ff ff83 	bl	800a4b2 <__hexdig_fun>
 800a5ac:	f100 3cff 	add.w	ip, r0, #4294967295
 800a5b0:	fa5f fc8c 	uxtb.w	ip, ip
 800a5b4:	f1bc 0f18 	cmp.w	ip, #24
 800a5b8:	f04f 030a 	mov.w	r3, #10
 800a5bc:	d91e      	bls.n	800a5fc <__gethex+0x120>
 800a5be:	b104      	cbz	r4, 800a5c2 <__gethex+0xe6>
 800a5c0:	4252      	negs	r2, r2
 800a5c2:	4417      	add	r7, r2
 800a5c4:	f8ca 1000 	str.w	r1, [sl]
 800a5c8:	b1ed      	cbz	r5, 800a606 <__gethex+0x12a>
 800a5ca:	f1bb 0f00 	cmp.w	fp, #0
 800a5ce:	bf0c      	ite	eq
 800a5d0:	2506      	moveq	r5, #6
 800a5d2:	2500      	movne	r5, #0
 800a5d4:	4628      	mov	r0, r5
 800a5d6:	b005      	add	sp, #20
 800a5d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a5dc:	2500      	movs	r5, #0
 800a5de:	462c      	mov	r4, r5
 800a5e0:	e7b0      	b.n	800a544 <__gethex+0x68>
 800a5e2:	2c00      	cmp	r4, #0
 800a5e4:	d1c7      	bne.n	800a576 <__gethex+0x9a>
 800a5e6:	4627      	mov	r7, r4
 800a5e8:	e7c7      	b.n	800a57a <__gethex+0x9e>
 800a5ea:	464e      	mov	r6, r9
 800a5ec:	462f      	mov	r7, r5
 800a5ee:	2501      	movs	r5, #1
 800a5f0:	e7c3      	b.n	800a57a <__gethex+0x9e>
 800a5f2:	2400      	movs	r4, #0
 800a5f4:	1cb1      	adds	r1, r6, #2
 800a5f6:	e7cc      	b.n	800a592 <__gethex+0xb6>
 800a5f8:	2401      	movs	r4, #1
 800a5fa:	e7fb      	b.n	800a5f4 <__gethex+0x118>
 800a5fc:	fb03 0002 	mla	r0, r3, r2, r0
 800a600:	e7ce      	b.n	800a5a0 <__gethex+0xc4>
 800a602:	4631      	mov	r1, r6
 800a604:	e7de      	b.n	800a5c4 <__gethex+0xe8>
 800a606:	4629      	mov	r1, r5
 800a608:	eba6 0309 	sub.w	r3, r6, r9
 800a60c:	3b01      	subs	r3, #1
 800a60e:	2b07      	cmp	r3, #7
 800a610:	dc0a      	bgt.n	800a628 <__gethex+0x14c>
 800a612:	9801      	ldr	r0, [sp, #4]
 800a614:	f7fe f978 	bl	8008908 <_Balloc>
 800a618:	4604      	mov	r4, r0
 800a61a:	b940      	cbnz	r0, 800a62e <__gethex+0x152>
 800a61c:	4602      	mov	r2, r0
 800a61e:	21e4      	movs	r1, #228	@ 0xe4
 800a620:	4b5b      	ldr	r3, [pc, #364]	@ (800a790 <__gethex+0x2b4>)
 800a622:	485c      	ldr	r0, [pc, #368]	@ (800a794 <__gethex+0x2b8>)
 800a624:	f7ff fec0 	bl	800a3a8 <__assert_func>
 800a628:	3101      	adds	r1, #1
 800a62a:	105b      	asrs	r3, r3, #1
 800a62c:	e7ef      	b.n	800a60e <__gethex+0x132>
 800a62e:	2300      	movs	r3, #0
 800a630:	f100 0a14 	add.w	sl, r0, #20
 800a634:	4655      	mov	r5, sl
 800a636:	469b      	mov	fp, r3
 800a638:	45b1      	cmp	r9, r6
 800a63a:	d337      	bcc.n	800a6ac <__gethex+0x1d0>
 800a63c:	f845 bb04 	str.w	fp, [r5], #4
 800a640:	eba5 050a 	sub.w	r5, r5, sl
 800a644:	10ad      	asrs	r5, r5, #2
 800a646:	6125      	str	r5, [r4, #16]
 800a648:	4658      	mov	r0, fp
 800a64a:	f7fe fa4f 	bl	8008aec <__hi0bits>
 800a64e:	016d      	lsls	r5, r5, #5
 800a650:	f8d8 6000 	ldr.w	r6, [r8]
 800a654:	1a2d      	subs	r5, r5, r0
 800a656:	42b5      	cmp	r5, r6
 800a658:	dd54      	ble.n	800a704 <__gethex+0x228>
 800a65a:	1bad      	subs	r5, r5, r6
 800a65c:	4629      	mov	r1, r5
 800a65e:	4620      	mov	r0, r4
 800a660:	f7fe fdd1 	bl	8009206 <__any_on>
 800a664:	4681      	mov	r9, r0
 800a666:	b178      	cbz	r0, 800a688 <__gethex+0x1ac>
 800a668:	f04f 0901 	mov.w	r9, #1
 800a66c:	1e6b      	subs	r3, r5, #1
 800a66e:	1159      	asrs	r1, r3, #5
 800a670:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800a674:	f003 021f 	and.w	r2, r3, #31
 800a678:	fa09 f202 	lsl.w	r2, r9, r2
 800a67c:	420a      	tst	r2, r1
 800a67e:	d003      	beq.n	800a688 <__gethex+0x1ac>
 800a680:	454b      	cmp	r3, r9
 800a682:	dc36      	bgt.n	800a6f2 <__gethex+0x216>
 800a684:	f04f 0902 	mov.w	r9, #2
 800a688:	4629      	mov	r1, r5
 800a68a:	4620      	mov	r0, r4
 800a68c:	f7ff febe 	bl	800a40c <rshift>
 800a690:	442f      	add	r7, r5
 800a692:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a696:	42bb      	cmp	r3, r7
 800a698:	da42      	bge.n	800a720 <__gethex+0x244>
 800a69a:	4621      	mov	r1, r4
 800a69c:	9801      	ldr	r0, [sp, #4]
 800a69e:	f7fe f973 	bl	8008988 <_Bfree>
 800a6a2:	2300      	movs	r3, #0
 800a6a4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a6a6:	25a3      	movs	r5, #163	@ 0xa3
 800a6a8:	6013      	str	r3, [r2, #0]
 800a6aa:	e793      	b.n	800a5d4 <__gethex+0xf8>
 800a6ac:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800a6b0:	2a2e      	cmp	r2, #46	@ 0x2e
 800a6b2:	d012      	beq.n	800a6da <__gethex+0x1fe>
 800a6b4:	2b20      	cmp	r3, #32
 800a6b6:	d104      	bne.n	800a6c2 <__gethex+0x1e6>
 800a6b8:	f845 bb04 	str.w	fp, [r5], #4
 800a6bc:	f04f 0b00 	mov.w	fp, #0
 800a6c0:	465b      	mov	r3, fp
 800a6c2:	7830      	ldrb	r0, [r6, #0]
 800a6c4:	9303      	str	r3, [sp, #12]
 800a6c6:	f7ff fef4 	bl	800a4b2 <__hexdig_fun>
 800a6ca:	9b03      	ldr	r3, [sp, #12]
 800a6cc:	f000 000f 	and.w	r0, r0, #15
 800a6d0:	4098      	lsls	r0, r3
 800a6d2:	ea4b 0b00 	orr.w	fp, fp, r0
 800a6d6:	3304      	adds	r3, #4
 800a6d8:	e7ae      	b.n	800a638 <__gethex+0x15c>
 800a6da:	45b1      	cmp	r9, r6
 800a6dc:	d8ea      	bhi.n	800a6b4 <__gethex+0x1d8>
 800a6de:	2201      	movs	r2, #1
 800a6e0:	4630      	mov	r0, r6
 800a6e2:	492a      	ldr	r1, [pc, #168]	@ (800a78c <__gethex+0x2b0>)
 800a6e4:	9303      	str	r3, [sp, #12]
 800a6e6:	f7ff fe47 	bl	800a378 <strncmp>
 800a6ea:	9b03      	ldr	r3, [sp, #12]
 800a6ec:	2800      	cmp	r0, #0
 800a6ee:	d1e1      	bne.n	800a6b4 <__gethex+0x1d8>
 800a6f0:	e7a2      	b.n	800a638 <__gethex+0x15c>
 800a6f2:	4620      	mov	r0, r4
 800a6f4:	1ea9      	subs	r1, r5, #2
 800a6f6:	f7fe fd86 	bl	8009206 <__any_on>
 800a6fa:	2800      	cmp	r0, #0
 800a6fc:	d0c2      	beq.n	800a684 <__gethex+0x1a8>
 800a6fe:	f04f 0903 	mov.w	r9, #3
 800a702:	e7c1      	b.n	800a688 <__gethex+0x1ac>
 800a704:	da09      	bge.n	800a71a <__gethex+0x23e>
 800a706:	1b75      	subs	r5, r6, r5
 800a708:	4621      	mov	r1, r4
 800a70a:	462a      	mov	r2, r5
 800a70c:	9801      	ldr	r0, [sp, #4]
 800a70e:	f7fe fb4b 	bl	8008da8 <__lshift>
 800a712:	4604      	mov	r4, r0
 800a714:	1b7f      	subs	r7, r7, r5
 800a716:	f100 0a14 	add.w	sl, r0, #20
 800a71a:	f04f 0900 	mov.w	r9, #0
 800a71e:	e7b8      	b.n	800a692 <__gethex+0x1b6>
 800a720:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800a724:	42bd      	cmp	r5, r7
 800a726:	dd6f      	ble.n	800a808 <__gethex+0x32c>
 800a728:	1bed      	subs	r5, r5, r7
 800a72a:	42ae      	cmp	r6, r5
 800a72c:	dc34      	bgt.n	800a798 <__gethex+0x2bc>
 800a72e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800a732:	2b02      	cmp	r3, #2
 800a734:	d022      	beq.n	800a77c <__gethex+0x2a0>
 800a736:	2b03      	cmp	r3, #3
 800a738:	d024      	beq.n	800a784 <__gethex+0x2a8>
 800a73a:	2b01      	cmp	r3, #1
 800a73c:	d115      	bne.n	800a76a <__gethex+0x28e>
 800a73e:	42ae      	cmp	r6, r5
 800a740:	d113      	bne.n	800a76a <__gethex+0x28e>
 800a742:	2e01      	cmp	r6, #1
 800a744:	d10b      	bne.n	800a75e <__gethex+0x282>
 800a746:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800a74a:	9a02      	ldr	r2, [sp, #8]
 800a74c:	2562      	movs	r5, #98	@ 0x62
 800a74e:	6013      	str	r3, [r2, #0]
 800a750:	2301      	movs	r3, #1
 800a752:	6123      	str	r3, [r4, #16]
 800a754:	f8ca 3000 	str.w	r3, [sl]
 800a758:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a75a:	601c      	str	r4, [r3, #0]
 800a75c:	e73a      	b.n	800a5d4 <__gethex+0xf8>
 800a75e:	4620      	mov	r0, r4
 800a760:	1e71      	subs	r1, r6, #1
 800a762:	f7fe fd50 	bl	8009206 <__any_on>
 800a766:	2800      	cmp	r0, #0
 800a768:	d1ed      	bne.n	800a746 <__gethex+0x26a>
 800a76a:	4621      	mov	r1, r4
 800a76c:	9801      	ldr	r0, [sp, #4]
 800a76e:	f7fe f90b 	bl	8008988 <_Bfree>
 800a772:	2300      	movs	r3, #0
 800a774:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a776:	2550      	movs	r5, #80	@ 0x50
 800a778:	6013      	str	r3, [r2, #0]
 800a77a:	e72b      	b.n	800a5d4 <__gethex+0xf8>
 800a77c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a77e:	2b00      	cmp	r3, #0
 800a780:	d1f3      	bne.n	800a76a <__gethex+0x28e>
 800a782:	e7e0      	b.n	800a746 <__gethex+0x26a>
 800a784:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a786:	2b00      	cmp	r3, #0
 800a788:	d1dd      	bne.n	800a746 <__gethex+0x26a>
 800a78a:	e7ee      	b.n	800a76a <__gethex+0x28e>
 800a78c:	0800d50f 	.word	0x0800d50f
 800a790:	0800d4a5 	.word	0x0800d4a5
 800a794:	0800d566 	.word	0x0800d566
 800a798:	1e6f      	subs	r7, r5, #1
 800a79a:	f1b9 0f00 	cmp.w	r9, #0
 800a79e:	d130      	bne.n	800a802 <__gethex+0x326>
 800a7a0:	b127      	cbz	r7, 800a7ac <__gethex+0x2d0>
 800a7a2:	4639      	mov	r1, r7
 800a7a4:	4620      	mov	r0, r4
 800a7a6:	f7fe fd2e 	bl	8009206 <__any_on>
 800a7aa:	4681      	mov	r9, r0
 800a7ac:	2301      	movs	r3, #1
 800a7ae:	4629      	mov	r1, r5
 800a7b0:	1b76      	subs	r6, r6, r5
 800a7b2:	2502      	movs	r5, #2
 800a7b4:	117a      	asrs	r2, r7, #5
 800a7b6:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800a7ba:	f007 071f 	and.w	r7, r7, #31
 800a7be:	40bb      	lsls	r3, r7
 800a7c0:	4213      	tst	r3, r2
 800a7c2:	4620      	mov	r0, r4
 800a7c4:	bf18      	it	ne
 800a7c6:	f049 0902 	orrne.w	r9, r9, #2
 800a7ca:	f7ff fe1f 	bl	800a40c <rshift>
 800a7ce:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800a7d2:	f1b9 0f00 	cmp.w	r9, #0
 800a7d6:	d047      	beq.n	800a868 <__gethex+0x38c>
 800a7d8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800a7dc:	2b02      	cmp	r3, #2
 800a7de:	d015      	beq.n	800a80c <__gethex+0x330>
 800a7e0:	2b03      	cmp	r3, #3
 800a7e2:	d017      	beq.n	800a814 <__gethex+0x338>
 800a7e4:	2b01      	cmp	r3, #1
 800a7e6:	d109      	bne.n	800a7fc <__gethex+0x320>
 800a7e8:	f019 0f02 	tst.w	r9, #2
 800a7ec:	d006      	beq.n	800a7fc <__gethex+0x320>
 800a7ee:	f8da 3000 	ldr.w	r3, [sl]
 800a7f2:	ea49 0903 	orr.w	r9, r9, r3
 800a7f6:	f019 0f01 	tst.w	r9, #1
 800a7fa:	d10e      	bne.n	800a81a <__gethex+0x33e>
 800a7fc:	f045 0510 	orr.w	r5, r5, #16
 800a800:	e032      	b.n	800a868 <__gethex+0x38c>
 800a802:	f04f 0901 	mov.w	r9, #1
 800a806:	e7d1      	b.n	800a7ac <__gethex+0x2d0>
 800a808:	2501      	movs	r5, #1
 800a80a:	e7e2      	b.n	800a7d2 <__gethex+0x2f6>
 800a80c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a80e:	f1c3 0301 	rsb	r3, r3, #1
 800a812:	930f      	str	r3, [sp, #60]	@ 0x3c
 800a814:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a816:	2b00      	cmp	r3, #0
 800a818:	d0f0      	beq.n	800a7fc <__gethex+0x320>
 800a81a:	f04f 0c00 	mov.w	ip, #0
 800a81e:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800a822:	f104 0314 	add.w	r3, r4, #20
 800a826:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800a82a:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800a82e:	4618      	mov	r0, r3
 800a830:	f853 2b04 	ldr.w	r2, [r3], #4
 800a834:	f1b2 3fff 	cmp.w	r2, #4294967295
 800a838:	d01b      	beq.n	800a872 <__gethex+0x396>
 800a83a:	3201      	adds	r2, #1
 800a83c:	6002      	str	r2, [r0, #0]
 800a83e:	2d02      	cmp	r5, #2
 800a840:	f104 0314 	add.w	r3, r4, #20
 800a844:	d13c      	bne.n	800a8c0 <__gethex+0x3e4>
 800a846:	f8d8 2000 	ldr.w	r2, [r8]
 800a84a:	3a01      	subs	r2, #1
 800a84c:	42b2      	cmp	r2, r6
 800a84e:	d109      	bne.n	800a864 <__gethex+0x388>
 800a850:	2201      	movs	r2, #1
 800a852:	1171      	asrs	r1, r6, #5
 800a854:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800a858:	f006 061f 	and.w	r6, r6, #31
 800a85c:	fa02 f606 	lsl.w	r6, r2, r6
 800a860:	421e      	tst	r6, r3
 800a862:	d13a      	bne.n	800a8da <__gethex+0x3fe>
 800a864:	f045 0520 	orr.w	r5, r5, #32
 800a868:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a86a:	601c      	str	r4, [r3, #0]
 800a86c:	9b02      	ldr	r3, [sp, #8]
 800a86e:	601f      	str	r7, [r3, #0]
 800a870:	e6b0      	b.n	800a5d4 <__gethex+0xf8>
 800a872:	4299      	cmp	r1, r3
 800a874:	f843 cc04 	str.w	ip, [r3, #-4]
 800a878:	d8d9      	bhi.n	800a82e <__gethex+0x352>
 800a87a:	68a3      	ldr	r3, [r4, #8]
 800a87c:	459b      	cmp	fp, r3
 800a87e:	db17      	blt.n	800a8b0 <__gethex+0x3d4>
 800a880:	6861      	ldr	r1, [r4, #4]
 800a882:	9801      	ldr	r0, [sp, #4]
 800a884:	3101      	adds	r1, #1
 800a886:	f7fe f83f 	bl	8008908 <_Balloc>
 800a88a:	4681      	mov	r9, r0
 800a88c:	b918      	cbnz	r0, 800a896 <__gethex+0x3ba>
 800a88e:	4602      	mov	r2, r0
 800a890:	2184      	movs	r1, #132	@ 0x84
 800a892:	4b19      	ldr	r3, [pc, #100]	@ (800a8f8 <__gethex+0x41c>)
 800a894:	e6c5      	b.n	800a622 <__gethex+0x146>
 800a896:	6922      	ldr	r2, [r4, #16]
 800a898:	f104 010c 	add.w	r1, r4, #12
 800a89c:	3202      	adds	r2, #2
 800a89e:	0092      	lsls	r2, r2, #2
 800a8a0:	300c      	adds	r0, #12
 800a8a2:	f7fd f97a 	bl	8007b9a <memcpy>
 800a8a6:	4621      	mov	r1, r4
 800a8a8:	9801      	ldr	r0, [sp, #4]
 800a8aa:	f7fe f86d 	bl	8008988 <_Bfree>
 800a8ae:	464c      	mov	r4, r9
 800a8b0:	6923      	ldr	r3, [r4, #16]
 800a8b2:	1c5a      	adds	r2, r3, #1
 800a8b4:	6122      	str	r2, [r4, #16]
 800a8b6:	2201      	movs	r2, #1
 800a8b8:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800a8bc:	615a      	str	r2, [r3, #20]
 800a8be:	e7be      	b.n	800a83e <__gethex+0x362>
 800a8c0:	6922      	ldr	r2, [r4, #16]
 800a8c2:	455a      	cmp	r2, fp
 800a8c4:	dd0b      	ble.n	800a8de <__gethex+0x402>
 800a8c6:	2101      	movs	r1, #1
 800a8c8:	4620      	mov	r0, r4
 800a8ca:	f7ff fd9f 	bl	800a40c <rshift>
 800a8ce:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a8d2:	3701      	adds	r7, #1
 800a8d4:	42bb      	cmp	r3, r7
 800a8d6:	f6ff aee0 	blt.w	800a69a <__gethex+0x1be>
 800a8da:	2501      	movs	r5, #1
 800a8dc:	e7c2      	b.n	800a864 <__gethex+0x388>
 800a8de:	f016 061f 	ands.w	r6, r6, #31
 800a8e2:	d0fa      	beq.n	800a8da <__gethex+0x3fe>
 800a8e4:	4453      	add	r3, sl
 800a8e6:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800a8ea:	f7fe f8ff 	bl	8008aec <__hi0bits>
 800a8ee:	f1c6 0620 	rsb	r6, r6, #32
 800a8f2:	42b0      	cmp	r0, r6
 800a8f4:	dbe7      	blt.n	800a8c6 <__gethex+0x3ea>
 800a8f6:	e7f0      	b.n	800a8da <__gethex+0x3fe>
 800a8f8:	0800d4a5 	.word	0x0800d4a5

0800a8fc <L_shift>:
 800a8fc:	f1c2 0208 	rsb	r2, r2, #8
 800a900:	0092      	lsls	r2, r2, #2
 800a902:	b570      	push	{r4, r5, r6, lr}
 800a904:	f1c2 0620 	rsb	r6, r2, #32
 800a908:	6843      	ldr	r3, [r0, #4]
 800a90a:	6804      	ldr	r4, [r0, #0]
 800a90c:	fa03 f506 	lsl.w	r5, r3, r6
 800a910:	432c      	orrs	r4, r5
 800a912:	40d3      	lsrs	r3, r2
 800a914:	6004      	str	r4, [r0, #0]
 800a916:	f840 3f04 	str.w	r3, [r0, #4]!
 800a91a:	4288      	cmp	r0, r1
 800a91c:	d3f4      	bcc.n	800a908 <L_shift+0xc>
 800a91e:	bd70      	pop	{r4, r5, r6, pc}

0800a920 <__match>:
 800a920:	b530      	push	{r4, r5, lr}
 800a922:	6803      	ldr	r3, [r0, #0]
 800a924:	3301      	adds	r3, #1
 800a926:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a92a:	b914      	cbnz	r4, 800a932 <__match+0x12>
 800a92c:	6003      	str	r3, [r0, #0]
 800a92e:	2001      	movs	r0, #1
 800a930:	bd30      	pop	{r4, r5, pc}
 800a932:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a936:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800a93a:	2d19      	cmp	r5, #25
 800a93c:	bf98      	it	ls
 800a93e:	3220      	addls	r2, #32
 800a940:	42a2      	cmp	r2, r4
 800a942:	d0f0      	beq.n	800a926 <__match+0x6>
 800a944:	2000      	movs	r0, #0
 800a946:	e7f3      	b.n	800a930 <__match+0x10>

0800a948 <__hexnan>:
 800a948:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a94c:	2500      	movs	r5, #0
 800a94e:	680b      	ldr	r3, [r1, #0]
 800a950:	4682      	mov	sl, r0
 800a952:	115e      	asrs	r6, r3, #5
 800a954:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800a958:	f013 031f 	ands.w	r3, r3, #31
 800a95c:	bf18      	it	ne
 800a95e:	3604      	addne	r6, #4
 800a960:	1f37      	subs	r7, r6, #4
 800a962:	4690      	mov	r8, r2
 800a964:	46b9      	mov	r9, r7
 800a966:	463c      	mov	r4, r7
 800a968:	46ab      	mov	fp, r5
 800a96a:	b087      	sub	sp, #28
 800a96c:	6801      	ldr	r1, [r0, #0]
 800a96e:	9301      	str	r3, [sp, #4]
 800a970:	f846 5c04 	str.w	r5, [r6, #-4]
 800a974:	9502      	str	r5, [sp, #8]
 800a976:	784a      	ldrb	r2, [r1, #1]
 800a978:	1c4b      	adds	r3, r1, #1
 800a97a:	9303      	str	r3, [sp, #12]
 800a97c:	b342      	cbz	r2, 800a9d0 <__hexnan+0x88>
 800a97e:	4610      	mov	r0, r2
 800a980:	9105      	str	r1, [sp, #20]
 800a982:	9204      	str	r2, [sp, #16]
 800a984:	f7ff fd95 	bl	800a4b2 <__hexdig_fun>
 800a988:	2800      	cmp	r0, #0
 800a98a:	d151      	bne.n	800aa30 <__hexnan+0xe8>
 800a98c:	9a04      	ldr	r2, [sp, #16]
 800a98e:	9905      	ldr	r1, [sp, #20]
 800a990:	2a20      	cmp	r2, #32
 800a992:	d818      	bhi.n	800a9c6 <__hexnan+0x7e>
 800a994:	9b02      	ldr	r3, [sp, #8]
 800a996:	459b      	cmp	fp, r3
 800a998:	dd13      	ble.n	800a9c2 <__hexnan+0x7a>
 800a99a:	454c      	cmp	r4, r9
 800a99c:	d206      	bcs.n	800a9ac <__hexnan+0x64>
 800a99e:	2d07      	cmp	r5, #7
 800a9a0:	dc04      	bgt.n	800a9ac <__hexnan+0x64>
 800a9a2:	462a      	mov	r2, r5
 800a9a4:	4649      	mov	r1, r9
 800a9a6:	4620      	mov	r0, r4
 800a9a8:	f7ff ffa8 	bl	800a8fc <L_shift>
 800a9ac:	4544      	cmp	r4, r8
 800a9ae:	d952      	bls.n	800aa56 <__hexnan+0x10e>
 800a9b0:	2300      	movs	r3, #0
 800a9b2:	f1a4 0904 	sub.w	r9, r4, #4
 800a9b6:	f844 3c04 	str.w	r3, [r4, #-4]
 800a9ba:	461d      	mov	r5, r3
 800a9bc:	464c      	mov	r4, r9
 800a9be:	f8cd b008 	str.w	fp, [sp, #8]
 800a9c2:	9903      	ldr	r1, [sp, #12]
 800a9c4:	e7d7      	b.n	800a976 <__hexnan+0x2e>
 800a9c6:	2a29      	cmp	r2, #41	@ 0x29
 800a9c8:	d157      	bne.n	800aa7a <__hexnan+0x132>
 800a9ca:	3102      	adds	r1, #2
 800a9cc:	f8ca 1000 	str.w	r1, [sl]
 800a9d0:	f1bb 0f00 	cmp.w	fp, #0
 800a9d4:	d051      	beq.n	800aa7a <__hexnan+0x132>
 800a9d6:	454c      	cmp	r4, r9
 800a9d8:	d206      	bcs.n	800a9e8 <__hexnan+0xa0>
 800a9da:	2d07      	cmp	r5, #7
 800a9dc:	dc04      	bgt.n	800a9e8 <__hexnan+0xa0>
 800a9de:	462a      	mov	r2, r5
 800a9e0:	4649      	mov	r1, r9
 800a9e2:	4620      	mov	r0, r4
 800a9e4:	f7ff ff8a 	bl	800a8fc <L_shift>
 800a9e8:	4544      	cmp	r4, r8
 800a9ea:	d936      	bls.n	800aa5a <__hexnan+0x112>
 800a9ec:	4623      	mov	r3, r4
 800a9ee:	f1a8 0204 	sub.w	r2, r8, #4
 800a9f2:	f853 1b04 	ldr.w	r1, [r3], #4
 800a9f6:	429f      	cmp	r7, r3
 800a9f8:	f842 1f04 	str.w	r1, [r2, #4]!
 800a9fc:	d2f9      	bcs.n	800a9f2 <__hexnan+0xaa>
 800a9fe:	1b3b      	subs	r3, r7, r4
 800aa00:	f023 0303 	bic.w	r3, r3, #3
 800aa04:	3304      	adds	r3, #4
 800aa06:	3401      	adds	r4, #1
 800aa08:	3e03      	subs	r6, #3
 800aa0a:	42b4      	cmp	r4, r6
 800aa0c:	bf88      	it	hi
 800aa0e:	2304      	movhi	r3, #4
 800aa10:	2200      	movs	r2, #0
 800aa12:	4443      	add	r3, r8
 800aa14:	f843 2b04 	str.w	r2, [r3], #4
 800aa18:	429f      	cmp	r7, r3
 800aa1a:	d2fb      	bcs.n	800aa14 <__hexnan+0xcc>
 800aa1c:	683b      	ldr	r3, [r7, #0]
 800aa1e:	b91b      	cbnz	r3, 800aa28 <__hexnan+0xe0>
 800aa20:	4547      	cmp	r7, r8
 800aa22:	d128      	bne.n	800aa76 <__hexnan+0x12e>
 800aa24:	2301      	movs	r3, #1
 800aa26:	603b      	str	r3, [r7, #0]
 800aa28:	2005      	movs	r0, #5
 800aa2a:	b007      	add	sp, #28
 800aa2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aa30:	3501      	adds	r5, #1
 800aa32:	2d08      	cmp	r5, #8
 800aa34:	f10b 0b01 	add.w	fp, fp, #1
 800aa38:	dd06      	ble.n	800aa48 <__hexnan+0x100>
 800aa3a:	4544      	cmp	r4, r8
 800aa3c:	d9c1      	bls.n	800a9c2 <__hexnan+0x7a>
 800aa3e:	2300      	movs	r3, #0
 800aa40:	2501      	movs	r5, #1
 800aa42:	f844 3c04 	str.w	r3, [r4, #-4]
 800aa46:	3c04      	subs	r4, #4
 800aa48:	6822      	ldr	r2, [r4, #0]
 800aa4a:	f000 000f 	and.w	r0, r0, #15
 800aa4e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800aa52:	6020      	str	r0, [r4, #0]
 800aa54:	e7b5      	b.n	800a9c2 <__hexnan+0x7a>
 800aa56:	2508      	movs	r5, #8
 800aa58:	e7b3      	b.n	800a9c2 <__hexnan+0x7a>
 800aa5a:	9b01      	ldr	r3, [sp, #4]
 800aa5c:	2b00      	cmp	r3, #0
 800aa5e:	d0dd      	beq.n	800aa1c <__hexnan+0xd4>
 800aa60:	f04f 32ff 	mov.w	r2, #4294967295
 800aa64:	f1c3 0320 	rsb	r3, r3, #32
 800aa68:	40da      	lsrs	r2, r3
 800aa6a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800aa6e:	4013      	ands	r3, r2
 800aa70:	f846 3c04 	str.w	r3, [r6, #-4]
 800aa74:	e7d2      	b.n	800aa1c <__hexnan+0xd4>
 800aa76:	3f04      	subs	r7, #4
 800aa78:	e7d0      	b.n	800aa1c <__hexnan+0xd4>
 800aa7a:	2004      	movs	r0, #4
 800aa7c:	e7d5      	b.n	800aa2a <__hexnan+0xe2>

0800aa7e <__ascii_mbtowc>:
 800aa7e:	b082      	sub	sp, #8
 800aa80:	b901      	cbnz	r1, 800aa84 <__ascii_mbtowc+0x6>
 800aa82:	a901      	add	r1, sp, #4
 800aa84:	b142      	cbz	r2, 800aa98 <__ascii_mbtowc+0x1a>
 800aa86:	b14b      	cbz	r3, 800aa9c <__ascii_mbtowc+0x1e>
 800aa88:	7813      	ldrb	r3, [r2, #0]
 800aa8a:	600b      	str	r3, [r1, #0]
 800aa8c:	7812      	ldrb	r2, [r2, #0]
 800aa8e:	1e10      	subs	r0, r2, #0
 800aa90:	bf18      	it	ne
 800aa92:	2001      	movne	r0, #1
 800aa94:	b002      	add	sp, #8
 800aa96:	4770      	bx	lr
 800aa98:	4610      	mov	r0, r2
 800aa9a:	e7fb      	b.n	800aa94 <__ascii_mbtowc+0x16>
 800aa9c:	f06f 0001 	mvn.w	r0, #1
 800aaa0:	e7f8      	b.n	800aa94 <__ascii_mbtowc+0x16>

0800aaa2 <_realloc_r>:
 800aaa2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aaa6:	4607      	mov	r7, r0
 800aaa8:	4614      	mov	r4, r2
 800aaaa:	460d      	mov	r5, r1
 800aaac:	b921      	cbnz	r1, 800aab8 <_realloc_r+0x16>
 800aaae:	4611      	mov	r1, r2
 800aab0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800aab4:	f7fb bfbc 	b.w	8006a30 <_malloc_r>
 800aab8:	b92a      	cbnz	r2, 800aac6 <_realloc_r+0x24>
 800aaba:	f7fd fedd 	bl	8008878 <_free_r>
 800aabe:	4625      	mov	r5, r4
 800aac0:	4628      	mov	r0, r5
 800aac2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800aac6:	f000 f840 	bl	800ab4a <_malloc_usable_size_r>
 800aaca:	4284      	cmp	r4, r0
 800aacc:	4606      	mov	r6, r0
 800aace:	d802      	bhi.n	800aad6 <_realloc_r+0x34>
 800aad0:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800aad4:	d8f4      	bhi.n	800aac0 <_realloc_r+0x1e>
 800aad6:	4621      	mov	r1, r4
 800aad8:	4638      	mov	r0, r7
 800aada:	f7fb ffa9 	bl	8006a30 <_malloc_r>
 800aade:	4680      	mov	r8, r0
 800aae0:	b908      	cbnz	r0, 800aae6 <_realloc_r+0x44>
 800aae2:	4645      	mov	r5, r8
 800aae4:	e7ec      	b.n	800aac0 <_realloc_r+0x1e>
 800aae6:	42b4      	cmp	r4, r6
 800aae8:	4622      	mov	r2, r4
 800aaea:	4629      	mov	r1, r5
 800aaec:	bf28      	it	cs
 800aaee:	4632      	movcs	r2, r6
 800aaf0:	f7fd f853 	bl	8007b9a <memcpy>
 800aaf4:	4629      	mov	r1, r5
 800aaf6:	4638      	mov	r0, r7
 800aaf8:	f7fd febe 	bl	8008878 <_free_r>
 800aafc:	e7f1      	b.n	800aae2 <_realloc_r+0x40>

0800aafe <__ascii_wctomb>:
 800aafe:	4603      	mov	r3, r0
 800ab00:	4608      	mov	r0, r1
 800ab02:	b141      	cbz	r1, 800ab16 <__ascii_wctomb+0x18>
 800ab04:	2aff      	cmp	r2, #255	@ 0xff
 800ab06:	d904      	bls.n	800ab12 <__ascii_wctomb+0x14>
 800ab08:	228a      	movs	r2, #138	@ 0x8a
 800ab0a:	f04f 30ff 	mov.w	r0, #4294967295
 800ab0e:	601a      	str	r2, [r3, #0]
 800ab10:	4770      	bx	lr
 800ab12:	2001      	movs	r0, #1
 800ab14:	700a      	strb	r2, [r1, #0]
 800ab16:	4770      	bx	lr

0800ab18 <fiprintf>:
 800ab18:	b40e      	push	{r1, r2, r3}
 800ab1a:	b503      	push	{r0, r1, lr}
 800ab1c:	4601      	mov	r1, r0
 800ab1e:	ab03      	add	r3, sp, #12
 800ab20:	4805      	ldr	r0, [pc, #20]	@ (800ab38 <fiprintf+0x20>)
 800ab22:	f853 2b04 	ldr.w	r2, [r3], #4
 800ab26:	6800      	ldr	r0, [r0, #0]
 800ab28:	9301      	str	r3, [sp, #4]
 800ab2a:	f000 f83d 	bl	800aba8 <_vfiprintf_r>
 800ab2e:	b002      	add	sp, #8
 800ab30:	f85d eb04 	ldr.w	lr, [sp], #4
 800ab34:	b003      	add	sp, #12
 800ab36:	4770      	bx	lr
 800ab38:	20000018 	.word	0x20000018

0800ab3c <abort>:
 800ab3c:	2006      	movs	r0, #6
 800ab3e:	b508      	push	{r3, lr}
 800ab40:	f000 fa06 	bl	800af50 <raise>
 800ab44:	2001      	movs	r0, #1
 800ab46:	f7fb fd7a 	bl	800663e <_exit>

0800ab4a <_malloc_usable_size_r>:
 800ab4a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ab4e:	1f18      	subs	r0, r3, #4
 800ab50:	2b00      	cmp	r3, #0
 800ab52:	bfbc      	itt	lt
 800ab54:	580b      	ldrlt	r3, [r1, r0]
 800ab56:	18c0      	addlt	r0, r0, r3
 800ab58:	4770      	bx	lr

0800ab5a <__sfputc_r>:
 800ab5a:	6893      	ldr	r3, [r2, #8]
 800ab5c:	b410      	push	{r4}
 800ab5e:	3b01      	subs	r3, #1
 800ab60:	2b00      	cmp	r3, #0
 800ab62:	6093      	str	r3, [r2, #8]
 800ab64:	da07      	bge.n	800ab76 <__sfputc_r+0x1c>
 800ab66:	6994      	ldr	r4, [r2, #24]
 800ab68:	42a3      	cmp	r3, r4
 800ab6a:	db01      	blt.n	800ab70 <__sfputc_r+0x16>
 800ab6c:	290a      	cmp	r1, #10
 800ab6e:	d102      	bne.n	800ab76 <__sfputc_r+0x1c>
 800ab70:	bc10      	pop	{r4}
 800ab72:	f000 b931 	b.w	800add8 <__swbuf_r>
 800ab76:	6813      	ldr	r3, [r2, #0]
 800ab78:	1c58      	adds	r0, r3, #1
 800ab7a:	6010      	str	r0, [r2, #0]
 800ab7c:	7019      	strb	r1, [r3, #0]
 800ab7e:	4608      	mov	r0, r1
 800ab80:	bc10      	pop	{r4}
 800ab82:	4770      	bx	lr

0800ab84 <__sfputs_r>:
 800ab84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ab86:	4606      	mov	r6, r0
 800ab88:	460f      	mov	r7, r1
 800ab8a:	4614      	mov	r4, r2
 800ab8c:	18d5      	adds	r5, r2, r3
 800ab8e:	42ac      	cmp	r4, r5
 800ab90:	d101      	bne.n	800ab96 <__sfputs_r+0x12>
 800ab92:	2000      	movs	r0, #0
 800ab94:	e007      	b.n	800aba6 <__sfputs_r+0x22>
 800ab96:	463a      	mov	r2, r7
 800ab98:	4630      	mov	r0, r6
 800ab9a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ab9e:	f7ff ffdc 	bl	800ab5a <__sfputc_r>
 800aba2:	1c43      	adds	r3, r0, #1
 800aba4:	d1f3      	bne.n	800ab8e <__sfputs_r+0xa>
 800aba6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800aba8 <_vfiprintf_r>:
 800aba8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800abac:	460d      	mov	r5, r1
 800abae:	4614      	mov	r4, r2
 800abb0:	4698      	mov	r8, r3
 800abb2:	4606      	mov	r6, r0
 800abb4:	b09d      	sub	sp, #116	@ 0x74
 800abb6:	b118      	cbz	r0, 800abc0 <_vfiprintf_r+0x18>
 800abb8:	6a03      	ldr	r3, [r0, #32]
 800abba:	b90b      	cbnz	r3, 800abc0 <_vfiprintf_r+0x18>
 800abbc:	f7fc feb4 	bl	8007928 <__sinit>
 800abc0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800abc2:	07d9      	lsls	r1, r3, #31
 800abc4:	d405      	bmi.n	800abd2 <_vfiprintf_r+0x2a>
 800abc6:	89ab      	ldrh	r3, [r5, #12]
 800abc8:	059a      	lsls	r2, r3, #22
 800abca:	d402      	bmi.n	800abd2 <_vfiprintf_r+0x2a>
 800abcc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800abce:	f7fc ffd4 	bl	8007b7a <__retarget_lock_acquire_recursive>
 800abd2:	89ab      	ldrh	r3, [r5, #12]
 800abd4:	071b      	lsls	r3, r3, #28
 800abd6:	d501      	bpl.n	800abdc <_vfiprintf_r+0x34>
 800abd8:	692b      	ldr	r3, [r5, #16]
 800abda:	b99b      	cbnz	r3, 800ac04 <_vfiprintf_r+0x5c>
 800abdc:	4629      	mov	r1, r5
 800abde:	4630      	mov	r0, r6
 800abe0:	f000 f938 	bl	800ae54 <__swsetup_r>
 800abe4:	b170      	cbz	r0, 800ac04 <_vfiprintf_r+0x5c>
 800abe6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800abe8:	07dc      	lsls	r4, r3, #31
 800abea:	d504      	bpl.n	800abf6 <_vfiprintf_r+0x4e>
 800abec:	f04f 30ff 	mov.w	r0, #4294967295
 800abf0:	b01d      	add	sp, #116	@ 0x74
 800abf2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800abf6:	89ab      	ldrh	r3, [r5, #12]
 800abf8:	0598      	lsls	r0, r3, #22
 800abfa:	d4f7      	bmi.n	800abec <_vfiprintf_r+0x44>
 800abfc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800abfe:	f7fc ffbd 	bl	8007b7c <__retarget_lock_release_recursive>
 800ac02:	e7f3      	b.n	800abec <_vfiprintf_r+0x44>
 800ac04:	2300      	movs	r3, #0
 800ac06:	9309      	str	r3, [sp, #36]	@ 0x24
 800ac08:	2320      	movs	r3, #32
 800ac0a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ac0e:	2330      	movs	r3, #48	@ 0x30
 800ac10:	f04f 0901 	mov.w	r9, #1
 800ac14:	f8cd 800c 	str.w	r8, [sp, #12]
 800ac18:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 800adc4 <_vfiprintf_r+0x21c>
 800ac1c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ac20:	4623      	mov	r3, r4
 800ac22:	469a      	mov	sl, r3
 800ac24:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ac28:	b10a      	cbz	r2, 800ac2e <_vfiprintf_r+0x86>
 800ac2a:	2a25      	cmp	r2, #37	@ 0x25
 800ac2c:	d1f9      	bne.n	800ac22 <_vfiprintf_r+0x7a>
 800ac2e:	ebba 0b04 	subs.w	fp, sl, r4
 800ac32:	d00b      	beq.n	800ac4c <_vfiprintf_r+0xa4>
 800ac34:	465b      	mov	r3, fp
 800ac36:	4622      	mov	r2, r4
 800ac38:	4629      	mov	r1, r5
 800ac3a:	4630      	mov	r0, r6
 800ac3c:	f7ff ffa2 	bl	800ab84 <__sfputs_r>
 800ac40:	3001      	adds	r0, #1
 800ac42:	f000 80a7 	beq.w	800ad94 <_vfiprintf_r+0x1ec>
 800ac46:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ac48:	445a      	add	r2, fp
 800ac4a:	9209      	str	r2, [sp, #36]	@ 0x24
 800ac4c:	f89a 3000 	ldrb.w	r3, [sl]
 800ac50:	2b00      	cmp	r3, #0
 800ac52:	f000 809f 	beq.w	800ad94 <_vfiprintf_r+0x1ec>
 800ac56:	2300      	movs	r3, #0
 800ac58:	f04f 32ff 	mov.w	r2, #4294967295
 800ac5c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ac60:	f10a 0a01 	add.w	sl, sl, #1
 800ac64:	9304      	str	r3, [sp, #16]
 800ac66:	9307      	str	r3, [sp, #28]
 800ac68:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ac6c:	931a      	str	r3, [sp, #104]	@ 0x68
 800ac6e:	4654      	mov	r4, sl
 800ac70:	2205      	movs	r2, #5
 800ac72:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ac76:	4853      	ldr	r0, [pc, #332]	@ (800adc4 <_vfiprintf_r+0x21c>)
 800ac78:	f7fc ff81 	bl	8007b7e <memchr>
 800ac7c:	9a04      	ldr	r2, [sp, #16]
 800ac7e:	b9d8      	cbnz	r0, 800acb8 <_vfiprintf_r+0x110>
 800ac80:	06d1      	lsls	r1, r2, #27
 800ac82:	bf44      	itt	mi
 800ac84:	2320      	movmi	r3, #32
 800ac86:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ac8a:	0713      	lsls	r3, r2, #28
 800ac8c:	bf44      	itt	mi
 800ac8e:	232b      	movmi	r3, #43	@ 0x2b
 800ac90:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ac94:	f89a 3000 	ldrb.w	r3, [sl]
 800ac98:	2b2a      	cmp	r3, #42	@ 0x2a
 800ac9a:	d015      	beq.n	800acc8 <_vfiprintf_r+0x120>
 800ac9c:	4654      	mov	r4, sl
 800ac9e:	2000      	movs	r0, #0
 800aca0:	f04f 0c0a 	mov.w	ip, #10
 800aca4:	9a07      	ldr	r2, [sp, #28]
 800aca6:	4621      	mov	r1, r4
 800aca8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800acac:	3b30      	subs	r3, #48	@ 0x30
 800acae:	2b09      	cmp	r3, #9
 800acb0:	d94b      	bls.n	800ad4a <_vfiprintf_r+0x1a2>
 800acb2:	b1b0      	cbz	r0, 800ace2 <_vfiprintf_r+0x13a>
 800acb4:	9207      	str	r2, [sp, #28]
 800acb6:	e014      	b.n	800ace2 <_vfiprintf_r+0x13a>
 800acb8:	eba0 0308 	sub.w	r3, r0, r8
 800acbc:	fa09 f303 	lsl.w	r3, r9, r3
 800acc0:	4313      	orrs	r3, r2
 800acc2:	46a2      	mov	sl, r4
 800acc4:	9304      	str	r3, [sp, #16]
 800acc6:	e7d2      	b.n	800ac6e <_vfiprintf_r+0xc6>
 800acc8:	9b03      	ldr	r3, [sp, #12]
 800acca:	1d19      	adds	r1, r3, #4
 800accc:	681b      	ldr	r3, [r3, #0]
 800acce:	9103      	str	r1, [sp, #12]
 800acd0:	2b00      	cmp	r3, #0
 800acd2:	bfbb      	ittet	lt
 800acd4:	425b      	neglt	r3, r3
 800acd6:	f042 0202 	orrlt.w	r2, r2, #2
 800acda:	9307      	strge	r3, [sp, #28]
 800acdc:	9307      	strlt	r3, [sp, #28]
 800acde:	bfb8      	it	lt
 800ace0:	9204      	strlt	r2, [sp, #16]
 800ace2:	7823      	ldrb	r3, [r4, #0]
 800ace4:	2b2e      	cmp	r3, #46	@ 0x2e
 800ace6:	d10a      	bne.n	800acfe <_vfiprintf_r+0x156>
 800ace8:	7863      	ldrb	r3, [r4, #1]
 800acea:	2b2a      	cmp	r3, #42	@ 0x2a
 800acec:	d132      	bne.n	800ad54 <_vfiprintf_r+0x1ac>
 800acee:	9b03      	ldr	r3, [sp, #12]
 800acf0:	3402      	adds	r4, #2
 800acf2:	1d1a      	adds	r2, r3, #4
 800acf4:	681b      	ldr	r3, [r3, #0]
 800acf6:	9203      	str	r2, [sp, #12]
 800acf8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800acfc:	9305      	str	r3, [sp, #20]
 800acfe:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 800adc8 <_vfiprintf_r+0x220>
 800ad02:	2203      	movs	r2, #3
 800ad04:	4650      	mov	r0, sl
 800ad06:	7821      	ldrb	r1, [r4, #0]
 800ad08:	f7fc ff39 	bl	8007b7e <memchr>
 800ad0c:	b138      	cbz	r0, 800ad1e <_vfiprintf_r+0x176>
 800ad0e:	2240      	movs	r2, #64	@ 0x40
 800ad10:	9b04      	ldr	r3, [sp, #16]
 800ad12:	eba0 000a 	sub.w	r0, r0, sl
 800ad16:	4082      	lsls	r2, r0
 800ad18:	4313      	orrs	r3, r2
 800ad1a:	3401      	adds	r4, #1
 800ad1c:	9304      	str	r3, [sp, #16]
 800ad1e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ad22:	2206      	movs	r2, #6
 800ad24:	4829      	ldr	r0, [pc, #164]	@ (800adcc <_vfiprintf_r+0x224>)
 800ad26:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ad2a:	f7fc ff28 	bl	8007b7e <memchr>
 800ad2e:	2800      	cmp	r0, #0
 800ad30:	d03f      	beq.n	800adb2 <_vfiprintf_r+0x20a>
 800ad32:	4b27      	ldr	r3, [pc, #156]	@ (800add0 <_vfiprintf_r+0x228>)
 800ad34:	bb1b      	cbnz	r3, 800ad7e <_vfiprintf_r+0x1d6>
 800ad36:	9b03      	ldr	r3, [sp, #12]
 800ad38:	3307      	adds	r3, #7
 800ad3a:	f023 0307 	bic.w	r3, r3, #7
 800ad3e:	3308      	adds	r3, #8
 800ad40:	9303      	str	r3, [sp, #12]
 800ad42:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ad44:	443b      	add	r3, r7
 800ad46:	9309      	str	r3, [sp, #36]	@ 0x24
 800ad48:	e76a      	b.n	800ac20 <_vfiprintf_r+0x78>
 800ad4a:	460c      	mov	r4, r1
 800ad4c:	2001      	movs	r0, #1
 800ad4e:	fb0c 3202 	mla	r2, ip, r2, r3
 800ad52:	e7a8      	b.n	800aca6 <_vfiprintf_r+0xfe>
 800ad54:	2300      	movs	r3, #0
 800ad56:	f04f 0c0a 	mov.w	ip, #10
 800ad5a:	4619      	mov	r1, r3
 800ad5c:	3401      	adds	r4, #1
 800ad5e:	9305      	str	r3, [sp, #20]
 800ad60:	4620      	mov	r0, r4
 800ad62:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ad66:	3a30      	subs	r2, #48	@ 0x30
 800ad68:	2a09      	cmp	r2, #9
 800ad6a:	d903      	bls.n	800ad74 <_vfiprintf_r+0x1cc>
 800ad6c:	2b00      	cmp	r3, #0
 800ad6e:	d0c6      	beq.n	800acfe <_vfiprintf_r+0x156>
 800ad70:	9105      	str	r1, [sp, #20]
 800ad72:	e7c4      	b.n	800acfe <_vfiprintf_r+0x156>
 800ad74:	4604      	mov	r4, r0
 800ad76:	2301      	movs	r3, #1
 800ad78:	fb0c 2101 	mla	r1, ip, r1, r2
 800ad7c:	e7f0      	b.n	800ad60 <_vfiprintf_r+0x1b8>
 800ad7e:	ab03      	add	r3, sp, #12
 800ad80:	9300      	str	r3, [sp, #0]
 800ad82:	462a      	mov	r2, r5
 800ad84:	4630      	mov	r0, r6
 800ad86:	4b13      	ldr	r3, [pc, #76]	@ (800add4 <_vfiprintf_r+0x22c>)
 800ad88:	a904      	add	r1, sp, #16
 800ad8a:	f7fb ff7b 	bl	8006c84 <_printf_float>
 800ad8e:	4607      	mov	r7, r0
 800ad90:	1c78      	adds	r0, r7, #1
 800ad92:	d1d6      	bne.n	800ad42 <_vfiprintf_r+0x19a>
 800ad94:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ad96:	07d9      	lsls	r1, r3, #31
 800ad98:	d405      	bmi.n	800ada6 <_vfiprintf_r+0x1fe>
 800ad9a:	89ab      	ldrh	r3, [r5, #12]
 800ad9c:	059a      	lsls	r2, r3, #22
 800ad9e:	d402      	bmi.n	800ada6 <_vfiprintf_r+0x1fe>
 800ada0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ada2:	f7fc feeb 	bl	8007b7c <__retarget_lock_release_recursive>
 800ada6:	89ab      	ldrh	r3, [r5, #12]
 800ada8:	065b      	lsls	r3, r3, #25
 800adaa:	f53f af1f 	bmi.w	800abec <_vfiprintf_r+0x44>
 800adae:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800adb0:	e71e      	b.n	800abf0 <_vfiprintf_r+0x48>
 800adb2:	ab03      	add	r3, sp, #12
 800adb4:	9300      	str	r3, [sp, #0]
 800adb6:	462a      	mov	r2, r5
 800adb8:	4630      	mov	r0, r6
 800adba:	4b06      	ldr	r3, [pc, #24]	@ (800add4 <_vfiprintf_r+0x22c>)
 800adbc:	a904      	add	r1, sp, #16
 800adbe:	f7fc f9ff 	bl	80071c0 <_printf_i>
 800adc2:	e7e4      	b.n	800ad8e <_vfiprintf_r+0x1e6>
 800adc4:	0800d511 	.word	0x0800d511
 800adc8:	0800d517 	.word	0x0800d517
 800adcc:	0800d51b 	.word	0x0800d51b
 800add0:	08006c85 	.word	0x08006c85
 800add4:	0800ab85 	.word	0x0800ab85

0800add8 <__swbuf_r>:
 800add8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800adda:	460e      	mov	r6, r1
 800addc:	4614      	mov	r4, r2
 800adde:	4605      	mov	r5, r0
 800ade0:	b118      	cbz	r0, 800adea <__swbuf_r+0x12>
 800ade2:	6a03      	ldr	r3, [r0, #32]
 800ade4:	b90b      	cbnz	r3, 800adea <__swbuf_r+0x12>
 800ade6:	f7fc fd9f 	bl	8007928 <__sinit>
 800adea:	69a3      	ldr	r3, [r4, #24]
 800adec:	60a3      	str	r3, [r4, #8]
 800adee:	89a3      	ldrh	r3, [r4, #12]
 800adf0:	071a      	lsls	r2, r3, #28
 800adf2:	d501      	bpl.n	800adf8 <__swbuf_r+0x20>
 800adf4:	6923      	ldr	r3, [r4, #16]
 800adf6:	b943      	cbnz	r3, 800ae0a <__swbuf_r+0x32>
 800adf8:	4621      	mov	r1, r4
 800adfa:	4628      	mov	r0, r5
 800adfc:	f000 f82a 	bl	800ae54 <__swsetup_r>
 800ae00:	b118      	cbz	r0, 800ae0a <__swbuf_r+0x32>
 800ae02:	f04f 37ff 	mov.w	r7, #4294967295
 800ae06:	4638      	mov	r0, r7
 800ae08:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ae0a:	6823      	ldr	r3, [r4, #0]
 800ae0c:	6922      	ldr	r2, [r4, #16]
 800ae0e:	b2f6      	uxtb	r6, r6
 800ae10:	1a98      	subs	r0, r3, r2
 800ae12:	6963      	ldr	r3, [r4, #20]
 800ae14:	4637      	mov	r7, r6
 800ae16:	4283      	cmp	r3, r0
 800ae18:	dc05      	bgt.n	800ae26 <__swbuf_r+0x4e>
 800ae1a:	4621      	mov	r1, r4
 800ae1c:	4628      	mov	r0, r5
 800ae1e:	f7ff fa69 	bl	800a2f4 <_fflush_r>
 800ae22:	2800      	cmp	r0, #0
 800ae24:	d1ed      	bne.n	800ae02 <__swbuf_r+0x2a>
 800ae26:	68a3      	ldr	r3, [r4, #8]
 800ae28:	3b01      	subs	r3, #1
 800ae2a:	60a3      	str	r3, [r4, #8]
 800ae2c:	6823      	ldr	r3, [r4, #0]
 800ae2e:	1c5a      	adds	r2, r3, #1
 800ae30:	6022      	str	r2, [r4, #0]
 800ae32:	701e      	strb	r6, [r3, #0]
 800ae34:	6962      	ldr	r2, [r4, #20]
 800ae36:	1c43      	adds	r3, r0, #1
 800ae38:	429a      	cmp	r2, r3
 800ae3a:	d004      	beq.n	800ae46 <__swbuf_r+0x6e>
 800ae3c:	89a3      	ldrh	r3, [r4, #12]
 800ae3e:	07db      	lsls	r3, r3, #31
 800ae40:	d5e1      	bpl.n	800ae06 <__swbuf_r+0x2e>
 800ae42:	2e0a      	cmp	r6, #10
 800ae44:	d1df      	bne.n	800ae06 <__swbuf_r+0x2e>
 800ae46:	4621      	mov	r1, r4
 800ae48:	4628      	mov	r0, r5
 800ae4a:	f7ff fa53 	bl	800a2f4 <_fflush_r>
 800ae4e:	2800      	cmp	r0, #0
 800ae50:	d0d9      	beq.n	800ae06 <__swbuf_r+0x2e>
 800ae52:	e7d6      	b.n	800ae02 <__swbuf_r+0x2a>

0800ae54 <__swsetup_r>:
 800ae54:	b538      	push	{r3, r4, r5, lr}
 800ae56:	4b29      	ldr	r3, [pc, #164]	@ (800aefc <__swsetup_r+0xa8>)
 800ae58:	4605      	mov	r5, r0
 800ae5a:	6818      	ldr	r0, [r3, #0]
 800ae5c:	460c      	mov	r4, r1
 800ae5e:	b118      	cbz	r0, 800ae68 <__swsetup_r+0x14>
 800ae60:	6a03      	ldr	r3, [r0, #32]
 800ae62:	b90b      	cbnz	r3, 800ae68 <__swsetup_r+0x14>
 800ae64:	f7fc fd60 	bl	8007928 <__sinit>
 800ae68:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ae6c:	0719      	lsls	r1, r3, #28
 800ae6e:	d422      	bmi.n	800aeb6 <__swsetup_r+0x62>
 800ae70:	06da      	lsls	r2, r3, #27
 800ae72:	d407      	bmi.n	800ae84 <__swsetup_r+0x30>
 800ae74:	2209      	movs	r2, #9
 800ae76:	602a      	str	r2, [r5, #0]
 800ae78:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ae7c:	f04f 30ff 	mov.w	r0, #4294967295
 800ae80:	81a3      	strh	r3, [r4, #12]
 800ae82:	e033      	b.n	800aeec <__swsetup_r+0x98>
 800ae84:	0758      	lsls	r0, r3, #29
 800ae86:	d512      	bpl.n	800aeae <__swsetup_r+0x5a>
 800ae88:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ae8a:	b141      	cbz	r1, 800ae9e <__swsetup_r+0x4a>
 800ae8c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ae90:	4299      	cmp	r1, r3
 800ae92:	d002      	beq.n	800ae9a <__swsetup_r+0x46>
 800ae94:	4628      	mov	r0, r5
 800ae96:	f7fd fcef 	bl	8008878 <_free_r>
 800ae9a:	2300      	movs	r3, #0
 800ae9c:	6363      	str	r3, [r4, #52]	@ 0x34
 800ae9e:	89a3      	ldrh	r3, [r4, #12]
 800aea0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800aea4:	81a3      	strh	r3, [r4, #12]
 800aea6:	2300      	movs	r3, #0
 800aea8:	6063      	str	r3, [r4, #4]
 800aeaa:	6923      	ldr	r3, [r4, #16]
 800aeac:	6023      	str	r3, [r4, #0]
 800aeae:	89a3      	ldrh	r3, [r4, #12]
 800aeb0:	f043 0308 	orr.w	r3, r3, #8
 800aeb4:	81a3      	strh	r3, [r4, #12]
 800aeb6:	6923      	ldr	r3, [r4, #16]
 800aeb8:	b94b      	cbnz	r3, 800aece <__swsetup_r+0x7a>
 800aeba:	89a3      	ldrh	r3, [r4, #12]
 800aebc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800aec0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800aec4:	d003      	beq.n	800aece <__swsetup_r+0x7a>
 800aec6:	4621      	mov	r1, r4
 800aec8:	4628      	mov	r0, r5
 800aeca:	f000 f882 	bl	800afd2 <__smakebuf_r>
 800aece:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800aed2:	f013 0201 	ands.w	r2, r3, #1
 800aed6:	d00a      	beq.n	800aeee <__swsetup_r+0x9a>
 800aed8:	2200      	movs	r2, #0
 800aeda:	60a2      	str	r2, [r4, #8]
 800aedc:	6962      	ldr	r2, [r4, #20]
 800aede:	4252      	negs	r2, r2
 800aee0:	61a2      	str	r2, [r4, #24]
 800aee2:	6922      	ldr	r2, [r4, #16]
 800aee4:	b942      	cbnz	r2, 800aef8 <__swsetup_r+0xa4>
 800aee6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800aeea:	d1c5      	bne.n	800ae78 <__swsetup_r+0x24>
 800aeec:	bd38      	pop	{r3, r4, r5, pc}
 800aeee:	0799      	lsls	r1, r3, #30
 800aef0:	bf58      	it	pl
 800aef2:	6962      	ldrpl	r2, [r4, #20]
 800aef4:	60a2      	str	r2, [r4, #8]
 800aef6:	e7f4      	b.n	800aee2 <__swsetup_r+0x8e>
 800aef8:	2000      	movs	r0, #0
 800aefa:	e7f7      	b.n	800aeec <__swsetup_r+0x98>
 800aefc:	20000018 	.word	0x20000018

0800af00 <_raise_r>:
 800af00:	291f      	cmp	r1, #31
 800af02:	b538      	push	{r3, r4, r5, lr}
 800af04:	4605      	mov	r5, r0
 800af06:	460c      	mov	r4, r1
 800af08:	d904      	bls.n	800af14 <_raise_r+0x14>
 800af0a:	2316      	movs	r3, #22
 800af0c:	6003      	str	r3, [r0, #0]
 800af0e:	f04f 30ff 	mov.w	r0, #4294967295
 800af12:	bd38      	pop	{r3, r4, r5, pc}
 800af14:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800af16:	b112      	cbz	r2, 800af1e <_raise_r+0x1e>
 800af18:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800af1c:	b94b      	cbnz	r3, 800af32 <_raise_r+0x32>
 800af1e:	4628      	mov	r0, r5
 800af20:	f000 f830 	bl	800af84 <_getpid_r>
 800af24:	4622      	mov	r2, r4
 800af26:	4601      	mov	r1, r0
 800af28:	4628      	mov	r0, r5
 800af2a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800af2e:	f000 b817 	b.w	800af60 <_kill_r>
 800af32:	2b01      	cmp	r3, #1
 800af34:	d00a      	beq.n	800af4c <_raise_r+0x4c>
 800af36:	1c59      	adds	r1, r3, #1
 800af38:	d103      	bne.n	800af42 <_raise_r+0x42>
 800af3a:	2316      	movs	r3, #22
 800af3c:	6003      	str	r3, [r0, #0]
 800af3e:	2001      	movs	r0, #1
 800af40:	e7e7      	b.n	800af12 <_raise_r+0x12>
 800af42:	2100      	movs	r1, #0
 800af44:	4620      	mov	r0, r4
 800af46:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800af4a:	4798      	blx	r3
 800af4c:	2000      	movs	r0, #0
 800af4e:	e7e0      	b.n	800af12 <_raise_r+0x12>

0800af50 <raise>:
 800af50:	4b02      	ldr	r3, [pc, #8]	@ (800af5c <raise+0xc>)
 800af52:	4601      	mov	r1, r0
 800af54:	6818      	ldr	r0, [r3, #0]
 800af56:	f7ff bfd3 	b.w	800af00 <_raise_r>
 800af5a:	bf00      	nop
 800af5c:	20000018 	.word	0x20000018

0800af60 <_kill_r>:
 800af60:	b538      	push	{r3, r4, r5, lr}
 800af62:	2300      	movs	r3, #0
 800af64:	4d06      	ldr	r5, [pc, #24]	@ (800af80 <_kill_r+0x20>)
 800af66:	4604      	mov	r4, r0
 800af68:	4608      	mov	r0, r1
 800af6a:	4611      	mov	r1, r2
 800af6c:	602b      	str	r3, [r5, #0]
 800af6e:	f7fb fb56 	bl	800661e <_kill>
 800af72:	1c43      	adds	r3, r0, #1
 800af74:	d102      	bne.n	800af7c <_kill_r+0x1c>
 800af76:	682b      	ldr	r3, [r5, #0]
 800af78:	b103      	cbz	r3, 800af7c <_kill_r+0x1c>
 800af7a:	6023      	str	r3, [r4, #0]
 800af7c:	bd38      	pop	{r3, r4, r5, pc}
 800af7e:	bf00      	nop
 800af80:	200009cc 	.word	0x200009cc

0800af84 <_getpid_r>:
 800af84:	f7fb bb44 	b.w	8006610 <_getpid>

0800af88 <__swhatbuf_r>:
 800af88:	b570      	push	{r4, r5, r6, lr}
 800af8a:	460c      	mov	r4, r1
 800af8c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800af90:	4615      	mov	r5, r2
 800af92:	2900      	cmp	r1, #0
 800af94:	461e      	mov	r6, r3
 800af96:	b096      	sub	sp, #88	@ 0x58
 800af98:	da0c      	bge.n	800afb4 <__swhatbuf_r+0x2c>
 800af9a:	89a3      	ldrh	r3, [r4, #12]
 800af9c:	2100      	movs	r1, #0
 800af9e:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800afa2:	bf14      	ite	ne
 800afa4:	2340      	movne	r3, #64	@ 0x40
 800afa6:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800afaa:	2000      	movs	r0, #0
 800afac:	6031      	str	r1, [r6, #0]
 800afae:	602b      	str	r3, [r5, #0]
 800afb0:	b016      	add	sp, #88	@ 0x58
 800afb2:	bd70      	pop	{r4, r5, r6, pc}
 800afb4:	466a      	mov	r2, sp
 800afb6:	f000 f849 	bl	800b04c <_fstat_r>
 800afba:	2800      	cmp	r0, #0
 800afbc:	dbed      	blt.n	800af9a <__swhatbuf_r+0x12>
 800afbe:	9901      	ldr	r1, [sp, #4]
 800afc0:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800afc4:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800afc8:	4259      	negs	r1, r3
 800afca:	4159      	adcs	r1, r3
 800afcc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800afd0:	e7eb      	b.n	800afaa <__swhatbuf_r+0x22>

0800afd2 <__smakebuf_r>:
 800afd2:	898b      	ldrh	r3, [r1, #12]
 800afd4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800afd6:	079d      	lsls	r5, r3, #30
 800afd8:	4606      	mov	r6, r0
 800afda:	460c      	mov	r4, r1
 800afdc:	d507      	bpl.n	800afee <__smakebuf_r+0x1c>
 800afde:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800afe2:	6023      	str	r3, [r4, #0]
 800afe4:	6123      	str	r3, [r4, #16]
 800afe6:	2301      	movs	r3, #1
 800afe8:	6163      	str	r3, [r4, #20]
 800afea:	b003      	add	sp, #12
 800afec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800afee:	466a      	mov	r2, sp
 800aff0:	ab01      	add	r3, sp, #4
 800aff2:	f7ff ffc9 	bl	800af88 <__swhatbuf_r>
 800aff6:	9f00      	ldr	r7, [sp, #0]
 800aff8:	4605      	mov	r5, r0
 800affa:	4639      	mov	r1, r7
 800affc:	4630      	mov	r0, r6
 800affe:	f7fb fd17 	bl	8006a30 <_malloc_r>
 800b002:	b948      	cbnz	r0, 800b018 <__smakebuf_r+0x46>
 800b004:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b008:	059a      	lsls	r2, r3, #22
 800b00a:	d4ee      	bmi.n	800afea <__smakebuf_r+0x18>
 800b00c:	f023 0303 	bic.w	r3, r3, #3
 800b010:	f043 0302 	orr.w	r3, r3, #2
 800b014:	81a3      	strh	r3, [r4, #12]
 800b016:	e7e2      	b.n	800afde <__smakebuf_r+0xc>
 800b018:	89a3      	ldrh	r3, [r4, #12]
 800b01a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800b01e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b022:	81a3      	strh	r3, [r4, #12]
 800b024:	9b01      	ldr	r3, [sp, #4]
 800b026:	6020      	str	r0, [r4, #0]
 800b028:	b15b      	cbz	r3, 800b042 <__smakebuf_r+0x70>
 800b02a:	4630      	mov	r0, r6
 800b02c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b030:	f000 f81e 	bl	800b070 <_isatty_r>
 800b034:	b128      	cbz	r0, 800b042 <__smakebuf_r+0x70>
 800b036:	89a3      	ldrh	r3, [r4, #12]
 800b038:	f023 0303 	bic.w	r3, r3, #3
 800b03c:	f043 0301 	orr.w	r3, r3, #1
 800b040:	81a3      	strh	r3, [r4, #12]
 800b042:	89a3      	ldrh	r3, [r4, #12]
 800b044:	431d      	orrs	r5, r3
 800b046:	81a5      	strh	r5, [r4, #12]
 800b048:	e7cf      	b.n	800afea <__smakebuf_r+0x18>
	...

0800b04c <_fstat_r>:
 800b04c:	b538      	push	{r3, r4, r5, lr}
 800b04e:	2300      	movs	r3, #0
 800b050:	4d06      	ldr	r5, [pc, #24]	@ (800b06c <_fstat_r+0x20>)
 800b052:	4604      	mov	r4, r0
 800b054:	4608      	mov	r0, r1
 800b056:	4611      	mov	r1, r2
 800b058:	602b      	str	r3, [r5, #0]
 800b05a:	f7fb fb3f 	bl	80066dc <_fstat>
 800b05e:	1c43      	adds	r3, r0, #1
 800b060:	d102      	bne.n	800b068 <_fstat_r+0x1c>
 800b062:	682b      	ldr	r3, [r5, #0]
 800b064:	b103      	cbz	r3, 800b068 <_fstat_r+0x1c>
 800b066:	6023      	str	r3, [r4, #0]
 800b068:	bd38      	pop	{r3, r4, r5, pc}
 800b06a:	bf00      	nop
 800b06c:	200009cc 	.word	0x200009cc

0800b070 <_isatty_r>:
 800b070:	b538      	push	{r3, r4, r5, lr}
 800b072:	2300      	movs	r3, #0
 800b074:	4d05      	ldr	r5, [pc, #20]	@ (800b08c <_isatty_r+0x1c>)
 800b076:	4604      	mov	r4, r0
 800b078:	4608      	mov	r0, r1
 800b07a:	602b      	str	r3, [r5, #0]
 800b07c:	f7fb fb3d 	bl	80066fa <_isatty>
 800b080:	1c43      	adds	r3, r0, #1
 800b082:	d102      	bne.n	800b08a <_isatty_r+0x1a>
 800b084:	682b      	ldr	r3, [r5, #0]
 800b086:	b103      	cbz	r3, 800b08a <_isatty_r+0x1a>
 800b088:	6023      	str	r3, [r4, #0]
 800b08a:	bd38      	pop	{r3, r4, r5, pc}
 800b08c:	200009cc 	.word	0x200009cc

0800b090 <_init>:
 800b090:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b092:	bf00      	nop
 800b094:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b096:	bc08      	pop	{r3}
 800b098:	469e      	mov	lr, r3
 800b09a:	4770      	bx	lr

0800b09c <_fini>:
 800b09c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b09e:	bf00      	nop
 800b0a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b0a2:	bc08      	pop	{r3}
 800b0a4:	469e      	mov	lr, r3
 800b0a6:	4770      	bx	lr
