#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001bdbdcdb7b0 .scope module, "Testbench" "Testbench" 2 10;
 .timescale 0 0;
v000001bdbdd35aa0_0 .var "CLK", 0 0;
v000001bdbdd369a0_0 .var "INSTRUCTION", 31 0;
v000001bdbdd35640_0 .net "PC", 31 0, v000001bdbdd32d00_0;  1 drivers
v000001bdbdd351e0_0 .var "RESET", 0 0;
v000001bdbdd35dc0_0 .var/i "i", 31 0;
E_000001bdbdcd8ff0 .event anyedge, v000001bdbdd32d00_0;
S_000001bdbdcb4ac0 .scope module, "mycpu" "cpu" 2 15, 3 145 0, S_000001bdbdcdb7b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PCOUT";
    .port_info 1 /INPUT 32 "INSTRUCTION";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "RESET";
v000001bdbdd33c00_0 .net "ALUOP", 2 0, v000001bdbdcdccd0_0;  1 drivers
v000001bdbdd32580_0 .net "ALURESULT", 7 0, v000001bdbdcdd8b0_0;  1 drivers
v000001bdbdd32620_0 .net "CLK", 0 0, v000001bdbdd35aa0_0;  1 drivers
v000001bdbdd33700_0 .net "IMMIDIATE", 7 0, v000001bdbdd33200_0;  1 drivers
v000001bdbdd32760_0 .net "IMMIDIATE_SELECT", 0 0, v000001bdbdcdceb0_0;  1 drivers
v000001bdbdd33980_0 .net "IMMIDIATE_SELECTED", 7 0, v000001bdbdcdcc30_0;  1 drivers
v000001bdbdd32800_0 .net "INSTRUCTION", 31 0, v000001bdbdd369a0_0;  1 drivers
v000001bdbdd33020_0 .net "OPCODE", 7 0, v000001bdbdd32da0_0;  1 drivers
v000001bdbdd33520_0 .net "PCOUT", 31 0, v000001bdbdd32d00_0;  alias, 1 drivers
v000001bdbdd33b60_0 .net "READREG1", 2 0, v000001bdbdd33e80_0;  1 drivers
v000001bdbdd32940_0 .net "READREG2", 2 0, v000001bdbdd338e0_0;  1 drivers
v000001bdbdd329e0_0 .net "REGOUT1", 7 0, L_000001bdbdcd61f0;  1 drivers
v000001bdbdd330c0_0 .net "REGOUT2", 7 0, L_000001bdbdcd6ab0;  1 drivers
v000001bdbdd33ac0_0 .net "RESET", 0 0, v000001bdbdd351e0_0;  1 drivers
v000001bdbdd32bc0_0 .net "TWOS_COMP", 7 0, v000001bdbdd33660_0;  1 drivers
v000001bdbdd36400_0 .net "TWOS_COMP_SELECT", 0 0, v000001bdbdd33ca0_0;  1 drivers
v000001bdbdd36900_0 .net "TWOS_COMP_SELECTED", 7 0, v000001bdbdd328a0_0;  1 drivers
v000001bdbdd36720_0 .net "WRITEENABLE", 0 0, v000001bdbdd33a20_0;  1 drivers
v000001bdbdd36680_0 .net "WRITEREG", 2 0, v000001bdbdd32080_0;  1 drivers
S_000001bdbdcb4c50 .scope module, "alu" "alu" 3 186, 4 47 0, S_000001bdbdcb4ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
    .port_info 3 /INPUT 3 "SELECT";
v000001bdbdcdd130_0 .net "ADD_RESULT", 7 0, v000001bdbdcdd4f0_0;  1 drivers
v000001bdbdcdd3b0_0 .net "AND_RESULT", 7 0, L_000001bdbdcd6a40;  1 drivers
v000001bdbdcdd270_0 .net "DATA1", 7 0, L_000001bdbdcd61f0;  alias, 1 drivers
v000001bdbdcdd630_0 .net "DATA2", 7 0, v000001bdbdcdcc30_0;  alias, 1 drivers
v000001bdbdcdd310_0 .net "MOV_RESULT", 7 0, L_000001bdbdcd6420;  1 drivers
v000001bdbdcdd770_0 .net "OR_RESULT", 7 0, L_000001bdbdcd6d50;  1 drivers
v000001bdbdcdd8b0_0 .var "RESULT", 7 0;
v000001bdbdcdcf50_0 .net "SELECT", 2 0, v000001bdbdcdccd0_0;  alias, 1 drivers
E_000001bdbdcd95f0/0 .event anyedge, v000001bdbdcdcf50_0, v000001bdbdcdd1d0_0, v000001bdbdcdd4f0_0, v000001bdbdcddb30_0;
E_000001bdbdcd95f0/1 .event anyedge, v000001bdbdcdd9f0_0;
E_000001bdbdcd95f0 .event/or E_000001bdbdcd95f0/0, E_000001bdbdcd95f0/1;
S_000001bdbdcb82c0 .scope module, "add1" "add_module" 4 61, 4 13 0, S_000001bdbdcb4c50;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
v000001bdbdcdd090_0 .net "DATA1", 7 0, L_000001bdbdcd61f0;  alias, 1 drivers
v000001bdbdcdd810_0 .net "DATA2", 7 0, v000001bdbdcdcc30_0;  alias, 1 drivers
v000001bdbdcdd4f0_0 .var "RESULT", 7 0;
E_000001bdbdcd8870 .event anyedge, v000001bdbdcdd810_0, v000001bdbdcdd090_0;
S_000001bdbdcb8450 .scope module, "and1" "and_module" 4 62, 4 28 0, S_000001bdbdcb4c50;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
L_000001bdbdcd6a40 .functor AND 8, L_000001bdbdcd61f0, v000001bdbdcdcc30_0, C4<11111111>, C4<11111111>;
v000001bdbdcdd590_0 .net "DATA1", 7 0, L_000001bdbdcd61f0;  alias, 1 drivers
v000001bdbdcdda90_0 .net "DATA2", 7 0, v000001bdbdcdcc30_0;  alias, 1 drivers
v000001bdbdcddb30_0 .net "RESULT", 7 0, L_000001bdbdcd6a40;  alias, 1 drivers
S_000001bdbde1e0c0 .scope module, "mov1" "mov_module" 4 60, 4 5 0, S_000001bdbdcb4c50;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA2";
    .port_info 1 /OUTPUT 8 "RESULT";
L_000001bdbdcd6420 .functor BUFZ 8, v000001bdbdcdcc30_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001bdbdcdcff0_0 .net "DATA2", 7 0, v000001bdbdcdcc30_0;  alias, 1 drivers
v000001bdbdcdd1d0_0 .net "RESULT", 7 0, L_000001bdbdcd6420;  alias, 1 drivers
S_000001bdbde1e250 .scope module, "or1" "or_module" 4 63, 4 37 0, S_000001bdbdcb4c50;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
L_000001bdbdcd6d50 .functor OR 8, L_000001bdbdcd61f0, v000001bdbdcdcc30_0, C4<00000000>, C4<00000000>;
v000001bdbdcdd6d0_0 .net "DATA1", 7 0, L_000001bdbdcd61f0;  alias, 1 drivers
v000001bdbdcdd450_0 .net "DATA2", 7 0, v000001bdbdcdcc30_0;  alias, 1 drivers
v000001bdbdcdd9f0_0 .net "RESULT", 7 0, L_000001bdbdcd6d50;  alias, 1 drivers
S_000001bdbdcb3a70 .scope module, "alu_immidiate_mux" "mux_module" 3 185, 3 25 0, S_000001bdbdcb4ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
    .port_info 3 /INPUT 1 "SELECT";
v000001bdbdcdcd70_0 .net "DATA1", 7 0, v000001bdbdd328a0_0;  alias, 1 drivers
v000001bdbdcdd950_0 .net "DATA2", 7 0, v000001bdbdd33200_0;  alias, 1 drivers
v000001bdbdcdcc30_0 .var "RESULT", 7 0;
v000001bdbdcdce10_0 .net "SELECT", 0 0, v000001bdbdcdceb0_0;  alias, 1 drivers
E_000001bdbdcd8a30 .event anyedge, v000001bdbdcdce10_0, v000001bdbdcdd950_0, v000001bdbdcdcd70_0;
S_000001bdbdcb3c00 .scope module, "control_unit" "control_unit" 3 180, 3 87 0, S_000001bdbdcb4ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "OPCODE";
    .port_info 1 /OUTPUT 3 "ALU_OP";
    .port_info 2 /OUTPUT 1 "ALU_SRC";
    .port_info 3 /OUTPUT 1 "REG_WRITE";
    .port_info 4 /OUTPUT 1 "TWOS_COMP";
v000001bdbdcdccd0_0 .var "ALU_OP", 2 0;
v000001bdbdcdceb0_0 .var "ALU_SRC", 0 0;
v000001bdbdd321c0_0 .net "OPCODE", 7 0, v000001bdbdd32da0_0;  alias, 1 drivers
v000001bdbdd33a20_0 .var "REG_WRITE", 0 0;
v000001bdbdd33ca0_0 .var "TWOS_COMP", 0 0;
E_000001bdbdcd9670 .event anyedge, v000001bdbdd321c0_0;
S_000001bdbdcba040 .scope module, "instruction_decoder" "instruction_decoder" 3 179, 3 69 0, S_000001bdbdcb4ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "INSTRUCTION";
    .port_info 1 /OUTPUT 8 "OPCODE";
    .port_info 2 /OUTPUT 3 "REGISTER_1";
    .port_info 3 /OUTPUT 3 "REGISTER_2";
    .port_info 4 /OUTPUT 3 "REGISTER_DEST";
    .port_info 5 /OUTPUT 8 "IMMIDIATE";
v000001bdbdd33200_0 .var "IMMIDIATE", 7 0;
v000001bdbdd323a0_0 .net "INSTRUCTION", 31 0, v000001bdbdd369a0_0;  alias, 1 drivers
v000001bdbdd32da0_0 .var "OPCODE", 7 0;
v000001bdbdd33e80_0 .var "REGISTER_1", 2 0;
v000001bdbdd338e0_0 .var "REGISTER_2", 2 0;
v000001bdbdd32080_0 .var "REGISTER_DEST", 2 0;
E_000001bdbdcd90b0 .event anyedge, v000001bdbdd323a0_0;
S_000001bdbdcba1d0 .scope module, "pc" "programme_counter" 3 178, 3 49 0, S_000001bdbdcb4ac0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "RESULT";
    .port_info 1 /INPUT 1 "RESET";
    .port_info 2 /INPUT 1 "CLK";
v000001bdbdd32e40_0 .net "CLK", 0 0, v000001bdbdd35aa0_0;  alias, 1 drivers
v000001bdbdd32260_0 .net "RESET", 0 0, v000001bdbdd351e0_0;  alias, 1 drivers
v000001bdbdd32d00_0 .var "RESULT", 31 0;
E_000001bdbdcd96f0 .event posedge, v000001bdbdd32e40_0;
S_000001bdbdcc4c00 .scope module, "reg_file" "reg_file" 3 182, 5 4 0, S_000001bdbdcb4ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN";
    .port_info 1 /OUTPUT 8 "OUT1";
    .port_info 2 /OUTPUT 8 "OUT2";
    .port_info 3 /INPUT 3 "INADDRESS";
    .port_info 4 /INPUT 3 "OUT1ADDRESS";
    .port_info 5 /INPUT 3 "OUT2ADDRESS";
    .port_info 6 /INPUT 1 "WRITE";
    .port_info 7 /INPUT 1 "CLK";
    .port_info 8 /INPUT 1 "RESET";
L_000001bdbdcd61f0/d .functor BUFZ 8, L_000001bdbdd35280, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001bdbdcd61f0 .delay 8 (2,2,2) L_000001bdbdcd61f0/d;
L_000001bdbdcd6ab0/d .functor BUFZ 8, L_000001bdbdd35320, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001bdbdcd6ab0 .delay 8 (2,2,2) L_000001bdbdcd6ab0/d;
v000001bdbdd337a0_0 .net "CLK", 0 0, v000001bdbdd35aa0_0;  alias, 1 drivers
v000001bdbdd33de0_0 .net "IN", 7 0, v000001bdbdcdd8b0_0;  alias, 1 drivers
v000001bdbdd33f20_0 .net "INADDRESS", 2 0, v000001bdbdd32080_0;  alias, 1 drivers
v000001bdbdd32120_0 .net "OUT1", 7 0, L_000001bdbdcd61f0;  alias, 1 drivers
v000001bdbdd33160_0 .net "OUT1ADDRESS", 2 0, v000001bdbdd33e80_0;  alias, 1 drivers
v000001bdbdd32a80_0 .net "OUT2", 7 0, L_000001bdbdcd6ab0;  alias, 1 drivers
v000001bdbdd32c60_0 .net "OUT2ADDRESS", 2 0, v000001bdbdd338e0_0;  alias, 1 drivers
v000001bdbdd32300_0 .net "RESET", 0 0, v000001bdbdd351e0_0;  alias, 1 drivers
v000001bdbdd332a0_0 .net "WRITE", 0 0, v000001bdbdd33a20_0;  alias, 1 drivers
v000001bdbdd326c0_0 .net *"_ivl_0", 7 0, L_000001bdbdd35280;  1 drivers
v000001bdbdd324e0_0 .net *"_ivl_10", 4 0, L_000001bdbdd36cc0;  1 drivers
L_000001bdbde200d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001bdbdd32ee0_0 .net *"_ivl_13", 1 0, L_000001bdbde200d0;  1 drivers
v000001bdbdd335c0_0 .net *"_ivl_2", 4 0, L_000001bdbdd36c20;  1 drivers
L_000001bdbde20088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001bdbdd33840_0 .net *"_ivl_5", 1 0, L_000001bdbde20088;  1 drivers
v000001bdbdd32f80_0 .net *"_ivl_8", 7 0, L_000001bdbdd35320;  1 drivers
v000001bdbdd32440 .array "registers", 0 7, 7 0;
L_000001bdbdd35280 .array/port v000001bdbdd32440, L_000001bdbdd36c20;
L_000001bdbdd36c20 .concat [ 3 2 0 0], v000001bdbdd33e80_0, L_000001bdbde20088;
L_000001bdbdd35320 .array/port v000001bdbdd32440, L_000001bdbdd36cc0;
L_000001bdbdd36cc0 .concat [ 3 2 0 0], v000001bdbdd338e0_0, L_000001bdbde200d0;
S_000001bdbdcc4d90 .scope module, "twos_complement_mux" "mux_module" 3 184, 3 25 0, S_000001bdbdcb4ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
    .port_info 3 /INPUT 1 "SELECT";
v000001bdbdd33340_0 .net "DATA1", 7 0, L_000001bdbdcd6ab0;  alias, 1 drivers
v000001bdbdd33d40_0 .net "DATA2", 7 0, v000001bdbdd33660_0;  alias, 1 drivers
v000001bdbdd328a0_0 .var "RESULT", 7 0;
v000001bdbdd333e0_0 .net "SELECT", 0 0, v000001bdbdd33ca0_0;  alias, 1 drivers
E_000001bdbdcd8b70 .event anyedge, v000001bdbdd33ca0_0, v000001bdbdd33d40_0, v000001bdbdd32a80_0;
S_000001bdbdcbd490 .scope module, "twoscomp" "twos_complement" 3 183, 3 38 0, S_000001bdbdcb4ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA";
    .port_info 1 /OUTPUT 8 "RESULT";
v000001bdbdd33480_0 .net "DATA", 7 0, L_000001bdbdcd6ab0;  alias, 1 drivers
v000001bdbdd33660_0 .var "RESULT", 7 0;
E_000001bdbdcd87f0 .event anyedge, v000001bdbdd32a80_0;
    .scope S_000001bdbdcba1d0;
T_0 ;
    %wait E_000001bdbdcd96f0;
    %delay 1, 0;
    %load/vec4 v000001bdbdd32260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001bdbdd32d00_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001bdbdd32d00_0;
    %addi 4, 0, 32;
    %assign/vec4 v000001bdbdd32d00_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001bdbdcba040;
T_1 ;
    %wait E_000001bdbdcd90b0;
    %load/vec4 v000001bdbdd323a0_0;
    %parti/s 9, 24, 6;
    %pad/u 8;
    %store/vec4 v000001bdbdd32da0_0, 0, 8;
    %load/vec4 v000001bdbdd323a0_0;
    %parti/s 9, 8, 5;
    %pad/u 3;
    %store/vec4 v000001bdbdd33e80_0, 0, 3;
    %load/vec4 v000001bdbdd323a0_0;
    %parti/s 9, 0, 2;
    %pad/u 3;
    %store/vec4 v000001bdbdd338e0_0, 0, 3;
    %load/vec4 v000001bdbdd323a0_0;
    %parti/s 9, 16, 6;
    %pad/u 3;
    %store/vec4 v000001bdbdd32080_0, 0, 3;
    %load/vec4 v000001bdbdd323a0_0;
    %parti/s 9, 0, 2;
    %pad/u 8;
    %store/vec4 v000001bdbdd33200_0, 0, 8;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001bdbdcb3c00;
T_2 ;
    %wait E_000001bdbdcd9670;
    %delay 1, 0;
    %load/vec4 v000001bdbdd321c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %jmp T_2.6;
T_2.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001bdbdcdccd0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bdbdd33ca0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bdbdcdceb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bdbdd33a20_0, 0, 1;
    %jmp T_2.6;
T_2.1 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001bdbdcdccd0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bdbdd33ca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bdbdcdceb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bdbdd33a20_0, 0, 1;
    %jmp T_2.6;
T_2.2 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001bdbdcdccd0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bdbdd33ca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bdbdcdceb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bdbdd33a20_0, 0, 1;
    %jmp T_2.6;
T_2.3 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001bdbdcdccd0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bdbdd33ca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bdbdcdceb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bdbdd33a20_0, 0, 1;
    %jmp T_2.6;
T_2.4 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001bdbdcdccd0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bdbdd33ca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bdbdcdceb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bdbdd33a20_0, 0, 1;
    %jmp T_2.6;
T_2.5 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001bdbdcdccd0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bdbdd33ca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bdbdcdceb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bdbdd33a20_0, 0, 1;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001bdbdcc4c00;
T_3 ;
    %wait E_000001bdbdcd96f0;
    %load/vec4 v000001bdbdd32300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v000001bdbdd32440, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v000001bdbdd32440, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v000001bdbdd32440, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v000001bdbdd32440, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v000001bdbdd32440, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v000001bdbdd32440, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v000001bdbdd32440, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v000001bdbdd32440, 0, 4;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001bdbdd332a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v000001bdbdd33de0_0;
    %load/vec4 v000001bdbdd33f20_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v000001bdbdd32440, 0, 4;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001bdbdcbd490;
T_4 ;
    %wait E_000001bdbdcd87f0;
    %delay 1, 0;
    %load/vec4 v000001bdbdd33480_0;
    %inv;
    %addi 1, 0, 8;
    %store/vec4 v000001bdbdd33660_0, 0, 8;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001bdbdcc4d90;
T_5 ;
    %wait E_000001bdbdcd8b70;
    %load/vec4 v000001bdbdd333e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.0, 8;
    %load/vec4 v000001bdbdd33d40_0;
    %jmp/1 T_5.1, 8;
T_5.0 ; End of true expr.
    %load/vec4 v000001bdbdd33340_0;
    %jmp/0 T_5.1, 8;
 ; End of false expr.
    %blend;
T_5.1;
    %store/vec4 v000001bdbdd328a0_0, 0, 8;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001bdbdcb3a70;
T_6 ;
    %wait E_000001bdbdcd8a30;
    %load/vec4 v000001bdbdcdce10_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.0, 8;
    %load/vec4 v000001bdbdcdd950_0;
    %jmp/1 T_6.1, 8;
T_6.0 ; End of true expr.
    %load/vec4 v000001bdbdcdcd70_0;
    %jmp/0 T_6.1, 8;
 ; End of false expr.
    %blend;
T_6.1;
    %store/vec4 v000001bdbdcdcc30_0, 0, 8;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001bdbdcb82c0;
T_7 ;
    %wait E_000001bdbdcd8870;
    %load/vec4 v000001bdbdcdd810_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %jmp/0xz  T_7.0, 5;
    %load/vec4 v000001bdbdcdd090_0;
    %load/vec4 v000001bdbdcdd810_0;
    %sub;
    %store/vec4 v000001bdbdcdd4f0_0, 0, 8;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001bdbdcdd090_0;
    %load/vec4 v000001bdbdcdd810_0;
    %add;
    %store/vec4 v000001bdbdcdd4f0_0, 0, 8;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001bdbdcb4c50;
T_8 ;
    %wait E_000001bdbdcd95f0;
    %load/vec4 v000001bdbdcdcf50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %jmp T_8.4;
T_8.0 ;
    %delay 1, 0;
    %load/vec4 v000001bdbdcdd310_0;
    %store/vec4 v000001bdbdcdd8b0_0, 0, 8;
    %jmp T_8.4;
T_8.1 ;
    %delay 2, 0;
    %load/vec4 v000001bdbdcdd130_0;
    %store/vec4 v000001bdbdcdd8b0_0, 0, 8;
    %jmp T_8.4;
T_8.2 ;
    %delay 1, 0;
    %load/vec4 v000001bdbdcdd3b0_0;
    %store/vec4 v000001bdbdcdd8b0_0, 0, 8;
    %jmp T_8.4;
T_8.3 ;
    %delay 1, 0;
    %load/vec4 v000001bdbdcdd770_0;
    %store/vec4 v000001bdbdcdd8b0_0, 0, 8;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001bdbdcdb7b0;
T_9 ;
    %wait E_000001bdbdcd8ff0;
    %delay 2, 0;
    %load/vec4 v000001bdbdd35640_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 32;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 32;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 32;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 32;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %jmp T_9.6;
T_9.0 ;
    %pushi/vec4 262149, 0, 32;
    %store/vec4 v000001bdbdd369a0_0, 0, 32;
    %jmp T_9.6;
T_9.1 ;
    %pushi/vec4 131081, 0, 32;
    %store/vec4 v000001bdbdd369a0_0, 0, 32;
    %jmp T_9.6;
T_9.2 ;
    %pushi/vec4 33948674, 0, 32;
    %store/vec4 v000001bdbdd369a0_0, 0, 32;
    %jmp T_9.6;
T_9.3 ;
    %pushi/vec4 16777222, 0, 32;
    %store/vec4 v000001bdbdd369a0_0, 0, 32;
    %jmp T_9.6;
T_9.4 ;
    %pushi/vec4 65537, 0, 32;
    %store/vec4 v000001bdbdd369a0_0, 0, 32;
    %jmp T_9.6;
T_9.5 ;
    %pushi/vec4 33686017, 0, 32;
    %store/vec4 v000001bdbdd369a0_0, 0, 32;
    %jmp T_9.6;
T_9.6 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000001bdbdcdb7b0;
T_10 ;
    %vpi_call 2 39 "$dumpfile", "cpu_wavedata.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001bdbdcdb7b0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001bdbdd35dc0_0, 0, 32;
T_10.0 ;
    %load/vec4 v000001bdbdd35dc0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_10.1, 5;
    %vpi_call 2 43 "$dumpvars", 32'sb00000000000000000000000000000001, &A<v000001bdbdd32440, v000001bdbdd35dc0_0 > {0 0 0};
    %load/vec4 v000001bdbdd35dc0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001bdbdd35dc0_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bdbdd351e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bdbdd35aa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bdbdd351e0_0, 0, 1;
    %delay 6, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bdbdd351e0_0, 0, 1;
    %delay 55, 0;
    %vpi_call 2 55 "$finish" {0 0 0};
    %end;
    .thread T_10;
    .scope S_000001bdbdcdb7b0;
T_11 ;
    %delay 4, 0;
    %load/vec4 v000001bdbdd35aa0_0;
    %inv;
    %store/vec4 v000001bdbdd35aa0_0, 0, 1;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "cpu_tb3.v";
    "./cpu.v";
    "./alu.v";
    "./reg_file.v";
