// File: fixbv_sub.v
// Generated by MyHDL 0.9.dev0
// Date: Tue May  5 16:25:40 2015


`timescale 1ns/10ps

module fixbv_sub (
    clk,
    do_sub,
    x_sig,
    y_sig,
    sub_sig,
    done_sub
);


input clk;
input do_sub;
input signed [30:0] x_sig;
input signed [30:0] y_sig;
output signed [31:0] sub_sig;
reg signed [31:0] sub_sig;
output done_sub;
reg done_sub;






always @(posedge clk) begin: FIXBV_SUB_SUB_RTL
    if ((do_sub == 1)) begin
        done_sub <= 0;
        sub_sig <= (x_sig - y_sig);
    end
    else begin
        done_sub <= 1;
        sub_sig <= 0;
    end
end

endmodule
