$date
	Sun Oct 23 06:11:57 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#773487
b1011 !
1"
#773490
b1011 &
b1011 %
1$
#773491
0"
#773494
b100010 &
b100010 %
#773498
b10001 &
b10001 %
#773502
b110100 &
b110100 %
#773506
b11010 &
b11010 %
#773510
b1101 &
b1101 %
#773514
b101000 &
b101000 %
#773518
b10100 &
b10100 %
#773522
b1010 &
b1010 %
#773526
b101 &
b101 %
#773530
b10000 &
b10000 %
#773534
b1000 &
b1000 %
#773538
b100 &
b100 %
#773542
b10 &
b10 %
#773546
b1 &
b1 %
1#
#773550
b0 &
0#
b0 %
0$
#1762920
b1000 !
1"
#1762922
b1000 &
b1000 %
1$
#1762923
0"
#1762926
b100 &
b100 %
#1762930
b10 &
b10 %
#1762934
b1 &
1#
b1 %
#1762938
b0 &
b0 %
0#
0$
#2759241
b11010 !
1"
#2759242
b11010 &
b11010 %
1$
#2759243
0"
#2759246
b1101 &
b1101 %
#2759250
b101000 &
b101000 %
#2759254
b10100 &
b10100 %
#2759258
b1010 &
b1010 %
#2759262
b101 &
b101 %
#2759266
b10000 &
b10000 %
#2759270
b1000 &
b1000 %
#2759274
b100 &
b100 %
#2759278
b10 &
b10 %
#2759282
b1 &
b1 %
1#
#2759286
b0 &
0#
b0 %
0$
#4500012
