<stg><name>mmult_hw_wrapped</name>


<trans_list>

<trans id="54" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="55" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="56" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="57" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="58" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="59" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="60" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="61" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="62" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="63" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="64" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="65" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="14" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="64">
<![CDATA[
entry:18 %sum_v = alloca i64 1

]]></Node>
<StgValue><ssdm name="sum_v"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="64">
<![CDATA[
entry:21 %a = alloca i64 1

]]></Node>
<StgValue><ssdm name="a"/><MemPortTyVec>2 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="64">
<![CDATA[
entry:22 %b = alloca i64 1

]]></Node>
<StgValue><ssdm name="b"/><MemPortTyVec>2 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="64">
<![CDATA[
entry:23 %out = alloca i64 1

]]></Node>
<StgValue><ssdm name="out"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32">
<![CDATA[
entry:24 %empty_16 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="19" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="4" op_5_bw="4" op_6_bw="1" op_7_bw="5" op_8_bw="5" op_9_bw="0">
<![CDATA[
entry:25 %call_ln0 = call void @mmult_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2, i32 %a, i32 %INPUT_STREAM_V_data_V, i4 %INPUT_STREAM_V_keep_V, i4 %INPUT_STREAM_V_strb_V, i4 %INPUT_STREAM_V_user_V, i1 %INPUT_STREAM_V_last_V, i5 %INPUT_STREAM_V_id_V, i5 %INPUT_STREAM_V_dest_V

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="20" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="4" op_5_bw="4" op_6_bw="1" op_7_bw="5" op_8_bw="5" op_9_bw="0">
<![CDATA[
entry:25 %call_ln0 = call void @mmult_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2, i32 %a, i32 %INPUT_STREAM_V_data_V, i4 %INPUT_STREAM_V_keep_V, i4 %INPUT_STREAM_V_strb_V, i4 %INPUT_STREAM_V_user_V, i1 %INPUT_STREAM_V_last_V, i5 %INPUT_STREAM_V_id_V, i5 %INPUT_STREAM_V_dest_V

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="21" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:26 %empty_17 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="22" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:27 %empty_18 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="23" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="4" op_5_bw="4" op_6_bw="1" op_7_bw="5" op_8_bw="5" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
entry:28 %call_ln0 = call void @mmult_hw_wrapped_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_97_5, i32 %b, i32 %INPUT_STREAM_V_data_V, i4 %INPUT_STREAM_V_keep_V, i4 %INPUT_STREAM_V_strb_V, i4 %INPUT_STREAM_V_user_V, i1 %INPUT_STREAM_V_last_V, i5 %INPUT_STREAM_V_id_V, i5 %INPUT_STREAM_V_dest_V

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="24" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="4" op_5_bw="4" op_6_bw="1" op_7_bw="5" op_8_bw="5" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
entry:28 %call_ln0 = call void @mmult_hw_wrapped_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_97_5, i32 %b, i32 %INPUT_STREAM_V_data_V, i4 %INPUT_STREAM_V_keep_V, i4 %INPUT_STREAM_V_strb_V, i4 %INPUT_STREAM_V_user_V, i1 %INPUT_STREAM_V_last_V, i5 %INPUT_STREAM_V_id_V, i5 %INPUT_STREAM_V_dest_V

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="25" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:29 %empty_19 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="26" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:30 %empty_20 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="27" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
entry:31 %call_ln0 = call void @mmult_hw_wrapped_Pipeline_L1_L2, i32 %a, i32 %b, i32 %out, i32 %sum_v

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="28" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
entry:31 %call_ln0 = call void @mmult_hw_wrapped_Pipeline_L1_L2, i32 %a, i32 %b, i32 %out, i32 %sum_v

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="29" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:32 %empty_21 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="30" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:33 %empty_22 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="31" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="4" op_5_bw="4" op_6_bw="1" op_7_bw="5" op_8_bw="5" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
entry:34 %call_ln0 = call void @mmult_hw_wrapped_Pipeline_VITIS_LOOP_113_7_VITIS_LOOP_114_8, i32 %out, i32 %OUTPUT_STREAM_V_data_V, i4 %OUTPUT_STREAM_V_keep_V, i4 %OUTPUT_STREAM_V_strb_V, i4 %OUTPUT_STREAM_V_user_V, i1 %OUTPUT_STREAM_V_last_V, i5 %OUTPUT_STREAM_V_id_V, i5 %OUTPUT_STREAM_V_dest_V

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="32" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="4" op_5_bw="4" op_6_bw="1" op_7_bw="5" op_8_bw="5" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
entry:34 %call_ln0 = call void @mmult_hw_wrapped_Pipeline_VITIS_LOOP_113_7_VITIS_LOOP_114_8, i32 %out, i32 %OUTPUT_STREAM_V_data_V, i4 %OUTPUT_STREAM_V_keep_V, i4 %OUTPUT_STREAM_V_strb_V, i4 %OUTPUT_STREAM_V_user_V, i1 %OUTPUT_STREAM_V_last_V, i5 %OUTPUT_STREAM_V_id_V, i5 %OUTPUT_STREAM_V_dest_V

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="33" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:0 %spectopmodule_ln65 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_4

]]></Node>
<StgValue><ssdm name="spectopmodule_ln65"/></StgValue>
</operation>

<operation id="34" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="4" op_5_bw="1" op_6_bw="5" op_7_bw="5" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0" op_23_bw="32" op_24_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %INPUT_STREAM_V_data_V, i4 %INPUT_STREAM_V_keep_V, i4 %INPUT_STREAM_V_strb_V, i4 %INPUT_STREAM_V_user_V, i1 %INPUT_STREAM_V_last_V, i5 %INPUT_STREAM_V_id_V, i5 %INPUT_STREAM_V_dest_V, void @empty_2, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="35" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %INPUT_STREAM_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="36" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
entry:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %INPUT_STREAM_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="37" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
entry:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %INPUT_STREAM_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="38" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
entry:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %INPUT_STREAM_V_user_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="39" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %INPUT_STREAM_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="40" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="5">
<![CDATA[
entry:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %INPUT_STREAM_V_id_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="41" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="5">
<![CDATA[
entry:8 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %INPUT_STREAM_V_dest_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="42" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="4" op_5_bw="1" op_6_bw="5" op_7_bw="5" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0" op_23_bw="32" op_24_bw="32">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUTPUT_STREAM_V_data_V, i4 %OUTPUT_STREAM_V_keep_V, i4 %OUTPUT_STREAM_V_strb_V, i4 %OUTPUT_STREAM_V_user_V, i1 %OUTPUT_STREAM_V_last_V, i5 %OUTPUT_STREAM_V_id_V, i5 %OUTPUT_STREAM_V_dest_V, void @empty_2, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="43" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:10 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %OUTPUT_STREAM_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="44" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
entry:11 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %OUTPUT_STREAM_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="45" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
entry:12 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %OUTPUT_STREAM_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="46" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
entry:13 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %OUTPUT_STREAM_V_user_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="47" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:14 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %OUTPUT_STREAM_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="48" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="5">
<![CDATA[
entry:15 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %OUTPUT_STREAM_V_id_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="49" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="5">
<![CDATA[
entry:16 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %OUTPUT_STREAM_V_dest_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="50" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_9, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="51" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
entry:19 %empty = specchannel i32 @_ssdm_op_SpecChannel, void @sum_v_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %sum_v, i32 %sum_v

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="52" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sum_v, void @empty_5, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="53" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0">
<![CDATA[
entry:35 %ret_ln137 = ret

]]></Node>
<StgValue><ssdm name="ret_ln137"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="66" name="INPUT_STREAM_V_data_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="INPUT_STREAM_V_data_V"/></StgValue>
</port>
<port id="67" name="INPUT_STREAM_V_keep_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="INPUT_STREAM_V_keep_V"/></StgValue>
</port>
<port id="68" name="INPUT_STREAM_V_strb_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="INPUT_STREAM_V_strb_V"/></StgValue>
</port>
<port id="69" name="INPUT_STREAM_V_user_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="INPUT_STREAM_V_user_V"/></StgValue>
</port>
<port id="70" name="INPUT_STREAM_V_last_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="INPUT_STREAM_V_last_V"/></StgValue>
</port>
<port id="71" name="INPUT_STREAM_V_id_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="INPUT_STREAM_V_id_V"/></StgValue>
</port>
<port id="72" name="INPUT_STREAM_V_dest_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="INPUT_STREAM_V_dest_V"/></StgValue>
</port>
<port id="73" name="OUTPUT_STREAM_V_data_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="OUTPUT_STREAM_V_data_V"/></StgValue>
</port>
<port id="74" name="OUTPUT_STREAM_V_keep_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="OUTPUT_STREAM_V_keep_V"/></StgValue>
</port>
<port id="75" name="OUTPUT_STREAM_V_strb_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="OUTPUT_STREAM_V_strb_V"/></StgValue>
</port>
<port id="76" name="OUTPUT_STREAM_V_user_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="OUTPUT_STREAM_V_user_V"/></StgValue>
</port>
<port id="77" name="OUTPUT_STREAM_V_last_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="OUTPUT_STREAM_V_last_V"/></StgValue>
</port>
<port id="78" name="OUTPUT_STREAM_V_id_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="OUTPUT_STREAM_V_id_V"/></StgValue>
</port>
<port id="79" name="OUTPUT_STREAM_V_dest_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="OUTPUT_STREAM_V_dest_V"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="81" from="StgValue_80" to="sum_v" fromId="80" toId="14">
</dataflow>
<dataflow id="82" from="StgValue_80" to="a" fromId="80" toId="15">
</dataflow>
<dataflow id="83" from="StgValue_80" to="b" fromId="80" toId="16">
</dataflow>
<dataflow id="84" from="StgValue_80" to="out" fromId="80" toId="17">
</dataflow>
<dataflow id="86" from="_ssdm_op_Wait" to="empty_16" fromId="85" toId="18">
</dataflow>
<dataflow id="88" from="mmult_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2" to="call_ln0" fromId="87" toId="19">
</dataflow>
<dataflow id="89" from="a" to="call_ln0" fromId="15" toId="19">
</dataflow>
<dataflow id="90" from="INPUT_STREAM_V_data_V" to="call_ln0" fromId="66" toId="19">
</dataflow>
<dataflow id="91" from="INPUT_STREAM_V_keep_V" to="call_ln0" fromId="67" toId="19">
</dataflow>
<dataflow id="92" from="INPUT_STREAM_V_strb_V" to="call_ln0" fromId="68" toId="19">
</dataflow>
<dataflow id="93" from="INPUT_STREAM_V_user_V" to="call_ln0" fromId="69" toId="19">
</dataflow>
<dataflow id="94" from="INPUT_STREAM_V_last_V" to="call_ln0" fromId="70" toId="19">
</dataflow>
<dataflow id="95" from="INPUT_STREAM_V_id_V" to="call_ln0" fromId="71" toId="19">
</dataflow>
<dataflow id="96" from="INPUT_STREAM_V_dest_V" to="call_ln0" fromId="72" toId="19">
</dataflow>
<dataflow id="97" from="mmult_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2" to="call_ln0" fromId="87" toId="20">
</dataflow>
<dataflow id="98" from="a" to="call_ln0" fromId="15" toId="20">
</dataflow>
<dataflow id="99" from="INPUT_STREAM_V_data_V" to="call_ln0" fromId="66" toId="20">
</dataflow>
<dataflow id="100" from="INPUT_STREAM_V_keep_V" to="call_ln0" fromId="67" toId="20">
</dataflow>
<dataflow id="101" from="INPUT_STREAM_V_strb_V" to="call_ln0" fromId="68" toId="20">
</dataflow>
<dataflow id="102" from="INPUT_STREAM_V_user_V" to="call_ln0" fromId="69" toId="20">
</dataflow>
<dataflow id="103" from="INPUT_STREAM_V_last_V" to="call_ln0" fromId="70" toId="20">
</dataflow>
<dataflow id="104" from="INPUT_STREAM_V_id_V" to="call_ln0" fromId="71" toId="20">
</dataflow>
<dataflow id="105" from="INPUT_STREAM_V_dest_V" to="call_ln0" fromId="72" toId="20">
</dataflow>
<dataflow id="106" from="_ssdm_op_Wait" to="empty_17" fromId="85" toId="21">
</dataflow>
<dataflow id="107" from="_ssdm_op_Wait" to="empty_18" fromId="85" toId="22">
</dataflow>
<dataflow id="109" from="mmult_hw_wrapped_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_97_5" to="call_ln0" fromId="108" toId="23">
</dataflow>
<dataflow id="110" from="b" to="call_ln0" fromId="16" toId="23">
</dataflow>
<dataflow id="111" from="INPUT_STREAM_V_data_V" to="call_ln0" fromId="66" toId="23">
</dataflow>
<dataflow id="112" from="INPUT_STREAM_V_keep_V" to="call_ln0" fromId="67" toId="23">
</dataflow>
<dataflow id="113" from="INPUT_STREAM_V_strb_V" to="call_ln0" fromId="68" toId="23">
</dataflow>
<dataflow id="114" from="INPUT_STREAM_V_user_V" to="call_ln0" fromId="69" toId="23">
</dataflow>
<dataflow id="115" from="INPUT_STREAM_V_last_V" to="call_ln0" fromId="70" toId="23">
</dataflow>
<dataflow id="116" from="INPUT_STREAM_V_id_V" to="call_ln0" fromId="71" toId="23">
</dataflow>
<dataflow id="117" from="INPUT_STREAM_V_dest_V" to="call_ln0" fromId="72" toId="23">
</dataflow>
<dataflow id="118" from="mmult_hw_wrapped_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_97_5" to="call_ln0" fromId="108" toId="24">
</dataflow>
<dataflow id="119" from="b" to="call_ln0" fromId="16" toId="24">
</dataflow>
<dataflow id="120" from="INPUT_STREAM_V_data_V" to="call_ln0" fromId="66" toId="24">
</dataflow>
<dataflow id="121" from="INPUT_STREAM_V_keep_V" to="call_ln0" fromId="67" toId="24">
</dataflow>
<dataflow id="122" from="INPUT_STREAM_V_strb_V" to="call_ln0" fromId="68" toId="24">
</dataflow>
<dataflow id="123" from="INPUT_STREAM_V_user_V" to="call_ln0" fromId="69" toId="24">
</dataflow>
<dataflow id="124" from="INPUT_STREAM_V_last_V" to="call_ln0" fromId="70" toId="24">
</dataflow>
<dataflow id="125" from="INPUT_STREAM_V_id_V" to="call_ln0" fromId="71" toId="24">
</dataflow>
<dataflow id="126" from="INPUT_STREAM_V_dest_V" to="call_ln0" fromId="72" toId="24">
</dataflow>
<dataflow id="127" from="_ssdm_op_Wait" to="empty_19" fromId="85" toId="25">
</dataflow>
<dataflow id="128" from="_ssdm_op_Wait" to="empty_20" fromId="85" toId="26">
</dataflow>
<dataflow id="130" from="mmult_hw_wrapped_Pipeline_L1_L2" to="call_ln0" fromId="129" toId="27">
</dataflow>
<dataflow id="131" from="a" to="call_ln0" fromId="15" toId="27">
</dataflow>
<dataflow id="132" from="b" to="call_ln0" fromId="16" toId="27">
</dataflow>
<dataflow id="133" from="out" to="call_ln0" fromId="17" toId="27">
</dataflow>
<dataflow id="134" from="sum_v" to="call_ln0" fromId="14" toId="27">
</dataflow>
<dataflow id="135" from="mmult_hw_wrapped_Pipeline_L1_L2" to="call_ln0" fromId="129" toId="28">
</dataflow>
<dataflow id="136" from="a" to="call_ln0" fromId="15" toId="28">
</dataflow>
<dataflow id="137" from="b" to="call_ln0" fromId="16" toId="28">
</dataflow>
<dataflow id="138" from="out" to="call_ln0" fromId="17" toId="28">
</dataflow>
<dataflow id="139" from="sum_v" to="call_ln0" fromId="14" toId="28">
</dataflow>
<dataflow id="140" from="_ssdm_op_Wait" to="empty_21" fromId="85" toId="29">
</dataflow>
<dataflow id="141" from="_ssdm_op_Wait" to="empty_22" fromId="85" toId="30">
</dataflow>
<dataflow id="143" from="mmult_hw_wrapped_Pipeline_VITIS_LOOP_113_7_VITIS_LOOP_114_8" to="call_ln0" fromId="142" toId="31">
</dataflow>
<dataflow id="144" from="out" to="call_ln0" fromId="17" toId="31">
</dataflow>
<dataflow id="145" from="OUTPUT_STREAM_V_data_V" to="call_ln0" fromId="73" toId="31">
</dataflow>
<dataflow id="146" from="OUTPUT_STREAM_V_keep_V" to="call_ln0" fromId="74" toId="31">
</dataflow>
<dataflow id="147" from="OUTPUT_STREAM_V_strb_V" to="call_ln0" fromId="75" toId="31">
</dataflow>
<dataflow id="148" from="OUTPUT_STREAM_V_user_V" to="call_ln0" fromId="76" toId="31">
</dataflow>
<dataflow id="149" from="OUTPUT_STREAM_V_last_V" to="call_ln0" fromId="77" toId="31">
</dataflow>
<dataflow id="150" from="OUTPUT_STREAM_V_id_V" to="call_ln0" fromId="78" toId="31">
</dataflow>
<dataflow id="151" from="OUTPUT_STREAM_V_dest_V" to="call_ln0" fromId="79" toId="31">
</dataflow>
<dataflow id="152" from="mmult_hw_wrapped_Pipeline_VITIS_LOOP_113_7_VITIS_LOOP_114_8" to="call_ln0" fromId="142" toId="32">
</dataflow>
<dataflow id="153" from="out" to="call_ln0" fromId="17" toId="32">
</dataflow>
<dataflow id="154" from="OUTPUT_STREAM_V_data_V" to="call_ln0" fromId="73" toId="32">
</dataflow>
<dataflow id="155" from="OUTPUT_STREAM_V_keep_V" to="call_ln0" fromId="74" toId="32">
</dataflow>
<dataflow id="156" from="OUTPUT_STREAM_V_strb_V" to="call_ln0" fromId="75" toId="32">
</dataflow>
<dataflow id="157" from="OUTPUT_STREAM_V_user_V" to="call_ln0" fromId="76" toId="32">
</dataflow>
<dataflow id="158" from="OUTPUT_STREAM_V_last_V" to="call_ln0" fromId="77" toId="32">
</dataflow>
<dataflow id="159" from="OUTPUT_STREAM_V_id_V" to="call_ln0" fromId="78" toId="32">
</dataflow>
<dataflow id="160" from="OUTPUT_STREAM_V_dest_V" to="call_ln0" fromId="79" toId="32">
</dataflow>
<dataflow id="162" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln65" fromId="161" toId="33">
</dataflow>
<dataflow id="164" from="empty_4" to="spectopmodule_ln65" fromId="163" toId="33">
</dataflow>
<dataflow id="166" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="165" toId="34">
</dataflow>
<dataflow id="167" from="INPUT_STREAM_V_data_V" to="specinterface_ln0" fromId="66" toId="34">
</dataflow>
<dataflow id="168" from="INPUT_STREAM_V_keep_V" to="specinterface_ln0" fromId="67" toId="34">
</dataflow>
<dataflow id="169" from="INPUT_STREAM_V_strb_V" to="specinterface_ln0" fromId="68" toId="34">
</dataflow>
<dataflow id="170" from="INPUT_STREAM_V_user_V" to="specinterface_ln0" fromId="69" toId="34">
</dataflow>
<dataflow id="171" from="INPUT_STREAM_V_last_V" to="specinterface_ln0" fromId="70" toId="34">
</dataflow>
<dataflow id="172" from="INPUT_STREAM_V_id_V" to="specinterface_ln0" fromId="71" toId="34">
</dataflow>
<dataflow id="173" from="INPUT_STREAM_V_dest_V" to="specinterface_ln0" fromId="72" toId="34">
</dataflow>
<dataflow id="175" from="empty_2" to="specinterface_ln0" fromId="174" toId="34">
</dataflow>
<dataflow id="177" from="StgValue_176" to="specinterface_ln0" fromId="176" toId="34">
</dataflow>
<dataflow id="178" from="StgValue_176" to="specinterface_ln0" fromId="176" toId="34">
</dataflow>
<dataflow id="180" from="empty_1" to="specinterface_ln0" fromId="179" toId="34">
</dataflow>
<dataflow id="182" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="34">
</dataflow>
<dataflow id="183" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="34">
</dataflow>
<dataflow id="185" from="empty" to="specinterface_ln0" fromId="184" toId="34">
</dataflow>
<dataflow id="186" from="empty" to="specinterface_ln0" fromId="184" toId="34">
</dataflow>
<dataflow id="187" from="empty" to="specinterface_ln0" fromId="184" toId="34">
</dataflow>
<dataflow id="188" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="34">
</dataflow>
<dataflow id="189" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="34">
</dataflow>
<dataflow id="190" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="34">
</dataflow>
<dataflow id="191" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="34">
</dataflow>
<dataflow id="192" from="empty" to="specinterface_ln0" fromId="184" toId="34">
</dataflow>
<dataflow id="193" from="empty" to="specinterface_ln0" fromId="184" toId="34">
</dataflow>
<dataflow id="195" from="StgValue_194" to="specinterface_ln0" fromId="194" toId="34">
</dataflow>
<dataflow id="196" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="34">
</dataflow>
<dataflow id="198" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="197" toId="35">
</dataflow>
<dataflow id="199" from="INPUT_STREAM_V_data_V" to="specbitsmap_ln0" fromId="66" toId="35">
</dataflow>
<dataflow id="200" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="197" toId="36">
</dataflow>
<dataflow id="201" from="INPUT_STREAM_V_keep_V" to="specbitsmap_ln0" fromId="67" toId="36">
</dataflow>
<dataflow id="202" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="197" toId="37">
</dataflow>
<dataflow id="203" from="INPUT_STREAM_V_strb_V" to="specbitsmap_ln0" fromId="68" toId="37">
</dataflow>
<dataflow id="204" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="197" toId="38">
</dataflow>
<dataflow id="205" from="INPUT_STREAM_V_user_V" to="specbitsmap_ln0" fromId="69" toId="38">
</dataflow>
<dataflow id="206" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="197" toId="39">
</dataflow>
<dataflow id="207" from="INPUT_STREAM_V_last_V" to="specbitsmap_ln0" fromId="70" toId="39">
</dataflow>
<dataflow id="208" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="197" toId="40">
</dataflow>
<dataflow id="209" from="INPUT_STREAM_V_id_V" to="specbitsmap_ln0" fromId="71" toId="40">
</dataflow>
<dataflow id="210" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="197" toId="41">
</dataflow>
<dataflow id="211" from="INPUT_STREAM_V_dest_V" to="specbitsmap_ln0" fromId="72" toId="41">
</dataflow>
<dataflow id="212" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="165" toId="42">
</dataflow>
<dataflow id="213" from="OUTPUT_STREAM_V_data_V" to="specinterface_ln0" fromId="73" toId="42">
</dataflow>
<dataflow id="214" from="OUTPUT_STREAM_V_keep_V" to="specinterface_ln0" fromId="74" toId="42">
</dataflow>
<dataflow id="215" from="OUTPUT_STREAM_V_strb_V" to="specinterface_ln0" fromId="75" toId="42">
</dataflow>
<dataflow id="216" from="OUTPUT_STREAM_V_user_V" to="specinterface_ln0" fromId="76" toId="42">
</dataflow>
<dataflow id="217" from="OUTPUT_STREAM_V_last_V" to="specinterface_ln0" fromId="77" toId="42">
</dataflow>
<dataflow id="218" from="OUTPUT_STREAM_V_id_V" to="specinterface_ln0" fromId="78" toId="42">
</dataflow>
<dataflow id="219" from="OUTPUT_STREAM_V_dest_V" to="specinterface_ln0" fromId="79" toId="42">
</dataflow>
<dataflow id="220" from="empty_2" to="specinterface_ln0" fromId="174" toId="42">
</dataflow>
<dataflow id="221" from="StgValue_176" to="specinterface_ln0" fromId="176" toId="42">
</dataflow>
<dataflow id="222" from="StgValue_176" to="specinterface_ln0" fromId="176" toId="42">
</dataflow>
<dataflow id="223" from="empty_1" to="specinterface_ln0" fromId="179" toId="42">
</dataflow>
<dataflow id="224" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="42">
</dataflow>
<dataflow id="225" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="42">
</dataflow>
<dataflow id="226" from="empty" to="specinterface_ln0" fromId="184" toId="42">
</dataflow>
<dataflow id="227" from="empty" to="specinterface_ln0" fromId="184" toId="42">
</dataflow>
<dataflow id="228" from="empty" to="specinterface_ln0" fromId="184" toId="42">
</dataflow>
<dataflow id="229" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="42">
</dataflow>
<dataflow id="230" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="42">
</dataflow>
<dataflow id="231" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="42">
</dataflow>
<dataflow id="232" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="42">
</dataflow>
<dataflow id="233" from="empty" to="specinterface_ln0" fromId="184" toId="42">
</dataflow>
<dataflow id="234" from="empty" to="specinterface_ln0" fromId="184" toId="42">
</dataflow>
<dataflow id="235" from="StgValue_194" to="specinterface_ln0" fromId="194" toId="42">
</dataflow>
<dataflow id="236" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="42">
</dataflow>
<dataflow id="237" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="197" toId="43">
</dataflow>
<dataflow id="238" from="OUTPUT_STREAM_V_data_V" to="specbitsmap_ln0" fromId="73" toId="43">
</dataflow>
<dataflow id="239" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="197" toId="44">
</dataflow>
<dataflow id="240" from="OUTPUT_STREAM_V_keep_V" to="specbitsmap_ln0" fromId="74" toId="44">
</dataflow>
<dataflow id="241" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="197" toId="45">
</dataflow>
<dataflow id="242" from="OUTPUT_STREAM_V_strb_V" to="specbitsmap_ln0" fromId="75" toId="45">
</dataflow>
<dataflow id="243" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="197" toId="46">
</dataflow>
<dataflow id="244" from="OUTPUT_STREAM_V_user_V" to="specbitsmap_ln0" fromId="76" toId="46">
</dataflow>
<dataflow id="245" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="197" toId="47">
</dataflow>
<dataflow id="246" from="OUTPUT_STREAM_V_last_V" to="specbitsmap_ln0" fromId="77" toId="47">
</dataflow>
<dataflow id="247" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="197" toId="48">
</dataflow>
<dataflow id="248" from="OUTPUT_STREAM_V_id_V" to="specbitsmap_ln0" fromId="78" toId="48">
</dataflow>
<dataflow id="249" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="197" toId="49">
</dataflow>
<dataflow id="250" from="OUTPUT_STREAM_V_dest_V" to="specbitsmap_ln0" fromId="79" toId="49">
</dataflow>
<dataflow id="251" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="165" toId="50">
</dataflow>
<dataflow id="252" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="50">
</dataflow>
<dataflow id="254" from="empty_9" to="specinterface_ln0" fromId="253" toId="50">
</dataflow>
<dataflow id="255" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="50">
</dataflow>
<dataflow id="256" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="50">
</dataflow>
<dataflow id="257" from="empty" to="specinterface_ln0" fromId="184" toId="50">
</dataflow>
<dataflow id="258" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="50">
</dataflow>
<dataflow id="259" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="50">
</dataflow>
<dataflow id="261" from="empty_0" to="specinterface_ln0" fromId="260" toId="50">
</dataflow>
<dataflow id="262" from="empty" to="specinterface_ln0" fromId="184" toId="50">
</dataflow>
<dataflow id="263" from="empty" to="specinterface_ln0" fromId="184" toId="50">
</dataflow>
<dataflow id="264" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="50">
</dataflow>
<dataflow id="265" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="50">
</dataflow>
<dataflow id="266" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="50">
</dataflow>
<dataflow id="267" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="50">
</dataflow>
<dataflow id="268" from="empty" to="specinterface_ln0" fromId="184" toId="50">
</dataflow>
<dataflow id="269" from="empty" to="specinterface_ln0" fromId="184" toId="50">
</dataflow>
<dataflow id="270" from="StgValue_194" to="specinterface_ln0" fromId="194" toId="50">
</dataflow>
<dataflow id="271" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="50">
</dataflow>
<dataflow id="273" from="_ssdm_op_SpecChannel" to="empty" fromId="272" toId="51">
</dataflow>
<dataflow id="275" from="sum_v_str" to="empty" fromId="274" toId="51">
</dataflow>
<dataflow id="276" from="StgValue_176" to="empty" fromId="176" toId="51">
</dataflow>
<dataflow id="278" from="p_str" to="empty" fromId="277" toId="51">
</dataflow>
<dataflow id="279" from="p_str" to="empty" fromId="277" toId="51">
</dataflow>
<dataflow id="281" from="StgValue_280" to="empty" fromId="280" toId="51">
</dataflow>
<dataflow id="282" from="StgValue_280" to="empty" fromId="280" toId="51">
</dataflow>
<dataflow id="283" from="sum_v" to="empty" fromId="14" toId="51">
</dataflow>
<dataflow id="284" from="sum_v" to="empty" fromId="14" toId="51">
</dataflow>
<dataflow id="285" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="165" toId="52">
</dataflow>
<dataflow id="286" from="sum_v" to="specinterface_ln0" fromId="14" toId="52">
</dataflow>
<dataflow id="288" from="empty_5" to="specinterface_ln0" fromId="287" toId="52">
</dataflow>
<dataflow id="289" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="52">
</dataflow>
<dataflow id="290" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="52">
</dataflow>
<dataflow id="291" from="empty" to="specinterface_ln0" fromId="184" toId="52">
</dataflow>
<dataflow id="292" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="52">
</dataflow>
<dataflow id="293" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="52">
</dataflow>
<dataflow id="294" from="empty" to="specinterface_ln0" fromId="184" toId="52">
</dataflow>
<dataflow id="295" from="empty" to="specinterface_ln0" fromId="184" toId="52">
</dataflow>
<dataflow id="296" from="empty" to="specinterface_ln0" fromId="184" toId="52">
</dataflow>
<dataflow id="297" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="52">
</dataflow>
<dataflow id="298" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="52">
</dataflow>
<dataflow id="299" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="52">
</dataflow>
<dataflow id="300" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="52">
</dataflow>
<dataflow id="301" from="empty" to="specinterface_ln0" fromId="184" toId="52">
</dataflow>
<dataflow id="302" from="empty" to="specinterface_ln0" fromId="184" toId="52">
</dataflow>
<dataflow id="303" from="StgValue_194" to="specinterface_ln0" fromId="194" toId="52">
</dataflow>
<dataflow id="304" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="52">
</dataflow>
</dataflows>


</stg>
