
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.044270                       # Number of seconds simulated
sim_ticks                                 44270145000                       # Number of ticks simulated
final_tick                               1112239385000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 107237                       # Simulator instruction rate (inst/s)
host_op_rate                                   168433                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               47473910                       # Simulator tick rate (ticks/s)
host_mem_usage                                2215620                       # Number of bytes of host memory used
host_seconds                                   932.52                       # Real time elapsed on the host
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     157066184                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst             10432                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data          50252288                       # Number of bytes read from this memory
system.physmem.bytes_read::total             50262720                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst        10432                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           10432                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks     43876608                       # Number of bytes written to this memory
system.physmem.bytes_written::total          43876608                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst                163                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data             785192                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                785355                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks          685572                       # Number of write requests responded to by this memory
system.physmem.num_writes::total               685572                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst               235644                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data           1135128155                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total              1135363799                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst          235644                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             235644                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks         991110555                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total              991110555                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks         991110555                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst              235644                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data          1135128155                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total             2126474354                       # Total bandwidth to/from this memory (bytes/s)
system.cpu.branchPred.lookups                11420253                       # Number of BP lookups
system.cpu.branchPred.condPredicted          11420253                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             98479                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             11420180                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                10895454                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.405274                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                    1                       # Number of system calls
system.cpu.numCycles                         88540290                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           21663783                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      103545965                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    11420253                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           10895454                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      56610986                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 1516467                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles                7769763                       # Number of cycles fetch has spent blocked
system.cpu.fetch.CacheLines                  21594393                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   114                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           87462458                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.866332                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.801032                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 30983120     35.42%     35.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 20413883     23.34%     58.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   491470      0.56%     59.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   458766      0.52%     59.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 35115219     40.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             87462458                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.128984                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.169478                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 22291533                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               7362576                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  55367933                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1022483                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                1417926                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              162981027                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                1417926                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 23264896                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 5026266                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles             16                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  55390664                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               2362683                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              162686013                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                105693                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 552261                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents                893052                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands           225607297                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             370994095                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        350317566                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups          20676529                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             219545710                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  6061567                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                  3                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts              3                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   5315775                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             23723199                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            11493439                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            470088                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           204796                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  162213718                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  46                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 159059232                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           1299552                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         5147503                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      7897519                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             25                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      87462458                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.818600                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.023620                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             6487270      7.42%      7.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            35486389     40.57%     47.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            13138670     15.02%     63.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            32105013     36.71%     99.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              245116      0.28%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        87462458                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   49233      1.57%      1.57% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      1.57% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      1.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd               3081283     98.43%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                66      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             118331861     74.39%     74.39% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     74.39% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     74.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             6020606      3.79%     78.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     78.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     78.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     78.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     78.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     78.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     78.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.18% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             23440863     14.74%     92.92% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            11265836      7.08%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              159059232                       # Type of FU issued
system.cpu.iq.rate                           1.796462                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     3130516                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.019681                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          388849781                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         154090794                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    150333601                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads            21161208                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           13270548                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      8555667                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              150454079                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                11735603                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           444616                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      1048032                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           75                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       393364                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        98321                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                1417926                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 2929932                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 54328                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           162213764                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 8                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              23723199                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             11493439                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                  3                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  26405                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   512                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             75                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          98318                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          175                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                98493                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             159056520                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              23438315                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              2711                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     34704067                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 11182098                       # Number of branches executed
system.cpu.iew.exec_stores                   11265752                       # Number of stores executed
system.cpu.iew.exec_rate                     1.796431                       # Inst execution rate
system.cpu.iew.wb_sent                      158907390                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     158889268                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 110264941                       # num instructions producing a value
system.cpu.iew.wb_consumers                 128605684                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.794542                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.857388                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts         5619150                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              21                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             98479                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     86044532                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.825406                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.612397                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     28404531     33.01%     33.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     13489966     15.68%     48.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     10843507     12.60%     61.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     11336908     13.18%     74.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     21969620     25.53%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     86044532                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000000                       # Number of instructions committed
system.cpu.commit.committedOps              157066184                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       33775239                       # Number of memory references committed
system.cpu.commit.loads                      22675165                       # Number of loads committed
system.cpu.commit.membars                          20                       # Number of memory barriers committed
system.cpu.commit.branches                   11092456                       # Number of branches committed
system.cpu.commit.fp_insts                    7503910                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 151757722                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events              21969620                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    226760246                       # The number of ROB reads
system.cpu.rob.rob_writes                   326788610                       # The number of ROB writes
system.cpu.timesIdled                           74520                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         1077832                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     157066184                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000000                       # Number of Instructions Simulated
system.cpu.cpi                               0.885403                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.885403                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.129429                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.129429                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                296537277                       # number of integer regfile reads
system.cpu.int_regfile_writes               213728705                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   8528310                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  7537959                       # number of floating regfile writes
system.cpu.misc_regfile_reads                57110927                       # number of misc regfile reads
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                      1                       # number of replacements
system.cpu.icache.tagsinuse                121.212438                       # Cycle average of tags in use
system.cpu.icache.total_refs                 21594197                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    163                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               132479.736196                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     121.212438                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.236743                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.236743                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst     21594197                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        21594197                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      21594197                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         21594197                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     21594197                       # number of overall hits
system.cpu.icache.overall_hits::total        21594197                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          196                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           196                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          196                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            196                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          196                       # number of overall misses
system.cpu.icache.overall_misses::total           196                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst      6887500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      6887500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst      6887500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      6887500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst      6887500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      6887500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     21594393                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     21594393                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     21594393                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     21594393                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     21594393                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     21594393                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000009                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000009                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 35140.306122                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 35140.306122                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 35140.306122                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 35140.306122                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 35140.306122                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 35140.306122                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst           33                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           33                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst           33                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           33                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst           33                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           33                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          163                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          163                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          163                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          163                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          163                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          163                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst      5556500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      5556500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst      5556500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      5556500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst      5556500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      5556500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 34088.957055                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 34088.957055                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 34088.957055                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 34088.957055                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 34088.957055                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 34088.957055                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                 784679                       # number of replacements
system.cpu.dcache.tagsinuse                511.830472                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 33126688                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                 785191                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                  42.189337                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle           1067998561000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     511.830472                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.999669                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.999669                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     22671011                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        22671011                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     10455677                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10455677                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      33126688                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         33126688                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     33126688                       # number of overall hits
system.cpu.dcache.overall_hits::total        33126688                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       224363                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        224363                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       644382                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       644382                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       868745                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         868745                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       868745                       # number of overall misses
system.cpu.dcache.overall_misses::total        868745                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   7877372000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7877372000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  21914383500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  21914383500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  29791755500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  29791755500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  29791755500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  29791755500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     22895374                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     22895374                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     11100059                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     11100059                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     33995433                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     33995433                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     33995433                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     33995433                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.009799                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009799                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.058052                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.058052                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.025555                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.025555                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.025555                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.025555                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 35109.942370                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 35109.942370                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 34008.373139                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 34008.373139                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 34292.865570                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 34292.865570                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 34292.865570                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 34292.865570                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        21636                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              8195                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     2.640146                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       685572                       # number of writebacks
system.cpu.dcache.writebacks::total            685572                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        83549                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        83549                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        83553                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        83553                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        83553                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        83553                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       140814                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       140814                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       644378                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       644378                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       785192                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       785192                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       785192                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       785192                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   4539348500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   4539348500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  19976822000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  19976822000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  24516170500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  24516170500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  24516170500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  24516170500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.006150                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006150                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.058052                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.058052                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.023097                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.023097                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.023097                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.023097                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 32236.485719                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 32236.485719                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 31001.713280                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 31001.713280                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 31223.153700                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 31223.153700                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 31223.153700                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 31223.153700                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
