/*
 * SPDX-License-Identifier: BSD-3-Clause
 * Copyright(c) 2025 Napatech A/S
 */

/*
 * nthw_fpga_reg_defs_rst9569.h
 *
 * Auto-generated file - do *NOT* edit
 *
 */

#ifndef _NTHW_FPGA_REG_DEFS_RST9569_
#define _NTHW_FPGA_REG_DEFS_RST9569_

/* RST9569 */
#define NTHW_MOD_RST9569 (0xd8888403UL)
#define RST9569_LATCH (0x93ac825dUL)
#define RST9569_LATCH_DDR4_CALIB_COMPLETE (0xf7a3f47eUL)
#define RST9569_LATCH_PHY_FTILE_RDY (0xf189f59cUL)
#define RST9569_LATCH_PHY_FTILE_RST_DONE (0x237710edUL)
#define RST9569_RST (0x7cda32a2UL)
#define RST9569_RST_DDR4 (0x215e3dadUL)
#define RST9569_RST_PHY_FTILE (0xd633010bUL)
#define RST9569_RST_SYS (0x74a18159UL)
#define RST9569_STAT (0xce6f562UL)
#define RST9569_STAT_DDR4_CALIB_COMPLETE (0x80a181a3UL)
#define RST9569_STAT_PHY_FTILE_RDY (0x5bf72501UL)
#define RST9569_STAT_PHY_FTILE_RST_DONE (0x26325becUL)

#endif  /* _NTHW_FPGA_REG_DEFS_RST9569_ */

/*
 * Auto-generated file - do *NOT* edit
 */
