<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: Member List</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.6 -->
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">AArch64InstrInfo</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">llvm::AArch64InstrInfo Member List</div>  </div>
</div><!--header-->
<div class="contents">

<p>This is the complete list of members for <a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a>, including all inherited members.</p>
<table class="directory">
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a685d0f817c9260ea16202a9964652fe6">AArch64InstrInfo</a>(const AArch64Subtarget &amp;STI)</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"><span class="mlabel">explicit</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#af9fad16e550d3b46d22d362551acbaba">AnalyzeBranch</a>(MachineBasicBlock &amp;MBB, MachineBasicBlock *&amp;TBB, MachineBasicBlock *&amp;FBB, SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond, bool AllowModify=false) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a0597535945ce9cc3dfc2e5521bac9c7a">analyzeCompare</a>(const MachineInstr *MI, unsigned &amp;SrcReg, unsigned &amp;SrcReg2, int &amp;CmpMask, int &amp;CmpValue) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#abafe38aa50f2070b98e1e1f454c548c9">areMemAccessesTriviallyDisjoint</a>(MachineInstr *MIa, MachineInstr *MIb, AliasAnalysis *AA=nullptr) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a21a60fc00d8c66b002303c117cd20d2f">canInsertSelect</a>(const MachineBasicBlock &amp;, const SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond, unsigned, unsigned, int &amp;, int &amp;, int &amp;) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#aa5a5c8c61c3951ef17b8523ab807d6b3">copyPhysReg</a>(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I, DebugLoc DL, unsigned DestReg, unsigned SrcReg, bool KillSrc) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a446a9875c3af4bddf2363ad9e8399a74">copyPhysRegTuple</a>(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I, DebugLoc DL, unsigned DestReg, unsigned SrcReg, bool KillSrc, unsigned Opcode, llvm::ArrayRef&lt; unsigned &gt; Indices) const </td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#abf9bbadc1e4a43485fdfb2eb86bd17de">emitFrameIndexDebugValue</a>(MachineFunction &amp;MF, int FrameIx, uint64_t Offset, const MDNode *Var, const MDNode *Expr, DebugLoc DL) const </td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#ae45814195b3661c17ca83304175945bc">enableClusterLoads</a>() const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a97bb341d5f0b88f78f2c58502216f88c">expandPostRAPseudo</a>(MachineBasicBlock::iterator MI) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a1cfca5ec5e284ed930cc52f84f24e04b">foldMemoryOperandImpl</a>(MachineFunction &amp;MF, MachineInstr *MI, const SmallVectorImpl&lt; unsigned &gt; &amp;Ops, int FrameIndex) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a727bf6d7f4d07baee4f027945784d1de">genAlternativeCodeSequence</a>(MachineInstr &amp;Root, MachineCombinerPattern::MC_PATTERN P, SmallVectorImpl&lt; MachineInstr * &gt; &amp;InsInstrs, SmallVectorImpl&lt; MachineInstr * &gt; &amp;DelInstrs, DenseMap&lt; unsigned, unsigned &gt; &amp;InstrIdxForVirtReg) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a9aaa0989a6e1fd22d7c7498870d68176">GetInstSizeInBytes</a>(const MachineInstr *MI) const </td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a4541b31896f3918c5aeb046b1f381219">getLdStBaseRegImmOfs</a>(MachineInstr *LdSt, unsigned &amp;BaseReg, unsigned &amp;Offset, const TargetRegisterInfo *TRI) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a8b7cf56681be34ff7c58573437c94d7a">getLdStBaseRegImmOfsWidth</a>(MachineInstr *LdSt, unsigned &amp;BaseReg, int &amp;Offset, int &amp;Width, const TargetRegisterInfo *TRI) const </td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#aa63b0c318f4f450c6d1b2afd2baf9b62">getNoopForMachoTarget</a>(MCInst &amp;NopInst) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a86cad6dedd8a572fdd884bab185feb28">getRegisterInfo</a>() const </td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a85b0ef42278ef735b4b12b78dbb16a6c">hasExtendedReg</a>(const MachineInstr *MI) const </td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a7df7e8384a27e295e73ba91293f88d16">hasPattern</a>(MachineInstr &amp;Root, SmallVectorImpl&lt; MachineCombinerPattern::MC_PATTERN &gt; &amp;Pattern) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#ab8248563c031922c1b58bdd0ab6cccfe">hasShiftedReg</a>(const MachineInstr *MI) const </td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a548220c32da884c031d20b057892dd3b">InsertBranch</a>(MachineBasicBlock &amp;MBB, MachineBasicBlock *TBB, MachineBasicBlock *FBB, const SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond, DebugLoc DL) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a7d98cc1c99e7496d06d2b7e8c36be9fa">insertSelect</a>(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, DebugLoc DL, unsigned DstReg, const SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond, unsigned TrueReg, unsigned FalseReg) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a79dc3d22a89df5c049ddc74c313260fa">isAsCheapAsAMove</a>(const MachineInstr *MI) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a3f27d3892d89ca416f664d02e209605c">isCoalescableExtInstr</a>(const MachineInstr &amp;MI, unsigned &amp;SrcReg, unsigned &amp;DstReg, unsigned &amp;SubIdx) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a0e99e6ece044389765d7b010b9576239">isFPRCopy</a>(const MachineInstr *MI) const </td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a011ddc6ad000d4923c9af82eb372c851">isGPRCopy</a>(const MachineInstr *MI) const </td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a74b7eb96ef5d495c7954686c64000e53">isGPRZero</a>(const MachineInstr *MI) const </td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a43ff4c809ca5eded566bb5141073bb39">isLdStPairSuppressed</a>(const MachineInstr *MI) const </td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a08388b85d6463d866d70824e51e9c1d3">isLoadFromStackSlot</a>(const MachineInstr *MI, int &amp;FrameIndex) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a865eb97779d7161c9213ada0450eff2f">isScaledAddr</a>(const MachineInstr *MI) const </td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a05975eb25a44706ef3957fb8ac92016b">isStoreToStackSlot</a>(const MachineInstr *MI, int &amp;FrameIndex) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a783649795e22d8f4318137834040398f">loadRegFromStackSlot</a>(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MBBI, unsigned DestReg, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a04b2438955e9c4c568f568ef51abff1d">optimizeCompareInstr</a>(MachineInstr *CmpInstr, unsigned SrcReg, unsigned SrcReg2, int CmpMask, int CmpValue, const MachineRegisterInfo *MRI) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#aecec2bd8f0239eceab68efcb45ab58da">optimizeCondBranch</a>(MachineInstr *MI) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a8879780e1eaa49bb34869c29532f7dcf">RemoveBranch</a>(MachineBasicBlock &amp;MBB) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a087affff86352a84d4efd0a537f77848">ReverseBranchCondition</a>(SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#ae5e8ae92ede40eafb2fe777f0157ffd6">shouldClusterLoads</a>(MachineInstr *FirstLdSt, MachineInstr *SecondLdSt, unsigned NumLoads) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a3641417a6e0f8bd3c1f4113247c2d6e8">shouldScheduleAdjacent</a>(MachineInstr *First, MachineInstr *Second) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a5345b53b58d2462c6986d22e7d7f4686">storeRegToStackSlot</a>(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MBBI, unsigned SrcReg, bool isKill, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a8b4f8a56baf7486c49303d0074deee75">suppressLdStPair</a>(MachineInstr *MI) const </td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a74804e3c6e291fe90c0cb697632dcf0e">useMachineCombiner</a>() const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
</table></div><!-- contents -->
<hr>
<p class="footer">
Generated on Tue Dec 8 2015 01:09:47 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.6</a><br>
Copyright &copy; 2003-2014 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
