<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RISCO multiciclo: Código-Fonte de include/TopLevel.h</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">RISCO multiciclo
   </div>
   <div id="projectbrief">Implementação de um processador multiciclo</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Gerado por Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Busca');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Busca');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">TopLevel.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="TopLevel_8h.html">Vá para a documentação desse arquivo.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="preprocessor">#ifndef TOPLEVEL_H</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="preprocessor">#define TOPLEVEL_H</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160; </div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="preprocessor">#include &lt;systemc.h&gt;</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ULA_8h.html">ULA.h</a>&quot;</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RAM_8h.html">RAM.h</a>&quot;</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="B__Reg_8h.html">B_Reg.h</a>&quot;</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="preprocessor">#include &quot;Two_lshift.h&quot;</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="testBench_8h.html">testBench.h</a>&quot;</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RegWithW_8h.html">RegWithW.h</a>&quot;</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="P__C_8h.html">P_C.h</a>&quot;</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Reg_8h.html">Reg.h</a>&quot;</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160; </div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;SC_MODULE(TopLevel){</div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160; </div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;    sc_in&lt; sc_bv&lt;32&gt; &gt; instDireta;</div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;    sc_in&lt;bool&gt; clk, reset, valid;</div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;    sc_out&lt; sc_bv&lt;32&gt; &gt; saidaUlaDireta, saidaRegUlaDireta;</div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160; </div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;    sc_out&lt; bool &gt; PCwCond, PCw, IorD, MemRead, MemWrite, IRWrite, RegDst, MemtoReg, RegWrite, SrcA;</div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;    sc_out&lt; sc_bv&lt;2&gt; &gt; SrcB, PCSrc;</div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;    sc_out&lt; sc_bv&lt;3&gt; &gt; ULAOp;</div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160; </div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;    RegWithW *pc0;</div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;    RAM *mem0;</div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;    RegWithW *instReg0;</div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;    Reg *regMemData0;</div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;    B_Reg *regBank0;</div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;    Reg *A0;</div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;    Reg *B0;</div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;    ULA *ula0;</div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;    Reg *ulaResult0;</div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;    P_C *controle0;</div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160; </div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;    <span class="comment">// Sinais do PC</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;    sc_signal&lt; sc_bv&lt;32&gt; &gt; inPc_sig;</div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;    sc_signal&lt; bool &gt; wPc_sig;</div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;    sc_signal&lt; sc_bv&lt;32&gt; &gt; outPc_sig;</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160; </div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;    <span class="comment">//Sinais da memória</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;    sc_signal&lt; sc_bv&lt;32&gt; &gt; memAddress_sig;</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;    sc_signal&lt; sc_bv&lt;32&gt; &gt; memDataIn_sig;</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;    sc_signal&lt; bool &gt; memWrite_sig;</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;    sc_signal&lt; bool &gt; memRead_sig;</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;    sc_signal&lt; sc_bv&lt;32&gt; &gt; memDataOut_sig;</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160; </div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;    <span class="comment">//Sinais do registrador de instruções</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;    sc_signal&lt; sc_bv&lt;32&gt; &gt; instIn_sig;</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;    sc_signal&lt; bool &gt; IRWrite_sig;</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;    sc_signal&lt; sc_bv&lt;32&gt; &gt; instOut_sig;</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160; </div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;    <span class="comment">//Sinais do registrador de dados da MEM</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;    sc_signal&lt; sc_bv&lt;32&gt; &gt; regDataIn_sig;</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;    sc_signal&lt; sc_bv&lt;32&gt; &gt; regDataOut_sig;</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160; </div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;    <span class="comment">//Sinais do banco de registradores</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;    sc_signal&lt; sc_bv&lt;5&gt; &gt; regsAddressA_sig;</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;    sc_signal&lt; sc_bv&lt;5&gt; &gt; regsAddressB_sig;</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;    sc_signal&lt; sc_bv&lt;5&gt; &gt; regsAddressData_sig;</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;    sc_signal&lt; sc_bv&lt;32&gt; &gt; regsDataIn_sig;</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;    sc_signal&lt; bool &gt; regsWrite_sig;</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;    sc_signal&lt; sc_bv&lt;32&gt; &gt; regsDataA_sig;</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;    sc_signal&lt; sc_bv&lt;32&gt; &gt; regsDataB_sig;</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160; </div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;    <span class="comment">//Sinais do resgistrador da entrada A da ULA</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;    sc_signal&lt; sc_bv&lt;32&gt; &gt; regAIn_sig;</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;    sc_signal&lt; sc_bv&lt;32&gt; &gt; regAOut_sig;</div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160; </div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;    <span class="comment">//Sinais do resgistrador da entrada B da ULA</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;    sc_signal&lt; sc_bv&lt;32&gt; &gt; regBIn_sig;</div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;    sc_signal&lt; sc_bv&lt;32&gt; &gt; regBOut_sig;</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160; </div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;    <span class="comment">//Sinais da ULA</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;    sc_signal&lt; sc_bv&lt;32&gt; &gt; AulaIn_sig;</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;    sc_signal&lt; sc_bv&lt;32&gt; &gt; BulaIn_sig;</div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;    sc_signal&lt; sc_bv&lt;3&gt; &gt; ULAOp_sig;</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;    sc_signal&lt; bool &gt; z_sig;</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;    sc_signal&lt; sc_bv&lt;32&gt; &gt; ulaResult_sig;</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160; </div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;    <span class="comment">//Sinais do registrador do resultador da ULA</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;    sc_signal&lt; sc_bv&lt;32&gt; &gt; ulaResultIn_sig;</div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;    sc_signal&lt; sc_bv&lt;32&gt; &gt; ulaResultOut_sig;</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160; </div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;    <span class="comment">//Sinais da Parte de Controle</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;    sc_signal&lt; sc_bv&lt;6&gt; &gt; op_sig;</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;    sc_signal&lt; bool &gt; PCwCond_sig, PCw_sig, IorD_sig, RegDst_sig, MemtoReg_sig, RegWrite_sig, SrcA_sig;</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;    sc_signal&lt; sc_bv&lt;2&gt; &gt; SrcB_sig, PCSrc_sig;</div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;        <span class="comment">//sc_signal&lt; bool &gt; MemRead, MemWrite, IRWrite;</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;        <span class="comment">//sc_signal&lt; sc_bv&lt;3&gt; &gt; ULAOp;</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160; </div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;    sc_signal&lt; bool &gt; clk_sig, reset_sig, valid_sig;</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160; </div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;    <span class="keywordtype">void</span> tpProcess();</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160; </div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;    SC_CTOR(TopLevel){</div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160; </div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;        <span class="comment">//Conexões da Parte de Controle</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;        controle0 = <span class="keyword">new</span> P_C(<span class="stringliteral">&quot;controle0&quot;</span>);</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;        controle0-&gt;op(op_sig);</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;        controle0-&gt;PCwCond(PCwCond_sig);</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;        controle0-&gt;PCw(PCw_sig);</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;        controle0-&gt;IorD(IorD_sig);</div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;        controle0-&gt;MemRead(memRead_sig);</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;        controle0-&gt;MemWrite(memWrite_sig);</div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;        controle0-&gt;IRWrite(IRWrite_sig);</div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;        controle0-&gt;RegDst(RegDst_sig);</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;        controle0-&gt;MemtoReg(MemtoReg_sig);</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;        controle0-&gt;RegWrite(RegWrite_sig);</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;        controle0-&gt;SrcA(SrcA_sig);</div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;        controle0-&gt;SrcB(SrcB_sig);</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;        controle0-&gt;PCSrc(PCSrc_sig);</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;        controle0-&gt;ULAOp(ULAOp_sig);</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;        controle0-&gt;reset(reset_sig);</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;        controle0-&gt;valid(valid_sig);</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;        controle0-&gt;clk(clk_sig);</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160; </div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;        <span class="comment">//Conexões do Contador de Programa</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;        pc0 = <span class="keyword">new</span> RegWithW(<span class="stringliteral">&quot;pc0&quot;</span>);</div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;        pc0-&gt;Iin(inPc_sig);</div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;        pc0-&gt;w(wPc_sig);</div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;        pc0-&gt;Iout(outPc_sig);</div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;        pc0-&gt;reset(reset_sig);</div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;        pc0-&gt;clk(clk_sig);</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160; </div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;        <span class="comment">//Conexões da Memória</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;        mem0 = <span class="keyword">new</span> RAM(<span class="stringliteral">&quot;mem0&quot;</span>);</div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;        mem0-&gt;address(memAddress_sig);</div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;        mem0-&gt;data_in(memDataIn_sig);</div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;        mem0-&gt;data_out(memDataOut_sig);</div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;        mem0-&gt;MemW(memWrite_sig);</div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;        mem0-&gt;MemR(memRead_sig);</div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;        mem0-&gt;clk(clk_sig);</div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160; </div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;        <span class="comment">//Conexões do registrador de instruções</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;        instReg0 = <span class="keyword">new</span> RegWithW(<span class="stringliteral">&quot;instReg0&quot;</span>);</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;        instReg0-&gt;Iin(instIn_sig);</div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;        instReg0-&gt;w(IRWrite_sig);</div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;        instReg0-&gt;Iout(instOut_sig);</div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;        instReg0-&gt;reset(reset_sig);</div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;        instReg0-&gt;clk(clk_sig);</div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160; </div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;        <span class="comment">//Conexões do registrador de dados da MEM</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;        regMemData0 = <span class="keyword">new</span> Reg(<span class="stringliteral">&quot;regMemData0&quot;</span>);</div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;        regMemData0-&gt;Din(regDataIn_sig);</div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;        regMemData0-&gt;Dout(regDataOut_sig);</div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;        regMemData0-&gt;reset(reset_sig);</div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;        regMemData0-&gt;clk(clk_sig);</div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160; </div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;        <span class="comment">//Conexões do banco de registradores</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;        regBank0 = <span class="keyword">new</span> B_Reg(<span class="stringliteral">&quot;regBank0&quot;</span>);</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;        regBank0-&gt;address_A(regsAddressA_sig);</div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;        regBank0-&gt;address_B(regsAddressB_sig);</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;        regBank0-&gt;address_data(regsAddressData_sig);</div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;        regBank0-&gt;data_in(regsDataIn_sig);</div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;        regBank0-&gt;wReg(regsWrite_sig);</div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;        regBank0-&gt;data_A(regsDataA_sig);</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;        regBank0-&gt;data_B(regsDataB_sig);</div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;        regBank0-&gt;clk(clk_sig);</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160; </div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;        <span class="comment">//Conexões do resgistrador da entrada A da ULA</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;        A0 = <span class="keyword">new</span> Reg(<span class="stringliteral">&quot;A0&quot;</span>);</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;        A0-&gt;Din(regAIn_sig);</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;        A0-&gt;Dout(regAOut_sig);</div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;        A0-&gt;reset(reset_sig);</div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;        A0-&gt;clk(clk_sig);</div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160; </div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;        <span class="comment">//Conexões do resgistrador da entrada B da ULA</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;        B0 = <span class="keyword">new</span> Reg(<span class="stringliteral">&quot;B0&quot;</span>);</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;        B0-&gt;Din(regBIn_sig);</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;        B0-&gt;Dout(regBOut_sig);</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;        B0-&gt;reset(reset_sig);</div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;        B0-&gt;clk(clk_sig);</div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160; </div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;        <span class="comment">//Conexões da ULA</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;        ula0 = <span class="keyword">new</span> ULA(<span class="stringliteral">&quot;ula0&quot;</span>);</div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;        ula0-&gt;A(AulaIn_sig);</div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;        ula0-&gt;B(BulaIn_sig);</div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;        ula0-&gt;opSel(ULAOp_sig);</div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;        ula0-&gt;result(ulaResult_sig);</div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;        ula0-&gt;z(z_sig);</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160; </div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;        <span class="comment">//Conexões do registrador do resultado da ULA</span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;        ulaResult0 = <span class="keyword">new</span> Reg(<span class="stringliteral">&quot;ulaResult0&quot;</span>);</div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;        ulaResult0-&gt;Din(ulaResultIn_sig);</div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;        ulaResult0-&gt;Dout(ulaResultOut_sig);</div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;        ulaResult0-&gt;reset(reset_sig);</div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;        ulaResult0-&gt;clk(clk_sig);</div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160; </div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;        SC_CTHREAD(tpProcess, clk.pos());</div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;        <span class="comment">//sensitive &lt;&lt; clk.pos();</span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;    }</div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160; </div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;    ~TopLevel();</div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160; </div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;};</div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160; </div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor">#endif</span></div>
</div><!-- fragment --></div><!-- contents -->
<div class="ttc" id="atestBench_8h_html"><div class="ttname"><a href="testBench_8h.html">testBench.h</a></div><div class="ttdoc">Módulo de Testes.</div></div>
<div class="ttc" id="aRAM_8h_html"><div class="ttname"><a href="RAM_8h.html">RAM.h</a></div><div class="ttdoc">Implementação de uma Memória.</div></div>
<div class="ttc" id="aULA_8h_html"><div class="ttname"><a href="ULA_8h.html">ULA.h</a></div><div class="ttdoc">Unidade Lógico/Aritmética.</div></div>
<div class="ttc" id="aRegWithW_8h_html"><div class="ttname"><a href="RegWithW_8h.html">RegWithW.h</a></div><div class="ttdoc">Implementação de um registrador com sinal para escrita.</div></div>
<div class="ttc" id="aReg_8h_html"><div class="ttname"><a href="Reg_8h.html">Reg.h</a></div><div class="ttdoc">Implementação de um registrador sem sinal para escrita.</div></div>
<div class="ttc" id="aP__C_8h_html"><div class="ttname"><a href="P__C_8h.html">P_C.h</a></div><div class="ttdoc">Implementação da Parte de Controle.</div></div>
<div class="ttc" id="aB__Reg_8h_html"><div class="ttname"><a href="B__Reg_8h.html">B_Reg.h</a></div><div class="ttdoc">Banco de Registradores.</div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Gerado por &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
