
---------- Begin Simulation Statistics ----------
final_tick                                85403020500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 448964                       # Simulator instruction rate (inst/s)
host_mem_usage                                 681240                       # Number of bytes of host memory used
host_op_rate                                   449846                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   222.74                       # Real time elapsed on the host
host_tick_rate                              383428781                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.085403                       # Number of seconds simulated
sim_ticks                                 85403020500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.616275                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2096295                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2104370                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81377                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3728657                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                301                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1022                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              721                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4479083                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65364                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          163                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.708060                       # CPI: cycles per instruction
system.cpu.discardedOps                        190814                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42615152                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43408421                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11002340                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        37969343                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.585459                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        170806041                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       132836698                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        57904                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        132262                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          892                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1111458                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          179                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2223103                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            180                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  85403020500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              19373                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        40236                       # Transaction distribution
system.membus.trans_dist::CleanEvict            17661                       # Transaction distribution
system.membus.trans_dist::ReadExReq             54992                       # Transaction distribution
system.membus.trans_dist::ReadExResp            54992                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         19373                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       206627                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 206627                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     29337856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                29337856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             74365                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   74365    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               74365                       # Request fanout histogram
system.membus.respLayer1.occupancy         1292742250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           798073500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.9                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  85403020500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            663782                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1128637                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          322                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           40576                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           447863                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          447862                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           444                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       663338                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1210                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      3333537                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3334747                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       196096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    563097856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              563293952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           58077                       # Total snoops (count)
system.tol2bus.snoopTraffic                  10300416                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1169722                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000917                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.030302                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1168650     99.91%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1071      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1169722                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5466443500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        5000402994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1998000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  85403020500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  151                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data              1037123                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1037274                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 151                       # number of overall hits
system.l2.overall_hits::.cpu.data             1037123                       # number of overall hits
system.l2.overall_hits::total                 1037274                       # number of overall hits
system.l2.demand_misses::.cpu.inst                293                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              74078                       # number of demand (read+write) misses
system.l2.demand_misses::total                  74371                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               293                       # number of overall misses
system.l2.overall_misses::.cpu.data             74078                       # number of overall misses
system.l2.overall_misses::total                 74371                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     28363500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   8775639000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       8804002500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     28363500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   8775639000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      8804002500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              444                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1111201                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1111645                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             444                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1111201                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1111645                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.659910                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.066665                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.066902                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.659910                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.066665                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.066902                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 96803.754266                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 118464.847863                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 118379.509486                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 96803.754266                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 118464.847863                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 118379.509486                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               40236                       # number of writebacks
system.l2.writebacks::total                     40236                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           293                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         74072                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             74365                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          293                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        74072                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            74365                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     25433500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   8034496500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   8059930000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     25433500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   8034496500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   8059930000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.659910                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.066659                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.066896                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.659910                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.066659                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.066896                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 86803.754266                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 108468.739875                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 108383.379278                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 86803.754266                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 108468.739875                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 108383.379278                       # average overall mshr miss latency
system.l2.replacements                          58077                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1088401                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1088401                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1088401                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1088401                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          305                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              305                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          305                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          305                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            392871                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                392871                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           54992                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               54992                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   6868170500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    6868170500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        447863                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            447863                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.122788                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.122788                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 124893.993672                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 124893.993672                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        54992                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          54992                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   6318250500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6318250500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.122788                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.122788                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 114893.993672                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 114893.993672                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            151                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                151                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          293                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              293                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     28363500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     28363500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          444                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            444                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.659910                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.659910                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 96803.754266                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 96803.754266                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          293                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          293                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     25433500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     25433500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.659910                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.659910                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 86803.754266                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 86803.754266                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        644252                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            644252                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        19086                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           19086                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   1907468500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1907468500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       663338                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        663338                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.028773                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.028773                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 99940.715708                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99940.715708                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        19080                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        19080                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1716246000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1716246000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.028764                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.028764                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data        89950                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total        89950                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  85403020500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 15878.707604                       # Cycle average of tags in use
system.l2.tags.total_refs                     2222205                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     74461                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     29.843878                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      41.634411                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        54.021314                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     15783.051879                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002541                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003297                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.963321                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.969159                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          842                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        15539                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  17852149                       # Number of tag accesses
system.l2.tags.data_accesses                 17852149                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  85403020500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          75008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       18962432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           19037440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        75008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         75008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     10300416                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        10300416                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             293                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           74072                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               74365                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        40236                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              40236                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            878283                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         222034676                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             222912959                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       878283                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           878283                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      120609505                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            120609505                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      120609505                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           878283                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        222034676                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            343522464                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    160944.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1172.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    296257.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.009025722500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         9854                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         9854                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              412453                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             151346                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       74365                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      40236                       # Number of write requests accepted
system.mem_ctrls.readBursts                    297460                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   160944                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     31                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             18912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             18816                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             18764                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             18480                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             18584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             18556                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             18472                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             18588                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             18496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             18496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            18676                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            18648                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            18612                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            18357                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            18368                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            18604                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             10112                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             10124                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             10184                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             10160                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             10104                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             10076                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             10052                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             10116                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10028                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              9984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             9984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             9988                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9980                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10001                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9992                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            10032                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.68                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  11531976000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1487145000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             17108769750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     38772.20                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                57522.20                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   267430                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  144812                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.91                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.98                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                297460                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               160944                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   58723                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   58817                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   58978                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   60067                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   15632                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   15537                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   15376                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   14287                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   9859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  10640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  12156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  13446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  12980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  12581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  10248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   8063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   6450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        46104                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    636.260281                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   526.930824                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   342.535609                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          684      1.48%      1.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          847      1.84%      3.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        14918     32.36%     35.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1378      2.99%     38.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         6148     13.34%     52.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1003      2.18%     54.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3161      6.86%     61.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          524      1.14%     62.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        17441     37.83%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        46104                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         9854                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.182768                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.860463                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    177.799599                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         9852     99.98%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-17407            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          9854                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         9854                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.330120                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.295912                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.132235                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             9053     91.87%     91.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                8      0.08%     91.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               26      0.26%     92.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               15      0.15%     92.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              659      6.69%     99.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               73      0.74%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.02%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                9      0.09%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                9      0.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          9854                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               19035456                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1984                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                10298688                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                19037440                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             10300416                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       222.89                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       120.59                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    222.91                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    120.61                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.68                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.74                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.94                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   85215434000                       # Total gap between requests
system.mem_ctrls.avgGap                     743583.69                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        75008                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     18960448                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     10298688                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 878282.753477085731                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 222011445.133840441704                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 120589271.195624753833                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1172                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       296288                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       160944                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     44586000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  17064183750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1960301515000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     38042.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     57593.23                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  12180022.34                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    89.94                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            163598820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             86954835                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1058554980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          417542580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6741371520.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      11777967570                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      22876471680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        43122461985                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        504.929003                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  59319546500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2851680000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  23231794000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            165583740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             88009845                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1065088080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          422444160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6741371520.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      11683186260                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      22956287520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        43121971125                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        504.923255                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  59526482250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2851680000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  23024858250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     85403020500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  85403020500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      7019808                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          7019808                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      7019808                       # number of overall hits
system.cpu.icache.overall_hits::total         7019808                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          444                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            444                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          444                       # number of overall misses
system.cpu.icache.overall_misses::total           444                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     31395000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     31395000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     31395000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     31395000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      7020252                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      7020252                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      7020252                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      7020252                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000063                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000063                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000063                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000063                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 70709.459459                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 70709.459459                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 70709.459459                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 70709.459459                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          322                       # number of writebacks
system.cpu.icache.writebacks::total               322                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          444                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          444                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          444                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          444                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     30951000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     30951000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     30951000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     30951000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000063                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000063                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000063                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000063                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 69709.459459                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 69709.459459                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 69709.459459                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 69709.459459                       # average overall mshr miss latency
system.cpu.icache.replacements                    322                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      7019808                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         7019808                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          444                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           444                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     31395000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     31395000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      7020252                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      7020252                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000063                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000063                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 70709.459459                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 70709.459459                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          444                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          444                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     30951000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     30951000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000063                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000063                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 69709.459459                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 69709.459459                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  85403020500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           112.600314                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             7020252                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               444                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          15811.378378                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            102500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   112.600314                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.879690                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.879690                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          122                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           98                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          14040948                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         14040948                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  85403020500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  85403020500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  85403020500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     50922073                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         50922073                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     50923225                       # number of overall hits
system.cpu.dcache.overall_hits::total        50923225                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1128384                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1128384                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1135653                       # number of overall misses
system.cpu.dcache.overall_misses::total       1135653                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  24354143000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  24354143000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  24354143000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  24354143000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52050457                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52050457                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52058878                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52058878                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.021679                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.021679                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.021815                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.021815                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 21583.204831                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 21583.204831                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 21445.056721                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 21445.056721                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1088401                       # number of writebacks
system.cpu.dcache.writebacks::total           1088401                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        19208                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        19208                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        19208                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        19208                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1109176                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1109176                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1111201                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1111201                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  21640791000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  21640791000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  21820961000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  21820961000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.021310                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.021310                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.021345                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.021345                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 19510.691721                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 19510.691721                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 19637.276244                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 19637.276244                       # average overall mshr miss latency
system.cpu.dcache.replacements                1111136                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40436949                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40436949                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       663422                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        663422                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  10780189000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10780189000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41100371                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41100371                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.016142                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.016142                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 16249.369180                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 16249.369180                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2109                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2109                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       661313                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       661313                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   9966907500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   9966907500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.016090                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.016090                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 15071.392064                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 15071.392064                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10485124                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10485124                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       464962                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       464962                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  13573954000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  13573954000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950086                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950086                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.042462                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.042462                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 29193.684645                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 29193.684645                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        17099                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        17099                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       447863                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       447863                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  11673883500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  11673883500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.040900                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.040900                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 26065.746668                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 26065.746668                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         1152                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          1152                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7269                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7269                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8421                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8421                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.863199                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.863199                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         2025                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         2025                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    180170000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    180170000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.240470                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.240470                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 88972.839506                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 88972.839506                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  85403020500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            63.821031                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52034501                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1111200                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             46.827305                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            210500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    63.821031                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997204                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997204                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         209347016                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        209347016                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  85403020500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  85403020500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
