

Microchip Technology PIC18 Macro Assembler V1.45 build -152302408 
                                                                                                           Fri Feb  7 09:08:58 2020


     1                           
     2                           	; Microchip MPLAB XC8 C Compiler V1.45
     3                           	; Copyright (C) 1984-2017 HI-TECH Software
     4                           
     5                           	; Auto-generated runtime startup code for final link stage.
     6                           
     7                           	;
     8                           	; Compiler options:
     9                           	;
    10                           	; @LC-meter-18f252-debug.xc8
    11                           	;
    12                           
    13                           
    14                           	processor	18F252
    15                           
    16                           	GLOBAL	_main,start
    17                           	FNROOT	_main
    18                           
    19  0000                     
    20                           	psect	config,class=CONFIG,delta=1,noexec
    21                           	psect	idloc,class=IDLOC,delta=1,noexec
    22                           	psect	const,class=CONST,delta=1,reloc=2,noexec
    23                           	psect	smallconst,class=SMALLCONST,delta=1,reloc=2,noexec
    24                           	psect	mediumconst,class=MEDIUMCONST,delta=1,reloc=2,noexec
    25                           	psect	rbss,class=COMRAM,space=1,noexec
    26                           	psect	bss,class=RAM,space=1,noexec
    27                           	psect	rdata,class=COMRAM,space=1,noexec
    28                           	psect	irdata,class=CODE,space=0,reloc=2,noexec
    29                           	psect	bss,class=RAM,space=1,noexec
    30                           	psect	data,class=RAM,space=1,noexec
    31                           	psect	idata,class=CODE,space=0,reloc=2,noexec
    32                           	psect	nvrram,class=COMRAM,space=1,noexec
    33                           	psect	nvbit,class=COMRAM,bit,space=1,noexec
    34                           	psect	temp,ovrld,class=COMRAM,space=1,noexec
    35                           	psect	struct,ovrld,class=COMRAM,space=1,noexec
    36                           	psect	rbit,class=COMRAM,bit,space=1,noexec
    37                           	psect	bigbss,class=BIGRAM,space=1,noexec
    38                           	psect	bigdata,class=BIGRAM,space=1,noexec
    39                           	psect	ibigdata,class=CODE,space=0,reloc=2,noexec
    40                           	psect	farbss,class=FARRAM,space=0,reloc=2,delta=1,noexec
    41                           	psect	nvFARRAM,class=FARRAM,space=0,reloc=2,delta=1,noexec
    42                           	psect	fardata,class=FARRAM,space=0,reloc=2,delta=1,noexec
    43                           	psect	ifardata,class=CODE,space=0,reloc=2,delta=1,noexec
    44                           
    45                           	psect	reset_vec,class=CODE,delta=1,reloc=2
    46                           	psect	powerup,class=CODE,delta=1,reloc=2
    47                           	psect	init,class=CODE,delta=1,reloc=2
    48                           	psect	text,class=CODE,delta=1,reloc=2
    49                           GLOBAL	intlevel0,intlevel1,intlevel2
    50                           intlevel0:
    51  002540                     intlevel1:
    52  002540                     intlevel2:
    53  002540                     GLOBAL	intlevel3
    54                           intlevel3:
    55  002540                     	psect	clrtext,class=CODE,delta=1,reloc=2
    56                           
    57                           	psect	intcode,class=CODE,delta=1,reloc=2
    58                           	psect	intcode_body,class=CODE,delta=1,reloc=2
    59                           	psect	intcodelo,class=CODE,delta=1,reloc=2
    60                           	psect	intret,class=CODE,delta=1,reloc=2
    61                           	psect	intentry,class=CODE,delta=1,reloc=2
    62                           	psect	intsave_regs,class=BIGRAM,space=1
    63                           
    64                           	psect	eeprom_data,class=EEDATA,delta=1,noexec
    65                           	psect	smallconst
    66                           	GLOBAL	__smallconst
    67                           __smallconst:
    68  000600                     	psect	mediumconst
    69                           	GLOBAL	__mediumconst
    70                           __mediumconst:
    71  000000                     wreg	EQU	0FE8h
    72  0000                     fsr0l	EQU	0FE9h
    73  0000                     fsr0h	EQU	0FEAh
    74  0000                     fsr1l	EQU	0FE1h
    75  0000                     fsr1h	EQU	0FE2h
    76  0000                     fsr2l	EQU	0FD9h
    77  0000                     fsr2h	EQU	0FDAh
    78  0000                     postinc0	EQU	0FEEh
    79  0000                     postdec0	EQU	0FEDh
    80  0000                     postinc1	EQU	0FE6h
    81  0000                     postdec1	EQU	0FE5h
    82  0000                     postinc2	EQU	0FDEh
    83  0000                     postdec2	EQU	0FDDh
    84  0000                     tblptrl	EQU	0FF6h
    85  0000                     tblptrh	EQU	0FF7h
    86  0000                     tblptru	EQU	0FF8h
    87  0000                     tablat		EQU	0FF5h
    88  0000                     
    89                           	PSECT	ramtop,class=RAM,noexec
    90                           	GLOBAL	__S1			; top of RAM usage
    91                           	GLOBAL	__ramtop
    92                           	GLOBAL	__LRAM,__HRAM
    93                           __ramtop:
    94  000600                     
    95                           	psect	reset_vec
    96                           reset_vec:
    97  000000                     	nop	; NOP inserted due to debugger requirements
    98  000000  F000               
    99                           	; No powerup routine
   100                           	global start
   101                           
   102                           ; jump to start
   103                           	goto start
   104  000002  EF4E  F000         	GLOBAL __accesstop
   105                           __accesstop EQU 128
   106  0000                     
   107                           ;Initialize the stack pointer (FSR1)
   108                           	global stacklo, stackhi
   109                           	stacklo	equ	0DCh
   110  0000                     	stackhi	equ	05EEh
   111  0000                     
   112                           
   113                           	psect	stack,class=STACK,space=2,noexec
   114                           	global ___sp,___inthi_sp,___intlo_sp
   115                           ___sp:
   116  000000                     ___inthi_sp:
   117  000000                     ___intlo_sp:
   118  000000                     
   119                           
   120                           
   121                           	psect	init
   122                           start:
   123  00009C                     	global start_initialization
   124                           	goto start_initialization	;jump to C runtime clear & initialization
   125  00009C  EFE6  F00F         
   126                           ; Padding undefined space
   127                           	psect	config,class=CONFIG,delta=1,noexec
   128                           		org 0x0
   129  300000                     		db 0xFF
   130  300000  FF                 
   131                           ; Config register CONFIG1H @ 0x300001
   132                           ;	Oscillator Selection bits
   133                           ;	OSC = HSPLL, HS oscillator with PLL enabled/Clock frequency = (4 x FOSC)
   134                           ;	Oscillator System Clock Switch Enable bit
   135                           ;	OSCS = OFF, Oscillator system clock switch option is disabled (main oscillator is source)
   136                           
   137                           	psect	config,class=CONFIG,delta=1,noexec
   138                           		org 0x1
   139  300001                     		db 0x26
   140  300001  26                 
   141                           ; Config register CONFIG2L @ 0x300002
   142                           ;	Power-up Timer Enable bit
   143                           ;	PWRT = ON, PWRT enabled
   144                           ;	Brown-out Reset Enable bit
   145                           ;	BOR = ON, Brown-out Reset enabled
   146                           ;	Brown-out Reset Voltage bits
   147                           ;	BORV = 27, VBOR set to 2.7V
   148                           
   149                           	psect	config,class=CONFIG,delta=1,noexec
   150                           		org 0x2
   151  300002                     		db 0xA
   152  300002  0A                 
   153                           ; Config register CONFIG2H @ 0x300003
   154                           ;	Watchdog Timer Enable bit
   155                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   156                           ;	Watchdog Timer Postscale Select bits
   157                           ;	WDTPS = 0x7, unprogrammed default
   158                           
   159                           	psect	config,class=CONFIG,delta=1,noexec
   160                           		org 0x3
   161  300003                     		db 0xE
   162  300003  0E                 
   163                           ; Padding undefined space
   164                           	psect	config,class=CONFIG,delta=1,noexec
   165                           		org 0x4
   166  300004                     		db 0xFF
   167  300004  FF                 
   168                           ; Config register CONFIG3H @ 0x300005
   169                           ;	CCP2 Mux bit
   170                           ;	CCP2MUX = ON, CCP2 input/output is multiplexed with RC1
   171                           
   172                           	psect	config,class=CONFIG,delta=1,noexec
   173                           		org 0x5
   174  300005                     		db 0x1
   175  300005  01                 
   176                           ; Config register CONFIG4L @ 0x300006
   177                           ;	Stack Full/Underflow Reset Enable bit
   178                           ;	STVR = OFF, Stack Full/Underflow will not cause RESET
   179                           ;	Low Voltage ICSP Enable bit
   180                           ;	LVP = OFF, Low Voltage ICSP disabled
   181                           ;	Background Debugger Enable bit
   182                           ;	DEBUG = 0x1, unprogrammed default
   183                           
   184                           	psect	config,class=CONFIG,delta=1,noexec
   185                           		org 0x6
   186  300006                     		db 0x80
   187  300006  80                 
   188                           ; Padding undefined space
   189                           	psect	config,class=CONFIG,delta=1,noexec
   190                           		org 0x7
   191  300007                     		db 0xFF
   192  300007  FF                 
   193                           ; Config register CONFIG5L @ 0x300008
   194                           ;	unspecified using default value
   195                           
   196                           	psect	config,class=CONFIG,delta=1,noexec
   197                           		org 0x8
   198  300008                     		db 0xF
   199  300008  0F                 
   200                           ; Config register CONFIG5H @ 0x300009
   201                           ;	Boot Block Code Protection bit
   202                           ;	CPB = 0x1, unprogrammed default
   203                           ;	Data EEPROM Code Protection bit
   204                           ;	CPD = OFF, Data EEPROM not code protected
   205                           
   206                           	psect	config,class=CONFIG,delta=1,noexec
   207                           		org 0x9
   208  300009                     		db 0xC0
   209  300009  C0                 
   210                           ; Config register CONFIG6L @ 0x30000A
   211                           ;	Write Protection bit
   212                           ;	WRT0 = OFF, Block 0 (000200-001FFFh) not write protected
   213                           ;	Write Protection bit
   214                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) not write protected
   215                           ;	Write Protection bit
   216                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) not write protected
   217                           ;	Write Protection bit
   218                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) not write protected
   219                           
   220                           	psect	config,class=CONFIG,delta=1,noexec
   221                           		org 0xA
   222  30000A                     		db 0xF
   223  30000A  0F                 
   224                           ; Config register CONFIG6H @ 0x30000B
   225                           ;	Configuration Register Write Protection bit
   226                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) not write protected
   227                           ;	Boot Block Write Protection bit
   228                           ;	WRTB = OFF, Boot Block (000000-0001FFh) not write protected
   229                           ;	Data EEPROM Write Protection bit
   230                           ;	WRTD = OFF, Data EEPROM not write protected
   231                           
   232                           	psect	config,class=CONFIG,delta=1,noexec
   233                           		org 0xB
   234  30000B                     		db 0xE0
   235  30000B  E0                 
   236                           ; Config register CONFIG7L @ 0x30000C
   237                           ;	Table Read Protection bit
   238                           ;	EBTR0 = OFF, Block 0 (000200-001FFFh) not protected from Table Reads executed in other blocks
   239                           ;	Table Read Protection bit
   240                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) not protected from Table Reads executed in other blocks
   241                           ;	Table Read Protection bit
   242                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) not protected from Table Reads executed in other blocks
   243                           ;	Table Read Protection bit
   244                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) not protected from Table Reads executed in other blocks
   245                           
   246                           	psect	config,class=CONFIG,delta=1,noexec
   247                           		org 0xC
   248  30000C                     		db 0xF
   249  30000C  0F                 
   250                           ; Config register CONFIG7H @ 0x30000D
   251                           ;	Boot Block Table Read Protection bit
   252                           ;	EBTRB = OFF, Boot Block (000000-0001FFh) not protected from Table Reads executed in other blocks
   253                           
   254                           	psect	config,class=CONFIG,delta=1,noexec
   255                           		org 0xD
   256  30000D                     		db 0x40
   257  30000D  40                 
   258                           
   259                           psect comram,class=COMRAM,space=1
   260                           psect abs1,class=ABS1,space=1
   261                           psect bigram,class=BIGRAM,space=1
   262                           psect ram,class=RAM,space=1
   263                           psect bank0,class=BANK0,space=1
   264                           psect bank1,class=BANK1,space=1
   265                           psect bank2,class=BANK2,space=1
   266                           psect bank3,class=BANK3,space=1
   267                           psect bank4,class=BANK4,space=1
   268                           psect bank5,class=BANK5,space=1
   269                           psect sfr,class=SFR,space=1
   270                           
   271                           
   272                           	end	start
   273  002540  FFFF               


Microchip Technology PIC18 Macro Assembler V1.45 build -152302408 
Symbol Table                                                                                               Fri Feb  7 09:08:58 2020

                                                        __S1 00DC  
                                                       ___sp 0000  
                                                       _main 12D8  
                                                       start 009C  
                                                      __HRAM 0000  
                                                      __LRAM 0001  
                                               __mediumconst 0000  
                                                     stackhi 0005EE  
                                                     stacklo 0000DC  
                                                 __accesstop 000080  
                                                 ___inthi_sp 0000  
                                                 ___intlo_sp 0000  
                                                    __ramtop 0600  
                                        start_initialization 1FCC  
                                                __smallconst 0600  
                                                   intlevel0 2540  
                                                   intlevel1 2540  
                                                   intlevel2 2540  
                                                   intlevel3 2540  
                                                   reset_vec 0000  
