Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o X:/TEOCOA/EXPR5/TEST_MAIN_isim_beh.exe -prj X:/TEOCOA/EXPR5/TEST_MAIN_beh.prj work.TEST_MAIN work.glbl 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "X:/TEOCOA/EXPR5/ipcore_dir/RAM_B.v" into library work
Analyzing Verilog file "X:/TEOCOA/EXPR5/MAIN.v" into library work
Analyzing Verilog file "X:/TEOCOA/EXPR5/TEST_MAIN.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "X:/TEOCOA/EXPR5/MAIN.v" Line 47: Size mismatch in connection of port <R_Data_B>. Formal port size is 32-bit while actual signal size is 1-bit.
Completed static elaboration
Fuse Memory Usage: 66820 KB
Fuse CPU Usage: 343 ms
Compiling module register
Compiling module ALU
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="spart...
Compiling module RAM_B
Compiling module MAIN
Compiling module TEST_MAIN
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 10 Verilog Units
Built simulation executable X:/TEOCOA/EXPR5/TEST_MAIN_isim_beh.exe
Fuse Memory Usage: 74056 KB
Fuse CPU Usage: 515 ms
