FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */

#ifndef __ASM_CSKY_MMU_CONTEXT_H
#define __ASM_CSKY_MMU_CONTEXT_H

#include <asm-generic/mm_hooks.h>
#include <asm/setup.h>
#include <asm/page.h>
#include <asm/cacheflush.h>
#include <asm/tlbflush.h>

#include <linux/errno.h>
#include <linux/sched.h>
#include <abi/ckmmu.h>

#define ASID_MASK		((1 << CONFIG_CPU_ASID_BITS) - 1)
#define cpu_asid(mm)		(atomic64_read(&mm->context.asid) & ASID_MASK)

#define init_new_context(tsk,mm)	({ atomic64_set(&(mm)->context.asid, 0); 0; })

void check_and_switch_context(struct mm_struct *mm, unsigned int cpu);

static inline void
switch_mm(struct mm_struct *prev, struct mm_struct *next,
	  struct task_struct *tsk)
{
	unsigned int cpu = smp_processor_id();

	if (prev != next)
		check_and_switch_context(next, cpu);

	setup_pgd(next->pgd, next->context.asid.counter);

	flush_icache_deferred(next);
}

#include <asm-generic/mmu_context.h>

#endif /* __ASM_CSKY_MMU_CONTEXT_H */
/* bench 7081.0.0 3b008c1ebe2b */
/* bench 7081.0.1 411a2801e983 */
/* bench 7081.0.2 fe1d4f49c8bf */
/* bench 7081.0.3 b3d82de081ed */
/* bench 7081.0.4 45b333aab560 */
/* bench 7081.0.5 ade2a6744cac */
/* bench 7081.0.6 56faecc86ccf */
/* bench 7081.0.7 7cc8e321c375 */
/* bench 7081.0.8 f5bb1a627716 */
/* bench 7081.0.9 b68484ac4e60 */
/* bench 7081.0.10 135f151c42de */
/* bench 7081.0.11 370026ac2c57 */
