sub r0, r1, r2, ror 31
add r1, r0, r2, lsl 31
mvn r3, r1
mvn r2, r3
