Analysis & Synthesis report for adc_teste
Thu Jul 03 13:19:44 2025
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |top|adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState
 11. State Machine - |top|adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state
 12. Registers Protected by Synthesis
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Registers Packed Into Inferred Megafunctions
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer
 19. Source assignments for adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer
 20. Source assignments for adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram
 21. Source assignments for adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated
 22. Source assignments for vga_teste:VGA_INST|altsyncram:display_buffer_rtl_0|altsyncram_fvd1:auto_generated
 23. Parameter Settings for User Entity Instance: adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0
 24. Parameter Settings for User Entity Instance: adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL
 25. Parameter Settings for User Entity Instance: adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|altpll:adc_pll
 26. Parameter Settings for User Entity Instance: adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core
 27. Parameter Settings for User Entity Instance: adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal
 28. Parameter Settings for User Entity Instance: adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm
 29. Parameter Settings for User Entity Instance: adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer
 30. Parameter Settings for User Entity Instance: adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer
 31. Parameter Settings for User Entity Instance: adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component
 32. Parameter Settings for User Entity Instance: adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst
 33. Parameter Settings for User Entity Instance: adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder
 34. Parameter Settings for User Entity Instance: adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance
 35. Parameter Settings for User Entity Instance: adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal
 36. Parameter Settings for User Entity Instance: adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl
 37. Parameter Settings for User Entity Instance: adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal
 38. Parameter Settings for User Entity Instance: adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram
 39. Parameter Settings for User Entity Instance: adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component
 40. Parameter Settings for Inferred Entity Instance: vga_teste:VGA_INST|altsyncram:display_buffer_rtl_0
 41. Parameter Settings for Inferred Entity Instance: vga_teste:VGA_INST|lpm_divide:Mod0
 42. Parameter Settings for Inferred Entity Instance: vga_teste:VGA_INST|lpm_divide:Mod1
 43. Parameter Settings for Inferred Entity Instance: vga_teste:VGA_INST|lpm_divide:Div0
 44. altpll Parameter Settings by Entity Instance
 45. scfifo Parameter Settings by Entity Instance
 46. altsyncram Parameter Settings by Entity Instance
 47. Port Connectivity Checks: "adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram"
 48. Port Connectivity Checks: "adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal"
 49. Port Connectivity Checks: "adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo"
 50. Port Connectivity Checks: "adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal"
 51. Port Connectivity Checks: "adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core"
 52. Port Connectivity Checks: "adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0"
 53. Port Connectivity Checks: "adc_teste:ADC_INST|adcteste:u0"
 54. Port Connectivity Checks: "adc_teste:ADC_INST"
 55. Post-Synthesis Netlist Statistics for Top Partition
 56. Elapsed Time Per Partition
 57. Analysis & Synthesis Messages
 58. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Jul 03 13:19:44 2025       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; adc_teste                                   ;
; Top-level Entity Name              ; top                                         ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 14,614                                      ;
;     Total combinational functions  ; 6,850                                       ;
;     Dedicated logic registers      ; 7,901                                       ;
; Total registers                    ; 7901                                        ;
; Total pins                         ; 36                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 8,448                                       ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C6GES   ;                    ;
; Top-level entity name                                            ; top                ; adc_teste          ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                           ;
+------------------------------------------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------------------+----------+
; File Name with User-Entered Path                                       ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                ; Library  ;
+------------------------------------------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------------------+----------+
; adcteste/synthesis/adcteste.vhd                                        ; yes             ; User VHDL File               ; C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/adcteste.vhd                                        ; adcteste ;
; adcteste/synthesis/submodules/altera_up_avalon_adv_adc.v               ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_up_avalon_adv_adc.v               ; adcteste ;
; adcteste/synthesis/submodules/altera_modular_adc_control.v             ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_control.v             ; adcteste ;
; adcteste/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v   ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v   ; adcteste ;
; adcteste/synthesis/submodules/altera_modular_adc_control_fsm.v         ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_control_fsm.v         ; adcteste ;
; adcteste/synthesis/submodules/altera_modular_adc_sample_store.v        ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_sample_store.v        ; adcteste ;
; adcteste/synthesis/submodules/altera_modular_adc_sample_store_ram.v    ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_sample_store_ram.v    ; adcteste ;
; adcteste/synthesis/submodules/altera_modular_adc_sequencer.v           ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_sequencer.v           ; adcteste ;
; adcteste/synthesis/submodules/altera_modular_adc_sequencer_csr.v       ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_sequencer_csr.v       ; adcteste ;
; adcteste/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v      ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v      ; adcteste ;
; adcteste/synthesis/submodules/chsel_code_converter_sw_to_hw.v          ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/chsel_code_converter_sw_to_hw.v          ; adcteste ;
; adcteste/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v       ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v       ; adcteste ;
; adcteste/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v ; adcteste ;
; adcteste/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v       ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v       ; adcteste ;
; adcteste/synthesis/submodules/adcteste_adc_mega_0.v                    ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/adcteste_adc_mega_0.v                    ; adcteste ;
; adc_teste.vhd                                                          ; yes             ; User VHDL File               ; C:/intelFPGA_lite/projetos/adc_teste/adc_teste.vhd                                                          ;          ;
; vga_teste.vhd                                                          ; yes             ; User VHDL File               ; C:/intelFPGA_lite/projetos/adc_teste/vga_teste.vhd                                                          ;          ;
; top.vhd                                                                ; yes             ; User VHDL File               ; C:/intelFPGA_lite/projetos/adc_teste/top.vhd                                                                ;          ;
; altpll.tdf                                                             ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf                                           ;          ;
; aglobal181.inc                                                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                       ;          ;
; stratix_pll.inc                                                        ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_pll.inc                                      ;          ;
; stratixii_pll.inc                                                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratixii_pll.inc                                    ;          ;
; cycloneii_pll.inc                                                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                    ;          ;
; db/max10_adc_pll_altpll.v                                              ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/projetos/adc_teste/db/max10_adc_pll_altpll.v                                              ;          ;
; altera_std_synchronizer.v                                              ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                            ;          ;
; scfifo.tdf                                                             ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf                                           ;          ;
; a_regfifo.inc                                                          ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_regfifo.inc                                        ;          ;
; a_dpfifo.inc                                                           ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_dpfifo.inc                                         ;          ;
; a_i2fifo.inc                                                           ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_i2fifo.inc                                         ;          ;
; a_fffifo.inc                                                           ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.inc                                         ;          ;
; a_f2fifo.inc                                                           ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_f2fifo.inc                                         ;          ;
; db/scfifo_ds61.tdf                                                     ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/projetos/adc_teste/db/scfifo_ds61.tdf                                                     ;          ;
; db/a_dpfifo_3o41.tdf                                                   ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/projetos/adc_teste/db/a_dpfifo_3o41.tdf                                                   ;          ;
; db/a_fefifo_c6e.tdf                                                    ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/projetos/adc_teste/db/a_fefifo_c6e.tdf                                                    ;          ;
; db/cntr_337.tdf                                                        ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/projetos/adc_teste/db/cntr_337.tdf                                                        ;          ;
; db/altsyncram_rqn1.tdf                                                 ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/projetos/adc_teste/db/altsyncram_rqn1.tdf                                                 ;          ;
; db/cntr_n2b.tdf                                                        ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/projetos/adc_teste/db/cntr_n2b.tdf                                                        ;          ;
; altsyncram.tdf                                                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                       ;          ;
; stratix_ram_block.inc                                                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                ;          ;
; lpm_mux.inc                                                            ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                          ;          ;
; lpm_decode.inc                                                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                       ;          ;
; a_rdenreg.inc                                                          ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                        ;          ;
; altrom.inc                                                             ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                           ;          ;
; altram.inc                                                             ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                           ;          ;
; altdpram.inc                                                           ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                         ;          ;
; db/altsyncram_v5s1.tdf                                                 ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/projetos/adc_teste/db/altsyncram_v5s1.tdf                                                 ;          ;
; db/altsyncram_fvd1.tdf                                                 ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/projetos/adc_teste/db/altsyncram_fvd1.tdf                                                 ;          ;
; lpm_divide.tdf                                                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_divide.tdf                                       ;          ;
; abs_divider.inc                                                        ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/abs_divider.inc                                      ;          ;
; sign_div_unsign.inc                                                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                  ;          ;
; db/lpm_divide_05o.tdf                                                  ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/projetos/adc_teste/db/lpm_divide_05o.tdf                                                  ;          ;
; db/abs_divider_2dg.tdf                                                 ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/projetos/adc_teste/db/abs_divider_2dg.tdf                                                 ;          ;
; db/alt_u_div_oke.tdf                                                   ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/projetos/adc_teste/db/alt_u_div_oke.tdf                                                   ;          ;
; db/add_sub_t3c.tdf                                                     ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/projetos/adc_teste/db/add_sub_t3c.tdf                                                     ;          ;
; db/add_sub_u3c.tdf                                                     ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/projetos/adc_teste/db/add_sub_u3c.tdf                                                     ;          ;
; db/lpm_abs_7b9.tdf                                                     ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/projetos/adc_teste/db/lpm_abs_7b9.tdf                                                     ;          ;
; db/lpm_divide_ikl.tdf                                                  ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/projetos/adc_teste/db/lpm_divide_ikl.tdf                                                  ;          ;
; db/sign_div_unsign_hkh.tdf                                             ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/projetos/adc_teste/db/sign_div_unsign_hkh.tdf                                             ;          ;
; db/alt_u_div_cfe.tdf                                                   ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/projetos/adc_teste/db/alt_u_div_cfe.tdf                                                   ;          ;
; db/lpm_divide_uco.tdf                                                  ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/projetos/adc_teste/db/lpm_divide_uco.tdf                                                  ;          ;
; db/abs_divider_3dg.tdf                                                 ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/projetos/adc_teste/db/abs_divider_3dg.tdf                                                 ;          ;
; db/alt_u_div_qke.tdf                                                   ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/projetos/adc_teste/db/alt_u_div_qke.tdf                                                   ;          ;
; db/lpm_abs_8b9.tdf                                                     ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/projetos/adc_teste/db/lpm_abs_8b9.tdf                                                     ;          ;
+------------------------------------------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------------------+----------+


+-------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                       ;
+---------------------------------------------+---------------------+
; Resource                                    ; Usage               ;
+---------------------------------------------+---------------------+
; Estimated Total logic elements              ; 14,614              ;
;                                             ;                     ;
; Total combinational functions               ; 6850                ;
; Logic element usage by number of LUT inputs ;                     ;
;     -- 4 input functions                    ; 5753                ;
;     -- 3 input functions                    ; 569                 ;
;     -- <=2 input functions                  ; 528                 ;
;                                             ;                     ;
; Logic elements by mode                      ;                     ;
;     -- normal mode                          ; 6461                ;
;     -- arithmetic mode                      ; 389                 ;
;                                             ;                     ;
; Total registers                             ; 7901                ;
;     -- Dedicated logic registers            ; 7901                ;
;     -- I/O registers                        ; 0                   ;
;                                             ;                     ;
; I/O pins                                    ; 36                  ;
; Total memory bits                           ; 8448                ;
;                                             ;                     ;
; Embedded Multiplier 9-bit elements          ; 0                   ;
;                                             ;                     ;
; Total PLLs                                  ; 1                   ;
;     -- PLLs                                 ; 1                   ;
;                                             ;                     ;
; Maximum fan-out node                        ; MAX10_CLK1_50~input ;
; Maximum fan-out                             ; 7875                ;
; Total fan-out                               ; 49877               ;
; Average fan-out                             ; 3.36                ;
+---------------------------------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+
; Compilation Hierarchy Node                                                         ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                    ; Entity Name                            ; Library Name ;
+------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+
; |top                                                                               ; 6850 (1)            ; 7901 (0)                  ; 8448        ; 0          ; 0            ; 0       ; 0         ; 36   ; 0            ; 0          ; |top                                                                                                                                                                                                                                                                                                                   ; top                                    ; work         ;
;    |adc_teste:ADC_INST|                                                            ; 115 (33)            ; 129 (19)                  ; 768         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|adc_teste:ADC_INST                                                                                                                                                                                                                                                                                                ; adc_teste                              ; work         ;
;       |adcteste:u0|                                                                ; 82 (0)              ; 110 (0)                   ; 768         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|adc_teste:ADC_INST|adcteste:u0                                                                                                                                                                                                                                                                                    ; adcteste                               ; adcteste     ;
;          |adcteste_adc_mega_0:adc_mega_0|                                          ; 82 (1)              ; 110 (13)                  ; 768         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0                                                                                                                                                                                                                                                     ; adcteste_adc_mega_0                    ; adcteste     ;
;             |altera_up_avalon_adv_adc:ADC_CTRL|                                    ; 81 (18)             ; 97 (21)                   ; 768         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL                                                                                                                                                                                                                   ; altera_up_avalon_adv_adc               ; adcteste     ;
;                |DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|                   ; 63 (0)              ; 76 (0)                    ; 768         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core                                                                                                                                                                   ; DE10_Lite_ADC_Core_modular_adc_0       ; adcteste     ;
;                   |altera_modular_adc_control:control_internal|                    ; 44 (0)              ; 55 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal                                                                                                                       ; altera_modular_adc_control             ; adcteste     ;
;                      |altera_modular_adc_control_fsm:u_control_fsm|                ; 42 (42)             ; 55 (51)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm                                                                          ; altera_modular_adc_control_fsm         ; adcteste     ;
;                         |altera_std_synchronizer:u_clk_dft_synchronizer|           ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer                           ; altera_std_synchronizer                ; work         ;
;                         |altera_std_synchronizer:u_eoc_synchronizer|               ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer                               ; altera_std_synchronizer                ; work         ;
;                      |fiftyfivenm_adcblock_top_wrapper:adc_inst|                   ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst                                                                             ; fiftyfivenm_adcblock_top_wrapper       ; adcteste     ;
;                         |chsel_code_converter_sw_to_hw:decoder|                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder                                       ; chsel_code_converter_sw_to_hw          ; adcteste     ;
;                         |fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance| ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance                    ; fiftyfivenm_adcblock_primitive_wrapper ; adcteste     ;
;                   |altera_modular_adc_sample_store:sample_store_internal|          ; 19 (19)             ; 21 (21)                   ; 768         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal                                                                                                             ; altera_modular_adc_sample_store        ; adcteste     ;
;                      |altera_modular_adc_sample_store_ram:u_ss_ram|                ; 0 (0)               ; 0 (0)                     ; 768         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram                                                                ; altera_modular_adc_sample_store_ram    ; adcteste     ;
;                         |altsyncram:altsyncram_component|                          ; 0 (0)               ; 0 (0)                     ; 768         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component                                ; altsyncram                             ; work         ;
;                            |altsyncram_v5s1:auto_generated|                        ; 0 (0)               ; 0 (0)                     ; 768         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated ; altsyncram_v5s1                        ; work         ;
;                |altpll:adc_pll|                                                    ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|altpll:adc_pll                                                                                                                                                                                                    ; altpll                                 ; work         ;
;                   |MAX10_ADC_PLL_altpll:auto_generated|                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|altpll:adc_pll|MAX10_ADC_PLL_altpll:auto_generated                                                                                                                                                                ; MAX10_ADC_PLL_altpll                   ; work         ;
;    |vga_teste:VGA_INST|                                                            ; 6734 (6132)         ; 7772 (7772)               ; 7680        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|vga_teste:VGA_INST                                                                                                                                                                                                                                                                                                ; vga_teste                              ; work         ;
;       |altsyncram:display_buffer_rtl_0|                                            ; 0 (0)               ; 0 (0)                     ; 7680        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|vga_teste:VGA_INST|altsyncram:display_buffer_rtl_0                                                                                                                                                                                                                                                                ; altsyncram                             ; work         ;
;          |altsyncram_fvd1:auto_generated|                                          ; 0 (0)               ; 0 (0)                     ; 7680        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|vga_teste:VGA_INST|altsyncram:display_buffer_rtl_0|altsyncram_fvd1:auto_generated                                                                                                                                                                                                                                 ; altsyncram_fvd1                        ; work         ;
;       |lpm_divide:Div0|                                                            ; 466 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|vga_teste:VGA_INST|lpm_divide:Div0                                                                                                                                                                                                                                                                                ; lpm_divide                             ; work         ;
;          |lpm_divide_uco:auto_generated|                                           ; 466 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|vga_teste:VGA_INST|lpm_divide:Div0|lpm_divide_uco:auto_generated                                                                                                                                                                                                                                                  ; lpm_divide_uco                         ; work         ;
;             |abs_divider_3dg:divider|                                              ; 466 (28)            ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|vga_teste:VGA_INST|lpm_divide:Div0|lpm_divide_uco:auto_generated|abs_divider_3dg:divider                                                                                                                                                                                                                          ; abs_divider_3dg                        ; work         ;
;                |alt_u_div_qke:divider|                                             ; 413 (413)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|vga_teste:VGA_INST|lpm_divide:Div0|lpm_divide_uco:auto_generated|abs_divider_3dg:divider|alt_u_div_qke:divider                                                                                                                                                                                                    ; alt_u_div_qke                          ; work         ;
;                |lpm_abs_8b9:my_abs_num|                                            ; 25 (25)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|vga_teste:VGA_INST|lpm_divide:Div0|lpm_divide_uco:auto_generated|abs_divider_3dg:divider|lpm_abs_8b9:my_abs_num                                                                                                                                                                                                   ; lpm_abs_8b9                            ; work         ;
;       |lpm_divide:Mod0|                                                            ; 94 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|vga_teste:VGA_INST|lpm_divide:Mod0                                                                                                                                                                                                                                                                                ; lpm_divide                             ; work         ;
;          |lpm_divide_05o:auto_generated|                                           ; 94 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|vga_teste:VGA_INST|lpm_divide:Mod0|lpm_divide_05o:auto_generated                                                                                                                                                                                                                                                  ; lpm_divide_05o                         ; work         ;
;             |abs_divider_2dg:divider|                                              ; 94 (20)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|vga_teste:VGA_INST|lpm_divide:Mod0|lpm_divide_05o:auto_generated|abs_divider_2dg:divider                                                                                                                                                                                                                          ; abs_divider_2dg                        ; work         ;
;                |alt_u_div_oke:divider|                                             ; 62 (62)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|vga_teste:VGA_INST|lpm_divide:Mod0|lpm_divide_05o:auto_generated|abs_divider_2dg:divider|alt_u_div_oke:divider                                                                                                                                                                                                    ; alt_u_div_oke                          ; work         ;
;                |lpm_abs_7b9:my_abs_num|                                            ; 12 (12)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|vga_teste:VGA_INST|lpm_divide:Mod0|lpm_divide_05o:auto_generated|abs_divider_2dg:divider|lpm_abs_7b9:my_abs_num                                                                                                                                                                                                   ; lpm_abs_7b9                            ; work         ;
;       |lpm_divide:Mod1|                                                            ; 42 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|vga_teste:VGA_INST|lpm_divide:Mod1                                                                                                                                                                                                                                                                                ; lpm_divide                             ; work         ;
;          |lpm_divide_ikl:auto_generated|                                           ; 42 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|vga_teste:VGA_INST|lpm_divide:Mod1|lpm_divide_ikl:auto_generated                                                                                                                                                                                                                                                  ; lpm_divide_ikl                         ; work         ;
;             |sign_div_unsign_hkh:divider|                                          ; 42 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|vga_teste:VGA_INST|lpm_divide:Mod1|lpm_divide_ikl:auto_generated|sign_div_unsign_hkh:divider                                                                                                                                                                                                                      ; sign_div_unsign_hkh                    ; work         ;
;                |alt_u_div_cfe:divider|                                             ; 42 (42)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|vga_teste:VGA_INST|lpm_divide:Mod1|lpm_divide_ikl:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_cfe:divider                                                                                                                                                                                                ; alt_u_div_cfe                          ; work         ;
+------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                                                                                                                                         ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated|ALTSYNCRAM ; M9K  ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024 ; None ;
; vga_teste:VGA_INST|altsyncram:display_buffer_rtl_0|altsyncram_fvd1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                 ; AUTO ; Simple Dual Port ; 640          ; 12           ; 640          ; 12           ; 7680 ; None ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+-----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                 ;
+--------+--------------+---------+--------------+--------------+-------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                     ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------------------+-----------------+
; N/A    ; Qsys         ; 18.1    ; N/A          ; N/A          ; |top|adc_teste:ADC_INST|adcteste:u0 ; adcteste.qsys   ;
+--------+--------------+---------+--------------+--------------+-------------------------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState                                                                                    ;
+----------------------------------+-------------------------------+-------------------------------+----------------------------------+--------------------------------+---------------------+----------------------+
; Name                             ; currState.doneConversionState ; currState.readConversionState ; currState.pendingConversionState ; currState.turnOnSequencerState ; currState.idleState ; currState.resetState ;
+----------------------------------+-------------------------------+-------------------------------+----------------------------------+--------------------------------+---------------------+----------------------+
; currState.resetState             ; 0                             ; 0                             ; 0                                ; 0                              ; 0                   ; 0                    ;
; currState.idleState              ; 0                             ; 0                             ; 0                                ; 0                              ; 1                   ; 1                    ;
; currState.turnOnSequencerState   ; 0                             ; 0                             ; 0                                ; 1                              ; 0                   ; 1                    ;
; currState.pendingConversionState ; 0                             ; 0                             ; 1                                ; 0                              ; 0                   ; 1                    ;
; currState.readConversionState    ; 0                             ; 1                             ; 0                                ; 0                              ; 0                   ; 1                    ;
; currState.doneConversionState    ; 1                             ; 0                             ; 0                                ; 0                              ; 0                   ; 1                    ;
+----------------------------------+-------------------------------+-------------------------------+----------------------------------+--------------------------------+---------------------+----------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state                                                                                                                                                                                                                                           ;
+---------------------------+------------------+---------------------+-------------------------+---------------------------+----------------------+-------------------------+-------------------------+-------------------------+--------------------+----------------------+-----------------+---------------------+---------------------+-------------------+-----------------+----------------------+---------------------+------------------------+------------------------+-------------------+-----------------+
; Name                      ; ctrl_state.SYNC1 ; ctrl_state.AVRG_CNT ; ctrl_state.PUTRESP_PEND ; ctrl_state.WAIT_PEND_DLY1 ; ctrl_state.WAIT_PEND ; ctrl_state.PUTRESP_DLY3 ; ctrl_state.PUTRESP_DLY2 ; ctrl_state.PUTRESP_DLY1 ; ctrl_state.PUTRESP ; ctrl_state.CONV_DLY1 ; ctrl_state.CONV ; ctrl_state.PRE_CONV ; ctrl_state.GETCMD_W ; ctrl_state.GETCMD ; ctrl_state.WAIT ; ctrl_state.PWRUP_SOC ; ctrl_state.PWRUP_CH ; ctrl_state.PWRDWN_DONE ; ctrl_state.PWRDWN_TSEN ; ctrl_state.PWRDWN ; ctrl_state.IDLE ;
+---------------------------+------------------+---------------------+-------------------------+---------------------------+----------------------+-------------------------+-------------------------+-------------------------+--------------------+----------------------+-----------------+---------------------+---------------------+-------------------+-----------------+----------------------+---------------------+------------------------+------------------------+-------------------+-----------------+
; ctrl_state.IDLE           ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 0               ;
; ctrl_state.PWRDWN         ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 1                 ; 1               ;
; ctrl_state.PWRDWN_TSEN    ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 1                      ; 0                 ; 1               ;
; ctrl_state.PWRDWN_DONE    ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 1                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PWRUP_CH       ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 1                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PWRUP_SOC      ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 1                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.WAIT           ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 1               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.GETCMD         ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 1                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.GETCMD_W       ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 1                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PRE_CONV       ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 1                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.CONV           ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 1               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.CONV_DLY1      ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 1                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP        ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 1                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP_DLY1   ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 1                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP_DLY2   ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 1                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP_DLY3   ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 1                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.WAIT_PEND      ; 0                ; 0                   ; 0                       ; 0                         ; 1                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.WAIT_PEND_DLY1 ; 0                ; 0                   ; 0                       ; 1                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP_PEND   ; 0                ; 0                   ; 1                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.AVRG_CNT       ; 0                ; 1                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.SYNC1          ; 1                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
+---------------------------+------------------+---------------------+-------------------------+---------------------------+----------------------+-------------------------+-------------------------+-------------------------+--------------------+----------------------+-----------------+---------------------+---------------------+-------------------+-----------------+----------------------+---------------------+------------------------+------------------------+-------------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                   ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer|dreg[0]     ; yes                                                              ; yes                                        ;
; adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer|din_s1      ; yes                                                              ; yes                                        ;
; adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; Total number of protected registers is 4                                                                                                                                                                                                                                                        ;                                                                  ;                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                                                                                         ; Reason for Removal                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; vga_teste:VGA_INST|VGA_R[2,3]                                                                                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; vga_teste:VGA_INST|VGA_B[2,3]                                                                                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|e_eop                                                                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                   ;
; adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|csr_readdata[1..11]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_csr:u_seq_csr|mode[0..2]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sequencer_on                                                                                                                                                                                                                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                   ;
; adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_csr:u_seq_csr|sw_clr_run                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl|cmd_channel[0]                                                                                                                                                                           ; Merged with adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl|cmd_valid       ;
; adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl|cmd_channel[1..3]                                                                                                                                                                        ; Merged with adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl|cmd_channel[4]  ;
; adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[2..4]                                                                                                                                                                                  ; Merged with adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[1]            ;
; adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl|slot_sel[0]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl|cmd_channel[4]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_csr:u_seq_csr|run                                                                                                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                   ;
; adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|prev_cmd_is_ts                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[0..5]                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|frst_64_ptr_done                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl|cmd_valid                                                                                                                                                                                ; Merged with adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl|cmd_eop         ;
; adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl|seq_state                                                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                   ;
; adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[0..5]                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw|counter_reg_bit[0..5] ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|tsen                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[0..17]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|b_full                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|b_non_empty                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl|cmd_eop                                                                                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                   ;
; adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|cmd_eop_dly                                                                                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                   ;
; adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_eop                                                                                                                                                                                      ; Merged with adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_valid           ;
; adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_cnt_done                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                              ;
; adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|csr_readdata[0]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|cmd_fetched                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.WAIT                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                              ;
; adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.GETCMD_W                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                              ;
; adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.AVRG_CNT                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                              ;
; adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.SYNC1                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                              ;
; adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState~2                                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                              ;
; adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState~3                                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                              ;
; adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState~4                                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                              ;
; adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~4                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                              ;
; adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~5                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                              ;
; adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~6                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                              ;
; adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~7                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                              ;
; adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~8                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                              ;
; adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.turnOnSequencerState                                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PUTRESP                                                                                                                                                                           ; Merged with adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|conv_dly1_s_flp     ;
; adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.WAIT_PEND                                                                                                                                                                         ; Merged with adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PRE_CONV ;
; adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PRE_CONV                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.WAIT_PEND_DLY1                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PUTRESP_PEND                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|pend                                                                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                   ;
; adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PUTRESP_DLY1                                                                                                                                                                      ; Merged with adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_valid           ;
; Total Number of Removed Registers = 100                                                                                                                                                                                                                                                                                                                                                                                               ;                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                                                     ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|prev_cmd_is_ts                                                                                                                                           ; Stuck at GND              ; adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[5],                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ; adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[4],                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                   ;                           ; adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[3],                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                   ;                           ; adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[2],                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                   ;                           ; adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[1],                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                   ;                           ; adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[0],                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                   ;                           ; adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw|counter_reg_bit[2], ;
;                                                                                                                                                                                                                                                                                                                                                                                                   ;                           ; adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw|counter_reg_bit[1], ;
;                                                                                                                                                                                                                                                                                                                                                                                                   ;                           ; adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw|counter_reg_bit[0], ;
;                                                                                                                                                                                                                                                                                                                                                                                                   ;                           ; adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[17],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                   ;                           ; adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[16],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                   ;                           ; adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[15],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                   ;                           ; adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[14],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                   ;                           ; adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[13],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                   ;                           ; adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[12],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                   ;                           ; adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[11],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                   ;                           ; adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[10],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                   ;                           ; adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[9],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                   ;                           ; adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[8],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                   ;                           ; adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[7],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                   ;                           ; adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[6],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                   ;                           ; adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[5],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                   ;                           ; adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[4],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                   ;                           ; adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[3],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                   ;                           ; adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[2],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                   ;                           ; adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[1],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                   ;                           ; adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[0],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                   ;                           ; adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_cnt_done                                                                                                                                                                              ;
; adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_csr:u_seq_csr|mode[2]                                                                                                                                                ; Stuck at GND              ; adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_csr:u_seq_csr|sw_clr_run,                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ; adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl|cmd_channel[4],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                   ;                           ; adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl|seq_state,                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                   ;                           ; adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|tsen,                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                   ;                           ; adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl|cmd_eop,                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                   ;                           ; adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|cmd_eop_dly                                                                                                                                                                                ;
; adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|e_eop                                                                                                                                                                                       ; Stuck at VCC              ; adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|csr_readdata[0]                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|b_full ; Stuck at GND              ; adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|b_non_empty                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.WAIT_PEND_DLY1                                                                                                                                ; Stuck at GND              ; adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|pend                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 7901  ;
; Number of registers using Synchronous Clear  ; 14    ;
; Number of registers using Synchronous Load   ; 1     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 7788  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                   ;
+-------------------------------+-----------------------------------------+------+
; Register Name                 ; Megafunction                            ; Type ;
+-------------------------------+-----------------------------------------+------+
; vga_teste:VGA_INST|pixel_x[6] ; vga_teste:VGA_INST|display_buffer_rtl_0 ; RAM  ;
+-------------------------------+-----------------------------------------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|channel[0]                                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|int_timer[7] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|vga_teste:VGA_INST|color_out                                                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for vga_teste:VGA_INST|altsyncram:display_buffer_rtl_0|altsyncram_fvd1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0 ;
+----------------+------------+------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                         ;
+----------------+------------+------------------------------------------------------------------------------+
; tsclk          ; 5          ; Signed Integer                                                               ;
; numch          ; 0          ; Signed Integer                                                               ;
; board          ; DE10-Lite  ; String                                                                       ;
; board_rev      ; Autodetect ; String                                                                       ;
; max10pllmultby ; 1          ; Signed Integer                                                               ;
; max10plldivby  ; 5          ; Signed Integer                                                               ;
+----------------+------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL ;
+-----------------------+------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value      ; Type                                                                                                    ;
+-----------------------+------------+---------------------------------------------------------------------------------------------------------+
; T_SCLK                ; 5          ; Signed Integer                                                                                          ;
; NUM_CH                ; 0          ; Signed Integer                                                                                          ;
; BOARD                 ; DE10-Lite  ; String                                                                                                  ;
; BOARD_REV             ; Autodetect ; String                                                                                                  ;
; MAX10_PLL_MULTIPLY_BY ; 5          ; Signed Integer                                                                                          ;
; MAX10_PLL_DIVIDE_BY   ; 10         ; Signed Integer                                                                                          ;
+-----------------------+------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|altpll:adc_pll ;
+-------------------------------+---------------------------------+-------------------------------------------------------------------------------------------+
; Parameter Name                ; Value                           ; Type                                                                                      ;
+-------------------------------+---------------------------------+-------------------------------------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL                          ; Untyped                                                                                   ;
; PLL_TYPE                      ; AUTO                            ; Untyped                                                                                   ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=MAX10_ADC_PLL ; Untyped                                                                                   ;
; QUALIFY_CONF_DONE             ; OFF                             ; Untyped                                                                                   ;
; COMPENSATE_CLOCK              ; CLK0                            ; Untyped                                                                                   ;
; SCAN_CHAIN                    ; LONG                            ; Untyped                                                                                   ;
; PRIMARY_CLOCK                 ; INCLK0                          ; Untyped                                                                                   ;
; INCLK0_INPUT_FREQUENCY        ; 10000                           ; Signed Integer                                                                            ;
; INCLK1_INPUT_FREQUENCY        ; 0                               ; Untyped                                                                                   ;
; GATE_LOCK_SIGNAL              ; NO                              ; Untyped                                                                                   ;
; GATE_LOCK_COUNTER             ; 0                               ; Untyped                                                                                   ;
; LOCK_HIGH                     ; 1                               ; Untyped                                                                                   ;
; LOCK_LOW                      ; 1                               ; Untyped                                                                                   ;
; VALID_LOCK_MULTIPLIER         ; 1                               ; Untyped                                                                                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                               ; Untyped                                                                                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                             ; Untyped                                                                                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                             ; Untyped                                                                                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                             ; Untyped                                                                                   ;
; SKIP_VCO                      ; OFF                             ; Untyped                                                                                   ;
; SWITCH_OVER_COUNTER           ; 0                               ; Untyped                                                                                   ;
; SWITCH_OVER_TYPE              ; AUTO                            ; Untyped                                                                                   ;
; FEEDBACK_SOURCE               ; EXTCLK0                         ; Untyped                                                                                   ;
; BANDWIDTH                     ; 0                               ; Untyped                                                                                   ;
; BANDWIDTH_TYPE                ; AUTO                            ; Untyped                                                                                   ;
; SPREAD_FREQUENCY              ; 0                               ; Untyped                                                                                   ;
; DOWN_SPREAD                   ; 0                               ; Untyped                                                                                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                             ; Untyped                                                                                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                             ; Untyped                                                                                   ;
; CLK9_MULTIPLY_BY              ; 0                               ; Untyped                                                                                   ;
; CLK8_MULTIPLY_BY              ; 0                               ; Untyped                                                                                   ;
; CLK7_MULTIPLY_BY              ; 0                               ; Untyped                                                                                   ;
; CLK6_MULTIPLY_BY              ; 0                               ; Untyped                                                                                   ;
; CLK5_MULTIPLY_BY              ; 1                               ; Untyped                                                                                   ;
; CLK4_MULTIPLY_BY              ; 1                               ; Untyped                                                                                   ;
; CLK3_MULTIPLY_BY              ; 1                               ; Untyped                                                                                   ;
; CLK2_MULTIPLY_BY              ; 1                               ; Untyped                                                                                   ;
; CLK1_MULTIPLY_BY              ; 1                               ; Untyped                                                                                   ;
; CLK0_MULTIPLY_BY              ; 5                               ; Signed Integer                                                                            ;
; CLK9_DIVIDE_BY                ; 0                               ; Untyped                                                                                   ;
; CLK8_DIVIDE_BY                ; 0                               ; Untyped                                                                                   ;
; CLK7_DIVIDE_BY                ; 0                               ; Untyped                                                                                   ;
; CLK6_DIVIDE_BY                ; 0                               ; Untyped                                                                                   ;
; CLK5_DIVIDE_BY                ; 1                               ; Untyped                                                                                   ;
; CLK4_DIVIDE_BY                ; 1                               ; Untyped                                                                                   ;
; CLK3_DIVIDE_BY                ; 1                               ; Untyped                                                                                   ;
; CLK2_DIVIDE_BY                ; 1                               ; Untyped                                                                                   ;
; CLK1_DIVIDE_BY                ; 1                               ; Untyped                                                                                   ;
; CLK0_DIVIDE_BY                ; 10                              ; Signed Integer                                                                            ;
; CLK9_PHASE_SHIFT              ; 0                               ; Untyped                                                                                   ;
; CLK8_PHASE_SHIFT              ; 0                               ; Untyped                                                                                   ;
; CLK7_PHASE_SHIFT              ; 0                               ; Untyped                                                                                   ;
; CLK6_PHASE_SHIFT              ; 0                               ; Untyped                                                                                   ;
; CLK5_PHASE_SHIFT              ; 0                               ; Untyped                                                                                   ;
; CLK4_PHASE_SHIFT              ; 0                               ; Untyped                                                                                   ;
; CLK3_PHASE_SHIFT              ; 0                               ; Untyped                                                                                   ;
; CLK2_PHASE_SHIFT              ; 0                               ; Untyped                                                                                   ;
; CLK1_PHASE_SHIFT              ; 0                               ; Untyped                                                                                   ;
; CLK0_PHASE_SHIFT              ; 0                               ; Untyped                                                                                   ;
; CLK5_TIME_DELAY               ; 0                               ; Untyped                                                                                   ;
; CLK4_TIME_DELAY               ; 0                               ; Untyped                                                                                   ;
; CLK3_TIME_DELAY               ; 0                               ; Untyped                                                                                   ;
; CLK2_TIME_DELAY               ; 0                               ; Untyped                                                                                   ;
; CLK1_TIME_DELAY               ; 0                               ; Untyped                                                                                   ;
; CLK0_TIME_DELAY               ; 0                               ; Untyped                                                                                   ;
; CLK9_DUTY_CYCLE               ; 50                              ; Untyped                                                                                   ;
; CLK8_DUTY_CYCLE               ; 50                              ; Untyped                                                                                   ;
; CLK7_DUTY_CYCLE               ; 50                              ; Untyped                                                                                   ;
; CLK6_DUTY_CYCLE               ; 50                              ; Untyped                                                                                   ;
; CLK5_DUTY_CYCLE               ; 50                              ; Untyped                                                                                   ;
; CLK4_DUTY_CYCLE               ; 50                              ; Untyped                                                                                   ;
; CLK3_DUTY_CYCLE               ; 50                              ; Untyped                                                                                   ;
; CLK2_DUTY_CYCLE               ; 50                              ; Untyped                                                                                   ;
; CLK1_DUTY_CYCLE               ; 50                              ; Untyped                                                                                   ;
; CLK0_DUTY_CYCLE               ; 50                              ; Signed Integer                                                                            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                                                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                                                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                                                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                                                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                                                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                                                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                                                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                                                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                                                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                                                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                                                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                                                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                                                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                                                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                                                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                                                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                                                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                                                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                                                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                                                   ;
; LOCK_WINDOW_UI                ;  0.05                           ; Untyped                                                                                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                          ; Untyped                                                                                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                          ; Untyped                                                                                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                          ; Untyped                                                                                   ;
; DPA_MULTIPLY_BY               ; 0                               ; Untyped                                                                                   ;
; DPA_DIVIDE_BY                 ; 1                               ; Untyped                                                                                   ;
; DPA_DIVIDER                   ; 0                               ; Untyped                                                                                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                               ; Untyped                                                                                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                               ; Untyped                                                                                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                               ; Untyped                                                                                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                               ; Untyped                                                                                   ;
; EXTCLK3_DIVIDE_BY             ; 1                               ; Untyped                                                                                   ;
; EXTCLK2_DIVIDE_BY             ; 1                               ; Untyped                                                                                   ;
; EXTCLK1_DIVIDE_BY             ; 1                               ; Untyped                                                                                   ;
; EXTCLK0_DIVIDE_BY             ; 1                               ; Untyped                                                                                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                               ; Untyped                                                                                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                               ; Untyped                                                                                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                               ; Untyped                                                                                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                               ; Untyped                                                                                   ;
; EXTCLK3_TIME_DELAY            ; 0                               ; Untyped                                                                                   ;
; EXTCLK2_TIME_DELAY            ; 0                               ; Untyped                                                                                   ;
; EXTCLK1_TIME_DELAY            ; 0                               ; Untyped                                                                                   ;
; EXTCLK0_TIME_DELAY            ; 0                               ; Untyped                                                                                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                              ; Untyped                                                                                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                              ; Untyped                                                                                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                              ; Untyped                                                                                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                              ; Untyped                                                                                   ;
; VCO_MULTIPLY_BY               ; 0                               ; Untyped                                                                                   ;
; VCO_DIVIDE_BY                 ; 0                               ; Untyped                                                                                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                               ; Untyped                                                                                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                               ; Untyped                                                                                   ;
; VCO_MIN                       ; 0                               ; Untyped                                                                                   ;
; VCO_MAX                       ; 0                               ; Untyped                                                                                   ;
; VCO_CENTER                    ; 0                               ; Untyped                                                                                   ;
; PFD_MIN                       ; 0                               ; Untyped                                                                                   ;
; PFD_MAX                       ; 0                               ; Untyped                                                                                   ;
; M_INITIAL                     ; 0                               ; Untyped                                                                                   ;
; M                             ; 0                               ; Untyped                                                                                   ;
; N                             ; 1                               ; Untyped                                                                                   ;
; M2                            ; 1                               ; Untyped                                                                                   ;
; N2                            ; 1                               ; Untyped                                                                                   ;
; SS                            ; 1                               ; Untyped                                                                                   ;
; C0_HIGH                       ; 0                               ; Untyped                                                                                   ;
; C1_HIGH                       ; 0                               ; Untyped                                                                                   ;
; C2_HIGH                       ; 0                               ; Untyped                                                                                   ;
; C3_HIGH                       ; 0                               ; Untyped                                                                                   ;
; C4_HIGH                       ; 0                               ; Untyped                                                                                   ;
; C5_HIGH                       ; 0                               ; Untyped                                                                                   ;
; C6_HIGH                       ; 0                               ; Untyped                                                                                   ;
; C7_HIGH                       ; 0                               ; Untyped                                                                                   ;
; C8_HIGH                       ; 0                               ; Untyped                                                                                   ;
; C9_HIGH                       ; 0                               ; Untyped                                                                                   ;
; C0_LOW                        ; 0                               ; Untyped                                                                                   ;
; C1_LOW                        ; 0                               ; Untyped                                                                                   ;
; C2_LOW                        ; 0                               ; Untyped                                                                                   ;
; C3_LOW                        ; 0                               ; Untyped                                                                                   ;
; C4_LOW                        ; 0                               ; Untyped                                                                                   ;
; C5_LOW                        ; 0                               ; Untyped                                                                                   ;
; C6_LOW                        ; 0                               ; Untyped                                                                                   ;
; C7_LOW                        ; 0                               ; Untyped                                                                                   ;
; C8_LOW                        ; 0                               ; Untyped                                                                                   ;
; C9_LOW                        ; 0                               ; Untyped                                                                                   ;
; C0_INITIAL                    ; 0                               ; Untyped                                                                                   ;
; C1_INITIAL                    ; 0                               ; Untyped                                                                                   ;
; C2_INITIAL                    ; 0                               ; Untyped                                                                                   ;
; C3_INITIAL                    ; 0                               ; Untyped                                                                                   ;
; C4_INITIAL                    ; 0                               ; Untyped                                                                                   ;
; C5_INITIAL                    ; 0                               ; Untyped                                                                                   ;
; C6_INITIAL                    ; 0                               ; Untyped                                                                                   ;
; C7_INITIAL                    ; 0                               ; Untyped                                                                                   ;
; C8_INITIAL                    ; 0                               ; Untyped                                                                                   ;
; C9_INITIAL                    ; 0                               ; Untyped                                                                                   ;
; C0_MODE                       ; BYPASS                          ; Untyped                                                                                   ;
; C1_MODE                       ; BYPASS                          ; Untyped                                                                                   ;
; C2_MODE                       ; BYPASS                          ; Untyped                                                                                   ;
; C3_MODE                       ; BYPASS                          ; Untyped                                                                                   ;
; C4_MODE                       ; BYPASS                          ; Untyped                                                                                   ;
; C5_MODE                       ; BYPASS                          ; Untyped                                                                                   ;
; C6_MODE                       ; BYPASS                          ; Untyped                                                                                   ;
; C7_MODE                       ; BYPASS                          ; Untyped                                                                                   ;
; C8_MODE                       ; BYPASS                          ; Untyped                                                                                   ;
; C9_MODE                       ; BYPASS                          ; Untyped                                                                                   ;
; C0_PH                         ; 0                               ; Untyped                                                                                   ;
; C1_PH                         ; 0                               ; Untyped                                                                                   ;
; C2_PH                         ; 0                               ; Untyped                                                                                   ;
; C3_PH                         ; 0                               ; Untyped                                                                                   ;
; C4_PH                         ; 0                               ; Untyped                                                                                   ;
; C5_PH                         ; 0                               ; Untyped                                                                                   ;
; C6_PH                         ; 0                               ; Untyped                                                                                   ;
; C7_PH                         ; 0                               ; Untyped                                                                                   ;
; C8_PH                         ; 0                               ; Untyped                                                                                   ;
; C9_PH                         ; 0                               ; Untyped                                                                                   ;
; L0_HIGH                       ; 1                               ; Untyped                                                                                   ;
; L1_HIGH                       ; 1                               ; Untyped                                                                                   ;
; G0_HIGH                       ; 1                               ; Untyped                                                                                   ;
; G1_HIGH                       ; 1                               ; Untyped                                                                                   ;
; G2_HIGH                       ; 1                               ; Untyped                                                                                   ;
; G3_HIGH                       ; 1                               ; Untyped                                                                                   ;
; E0_HIGH                       ; 1                               ; Untyped                                                                                   ;
; E1_HIGH                       ; 1                               ; Untyped                                                                                   ;
; E2_HIGH                       ; 1                               ; Untyped                                                                                   ;
; E3_HIGH                       ; 1                               ; Untyped                                                                                   ;
; L0_LOW                        ; 1                               ; Untyped                                                                                   ;
; L1_LOW                        ; 1                               ; Untyped                                                                                   ;
; G0_LOW                        ; 1                               ; Untyped                                                                                   ;
; G1_LOW                        ; 1                               ; Untyped                                                                                   ;
; G2_LOW                        ; 1                               ; Untyped                                                                                   ;
; G3_LOW                        ; 1                               ; Untyped                                                                                   ;
; E0_LOW                        ; 1                               ; Untyped                                                                                   ;
; E1_LOW                        ; 1                               ; Untyped                                                                                   ;
; E2_LOW                        ; 1                               ; Untyped                                                                                   ;
; E3_LOW                        ; 1                               ; Untyped                                                                                   ;
; L0_INITIAL                    ; 1                               ; Untyped                                                                                   ;
; L1_INITIAL                    ; 1                               ; Untyped                                                                                   ;
; G0_INITIAL                    ; 1                               ; Untyped                                                                                   ;
; G1_INITIAL                    ; 1                               ; Untyped                                                                                   ;
; G2_INITIAL                    ; 1                               ; Untyped                                                                                   ;
; G3_INITIAL                    ; 1                               ; Untyped                                                                                   ;
; E0_INITIAL                    ; 1                               ; Untyped                                                                                   ;
; E1_INITIAL                    ; 1                               ; Untyped                                                                                   ;
; E2_INITIAL                    ; 1                               ; Untyped                                                                                   ;
; E3_INITIAL                    ; 1                               ; Untyped                                                                                   ;
; L0_MODE                       ; BYPASS                          ; Untyped                                                                                   ;
; L1_MODE                       ; BYPASS                          ; Untyped                                                                                   ;
; G0_MODE                       ; BYPASS                          ; Untyped                                                                                   ;
; G1_MODE                       ; BYPASS                          ; Untyped                                                                                   ;
; G2_MODE                       ; BYPASS                          ; Untyped                                                                                   ;
; G3_MODE                       ; BYPASS                          ; Untyped                                                                                   ;
; E0_MODE                       ; BYPASS                          ; Untyped                                                                                   ;
; E1_MODE                       ; BYPASS                          ; Untyped                                                                                   ;
; E2_MODE                       ; BYPASS                          ; Untyped                                                                                   ;
; E3_MODE                       ; BYPASS                          ; Untyped                                                                                   ;
; L0_PH                         ; 0                               ; Untyped                                                                                   ;
; L1_PH                         ; 0                               ; Untyped                                                                                   ;
; G0_PH                         ; 0                               ; Untyped                                                                                   ;
; G1_PH                         ; 0                               ; Untyped                                                                                   ;
; G2_PH                         ; 0                               ; Untyped                                                                                   ;
; G3_PH                         ; 0                               ; Untyped                                                                                   ;
; E0_PH                         ; 0                               ; Untyped                                                                                   ;
; E1_PH                         ; 0                               ; Untyped                                                                                   ;
; E2_PH                         ; 0                               ; Untyped                                                                                   ;
; E3_PH                         ; 0                               ; Untyped                                                                                   ;
; M_PH                          ; 0                               ; Untyped                                                                                   ;
; C1_USE_CASC_IN                ; OFF                             ; Untyped                                                                                   ;
; C2_USE_CASC_IN                ; OFF                             ; Untyped                                                                                   ;
; C3_USE_CASC_IN                ; OFF                             ; Untyped                                                                                   ;
; C4_USE_CASC_IN                ; OFF                             ; Untyped                                                                                   ;
; C5_USE_CASC_IN                ; OFF                             ; Untyped                                                                                   ;
; C6_USE_CASC_IN                ; OFF                             ; Untyped                                                                                   ;
; C7_USE_CASC_IN                ; OFF                             ; Untyped                                                                                   ;
; C8_USE_CASC_IN                ; OFF                             ; Untyped                                                                                   ;
; C9_USE_CASC_IN                ; OFF                             ; Untyped                                                                                   ;
; CLK0_COUNTER                  ; G0                              ; Untyped                                                                                   ;
; CLK1_COUNTER                  ; G0                              ; Untyped                                                                                   ;
; CLK2_COUNTER                  ; G0                              ; Untyped                                                                                   ;
; CLK3_COUNTER                  ; G0                              ; Untyped                                                                                   ;
; CLK4_COUNTER                  ; G0                              ; Untyped                                                                                   ;
; CLK5_COUNTER                  ; G0                              ; Untyped                                                                                   ;
; CLK6_COUNTER                  ; E0                              ; Untyped                                                                                   ;
; CLK7_COUNTER                  ; E1                              ; Untyped                                                                                   ;
; CLK8_COUNTER                  ; E2                              ; Untyped                                                                                   ;
; CLK9_COUNTER                  ; E3                              ; Untyped                                                                                   ;
; L0_TIME_DELAY                 ; 0                               ; Untyped                                                                                   ;
; L1_TIME_DELAY                 ; 0                               ; Untyped                                                                                   ;
; G0_TIME_DELAY                 ; 0                               ; Untyped                                                                                   ;
; G1_TIME_DELAY                 ; 0                               ; Untyped                                                                                   ;
; G2_TIME_DELAY                 ; 0                               ; Untyped                                                                                   ;
; G3_TIME_DELAY                 ; 0                               ; Untyped                                                                                   ;
; E0_TIME_DELAY                 ; 0                               ; Untyped                                                                                   ;
; E1_TIME_DELAY                 ; 0                               ; Untyped                                                                                   ;
; E2_TIME_DELAY                 ; 0                               ; Untyped                                                                                   ;
; E3_TIME_DELAY                 ; 0                               ; Untyped                                                                                   ;
; M_TIME_DELAY                  ; 0                               ; Untyped                                                                                   ;
; N_TIME_DELAY                  ; 0                               ; Untyped                                                                                   ;
; EXTCLK3_COUNTER               ; E3                              ; Untyped                                                                                   ;
; EXTCLK2_COUNTER               ; E2                              ; Untyped                                                                                   ;
; EXTCLK1_COUNTER               ; E1                              ; Untyped                                                                                   ;
; EXTCLK0_COUNTER               ; E0                              ; Untyped                                                                                   ;
; ENABLE0_COUNTER               ; L0                              ; Untyped                                                                                   ;
; ENABLE1_COUNTER               ; L0                              ; Untyped                                                                                   ;
; CHARGE_PUMP_CURRENT           ; 2                               ; Untyped                                                                                   ;
; LOOP_FILTER_R                 ;  1.000000                       ; Untyped                                                                                   ;
; LOOP_FILTER_C                 ; 5                               ; Untyped                                                                                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                            ; Untyped                                                                                   ;
; LOOP_FILTER_R_BITS            ; 9999                            ; Untyped                                                                                   ;
; LOOP_FILTER_C_BITS            ; 9999                            ; Untyped                                                                                   ;
; VCO_POST_SCALE                ; 0                               ; Untyped                                                                                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                               ; Untyped                                                                                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                               ; Untyped                                                                                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                               ; Untyped                                                                                   ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                          ; Untyped                                                                                   ;
; PORT_CLKENA0                  ; PORT_UNUSED                     ; Untyped                                                                                   ;
; PORT_CLKENA1                  ; PORT_UNUSED                     ; Untyped                                                                                   ;
; PORT_CLKENA2                  ; PORT_UNUSED                     ; Untyped                                                                                   ;
; PORT_CLKENA3                  ; PORT_UNUSED                     ; Untyped                                                                                   ;
; PORT_CLKENA4                  ; PORT_UNUSED                     ; Untyped                                                                                   ;
; PORT_CLKENA5                  ; PORT_UNUSED                     ; Untyped                                                                                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY               ; Untyped                                                                                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY               ; Untyped                                                                                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY               ; Untyped                                                                                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY               ; Untyped                                                                                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED                     ; Untyped                                                                                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED                     ; Untyped                                                                                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED                     ; Untyped                                                                                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED                     ; Untyped                                                                                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED                     ; Untyped                                                                                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED                     ; Untyped                                                                                   ;
; PORT_CLK0                     ; PORT_USED                       ; Untyped                                                                                   ;
; PORT_CLK1                     ; PORT_UNUSED                     ; Untyped                                                                                   ;
; PORT_CLK2                     ; PORT_UNUSED                     ; Untyped                                                                                   ;
; PORT_CLK3                     ; PORT_UNUSED                     ; Untyped                                                                                   ;
; PORT_CLK4                     ; PORT_UNUSED                     ; Untyped                                                                                   ;
; PORT_CLK5                     ; PORT_UNUSED                     ; Untyped                                                                                   ;
; PORT_CLK6                     ; PORT_UNUSED                     ; Untyped                                                                                   ;
; PORT_CLK7                     ; PORT_UNUSED                     ; Untyped                                                                                   ;
; PORT_CLK8                     ; PORT_UNUSED                     ; Untyped                                                                                   ;
; PORT_CLK9                     ; PORT_UNUSED                     ; Untyped                                                                                   ;
; PORT_SCANDATA                 ; PORT_UNUSED                     ; Untyped                                                                                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                     ; Untyped                                                                                   ;
; PORT_SCANDONE                 ; PORT_UNUSED                     ; Untyped                                                                                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY               ; Untyped                                                                                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY               ; Untyped                                                                                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                     ; Untyped                                                                                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED                     ; Untyped                                                                                   ;
; PORT_INCLK1                   ; PORT_UNUSED                     ; Untyped                                                                                   ;
; PORT_INCLK0                   ; PORT_USED                       ; Untyped                                                                                   ;
; PORT_FBIN                     ; PORT_UNUSED                     ; Untyped                                                                                   ;
; PORT_PLLENA                   ; PORT_UNUSED                     ; Untyped                                                                                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED                     ; Untyped                                                                                   ;
; PORT_ARESET                   ; PORT_UNUSED                     ; Untyped                                                                                   ;
; PORT_PFDENA                   ; PORT_UNUSED                     ; Untyped                                                                                   ;
; PORT_SCANCLK                  ; PORT_UNUSED                     ; Untyped                                                                                   ;
; PORT_SCANACLR                 ; PORT_UNUSED                     ; Untyped                                                                                   ;
; PORT_SCANREAD                 ; PORT_UNUSED                     ; Untyped                                                                                   ;
; PORT_SCANWRITE                ; PORT_UNUSED                     ; Untyped                                                                                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY               ; Untyped                                                                                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY               ; Untyped                                                                                   ;
; PORT_LOCKED                   ; PORT_USED                       ; Untyped                                                                                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                     ; Untyped                                                                                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY               ; Untyped                                                                                   ;
; PORT_PHASEDONE                ; PORT_UNUSED                     ; Untyped                                                                                   ;
; PORT_PHASESTEP                ; PORT_UNUSED                     ; Untyped                                                                                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                     ; Untyped                                                                                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED                     ; Untyped                                                                                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                     ; Untyped                                                                                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY               ; Untyped                                                                                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY               ; Untyped                                                                                   ;
; M_TEST_SOURCE                 ; 5                               ; Untyped                                                                                   ;
; C0_TEST_SOURCE                ; 5                               ; Untyped                                                                                   ;
; C1_TEST_SOURCE                ; 5                               ; Untyped                                                                                   ;
; C2_TEST_SOURCE                ; 5                               ; Untyped                                                                                   ;
; C3_TEST_SOURCE                ; 5                               ; Untyped                                                                                   ;
; C4_TEST_SOURCE                ; 5                               ; Untyped                                                                                   ;
; C5_TEST_SOURCE                ; 5                               ; Untyped                                                                                   ;
; C6_TEST_SOURCE                ; 5                               ; Untyped                                                                                   ;
; C7_TEST_SOURCE                ; 5                               ; Untyped                                                                                   ;
; C8_TEST_SOURCE                ; 5                               ; Untyped                                                                                   ;
; C9_TEST_SOURCE                ; 5                               ; Untyped                                                                                   ;
; CBXI_PARAMETER                ; MAX10_ADC_PLL_altpll            ; Untyped                                                                                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO                            ; Untyped                                                                                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                               ; Untyped                                                                                   ;
; WIDTH_CLOCK                   ; 5                               ; Signed Integer                                                                            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                               ; Untyped                                                                                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF                             ; Untyped                                                                                   ;
; DEVICE_FAMILY                 ; MAX 10                          ; Untyped                                                                                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                          ; Untyped                                                                                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                             ; Untyped                                                                                   ;
; AUTO_CARRY_CHAINS             ; ON                              ; AUTO_CARRY                                                                                ;
; IGNORE_CARRY_BUFFERS          ; OFF                             ; IGNORE_CARRY                                                                              ;
; AUTO_CASCADE_CHAINS           ; ON                              ; AUTO_CASCADE                                                                              ;
; IGNORE_CASCADE_BUFFERS        ; OFF                             ; IGNORE_CASCADE                                                                            ;
+-------------------------------+---------------------------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                   ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; is_this_first_or_second_adc ; 1     ; Signed Integer                                                                                                                                         ;
; num_ch                      ; 1     ; Signed Integer                                                                                                                                         ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal ;
+---------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                                                                                                                                           ;
+---------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clkdiv                          ; 2     ; Signed Integer                                                                                                                                                                                 ;
; tsclkdiv                        ; 1     ; Signed Integer                                                                                                                                                                                 ;
; tsclksel                        ; 1     ; Signed Integer                                                                                                                                                                                 ;
; prescalar                       ; 0     ; Signed Integer                                                                                                                                                                                 ;
; refsel                          ; 0     ; Signed Integer                                                                                                                                                                                 ;
; device_partname_fivechar_prefix ; 10M50 ; String                                                                                                                                                                                         ;
; is_this_first_or_second_adc     ; 1     ; Signed Integer                                                                                                                                                                                 ;
; analog_input_pin_mask           ; 63    ; Signed Integer                                                                                                                                                                                 ;
; hard_pwd                        ; 0     ; Signed Integer                                                                                                                                                                                 ;
; dual_adc_mode                   ; 0     ; Signed Integer                                                                                                                                                                                 ;
; enable_usr_sim                  ; 0     ; Signed Integer                                                                                                                                                                                 ;
; reference_voltage_sim           ; 49648 ; Signed Integer                                                                                                                                                                                 ;
; simfilename_ch0                 ;       ; String                                                                                                                                                                                         ;
; simfilename_ch1                 ;       ; String                                                                                                                                                                                         ;
; simfilename_ch2                 ;       ; String                                                                                                                                                                                         ;
; simfilename_ch3                 ;       ; String                                                                                                                                                                                         ;
; simfilename_ch4                 ;       ; String                                                                                                                                                                                         ;
; simfilename_ch5                 ;       ; String                                                                                                                                                                                         ;
; simfilename_ch6                 ;       ; String                                                                                                                                                                                         ;
; simfilename_ch7                 ;       ; String                                                                                                                                                                                         ;
; simfilename_ch8                 ;       ; String                                                                                                                                                                                         ;
; simfilename_ch9                 ;       ; String                                                                                                                                                                                         ;
; simfilename_ch10                ;       ; String                                                                                                                                                                                         ;
; simfilename_ch11                ;       ; String                                                                                                                                                                                         ;
; simfilename_ch12                ;       ; String                                                                                                                                                                                         ;
; simfilename_ch13                ;       ; String                                                                                                                                                                                         ;
; simfilename_ch14                ;       ; String                                                                                                                                                                                         ;
; simfilename_ch15                ;       ; String                                                                                                                                                                                         ;
; simfilename_ch16                ;       ; String                                                                                                                                                                                         ;
+---------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                                                                                                            ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; is_this_first_or_second_adc ; 1     ; Signed Integer                                                                                                                                                                                                                                  ;
; dual_adc_mode               ; 0     ; Signed Integer                                                                                                                                                                                                                                  ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                            ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                          ;
; lpm_width               ; 12          ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                                                                                                                                                                                                 ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                                                                                                                                                                                                                 ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                                                                                                                                                                                                                 ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                                                                                                                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                                                                                                                                                                 ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                                                                                                                                                                 ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                                                                                                                                                                 ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                                                                                                                                                                 ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                                                                                                                                                                 ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                                                                                                                                                                 ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                                                                                                                                                                                                                                 ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                                                                                                                                                                 ;
; CBXI_PARAMETER          ; scfifo_ds61 ; Untyped                                                                                                                                                                                                                                                                                                                 ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst ;
+---------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                                                                                                                                                                                     ;
+---------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clkdiv                          ; 2     ; Signed Integer                                                                                                                                                                                                                           ;
; tsclkdiv                        ; 1     ; Signed Integer                                                                                                                                                                                                                           ;
; tsclksel                        ; 1     ; Signed Integer                                                                                                                                                                                                                           ;
; prescalar                       ; 0     ; Signed Integer                                                                                                                                                                                                                           ;
; refsel                          ; 0     ; Signed Integer                                                                                                                                                                                                                           ;
; device_partname_fivechar_prefix ; 10M50 ; String                                                                                                                                                                                                                                   ;
; is_this_first_or_second_adc     ; 1     ; Signed Integer                                                                                                                                                                                                                           ;
; analog_input_pin_mask           ; 63    ; Signed Integer                                                                                                                                                                                                                           ;
; hard_pwd                        ; 0     ; Signed Integer                                                                                                                                                                                                                           ;
; enable_usr_sim                  ; 0     ; Signed Integer                                                                                                                                                                                                                           ;
; reference_voltage_sim           ; 49648 ; Signed Integer                                                                                                                                                                                                                           ;
; simfilename_ch0                 ;       ; String                                                                                                                                                                                                                                   ;
; simfilename_ch1                 ;       ; String                                                                                                                                                                                                                                   ;
; simfilename_ch2                 ;       ; String                                                                                                                                                                                                                                   ;
; simfilename_ch3                 ;       ; String                                                                                                                                                                                                                                   ;
; simfilename_ch4                 ;       ; String                                                                                                                                                                                                                                   ;
; simfilename_ch5                 ;       ; String                                                                                                                                                                                                                                   ;
; simfilename_ch6                 ;       ; String                                                                                                                                                                                                                                   ;
; simfilename_ch7                 ;       ; String                                                                                                                                                                                                                                   ;
; simfilename_ch8                 ;       ; String                                                                                                                                                                                                                                   ;
; simfilename_ch9                 ;       ; String                                                                                                                                                                                                                                   ;
; simfilename_ch10                ;       ; String                                                                                                                                                                                                                                   ;
; simfilename_ch11                ;       ; String                                                                                                                                                                                                                                   ;
; simfilename_ch12                ;       ; String                                                                                                                                                                                                                                   ;
; simfilename_ch13                ;       ; String                                                                                                                                                                                                                                   ;
; simfilename_ch14                ;       ; String                                                                                                                                                                                                                                   ;
; simfilename_ch15                ;       ; String                                                                                                                                                                                                                                   ;
; simfilename_ch16                ;       ; String                                                                                                                                                                                                                                   ;
+---------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder ;
+---------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                                                                                                                                                                                                                           ;
+---------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; device_partname_fivechar_prefix ; 10M50 ; String                                                                                                                                                                                                                                                                         ;
; is_this_first_or_second_adc     ; 1     ; Signed Integer                                                                                                                                                                                                                                                                 ;
+---------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance ;
+---------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                                                                                                                                                                                                                                              ;
+---------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clkdiv                          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                    ;
; tsclkdiv                        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                    ;
; tsclksel                        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                    ;
; prescalar                       ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                    ;
; refsel                          ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                    ;
; device_partname_fivechar_prefix ; 10M50 ; String                                                                                                                                                                                                                                                                                            ;
; is_this_first_or_second_adc     ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                    ;
; analog_input_pin_mask           ; 63    ; Signed Integer                                                                                                                                                                                                                                                                                    ;
; hard_pwd                        ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                    ;
; enable_usr_sim                  ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                    ;
; reference_voltage_sim           ; 49648 ; Signed Integer                                                                                                                                                                                                                                                                                    ;
; simfilename_ch0                 ;       ; String                                                                                                                                                                                                                                                                                            ;
; simfilename_ch1                 ;       ; String                                                                                                                                                                                                                                                                                            ;
; simfilename_ch2                 ;       ; String                                                                                                                                                                                                                                                                                            ;
; simfilename_ch3                 ;       ; String                                                                                                                                                                                                                                                                                            ;
; simfilename_ch4                 ;       ; String                                                                                                                                                                                                                                                                                            ;
; simfilename_ch5                 ;       ; String                                                                                                                                                                                                                                                                                            ;
; simfilename_ch6                 ;       ; String                                                                                                                                                                                                                                                                                            ;
; simfilename_ch7                 ;       ; String                                                                                                                                                                                                                                                                                            ;
; simfilename_ch8                 ;       ; String                                                                                                                                                                                                                                                                                            ;
; simfilename_ch9                 ;       ; String                                                                                                                                                                                                                                                                                            ;
; simfilename_ch10                ;       ; String                                                                                                                                                                                                                                                                                            ;
; simfilename_ch11                ;       ; String                                                                                                                                                                                                                                                                                            ;
; simfilename_ch12                ;       ; String                                                                                                                                                                                                                                                                                            ;
; simfilename_ch13                ;       ; String                                                                                                                                                                                                                                                                                            ;
; simfilename_ch14                ;       ; String                                                                                                                                                                                                                                                                                            ;
; simfilename_ch15                ;       ; String                                                                                                                                                                                                                                                                                            ;
; simfilename_ch16                ;       ; String                                                                                                                                                                                                                                                                                            ;
+---------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                                                              ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DUAL_ADC_MODE    ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; CSD_LENGTH       ; 1     ; Signed Integer                                                                                                                                                                                                    ;
; CSD_SLOT_0       ; 00001 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_1       ; 00010 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_2       ; 00011 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_3       ; 00100 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_4       ; 00101 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_5       ; 00110 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_6       ; 00000 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_7       ; 00000 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_8       ; 00000 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_9       ; 00000 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_10      ; 00000 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_11      ; 00000 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_12      ; 00000 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_13      ; 00000 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_14      ; 00000 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_15      ; 00000 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_16      ; 00000 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_17      ; 00000 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_18      ; 00000 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_19      ; 00000 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_20      ; 00000 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_21      ; 00000 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_22      ; 00000 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_23      ; 00000 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_24      ; 00000 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_25      ; 00000 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_26      ; 00000 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_27      ; 00000 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_28      ; 00000 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_29      ; 00000 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_30      ; 00000 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_31      ; 00000 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_32      ; 00000 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_33      ; 00000 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_34      ; 00000 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_35      ; 00000 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_36      ; 00000 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_37      ; 00000 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_38      ; 00000 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_39      ; 00000 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_40      ; 00000 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_41      ; 00000 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_42      ; 00000 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_43      ; 00000 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_44      ; 00000 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_45      ; 00000 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_46      ; 00000 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_47      ; 00000 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_48      ; 00000 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_49      ; 00000 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_50      ; 00000 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_51      ; 00000 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_52      ; 00000 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_53      ; 00000 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_54      ; 00000 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_55      ; 00000 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_56      ; 00000 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_57      ; 00000 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_58      ; 00000 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_59      ; 00000 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_60      ; 00000 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_61      ; 00000 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_62      ; 00000 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_63      ; 00000 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_0_ADC2  ; 00000 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_1_ADC2  ; 00000 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_2_ADC2  ; 00000 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_3_ADC2  ; 00000 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_4_ADC2  ; 00000 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_5_ADC2  ; 00000 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_6_ADC2  ; 00000 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_7_ADC2  ; 00000 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_8_ADC2  ; 00000 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_9_ADC2  ; 00000 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_10_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_11_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_12_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_13_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_14_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_15_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_16_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_17_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_18_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_19_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_20_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_21_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_22_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_23_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_24_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_25_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_26_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_27_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_28_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_29_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_30_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_31_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_32_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_33_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_34_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_35_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_36_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_37_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_38_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_39_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_40_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_41_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_42_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_43_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_44_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_45_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_46_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_47_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_48_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_49_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_50_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_51_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_52_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_53_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_54_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_55_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_56_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_57_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_58_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_59_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_60_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_61_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_62_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                                                   ;
; CSD_SLOT_63_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                                                   ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CSD_LENGTH     ; 1     ; Signed Integer                                                                                                                                                                                                                                                   ;
; CSD_ASIZE      ; 1     ; Signed Integer                                                                                                                                                                                                                                                   ;
; CSD_SLOT_0     ; 00001 ; Unsigned Binary                                                                                                                                                                                                                                                  ;
; CSD_SLOT_1     ; 00010 ; Unsigned Binary                                                                                                                                                                                                                                                  ;
; CSD_SLOT_2     ; 00011 ; Unsigned Binary                                                                                                                                                                                                                                                  ;
; CSD_SLOT_3     ; 00100 ; Unsigned Binary                                                                                                                                                                                                                                                  ;
; CSD_SLOT_4     ; 00101 ; Unsigned Binary                                                                                                                                                                                                                                                  ;
; CSD_SLOT_5     ; 00110 ; Unsigned Binary                                                                                                                                                                                                                                                  ;
; CSD_SLOT_6     ; 00000 ; Unsigned Binary                                                                                                                                                                                                                                                  ;
; CSD_SLOT_7     ; 00000 ; Unsigned Binary                                                                                                                                                                                                                                                  ;
; CSD_SLOT_8     ; 00000 ; Unsigned Binary                                                                                                                                                                                                                                                  ;
; CSD_SLOT_9     ; 00000 ; Unsigned Binary                                                                                                                                                                                                                                                  ;
; CSD_SLOT_10    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                                                  ;
; CSD_SLOT_11    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                                                  ;
; CSD_SLOT_12    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                                                  ;
; CSD_SLOT_13    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                                                  ;
; CSD_SLOT_14    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                                                  ;
; CSD_SLOT_15    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                                                  ;
; CSD_SLOT_16    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                                                  ;
; CSD_SLOT_17    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                                                  ;
; CSD_SLOT_18    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                                                  ;
; CSD_SLOT_19    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                                                  ;
; CSD_SLOT_20    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                                                  ;
; CSD_SLOT_21    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                                                  ;
; CSD_SLOT_22    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                                                  ;
; CSD_SLOT_23    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                                                  ;
; CSD_SLOT_24    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                                                  ;
; CSD_SLOT_25    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                                                  ;
; CSD_SLOT_26    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                                                  ;
; CSD_SLOT_27    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                                                  ;
; CSD_SLOT_28    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                                                  ;
; CSD_SLOT_29    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                                                  ;
; CSD_SLOT_30    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                                                  ;
; CSD_SLOT_31    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                                                  ;
; CSD_SLOT_32    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                                                  ;
; CSD_SLOT_33    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                                                  ;
; CSD_SLOT_34    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                                                  ;
; CSD_SLOT_35    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                                                  ;
; CSD_SLOT_36    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                                                  ;
; CSD_SLOT_37    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                                                  ;
; CSD_SLOT_38    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                                                  ;
; CSD_SLOT_39    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                                                  ;
; CSD_SLOT_40    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                                                  ;
; CSD_SLOT_41    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                                                  ;
; CSD_SLOT_42    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                                                  ;
; CSD_SLOT_43    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                                                  ;
; CSD_SLOT_44    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                                                  ;
; CSD_SLOT_45    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                                                  ;
; CSD_SLOT_46    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                                                  ;
; CSD_SLOT_47    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                                                  ;
; CSD_SLOT_48    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                                                  ;
; CSD_SLOT_49    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                                                  ;
; CSD_SLOT_50    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                                                  ;
; CSD_SLOT_51    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                                                  ;
; CSD_SLOT_52    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                                                  ;
; CSD_SLOT_53    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                                                  ;
; CSD_SLOT_54    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                                                  ;
; CSD_SLOT_55    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                                                  ;
; CSD_SLOT_56    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                                                  ;
; CSD_SLOT_57    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                                                  ;
; CSD_SLOT_58    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                                                  ;
; CSD_SLOT_59    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                                                  ;
; CSD_SLOT_60    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                                                  ;
; CSD_SLOT_61    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                                                  ;
; CSD_SLOT_62    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                                                  ;
; CSD_SLOT_63    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                                                  ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DUAL_ADC_MODE  ; 0     ; Signed Integer                                                                                                                                                                                                            ;
; RSP_DATA_WIDTH ; 12    ; Signed Integer                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 16    ; Signed Integer                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                                                                             ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                                                                                                                                                                                                                      ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                                                                                                                                                                                                                                      ;
; NUMWORDS_A                         ; 64                   ; Signed Integer                                                                                                                                                                                                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                             ;
; WIDTH_B                            ; 16                   ; Signed Integer                                                                                                                                                                                                                                                      ;
; WIDTHAD_B                          ; 6                    ; Signed Integer                                                                                                                                                                                                                                                      ;
; NUMWORDS_B                         ; 64                   ; Signed Integer                                                                                                                                                                                                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                                                                                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                             ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                                                                                                                                                                                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                                                                                                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                                                                                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                                                                                                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                             ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                                                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_v5s1      ; Untyped                                                                                                                                                                                                                                                             ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_teste:VGA_INST|altsyncram:display_buffer_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------+
; Parameter Name                     ; Value                ; Type                                    ;
+------------------------------------+----------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                 ;
; WIDTH_A                            ; 12                   ; Untyped                                 ;
; WIDTHAD_A                          ; 10                   ; Untyped                                 ;
; NUMWORDS_A                         ; 640                  ; Untyped                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WIDTH_B                            ; 12                   ; Untyped                                 ;
; WIDTHAD_B                          ; 10                   ; Untyped                                 ;
; NUMWORDS_B                         ; 640                  ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                 ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_fvd1      ; Untyped                                 ;
+------------------------------------+----------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_teste:VGA_INST|lpm_divide:Mod0 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 13             ; Untyped                                   ;
; LPM_WIDTHD             ; 13             ; Untyped                                   ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                   ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_05o ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_teste:VGA_INST|lpm_divide:Mod1 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 9              ; Untyped                                   ;
; LPM_WIDTHD             ; 9              ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_ikl ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_teste:VGA_INST|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 23             ; Untyped                                   ;
; LPM_WIDTHD             ; 13             ; Untyped                                   ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                   ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_uco ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                                                   ;
+-------------------------------+----------------------------------------------------------------------------------------------------------------+
; Name                          ; Value                                                                                                          ;
+-------------------------------+----------------------------------------------------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                                                              ;
; Entity Instance               ; adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|altpll:adc_pll ;
;     -- OPERATION_MODE         ; NORMAL                                                                                                         ;
;     -- PLL_TYPE               ; AUTO                                                                                                           ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                                         ;
;     -- INCLK0_INPUT_FREQUENCY ; 10000                                                                                                          ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                                              ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                                              ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                                              ;
+-------------------------------+----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                                    ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                                                                                                                                                              ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                                                                                                                                                                                                                                                  ;
; Entity Instance            ; adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                                                                                                                                       ;
;     -- lpm_width           ; 12                                                                                                                                                                                                                                                                                                                 ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                                                                                                                                                                                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                                                                                                                                ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                                                                                                                                 ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                               ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                              ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                                                                                                                                                                                                                                  ;
; Entity Instance                           ; adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_A                            ; 16                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 64                                                                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 16                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 64                                                                                                                                                                                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                                                                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                           ;
; Entity Instance                           ; vga_teste:VGA_INST|altsyncram:display_buffer_rtl_0                                                                                                                                                                                                                                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_A                            ; 12                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 640                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 12                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 640                                                                                                                                                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                          ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram" ;
+--------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                                                                                      ;
+--------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data[15..12] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                 ;
+--------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal" ;
+---------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                                                                 ;
+---------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cmd_ready_2   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                            ;
; cmd_valid_2   ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                  ;
; cmd_channel_2 ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                  ;
; cmd_sop_2     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                  ;
; cmd_eop_2     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                  ;
+---------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo" ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                    ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; empty ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                                     ;
; full  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                                     ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal" ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sync_valid ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                 ;
; sync_ready ; Input  ; Info     ; Stuck at GND                                                                                                                                                                           ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core" ;
+-----------------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                              ; Type   ; Severity ; Details                                                                                                             ;
+-----------------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; sample_store_csr_address[5..4]    ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; sample_store_csr_writedata[31..1] ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; sample_store_csr_writedata[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                        ;
; sample_store_csr_readdata[31..12] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                 ;
; sequencer_csr_address             ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; sequencer_csr_read                ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; sequencer_csr_writedata[31..1]    ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; sequencer_csr_writedata[0]        ; Input  ; Info     ; Stuck at VCC                                                                                                        ;
; sequencer_csr_readdata            ; Output ; Info     ; Explicitly unconnected                                                                                              ;
+-----------------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0"                          ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; ADC_SCLK ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ADC_CS_N ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ADC_DOUT ; Input  ; Info     ; Stuck at GND                                                                        ;
; ADC_DIN  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adc_teste:ADC_INST|adcteste:u0"                                                      ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; reset ; Input  ; Info     ; Stuck at GND                                                                        ;
; ch1   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ch2   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ch3   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ch4   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ch5   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ch6   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ch7   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adc_teste:ADC_INST"                                                                        ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; adc_clk_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 36                          ;
; cycloneiii_ff         ; 7901                        ;
;     ENA               ; 7780                        ;
;     ENA SCLR          ; 8                           ;
;     SCLR              ; 6                           ;
;     SLD               ; 1                           ;
;     plain             ; 106                         ;
; cycloneiii_lcell_comb ; 6859                        ;
;     arith             ; 389                         ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 193                         ;
;         3 data inputs ; 193                         ;
;     normal            ; 6470                        ;
;         0 data inputs ; 23                          ;
;         1 data inputs ; 24                          ;
;         2 data inputs ; 294                         ;
;         3 data inputs ; 376                         ;
;         4 data inputs ; 5753                        ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 24                          ;
; fiftyfivenm_adcblock  ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 57.80                       ;
; Average LUT depth     ; 15.15                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:22     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Jul 03 13:18:57 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off adc_teste -c adc_teste
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file adcteste/synthesis/adcteste.vhd
    Info (12022): Found design unit 1: adcteste-rtl File: C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/adcteste.vhd Line: 24
    Info (12023): Found entity 1: adcteste File: C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/adcteste.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file adcteste/synthesis/submodules/altera_up_avalon_adv_adc.v
    Info (12023): Found entity 1: altera_up_avalon_adv_adc File: C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_up_avalon_adv_adc.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file adcteste/synthesis/submodules/altera_modular_adc_control.v
    Info (12023): Found entity 1: altera_modular_adc_control File: C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_control.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file adcteste/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v
    Info (12023): Found entity 1: altera_modular_adc_control_avrg_fifo File: C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file adcteste/synthesis/submodules/altera_modular_adc_control_fsm.v
    Info (12023): Found entity 1: altera_modular_adc_control_fsm File: C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file adcteste/synthesis/submodules/altera_modular_adc_sample_store.v
    Info (12023): Found entity 1: altera_modular_adc_sample_store File: C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_sample_store.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file adcteste/synthesis/submodules/altera_modular_adc_sample_store_ram.v
    Info (12023): Found entity 1: altera_modular_adc_sample_store_ram File: C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_sample_store_ram.v Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file adcteste/synthesis/submodules/altera_modular_adc_sequencer.v
    Info (12023): Found entity 1: altera_modular_adc_sequencer File: C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_sequencer.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file adcteste/synthesis/submodules/altera_modular_adc_sequencer_csr.v
    Info (12023): Found entity 1: altera_modular_adc_sequencer_csr File: C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_sequencer_csr.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file adcteste/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v
    Info (12023): Found entity 1: altera_modular_adc_sequencer_ctrl File: C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file adcteste/synthesis/submodules/chsel_code_converter_sw_to_hw.v
    Info (12023): Found entity 1: chsel_code_converter_sw_to_hw File: C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/chsel_code_converter_sw_to_hw.v Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file adcteste/synthesis/submodules/de10_lite_adc_core_modular_adc_0.v
    Info (12023): Found entity 1: DE10_Lite_ADC_Core_modular_adc_0 File: C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file adcteste/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v
    Info (12023): Found entity 1: fiftyfivenm_adcblock_primitive_wrapper File: C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file adcteste/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v
    Info (12023): Found entity 1: fiftyfivenm_adcblock_top_wrapper File: C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file adcteste/synthesis/submodules/adcteste_adc_mega_0.v
    Info (12023): Found entity 1: adcteste_adc_mega_0 File: C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/adcteste_adc_mega_0.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file de10_lite_golden_top.v
    Info (12023): Found entity 1: DE10_LITE_Golden_Top File: C:/intelFPGA_lite/projetos/adc_teste/DE10_LITE_Golden_Top.v Line: 29
Info (12021): Found 2 design units, including 1 entities, in source file adc_teste.vhd
    Info (12022): Found design unit 1: adc_teste-comportamental File: C:/intelFPGA_lite/projetos/adc_teste/adc_teste.vhd Line: 19
    Info (12023): Found entity 1: adc_teste File: C:/intelFPGA_lite/projetos/adc_teste/adc_teste.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file vga_teste.vhd
    Info (12022): Found design unit 1: vga_teste-rtl File: C:/intelFPGA_lite/projetos/adc_teste/vga_teste.vhd Line: 17
    Info (12023): Found entity 1: vga_teste File: C:/intelFPGA_lite/projetos/adc_teste/vga_teste.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file top.vhd
    Info (12022): Found design unit 1: top-structural File: C:/intelFPGA_lite/projetos/adc_teste/top.vhd Line: 24
    Info (12023): Found entity 1: top File: C:/intelFPGA_lite/projetos/adc_teste/top.vhd Line: 5
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at top.vhd(55): object "adc_clk" assigned a value but never read File: C:/intelFPGA_lite/projetos/adc_teste/top.vhd Line: 55
Info (12128): Elaborating entity "adc_teste" for hierarchy "adc_teste:ADC_INST" File: C:/intelFPGA_lite/projetos/adc_teste/top.vhd Line: 59
Info (12128): Elaborating entity "adcteste" for hierarchy "adc_teste:ADC_INST|adcteste:u0" File: C:/intelFPGA_lite/projetos/adc_teste/adc_teste.vhd Line: 58
Info (12128): Elaborating entity "adcteste_adc_mega_0" for hierarchy "adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0" File: C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/adcteste.vhd Line: 54
Info (12128): Elaborating entity "altera_up_avalon_adv_adc" for hierarchy "adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL" File: C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/adcteste_adc_mega_0.v Line: 58
Info (12128): Elaborating entity "altpll" for hierarchy "adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|altpll:adc_pll" File: C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_up_avalon_adv_adc.v Line: 105
Info (12130): Elaborated megafunction instantiation "adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|altpll:adc_pll" File: C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_up_avalon_adv_adc.v Line: 105
Info (12133): Instantiated megafunction "adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|altpll:adc_pll" with the following parameter: File: C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_up_avalon_adv_adc.v Line: 105
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "10"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "5"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "10000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=MAX10_ADC_PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/max10_adc_pll_altpll.v
    Info (12023): Found entity 1: MAX10_ADC_PLL_altpll File: C:/intelFPGA_lite/projetos/adc_teste/db/max10_adc_pll_altpll.v Line: 29
Info (12128): Elaborating entity "MAX10_ADC_PLL_altpll" for hierarchy "adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|altpll:adc_pll|MAX10_ADC_PLL_altpll:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "DE10_Lite_ADC_Core_modular_adc_0" for hierarchy "adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core" File: C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_up_avalon_adv_adc.v Line: 179
Info (12128): Elaborating entity "altera_modular_adc_control" for hierarchy "adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal" File: C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v Line: 118
Info (12128): Elaborating entity "altera_modular_adc_control_fsm" for hierarchy "adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm" File: C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_control.v Line: 121
Warning (10036): Verilog HDL or VHDL warning at altera_modular_adc_control_fsm.v(83): object "sync_ctrl_state_nxt" assigned a value but never read File: C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 83
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer" File: C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 169
Info (12130): Elaborated megafunction instantiation "adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer" File: C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 169
Info (12133): Instantiated megafunction "adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer" with the following parameter: File: C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 169
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "altera_modular_adc_control_avrg_fifo" for hierarchy "adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo" File: C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 957
Info (12128): Elaborating entity "scfifo" for hierarchy "adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component" File: C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v Line: 104
Info (12130): Elaborated megafunction instantiation "adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component" File: C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v Line: 104
Info (12133): Instantiated megafunction "adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component" with the following parameter: File: C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v Line: 104
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M9K"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "12"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_ds61.tdf
    Info (12023): Found entity 1: scfifo_ds61 File: C:/intelFPGA_lite/projetos/adc_teste/db/scfifo_ds61.tdf Line: 24
Info (12128): Elaborating entity "scfifo_ds61" for hierarchy "adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_3o41.tdf
    Info (12023): Found entity 1: a_dpfifo_3o41 File: C:/intelFPGA_lite/projetos/adc_teste/db/a_dpfifo_3o41.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_3o41" for hierarchy "adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo" File: C:/intelFPGA_lite/projetos/adc_teste/db/scfifo_ds61.tdf Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_c6e.tdf
    Info (12023): Found entity 1: a_fefifo_c6e File: C:/intelFPGA_lite/projetos/adc_teste/db/a_fefifo_c6e.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_c6e" for hierarchy "adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state" File: C:/intelFPGA_lite/projetos/adc_teste/db/a_dpfifo_3o41.tdf Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_337.tdf
    Info (12023): Found entity 1: cntr_337 File: C:/intelFPGA_lite/projetos/adc_teste/db/cntr_337.tdf Line: 25
Info (12128): Elaborating entity "cntr_337" for hierarchy "adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw" File: C:/intelFPGA_lite/projetos/adc_teste/db/a_fefifo_c6e.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rqn1.tdf
    Info (12023): Found entity 1: altsyncram_rqn1 File: C:/intelFPGA_lite/projetos/adc_teste/db/altsyncram_rqn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_rqn1" for hierarchy "adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram" File: C:/intelFPGA_lite/projetos/adc_teste/db/a_dpfifo_3o41.tdf Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf
    Info (12023): Found entity 1: cntr_n2b File: C:/intelFPGA_lite/projetos/adc_teste/db/cntr_n2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_n2b" for hierarchy "adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:rd_ptr_count" File: C:/intelFPGA_lite/projetos/adc_teste/db/a_dpfifo_3o41.tdf Line: 42
Info (12128): Elaborating entity "fiftyfivenm_adcblock_top_wrapper" for hierarchy "adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst" File: C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_control.v Line: 165
Info (12128): Elaborating entity "chsel_code_converter_sw_to_hw" for hierarchy "adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder" File: C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v Line: 186
Info (12128): Elaborating entity "fiftyfivenm_adcblock_primitive_wrapper" for hierarchy "adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance" File: C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v Line: 204
Info (12128): Elaborating entity "altera_modular_adc_sequencer" for hierarchy "adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal" File: C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v Line: 269
Info (12128): Elaborating entity "altera_modular_adc_sequencer_csr" for hierarchy "adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_csr:u_seq_csr" File: C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_sequencer.v Line: 227
Info (12128): Elaborating entity "altera_modular_adc_sequencer_ctrl" for hierarchy "adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl" File: C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_sequencer.v Line: 317
Info (12128): Elaborating entity "altera_modular_adc_sample_store" for hierarchy "adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal" File: C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v Line: 288
Info (12128): Elaborating entity "altera_modular_adc_sample_store_ram" for hierarchy "adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram" File: C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_sample_store.v Line: 188
Info (12128): Elaborating entity "altsyncram" for hierarchy "adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_sample_store_ram.v Line: 120
Info (12130): Elaborated megafunction instantiation "adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_sample_store_ram.v Line: 120
Info (12133): Instantiated megafunction "adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component" with the following parameter: File: C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_modular_adc_sample_store_ram.v Line: 120
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "numwords_b" = "64"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad_b" = "6"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_v5s1.tdf
    Info (12023): Found entity 1: altsyncram_v5s1 File: C:/intelFPGA_lite/projetos/adc_teste/db/altsyncram_v5s1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_v5s1" for hierarchy "adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "vga_teste" for hierarchy "vga_teste:VGA_INST" File: C:/intelFPGA_lite/projetos/adc_teste/top.vhd Line: 71
Warning (12030): Port "clk" on the entity instantiation of "adc_pll" is connected to a signal of width 1. The formal width of the signal in the module is 5.  The extra bits will be left dangling without any fan-out logic. File: C:/intelFPGA_lite/projetos/adc_teste/adcteste/synthesis/submodules/altera_up_avalon_adv_adc.v Line: 105
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated|q_b[12]" File: C:/intelFPGA_lite/projetos/adc_teste/db/altsyncram_v5s1.tdf Line: 386
        Warning (14320): Synthesized away node "adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated|q_b[13]" File: C:/intelFPGA_lite/projetos/adc_teste/db/altsyncram_v5s1.tdf Line: 415
        Warning (14320): Synthesized away node "adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated|q_b[14]" File: C:/intelFPGA_lite/projetos/adc_teste/db/altsyncram_v5s1.tdf Line: 444
        Warning (14320): Synthesized away node "adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated|q_b[15]" File: C:/intelFPGA_lite/projetos/adc_teste/db/altsyncram_v5s1.tdf Line: 473
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[0]" File: C:/intelFPGA_lite/projetos/adc_teste/db/altsyncram_rqn1.tdf Line: 39
        Warning (14320): Synthesized away node "adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[1]" File: C:/intelFPGA_lite/projetos/adc_teste/db/altsyncram_rqn1.tdf Line: 69
        Warning (14320): Synthesized away node "adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[2]" File: C:/intelFPGA_lite/projetos/adc_teste/db/altsyncram_rqn1.tdf Line: 99
        Warning (14320): Synthesized away node "adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[3]" File: C:/intelFPGA_lite/projetos/adc_teste/db/altsyncram_rqn1.tdf Line: 129
        Warning (14320): Synthesized away node "adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[4]" File: C:/intelFPGA_lite/projetos/adc_teste/db/altsyncram_rqn1.tdf Line: 159
        Warning (14320): Synthesized away node "adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[5]" File: C:/intelFPGA_lite/projetos/adc_teste/db/altsyncram_rqn1.tdf Line: 189
        Warning (14320): Synthesized away node "adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[6]" File: C:/intelFPGA_lite/projetos/adc_teste/db/altsyncram_rqn1.tdf Line: 219
        Warning (14320): Synthesized away node "adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[7]" File: C:/intelFPGA_lite/projetos/adc_teste/db/altsyncram_rqn1.tdf Line: 249
        Warning (14320): Synthesized away node "adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[8]" File: C:/intelFPGA_lite/projetos/adc_teste/db/altsyncram_rqn1.tdf Line: 279
        Warning (14320): Synthesized away node "adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[9]" File: C:/intelFPGA_lite/projetos/adc_teste/db/altsyncram_rqn1.tdf Line: 309
        Warning (14320): Synthesized away node "adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[10]" File: C:/intelFPGA_lite/projetos/adc_teste/db/altsyncram_rqn1.tdf Line: 339
        Warning (14320): Synthesized away node "adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[11]" File: C:/intelFPGA_lite/projetos/adc_teste/db/altsyncram_rqn1.tdf Line: 369
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[0]" File: C:/intelFPGA_lite/projetos/adc_teste/db/altsyncram_rqn1.tdf Line: 39
        Warning (14320): Synthesized away node "adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[1]" File: C:/intelFPGA_lite/projetos/adc_teste/db/altsyncram_rqn1.tdf Line: 69
        Warning (14320): Synthesized away node "adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[2]" File: C:/intelFPGA_lite/projetos/adc_teste/db/altsyncram_rqn1.tdf Line: 99
        Warning (14320): Synthesized away node "adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[3]" File: C:/intelFPGA_lite/projetos/adc_teste/db/altsyncram_rqn1.tdf Line: 129
        Warning (14320): Synthesized away node "adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[4]" File: C:/intelFPGA_lite/projetos/adc_teste/db/altsyncram_rqn1.tdf Line: 159
        Warning (14320): Synthesized away node "adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[5]" File: C:/intelFPGA_lite/projetos/adc_teste/db/altsyncram_rqn1.tdf Line: 189
        Warning (14320): Synthesized away node "adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[6]" File: C:/intelFPGA_lite/projetos/adc_teste/db/altsyncram_rqn1.tdf Line: 219
        Warning (14320): Synthesized away node "adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[7]" File: C:/intelFPGA_lite/projetos/adc_teste/db/altsyncram_rqn1.tdf Line: 249
        Warning (14320): Synthesized away node "adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[8]" File: C:/intelFPGA_lite/projetos/adc_teste/db/altsyncram_rqn1.tdf Line: 279
        Warning (14320): Synthesized away node "adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[9]" File: C:/intelFPGA_lite/projetos/adc_teste/db/altsyncram_rqn1.tdf Line: 309
        Warning (14320): Synthesized away node "adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[10]" File: C:/intelFPGA_lite/projetos/adc_teste/db/altsyncram_rqn1.tdf Line: 339
        Warning (14320): Synthesized away node "adc_teste:ADC_INST|adcteste:u0|adcteste_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[11]" File: C:/intelFPGA_lite/projetos/adc_teste/db/altsyncram_rqn1.tdf Line: 369
Warning (276027): Inferred dual-clock RAM node "vga_teste:VGA_INST|display_buffer_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "vga_teste:VGA_INST|sample_buffer" is uninferred due to asynchronous read logic File: C:/intelFPGA_lite/projetos/adc_teste/vga_teste.vhd Line: 43
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vga_teste:VGA_INST|display_buffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 12
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 640
        Info (286033): Parameter WIDTH_B set to 12
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 640
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (278001): Inferred 3 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_teste:VGA_INST|Mod0" File: C:/intelFPGA_lite/projetos/adc_teste/vga_teste.vhd Line: 100
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_teste:VGA_INST|Mod1" File: C:/intelFPGA_lite/projetos/adc_teste/vga_teste.vhd Line: 161
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_teste:VGA_INST|Div0" File: C:/intelFPGA_lite/projetos/adc_teste/vga_teste.vhd Line: 167
Info (12130): Elaborated megafunction instantiation "vga_teste:VGA_INST|altsyncram:display_buffer_rtl_0"
Info (12133): Instantiated megafunction "vga_teste:VGA_INST|altsyncram:display_buffer_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "12"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "640"
    Info (12134): Parameter "WIDTH_B" = "12"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "640"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fvd1.tdf
    Info (12023): Found entity 1: altsyncram_fvd1 File: C:/intelFPGA_lite/projetos/adc_teste/db/altsyncram_fvd1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "vga_teste:VGA_INST|lpm_divide:Mod0" File: C:/intelFPGA_lite/projetos/adc_teste/vga_teste.vhd Line: 100
Info (12133): Instantiated megafunction "vga_teste:VGA_INST|lpm_divide:Mod0" with the following parameter: File: C:/intelFPGA_lite/projetos/adc_teste/vga_teste.vhd Line: 100
    Info (12134): Parameter "LPM_WIDTHN" = "13"
    Info (12134): Parameter "LPM_WIDTHD" = "13"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_05o.tdf
    Info (12023): Found entity 1: lpm_divide_05o File: C:/intelFPGA_lite/projetos/adc_teste/db/lpm_divide_05o.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_2dg.tdf
    Info (12023): Found entity 1: abs_divider_2dg File: C:/intelFPGA_lite/projetos/adc_teste/db/abs_divider_2dg.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_oke.tdf
    Info (12023): Found entity 1: alt_u_div_oke File: C:/intelFPGA_lite/projetos/adc_teste/db/alt_u_div_oke.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf
    Info (12023): Found entity 1: add_sub_t3c File: C:/intelFPGA_lite/projetos/adc_teste/db/add_sub_t3c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf
    Info (12023): Found entity 1: add_sub_u3c File: C:/intelFPGA_lite/projetos/adc_teste/db/add_sub_u3c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_7b9.tdf
    Info (12023): Found entity 1: lpm_abs_7b9 File: C:/intelFPGA_lite/projetos/adc_teste/db/lpm_abs_7b9.tdf Line: 24
Info (12130): Elaborated megafunction instantiation "vga_teste:VGA_INST|lpm_divide:Mod1" File: C:/intelFPGA_lite/projetos/adc_teste/vga_teste.vhd Line: 161
Info (12133): Instantiated megafunction "vga_teste:VGA_INST|lpm_divide:Mod1" with the following parameter: File: C:/intelFPGA_lite/projetos/adc_teste/vga_teste.vhd Line: 161
    Info (12134): Parameter "LPM_WIDTHN" = "9"
    Info (12134): Parameter "LPM_WIDTHD" = "9"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ikl.tdf
    Info (12023): Found entity 1: lpm_divide_ikl File: C:/intelFPGA_lite/projetos/adc_teste/db/lpm_divide_ikl.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_hkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_hkh File: C:/intelFPGA_lite/projetos/adc_teste/db/sign_div_unsign_hkh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_cfe.tdf
    Info (12023): Found entity 1: alt_u_div_cfe File: C:/intelFPGA_lite/projetos/adc_teste/db/alt_u_div_cfe.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "vga_teste:VGA_INST|lpm_divide:Div0" File: C:/intelFPGA_lite/projetos/adc_teste/vga_teste.vhd Line: 167
Info (12133): Instantiated megafunction "vga_teste:VGA_INST|lpm_divide:Div0" with the following parameter: File: C:/intelFPGA_lite/projetos/adc_teste/vga_teste.vhd Line: 167
    Info (12134): Parameter "LPM_WIDTHN" = "23"
    Info (12134): Parameter "LPM_WIDTHD" = "13"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_uco.tdf
    Info (12023): Found entity 1: lpm_divide_uco File: C:/intelFPGA_lite/projetos/adc_teste/db/lpm_divide_uco.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_3dg.tdf
    Info (12023): Found entity 1: abs_divider_3dg File: C:/intelFPGA_lite/projetos/adc_teste/db/abs_divider_3dg.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_qke.tdf
    Info (12023): Found entity 1: alt_u_div_qke File: C:/intelFPGA_lite/projetos/adc_teste/db/alt_u_div_qke.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_8b9.tdf
    Info (12023): Found entity 1: lpm_abs_8b9 File: C:/intelFPGA_lite/projetos/adc_teste/db/lpm_abs_8b9.tdf Line: 24
Info (13014): Ignored 28 buffer(s)
    Info (13016): Ignored 28 CARRY_SUM buffer(s)
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_R[2]" is stuck at GND File: C:/intelFPGA_lite/projetos/adc_teste/top.vhd Line: 11
    Warning (13410): Pin "VGA_R[3]" is stuck at GND File: C:/intelFPGA_lite/projetos/adc_teste/top.vhd Line: 11
    Warning (13410): Pin "VGA_B[2]" is stuck at GND File: C:/intelFPGA_lite/projetos/adc_teste/top.vhd Line: 13
    Warning (13410): Pin "VGA_B[3]" is stuck at GND File: C:/intelFPGA_lite/projetos/adc_teste/top.vhd Line: 13
Info (286030): Timing-Driven Synthesis is running
Info (17049): 13 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "vga_teste:VGA_INST|lpm_divide:Mod1|lpm_divide_ikl:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_cfe:divider|add_sub_8_result_int[1]~12" File: C:/intelFPGA_lite/projetos/adc_teste/db/alt_u_div_cfe.tdf Line: 66
    Info (17048): Logic cell "vga_teste:VGA_INST|lpm_divide:Mod0|lpm_divide_05o:auto_generated|abs_divider_2dg:divider|alt_u_div_oke:divider|add_sub_11_result_int[6]~12" File: C:/intelFPGA_lite/projetos/adc_teste/db/alt_u_div_oke.tdf Line: 41
    Info (17048): Logic cell "vga_teste:VGA_INST|lpm_divide:Mod0|lpm_divide_05o:auto_generated|abs_divider_2dg:divider|alt_u_div_oke:divider|add_sub_11_result_int[1]~14" File: C:/intelFPGA_lite/projetos/adc_teste/db/alt_u_div_oke.tdf Line: 41
    Info (17048): Logic cell "vga_teste:VGA_INST|lpm_divide:Mod0|lpm_divide_05o:auto_generated|abs_divider_2dg:divider|alt_u_div_oke:divider|add_sub_11_result_int[2]~16" File: C:/intelFPGA_lite/projetos/adc_teste/db/alt_u_div_oke.tdf Line: 41
    Info (17048): Logic cell "vga_teste:VGA_INST|lpm_divide:Mod0|lpm_divide_05o:auto_generated|abs_divider_2dg:divider|alt_u_div_oke:divider|add_sub_11_result_int[5]~18" File: C:/intelFPGA_lite/projetos/adc_teste/db/alt_u_div_oke.tdf Line: 41
    Info (17048): Logic cell "vga_teste:VGA_INST|lpm_divide:Mod0|lpm_divide_05o:auto_generated|abs_divider_2dg:divider|alt_u_div_oke:divider|add_sub_11_result_int[4]~20" File: C:/intelFPGA_lite/projetos/adc_teste/db/alt_u_div_oke.tdf Line: 41
    Info (17048): Logic cell "vga_teste:VGA_INST|lpm_divide:Mod0|lpm_divide_05o:auto_generated|abs_divider_2dg:divider|alt_u_div_oke:divider|add_sub_11_result_int[3]~22" File: C:/intelFPGA_lite/projetos/adc_teste/db/alt_u_div_oke.tdf Line: 41
Info (144001): Generated suppressed messages file C:/intelFPGA_lite/projetos/adc_teste/output_files/adc_teste.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 14696 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 1 input pins
    Info (21059): Implemented 35 output pins
    Info (21061): Implemented 14634 logic cells
    Info (21064): Implemented 24 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 44 warnings
    Info: Peak virtual memory: 4894 megabytes
    Info: Processing ended: Thu Jul 03 13:19:44 2025
    Info: Elapsed time: 00:00:47
    Info: Total CPU time (on all processors): 00:01:07


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/intelFPGA_lite/projetos/adc_teste/output_files/adc_teste.map.smsg.


