verilog xil_defaultlib --include "/home/sadhanpawar/Xilinx/Vivado/2023.1/data/xilinx_vip/include" --include "../../../../gpio.gen/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../gpio.gen/sources_1/bd/system/ipshared/aed8/hdl" --include "../../../../gpio.gen/sources_1/bd/system/ipshared/1b7e/hdl/verilog" --include "../../../../gpio.gen/sources_1/bd/system/ipshared/122e/hdl/verilog" --include "../../../../gpio.gen/sources_1/bd/system/ipshared/affe/hdl/verilog" --include "../../../../gpio.gen/sources_1/bd/system/ipshared/20d0/hdl/verilog" \
"../../../bd/system/ip/system_processing_system7_0_0/sim/system_processing_system7_0_0.v" \

sv xil_defaultlib --include "/home/sadhanpawar/Xilinx/Vivado/2023.1/data/xilinx_vip/include" --include "../../../../gpio.gen/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../gpio.gen/sources_1/bd/system/ipshared/aed8/hdl" --include "../../../../gpio.gen/sources_1/bd/system/ipshared/1b7e/hdl/verilog" --include "../../../../gpio.gen/sources_1/bd/system/ipshared/122e/hdl/verilog" --include "../../../../gpio.gen/sources_1/bd/system/ipshared/affe/hdl/verilog" --include "../../../../gpio.gen/sources_1/bd/system/ipshared/20d0/hdl/verilog" \
"../../../bd/system/ipshared/20e5/hdl/gpio_v1_0_AXI.v" \
"../../../bd/system/ipshared/20e5/hdl/gpio_v1_0.v" \

verilog xil_defaultlib --include "/home/sadhanpawar/Xilinx/Vivado/2023.1/data/xilinx_vip/include" --include "../../../../gpio.gen/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../gpio.gen/sources_1/bd/system/ipshared/aed8/hdl" --include "../../../../gpio.gen/sources_1/bd/system/ipshared/1b7e/hdl/verilog" --include "../../../../gpio.gen/sources_1/bd/system/ipshared/122e/hdl/verilog" --include "../../../../gpio.gen/sources_1/bd/system/ipshared/affe/hdl/verilog" --include "../../../../gpio.gen/sources_1/bd/system/ipshared/20d0/hdl/verilog" \
"../../../bd/system/ip/system_gpio_0_0/sim/system_gpio_0_0.v" \
"../../../bd/system/ip/system_xlconcat_0_0/sim/system_xlconcat_0_0.v" \
"../../../bd/system/ip/system_ila_0_0/sim/system_ila_0_0.v" \
"../../../bd/system/sim/system.v" \
"../../../bd/system/ip/system_auto_pc_0/sim/system_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
