Coverage Report by instance with details

=================================================================================
=== Instance: /top/f_if
=== Design Unit: work.slave_if
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         50        50         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /top/f_if --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                              MISO           1           1      100.00 
                                              MOSI           1           1      100.00 
                                              SS_n           1           1      100.00 
                                               clk           1           1      100.00 
                                             rst_n           1           1      100.00 
                                      rx_data[0-9]           1           1      100.00 
                                          rx_valid           1           1      100.00 
                                      tx_data[0-7]           1           1      100.00 
                                          tx_valid           1           1      100.00 

Total Node Count     =         25 
Toggled Node Count   =         25 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (50 of 50 bins)

=================================================================================
=== Instance: /top/DUT
=== Design Unit: work.SLAVE
=================================================================================

Assertion Coverage:
    Assertions                       5         5         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/top/DUT/idle_chk_a  SPI_slave.sv(139)                  0          1
/top/DUT/chk_wr_a    SPI_slave.sv(144)                  0          1
/top/DUT/wr_idle_a   SPI_slave.sv(149)                  0          1
/top/DUT/rd_add_idle_a
                     SPI_slave.sv(154)                  0          1
/top/DUT/rd_data_idle_a
                     SPI_slave.sv(159)                  0          1
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        40        38         2    95.00%

================================Branch Details================================

Branch Coverage for instance /top/DUT

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave.sv
------------------------------------IF Branch------------------------------------
    20                                      2777     Count coming in to IF
    20              1                        110         if (~rst_n) begin

    23              1                       2667         else begin

Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    29                                      7499     Count coming in to CASE
    30              1                       1365             IDLE : begin

    36              1                       1071             CHK_CMD : begin

    50              1                       2390             WRITE : begin

    56              1                       1208             READ_ADD : begin

    62              1                       1465             READ_DATA : begin

                                         ***0***     All False Count
Branch totals: 5 hits of 6 branches = 83.33%

------------------------------------IF Branch------------------------------------
    31                                      1365     Count coming in to IF
    31              1                        610                 if (SS_n)

    33              1                        755                 else

Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    37                                      1071     Count coming in to IF
    37              1                         11                 if (SS_n)

    39              1                       1060                 else begin

Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    40                                      1060     Count coming in to IF
    40              1                        551                     if (~MOSI)

    42              1                        509                     else begin

Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    43                                       509     Count coming in to IF
    43              1                        232                         if (~received_address)//////not

    45              1                        277                         else

Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    51                                      2390     Count coming in to IF
    51              1                        307                 if (SS_n)

    53              1                       2083                 else

Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    57                                      1208     Count coming in to IF
    57              1                        139                 if (SS_n)

    59              1                       1069                 else

Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    63                                      1465     Count coming in to IF
    63              1                        149                 if (SS_n)

    65              1                       1316                 else

Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    72                                      9999     Count coming in to IF
    72              1                        110         if (~rst_n) begin

    79              1                       9889         else begin

Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    80                                      9889     Count coming in to CASE
    81              1                        708                 IDLE : begin

    84              1                        696                 CHK_CMD : begin

    87              1                       4194                 WRITE : begin

    96              1                       1874                 READ_ADD : begin

    106             1                       2417                 READ_DATA : begin

                                         ***0***     All False Count
Branch totals: 5 hits of 6 branches = 83.33%

------------------------------------IF Branch------------------------------------
    88                                      4194     Count coming in to IF
    88              1                       3168                     if (counter > 0) begin

    92              1                       1026                     else begin

Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    97                                      1874     Count coming in to IF
    97              1                       1366                     if (counter > 0) begin

    101             1                        508                     else begin

Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    107                                     2417     Count coming in to IF
    107             1                       1068                     if (tx_valid) begin

    117             1                       1349                     else begin

Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    109                                     1068     Count coming in to IF
    109             1                        541                         if (counter > 0) begin

    113             1                        527                         else begin

Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    118                                     1349     Count coming in to IF
    118             1                       1241                         if (counter > 0) begin

    122             1                        108                         else begin

Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       4         4         0   100.00%

================================Condition Details================================

Condition Coverage for instance /top/DUT --

  File SPI_slave.sv
----------------Focused Condition View-------------------
Line       88 Item    1  (counter > 0)
Condition totals: 1 of 1 input term covered = 100.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  (counter > 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (counter > 0)_0       -                             
  Row   2:          1  (counter > 0)_1       -                             

----------------Focused Condition View-------------------
Line       97 Item    1  (counter > 0)
Condition totals: 1 of 1 input term covered = 100.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  (counter > 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (counter > 0)_0       -                             
  Row   2:          1  (counter > 0)_1       -                             

----------------Focused Condition View-------------------
Line       109 Item    1  (counter > 0)
Condition totals: 1 of 1 input term covered = 100.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  (counter > 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (counter > 0)_0       -                             
  Row   2:          1  (counter > 0)_1       -                             

----------------Focused Condition View-------------------
Line       118 Item    1  (counter > 0)
Condition totals: 1 of 1 input term covered = 100.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  (counter > 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (counter > 0)_0       -                             
  Row   2:          1  (counter > 0)_1       -                             


FSM Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    FSM States                       5         5         0   100.00%
    FSM Transitions                  8         8         0   100.00%

================================FSM Details================================

FSM Coverage for instance /top/DUT --

FSM_ID: cs
    Current State Object : cs
    ----------------------
    State Value MapInfo :
    ---------------------
Line          State Name               Value
----          ----------               -----
  30                IDLE                   0
  36             CHK_CMD                   2
  62           READ_DATA                   4
  56            READ_ADD                   3
  50               WRITE                   1
    Covered States :
    ----------------
                   State           Hit_count
                   -----           ---------
                    IDLE                 715          
                 CHK_CMD                 704          
               READ_DATA                 354          
                READ_ADD                 315          
                   WRITE                 689          
    Covered Transitions :
    ---------------------
Line            Trans_ID           Hit_count          Transition          
----            --------           ---------          ----------          
  34                   0                 704          IDLE -> CHK_CMD               
  46                   1                 178          CHK_CMD -> READ_DATA          
  44                   2                 160          CHK_CMD -> READ_ADD           
  41                   3                 347          CHK_CMD -> WRITE              
  38                   4                  19          CHK_CMD -> IDLE               
  64                   5                 177          READ_DATA -> IDLE             
  58                   6                 160          READ_ADD -> IDLE              
  52                   7                 347          WRITE -> IDLE                 


    Summary                       Bins      Hits    Misses  Coverage
    -------                       ----      ----    ------  --------
        FSM States                   5         5         0   100.00%
        FSM Transitions              8         8         0   100.00%
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      39        39         0   100.00%

================================Statement Details================================

Statement Coverage for instance /top/DUT --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave.sv
    1                                                module SLAVE (MOSI,MISO,SS_n,clk,rst_n,rx_data,rx_valid,tx_data,tx_valid);

    2                                                

    3                                                localparam IDLE      = 3'b000;

    4                                                localparam WRITE     = 3'b001;

    5                                                localparam CHK_CMD   = 3'b010;

    6                                                localparam READ_ADD  = 3'b011;

    7                                                localparam READ_DATA = 3'b100;

    8                                                

    9                                                input            MOSI, clk, rst_n, SS_n, tx_valid;

    10                                               input      [7:0] tx_data;

    11                                               output reg [9:0] rx_data;

    12                                               output reg       rx_valid, MISO;

    13                                               

    14                                               reg [3:0] counter;

    15                                               reg       received_address;

    16                                               

    17                                               reg [2:0] cs, ns;

    18                                               

    19              1                       2777     always @(posedge clk) begin

    20                                                   if (~rst_n) begin

    21              1                        110             cs <= IDLE;

    22                                                   end

    23                                                   else begin

    24              1                       2667             cs <= ns;

    25                                                   end

    26                                               end

    27                                               

    28              1                       7499     always @(*) begin

    29                                                   case (cs)

    30                                                       IDLE : begin

    31                                                           if (SS_n)

    32              1                        610                     ns = IDLE;

    33                                                           else

    34              1                        755                     ns = CHK_CMD;

    35                                                       end

    36                                                       CHK_CMD : begin

    37                                                           if (SS_n)

    38              1                         11                     ns = IDLE;

    39                                                           else begin

    40                                                               if (~MOSI)

    41              1                        551                         ns = WRITE;

    42                                                               else begin

    43                                                                   if (~received_address)//////not

    44              1                        232                             ns = READ_ADD;

    45                                                                   else

    46              1                        277                             ns = READ_DATA;

    47                                                               end

    48                                                           end

    49                                                       end

    50                                                       WRITE : begin

    51                                                           if (SS_n)

    52              1                        307                     ns = IDLE;

    53                                                           else

    54              1                       2083                     ns = WRITE;

    55                                                       end

    56                                                       READ_ADD : begin

    57                                                           if (SS_n)

    58              1                        139                     ns = IDLE;

    59                                                           else

    60              1                       1069                     ns = READ_ADD;

    61                                                       end

    62                                                       READ_DATA : begin

    63                                                           if (SS_n)

    64              1                        149                     ns = IDLE;

    65                                                           else

    66              1                       1316                     ns = READ_DATA;

    67                                                       end

    68                                                   endcase

    69                                               end

    70                                               

    71              1                       9999     always @(posedge clk) begin

    72                                                   if (~rst_n) begin

    73              1                        110             rx_data <= 0;

    74              1                        110             rx_valid <= 0;

    75              1                        110             received_address <= 0;

    76              1                        110             MISO <= 0;

    77              1                        110             counter <= 0; /////////rest

    78                                                   end

    79                                                   else begin

    80                                                       case (cs)

    81                                                           IDLE : begin

    82              1                        708                     rx_valid <= 0;

    83                                                           end

    84                                                           CHK_CMD : begin

    85              1                        696                     counter <= 10;

    86                                                           end

    87                                                           WRITE : begin

    88                                                               if (counter > 0) begin

    89              1                       3168                         rx_data[counter-1] <= MOSI;

    90              1                       3168                         counter <= counter - 1;

    91                                                               end

    92                                                               else begin

    93              1                       1026                         rx_valid <= 1;

    94                                                               end

    95                                                           end

    96                                                           READ_ADD : begin

    97                                                               if (counter > 0) begin

    98              1                       1366                         rx_data[counter-1] <= MOSI;

    99              1                       1366                         counter <= counter - 1;

    100                                                              end

    101                                                              else begin

    102             1                        508                         rx_valid <= 1;

    103             1                        508                         received_address <= 1;

    104                                                              end

    105                                                          end

    106                                                          READ_DATA : begin

    107                                                              if (tx_valid) begin

    108             1                       1068                         rx_valid <= 0;

    109                                                                  if (counter > 0) begin

    110             1                        541                             MISO <= tx_data[counter-1];

    111             1                        541                             counter <= counter - 1;

    112                                                                  end

    113                                                                  else begin

    114             1                        527                             received_address <= 0;

    115                                                                  end

    116                                                              end

    117                                                              else begin

    118                                                                  if (counter > 0) begin

    119             1                       1241                             rx_data[counter-1] <= MOSI;

    120             1                       1241                             counter <= counter - 1;

    121                                                                  end

    122                                                                  else begin

    123             1                        108                             rx_valid <= 1;

    124             1                        108                             counter <= 10;


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         72        72         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /top/DUT --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                              MISO           1           1      100.00 
                                              MOSI           1           1      100.00 
                                              SS_n           1           1      100.00 
                                               clk           1           1      100.00 
                                      counter[0-3]           1           1      100.00 
                                           cs[0-2]           1           1      100.00 
                                           ns[0-2]           1           1      100.00 
                                  received_address           1           1      100.00 
                                             rst_n           1           1      100.00 
                                      rx_data[0-9]           1           1      100.00 
                                          rx_valid           1           1      100.00 
                                      tx_data[0-7]           1           1      100.00 
                                          tx_valid           1           1      100.00 

Total Node Count     =         36 
Toggled Node Count   =         36 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (72 of 72 bins)

=================================================================================
=== Instance: /top/TB
=== Design Unit: work.tb
=================================================================================

Assertion Coverage:
    Assertions                       1         1         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/top/TB/#ublk#1954#13/immed__15
                     tb.sv(15)                          0          1
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      17        17         0   100.00%

================================Statement Details================================

Statement Coverage for instance /top/TB --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File tb.sv
    3                                                module tb(slave_if.TEST f_if);

    4                                                slave_transaction f_txn;

    5                                                

    6                                                initial begin

    7               1                          1         f_txn = new;

    8               1                          1         test_finished = 0;

    9                                                

    10                                                   // reset

    11              1                          1         assert_reset;

    12                                               

    13              1                      10000         repeat (10000) begin

    14              1                      10000         @(negedge f_if.clk);

    15                                                   assert(f_txn.randomize());

    16              1                      10000         drive_signals();

    17              1                      10000         -> start_sampling;

    18                                                   end

    19                                               

    20              1                          1         test_finished = 1;

    21                                               end

    22                                               

    23                                               task assert_reset;

    24              1                          1         f_if.rst_n = 0;

    25              1                          3         repeat(3) @(negedge f_if.clk);

    25              2                          3     
    26              1                          1         f_if.rst_n = 1;

    27                                               endtask

    28                                               

    29                                               task drive_signals();

    30              1                      10000         f_if.MOSI     = f_txn.MOSI;

    31              1                      10000         f_if.rst_n    = f_txn.rst_n;

    32              1                      10000         f_if.SS_n     = f_txn.SS_n;

    33              1                      10000         f_if.tx_valid = f_txn.tx_valid;

    34              1                      10000         f_if.tx_data  = f_txn.tx_data;



=================================================================================
=== Instance: /top/MON/golden
=== Design Unit: work.golden_model
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        39        38         1    97.43%

================================Branch Details================================

Branch Coverage for instance /top/MON/golden

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File golden_model.v
------------------------------------IF Branch------------------------------------
    23                                      2777     Count coming in to IF
    23              1                        110             if(~rst_n)

    25              1                       2667             else

Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    31                                      7503     Count coming in to CASE
    32              1                       1365                 IDLE : begin

    38              1                       1071                 CHK_CMD : begin

    52              1                       2390                 WRITE : begin

    58              1                       1208                 READ_ADD : begin

    64              1                       1469                 READ_DATA : begin

                                         ***0***     All False Count
Branch totals: 5 hits of 6 branches = 83.33%

------------------------------------IF Branch------------------------------------
    33                                      1365     Count coming in to IF
    33              1                        610                     if(SS_n)

    35              1                        755                     else

Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    39                                      1071     Count coming in to IF
    39              1                         11                     if(SS_n)

    41              1                       1060                     else begin

Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    42                                      1060     Count coming in to IF
    42              1                        551                         if((MOSI == 0))

    44              1                        509                         else begin

Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    45                                       509     Count coming in to IF
    45              1                        232                             if (ADD_DATA_checker)

    47              1                        277                             else

Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    53                                      2390     Count coming in to IF
    53              1                        307                     if(SS_n)

    55              1                       2083                     else

Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    59                                      1208     Count coming in to IF
    59              1                        139                     if(SS_n)

    61              1                       1069                     else

Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    65                                      1469     Count coming in to IF
    65              1                        149                     if(SS_n)

    67              1                       1320                     else

Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    75                                      9999     Count coming in to IF
    75              1                        110             if (~rst_n) begin

    84              1                       9889             else begin

Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    85                                      9889     Count coming in to IF
    85              1                        708                 if(cs == IDLE) begin

    91              1                       4194                 else if(cs == WRITE) begin

    100             1                       1874                 else if (cs == READ_ADD) begin

    111             1                       2417                 else if (cs == READ_DATA) begin

                                             696     All False Count
Branch totals: 5 hits of 5 branches = 100.00%

------------------------------------IF Branch------------------------------------
    92                                      4194     Count coming in to IF
    92              1                       3168                     if (counter1 > 0)begin

    96              1                       1026                     else begin

Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    101                                     1874     Count coming in to IF
    101             1                       1366                     if (counter1 > 0)begin

    105             1                        508                     else begin

Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    112                                     2417     Count coming in to IF
    112             1                       1068                     if(tx_valid) begin

    121             1                       1349                     else begin

Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    114                                     1068     Count coming in to IF
    114             1                        437                         if (counter2 > 0) begin

    118             1                        631                         else

Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    122                                     1349     Count coming in to IF
    122             1                       1241                         if (counter1 > 0)begin

    126             1                        108                         else begin

Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       8         8         0   100.00%

================================Condition Details================================

Condition Coverage for instance /top/MON/golden --

  File golden_model.v
----------------Focused Condition View-------------------
Line       85 Item    1  (cs == 0)
Condition totals: 1 of 1 input term covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
   (cs == 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (cs == 0)_0           -                             
  Row   2:          1  (cs == 0)_1           -                             

----------------Focused Condition View-------------------
Line       91 Item    1  (cs == 1)
Condition totals: 1 of 1 input term covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
   (cs == 1)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (cs == 1)_0           -                             
  Row   2:          1  (cs == 1)_1           -                             

----------------Focused Condition View-------------------
Line       92 Item    1  (counter1 > 0)
Condition totals: 1 of 1 input term covered = 100.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  (counter1 > 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (counter1 > 0)_0      -                             
  Row   2:          1  (counter1 > 0)_1      -                             

----------------Focused Condition View-------------------
Line       100 Item    1  (cs == 3)
Condition totals: 1 of 1 input term covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
   (cs == 3)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (cs == 3)_0           -                             
  Row   2:          1  (cs == 3)_1           -                             

----------------Focused Condition View-------------------
Line       101 Item    1  (counter1 > 0)
Condition totals: 1 of 1 input term covered = 100.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  (counter1 > 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (counter1 > 0)_0      -                             
  Row   2:          1  (counter1 > 0)_1      -                             

----------------Focused Condition View-------------------
Line       111 Item    1  (cs == 4)
Condition totals: 1 of 1 input term covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
   (cs == 4)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (cs == 4)_0           -                             
  Row   2:          1  (cs == 4)_1           -                             

----------------Focused Condition View-------------------
Line       114 Item    1  (counter2 > 0)
Condition totals: 1 of 1 input term covered = 100.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  (counter2 > 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (counter2 > 0)_0      -                             
  Row   2:          1  (counter2 > 0)_1      -                             

----------------Focused Condition View-------------------
Line       122 Item    1  (counter1 > 0)
Condition totals: 1 of 1 input term covered = 100.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  (counter1 > 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (counter1 > 0)_0      -                             
  Row   2:          1  (counter1 > 0)_1      -                             


FSM Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    FSM States                       5         5         0   100.00%
    FSM Transitions                  8         8         0   100.00%

================================FSM Details================================

FSM Coverage for instance /top/MON/golden --

FSM_ID: cs
    Current State Object : cs
    ----------------------
    State Value MapInfo :
    ---------------------
Line          State Name               Value
----          ----------               -----
  32                IDLE                   0
  38             CHK_CMD                   2
  64           READ_DATA                   4
  58            READ_ADD                   3
  52               WRITE                   1
    Covered States :
    ----------------
                   State           Hit_count
                   -----           ---------
                    IDLE                 715          
                 CHK_CMD                 704          
               READ_DATA                 354          
                READ_ADD                 315          
                   WRITE                 689          
    Covered Transitions :
    ---------------------
Line            Trans_ID           Hit_count          Transition          
----            --------           ---------          ----------          
  36                   0                 704          IDLE -> CHK_CMD               
  48                   1                 178          CHK_CMD -> READ_DATA          
  46                   2                 160          CHK_CMD -> READ_ADD           
  43                   3                 347          CHK_CMD -> WRITE              
  40                   4                  19          CHK_CMD -> IDLE               
  66                   5                 177          READ_DATA -> IDLE             
  60                   6                 160          READ_ADD -> IDLE              
  54                   7                 347          WRITE -> IDLE                 


    Summary                       Bins      Hits    Misses  Coverage
    -------                       ----      ----    ------  --------
        FSM States                   5         5         0   100.00%
        FSM Transitions              8         8         0   100.00%
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      41        41         0   100.00%

================================Statement Details================================

Statement Coverage for instance /top/MON/golden --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File golden_model.v
    1                                                module golden_model (MOSI,MISO,SS_n,clk,rst_n,rx_data,rx_valid,tx_data,tx_valid);

    2                                                

    3                                                localparam IDLE      = 3'b000;

    4                                                localparam WRITE     = 3'b001;

    5                                                localparam CHK_CMD   = 3'b010;

    6                                                localparam READ_ADD  = 3'b011;

    7                                                localparam READ_DATA = 3'b100;

    8                                                

    9                                                input            MOSI, clk, rst_n, SS_n, tx_valid;

    10                                               input      [7:0] tx_data;

    11                                               output reg [9:0] rx_data;

    12                                               output reg       rx_valid, MISO;

    13                                               

    14                                               

    15                                               reg [2:0] cs , ns;

    16                                               reg ADD_DATA_checker;

    17                                               reg [3:0] counter1;

    18                                               reg [3:0] counter2;

    19                                               

    20                                                   //state memory

    21              1                       2777         always @(posedge clk)

    22                                                   begin

    23                                                       if(~rst_n)

    24              1                        110                 cs <= IDLE;

    25                                                       else

    26              1                       2667                 cs <= ns ;

    27                                                   end

    28                                               

    29                                                   //next state logic

    30              1                       7503         always @(*) begin

    31                                                       case(cs)

    32                                                           IDLE : begin

    33                                                               if(SS_n)

    34              1                        610                         ns = IDLE;

    35                                                               else

    36              1                        755                         ns = CHK_CMD;

    37                                                           end

    38                                                           CHK_CMD : begin

    39                                                               if(SS_n)

    40              1                         11                         ns = IDLE;

    41                                                               else begin

    42                                                                   if((MOSI == 0))

    43              1                        551                             ns = WRITE;

    44                                                                   else begin

    45                                                                       if (ADD_DATA_checker)

    46              1                        232                                 ns = READ_ADD;

    47                                                                       else

    48              1                        277                                 ns = READ_DATA;

    49                                                                   end

    50                                                               end

    51                                                           end

    52                                                           WRITE : begin

    53                                                               if(SS_n)

    54              1                        307                         ns = IDLE;

    55                                                               else

    56              1                       2083                         ns = WRITE;

    57                                                           end

    58                                                           READ_ADD : begin

    59                                                               if(SS_n)

    60              1                        139                         ns = IDLE;

    61                                                               else

    62              1                       1069                         ns = READ_ADD;

    63                                                           end

    64                                                           READ_DATA : begin

    65                                                               if(SS_n)

    66              1                        149                         ns = IDLE;

    67                                                               else

    68              1                       1320                         ns = READ_DATA;

    69                                                           end

    70                                                       endcase

    71                                                   end

    72                                               

    73                                                   //output logic

    74              1                       9999         always @(posedge clk) begin

    75                                                       if (~rst_n) begin

    76              1                        110                 counter1 <= 10;

    77              1                        110                 counter2 <= 8;

    78              1                        110                 ADD_DATA_checker <= 1;

    79              1                        110                 rx_data  <= 0;

    80              1                        110                 rx_valid <= 0;

    81              1                        110                 MISO     <= 0;

    82                                                       end

    83                                                       //IDLE state

    84                                                       else begin

    85                                                           if(cs == IDLE) begin

    86              1                        708                     rx_valid <= 0 ;

    87              1                        708                     counter1 <= 10;

    88              1                        708                     counter2 <= 8 ;

    89                                                           end

    90                                                           //WRITE state

    91                                                           else if(cs == WRITE) begin

    92                                                               if (counter1 > 0)begin

    93              1                       3168                         rx_data[counter1-1] <= MOSI;

    94              1                       3168                         counter1 <= counter1 - 1;

    95                                                               end

    96                                                               else begin

    97              1                       1026                         rx_valid <= 1;

    98                                                               end

    99                                                           end

    100                                                          else if (cs == READ_ADD) begin

    101                                                              if (counter1 > 0)begin

    102             1                       1366                         rx_data[counter1-1] <= MOSI;

    103             1                       1366                         counter1 <= counter1 - 1;

    104                                                              end

    105                                                              else begin

    106             1                        508                         rx_valid <= 1;

    107             1                        508                         ADD_DATA_checker <= 0;

    108                                                              end

    109                                                          end

    110                                                      //READ_DATA state

    111                                                          else if (cs == READ_DATA) begin

    112                                                              if(tx_valid) begin

    113             1                       1068                         rx_valid <= 0;

    114                                                                  if (counter2 > 0) begin

    115             1                        437                             MISO <= tx_data[counter2-1];

    116             1                        437                             counter2 <= counter2 - 1;

    117                                                                  end

    118                                                                  else

    119             1                        631                             ADD_DATA_checker <= 1;

    120                                                              end

    121                                                              else begin

    122                                                                  if (counter1 > 0)begin

    123             1                       1241                             rx_data[counter1-1] <= MOSI;

    124             1                       1241                             counter1 <= counter1 - 1;

    125                                                                  end

    126                                                                  else begin

    127             1                        108                             rx_valid <= 1;

    128             1                        108                             counter1 <= 10;


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         80        80         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /top/MON/golden --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                  ADD_DATA_checker           1           1      100.00 
                                              MISO           1           1      100.00 
                                              MOSI           1           1      100.00 
                                              SS_n           1           1      100.00 
                                               clk           1           1      100.00 
                                     counter1[0-3]           1           1      100.00 
                                     counter2[0-3]           1           1      100.00 
                                           cs[0-2]           1           1      100.00 
                                           ns[0-2]           1           1      100.00 
                                             rst_n           1           1      100.00 
                                      rx_data[0-9]           1           1      100.00 
                                          rx_valid           1           1      100.00 
                                      tx_data[0-7]           1           1      100.00 
                                          tx_valid           1           1      100.00 

Total Node Count     =         40 
Toggled Node Count   =         40 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (80 of 80 bins)

=================================================================================
=== Instance: /top/MON
=== Design Unit: work.monitor
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%

================================Branch Details================================

Branch Coverage for instance /top/MON

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File monitor.sv
------------------------------------IF Branch------------------------------------
    48                                     10000     Count coming in to IF
    48              1                          1         if (test_finished) begin

                                            9999     All False Count
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      20        20         0   100.00%

================================Statement Details================================

Statement Coverage for instance /top/MON --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File monitor.sv
    5                                                module monitor(slave_if.MON f_if);

    6                                                

    7                                                // handels

    8                                                slave_transaction f_txn;

    9                                                slave_coverage    f_cov;

    10                                               slave_scoreboard  f_scb;

    11                                               

    12                                               logic [9:0] rx_data_ref_sig;

    13                                               logic       rx_valid_ref_sig;

    14                                               logic       MISO_ref_sig;

    15                                               

    16                                               initial begin

    17              1                          1     f_txn = new;

    18              1                          1     f_cov = new;

    19              1                          1     f_scb = new;

    20                                               

    21              1                          1     forever begin

    22              1                      10000         @start_sampling;

    23                                                   // inputs

    24              1                      10000         f_txn.MOSI     = f_if.MOSI;

    25              1                      10000         f_txn.rst_n    = f_if.rst_n;

    26              1                      10000         f_txn.SS_n     = f_if.SS_n;

    27              1                      10000         f_txn.tx_valid = f_if.tx_valid;

    28              1                      10000         f_txn.tx_data  = f_if.tx_data;

    29                                                   // outputs

    30              1                      10000         f_txn.rx_data  = f_if.rx_data;

    31              1                      10000         f_txn.rx_valid = f_if.rx_valid;

    32              1                      10000         f_txn.MISO     = f_if.MISO;

    33                                               

    34                                                   // golden model

    35              1                      10000         f_txn.rx_data_ref_sig  = rx_data_ref_sig;

    36              1                      10000         f_txn.rx_valid_ref_sig = rx_valid_ref_sig;

    37              1                      10000         f_txn.MISO_ref_sig     = MISO_ref_sig;

    38                                               

    39                                                   fork

    40                                                       begin

    41              1                      10000                 f_cov.sample_data(f_txn);

    42                                                       end

    43                                                       begin

    44              1                      10000                 f_scb.check_data(f_txn);

    45                                                       end

    46                                                   join

    47                                               

    48                                                   if (test_finished) begin

    49              1                          1             $display("Correct: %6d, Error: %6d", correct_count, error_count);

    50              1                          1             $stop;


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         24        24         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /top/MON --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                      MISO_ref_sig           1           1      100.00 
                              rx_data_ref_sig[0-9]           1           1      100.00 
                                  rx_valid_ref_sig           1           1      100.00 

Total Node Count     =         12 
Toggled Node Count   =         12 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (24 of 24 bins)

=================================================================================
=== Instance: /top
=== Design Unit: work.top
=================================================================================

Assertion Coverage:
    Assertions                       3         3         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/top/miso_a          top.sv(13)                         0          1
/top/rx_valid_a      top.sv(14)                         0          1
/top/rx_data_a       top.sv(15)                         0          1
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       3         3         0   100.00%

================================Statement Details================================

Statement Coverage for instance /top --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File top.sv
    1                                                module top;

    2                                                    bit clk;

    3               1                          1         initial forever #1 clk = !clk;

    3               2                      20005     
    3               3                      20004     

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          2         2         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /top --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               clk           1           1      100.00 

Total Node Count     =          1 
Toggled Node Count   =          1 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (2 of 2 bins)

=================================================================================
=== Instance: /shared_pkg
=== Design Unit: work.shared_pkg
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        130        27       103    20.76%

================================Toggle Details================================

Toggle Coverage for instance /shared_pkg --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                               correct_count[0-12]           1           1      100.00 
                                 correct_count[13]           0           1       50.00 
                              correct_count[14-31]           0           0        0.00 
                                 error_count[0-31]           0           0        0.00 
                                     test_finished           0           0        0.00 

Total Node Count     =         65 
Toggled Node Count   =         13 
Untoggled Node Count =         52 

Toggle Coverage      =      20.76% (27 of 130 bins)

=================================================================================
=== Instance: /slave_transaction_pkg
=== Design Unit: work.slave_transaction_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         8         8         0   100.00%

================================Branch Details================================

Branch Coverage for instance /slave_transaction_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File fifo_transaction_pkg.sv
------------------------------------IF Branch------------------------------------
    35                                     10000     Count coming in to IF
    35              1                        610             if (SS_n) mosi_bus = mosi_arr;

                                            9390     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    37                                     10000     Count coming in to IF
    37              1                       9390             if (SS_n == 0) begin

    40              1                        610             else begin

Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    41                                       610     Count coming in to IF
    41              1                        148                 if (mosi_bus[10:8] == 3'b111)

    43              1                        462                 else

Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    46                                     10000     Count coming in to IF
    46              1                       9166             if (mosi_ptr > 0) begin

    49              1                        834             else begin

Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         2         0   100.00%

================================Condition Details================================

Condition Coverage for instance /slave_transaction_pkg --

  File fifo_transaction_pkg.sv
----------------Focused Condition View-------------------
Line       41 Item    1  (this.mosi_bus[10:8] == 7)
Condition totals: 1 of 1 input term covered = 100.00%

                  Input Term   Covered  Reason for no coverage   Hint
                 -----------  --------  -----------------------  --------------
  (this.mosi_bus[10:8] == 7)         Y

     Rows:       Hits  FEC Target                    Non-masking condition(s)      
 ---------  ---------  --------------------          -------------------------     
  Row   1:          1  (this.mosi_bus[10:8] == 7)_0  -                             
  Row   2:          1  (this.mosi_bus[10:8] == 7)_1  -                             

----------------Focused Condition View-------------------
Line       46 Item    1  (this.mosi_ptr > 0)
Condition totals: 1 of 1 input term covered = 100.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
  (this.mosi_ptr > 0)         Y

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:          1  (this.mosi_ptr > 0)_0  -                             
  Row   2:          1  (this.mosi_ptr > 0)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       7         7         0   100.00%

================================Statement Details================================

Statement Coverage for instance /slave_transaction_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File fifo_transaction_pkg.sv
    1                                                package slave_transaction_pkg;

    2                                                import shared_pkg::*;

    3                                                class slave_transaction;

    4                                                    rand bit       rst_n, SS_n, MOSI, tx_valid;

    5                                                    rand bit [7:0] tx_data;

    6                                                         bit [9:0] rx_data;

    7                                                         bit       rx_valid, MISO;

    8                                                

    9                                                         bit [9:0] rx_data_ref_sig;

    10                                                        bit       rx_valid_ref_sig;

    11                                                        bit       MISO_ref_sig;

    12                                               

    13                                                   rand bit [10:0] mosi_arr;

    14                                                        bit [10:0] mosi_bus;

    15                                                        bit [ 4:0] cycles;

    16                                                        bit [ 4:0] mosi_ptr;

    17                                                   ////////////////// constraints //////////////////

    18                                                   constraint reset_c {rst_n dist{0:=1, 1:=99};}

    19                                                   constraint tx_valid_c {

    20                                                       if (mosi_bus[10:8] == 3'b111)

    21                                                           tx_valid == 1;

    22                                                       else

    23                                                           tx_valid == 0;

    24                                                   }

    25                                                   constraint mosi_bits_c {

    26                                                       (SS_n) -> (mosi_arr[10:8] inside {3'b000, 3'b001, 3'b110, 3'b111});

    27                                                   }

    28                                                   constraint ss_n_c {

    29                                                       if (cycles == 0)

    30                                                           SS_n == 1;

    31                                                       else

    32                                                           SS_n == 0;

    33                                                   }

    34                                                   function void post_randomize();

    35              1                        610             if (SS_n) mosi_bus = mosi_arr;

    36              1                      10000             MOSI = mosi_bus[mosi_ptr];

    37                                                       if (SS_n == 0) begin

    38              1                       9390                 cycles--;

    39                                                       end

    40                                                       else begin

    41                                                           if (mosi_bus[10:8] == 3'b111)

    42              1                        148                     cycles = 23;

    43                                                           else

    44              1                        462                     cycles = 13;

    45                                                       end

    46                                                       if (mosi_ptr > 0) begin

    47              1                       9166                 mosi_ptr--;

    48                                                       end

    49                                                       else begin

    50              1                        834                 mosi_ptr = 5'd11;



=================================================================================
=== Instance: /slave_scoreboard_pkg
=== Design Unit: work.slave_scoreboard_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%

================================Branch Details================================

Branch Coverage for instance /slave_scoreboard_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File fifo_scoreboard_pkg.sv
------------------------------------IF Branch------------------------------------
    8                                      10000     Count coming in to IF
    8               1                      10000         if (f_txn.rx_data === f_txn.rx_data_ref_sig)

    10              1                    ***0***         else begin

Branch totals: 1 hit of 2 branches = 50.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       1         0         1     0.00%

================================Condition Details================================

Condition Coverage for instance /slave_scoreboard_pkg --

  File fifo_scoreboard_pkg.sv
----------------Focused Condition View-------------------
Line       8 Item    1  (f_txn.rx_data === f_txn.rx_data_ref_sig)
Condition totals: 0 of 1 input term covered = 0.00%

                                 Input Term   Covered  Reason for no coverage   Hint
                                -----------  --------  -----------------------  --------------
  (f_txn.rx_data === f_txn.rx_data_ref_sig)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                                   Non-masking condition(s)      
 ---------  ---------  --------------------                         -------------------------     
  Row   1:    ***0***  (f_txn.rx_data === f_txn.rx_data_ref_sig)_0  -                             
  Row   2:          1  (f_txn.rx_data === f_txn.rx_data_ref_sig)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       3         1         2    33.33%

================================Statement Details================================

Statement Coverage for instance /slave_scoreboard_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File fifo_scoreboard_pkg.sv
    1                                                package slave_scoreboard_pkg;

    2                                                import shared_pkg::*;

    3                                                import slave_transaction_pkg::*;

    4                                                class slave_scoreboard;

    5                                                

    6                                                // check data

    7                                                function void check_data(slave_transaction f_txn);

    8                                                    if (f_txn.rx_data === f_txn.rx_data_ref_sig)

    9               1                      10000             correct_count++;

    10                                                   else begin

    11              1                    ***0***             error_count++;

    12              1                    ***0***             $display("ERROR: data_out = %h, expected: %h",f_txn.rx_data ,f_txn.rx_data_ref_sig);



=================================================================================
=== Instance: /slave_coverage_pkg
=== Design Unit: work.slave_coverage_pkg
=================================================================================

Covergroup Coverage:
    Covergroups                      1        na        na   100.00%
        Coverpoints/Crosses          5        na        na        na
            Covergroup Bins         28        28         0   100.00%
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /slave_coverage_pkg/slave_coverage/cov_gp       100.00%        100          -    Covered              
    covered/total bins:                                    28         28          -                      
    missing/total bins:                                     0         28          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint rx_data_cp                             100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint rx_trans_cp                            100.00%        100          -    Covered              
        covered/total bins:                                13         13          -                      
        missing/total bins:                                 0         13          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint ss_n_cp                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint mosi_cp                                100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Cross patterns_by_protocol                        100.00%        100          -    Covered              
        covered/total bins:                                 5          5          -                      
        missing/total bins:                                 0          5          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/slave_coverage_pkg::slave_coverage::cov_gp  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    28         28          -                      
    missing/total bins:                                     0         28          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint rx_data_cp                             100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      3146          1          -    Covered              
        bin auto[1]                                      2986          1          -    Covered              
        bin auto[2]                                      2026          1          -    Covered              
        bin auto[3]                                      1842          1          -    Covered              
    Coverpoint rx_trans_cp                            100.00%        100          -    Covered              
        covered/total bins:                                13         13          -                      
        missing/total bins:                                 0         13          -                      
        % Hit:                                        100.00%        100          -                      
        bin t_00_00                                      2918          1          -    Covered              
        bin t_00_01                                       105          1          -    Covered              
        bin t_00_10                                       122          1          -    Covered              
        bin t_01_00                                       101          1          -    Covered              
        bin t_01_01                                      2810          1          -    Covered              
        bin t_01_11                                        75          1          -    Covered              
        bin t_10_00                                       106          1          -    Covered              
        bin t_10_10                                      1852          1          -    Covered              
        bin t_10_11                                        68          1          -    Covered              
        bin t_11_00                                        20          1          -    Covered              
        bin t_11_01                                        71          1          -    Covered              
        bin t_11_10                                        52          1          -    Covered              
        bin t_11_11                                      1699          1          -    Covered              
    Coverpoint ss_n_cp                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin normal_tr                                     462          1          -    Covered              
        bin extended_tr                                   147          1          -    Covered              
    Coverpoint mosi_cp                                100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin write_addr                                   1699          1          -    Covered              
        bin write_data                                   1202          1          -    Covered              
        bin read_addr                                    1303          1          -    Covered              
        bin read_data                                    1202          1          -    Covered              
    Cross patterns_by_protocol                        100.00%        100          -    Covered              
        covered/total bins:                                 5          5          -                      
        missing/total bins:                                 0          5          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <extended_tr,read_data>                    35          1          -    Covered              
            bin <normal_tr,read_data>                      51          1          -    Covered              
            bin <normal_tr,read_addr>                      56          1          -    Covered              
            bin <normal_tr,write_data>                     78          1          -    Covered              
            bin <normal_tr,write_addr>                     81          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin rd_addr                             23                     -    Occurred             
            ignore_bin wr_data                             15                     -    Occurred             
            ignore_bin wr_addr                             15                     -    Occurred             
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       3         3         0   100.00%

================================Statement Details================================

Statement Coverage for instance /slave_coverage_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File fifo_coverage_pkg.sv
    1                                                package slave_coverage_pkg;

    2                                                import slave_transaction_pkg::*;

    3                                                class slave_coverage;

    4                                                // handel

    5                                                slave_transaction f_cvg_txn;

    6                                                

    7                                                ///////////////// cover group /////////////////

    8                                                covergroup cov_gp;

    9                                                    rx_data_cp : coverpoint f_cvg_txn.rx_data[9:8];

    10                                                   rx_trans_cp: coverpoint f_cvg_txn.rx_data[9:8] {

    11                                                       bins t_00_00 = (2'b00 => 2'b00);

    12                                                       bins t_00_01 = (2'b00 => 2'b01);

    13                                                       bins t_00_10 = (2'b00 => 2'b10);

    14                                                       bins t_01_00 = (2'b01 => 2'b00);

    15                                                       bins t_01_01 = (2'b01 => 2'b01);

    16                                                       bins t_01_11 = (2'b01 => 2'b11);

    17                                                       bins t_10_00 = (2'b10 => 2'b00);

    18                                                       bins t_10_10 = (2'b10 => 2'b10);

    19                                                       bins t_10_11 = (2'b10 => 2'b11);

    20                                                       bins t_11_00 = (2'b11 => 2'b00);

    21                                                       bins t_11_01 = (2'b11 => 2'b01);

    22                                                       bins t_11_10 = (2'b11 => 2'b10);

    23                                                       bins t_11_11 = (2'b11 => 2'b11);

    24                                                       }

    25                                                   ss_n_cp : coverpoint f_cvg_txn.SS_n {

    26                                                       bins normal_tr   = (1 => 0[*13] => 1);

    27                                                       bins extended_tr = (1 => 0[*23] => 1);

    28                                                   }

    29                                                   mosi_cp : coverpoint f_cvg_txn.MOSI {

    30                                                       bins write_addr = (0 => 0 => 0);

    31                                                       bins write_data = (0 => 0 => 1);

    32                                                       bins read_addr  = (1 => 1 => 0);

    33                                                       bins read_data  = (1 => 1 => 1);

    34                                                   }

    35                                                   patterns_by_protocol : cross ss_n_cp, mosi_cp {

    36                                                       ignore_bins wr_addr = binsof(ss_n_cp.extended_tr) && binsof(mosi_cp.write_addr);

    37                                                       ignore_bins wr_data = binsof(ss_n_cp.extended_tr) && binsof(mosi_cp.write_data);

    38                                                       ignore_bins rd_addr = binsof(ss_n_cp.extended_tr) && binsof(mosi_cp.read_addr);

    39                                                   }

    40                                               

    41                                               endgroup

    42                                               

    43                                               // sample data function

    44                                               function void sample_data(slave_transaction f_txn);

    45              1                      10000         f_cvg_txn = f_txn;

    46              1                      10000         cov_gp.sample;

    47                                               endfunction

    48                                               

    49                                               // constructor function

    50                                               function new();

    51              1                          1         cov_gp = new;



COVERGROUP COVERAGE:
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /slave_coverage_pkg/slave_coverage/cov_gp       100.00%        100          -    Covered              
    covered/total bins:                                    28         28          -                      
    missing/total bins:                                     0         28          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint rx_data_cp                             100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint rx_trans_cp                            100.00%        100          -    Covered              
        covered/total bins:                                13         13          -                      
        missing/total bins:                                 0         13          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint ss_n_cp                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint mosi_cp                                100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Cross patterns_by_protocol                        100.00%        100          -    Covered              
        covered/total bins:                                 5          5          -                      
        missing/total bins:                                 0          5          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/slave_coverage_pkg::slave_coverage::cov_gp  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    28         28          -                      
    missing/total bins:                                     0         28          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint rx_data_cp                             100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      3146          1          -    Covered              
        bin auto[1]                                      2986          1          -    Covered              
        bin auto[2]                                      2026          1          -    Covered              
        bin auto[3]                                      1842          1          -    Covered              
    Coverpoint rx_trans_cp                            100.00%        100          -    Covered              
        covered/total bins:                                13         13          -                      
        missing/total bins:                                 0         13          -                      
        % Hit:                                        100.00%        100          -                      
        bin t_00_00                                      2918          1          -    Covered              
        bin t_00_01                                       105          1          -    Covered              
        bin t_00_10                                       122          1          -    Covered              
        bin t_01_00                                       101          1          -    Covered              
        bin t_01_01                                      2810          1          -    Covered              
        bin t_01_11                                        75          1          -    Covered              
        bin t_10_00                                       106          1          -    Covered              
        bin t_10_10                                      1852          1          -    Covered              
        bin t_10_11                                        68          1          -    Covered              
        bin t_11_00                                        20          1          -    Covered              
        bin t_11_01                                        71          1          -    Covered              
        bin t_11_10                                        52          1          -    Covered              
        bin t_11_11                                      1699          1          -    Covered              
    Coverpoint ss_n_cp                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin normal_tr                                     462          1          -    Covered              
        bin extended_tr                                   147          1          -    Covered              
    Coverpoint mosi_cp                                100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin write_addr                                   1699          1          -    Covered              
        bin write_data                                   1202          1          -    Covered              
        bin read_addr                                    1303          1          -    Covered              
        bin read_data                                    1202          1          -    Covered              
    Cross patterns_by_protocol                        100.00%        100          -    Covered              
        covered/total bins:                                 5          5          -                      
        missing/total bins:                                 0          5          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <extended_tr,read_data>                    35          1          -    Covered              
            bin <normal_tr,read_data>                      51          1          -    Covered              
            bin <normal_tr,read_addr>                      56          1          -    Covered              
            bin <normal_tr,write_data>                     78          1          -    Covered              
            bin <normal_tr,write_addr>                     81          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin rd_addr                             23                     -    Occurred             
            ignore_bin wr_data                             15                     -    Occurred             
            ignore_bin wr_addr                             15                     -    Occurred             

TOTAL COVERGROUP COVERAGE: 100.00%  COVERGROUP TYPES: 1

ASSERTION RESULTS:
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/top/miso_a          top.sv(13)                         0          1
/top/rx_valid_a      top.sv(14)                         0          1
/top/rx_data_a       top.sv(15)                         0          1
/top/DUT/idle_chk_a  SPI_slave.sv(139)                  0          1
/top/DUT/chk_wr_a    SPI_slave.sv(144)                  0          1
/top/DUT/wr_idle_a   SPI_slave.sv(149)                  0          1
/top/DUT/rd_add_idle_a
                     SPI_slave.sv(154)                  0          1
/top/DUT/rd_data_idle_a
                     SPI_slave.sv(159)                  0          1
/top/TB/#ublk#1954#13/immed__15
                     tb.sv(15)                          0          1

Total Coverage By Instance (filtered view): 94.81%

