<p> </p><p>RTL designer writes ACHL code</p><p>ACHL code --&gt; ACHL compiler --&gt; Verilog --&gt; Verilator --&gt; SystemC accurate model</p><p> </p><h4 id="ACHLgeneratedVerilogspeedup-Problem">Problem</h4><p>SystemC AM is slow!</p><h4 id="ACHLgeneratedVerilogspeedup-WhySystemCAMisslow?">Why SystemC AM is slow?</h4><p>There are some Verilog constructs that hard to translate for Verilator:</p><p>UNOPTFLAT Warnings --&gt; produce slow code.</p><p>(drom) Big case statements in Verilog with following intent:</p><ol><li>Register files (single, multi-port)</li><li>Encoders, Decoders</li><li>etc?</li></ol><p>(drom) long nested IF-ELSE statements.</p><p>...</p><h4 id="ACHLgeneratedVerilogspeedup-WhatRTLdesignercandotoimprovetheyACHLcodecausingbetterVerilog?">What RTL designer can do to improve they ACHL code causing better Verilog?</h4><p>...</p><h4 id="ACHLgeneratedVerilogspeedup-WhatACHLcompilercandotoimproveemittedVerilog?">What ACHL compiler can do to improve emitted Verilog?</h4><p>(drom) can we fold certain case patterns?</p><ol><li>Memory like pattern: case selector starts with 0 and increment +delta. RHS has single uniform assignment.</li><li>Other patterns.</li></ol><p> </p>