Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Jan 14 09:09:32 2021
| Host         : MahmoudPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file {D:\timing_report.rpt}
| Design       : AESCore
| Device       : 7vx485t-ffg1157
| Speed File   : -1  PRODUCTION 1.12 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 263 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 128 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.047        0.000                      0                  512        0.106        0.000                      0                  512        1.900        0.000                       0                   401  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 2.250}        4.500           222.222         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.047        0.000                      0                  512        0.106        0.000                      0                  512        1.900        0.000                       0                   401  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.900ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (required time - arrival time)
  Source:                 PSReg2/q_reg[112]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Destination:            q_reg[31]_i_2/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.500ns  (clk rise@4.500ns - clk rise@0.000ns)
  Data Path Delay:        3.794ns  (logic 0.950ns (25.042%)  route 2.844ns (74.958%))
  Logic Levels:           7  (LUT2=2 LUT4=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 6.207 - 4.500 ) 
    Source Clock Delay      (SCD):    2.013ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.726     0.726 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.309    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, unplaced)       0.584     2.013    PSReg2/clk_IBUF_BUFG
                         FDRE                                         r  PSReg2/q_reg[112]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.269     2.282 r  PSReg2/q_reg[112]/Q
                         net (fo=1, unplaced)         0.350     2.632    PSReg2/q_reg_n_0_[112]
                         LUT4 (Prop_lut4_I2_O)        0.153     2.785 r  PSReg2/g0_b0__21_i_1/O
                         net (fo=32, unplaced)        0.736     3.521    PSReg2/g0_b0__21_i_1_n_0
                         LUT6 (Prop_lut6_I0_O)        0.053     3.574 r  PSReg2/g1_b7__21/O
                         net (fo=1, unplaced)         0.000     3.574    R1/SB/q15/q_reg[15]_i_2_2
                         MUXF7 (Prop_muxf7_I1_O)      0.145     3.719 r  R1/SB/q15/q_reg[15]_i_3/O
                         net (fo=1, unplaced)         0.000     3.719    R1/SB/q15/q_reg[15]_i_3_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.056     3.775 r  R1/SB/q15/q_reg[15]_i_2/O
                         net (fo=3, unplaced)         0.470     4.245    PSReg2/StateSubbed_0[119]
                         LUT2 (Prop_lut2_I0_O)        0.168     4.413 r  PSReg2/q[28]_i_6/O
                         net (fo=4, unplaced)         0.364     4.777    PSReg2/q[28]_i_6_n_0
                         LUT6 (Prop_lut6_I5_O)        0.053     4.830 r  PSReg2/q[27]_i_2/O
                         net (fo=1, unplaced)         0.340     5.170    E1/G/q4/StateMixed[0]
                         LUT2 (Prop_lut2_I1_O)        0.053     5.223 r  E1/G/q4/q[27]_i_1/O
                         net (fo=2, unplaced)         0.584     5.807    IntermediateS1[27]
                         RAMB18E1                                     r  q_reg[31]_i_2/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.500     4.500 r  
                                                      0.000     4.500 r  clk (IN)
                         net (fo=0)                   0.000     4.500    clk
                         IBUF (Prop_ibuf_I_O)         0.600     5.100 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554     5.655    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113     5.768 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, unplaced)       0.439     6.207    clk_IBUF_BUFG
                         RAMB18E1                                     r  q_reg[31]_i_2/CLKARDCLK
                         clock pessimism              0.161     6.368    
                         clock uncertainty           -0.035     6.333    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.479     5.854    q_reg[31]_i_2
  -------------------------------------------------------------------
                         required time                          5.854    
                         arrival time                          -5.807    
  -------------------------------------------------------------------
                         slack                                  0.047    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 PKReg2/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Destination:            PSReg11/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.164ns (51.871%)  route 0.152ns (48.129%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.512ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.126     0.126 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     0.372    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.398 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, unplaced)       0.114     0.512    PKReg2/clk_IBUF_BUFG
                         FDRE                                         r  PKReg2/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.612 r  PKReg2/q_reg[0]/Q
                         net (fo=2, unplaced)         0.152     0.765    PKReg2/Q[0]
                         LUT2 (Prop_lut2_I0_O)        0.064     0.829 r  PKReg2/q[0]_i_1/O
                         net (fo=1, unplaced)         0.000     0.829    PSReg11/D[0]
                         FDRE                                         r  PSReg11/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.293     0.293 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.552    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.582 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, unplaced)       0.259     0.841    PSReg11/clk_IBUF_BUFG
                         FDRE                                         r  PSReg11/q_reg[0]/C
                         clock pessimism             -0.183     0.657    
                         FDRE (Hold_fdre_C_D)         0.065     0.722    PSReg11/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.722    
                         arrival time                           0.829    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.250 }
Period(ns):         4.500
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.183         4.500       2.317                q_reg[127]_i_2/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.250       1.900                PKReg2/q_reg[107]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.250       1.900                PKReg2/q_reg[107]/C



