--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 25 project_r.ncd
project.pcf

Design file:              project_r.ncd
Physical constraint file: project.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report, limited to 25 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 166 paths analyzed, 41 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.587ns.
--------------------------------------------------------------------------------
Slack:                  6.413ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/div_2 (FF)
  Destination:          df/div_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.552ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/div_2 to df/div_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y99.CQ      Tcko                  0.456   df/div<3>
                                                       df/div_2
    SLICE_X46Y100.C2     net (fanout=2)        0.950   df/div<2>
    SLICE_X46Y100.C      Tilo                  0.124   rund
                                                       df/div[31]_run_AND_3_o_SW0
    SLICE_X46Y100.B6     net (fanout=1)        0.162   N3
    SLICE_X46Y100.B      Tilo                  0.124   rund
                                                       df/div[31]_run_AND_3_o
    SLICE_X46Y100.A4     net (fanout=2)        0.464   df/div[31]_run_AND_3_o
    SLICE_X46Y100.A      Tilo                  0.124   rund
                                                       df/Mcount_div_val321
    SLICE_X47Y99.SR      net (fanout=3)        0.719   df/Mcount_div_val
    SLICE_X47Y99.CLK     Tsrck                 0.429   df/div<3>
                                                       df/div_3
    -------------------------------------------------  ---------------------------
    Total                                      3.552ns (1.257ns logic, 2.295ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack:                  6.413ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/div_2 (FF)
  Destination:          df/div_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.552ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/div_2 to df/div_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y99.CQ      Tcko                  0.456   df/div<3>
                                                       df/div_2
    SLICE_X46Y100.C2     net (fanout=2)        0.950   df/div<2>
    SLICE_X46Y100.C      Tilo                  0.124   rund
                                                       df/div[31]_run_AND_3_o_SW0
    SLICE_X46Y100.B6     net (fanout=1)        0.162   N3
    SLICE_X46Y100.B      Tilo                  0.124   rund
                                                       df/div[31]_run_AND_3_o
    SLICE_X46Y100.A4     net (fanout=2)        0.464   df/div[31]_run_AND_3_o
    SLICE_X46Y100.A      Tilo                  0.124   rund
                                                       df/Mcount_div_val321
    SLICE_X47Y99.SR      net (fanout=3)        0.719   df/Mcount_div_val
    SLICE_X47Y99.CLK     Tsrck                 0.429   df/div<3>
                                                       df/div_2
    -------------------------------------------------  ---------------------------
    Total                                      3.552ns (1.257ns logic, 2.295ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack:                  6.413ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/div_2 (FF)
  Destination:          df/div_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.552ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/div_2 to df/div_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y99.CQ      Tcko                  0.456   df/div<3>
                                                       df/div_2
    SLICE_X46Y100.C2     net (fanout=2)        0.950   df/div<2>
    SLICE_X46Y100.C      Tilo                  0.124   rund
                                                       df/div[31]_run_AND_3_o_SW0
    SLICE_X46Y100.B6     net (fanout=1)        0.162   N3
    SLICE_X46Y100.B      Tilo                  0.124   rund
                                                       df/div[31]_run_AND_3_o
    SLICE_X46Y100.A4     net (fanout=2)        0.464   df/div[31]_run_AND_3_o
    SLICE_X46Y100.A      Tilo                  0.124   rund
                                                       df/Mcount_div_val321
    SLICE_X47Y99.SR      net (fanout=3)        0.719   df/Mcount_div_val
    SLICE_X47Y99.CLK     Tsrck                 0.429   df/div<3>
                                                       df/div_0
    -------------------------------------------------  ---------------------------
    Total                                      3.552ns (1.257ns logic, 2.295ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack:                  6.413ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/div_2 (FF)
  Destination:          df/div_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.552ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/div_2 to df/div_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y99.CQ      Tcko                  0.456   df/div<3>
                                                       df/div_2
    SLICE_X46Y100.C2     net (fanout=2)        0.950   df/div<2>
    SLICE_X46Y100.C      Tilo                  0.124   rund
                                                       df/div[31]_run_AND_3_o_SW0
    SLICE_X46Y100.B6     net (fanout=1)        0.162   N3
    SLICE_X46Y100.B      Tilo                  0.124   rund
                                                       df/div[31]_run_AND_3_o
    SLICE_X46Y100.A4     net (fanout=2)        0.464   df/div[31]_run_AND_3_o
    SLICE_X46Y100.A      Tilo                  0.124   rund
                                                       df/Mcount_div_val321
    SLICE_X47Y99.SR      net (fanout=3)        0.719   df/Mcount_div_val
    SLICE_X47Y99.CLK     Tsrck                 0.429   df/div<3>
                                                       df/div_1
    -------------------------------------------------  ---------------------------
    Total                                      3.552ns (1.257ns logic, 2.295ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack:                  6.418ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/div_2 (FF)
  Destination:          df/div_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.410ns (Levels of Logic = 3)
  Clock Path Skew:      -0.137ns (1.497 - 1.634)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/div_2 to df/div_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y99.CQ      Tcko                  0.456   df/div<3>
                                                       df/div_2
    SLICE_X46Y100.C2     net (fanout=2)        0.950   df/div<2>
    SLICE_X46Y100.C      Tilo                  0.124   rund
                                                       df/div[31]_run_AND_3_o_SW0
    SLICE_X46Y100.B6     net (fanout=1)        0.162   N3
    SLICE_X46Y100.B      Tilo                  0.124   rund
                                                       df/div[31]_run_AND_3_o
    SLICE_X46Y100.A4     net (fanout=2)        0.464   df/div[31]_run_AND_3_o
    SLICE_X46Y100.A      Tilo                  0.124   rund
                                                       df/Mcount_div_val321
    SLICE_X47Y101.SR     net (fanout=3)        0.577   df/Mcount_div_val
    SLICE_X47Y101.CLK    Tsrck                 0.429   df/div<9>
                                                       df/div_8
    -------------------------------------------------  ---------------------------
    Total                                      3.410ns (1.257ns logic, 2.153ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack:                  6.418ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/div_2 (FF)
  Destination:          df/div_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.410ns (Levels of Logic = 3)
  Clock Path Skew:      -0.137ns (1.497 - 1.634)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/div_2 to df/div_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y99.CQ      Tcko                  0.456   df/div<3>
                                                       df/div_2
    SLICE_X46Y100.C2     net (fanout=2)        0.950   df/div<2>
    SLICE_X46Y100.C      Tilo                  0.124   rund
                                                       df/div[31]_run_AND_3_o_SW0
    SLICE_X46Y100.B6     net (fanout=1)        0.162   N3
    SLICE_X46Y100.B      Tilo                  0.124   rund
                                                       df/div[31]_run_AND_3_o
    SLICE_X46Y100.A4     net (fanout=2)        0.464   df/div[31]_run_AND_3_o
    SLICE_X46Y100.A      Tilo                  0.124   rund
                                                       df/Mcount_div_val321
    SLICE_X47Y101.SR     net (fanout=3)        0.577   df/Mcount_div_val
    SLICE_X47Y101.CLK    Tsrck                 0.429   df/div<9>
                                                       df/div_9
    -------------------------------------------------  ---------------------------
    Total                                      3.410ns (1.257ns logic, 2.153ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack:                  6.466ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/div_2 (FF)
  Destination:          df/div_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.362ns (Levels of Logic = 3)
  Clock Path Skew:      -0.137ns (1.497 - 1.634)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/div_2 to df/div_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y99.CQ      Tcko                  0.456   df/div<3>
                                                       df/div_2
    SLICE_X46Y100.C2     net (fanout=2)        0.950   df/div<2>
    SLICE_X46Y100.C      Tilo                  0.124   rund
                                                       df/div[31]_run_AND_3_o_SW0
    SLICE_X46Y100.B6     net (fanout=1)        0.162   N3
    SLICE_X46Y100.B      Tilo                  0.124   rund
                                                       df/div[31]_run_AND_3_o
    SLICE_X46Y100.A4     net (fanout=2)        0.464   df/div[31]_run_AND_3_o
    SLICE_X46Y100.A      Tilo                  0.124   rund
                                                       df/Mcount_div_val321
    SLICE_X47Y100.SR     net (fanout=3)        0.529   df/Mcount_div_val
    SLICE_X47Y100.CLK    Tsrck                 0.429   df/div<7>
                                                       df/div_4
    -------------------------------------------------  ---------------------------
    Total                                      3.362ns (1.257ns logic, 2.105ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack:                  6.466ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/div_2 (FF)
  Destination:          df/div_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.362ns (Levels of Logic = 3)
  Clock Path Skew:      -0.137ns (1.497 - 1.634)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/div_2 to df/div_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y99.CQ      Tcko                  0.456   df/div<3>
                                                       df/div_2
    SLICE_X46Y100.C2     net (fanout=2)        0.950   df/div<2>
    SLICE_X46Y100.C      Tilo                  0.124   rund
                                                       df/div[31]_run_AND_3_o_SW0
    SLICE_X46Y100.B6     net (fanout=1)        0.162   N3
    SLICE_X46Y100.B      Tilo                  0.124   rund
                                                       df/div[31]_run_AND_3_o
    SLICE_X46Y100.A4     net (fanout=2)        0.464   df/div[31]_run_AND_3_o
    SLICE_X46Y100.A      Tilo                  0.124   rund
                                                       df/Mcount_div_val321
    SLICE_X47Y100.SR     net (fanout=3)        0.529   df/Mcount_div_val
    SLICE_X47Y100.CLK    Tsrck                 0.429   df/div<7>
                                                       df/div_6
    -------------------------------------------------  ---------------------------
    Total                                      3.362ns (1.257ns logic, 2.105ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack:                  6.466ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/div_2 (FF)
  Destination:          df/div_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.362ns (Levels of Logic = 3)
  Clock Path Skew:      -0.137ns (1.497 - 1.634)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/div_2 to df/div_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y99.CQ      Tcko                  0.456   df/div<3>
                                                       df/div_2
    SLICE_X46Y100.C2     net (fanout=2)        0.950   df/div<2>
    SLICE_X46Y100.C      Tilo                  0.124   rund
                                                       df/div[31]_run_AND_3_o_SW0
    SLICE_X46Y100.B6     net (fanout=1)        0.162   N3
    SLICE_X46Y100.B      Tilo                  0.124   rund
                                                       df/div[31]_run_AND_3_o
    SLICE_X46Y100.A4     net (fanout=2)        0.464   df/div[31]_run_AND_3_o
    SLICE_X46Y100.A      Tilo                  0.124   rund
                                                       df/Mcount_div_val321
    SLICE_X47Y100.SR     net (fanout=3)        0.529   df/Mcount_div_val
    SLICE_X47Y100.CLK    Tsrck                 0.429   df/div<7>
                                                       df/div_5
    -------------------------------------------------  ---------------------------
    Total                                      3.362ns (1.257ns logic, 2.105ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack:                  6.466ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/div_2 (FF)
  Destination:          df/div_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.362ns (Levels of Logic = 3)
  Clock Path Skew:      -0.137ns (1.497 - 1.634)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/div_2 to df/div_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y99.CQ      Tcko                  0.456   df/div<3>
                                                       df/div_2
    SLICE_X46Y100.C2     net (fanout=2)        0.950   df/div<2>
    SLICE_X46Y100.C      Tilo                  0.124   rund
                                                       df/div[31]_run_AND_3_o_SW0
    SLICE_X46Y100.B6     net (fanout=1)        0.162   N3
    SLICE_X46Y100.B      Tilo                  0.124   rund
                                                       df/div[31]_run_AND_3_o
    SLICE_X46Y100.A4     net (fanout=2)        0.464   df/div[31]_run_AND_3_o
    SLICE_X46Y100.A      Tilo                  0.124   rund
                                                       df/Mcount_div_val321
    SLICE_X47Y100.SR     net (fanout=3)        0.529   df/Mcount_div_val
    SLICE_X47Y100.CLK    Tsrck                 0.429   df/div<7>
                                                       df/div_7
    -------------------------------------------------  ---------------------------
    Total                                      3.362ns (1.257ns logic, 2.105ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack:                  6.577ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/div_4 (FF)
  Destination:          df/div_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.283ns (Levels of Logic = 3)
  Clock Path Skew:      -0.105ns (1.513 - 1.618)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/div_4 to df/div_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y100.AQ     Tcko                  0.456   df/div<7>
                                                       df/div_4
    SLICE_X46Y100.C1     net (fanout=2)        0.681   df/div<4>
    SLICE_X46Y100.C      Tilo                  0.124   rund
                                                       df/div[31]_run_AND_3_o_SW0
    SLICE_X46Y100.B6     net (fanout=1)        0.162   N3
    SLICE_X46Y100.B      Tilo                  0.124   rund
                                                       df/div[31]_run_AND_3_o
    SLICE_X46Y100.A4     net (fanout=2)        0.464   df/div[31]_run_AND_3_o
    SLICE_X46Y100.A      Tilo                  0.124   rund
                                                       df/Mcount_div_val321
    SLICE_X47Y99.SR      net (fanout=3)        0.719   df/Mcount_div_val
    SLICE_X47Y99.CLK     Tsrck                 0.429   df/div<3>
                                                       df/div_2
    -------------------------------------------------  ---------------------------
    Total                                      3.283ns (1.257ns logic, 2.026ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack:                  6.577ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/div_4 (FF)
  Destination:          df/div_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.283ns (Levels of Logic = 3)
  Clock Path Skew:      -0.105ns (1.513 - 1.618)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/div_4 to df/div_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y100.AQ     Tcko                  0.456   df/div<7>
                                                       df/div_4
    SLICE_X46Y100.C1     net (fanout=2)        0.681   df/div<4>
    SLICE_X46Y100.C      Tilo                  0.124   rund
                                                       df/div[31]_run_AND_3_o_SW0
    SLICE_X46Y100.B6     net (fanout=1)        0.162   N3
    SLICE_X46Y100.B      Tilo                  0.124   rund
                                                       df/div[31]_run_AND_3_o
    SLICE_X46Y100.A4     net (fanout=2)        0.464   df/div[31]_run_AND_3_o
    SLICE_X46Y100.A      Tilo                  0.124   rund
                                                       df/Mcount_div_val321
    SLICE_X47Y99.SR      net (fanout=3)        0.719   df/Mcount_div_val
    SLICE_X47Y99.CLK     Tsrck                 0.429   df/div<3>
                                                       df/div_3
    -------------------------------------------------  ---------------------------
    Total                                      3.283ns (1.257ns logic, 2.026ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack:                  6.577ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/div_4 (FF)
  Destination:          df/div_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.283ns (Levels of Logic = 3)
  Clock Path Skew:      -0.105ns (1.513 - 1.618)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/div_4 to df/div_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y100.AQ     Tcko                  0.456   df/div<7>
                                                       df/div_4
    SLICE_X46Y100.C1     net (fanout=2)        0.681   df/div<4>
    SLICE_X46Y100.C      Tilo                  0.124   rund
                                                       df/div[31]_run_AND_3_o_SW0
    SLICE_X46Y100.B6     net (fanout=1)        0.162   N3
    SLICE_X46Y100.B      Tilo                  0.124   rund
                                                       df/div[31]_run_AND_3_o
    SLICE_X46Y100.A4     net (fanout=2)        0.464   df/div[31]_run_AND_3_o
    SLICE_X46Y100.A      Tilo                  0.124   rund
                                                       df/Mcount_div_val321
    SLICE_X47Y99.SR      net (fanout=3)        0.719   df/Mcount_div_val
    SLICE_X47Y99.CLK     Tsrck                 0.429   df/div<3>
                                                       df/div_1
    -------------------------------------------------  ---------------------------
    Total                                      3.283ns (1.257ns logic, 2.026ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack:                  6.577ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/div_4 (FF)
  Destination:          df/div_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.283ns (Levels of Logic = 3)
  Clock Path Skew:      -0.105ns (1.513 - 1.618)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/div_4 to df/div_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y100.AQ     Tcko                  0.456   df/div<7>
                                                       df/div_4
    SLICE_X46Y100.C1     net (fanout=2)        0.681   df/div<4>
    SLICE_X46Y100.C      Tilo                  0.124   rund
                                                       df/div[31]_run_AND_3_o_SW0
    SLICE_X46Y100.B6     net (fanout=1)        0.162   N3
    SLICE_X46Y100.B      Tilo                  0.124   rund
                                                       df/div[31]_run_AND_3_o
    SLICE_X46Y100.A4     net (fanout=2)        0.464   df/div[31]_run_AND_3_o
    SLICE_X46Y100.A      Tilo                  0.124   rund
                                                       df/Mcount_div_val321
    SLICE_X47Y99.SR      net (fanout=3)        0.719   df/Mcount_div_val
    SLICE_X47Y99.CLK     Tsrck                 0.429   df/div<3>
                                                       df/div_0
    -------------------------------------------------  ---------------------------
    Total                                      3.283ns (1.257ns logic, 2.026ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack:                  6.624ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/div_1 (FF)
  Destination:          df/div_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.341ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/div_1 to df/div_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y99.BQ      Tcko                  0.456   df/div<3>
                                                       df/div_1
    SLICE_X46Y100.C4     net (fanout=2)        0.739   df/div<1>
    SLICE_X46Y100.C      Tilo                  0.124   rund
                                                       df/div[31]_run_AND_3_o_SW0
    SLICE_X46Y100.B6     net (fanout=1)        0.162   N3
    SLICE_X46Y100.B      Tilo                  0.124   rund
                                                       df/div[31]_run_AND_3_o
    SLICE_X46Y100.A4     net (fanout=2)        0.464   df/div[31]_run_AND_3_o
    SLICE_X46Y100.A      Tilo                  0.124   rund
                                                       df/Mcount_div_val321
    SLICE_X47Y99.SR      net (fanout=3)        0.719   df/Mcount_div_val
    SLICE_X47Y99.CLK     Tsrck                 0.429   df/div<3>
                                                       df/div_2
    -------------------------------------------------  ---------------------------
    Total                                      3.341ns (1.257ns logic, 2.084ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack:                  6.624ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/div_1 (FF)
  Destination:          df/div_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.341ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/div_1 to df/div_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y99.BQ      Tcko                  0.456   df/div<3>
                                                       df/div_1
    SLICE_X46Y100.C4     net (fanout=2)        0.739   df/div<1>
    SLICE_X46Y100.C      Tilo                  0.124   rund
                                                       df/div[31]_run_AND_3_o_SW0
    SLICE_X46Y100.B6     net (fanout=1)        0.162   N3
    SLICE_X46Y100.B      Tilo                  0.124   rund
                                                       df/div[31]_run_AND_3_o
    SLICE_X46Y100.A4     net (fanout=2)        0.464   df/div[31]_run_AND_3_o
    SLICE_X46Y100.A      Tilo                  0.124   rund
                                                       df/Mcount_div_val321
    SLICE_X47Y99.SR      net (fanout=3)        0.719   df/Mcount_div_val
    SLICE_X47Y99.CLK     Tsrck                 0.429   df/div<3>
                                                       df/div_0
    -------------------------------------------------  ---------------------------
    Total                                      3.341ns (1.257ns logic, 2.084ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack:                  6.624ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/div_1 (FF)
  Destination:          df/div_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.341ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/div_1 to df/div_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y99.BQ      Tcko                  0.456   df/div<3>
                                                       df/div_1
    SLICE_X46Y100.C4     net (fanout=2)        0.739   df/div<1>
    SLICE_X46Y100.C      Tilo                  0.124   rund
                                                       df/div[31]_run_AND_3_o_SW0
    SLICE_X46Y100.B6     net (fanout=1)        0.162   N3
    SLICE_X46Y100.B      Tilo                  0.124   rund
                                                       df/div[31]_run_AND_3_o
    SLICE_X46Y100.A4     net (fanout=2)        0.464   df/div[31]_run_AND_3_o
    SLICE_X46Y100.A      Tilo                  0.124   rund
                                                       df/Mcount_div_val321
    SLICE_X47Y99.SR      net (fanout=3)        0.719   df/Mcount_div_val
    SLICE_X47Y99.CLK     Tsrck                 0.429   df/div<3>
                                                       df/div_3
    -------------------------------------------------  ---------------------------
    Total                                      3.341ns (1.257ns logic, 2.084ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack:                  6.624ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/div_1 (FF)
  Destination:          df/div_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.341ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/div_1 to df/div_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y99.BQ      Tcko                  0.456   df/div<3>
                                                       df/div_1
    SLICE_X46Y100.C4     net (fanout=2)        0.739   df/div<1>
    SLICE_X46Y100.C      Tilo                  0.124   rund
                                                       df/div[31]_run_AND_3_o_SW0
    SLICE_X46Y100.B6     net (fanout=1)        0.162   N3
    SLICE_X46Y100.B      Tilo                  0.124   rund
                                                       df/div[31]_run_AND_3_o
    SLICE_X46Y100.A4     net (fanout=2)        0.464   df/div[31]_run_AND_3_o
    SLICE_X46Y100.A      Tilo                  0.124   rund
                                                       df/Mcount_div_val321
    SLICE_X47Y99.SR      net (fanout=3)        0.719   df/Mcount_div_val
    SLICE_X47Y99.CLK     Tsrck                 0.429   df/div<3>
                                                       df/div_1
    -------------------------------------------------  ---------------------------
    Total                                      3.341ns (1.257ns logic, 2.084ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack:                  6.629ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/div_1 (FF)
  Destination:          df/div_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.199ns (Levels of Logic = 3)
  Clock Path Skew:      -0.137ns (1.497 - 1.634)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/div_1 to df/div_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y99.BQ      Tcko                  0.456   df/div<3>
                                                       df/div_1
    SLICE_X46Y100.C4     net (fanout=2)        0.739   df/div<1>
    SLICE_X46Y100.C      Tilo                  0.124   rund
                                                       df/div[31]_run_AND_3_o_SW0
    SLICE_X46Y100.B6     net (fanout=1)        0.162   N3
    SLICE_X46Y100.B      Tilo                  0.124   rund
                                                       df/div[31]_run_AND_3_o
    SLICE_X46Y100.A4     net (fanout=2)        0.464   df/div[31]_run_AND_3_o
    SLICE_X46Y100.A      Tilo                  0.124   rund
                                                       df/Mcount_div_val321
    SLICE_X47Y101.SR     net (fanout=3)        0.577   df/Mcount_div_val
    SLICE_X47Y101.CLK    Tsrck                 0.429   df/div<9>
                                                       df/div_9
    -------------------------------------------------  ---------------------------
    Total                                      3.199ns (1.257ns logic, 1.942ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack:                  6.629ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/div_1 (FF)
  Destination:          df/div_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.199ns (Levels of Logic = 3)
  Clock Path Skew:      -0.137ns (1.497 - 1.634)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/div_1 to df/div_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y99.BQ      Tcko                  0.456   df/div<3>
                                                       df/div_1
    SLICE_X46Y100.C4     net (fanout=2)        0.739   df/div<1>
    SLICE_X46Y100.C      Tilo                  0.124   rund
                                                       df/div[31]_run_AND_3_o_SW0
    SLICE_X46Y100.B6     net (fanout=1)        0.162   N3
    SLICE_X46Y100.B      Tilo                  0.124   rund
                                                       df/div[31]_run_AND_3_o
    SLICE_X46Y100.A4     net (fanout=2)        0.464   df/div[31]_run_AND_3_o
    SLICE_X46Y100.A      Tilo                  0.124   rund
                                                       df/Mcount_div_val321
    SLICE_X47Y101.SR     net (fanout=3)        0.577   df/Mcount_div_val
    SLICE_X47Y101.CLK    Tsrck                 0.429   df/div<9>
                                                       df/div_8
    -------------------------------------------------  ---------------------------
    Total                                      3.199ns (1.257ns logic, 1.942ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack:                  6.677ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/div_1 (FF)
  Destination:          df/div_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.151ns (Levels of Logic = 3)
  Clock Path Skew:      -0.137ns (1.497 - 1.634)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/div_1 to df/div_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y99.BQ      Tcko                  0.456   df/div<3>
                                                       df/div_1
    SLICE_X46Y100.C4     net (fanout=2)        0.739   df/div<1>
    SLICE_X46Y100.C      Tilo                  0.124   rund
                                                       df/div[31]_run_AND_3_o_SW0
    SLICE_X46Y100.B6     net (fanout=1)        0.162   N3
    SLICE_X46Y100.B      Tilo                  0.124   rund
                                                       df/div[31]_run_AND_3_o
    SLICE_X46Y100.A4     net (fanout=2)        0.464   df/div[31]_run_AND_3_o
    SLICE_X46Y100.A      Tilo                  0.124   rund
                                                       df/Mcount_div_val321
    SLICE_X47Y100.SR     net (fanout=3)        0.529   df/Mcount_div_val
    SLICE_X47Y100.CLK    Tsrck                 0.429   df/div<7>
                                                       df/div_4
    -------------------------------------------------  ---------------------------
    Total                                      3.151ns (1.257ns logic, 1.894ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack:                  6.677ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/div_1 (FF)
  Destination:          df/div_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.151ns (Levels of Logic = 3)
  Clock Path Skew:      -0.137ns (1.497 - 1.634)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/div_1 to df/div_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y99.BQ      Tcko                  0.456   df/div<3>
                                                       df/div_1
    SLICE_X46Y100.C4     net (fanout=2)        0.739   df/div<1>
    SLICE_X46Y100.C      Tilo                  0.124   rund
                                                       df/div[31]_run_AND_3_o_SW0
    SLICE_X46Y100.B6     net (fanout=1)        0.162   N3
    SLICE_X46Y100.B      Tilo                  0.124   rund
                                                       df/div[31]_run_AND_3_o
    SLICE_X46Y100.A4     net (fanout=2)        0.464   df/div[31]_run_AND_3_o
    SLICE_X46Y100.A      Tilo                  0.124   rund
                                                       df/Mcount_div_val321
    SLICE_X47Y100.SR     net (fanout=3)        0.529   df/Mcount_div_val
    SLICE_X47Y100.CLK    Tsrck                 0.429   df/div<7>
                                                       df/div_6
    -------------------------------------------------  ---------------------------
    Total                                      3.151ns (1.257ns logic, 1.894ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack:                  6.677ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/div_1 (FF)
  Destination:          df/div_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.151ns (Levels of Logic = 3)
  Clock Path Skew:      -0.137ns (1.497 - 1.634)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/div_1 to df/div_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y99.BQ      Tcko                  0.456   df/div<3>
                                                       df/div_1
    SLICE_X46Y100.C4     net (fanout=2)        0.739   df/div<1>
    SLICE_X46Y100.C      Tilo                  0.124   rund
                                                       df/div[31]_run_AND_3_o_SW0
    SLICE_X46Y100.B6     net (fanout=1)        0.162   N3
    SLICE_X46Y100.B      Tilo                  0.124   rund
                                                       df/div[31]_run_AND_3_o
    SLICE_X46Y100.A4     net (fanout=2)        0.464   df/div[31]_run_AND_3_o
    SLICE_X46Y100.A      Tilo                  0.124   rund
                                                       df/Mcount_div_val321
    SLICE_X47Y100.SR     net (fanout=3)        0.529   df/Mcount_div_val
    SLICE_X47Y100.CLK    Tsrck                 0.429   df/div<7>
                                                       df/div_7
    -------------------------------------------------  ---------------------------
    Total                                      3.151ns (1.257ns logic, 1.894ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack:                  6.677ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/div_1 (FF)
  Destination:          df/div_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.151ns (Levels of Logic = 3)
  Clock Path Skew:      -0.137ns (1.497 - 1.634)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/div_1 to df/div_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y99.BQ      Tcko                  0.456   df/div<3>
                                                       df/div_1
    SLICE_X46Y100.C4     net (fanout=2)        0.739   df/div<1>
    SLICE_X46Y100.C      Tilo                  0.124   rund
                                                       df/div[31]_run_AND_3_o_SW0
    SLICE_X46Y100.B6     net (fanout=1)        0.162   N3
    SLICE_X46Y100.B      Tilo                  0.124   rund
                                                       df/div[31]_run_AND_3_o
    SLICE_X46Y100.A4     net (fanout=2)        0.464   df/div[31]_run_AND_3_o
    SLICE_X46Y100.A      Tilo                  0.124   rund
                                                       df/Mcount_div_val321
    SLICE_X47Y100.SR     net (fanout=3)        0.529   df/Mcount_div_val
    SLICE_X47Y100.CLK    Tsrck                 0.429   df/div<7>
                                                       df/div_5
    -------------------------------------------------  ---------------------------
    Total                                      3.151ns (1.257ns logic, 1.894ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack:                  6.704ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/div_0 (FF)
  Destination:          df/div_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.261ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/div_0 to df/div_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y99.AQ      Tcko                  0.456   df/div<3>
                                                       df/div_0
    SLICE_X46Y100.B2     net (fanout=2)        0.945   df/div<0>
    SLICE_X46Y100.B      Tilo                  0.124   rund
                                                       df/div[31]_run_AND_3_o
    SLICE_X46Y100.A4     net (fanout=2)        0.464   df/div[31]_run_AND_3_o
    SLICE_X46Y100.A      Tilo                  0.124   rund
                                                       df/Mcount_div_val321
    SLICE_X47Y99.SR      net (fanout=3)        0.719   df/Mcount_div_val
    SLICE_X47Y99.CLK     Tsrck                 0.429   df/div<3>
                                                       df/div_3
    -------------------------------------------------  ---------------------------
    Total                                      3.261ns (1.133ns logic, 2.128ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.845ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.155ns (464.037MHz) (Tbcper_I(Fmax))
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: df/div<3>/CLK
  Logical resource: df/div_0/CK
  Location pin: SLICE_X47Y99.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: df/div<3>/CLK
  Logical resource: df/div_0/CK
  Location pin: SLICE_X47Y99.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: df/div<3>/CLK
  Logical resource: df/div_0/CK
  Location pin: SLICE_X47Y99.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: df/div<3>/CLK
  Logical resource: df/div_1/CK
  Location pin: SLICE_X47Y99.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: df/div<3>/CLK
  Logical resource: df/div_1/CK
  Location pin: SLICE_X47Y99.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: df/div<3>/CLK
  Logical resource: df/div_1/CK
  Location pin: SLICE_X47Y99.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: df/div<3>/CLK
  Logical resource: df/div_2/CK
  Location pin: SLICE_X47Y99.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: df/div<3>/CLK
  Logical resource: df/div_2/CK
  Location pin: SLICE_X47Y99.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: df/div<3>/CLK
  Logical resource: df/div_2/CK
  Location pin: SLICE_X47Y99.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: df/div<3>/CLK
  Logical resource: df/div_3/CK
  Location pin: SLICE_X47Y99.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: df/div<3>/CLK
  Logical resource: df/div_3/CK
  Location pin: SLICE_X47Y99.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: df/div<3>/CLK
  Logical resource: df/div_3/CK
  Location pin: SLICE_X47Y99.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: df/div<7>/CLK
  Logical resource: df/div_4/CK
  Location pin: SLICE_X47Y100.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: df/div<7>/CLK
  Logical resource: df/div_4/CK
  Location pin: SLICE_X47Y100.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: df/div<7>/CLK
  Logical resource: df/div_4/CK
  Location pin: SLICE_X47Y100.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: df/div<7>/CLK
  Logical resource: df/div_5/CK
  Location pin: SLICE_X47Y100.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: df/div<7>/CLK
  Logical resource: df/div_5/CK
  Location pin: SLICE_X47Y100.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: df/div<7>/CLK
  Logical resource: df/div_5/CK
  Location pin: SLICE_X47Y100.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: df/div<7>/CLK
  Logical resource: df/div_6/CK
  Location pin: SLICE_X47Y100.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: df/div<7>/CLK
  Logical resource: df/div_6/CK
  Location pin: SLICE_X47Y100.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: df/div<7>/CLK
  Logical resource: df/div_6/CK
  Location pin: SLICE_X47Y100.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: df/div<7>/CLK
  Logical resource: df/div_7/CK
  Location pin: SLICE_X47Y100.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: df/div<7>/CLK
  Logical resource: df/div_7/CK
  Location pin: SLICE_X47Y100.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: df/div<7>/CLK
  Logical resource: df/div_7/CK
  Location pin: SLICE_X47Y100.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.587|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 166 paths, 0 nets, and 34 connections

Design statistics:
   Minimum period:   3.587ns{1}   (Maximum frequency: 278.784MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Oct 18 15:18:40 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 773 MB



