Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Wed Apr 05 16:47:18 2017
| Host         : Inator running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_teste_wrapper_timing_summary_routed.rpt -rpx top_teste_wrapper_timing_summary_routed.rpx
| Design       : top_teste_wrapper
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.16 2016-11-09
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 5 register/latch pins with no clock driven by root clock pin: top_teste_i/ClkDividerN_0/U0/clkOut_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 7 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.941        0.000                      0                   49        0.250        0.000                      0                   49        4.500        0.000                       0                    50  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.941        0.000                      0                   49        0.250        0.000                      0                   49        4.500        0.000                       0                    50  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.941ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.250ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.941ns  (required time - arrival time)
  Source:                 top_teste_i/ClkDividerN_0/U0/s_divCounter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_teste_i/ClkDividerN_0/U0/s_divCounter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.069ns  (logic 1.780ns (57.999%)  route 1.289ns (42.001%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns = ( 13.995 - 10.000 ) 
    Source Clock Delay      (SCD):    4.245ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.314     4.245    top_teste_i/ClkDividerN_0/U0/clkIn
    SLICE_X89Y78         FDCE                                         r  top_teste_i/ClkDividerN_0/U0/s_divCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y78         FDCE (Prop_fdce_C_Q)         0.341     4.586 r  top_teste_i/ClkDividerN_0/U0/s_divCounter_reg[0]/Q
                         net (fo=3, routed)           0.598     5.183    top_teste_i/ClkDividerN_0/U0/s_divCounter[0]
    SLICE_X88Y76         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     5.627 r  top_teste_i/ClkDividerN_0/U0/s_divCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.627    top_teste_i/ClkDividerN_0/U0/s_divCounter0_carry_n_0
    SLICE_X88Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.719 r  top_teste_i/ClkDividerN_0/U0/s_divCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.719    top_teste_i/ClkDividerN_0/U0/s_divCounter0_carry__0_n_0
    SLICE_X88Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.811 r  top_teste_i/ClkDividerN_0/U0/s_divCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.811    top_teste_i/ClkDividerN_0/U0/s_divCounter0_carry__1_n_0
    SLICE_X88Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.903 r  top_teste_i/ClkDividerN_0/U0/s_divCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.903    top_teste_i/ClkDividerN_0/U0/s_divCounter0_carry__2_n_0
    SLICE_X88Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.995 r  top_teste_i/ClkDividerN_0/U0/s_divCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.995    top_teste_i/ClkDividerN_0/U0/s_divCounter0_carry__3_n_0
    SLICE_X88Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.087 r  top_teste_i/ClkDividerN_0/U0/s_divCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.087    top_teste_i/ClkDividerN_0/U0/s_divCounter0_carry__4_n_0
    SLICE_X88Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.179 r  top_teste_i/ClkDividerN_0/U0/s_divCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.179    top_teste_i/ClkDividerN_0/U0/s_divCounter0_carry__5_n_0
    SLICE_X88Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     6.402 r  top_teste_i/ClkDividerN_0/U0/s_divCounter0_carry__6/O[1]
                         net (fo=1, routed)           0.691     7.094    top_teste_i/ClkDividerN_0/U0/data0[30]
    SLICE_X87Y81         LUT3 (Prop_lut3_I2_O)        0.220     7.314 r  top_teste_i/ClkDividerN_0/U0/s_divCounter[30]_i_1/O
                         net (fo=1, routed)           0.000     7.314    top_teste_i/ClkDividerN_0/U0/s_divCounter_0[30]
    SLICE_X87Y81         FDCE                                         r  top_teste_i/ClkDividerN_0/U0/s_divCounter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.217    13.995    top_teste_i/ClkDividerN_0/U0/clkIn
    SLICE_X87Y81         FDCE                                         r  top_teste_i/ClkDividerN_0/U0/s_divCounter_reg[30]/C
                         clock pessimism              0.231    14.226    
                         clock uncertainty           -0.035    14.190    
    SLICE_X87Y81         FDCE (Setup_fdce_C_D)        0.064    14.254    top_teste_i/ClkDividerN_0/U0/s_divCounter_reg[30]
  -------------------------------------------------------------------
                         required time                         14.254    
                         arrival time                          -7.314    
  -------------------------------------------------------------------
                         slack                                  6.941    

Slack (MET) :             6.996ns  (required time - arrival time)
  Source:                 top_teste_i/ClkDividerN_0/U0/s_divCounter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_teste_i/ClkDividerN_0/U0/s_divCounter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.014ns  (logic 1.703ns (56.505%)  route 1.311ns (43.495%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns = ( 13.995 - 10.000 ) 
    Source Clock Delay      (SCD):    4.245ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.314     4.245    top_teste_i/ClkDividerN_0/U0/clkIn
    SLICE_X89Y78         FDCE                                         r  top_teste_i/ClkDividerN_0/U0/s_divCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y78         FDCE (Prop_fdce_C_Q)         0.341     4.586 r  top_teste_i/ClkDividerN_0/U0/s_divCounter_reg[0]/Q
                         net (fo=3, routed)           0.598     5.183    top_teste_i/ClkDividerN_0/U0/s_divCounter[0]
    SLICE_X88Y76         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     5.627 r  top_teste_i/ClkDividerN_0/U0/s_divCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.627    top_teste_i/ClkDividerN_0/U0/s_divCounter0_carry_n_0
    SLICE_X88Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.719 r  top_teste_i/ClkDividerN_0/U0/s_divCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.719    top_teste_i/ClkDividerN_0/U0/s_divCounter0_carry__0_n_0
    SLICE_X88Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.811 r  top_teste_i/ClkDividerN_0/U0/s_divCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.811    top_teste_i/ClkDividerN_0/U0/s_divCounter0_carry__1_n_0
    SLICE_X88Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.903 r  top_teste_i/ClkDividerN_0/U0/s_divCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.903    top_teste_i/ClkDividerN_0/U0/s_divCounter0_carry__2_n_0
    SLICE_X88Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.995 r  top_teste_i/ClkDividerN_0/U0/s_divCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.995    top_teste_i/ClkDividerN_0/U0/s_divCounter0_carry__3_n_0
    SLICE_X88Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.087 r  top_teste_i/ClkDividerN_0/U0/s_divCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.087    top_teste_i/ClkDividerN_0/U0/s_divCounter0_carry__4_n_0
    SLICE_X88Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.179 r  top_teste_i/ClkDividerN_0/U0/s_divCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.179    top_teste_i/ClkDividerN_0/U0/s_divCounter0_carry__5_n_0
    SLICE_X88Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     6.336 r  top_teste_i/ClkDividerN_0/U0/s_divCounter0_carry__6/O[0]
                         net (fo=1, routed)           0.713     7.049    top_teste_i/ClkDividerN_0/U0/data0[29]
    SLICE_X89Y81         LUT3 (Prop_lut3_I2_O)        0.209     7.258 r  top_teste_i/ClkDividerN_0/U0/s_divCounter[29]_i_1/O
                         net (fo=1, routed)           0.000     7.258    top_teste_i/ClkDividerN_0/U0/s_divCounter_0[29]
    SLICE_X89Y81         FDCE                                         r  top_teste_i/ClkDividerN_0/U0/s_divCounter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.217    13.995    top_teste_i/ClkDividerN_0/U0/clkIn
    SLICE_X89Y81         FDCE                                         r  top_teste_i/ClkDividerN_0/U0/s_divCounter_reg[29]/C
                         clock pessimism              0.231    14.226    
                         clock uncertainty           -0.035    14.190    
    SLICE_X89Y81         FDCE (Setup_fdce_C_D)        0.064    14.254    top_teste_i/ClkDividerN_0/U0/s_divCounter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.254    
                         arrival time                          -7.258    
  -------------------------------------------------------------------
                         slack                                  6.996    

Slack (MET) :             7.109ns  (required time - arrival time)
  Source:                 top_teste_i/ClkDividerN_0/U0/s_divCounter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_teste_i/ClkDividerN_0/U0/s_divCounter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.900ns  (logic 1.706ns (58.836%)  route 1.194ns (41.164%))
  Logic Levels:           8  (CARRY4=7 LUT3=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.994ns = ( 13.994 - 10.000 ) 
    Source Clock Delay      (SCD):    4.245ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.314     4.245    top_teste_i/ClkDividerN_0/U0/clkIn
    SLICE_X89Y78         FDCE                                         r  top_teste_i/ClkDividerN_0/U0/s_divCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y78         FDCE (Prop_fdce_C_Q)         0.341     4.586 r  top_teste_i/ClkDividerN_0/U0/s_divCounter_reg[0]/Q
                         net (fo=3, routed)           0.598     5.183    top_teste_i/ClkDividerN_0/U0/s_divCounter[0]
    SLICE_X88Y76         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     5.627 r  top_teste_i/ClkDividerN_0/U0/s_divCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.627    top_teste_i/ClkDividerN_0/U0/s_divCounter0_carry_n_0
    SLICE_X88Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.719 r  top_teste_i/ClkDividerN_0/U0/s_divCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.719    top_teste_i/ClkDividerN_0/U0/s_divCounter0_carry__0_n_0
    SLICE_X88Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.811 r  top_teste_i/ClkDividerN_0/U0/s_divCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.811    top_teste_i/ClkDividerN_0/U0/s_divCounter0_carry__1_n_0
    SLICE_X88Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.903 r  top_teste_i/ClkDividerN_0/U0/s_divCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.903    top_teste_i/ClkDividerN_0/U0/s_divCounter0_carry__2_n_0
    SLICE_X88Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.995 r  top_teste_i/ClkDividerN_0/U0/s_divCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.995    top_teste_i/ClkDividerN_0/U0/s_divCounter0_carry__3_n_0
    SLICE_X88Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.087 r  top_teste_i/ClkDividerN_0/U0/s_divCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.087    top_teste_i/ClkDividerN_0/U0/s_divCounter0_carry__4_n_0
    SLICE_X88Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     6.324 r  top_teste_i/ClkDividerN_0/U0/s_divCounter0_carry__5/O[3]
                         net (fo=1, routed)           0.596     6.920    top_teste_i/ClkDividerN_0/U0/data0[28]
    SLICE_X89Y80         LUT3 (Prop_lut3_I2_O)        0.224     7.144 r  top_teste_i/ClkDividerN_0/U0/s_divCounter[28]_i_1/O
                         net (fo=1, routed)           0.000     7.144    top_teste_i/ClkDividerN_0/U0/s_divCounter_0[28]
    SLICE_X89Y80         FDCE                                         r  top_teste_i/ClkDividerN_0/U0/s_divCounter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.216    13.994    top_teste_i/ClkDividerN_0/U0/clkIn
    SLICE_X89Y80         FDCE                                         r  top_teste_i/ClkDividerN_0/U0/s_divCounter_reg[28]/C
                         clock pessimism              0.231    14.225    
                         clock uncertainty           -0.035    14.189    
    SLICE_X89Y80         FDCE (Setup_fdce_C_D)        0.064    14.253    top_teste_i/ClkDividerN_0/U0/s_divCounter_reg[28]
  -------------------------------------------------------------------
                         required time                         14.253    
                         arrival time                          -7.144    
  -------------------------------------------------------------------
                         slack                                  7.109    

Slack (MET) :             7.148ns  (required time - arrival time)
  Source:                 top_teste_i/ClkDividerN_0/U0/s_divCounter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_teste_i/ClkDividerN_0/U0/s_divCounter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.831ns  (logic 0.632ns (22.326%)  route 2.199ns (77.674%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns = ( 13.995 - 10.000 ) 
    Source Clock Delay      (SCD):    4.242ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.311     4.242    top_teste_i/ClkDividerN_0/U0/clkIn
    SLICE_X89Y76         FDCE                                         r  top_teste_i/ClkDividerN_0/U0/s_divCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y76         FDCE (Prop_fdce_C_Q)         0.341     4.583 f  top_teste_i/ClkDividerN_0/U0/s_divCounter_reg[1]/Q
                         net (fo=2, routed)           0.749     5.332    top_teste_i/ClkDividerN_0/U0/s_divCounter[1]
    SLICE_X89Y81         LUT6 (Prop_lut6_I4_O)        0.097     5.429 r  top_teste_i/ClkDividerN_0/U0/clkOut_i_6/O
                         net (fo=1, routed)           0.594     6.023    top_teste_i/ClkDividerN_0/U0/clkOut_i_6_n_0
    SLICE_X89Y79         LUT5 (Prop_lut5_I0_O)        0.097     6.120 r  top_teste_i/ClkDividerN_0/U0/clkOut_i_3/O
                         net (fo=31, routed)          0.855     6.975    top_teste_i/ClkDividerN_0/U0/clkOut_i_3_n_0
    SLICE_X89Y81         LUT3 (Prop_lut3_I0_O)        0.097     7.072 r  top_teste_i/ClkDividerN_0/U0/s_divCounter[19]_i_1/O
                         net (fo=1, routed)           0.000     7.072    top_teste_i/ClkDividerN_0/U0/s_divCounter_0[19]
    SLICE_X89Y81         FDCE                                         r  top_teste_i/ClkDividerN_0/U0/s_divCounter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.217    13.995    top_teste_i/ClkDividerN_0/U0/clkIn
    SLICE_X89Y81         FDCE                                         r  top_teste_i/ClkDividerN_0/U0/s_divCounter_reg[19]/C
                         clock pessimism              0.231    14.226    
                         clock uncertainty           -0.035    14.190    
    SLICE_X89Y81         FDCE (Setup_fdce_C_D)        0.030    14.220    top_teste_i/ClkDividerN_0/U0/s_divCounter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.220    
                         arrival time                          -7.072    
  -------------------------------------------------------------------
                         slack                                  7.148    

Slack (MET) :             7.151ns  (required time - arrival time)
  Source:                 top_teste_i/ClkDividerN_0/U0/s_divCounter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_teste_i/ClkDividerN_0/U0/s_divCounter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.830ns  (logic 0.632ns (22.334%)  route 2.198ns (77.666%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns = ( 13.995 - 10.000 ) 
    Source Clock Delay      (SCD):    4.242ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.311     4.242    top_teste_i/ClkDividerN_0/U0/clkIn
    SLICE_X89Y76         FDCE                                         r  top_teste_i/ClkDividerN_0/U0/s_divCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y76         FDCE (Prop_fdce_C_Q)         0.341     4.583 f  top_teste_i/ClkDividerN_0/U0/s_divCounter_reg[1]/Q
                         net (fo=2, routed)           0.749     5.332    top_teste_i/ClkDividerN_0/U0/s_divCounter[1]
    SLICE_X89Y81         LUT6 (Prop_lut6_I4_O)        0.097     5.429 r  top_teste_i/ClkDividerN_0/U0/clkOut_i_6/O
                         net (fo=1, routed)           0.594     6.023    top_teste_i/ClkDividerN_0/U0/clkOut_i_6_n_0
    SLICE_X89Y79         LUT5 (Prop_lut5_I0_O)        0.097     6.120 r  top_teste_i/ClkDividerN_0/U0/clkOut_i_3/O
                         net (fo=31, routed)          0.854     6.974    top_teste_i/ClkDividerN_0/U0/clkOut_i_3_n_0
    SLICE_X89Y81         LUT3 (Prop_lut3_I0_O)        0.097     7.071 r  top_teste_i/ClkDividerN_0/U0/s_divCounter[21]_i_1/O
                         net (fo=1, routed)           0.000     7.071    top_teste_i/ClkDividerN_0/U0/s_divCounter_0[21]
    SLICE_X89Y81         FDCE                                         r  top_teste_i/ClkDividerN_0/U0/s_divCounter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.217    13.995    top_teste_i/ClkDividerN_0/U0/clkIn
    SLICE_X89Y81         FDCE                                         r  top_teste_i/ClkDividerN_0/U0/s_divCounter_reg[21]/C
                         clock pessimism              0.231    14.226    
                         clock uncertainty           -0.035    14.190    
    SLICE_X89Y81         FDCE (Setup_fdce_C_D)        0.032    14.222    top_teste_i/ClkDividerN_0/U0/s_divCounter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.222    
                         arrival time                          -7.071    
  -------------------------------------------------------------------
                         slack                                  7.151    

Slack (MET) :             7.159ns  (required time - arrival time)
  Source:                 top_teste_i/ClkDividerN_0/U0/s_divCounter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_teste_i/ClkDividerN_0/U0/s_divCounter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.850ns  (logic 1.701ns (59.685%)  route 1.149ns (40.315%))
  Logic Levels:           8  (CARRY4=7 LUT3=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.994ns = ( 13.994 - 10.000 ) 
    Source Clock Delay      (SCD):    4.245ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.314     4.245    top_teste_i/ClkDividerN_0/U0/clkIn
    SLICE_X89Y78         FDCE                                         r  top_teste_i/ClkDividerN_0/U0/s_divCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y78         FDCE (Prop_fdce_C_Q)         0.341     4.586 r  top_teste_i/ClkDividerN_0/U0/s_divCounter_reg[0]/Q
                         net (fo=3, routed)           0.598     5.183    top_teste_i/ClkDividerN_0/U0/s_divCounter[0]
    SLICE_X88Y76         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     5.627 r  top_teste_i/ClkDividerN_0/U0/s_divCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.627    top_teste_i/ClkDividerN_0/U0/s_divCounter0_carry_n_0
    SLICE_X88Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.719 r  top_teste_i/ClkDividerN_0/U0/s_divCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.719    top_teste_i/ClkDividerN_0/U0/s_divCounter0_carry__0_n_0
    SLICE_X88Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.811 r  top_teste_i/ClkDividerN_0/U0/s_divCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.811    top_teste_i/ClkDividerN_0/U0/s_divCounter0_carry__1_n_0
    SLICE_X88Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.903 r  top_teste_i/ClkDividerN_0/U0/s_divCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.903    top_teste_i/ClkDividerN_0/U0/s_divCounter0_carry__2_n_0
    SLICE_X88Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.995 r  top_teste_i/ClkDividerN_0/U0/s_divCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.995    top_teste_i/ClkDividerN_0/U0/s_divCounter0_carry__3_n_0
    SLICE_X88Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.087 r  top_teste_i/ClkDividerN_0/U0/s_divCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.087    top_teste_i/ClkDividerN_0/U0/s_divCounter0_carry__4_n_0
    SLICE_X88Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     6.310 r  top_teste_i/ClkDividerN_0/U0/s_divCounter0_carry__5/O[1]
                         net (fo=1, routed)           0.551     6.861    top_teste_i/ClkDividerN_0/U0/data0[26]
    SLICE_X87Y80         LUT3 (Prop_lut3_I2_O)        0.233     7.094 r  top_teste_i/ClkDividerN_0/U0/s_divCounter[26]_i_1/O
                         net (fo=1, routed)           0.000     7.094    top_teste_i/ClkDividerN_0/U0/s_divCounter_0[26]
    SLICE_X87Y80         FDCE                                         r  top_teste_i/ClkDividerN_0/U0/s_divCounter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.216    13.994    top_teste_i/ClkDividerN_0/U0/clkIn
    SLICE_X87Y80         FDCE                                         r  top_teste_i/ClkDividerN_0/U0/s_divCounter_reg[26]/C
                         clock pessimism              0.231    14.225    
                         clock uncertainty           -0.035    14.189    
    SLICE_X87Y80         FDCE (Setup_fdce_C_D)        0.064    14.253    top_teste_i/ClkDividerN_0/U0/s_divCounter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.253    
                         arrival time                          -7.094    
  -------------------------------------------------------------------
                         slack                                  7.159    

Slack (MET) :             7.178ns  (required time - arrival time)
  Source:                 top_teste_i/ClkDividerN_0/U0/s_divCounter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_teste_i/ClkDividerN_0/U0/s_divCounter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.835ns  (logic 0.636ns (22.436%)  route 2.199ns (77.564%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns = ( 13.995 - 10.000 ) 
    Source Clock Delay      (SCD):    4.242ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.311     4.242    top_teste_i/ClkDividerN_0/U0/clkIn
    SLICE_X89Y76         FDCE                                         r  top_teste_i/ClkDividerN_0/U0/s_divCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y76         FDCE (Prop_fdce_C_Q)         0.341     4.583 f  top_teste_i/ClkDividerN_0/U0/s_divCounter_reg[1]/Q
                         net (fo=2, routed)           0.749     5.332    top_teste_i/ClkDividerN_0/U0/s_divCounter[1]
    SLICE_X89Y81         LUT6 (Prop_lut6_I4_O)        0.097     5.429 r  top_teste_i/ClkDividerN_0/U0/clkOut_i_6/O
                         net (fo=1, routed)           0.594     6.023    top_teste_i/ClkDividerN_0/U0/clkOut_i_6_n_0
    SLICE_X89Y79         LUT5 (Prop_lut5_I0_O)        0.097     6.120 r  top_teste_i/ClkDividerN_0/U0/clkOut_i_3/O
                         net (fo=31, routed)          0.855     6.975    top_teste_i/ClkDividerN_0/U0/clkOut_i_3_n_0
    SLICE_X89Y81         LUT3 (Prop_lut3_I0_O)        0.101     7.076 r  top_teste_i/ClkDividerN_0/U0/s_divCounter[27]_i_1/O
                         net (fo=1, routed)           0.000     7.076    top_teste_i/ClkDividerN_0/U0/s_divCounter_0[27]
    SLICE_X89Y81         FDCE                                         r  top_teste_i/ClkDividerN_0/U0/s_divCounter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.217    13.995    top_teste_i/ClkDividerN_0/U0/clkIn
    SLICE_X89Y81         FDCE                                         r  top_teste_i/ClkDividerN_0/U0/s_divCounter_reg[27]/C
                         clock pessimism              0.231    14.226    
                         clock uncertainty           -0.035    14.190    
    SLICE_X89Y81         FDCE (Setup_fdce_C_D)        0.064    14.254    top_teste_i/ClkDividerN_0/U0/s_divCounter_reg[27]
  -------------------------------------------------------------------
                         required time                         14.254    
                         arrival time                          -7.076    
  -------------------------------------------------------------------
                         slack                                  7.178    

Slack (MET) :             7.209ns  (required time - arrival time)
  Source:                 top_teste_i/ClkDividerN_0/U0/s_divCounter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_teste_i/ClkDividerN_0/U0/s_divCounter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.800ns  (logic 1.612ns (57.580%)  route 1.188ns (42.420%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.994ns = ( 13.994 - 10.000 ) 
    Source Clock Delay      (SCD):    4.245ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.314     4.245    top_teste_i/ClkDividerN_0/U0/clkIn
    SLICE_X89Y78         FDCE                                         r  top_teste_i/ClkDividerN_0/U0/s_divCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y78         FDCE (Prop_fdce_C_Q)         0.341     4.586 r  top_teste_i/ClkDividerN_0/U0/s_divCounter_reg[0]/Q
                         net (fo=3, routed)           0.598     5.183    top_teste_i/ClkDividerN_0/U0/s_divCounter[0]
    SLICE_X88Y76         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     5.627 r  top_teste_i/ClkDividerN_0/U0/s_divCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.627    top_teste_i/ClkDividerN_0/U0/s_divCounter0_carry_n_0
    SLICE_X88Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.719 r  top_teste_i/ClkDividerN_0/U0/s_divCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.719    top_teste_i/ClkDividerN_0/U0/s_divCounter0_carry__0_n_0
    SLICE_X88Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.811 r  top_teste_i/ClkDividerN_0/U0/s_divCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.811    top_teste_i/ClkDividerN_0/U0/s_divCounter0_carry__1_n_0
    SLICE_X88Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.903 r  top_teste_i/ClkDividerN_0/U0/s_divCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.903    top_teste_i/ClkDividerN_0/U0/s_divCounter0_carry__2_n_0
    SLICE_X88Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.995 r  top_teste_i/ClkDividerN_0/U0/s_divCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.995    top_teste_i/ClkDividerN_0/U0/s_divCounter0_carry__3_n_0
    SLICE_X88Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     6.232 r  top_teste_i/ClkDividerN_0/U0/s_divCounter0_carry__4/O[3]
                         net (fo=1, routed)           0.590     6.822    top_teste_i/ClkDividerN_0/U0/data0[24]
    SLICE_X87Y80         LUT3 (Prop_lut3_I2_O)        0.222     7.044 r  top_teste_i/ClkDividerN_0/U0/s_divCounter[24]_i_1/O
                         net (fo=1, routed)           0.000     7.044    top_teste_i/ClkDividerN_0/U0/s_divCounter_0[24]
    SLICE_X87Y80         FDCE                                         r  top_teste_i/ClkDividerN_0/U0/s_divCounter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.216    13.994    top_teste_i/ClkDividerN_0/U0/clkIn
    SLICE_X87Y80         FDCE                                         r  top_teste_i/ClkDividerN_0/U0/s_divCounter_reg[24]/C
                         clock pessimism              0.231    14.225    
                         clock uncertainty           -0.035    14.189    
    SLICE_X87Y80         FDCE (Setup_fdce_C_D)        0.064    14.253    top_teste_i/ClkDividerN_0/U0/s_divCounter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.253    
                         arrival time                          -7.044    
  -------------------------------------------------------------------
                         slack                                  7.209    

Slack (MET) :             7.227ns  (required time - arrival time)
  Source:                 top_teste_i/ClkDividerN_0/U0/s_divCounter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_teste_i/ClkDividerN_0/U0/s_divCounter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.782ns  (logic 1.596ns (57.378%)  route 1.186ns (42.622%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.994ns = ( 13.994 - 10.000 ) 
    Source Clock Delay      (SCD):    4.245ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.314     4.245    top_teste_i/ClkDividerN_0/U0/clkIn
    SLICE_X89Y78         FDCE                                         r  top_teste_i/ClkDividerN_0/U0/s_divCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y78         FDCE (Prop_fdce_C_Q)         0.341     4.586 r  top_teste_i/ClkDividerN_0/U0/s_divCounter_reg[0]/Q
                         net (fo=3, routed)           0.598     5.183    top_teste_i/ClkDividerN_0/U0/s_divCounter[0]
    SLICE_X88Y76         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     5.627 r  top_teste_i/ClkDividerN_0/U0/s_divCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.627    top_teste_i/ClkDividerN_0/U0/s_divCounter0_carry_n_0
    SLICE_X88Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.719 r  top_teste_i/ClkDividerN_0/U0/s_divCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.719    top_teste_i/ClkDividerN_0/U0/s_divCounter0_carry__0_n_0
    SLICE_X88Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.811 r  top_teste_i/ClkDividerN_0/U0/s_divCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.811    top_teste_i/ClkDividerN_0/U0/s_divCounter0_carry__1_n_0
    SLICE_X88Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.903 r  top_teste_i/ClkDividerN_0/U0/s_divCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.903    top_teste_i/ClkDividerN_0/U0/s_divCounter0_carry__2_n_0
    SLICE_X88Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.995 r  top_teste_i/ClkDividerN_0/U0/s_divCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.995    top_teste_i/ClkDividerN_0/U0/s_divCounter0_carry__3_n_0
    SLICE_X88Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     6.218 r  top_teste_i/ClkDividerN_0/U0/s_divCounter0_carry__4/O[1]
                         net (fo=1, routed)           0.588     6.806    top_teste_i/ClkDividerN_0/U0/data0[22]
    SLICE_X89Y80         LUT3 (Prop_lut3_I2_O)        0.220     7.026 r  top_teste_i/ClkDividerN_0/U0/s_divCounter[22]_i_1/O
                         net (fo=1, routed)           0.000     7.026    top_teste_i/ClkDividerN_0/U0/s_divCounter_0[22]
    SLICE_X89Y80         FDCE                                         r  top_teste_i/ClkDividerN_0/U0/s_divCounter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.216    13.994    top_teste_i/ClkDividerN_0/U0/clkIn
    SLICE_X89Y80         FDCE                                         r  top_teste_i/ClkDividerN_0/U0/s_divCounter_reg[22]/C
                         clock pessimism              0.231    14.225    
                         clock uncertainty           -0.035    14.189    
    SLICE_X89Y80         FDCE (Setup_fdce_C_D)        0.064    14.253    top_teste_i/ClkDividerN_0/U0/s_divCounter_reg[22]
  -------------------------------------------------------------------
                         required time                         14.253    
                         arrival time                          -7.026    
  -------------------------------------------------------------------
                         slack                                  7.227    

Slack (MET) :             7.256ns  (required time - arrival time)
  Source:                 top_teste_i/ClkDividerN_0/U0/s_divCounter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_teste_i/ClkDividerN_0/U0/s_divCounter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.723ns  (logic 0.632ns (23.207%)  route 2.091ns (76.793%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.994ns = ( 13.994 - 10.000 ) 
    Source Clock Delay      (SCD):    4.242ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.311     4.242    top_teste_i/ClkDividerN_0/U0/clkIn
    SLICE_X89Y76         FDCE                                         r  top_teste_i/ClkDividerN_0/U0/s_divCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y76         FDCE (Prop_fdce_C_Q)         0.341     4.583 f  top_teste_i/ClkDividerN_0/U0/s_divCounter_reg[1]/Q
                         net (fo=2, routed)           0.749     5.332    top_teste_i/ClkDividerN_0/U0/s_divCounter[1]
    SLICE_X89Y81         LUT6 (Prop_lut6_I4_O)        0.097     5.429 r  top_teste_i/ClkDividerN_0/U0/clkOut_i_6/O
                         net (fo=1, routed)           0.594     6.023    top_teste_i/ClkDividerN_0/U0/clkOut_i_6_n_0
    SLICE_X89Y79         LUT5 (Prop_lut5_I0_O)        0.097     6.120 r  top_teste_i/ClkDividerN_0/U0/clkOut_i_3/O
                         net (fo=31, routed)          0.748     6.868    top_teste_i/ClkDividerN_0/U0/clkOut_i_3_n_0
    SLICE_X89Y80         LUT3 (Prop_lut3_I0_O)        0.097     6.965 r  top_teste_i/ClkDividerN_0/U0/s_divCounter[15]_i_1/O
                         net (fo=1, routed)           0.000     6.965    top_teste_i/ClkDividerN_0/U0/s_divCounter_0[15]
    SLICE_X89Y80         FDCE                                         r  top_teste_i/ClkDividerN_0/U0/s_divCounter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.216    13.994    top_teste_i/ClkDividerN_0/U0/clkIn
    SLICE_X89Y80         FDCE                                         r  top_teste_i/ClkDividerN_0/U0/s_divCounter_reg[15]/C
                         clock pessimism              0.231    14.225    
                         clock uncertainty           -0.035    14.189    
    SLICE_X89Y80         FDCE (Setup_fdce_C_D)        0.032    14.221    top_teste_i/ClkDividerN_0/U0/s_divCounter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.221    
                         arrival time                          -6.965    
  -------------------------------------------------------------------
                         slack                                  7.256    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 top_teste_i/EightDispControl_0/U0/div_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_teste_i/EightDispControl_0/U0/div_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.274ns (71.266%)  route 0.110ns (28.734%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.604     1.523    top_teste_i/EightDispControl_0/U0/clk
    SLICE_X88Y87         FDRE                                         r  top_teste_i/EightDispControl_0/U0/div_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y87         FDRE (Prop_fdre_C_Q)         0.164     1.687 r  top_teste_i/EightDispControl_0/U0/div_reg[10]/Q
                         net (fo=1, routed)           0.110     1.798    top_teste_i/EightDispControl_0/U0/div_reg_n_0_[10]
    SLICE_X88Y87         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.908 r  top_teste_i/EightDispControl_0/U0/div_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.908    top_teste_i/EightDispControl_0/U0/div_reg[8]_i_1_n_5
    SLICE_X88Y87         FDRE                                         r  top_teste_i/EightDispControl_0/U0/div_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.875     2.040    top_teste_i/EightDispControl_0/U0/clk
    SLICE_X88Y87         FDRE                                         r  top_teste_i/EightDispControl_0/U0/div_reg[10]/C
                         clock pessimism             -0.516     1.523    
    SLICE_X88Y87         FDRE (Hold_fdre_C_D)         0.134     1.657    top_teste_i/EightDispControl_0/U0/div_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 top_teste_i/EightDispControl_0/U0/div_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_teste_i/EightDispControl_0/U0/div_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.274ns (71.266%)  route 0.110ns (28.734%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.603     1.522    top_teste_i/EightDispControl_0/U0/clk
    SLICE_X88Y85         FDRE                                         r  top_teste_i/EightDispControl_0/U0/div_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y85         FDRE (Prop_fdre_C_Q)         0.164     1.686 r  top_teste_i/EightDispControl_0/U0/div_reg[2]/Q
                         net (fo=1, routed)           0.110     1.797    top_teste_i/EightDispControl_0/U0/div_reg_n_0_[2]
    SLICE_X88Y85         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.907 r  top_teste_i/EightDispControl_0/U0/div_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.907    top_teste_i/EightDispControl_0/U0/div_reg[0]_i_1_n_5
    SLICE_X88Y85         FDRE                                         r  top_teste_i/EightDispControl_0/U0/div_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.874     2.039    top_teste_i/EightDispControl_0/U0/clk
    SLICE_X88Y85         FDRE                                         r  top_teste_i/EightDispControl_0/U0/div_reg[2]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X88Y85         FDRE (Hold_fdre_C_D)         0.134     1.656    top_teste_i/EightDispControl_0/U0/div_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 top_teste_i/EightDispControl_0/U0/div_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_teste_i/EightDispControl_0/U0/div_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.274ns (71.266%)  route 0.110ns (28.734%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.603     1.522    top_teste_i/EightDispControl_0/U0/clk
    SLICE_X88Y86         FDRE                                         r  top_teste_i/EightDispControl_0/U0/div_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y86         FDRE (Prop_fdre_C_Q)         0.164     1.686 r  top_teste_i/EightDispControl_0/U0/div_reg[6]/Q
                         net (fo=1, routed)           0.110     1.797    top_teste_i/EightDispControl_0/U0/div_reg_n_0_[6]
    SLICE_X88Y86         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.907 r  top_teste_i/EightDispControl_0/U0/div_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.907    top_teste_i/EightDispControl_0/U0/div_reg[4]_i_1_n_5
    SLICE_X88Y86         FDRE                                         r  top_teste_i/EightDispControl_0/U0/div_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.874     2.039    top_teste_i/EightDispControl_0/U0/clk
    SLICE_X88Y86         FDRE                                         r  top_teste_i/EightDispControl_0/U0/div_reg[6]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X88Y86         FDRE (Hold_fdre_C_D)         0.134     1.656    top_teste_i/EightDispControl_0/U0/div_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 top_teste_i/EightDispControl_0/U0/div_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_teste_i/EightDispControl_0/U0/div_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.310ns (73.726%)  route 0.110ns (26.274%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.604     1.523    top_teste_i/EightDispControl_0/U0/clk
    SLICE_X88Y87         FDRE                                         r  top_teste_i/EightDispControl_0/U0/div_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y87         FDRE (Prop_fdre_C_Q)         0.164     1.687 r  top_teste_i/EightDispControl_0/U0/div_reg[10]/Q
                         net (fo=1, routed)           0.110     1.798    top_teste_i/EightDispControl_0/U0/div_reg_n_0_[10]
    SLICE_X88Y87         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.944 r  top_teste_i/EightDispControl_0/U0/div_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.944    top_teste_i/EightDispControl_0/U0/div_reg[8]_i_1_n_4
    SLICE_X88Y87         FDRE                                         r  top_teste_i/EightDispControl_0/U0/div_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.875     2.040    top_teste_i/EightDispControl_0/U0/clk
    SLICE_X88Y87         FDRE                                         r  top_teste_i/EightDispControl_0/U0/div_reg[11]/C
                         clock pessimism             -0.516     1.523    
    SLICE_X88Y87         FDRE (Hold_fdre_C_D)         0.134     1.657    top_teste_i/EightDispControl_0/U0/div_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 top_teste_i/EightDispControl_0/U0/div_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_teste_i/EightDispControl_0/U0/div_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.310ns (73.726%)  route 0.110ns (26.274%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.603     1.522    top_teste_i/EightDispControl_0/U0/clk
    SLICE_X88Y85         FDRE                                         r  top_teste_i/EightDispControl_0/U0/div_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y85         FDRE (Prop_fdre_C_Q)         0.164     1.686 r  top_teste_i/EightDispControl_0/U0/div_reg[2]/Q
                         net (fo=1, routed)           0.110     1.797    top_teste_i/EightDispControl_0/U0/div_reg_n_0_[2]
    SLICE_X88Y85         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.943 r  top_teste_i/EightDispControl_0/U0/div_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.943    top_teste_i/EightDispControl_0/U0/div_reg[0]_i_1_n_4
    SLICE_X88Y85         FDRE                                         r  top_teste_i/EightDispControl_0/U0/div_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.874     2.039    top_teste_i/EightDispControl_0/U0/clk
    SLICE_X88Y85         FDRE                                         r  top_teste_i/EightDispControl_0/U0/div_reg[3]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X88Y85         FDRE (Hold_fdre_C_D)         0.134     1.656    top_teste_i/EightDispControl_0/U0/div_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 top_teste_i/EightDispControl_0/U0/div_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_teste_i/EightDispControl_0/U0/div_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.310ns (73.726%)  route 0.110ns (26.274%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.603     1.522    top_teste_i/EightDispControl_0/U0/clk
    SLICE_X88Y86         FDRE                                         r  top_teste_i/EightDispControl_0/U0/div_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y86         FDRE (Prop_fdre_C_Q)         0.164     1.686 r  top_teste_i/EightDispControl_0/U0/div_reg[6]/Q
                         net (fo=1, routed)           0.110     1.797    top_teste_i/EightDispControl_0/U0/div_reg_n_0_[6]
    SLICE_X88Y86         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.943 r  top_teste_i/EightDispControl_0/U0/div_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.943    top_teste_i/EightDispControl_0/U0/div_reg[4]_i_1_n_4
    SLICE_X88Y86         FDRE                                         r  top_teste_i/EightDispControl_0/U0/div_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.874     2.039    top_teste_i/EightDispControl_0/U0/clk
    SLICE_X88Y86         FDRE                                         r  top_teste_i/EightDispControl_0/U0/div_reg[7]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X88Y86         FDRE (Hold_fdre_C_D)         0.134     1.656    top_teste_i/EightDispControl_0/U0/div_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 top_teste_i/EightDispControl_0/U0/div_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_teste_i/EightDispControl_0/U0/div_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.279ns (63.264%)  route 0.162ns (36.736%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.603     1.522    top_teste_i/EightDispControl_0/U0/clk
    SLICE_X88Y85         FDRE                                         r  top_teste_i/EightDispControl_0/U0/div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y85         FDRE (Prop_fdre_C_Q)         0.164     1.686 f  top_teste_i/EightDispControl_0/U0/div_reg[0]/Q
                         net (fo=1, routed)           0.162     1.848    top_teste_i/EightDispControl_0/U0/div_reg_n_0_[0]
    SLICE_X88Y85         LUT1 (Prop_lut1_I0_O)        0.045     1.893 r  top_teste_i/EightDispControl_0/U0/div[0]_i_5/O
                         net (fo=1, routed)           0.000     1.893    top_teste_i/EightDispControl_0/U0/div[0]_i_5_n_0
    SLICE_X88Y85         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.963 r  top_teste_i/EightDispControl_0/U0/div_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.963    top_teste_i/EightDispControl_0/U0/div_reg[0]_i_1_n_7
    SLICE_X88Y85         FDRE                                         r  top_teste_i/EightDispControl_0/U0/div_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.874     2.039    top_teste_i/EightDispControl_0/U0/clk
    SLICE_X88Y85         FDRE                                         r  top_teste_i/EightDispControl_0/U0/div_reg[0]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X88Y85         FDRE (Hold_fdre_C_D)         0.134     1.656    top_teste_i/EightDispControl_0/U0/div_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 top_teste_i/EightDispControl_0/U0/div_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_teste_i/EightDispControl_0/U0/div_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.275ns (62.081%)  route 0.168ns (37.919%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.604     1.523    top_teste_i/EightDispControl_0/U0/clk
    SLICE_X88Y87         FDRE                                         r  top_teste_i/EightDispControl_0/U0/div_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y87         FDRE (Prop_fdre_C_Q)         0.164     1.687 r  top_teste_i/EightDispControl_0/U0/div_reg[9]/Q
                         net (fo=1, routed)           0.168     1.855    top_teste_i/EightDispControl_0/U0/div_reg_n_0_[9]
    SLICE_X88Y87         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.966 r  top_teste_i/EightDispControl_0/U0/div_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.966    top_teste_i/EightDispControl_0/U0/div_reg[8]_i_1_n_6
    SLICE_X88Y87         FDRE                                         r  top_teste_i/EightDispControl_0/U0/div_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.875     2.040    top_teste_i/EightDispControl_0/U0/clk
    SLICE_X88Y87         FDRE                                         r  top_teste_i/EightDispControl_0/U0/div_reg[9]/C
                         clock pessimism             -0.516     1.523    
    SLICE_X88Y87         FDRE (Hold_fdre_C_D)         0.134     1.657    top_teste_i/EightDispControl_0/U0/div_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 top_teste_i/EightDispControl_0/U0/div_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_teste_i/EightDispControl_0/U0/div_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.275ns (62.081%)  route 0.168ns (37.919%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.605     1.524    top_teste_i/EightDispControl_0/U0/clk
    SLICE_X88Y88         FDRE                                         r  top_teste_i/EightDispControl_0/U0/div_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y88         FDRE (Prop_fdre_C_Q)         0.164     1.688 r  top_teste_i/EightDispControl_0/U0/div_reg[13]/Q
                         net (fo=1, routed)           0.168     1.856    top_teste_i/EightDispControl_0/U0/div_reg_n_0_[13]
    SLICE_X88Y88         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.967 r  top_teste_i/EightDispControl_0/U0/div_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.967    top_teste_i/EightDispControl_0/U0/div_reg[12]_i_1_n_6
    SLICE_X88Y88         FDRE                                         r  top_teste_i/EightDispControl_0/U0/div_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.877     2.042    top_teste_i/EightDispControl_0/U0/clk
    SLICE_X88Y88         FDRE                                         r  top_teste_i/EightDispControl_0/U0/div_reg[13]/C
                         clock pessimism             -0.517     1.524    
    SLICE_X88Y88         FDRE (Hold_fdre_C_D)         0.134     1.658    top_teste_i/EightDispControl_0/U0/div_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 top_teste_i/EightDispControl_0/U0/div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_teste_i/EightDispControl_0/U0/div_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.275ns (62.081%)  route 0.168ns (37.919%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.603     1.522    top_teste_i/EightDispControl_0/U0/clk
    SLICE_X88Y85         FDRE                                         r  top_teste_i/EightDispControl_0/U0/div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y85         FDRE (Prop_fdre_C_Q)         0.164     1.686 r  top_teste_i/EightDispControl_0/U0/div_reg[1]/Q
                         net (fo=1, routed)           0.168     1.854    top_teste_i/EightDispControl_0/U0/div_reg_n_0_[1]
    SLICE_X88Y85         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.965 r  top_teste_i/EightDispControl_0/U0/div_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.965    top_teste_i/EightDispControl_0/U0/div_reg[0]_i_1_n_6
    SLICE_X88Y85         FDRE                                         r  top_teste_i/EightDispControl_0/U0/div_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.874     2.039    top_teste_i/EightDispControl_0/U0/clk
    SLICE_X88Y85         FDRE                                         r  top_teste_i/EightDispControl_0/U0/div_reg[1]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X88Y85         FDRE (Hold_fdre_C_D)         0.134     1.656    top_teste_i/EightDispControl_0/U0/div_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.309    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X89Y80    top_teste_i/ClkDividerN_0/U0/s_divCounter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X87Y80    top_teste_i/ClkDividerN_0/U0/s_divCounter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X87Y80    top_teste_i/ClkDividerN_0/U0/s_divCounter_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X87Y80    top_teste_i/ClkDividerN_0/U0/s_divCounter_reg[18]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X89Y81    top_teste_i/ClkDividerN_0/U0/s_divCounter_reg[19]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X89Y76    top_teste_i/ClkDividerN_0/U0/s_divCounter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X89Y80    top_teste_i/ClkDividerN_0/U0/s_divCounter_reg[20]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X89Y81    top_teste_i/ClkDividerN_0/U0/s_divCounter_reg[21]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X89Y80    top_teste_i/ClkDividerN_0/U0/s_divCounter_reg[22]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y77    top_teste_i/ClkDividerN_0/U0/s_divCounter_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y77    top_teste_i/ClkDividerN_0/U0/s_divCounter_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y78    top_teste_i/ClkDividerN_0/U0/s_divCounter_reg[9]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y78    top_teste_i/ClkDividerN_0/U0/s_divCounter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y78    top_teste_i/ClkDividerN_0/U0/s_divCounter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y78    top_teste_i/ClkDividerN_0/U0/s_divCounter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y79    top_teste_i/ClkDividerN_0/U0/s_divCounter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y79    top_teste_i/ClkDividerN_0/U0/s_divCounter_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y77    top_teste_i/ClkDividerN_0/U0/s_divCounter_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y77    top_teste_i/ClkDividerN_0/U0/s_divCounter_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y80    top_teste_i/ClkDividerN_0/U0/s_divCounter_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X87Y80    top_teste_i/ClkDividerN_0/U0/s_divCounter_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X87Y80    top_teste_i/ClkDividerN_0/U0/s_divCounter_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X87Y80    top_teste_i/ClkDividerN_0/U0/s_divCounter_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y81    top_teste_i/ClkDividerN_0/U0/s_divCounter_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y80    top_teste_i/ClkDividerN_0/U0/s_divCounter_reg[20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y81    top_teste_i/ClkDividerN_0/U0/s_divCounter_reg[21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y80    top_teste_i/ClkDividerN_0/U0/s_divCounter_reg[22]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y80    top_teste_i/ClkDividerN_0/U0/s_divCounter_reg[23]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X87Y80    top_teste_i/ClkDividerN_0/U0/s_divCounter_reg[24]/C



