
BikeSafetySTM32F042K6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000046c0  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000114  08004780  08004780  00014780  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004894  08004894  0002002c  2**0
                  CONTENTS
  4 .ARM          00000000  08004894  08004894  0002002c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004894  08004894  0002002c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004894  08004894  00014894  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004898  08004898  00014898  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000002c  20000000  0800489c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000028c  2000002c  080048c8  0002002c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002b8  080048c8  000202b8  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002002c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013dfb  00000000  00000000  00020054  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000025e7  00000000  00000000  00033e4f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001070  00000000  00000000  00036438  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000fa0  00000000  00000000  000374a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019c88  00000000  00000000  00038448  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014110  00000000  00000000  000520d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00094e85  00000000  00000000  000661e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000fb065  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003bb4  00000000  00000000  000fb0b8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000002c 	.word	0x2000002c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08004768 	.word	0x08004768

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000030 	.word	0x20000030
 8000104:	08004768 	.word	0x08004768

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000220:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000222:	b0c9      	sub	sp, #292	; 0x124
 8000224:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */

	//=========================MPU9250
	// Registers
	uint8_t IMUDevAddr 				= 0xd0;
 8000226:	2418      	movs	r4, #24
 8000228:	34ff      	adds	r4, #255	; 0xff
 800022a:	193b      	adds	r3, r7, r4
 800022c:	22d0      	movs	r2, #208	; 0xd0
 800022e:	701a      	strb	r2, [r3, #0]
	uint8_t PWR_MGMT_1[2] 			= {0x6b, 0b00100000};	// or 4
 8000230:	258a      	movs	r5, #138	; 0x8a
 8000232:	006d      	lsls	r5, r5, #1
 8000234:	197b      	adds	r3, r7, r5
 8000236:	4af8      	ldr	r2, [pc, #992]	; (8000618 <main+0x3f8>)
 8000238:	801a      	strh	r2, [r3, #0]
	uint8_t PWR_MGMT_2[2] 			= {0x6c, 0b00000000};	// 0 to enable all or 255 to disable all
 800023a:	2688      	movs	r6, #136	; 0x88
 800023c:	0076      	lsls	r6, r6, #1
 800023e:	19bb      	adds	r3, r7, r6
 8000240:	226c      	movs	r2, #108	; 0x6c
 8000242:	801a      	strh	r2, [r3, #0]
	uint8_t WHO_AM_I 				= 0x75;
 8000244:	2310      	movs	r3, #16
 8000246:	33ff      	adds	r3, #255	; 0xff
 8000248:	18fb      	adds	r3, r7, r3
 800024a:	2275      	movs	r2, #117	; 0x75
 800024c:	701a      	strb	r2, [r3, #0]
	uint8_t LP_ACCEL_ODR[2] 		= {0x1e, 0b00001000}; 	// 8 = output frequency 62.50Hz
 800024e:	2286      	movs	r2, #134	; 0x86
 8000250:	0052      	lsls	r2, r2, #1
 8000252:	18bb      	adds	r3, r7, r2
 8000254:	4af1      	ldr	r2, [pc, #964]	; (800061c <main+0x3fc>)
 8000256:	801a      	strh	r2, [r3, #0]
	uint8_t ACCEL_CONFIG[2] 		= {0x1c, 0x0}; 			// 0x0 for 2g, 0x8 for 4g, 0x10 for 8g,0x18 for 16g
 8000258:	2184      	movs	r1, #132	; 0x84
 800025a:	0049      	lsls	r1, r1, #1
 800025c:	187b      	adds	r3, r7, r1
 800025e:	221c      	movs	r2, #28
 8000260:	801a      	strh	r2, [r3, #0]
	uint8_t INT_ENABLE[2] 			= {0x38, 0x40};			// enable motion interrupt
 8000262:	1d7b      	adds	r3, r7, #5
 8000264:	33ff      	adds	r3, #255	; 0xff
 8000266:	4aee      	ldr	r2, [pc, #952]	; (8000620 <main+0x400>)
 8000268:	801a      	strh	r2, [r3, #0]
	uint8_t MOT_DETECT_CTRL[2] 		= {0x69, 0b11000000};	// enable hardware intelligence
 800026a:	1c7b      	adds	r3, r7, #1
 800026c:	33ff      	adds	r3, #255	; 0xff
 800026e:	4aed      	ldr	r2, [pc, #948]	; (8000624 <main+0x404>)
 8000270:	801a      	strh	r2, [r3, #0]
	uint8_t WOM_THR[2]				= {0x1f, 0x7f};			// threshold
 8000272:	20fc      	movs	r0, #252	; 0xfc
 8000274:	183b      	adds	r3, r7, r0
 8000276:	4aec      	ldr	r2, [pc, #944]	; (8000628 <main+0x408>)
 8000278:	801a      	strh	r2, [r3, #0]
	uint8_t maskLP_ACCEL_ODR[2] 	= {0x1e, 0b00000100}; 	// frequency of wake-up
 800027a:	20f8      	movs	r0, #248	; 0xf8
 800027c:	183b      	adds	r3, r7, r0
 800027e:	4aeb      	ldr	r2, [pc, #940]	; (800062c <main+0x40c>)
 8000280:	801a      	strh	r2, [r3, #0]
	uint8_t PWR_MGMT_1_new[2] 		= {0x6b, 0b00100000};	// cycle mode
 8000282:	20f4      	movs	r0, #244	; 0xf4
 8000284:	183b      	adds	r3, r7, r0
 8000286:	4ae4      	ldr	r2, [pc, #912]	; (8000618 <main+0x3f8>)
 8000288:	801a      	strh	r2, [r3, #0]
	uint8_t INT_PIN_CFG[2] 			= {0x3a, 0b00110000};//3a
 800028a:	20f0      	movs	r0, #240	; 0xf0
 800028c:	183b      	adds	r3, r7, r0
 800028e:	4ae8      	ldr	r2, [pc, #928]	; (8000630 <main+0x410>)
 8000290:	801a      	strh	r2, [r3, #0]
	uint8_t ACCEL_XOUT_L 			= 0x3c;
 8000292:	20ef      	movs	r0, #239	; 0xef
 8000294:	183b      	adds	r3, r7, r0
 8000296:	223c      	movs	r2, #60	; 0x3c
 8000298:	701a      	strb	r2, [r3, #0]
	uint8_t ACCEL_XOUT_H 			= 0x3b;
 800029a:	20ee      	movs	r0, #238	; 0xee
 800029c:	183b      	adds	r3, r7, r0
 800029e:	223b      	movs	r2, #59	; 0x3b
 80002a0:	701a      	strb	r2, [r3, #0]
	uint8_t ACCEL_YOUT_L 			= 0x3e;
 80002a2:	20ed      	movs	r0, #237	; 0xed
 80002a4:	183b      	adds	r3, r7, r0
 80002a6:	223e      	movs	r2, #62	; 0x3e
 80002a8:	701a      	strb	r2, [r3, #0]
	uint8_t ACCEL_YOUT_H 			= 0x3d;
 80002aa:	20ec      	movs	r0, #236	; 0xec
 80002ac:	183b      	adds	r3, r7, r0
 80002ae:	223d      	movs	r2, #61	; 0x3d
 80002b0:	701a      	strb	r2, [r3, #0]
	uint8_t ACCEL_ZOUT_L 			= 0x40;
 80002b2:	20eb      	movs	r0, #235	; 0xeb
 80002b4:	183b      	adds	r3, r7, r0
 80002b6:	2240      	movs	r2, #64	; 0x40
 80002b8:	701a      	strb	r2, [r3, #0]
	uint8_t ACCEL_ZOUT_H 			= 0x3f;
 80002ba:	20ea      	movs	r0, #234	; 0xea
 80002bc:	183b      	adds	r3, r7, r0
 80002be:	223f      	movs	r2, #63	; 0x3f
 80002c0:	701a      	strb	r2, [r3, #0]
	//=========================MPU9250

	//=========================GSM
	uint8_t AT[] 					= "AT\r";
 80002c2:	20e4      	movs	r0, #228	; 0xe4
 80002c4:	183b      	adds	r3, r7, r0
 80002c6:	4adb      	ldr	r2, [pc, #876]	; (8000634 <main+0x414>)
 80002c8:	601a      	str	r2, [r3, #0]
	uint8_t ATI[] 					= "ATI\r";
 80002ca:	20dc      	movs	r0, #220	; 0xdc
 80002cc:	183b      	adds	r3, r7, r0
 80002ce:	4ada      	ldr	r2, [pc, #872]	; (8000638 <main+0x418>)
 80002d0:	6811      	ldr	r1, [r2, #0]
 80002d2:	6019      	str	r1, [r3, #0]
 80002d4:	7912      	ldrb	r2, [r2, #4]
 80002d6:	711a      	strb	r2, [r3, #4]
	uint8_t AT_CFUN[] 				= "AT+CFUN=1\r";			// Full Functionality Configuration
 80002d8:	20d0      	movs	r0, #208	; 0xd0
 80002da:	183b      	adds	r3, r7, r0
 80002dc:	4ad7      	ldr	r2, [pc, #860]	; (800063c <main+0x41c>)
 80002de:	ca03      	ldmia	r2!, {r0, r1}
 80002e0:	c303      	stmia	r3!, {r0, r1}
 80002e2:	8811      	ldrh	r1, [r2, #0]
 80002e4:	8019      	strh	r1, [r3, #0]
 80002e6:	7892      	ldrb	r2, [r2, #2]
 80002e8:	709a      	strb	r2, [r3, #2]
	uint8_t AT_COPS_OPCHK[] 		= "AT+COPS=?\r";			// Returns all operators available
 80002ea:	20c4      	movs	r0, #196	; 0xc4
 80002ec:	183b      	adds	r3, r7, r0
 80002ee:	4ad4      	ldr	r2, [pc, #848]	; (8000640 <main+0x420>)
 80002f0:	ca03      	ldmia	r2!, {r0, r1}
 80002f2:	c303      	stmia	r3!, {r0, r1}
 80002f4:	8811      	ldrh	r1, [r2, #0]
 80002f6:	8019      	strh	r1, [r3, #0]
 80002f8:	7892      	ldrb	r2, [r2, #2]
 80002fa:	709a      	strb	r2, [r3, #2]
	uint8_t AT_COPS_CRNT[] 			= "AT+COPS?\r";				// Returns current operator
 80002fc:	20b8      	movs	r0, #184	; 0xb8
 80002fe:	183b      	adds	r3, r7, r0
 8000300:	4ad0      	ldr	r2, [pc, #832]	; (8000644 <main+0x424>)
 8000302:	ca03      	ldmia	r2!, {r0, r1}
 8000304:	c303      	stmia	r3!, {r0, r1}
 8000306:	8812      	ldrh	r2, [r2, #0]
 8000308:	801a      	strh	r2, [r3, #0]
	uint8_t AT_COPS_RGSTR[] 		= "AT+COPS=0\r";			// Register to operator network AT+COPS=<mode>,[<format>[,<oper>]]
 800030a:	20ac      	movs	r0, #172	; 0xac
 800030c:	183b      	adds	r3, r7, r0
 800030e:	4ace      	ldr	r2, [pc, #824]	; (8000648 <main+0x428>)
 8000310:	ca03      	ldmia	r2!, {r0, r1}
 8000312:	c303      	stmia	r3!, {r0, r1}
 8000314:	8811      	ldrh	r1, [r2, #0]
 8000316:	8019      	strh	r1, [r3, #0]
 8000318:	7892      	ldrb	r2, [r2, #2]
 800031a:	709a      	strb	r2, [r3, #2]
	uint8_t AT_CMGF[] 				= "AT+CMGF=1\r";			// Set to text mode
 800031c:	20a0      	movs	r0, #160	; 0xa0
 800031e:	183b      	adds	r3, r7, r0
 8000320:	4aca      	ldr	r2, [pc, #808]	; (800064c <main+0x42c>)
 8000322:	ca03      	ldmia	r2!, {r0, r1}
 8000324:	c303      	stmia	r3!, {r0, r1}
 8000326:	8811      	ldrh	r1, [r2, #0]
 8000328:	8019      	strh	r1, [r3, #0]
 800032a:	7892      	ldrb	r2, [r2, #2]
 800032c:	709a      	strb	r2, [r3, #2]
	uint8_t AT_CSCS[] 				= "AT+CSCS=\"GSM\"\r";		// Set character
 800032e:	2090      	movs	r0, #144	; 0x90
 8000330:	183b      	adds	r3, r7, r0
 8000332:	4ac7      	ldr	r2, [pc, #796]	; (8000650 <main+0x430>)
 8000334:	ca13      	ldmia	r2!, {r0, r1, r4}
 8000336:	c313      	stmia	r3!, {r0, r1, r4}
 8000338:	8811      	ldrh	r1, [r2, #0]
 800033a:	8019      	strh	r1, [r3, #0]
 800033c:	7892      	ldrb	r2, [r2, #2]
 800033e:	709a      	strb	r2, [r3, #2]
	uint8_t AT_CSQ[] 				= "AT+CSQ\r";				// Get Signal Strength in dBm
 8000340:	2088      	movs	r0, #136	; 0x88
 8000342:	183b      	adds	r3, r7, r0
 8000344:	4ac3      	ldr	r2, [pc, #780]	; (8000654 <main+0x434>)
 8000346:	ca11      	ldmia	r2!, {r0, r4}
 8000348:	c311      	stmia	r3!, {r0, r4}
	uint8_t AT_CPOWD[] 				= "AT+CPOWD=1\r";			// Power OFF Modem
 800034a:	207c      	movs	r0, #124	; 0x7c
 800034c:	183b      	adds	r3, r7, r0
 800034e:	4ac2      	ldr	r2, [pc, #776]	; (8000658 <main+0x438>)
 8000350:	ca13      	ldmia	r2!, {r0, r1, r4}
 8000352:	c313      	stmia	r3!, {r0, r1, r4}
	uint8_t AT_CMGS_SEND_CTRLZ[] 	= "\x1a";					// Send Control
 8000354:	2078      	movs	r0, #120	; 0x78
 8000356:	183b      	adds	r3, r7, r0
 8000358:	221a      	movs	r2, #26
 800035a:	801a      	strh	r2, [r3, #0]
	uint8_t AT_CMGS_SEND_MSG_BUF[] 	= "AT+CMGS=\"+358443xxxxxx\"\rTesting9";
 800035c:	2054      	movs	r0, #84	; 0x54
 800035e:	183b      	adds	r3, r7, r0
 8000360:	4abe      	ldr	r2, [pc, #760]	; (800065c <main+0x43c>)
 8000362:	ca13      	ldmia	r2!, {r0, r1, r4}
 8000364:	c313      	stmia	r3!, {r0, r1, r4}
 8000366:	ca13      	ldmia	r2!, {r0, r1, r4}
 8000368:	c313      	stmia	r3!, {r0, r1, r4}
 800036a:	ca11      	ldmia	r2!, {r0, r4}
 800036c:	c311      	stmia	r3!, {r0, r4}
 800036e:	7812      	ldrb	r2, [r2, #0]
 8000370:	701a      	strb	r2, [r3, #0]
	//=========================GSM

	//=========================GNSS
	uint8_t AT_CGNSPWR_ON[] 	= "AT+CGNSPWR=1\r";				// GNSS turns Power ON
 8000372:	2044      	movs	r0, #68	; 0x44
 8000374:	183b      	adds	r3, r7, r0
 8000376:	4aba      	ldr	r2, [pc, #744]	; (8000660 <main+0x440>)
 8000378:	ca13      	ldmia	r2!, {r0, r1, r4}
 800037a:	c313      	stmia	r3!, {r0, r1, r4}
 800037c:	8812      	ldrh	r2, [r2, #0]
 800037e:	801a      	strh	r2, [r3, #0]
	uint8_t AT_CGNSPWR_OFF[] 	= "AT+CGNSPWR=0\r";				// GNSS turns Power OFF
 8000380:	2034      	movs	r0, #52	; 0x34
 8000382:	183b      	adds	r3, r7, r0
 8000384:	4ab7      	ldr	r2, [pc, #732]	; (8000664 <main+0x444>)
 8000386:	ca13      	ldmia	r2!, {r0, r1, r4}
 8000388:	c313      	stmia	r3!, {r0, r1, r4}
 800038a:	8812      	ldrh	r2, [r2, #0]
 800038c:	801a      	strh	r2, [r3, #0]
	uint8_t AT_CGNSSEQ[] 		= "AT+CGNSSEQ=\"RMC\"\r";		// RMC for GGA
 800038e:	2020      	movs	r0, #32
 8000390:	183b      	adds	r3, r7, r0
 8000392:	4ab5      	ldr	r2, [pc, #724]	; (8000668 <main+0x448>)
 8000394:	ca13      	ldmia	r2!, {r0, r1, r4}
 8000396:	c313      	stmia	r3!, {r0, r1, r4}
 8000398:	6811      	ldr	r1, [r2, #0]
 800039a:	6019      	str	r1, [r3, #0]
 800039c:	8892      	ldrh	r2, [r2, #4]
 800039e:	809a      	strh	r2, [r3, #4]
	uint8_t AT_CGNSINF[] 		= "AT+CGNSINF\r";				// Gets data from GNSS
 80003a0:	4bb2      	ldr	r3, [pc, #712]	; (800066c <main+0x44c>)
 80003a2:	208c      	movs	r0, #140	; 0x8c
 80003a4:	0040      	lsls	r0, r0, #1
 80003a6:	4684      	mov	ip, r0
 80003a8:	44bc      	add	ip, r7
 80003aa:	4463      	add	r3, ip
 80003ac:	4ab0      	ldr	r2, [pc, #704]	; (8000670 <main+0x450>)
 80003ae:	ca13      	ldmia	r2!, {r0, r1, r4}
 80003b0:	c313      	stmia	r3!, {r0, r1, r4}
	uint8_t AT_CGNSURC[] 		= "AT+CGNSURC=1\r";
 80003b2:	4bb0      	ldr	r3, [pc, #704]	; (8000674 <main+0x454>)
 80003b4:	208c      	movs	r0, #140	; 0x8c
 80003b6:	0040      	lsls	r0, r0, #1
 80003b8:	4684      	mov	ip, r0
 80003ba:	44bc      	add	ip, r7
 80003bc:	4463      	add	r3, ip
 80003be:	4aae      	ldr	r2, [pc, #696]	; (8000678 <main+0x458>)
 80003c0:	ca13      	ldmia	r2!, {r0, r1, r4}
 80003c2:	c313      	stmia	r3!, {r0, r1, r4}
 80003c4:	8812      	ldrh	r2, [r2, #0]
 80003c6:	801a      	strh	r2, [r3, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80003c8:	f000 ff4e 	bl	8001268 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80003cc:	f000 faa8 	bl	8000920 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80003d0:	f000 fc12 	bl	8000bf8 <MX_GPIO_Init>
  MX_I2C1_Init();
 80003d4:	f000 fb0a 	bl	80009ec <MX_I2C1_Init>
  MX_SPI1_Init();
 80003d8:	f000 fb48 	bl	8000a6c <MX_SPI1_Init>
  MX_USART1_UART_Init();
 80003dc:	f000 fbac 	bl	8000b38 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 80003e0:	f000 fbda 	bl	8000b98 <MX_USART2_UART_Init>
  MX_TIM16_Init();
 80003e4:	f000 fb80 	bl	8000ae8 <MX_TIM16_Init>
  memset(receiveUART2Data, '?', sizeof(receiveUART2Data));
  //=========================GNSS
  */

  //=========================MPU9250
  i2cStatus = HAL_I2C_Master_Transmit(&hi2c1, IMUDevAddr, PWR_MGMT_1, sizeof(PWR_MGMT_1), 10);
 80003e8:	2418      	movs	r4, #24
 80003ea:	34ff      	adds	r4, #255	; 0xff
 80003ec:	193b      	adds	r3, r7, r4
 80003ee:	781b      	ldrb	r3, [r3, #0]
 80003f0:	b299      	uxth	r1, r3
 80003f2:	197a      	adds	r2, r7, r5
 80003f4:	48a1      	ldr	r0, [pc, #644]	; (800067c <main+0x45c>)
 80003f6:	230a      	movs	r3, #10
 80003f8:	9300      	str	r3, [sp, #0]
 80003fa:	2302      	movs	r3, #2
 80003fc:	f001 fb86 	bl	8001b0c <HAL_I2C_Master_Transmit>
 8000400:	0003      	movs	r3, r0
 8000402:	001a      	movs	r2, r3
 8000404:	4b9e      	ldr	r3, [pc, #632]	; (8000680 <main+0x460>)
 8000406:	701a      	strb	r2, [r3, #0]
  i2cStatus = HAL_I2C_Master_Receive(&hi2c1, IMUDevAddr, &dataReceiveI2cBuffer, 1, 1000);
 8000408:	193b      	adds	r3, r7, r4
 800040a:	781b      	ldrb	r3, [r3, #0]
 800040c:	b299      	uxth	r1, r3
 800040e:	4a9d      	ldr	r2, [pc, #628]	; (8000684 <main+0x464>)
 8000410:	489a      	ldr	r0, [pc, #616]	; (800067c <main+0x45c>)
 8000412:	23fa      	movs	r3, #250	; 0xfa
 8000414:	009b      	lsls	r3, r3, #2
 8000416:	9300      	str	r3, [sp, #0]
 8000418:	2301      	movs	r3, #1
 800041a:	f001 fc7f 	bl	8001d1c <HAL_I2C_Master_Receive>
 800041e:	0003      	movs	r3, r0
 8000420:	001a      	movs	r2, r3
 8000422:	4b97      	ldr	r3, [pc, #604]	; (8000680 <main+0x460>)
 8000424:	701a      	strb	r2, [r3, #0]

  HAL_Delay(10);
 8000426:	200a      	movs	r0, #10
 8000428:	f000 ff82 	bl	8001330 <HAL_Delay>
  i2cStatus = HAL_I2C_Master_Transmit(&hi2c1, IMUDevAddr, PWR_MGMT_2, sizeof(PWR_MGMT_2), 10);
 800042c:	193b      	adds	r3, r7, r4
 800042e:	781b      	ldrb	r3, [r3, #0]
 8000430:	b299      	uxth	r1, r3
 8000432:	19ba      	adds	r2, r7, r6
 8000434:	4891      	ldr	r0, [pc, #580]	; (800067c <main+0x45c>)
 8000436:	230a      	movs	r3, #10
 8000438:	9300      	str	r3, [sp, #0]
 800043a:	2302      	movs	r3, #2
 800043c:	f001 fb66 	bl	8001b0c <HAL_I2C_Master_Transmit>
 8000440:	0003      	movs	r3, r0
 8000442:	001a      	movs	r2, r3
 8000444:	4b8e      	ldr	r3, [pc, #568]	; (8000680 <main+0x460>)
 8000446:	701a      	strb	r2, [r3, #0]
  i2cStatus = HAL_I2C_Master_Receive(&hi2c1, IMUDevAddr, &dataReceiveI2cBuffer, 1, 1000);
 8000448:	193b      	adds	r3, r7, r4
 800044a:	781b      	ldrb	r3, [r3, #0]
 800044c:	b299      	uxth	r1, r3
 800044e:	4a8d      	ldr	r2, [pc, #564]	; (8000684 <main+0x464>)
 8000450:	488a      	ldr	r0, [pc, #552]	; (800067c <main+0x45c>)
 8000452:	23fa      	movs	r3, #250	; 0xfa
 8000454:	009b      	lsls	r3, r3, #2
 8000456:	9300      	str	r3, [sp, #0]
 8000458:	2301      	movs	r3, #1
 800045a:	f001 fc5f 	bl	8001d1c <HAL_I2C_Master_Receive>
 800045e:	0003      	movs	r3, r0
 8000460:	001a      	movs	r2, r3
 8000462:	4b87      	ldr	r3, [pc, #540]	; (8000680 <main+0x460>)
 8000464:	701a      	strb	r2, [r3, #0]

  HAL_Delay(10);
 8000466:	200a      	movs	r0, #10
 8000468:	f000 ff62 	bl	8001330 <HAL_Delay>
  i2cStatus = HAL_I2C_Master_Transmit(&hi2c1, IMUDevAddr, &WHO_AM_I, sizeof(WHO_AM_I), 10);
 800046c:	193b      	adds	r3, r7, r4
 800046e:	781b      	ldrb	r3, [r3, #0]
 8000470:	b299      	uxth	r1, r3
 8000472:	2310      	movs	r3, #16
 8000474:	33ff      	adds	r3, #255	; 0xff
 8000476:	18fa      	adds	r2, r7, r3
 8000478:	4880      	ldr	r0, [pc, #512]	; (800067c <main+0x45c>)
 800047a:	230a      	movs	r3, #10
 800047c:	9300      	str	r3, [sp, #0]
 800047e:	2301      	movs	r3, #1
 8000480:	f001 fb44 	bl	8001b0c <HAL_I2C_Master_Transmit>
 8000484:	0003      	movs	r3, r0
 8000486:	001a      	movs	r2, r3
 8000488:	4b7d      	ldr	r3, [pc, #500]	; (8000680 <main+0x460>)
 800048a:	701a      	strb	r2, [r3, #0]
  i2cStatus = HAL_I2C_Master_Receive(&hi2c1, IMUDevAddr, &dataReceiveI2cBuffer, 1, 1000);
 800048c:	193b      	adds	r3, r7, r4
 800048e:	781b      	ldrb	r3, [r3, #0]
 8000490:	b299      	uxth	r1, r3
 8000492:	4a7c      	ldr	r2, [pc, #496]	; (8000684 <main+0x464>)
 8000494:	4879      	ldr	r0, [pc, #484]	; (800067c <main+0x45c>)
 8000496:	23fa      	movs	r3, #250	; 0xfa
 8000498:	009b      	lsls	r3, r3, #2
 800049a:	9300      	str	r3, [sp, #0]
 800049c:	2301      	movs	r3, #1
 800049e:	f001 fc3d 	bl	8001d1c <HAL_I2C_Master_Receive>
 80004a2:	0003      	movs	r3, r0
 80004a4:	001a      	movs	r2, r3
 80004a6:	4b76      	ldr	r3, [pc, #472]	; (8000680 <main+0x460>)
 80004a8:	701a      	strb	r2, [r3, #0]

  HAL_Delay(10);
 80004aa:	200a      	movs	r0, #10
 80004ac:	f000 ff40 	bl	8001330 <HAL_Delay>
  i2cStatus = HAL_I2C_Master_Transmit(&hi2c1, IMUDevAddr, LP_ACCEL_ODR, sizeof(LP_ACCEL_ODR), 10);
 80004b0:	193b      	adds	r3, r7, r4
 80004b2:	781b      	ldrb	r3, [r3, #0]
 80004b4:	b299      	uxth	r1, r3
 80004b6:	2286      	movs	r2, #134	; 0x86
 80004b8:	0052      	lsls	r2, r2, #1
 80004ba:	18ba      	adds	r2, r7, r2
 80004bc:	486f      	ldr	r0, [pc, #444]	; (800067c <main+0x45c>)
 80004be:	230a      	movs	r3, #10
 80004c0:	9300      	str	r3, [sp, #0]
 80004c2:	2302      	movs	r3, #2
 80004c4:	f001 fb22 	bl	8001b0c <HAL_I2C_Master_Transmit>
 80004c8:	0003      	movs	r3, r0
 80004ca:	001a      	movs	r2, r3
 80004cc:	4b6c      	ldr	r3, [pc, #432]	; (8000680 <main+0x460>)
 80004ce:	701a      	strb	r2, [r3, #0]
  i2cStatus = HAL_I2C_Master_Receive(&hi2c1, IMUDevAddr, &dataReceiveI2cBuffer, 1, 1000);
 80004d0:	193b      	adds	r3, r7, r4
 80004d2:	781b      	ldrb	r3, [r3, #0]
 80004d4:	b299      	uxth	r1, r3
 80004d6:	4a6b      	ldr	r2, [pc, #428]	; (8000684 <main+0x464>)
 80004d8:	4868      	ldr	r0, [pc, #416]	; (800067c <main+0x45c>)
 80004da:	23fa      	movs	r3, #250	; 0xfa
 80004dc:	009b      	lsls	r3, r3, #2
 80004de:	9300      	str	r3, [sp, #0]
 80004e0:	2301      	movs	r3, #1
 80004e2:	f001 fc1b 	bl	8001d1c <HAL_I2C_Master_Receive>
 80004e6:	0003      	movs	r3, r0
 80004e8:	001a      	movs	r2, r3
 80004ea:	4b65      	ldr	r3, [pc, #404]	; (8000680 <main+0x460>)
 80004ec:	701a      	strb	r2, [r3, #0]

  HAL_Delay(10);
 80004ee:	200a      	movs	r0, #10
 80004f0:	f000 ff1e 	bl	8001330 <HAL_Delay>
  i2cStatus = HAL_I2C_Master_Transmit(&hi2c1, IMUDevAddr, ACCEL_CONFIG, sizeof(ACCEL_CONFIG), 10);
 80004f4:	193b      	adds	r3, r7, r4
 80004f6:	781b      	ldrb	r3, [r3, #0]
 80004f8:	b299      	uxth	r1, r3
 80004fa:	2384      	movs	r3, #132	; 0x84
 80004fc:	005b      	lsls	r3, r3, #1
 80004fe:	18fa      	adds	r2, r7, r3
 8000500:	485e      	ldr	r0, [pc, #376]	; (800067c <main+0x45c>)
 8000502:	230a      	movs	r3, #10
 8000504:	9300      	str	r3, [sp, #0]
 8000506:	2302      	movs	r3, #2
 8000508:	f001 fb00 	bl	8001b0c <HAL_I2C_Master_Transmit>
 800050c:	0003      	movs	r3, r0
 800050e:	001a      	movs	r2, r3
 8000510:	4b5b      	ldr	r3, [pc, #364]	; (8000680 <main+0x460>)
 8000512:	701a      	strb	r2, [r3, #0]
  i2cStatus = HAL_I2C_Master_Receive(&hi2c1, IMUDevAddr, &dataReceiveI2cBuffer, 1, 1000);
 8000514:	193b      	adds	r3, r7, r4
 8000516:	781b      	ldrb	r3, [r3, #0]
 8000518:	b299      	uxth	r1, r3
 800051a:	4a5a      	ldr	r2, [pc, #360]	; (8000684 <main+0x464>)
 800051c:	4857      	ldr	r0, [pc, #348]	; (800067c <main+0x45c>)
 800051e:	23fa      	movs	r3, #250	; 0xfa
 8000520:	009b      	lsls	r3, r3, #2
 8000522:	9300      	str	r3, [sp, #0]
 8000524:	2301      	movs	r3, #1
 8000526:	f001 fbf9 	bl	8001d1c <HAL_I2C_Master_Receive>
 800052a:	0003      	movs	r3, r0
 800052c:	001a      	movs	r2, r3
 800052e:	4b54      	ldr	r3, [pc, #336]	; (8000680 <main+0x460>)
 8000530:	701a      	strb	r2, [r3, #0]
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  HAL_TIM_Base_Start(&htim16);
 8000532:	4b55      	ldr	r3, [pc, #340]	; (8000688 <main+0x468>)
 8000534:	0018      	movs	r0, r3
 8000536:	f002 fec3 	bl	80032c0 <HAL_TIM_Base_Start>
  uartStatus = HAL_UART_Receive_IT(&huart1, receiveUARTData, 14);
 800053a:	4954      	ldr	r1, [pc, #336]	; (800068c <main+0x46c>)
 800053c:	4b54      	ldr	r3, [pc, #336]	; (8000690 <main+0x470>)
 800053e:	220e      	movs	r2, #14
 8000540:	0018      	movs	r0, r3
 8000542:	f002 ffcb 	bl	80034dc <HAL_UART_Receive_IT>
 8000546:	0003      	movs	r3, r0
 8000548:	001a      	movs	r2, r3
 800054a:	4b52      	ldr	r3, [pc, #328]	; (8000694 <main+0x474>)
 800054c:	701a      	strb	r2, [r3, #0]
  while (1)
  {

	  //i2cState = HAL_I2C_GetState(&hi2c1);

	  if(lockedDevice == 1 || counter2 != 0){
 800054e:	4b52      	ldr	r3, [pc, #328]	; (8000698 <main+0x478>)
 8000550:	781b      	ldrb	r3, [r3, #0]
 8000552:	2b01      	cmp	r3, #1
 8000554:	d004      	beq.n	8000560 <main+0x340>
 8000556:	4b51      	ldr	r3, [pc, #324]	; (800069c <main+0x47c>)
 8000558:	681b      	ldr	r3, [r3, #0]
 800055a:	2b00      	cmp	r3, #0
 800055c:	d100      	bne.n	8000560 <main+0x340>
 800055e:	e140      	b.n	80007e2 <main+0x5c2>
		  i2cState = HAL_I2C_GetState(&hi2c1);
 8000560:	4b46      	ldr	r3, [pc, #280]	; (800067c <main+0x45c>)
 8000562:	0018      	movs	r0, r3
 8000564:	f001 fce2 	bl	8001f2c <HAL_I2C_GetState>
 8000568:	0003      	movs	r3, r0
 800056a:	001a      	movs	r2, r3
 800056c:	4b4c      	ldr	r3, [pc, #304]	; (80006a0 <main+0x480>)
 800056e:	701a      	strb	r2, [r3, #0]
	  //=========================MPU9250
		  i2cStatus = HAL_I2C_Master_Transmit(&hi2c1, IMUDevAddr, &ACCEL_XOUT_L, sizeof(ACCEL_XOUT_L), 10);
 8000570:	2418      	movs	r4, #24
 8000572:	34ff      	adds	r4, #255	; 0xff
 8000574:	193b      	adds	r3, r7, r4
 8000576:	781b      	ldrb	r3, [r3, #0]
 8000578:	b299      	uxth	r1, r3
 800057a:	23ef      	movs	r3, #239	; 0xef
 800057c:	18fa      	adds	r2, r7, r3
 800057e:	483f      	ldr	r0, [pc, #252]	; (800067c <main+0x45c>)
 8000580:	230a      	movs	r3, #10
 8000582:	9300      	str	r3, [sp, #0]
 8000584:	2301      	movs	r3, #1
 8000586:	f001 fac1 	bl	8001b0c <HAL_I2C_Master_Transmit>
 800058a:	0003      	movs	r3, r0
 800058c:	001a      	movs	r2, r3
 800058e:	4b3c      	ldr	r3, [pc, #240]	; (8000680 <main+0x460>)
 8000590:	701a      	strb	r2, [r3, #0]
		  i2cStatus = HAL_I2C_Master_Receive(&hi2c1, IMUDevAddr, &dataReceiveI2cBuffer, 1, 100);
 8000592:	193b      	adds	r3, r7, r4
 8000594:	781b      	ldrb	r3, [r3, #0]
 8000596:	b299      	uxth	r1, r3
 8000598:	4a3a      	ldr	r2, [pc, #232]	; (8000684 <main+0x464>)
 800059a:	4838      	ldr	r0, [pc, #224]	; (800067c <main+0x45c>)
 800059c:	2364      	movs	r3, #100	; 0x64
 800059e:	9300      	str	r3, [sp, #0]
 80005a0:	2301      	movs	r3, #1
 80005a2:	f001 fbbb 	bl	8001d1c <HAL_I2C_Master_Receive>
 80005a6:	0003      	movs	r3, r0
 80005a8:	001a      	movs	r2, r3
 80005aa:	4b35      	ldr	r3, [pc, #212]	; (8000680 <main+0x460>)
 80005ac:	701a      	strb	r2, [r3, #0]
		  finalXAccValue = dataReceiveI2cBuffer;
 80005ae:	4b35      	ldr	r3, [pc, #212]	; (8000684 <main+0x464>)
 80005b0:	781b      	ldrb	r3, [r3, #0]
 80005b2:	001a      	movs	r2, r3
 80005b4:	4b3b      	ldr	r3, [pc, #236]	; (80006a4 <main+0x484>)
 80005b6:	601a      	str	r2, [r3, #0]
		  i2cStatus = HAL_I2C_Master_Transmit(&hi2c1, IMUDevAddr, &ACCEL_XOUT_H, sizeof(ACCEL_XOUT_H), 10);
 80005b8:	193b      	adds	r3, r7, r4
 80005ba:	781b      	ldrb	r3, [r3, #0]
 80005bc:	b299      	uxth	r1, r3
 80005be:	23ee      	movs	r3, #238	; 0xee
 80005c0:	18fa      	adds	r2, r7, r3
 80005c2:	482e      	ldr	r0, [pc, #184]	; (800067c <main+0x45c>)
 80005c4:	230a      	movs	r3, #10
 80005c6:	9300      	str	r3, [sp, #0]
 80005c8:	2301      	movs	r3, #1
 80005ca:	f001 fa9f 	bl	8001b0c <HAL_I2C_Master_Transmit>
 80005ce:	0003      	movs	r3, r0
 80005d0:	001a      	movs	r2, r3
 80005d2:	4b2b      	ldr	r3, [pc, #172]	; (8000680 <main+0x460>)
 80005d4:	701a      	strb	r2, [r3, #0]
		  i2cStatus = HAL_I2C_Master_Receive(&hi2c1, IMUDevAddr, &dataReceiveI2cBuffer, 1, 100);
 80005d6:	193b      	adds	r3, r7, r4
 80005d8:	781b      	ldrb	r3, [r3, #0]
 80005da:	b299      	uxth	r1, r3
 80005dc:	4a29      	ldr	r2, [pc, #164]	; (8000684 <main+0x464>)
 80005de:	4827      	ldr	r0, [pc, #156]	; (800067c <main+0x45c>)
 80005e0:	2364      	movs	r3, #100	; 0x64
 80005e2:	9300      	str	r3, [sp, #0]
 80005e4:	2301      	movs	r3, #1
 80005e6:	f001 fb99 	bl	8001d1c <HAL_I2C_Master_Receive>
 80005ea:	0003      	movs	r3, r0
 80005ec:	001a      	movs	r2, r3
 80005ee:	4b24      	ldr	r3, [pc, #144]	; (8000680 <main+0x460>)
 80005f0:	701a      	strb	r2, [r3, #0]
		  finalXAccValue = finalXAccValue + (dataReceiveI2cBuffer << 8);
 80005f2:	4b24      	ldr	r3, [pc, #144]	; (8000684 <main+0x464>)
 80005f4:	781b      	ldrb	r3, [r3, #0]
 80005f6:	021b      	lsls	r3, r3, #8
 80005f8:	001a      	movs	r2, r3
 80005fa:	4b2a      	ldr	r3, [pc, #168]	; (80006a4 <main+0x484>)
 80005fc:	681b      	ldr	r3, [r3, #0]
 80005fe:	18d2      	adds	r2, r2, r3
 8000600:	4b28      	ldr	r3, [pc, #160]	; (80006a4 <main+0x484>)
 8000602:	601a      	str	r2, [r3, #0]
		  finalXAccValueWithOffset = finalXAccValue + 40000;
 8000604:	4b27      	ldr	r3, [pc, #156]	; (80006a4 <main+0x484>)
 8000606:	681b      	ldr	r3, [r3, #0]
 8000608:	4d27      	ldr	r5, [pc, #156]	; (80006a8 <main+0x488>)
 800060a:	195a      	adds	r2, r3, r5
 800060c:	4b27      	ldr	r3, [pc, #156]	; (80006ac <main+0x48c>)
 800060e:	601a      	str	r2, [r3, #0]

		  i2cStatus = HAL_I2C_Master_Transmit(&hi2c1, IMUDevAddr, &ACCEL_YOUT_L, sizeof(ACCEL_YOUT_L), 10);
 8000610:	193b      	adds	r3, r7, r4
 8000612:	781b      	ldrb	r3, [r3, #0]
 8000614:	e04c      	b.n	80006b0 <main+0x490>
 8000616:	46c0      	nop			; (mov r8, r8)
 8000618:	0000206b 	.word	0x0000206b
 800061c:	0000081e 	.word	0x0000081e
 8000620:	00004038 	.word	0x00004038
 8000624:	ffffc069 	.word	0xffffc069
 8000628:	00007f1f 	.word	0x00007f1f
 800062c:	0000041e 	.word	0x0000041e
 8000630:	0000303a 	.word	0x0000303a
 8000634:	000d5441 	.word	0x000d5441
 8000638:	08004780 	.word	0x08004780
 800063c:	08004788 	.word	0x08004788
 8000640:	08004794 	.word	0x08004794
 8000644:	080047a0 	.word	0x080047a0
 8000648:	080047ac 	.word	0x080047ac
 800064c:	080047b8 	.word	0x080047b8
 8000650:	080047c4 	.word	0x080047c4
 8000654:	080047d4 	.word	0x080047d4
 8000658:	080047dc 	.word	0x080047dc
 800065c:	080047e8 	.word	0x080047e8
 8000660:	0800480c 	.word	0x0800480c
 8000664:	0800481c 	.word	0x0800481c
 8000668:	0800482c 	.word	0x0800482c
 800066c:	fffffefc 	.word	0xfffffefc
 8000670:	08004840 	.word	0x08004840
 8000674:	fffffeec 	.word	0xfffffeec
 8000678:	0800484c 	.word	0x0800484c
 800067c:	200000a4 	.word	0x200000a4
 8000680:	200000a0 	.word	0x200000a0
 8000684:	2000007d 	.word	0x2000007d
 8000688:	20000268 	.word	0x20000268
 800068c:	20000080 	.word	0x20000080
 8000690:	200000f4 	.word	0x200000f4
 8000694:	200000f0 	.word	0x200000f0
 8000698:	2000007c 	.word	0x2000007c
 800069c:	2000004c 	.word	0x2000004c
 80006a0:	200002b0 	.word	0x200002b0
 80006a4:	20000050 	.word	0x20000050
 80006a8:	00009c40 	.word	0x00009c40
 80006ac:	20000054 	.word	0x20000054
 80006b0:	b299      	uxth	r1, r3
 80006b2:	23ed      	movs	r3, #237	; 0xed
 80006b4:	18fa      	adds	r2, r7, r3
 80006b6:	488b      	ldr	r0, [pc, #556]	; (80008e4 <main+0x6c4>)
 80006b8:	230a      	movs	r3, #10
 80006ba:	9300      	str	r3, [sp, #0]
 80006bc:	2301      	movs	r3, #1
 80006be:	f001 fa25 	bl	8001b0c <HAL_I2C_Master_Transmit>
 80006c2:	0003      	movs	r3, r0
 80006c4:	001a      	movs	r2, r3
 80006c6:	4b88      	ldr	r3, [pc, #544]	; (80008e8 <main+0x6c8>)
 80006c8:	701a      	strb	r2, [r3, #0]
		  i2cStatus = HAL_I2C_Master_Receive(&hi2c1, IMUDevAddr, &dataReceiveI2cBuffer, 1, 100);
 80006ca:	193b      	adds	r3, r7, r4
 80006cc:	781b      	ldrb	r3, [r3, #0]
 80006ce:	b299      	uxth	r1, r3
 80006d0:	4a86      	ldr	r2, [pc, #536]	; (80008ec <main+0x6cc>)
 80006d2:	4884      	ldr	r0, [pc, #528]	; (80008e4 <main+0x6c4>)
 80006d4:	2364      	movs	r3, #100	; 0x64
 80006d6:	9300      	str	r3, [sp, #0]
 80006d8:	2301      	movs	r3, #1
 80006da:	f001 fb1f 	bl	8001d1c <HAL_I2C_Master_Receive>
 80006de:	0003      	movs	r3, r0
 80006e0:	001a      	movs	r2, r3
 80006e2:	4b81      	ldr	r3, [pc, #516]	; (80008e8 <main+0x6c8>)
 80006e4:	701a      	strb	r2, [r3, #0]
		  finalYAccValue = dataReceiveI2cBuffer;
 80006e6:	4b81      	ldr	r3, [pc, #516]	; (80008ec <main+0x6cc>)
 80006e8:	781b      	ldrb	r3, [r3, #0]
 80006ea:	001a      	movs	r2, r3
 80006ec:	4b80      	ldr	r3, [pc, #512]	; (80008f0 <main+0x6d0>)
 80006ee:	601a      	str	r2, [r3, #0]
		  i2cStatus = HAL_I2C_Master_Transmit(&hi2c1, IMUDevAddr, &ACCEL_YOUT_H, sizeof(ACCEL_YOUT_H), 10);
 80006f0:	193b      	adds	r3, r7, r4
 80006f2:	781b      	ldrb	r3, [r3, #0]
 80006f4:	b299      	uxth	r1, r3
 80006f6:	23ec      	movs	r3, #236	; 0xec
 80006f8:	18fa      	adds	r2, r7, r3
 80006fa:	487a      	ldr	r0, [pc, #488]	; (80008e4 <main+0x6c4>)
 80006fc:	230a      	movs	r3, #10
 80006fe:	9300      	str	r3, [sp, #0]
 8000700:	2301      	movs	r3, #1
 8000702:	f001 fa03 	bl	8001b0c <HAL_I2C_Master_Transmit>
 8000706:	0003      	movs	r3, r0
 8000708:	001a      	movs	r2, r3
 800070a:	4b77      	ldr	r3, [pc, #476]	; (80008e8 <main+0x6c8>)
 800070c:	701a      	strb	r2, [r3, #0]
		  i2cStatus = HAL_I2C_Master_Receive(&hi2c1, IMUDevAddr, &dataReceiveI2cBuffer, 1, 100);
 800070e:	193b      	adds	r3, r7, r4
 8000710:	781b      	ldrb	r3, [r3, #0]
 8000712:	b299      	uxth	r1, r3
 8000714:	4a75      	ldr	r2, [pc, #468]	; (80008ec <main+0x6cc>)
 8000716:	4873      	ldr	r0, [pc, #460]	; (80008e4 <main+0x6c4>)
 8000718:	2364      	movs	r3, #100	; 0x64
 800071a:	9300      	str	r3, [sp, #0]
 800071c:	2301      	movs	r3, #1
 800071e:	f001 fafd 	bl	8001d1c <HAL_I2C_Master_Receive>
 8000722:	0003      	movs	r3, r0
 8000724:	001a      	movs	r2, r3
 8000726:	4b70      	ldr	r3, [pc, #448]	; (80008e8 <main+0x6c8>)
 8000728:	701a      	strb	r2, [r3, #0]
		  finalYAccValue = finalYAccValue + (dataReceiveI2cBuffer << 8);
 800072a:	4b70      	ldr	r3, [pc, #448]	; (80008ec <main+0x6cc>)
 800072c:	781b      	ldrb	r3, [r3, #0]
 800072e:	021b      	lsls	r3, r3, #8
 8000730:	001a      	movs	r2, r3
 8000732:	4b6f      	ldr	r3, [pc, #444]	; (80008f0 <main+0x6d0>)
 8000734:	681b      	ldr	r3, [r3, #0]
 8000736:	18d2      	adds	r2, r2, r3
 8000738:	4b6d      	ldr	r3, [pc, #436]	; (80008f0 <main+0x6d0>)
 800073a:	601a      	str	r2, [r3, #0]
		  finalYAccValueWithOffset = finalYAccValue + 40000;
 800073c:	4b6c      	ldr	r3, [pc, #432]	; (80008f0 <main+0x6d0>)
 800073e:	681b      	ldr	r3, [r3, #0]
 8000740:	195a      	adds	r2, r3, r5
 8000742:	4b6c      	ldr	r3, [pc, #432]	; (80008f4 <main+0x6d4>)
 8000744:	601a      	str	r2, [r3, #0]

		  i2cStatus = HAL_I2C_Master_Transmit(&hi2c1, IMUDevAddr, &ACCEL_ZOUT_L, sizeof(ACCEL_ZOUT_L), 10);
 8000746:	193b      	adds	r3, r7, r4
 8000748:	781b      	ldrb	r3, [r3, #0]
 800074a:	b299      	uxth	r1, r3
 800074c:	23eb      	movs	r3, #235	; 0xeb
 800074e:	18fa      	adds	r2, r7, r3
 8000750:	4864      	ldr	r0, [pc, #400]	; (80008e4 <main+0x6c4>)
 8000752:	230a      	movs	r3, #10
 8000754:	9300      	str	r3, [sp, #0]
 8000756:	2301      	movs	r3, #1
 8000758:	f001 f9d8 	bl	8001b0c <HAL_I2C_Master_Transmit>
 800075c:	0003      	movs	r3, r0
 800075e:	001a      	movs	r2, r3
 8000760:	4b61      	ldr	r3, [pc, #388]	; (80008e8 <main+0x6c8>)
 8000762:	701a      	strb	r2, [r3, #0]
		  i2cStatus = HAL_I2C_Master_Receive(&hi2c1, IMUDevAddr, &dataReceiveI2cBuffer, 1, 100);
 8000764:	193b      	adds	r3, r7, r4
 8000766:	781b      	ldrb	r3, [r3, #0]
 8000768:	b299      	uxth	r1, r3
 800076a:	4a60      	ldr	r2, [pc, #384]	; (80008ec <main+0x6cc>)
 800076c:	485d      	ldr	r0, [pc, #372]	; (80008e4 <main+0x6c4>)
 800076e:	2364      	movs	r3, #100	; 0x64
 8000770:	9300      	str	r3, [sp, #0]
 8000772:	2301      	movs	r3, #1
 8000774:	f001 fad2 	bl	8001d1c <HAL_I2C_Master_Receive>
 8000778:	0003      	movs	r3, r0
 800077a:	001a      	movs	r2, r3
 800077c:	4b5a      	ldr	r3, [pc, #360]	; (80008e8 <main+0x6c8>)
 800077e:	701a      	strb	r2, [r3, #0]
		  finalZAccValue = dataReceiveI2cBuffer;
 8000780:	4b5a      	ldr	r3, [pc, #360]	; (80008ec <main+0x6cc>)
 8000782:	781b      	ldrb	r3, [r3, #0]
 8000784:	001a      	movs	r2, r3
 8000786:	4b5c      	ldr	r3, [pc, #368]	; (80008f8 <main+0x6d8>)
 8000788:	601a      	str	r2, [r3, #0]
		  i2cStatus = HAL_I2C_Master_Transmit(&hi2c1, IMUDevAddr, &ACCEL_ZOUT_H, sizeof(ACCEL_ZOUT_H), 10);
 800078a:	193b      	adds	r3, r7, r4
 800078c:	781b      	ldrb	r3, [r3, #0]
 800078e:	b299      	uxth	r1, r3
 8000790:	23ea      	movs	r3, #234	; 0xea
 8000792:	18fa      	adds	r2, r7, r3
 8000794:	4853      	ldr	r0, [pc, #332]	; (80008e4 <main+0x6c4>)
 8000796:	230a      	movs	r3, #10
 8000798:	9300      	str	r3, [sp, #0]
 800079a:	2301      	movs	r3, #1
 800079c:	f001 f9b6 	bl	8001b0c <HAL_I2C_Master_Transmit>
 80007a0:	0003      	movs	r3, r0
 80007a2:	001a      	movs	r2, r3
 80007a4:	4b50      	ldr	r3, [pc, #320]	; (80008e8 <main+0x6c8>)
 80007a6:	701a      	strb	r2, [r3, #0]
		  i2cStatus = HAL_I2C_Master_Receive(&hi2c1, IMUDevAddr, &dataReceiveI2cBuffer, 1, 100);
 80007a8:	193b      	adds	r3, r7, r4
 80007aa:	781b      	ldrb	r3, [r3, #0]
 80007ac:	b299      	uxth	r1, r3
 80007ae:	4a4f      	ldr	r2, [pc, #316]	; (80008ec <main+0x6cc>)
 80007b0:	484c      	ldr	r0, [pc, #304]	; (80008e4 <main+0x6c4>)
 80007b2:	2364      	movs	r3, #100	; 0x64
 80007b4:	9300      	str	r3, [sp, #0]
 80007b6:	2301      	movs	r3, #1
 80007b8:	f001 fab0 	bl	8001d1c <HAL_I2C_Master_Receive>
 80007bc:	0003      	movs	r3, r0
 80007be:	001a      	movs	r2, r3
 80007c0:	4b49      	ldr	r3, [pc, #292]	; (80008e8 <main+0x6c8>)
 80007c2:	701a      	strb	r2, [r3, #0]
		  finalZAccValue = finalZAccValue + (dataReceiveI2cBuffer << 8);
 80007c4:	4b49      	ldr	r3, [pc, #292]	; (80008ec <main+0x6cc>)
 80007c6:	781b      	ldrb	r3, [r3, #0]
 80007c8:	021b      	lsls	r3, r3, #8
 80007ca:	001a      	movs	r2, r3
 80007cc:	4b4a      	ldr	r3, [pc, #296]	; (80008f8 <main+0x6d8>)
 80007ce:	681b      	ldr	r3, [r3, #0]
 80007d0:	18d2      	adds	r2, r2, r3
 80007d2:	4b49      	ldr	r3, [pc, #292]	; (80008f8 <main+0x6d8>)
 80007d4:	601a      	str	r2, [r3, #0]
		  finalZAccValueWithOffset = finalZAccValue + 88000;
 80007d6:	4b48      	ldr	r3, [pc, #288]	; (80008f8 <main+0x6d8>)
 80007d8:	681b      	ldr	r3, [r3, #0]
 80007da:	4a48      	ldr	r2, [pc, #288]	; (80008fc <main+0x6dc>)
 80007dc:	189a      	adds	r2, r3, r2
 80007de:	4b48      	ldr	r3, [pc, #288]	; (8000900 <main+0x6e0>)
 80007e0:	601a      	str	r2, [r3, #0]
	  //=========================MPU9250
	  }
	  if(lockedDevice == 1){
 80007e2:	4b48      	ldr	r3, [pc, #288]	; (8000904 <main+0x6e4>)
 80007e4:	781b      	ldrb	r3, [r3, #0]
 80007e6:	2b01      	cmp	r3, #1
 80007e8:	d116      	bne.n	8000818 <main+0x5f8>
		  //counter = counter +1;
		  if(finalZAccValueWithOffset < 100000){
 80007ea:	4b45      	ldr	r3, [pc, #276]	; (8000900 <main+0x6e0>)
 80007ec:	681b      	ldr	r3, [r3, #0]
 80007ee:	4a46      	ldr	r2, [pc, #280]	; (8000908 <main+0x6e8>)
 80007f0:	4293      	cmp	r3, r2
 80007f2:	d808      	bhi.n	8000806 <main+0x5e6>
			  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 80007f4:	2380      	movs	r3, #128	; 0x80
 80007f6:	0059      	lsls	r1, r3, #1
 80007f8:	2390      	movs	r3, #144	; 0x90
 80007fa:	05db      	lsls	r3, r3, #23
 80007fc:	2201      	movs	r2, #1
 80007fe:	0018      	movs	r0, r3
 8000800:	f001 f89a 	bl	8001938 <HAL_GPIO_WritePin>
 8000804:	e067      	b.n	80008d6 <main+0x6b6>
		  }
		  else{
			  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 8000806:	2380      	movs	r3, #128	; 0x80
 8000808:	0059      	lsls	r1, r3, #1
 800080a:	2390      	movs	r3, #144	; 0x90
 800080c:	05db      	lsls	r3, r3, #23
 800080e:	2200      	movs	r2, #0
 8000810:	0018      	movs	r0, r3
 8000812:	f001 f891 	bl	8001938 <HAL_GPIO_WritePin>
 8000816:	e05e      	b.n	80008d6 <main+0x6b6>
		  }
	  }

	  else if(counter2 != 0){
 8000818:	4b3c      	ldr	r3, [pc, #240]	; (800090c <main+0x6ec>)
 800081a:	681b      	ldr	r3, [r3, #0]
 800081c:	2b00      	cmp	r3, #0
 800081e:	d050      	beq.n	80008c2 <main+0x6a2>
		  if(__HAL_TIM_GET_COUNTER(&htim16) < timerVal){
 8000820:	4b3b      	ldr	r3, [pc, #236]	; (8000910 <main+0x6f0>)
 8000822:	681b      	ldr	r3, [r3, #0]
 8000824:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000826:	4b3b      	ldr	r3, [pc, #236]	; (8000914 <main+0x6f4>)
 8000828:	681b      	ldr	r3, [r3, #0]
 800082a:	429a      	cmp	r2, r3
 800082c:	d20b      	bcs.n	8000846 <main+0x626>
			  clockCykles++;
 800082e:	4b3a      	ldr	r3, [pc, #232]	; (8000918 <main+0x6f8>)
 8000830:	781b      	ldrb	r3, [r3, #0]
 8000832:	3301      	adds	r3, #1
 8000834:	b2da      	uxtb	r2, r3
 8000836:	4b38      	ldr	r3, [pc, #224]	; (8000918 <main+0x6f8>)
 8000838:	701a      	strb	r2, [r3, #0]
			  timerVal = __HAL_TIM_GET_COUNTER(&htim16);
 800083a:	4b35      	ldr	r3, [pc, #212]	; (8000910 <main+0x6f0>)
 800083c:	681b      	ldr	r3, [r3, #0]
 800083e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000840:	4b34      	ldr	r3, [pc, #208]	; (8000914 <main+0x6f4>)
 8000842:	601a      	str	r2, [r3, #0]
 8000844:	e004      	b.n	8000850 <main+0x630>
		  }
		  else{
			  timerVal = __HAL_TIM_GET_COUNTER(&htim16);
 8000846:	4b32      	ldr	r3, [pc, #200]	; (8000910 <main+0x6f0>)
 8000848:	681b      	ldr	r3, [r3, #0]
 800084a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800084c:	4b31      	ldr	r3, [pc, #196]	; (8000914 <main+0x6f4>)
 800084e:	601a      	str	r2, [r3, #0]
		  }

		  if(clockCykles > 33 && counter2 < 15){
 8000850:	4b31      	ldr	r3, [pc, #196]	; (8000918 <main+0x6f8>)
 8000852:	781b      	ldrb	r3, [r3, #0]
 8000854:	2b21      	cmp	r3, #33	; 0x21
 8000856:	d90a      	bls.n	800086e <main+0x64e>
 8000858:	4b2c      	ldr	r3, [pc, #176]	; (800090c <main+0x6ec>)
 800085a:	681b      	ldr	r3, [r3, #0]
 800085c:	2b0e      	cmp	r3, #14
 800085e:	d806      	bhi.n	800086e <main+0x64e>
			  clockCykles = 0;
 8000860:	4b2d      	ldr	r3, [pc, #180]	; (8000918 <main+0x6f8>)
 8000862:	2200      	movs	r2, #0
 8000864:	701a      	strb	r2, [r3, #0]
			  counter2 = 0;
 8000866:	4b29      	ldr	r3, [pc, #164]	; (800090c <main+0x6ec>)
 8000868:	2200      	movs	r2, #0
 800086a:	601a      	str	r2, [r3, #0]
 800086c:	e033      	b.n	80008d6 <main+0x6b6>
			  //INT_ENABLE[1] = 0x40;
		  }
		  else if(counter2 > 15){
 800086e:	4b27      	ldr	r3, [pc, #156]	; (800090c <main+0x6ec>)
 8000870:	681b      	ldr	r3, [r3, #0]
 8000872:	2b0f      	cmp	r3, #15
 8000874:	d91a      	bls.n	80008ac <main+0x68c>
			  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);	// EXTERNAL LED
 8000876:	2380      	movs	r3, #128	; 0x80
 8000878:	0059      	lsls	r1, r3, #1
 800087a:	2390      	movs	r3, #144	; 0x90
 800087c:	05db      	lsls	r3, r3, #23
 800087e:	2201      	movs	r2, #1
 8000880:	0018      	movs	r0, r3
 8000882:	f001 f859 	bl	8001938 <HAL_GPIO_WritePin>
			  HAL_Delay(500);
 8000886:	23fa      	movs	r3, #250	; 0xfa
 8000888:	005b      	lsls	r3, r3, #1
 800088a:	0018      	movs	r0, r3
 800088c:	f000 fd50 	bl	8001330 <HAL_Delay>
			  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 8000890:	2380      	movs	r3, #128	; 0x80
 8000892:	0059      	lsls	r1, r3, #1
 8000894:	2390      	movs	r3, #144	; 0x90
 8000896:	05db      	lsls	r3, r3, #23
 8000898:	2200      	movs	r2, #0
 800089a:	0018      	movs	r0, r3
 800089c:	f001 f84c 	bl	8001938 <HAL_GPIO_WritePin>
			  HAL_Delay(500);
 80008a0:	23fa      	movs	r3, #250	; 0xfa
 80008a2:	005b      	lsls	r3, r3, #1
 80008a4:	0018      	movs	r0, r3
 80008a6:	f000 fd43 	bl	8001330 <HAL_Delay>
 80008aa:	e014      	b.n	80008d6 <main+0x6b6>
		  }
		  else if(checkMovment() == 1){
 80008ac:	f000 faa8 	bl	8000e00 <checkMovment>
 80008b0:	0003      	movs	r3, r0
 80008b2:	2b01      	cmp	r3, #1
 80008b4:	d10f      	bne.n	80008d6 <main+0x6b6>
			  counter2++;
 80008b6:	4b15      	ldr	r3, [pc, #84]	; (800090c <main+0x6ec>)
 80008b8:	681b      	ldr	r3, [r3, #0]
 80008ba:	1c5a      	adds	r2, r3, #1
 80008bc:	4b13      	ldr	r3, [pc, #76]	; (800090c <main+0x6ec>)
 80008be:	601a      	str	r2, [r3, #0]
 80008c0:	e009      	b.n	80008d6 <main+0x6b6>
		  }

	  }

	  else{
		HAL_SuspendTick();
 80008c2:	f000 fd59 	bl	8001378 <HAL_SuspendTick>

		  HAL_PWR_EnableSleepOnExit ();
 80008c6:	f001 fde9 	bl	800249c <HAL_PWR_EnableSleepOnExit>
		  HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 80008ca:	2101      	movs	r1, #1
 80008cc:	2000      	movs	r0, #0
 80008ce:	f001 fdc9 	bl	8002464 <HAL_PWR_EnterSLEEPMode>

		  HAL_ResumeTick();
 80008d2:	f000 fd5f 	bl	8001394 <HAL_ResumeTick>
		  else{
			  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
		  }
	  }
		*/
	  counter = counter +1;
 80008d6:	4b11      	ldr	r3, [pc, #68]	; (800091c <main+0x6fc>)
 80008d8:	681b      	ldr	r3, [r3, #0]
 80008da:	1c5a      	adds	r2, r3, #1
 80008dc:	4b0f      	ldr	r3, [pc, #60]	; (800091c <main+0x6fc>)
 80008de:	601a      	str	r2, [r3, #0]
	  if(lockedDevice == 1 || counter2 != 0){
 80008e0:	e635      	b.n	800054e <main+0x32e>
 80008e2:	46c0      	nop			; (mov r8, r8)
 80008e4:	200000a4 	.word	0x200000a4
 80008e8:	200000a0 	.word	0x200000a0
 80008ec:	2000007d 	.word	0x2000007d
 80008f0:	20000058 	.word	0x20000058
 80008f4:	2000005c 	.word	0x2000005c
 80008f8:	20000060 	.word	0x20000060
 80008fc:	000157c0 	.word	0x000157c0
 8000900:	20000064 	.word	0x20000064
 8000904:	2000007c 	.word	0x2000007c
 8000908:	0001869f 	.word	0x0001869f
 800090c:	2000004c 	.word	0x2000004c
 8000910:	20000268 	.word	0x20000268
 8000914:	20000068 	.word	0x20000068
 8000918:	2000006c 	.word	0x2000006c
 800091c:	20000048 	.word	0x20000048

08000920 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000920:	b590      	push	{r4, r7, lr}
 8000922:	b099      	sub	sp, #100	; 0x64
 8000924:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000926:	242c      	movs	r4, #44	; 0x2c
 8000928:	193b      	adds	r3, r7, r4
 800092a:	0018      	movs	r0, r3
 800092c:	2334      	movs	r3, #52	; 0x34
 800092e:	001a      	movs	r2, r3
 8000930:	2100      	movs	r1, #0
 8000932:	f003 ff11 	bl	8004758 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000936:	231c      	movs	r3, #28
 8000938:	18fb      	adds	r3, r7, r3
 800093a:	0018      	movs	r0, r3
 800093c:	2310      	movs	r3, #16
 800093e:	001a      	movs	r2, r3
 8000940:	2100      	movs	r1, #0
 8000942:	f003 ff09 	bl	8004758 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000946:	1d3b      	adds	r3, r7, #4
 8000948:	0018      	movs	r0, r3
 800094a:	2318      	movs	r3, #24
 800094c:	001a      	movs	r2, r3
 800094e:	2100      	movs	r1, #0
 8000950:	f003 ff02 	bl	8004758 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000954:	0021      	movs	r1, r4
 8000956:	187b      	adds	r3, r7, r1
 8000958:	2202      	movs	r2, #2
 800095a:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800095c:	187b      	adds	r3, r7, r1
 800095e:	2201      	movs	r2, #1
 8000960:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000962:	187b      	adds	r3, r7, r1
 8000964:	2210      	movs	r2, #16
 8000966:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000968:	187b      	adds	r3, r7, r1
 800096a:	2202      	movs	r2, #2
 800096c:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800096e:	187b      	adds	r3, r7, r1
 8000970:	2280      	movs	r2, #128	; 0x80
 8000972:	0212      	lsls	r2, r2, #8
 8000974:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8000976:	187b      	adds	r3, r7, r1
 8000978:	2280      	movs	r2, #128	; 0x80
 800097a:	0352      	lsls	r2, r2, #13
 800097c:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 800097e:	187b      	adds	r3, r7, r1
 8000980:	2200      	movs	r2, #0
 8000982:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000984:	187b      	adds	r3, r7, r1
 8000986:	0018      	movs	r0, r3
 8000988:	f001 fda4 	bl	80024d4 <HAL_RCC_OscConfig>
 800098c:	1e03      	subs	r3, r0, #0
 800098e:	d001      	beq.n	8000994 <SystemClock_Config+0x74>
  {
    Error_Handler();
 8000990:	f000 fa82 	bl	8000e98 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000994:	211c      	movs	r1, #28
 8000996:	187b      	adds	r3, r7, r1
 8000998:	2207      	movs	r2, #7
 800099a:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800099c:	187b      	adds	r3, r7, r1
 800099e:	2202      	movs	r2, #2
 80009a0:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80009a2:	187b      	adds	r3, r7, r1
 80009a4:	2200      	movs	r2, #0
 80009a6:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80009a8:	187b      	adds	r3, r7, r1
 80009aa:	2200      	movs	r2, #0
 80009ac:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80009ae:	187b      	adds	r3, r7, r1
 80009b0:	2101      	movs	r1, #1
 80009b2:	0018      	movs	r0, r3
 80009b4:	f002 f914 	bl	8002be0 <HAL_RCC_ClockConfig>
 80009b8:	1e03      	subs	r3, r0, #0
 80009ba:	d001      	beq.n	80009c0 <SystemClock_Config+0xa0>
  {
    Error_Handler();
 80009bc:	f000 fa6c 	bl	8000e98 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C1;
 80009c0:	1d3b      	adds	r3, r7, #4
 80009c2:	2221      	movs	r2, #33	; 0x21
 80009c4:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 80009c6:	1d3b      	adds	r3, r7, #4
 80009c8:	2200      	movs	r2, #0
 80009ca:	609a      	str	r2, [r3, #8]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 80009cc:	1d3b      	adds	r3, r7, #4
 80009ce:	2200      	movs	r2, #0
 80009d0:	60da      	str	r2, [r3, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80009d2:	1d3b      	adds	r3, r7, #4
 80009d4:	0018      	movs	r0, r3
 80009d6:	f002 fa7d 	bl	8002ed4 <HAL_RCCEx_PeriphCLKConfig>
 80009da:	1e03      	subs	r3, r0, #0
 80009dc:	d001      	beq.n	80009e2 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80009de:	f000 fa5b 	bl	8000e98 <Error_Handler>
  }
}
 80009e2:	46c0      	nop			; (mov r8, r8)
 80009e4:	46bd      	mov	sp, r7
 80009e6:	b019      	add	sp, #100	; 0x64
 80009e8:	bd90      	pop	{r4, r7, pc}
	...

080009ec <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80009ec:	b580      	push	{r7, lr}
 80009ee:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80009f0:	4b1b      	ldr	r3, [pc, #108]	; (8000a60 <MX_I2C1_Init+0x74>)
 80009f2:	4a1c      	ldr	r2, [pc, #112]	; (8000a64 <MX_I2C1_Init+0x78>)
 80009f4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 80009f6:	4b1a      	ldr	r3, [pc, #104]	; (8000a60 <MX_I2C1_Init+0x74>)
 80009f8:	4a1b      	ldr	r2, [pc, #108]	; (8000a68 <MX_I2C1_Init+0x7c>)
 80009fa:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80009fc:	4b18      	ldr	r3, [pc, #96]	; (8000a60 <MX_I2C1_Init+0x74>)
 80009fe:	2200      	movs	r2, #0
 8000a00:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000a02:	4b17      	ldr	r3, [pc, #92]	; (8000a60 <MX_I2C1_Init+0x74>)
 8000a04:	2201      	movs	r2, #1
 8000a06:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000a08:	4b15      	ldr	r3, [pc, #84]	; (8000a60 <MX_I2C1_Init+0x74>)
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000a0e:	4b14      	ldr	r3, [pc, #80]	; (8000a60 <MX_I2C1_Init+0x74>)
 8000a10:	2200      	movs	r2, #0
 8000a12:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000a14:	4b12      	ldr	r3, [pc, #72]	; (8000a60 <MX_I2C1_Init+0x74>)
 8000a16:	2200      	movs	r2, #0
 8000a18:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000a1a:	4b11      	ldr	r3, [pc, #68]	; (8000a60 <MX_I2C1_Init+0x74>)
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000a20:	4b0f      	ldr	r3, [pc, #60]	; (8000a60 <MX_I2C1_Init+0x74>)
 8000a22:	2200      	movs	r2, #0
 8000a24:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000a26:	4b0e      	ldr	r3, [pc, #56]	; (8000a60 <MX_I2C1_Init+0x74>)
 8000a28:	0018      	movs	r0, r3
 8000a2a:	f000 ffd9 	bl	80019e0 <HAL_I2C_Init>
 8000a2e:	1e03      	subs	r3, r0, #0
 8000a30:	d001      	beq.n	8000a36 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000a32:	f000 fa31 	bl	8000e98 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000a36:	4b0a      	ldr	r3, [pc, #40]	; (8000a60 <MX_I2C1_Init+0x74>)
 8000a38:	2100      	movs	r1, #0
 8000a3a:	0018      	movs	r0, r3
 8000a3c:	f001 fc7a 	bl	8002334 <HAL_I2CEx_ConfigAnalogFilter>
 8000a40:	1e03      	subs	r3, r0, #0
 8000a42:	d001      	beq.n	8000a48 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000a44:	f000 fa28 	bl	8000e98 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000a48:	4b05      	ldr	r3, [pc, #20]	; (8000a60 <MX_I2C1_Init+0x74>)
 8000a4a:	2100      	movs	r1, #0
 8000a4c:	0018      	movs	r0, r3
 8000a4e:	f001 fcbd 	bl	80023cc <HAL_I2CEx_ConfigDigitalFilter>
 8000a52:	1e03      	subs	r3, r0, #0
 8000a54:	d001      	beq.n	8000a5a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000a56:	f000 fa1f 	bl	8000e98 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000a5a:	46c0      	nop			; (mov r8, r8)
 8000a5c:	46bd      	mov	sp, r7
 8000a5e:	bd80      	pop	{r7, pc}
 8000a60:	200000a4 	.word	0x200000a4
 8000a64:	40005400 	.word	0x40005400
 8000a68:	2000090e 	.word	0x2000090e

08000a6c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000a6c:	b580      	push	{r7, lr}
 8000a6e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000a70:	4b1b      	ldr	r3, [pc, #108]	; (8000ae0 <MX_SPI1_Init+0x74>)
 8000a72:	4a1c      	ldr	r2, [pc, #112]	; (8000ae4 <MX_SPI1_Init+0x78>)
 8000a74:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000a76:	4b1a      	ldr	r3, [pc, #104]	; (8000ae0 <MX_SPI1_Init+0x74>)
 8000a78:	2282      	movs	r2, #130	; 0x82
 8000a7a:	0052      	lsls	r2, r2, #1
 8000a7c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000a7e:	4b18      	ldr	r3, [pc, #96]	; (8000ae0 <MX_SPI1_Init+0x74>)
 8000a80:	2200      	movs	r2, #0
 8000a82:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000a84:	4b16      	ldr	r3, [pc, #88]	; (8000ae0 <MX_SPI1_Init+0x74>)
 8000a86:	22e0      	movs	r2, #224	; 0xe0
 8000a88:	00d2      	lsls	r2, r2, #3
 8000a8a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000a8c:	4b14      	ldr	r3, [pc, #80]	; (8000ae0 <MX_SPI1_Init+0x74>)
 8000a8e:	2200      	movs	r2, #0
 8000a90:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000a92:	4b13      	ldr	r3, [pc, #76]	; (8000ae0 <MX_SPI1_Init+0x74>)
 8000a94:	2200      	movs	r2, #0
 8000a96:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000a98:	4b11      	ldr	r3, [pc, #68]	; (8000ae0 <MX_SPI1_Init+0x74>)
 8000a9a:	2280      	movs	r2, #128	; 0x80
 8000a9c:	0092      	lsls	r2, r2, #2
 8000a9e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8000aa0:	4b0f      	ldr	r3, [pc, #60]	; (8000ae0 <MX_SPI1_Init+0x74>)
 8000aa2:	2210      	movs	r2, #16
 8000aa4:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000aa6:	4b0e      	ldr	r3, [pc, #56]	; (8000ae0 <MX_SPI1_Init+0x74>)
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000aac:	4b0c      	ldr	r3, [pc, #48]	; (8000ae0 <MX_SPI1_Init+0x74>)
 8000aae:	2200      	movs	r2, #0
 8000ab0:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000ab2:	4b0b      	ldr	r3, [pc, #44]	; (8000ae0 <MX_SPI1_Init+0x74>)
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000ab8:	4b09      	ldr	r3, [pc, #36]	; (8000ae0 <MX_SPI1_Init+0x74>)
 8000aba:	2207      	movs	r2, #7
 8000abc:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000abe:	4b08      	ldr	r3, [pc, #32]	; (8000ae0 <MX_SPI1_Init+0x74>)
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000ac4:	4b06      	ldr	r3, [pc, #24]	; (8000ae0 <MX_SPI1_Init+0x74>)
 8000ac6:	2208      	movs	r2, #8
 8000ac8:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000aca:	4b05      	ldr	r3, [pc, #20]	; (8000ae0 <MX_SPI1_Init+0x74>)
 8000acc:	0018      	movs	r0, r3
 8000ace:	f002 faef 	bl	80030b0 <HAL_SPI_Init>
 8000ad2:	1e03      	subs	r3, r0, #0
 8000ad4:	d001      	beq.n	8000ada <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8000ad6:	f000 f9df 	bl	8000e98 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000ada:	46c0      	nop			; (mov r8, r8)
 8000adc:	46bd      	mov	sp, r7
 8000ade:	bd80      	pop	{r7, pc}
 8000ae0:	2000017c 	.word	0x2000017c
 8000ae4:	40013000 	.word	0x40013000

08000ae8 <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 8000ae8:	b580      	push	{r7, lr}
 8000aea:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8000aec:	4b0f      	ldr	r3, [pc, #60]	; (8000b2c <MX_TIM16_Init+0x44>)
 8000aee:	4a10      	ldr	r2, [pc, #64]	; (8000b30 <MX_TIM16_Init+0x48>)
 8000af0:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 79;
 8000af2:	4b0e      	ldr	r3, [pc, #56]	; (8000b2c <MX_TIM16_Init+0x44>)
 8000af4:	224f      	movs	r2, #79	; 0x4f
 8000af6:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000af8:	4b0c      	ldr	r3, [pc, #48]	; (8000b2c <MX_TIM16_Init+0x44>)
 8000afa:	2200      	movs	r2, #0
 8000afc:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 65535;
 8000afe:	4b0b      	ldr	r3, [pc, #44]	; (8000b2c <MX_TIM16_Init+0x44>)
 8000b00:	4a0c      	ldr	r2, [pc, #48]	; (8000b34 <MX_TIM16_Init+0x4c>)
 8000b02:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000b04:	4b09      	ldr	r3, [pc, #36]	; (8000b2c <MX_TIM16_Init+0x44>)
 8000b06:	2200      	movs	r2, #0
 8000b08:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8000b0a:	4b08      	ldr	r3, [pc, #32]	; (8000b2c <MX_TIM16_Init+0x44>)
 8000b0c:	2200      	movs	r2, #0
 8000b0e:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b10:	4b06      	ldr	r3, [pc, #24]	; (8000b2c <MX_TIM16_Init+0x44>)
 8000b12:	2200      	movs	r2, #0
 8000b14:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8000b16:	4b05      	ldr	r3, [pc, #20]	; (8000b2c <MX_TIM16_Init+0x44>)
 8000b18:	0018      	movs	r0, r3
 8000b1a:	f002 fb81 	bl	8003220 <HAL_TIM_Base_Init>
 8000b1e:	1e03      	subs	r3, r0, #0
 8000b20:	d001      	beq.n	8000b26 <MX_TIM16_Init+0x3e>
  {
    Error_Handler();
 8000b22:	f000 f9b9 	bl	8000e98 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 8000b26:	46c0      	nop			; (mov r8, r8)
 8000b28:	46bd      	mov	sp, r7
 8000b2a:	bd80      	pop	{r7, pc}
 8000b2c:	20000268 	.word	0x20000268
 8000b30:	40014400 	.word	0x40014400
 8000b34:	0000ffff 	.word	0x0000ffff

08000b38 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000b3c:	4b14      	ldr	r3, [pc, #80]	; (8000b90 <MX_USART1_UART_Init+0x58>)
 8000b3e:	4a15      	ldr	r2, [pc, #84]	; (8000b94 <MX_USART1_UART_Init+0x5c>)
 8000b40:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8000b42:	4b13      	ldr	r3, [pc, #76]	; (8000b90 <MX_USART1_UART_Init+0x58>)
 8000b44:	2296      	movs	r2, #150	; 0x96
 8000b46:	0192      	lsls	r2, r2, #6
 8000b48:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000b4a:	4b11      	ldr	r3, [pc, #68]	; (8000b90 <MX_USART1_UART_Init+0x58>)
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000b50:	4b0f      	ldr	r3, [pc, #60]	; (8000b90 <MX_USART1_UART_Init+0x58>)
 8000b52:	2200      	movs	r2, #0
 8000b54:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000b56:	4b0e      	ldr	r3, [pc, #56]	; (8000b90 <MX_USART1_UART_Init+0x58>)
 8000b58:	2200      	movs	r2, #0
 8000b5a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000b5c:	4b0c      	ldr	r3, [pc, #48]	; (8000b90 <MX_USART1_UART_Init+0x58>)
 8000b5e:	220c      	movs	r2, #12
 8000b60:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b62:	4b0b      	ldr	r3, [pc, #44]	; (8000b90 <MX_USART1_UART_Init+0x58>)
 8000b64:	2200      	movs	r2, #0
 8000b66:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b68:	4b09      	ldr	r3, [pc, #36]	; (8000b90 <MX_USART1_UART_Init+0x58>)
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000b6e:	4b08      	ldr	r3, [pc, #32]	; (8000b90 <MX_USART1_UART_Init+0x58>)
 8000b70:	2200      	movs	r2, #0
 8000b72:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000b74:	4b06      	ldr	r3, [pc, #24]	; (8000b90 <MX_USART1_UART_Init+0x58>)
 8000b76:	2200      	movs	r2, #0
 8000b78:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000b7a:	4b05      	ldr	r3, [pc, #20]	; (8000b90 <MX_USART1_UART_Init+0x58>)
 8000b7c:	0018      	movs	r0, r3
 8000b7e:	f002 fc59 	bl	8003434 <HAL_UART_Init>
 8000b82:	1e03      	subs	r3, r0, #0
 8000b84:	d001      	beq.n	8000b8a <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8000b86:	f000 f987 	bl	8000e98 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000b8a:	46c0      	nop			; (mov r8, r8)
 8000b8c:	46bd      	mov	sp, r7
 8000b8e:	bd80      	pop	{r7, pc}
 8000b90:	200000f4 	.word	0x200000f4
 8000b94:	40013800 	.word	0x40013800

08000b98 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000b98:	b580      	push	{r7, lr}
 8000b9a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000b9c:	4b14      	ldr	r3, [pc, #80]	; (8000bf0 <MX_USART2_UART_Init+0x58>)
 8000b9e:	4a15      	ldr	r2, [pc, #84]	; (8000bf4 <MX_USART2_UART_Init+0x5c>)
 8000ba0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000ba2:	4b13      	ldr	r3, [pc, #76]	; (8000bf0 <MX_USART2_UART_Init+0x58>)
 8000ba4:	22e1      	movs	r2, #225	; 0xe1
 8000ba6:	0252      	lsls	r2, r2, #9
 8000ba8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000baa:	4b11      	ldr	r3, [pc, #68]	; (8000bf0 <MX_USART2_UART_Init+0x58>)
 8000bac:	2200      	movs	r2, #0
 8000bae:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000bb0:	4b0f      	ldr	r3, [pc, #60]	; (8000bf0 <MX_USART2_UART_Init+0x58>)
 8000bb2:	2200      	movs	r2, #0
 8000bb4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000bb6:	4b0e      	ldr	r3, [pc, #56]	; (8000bf0 <MX_USART2_UART_Init+0x58>)
 8000bb8:	2200      	movs	r2, #0
 8000bba:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000bbc:	4b0c      	ldr	r3, [pc, #48]	; (8000bf0 <MX_USART2_UART_Init+0x58>)
 8000bbe:	220c      	movs	r2, #12
 8000bc0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000bc2:	4b0b      	ldr	r3, [pc, #44]	; (8000bf0 <MX_USART2_UART_Init+0x58>)
 8000bc4:	2200      	movs	r2, #0
 8000bc6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000bc8:	4b09      	ldr	r3, [pc, #36]	; (8000bf0 <MX_USART2_UART_Init+0x58>)
 8000bca:	2200      	movs	r2, #0
 8000bcc:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000bce:	4b08      	ldr	r3, [pc, #32]	; (8000bf0 <MX_USART2_UART_Init+0x58>)
 8000bd0:	2200      	movs	r2, #0
 8000bd2:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000bd4:	4b06      	ldr	r3, [pc, #24]	; (8000bf0 <MX_USART2_UART_Init+0x58>)
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000bda:	4b05      	ldr	r3, [pc, #20]	; (8000bf0 <MX_USART2_UART_Init+0x58>)
 8000bdc:	0018      	movs	r0, r3
 8000bde:	f002 fc29 	bl	8003434 <HAL_UART_Init>
 8000be2:	1e03      	subs	r3, r0, #0
 8000be4:	d001      	beq.n	8000bea <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000be6:	f000 f957 	bl	8000e98 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000bea:	46c0      	nop			; (mov r8, r8)
 8000bec:	46bd      	mov	sp, r7
 8000bee:	bd80      	pop	{r7, pc}
 8000bf0:	200001e4 	.word	0x200001e4
 8000bf4:	40004400 	.word	0x40004400

08000bf8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000bf8:	b590      	push	{r4, r7, lr}
 8000bfa:	b089      	sub	sp, #36	; 0x24
 8000bfc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bfe:	240c      	movs	r4, #12
 8000c00:	193b      	adds	r3, r7, r4
 8000c02:	0018      	movs	r0, r3
 8000c04:	2314      	movs	r3, #20
 8000c06:	001a      	movs	r2, r3
 8000c08:	2100      	movs	r1, #0
 8000c0a:	f003 fda5 	bl	8004758 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c0e:	4b37      	ldr	r3, [pc, #220]	; (8000cec <MX_GPIO_Init+0xf4>)
 8000c10:	695a      	ldr	r2, [r3, #20]
 8000c12:	4b36      	ldr	r3, [pc, #216]	; (8000cec <MX_GPIO_Init+0xf4>)
 8000c14:	2180      	movs	r1, #128	; 0x80
 8000c16:	0289      	lsls	r1, r1, #10
 8000c18:	430a      	orrs	r2, r1
 8000c1a:	615a      	str	r2, [r3, #20]
 8000c1c:	4b33      	ldr	r3, [pc, #204]	; (8000cec <MX_GPIO_Init+0xf4>)
 8000c1e:	695a      	ldr	r2, [r3, #20]
 8000c20:	2380      	movs	r3, #128	; 0x80
 8000c22:	029b      	lsls	r3, r3, #10
 8000c24:	4013      	ands	r3, r2
 8000c26:	60bb      	str	r3, [r7, #8]
 8000c28:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c2a:	4b30      	ldr	r3, [pc, #192]	; (8000cec <MX_GPIO_Init+0xf4>)
 8000c2c:	695a      	ldr	r2, [r3, #20]
 8000c2e:	4b2f      	ldr	r3, [pc, #188]	; (8000cec <MX_GPIO_Init+0xf4>)
 8000c30:	2180      	movs	r1, #128	; 0x80
 8000c32:	02c9      	lsls	r1, r1, #11
 8000c34:	430a      	orrs	r2, r1
 8000c36:	615a      	str	r2, [r3, #20]
 8000c38:	4b2c      	ldr	r3, [pc, #176]	; (8000cec <MX_GPIO_Init+0xf4>)
 8000c3a:	695a      	ldr	r2, [r3, #20]
 8000c3c:	2380      	movs	r3, #128	; 0x80
 8000c3e:	02db      	lsls	r3, r3, #11
 8000c40:	4013      	ands	r3, r2
 8000c42:	607b      	str	r3, [r7, #4]
 8000c44:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_8, GPIO_PIN_RESET);
 8000c46:	2302      	movs	r3, #2
 8000c48:	33ff      	adds	r3, #255	; 0xff
 8000c4a:	0019      	movs	r1, r3
 8000c4c:	2390      	movs	r3, #144	; 0x90
 8000c4e:	05db      	lsls	r3, r3, #23
 8000c50:	2200      	movs	r2, #0
 8000c52:	0018      	movs	r0, r3
 8000c54:	f000 fe70 	bl	8001938 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 8000c58:	4b25      	ldr	r3, [pc, #148]	; (8000cf0 <MX_GPIO_Init+0xf8>)
 8000c5a:	2200      	movs	r2, #0
 8000c5c:	2108      	movs	r1, #8
 8000c5e:	0018      	movs	r0, r3
 8000c60:	f000 fe6a 	bl	8001938 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA0 PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_8;
 8000c64:	193b      	adds	r3, r7, r4
 8000c66:	2202      	movs	r2, #2
 8000c68:	32ff      	adds	r2, #255	; 0xff
 8000c6a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c6c:	193b      	adds	r3, r7, r4
 8000c6e:	2201      	movs	r2, #1
 8000c70:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c72:	193b      	adds	r3, r7, r4
 8000c74:	2200      	movs	r2, #0
 8000c76:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c78:	193b      	adds	r3, r7, r4
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c7e:	193a      	adds	r2, r7, r4
 8000c80:	2390      	movs	r3, #144	; 0x90
 8000c82:	05db      	lsls	r3, r3, #23
 8000c84:	0011      	movs	r1, r2
 8000c86:	0018      	movs	r0, r3
 8000c88:	f000 fcee 	bl	8001668 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000c8c:	193b      	adds	r3, r7, r4
 8000c8e:	2210      	movs	r2, #16
 8000c90:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000c92:	193b      	adds	r3, r7, r4
 8000c94:	2288      	movs	r2, #136	; 0x88
 8000c96:	0352      	lsls	r2, r2, #13
 8000c98:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c9a:	193b      	adds	r3, r7, r4
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ca0:	193a      	adds	r2, r7, r4
 8000ca2:	2390      	movs	r3, #144	; 0x90
 8000ca4:	05db      	lsls	r3, r3, #23
 8000ca6:	0011      	movs	r1, r2
 8000ca8:	0018      	movs	r0, r3
 8000caa:	f000 fcdd 	bl	8001668 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000cae:	0021      	movs	r1, r4
 8000cb0:	187b      	adds	r3, r7, r1
 8000cb2:	2208      	movs	r2, #8
 8000cb4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cb6:	187b      	adds	r3, r7, r1
 8000cb8:	2201      	movs	r2, #1
 8000cba:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cbc:	187b      	adds	r3, r7, r1
 8000cbe:	2200      	movs	r2, #0
 8000cc0:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cc2:	187b      	adds	r3, r7, r1
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cc8:	187b      	adds	r3, r7, r1
 8000cca:	4a09      	ldr	r2, [pc, #36]	; (8000cf0 <MX_GPIO_Init+0xf8>)
 8000ccc:	0019      	movs	r1, r3
 8000cce:	0010      	movs	r0, r2
 8000cd0:	f000 fcca 	bl	8001668 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	2100      	movs	r1, #0
 8000cd8:	2007      	movs	r0, #7
 8000cda:	f000 fc15 	bl	8001508 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8000cde:	2007      	movs	r0, #7
 8000ce0:	f000 fc27 	bl	8001532 <HAL_NVIC_EnableIRQ>

}
 8000ce4:	46c0      	nop			; (mov r8, r8)
 8000ce6:	46bd      	mov	sp, r7
 8000ce8:	b009      	add	sp, #36	; 0x24
 8000cea:	bd90      	pop	{r4, r7, pc}
 8000cec:	40021000 	.word	0x40021000
 8000cf0:	48000400 	.word	0x48000400

08000cf4 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	b082      	sub	sp, #8
 8000cf8:	af00      	add	r7, sp, #0
 8000cfa:	0002      	movs	r2, r0
 8000cfc:	1dbb      	adds	r3, r7, #6
 8000cfe:	801a      	strh	r2, [r3, #0]
    if(GPIO_Pin == GPIO_PIN_4 && lockedDevice == 0) // If The INT Source Is EXTI Line4 (A4 Pin)
 8000d00:	1dbb      	adds	r3, r7, #6
 8000d02:	881b      	ldrh	r3, [r3, #0]
 8000d04:	2b10      	cmp	r3, #16
 8000d06:	d114      	bne.n	8000d32 <HAL_GPIO_EXTI_Callback+0x3e>
 8000d08:	4b0c      	ldr	r3, [pc, #48]	; (8000d3c <HAL_GPIO_EXTI_Callback+0x48>)
 8000d0a:	781b      	ldrb	r3, [r3, #0]
 8000d0c:	2b00      	cmp	r3, #0
 8000d0e:	d110      	bne.n	8000d32 <HAL_GPIO_EXTI_Callback+0x3e>
    {
    	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_3); // Toggle The ONBOARD LED
 8000d10:	4b0b      	ldr	r3, [pc, #44]	; (8000d40 <HAL_GPIO_EXTI_Callback+0x4c>)
 8000d12:	2108      	movs	r1, #8
 8000d14:	0018      	movs	r0, r3
 8000d16:	f000 fe2c 	bl	8001972 <HAL_GPIO_TogglePin>
    	timerVal = __HAL_TIM_GET_COUNTER(&htim16);
 8000d1a:	4b0a      	ldr	r3, [pc, #40]	; (8000d44 <HAL_GPIO_EXTI_Callback+0x50>)
 8000d1c:	681b      	ldr	r3, [r3, #0]
 8000d1e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000d20:	4b09      	ldr	r3, [pc, #36]	; (8000d48 <HAL_GPIO_EXTI_Callback+0x54>)
 8000d22:	601a      	str	r2, [r3, #0]
    	counter2++;
 8000d24:	4b09      	ldr	r3, [pc, #36]	; (8000d4c <HAL_GPIO_EXTI_Callback+0x58>)
 8000d26:	681b      	ldr	r3, [r3, #0]
 8000d28:	1c5a      	adds	r2, r3, #1
 8000d2a:	4b08      	ldr	r3, [pc, #32]	; (8000d4c <HAL_GPIO_EXTI_Callback+0x58>)
 8000d2c:	601a      	str	r2, [r3, #0]
    	HAL_PWR_DisableSleepOnExit ();
 8000d2e:	f001 fbc3 	bl	80024b8 <HAL_PWR_DisableSleepOnExit>
    	//uint8_t INT_ENABLE[2] 			= {0x38, 0x00};
    }

}
 8000d32:	46c0      	nop			; (mov r8, r8)
 8000d34:	46bd      	mov	sp, r7
 8000d36:	b002      	add	sp, #8
 8000d38:	bd80      	pop	{r7, pc}
 8000d3a:	46c0      	nop			; (mov r8, r8)
 8000d3c:	2000007c 	.word	0x2000007c
 8000d40:	48000400 	.word	0x48000400
 8000d44:	20000268 	.word	0x20000268
 8000d48:	20000068 	.word	0x20000068
 8000d4c:	2000004c 	.word	0x2000004c

08000d50 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000d50:	b580      	push	{r7, lr}
 8000d52:	b082      	sub	sp, #8
 8000d54:	af00      	add	r7, sp, #0
 8000d56:	6078      	str	r0, [r7, #4]
	//HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_SET);	// ONBOARD LED
	//HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_8);
	 /*HAL_Delay(500);
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
	  HAL_Delay(500);*/
	  uartStatus = HAL_UART_Receive_IT(&huart1, receiveUARTData, 14);
 8000d58:	4913      	ldr	r1, [pc, #76]	; (8000da8 <HAL_UART_RxCpltCallback+0x58>)
 8000d5a:	4b14      	ldr	r3, [pc, #80]	; (8000dac <HAL_UART_RxCpltCallback+0x5c>)
 8000d5c:	220e      	movs	r2, #14
 8000d5e:	0018      	movs	r0, r3
 8000d60:	f002 fbbc 	bl	80034dc <HAL_UART_Receive_IT>
 8000d64:	0003      	movs	r3, r0
 8000d66:	001a      	movs	r2, r3
 8000d68:	4b11      	ldr	r3, [pc, #68]	; (8000db0 <HAL_UART_RxCpltCallback+0x60>)
 8000d6a:	701a      	strb	r2, [r3, #0]
	  if(checkKey(receiveUARTData, UARTDataKey) == 1){
 8000d6c:	4a11      	ldr	r2, [pc, #68]	; (8000db4 <HAL_UART_RxCpltCallback+0x64>)
 8000d6e:	4b0e      	ldr	r3, [pc, #56]	; (8000da8 <HAL_UART_RxCpltCallback+0x58>)
 8000d70:	0011      	movs	r1, r2
 8000d72:	0018      	movs	r0, r3
 8000d74:	f000 f824 	bl	8000dc0 <checkKey>
 8000d78:	0003      	movs	r3, r0
 8000d7a:	2b01      	cmp	r3, #1
 8000d7c:	d10f      	bne.n	8000d9e <HAL_UART_RxCpltCallback+0x4e>
		  if(!lockedDevice){
 8000d7e:	4b0e      	ldr	r3, [pc, #56]	; (8000db8 <HAL_UART_RxCpltCallback+0x68>)
 8000d80:	781b      	ldrb	r3, [r3, #0]
 8000d82:	2b00      	cmp	r3, #0
 8000d84:	d108      	bne.n	8000d98 <HAL_UART_RxCpltCallback+0x48>
			  lockedDevice = 1;
 8000d86:	4b0c      	ldr	r3, [pc, #48]	; (8000db8 <HAL_UART_RxCpltCallback+0x68>)
 8000d88:	2201      	movs	r2, #1
 8000d8a:	701a      	strb	r2, [r3, #0]
			  counter2 = 0;
 8000d8c:	4b0b      	ldr	r3, [pc, #44]	; (8000dbc <HAL_UART_RxCpltCallback+0x6c>)
 8000d8e:	2200      	movs	r2, #0
 8000d90:	601a      	str	r2, [r3, #0]
			  HAL_PWR_DisableSleepOnExit ();
 8000d92:	f001 fb91 	bl	80024b8 <HAL_PWR_DisableSleepOnExit>
			  lockedDevice = 0;
			  //HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_8);
		  }

	  }
}
 8000d96:	e002      	b.n	8000d9e <HAL_UART_RxCpltCallback+0x4e>
			  lockedDevice = 0;
 8000d98:	4b07      	ldr	r3, [pc, #28]	; (8000db8 <HAL_UART_RxCpltCallback+0x68>)
 8000d9a:	2200      	movs	r2, #0
 8000d9c:	701a      	strb	r2, [r3, #0]
}
 8000d9e:	46c0      	nop			; (mov r8, r8)
 8000da0:	46bd      	mov	sp, r7
 8000da2:	b002      	add	sp, #8
 8000da4:	bd80      	pop	{r7, pc}
 8000da6:	46c0      	nop			; (mov r8, r8)
 8000da8:	20000080 	.word	0x20000080
 8000dac:	200000f4 	.word	0x200000f4
 8000db0:	200000f0 	.word	0x200000f0
 8000db4:	20000000 	.word	0x20000000
 8000db8:	2000007c 	.word	0x2000007c
 8000dbc:	2000004c 	.word	0x2000004c

08000dc0 <checkKey>:

int checkKey(uint8_t arr1[],  uint8_t arr2[])
{
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	b084      	sub	sp, #16
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	6078      	str	r0, [r7, #4]
 8000dc8:	6039      	str	r1, [r7, #0]
	int i;
	for(i = 0; i < 30; i++)
 8000dca:	2300      	movs	r3, #0
 8000dcc:	60fb      	str	r3, [r7, #12]
 8000dce:	e00e      	b.n	8000dee <checkKey+0x2e>
	{
		if(arr1[i] != arr2[i])
 8000dd0:	68fb      	ldr	r3, [r7, #12]
 8000dd2:	687a      	ldr	r2, [r7, #4]
 8000dd4:	18d3      	adds	r3, r2, r3
 8000dd6:	781a      	ldrb	r2, [r3, #0]
 8000dd8:	68fb      	ldr	r3, [r7, #12]
 8000dda:	6839      	ldr	r1, [r7, #0]
 8000ddc:	18cb      	adds	r3, r1, r3
 8000dde:	781b      	ldrb	r3, [r3, #0]
 8000de0:	429a      	cmp	r2, r3
 8000de2:	d001      	beq.n	8000de8 <checkKey+0x28>
		{
			return 0;
 8000de4:	2300      	movs	r3, #0
 8000de6:	e006      	b.n	8000df6 <checkKey+0x36>
	for(i = 0; i < 30; i++)
 8000de8:	68fb      	ldr	r3, [r7, #12]
 8000dea:	3301      	adds	r3, #1
 8000dec:	60fb      	str	r3, [r7, #12]
 8000dee:	68fb      	ldr	r3, [r7, #12]
 8000df0:	2b1d      	cmp	r3, #29
 8000df2:	dded      	ble.n	8000dd0 <checkKey+0x10>
		}
	}
	return 1;
 8000df4:	2301      	movs	r3, #1
}
 8000df6:	0018      	movs	r0, r3
 8000df8:	46bd      	mov	sp, r7
 8000dfa:	b004      	add	sp, #16
 8000dfc:	bd80      	pop	{r7, pc}
	...

08000e00 <checkMovment>:

int checkMovment()
{
 8000e00:	b580      	push	{r7, lr}
 8000e02:	b084      	sub	sp, #16
 8000e04:	af00      	add	r7, sp, #0
	uint32_t xDiff = abs(refXAccValueWithOffset - finalXAccValueWithOffset);
 8000e06:	4b1e      	ldr	r3, [pc, #120]	; (8000e80 <checkMovment+0x80>)
 8000e08:	681a      	ldr	r2, [r3, #0]
 8000e0a:	4b1e      	ldr	r3, [pc, #120]	; (8000e84 <checkMovment+0x84>)
 8000e0c:	681b      	ldr	r3, [r3, #0]
 8000e0e:	1ad3      	subs	r3, r2, r3
 8000e10:	17da      	asrs	r2, r3, #31
 8000e12:	189b      	adds	r3, r3, r2
 8000e14:	4053      	eors	r3, r2
 8000e16:	60fb      	str	r3, [r7, #12]
	uint32_t yDiff = abs(refYAccValueWithOffset - finalYAccValueWithOffset);
 8000e18:	4b1b      	ldr	r3, [pc, #108]	; (8000e88 <checkMovment+0x88>)
 8000e1a:	681a      	ldr	r2, [r3, #0]
 8000e1c:	4b1b      	ldr	r3, [pc, #108]	; (8000e8c <checkMovment+0x8c>)
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	1ad3      	subs	r3, r2, r3
 8000e22:	17da      	asrs	r2, r3, #31
 8000e24:	189b      	adds	r3, r3, r2
 8000e26:	4053      	eors	r3, r2
 8000e28:	60bb      	str	r3, [r7, #8]
	uint32_t zDiff = abs(refZAccValueWithOffset - finalZAccValueWithOffset);
 8000e2a:	4b19      	ldr	r3, [pc, #100]	; (8000e90 <checkMovment+0x90>)
 8000e2c:	681a      	ldr	r2, [r3, #0]
 8000e2e:	4b19      	ldr	r3, [pc, #100]	; (8000e94 <checkMovment+0x94>)
 8000e30:	681b      	ldr	r3, [r3, #0]
 8000e32:	1ad3      	subs	r3, r2, r3
 8000e34:	17da      	asrs	r2, r3, #31
 8000e36:	189b      	adds	r3, r3, r2
 8000e38:	4053      	eors	r3, r2
 8000e3a:	607b      	str	r3, [r7, #4]

	refXAccValueWithOffset = finalXAccValueWithOffset;
 8000e3c:	4b11      	ldr	r3, [pc, #68]	; (8000e84 <checkMovment+0x84>)
 8000e3e:	681a      	ldr	r2, [r3, #0]
 8000e40:	4b0f      	ldr	r3, [pc, #60]	; (8000e80 <checkMovment+0x80>)
 8000e42:	601a      	str	r2, [r3, #0]
	refYAccValueWithOffset = finalYAccValueWithOffset;
 8000e44:	4b11      	ldr	r3, [pc, #68]	; (8000e8c <checkMovment+0x8c>)
 8000e46:	681a      	ldr	r2, [r3, #0]
 8000e48:	4b0f      	ldr	r3, [pc, #60]	; (8000e88 <checkMovment+0x88>)
 8000e4a:	601a      	str	r2, [r3, #0]
	refZAccValueWithOffset = finalZAccValueWithOffset;
 8000e4c:	4b11      	ldr	r3, [pc, #68]	; (8000e94 <checkMovment+0x94>)
 8000e4e:	681a      	ldr	r2, [r3, #0]
 8000e50:	4b0f      	ldr	r3, [pc, #60]	; (8000e90 <checkMovment+0x90>)
 8000e52:	601a      	str	r2, [r3, #0]

	if(xDiff > 400 || yDiff > 400 || zDiff > 400){
 8000e54:	68fa      	ldr	r2, [r7, #12]
 8000e56:	23c8      	movs	r3, #200	; 0xc8
 8000e58:	005b      	lsls	r3, r3, #1
 8000e5a:	429a      	cmp	r2, r3
 8000e5c:	d809      	bhi.n	8000e72 <checkMovment+0x72>
 8000e5e:	68ba      	ldr	r2, [r7, #8]
 8000e60:	23c8      	movs	r3, #200	; 0xc8
 8000e62:	005b      	lsls	r3, r3, #1
 8000e64:	429a      	cmp	r2, r3
 8000e66:	d804      	bhi.n	8000e72 <checkMovment+0x72>
 8000e68:	687a      	ldr	r2, [r7, #4]
 8000e6a:	23c8      	movs	r3, #200	; 0xc8
 8000e6c:	005b      	lsls	r3, r3, #1
 8000e6e:	429a      	cmp	r2, r3
 8000e70:	d901      	bls.n	8000e76 <checkMovment+0x76>
		return 1;
 8000e72:	2301      	movs	r3, #1
 8000e74:	e000      	b.n	8000e78 <checkMovment+0x78>
	}
	else{
		return 0;
 8000e76:	2300      	movs	r3, #0
	}
}
 8000e78:	0018      	movs	r0, r3
 8000e7a:	46bd      	mov	sp, r7
 8000e7c:	b004      	add	sp, #16
 8000e7e:	bd80      	pop	{r7, pc}
 8000e80:	20000070 	.word	0x20000070
 8000e84:	20000054 	.word	0x20000054
 8000e88:	20000074 	.word	0x20000074
 8000e8c:	2000005c 	.word	0x2000005c
 8000e90:	20000078 	.word	0x20000078
 8000e94:	20000064 	.word	0x20000064

08000e98 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e9c:	b672      	cpsid	i
}
 8000e9e:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ea0:	e7fe      	b.n	8000ea0 <Error_Handler+0x8>
	...

08000ea4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b082      	sub	sp, #8
 8000ea8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000eaa:	4b0f      	ldr	r3, [pc, #60]	; (8000ee8 <HAL_MspInit+0x44>)
 8000eac:	699a      	ldr	r2, [r3, #24]
 8000eae:	4b0e      	ldr	r3, [pc, #56]	; (8000ee8 <HAL_MspInit+0x44>)
 8000eb0:	2101      	movs	r1, #1
 8000eb2:	430a      	orrs	r2, r1
 8000eb4:	619a      	str	r2, [r3, #24]
 8000eb6:	4b0c      	ldr	r3, [pc, #48]	; (8000ee8 <HAL_MspInit+0x44>)
 8000eb8:	699b      	ldr	r3, [r3, #24]
 8000eba:	2201      	movs	r2, #1
 8000ebc:	4013      	ands	r3, r2
 8000ebe:	607b      	str	r3, [r7, #4]
 8000ec0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ec2:	4b09      	ldr	r3, [pc, #36]	; (8000ee8 <HAL_MspInit+0x44>)
 8000ec4:	69da      	ldr	r2, [r3, #28]
 8000ec6:	4b08      	ldr	r3, [pc, #32]	; (8000ee8 <HAL_MspInit+0x44>)
 8000ec8:	2180      	movs	r1, #128	; 0x80
 8000eca:	0549      	lsls	r1, r1, #21
 8000ecc:	430a      	orrs	r2, r1
 8000ece:	61da      	str	r2, [r3, #28]
 8000ed0:	4b05      	ldr	r3, [pc, #20]	; (8000ee8 <HAL_MspInit+0x44>)
 8000ed2:	69da      	ldr	r2, [r3, #28]
 8000ed4:	2380      	movs	r3, #128	; 0x80
 8000ed6:	055b      	lsls	r3, r3, #21
 8000ed8:	4013      	ands	r3, r2
 8000eda:	603b      	str	r3, [r7, #0]
 8000edc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ede:	46c0      	nop			; (mov r8, r8)
 8000ee0:	46bd      	mov	sp, r7
 8000ee2:	b002      	add	sp, #8
 8000ee4:	bd80      	pop	{r7, pc}
 8000ee6:	46c0      	nop			; (mov r8, r8)
 8000ee8:	40021000 	.word	0x40021000

08000eec <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000eec:	b590      	push	{r4, r7, lr}
 8000eee:	b08b      	sub	sp, #44	; 0x2c
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ef4:	2414      	movs	r4, #20
 8000ef6:	193b      	adds	r3, r7, r4
 8000ef8:	0018      	movs	r0, r3
 8000efa:	2314      	movs	r3, #20
 8000efc:	001a      	movs	r2, r3
 8000efe:	2100      	movs	r1, #0
 8000f00:	f003 fc2a 	bl	8004758 <memset>
  if(hi2c->Instance==I2C1)
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	4a1d      	ldr	r2, [pc, #116]	; (8000f80 <HAL_I2C_MspInit+0x94>)
 8000f0a:	4293      	cmp	r3, r2
 8000f0c:	d133      	bne.n	8000f76 <HAL_I2C_MspInit+0x8a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f0e:	4b1d      	ldr	r3, [pc, #116]	; (8000f84 <HAL_I2C_MspInit+0x98>)
 8000f10:	695a      	ldr	r2, [r3, #20]
 8000f12:	4b1c      	ldr	r3, [pc, #112]	; (8000f84 <HAL_I2C_MspInit+0x98>)
 8000f14:	2180      	movs	r1, #128	; 0x80
 8000f16:	0289      	lsls	r1, r1, #10
 8000f18:	430a      	orrs	r2, r1
 8000f1a:	615a      	str	r2, [r3, #20]
 8000f1c:	4b19      	ldr	r3, [pc, #100]	; (8000f84 <HAL_I2C_MspInit+0x98>)
 8000f1e:	695a      	ldr	r2, [r3, #20]
 8000f20:	2380      	movs	r3, #128	; 0x80
 8000f22:	029b      	lsls	r3, r3, #10
 8000f24:	4013      	ands	r3, r2
 8000f26:	613b      	str	r3, [r7, #16]
 8000f28:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PA11     ------> I2C1_SCL
    PA12     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8000f2a:	193b      	adds	r3, r7, r4
 8000f2c:	22c0      	movs	r2, #192	; 0xc0
 8000f2e:	0152      	lsls	r2, r2, #5
 8000f30:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000f32:	0021      	movs	r1, r4
 8000f34:	187b      	adds	r3, r7, r1
 8000f36:	2212      	movs	r2, #18
 8000f38:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000f3a:	187b      	adds	r3, r7, r1
 8000f3c:	2201      	movs	r2, #1
 8000f3e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000f40:	187b      	adds	r3, r7, r1
 8000f42:	2203      	movs	r2, #3
 8000f44:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF5_I2C1;
 8000f46:	187b      	adds	r3, r7, r1
 8000f48:	2205      	movs	r2, #5
 8000f4a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f4c:	187a      	adds	r2, r7, r1
 8000f4e:	2390      	movs	r3, #144	; 0x90
 8000f50:	05db      	lsls	r3, r3, #23
 8000f52:	0011      	movs	r1, r2
 8000f54:	0018      	movs	r0, r3
 8000f56:	f000 fb87 	bl	8001668 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000f5a:	4b0a      	ldr	r3, [pc, #40]	; (8000f84 <HAL_I2C_MspInit+0x98>)
 8000f5c:	69da      	ldr	r2, [r3, #28]
 8000f5e:	4b09      	ldr	r3, [pc, #36]	; (8000f84 <HAL_I2C_MspInit+0x98>)
 8000f60:	2180      	movs	r1, #128	; 0x80
 8000f62:	0389      	lsls	r1, r1, #14
 8000f64:	430a      	orrs	r2, r1
 8000f66:	61da      	str	r2, [r3, #28]
 8000f68:	4b06      	ldr	r3, [pc, #24]	; (8000f84 <HAL_I2C_MspInit+0x98>)
 8000f6a:	69da      	ldr	r2, [r3, #28]
 8000f6c:	2380      	movs	r3, #128	; 0x80
 8000f6e:	039b      	lsls	r3, r3, #14
 8000f70:	4013      	ands	r3, r2
 8000f72:	60fb      	str	r3, [r7, #12]
 8000f74:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000f76:	46c0      	nop			; (mov r8, r8)
 8000f78:	46bd      	mov	sp, r7
 8000f7a:	b00b      	add	sp, #44	; 0x2c
 8000f7c:	bd90      	pop	{r4, r7, pc}
 8000f7e:	46c0      	nop			; (mov r8, r8)
 8000f80:	40005400 	.word	0x40005400
 8000f84:	40021000 	.word	0x40021000

08000f88 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000f88:	b590      	push	{r4, r7, lr}
 8000f8a:	b08b      	sub	sp, #44	; 0x2c
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f90:	2414      	movs	r4, #20
 8000f92:	193b      	adds	r3, r7, r4
 8000f94:	0018      	movs	r0, r3
 8000f96:	2314      	movs	r3, #20
 8000f98:	001a      	movs	r2, r3
 8000f9a:	2100      	movs	r1, #0
 8000f9c:	f003 fbdc 	bl	8004758 <memset>
  if(hspi->Instance==SPI1)
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	4a1c      	ldr	r2, [pc, #112]	; (8001018 <HAL_SPI_MspInit+0x90>)
 8000fa6:	4293      	cmp	r3, r2
 8000fa8:	d132      	bne.n	8001010 <HAL_SPI_MspInit+0x88>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000faa:	4b1c      	ldr	r3, [pc, #112]	; (800101c <HAL_SPI_MspInit+0x94>)
 8000fac:	699a      	ldr	r2, [r3, #24]
 8000fae:	4b1b      	ldr	r3, [pc, #108]	; (800101c <HAL_SPI_MspInit+0x94>)
 8000fb0:	2180      	movs	r1, #128	; 0x80
 8000fb2:	0149      	lsls	r1, r1, #5
 8000fb4:	430a      	orrs	r2, r1
 8000fb6:	619a      	str	r2, [r3, #24]
 8000fb8:	4b18      	ldr	r3, [pc, #96]	; (800101c <HAL_SPI_MspInit+0x94>)
 8000fba:	699a      	ldr	r2, [r3, #24]
 8000fbc:	2380      	movs	r3, #128	; 0x80
 8000fbe:	015b      	lsls	r3, r3, #5
 8000fc0:	4013      	ands	r3, r2
 8000fc2:	613b      	str	r3, [r7, #16]
 8000fc4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fc6:	4b15      	ldr	r3, [pc, #84]	; (800101c <HAL_SPI_MspInit+0x94>)
 8000fc8:	695a      	ldr	r2, [r3, #20]
 8000fca:	4b14      	ldr	r3, [pc, #80]	; (800101c <HAL_SPI_MspInit+0x94>)
 8000fcc:	2180      	movs	r1, #128	; 0x80
 8000fce:	0289      	lsls	r1, r1, #10
 8000fd0:	430a      	orrs	r2, r1
 8000fd2:	615a      	str	r2, [r3, #20]
 8000fd4:	4b11      	ldr	r3, [pc, #68]	; (800101c <HAL_SPI_MspInit+0x94>)
 8000fd6:	695a      	ldr	r2, [r3, #20]
 8000fd8:	2380      	movs	r3, #128	; 0x80
 8000fda:	029b      	lsls	r3, r3, #10
 8000fdc:	4013      	ands	r3, r2
 8000fde:	60fb      	str	r3, [r7, #12]
 8000fe0:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000fe2:	0021      	movs	r1, r4
 8000fe4:	187b      	adds	r3, r7, r1
 8000fe6:	22e0      	movs	r2, #224	; 0xe0
 8000fe8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fea:	187b      	adds	r3, r7, r1
 8000fec:	2202      	movs	r2, #2
 8000fee:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ff0:	187b      	adds	r3, r7, r1
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000ff6:	187b      	adds	r3, r7, r1
 8000ff8:	2203      	movs	r2, #3
 8000ffa:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8000ffc:	187b      	adds	r3, r7, r1
 8000ffe:	2200      	movs	r2, #0
 8001000:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001002:	187a      	adds	r2, r7, r1
 8001004:	2390      	movs	r3, #144	; 0x90
 8001006:	05db      	lsls	r3, r3, #23
 8001008:	0011      	movs	r1, r2
 800100a:	0018      	movs	r0, r3
 800100c:	f000 fb2c 	bl	8001668 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001010:	46c0      	nop			; (mov r8, r8)
 8001012:	46bd      	mov	sp, r7
 8001014:	b00b      	add	sp, #44	; 0x2c
 8001016:	bd90      	pop	{r4, r7, pc}
 8001018:	40013000 	.word	0x40013000
 800101c:	40021000 	.word	0x40021000

08001020 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b084      	sub	sp, #16
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM16)
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	4a0a      	ldr	r2, [pc, #40]	; (8001058 <HAL_TIM_Base_MspInit+0x38>)
 800102e:	4293      	cmp	r3, r2
 8001030:	d10d      	bne.n	800104e <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM16_MspInit 0 */

  /* USER CODE END TIM16_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM16_CLK_ENABLE();
 8001032:	4b0a      	ldr	r3, [pc, #40]	; (800105c <HAL_TIM_Base_MspInit+0x3c>)
 8001034:	699a      	ldr	r2, [r3, #24]
 8001036:	4b09      	ldr	r3, [pc, #36]	; (800105c <HAL_TIM_Base_MspInit+0x3c>)
 8001038:	2180      	movs	r1, #128	; 0x80
 800103a:	0289      	lsls	r1, r1, #10
 800103c:	430a      	orrs	r2, r1
 800103e:	619a      	str	r2, [r3, #24]
 8001040:	4b06      	ldr	r3, [pc, #24]	; (800105c <HAL_TIM_Base_MspInit+0x3c>)
 8001042:	699a      	ldr	r2, [r3, #24]
 8001044:	2380      	movs	r3, #128	; 0x80
 8001046:	029b      	lsls	r3, r3, #10
 8001048:	4013      	ands	r3, r2
 800104a:	60fb      	str	r3, [r7, #12]
 800104c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }

}
 800104e:	46c0      	nop			; (mov r8, r8)
 8001050:	46bd      	mov	sp, r7
 8001052:	b004      	add	sp, #16
 8001054:	bd80      	pop	{r7, pc}
 8001056:	46c0      	nop			; (mov r8, r8)
 8001058:	40014400 	.word	0x40014400
 800105c:	40021000 	.word	0x40021000

08001060 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001060:	b590      	push	{r4, r7, lr}
 8001062:	b08d      	sub	sp, #52	; 0x34
 8001064:	af00      	add	r7, sp, #0
 8001066:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001068:	241c      	movs	r4, #28
 800106a:	193b      	adds	r3, r7, r4
 800106c:	0018      	movs	r0, r3
 800106e:	2314      	movs	r3, #20
 8001070:	001a      	movs	r2, r3
 8001072:	2100      	movs	r1, #0
 8001074:	f003 fb70 	bl	8004758 <memset>
  if(huart->Instance==USART1)
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	4a3d      	ldr	r2, [pc, #244]	; (8001174 <HAL_UART_MspInit+0x114>)
 800107e:	4293      	cmp	r3, r2
 8001080:	d13c      	bne.n	80010fc <HAL_UART_MspInit+0x9c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001082:	4b3d      	ldr	r3, [pc, #244]	; (8001178 <HAL_UART_MspInit+0x118>)
 8001084:	699a      	ldr	r2, [r3, #24]
 8001086:	4b3c      	ldr	r3, [pc, #240]	; (8001178 <HAL_UART_MspInit+0x118>)
 8001088:	2180      	movs	r1, #128	; 0x80
 800108a:	01c9      	lsls	r1, r1, #7
 800108c:	430a      	orrs	r2, r1
 800108e:	619a      	str	r2, [r3, #24]
 8001090:	4b39      	ldr	r3, [pc, #228]	; (8001178 <HAL_UART_MspInit+0x118>)
 8001092:	699a      	ldr	r2, [r3, #24]
 8001094:	2380      	movs	r3, #128	; 0x80
 8001096:	01db      	lsls	r3, r3, #7
 8001098:	4013      	ands	r3, r2
 800109a:	61bb      	str	r3, [r7, #24]
 800109c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800109e:	4b36      	ldr	r3, [pc, #216]	; (8001178 <HAL_UART_MspInit+0x118>)
 80010a0:	695a      	ldr	r2, [r3, #20]
 80010a2:	4b35      	ldr	r3, [pc, #212]	; (8001178 <HAL_UART_MspInit+0x118>)
 80010a4:	2180      	movs	r1, #128	; 0x80
 80010a6:	0289      	lsls	r1, r1, #10
 80010a8:	430a      	orrs	r2, r1
 80010aa:	615a      	str	r2, [r3, #20]
 80010ac:	4b32      	ldr	r3, [pc, #200]	; (8001178 <HAL_UART_MspInit+0x118>)
 80010ae:	695a      	ldr	r2, [r3, #20]
 80010b0:	2380      	movs	r3, #128	; 0x80
 80010b2:	029b      	lsls	r3, r3, #10
 80010b4:	4013      	ands	r3, r2
 80010b6:	617b      	str	r3, [r7, #20]
 80010b8:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80010ba:	193b      	adds	r3, r7, r4
 80010bc:	22c0      	movs	r2, #192	; 0xc0
 80010be:	00d2      	lsls	r2, r2, #3
 80010c0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010c2:	0021      	movs	r1, r4
 80010c4:	187b      	adds	r3, r7, r1
 80010c6:	2202      	movs	r2, #2
 80010c8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ca:	187b      	adds	r3, r7, r1
 80010cc:	2200      	movs	r2, #0
 80010ce:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80010d0:	187b      	adds	r3, r7, r1
 80010d2:	2203      	movs	r2, #3
 80010d4:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 80010d6:	187b      	adds	r3, r7, r1
 80010d8:	2201      	movs	r2, #1
 80010da:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010dc:	187a      	adds	r2, r7, r1
 80010de:	2390      	movs	r3, #144	; 0x90
 80010e0:	05db      	lsls	r3, r3, #23
 80010e2:	0011      	movs	r1, r2
 80010e4:	0018      	movs	r0, r3
 80010e6:	f000 fabf 	bl	8001668 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80010ea:	2200      	movs	r2, #0
 80010ec:	2100      	movs	r1, #0
 80010ee:	201b      	movs	r0, #27
 80010f0:	f000 fa0a 	bl	8001508 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80010f4:	201b      	movs	r0, #27
 80010f6:	f000 fa1c 	bl	8001532 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80010fa:	e037      	b.n	800116c <HAL_UART_MspInit+0x10c>
  else if(huart->Instance==USART2)
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	4a1e      	ldr	r2, [pc, #120]	; (800117c <HAL_UART_MspInit+0x11c>)
 8001102:	4293      	cmp	r3, r2
 8001104:	d132      	bne.n	800116c <HAL_UART_MspInit+0x10c>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001106:	4b1c      	ldr	r3, [pc, #112]	; (8001178 <HAL_UART_MspInit+0x118>)
 8001108:	69da      	ldr	r2, [r3, #28]
 800110a:	4b1b      	ldr	r3, [pc, #108]	; (8001178 <HAL_UART_MspInit+0x118>)
 800110c:	2180      	movs	r1, #128	; 0x80
 800110e:	0289      	lsls	r1, r1, #10
 8001110:	430a      	orrs	r2, r1
 8001112:	61da      	str	r2, [r3, #28]
 8001114:	4b18      	ldr	r3, [pc, #96]	; (8001178 <HAL_UART_MspInit+0x118>)
 8001116:	69da      	ldr	r2, [r3, #28]
 8001118:	2380      	movs	r3, #128	; 0x80
 800111a:	029b      	lsls	r3, r3, #10
 800111c:	4013      	ands	r3, r2
 800111e:	613b      	str	r3, [r7, #16]
 8001120:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001122:	4b15      	ldr	r3, [pc, #84]	; (8001178 <HAL_UART_MspInit+0x118>)
 8001124:	695a      	ldr	r2, [r3, #20]
 8001126:	4b14      	ldr	r3, [pc, #80]	; (8001178 <HAL_UART_MspInit+0x118>)
 8001128:	2180      	movs	r1, #128	; 0x80
 800112a:	0289      	lsls	r1, r1, #10
 800112c:	430a      	orrs	r2, r1
 800112e:	615a      	str	r2, [r3, #20]
 8001130:	4b11      	ldr	r3, [pc, #68]	; (8001178 <HAL_UART_MspInit+0x118>)
 8001132:	695a      	ldr	r2, [r3, #20]
 8001134:	2380      	movs	r3, #128	; 0x80
 8001136:	029b      	lsls	r3, r3, #10
 8001138:	4013      	ands	r3, r2
 800113a:	60fb      	str	r3, [r7, #12]
 800113c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800113e:	211c      	movs	r1, #28
 8001140:	187b      	adds	r3, r7, r1
 8001142:	220c      	movs	r2, #12
 8001144:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001146:	187b      	adds	r3, r7, r1
 8001148:	2202      	movs	r2, #2
 800114a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800114c:	187b      	adds	r3, r7, r1
 800114e:	2200      	movs	r2, #0
 8001150:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001152:	187b      	adds	r3, r7, r1
 8001154:	2203      	movs	r2, #3
 8001156:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8001158:	187b      	adds	r3, r7, r1
 800115a:	2201      	movs	r2, #1
 800115c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800115e:	187a      	adds	r2, r7, r1
 8001160:	2390      	movs	r3, #144	; 0x90
 8001162:	05db      	lsls	r3, r3, #23
 8001164:	0011      	movs	r1, r2
 8001166:	0018      	movs	r0, r3
 8001168:	f000 fa7e 	bl	8001668 <HAL_GPIO_Init>
}
 800116c:	46c0      	nop			; (mov r8, r8)
 800116e:	46bd      	mov	sp, r7
 8001170:	b00d      	add	sp, #52	; 0x34
 8001172:	bd90      	pop	{r4, r7, pc}
 8001174:	40013800 	.word	0x40013800
 8001178:	40021000 	.word	0x40021000
 800117c:	40004400 	.word	0x40004400

08001180 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001180:	b580      	push	{r7, lr}
 8001182:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001184:	e7fe      	b.n	8001184 <NMI_Handler+0x4>

08001186 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001186:	b580      	push	{r7, lr}
 8001188:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800118a:	e7fe      	b.n	800118a <HardFault_Handler+0x4>

0800118c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800118c:	b580      	push	{r7, lr}
 800118e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001190:	46c0      	nop			; (mov r8, r8)
 8001192:	46bd      	mov	sp, r7
 8001194:	bd80      	pop	{r7, pc}

08001196 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001196:	b580      	push	{r7, lr}
 8001198:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800119a:	46c0      	nop			; (mov r8, r8)
 800119c:	46bd      	mov	sp, r7
 800119e:	bd80      	pop	{r7, pc}

080011a0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80011a4:	f000 f8a8 	bl	80012f8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80011a8:	46c0      	nop			; (mov r8, r8)
 80011aa:	46bd      	mov	sp, r7
 80011ac:	bd80      	pop	{r7, pc}

080011ae <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 80011ae:	b580      	push	{r7, lr}
 80011b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 80011b2:	2010      	movs	r0, #16
 80011b4:	f000 fbf8 	bl	80019a8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 80011b8:	46c0      	nop			; (mov r8, r8)
 80011ba:	46bd      	mov	sp, r7
 80011bc:	bd80      	pop	{r7, pc}
	...

080011c0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80011c4:	4b03      	ldr	r3, [pc, #12]	; (80011d4 <USART1_IRQHandler+0x14>)
 80011c6:	0018      	movs	r0, r3
 80011c8:	f002 f9ea 	bl	80035a0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80011cc:	46c0      	nop			; (mov r8, r8)
 80011ce:	46bd      	mov	sp, r7
 80011d0:	bd80      	pop	{r7, pc}
 80011d2:	46c0      	nop			; (mov r8, r8)
 80011d4:	200000f4 	.word	0x200000f4

080011d8 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 80011dc:	46c0      	nop			; (mov r8, r8)
 80011de:	46bd      	mov	sp, r7
 80011e0:	bd80      	pop	{r7, pc}
	...

080011e4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80011e4:	4813      	ldr	r0, [pc, #76]	; (8001234 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80011e6:	4685      	mov	sp, r0

/*Check if boot space corresponds to test memory*/
 
    LDR R0,=0x00000004
 80011e8:	4813      	ldr	r0, [pc, #76]	; (8001238 <LoopForever+0x6>)
    LDR R1, [R0]
 80011ea:	6801      	ldr	r1, [r0, #0]
    LSRS R1, R1, #24
 80011ec:	0e09      	lsrs	r1, r1, #24
    LDR R2,=0x1F
 80011ee:	4a13      	ldr	r2, [pc, #76]	; (800123c <LoopForever+0xa>)
    CMP R1, R2
 80011f0:	4291      	cmp	r1, r2
    BNE ApplicationStart
 80011f2:	d105      	bne.n	8001200 <ApplicationStart>

 /*SYSCFG clock enable*/

    LDR R0,=0x40021018
 80011f4:	4812      	ldr	r0, [pc, #72]	; (8001240 <LoopForever+0xe>)
    LDR R1,=0x00000001
 80011f6:	4913      	ldr	r1, [pc, #76]	; (8001244 <LoopForever+0x12>)
    STR R1, [R0]
 80011f8:	6001      	str	r1, [r0, #0]

/*Set CFGR1 register with flash memory remap at address 0*/
    LDR R0,=0x40010000
 80011fa:	4813      	ldr	r0, [pc, #76]	; (8001248 <LoopForever+0x16>)
    LDR R1,=0x00000000
 80011fc:	4913      	ldr	r1, [pc, #76]	; (800124c <LoopForever+0x1a>)
    STR R1, [R0]
 80011fe:	6001      	str	r1, [r0, #0]

08001200 <ApplicationStart>:

ApplicationStart:
/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001200:	4813      	ldr	r0, [pc, #76]	; (8001250 <LoopForever+0x1e>)
  ldr r1, =_edata
 8001202:	4914      	ldr	r1, [pc, #80]	; (8001254 <LoopForever+0x22>)
  ldr r2, =_sidata
 8001204:	4a14      	ldr	r2, [pc, #80]	; (8001258 <LoopForever+0x26>)
  movs r3, #0
 8001206:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001208:	e002      	b.n	8001210 <LoopCopyDataInit>

0800120a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800120a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800120c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800120e:	3304      	adds	r3, #4

08001210 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001210:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001212:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001214:	d3f9      	bcc.n	800120a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001216:	4a11      	ldr	r2, [pc, #68]	; (800125c <LoopForever+0x2a>)
  ldr r4, =_ebss
 8001218:	4c11      	ldr	r4, [pc, #68]	; (8001260 <LoopForever+0x2e>)
  movs r3, #0
 800121a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800121c:	e001      	b.n	8001222 <LoopFillZerobss>

0800121e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800121e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001220:	3204      	adds	r2, #4

08001222 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001222:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001224:	d3fb      	bcc.n	800121e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8001226:	f7ff ffd7 	bl	80011d8 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 800122a:	f003 fa71 	bl	8004710 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800122e:	f7fe fff7 	bl	8000220 <main>

08001232 <LoopForever>:

LoopForever:
    b LoopForever
 8001232:	e7fe      	b.n	8001232 <LoopForever>
  ldr   r0, =_estack
 8001234:	20001800 	.word	0x20001800
    LDR R0,=0x00000004
 8001238:	00000004 	.word	0x00000004
    LDR R2,=0x1F
 800123c:	0000001f 	.word	0x0000001f
    LDR R0,=0x40021018
 8001240:	40021018 	.word	0x40021018
    LDR R1,=0x00000001
 8001244:	00000001 	.word	0x00000001
    LDR R0,=0x40010000
 8001248:	40010000 	.word	0x40010000
    LDR R1,=0x00000000
 800124c:	00000000 	.word	0x00000000
  ldr r0, =_sdata
 8001250:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001254:	2000002c 	.word	0x2000002c
  ldr r2, =_sidata
 8001258:	0800489c 	.word	0x0800489c
  ldr r2, =_sbss
 800125c:	2000002c 	.word	0x2000002c
  ldr r4, =_ebss
 8001260:	200002b8 	.word	0x200002b8

08001264 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001264:	e7fe      	b.n	8001264 <ADC1_IRQHandler>
	...

08001268 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001268:	b580      	push	{r7, lr}
 800126a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800126c:	4b07      	ldr	r3, [pc, #28]	; (800128c <HAL_Init+0x24>)
 800126e:	681a      	ldr	r2, [r3, #0]
 8001270:	4b06      	ldr	r3, [pc, #24]	; (800128c <HAL_Init+0x24>)
 8001272:	2110      	movs	r1, #16
 8001274:	430a      	orrs	r2, r1
 8001276:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8001278:	2000      	movs	r0, #0
 800127a:	f000 f809 	bl	8001290 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800127e:	f7ff fe11 	bl	8000ea4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001282:	2300      	movs	r3, #0
}
 8001284:	0018      	movs	r0, r3
 8001286:	46bd      	mov	sp, r7
 8001288:	bd80      	pop	{r7, pc}
 800128a:	46c0      	nop			; (mov r8, r8)
 800128c:	40022000 	.word	0x40022000

08001290 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001290:	b590      	push	{r4, r7, lr}
 8001292:	b083      	sub	sp, #12
 8001294:	af00      	add	r7, sp, #0
 8001296:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001298:	4b14      	ldr	r3, [pc, #80]	; (80012ec <HAL_InitTick+0x5c>)
 800129a:	681c      	ldr	r4, [r3, #0]
 800129c:	4b14      	ldr	r3, [pc, #80]	; (80012f0 <HAL_InitTick+0x60>)
 800129e:	781b      	ldrb	r3, [r3, #0]
 80012a0:	0019      	movs	r1, r3
 80012a2:	23fa      	movs	r3, #250	; 0xfa
 80012a4:	0098      	lsls	r0, r3, #2
 80012a6:	f7fe ff2f 	bl	8000108 <__udivsi3>
 80012aa:	0003      	movs	r3, r0
 80012ac:	0019      	movs	r1, r3
 80012ae:	0020      	movs	r0, r4
 80012b0:	f7fe ff2a 	bl	8000108 <__udivsi3>
 80012b4:	0003      	movs	r3, r0
 80012b6:	0018      	movs	r0, r3
 80012b8:	f000 f94b 	bl	8001552 <HAL_SYSTICK_Config>
 80012bc:	1e03      	subs	r3, r0, #0
 80012be:	d001      	beq.n	80012c4 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 80012c0:	2301      	movs	r3, #1
 80012c2:	e00f      	b.n	80012e4 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	2b03      	cmp	r3, #3
 80012c8:	d80b      	bhi.n	80012e2 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80012ca:	6879      	ldr	r1, [r7, #4]
 80012cc:	2301      	movs	r3, #1
 80012ce:	425b      	negs	r3, r3
 80012d0:	2200      	movs	r2, #0
 80012d2:	0018      	movs	r0, r3
 80012d4:	f000 f918 	bl	8001508 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80012d8:	4b06      	ldr	r3, [pc, #24]	; (80012f4 <HAL_InitTick+0x64>)
 80012da:	687a      	ldr	r2, [r7, #4]
 80012dc:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 80012de:	2300      	movs	r3, #0
 80012e0:	e000      	b.n	80012e4 <HAL_InitTick+0x54>
    return HAL_ERROR;
 80012e2:	2301      	movs	r3, #1
}
 80012e4:	0018      	movs	r0, r3
 80012e6:	46bd      	mov	sp, r7
 80012e8:	b003      	add	sp, #12
 80012ea:	bd90      	pop	{r4, r7, pc}
 80012ec:	20000020 	.word	0x20000020
 80012f0:	20000028 	.word	0x20000028
 80012f4:	20000024 	.word	0x20000024

080012f8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80012fc:	4b05      	ldr	r3, [pc, #20]	; (8001314 <HAL_IncTick+0x1c>)
 80012fe:	781b      	ldrb	r3, [r3, #0]
 8001300:	001a      	movs	r2, r3
 8001302:	4b05      	ldr	r3, [pc, #20]	; (8001318 <HAL_IncTick+0x20>)
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	18d2      	adds	r2, r2, r3
 8001308:	4b03      	ldr	r3, [pc, #12]	; (8001318 <HAL_IncTick+0x20>)
 800130a:	601a      	str	r2, [r3, #0]
}
 800130c:	46c0      	nop			; (mov r8, r8)
 800130e:	46bd      	mov	sp, r7
 8001310:	bd80      	pop	{r7, pc}
 8001312:	46c0      	nop			; (mov r8, r8)
 8001314:	20000028 	.word	0x20000028
 8001318:	200002b4 	.word	0x200002b4

0800131c <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800131c:	b580      	push	{r7, lr}
 800131e:	af00      	add	r7, sp, #0
  return uwTick;
 8001320:	4b02      	ldr	r3, [pc, #8]	; (800132c <HAL_GetTick+0x10>)
 8001322:	681b      	ldr	r3, [r3, #0]
}
 8001324:	0018      	movs	r0, r3
 8001326:	46bd      	mov	sp, r7
 8001328:	bd80      	pop	{r7, pc}
 800132a:	46c0      	nop			; (mov r8, r8)
 800132c:	200002b4 	.word	0x200002b4

08001330 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001330:	b580      	push	{r7, lr}
 8001332:	b084      	sub	sp, #16
 8001334:	af00      	add	r7, sp, #0
 8001336:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001338:	f7ff fff0 	bl	800131c <HAL_GetTick>
 800133c:	0003      	movs	r3, r0
 800133e:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001344:	68fb      	ldr	r3, [r7, #12]
 8001346:	3301      	adds	r3, #1
 8001348:	d005      	beq.n	8001356 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800134a:	4b0a      	ldr	r3, [pc, #40]	; (8001374 <HAL_Delay+0x44>)
 800134c:	781b      	ldrb	r3, [r3, #0]
 800134e:	001a      	movs	r2, r3
 8001350:	68fb      	ldr	r3, [r7, #12]
 8001352:	189b      	adds	r3, r3, r2
 8001354:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8001356:	46c0      	nop			; (mov r8, r8)
 8001358:	f7ff ffe0 	bl	800131c <HAL_GetTick>
 800135c:	0002      	movs	r2, r0
 800135e:	68bb      	ldr	r3, [r7, #8]
 8001360:	1ad3      	subs	r3, r2, r3
 8001362:	68fa      	ldr	r2, [r7, #12]
 8001364:	429a      	cmp	r2, r3
 8001366:	d8f7      	bhi.n	8001358 <HAL_Delay+0x28>
  {
  }
}
 8001368:	46c0      	nop			; (mov r8, r8)
 800136a:	46c0      	nop			; (mov r8, r8)
 800136c:	46bd      	mov	sp, r7
 800136e:	b004      	add	sp, #16
 8001370:	bd80      	pop	{r7, pc}
 8001372:	46c0      	nop			; (mov r8, r8)
 8001374:	20000028 	.word	0x20000028

08001378 <HAL_SuspendTick>:
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)

{
 8001378:	b580      	push	{r7, lr}
 800137a:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  CLEAR_BIT(SysTick->CTRL,SysTick_CTRL_TICKINT_Msk);
 800137c:	4b04      	ldr	r3, [pc, #16]	; (8001390 <HAL_SuspendTick+0x18>)
 800137e:	681a      	ldr	r2, [r3, #0]
 8001380:	4b03      	ldr	r3, [pc, #12]	; (8001390 <HAL_SuspendTick+0x18>)
 8001382:	2102      	movs	r1, #2
 8001384:	438a      	bics	r2, r1
 8001386:	601a      	str	r2, [r3, #0]
}
 8001388:	46c0      	nop			; (mov r8, r8)
 800138a:	46bd      	mov	sp, r7
 800138c:	bd80      	pop	{r7, pc}
 800138e:	46c0      	nop			; (mov r8, r8)
 8001390:	e000e010 	.word	0xe000e010

08001394 <HAL_ResumeTick>:
  * @note This function is declared as __weak  to be overwritten  in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SET_BIT(SysTick->CTRL,SysTick_CTRL_TICKINT_Msk);
 8001398:	4b04      	ldr	r3, [pc, #16]	; (80013ac <HAL_ResumeTick+0x18>)
 800139a:	681a      	ldr	r2, [r3, #0]
 800139c:	4b03      	ldr	r3, [pc, #12]	; (80013ac <HAL_ResumeTick+0x18>)
 800139e:	2102      	movs	r1, #2
 80013a0:	430a      	orrs	r2, r1
 80013a2:	601a      	str	r2, [r3, #0]
}
 80013a4:	46c0      	nop			; (mov r8, r8)
 80013a6:	46bd      	mov	sp, r7
 80013a8:	bd80      	pop	{r7, pc}
 80013aa:	46c0      	nop			; (mov r8, r8)
 80013ac:	e000e010 	.word	0xe000e010

080013b0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b082      	sub	sp, #8
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	0002      	movs	r2, r0
 80013b8:	1dfb      	adds	r3, r7, #7
 80013ba:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80013bc:	1dfb      	adds	r3, r7, #7
 80013be:	781b      	ldrb	r3, [r3, #0]
 80013c0:	2b7f      	cmp	r3, #127	; 0x7f
 80013c2:	d809      	bhi.n	80013d8 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80013c4:	1dfb      	adds	r3, r7, #7
 80013c6:	781b      	ldrb	r3, [r3, #0]
 80013c8:	001a      	movs	r2, r3
 80013ca:	231f      	movs	r3, #31
 80013cc:	401a      	ands	r2, r3
 80013ce:	4b04      	ldr	r3, [pc, #16]	; (80013e0 <__NVIC_EnableIRQ+0x30>)
 80013d0:	2101      	movs	r1, #1
 80013d2:	4091      	lsls	r1, r2
 80013d4:	000a      	movs	r2, r1
 80013d6:	601a      	str	r2, [r3, #0]
  }
}
 80013d8:	46c0      	nop			; (mov r8, r8)
 80013da:	46bd      	mov	sp, r7
 80013dc:	b002      	add	sp, #8
 80013de:	bd80      	pop	{r7, pc}
 80013e0:	e000e100 	.word	0xe000e100

080013e4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80013e4:	b590      	push	{r4, r7, lr}
 80013e6:	b083      	sub	sp, #12
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	0002      	movs	r2, r0
 80013ec:	6039      	str	r1, [r7, #0]
 80013ee:	1dfb      	adds	r3, r7, #7
 80013f0:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80013f2:	1dfb      	adds	r3, r7, #7
 80013f4:	781b      	ldrb	r3, [r3, #0]
 80013f6:	2b7f      	cmp	r3, #127	; 0x7f
 80013f8:	d828      	bhi.n	800144c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80013fa:	4a2f      	ldr	r2, [pc, #188]	; (80014b8 <__NVIC_SetPriority+0xd4>)
 80013fc:	1dfb      	adds	r3, r7, #7
 80013fe:	781b      	ldrb	r3, [r3, #0]
 8001400:	b25b      	sxtb	r3, r3
 8001402:	089b      	lsrs	r3, r3, #2
 8001404:	33c0      	adds	r3, #192	; 0xc0
 8001406:	009b      	lsls	r3, r3, #2
 8001408:	589b      	ldr	r3, [r3, r2]
 800140a:	1dfa      	adds	r2, r7, #7
 800140c:	7812      	ldrb	r2, [r2, #0]
 800140e:	0011      	movs	r1, r2
 8001410:	2203      	movs	r2, #3
 8001412:	400a      	ands	r2, r1
 8001414:	00d2      	lsls	r2, r2, #3
 8001416:	21ff      	movs	r1, #255	; 0xff
 8001418:	4091      	lsls	r1, r2
 800141a:	000a      	movs	r2, r1
 800141c:	43d2      	mvns	r2, r2
 800141e:	401a      	ands	r2, r3
 8001420:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001422:	683b      	ldr	r3, [r7, #0]
 8001424:	019b      	lsls	r3, r3, #6
 8001426:	22ff      	movs	r2, #255	; 0xff
 8001428:	401a      	ands	r2, r3
 800142a:	1dfb      	adds	r3, r7, #7
 800142c:	781b      	ldrb	r3, [r3, #0]
 800142e:	0018      	movs	r0, r3
 8001430:	2303      	movs	r3, #3
 8001432:	4003      	ands	r3, r0
 8001434:	00db      	lsls	r3, r3, #3
 8001436:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001438:	481f      	ldr	r0, [pc, #124]	; (80014b8 <__NVIC_SetPriority+0xd4>)
 800143a:	1dfb      	adds	r3, r7, #7
 800143c:	781b      	ldrb	r3, [r3, #0]
 800143e:	b25b      	sxtb	r3, r3
 8001440:	089b      	lsrs	r3, r3, #2
 8001442:	430a      	orrs	r2, r1
 8001444:	33c0      	adds	r3, #192	; 0xc0
 8001446:	009b      	lsls	r3, r3, #2
 8001448:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800144a:	e031      	b.n	80014b0 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800144c:	4a1b      	ldr	r2, [pc, #108]	; (80014bc <__NVIC_SetPriority+0xd8>)
 800144e:	1dfb      	adds	r3, r7, #7
 8001450:	781b      	ldrb	r3, [r3, #0]
 8001452:	0019      	movs	r1, r3
 8001454:	230f      	movs	r3, #15
 8001456:	400b      	ands	r3, r1
 8001458:	3b08      	subs	r3, #8
 800145a:	089b      	lsrs	r3, r3, #2
 800145c:	3306      	adds	r3, #6
 800145e:	009b      	lsls	r3, r3, #2
 8001460:	18d3      	adds	r3, r2, r3
 8001462:	3304      	adds	r3, #4
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	1dfa      	adds	r2, r7, #7
 8001468:	7812      	ldrb	r2, [r2, #0]
 800146a:	0011      	movs	r1, r2
 800146c:	2203      	movs	r2, #3
 800146e:	400a      	ands	r2, r1
 8001470:	00d2      	lsls	r2, r2, #3
 8001472:	21ff      	movs	r1, #255	; 0xff
 8001474:	4091      	lsls	r1, r2
 8001476:	000a      	movs	r2, r1
 8001478:	43d2      	mvns	r2, r2
 800147a:	401a      	ands	r2, r3
 800147c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800147e:	683b      	ldr	r3, [r7, #0]
 8001480:	019b      	lsls	r3, r3, #6
 8001482:	22ff      	movs	r2, #255	; 0xff
 8001484:	401a      	ands	r2, r3
 8001486:	1dfb      	adds	r3, r7, #7
 8001488:	781b      	ldrb	r3, [r3, #0]
 800148a:	0018      	movs	r0, r3
 800148c:	2303      	movs	r3, #3
 800148e:	4003      	ands	r3, r0
 8001490:	00db      	lsls	r3, r3, #3
 8001492:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001494:	4809      	ldr	r0, [pc, #36]	; (80014bc <__NVIC_SetPriority+0xd8>)
 8001496:	1dfb      	adds	r3, r7, #7
 8001498:	781b      	ldrb	r3, [r3, #0]
 800149a:	001c      	movs	r4, r3
 800149c:	230f      	movs	r3, #15
 800149e:	4023      	ands	r3, r4
 80014a0:	3b08      	subs	r3, #8
 80014a2:	089b      	lsrs	r3, r3, #2
 80014a4:	430a      	orrs	r2, r1
 80014a6:	3306      	adds	r3, #6
 80014a8:	009b      	lsls	r3, r3, #2
 80014aa:	18c3      	adds	r3, r0, r3
 80014ac:	3304      	adds	r3, #4
 80014ae:	601a      	str	r2, [r3, #0]
}
 80014b0:	46c0      	nop			; (mov r8, r8)
 80014b2:	46bd      	mov	sp, r7
 80014b4:	b003      	add	sp, #12
 80014b6:	bd90      	pop	{r4, r7, pc}
 80014b8:	e000e100 	.word	0xe000e100
 80014bc:	e000ed00 	.word	0xe000ed00

080014c0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	b082      	sub	sp, #8
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	1e5a      	subs	r2, r3, #1
 80014cc:	2380      	movs	r3, #128	; 0x80
 80014ce:	045b      	lsls	r3, r3, #17
 80014d0:	429a      	cmp	r2, r3
 80014d2:	d301      	bcc.n	80014d8 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80014d4:	2301      	movs	r3, #1
 80014d6:	e010      	b.n	80014fa <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80014d8:	4b0a      	ldr	r3, [pc, #40]	; (8001504 <SysTick_Config+0x44>)
 80014da:	687a      	ldr	r2, [r7, #4]
 80014dc:	3a01      	subs	r2, #1
 80014de:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80014e0:	2301      	movs	r3, #1
 80014e2:	425b      	negs	r3, r3
 80014e4:	2103      	movs	r1, #3
 80014e6:	0018      	movs	r0, r3
 80014e8:	f7ff ff7c 	bl	80013e4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80014ec:	4b05      	ldr	r3, [pc, #20]	; (8001504 <SysTick_Config+0x44>)
 80014ee:	2200      	movs	r2, #0
 80014f0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80014f2:	4b04      	ldr	r3, [pc, #16]	; (8001504 <SysTick_Config+0x44>)
 80014f4:	2207      	movs	r2, #7
 80014f6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80014f8:	2300      	movs	r3, #0
}
 80014fa:	0018      	movs	r0, r3
 80014fc:	46bd      	mov	sp, r7
 80014fe:	b002      	add	sp, #8
 8001500:	bd80      	pop	{r7, pc}
 8001502:	46c0      	nop			; (mov r8, r8)
 8001504:	e000e010 	.word	0xe000e010

08001508 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001508:	b580      	push	{r7, lr}
 800150a:	b084      	sub	sp, #16
 800150c:	af00      	add	r7, sp, #0
 800150e:	60b9      	str	r1, [r7, #8]
 8001510:	607a      	str	r2, [r7, #4]
 8001512:	210f      	movs	r1, #15
 8001514:	187b      	adds	r3, r7, r1
 8001516:	1c02      	adds	r2, r0, #0
 8001518:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800151a:	68ba      	ldr	r2, [r7, #8]
 800151c:	187b      	adds	r3, r7, r1
 800151e:	781b      	ldrb	r3, [r3, #0]
 8001520:	b25b      	sxtb	r3, r3
 8001522:	0011      	movs	r1, r2
 8001524:	0018      	movs	r0, r3
 8001526:	f7ff ff5d 	bl	80013e4 <__NVIC_SetPriority>
}
 800152a:	46c0      	nop			; (mov r8, r8)
 800152c:	46bd      	mov	sp, r7
 800152e:	b004      	add	sp, #16
 8001530:	bd80      	pop	{r7, pc}

08001532 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001532:	b580      	push	{r7, lr}
 8001534:	b082      	sub	sp, #8
 8001536:	af00      	add	r7, sp, #0
 8001538:	0002      	movs	r2, r0
 800153a:	1dfb      	adds	r3, r7, #7
 800153c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800153e:	1dfb      	adds	r3, r7, #7
 8001540:	781b      	ldrb	r3, [r3, #0]
 8001542:	b25b      	sxtb	r3, r3
 8001544:	0018      	movs	r0, r3
 8001546:	f7ff ff33 	bl	80013b0 <__NVIC_EnableIRQ>
}
 800154a:	46c0      	nop			; (mov r8, r8)
 800154c:	46bd      	mov	sp, r7
 800154e:	b002      	add	sp, #8
 8001550:	bd80      	pop	{r7, pc}

08001552 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001552:	b580      	push	{r7, lr}
 8001554:	b082      	sub	sp, #8
 8001556:	af00      	add	r7, sp, #0
 8001558:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	0018      	movs	r0, r3
 800155e:	f7ff ffaf 	bl	80014c0 <SysTick_Config>
 8001562:	0003      	movs	r3, r0
}
 8001564:	0018      	movs	r0, r3
 8001566:	46bd      	mov	sp, r7
 8001568:	b002      	add	sp, #8
 800156a:	bd80      	pop	{r7, pc}

0800156c <HAL_DMA_Abort>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800156c:	b580      	push	{r7, lr}
 800156e:	b082      	sub	sp, #8
 8001570:	af00      	add	r7, sp, #0
 8001572:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	2221      	movs	r2, #33	; 0x21
 8001578:	5c9b      	ldrb	r3, [r3, r2]
 800157a:	b2db      	uxtb	r3, r3
 800157c:	2b02      	cmp	r3, #2
 800157e:	d008      	beq.n	8001592 <HAL_DMA_Abort+0x26>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	2204      	movs	r2, #4
 8001584:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	2220      	movs	r2, #32
 800158a:	2100      	movs	r1, #0
 800158c:	5499      	strb	r1, [r3, r2]
    
    return HAL_ERROR;
 800158e:	2301      	movs	r3, #1
 8001590:	e020      	b.n	80015d4 <HAL_DMA_Abort+0x68>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	681a      	ldr	r2, [r3, #0]
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	210e      	movs	r1, #14
 800159e:	438a      	bics	r2, r1
 80015a0:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	681a      	ldr	r2, [r3, #0]
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	2101      	movs	r1, #1
 80015ae:	438a      	bics	r2, r1
 80015b0:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80015ba:	2101      	movs	r1, #1
 80015bc:	4091      	lsls	r1, r2
 80015be:	000a      	movs	r2, r1
 80015c0:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	2221      	movs	r2, #33	; 0x21
 80015c6:	2101      	movs	r1, #1
 80015c8:	5499      	strb	r1, [r3, r2]
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	2220      	movs	r2, #32
 80015ce:	2100      	movs	r1, #0
 80015d0:	5499      	strb	r1, [r3, r2]
  
  return HAL_OK;
 80015d2:	2300      	movs	r3, #0
}
 80015d4:	0018      	movs	r0, r3
 80015d6:	46bd      	mov	sp, r7
 80015d8:	b002      	add	sp, #8
 80015da:	bd80      	pop	{r7, pc}

080015dc <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80015dc:	b580      	push	{r7, lr}
 80015de:	b084      	sub	sp, #16
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80015e4:	210f      	movs	r1, #15
 80015e6:	187b      	adds	r3, r7, r1
 80015e8:	2200      	movs	r2, #0
 80015ea:	701a      	strb	r2, [r3, #0]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	2221      	movs	r2, #33	; 0x21
 80015f0:	5c9b      	ldrb	r3, [r3, r2]
 80015f2:	b2db      	uxtb	r3, r3
 80015f4:	2b02      	cmp	r3, #2
 80015f6:	d006      	beq.n	8001606 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	2204      	movs	r2, #4
 80015fc:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80015fe:	187b      	adds	r3, r7, r1
 8001600:	2201      	movs	r2, #1
 8001602:	701a      	strb	r2, [r3, #0]
 8001604:	e028      	b.n	8001658 <HAL_DMA_Abort_IT+0x7c>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	681a      	ldr	r2, [r3, #0]
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	210e      	movs	r1, #14
 8001612:	438a      	bics	r2, r1
 8001614:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	681a      	ldr	r2, [r3, #0]
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	2101      	movs	r1, #1
 8001622:	438a      	bics	r2, r1
 8001624:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800162e:	2101      	movs	r1, #1
 8001630:	4091      	lsls	r1, r2
 8001632:	000a      	movs	r2, r1
 8001634:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	2221      	movs	r2, #33	; 0x21
 800163a:	2101      	movs	r1, #1
 800163c:	5499      	strb	r1, [r3, r2]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	2220      	movs	r2, #32
 8001642:	2100      	movs	r1, #0
 8001644:	5499      	strb	r1, [r3, r2]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800164a:	2b00      	cmp	r3, #0
 800164c:	d004      	beq.n	8001658 <HAL_DMA_Abort_IT+0x7c>
    {
      hdma->XferAbortCallback(hdma);
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001652:	687a      	ldr	r2, [r7, #4]
 8001654:	0010      	movs	r0, r2
 8001656:	4798      	blx	r3
    } 
  }
  return status;
 8001658:	230f      	movs	r3, #15
 800165a:	18fb      	adds	r3, r7, r3
 800165c:	781b      	ldrb	r3, [r3, #0]
}
 800165e:	0018      	movs	r0, r3
 8001660:	46bd      	mov	sp, r7
 8001662:	b004      	add	sp, #16
 8001664:	bd80      	pop	{r7, pc}
	...

08001668 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001668:	b580      	push	{r7, lr}
 800166a:	b086      	sub	sp, #24
 800166c:	af00      	add	r7, sp, #0
 800166e:	6078      	str	r0, [r7, #4]
 8001670:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001672:	2300      	movs	r3, #0
 8001674:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001676:	e149      	b.n	800190c <HAL_GPIO_Init+0x2a4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001678:	683b      	ldr	r3, [r7, #0]
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	2101      	movs	r1, #1
 800167e:	697a      	ldr	r2, [r7, #20]
 8001680:	4091      	lsls	r1, r2
 8001682:	000a      	movs	r2, r1
 8001684:	4013      	ands	r3, r2
 8001686:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001688:	68fb      	ldr	r3, [r7, #12]
 800168a:	2b00      	cmp	r3, #0
 800168c:	d100      	bne.n	8001690 <HAL_GPIO_Init+0x28>
 800168e:	e13a      	b.n	8001906 <HAL_GPIO_Init+0x29e>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001690:	683b      	ldr	r3, [r7, #0]
 8001692:	685b      	ldr	r3, [r3, #4]
 8001694:	2203      	movs	r2, #3
 8001696:	4013      	ands	r3, r2
 8001698:	2b01      	cmp	r3, #1
 800169a:	d005      	beq.n	80016a8 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800169c:	683b      	ldr	r3, [r7, #0]
 800169e:	685b      	ldr	r3, [r3, #4]
 80016a0:	2203      	movs	r2, #3
 80016a2:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80016a4:	2b02      	cmp	r3, #2
 80016a6:	d130      	bne.n	800170a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	689b      	ldr	r3, [r3, #8]
 80016ac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80016ae:	697b      	ldr	r3, [r7, #20]
 80016b0:	005b      	lsls	r3, r3, #1
 80016b2:	2203      	movs	r2, #3
 80016b4:	409a      	lsls	r2, r3
 80016b6:	0013      	movs	r3, r2
 80016b8:	43da      	mvns	r2, r3
 80016ba:	693b      	ldr	r3, [r7, #16]
 80016bc:	4013      	ands	r3, r2
 80016be:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80016c0:	683b      	ldr	r3, [r7, #0]
 80016c2:	68da      	ldr	r2, [r3, #12]
 80016c4:	697b      	ldr	r3, [r7, #20]
 80016c6:	005b      	lsls	r3, r3, #1
 80016c8:	409a      	lsls	r2, r3
 80016ca:	0013      	movs	r3, r2
 80016cc:	693a      	ldr	r2, [r7, #16]
 80016ce:	4313      	orrs	r3, r2
 80016d0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	693a      	ldr	r2, [r7, #16]
 80016d6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	685b      	ldr	r3, [r3, #4]
 80016dc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80016de:	2201      	movs	r2, #1
 80016e0:	697b      	ldr	r3, [r7, #20]
 80016e2:	409a      	lsls	r2, r3
 80016e4:	0013      	movs	r3, r2
 80016e6:	43da      	mvns	r2, r3
 80016e8:	693b      	ldr	r3, [r7, #16]
 80016ea:	4013      	ands	r3, r2
 80016ec:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80016ee:	683b      	ldr	r3, [r7, #0]
 80016f0:	685b      	ldr	r3, [r3, #4]
 80016f2:	091b      	lsrs	r3, r3, #4
 80016f4:	2201      	movs	r2, #1
 80016f6:	401a      	ands	r2, r3
 80016f8:	697b      	ldr	r3, [r7, #20]
 80016fa:	409a      	lsls	r2, r3
 80016fc:	0013      	movs	r3, r2
 80016fe:	693a      	ldr	r2, [r7, #16]
 8001700:	4313      	orrs	r3, r2
 8001702:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	693a      	ldr	r2, [r7, #16]
 8001708:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800170a:	683b      	ldr	r3, [r7, #0]
 800170c:	685b      	ldr	r3, [r3, #4]
 800170e:	2203      	movs	r2, #3
 8001710:	4013      	ands	r3, r2
 8001712:	2b03      	cmp	r3, #3
 8001714:	d017      	beq.n	8001746 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	68db      	ldr	r3, [r3, #12]
 800171a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 800171c:	697b      	ldr	r3, [r7, #20]
 800171e:	005b      	lsls	r3, r3, #1
 8001720:	2203      	movs	r2, #3
 8001722:	409a      	lsls	r2, r3
 8001724:	0013      	movs	r3, r2
 8001726:	43da      	mvns	r2, r3
 8001728:	693b      	ldr	r3, [r7, #16]
 800172a:	4013      	ands	r3, r2
 800172c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800172e:	683b      	ldr	r3, [r7, #0]
 8001730:	689a      	ldr	r2, [r3, #8]
 8001732:	697b      	ldr	r3, [r7, #20]
 8001734:	005b      	lsls	r3, r3, #1
 8001736:	409a      	lsls	r2, r3
 8001738:	0013      	movs	r3, r2
 800173a:	693a      	ldr	r2, [r7, #16]
 800173c:	4313      	orrs	r3, r2
 800173e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	693a      	ldr	r2, [r7, #16]
 8001744:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001746:	683b      	ldr	r3, [r7, #0]
 8001748:	685b      	ldr	r3, [r3, #4]
 800174a:	2203      	movs	r2, #3
 800174c:	4013      	ands	r3, r2
 800174e:	2b02      	cmp	r3, #2
 8001750:	d123      	bne.n	800179a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001752:	697b      	ldr	r3, [r7, #20]
 8001754:	08da      	lsrs	r2, r3, #3
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	3208      	adds	r2, #8
 800175a:	0092      	lsls	r2, r2, #2
 800175c:	58d3      	ldr	r3, [r2, r3]
 800175e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001760:	697b      	ldr	r3, [r7, #20]
 8001762:	2207      	movs	r2, #7
 8001764:	4013      	ands	r3, r2
 8001766:	009b      	lsls	r3, r3, #2
 8001768:	220f      	movs	r2, #15
 800176a:	409a      	lsls	r2, r3
 800176c:	0013      	movs	r3, r2
 800176e:	43da      	mvns	r2, r3
 8001770:	693b      	ldr	r3, [r7, #16]
 8001772:	4013      	ands	r3, r2
 8001774:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001776:	683b      	ldr	r3, [r7, #0]
 8001778:	691a      	ldr	r2, [r3, #16]
 800177a:	697b      	ldr	r3, [r7, #20]
 800177c:	2107      	movs	r1, #7
 800177e:	400b      	ands	r3, r1
 8001780:	009b      	lsls	r3, r3, #2
 8001782:	409a      	lsls	r2, r3
 8001784:	0013      	movs	r3, r2
 8001786:	693a      	ldr	r2, [r7, #16]
 8001788:	4313      	orrs	r3, r2
 800178a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800178c:	697b      	ldr	r3, [r7, #20]
 800178e:	08da      	lsrs	r2, r3, #3
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	3208      	adds	r2, #8
 8001794:	0092      	lsls	r2, r2, #2
 8001796:	6939      	ldr	r1, [r7, #16]
 8001798:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80017a0:	697b      	ldr	r3, [r7, #20]
 80017a2:	005b      	lsls	r3, r3, #1
 80017a4:	2203      	movs	r2, #3
 80017a6:	409a      	lsls	r2, r3
 80017a8:	0013      	movs	r3, r2
 80017aa:	43da      	mvns	r2, r3
 80017ac:	693b      	ldr	r3, [r7, #16]
 80017ae:	4013      	ands	r3, r2
 80017b0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80017b2:	683b      	ldr	r3, [r7, #0]
 80017b4:	685b      	ldr	r3, [r3, #4]
 80017b6:	2203      	movs	r2, #3
 80017b8:	401a      	ands	r2, r3
 80017ba:	697b      	ldr	r3, [r7, #20]
 80017bc:	005b      	lsls	r3, r3, #1
 80017be:	409a      	lsls	r2, r3
 80017c0:	0013      	movs	r3, r2
 80017c2:	693a      	ldr	r2, [r7, #16]
 80017c4:	4313      	orrs	r3, r2
 80017c6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	693a      	ldr	r2, [r7, #16]
 80017cc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80017ce:	683b      	ldr	r3, [r7, #0]
 80017d0:	685a      	ldr	r2, [r3, #4]
 80017d2:	23c0      	movs	r3, #192	; 0xc0
 80017d4:	029b      	lsls	r3, r3, #10
 80017d6:	4013      	ands	r3, r2
 80017d8:	d100      	bne.n	80017dc <HAL_GPIO_Init+0x174>
 80017da:	e094      	b.n	8001906 <HAL_GPIO_Init+0x29e>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017dc:	4b51      	ldr	r3, [pc, #324]	; (8001924 <HAL_GPIO_Init+0x2bc>)
 80017de:	699a      	ldr	r2, [r3, #24]
 80017e0:	4b50      	ldr	r3, [pc, #320]	; (8001924 <HAL_GPIO_Init+0x2bc>)
 80017e2:	2101      	movs	r1, #1
 80017e4:	430a      	orrs	r2, r1
 80017e6:	619a      	str	r2, [r3, #24]
 80017e8:	4b4e      	ldr	r3, [pc, #312]	; (8001924 <HAL_GPIO_Init+0x2bc>)
 80017ea:	699b      	ldr	r3, [r3, #24]
 80017ec:	2201      	movs	r2, #1
 80017ee:	4013      	ands	r3, r2
 80017f0:	60bb      	str	r3, [r7, #8]
 80017f2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80017f4:	4a4c      	ldr	r2, [pc, #304]	; (8001928 <HAL_GPIO_Init+0x2c0>)
 80017f6:	697b      	ldr	r3, [r7, #20]
 80017f8:	089b      	lsrs	r3, r3, #2
 80017fa:	3302      	adds	r3, #2
 80017fc:	009b      	lsls	r3, r3, #2
 80017fe:	589b      	ldr	r3, [r3, r2]
 8001800:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001802:	697b      	ldr	r3, [r7, #20]
 8001804:	2203      	movs	r2, #3
 8001806:	4013      	ands	r3, r2
 8001808:	009b      	lsls	r3, r3, #2
 800180a:	220f      	movs	r2, #15
 800180c:	409a      	lsls	r2, r3
 800180e:	0013      	movs	r3, r2
 8001810:	43da      	mvns	r2, r3
 8001812:	693b      	ldr	r3, [r7, #16]
 8001814:	4013      	ands	r3, r2
 8001816:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001818:	687a      	ldr	r2, [r7, #4]
 800181a:	2390      	movs	r3, #144	; 0x90
 800181c:	05db      	lsls	r3, r3, #23
 800181e:	429a      	cmp	r2, r3
 8001820:	d00d      	beq.n	800183e <HAL_GPIO_Init+0x1d6>
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	4a41      	ldr	r2, [pc, #260]	; (800192c <HAL_GPIO_Init+0x2c4>)
 8001826:	4293      	cmp	r3, r2
 8001828:	d007      	beq.n	800183a <HAL_GPIO_Init+0x1d2>
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	4a40      	ldr	r2, [pc, #256]	; (8001930 <HAL_GPIO_Init+0x2c8>)
 800182e:	4293      	cmp	r3, r2
 8001830:	d101      	bne.n	8001836 <HAL_GPIO_Init+0x1ce>
 8001832:	2302      	movs	r3, #2
 8001834:	e004      	b.n	8001840 <HAL_GPIO_Init+0x1d8>
 8001836:	2305      	movs	r3, #5
 8001838:	e002      	b.n	8001840 <HAL_GPIO_Init+0x1d8>
 800183a:	2301      	movs	r3, #1
 800183c:	e000      	b.n	8001840 <HAL_GPIO_Init+0x1d8>
 800183e:	2300      	movs	r3, #0
 8001840:	697a      	ldr	r2, [r7, #20]
 8001842:	2103      	movs	r1, #3
 8001844:	400a      	ands	r2, r1
 8001846:	0092      	lsls	r2, r2, #2
 8001848:	4093      	lsls	r3, r2
 800184a:	693a      	ldr	r2, [r7, #16]
 800184c:	4313      	orrs	r3, r2
 800184e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001850:	4935      	ldr	r1, [pc, #212]	; (8001928 <HAL_GPIO_Init+0x2c0>)
 8001852:	697b      	ldr	r3, [r7, #20]
 8001854:	089b      	lsrs	r3, r3, #2
 8001856:	3302      	adds	r3, #2
 8001858:	009b      	lsls	r3, r3, #2
 800185a:	693a      	ldr	r2, [r7, #16]
 800185c:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800185e:	4b35      	ldr	r3, [pc, #212]	; (8001934 <HAL_GPIO_Init+0x2cc>)
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001864:	68fb      	ldr	r3, [r7, #12]
 8001866:	43da      	mvns	r2, r3
 8001868:	693b      	ldr	r3, [r7, #16]
 800186a:	4013      	ands	r3, r2
 800186c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800186e:	683b      	ldr	r3, [r7, #0]
 8001870:	685a      	ldr	r2, [r3, #4]
 8001872:	2380      	movs	r3, #128	; 0x80
 8001874:	025b      	lsls	r3, r3, #9
 8001876:	4013      	ands	r3, r2
 8001878:	d003      	beq.n	8001882 <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 800187a:	693a      	ldr	r2, [r7, #16]
 800187c:	68fb      	ldr	r3, [r7, #12]
 800187e:	4313      	orrs	r3, r2
 8001880:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001882:	4b2c      	ldr	r3, [pc, #176]	; (8001934 <HAL_GPIO_Init+0x2cc>)
 8001884:	693a      	ldr	r2, [r7, #16]
 8001886:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8001888:	4b2a      	ldr	r3, [pc, #168]	; (8001934 <HAL_GPIO_Init+0x2cc>)
 800188a:	685b      	ldr	r3, [r3, #4]
 800188c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800188e:	68fb      	ldr	r3, [r7, #12]
 8001890:	43da      	mvns	r2, r3
 8001892:	693b      	ldr	r3, [r7, #16]
 8001894:	4013      	ands	r3, r2
 8001896:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001898:	683b      	ldr	r3, [r7, #0]
 800189a:	685a      	ldr	r2, [r3, #4]
 800189c:	2380      	movs	r3, #128	; 0x80
 800189e:	029b      	lsls	r3, r3, #10
 80018a0:	4013      	ands	r3, r2
 80018a2:	d003      	beq.n	80018ac <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 80018a4:	693a      	ldr	r2, [r7, #16]
 80018a6:	68fb      	ldr	r3, [r7, #12]
 80018a8:	4313      	orrs	r3, r2
 80018aa:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80018ac:	4b21      	ldr	r3, [pc, #132]	; (8001934 <HAL_GPIO_Init+0x2cc>)
 80018ae:	693a      	ldr	r2, [r7, #16]
 80018b0:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80018b2:	4b20      	ldr	r3, [pc, #128]	; (8001934 <HAL_GPIO_Init+0x2cc>)
 80018b4:	689b      	ldr	r3, [r3, #8]
 80018b6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80018b8:	68fb      	ldr	r3, [r7, #12]
 80018ba:	43da      	mvns	r2, r3
 80018bc:	693b      	ldr	r3, [r7, #16]
 80018be:	4013      	ands	r3, r2
 80018c0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80018c2:	683b      	ldr	r3, [r7, #0]
 80018c4:	685a      	ldr	r2, [r3, #4]
 80018c6:	2380      	movs	r3, #128	; 0x80
 80018c8:	035b      	lsls	r3, r3, #13
 80018ca:	4013      	ands	r3, r2
 80018cc:	d003      	beq.n	80018d6 <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 80018ce:	693a      	ldr	r2, [r7, #16]
 80018d0:	68fb      	ldr	r3, [r7, #12]
 80018d2:	4313      	orrs	r3, r2
 80018d4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80018d6:	4b17      	ldr	r3, [pc, #92]	; (8001934 <HAL_GPIO_Init+0x2cc>)
 80018d8:	693a      	ldr	r2, [r7, #16]
 80018da:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80018dc:	4b15      	ldr	r3, [pc, #84]	; (8001934 <HAL_GPIO_Init+0x2cc>)
 80018de:	68db      	ldr	r3, [r3, #12]
 80018e0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80018e2:	68fb      	ldr	r3, [r7, #12]
 80018e4:	43da      	mvns	r2, r3
 80018e6:	693b      	ldr	r3, [r7, #16]
 80018e8:	4013      	ands	r3, r2
 80018ea:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80018ec:	683b      	ldr	r3, [r7, #0]
 80018ee:	685a      	ldr	r2, [r3, #4]
 80018f0:	2380      	movs	r3, #128	; 0x80
 80018f2:	039b      	lsls	r3, r3, #14
 80018f4:	4013      	ands	r3, r2
 80018f6:	d003      	beq.n	8001900 <HAL_GPIO_Init+0x298>
        {
          temp |= iocurrent;
 80018f8:	693a      	ldr	r2, [r7, #16]
 80018fa:	68fb      	ldr	r3, [r7, #12]
 80018fc:	4313      	orrs	r3, r2
 80018fe:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001900:	4b0c      	ldr	r3, [pc, #48]	; (8001934 <HAL_GPIO_Init+0x2cc>)
 8001902:	693a      	ldr	r2, [r7, #16]
 8001904:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 8001906:	697b      	ldr	r3, [r7, #20]
 8001908:	3301      	adds	r3, #1
 800190a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800190c:	683b      	ldr	r3, [r7, #0]
 800190e:	681a      	ldr	r2, [r3, #0]
 8001910:	697b      	ldr	r3, [r7, #20]
 8001912:	40da      	lsrs	r2, r3
 8001914:	1e13      	subs	r3, r2, #0
 8001916:	d000      	beq.n	800191a <HAL_GPIO_Init+0x2b2>
 8001918:	e6ae      	b.n	8001678 <HAL_GPIO_Init+0x10>
  } 
}
 800191a:	46c0      	nop			; (mov r8, r8)
 800191c:	46c0      	nop			; (mov r8, r8)
 800191e:	46bd      	mov	sp, r7
 8001920:	b006      	add	sp, #24
 8001922:	bd80      	pop	{r7, pc}
 8001924:	40021000 	.word	0x40021000
 8001928:	40010000 	.word	0x40010000
 800192c:	48000400 	.word	0x48000400
 8001930:	48000800 	.word	0x48000800
 8001934:	40010400 	.word	0x40010400

08001938 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	b082      	sub	sp, #8
 800193c:	af00      	add	r7, sp, #0
 800193e:	6078      	str	r0, [r7, #4]
 8001940:	0008      	movs	r0, r1
 8001942:	0011      	movs	r1, r2
 8001944:	1cbb      	adds	r3, r7, #2
 8001946:	1c02      	adds	r2, r0, #0
 8001948:	801a      	strh	r2, [r3, #0]
 800194a:	1c7b      	adds	r3, r7, #1
 800194c:	1c0a      	adds	r2, r1, #0
 800194e:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001950:	1c7b      	adds	r3, r7, #1
 8001952:	781b      	ldrb	r3, [r3, #0]
 8001954:	2b00      	cmp	r3, #0
 8001956:	d004      	beq.n	8001962 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001958:	1cbb      	adds	r3, r7, #2
 800195a:	881a      	ldrh	r2, [r3, #0]
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001960:	e003      	b.n	800196a <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001962:	1cbb      	adds	r3, r7, #2
 8001964:	881a      	ldrh	r2, [r3, #0]
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	629a      	str	r2, [r3, #40]	; 0x28
}
 800196a:	46c0      	nop			; (mov r8, r8)
 800196c:	46bd      	mov	sp, r7
 800196e:	b002      	add	sp, #8
 8001970:	bd80      	pop	{r7, pc}

08001972 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F0 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001972:	b580      	push	{r7, lr}
 8001974:	b084      	sub	sp, #16
 8001976:	af00      	add	r7, sp, #0
 8001978:	6078      	str	r0, [r7, #4]
 800197a:	000a      	movs	r2, r1
 800197c:	1cbb      	adds	r3, r7, #2
 800197e:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	695b      	ldr	r3, [r3, #20]
 8001984:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001986:	1cbb      	adds	r3, r7, #2
 8001988:	881b      	ldrh	r3, [r3, #0]
 800198a:	68fa      	ldr	r2, [r7, #12]
 800198c:	4013      	ands	r3, r2
 800198e:	041a      	lsls	r2, r3, #16
 8001990:	68fb      	ldr	r3, [r7, #12]
 8001992:	43db      	mvns	r3, r3
 8001994:	1cb9      	adds	r1, r7, #2
 8001996:	8809      	ldrh	r1, [r1, #0]
 8001998:	400b      	ands	r3, r1
 800199a:	431a      	orrs	r2, r3
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	619a      	str	r2, [r3, #24]
}
 80019a0:	46c0      	nop			; (mov r8, r8)
 80019a2:	46bd      	mov	sp, r7
 80019a4:	b004      	add	sp, #16
 80019a6:	bd80      	pop	{r7, pc}

080019a8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80019a8:	b580      	push	{r7, lr}
 80019aa:	b082      	sub	sp, #8
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	0002      	movs	r2, r0
 80019b0:	1dbb      	adds	r3, r7, #6
 80019b2:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80019b4:	4b09      	ldr	r3, [pc, #36]	; (80019dc <HAL_GPIO_EXTI_IRQHandler+0x34>)
 80019b6:	695b      	ldr	r3, [r3, #20]
 80019b8:	1dba      	adds	r2, r7, #6
 80019ba:	8812      	ldrh	r2, [r2, #0]
 80019bc:	4013      	ands	r3, r2
 80019be:	d008      	beq.n	80019d2 <HAL_GPIO_EXTI_IRQHandler+0x2a>
  { 
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80019c0:	4b06      	ldr	r3, [pc, #24]	; (80019dc <HAL_GPIO_EXTI_IRQHandler+0x34>)
 80019c2:	1dba      	adds	r2, r7, #6
 80019c4:	8812      	ldrh	r2, [r2, #0]
 80019c6:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80019c8:	1dbb      	adds	r3, r7, #6
 80019ca:	881b      	ldrh	r3, [r3, #0]
 80019cc:	0018      	movs	r0, r3
 80019ce:	f7ff f991 	bl	8000cf4 <HAL_GPIO_EXTI_Callback>
  }
}
 80019d2:	46c0      	nop			; (mov r8, r8)
 80019d4:	46bd      	mov	sp, r7
 80019d6:	b002      	add	sp, #8
 80019d8:	bd80      	pop	{r7, pc}
 80019da:	46c0      	nop			; (mov r8, r8)
 80019dc:	40010400 	.word	0x40010400

080019e0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b082      	sub	sp, #8
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d101      	bne.n	80019f2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80019ee:	2301      	movs	r3, #1
 80019f0:	e082      	b.n	8001af8 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	2241      	movs	r2, #65	; 0x41
 80019f6:	5c9b      	ldrb	r3, [r3, r2]
 80019f8:	b2db      	uxtb	r3, r3
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d107      	bne.n	8001a0e <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	2240      	movs	r2, #64	; 0x40
 8001a02:	2100      	movs	r1, #0
 8001a04:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	0018      	movs	r0, r3
 8001a0a:	f7ff fa6f 	bl	8000eec <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	2241      	movs	r2, #65	; 0x41
 8001a12:	2124      	movs	r1, #36	; 0x24
 8001a14:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	681a      	ldr	r2, [r3, #0]
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	2101      	movs	r1, #1
 8001a22:	438a      	bics	r2, r1
 8001a24:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	685a      	ldr	r2, [r3, #4]
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	4934      	ldr	r1, [pc, #208]	; (8001b00 <HAL_I2C_Init+0x120>)
 8001a30:	400a      	ands	r2, r1
 8001a32:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	689a      	ldr	r2, [r3, #8]
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	4931      	ldr	r1, [pc, #196]	; (8001b04 <HAL_I2C_Init+0x124>)
 8001a40:	400a      	ands	r2, r1
 8001a42:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	68db      	ldr	r3, [r3, #12]
 8001a48:	2b01      	cmp	r3, #1
 8001a4a:	d108      	bne.n	8001a5e <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	689a      	ldr	r2, [r3, #8]
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	2180      	movs	r1, #128	; 0x80
 8001a56:	0209      	lsls	r1, r1, #8
 8001a58:	430a      	orrs	r2, r1
 8001a5a:	609a      	str	r2, [r3, #8]
 8001a5c:	e007      	b.n	8001a6e <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	689a      	ldr	r2, [r3, #8]
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	2184      	movs	r1, #132	; 0x84
 8001a68:	0209      	lsls	r1, r1, #8
 8001a6a:	430a      	orrs	r2, r1
 8001a6c:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	68db      	ldr	r3, [r3, #12]
 8001a72:	2b02      	cmp	r3, #2
 8001a74:	d104      	bne.n	8001a80 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	2280      	movs	r2, #128	; 0x80
 8001a7c:	0112      	lsls	r2, r2, #4
 8001a7e:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	685a      	ldr	r2, [r3, #4]
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	491f      	ldr	r1, [pc, #124]	; (8001b08 <HAL_I2C_Init+0x128>)
 8001a8c:	430a      	orrs	r2, r1
 8001a8e:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	68da      	ldr	r2, [r3, #12]
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	491a      	ldr	r1, [pc, #104]	; (8001b04 <HAL_I2C_Init+0x124>)
 8001a9c:	400a      	ands	r2, r1
 8001a9e:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	691a      	ldr	r2, [r3, #16]
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	695b      	ldr	r3, [r3, #20]
 8001aa8:	431a      	orrs	r2, r3
 8001aaa:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	699b      	ldr	r3, [r3, #24]
 8001ab0:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	430a      	orrs	r2, r1
 8001ab8:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	69d9      	ldr	r1, [r3, #28]
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	6a1a      	ldr	r2, [r3, #32]
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	430a      	orrs	r2, r1
 8001ac8:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	681a      	ldr	r2, [r3, #0]
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	2101      	movs	r1, #1
 8001ad6:	430a      	orrs	r2, r1
 8001ad8:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	2200      	movs	r2, #0
 8001ade:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	2241      	movs	r2, #65	; 0x41
 8001ae4:	2120      	movs	r1, #32
 8001ae6:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	2200      	movs	r2, #0
 8001aec:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	2242      	movs	r2, #66	; 0x42
 8001af2:	2100      	movs	r1, #0
 8001af4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001af6:	2300      	movs	r3, #0
}
 8001af8:	0018      	movs	r0, r3
 8001afa:	46bd      	mov	sp, r7
 8001afc:	b002      	add	sp, #8
 8001afe:	bd80      	pop	{r7, pc}
 8001b00:	f0ffffff 	.word	0xf0ffffff
 8001b04:	ffff7fff 	.word	0xffff7fff
 8001b08:	02008000 	.word	0x02008000

08001b0c <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8001b0c:	b590      	push	{r4, r7, lr}
 8001b0e:	b089      	sub	sp, #36	; 0x24
 8001b10:	af02      	add	r7, sp, #8
 8001b12:	60f8      	str	r0, [r7, #12]
 8001b14:	0008      	movs	r0, r1
 8001b16:	607a      	str	r2, [r7, #4]
 8001b18:	0019      	movs	r1, r3
 8001b1a:	230a      	movs	r3, #10
 8001b1c:	18fb      	adds	r3, r7, r3
 8001b1e:	1c02      	adds	r2, r0, #0
 8001b20:	801a      	strh	r2, [r3, #0]
 8001b22:	2308      	movs	r3, #8
 8001b24:	18fb      	adds	r3, r7, r3
 8001b26:	1c0a      	adds	r2, r1, #0
 8001b28:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001b2a:	68fb      	ldr	r3, [r7, #12]
 8001b2c:	2241      	movs	r2, #65	; 0x41
 8001b2e:	5c9b      	ldrb	r3, [r3, r2]
 8001b30:	b2db      	uxtb	r3, r3
 8001b32:	2b20      	cmp	r3, #32
 8001b34:	d000      	beq.n	8001b38 <HAL_I2C_Master_Transmit+0x2c>
 8001b36:	e0e7      	b.n	8001d08 <HAL_I2C_Master_Transmit+0x1fc>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001b38:	68fb      	ldr	r3, [r7, #12]
 8001b3a:	2240      	movs	r2, #64	; 0x40
 8001b3c:	5c9b      	ldrb	r3, [r3, r2]
 8001b3e:	2b01      	cmp	r3, #1
 8001b40:	d101      	bne.n	8001b46 <HAL_I2C_Master_Transmit+0x3a>
 8001b42:	2302      	movs	r3, #2
 8001b44:	e0e1      	b.n	8001d0a <HAL_I2C_Master_Transmit+0x1fe>
 8001b46:	68fb      	ldr	r3, [r7, #12]
 8001b48:	2240      	movs	r2, #64	; 0x40
 8001b4a:	2101      	movs	r1, #1
 8001b4c:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001b4e:	f7ff fbe5 	bl	800131c <HAL_GetTick>
 8001b52:	0003      	movs	r3, r0
 8001b54:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001b56:	2380      	movs	r3, #128	; 0x80
 8001b58:	0219      	lsls	r1, r3, #8
 8001b5a:	68f8      	ldr	r0, [r7, #12]
 8001b5c:	697b      	ldr	r3, [r7, #20]
 8001b5e:	9300      	str	r3, [sp, #0]
 8001b60:	2319      	movs	r3, #25
 8001b62:	2201      	movs	r2, #1
 8001b64:	f000 fa10 	bl	8001f88 <I2C_WaitOnFlagUntilTimeout>
 8001b68:	1e03      	subs	r3, r0, #0
 8001b6a:	d001      	beq.n	8001b70 <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 8001b6c:	2301      	movs	r3, #1
 8001b6e:	e0cc      	b.n	8001d0a <HAL_I2C_Master_Transmit+0x1fe>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	2241      	movs	r2, #65	; 0x41
 8001b74:	2121      	movs	r1, #33	; 0x21
 8001b76:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8001b78:	68fb      	ldr	r3, [r7, #12]
 8001b7a:	2242      	movs	r2, #66	; 0x42
 8001b7c:	2110      	movs	r1, #16
 8001b7e:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	2200      	movs	r2, #0
 8001b84:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001b86:	68fb      	ldr	r3, [r7, #12]
 8001b88:	687a      	ldr	r2, [r7, #4]
 8001b8a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	2208      	movs	r2, #8
 8001b90:	18ba      	adds	r2, r7, r2
 8001b92:	8812      	ldrh	r2, [r2, #0]
 8001b94:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	2200      	movs	r2, #0
 8001b9a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001b9c:	68fb      	ldr	r3, [r7, #12]
 8001b9e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001ba0:	b29b      	uxth	r3, r3
 8001ba2:	2bff      	cmp	r3, #255	; 0xff
 8001ba4:	d911      	bls.n	8001bca <HAL_I2C_Master_Transmit+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001ba6:	68fb      	ldr	r3, [r7, #12]
 8001ba8:	22ff      	movs	r2, #255	; 0xff
 8001baa:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001bac:	68fb      	ldr	r3, [r7, #12]
 8001bae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001bb0:	b2da      	uxtb	r2, r3
 8001bb2:	2380      	movs	r3, #128	; 0x80
 8001bb4:	045c      	lsls	r4, r3, #17
 8001bb6:	230a      	movs	r3, #10
 8001bb8:	18fb      	adds	r3, r7, r3
 8001bba:	8819      	ldrh	r1, [r3, #0]
 8001bbc:	68f8      	ldr	r0, [r7, #12]
 8001bbe:	4b55      	ldr	r3, [pc, #340]	; (8001d14 <HAL_I2C_Master_Transmit+0x208>)
 8001bc0:	9300      	str	r3, [sp, #0]
 8001bc2:	0023      	movs	r3, r4
 8001bc4:	f000 fb80 	bl	80022c8 <I2C_TransferConfig>
 8001bc8:	e075      	b.n	8001cb6 <HAL_I2C_Master_Transmit+0x1aa>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001bca:	68fb      	ldr	r3, [r7, #12]
 8001bcc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001bce:	b29a      	uxth	r2, r3
 8001bd0:	68fb      	ldr	r3, [r7, #12]
 8001bd2:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001bd4:	68fb      	ldr	r3, [r7, #12]
 8001bd6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001bd8:	b2da      	uxtb	r2, r3
 8001bda:	2380      	movs	r3, #128	; 0x80
 8001bdc:	049c      	lsls	r4, r3, #18
 8001bde:	230a      	movs	r3, #10
 8001be0:	18fb      	adds	r3, r7, r3
 8001be2:	8819      	ldrh	r1, [r3, #0]
 8001be4:	68f8      	ldr	r0, [r7, #12]
 8001be6:	4b4b      	ldr	r3, [pc, #300]	; (8001d14 <HAL_I2C_Master_Transmit+0x208>)
 8001be8:	9300      	str	r3, [sp, #0]
 8001bea:	0023      	movs	r3, r4
 8001bec:	f000 fb6c 	bl	80022c8 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8001bf0:	e061      	b.n	8001cb6 <HAL_I2C_Master_Transmit+0x1aa>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001bf2:	697a      	ldr	r2, [r7, #20]
 8001bf4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001bf6:	68fb      	ldr	r3, [r7, #12]
 8001bf8:	0018      	movs	r0, r3
 8001bfa:	f000 fa04 	bl	8002006 <I2C_WaitOnTXISFlagUntilTimeout>
 8001bfe:	1e03      	subs	r3, r0, #0
 8001c00:	d001      	beq.n	8001c06 <HAL_I2C_Master_Transmit+0xfa>
      {
        return HAL_ERROR;
 8001c02:	2301      	movs	r3, #1
 8001c04:	e081      	b.n	8001d0a <HAL_I2C_Master_Transmit+0x1fe>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001c06:	68fb      	ldr	r3, [r7, #12]
 8001c08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c0a:	781a      	ldrb	r2, [r3, #0]
 8001c0c:	68fb      	ldr	r3, [r7, #12]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c16:	1c5a      	adds	r2, r3, #1
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8001c1c:	68fb      	ldr	r3, [r7, #12]
 8001c1e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001c20:	b29b      	uxth	r3, r3
 8001c22:	3b01      	subs	r3, #1
 8001c24:	b29a      	uxth	r2, r3
 8001c26:	68fb      	ldr	r3, [r7, #12]
 8001c28:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8001c2a:	68fb      	ldr	r3, [r7, #12]
 8001c2c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001c2e:	3b01      	subs	r3, #1
 8001c30:	b29a      	uxth	r2, r3
 8001c32:	68fb      	ldr	r3, [r7, #12]
 8001c34:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001c36:	68fb      	ldr	r3, [r7, #12]
 8001c38:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001c3a:	b29b      	uxth	r3, r3
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d03a      	beq.n	8001cb6 <HAL_I2C_Master_Transmit+0x1aa>
 8001c40:	68fb      	ldr	r3, [r7, #12]
 8001c42:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d136      	bne.n	8001cb6 <HAL_I2C_Master_Transmit+0x1aa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001c48:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001c4a:	68f8      	ldr	r0, [r7, #12]
 8001c4c:	697b      	ldr	r3, [r7, #20]
 8001c4e:	9300      	str	r3, [sp, #0]
 8001c50:	0013      	movs	r3, r2
 8001c52:	2200      	movs	r2, #0
 8001c54:	2180      	movs	r1, #128	; 0x80
 8001c56:	f000 f997 	bl	8001f88 <I2C_WaitOnFlagUntilTimeout>
 8001c5a:	1e03      	subs	r3, r0, #0
 8001c5c:	d001      	beq.n	8001c62 <HAL_I2C_Master_Transmit+0x156>
        {
          return HAL_ERROR;
 8001c5e:	2301      	movs	r3, #1
 8001c60:	e053      	b.n	8001d0a <HAL_I2C_Master_Transmit+0x1fe>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001c62:	68fb      	ldr	r3, [r7, #12]
 8001c64:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001c66:	b29b      	uxth	r3, r3
 8001c68:	2bff      	cmp	r3, #255	; 0xff
 8001c6a:	d911      	bls.n	8001c90 <HAL_I2C_Master_Transmit+0x184>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001c6c:	68fb      	ldr	r3, [r7, #12]
 8001c6e:	22ff      	movs	r2, #255	; 0xff
 8001c70:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001c72:	68fb      	ldr	r3, [r7, #12]
 8001c74:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001c76:	b2da      	uxtb	r2, r3
 8001c78:	2380      	movs	r3, #128	; 0x80
 8001c7a:	045c      	lsls	r4, r3, #17
 8001c7c:	230a      	movs	r3, #10
 8001c7e:	18fb      	adds	r3, r7, r3
 8001c80:	8819      	ldrh	r1, [r3, #0]
 8001c82:	68f8      	ldr	r0, [r7, #12]
 8001c84:	2300      	movs	r3, #0
 8001c86:	9300      	str	r3, [sp, #0]
 8001c88:	0023      	movs	r3, r4
 8001c8a:	f000 fb1d 	bl	80022c8 <I2C_TransferConfig>
 8001c8e:	e012      	b.n	8001cb6 <HAL_I2C_Master_Transmit+0x1aa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001c90:	68fb      	ldr	r3, [r7, #12]
 8001c92:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001c94:	b29a      	uxth	r2, r3
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001c9a:	68fb      	ldr	r3, [r7, #12]
 8001c9c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001c9e:	b2da      	uxtb	r2, r3
 8001ca0:	2380      	movs	r3, #128	; 0x80
 8001ca2:	049c      	lsls	r4, r3, #18
 8001ca4:	230a      	movs	r3, #10
 8001ca6:	18fb      	adds	r3, r7, r3
 8001ca8:	8819      	ldrh	r1, [r3, #0]
 8001caa:	68f8      	ldr	r0, [r7, #12]
 8001cac:	2300      	movs	r3, #0
 8001cae:	9300      	str	r3, [sp, #0]
 8001cb0:	0023      	movs	r3, r4
 8001cb2:	f000 fb09 	bl	80022c8 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8001cb6:	68fb      	ldr	r3, [r7, #12]
 8001cb8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001cba:	b29b      	uxth	r3, r3
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d198      	bne.n	8001bf2 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001cc0:	697a      	ldr	r2, [r7, #20]
 8001cc2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	0018      	movs	r0, r3
 8001cc8:	f000 f9dc 	bl	8002084 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001ccc:	1e03      	subs	r3, r0, #0
 8001cce:	d001      	beq.n	8001cd4 <HAL_I2C_Master_Transmit+0x1c8>
    {
      return HAL_ERROR;
 8001cd0:	2301      	movs	r3, #1
 8001cd2:	e01a      	b.n	8001d0a <HAL_I2C_Master_Transmit+0x1fe>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	2220      	movs	r2, #32
 8001cda:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	685a      	ldr	r2, [r3, #4]
 8001ce2:	68fb      	ldr	r3, [r7, #12]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	490c      	ldr	r1, [pc, #48]	; (8001d18 <HAL_I2C_Master_Transmit+0x20c>)
 8001ce8:	400a      	ands	r2, r1
 8001cea:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	2241      	movs	r2, #65	; 0x41
 8001cf0:	2120      	movs	r1, #32
 8001cf2:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	2242      	movs	r2, #66	; 0x42
 8001cf8:	2100      	movs	r1, #0
 8001cfa:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001cfc:	68fb      	ldr	r3, [r7, #12]
 8001cfe:	2240      	movs	r2, #64	; 0x40
 8001d00:	2100      	movs	r1, #0
 8001d02:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001d04:	2300      	movs	r3, #0
 8001d06:	e000      	b.n	8001d0a <HAL_I2C_Master_Transmit+0x1fe>
  }
  else
  {
    return HAL_BUSY;
 8001d08:	2302      	movs	r3, #2
  }
}
 8001d0a:	0018      	movs	r0, r3
 8001d0c:	46bd      	mov	sp, r7
 8001d0e:	b007      	add	sp, #28
 8001d10:	bd90      	pop	{r4, r7, pc}
 8001d12:	46c0      	nop			; (mov r8, r8)
 8001d14:	80002000 	.word	0x80002000
 8001d18:	fe00e800 	.word	0xfe00e800

08001d1c <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8001d1c:	b590      	push	{r4, r7, lr}
 8001d1e:	b089      	sub	sp, #36	; 0x24
 8001d20:	af02      	add	r7, sp, #8
 8001d22:	60f8      	str	r0, [r7, #12]
 8001d24:	0008      	movs	r0, r1
 8001d26:	607a      	str	r2, [r7, #4]
 8001d28:	0019      	movs	r1, r3
 8001d2a:	230a      	movs	r3, #10
 8001d2c:	18fb      	adds	r3, r7, r3
 8001d2e:	1c02      	adds	r2, r0, #0
 8001d30:	801a      	strh	r2, [r3, #0]
 8001d32:	2308      	movs	r3, #8
 8001d34:	18fb      	adds	r3, r7, r3
 8001d36:	1c0a      	adds	r2, r1, #0
 8001d38:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	2241      	movs	r2, #65	; 0x41
 8001d3e:	5c9b      	ldrb	r3, [r3, r2]
 8001d40:	b2db      	uxtb	r3, r3
 8001d42:	2b20      	cmp	r3, #32
 8001d44:	d000      	beq.n	8001d48 <HAL_I2C_Master_Receive+0x2c>
 8001d46:	e0e8      	b.n	8001f1a <HAL_I2C_Master_Receive+0x1fe>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	2240      	movs	r2, #64	; 0x40
 8001d4c:	5c9b      	ldrb	r3, [r3, r2]
 8001d4e:	2b01      	cmp	r3, #1
 8001d50:	d101      	bne.n	8001d56 <HAL_I2C_Master_Receive+0x3a>
 8001d52:	2302      	movs	r3, #2
 8001d54:	e0e2      	b.n	8001f1c <HAL_I2C_Master_Receive+0x200>
 8001d56:	68fb      	ldr	r3, [r7, #12]
 8001d58:	2240      	movs	r2, #64	; 0x40
 8001d5a:	2101      	movs	r1, #1
 8001d5c:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001d5e:	f7ff fadd 	bl	800131c <HAL_GetTick>
 8001d62:	0003      	movs	r3, r0
 8001d64:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001d66:	2380      	movs	r3, #128	; 0x80
 8001d68:	0219      	lsls	r1, r3, #8
 8001d6a:	68f8      	ldr	r0, [r7, #12]
 8001d6c:	697b      	ldr	r3, [r7, #20]
 8001d6e:	9300      	str	r3, [sp, #0]
 8001d70:	2319      	movs	r3, #25
 8001d72:	2201      	movs	r2, #1
 8001d74:	f000 f908 	bl	8001f88 <I2C_WaitOnFlagUntilTimeout>
 8001d78:	1e03      	subs	r3, r0, #0
 8001d7a:	d001      	beq.n	8001d80 <HAL_I2C_Master_Receive+0x64>
    {
      return HAL_ERROR;
 8001d7c:	2301      	movs	r3, #1
 8001d7e:	e0cd      	b.n	8001f1c <HAL_I2C_Master_Receive+0x200>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8001d80:	68fb      	ldr	r3, [r7, #12]
 8001d82:	2241      	movs	r2, #65	; 0x41
 8001d84:	2122      	movs	r1, #34	; 0x22
 8001d86:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	2242      	movs	r2, #66	; 0x42
 8001d8c:	2110      	movs	r1, #16
 8001d8e:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001d90:	68fb      	ldr	r3, [r7, #12]
 8001d92:	2200      	movs	r2, #0
 8001d94:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001d96:	68fb      	ldr	r3, [r7, #12]
 8001d98:	687a      	ldr	r2, [r7, #4]
 8001d9a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	2208      	movs	r2, #8
 8001da0:	18ba      	adds	r2, r7, r2
 8001da2:	8812      	ldrh	r2, [r2, #0]
 8001da4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8001da6:	68fb      	ldr	r3, [r7, #12]
 8001da8:	2200      	movs	r2, #0
 8001daa:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001db0:	b29b      	uxth	r3, r3
 8001db2:	2bff      	cmp	r3, #255	; 0xff
 8001db4:	d911      	bls.n	8001dda <HAL_I2C_Master_Receive+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	22ff      	movs	r2, #255	; 0xff
 8001dba:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001dc0:	b2da      	uxtb	r2, r3
 8001dc2:	2380      	movs	r3, #128	; 0x80
 8001dc4:	045c      	lsls	r4, r3, #17
 8001dc6:	230a      	movs	r3, #10
 8001dc8:	18fb      	adds	r3, r7, r3
 8001dca:	8819      	ldrh	r1, [r3, #0]
 8001dcc:	68f8      	ldr	r0, [r7, #12]
 8001dce:	4b55      	ldr	r3, [pc, #340]	; (8001f24 <HAL_I2C_Master_Receive+0x208>)
 8001dd0:	9300      	str	r3, [sp, #0]
 8001dd2:	0023      	movs	r3, r4
 8001dd4:	f000 fa78 	bl	80022c8 <I2C_TransferConfig>
 8001dd8:	e076      	b.n	8001ec8 <HAL_I2C_Master_Receive+0x1ac>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001dda:	68fb      	ldr	r3, [r7, #12]
 8001ddc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001dde:	b29a      	uxth	r2, r3
 8001de0:	68fb      	ldr	r3, [r7, #12]
 8001de2:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001de8:	b2da      	uxtb	r2, r3
 8001dea:	2380      	movs	r3, #128	; 0x80
 8001dec:	049c      	lsls	r4, r3, #18
 8001dee:	230a      	movs	r3, #10
 8001df0:	18fb      	adds	r3, r7, r3
 8001df2:	8819      	ldrh	r1, [r3, #0]
 8001df4:	68f8      	ldr	r0, [r7, #12]
 8001df6:	4b4b      	ldr	r3, [pc, #300]	; (8001f24 <HAL_I2C_Master_Receive+0x208>)
 8001df8:	9300      	str	r3, [sp, #0]
 8001dfa:	0023      	movs	r3, r4
 8001dfc:	f000 fa64 	bl	80022c8 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8001e00:	e062      	b.n	8001ec8 <HAL_I2C_Master_Receive+0x1ac>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001e02:	697a      	ldr	r2, [r7, #20]
 8001e04:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001e06:	68fb      	ldr	r3, [r7, #12]
 8001e08:	0018      	movs	r0, r3
 8001e0a:	f000 f977 	bl	80020fc <I2C_WaitOnRXNEFlagUntilTimeout>
 8001e0e:	1e03      	subs	r3, r0, #0
 8001e10:	d001      	beq.n	8001e16 <HAL_I2C_Master_Receive+0xfa>
      {
        return HAL_ERROR;
 8001e12:	2301      	movs	r3, #1
 8001e14:	e082      	b.n	8001f1c <HAL_I2C_Master_Receive+0x200>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8001e16:	68fb      	ldr	r3, [r7, #12]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e20:	b2d2      	uxtb	r2, r2
 8001e22:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e28:	1c5a      	adds	r2, r3, #1
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8001e2e:	68fb      	ldr	r3, [r7, #12]
 8001e30:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001e32:	3b01      	subs	r3, #1
 8001e34:	b29a      	uxth	r2, r3
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8001e3a:	68fb      	ldr	r3, [r7, #12]
 8001e3c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001e3e:	b29b      	uxth	r3, r3
 8001e40:	3b01      	subs	r3, #1
 8001e42:	b29a      	uxth	r2, r3
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001e4c:	b29b      	uxth	r3, r3
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d03a      	beq.n	8001ec8 <HAL_I2C_Master_Receive+0x1ac>
 8001e52:	68fb      	ldr	r3, [r7, #12]
 8001e54:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d136      	bne.n	8001ec8 <HAL_I2C_Master_Receive+0x1ac>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001e5a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001e5c:	68f8      	ldr	r0, [r7, #12]
 8001e5e:	697b      	ldr	r3, [r7, #20]
 8001e60:	9300      	str	r3, [sp, #0]
 8001e62:	0013      	movs	r3, r2
 8001e64:	2200      	movs	r2, #0
 8001e66:	2180      	movs	r1, #128	; 0x80
 8001e68:	f000 f88e 	bl	8001f88 <I2C_WaitOnFlagUntilTimeout>
 8001e6c:	1e03      	subs	r3, r0, #0
 8001e6e:	d001      	beq.n	8001e74 <HAL_I2C_Master_Receive+0x158>
        {
          return HAL_ERROR;
 8001e70:	2301      	movs	r3, #1
 8001e72:	e053      	b.n	8001f1c <HAL_I2C_Master_Receive+0x200>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001e78:	b29b      	uxth	r3, r3
 8001e7a:	2bff      	cmp	r3, #255	; 0xff
 8001e7c:	d911      	bls.n	8001ea2 <HAL_I2C_Master_Receive+0x186>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	22ff      	movs	r2, #255	; 0xff
 8001e82:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001e88:	b2da      	uxtb	r2, r3
 8001e8a:	2380      	movs	r3, #128	; 0x80
 8001e8c:	045c      	lsls	r4, r3, #17
 8001e8e:	230a      	movs	r3, #10
 8001e90:	18fb      	adds	r3, r7, r3
 8001e92:	8819      	ldrh	r1, [r3, #0]
 8001e94:	68f8      	ldr	r0, [r7, #12]
 8001e96:	2300      	movs	r3, #0
 8001e98:	9300      	str	r3, [sp, #0]
 8001e9a:	0023      	movs	r3, r4
 8001e9c:	f000 fa14 	bl	80022c8 <I2C_TransferConfig>
 8001ea0:	e012      	b.n	8001ec8 <HAL_I2C_Master_Receive+0x1ac>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001ea2:	68fb      	ldr	r3, [r7, #12]
 8001ea4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001ea6:	b29a      	uxth	r2, r3
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001eb0:	b2da      	uxtb	r2, r3
 8001eb2:	2380      	movs	r3, #128	; 0x80
 8001eb4:	049c      	lsls	r4, r3, #18
 8001eb6:	230a      	movs	r3, #10
 8001eb8:	18fb      	adds	r3, r7, r3
 8001eba:	8819      	ldrh	r1, [r3, #0]
 8001ebc:	68f8      	ldr	r0, [r7, #12]
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	9300      	str	r3, [sp, #0]
 8001ec2:	0023      	movs	r3, r4
 8001ec4:	f000 fa00 	bl	80022c8 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001ecc:	b29b      	uxth	r3, r3
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d197      	bne.n	8001e02 <HAL_I2C_Master_Receive+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001ed2:	697a      	ldr	r2, [r7, #20]
 8001ed4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	0018      	movs	r0, r3
 8001eda:	f000 f8d3 	bl	8002084 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001ede:	1e03      	subs	r3, r0, #0
 8001ee0:	d001      	beq.n	8001ee6 <HAL_I2C_Master_Receive+0x1ca>
    {
      return HAL_ERROR;
 8001ee2:	2301      	movs	r3, #1
 8001ee4:	e01a      	b.n	8001f1c <HAL_I2C_Master_Receive+0x200>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	2220      	movs	r2, #32
 8001eec:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	685a      	ldr	r2, [r3, #4]
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	490b      	ldr	r1, [pc, #44]	; (8001f28 <HAL_I2C_Master_Receive+0x20c>)
 8001efa:	400a      	ands	r2, r1
 8001efc:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	2241      	movs	r2, #65	; 0x41
 8001f02:	2120      	movs	r1, #32
 8001f04:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	2242      	movs	r2, #66	; 0x42
 8001f0a:	2100      	movs	r1, #0
 8001f0c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	2240      	movs	r2, #64	; 0x40
 8001f12:	2100      	movs	r1, #0
 8001f14:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001f16:	2300      	movs	r3, #0
 8001f18:	e000      	b.n	8001f1c <HAL_I2C_Master_Receive+0x200>
  }
  else
  {
    return HAL_BUSY;
 8001f1a:	2302      	movs	r3, #2
  }
}
 8001f1c:	0018      	movs	r0, r3
 8001f1e:	46bd      	mov	sp, r7
 8001f20:	b007      	add	sp, #28
 8001f22:	bd90      	pop	{r4, r7, pc}
 8001f24:	80002400 	.word	0x80002400
 8001f28:	fe00e800 	.word	0xfe00e800

08001f2c <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	b082      	sub	sp, #8
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	2241      	movs	r2, #65	; 0x41
 8001f38:	5c9b      	ldrb	r3, [r3, r2]
 8001f3a:	b2db      	uxtb	r3, r3
}
 8001f3c:	0018      	movs	r0, r3
 8001f3e:	46bd      	mov	sp, r7
 8001f40:	b002      	add	sp, #8
 8001f42:	bd80      	pop	{r7, pc}

08001f44 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8001f44:	b580      	push	{r7, lr}
 8001f46:	b082      	sub	sp, #8
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	699b      	ldr	r3, [r3, #24]
 8001f52:	2202      	movs	r2, #2
 8001f54:	4013      	ands	r3, r2
 8001f56:	2b02      	cmp	r3, #2
 8001f58:	d103      	bne.n	8001f62 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	2200      	movs	r2, #0
 8001f60:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	699b      	ldr	r3, [r3, #24]
 8001f68:	2201      	movs	r2, #1
 8001f6a:	4013      	ands	r3, r2
 8001f6c:	2b01      	cmp	r3, #1
 8001f6e:	d007      	beq.n	8001f80 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	699a      	ldr	r2, [r3, #24]
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	2101      	movs	r1, #1
 8001f7c:	430a      	orrs	r2, r1
 8001f7e:	619a      	str	r2, [r3, #24]
  }
}
 8001f80:	46c0      	nop			; (mov r8, r8)
 8001f82:	46bd      	mov	sp, r7
 8001f84:	b002      	add	sp, #8
 8001f86:	bd80      	pop	{r7, pc}

08001f88 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	b084      	sub	sp, #16
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	60f8      	str	r0, [r7, #12]
 8001f90:	60b9      	str	r1, [r7, #8]
 8001f92:	603b      	str	r3, [r7, #0]
 8001f94:	1dfb      	adds	r3, r7, #7
 8001f96:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001f98:	e021      	b.n	8001fde <I2C_WaitOnFlagUntilTimeout+0x56>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001f9a:	683b      	ldr	r3, [r7, #0]
 8001f9c:	3301      	adds	r3, #1
 8001f9e:	d01e      	beq.n	8001fde <I2C_WaitOnFlagUntilTimeout+0x56>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001fa0:	f7ff f9bc 	bl	800131c <HAL_GetTick>
 8001fa4:	0002      	movs	r2, r0
 8001fa6:	69bb      	ldr	r3, [r7, #24]
 8001fa8:	1ad3      	subs	r3, r2, r3
 8001faa:	683a      	ldr	r2, [r7, #0]
 8001fac:	429a      	cmp	r2, r3
 8001fae:	d302      	bcc.n	8001fb6 <I2C_WaitOnFlagUntilTimeout+0x2e>
 8001fb0:	683b      	ldr	r3, [r7, #0]
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d113      	bne.n	8001fde <I2C_WaitOnFlagUntilTimeout+0x56>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001fb6:	68fb      	ldr	r3, [r7, #12]
 8001fb8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fba:	2220      	movs	r2, #32
 8001fbc:	431a      	orrs	r2, r3
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	2241      	movs	r2, #65	; 0x41
 8001fc6:	2120      	movs	r1, #32
 8001fc8:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	2242      	movs	r2, #66	; 0x42
 8001fce:	2100      	movs	r1, #0
 8001fd0:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	2240      	movs	r2, #64	; 0x40
 8001fd6:	2100      	movs	r1, #0
 8001fd8:	5499      	strb	r1, [r3, r2]
        return HAL_ERROR;
 8001fda:	2301      	movs	r3, #1
 8001fdc:	e00f      	b.n	8001ffe <I2C_WaitOnFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	699b      	ldr	r3, [r3, #24]
 8001fe4:	68ba      	ldr	r2, [r7, #8]
 8001fe6:	4013      	ands	r3, r2
 8001fe8:	68ba      	ldr	r2, [r7, #8]
 8001fea:	1ad3      	subs	r3, r2, r3
 8001fec:	425a      	negs	r2, r3
 8001fee:	4153      	adcs	r3, r2
 8001ff0:	b2db      	uxtb	r3, r3
 8001ff2:	001a      	movs	r2, r3
 8001ff4:	1dfb      	adds	r3, r7, #7
 8001ff6:	781b      	ldrb	r3, [r3, #0]
 8001ff8:	429a      	cmp	r2, r3
 8001ffa:	d0ce      	beq.n	8001f9a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8001ffc:	2300      	movs	r3, #0
}
 8001ffe:	0018      	movs	r0, r3
 8002000:	46bd      	mov	sp, r7
 8002002:	b004      	add	sp, #16
 8002004:	bd80      	pop	{r7, pc}

08002006 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002006:	b580      	push	{r7, lr}
 8002008:	b084      	sub	sp, #16
 800200a:	af00      	add	r7, sp, #0
 800200c:	60f8      	str	r0, [r7, #12]
 800200e:	60b9      	str	r1, [r7, #8]
 8002010:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002012:	e02b      	b.n	800206c <I2C_WaitOnTXISFlagUntilTimeout+0x66>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8002014:	687a      	ldr	r2, [r7, #4]
 8002016:	68b9      	ldr	r1, [r7, #8]
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	0018      	movs	r0, r3
 800201c:	f000 f8da 	bl	80021d4 <I2C_IsAcknowledgeFailed>
 8002020:	1e03      	subs	r3, r0, #0
 8002022:	d001      	beq.n	8002028 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002024:	2301      	movs	r3, #1
 8002026:	e029      	b.n	800207c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002028:	68bb      	ldr	r3, [r7, #8]
 800202a:	3301      	adds	r3, #1
 800202c:	d01e      	beq.n	800206c <I2C_WaitOnTXISFlagUntilTimeout+0x66>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800202e:	f7ff f975 	bl	800131c <HAL_GetTick>
 8002032:	0002      	movs	r2, r0
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	1ad3      	subs	r3, r2, r3
 8002038:	68ba      	ldr	r2, [r7, #8]
 800203a:	429a      	cmp	r2, r3
 800203c:	d302      	bcc.n	8002044 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 800203e:	68bb      	ldr	r3, [r7, #8]
 8002040:	2b00      	cmp	r3, #0
 8002042:	d113      	bne.n	800206c <I2C_WaitOnTXISFlagUntilTimeout+0x66>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002048:	2220      	movs	r2, #32
 800204a:	431a      	orrs	r2, r3
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	2241      	movs	r2, #65	; 0x41
 8002054:	2120      	movs	r1, #32
 8002056:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002058:	68fb      	ldr	r3, [r7, #12]
 800205a:	2242      	movs	r2, #66	; 0x42
 800205c:	2100      	movs	r1, #0
 800205e:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002060:	68fb      	ldr	r3, [r7, #12]
 8002062:	2240      	movs	r2, #64	; 0x40
 8002064:	2100      	movs	r1, #0
 8002066:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8002068:	2301      	movs	r3, #1
 800206a:	e007      	b.n	800207c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	699b      	ldr	r3, [r3, #24]
 8002072:	2202      	movs	r2, #2
 8002074:	4013      	ands	r3, r2
 8002076:	2b02      	cmp	r3, #2
 8002078:	d1cc      	bne.n	8002014 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800207a:	2300      	movs	r3, #0
}
 800207c:	0018      	movs	r0, r3
 800207e:	46bd      	mov	sp, r7
 8002080:	b004      	add	sp, #16
 8002082:	bd80      	pop	{r7, pc}

08002084 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002084:	b580      	push	{r7, lr}
 8002086:	b084      	sub	sp, #16
 8002088:	af00      	add	r7, sp, #0
 800208a:	60f8      	str	r0, [r7, #12]
 800208c:	60b9      	str	r1, [r7, #8]
 800208e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002090:	e028      	b.n	80020e4 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8002092:	687a      	ldr	r2, [r7, #4]
 8002094:	68b9      	ldr	r1, [r7, #8]
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	0018      	movs	r0, r3
 800209a:	f000 f89b 	bl	80021d4 <I2C_IsAcknowledgeFailed>
 800209e:	1e03      	subs	r3, r0, #0
 80020a0:	d001      	beq.n	80020a6 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80020a2:	2301      	movs	r3, #1
 80020a4:	e026      	b.n	80020f4 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80020a6:	f7ff f939 	bl	800131c <HAL_GetTick>
 80020aa:	0002      	movs	r2, r0
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	1ad3      	subs	r3, r2, r3
 80020b0:	68ba      	ldr	r2, [r7, #8]
 80020b2:	429a      	cmp	r2, r3
 80020b4:	d302      	bcc.n	80020bc <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80020b6:	68bb      	ldr	r3, [r7, #8]
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d113      	bne.n	80020e4 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020c0:	2220      	movs	r2, #32
 80020c2:	431a      	orrs	r2, r3
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	2241      	movs	r2, #65	; 0x41
 80020cc:	2120      	movs	r1, #32
 80020ce:	5499      	strb	r1, [r3, r2]
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	2242      	movs	r2, #66	; 0x42
 80020d4:	2100      	movs	r1, #0
 80020d6:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	2240      	movs	r2, #64	; 0x40
 80020dc:	2100      	movs	r1, #0
 80020de:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 80020e0:	2301      	movs	r3, #1
 80020e2:	e007      	b.n	80020f4 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	699b      	ldr	r3, [r3, #24]
 80020ea:	2220      	movs	r2, #32
 80020ec:	4013      	ands	r3, r2
 80020ee:	2b20      	cmp	r3, #32
 80020f0:	d1cf      	bne.n	8002092 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80020f2:	2300      	movs	r3, #0
}
 80020f4:	0018      	movs	r0, r3
 80020f6:	46bd      	mov	sp, r7
 80020f8:	b004      	add	sp, #16
 80020fa:	bd80      	pop	{r7, pc}

080020fc <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80020fc:	b580      	push	{r7, lr}
 80020fe:	b084      	sub	sp, #16
 8002100:	af00      	add	r7, sp, #0
 8002102:	60f8      	str	r0, [r7, #12]
 8002104:	60b9      	str	r1, [r7, #8]
 8002106:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002108:	e055      	b.n	80021b6 <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800210a:	687a      	ldr	r2, [r7, #4]
 800210c:	68b9      	ldr	r1, [r7, #8]
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	0018      	movs	r0, r3
 8002112:	f000 f85f 	bl	80021d4 <I2C_IsAcknowledgeFailed>
 8002116:	1e03      	subs	r3, r0, #0
 8002118:	d001      	beq.n	800211e <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800211a:	2301      	movs	r3, #1
 800211c:	e053      	b.n	80021c6 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	699b      	ldr	r3, [r3, #24]
 8002124:	2220      	movs	r2, #32
 8002126:	4013      	ands	r3, r2
 8002128:	2b20      	cmp	r3, #32
 800212a:	d129      	bne.n	8002180 <I2C_WaitOnRXNEFlagUntilTimeout+0x84>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	699b      	ldr	r3, [r3, #24]
 8002132:	2204      	movs	r2, #4
 8002134:	4013      	ands	r3, r2
 8002136:	2b04      	cmp	r3, #4
 8002138:	d105      	bne.n	8002146 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800213e:	2b00      	cmp	r3, #0
 8002140:	d001      	beq.n	8002146 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 8002142:	2300      	movs	r3, #0
 8002144:	e03f      	b.n	80021c6 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
      else
      {
        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	2220      	movs	r2, #32
 800214c:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	685a      	ldr	r2, [r3, #4]
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	491d      	ldr	r1, [pc, #116]	; (80021d0 <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>)
 800215a:	400a      	ands	r2, r1
 800215c:	605a      	str	r2, [r3, #4]

        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	2200      	movs	r2, #0
 8002162:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	2241      	movs	r2, #65	; 0x41
 8002168:	2120      	movs	r1, #32
 800216a:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	2242      	movs	r2, #66	; 0x42
 8002170:	2100      	movs	r1, #0
 8002172:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	2240      	movs	r2, #64	; 0x40
 8002178:	2100      	movs	r1, #0
 800217a:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 800217c:	2301      	movs	r3, #1
 800217e:	e022      	b.n	80021c6 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002180:	f7ff f8cc 	bl	800131c <HAL_GetTick>
 8002184:	0002      	movs	r2, r0
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	1ad3      	subs	r3, r2, r3
 800218a:	68ba      	ldr	r2, [r7, #8]
 800218c:	429a      	cmp	r2, r3
 800218e:	d302      	bcc.n	8002196 <I2C_WaitOnRXNEFlagUntilTimeout+0x9a>
 8002190:	68bb      	ldr	r3, [r7, #8]
 8002192:	2b00      	cmp	r3, #0
 8002194:	d10f      	bne.n	80021b6 <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800219a:	2220      	movs	r2, #32
 800219c:	431a      	orrs	r2, r3
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	2241      	movs	r2, #65	; 0x41
 80021a6:	2120      	movs	r1, #32
 80021a8:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	2240      	movs	r2, #64	; 0x40
 80021ae:	2100      	movs	r1, #0
 80021b0:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 80021b2:	2301      	movs	r3, #1
 80021b4:	e007      	b.n	80021c6 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	699b      	ldr	r3, [r3, #24]
 80021bc:	2204      	movs	r2, #4
 80021be:	4013      	ands	r3, r2
 80021c0:	2b04      	cmp	r3, #4
 80021c2:	d1a2      	bne.n	800210a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80021c4:	2300      	movs	r3, #0
}
 80021c6:	0018      	movs	r0, r3
 80021c8:	46bd      	mov	sp, r7
 80021ca:	b004      	add	sp, #16
 80021cc:	bd80      	pop	{r7, pc}
 80021ce:	46c0      	nop			; (mov r8, r8)
 80021d0:	fe00e800 	.word	0xfe00e800

080021d4 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80021d4:	b580      	push	{r7, lr}
 80021d6:	b084      	sub	sp, #16
 80021d8:	af00      	add	r7, sp, #0
 80021da:	60f8      	str	r0, [r7, #12]
 80021dc:	60b9      	str	r1, [r7, #8]
 80021de:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	699b      	ldr	r3, [r3, #24]
 80021e6:	2210      	movs	r2, #16
 80021e8:	4013      	ands	r3, r2
 80021ea:	2b10      	cmp	r3, #16
 80021ec:	d164      	bne.n	80022b8 <I2C_IsAcknowledgeFailed+0xe4>
  {
    /* In case of Soft End condition, generate the STOP condition */
    if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	685a      	ldr	r2, [r3, #4]
 80021f4:	2380      	movs	r3, #128	; 0x80
 80021f6:	049b      	lsls	r3, r3, #18
 80021f8:	401a      	ands	r2, r3
 80021fa:	2380      	movs	r3, #128	; 0x80
 80021fc:	049b      	lsls	r3, r3, #18
 80021fe:	429a      	cmp	r2, r3
 8002200:	d02b      	beq.n	800225a <I2C_IsAcknowledgeFailed+0x86>
    {
      /* Generate Stop */
      hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	685a      	ldr	r2, [r3, #4]
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	2180      	movs	r1, #128	; 0x80
 800220e:	01c9      	lsls	r1, r1, #7
 8002210:	430a      	orrs	r2, r1
 8002212:	605a      	str	r2, [r3, #4]
    }
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002214:	e021      	b.n	800225a <I2C_IsAcknowledgeFailed+0x86>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002216:	68bb      	ldr	r3, [r7, #8]
 8002218:	3301      	adds	r3, #1
 800221a:	d01e      	beq.n	800225a <I2C_IsAcknowledgeFailed+0x86>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800221c:	f7ff f87e 	bl	800131c <HAL_GetTick>
 8002220:	0002      	movs	r2, r0
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	1ad3      	subs	r3, r2, r3
 8002226:	68ba      	ldr	r2, [r7, #8]
 8002228:	429a      	cmp	r2, r3
 800222a:	d302      	bcc.n	8002232 <I2C_IsAcknowledgeFailed+0x5e>
 800222c:	68bb      	ldr	r3, [r7, #8]
 800222e:	2b00      	cmp	r3, #0
 8002230:	d113      	bne.n	800225a <I2C_IsAcknowledgeFailed+0x86>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002236:	2220      	movs	r2, #32
 8002238:	431a      	orrs	r2, r3
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	2241      	movs	r2, #65	; 0x41
 8002242:	2120      	movs	r1, #32
 8002244:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	2242      	movs	r2, #66	; 0x42
 800224a:	2100      	movs	r1, #0
 800224c:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	2240      	movs	r2, #64	; 0x40
 8002252:	2100      	movs	r1, #0
 8002254:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8002256:	2301      	movs	r3, #1
 8002258:	e02f      	b.n	80022ba <I2C_IsAcknowledgeFailed+0xe6>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	699b      	ldr	r3, [r3, #24]
 8002260:	2220      	movs	r2, #32
 8002262:	4013      	ands	r3, r2
 8002264:	2b20      	cmp	r3, #32
 8002266:	d1d6      	bne.n	8002216 <I2C_IsAcknowledgeFailed+0x42>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	2210      	movs	r2, #16
 800226e:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	2220      	movs	r2, #32
 8002276:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	0018      	movs	r0, r3
 800227c:	f7ff fe62 	bl	8001f44 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	685a      	ldr	r2, [r3, #4]
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	490e      	ldr	r1, [pc, #56]	; (80022c4 <I2C_IsAcknowledgeFailed+0xf0>)
 800228c:	400a      	ands	r2, r1
 800228e:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002294:	2204      	movs	r2, #4
 8002296:	431a      	orrs	r2, r3
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	2241      	movs	r2, #65	; 0x41
 80022a0:	2120      	movs	r1, #32
 80022a2:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	2242      	movs	r2, #66	; 0x42
 80022a8:	2100      	movs	r1, #0
 80022aa:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	2240      	movs	r2, #64	; 0x40
 80022b0:	2100      	movs	r1, #0
 80022b2:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 80022b4:	2301      	movs	r3, #1
 80022b6:	e000      	b.n	80022ba <I2C_IsAcknowledgeFailed+0xe6>
  }
  return HAL_OK;
 80022b8:	2300      	movs	r3, #0
}
 80022ba:	0018      	movs	r0, r3
 80022bc:	46bd      	mov	sp, r7
 80022be:	b004      	add	sp, #16
 80022c0:	bd80      	pop	{r7, pc}
 80022c2:	46c0      	nop			; (mov r8, r8)
 80022c4:	fe00e800 	.word	0xfe00e800

080022c8 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80022c8:	b590      	push	{r4, r7, lr}
 80022ca:	b085      	sub	sp, #20
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	60f8      	str	r0, [r7, #12]
 80022d0:	0008      	movs	r0, r1
 80022d2:	0011      	movs	r1, r2
 80022d4:	607b      	str	r3, [r7, #4]
 80022d6:	240a      	movs	r4, #10
 80022d8:	193b      	adds	r3, r7, r4
 80022da:	1c02      	adds	r2, r0, #0
 80022dc:	801a      	strh	r2, [r3, #0]
 80022de:	2009      	movs	r0, #9
 80022e0:	183b      	adds	r3, r7, r0
 80022e2:	1c0a      	adds	r2, r1, #0
 80022e4:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	685b      	ldr	r3, [r3, #4]
 80022ec:	6a3a      	ldr	r2, [r7, #32]
 80022ee:	0d51      	lsrs	r1, r2, #21
 80022f0:	2280      	movs	r2, #128	; 0x80
 80022f2:	00d2      	lsls	r2, r2, #3
 80022f4:	400a      	ands	r2, r1
 80022f6:	490e      	ldr	r1, [pc, #56]	; (8002330 <I2C_TransferConfig+0x68>)
 80022f8:	430a      	orrs	r2, r1
 80022fa:	43d2      	mvns	r2, r2
 80022fc:	401a      	ands	r2, r3
 80022fe:	0011      	movs	r1, r2
 8002300:	193b      	adds	r3, r7, r4
 8002302:	881b      	ldrh	r3, [r3, #0]
 8002304:	059b      	lsls	r3, r3, #22
 8002306:	0d9a      	lsrs	r2, r3, #22
 8002308:	183b      	adds	r3, r7, r0
 800230a:	781b      	ldrb	r3, [r3, #0]
 800230c:	0418      	lsls	r0, r3, #16
 800230e:	23ff      	movs	r3, #255	; 0xff
 8002310:	041b      	lsls	r3, r3, #16
 8002312:	4003      	ands	r3, r0
 8002314:	431a      	orrs	r2, r3
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	431a      	orrs	r2, r3
 800231a:	6a3b      	ldr	r3, [r7, #32]
 800231c:	431a      	orrs	r2, r3
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	430a      	orrs	r2, r1
 8002324:	605a      	str	r2, [r3, #4]
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                        (uint32_t)Mode | (uint32_t)Request));
}
 8002326:	46c0      	nop			; (mov r8, r8)
 8002328:	46bd      	mov	sp, r7
 800232a:	b005      	add	sp, #20
 800232c:	bd90      	pop	{r4, r7, pc}
 800232e:	46c0      	nop			; (mov r8, r8)
 8002330:	03ff63ff 	.word	0x03ff63ff

08002334 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002334:	b580      	push	{r7, lr}
 8002336:	b082      	sub	sp, #8
 8002338:	af00      	add	r7, sp, #0
 800233a:	6078      	str	r0, [r7, #4]
 800233c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	2241      	movs	r2, #65	; 0x41
 8002342:	5c9b      	ldrb	r3, [r3, r2]
 8002344:	b2db      	uxtb	r3, r3
 8002346:	2b20      	cmp	r3, #32
 8002348:	d138      	bne.n	80023bc <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	2240      	movs	r2, #64	; 0x40
 800234e:	5c9b      	ldrb	r3, [r3, r2]
 8002350:	2b01      	cmp	r3, #1
 8002352:	d101      	bne.n	8002358 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002354:	2302      	movs	r3, #2
 8002356:	e032      	b.n	80023be <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	2240      	movs	r2, #64	; 0x40
 800235c:	2101      	movs	r1, #1
 800235e:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	2241      	movs	r2, #65	; 0x41
 8002364:	2124      	movs	r1, #36	; 0x24
 8002366:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	681a      	ldr	r2, [r3, #0]
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	2101      	movs	r1, #1
 8002374:	438a      	bics	r2, r1
 8002376:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	681a      	ldr	r2, [r3, #0]
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	4911      	ldr	r1, [pc, #68]	; (80023c8 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8002384:	400a      	ands	r2, r1
 8002386:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	6819      	ldr	r1, [r3, #0]
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	683a      	ldr	r2, [r7, #0]
 8002394:	430a      	orrs	r2, r1
 8002396:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	681a      	ldr	r2, [r3, #0]
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	2101      	movs	r1, #1
 80023a4:	430a      	orrs	r2, r1
 80023a6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	2241      	movs	r2, #65	; 0x41
 80023ac:	2120      	movs	r1, #32
 80023ae:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	2240      	movs	r2, #64	; 0x40
 80023b4:	2100      	movs	r1, #0
 80023b6:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80023b8:	2300      	movs	r3, #0
 80023ba:	e000      	b.n	80023be <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80023bc:	2302      	movs	r3, #2
  }
}
 80023be:	0018      	movs	r0, r3
 80023c0:	46bd      	mov	sp, r7
 80023c2:	b002      	add	sp, #8
 80023c4:	bd80      	pop	{r7, pc}
 80023c6:	46c0      	nop			; (mov r8, r8)
 80023c8:	ffffefff 	.word	0xffffefff

080023cc <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80023cc:	b580      	push	{r7, lr}
 80023ce:	b084      	sub	sp, #16
 80023d0:	af00      	add	r7, sp, #0
 80023d2:	6078      	str	r0, [r7, #4]
 80023d4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	2241      	movs	r2, #65	; 0x41
 80023da:	5c9b      	ldrb	r3, [r3, r2]
 80023dc:	b2db      	uxtb	r3, r3
 80023de:	2b20      	cmp	r3, #32
 80023e0:	d139      	bne.n	8002456 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	2240      	movs	r2, #64	; 0x40
 80023e6:	5c9b      	ldrb	r3, [r3, r2]
 80023e8:	2b01      	cmp	r3, #1
 80023ea:	d101      	bne.n	80023f0 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80023ec:	2302      	movs	r3, #2
 80023ee:	e033      	b.n	8002458 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	2240      	movs	r2, #64	; 0x40
 80023f4:	2101      	movs	r1, #1
 80023f6:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	2241      	movs	r2, #65	; 0x41
 80023fc:	2124      	movs	r1, #36	; 0x24
 80023fe:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	681a      	ldr	r2, [r3, #0]
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	2101      	movs	r1, #1
 800240c:	438a      	bics	r2, r1
 800240e:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	4a11      	ldr	r2, [pc, #68]	; (8002460 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 800241c:	4013      	ands	r3, r2
 800241e:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002420:	683b      	ldr	r3, [r7, #0]
 8002422:	021b      	lsls	r3, r3, #8
 8002424:	68fa      	ldr	r2, [r7, #12]
 8002426:	4313      	orrs	r3, r2
 8002428:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	68fa      	ldr	r2, [r7, #12]
 8002430:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	681a      	ldr	r2, [r3, #0]
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	2101      	movs	r1, #1
 800243e:	430a      	orrs	r2, r1
 8002440:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	2241      	movs	r2, #65	; 0x41
 8002446:	2120      	movs	r1, #32
 8002448:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	2240      	movs	r2, #64	; 0x40
 800244e:	2100      	movs	r1, #0
 8002450:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002452:	2300      	movs	r3, #0
 8002454:	e000      	b.n	8002458 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002456:	2302      	movs	r3, #2
  }
}
 8002458:	0018      	movs	r0, r3
 800245a:	46bd      	mov	sp, r7
 800245c:	b004      	add	sp, #16
 800245e:	bd80      	pop	{r7, pc}
 8002460:	fffff0ff 	.word	0xfffff0ff

08002464 <HAL_PWR_EnterSLEEPMode>:
  *            @arg PWR_SLEEPENTRY_WFI: enter SLEEP mode with WFI instruction
  *            @arg PWR_SLEEPENTRY_WFE: enter SLEEP mode with WFE instruction
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 8002464:	b580      	push	{r7, lr}
 8002466:	b082      	sub	sp, #8
 8002468:	af00      	add	r7, sp, #0
 800246a:	6078      	str	r0, [r7, #4]
 800246c:	000a      	movs	r2, r1
 800246e:	1cfb      	adds	r3, r7, #3
 8002470:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  SCB->SCR &= (uint32_t)~((uint32_t)SCB_SCR_SLEEPDEEP_Msk);
 8002472:	4b09      	ldr	r3, [pc, #36]	; (8002498 <HAL_PWR_EnterSLEEPMode+0x34>)
 8002474:	691a      	ldr	r2, [r3, #16]
 8002476:	4b08      	ldr	r3, [pc, #32]	; (8002498 <HAL_PWR_EnterSLEEPMode+0x34>)
 8002478:	2104      	movs	r1, #4
 800247a:	438a      	bics	r2, r1
 800247c:	611a      	str	r2, [r3, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if(SLEEPEntry == PWR_SLEEPENTRY_WFI)
 800247e:	1cfb      	adds	r3, r7, #3
 8002480:	781b      	ldrb	r3, [r3, #0]
 8002482:	2b01      	cmp	r3, #1
 8002484:	d101      	bne.n	800248a <HAL_PWR_EnterSLEEPMode+0x26>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8002486:	bf30      	wfi
    /* Request Wait For Event */
    __SEV();
    __WFE();
    __WFE();
  }
}
 8002488:	e002      	b.n	8002490 <HAL_PWR_EnterSLEEPMode+0x2c>
    __SEV();
 800248a:	bf40      	sev
    __WFE();
 800248c:	bf20      	wfe
    __WFE();
 800248e:	bf20      	wfe
}
 8002490:	46c0      	nop			; (mov r8, r8)
 8002492:	46bd      	mov	sp, r7
 8002494:	b002      	add	sp, #8
 8002496:	bd80      	pop	{r7, pc}
 8002498:	e000ed00 	.word	0xe000ed00

0800249c <HAL_PWR_EnableSleepOnExit>:
  *       Setting this bit is useful when the processor is expected to run only on
  *       interruptions handling.         
  * @retval None
  */
void HAL_PWR_EnableSleepOnExit(void)
{
 800249c:	b580      	push	{r7, lr}
 800249e:	af00      	add	r7, sp, #0
  /* Set SLEEPONEXIT bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPONEXIT_Msk));
 80024a0:	4b04      	ldr	r3, [pc, #16]	; (80024b4 <HAL_PWR_EnableSleepOnExit+0x18>)
 80024a2:	691a      	ldr	r2, [r3, #16]
 80024a4:	4b03      	ldr	r3, [pc, #12]	; (80024b4 <HAL_PWR_EnableSleepOnExit+0x18>)
 80024a6:	2102      	movs	r1, #2
 80024a8:	430a      	orrs	r2, r1
 80024aa:	611a      	str	r2, [r3, #16]
}
 80024ac:	46c0      	nop			; (mov r8, r8)
 80024ae:	46bd      	mov	sp, r7
 80024b0:	bd80      	pop	{r7, pc}
 80024b2:	46c0      	nop			; (mov r8, r8)
 80024b4:	e000ed00 	.word	0xe000ed00

080024b8 <HAL_PWR_DisableSleepOnExit>:
  * @note Clears SLEEPONEXIT bit of SCR register. When this bit is set, the processor 
  *       re-enters SLEEP mode when an interruption handling is over.          
  * @retval None
  */
void HAL_PWR_DisableSleepOnExit(void)
{
 80024b8:	b580      	push	{r7, lr}
 80024ba:	af00      	add	r7, sp, #0
  /* Clear SLEEPONEXIT bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPONEXIT_Msk));
 80024bc:	4b04      	ldr	r3, [pc, #16]	; (80024d0 <HAL_PWR_DisableSleepOnExit+0x18>)
 80024be:	691a      	ldr	r2, [r3, #16]
 80024c0:	4b03      	ldr	r3, [pc, #12]	; (80024d0 <HAL_PWR_DisableSleepOnExit+0x18>)
 80024c2:	2102      	movs	r1, #2
 80024c4:	438a      	bics	r2, r1
 80024c6:	611a      	str	r2, [r3, #16]
}
 80024c8:	46c0      	nop			; (mov r8, r8)
 80024ca:	46bd      	mov	sp, r7
 80024cc:	bd80      	pop	{r7, pc}
 80024ce:	46c0      	nop			; (mov r8, r8)
 80024d0:	e000ed00 	.word	0xe000ed00

080024d4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80024d4:	b580      	push	{r7, lr}
 80024d6:	b088      	sub	sp, #32
 80024d8:	af00      	add	r7, sp, #0
 80024da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d102      	bne.n	80024e8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80024e2:	2301      	movs	r3, #1
 80024e4:	f000 fb76 	bl	8002bd4 <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	2201      	movs	r2, #1
 80024ee:	4013      	ands	r3, r2
 80024f0:	d100      	bne.n	80024f4 <HAL_RCC_OscConfig+0x20>
 80024f2:	e08e      	b.n	8002612 <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80024f4:	4bc5      	ldr	r3, [pc, #788]	; (800280c <HAL_RCC_OscConfig+0x338>)
 80024f6:	685b      	ldr	r3, [r3, #4]
 80024f8:	220c      	movs	r2, #12
 80024fa:	4013      	ands	r3, r2
 80024fc:	2b04      	cmp	r3, #4
 80024fe:	d00e      	beq.n	800251e <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002500:	4bc2      	ldr	r3, [pc, #776]	; (800280c <HAL_RCC_OscConfig+0x338>)
 8002502:	685b      	ldr	r3, [r3, #4]
 8002504:	220c      	movs	r2, #12
 8002506:	4013      	ands	r3, r2
 8002508:	2b08      	cmp	r3, #8
 800250a:	d117      	bne.n	800253c <HAL_RCC_OscConfig+0x68>
 800250c:	4bbf      	ldr	r3, [pc, #764]	; (800280c <HAL_RCC_OscConfig+0x338>)
 800250e:	685a      	ldr	r2, [r3, #4]
 8002510:	23c0      	movs	r3, #192	; 0xc0
 8002512:	025b      	lsls	r3, r3, #9
 8002514:	401a      	ands	r2, r3
 8002516:	2380      	movs	r3, #128	; 0x80
 8002518:	025b      	lsls	r3, r3, #9
 800251a:	429a      	cmp	r2, r3
 800251c:	d10e      	bne.n	800253c <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800251e:	4bbb      	ldr	r3, [pc, #748]	; (800280c <HAL_RCC_OscConfig+0x338>)
 8002520:	681a      	ldr	r2, [r3, #0]
 8002522:	2380      	movs	r3, #128	; 0x80
 8002524:	029b      	lsls	r3, r3, #10
 8002526:	4013      	ands	r3, r2
 8002528:	d100      	bne.n	800252c <HAL_RCC_OscConfig+0x58>
 800252a:	e071      	b.n	8002610 <HAL_RCC_OscConfig+0x13c>
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	685b      	ldr	r3, [r3, #4]
 8002530:	2b00      	cmp	r3, #0
 8002532:	d000      	beq.n	8002536 <HAL_RCC_OscConfig+0x62>
 8002534:	e06c      	b.n	8002610 <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 8002536:	2301      	movs	r3, #1
 8002538:	f000 fb4c 	bl	8002bd4 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	685b      	ldr	r3, [r3, #4]
 8002540:	2b01      	cmp	r3, #1
 8002542:	d107      	bne.n	8002554 <HAL_RCC_OscConfig+0x80>
 8002544:	4bb1      	ldr	r3, [pc, #708]	; (800280c <HAL_RCC_OscConfig+0x338>)
 8002546:	681a      	ldr	r2, [r3, #0]
 8002548:	4bb0      	ldr	r3, [pc, #704]	; (800280c <HAL_RCC_OscConfig+0x338>)
 800254a:	2180      	movs	r1, #128	; 0x80
 800254c:	0249      	lsls	r1, r1, #9
 800254e:	430a      	orrs	r2, r1
 8002550:	601a      	str	r2, [r3, #0]
 8002552:	e02f      	b.n	80025b4 <HAL_RCC_OscConfig+0xe0>
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	685b      	ldr	r3, [r3, #4]
 8002558:	2b00      	cmp	r3, #0
 800255a:	d10c      	bne.n	8002576 <HAL_RCC_OscConfig+0xa2>
 800255c:	4bab      	ldr	r3, [pc, #684]	; (800280c <HAL_RCC_OscConfig+0x338>)
 800255e:	681a      	ldr	r2, [r3, #0]
 8002560:	4baa      	ldr	r3, [pc, #680]	; (800280c <HAL_RCC_OscConfig+0x338>)
 8002562:	49ab      	ldr	r1, [pc, #684]	; (8002810 <HAL_RCC_OscConfig+0x33c>)
 8002564:	400a      	ands	r2, r1
 8002566:	601a      	str	r2, [r3, #0]
 8002568:	4ba8      	ldr	r3, [pc, #672]	; (800280c <HAL_RCC_OscConfig+0x338>)
 800256a:	681a      	ldr	r2, [r3, #0]
 800256c:	4ba7      	ldr	r3, [pc, #668]	; (800280c <HAL_RCC_OscConfig+0x338>)
 800256e:	49a9      	ldr	r1, [pc, #676]	; (8002814 <HAL_RCC_OscConfig+0x340>)
 8002570:	400a      	ands	r2, r1
 8002572:	601a      	str	r2, [r3, #0]
 8002574:	e01e      	b.n	80025b4 <HAL_RCC_OscConfig+0xe0>
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	685b      	ldr	r3, [r3, #4]
 800257a:	2b05      	cmp	r3, #5
 800257c:	d10e      	bne.n	800259c <HAL_RCC_OscConfig+0xc8>
 800257e:	4ba3      	ldr	r3, [pc, #652]	; (800280c <HAL_RCC_OscConfig+0x338>)
 8002580:	681a      	ldr	r2, [r3, #0]
 8002582:	4ba2      	ldr	r3, [pc, #648]	; (800280c <HAL_RCC_OscConfig+0x338>)
 8002584:	2180      	movs	r1, #128	; 0x80
 8002586:	02c9      	lsls	r1, r1, #11
 8002588:	430a      	orrs	r2, r1
 800258a:	601a      	str	r2, [r3, #0]
 800258c:	4b9f      	ldr	r3, [pc, #636]	; (800280c <HAL_RCC_OscConfig+0x338>)
 800258e:	681a      	ldr	r2, [r3, #0]
 8002590:	4b9e      	ldr	r3, [pc, #632]	; (800280c <HAL_RCC_OscConfig+0x338>)
 8002592:	2180      	movs	r1, #128	; 0x80
 8002594:	0249      	lsls	r1, r1, #9
 8002596:	430a      	orrs	r2, r1
 8002598:	601a      	str	r2, [r3, #0]
 800259a:	e00b      	b.n	80025b4 <HAL_RCC_OscConfig+0xe0>
 800259c:	4b9b      	ldr	r3, [pc, #620]	; (800280c <HAL_RCC_OscConfig+0x338>)
 800259e:	681a      	ldr	r2, [r3, #0]
 80025a0:	4b9a      	ldr	r3, [pc, #616]	; (800280c <HAL_RCC_OscConfig+0x338>)
 80025a2:	499b      	ldr	r1, [pc, #620]	; (8002810 <HAL_RCC_OscConfig+0x33c>)
 80025a4:	400a      	ands	r2, r1
 80025a6:	601a      	str	r2, [r3, #0]
 80025a8:	4b98      	ldr	r3, [pc, #608]	; (800280c <HAL_RCC_OscConfig+0x338>)
 80025aa:	681a      	ldr	r2, [r3, #0]
 80025ac:	4b97      	ldr	r3, [pc, #604]	; (800280c <HAL_RCC_OscConfig+0x338>)
 80025ae:	4999      	ldr	r1, [pc, #612]	; (8002814 <HAL_RCC_OscConfig+0x340>)
 80025b0:	400a      	ands	r2, r1
 80025b2:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	685b      	ldr	r3, [r3, #4]
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d014      	beq.n	80025e6 <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025bc:	f7fe feae 	bl	800131c <HAL_GetTick>
 80025c0:	0003      	movs	r3, r0
 80025c2:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80025c4:	e008      	b.n	80025d8 <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80025c6:	f7fe fea9 	bl	800131c <HAL_GetTick>
 80025ca:	0002      	movs	r2, r0
 80025cc:	69bb      	ldr	r3, [r7, #24]
 80025ce:	1ad3      	subs	r3, r2, r3
 80025d0:	2b64      	cmp	r3, #100	; 0x64
 80025d2:	d901      	bls.n	80025d8 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 80025d4:	2303      	movs	r3, #3
 80025d6:	e2fd      	b.n	8002bd4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80025d8:	4b8c      	ldr	r3, [pc, #560]	; (800280c <HAL_RCC_OscConfig+0x338>)
 80025da:	681a      	ldr	r2, [r3, #0]
 80025dc:	2380      	movs	r3, #128	; 0x80
 80025de:	029b      	lsls	r3, r3, #10
 80025e0:	4013      	ands	r3, r2
 80025e2:	d0f0      	beq.n	80025c6 <HAL_RCC_OscConfig+0xf2>
 80025e4:	e015      	b.n	8002612 <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025e6:	f7fe fe99 	bl	800131c <HAL_GetTick>
 80025ea:	0003      	movs	r3, r0
 80025ec:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80025ee:	e008      	b.n	8002602 <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80025f0:	f7fe fe94 	bl	800131c <HAL_GetTick>
 80025f4:	0002      	movs	r2, r0
 80025f6:	69bb      	ldr	r3, [r7, #24]
 80025f8:	1ad3      	subs	r3, r2, r3
 80025fa:	2b64      	cmp	r3, #100	; 0x64
 80025fc:	d901      	bls.n	8002602 <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 80025fe:	2303      	movs	r3, #3
 8002600:	e2e8      	b.n	8002bd4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002602:	4b82      	ldr	r3, [pc, #520]	; (800280c <HAL_RCC_OscConfig+0x338>)
 8002604:	681a      	ldr	r2, [r3, #0]
 8002606:	2380      	movs	r3, #128	; 0x80
 8002608:	029b      	lsls	r3, r3, #10
 800260a:	4013      	ands	r3, r2
 800260c:	d1f0      	bne.n	80025f0 <HAL_RCC_OscConfig+0x11c>
 800260e:	e000      	b.n	8002612 <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002610:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	2202      	movs	r2, #2
 8002618:	4013      	ands	r3, r2
 800261a:	d100      	bne.n	800261e <HAL_RCC_OscConfig+0x14a>
 800261c:	e06c      	b.n	80026f8 <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800261e:	4b7b      	ldr	r3, [pc, #492]	; (800280c <HAL_RCC_OscConfig+0x338>)
 8002620:	685b      	ldr	r3, [r3, #4]
 8002622:	220c      	movs	r2, #12
 8002624:	4013      	ands	r3, r2
 8002626:	d00e      	beq.n	8002646 <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002628:	4b78      	ldr	r3, [pc, #480]	; (800280c <HAL_RCC_OscConfig+0x338>)
 800262a:	685b      	ldr	r3, [r3, #4]
 800262c:	220c      	movs	r2, #12
 800262e:	4013      	ands	r3, r2
 8002630:	2b08      	cmp	r3, #8
 8002632:	d11f      	bne.n	8002674 <HAL_RCC_OscConfig+0x1a0>
 8002634:	4b75      	ldr	r3, [pc, #468]	; (800280c <HAL_RCC_OscConfig+0x338>)
 8002636:	685a      	ldr	r2, [r3, #4]
 8002638:	23c0      	movs	r3, #192	; 0xc0
 800263a:	025b      	lsls	r3, r3, #9
 800263c:	401a      	ands	r2, r3
 800263e:	2380      	movs	r3, #128	; 0x80
 8002640:	021b      	lsls	r3, r3, #8
 8002642:	429a      	cmp	r2, r3
 8002644:	d116      	bne.n	8002674 <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002646:	4b71      	ldr	r3, [pc, #452]	; (800280c <HAL_RCC_OscConfig+0x338>)
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	2202      	movs	r2, #2
 800264c:	4013      	ands	r3, r2
 800264e:	d005      	beq.n	800265c <HAL_RCC_OscConfig+0x188>
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	68db      	ldr	r3, [r3, #12]
 8002654:	2b01      	cmp	r3, #1
 8002656:	d001      	beq.n	800265c <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8002658:	2301      	movs	r3, #1
 800265a:	e2bb      	b.n	8002bd4 <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800265c:	4b6b      	ldr	r3, [pc, #428]	; (800280c <HAL_RCC_OscConfig+0x338>)
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	22f8      	movs	r2, #248	; 0xf8
 8002662:	4393      	bics	r3, r2
 8002664:	0019      	movs	r1, r3
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	691b      	ldr	r3, [r3, #16]
 800266a:	00da      	lsls	r2, r3, #3
 800266c:	4b67      	ldr	r3, [pc, #412]	; (800280c <HAL_RCC_OscConfig+0x338>)
 800266e:	430a      	orrs	r2, r1
 8002670:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002672:	e041      	b.n	80026f8 <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	68db      	ldr	r3, [r3, #12]
 8002678:	2b00      	cmp	r3, #0
 800267a:	d024      	beq.n	80026c6 <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800267c:	4b63      	ldr	r3, [pc, #396]	; (800280c <HAL_RCC_OscConfig+0x338>)
 800267e:	681a      	ldr	r2, [r3, #0]
 8002680:	4b62      	ldr	r3, [pc, #392]	; (800280c <HAL_RCC_OscConfig+0x338>)
 8002682:	2101      	movs	r1, #1
 8002684:	430a      	orrs	r2, r1
 8002686:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002688:	f7fe fe48 	bl	800131c <HAL_GetTick>
 800268c:	0003      	movs	r3, r0
 800268e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002690:	e008      	b.n	80026a4 <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002692:	f7fe fe43 	bl	800131c <HAL_GetTick>
 8002696:	0002      	movs	r2, r0
 8002698:	69bb      	ldr	r3, [r7, #24]
 800269a:	1ad3      	subs	r3, r2, r3
 800269c:	2b02      	cmp	r3, #2
 800269e:	d901      	bls.n	80026a4 <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 80026a0:	2303      	movs	r3, #3
 80026a2:	e297      	b.n	8002bd4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80026a4:	4b59      	ldr	r3, [pc, #356]	; (800280c <HAL_RCC_OscConfig+0x338>)
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	2202      	movs	r2, #2
 80026aa:	4013      	ands	r3, r2
 80026ac:	d0f1      	beq.n	8002692 <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80026ae:	4b57      	ldr	r3, [pc, #348]	; (800280c <HAL_RCC_OscConfig+0x338>)
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	22f8      	movs	r2, #248	; 0xf8
 80026b4:	4393      	bics	r3, r2
 80026b6:	0019      	movs	r1, r3
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	691b      	ldr	r3, [r3, #16]
 80026bc:	00da      	lsls	r2, r3, #3
 80026be:	4b53      	ldr	r3, [pc, #332]	; (800280c <HAL_RCC_OscConfig+0x338>)
 80026c0:	430a      	orrs	r2, r1
 80026c2:	601a      	str	r2, [r3, #0]
 80026c4:	e018      	b.n	80026f8 <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80026c6:	4b51      	ldr	r3, [pc, #324]	; (800280c <HAL_RCC_OscConfig+0x338>)
 80026c8:	681a      	ldr	r2, [r3, #0]
 80026ca:	4b50      	ldr	r3, [pc, #320]	; (800280c <HAL_RCC_OscConfig+0x338>)
 80026cc:	2101      	movs	r1, #1
 80026ce:	438a      	bics	r2, r1
 80026d0:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026d2:	f7fe fe23 	bl	800131c <HAL_GetTick>
 80026d6:	0003      	movs	r3, r0
 80026d8:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80026da:	e008      	b.n	80026ee <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80026dc:	f7fe fe1e 	bl	800131c <HAL_GetTick>
 80026e0:	0002      	movs	r2, r0
 80026e2:	69bb      	ldr	r3, [r7, #24]
 80026e4:	1ad3      	subs	r3, r2, r3
 80026e6:	2b02      	cmp	r3, #2
 80026e8:	d901      	bls.n	80026ee <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 80026ea:	2303      	movs	r3, #3
 80026ec:	e272      	b.n	8002bd4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80026ee:	4b47      	ldr	r3, [pc, #284]	; (800280c <HAL_RCC_OscConfig+0x338>)
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	2202      	movs	r2, #2
 80026f4:	4013      	ands	r3, r2
 80026f6:	d1f1      	bne.n	80026dc <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	2208      	movs	r2, #8
 80026fe:	4013      	ands	r3, r2
 8002700:	d036      	beq.n	8002770 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	69db      	ldr	r3, [r3, #28]
 8002706:	2b00      	cmp	r3, #0
 8002708:	d019      	beq.n	800273e <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800270a:	4b40      	ldr	r3, [pc, #256]	; (800280c <HAL_RCC_OscConfig+0x338>)
 800270c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800270e:	4b3f      	ldr	r3, [pc, #252]	; (800280c <HAL_RCC_OscConfig+0x338>)
 8002710:	2101      	movs	r1, #1
 8002712:	430a      	orrs	r2, r1
 8002714:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002716:	f7fe fe01 	bl	800131c <HAL_GetTick>
 800271a:	0003      	movs	r3, r0
 800271c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800271e:	e008      	b.n	8002732 <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002720:	f7fe fdfc 	bl	800131c <HAL_GetTick>
 8002724:	0002      	movs	r2, r0
 8002726:	69bb      	ldr	r3, [r7, #24]
 8002728:	1ad3      	subs	r3, r2, r3
 800272a:	2b02      	cmp	r3, #2
 800272c:	d901      	bls.n	8002732 <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 800272e:	2303      	movs	r3, #3
 8002730:	e250      	b.n	8002bd4 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002732:	4b36      	ldr	r3, [pc, #216]	; (800280c <HAL_RCC_OscConfig+0x338>)
 8002734:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002736:	2202      	movs	r2, #2
 8002738:	4013      	ands	r3, r2
 800273a:	d0f1      	beq.n	8002720 <HAL_RCC_OscConfig+0x24c>
 800273c:	e018      	b.n	8002770 <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800273e:	4b33      	ldr	r3, [pc, #204]	; (800280c <HAL_RCC_OscConfig+0x338>)
 8002740:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002742:	4b32      	ldr	r3, [pc, #200]	; (800280c <HAL_RCC_OscConfig+0x338>)
 8002744:	2101      	movs	r1, #1
 8002746:	438a      	bics	r2, r1
 8002748:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800274a:	f7fe fde7 	bl	800131c <HAL_GetTick>
 800274e:	0003      	movs	r3, r0
 8002750:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002752:	e008      	b.n	8002766 <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002754:	f7fe fde2 	bl	800131c <HAL_GetTick>
 8002758:	0002      	movs	r2, r0
 800275a:	69bb      	ldr	r3, [r7, #24]
 800275c:	1ad3      	subs	r3, r2, r3
 800275e:	2b02      	cmp	r3, #2
 8002760:	d901      	bls.n	8002766 <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 8002762:	2303      	movs	r3, #3
 8002764:	e236      	b.n	8002bd4 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002766:	4b29      	ldr	r3, [pc, #164]	; (800280c <HAL_RCC_OscConfig+0x338>)
 8002768:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800276a:	2202      	movs	r2, #2
 800276c:	4013      	ands	r3, r2
 800276e:	d1f1      	bne.n	8002754 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	2204      	movs	r2, #4
 8002776:	4013      	ands	r3, r2
 8002778:	d100      	bne.n	800277c <HAL_RCC_OscConfig+0x2a8>
 800277a:	e0b5      	b.n	80028e8 <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 800277c:	201f      	movs	r0, #31
 800277e:	183b      	adds	r3, r7, r0
 8002780:	2200      	movs	r2, #0
 8002782:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002784:	4b21      	ldr	r3, [pc, #132]	; (800280c <HAL_RCC_OscConfig+0x338>)
 8002786:	69da      	ldr	r2, [r3, #28]
 8002788:	2380      	movs	r3, #128	; 0x80
 800278a:	055b      	lsls	r3, r3, #21
 800278c:	4013      	ands	r3, r2
 800278e:	d110      	bne.n	80027b2 <HAL_RCC_OscConfig+0x2de>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002790:	4b1e      	ldr	r3, [pc, #120]	; (800280c <HAL_RCC_OscConfig+0x338>)
 8002792:	69da      	ldr	r2, [r3, #28]
 8002794:	4b1d      	ldr	r3, [pc, #116]	; (800280c <HAL_RCC_OscConfig+0x338>)
 8002796:	2180      	movs	r1, #128	; 0x80
 8002798:	0549      	lsls	r1, r1, #21
 800279a:	430a      	orrs	r2, r1
 800279c:	61da      	str	r2, [r3, #28]
 800279e:	4b1b      	ldr	r3, [pc, #108]	; (800280c <HAL_RCC_OscConfig+0x338>)
 80027a0:	69da      	ldr	r2, [r3, #28]
 80027a2:	2380      	movs	r3, #128	; 0x80
 80027a4:	055b      	lsls	r3, r3, #21
 80027a6:	4013      	ands	r3, r2
 80027a8:	60fb      	str	r3, [r7, #12]
 80027aa:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80027ac:	183b      	adds	r3, r7, r0
 80027ae:	2201      	movs	r2, #1
 80027b0:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027b2:	4b19      	ldr	r3, [pc, #100]	; (8002818 <HAL_RCC_OscConfig+0x344>)
 80027b4:	681a      	ldr	r2, [r3, #0]
 80027b6:	2380      	movs	r3, #128	; 0x80
 80027b8:	005b      	lsls	r3, r3, #1
 80027ba:	4013      	ands	r3, r2
 80027bc:	d11a      	bne.n	80027f4 <HAL_RCC_OscConfig+0x320>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80027be:	4b16      	ldr	r3, [pc, #88]	; (8002818 <HAL_RCC_OscConfig+0x344>)
 80027c0:	681a      	ldr	r2, [r3, #0]
 80027c2:	4b15      	ldr	r3, [pc, #84]	; (8002818 <HAL_RCC_OscConfig+0x344>)
 80027c4:	2180      	movs	r1, #128	; 0x80
 80027c6:	0049      	lsls	r1, r1, #1
 80027c8:	430a      	orrs	r2, r1
 80027ca:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80027cc:	f7fe fda6 	bl	800131c <HAL_GetTick>
 80027d0:	0003      	movs	r3, r0
 80027d2:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027d4:	e008      	b.n	80027e8 <HAL_RCC_OscConfig+0x314>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80027d6:	f7fe fda1 	bl	800131c <HAL_GetTick>
 80027da:	0002      	movs	r2, r0
 80027dc:	69bb      	ldr	r3, [r7, #24]
 80027de:	1ad3      	subs	r3, r2, r3
 80027e0:	2b64      	cmp	r3, #100	; 0x64
 80027e2:	d901      	bls.n	80027e8 <HAL_RCC_OscConfig+0x314>
        {
          return HAL_TIMEOUT;
 80027e4:	2303      	movs	r3, #3
 80027e6:	e1f5      	b.n	8002bd4 <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027e8:	4b0b      	ldr	r3, [pc, #44]	; (8002818 <HAL_RCC_OscConfig+0x344>)
 80027ea:	681a      	ldr	r2, [r3, #0]
 80027ec:	2380      	movs	r3, #128	; 0x80
 80027ee:	005b      	lsls	r3, r3, #1
 80027f0:	4013      	ands	r3, r2
 80027f2:	d0f0      	beq.n	80027d6 <HAL_RCC_OscConfig+0x302>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	689b      	ldr	r3, [r3, #8]
 80027f8:	2b01      	cmp	r3, #1
 80027fa:	d10f      	bne.n	800281c <HAL_RCC_OscConfig+0x348>
 80027fc:	4b03      	ldr	r3, [pc, #12]	; (800280c <HAL_RCC_OscConfig+0x338>)
 80027fe:	6a1a      	ldr	r2, [r3, #32]
 8002800:	4b02      	ldr	r3, [pc, #8]	; (800280c <HAL_RCC_OscConfig+0x338>)
 8002802:	2101      	movs	r1, #1
 8002804:	430a      	orrs	r2, r1
 8002806:	621a      	str	r2, [r3, #32]
 8002808:	e036      	b.n	8002878 <HAL_RCC_OscConfig+0x3a4>
 800280a:	46c0      	nop			; (mov r8, r8)
 800280c:	40021000 	.word	0x40021000
 8002810:	fffeffff 	.word	0xfffeffff
 8002814:	fffbffff 	.word	0xfffbffff
 8002818:	40007000 	.word	0x40007000
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	689b      	ldr	r3, [r3, #8]
 8002820:	2b00      	cmp	r3, #0
 8002822:	d10c      	bne.n	800283e <HAL_RCC_OscConfig+0x36a>
 8002824:	4bca      	ldr	r3, [pc, #808]	; (8002b50 <HAL_RCC_OscConfig+0x67c>)
 8002826:	6a1a      	ldr	r2, [r3, #32]
 8002828:	4bc9      	ldr	r3, [pc, #804]	; (8002b50 <HAL_RCC_OscConfig+0x67c>)
 800282a:	2101      	movs	r1, #1
 800282c:	438a      	bics	r2, r1
 800282e:	621a      	str	r2, [r3, #32]
 8002830:	4bc7      	ldr	r3, [pc, #796]	; (8002b50 <HAL_RCC_OscConfig+0x67c>)
 8002832:	6a1a      	ldr	r2, [r3, #32]
 8002834:	4bc6      	ldr	r3, [pc, #792]	; (8002b50 <HAL_RCC_OscConfig+0x67c>)
 8002836:	2104      	movs	r1, #4
 8002838:	438a      	bics	r2, r1
 800283a:	621a      	str	r2, [r3, #32]
 800283c:	e01c      	b.n	8002878 <HAL_RCC_OscConfig+0x3a4>
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	689b      	ldr	r3, [r3, #8]
 8002842:	2b05      	cmp	r3, #5
 8002844:	d10c      	bne.n	8002860 <HAL_RCC_OscConfig+0x38c>
 8002846:	4bc2      	ldr	r3, [pc, #776]	; (8002b50 <HAL_RCC_OscConfig+0x67c>)
 8002848:	6a1a      	ldr	r2, [r3, #32]
 800284a:	4bc1      	ldr	r3, [pc, #772]	; (8002b50 <HAL_RCC_OscConfig+0x67c>)
 800284c:	2104      	movs	r1, #4
 800284e:	430a      	orrs	r2, r1
 8002850:	621a      	str	r2, [r3, #32]
 8002852:	4bbf      	ldr	r3, [pc, #764]	; (8002b50 <HAL_RCC_OscConfig+0x67c>)
 8002854:	6a1a      	ldr	r2, [r3, #32]
 8002856:	4bbe      	ldr	r3, [pc, #760]	; (8002b50 <HAL_RCC_OscConfig+0x67c>)
 8002858:	2101      	movs	r1, #1
 800285a:	430a      	orrs	r2, r1
 800285c:	621a      	str	r2, [r3, #32]
 800285e:	e00b      	b.n	8002878 <HAL_RCC_OscConfig+0x3a4>
 8002860:	4bbb      	ldr	r3, [pc, #748]	; (8002b50 <HAL_RCC_OscConfig+0x67c>)
 8002862:	6a1a      	ldr	r2, [r3, #32]
 8002864:	4bba      	ldr	r3, [pc, #744]	; (8002b50 <HAL_RCC_OscConfig+0x67c>)
 8002866:	2101      	movs	r1, #1
 8002868:	438a      	bics	r2, r1
 800286a:	621a      	str	r2, [r3, #32]
 800286c:	4bb8      	ldr	r3, [pc, #736]	; (8002b50 <HAL_RCC_OscConfig+0x67c>)
 800286e:	6a1a      	ldr	r2, [r3, #32]
 8002870:	4bb7      	ldr	r3, [pc, #732]	; (8002b50 <HAL_RCC_OscConfig+0x67c>)
 8002872:	2104      	movs	r1, #4
 8002874:	438a      	bics	r2, r1
 8002876:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	689b      	ldr	r3, [r3, #8]
 800287c:	2b00      	cmp	r3, #0
 800287e:	d014      	beq.n	80028aa <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002880:	f7fe fd4c 	bl	800131c <HAL_GetTick>
 8002884:	0003      	movs	r3, r0
 8002886:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002888:	e009      	b.n	800289e <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800288a:	f7fe fd47 	bl	800131c <HAL_GetTick>
 800288e:	0002      	movs	r2, r0
 8002890:	69bb      	ldr	r3, [r7, #24]
 8002892:	1ad3      	subs	r3, r2, r3
 8002894:	4aaf      	ldr	r2, [pc, #700]	; (8002b54 <HAL_RCC_OscConfig+0x680>)
 8002896:	4293      	cmp	r3, r2
 8002898:	d901      	bls.n	800289e <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 800289a:	2303      	movs	r3, #3
 800289c:	e19a      	b.n	8002bd4 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800289e:	4bac      	ldr	r3, [pc, #688]	; (8002b50 <HAL_RCC_OscConfig+0x67c>)
 80028a0:	6a1b      	ldr	r3, [r3, #32]
 80028a2:	2202      	movs	r2, #2
 80028a4:	4013      	ands	r3, r2
 80028a6:	d0f0      	beq.n	800288a <HAL_RCC_OscConfig+0x3b6>
 80028a8:	e013      	b.n	80028d2 <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80028aa:	f7fe fd37 	bl	800131c <HAL_GetTick>
 80028ae:	0003      	movs	r3, r0
 80028b0:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80028b2:	e009      	b.n	80028c8 <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80028b4:	f7fe fd32 	bl	800131c <HAL_GetTick>
 80028b8:	0002      	movs	r2, r0
 80028ba:	69bb      	ldr	r3, [r7, #24]
 80028bc:	1ad3      	subs	r3, r2, r3
 80028be:	4aa5      	ldr	r2, [pc, #660]	; (8002b54 <HAL_RCC_OscConfig+0x680>)
 80028c0:	4293      	cmp	r3, r2
 80028c2:	d901      	bls.n	80028c8 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 80028c4:	2303      	movs	r3, #3
 80028c6:	e185      	b.n	8002bd4 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80028c8:	4ba1      	ldr	r3, [pc, #644]	; (8002b50 <HAL_RCC_OscConfig+0x67c>)
 80028ca:	6a1b      	ldr	r3, [r3, #32]
 80028cc:	2202      	movs	r2, #2
 80028ce:	4013      	ands	r3, r2
 80028d0:	d1f0      	bne.n	80028b4 <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80028d2:	231f      	movs	r3, #31
 80028d4:	18fb      	adds	r3, r7, r3
 80028d6:	781b      	ldrb	r3, [r3, #0]
 80028d8:	2b01      	cmp	r3, #1
 80028da:	d105      	bne.n	80028e8 <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80028dc:	4b9c      	ldr	r3, [pc, #624]	; (8002b50 <HAL_RCC_OscConfig+0x67c>)
 80028de:	69da      	ldr	r2, [r3, #28]
 80028e0:	4b9b      	ldr	r3, [pc, #620]	; (8002b50 <HAL_RCC_OscConfig+0x67c>)
 80028e2:	499d      	ldr	r1, [pc, #628]	; (8002b58 <HAL_RCC_OscConfig+0x684>)
 80028e4:	400a      	ands	r2, r1
 80028e6:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	2210      	movs	r2, #16
 80028ee:	4013      	ands	r3, r2
 80028f0:	d063      	beq.n	80029ba <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	695b      	ldr	r3, [r3, #20]
 80028f6:	2b01      	cmp	r3, #1
 80028f8:	d12a      	bne.n	8002950 <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80028fa:	4b95      	ldr	r3, [pc, #596]	; (8002b50 <HAL_RCC_OscConfig+0x67c>)
 80028fc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80028fe:	4b94      	ldr	r3, [pc, #592]	; (8002b50 <HAL_RCC_OscConfig+0x67c>)
 8002900:	2104      	movs	r1, #4
 8002902:	430a      	orrs	r2, r1
 8002904:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8002906:	4b92      	ldr	r3, [pc, #584]	; (8002b50 <HAL_RCC_OscConfig+0x67c>)
 8002908:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800290a:	4b91      	ldr	r3, [pc, #580]	; (8002b50 <HAL_RCC_OscConfig+0x67c>)
 800290c:	2101      	movs	r1, #1
 800290e:	430a      	orrs	r2, r1
 8002910:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002912:	f7fe fd03 	bl	800131c <HAL_GetTick>
 8002916:	0003      	movs	r3, r0
 8002918:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800291a:	e008      	b.n	800292e <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800291c:	f7fe fcfe 	bl	800131c <HAL_GetTick>
 8002920:	0002      	movs	r2, r0
 8002922:	69bb      	ldr	r3, [r7, #24]
 8002924:	1ad3      	subs	r3, r2, r3
 8002926:	2b02      	cmp	r3, #2
 8002928:	d901      	bls.n	800292e <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 800292a:	2303      	movs	r3, #3
 800292c:	e152      	b.n	8002bd4 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800292e:	4b88      	ldr	r3, [pc, #544]	; (8002b50 <HAL_RCC_OscConfig+0x67c>)
 8002930:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002932:	2202      	movs	r2, #2
 8002934:	4013      	ands	r3, r2
 8002936:	d0f1      	beq.n	800291c <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8002938:	4b85      	ldr	r3, [pc, #532]	; (8002b50 <HAL_RCC_OscConfig+0x67c>)
 800293a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800293c:	22f8      	movs	r2, #248	; 0xf8
 800293e:	4393      	bics	r3, r2
 8002940:	0019      	movs	r1, r3
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	699b      	ldr	r3, [r3, #24]
 8002946:	00da      	lsls	r2, r3, #3
 8002948:	4b81      	ldr	r3, [pc, #516]	; (8002b50 <HAL_RCC_OscConfig+0x67c>)
 800294a:	430a      	orrs	r2, r1
 800294c:	635a      	str	r2, [r3, #52]	; 0x34
 800294e:	e034      	b.n	80029ba <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	695b      	ldr	r3, [r3, #20]
 8002954:	3305      	adds	r3, #5
 8002956:	d111      	bne.n	800297c <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8002958:	4b7d      	ldr	r3, [pc, #500]	; (8002b50 <HAL_RCC_OscConfig+0x67c>)
 800295a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800295c:	4b7c      	ldr	r3, [pc, #496]	; (8002b50 <HAL_RCC_OscConfig+0x67c>)
 800295e:	2104      	movs	r1, #4
 8002960:	438a      	bics	r2, r1
 8002962:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8002964:	4b7a      	ldr	r3, [pc, #488]	; (8002b50 <HAL_RCC_OscConfig+0x67c>)
 8002966:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002968:	22f8      	movs	r2, #248	; 0xf8
 800296a:	4393      	bics	r3, r2
 800296c:	0019      	movs	r1, r3
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	699b      	ldr	r3, [r3, #24]
 8002972:	00da      	lsls	r2, r3, #3
 8002974:	4b76      	ldr	r3, [pc, #472]	; (8002b50 <HAL_RCC_OscConfig+0x67c>)
 8002976:	430a      	orrs	r2, r1
 8002978:	635a      	str	r2, [r3, #52]	; 0x34
 800297a:	e01e      	b.n	80029ba <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800297c:	4b74      	ldr	r3, [pc, #464]	; (8002b50 <HAL_RCC_OscConfig+0x67c>)
 800297e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002980:	4b73      	ldr	r3, [pc, #460]	; (8002b50 <HAL_RCC_OscConfig+0x67c>)
 8002982:	2104      	movs	r1, #4
 8002984:	430a      	orrs	r2, r1
 8002986:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8002988:	4b71      	ldr	r3, [pc, #452]	; (8002b50 <HAL_RCC_OscConfig+0x67c>)
 800298a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800298c:	4b70      	ldr	r3, [pc, #448]	; (8002b50 <HAL_RCC_OscConfig+0x67c>)
 800298e:	2101      	movs	r1, #1
 8002990:	438a      	bics	r2, r1
 8002992:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002994:	f7fe fcc2 	bl	800131c <HAL_GetTick>
 8002998:	0003      	movs	r3, r0
 800299a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 800299c:	e008      	b.n	80029b0 <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800299e:	f7fe fcbd 	bl	800131c <HAL_GetTick>
 80029a2:	0002      	movs	r2, r0
 80029a4:	69bb      	ldr	r3, [r7, #24]
 80029a6:	1ad3      	subs	r3, r2, r3
 80029a8:	2b02      	cmp	r3, #2
 80029aa:	d901      	bls.n	80029b0 <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 80029ac:	2303      	movs	r3, #3
 80029ae:	e111      	b.n	8002bd4 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80029b0:	4b67      	ldr	r3, [pc, #412]	; (8002b50 <HAL_RCC_OscConfig+0x67c>)
 80029b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80029b4:	2202      	movs	r2, #2
 80029b6:	4013      	ands	r3, r2
 80029b8:	d1f1      	bne.n	800299e <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	2220      	movs	r2, #32
 80029c0:	4013      	ands	r3, r2
 80029c2:	d05c      	beq.n	8002a7e <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 80029c4:	4b62      	ldr	r3, [pc, #392]	; (8002b50 <HAL_RCC_OscConfig+0x67c>)
 80029c6:	685b      	ldr	r3, [r3, #4]
 80029c8:	220c      	movs	r2, #12
 80029ca:	4013      	ands	r3, r2
 80029cc:	2b0c      	cmp	r3, #12
 80029ce:	d00e      	beq.n	80029ee <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 80029d0:	4b5f      	ldr	r3, [pc, #380]	; (8002b50 <HAL_RCC_OscConfig+0x67c>)
 80029d2:	685b      	ldr	r3, [r3, #4]
 80029d4:	220c      	movs	r2, #12
 80029d6:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 80029d8:	2b08      	cmp	r3, #8
 80029da:	d114      	bne.n	8002a06 <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 80029dc:	4b5c      	ldr	r3, [pc, #368]	; (8002b50 <HAL_RCC_OscConfig+0x67c>)
 80029de:	685a      	ldr	r2, [r3, #4]
 80029e0:	23c0      	movs	r3, #192	; 0xc0
 80029e2:	025b      	lsls	r3, r3, #9
 80029e4:	401a      	ands	r2, r3
 80029e6:	23c0      	movs	r3, #192	; 0xc0
 80029e8:	025b      	lsls	r3, r3, #9
 80029ea:	429a      	cmp	r2, r3
 80029ec:	d10b      	bne.n	8002a06 <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 80029ee:	4b58      	ldr	r3, [pc, #352]	; (8002b50 <HAL_RCC_OscConfig+0x67c>)
 80029f0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80029f2:	2380      	movs	r3, #128	; 0x80
 80029f4:	025b      	lsls	r3, r3, #9
 80029f6:	4013      	ands	r3, r2
 80029f8:	d040      	beq.n	8002a7c <HAL_RCC_OscConfig+0x5a8>
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	6a1b      	ldr	r3, [r3, #32]
 80029fe:	2b01      	cmp	r3, #1
 8002a00:	d03c      	beq.n	8002a7c <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8002a02:	2301      	movs	r3, #1
 8002a04:	e0e6      	b.n	8002bd4 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	6a1b      	ldr	r3, [r3, #32]
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d01b      	beq.n	8002a46 <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8002a0e:	4b50      	ldr	r3, [pc, #320]	; (8002b50 <HAL_RCC_OscConfig+0x67c>)
 8002a10:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002a12:	4b4f      	ldr	r3, [pc, #316]	; (8002b50 <HAL_RCC_OscConfig+0x67c>)
 8002a14:	2180      	movs	r1, #128	; 0x80
 8002a16:	0249      	lsls	r1, r1, #9
 8002a18:	430a      	orrs	r2, r1
 8002a1a:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a1c:	f7fe fc7e 	bl	800131c <HAL_GetTick>
 8002a20:	0003      	movs	r3, r0
 8002a22:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8002a24:	e008      	b.n	8002a38 <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002a26:	f7fe fc79 	bl	800131c <HAL_GetTick>
 8002a2a:	0002      	movs	r2, r0
 8002a2c:	69bb      	ldr	r3, [r7, #24]
 8002a2e:	1ad3      	subs	r3, r2, r3
 8002a30:	2b02      	cmp	r3, #2
 8002a32:	d901      	bls.n	8002a38 <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 8002a34:	2303      	movs	r3, #3
 8002a36:	e0cd      	b.n	8002bd4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8002a38:	4b45      	ldr	r3, [pc, #276]	; (8002b50 <HAL_RCC_OscConfig+0x67c>)
 8002a3a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002a3c:	2380      	movs	r3, #128	; 0x80
 8002a3e:	025b      	lsls	r3, r3, #9
 8002a40:	4013      	ands	r3, r2
 8002a42:	d0f0      	beq.n	8002a26 <HAL_RCC_OscConfig+0x552>
 8002a44:	e01b      	b.n	8002a7e <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8002a46:	4b42      	ldr	r3, [pc, #264]	; (8002b50 <HAL_RCC_OscConfig+0x67c>)
 8002a48:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002a4a:	4b41      	ldr	r3, [pc, #260]	; (8002b50 <HAL_RCC_OscConfig+0x67c>)
 8002a4c:	4943      	ldr	r1, [pc, #268]	; (8002b5c <HAL_RCC_OscConfig+0x688>)
 8002a4e:	400a      	ands	r2, r1
 8002a50:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a52:	f7fe fc63 	bl	800131c <HAL_GetTick>
 8002a56:	0003      	movs	r3, r0
 8002a58:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8002a5a:	e008      	b.n	8002a6e <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002a5c:	f7fe fc5e 	bl	800131c <HAL_GetTick>
 8002a60:	0002      	movs	r2, r0
 8002a62:	69bb      	ldr	r3, [r7, #24]
 8002a64:	1ad3      	subs	r3, r2, r3
 8002a66:	2b02      	cmp	r3, #2
 8002a68:	d901      	bls.n	8002a6e <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 8002a6a:	2303      	movs	r3, #3
 8002a6c:	e0b2      	b.n	8002bd4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8002a6e:	4b38      	ldr	r3, [pc, #224]	; (8002b50 <HAL_RCC_OscConfig+0x67c>)
 8002a70:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002a72:	2380      	movs	r3, #128	; 0x80
 8002a74:	025b      	lsls	r3, r3, #9
 8002a76:	4013      	ands	r3, r2
 8002a78:	d1f0      	bne.n	8002a5c <HAL_RCC_OscConfig+0x588>
 8002a7a:	e000      	b.n	8002a7e <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8002a7c:	46c0      	nop			; (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d100      	bne.n	8002a88 <HAL_RCC_OscConfig+0x5b4>
 8002a86:	e0a4      	b.n	8002bd2 <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002a88:	4b31      	ldr	r3, [pc, #196]	; (8002b50 <HAL_RCC_OscConfig+0x67c>)
 8002a8a:	685b      	ldr	r3, [r3, #4]
 8002a8c:	220c      	movs	r2, #12
 8002a8e:	4013      	ands	r3, r2
 8002a90:	2b08      	cmp	r3, #8
 8002a92:	d100      	bne.n	8002a96 <HAL_RCC_OscConfig+0x5c2>
 8002a94:	e078      	b.n	8002b88 <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a9a:	2b02      	cmp	r3, #2
 8002a9c:	d14c      	bne.n	8002b38 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a9e:	4b2c      	ldr	r3, [pc, #176]	; (8002b50 <HAL_RCC_OscConfig+0x67c>)
 8002aa0:	681a      	ldr	r2, [r3, #0]
 8002aa2:	4b2b      	ldr	r3, [pc, #172]	; (8002b50 <HAL_RCC_OscConfig+0x67c>)
 8002aa4:	492e      	ldr	r1, [pc, #184]	; (8002b60 <HAL_RCC_OscConfig+0x68c>)
 8002aa6:	400a      	ands	r2, r1
 8002aa8:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002aaa:	f7fe fc37 	bl	800131c <HAL_GetTick>
 8002aae:	0003      	movs	r3, r0
 8002ab0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002ab2:	e008      	b.n	8002ac6 <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002ab4:	f7fe fc32 	bl	800131c <HAL_GetTick>
 8002ab8:	0002      	movs	r2, r0
 8002aba:	69bb      	ldr	r3, [r7, #24]
 8002abc:	1ad3      	subs	r3, r2, r3
 8002abe:	2b02      	cmp	r3, #2
 8002ac0:	d901      	bls.n	8002ac6 <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 8002ac2:	2303      	movs	r3, #3
 8002ac4:	e086      	b.n	8002bd4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002ac6:	4b22      	ldr	r3, [pc, #136]	; (8002b50 <HAL_RCC_OscConfig+0x67c>)
 8002ac8:	681a      	ldr	r2, [r3, #0]
 8002aca:	2380      	movs	r3, #128	; 0x80
 8002acc:	049b      	lsls	r3, r3, #18
 8002ace:	4013      	ands	r3, r2
 8002ad0:	d1f0      	bne.n	8002ab4 <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002ad2:	4b1f      	ldr	r3, [pc, #124]	; (8002b50 <HAL_RCC_OscConfig+0x67c>)
 8002ad4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ad6:	220f      	movs	r2, #15
 8002ad8:	4393      	bics	r3, r2
 8002ada:	0019      	movs	r1, r3
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002ae0:	4b1b      	ldr	r3, [pc, #108]	; (8002b50 <HAL_RCC_OscConfig+0x67c>)
 8002ae2:	430a      	orrs	r2, r1
 8002ae4:	62da      	str	r2, [r3, #44]	; 0x2c
 8002ae6:	4b1a      	ldr	r3, [pc, #104]	; (8002b50 <HAL_RCC_OscConfig+0x67c>)
 8002ae8:	685b      	ldr	r3, [r3, #4]
 8002aea:	4a1e      	ldr	r2, [pc, #120]	; (8002b64 <HAL_RCC_OscConfig+0x690>)
 8002aec:	4013      	ands	r3, r2
 8002aee:	0019      	movs	r1, r3
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002af8:	431a      	orrs	r2, r3
 8002afa:	4b15      	ldr	r3, [pc, #84]	; (8002b50 <HAL_RCC_OscConfig+0x67c>)
 8002afc:	430a      	orrs	r2, r1
 8002afe:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002b00:	4b13      	ldr	r3, [pc, #76]	; (8002b50 <HAL_RCC_OscConfig+0x67c>)
 8002b02:	681a      	ldr	r2, [r3, #0]
 8002b04:	4b12      	ldr	r3, [pc, #72]	; (8002b50 <HAL_RCC_OscConfig+0x67c>)
 8002b06:	2180      	movs	r1, #128	; 0x80
 8002b08:	0449      	lsls	r1, r1, #17
 8002b0a:	430a      	orrs	r2, r1
 8002b0c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b0e:	f7fe fc05 	bl	800131c <HAL_GetTick>
 8002b12:	0003      	movs	r3, r0
 8002b14:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002b16:	e008      	b.n	8002b2a <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002b18:	f7fe fc00 	bl	800131c <HAL_GetTick>
 8002b1c:	0002      	movs	r2, r0
 8002b1e:	69bb      	ldr	r3, [r7, #24]
 8002b20:	1ad3      	subs	r3, r2, r3
 8002b22:	2b02      	cmp	r3, #2
 8002b24:	d901      	bls.n	8002b2a <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 8002b26:	2303      	movs	r3, #3
 8002b28:	e054      	b.n	8002bd4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002b2a:	4b09      	ldr	r3, [pc, #36]	; (8002b50 <HAL_RCC_OscConfig+0x67c>)
 8002b2c:	681a      	ldr	r2, [r3, #0]
 8002b2e:	2380      	movs	r3, #128	; 0x80
 8002b30:	049b      	lsls	r3, r3, #18
 8002b32:	4013      	ands	r3, r2
 8002b34:	d0f0      	beq.n	8002b18 <HAL_RCC_OscConfig+0x644>
 8002b36:	e04c      	b.n	8002bd2 <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b38:	4b05      	ldr	r3, [pc, #20]	; (8002b50 <HAL_RCC_OscConfig+0x67c>)
 8002b3a:	681a      	ldr	r2, [r3, #0]
 8002b3c:	4b04      	ldr	r3, [pc, #16]	; (8002b50 <HAL_RCC_OscConfig+0x67c>)
 8002b3e:	4908      	ldr	r1, [pc, #32]	; (8002b60 <HAL_RCC_OscConfig+0x68c>)
 8002b40:	400a      	ands	r2, r1
 8002b42:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b44:	f7fe fbea 	bl	800131c <HAL_GetTick>
 8002b48:	0003      	movs	r3, r0
 8002b4a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002b4c:	e015      	b.n	8002b7a <HAL_RCC_OscConfig+0x6a6>
 8002b4e:	46c0      	nop			; (mov r8, r8)
 8002b50:	40021000 	.word	0x40021000
 8002b54:	00001388 	.word	0x00001388
 8002b58:	efffffff 	.word	0xefffffff
 8002b5c:	fffeffff 	.word	0xfffeffff
 8002b60:	feffffff 	.word	0xfeffffff
 8002b64:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002b68:	f7fe fbd8 	bl	800131c <HAL_GetTick>
 8002b6c:	0002      	movs	r2, r0
 8002b6e:	69bb      	ldr	r3, [r7, #24]
 8002b70:	1ad3      	subs	r3, r2, r3
 8002b72:	2b02      	cmp	r3, #2
 8002b74:	d901      	bls.n	8002b7a <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 8002b76:	2303      	movs	r3, #3
 8002b78:	e02c      	b.n	8002bd4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002b7a:	4b18      	ldr	r3, [pc, #96]	; (8002bdc <HAL_RCC_OscConfig+0x708>)
 8002b7c:	681a      	ldr	r2, [r3, #0]
 8002b7e:	2380      	movs	r3, #128	; 0x80
 8002b80:	049b      	lsls	r3, r3, #18
 8002b82:	4013      	ands	r3, r2
 8002b84:	d1f0      	bne.n	8002b68 <HAL_RCC_OscConfig+0x694>
 8002b86:	e024      	b.n	8002bd2 <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b8c:	2b01      	cmp	r3, #1
 8002b8e:	d101      	bne.n	8002b94 <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 8002b90:	2301      	movs	r3, #1
 8002b92:	e01f      	b.n	8002bd4 <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8002b94:	4b11      	ldr	r3, [pc, #68]	; (8002bdc <HAL_RCC_OscConfig+0x708>)
 8002b96:	685b      	ldr	r3, [r3, #4]
 8002b98:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8002b9a:	4b10      	ldr	r3, [pc, #64]	; (8002bdc <HAL_RCC_OscConfig+0x708>)
 8002b9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b9e:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ba0:	697a      	ldr	r2, [r7, #20]
 8002ba2:	23c0      	movs	r3, #192	; 0xc0
 8002ba4:	025b      	lsls	r3, r3, #9
 8002ba6:	401a      	ands	r2, r3
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bac:	429a      	cmp	r2, r3
 8002bae:	d10e      	bne.n	8002bce <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8002bb0:	693b      	ldr	r3, [r7, #16]
 8002bb2:	220f      	movs	r2, #15
 8002bb4:	401a      	ands	r2, r3
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002bba:	429a      	cmp	r2, r3
 8002bbc:	d107      	bne.n	8002bce <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8002bbe:	697a      	ldr	r2, [r7, #20]
 8002bc0:	23f0      	movs	r3, #240	; 0xf0
 8002bc2:	039b      	lsls	r3, r3, #14
 8002bc4:	401a      	ands	r2, r3
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8002bca:	429a      	cmp	r2, r3
 8002bcc:	d001      	beq.n	8002bd2 <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 8002bce:	2301      	movs	r3, #1
 8002bd0:	e000      	b.n	8002bd4 <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 8002bd2:	2300      	movs	r3, #0
}
 8002bd4:	0018      	movs	r0, r3
 8002bd6:	46bd      	mov	sp, r7
 8002bd8:	b008      	add	sp, #32
 8002bda:	bd80      	pop	{r7, pc}
 8002bdc:	40021000 	.word	0x40021000

08002be0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002be0:	b580      	push	{r7, lr}
 8002be2:	b084      	sub	sp, #16
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	6078      	str	r0, [r7, #4]
 8002be8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d101      	bne.n	8002bf4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002bf0:	2301      	movs	r3, #1
 8002bf2:	e0bf      	b.n	8002d74 <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002bf4:	4b61      	ldr	r3, [pc, #388]	; (8002d7c <HAL_RCC_ClockConfig+0x19c>)
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	2201      	movs	r2, #1
 8002bfa:	4013      	ands	r3, r2
 8002bfc:	683a      	ldr	r2, [r7, #0]
 8002bfe:	429a      	cmp	r2, r3
 8002c00:	d911      	bls.n	8002c26 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c02:	4b5e      	ldr	r3, [pc, #376]	; (8002d7c <HAL_RCC_ClockConfig+0x19c>)
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	2201      	movs	r2, #1
 8002c08:	4393      	bics	r3, r2
 8002c0a:	0019      	movs	r1, r3
 8002c0c:	4b5b      	ldr	r3, [pc, #364]	; (8002d7c <HAL_RCC_ClockConfig+0x19c>)
 8002c0e:	683a      	ldr	r2, [r7, #0]
 8002c10:	430a      	orrs	r2, r1
 8002c12:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c14:	4b59      	ldr	r3, [pc, #356]	; (8002d7c <HAL_RCC_ClockConfig+0x19c>)
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	2201      	movs	r2, #1
 8002c1a:	4013      	ands	r3, r2
 8002c1c:	683a      	ldr	r2, [r7, #0]
 8002c1e:	429a      	cmp	r2, r3
 8002c20:	d001      	beq.n	8002c26 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8002c22:	2301      	movs	r3, #1
 8002c24:	e0a6      	b.n	8002d74 <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	2202      	movs	r2, #2
 8002c2c:	4013      	ands	r3, r2
 8002c2e:	d015      	beq.n	8002c5c <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	2204      	movs	r2, #4
 8002c36:	4013      	ands	r3, r2
 8002c38:	d006      	beq.n	8002c48 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8002c3a:	4b51      	ldr	r3, [pc, #324]	; (8002d80 <HAL_RCC_ClockConfig+0x1a0>)
 8002c3c:	685a      	ldr	r2, [r3, #4]
 8002c3e:	4b50      	ldr	r3, [pc, #320]	; (8002d80 <HAL_RCC_ClockConfig+0x1a0>)
 8002c40:	21e0      	movs	r1, #224	; 0xe0
 8002c42:	00c9      	lsls	r1, r1, #3
 8002c44:	430a      	orrs	r2, r1
 8002c46:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002c48:	4b4d      	ldr	r3, [pc, #308]	; (8002d80 <HAL_RCC_ClockConfig+0x1a0>)
 8002c4a:	685b      	ldr	r3, [r3, #4]
 8002c4c:	22f0      	movs	r2, #240	; 0xf0
 8002c4e:	4393      	bics	r3, r2
 8002c50:	0019      	movs	r1, r3
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	689a      	ldr	r2, [r3, #8]
 8002c56:	4b4a      	ldr	r3, [pc, #296]	; (8002d80 <HAL_RCC_ClockConfig+0x1a0>)
 8002c58:	430a      	orrs	r2, r1
 8002c5a:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	2201      	movs	r2, #1
 8002c62:	4013      	ands	r3, r2
 8002c64:	d04c      	beq.n	8002d00 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	685b      	ldr	r3, [r3, #4]
 8002c6a:	2b01      	cmp	r3, #1
 8002c6c:	d107      	bne.n	8002c7e <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c6e:	4b44      	ldr	r3, [pc, #272]	; (8002d80 <HAL_RCC_ClockConfig+0x1a0>)
 8002c70:	681a      	ldr	r2, [r3, #0]
 8002c72:	2380      	movs	r3, #128	; 0x80
 8002c74:	029b      	lsls	r3, r3, #10
 8002c76:	4013      	ands	r3, r2
 8002c78:	d120      	bne.n	8002cbc <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8002c7a:	2301      	movs	r3, #1
 8002c7c:	e07a      	b.n	8002d74 <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	685b      	ldr	r3, [r3, #4]
 8002c82:	2b02      	cmp	r3, #2
 8002c84:	d107      	bne.n	8002c96 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c86:	4b3e      	ldr	r3, [pc, #248]	; (8002d80 <HAL_RCC_ClockConfig+0x1a0>)
 8002c88:	681a      	ldr	r2, [r3, #0]
 8002c8a:	2380      	movs	r3, #128	; 0x80
 8002c8c:	049b      	lsls	r3, r3, #18
 8002c8e:	4013      	ands	r3, r2
 8002c90:	d114      	bne.n	8002cbc <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8002c92:	2301      	movs	r3, #1
 8002c94:	e06e      	b.n	8002d74 <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	685b      	ldr	r3, [r3, #4]
 8002c9a:	2b03      	cmp	r3, #3
 8002c9c:	d107      	bne.n	8002cae <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8002c9e:	4b38      	ldr	r3, [pc, #224]	; (8002d80 <HAL_RCC_ClockConfig+0x1a0>)
 8002ca0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002ca2:	2380      	movs	r3, #128	; 0x80
 8002ca4:	025b      	lsls	r3, r3, #9
 8002ca6:	4013      	ands	r3, r2
 8002ca8:	d108      	bne.n	8002cbc <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8002caa:	2301      	movs	r3, #1
 8002cac:	e062      	b.n	8002d74 <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002cae:	4b34      	ldr	r3, [pc, #208]	; (8002d80 <HAL_RCC_ClockConfig+0x1a0>)
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	2202      	movs	r2, #2
 8002cb4:	4013      	ands	r3, r2
 8002cb6:	d101      	bne.n	8002cbc <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8002cb8:	2301      	movs	r3, #1
 8002cba:	e05b      	b.n	8002d74 <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002cbc:	4b30      	ldr	r3, [pc, #192]	; (8002d80 <HAL_RCC_ClockConfig+0x1a0>)
 8002cbe:	685b      	ldr	r3, [r3, #4]
 8002cc0:	2203      	movs	r2, #3
 8002cc2:	4393      	bics	r3, r2
 8002cc4:	0019      	movs	r1, r3
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	685a      	ldr	r2, [r3, #4]
 8002cca:	4b2d      	ldr	r3, [pc, #180]	; (8002d80 <HAL_RCC_ClockConfig+0x1a0>)
 8002ccc:	430a      	orrs	r2, r1
 8002cce:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002cd0:	f7fe fb24 	bl	800131c <HAL_GetTick>
 8002cd4:	0003      	movs	r3, r0
 8002cd6:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002cd8:	e009      	b.n	8002cee <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002cda:	f7fe fb1f 	bl	800131c <HAL_GetTick>
 8002cde:	0002      	movs	r2, r0
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	1ad3      	subs	r3, r2, r3
 8002ce4:	4a27      	ldr	r2, [pc, #156]	; (8002d84 <HAL_RCC_ClockConfig+0x1a4>)
 8002ce6:	4293      	cmp	r3, r2
 8002ce8:	d901      	bls.n	8002cee <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002cea:	2303      	movs	r3, #3
 8002cec:	e042      	b.n	8002d74 <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002cee:	4b24      	ldr	r3, [pc, #144]	; (8002d80 <HAL_RCC_ClockConfig+0x1a0>)
 8002cf0:	685b      	ldr	r3, [r3, #4]
 8002cf2:	220c      	movs	r2, #12
 8002cf4:	401a      	ands	r2, r3
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	685b      	ldr	r3, [r3, #4]
 8002cfa:	009b      	lsls	r3, r3, #2
 8002cfc:	429a      	cmp	r2, r3
 8002cfe:	d1ec      	bne.n	8002cda <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002d00:	4b1e      	ldr	r3, [pc, #120]	; (8002d7c <HAL_RCC_ClockConfig+0x19c>)
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	2201      	movs	r2, #1
 8002d06:	4013      	ands	r3, r2
 8002d08:	683a      	ldr	r2, [r7, #0]
 8002d0a:	429a      	cmp	r2, r3
 8002d0c:	d211      	bcs.n	8002d32 <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d0e:	4b1b      	ldr	r3, [pc, #108]	; (8002d7c <HAL_RCC_ClockConfig+0x19c>)
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	2201      	movs	r2, #1
 8002d14:	4393      	bics	r3, r2
 8002d16:	0019      	movs	r1, r3
 8002d18:	4b18      	ldr	r3, [pc, #96]	; (8002d7c <HAL_RCC_ClockConfig+0x19c>)
 8002d1a:	683a      	ldr	r2, [r7, #0]
 8002d1c:	430a      	orrs	r2, r1
 8002d1e:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d20:	4b16      	ldr	r3, [pc, #88]	; (8002d7c <HAL_RCC_ClockConfig+0x19c>)
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	2201      	movs	r2, #1
 8002d26:	4013      	ands	r3, r2
 8002d28:	683a      	ldr	r2, [r7, #0]
 8002d2a:	429a      	cmp	r2, r3
 8002d2c:	d001      	beq.n	8002d32 <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 8002d2e:	2301      	movs	r3, #1
 8002d30:	e020      	b.n	8002d74 <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	2204      	movs	r2, #4
 8002d38:	4013      	ands	r3, r2
 8002d3a:	d009      	beq.n	8002d50 <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002d3c:	4b10      	ldr	r3, [pc, #64]	; (8002d80 <HAL_RCC_ClockConfig+0x1a0>)
 8002d3e:	685b      	ldr	r3, [r3, #4]
 8002d40:	4a11      	ldr	r2, [pc, #68]	; (8002d88 <HAL_RCC_ClockConfig+0x1a8>)
 8002d42:	4013      	ands	r3, r2
 8002d44:	0019      	movs	r1, r3
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	68da      	ldr	r2, [r3, #12]
 8002d4a:	4b0d      	ldr	r3, [pc, #52]	; (8002d80 <HAL_RCC_ClockConfig+0x1a0>)
 8002d4c:	430a      	orrs	r2, r1
 8002d4e:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002d50:	f000 f820 	bl	8002d94 <HAL_RCC_GetSysClockFreq>
 8002d54:	0001      	movs	r1, r0
 8002d56:	4b0a      	ldr	r3, [pc, #40]	; (8002d80 <HAL_RCC_ClockConfig+0x1a0>)
 8002d58:	685b      	ldr	r3, [r3, #4]
 8002d5a:	091b      	lsrs	r3, r3, #4
 8002d5c:	220f      	movs	r2, #15
 8002d5e:	4013      	ands	r3, r2
 8002d60:	4a0a      	ldr	r2, [pc, #40]	; (8002d8c <HAL_RCC_ClockConfig+0x1ac>)
 8002d62:	5cd3      	ldrb	r3, [r2, r3]
 8002d64:	000a      	movs	r2, r1
 8002d66:	40da      	lsrs	r2, r3
 8002d68:	4b09      	ldr	r3, [pc, #36]	; (8002d90 <HAL_RCC_ClockConfig+0x1b0>)
 8002d6a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8002d6c:	2000      	movs	r0, #0
 8002d6e:	f7fe fa8f 	bl	8001290 <HAL_InitTick>
  
  return HAL_OK;
 8002d72:	2300      	movs	r3, #0
}
 8002d74:	0018      	movs	r0, r3
 8002d76:	46bd      	mov	sp, r7
 8002d78:	b004      	add	sp, #16
 8002d7a:	bd80      	pop	{r7, pc}
 8002d7c:	40022000 	.word	0x40022000
 8002d80:	40021000 	.word	0x40021000
 8002d84:	00001388 	.word	0x00001388
 8002d88:	fffff8ff 	.word	0xfffff8ff
 8002d8c:	0800487c 	.word	0x0800487c
 8002d90:	20000020 	.word	0x20000020

08002d94 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002d94:	b590      	push	{r4, r7, lr}
 8002d96:	b08f      	sub	sp, #60	; 0x3c
 8002d98:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8002d9a:	2314      	movs	r3, #20
 8002d9c:	18fb      	adds	r3, r7, r3
 8002d9e:	4a38      	ldr	r2, [pc, #224]	; (8002e80 <HAL_RCC_GetSysClockFreq+0xec>)
 8002da0:	ca13      	ldmia	r2!, {r0, r1, r4}
 8002da2:	c313      	stmia	r3!, {r0, r1, r4}
 8002da4:	6812      	ldr	r2, [r2, #0]
 8002da6:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8002da8:	1d3b      	adds	r3, r7, #4
 8002daa:	4a36      	ldr	r2, [pc, #216]	; (8002e84 <HAL_RCC_GetSysClockFreq+0xf0>)
 8002dac:	ca13      	ldmia	r2!, {r0, r1, r4}
 8002dae:	c313      	stmia	r3!, {r0, r1, r4}
 8002db0:	6812      	ldr	r2, [r2, #0]
 8002db2:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002db4:	2300      	movs	r3, #0
 8002db6:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002db8:	2300      	movs	r3, #0
 8002dba:	62bb      	str	r3, [r7, #40]	; 0x28
 8002dbc:	2300      	movs	r3, #0
 8002dbe:	637b      	str	r3, [r7, #52]	; 0x34
 8002dc0:	2300      	movs	r3, #0
 8002dc2:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 8002dc4:	2300      	movs	r3, #0
 8002dc6:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 8002dc8:	4b2f      	ldr	r3, [pc, #188]	; (8002e88 <HAL_RCC_GetSysClockFreq+0xf4>)
 8002dca:	685b      	ldr	r3, [r3, #4]
 8002dcc:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002dce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002dd0:	220c      	movs	r2, #12
 8002dd2:	4013      	ands	r3, r2
 8002dd4:	2b0c      	cmp	r3, #12
 8002dd6:	d047      	beq.n	8002e68 <HAL_RCC_GetSysClockFreq+0xd4>
 8002dd8:	d849      	bhi.n	8002e6e <HAL_RCC_GetSysClockFreq+0xda>
 8002dda:	2b04      	cmp	r3, #4
 8002ddc:	d002      	beq.n	8002de4 <HAL_RCC_GetSysClockFreq+0x50>
 8002dde:	2b08      	cmp	r3, #8
 8002de0:	d003      	beq.n	8002dea <HAL_RCC_GetSysClockFreq+0x56>
 8002de2:	e044      	b.n	8002e6e <HAL_RCC_GetSysClockFreq+0xda>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002de4:	4b29      	ldr	r3, [pc, #164]	; (8002e8c <HAL_RCC_GetSysClockFreq+0xf8>)
 8002de6:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002de8:	e044      	b.n	8002e74 <HAL_RCC_GetSysClockFreq+0xe0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8002dea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002dec:	0c9b      	lsrs	r3, r3, #18
 8002dee:	220f      	movs	r2, #15
 8002df0:	4013      	ands	r3, r2
 8002df2:	2214      	movs	r2, #20
 8002df4:	18ba      	adds	r2, r7, r2
 8002df6:	5cd3      	ldrb	r3, [r2, r3]
 8002df8:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8002dfa:	4b23      	ldr	r3, [pc, #140]	; (8002e88 <HAL_RCC_GetSysClockFreq+0xf4>)
 8002dfc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002dfe:	220f      	movs	r2, #15
 8002e00:	4013      	ands	r3, r2
 8002e02:	1d3a      	adds	r2, r7, #4
 8002e04:	5cd3      	ldrb	r3, [r2, r3]
 8002e06:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8002e08:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002e0a:	23c0      	movs	r3, #192	; 0xc0
 8002e0c:	025b      	lsls	r3, r3, #9
 8002e0e:	401a      	ands	r2, r3
 8002e10:	2380      	movs	r3, #128	; 0x80
 8002e12:	025b      	lsls	r3, r3, #9
 8002e14:	429a      	cmp	r2, r3
 8002e16:	d109      	bne.n	8002e2c <HAL_RCC_GetSysClockFreq+0x98>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002e18:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002e1a:	481c      	ldr	r0, [pc, #112]	; (8002e8c <HAL_RCC_GetSysClockFreq+0xf8>)
 8002e1c:	f7fd f974 	bl	8000108 <__udivsi3>
 8002e20:	0003      	movs	r3, r0
 8002e22:	001a      	movs	r2, r3
 8002e24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e26:	4353      	muls	r3, r2
 8002e28:	637b      	str	r3, [r7, #52]	; 0x34
 8002e2a:	e01a      	b.n	8002e62 <HAL_RCC_GetSysClockFreq+0xce>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 8002e2c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002e2e:	23c0      	movs	r3, #192	; 0xc0
 8002e30:	025b      	lsls	r3, r3, #9
 8002e32:	401a      	ands	r2, r3
 8002e34:	23c0      	movs	r3, #192	; 0xc0
 8002e36:	025b      	lsls	r3, r3, #9
 8002e38:	429a      	cmp	r2, r3
 8002e3a:	d109      	bne.n	8002e50 <HAL_RCC_GetSysClockFreq+0xbc>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002e3c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002e3e:	4814      	ldr	r0, [pc, #80]	; (8002e90 <HAL_RCC_GetSysClockFreq+0xfc>)
 8002e40:	f7fd f962 	bl	8000108 <__udivsi3>
 8002e44:	0003      	movs	r3, r0
 8002e46:	001a      	movs	r2, r3
 8002e48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e4a:	4353      	muls	r3, r2
 8002e4c:	637b      	str	r3, [r7, #52]	; 0x34
 8002e4e:	e008      	b.n	8002e62 <HAL_RCC_GetSysClockFreq+0xce>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002e50:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002e52:	480e      	ldr	r0, [pc, #56]	; (8002e8c <HAL_RCC_GetSysClockFreq+0xf8>)
 8002e54:	f7fd f958 	bl	8000108 <__udivsi3>
 8002e58:	0003      	movs	r3, r0
 8002e5a:	001a      	movs	r2, r3
 8002e5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e5e:	4353      	muls	r3, r2
 8002e60:	637b      	str	r3, [r7, #52]	; 0x34
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 8002e62:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002e64:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002e66:	e005      	b.n	8002e74 <HAL_RCC_GetSysClockFreq+0xe0>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 8002e68:	4b09      	ldr	r3, [pc, #36]	; (8002e90 <HAL_RCC_GetSysClockFreq+0xfc>)
 8002e6a:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002e6c:	e002      	b.n	8002e74 <HAL_RCC_GetSysClockFreq+0xe0>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002e6e:	4b07      	ldr	r3, [pc, #28]	; (8002e8c <HAL_RCC_GetSysClockFreq+0xf8>)
 8002e70:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002e72:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8002e74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8002e76:	0018      	movs	r0, r3
 8002e78:	46bd      	mov	sp, r7
 8002e7a:	b00f      	add	sp, #60	; 0x3c
 8002e7c:	bd90      	pop	{r4, r7, pc}
 8002e7e:	46c0      	nop			; (mov r8, r8)
 8002e80:	0800485c 	.word	0x0800485c
 8002e84:	0800486c 	.word	0x0800486c
 8002e88:	40021000 	.word	0x40021000
 8002e8c:	007a1200 	.word	0x007a1200
 8002e90:	02dc6c00 	.word	0x02dc6c00

08002e94 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002e94:	b580      	push	{r7, lr}
 8002e96:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002e98:	4b02      	ldr	r3, [pc, #8]	; (8002ea4 <HAL_RCC_GetHCLKFreq+0x10>)
 8002e9a:	681b      	ldr	r3, [r3, #0]
}
 8002e9c:	0018      	movs	r0, r3
 8002e9e:	46bd      	mov	sp, r7
 8002ea0:	bd80      	pop	{r7, pc}
 8002ea2:	46c0      	nop			; (mov r8, r8)
 8002ea4:	20000020 	.word	0x20000020

08002ea8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002ea8:	b580      	push	{r7, lr}
 8002eaa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8002eac:	f7ff fff2 	bl	8002e94 <HAL_RCC_GetHCLKFreq>
 8002eb0:	0001      	movs	r1, r0
 8002eb2:	4b06      	ldr	r3, [pc, #24]	; (8002ecc <HAL_RCC_GetPCLK1Freq+0x24>)
 8002eb4:	685b      	ldr	r3, [r3, #4]
 8002eb6:	0a1b      	lsrs	r3, r3, #8
 8002eb8:	2207      	movs	r2, #7
 8002eba:	4013      	ands	r3, r2
 8002ebc:	4a04      	ldr	r2, [pc, #16]	; (8002ed0 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002ebe:	5cd3      	ldrb	r3, [r2, r3]
 8002ec0:	40d9      	lsrs	r1, r3
 8002ec2:	000b      	movs	r3, r1
}    
 8002ec4:	0018      	movs	r0, r3
 8002ec6:	46bd      	mov	sp, r7
 8002ec8:	bd80      	pop	{r7, pc}
 8002eca:	46c0      	nop			; (mov r8, r8)
 8002ecc:	40021000 	.word	0x40021000
 8002ed0:	0800488c 	.word	0x0800488c

08002ed4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002ed4:	b580      	push	{r7, lr}
 8002ed6:	b086      	sub	sp, #24
 8002ed8:	af00      	add	r7, sp, #0
 8002eda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002edc:	2300      	movs	r3, #0
 8002ede:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8002ee0:	2300      	movs	r3, #0
 8002ee2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681a      	ldr	r2, [r3, #0]
 8002ee8:	2380      	movs	r3, #128	; 0x80
 8002eea:	025b      	lsls	r3, r3, #9
 8002eec:	4013      	ands	r3, r2
 8002eee:	d100      	bne.n	8002ef2 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8002ef0:	e08e      	b.n	8003010 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8002ef2:	2017      	movs	r0, #23
 8002ef4:	183b      	adds	r3, r7, r0
 8002ef6:	2200      	movs	r2, #0
 8002ef8:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002efa:	4b67      	ldr	r3, [pc, #412]	; (8003098 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002efc:	69da      	ldr	r2, [r3, #28]
 8002efe:	2380      	movs	r3, #128	; 0x80
 8002f00:	055b      	lsls	r3, r3, #21
 8002f02:	4013      	ands	r3, r2
 8002f04:	d110      	bne.n	8002f28 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002f06:	4b64      	ldr	r3, [pc, #400]	; (8003098 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002f08:	69da      	ldr	r2, [r3, #28]
 8002f0a:	4b63      	ldr	r3, [pc, #396]	; (8003098 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002f0c:	2180      	movs	r1, #128	; 0x80
 8002f0e:	0549      	lsls	r1, r1, #21
 8002f10:	430a      	orrs	r2, r1
 8002f12:	61da      	str	r2, [r3, #28]
 8002f14:	4b60      	ldr	r3, [pc, #384]	; (8003098 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002f16:	69da      	ldr	r2, [r3, #28]
 8002f18:	2380      	movs	r3, #128	; 0x80
 8002f1a:	055b      	lsls	r3, r3, #21
 8002f1c:	4013      	ands	r3, r2
 8002f1e:	60bb      	str	r3, [r7, #8]
 8002f20:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002f22:	183b      	adds	r3, r7, r0
 8002f24:	2201      	movs	r2, #1
 8002f26:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f28:	4b5c      	ldr	r3, [pc, #368]	; (800309c <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8002f2a:	681a      	ldr	r2, [r3, #0]
 8002f2c:	2380      	movs	r3, #128	; 0x80
 8002f2e:	005b      	lsls	r3, r3, #1
 8002f30:	4013      	ands	r3, r2
 8002f32:	d11a      	bne.n	8002f6a <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002f34:	4b59      	ldr	r3, [pc, #356]	; (800309c <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8002f36:	681a      	ldr	r2, [r3, #0]
 8002f38:	4b58      	ldr	r3, [pc, #352]	; (800309c <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8002f3a:	2180      	movs	r1, #128	; 0x80
 8002f3c:	0049      	lsls	r1, r1, #1
 8002f3e:	430a      	orrs	r2, r1
 8002f40:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002f42:	f7fe f9eb 	bl	800131c <HAL_GetTick>
 8002f46:	0003      	movs	r3, r0
 8002f48:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f4a:	e008      	b.n	8002f5e <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f4c:	f7fe f9e6 	bl	800131c <HAL_GetTick>
 8002f50:	0002      	movs	r2, r0
 8002f52:	693b      	ldr	r3, [r7, #16]
 8002f54:	1ad3      	subs	r3, r2, r3
 8002f56:	2b64      	cmp	r3, #100	; 0x64
 8002f58:	d901      	bls.n	8002f5e <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 8002f5a:	2303      	movs	r3, #3
 8002f5c:	e097      	b.n	800308e <HAL_RCCEx_PeriphCLKConfig+0x1ba>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f5e:	4b4f      	ldr	r3, [pc, #316]	; (800309c <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8002f60:	681a      	ldr	r2, [r3, #0]
 8002f62:	2380      	movs	r3, #128	; 0x80
 8002f64:	005b      	lsls	r3, r3, #1
 8002f66:	4013      	ands	r3, r2
 8002f68:	d0f0      	beq.n	8002f4c <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002f6a:	4b4b      	ldr	r3, [pc, #300]	; (8003098 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002f6c:	6a1a      	ldr	r2, [r3, #32]
 8002f6e:	23c0      	movs	r3, #192	; 0xc0
 8002f70:	009b      	lsls	r3, r3, #2
 8002f72:	4013      	ands	r3, r2
 8002f74:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d034      	beq.n	8002fe6 <HAL_RCCEx_PeriphCLKConfig+0x112>
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	685a      	ldr	r2, [r3, #4]
 8002f80:	23c0      	movs	r3, #192	; 0xc0
 8002f82:	009b      	lsls	r3, r3, #2
 8002f84:	4013      	ands	r3, r2
 8002f86:	68fa      	ldr	r2, [r7, #12]
 8002f88:	429a      	cmp	r2, r3
 8002f8a:	d02c      	beq.n	8002fe6 <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002f8c:	4b42      	ldr	r3, [pc, #264]	; (8003098 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002f8e:	6a1b      	ldr	r3, [r3, #32]
 8002f90:	4a43      	ldr	r2, [pc, #268]	; (80030a0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8002f92:	4013      	ands	r3, r2
 8002f94:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002f96:	4b40      	ldr	r3, [pc, #256]	; (8003098 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002f98:	6a1a      	ldr	r2, [r3, #32]
 8002f9a:	4b3f      	ldr	r3, [pc, #252]	; (8003098 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002f9c:	2180      	movs	r1, #128	; 0x80
 8002f9e:	0249      	lsls	r1, r1, #9
 8002fa0:	430a      	orrs	r2, r1
 8002fa2:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002fa4:	4b3c      	ldr	r3, [pc, #240]	; (8003098 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002fa6:	6a1a      	ldr	r2, [r3, #32]
 8002fa8:	4b3b      	ldr	r3, [pc, #236]	; (8003098 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002faa:	493e      	ldr	r1, [pc, #248]	; (80030a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002fac:	400a      	ands	r2, r1
 8002fae:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002fb0:	4b39      	ldr	r3, [pc, #228]	; (8003098 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002fb2:	68fa      	ldr	r2, [r7, #12]
 8002fb4:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	2201      	movs	r2, #1
 8002fba:	4013      	ands	r3, r2
 8002fbc:	d013      	beq.n	8002fe6 <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fbe:	f7fe f9ad 	bl	800131c <HAL_GetTick>
 8002fc2:	0003      	movs	r3, r0
 8002fc4:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002fc6:	e009      	b.n	8002fdc <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002fc8:	f7fe f9a8 	bl	800131c <HAL_GetTick>
 8002fcc:	0002      	movs	r2, r0
 8002fce:	693b      	ldr	r3, [r7, #16]
 8002fd0:	1ad3      	subs	r3, r2, r3
 8002fd2:	4a35      	ldr	r2, [pc, #212]	; (80030a8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002fd4:	4293      	cmp	r3, r2
 8002fd6:	d901      	bls.n	8002fdc <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 8002fd8:	2303      	movs	r3, #3
 8002fda:	e058      	b.n	800308e <HAL_RCCEx_PeriphCLKConfig+0x1ba>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002fdc:	4b2e      	ldr	r3, [pc, #184]	; (8003098 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002fde:	6a1b      	ldr	r3, [r3, #32]
 8002fe0:	2202      	movs	r2, #2
 8002fe2:	4013      	ands	r3, r2
 8002fe4:	d0f0      	beq.n	8002fc8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002fe6:	4b2c      	ldr	r3, [pc, #176]	; (8003098 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002fe8:	6a1b      	ldr	r3, [r3, #32]
 8002fea:	4a2d      	ldr	r2, [pc, #180]	; (80030a0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8002fec:	4013      	ands	r3, r2
 8002fee:	0019      	movs	r1, r3
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	685a      	ldr	r2, [r3, #4]
 8002ff4:	4b28      	ldr	r3, [pc, #160]	; (8003098 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002ff6:	430a      	orrs	r2, r1
 8002ff8:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002ffa:	2317      	movs	r3, #23
 8002ffc:	18fb      	adds	r3, r7, r3
 8002ffe:	781b      	ldrb	r3, [r3, #0]
 8003000:	2b01      	cmp	r3, #1
 8003002:	d105      	bne.n	8003010 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003004:	4b24      	ldr	r3, [pc, #144]	; (8003098 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8003006:	69da      	ldr	r2, [r3, #28]
 8003008:	4b23      	ldr	r3, [pc, #140]	; (8003098 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800300a:	4928      	ldr	r1, [pc, #160]	; (80030ac <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800300c:	400a      	ands	r2, r1
 800300e:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	2201      	movs	r2, #1
 8003016:	4013      	ands	r3, r2
 8003018:	d009      	beq.n	800302e <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800301a:	4b1f      	ldr	r3, [pc, #124]	; (8003098 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800301c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800301e:	2203      	movs	r2, #3
 8003020:	4393      	bics	r3, r2
 8003022:	0019      	movs	r1, r3
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	689a      	ldr	r2, [r3, #8]
 8003028:	4b1b      	ldr	r3, [pc, #108]	; (8003098 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800302a:	430a      	orrs	r2, r1
 800302c:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	2220      	movs	r2, #32
 8003034:	4013      	ands	r3, r2
 8003036:	d009      	beq.n	800304c <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003038:	4b17      	ldr	r3, [pc, #92]	; (8003098 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800303a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800303c:	2210      	movs	r2, #16
 800303e:	4393      	bics	r3, r2
 8003040:	0019      	movs	r1, r3
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	68da      	ldr	r2, [r3, #12]
 8003046:	4b14      	ldr	r3, [pc, #80]	; (8003098 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8003048:	430a      	orrs	r2, r1
 800304a:	631a      	str	r2, [r3, #48]	; 0x30
  }

#if defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F070x6)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681a      	ldr	r2, [r3, #0]
 8003050:	2380      	movs	r3, #128	; 0x80
 8003052:	029b      	lsls	r3, r3, #10
 8003054:	4013      	ands	r3, r2
 8003056:	d009      	beq.n	800306c <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003058:	4b0f      	ldr	r3, [pc, #60]	; (8003098 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800305a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800305c:	2280      	movs	r2, #128	; 0x80
 800305e:	4393      	bics	r3, r2
 8003060:	0019      	movs	r1, r3
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	695a      	ldr	r2, [r3, #20]
 8003066:	4b0c      	ldr	r3, [pc, #48]	; (8003098 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8003068:	430a      	orrs	r2, r1
 800306a:	631a      	str	r2, [r3, #48]	; 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681a      	ldr	r2, [r3, #0]
 8003070:	2380      	movs	r3, #128	; 0x80
 8003072:	00db      	lsls	r3, r3, #3
 8003074:	4013      	ands	r3, r2
 8003076:	d009      	beq.n	800308c <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003078:	4b07      	ldr	r3, [pc, #28]	; (8003098 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800307a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800307c:	2240      	movs	r2, #64	; 0x40
 800307e:	4393      	bics	r3, r2
 8003080:	0019      	movs	r1, r3
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	691a      	ldr	r2, [r3, #16]
 8003086:	4b04      	ldr	r3, [pc, #16]	; (8003098 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8003088:	430a      	orrs	r2, r1
 800308a:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 800308c:	2300      	movs	r3, #0
}
 800308e:	0018      	movs	r0, r3
 8003090:	46bd      	mov	sp, r7
 8003092:	b006      	add	sp, #24
 8003094:	bd80      	pop	{r7, pc}
 8003096:	46c0      	nop			; (mov r8, r8)
 8003098:	40021000 	.word	0x40021000
 800309c:	40007000 	.word	0x40007000
 80030a0:	fffffcff 	.word	0xfffffcff
 80030a4:	fffeffff 	.word	0xfffeffff
 80030a8:	00001388 	.word	0x00001388
 80030ac:	efffffff 	.word	0xefffffff

080030b0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80030b0:	b580      	push	{r7, lr}
 80030b2:	b084      	sub	sp, #16
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d101      	bne.n	80030c2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80030be:	2301      	movs	r3, #1
 80030c0:	e0a8      	b.n	8003214 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d109      	bne.n	80030de <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	685a      	ldr	r2, [r3, #4]
 80030ce:	2382      	movs	r3, #130	; 0x82
 80030d0:	005b      	lsls	r3, r3, #1
 80030d2:	429a      	cmp	r2, r3
 80030d4:	d009      	beq.n	80030ea <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	2200      	movs	r2, #0
 80030da:	61da      	str	r2, [r3, #28]
 80030dc:	e005      	b.n	80030ea <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	2200      	movs	r2, #0
 80030e2:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	2200      	movs	r2, #0
 80030e8:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	2200      	movs	r2, #0
 80030ee:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	225d      	movs	r2, #93	; 0x5d
 80030f4:	5c9b      	ldrb	r3, [r3, r2]
 80030f6:	b2db      	uxtb	r3, r3
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d107      	bne.n	800310c <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	225c      	movs	r2, #92	; 0x5c
 8003100:	2100      	movs	r1, #0
 8003102:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	0018      	movs	r0, r3
 8003108:	f7fd ff3e 	bl	8000f88 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	225d      	movs	r2, #93	; 0x5d
 8003110:	2102      	movs	r1, #2
 8003112:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	681a      	ldr	r2, [r3, #0]
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	2140      	movs	r1, #64	; 0x40
 8003120:	438a      	bics	r2, r1
 8003122:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	68da      	ldr	r2, [r3, #12]
 8003128:	23e0      	movs	r3, #224	; 0xe0
 800312a:	00db      	lsls	r3, r3, #3
 800312c:	429a      	cmp	r2, r3
 800312e:	d902      	bls.n	8003136 <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003130:	2300      	movs	r3, #0
 8003132:	60fb      	str	r3, [r7, #12]
 8003134:	e002      	b.n	800313c <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003136:	2380      	movs	r3, #128	; 0x80
 8003138:	015b      	lsls	r3, r3, #5
 800313a:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	68da      	ldr	r2, [r3, #12]
 8003140:	23f0      	movs	r3, #240	; 0xf0
 8003142:	011b      	lsls	r3, r3, #4
 8003144:	429a      	cmp	r2, r3
 8003146:	d008      	beq.n	800315a <HAL_SPI_Init+0xaa>
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	68da      	ldr	r2, [r3, #12]
 800314c:	23e0      	movs	r3, #224	; 0xe0
 800314e:	00db      	lsls	r3, r3, #3
 8003150:	429a      	cmp	r2, r3
 8003152:	d002      	beq.n	800315a <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	2200      	movs	r2, #0
 8003158:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	685a      	ldr	r2, [r3, #4]
 800315e:	2382      	movs	r3, #130	; 0x82
 8003160:	005b      	lsls	r3, r3, #1
 8003162:	401a      	ands	r2, r3
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	6899      	ldr	r1, [r3, #8]
 8003168:	2384      	movs	r3, #132	; 0x84
 800316a:	021b      	lsls	r3, r3, #8
 800316c:	400b      	ands	r3, r1
 800316e:	431a      	orrs	r2, r3
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	691b      	ldr	r3, [r3, #16]
 8003174:	2102      	movs	r1, #2
 8003176:	400b      	ands	r3, r1
 8003178:	431a      	orrs	r2, r3
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	695b      	ldr	r3, [r3, #20]
 800317e:	2101      	movs	r1, #1
 8003180:	400b      	ands	r3, r1
 8003182:	431a      	orrs	r2, r3
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	6999      	ldr	r1, [r3, #24]
 8003188:	2380      	movs	r3, #128	; 0x80
 800318a:	009b      	lsls	r3, r3, #2
 800318c:	400b      	ands	r3, r1
 800318e:	431a      	orrs	r2, r3
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	69db      	ldr	r3, [r3, #28]
 8003194:	2138      	movs	r1, #56	; 0x38
 8003196:	400b      	ands	r3, r1
 8003198:	431a      	orrs	r2, r3
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	6a1b      	ldr	r3, [r3, #32]
 800319e:	2180      	movs	r1, #128	; 0x80
 80031a0:	400b      	ands	r3, r1
 80031a2:	431a      	orrs	r2, r3
 80031a4:	0011      	movs	r1, r2
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80031aa:	2380      	movs	r3, #128	; 0x80
 80031ac:	019b      	lsls	r3, r3, #6
 80031ae:	401a      	ands	r2, r3
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	430a      	orrs	r2, r1
 80031b6:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	699b      	ldr	r3, [r3, #24]
 80031bc:	0c1b      	lsrs	r3, r3, #16
 80031be:	2204      	movs	r2, #4
 80031c0:	401a      	ands	r2, r3
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031c6:	2110      	movs	r1, #16
 80031c8:	400b      	ands	r3, r1
 80031ca:	431a      	orrs	r2, r3
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80031d0:	2108      	movs	r1, #8
 80031d2:	400b      	ands	r3, r1
 80031d4:	431a      	orrs	r2, r3
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	68d9      	ldr	r1, [r3, #12]
 80031da:	23f0      	movs	r3, #240	; 0xf0
 80031dc:	011b      	lsls	r3, r3, #4
 80031de:	400b      	ands	r3, r1
 80031e0:	431a      	orrs	r2, r3
 80031e2:	0011      	movs	r1, r2
 80031e4:	68fa      	ldr	r2, [r7, #12]
 80031e6:	2380      	movs	r3, #128	; 0x80
 80031e8:	015b      	lsls	r3, r3, #5
 80031ea:	401a      	ands	r2, r3
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	430a      	orrs	r2, r1
 80031f2:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	69da      	ldr	r2, [r3, #28]
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	4907      	ldr	r1, [pc, #28]	; (800321c <HAL_SPI_Init+0x16c>)
 8003200:	400a      	ands	r2, r1
 8003202:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	2200      	movs	r2, #0
 8003208:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	225d      	movs	r2, #93	; 0x5d
 800320e:	2101      	movs	r1, #1
 8003210:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003212:	2300      	movs	r3, #0
}
 8003214:	0018      	movs	r0, r3
 8003216:	46bd      	mov	sp, r7
 8003218:	b004      	add	sp, #16
 800321a:	bd80      	pop	{r7, pc}
 800321c:	fffff7ff 	.word	0xfffff7ff

08003220 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003220:	b580      	push	{r7, lr}
 8003222:	b082      	sub	sp, #8
 8003224:	af00      	add	r7, sp, #0
 8003226:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	2b00      	cmp	r3, #0
 800322c:	d101      	bne.n	8003232 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800322e:	2301      	movs	r3, #1
 8003230:	e042      	b.n	80032b8 <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	223d      	movs	r2, #61	; 0x3d
 8003236:	5c9b      	ldrb	r3, [r3, r2]
 8003238:	b2db      	uxtb	r3, r3
 800323a:	2b00      	cmp	r3, #0
 800323c:	d107      	bne.n	800324e <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	223c      	movs	r2, #60	; 0x3c
 8003242:	2100      	movs	r1, #0
 8003244:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	0018      	movs	r0, r3
 800324a:	f7fd fee9 	bl	8001020 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	223d      	movs	r2, #61	; 0x3d
 8003252:	2102      	movs	r1, #2
 8003254:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681a      	ldr	r2, [r3, #0]
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	3304      	adds	r3, #4
 800325e:	0019      	movs	r1, r3
 8003260:	0010      	movs	r0, r2
 8003262:	f000 f871 	bl	8003348 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	2246      	movs	r2, #70	; 0x46
 800326a:	2101      	movs	r1, #1
 800326c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	223e      	movs	r2, #62	; 0x3e
 8003272:	2101      	movs	r1, #1
 8003274:	5499      	strb	r1, [r3, r2]
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	223f      	movs	r2, #63	; 0x3f
 800327a:	2101      	movs	r1, #1
 800327c:	5499      	strb	r1, [r3, r2]
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	2240      	movs	r2, #64	; 0x40
 8003282:	2101      	movs	r1, #1
 8003284:	5499      	strb	r1, [r3, r2]
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	2241      	movs	r2, #65	; 0x41
 800328a:	2101      	movs	r1, #1
 800328c:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	2242      	movs	r2, #66	; 0x42
 8003292:	2101      	movs	r1, #1
 8003294:	5499      	strb	r1, [r3, r2]
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	2243      	movs	r2, #67	; 0x43
 800329a:	2101      	movs	r1, #1
 800329c:	5499      	strb	r1, [r3, r2]
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	2244      	movs	r2, #68	; 0x44
 80032a2:	2101      	movs	r1, #1
 80032a4:	5499      	strb	r1, [r3, r2]
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	2245      	movs	r2, #69	; 0x45
 80032aa:	2101      	movs	r1, #1
 80032ac:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	223d      	movs	r2, #61	; 0x3d
 80032b2:	2101      	movs	r1, #1
 80032b4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80032b6:	2300      	movs	r3, #0
}
 80032b8:	0018      	movs	r0, r3
 80032ba:	46bd      	mov	sp, r7
 80032bc:	b002      	add	sp, #8
 80032be:	bd80      	pop	{r7, pc}

080032c0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80032c0:	b580      	push	{r7, lr}
 80032c2:	b084      	sub	sp, #16
 80032c4:	af00      	add	r7, sp, #0
 80032c6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	223d      	movs	r2, #61	; 0x3d
 80032cc:	5c9b      	ldrb	r3, [r3, r2]
 80032ce:	b2db      	uxtb	r3, r3
 80032d0:	2b01      	cmp	r3, #1
 80032d2:	d001      	beq.n	80032d8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80032d4:	2301      	movs	r3, #1
 80032d6:	e02e      	b.n	8003336 <HAL_TIM_Base_Start+0x76>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	223d      	movs	r2, #61	; 0x3d
 80032dc:	2102      	movs	r1, #2
 80032de:	5499      	strb	r1, [r3, r2]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	4a16      	ldr	r2, [pc, #88]	; (8003340 <HAL_TIM_Base_Start+0x80>)
 80032e6:	4293      	cmp	r3, r2
 80032e8:	d00a      	beq.n	8003300 <HAL_TIM_Base_Start+0x40>
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681a      	ldr	r2, [r3, #0]
 80032ee:	2380      	movs	r3, #128	; 0x80
 80032f0:	05db      	lsls	r3, r3, #23
 80032f2:	429a      	cmp	r2, r3
 80032f4:	d004      	beq.n	8003300 <HAL_TIM_Base_Start+0x40>
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	4a12      	ldr	r2, [pc, #72]	; (8003344 <HAL_TIM_Base_Start+0x84>)
 80032fc:	4293      	cmp	r3, r2
 80032fe:	d111      	bne.n	8003324 <HAL_TIM_Base_Start+0x64>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	689b      	ldr	r3, [r3, #8]
 8003306:	2207      	movs	r2, #7
 8003308:	4013      	ands	r3, r2
 800330a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	2b06      	cmp	r3, #6
 8003310:	d010      	beq.n	8003334 <HAL_TIM_Base_Start+0x74>
    {
      __HAL_TIM_ENABLE(htim);
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	681a      	ldr	r2, [r3, #0]
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	2101      	movs	r1, #1
 800331e:	430a      	orrs	r2, r1
 8003320:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003322:	e007      	b.n	8003334 <HAL_TIM_Base_Start+0x74>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	681a      	ldr	r2, [r3, #0]
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	2101      	movs	r1, #1
 8003330:	430a      	orrs	r2, r1
 8003332:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003334:	2300      	movs	r3, #0
}
 8003336:	0018      	movs	r0, r3
 8003338:	46bd      	mov	sp, r7
 800333a:	b004      	add	sp, #16
 800333c:	bd80      	pop	{r7, pc}
 800333e:	46c0      	nop			; (mov r8, r8)
 8003340:	40012c00 	.word	0x40012c00
 8003344:	40000400 	.word	0x40000400

08003348 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003348:	b580      	push	{r7, lr}
 800334a:	b084      	sub	sp, #16
 800334c:	af00      	add	r7, sp, #0
 800334e:	6078      	str	r0, [r7, #4]
 8003350:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	4a30      	ldr	r2, [pc, #192]	; (800341c <TIM_Base_SetConfig+0xd4>)
 800335c:	4293      	cmp	r3, r2
 800335e:	d008      	beq.n	8003372 <TIM_Base_SetConfig+0x2a>
 8003360:	687a      	ldr	r2, [r7, #4]
 8003362:	2380      	movs	r3, #128	; 0x80
 8003364:	05db      	lsls	r3, r3, #23
 8003366:	429a      	cmp	r2, r3
 8003368:	d003      	beq.n	8003372 <TIM_Base_SetConfig+0x2a>
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	4a2c      	ldr	r2, [pc, #176]	; (8003420 <TIM_Base_SetConfig+0xd8>)
 800336e:	4293      	cmp	r3, r2
 8003370:	d108      	bne.n	8003384 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	2270      	movs	r2, #112	; 0x70
 8003376:	4393      	bics	r3, r2
 8003378:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800337a:	683b      	ldr	r3, [r7, #0]
 800337c:	685b      	ldr	r3, [r3, #4]
 800337e:	68fa      	ldr	r2, [r7, #12]
 8003380:	4313      	orrs	r3, r2
 8003382:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	4a25      	ldr	r2, [pc, #148]	; (800341c <TIM_Base_SetConfig+0xd4>)
 8003388:	4293      	cmp	r3, r2
 800338a:	d014      	beq.n	80033b6 <TIM_Base_SetConfig+0x6e>
 800338c:	687a      	ldr	r2, [r7, #4]
 800338e:	2380      	movs	r3, #128	; 0x80
 8003390:	05db      	lsls	r3, r3, #23
 8003392:	429a      	cmp	r2, r3
 8003394:	d00f      	beq.n	80033b6 <TIM_Base_SetConfig+0x6e>
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	4a21      	ldr	r2, [pc, #132]	; (8003420 <TIM_Base_SetConfig+0xd8>)
 800339a:	4293      	cmp	r3, r2
 800339c:	d00b      	beq.n	80033b6 <TIM_Base_SetConfig+0x6e>
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	4a20      	ldr	r2, [pc, #128]	; (8003424 <TIM_Base_SetConfig+0xdc>)
 80033a2:	4293      	cmp	r3, r2
 80033a4:	d007      	beq.n	80033b6 <TIM_Base_SetConfig+0x6e>
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	4a1f      	ldr	r2, [pc, #124]	; (8003428 <TIM_Base_SetConfig+0xe0>)
 80033aa:	4293      	cmp	r3, r2
 80033ac:	d003      	beq.n	80033b6 <TIM_Base_SetConfig+0x6e>
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	4a1e      	ldr	r2, [pc, #120]	; (800342c <TIM_Base_SetConfig+0xe4>)
 80033b2:	4293      	cmp	r3, r2
 80033b4:	d108      	bne.n	80033c8 <TIM_Base_SetConfig+0x80>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	4a1d      	ldr	r2, [pc, #116]	; (8003430 <TIM_Base_SetConfig+0xe8>)
 80033ba:	4013      	ands	r3, r2
 80033bc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80033be:	683b      	ldr	r3, [r7, #0]
 80033c0:	68db      	ldr	r3, [r3, #12]
 80033c2:	68fa      	ldr	r2, [r7, #12]
 80033c4:	4313      	orrs	r3, r2
 80033c6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	2280      	movs	r2, #128	; 0x80
 80033cc:	4393      	bics	r3, r2
 80033ce:	001a      	movs	r2, r3
 80033d0:	683b      	ldr	r3, [r7, #0]
 80033d2:	695b      	ldr	r3, [r3, #20]
 80033d4:	4313      	orrs	r3, r2
 80033d6:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	68fa      	ldr	r2, [r7, #12]
 80033dc:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80033de:	683b      	ldr	r3, [r7, #0]
 80033e0:	689a      	ldr	r2, [r3, #8]
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80033e6:	683b      	ldr	r3, [r7, #0]
 80033e8:	681a      	ldr	r2, [r3, #0]
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	4a0a      	ldr	r2, [pc, #40]	; (800341c <TIM_Base_SetConfig+0xd4>)
 80033f2:	4293      	cmp	r3, r2
 80033f4:	d007      	beq.n	8003406 <TIM_Base_SetConfig+0xbe>
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	4a0b      	ldr	r2, [pc, #44]	; (8003428 <TIM_Base_SetConfig+0xe0>)
 80033fa:	4293      	cmp	r3, r2
 80033fc:	d003      	beq.n	8003406 <TIM_Base_SetConfig+0xbe>
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	4a0a      	ldr	r2, [pc, #40]	; (800342c <TIM_Base_SetConfig+0xe4>)
 8003402:	4293      	cmp	r3, r2
 8003404:	d103      	bne.n	800340e <TIM_Base_SetConfig+0xc6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003406:	683b      	ldr	r3, [r7, #0]
 8003408:	691a      	ldr	r2, [r3, #16]
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	2201      	movs	r2, #1
 8003412:	615a      	str	r2, [r3, #20]
}
 8003414:	46c0      	nop			; (mov r8, r8)
 8003416:	46bd      	mov	sp, r7
 8003418:	b004      	add	sp, #16
 800341a:	bd80      	pop	{r7, pc}
 800341c:	40012c00 	.word	0x40012c00
 8003420:	40000400 	.word	0x40000400
 8003424:	40002000 	.word	0x40002000
 8003428:	40014400 	.word	0x40014400
 800342c:	40014800 	.word	0x40014800
 8003430:	fffffcff 	.word	0xfffffcff

08003434 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003434:	b580      	push	{r7, lr}
 8003436:	b082      	sub	sp, #8
 8003438:	af00      	add	r7, sp, #0
 800343a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	2b00      	cmp	r3, #0
 8003440:	d101      	bne.n	8003446 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003442:	2301      	movs	r3, #1
 8003444:	e044      	b.n	80034d0 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800344a:	2b00      	cmp	r3, #0
 800344c:	d107      	bne.n	800345e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	2274      	movs	r2, #116	; 0x74
 8003452:	2100      	movs	r1, #0
 8003454:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	0018      	movs	r0, r3
 800345a:	f7fd fe01 	bl	8001060 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	2224      	movs	r2, #36	; 0x24
 8003462:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	681a      	ldr	r2, [r3, #0]
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	2101      	movs	r1, #1
 8003470:	438a      	bics	r2, r1
 8003472:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	0018      	movs	r0, r3
 8003478:	f000 fb86 	bl	8003b88 <UART_SetConfig>
 800347c:	0003      	movs	r3, r0
 800347e:	2b01      	cmp	r3, #1
 8003480:	d101      	bne.n	8003486 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8003482:	2301      	movs	r3, #1
 8003484:	e024      	b.n	80034d0 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800348a:	2b00      	cmp	r3, #0
 800348c:	d003      	beq.n	8003496 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	0018      	movs	r0, r3
 8003492:	f000 fcb9 	bl	8003e08 <UART_AdvFeatureConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	685a      	ldr	r2, [r3, #4]
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	490d      	ldr	r1, [pc, #52]	; (80034d8 <HAL_UART_Init+0xa4>)
 80034a2:	400a      	ands	r2, r1
 80034a4:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	689a      	ldr	r2, [r3, #8]
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	212a      	movs	r1, #42	; 0x2a
 80034b2:	438a      	bics	r2, r1
 80034b4:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	681a      	ldr	r2, [r3, #0]
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	2101      	movs	r1, #1
 80034c2:	430a      	orrs	r2, r1
 80034c4:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	0018      	movs	r0, r3
 80034ca:	f000 fd51 	bl	8003f70 <UART_CheckIdleState>
 80034ce:	0003      	movs	r3, r0
}
 80034d0:	0018      	movs	r0, r3
 80034d2:	46bd      	mov	sp, r7
 80034d4:	b002      	add	sp, #8
 80034d6:	bd80      	pop	{r7, pc}
 80034d8:	ffffb7ff 	.word	0xffffb7ff

080034dc <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80034dc:	b580      	push	{r7, lr}
 80034de:	b088      	sub	sp, #32
 80034e0:	af00      	add	r7, sp, #0
 80034e2:	60f8      	str	r0, [r7, #12]
 80034e4:	60b9      	str	r1, [r7, #8]
 80034e6:	1dbb      	adds	r3, r7, #6
 80034e8:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80034ee:	2b20      	cmp	r3, #32
 80034f0:	d150      	bne.n	8003594 <HAL_UART_Receive_IT+0xb8>
  {
    if ((pData == NULL) || (Size == 0U))
 80034f2:	68bb      	ldr	r3, [r7, #8]
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d003      	beq.n	8003500 <HAL_UART_Receive_IT+0x24>
 80034f8:	1dbb      	adds	r3, r7, #6
 80034fa:	881b      	ldrh	r3, [r3, #0]
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d101      	bne.n	8003504 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8003500:	2301      	movs	r3, #1
 8003502:	e048      	b.n	8003596 <HAL_UART_Receive_IT+0xba>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	689a      	ldr	r2, [r3, #8]
 8003508:	2380      	movs	r3, #128	; 0x80
 800350a:	015b      	lsls	r3, r3, #5
 800350c:	429a      	cmp	r2, r3
 800350e:	d109      	bne.n	8003524 <HAL_UART_Receive_IT+0x48>
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	691b      	ldr	r3, [r3, #16]
 8003514:	2b00      	cmp	r3, #0
 8003516:	d105      	bne.n	8003524 <HAL_UART_Receive_IT+0x48>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8003518:	68bb      	ldr	r3, [r7, #8]
 800351a:	2201      	movs	r2, #1
 800351c:	4013      	ands	r3, r2
 800351e:	d001      	beq.n	8003524 <HAL_UART_Receive_IT+0x48>
      {
        return  HAL_ERROR;
 8003520:	2301      	movs	r3, #1
 8003522:	e038      	b.n	8003596 <HAL_UART_Receive_IT+0xba>
      }
    }

    __HAL_LOCK(huart);
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	2274      	movs	r2, #116	; 0x74
 8003528:	5c9b      	ldrb	r3, [r3, r2]
 800352a:	2b01      	cmp	r3, #1
 800352c:	d101      	bne.n	8003532 <HAL_UART_Receive_IT+0x56>
 800352e:	2302      	movs	r3, #2
 8003530:	e031      	b.n	8003596 <HAL_UART_Receive_IT+0xba>
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	2274      	movs	r2, #116	; 0x74
 8003536:	2101      	movs	r1, #1
 8003538:	5499      	strb	r1, [r3, r2]

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	2200      	movs	r2, #0
 800353e:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	685a      	ldr	r2, [r3, #4]
 8003546:	2380      	movs	r3, #128	; 0x80
 8003548:	041b      	lsls	r3, r3, #16
 800354a:	4013      	ands	r3, r2
 800354c:	d019      	beq.n	8003582 <HAL_UART_Receive_IT+0xa6>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800354e:	f3ef 8310 	mrs	r3, PRIMASK
 8003552:	613b      	str	r3, [r7, #16]
  return(result);
 8003554:	693b      	ldr	r3, [r7, #16]
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8003556:	61fb      	str	r3, [r7, #28]
 8003558:	2301      	movs	r3, #1
 800355a:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800355c:	697b      	ldr	r3, [r7, #20]
 800355e:	f383 8810 	msr	PRIMASK, r3
}
 8003562:	46c0      	nop			; (mov r8, r8)
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	681a      	ldr	r2, [r3, #0]
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	2180      	movs	r1, #128	; 0x80
 8003570:	04c9      	lsls	r1, r1, #19
 8003572:	430a      	orrs	r2, r1
 8003574:	601a      	str	r2, [r3, #0]
 8003576:	69fb      	ldr	r3, [r7, #28]
 8003578:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800357a:	69bb      	ldr	r3, [r7, #24]
 800357c:	f383 8810 	msr	PRIMASK, r3
}
 8003580:	46c0      	nop			; (mov r8, r8)
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8003582:	1dbb      	adds	r3, r7, #6
 8003584:	881a      	ldrh	r2, [r3, #0]
 8003586:	68b9      	ldr	r1, [r7, #8]
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	0018      	movs	r0, r3
 800358c:	f000 fdfc 	bl	8004188 <UART_Start_Receive_IT>
 8003590:	0003      	movs	r3, r0
 8003592:	e000      	b.n	8003596 <HAL_UART_Receive_IT+0xba>
  }
  else
  {
    return HAL_BUSY;
 8003594:	2302      	movs	r3, #2
  }
}
 8003596:	0018      	movs	r0, r3
 8003598:	46bd      	mov	sp, r7
 800359a:	b008      	add	sp, #32
 800359c:	bd80      	pop	{r7, pc}
	...

080035a0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80035a0:	b590      	push	{r4, r7, lr}
 80035a2:	b0ab      	sub	sp, #172	; 0xac
 80035a4:	af00      	add	r7, sp, #0
 80035a6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	69db      	ldr	r3, [r3, #28]
 80035ae:	22a4      	movs	r2, #164	; 0xa4
 80035b0:	18b9      	adds	r1, r7, r2
 80035b2:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	20a0      	movs	r0, #160	; 0xa0
 80035bc:	1839      	adds	r1, r7, r0
 80035be:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	689b      	ldr	r3, [r3, #8]
 80035c6:	219c      	movs	r1, #156	; 0x9c
 80035c8:	1879      	adds	r1, r7, r1
 80035ca:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80035cc:	0011      	movs	r1, r2
 80035ce:	18bb      	adds	r3, r7, r2
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	4a99      	ldr	r2, [pc, #612]	; (8003838 <HAL_UART_IRQHandler+0x298>)
 80035d4:	4013      	ands	r3, r2
 80035d6:	2298      	movs	r2, #152	; 0x98
 80035d8:	18bc      	adds	r4, r7, r2
 80035da:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 80035dc:	18bb      	adds	r3, r7, r2
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d114      	bne.n	800360e <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80035e4:	187b      	adds	r3, r7, r1
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	2220      	movs	r2, #32
 80035ea:	4013      	ands	r3, r2
 80035ec:	d00f      	beq.n	800360e <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80035ee:	183b      	adds	r3, r7, r0
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	2220      	movs	r2, #32
 80035f4:	4013      	ands	r3, r2
 80035f6:	d00a      	beq.n	800360e <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d100      	bne.n	8003602 <HAL_UART_IRQHandler+0x62>
 8003600:	e296      	b.n	8003b30 <HAL_UART_IRQHandler+0x590>
      {
        huart->RxISR(huart);
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003606:	687a      	ldr	r2, [r7, #4]
 8003608:	0010      	movs	r0, r2
 800360a:	4798      	blx	r3
      }
      return;
 800360c:	e290      	b.n	8003b30 <HAL_UART_IRQHandler+0x590>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800360e:	2398      	movs	r3, #152	; 0x98
 8003610:	18fb      	adds	r3, r7, r3
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	2b00      	cmp	r3, #0
 8003616:	d100      	bne.n	800361a <HAL_UART_IRQHandler+0x7a>
 8003618:	e114      	b.n	8003844 <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800361a:	239c      	movs	r3, #156	; 0x9c
 800361c:	18fb      	adds	r3, r7, r3
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	2201      	movs	r2, #1
 8003622:	4013      	ands	r3, r2
 8003624:	d106      	bne.n	8003634 <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8003626:	23a0      	movs	r3, #160	; 0xa0
 8003628:	18fb      	adds	r3, r7, r3
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	4a83      	ldr	r2, [pc, #524]	; (800383c <HAL_UART_IRQHandler+0x29c>)
 800362e:	4013      	ands	r3, r2
 8003630:	d100      	bne.n	8003634 <HAL_UART_IRQHandler+0x94>
 8003632:	e107      	b.n	8003844 <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8003634:	23a4      	movs	r3, #164	; 0xa4
 8003636:	18fb      	adds	r3, r7, r3
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	2201      	movs	r2, #1
 800363c:	4013      	ands	r3, r2
 800363e:	d012      	beq.n	8003666 <HAL_UART_IRQHandler+0xc6>
 8003640:	23a0      	movs	r3, #160	; 0xa0
 8003642:	18fb      	adds	r3, r7, r3
 8003644:	681a      	ldr	r2, [r3, #0]
 8003646:	2380      	movs	r3, #128	; 0x80
 8003648:	005b      	lsls	r3, r3, #1
 800364a:	4013      	ands	r3, r2
 800364c:	d00b      	beq.n	8003666 <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	2201      	movs	r2, #1
 8003654:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	2280      	movs	r2, #128	; 0x80
 800365a:	589b      	ldr	r3, [r3, r2]
 800365c:	2201      	movs	r2, #1
 800365e:	431a      	orrs	r2, r3
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	2180      	movs	r1, #128	; 0x80
 8003664:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003666:	23a4      	movs	r3, #164	; 0xa4
 8003668:	18fb      	adds	r3, r7, r3
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	2202      	movs	r2, #2
 800366e:	4013      	ands	r3, r2
 8003670:	d011      	beq.n	8003696 <HAL_UART_IRQHandler+0xf6>
 8003672:	239c      	movs	r3, #156	; 0x9c
 8003674:	18fb      	adds	r3, r7, r3
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	2201      	movs	r2, #1
 800367a:	4013      	ands	r3, r2
 800367c:	d00b      	beq.n	8003696 <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	2202      	movs	r2, #2
 8003684:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	2280      	movs	r2, #128	; 0x80
 800368a:	589b      	ldr	r3, [r3, r2]
 800368c:	2204      	movs	r2, #4
 800368e:	431a      	orrs	r2, r3
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	2180      	movs	r1, #128	; 0x80
 8003694:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003696:	23a4      	movs	r3, #164	; 0xa4
 8003698:	18fb      	adds	r3, r7, r3
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	2204      	movs	r2, #4
 800369e:	4013      	ands	r3, r2
 80036a0:	d011      	beq.n	80036c6 <HAL_UART_IRQHandler+0x126>
 80036a2:	239c      	movs	r3, #156	; 0x9c
 80036a4:	18fb      	adds	r3, r7, r3
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	2201      	movs	r2, #1
 80036aa:	4013      	ands	r3, r2
 80036ac:	d00b      	beq.n	80036c6 <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	2204      	movs	r2, #4
 80036b4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	2280      	movs	r2, #128	; 0x80
 80036ba:	589b      	ldr	r3, [r3, r2]
 80036bc:	2202      	movs	r2, #2
 80036be:	431a      	orrs	r2, r3
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	2180      	movs	r1, #128	; 0x80
 80036c4:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80036c6:	23a4      	movs	r3, #164	; 0xa4
 80036c8:	18fb      	adds	r3, r7, r3
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	2208      	movs	r2, #8
 80036ce:	4013      	ands	r3, r2
 80036d0:	d017      	beq.n	8003702 <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80036d2:	23a0      	movs	r3, #160	; 0xa0
 80036d4:	18fb      	adds	r3, r7, r3
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	2220      	movs	r2, #32
 80036da:	4013      	ands	r3, r2
 80036dc:	d105      	bne.n	80036ea <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80036de:	239c      	movs	r3, #156	; 0x9c
 80036e0:	18fb      	adds	r3, r7, r3
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	2201      	movs	r2, #1
 80036e6:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80036e8:	d00b      	beq.n	8003702 <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	2208      	movs	r2, #8
 80036f0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	2280      	movs	r2, #128	; 0x80
 80036f6:	589b      	ldr	r3, [r3, r2]
 80036f8:	2208      	movs	r2, #8
 80036fa:	431a      	orrs	r2, r3
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	2180      	movs	r1, #128	; 0x80
 8003700:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8003702:	23a4      	movs	r3, #164	; 0xa4
 8003704:	18fb      	adds	r3, r7, r3
 8003706:	681a      	ldr	r2, [r3, #0]
 8003708:	2380      	movs	r3, #128	; 0x80
 800370a:	011b      	lsls	r3, r3, #4
 800370c:	4013      	ands	r3, r2
 800370e:	d013      	beq.n	8003738 <HAL_UART_IRQHandler+0x198>
 8003710:	23a0      	movs	r3, #160	; 0xa0
 8003712:	18fb      	adds	r3, r7, r3
 8003714:	681a      	ldr	r2, [r3, #0]
 8003716:	2380      	movs	r3, #128	; 0x80
 8003718:	04db      	lsls	r3, r3, #19
 800371a:	4013      	ands	r3, r2
 800371c:	d00c      	beq.n	8003738 <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	2280      	movs	r2, #128	; 0x80
 8003724:	0112      	lsls	r2, r2, #4
 8003726:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	2280      	movs	r2, #128	; 0x80
 800372c:	589b      	ldr	r3, [r3, r2]
 800372e:	2220      	movs	r2, #32
 8003730:	431a      	orrs	r2, r3
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	2180      	movs	r1, #128	; 0x80
 8003736:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	2280      	movs	r2, #128	; 0x80
 800373c:	589b      	ldr	r3, [r3, r2]
 800373e:	2b00      	cmp	r3, #0
 8003740:	d100      	bne.n	8003744 <HAL_UART_IRQHandler+0x1a4>
 8003742:	e1f7      	b.n	8003b34 <HAL_UART_IRQHandler+0x594>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8003744:	23a4      	movs	r3, #164	; 0xa4
 8003746:	18fb      	adds	r3, r7, r3
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	2220      	movs	r2, #32
 800374c:	4013      	ands	r3, r2
 800374e:	d00e      	beq.n	800376e <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003750:	23a0      	movs	r3, #160	; 0xa0
 8003752:	18fb      	adds	r3, r7, r3
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	2220      	movs	r2, #32
 8003758:	4013      	ands	r3, r2
 800375a:	d008      	beq.n	800376e <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003760:	2b00      	cmp	r3, #0
 8003762:	d004      	beq.n	800376e <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003768:	687a      	ldr	r2, [r7, #4]
 800376a:	0010      	movs	r0, r2
 800376c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	2280      	movs	r2, #128	; 0x80
 8003772:	589b      	ldr	r3, [r3, r2]
 8003774:	2194      	movs	r1, #148	; 0x94
 8003776:	187a      	adds	r2, r7, r1
 8003778:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	689b      	ldr	r3, [r3, #8]
 8003780:	2240      	movs	r2, #64	; 0x40
 8003782:	4013      	ands	r3, r2
 8003784:	2b40      	cmp	r3, #64	; 0x40
 8003786:	d004      	beq.n	8003792 <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8003788:	187b      	adds	r3, r7, r1
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	2228      	movs	r2, #40	; 0x28
 800378e:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003790:	d047      	beq.n	8003822 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	0018      	movs	r0, r3
 8003796:	f000 fda7 	bl	80042e8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	689b      	ldr	r3, [r3, #8]
 80037a0:	2240      	movs	r2, #64	; 0x40
 80037a2:	4013      	ands	r3, r2
 80037a4:	2b40      	cmp	r3, #64	; 0x40
 80037a6:	d137      	bne.n	8003818 <HAL_UART_IRQHandler+0x278>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80037a8:	f3ef 8310 	mrs	r3, PRIMASK
 80037ac:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 80037ae:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80037b0:	2090      	movs	r0, #144	; 0x90
 80037b2:	183a      	adds	r2, r7, r0
 80037b4:	6013      	str	r3, [r2, #0]
 80037b6:	2301      	movs	r3, #1
 80037b8:	667b      	str	r3, [r7, #100]	; 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80037ba:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80037bc:	f383 8810 	msr	PRIMASK, r3
}
 80037c0:	46c0      	nop			; (mov r8, r8)
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	689a      	ldr	r2, [r3, #8]
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	2140      	movs	r1, #64	; 0x40
 80037ce:	438a      	bics	r2, r1
 80037d0:	609a      	str	r2, [r3, #8]
 80037d2:	183b      	adds	r3, r7, r0
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80037d8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80037da:	f383 8810 	msr	PRIMASK, r3
}
 80037de:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d012      	beq.n	800380e <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80037ec:	4a14      	ldr	r2, [pc, #80]	; (8003840 <HAL_UART_IRQHandler+0x2a0>)
 80037ee:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80037f4:	0018      	movs	r0, r3
 80037f6:	f7fd fef1 	bl	80015dc <HAL_DMA_Abort_IT>
 80037fa:	1e03      	subs	r3, r0, #0
 80037fc:	d01a      	beq.n	8003834 <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003802:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003808:	0018      	movs	r0, r3
 800380a:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800380c:	e012      	b.n	8003834 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	0018      	movs	r0, r3
 8003812:	f000 f9a5 	bl	8003b60 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003816:	e00d      	b.n	8003834 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	0018      	movs	r0, r3
 800381c:	f000 f9a0 	bl	8003b60 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003820:	e008      	b.n	8003834 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	0018      	movs	r0, r3
 8003826:	f000 f99b 	bl	8003b60 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	2280      	movs	r2, #128	; 0x80
 800382e:	2100      	movs	r1, #0
 8003830:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8003832:	e17f      	b.n	8003b34 <HAL_UART_IRQHandler+0x594>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003834:	46c0      	nop			; (mov r8, r8)
    return;
 8003836:	e17d      	b.n	8003b34 <HAL_UART_IRQHandler+0x594>
 8003838:	0000080f 	.word	0x0000080f
 800383c:	04000120 	.word	0x04000120
 8003840:	080043ad 	.word	0x080043ad

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003848:	2b01      	cmp	r3, #1
 800384a:	d000      	beq.n	800384e <HAL_UART_IRQHandler+0x2ae>
 800384c:	e131      	b.n	8003ab2 <HAL_UART_IRQHandler+0x512>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800384e:	23a4      	movs	r3, #164	; 0xa4
 8003850:	18fb      	adds	r3, r7, r3
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	2210      	movs	r2, #16
 8003856:	4013      	ands	r3, r2
 8003858:	d100      	bne.n	800385c <HAL_UART_IRQHandler+0x2bc>
 800385a:	e12a      	b.n	8003ab2 <HAL_UART_IRQHandler+0x512>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800385c:	23a0      	movs	r3, #160	; 0xa0
 800385e:	18fb      	adds	r3, r7, r3
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	2210      	movs	r2, #16
 8003864:	4013      	ands	r3, r2
 8003866:	d100      	bne.n	800386a <HAL_UART_IRQHandler+0x2ca>
 8003868:	e123      	b.n	8003ab2 <HAL_UART_IRQHandler+0x512>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	2210      	movs	r2, #16
 8003870:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	689b      	ldr	r3, [r3, #8]
 8003878:	2240      	movs	r2, #64	; 0x40
 800387a:	4013      	ands	r3, r2
 800387c:	2b40      	cmp	r3, #64	; 0x40
 800387e:	d000      	beq.n	8003882 <HAL_UART_IRQHandler+0x2e2>
 8003880:	e09b      	b.n	80039ba <HAL_UART_IRQHandler+0x41a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	685a      	ldr	r2, [r3, #4]
 800388a:	217e      	movs	r1, #126	; 0x7e
 800388c:	187b      	adds	r3, r7, r1
 800388e:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8003890:	187b      	adds	r3, r7, r1
 8003892:	881b      	ldrh	r3, [r3, #0]
 8003894:	2b00      	cmp	r3, #0
 8003896:	d100      	bne.n	800389a <HAL_UART_IRQHandler+0x2fa>
 8003898:	e14e      	b.n	8003b38 <HAL_UART_IRQHandler+0x598>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	2258      	movs	r2, #88	; 0x58
 800389e:	5a9b      	ldrh	r3, [r3, r2]
 80038a0:	187a      	adds	r2, r7, r1
 80038a2:	8812      	ldrh	r2, [r2, #0]
 80038a4:	429a      	cmp	r2, r3
 80038a6:	d300      	bcc.n	80038aa <HAL_UART_IRQHandler+0x30a>
 80038a8:	e146      	b.n	8003b38 <HAL_UART_IRQHandler+0x598>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	187a      	adds	r2, r7, r1
 80038ae:	215a      	movs	r1, #90	; 0x5a
 80038b0:	8812      	ldrh	r2, [r2, #0]
 80038b2:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80038b8:	699b      	ldr	r3, [r3, #24]
 80038ba:	2b20      	cmp	r3, #32
 80038bc:	d06e      	beq.n	800399c <HAL_UART_IRQHandler+0x3fc>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80038be:	f3ef 8310 	mrs	r3, PRIMASK
 80038c2:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 80038c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80038c6:	67bb      	str	r3, [r7, #120]	; 0x78
 80038c8:	2301      	movs	r3, #1
 80038ca:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80038cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80038ce:	f383 8810 	msr	PRIMASK, r3
}
 80038d2:	46c0      	nop			; (mov r8, r8)
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	681a      	ldr	r2, [r3, #0]
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	499a      	ldr	r1, [pc, #616]	; (8003b48 <HAL_UART_IRQHandler+0x5a8>)
 80038e0:	400a      	ands	r2, r1
 80038e2:	601a      	str	r2, [r3, #0]
 80038e4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80038e6:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80038e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80038ea:	f383 8810 	msr	PRIMASK, r3
}
 80038ee:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80038f0:	f3ef 8310 	mrs	r3, PRIMASK
 80038f4:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 80038f6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80038f8:	677b      	str	r3, [r7, #116]	; 0x74
 80038fa:	2301      	movs	r3, #1
 80038fc:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80038fe:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003900:	f383 8810 	msr	PRIMASK, r3
}
 8003904:	46c0      	nop			; (mov r8, r8)
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	689a      	ldr	r2, [r3, #8]
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	2101      	movs	r1, #1
 8003912:	438a      	bics	r2, r1
 8003914:	609a      	str	r2, [r3, #8]
 8003916:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003918:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800391a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800391c:	f383 8810 	msr	PRIMASK, r3
}
 8003920:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003922:	f3ef 8310 	mrs	r3, PRIMASK
 8003926:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 8003928:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800392a:	673b      	str	r3, [r7, #112]	; 0x70
 800392c:	2301      	movs	r3, #1
 800392e:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003930:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003932:	f383 8810 	msr	PRIMASK, r3
}
 8003936:	46c0      	nop			; (mov r8, r8)
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	689a      	ldr	r2, [r3, #8]
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	2140      	movs	r1, #64	; 0x40
 8003944:	438a      	bics	r2, r1
 8003946:	609a      	str	r2, [r3, #8]
 8003948:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800394a:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800394c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800394e:	f383 8810 	msr	PRIMASK, r3
}
 8003952:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	2220      	movs	r2, #32
 8003958:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	2200      	movs	r2, #0
 800395e:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003960:	f3ef 8310 	mrs	r3, PRIMASK
 8003964:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 8003966:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003968:	66fb      	str	r3, [r7, #108]	; 0x6c
 800396a:	2301      	movs	r3, #1
 800396c:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800396e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003970:	f383 8810 	msr	PRIMASK, r3
}
 8003974:	46c0      	nop			; (mov r8, r8)
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	681a      	ldr	r2, [r3, #0]
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	2110      	movs	r1, #16
 8003982:	438a      	bics	r2, r1
 8003984:	601a      	str	r2, [r3, #0]
 8003986:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003988:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800398a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800398c:	f383 8810 	msr	PRIMASK, r3
}
 8003990:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003996:	0018      	movs	r0, r3
 8003998:	f7fd fde8 	bl	800156c <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	2258      	movs	r2, #88	; 0x58
 80039a0:	5a9a      	ldrh	r2, [r3, r2]
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	215a      	movs	r1, #90	; 0x5a
 80039a6:	5a5b      	ldrh	r3, [r3, r1]
 80039a8:	b29b      	uxth	r3, r3
 80039aa:	1ad3      	subs	r3, r2, r3
 80039ac:	b29a      	uxth	r2, r3
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	0011      	movs	r1, r2
 80039b2:	0018      	movs	r0, r3
 80039b4:	f000 f8dc 	bl	8003b70 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80039b8:	e0be      	b.n	8003b38 <HAL_UART_IRQHandler+0x598>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	2258      	movs	r2, #88	; 0x58
 80039be:	5a99      	ldrh	r1, [r3, r2]
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	225a      	movs	r2, #90	; 0x5a
 80039c4:	5a9b      	ldrh	r3, [r3, r2]
 80039c6:	b29a      	uxth	r2, r3
 80039c8:	208e      	movs	r0, #142	; 0x8e
 80039ca:	183b      	adds	r3, r7, r0
 80039cc:	1a8a      	subs	r2, r1, r2
 80039ce:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	225a      	movs	r2, #90	; 0x5a
 80039d4:	5a9b      	ldrh	r3, [r3, r2]
 80039d6:	b29b      	uxth	r3, r3
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d100      	bne.n	80039de <HAL_UART_IRQHandler+0x43e>
 80039dc:	e0ae      	b.n	8003b3c <HAL_UART_IRQHandler+0x59c>
          && (nb_rx_data > 0U))
 80039de:	183b      	adds	r3, r7, r0
 80039e0:	881b      	ldrh	r3, [r3, #0]
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d100      	bne.n	80039e8 <HAL_UART_IRQHandler+0x448>
 80039e6:	e0a9      	b.n	8003b3c <HAL_UART_IRQHandler+0x59c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80039e8:	f3ef 8310 	mrs	r3, PRIMASK
 80039ec:	60fb      	str	r3, [r7, #12]
  return(result);
 80039ee:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80039f0:	2488      	movs	r4, #136	; 0x88
 80039f2:	193a      	adds	r2, r7, r4
 80039f4:	6013      	str	r3, [r2, #0]
 80039f6:	2301      	movs	r3, #1
 80039f8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80039fa:	693b      	ldr	r3, [r7, #16]
 80039fc:	f383 8810 	msr	PRIMASK, r3
}
 8003a00:	46c0      	nop			; (mov r8, r8)
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	681a      	ldr	r2, [r3, #0]
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	494f      	ldr	r1, [pc, #316]	; (8003b4c <HAL_UART_IRQHandler+0x5ac>)
 8003a0e:	400a      	ands	r2, r1
 8003a10:	601a      	str	r2, [r3, #0]
 8003a12:	193b      	adds	r3, r7, r4
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a18:	697b      	ldr	r3, [r7, #20]
 8003a1a:	f383 8810 	msr	PRIMASK, r3
}
 8003a1e:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003a20:	f3ef 8310 	mrs	r3, PRIMASK
 8003a24:	61bb      	str	r3, [r7, #24]
  return(result);
 8003a26:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003a28:	2484      	movs	r4, #132	; 0x84
 8003a2a:	193a      	adds	r2, r7, r4
 8003a2c:	6013      	str	r3, [r2, #0]
 8003a2e:	2301      	movs	r3, #1
 8003a30:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a32:	69fb      	ldr	r3, [r7, #28]
 8003a34:	f383 8810 	msr	PRIMASK, r3
}
 8003a38:	46c0      	nop			; (mov r8, r8)
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	689a      	ldr	r2, [r3, #8]
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	2101      	movs	r1, #1
 8003a46:	438a      	bics	r2, r1
 8003a48:	609a      	str	r2, [r3, #8]
 8003a4a:	193b      	adds	r3, r7, r4
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a50:	6a3b      	ldr	r3, [r7, #32]
 8003a52:	f383 8810 	msr	PRIMASK, r3
}
 8003a56:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	2220      	movs	r2, #32
 8003a5c:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	2200      	movs	r2, #0
 8003a62:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	2200      	movs	r2, #0
 8003a68:	665a      	str	r2, [r3, #100]	; 0x64
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003a6a:	f3ef 8310 	mrs	r3, PRIMASK
 8003a6e:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8003a70:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003a72:	2480      	movs	r4, #128	; 0x80
 8003a74:	193a      	adds	r2, r7, r4
 8003a76:	6013      	str	r3, [r2, #0]
 8003a78:	2301      	movs	r3, #1
 8003a7a:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a7e:	f383 8810 	msr	PRIMASK, r3
}
 8003a82:	46c0      	nop			; (mov r8, r8)
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	681a      	ldr	r2, [r3, #0]
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	2110      	movs	r1, #16
 8003a90:	438a      	bics	r2, r1
 8003a92:	601a      	str	r2, [r3, #0]
 8003a94:	193b      	adds	r3, r7, r4
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a9c:	f383 8810 	msr	PRIMASK, r3
}
 8003aa0:	46c0      	nop			; (mov r8, r8)
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003aa2:	183b      	adds	r3, r7, r0
 8003aa4:	881a      	ldrh	r2, [r3, #0]
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	0011      	movs	r1, r2
 8003aaa:	0018      	movs	r0, r3
 8003aac:	f000 f860 	bl	8003b70 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003ab0:	e044      	b.n	8003b3c <HAL_UART_IRQHandler+0x59c>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8003ab2:	23a4      	movs	r3, #164	; 0xa4
 8003ab4:	18fb      	adds	r3, r7, r3
 8003ab6:	681a      	ldr	r2, [r3, #0]
 8003ab8:	2380      	movs	r3, #128	; 0x80
 8003aba:	035b      	lsls	r3, r3, #13
 8003abc:	4013      	ands	r3, r2
 8003abe:	d010      	beq.n	8003ae2 <HAL_UART_IRQHandler+0x542>
 8003ac0:	239c      	movs	r3, #156	; 0x9c
 8003ac2:	18fb      	adds	r3, r7, r3
 8003ac4:	681a      	ldr	r2, [r3, #0]
 8003ac6:	2380      	movs	r3, #128	; 0x80
 8003ac8:	03db      	lsls	r3, r3, #15
 8003aca:	4013      	ands	r3, r2
 8003acc:	d009      	beq.n	8003ae2 <HAL_UART_IRQHandler+0x542>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	2280      	movs	r2, #128	; 0x80
 8003ad4:	0352      	lsls	r2, r2, #13
 8003ad6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	0018      	movs	r0, r3
 8003adc:	f000 fe10 	bl	8004700 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003ae0:	e02f      	b.n	8003b42 <HAL_UART_IRQHandler+0x5a2>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8003ae2:	23a4      	movs	r3, #164	; 0xa4
 8003ae4:	18fb      	adds	r3, r7, r3
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	2280      	movs	r2, #128	; 0x80
 8003aea:	4013      	ands	r3, r2
 8003aec:	d00f      	beq.n	8003b0e <HAL_UART_IRQHandler+0x56e>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8003aee:	23a0      	movs	r3, #160	; 0xa0
 8003af0:	18fb      	adds	r3, r7, r3
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	2280      	movs	r2, #128	; 0x80
 8003af6:	4013      	ands	r3, r2
 8003af8:	d009      	beq.n	8003b0e <HAL_UART_IRQHandler+0x56e>
  {
    if (huart->TxISR != NULL)
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d01e      	beq.n	8003b40 <HAL_UART_IRQHandler+0x5a0>
    {
      huart->TxISR(huart);
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003b06:	687a      	ldr	r2, [r7, #4]
 8003b08:	0010      	movs	r0, r2
 8003b0a:	4798      	blx	r3
    }
    return;
 8003b0c:	e018      	b.n	8003b40 <HAL_UART_IRQHandler+0x5a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8003b0e:	23a4      	movs	r3, #164	; 0xa4
 8003b10:	18fb      	adds	r3, r7, r3
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	2240      	movs	r2, #64	; 0x40
 8003b16:	4013      	ands	r3, r2
 8003b18:	d013      	beq.n	8003b42 <HAL_UART_IRQHandler+0x5a2>
 8003b1a:	23a0      	movs	r3, #160	; 0xa0
 8003b1c:	18fb      	adds	r3, r7, r3
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	2240      	movs	r2, #64	; 0x40
 8003b22:	4013      	ands	r3, r2
 8003b24:	d00d      	beq.n	8003b42 <HAL_UART_IRQHandler+0x5a2>
  {
    UART_EndTransmit_IT(huart);
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	0018      	movs	r0, r3
 8003b2a:	f000 fc56 	bl	80043da <UART_EndTransmit_IT>
    return;
 8003b2e:	e008      	b.n	8003b42 <HAL_UART_IRQHandler+0x5a2>
      return;
 8003b30:	46c0      	nop			; (mov r8, r8)
 8003b32:	e006      	b.n	8003b42 <HAL_UART_IRQHandler+0x5a2>
    return;
 8003b34:	46c0      	nop			; (mov r8, r8)
 8003b36:	e004      	b.n	8003b42 <HAL_UART_IRQHandler+0x5a2>
      return;
 8003b38:	46c0      	nop			; (mov r8, r8)
 8003b3a:	e002      	b.n	8003b42 <HAL_UART_IRQHandler+0x5a2>
      return;
 8003b3c:	46c0      	nop			; (mov r8, r8)
 8003b3e:	e000      	b.n	8003b42 <HAL_UART_IRQHandler+0x5a2>
    return;
 8003b40:	46c0      	nop			; (mov r8, r8)
  }

}
 8003b42:	46bd      	mov	sp, r7
 8003b44:	b02b      	add	sp, #172	; 0xac
 8003b46:	bd90      	pop	{r4, r7, pc}
 8003b48:	fffffeff 	.word	0xfffffeff
 8003b4c:	fffffedf 	.word	0xfffffedf

08003b50 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003b50:	b580      	push	{r7, lr}
 8003b52:	b082      	sub	sp, #8
 8003b54:	af00      	add	r7, sp, #0
 8003b56:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8003b58:	46c0      	nop			; (mov r8, r8)
 8003b5a:	46bd      	mov	sp, r7
 8003b5c:	b002      	add	sp, #8
 8003b5e:	bd80      	pop	{r7, pc}

08003b60 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003b60:	b580      	push	{r7, lr}
 8003b62:	b082      	sub	sp, #8
 8003b64:	af00      	add	r7, sp, #0
 8003b66:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8003b68:	46c0      	nop			; (mov r8, r8)
 8003b6a:	46bd      	mov	sp, r7
 8003b6c:	b002      	add	sp, #8
 8003b6e:	bd80      	pop	{r7, pc}

08003b70 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003b70:	b580      	push	{r7, lr}
 8003b72:	b082      	sub	sp, #8
 8003b74:	af00      	add	r7, sp, #0
 8003b76:	6078      	str	r0, [r7, #4]
 8003b78:	000a      	movs	r2, r1
 8003b7a:	1cbb      	adds	r3, r7, #2
 8003b7c:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003b7e:	46c0      	nop			; (mov r8, r8)
 8003b80:	46bd      	mov	sp, r7
 8003b82:	b002      	add	sp, #8
 8003b84:	bd80      	pop	{r7, pc}
	...

08003b88 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003b88:	b580      	push	{r7, lr}
 8003b8a:	b088      	sub	sp, #32
 8003b8c:	af00      	add	r7, sp, #0
 8003b8e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003b90:	231e      	movs	r3, #30
 8003b92:	18fb      	adds	r3, r7, r3
 8003b94:	2200      	movs	r2, #0
 8003b96:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	689a      	ldr	r2, [r3, #8]
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	691b      	ldr	r3, [r3, #16]
 8003ba0:	431a      	orrs	r2, r3
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	695b      	ldr	r3, [r3, #20]
 8003ba6:	431a      	orrs	r2, r3
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	69db      	ldr	r3, [r3, #28]
 8003bac:	4313      	orrs	r3, r2
 8003bae:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	4a8d      	ldr	r2, [pc, #564]	; (8003dec <UART_SetConfig+0x264>)
 8003bb8:	4013      	ands	r3, r2
 8003bba:	0019      	movs	r1, r3
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	697a      	ldr	r2, [r7, #20]
 8003bc2:	430a      	orrs	r2, r1
 8003bc4:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	685b      	ldr	r3, [r3, #4]
 8003bcc:	4a88      	ldr	r2, [pc, #544]	; (8003df0 <UART_SetConfig+0x268>)
 8003bce:	4013      	ands	r3, r2
 8003bd0:	0019      	movs	r1, r3
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	68da      	ldr	r2, [r3, #12]
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	430a      	orrs	r2, r1
 8003bdc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	699b      	ldr	r3, [r3, #24]
 8003be2:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	6a1b      	ldr	r3, [r3, #32]
 8003be8:	697a      	ldr	r2, [r7, #20]
 8003bea:	4313      	orrs	r3, r2
 8003bec:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	689b      	ldr	r3, [r3, #8]
 8003bf4:	4a7f      	ldr	r2, [pc, #508]	; (8003df4 <UART_SetConfig+0x26c>)
 8003bf6:	4013      	ands	r3, r2
 8003bf8:	0019      	movs	r1, r3
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	697a      	ldr	r2, [r7, #20]
 8003c00:	430a      	orrs	r2, r1
 8003c02:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	4a7b      	ldr	r2, [pc, #492]	; (8003df8 <UART_SetConfig+0x270>)
 8003c0a:	4293      	cmp	r3, r2
 8003c0c:	d127      	bne.n	8003c5e <UART_SetConfig+0xd6>
 8003c0e:	4b7b      	ldr	r3, [pc, #492]	; (8003dfc <UART_SetConfig+0x274>)
 8003c10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c12:	2203      	movs	r2, #3
 8003c14:	4013      	ands	r3, r2
 8003c16:	2b03      	cmp	r3, #3
 8003c18:	d00d      	beq.n	8003c36 <UART_SetConfig+0xae>
 8003c1a:	d81b      	bhi.n	8003c54 <UART_SetConfig+0xcc>
 8003c1c:	2b02      	cmp	r3, #2
 8003c1e:	d014      	beq.n	8003c4a <UART_SetConfig+0xc2>
 8003c20:	d818      	bhi.n	8003c54 <UART_SetConfig+0xcc>
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d002      	beq.n	8003c2c <UART_SetConfig+0xa4>
 8003c26:	2b01      	cmp	r3, #1
 8003c28:	d00a      	beq.n	8003c40 <UART_SetConfig+0xb8>
 8003c2a:	e013      	b.n	8003c54 <UART_SetConfig+0xcc>
 8003c2c:	231f      	movs	r3, #31
 8003c2e:	18fb      	adds	r3, r7, r3
 8003c30:	2200      	movs	r2, #0
 8003c32:	701a      	strb	r2, [r3, #0]
 8003c34:	e021      	b.n	8003c7a <UART_SetConfig+0xf2>
 8003c36:	231f      	movs	r3, #31
 8003c38:	18fb      	adds	r3, r7, r3
 8003c3a:	2202      	movs	r2, #2
 8003c3c:	701a      	strb	r2, [r3, #0]
 8003c3e:	e01c      	b.n	8003c7a <UART_SetConfig+0xf2>
 8003c40:	231f      	movs	r3, #31
 8003c42:	18fb      	adds	r3, r7, r3
 8003c44:	2204      	movs	r2, #4
 8003c46:	701a      	strb	r2, [r3, #0]
 8003c48:	e017      	b.n	8003c7a <UART_SetConfig+0xf2>
 8003c4a:	231f      	movs	r3, #31
 8003c4c:	18fb      	adds	r3, r7, r3
 8003c4e:	2208      	movs	r2, #8
 8003c50:	701a      	strb	r2, [r3, #0]
 8003c52:	e012      	b.n	8003c7a <UART_SetConfig+0xf2>
 8003c54:	231f      	movs	r3, #31
 8003c56:	18fb      	adds	r3, r7, r3
 8003c58:	2210      	movs	r2, #16
 8003c5a:	701a      	strb	r2, [r3, #0]
 8003c5c:	e00d      	b.n	8003c7a <UART_SetConfig+0xf2>
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	4a67      	ldr	r2, [pc, #412]	; (8003e00 <UART_SetConfig+0x278>)
 8003c64:	4293      	cmp	r3, r2
 8003c66:	d104      	bne.n	8003c72 <UART_SetConfig+0xea>
 8003c68:	231f      	movs	r3, #31
 8003c6a:	18fb      	adds	r3, r7, r3
 8003c6c:	2200      	movs	r2, #0
 8003c6e:	701a      	strb	r2, [r3, #0]
 8003c70:	e003      	b.n	8003c7a <UART_SetConfig+0xf2>
 8003c72:	231f      	movs	r3, #31
 8003c74:	18fb      	adds	r3, r7, r3
 8003c76:	2210      	movs	r2, #16
 8003c78:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	69da      	ldr	r2, [r3, #28]
 8003c7e:	2380      	movs	r3, #128	; 0x80
 8003c80:	021b      	lsls	r3, r3, #8
 8003c82:	429a      	cmp	r2, r3
 8003c84:	d15d      	bne.n	8003d42 <UART_SetConfig+0x1ba>
  {
    switch (clocksource)
 8003c86:	231f      	movs	r3, #31
 8003c88:	18fb      	adds	r3, r7, r3
 8003c8a:	781b      	ldrb	r3, [r3, #0]
 8003c8c:	2b08      	cmp	r3, #8
 8003c8e:	d015      	beq.n	8003cbc <UART_SetConfig+0x134>
 8003c90:	dc18      	bgt.n	8003cc4 <UART_SetConfig+0x13c>
 8003c92:	2b04      	cmp	r3, #4
 8003c94:	d00d      	beq.n	8003cb2 <UART_SetConfig+0x12a>
 8003c96:	dc15      	bgt.n	8003cc4 <UART_SetConfig+0x13c>
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d002      	beq.n	8003ca2 <UART_SetConfig+0x11a>
 8003c9c:	2b02      	cmp	r3, #2
 8003c9e:	d005      	beq.n	8003cac <UART_SetConfig+0x124>
 8003ca0:	e010      	b.n	8003cc4 <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003ca2:	f7ff f901 	bl	8002ea8 <HAL_RCC_GetPCLK1Freq>
 8003ca6:	0003      	movs	r3, r0
 8003ca8:	61bb      	str	r3, [r7, #24]
        break;
 8003caa:	e012      	b.n	8003cd2 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003cac:	4b55      	ldr	r3, [pc, #340]	; (8003e04 <UART_SetConfig+0x27c>)
 8003cae:	61bb      	str	r3, [r7, #24]
        break;
 8003cb0:	e00f      	b.n	8003cd2 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003cb2:	f7ff f86f 	bl	8002d94 <HAL_RCC_GetSysClockFreq>
 8003cb6:	0003      	movs	r3, r0
 8003cb8:	61bb      	str	r3, [r7, #24]
        break;
 8003cba:	e00a      	b.n	8003cd2 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003cbc:	2380      	movs	r3, #128	; 0x80
 8003cbe:	021b      	lsls	r3, r3, #8
 8003cc0:	61bb      	str	r3, [r7, #24]
        break;
 8003cc2:	e006      	b.n	8003cd2 <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 8003cc4:	2300      	movs	r3, #0
 8003cc6:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003cc8:	231e      	movs	r3, #30
 8003cca:	18fb      	adds	r3, r7, r3
 8003ccc:	2201      	movs	r2, #1
 8003cce:	701a      	strb	r2, [r3, #0]
        break;
 8003cd0:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003cd2:	69bb      	ldr	r3, [r7, #24]
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d100      	bne.n	8003cda <UART_SetConfig+0x152>
 8003cd8:	e07b      	b.n	8003dd2 <UART_SetConfig+0x24a>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003cda:	69bb      	ldr	r3, [r7, #24]
 8003cdc:	005a      	lsls	r2, r3, #1
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	685b      	ldr	r3, [r3, #4]
 8003ce2:	085b      	lsrs	r3, r3, #1
 8003ce4:	18d2      	adds	r2, r2, r3
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	685b      	ldr	r3, [r3, #4]
 8003cea:	0019      	movs	r1, r3
 8003cec:	0010      	movs	r0, r2
 8003cee:	f7fc fa0b 	bl	8000108 <__udivsi3>
 8003cf2:	0003      	movs	r3, r0
 8003cf4:	b29b      	uxth	r3, r3
 8003cf6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003cf8:	693b      	ldr	r3, [r7, #16]
 8003cfa:	2b0f      	cmp	r3, #15
 8003cfc:	d91c      	bls.n	8003d38 <UART_SetConfig+0x1b0>
 8003cfe:	693a      	ldr	r2, [r7, #16]
 8003d00:	2380      	movs	r3, #128	; 0x80
 8003d02:	025b      	lsls	r3, r3, #9
 8003d04:	429a      	cmp	r2, r3
 8003d06:	d217      	bcs.n	8003d38 <UART_SetConfig+0x1b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003d08:	693b      	ldr	r3, [r7, #16]
 8003d0a:	b29a      	uxth	r2, r3
 8003d0c:	200e      	movs	r0, #14
 8003d0e:	183b      	adds	r3, r7, r0
 8003d10:	210f      	movs	r1, #15
 8003d12:	438a      	bics	r2, r1
 8003d14:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003d16:	693b      	ldr	r3, [r7, #16]
 8003d18:	085b      	lsrs	r3, r3, #1
 8003d1a:	b29b      	uxth	r3, r3
 8003d1c:	2207      	movs	r2, #7
 8003d1e:	4013      	ands	r3, r2
 8003d20:	b299      	uxth	r1, r3
 8003d22:	183b      	adds	r3, r7, r0
 8003d24:	183a      	adds	r2, r7, r0
 8003d26:	8812      	ldrh	r2, [r2, #0]
 8003d28:	430a      	orrs	r2, r1
 8003d2a:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	183a      	adds	r2, r7, r0
 8003d32:	8812      	ldrh	r2, [r2, #0]
 8003d34:	60da      	str	r2, [r3, #12]
 8003d36:	e04c      	b.n	8003dd2 <UART_SetConfig+0x24a>
      }
      else
      {
        ret = HAL_ERROR;
 8003d38:	231e      	movs	r3, #30
 8003d3a:	18fb      	adds	r3, r7, r3
 8003d3c:	2201      	movs	r2, #1
 8003d3e:	701a      	strb	r2, [r3, #0]
 8003d40:	e047      	b.n	8003dd2 <UART_SetConfig+0x24a>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003d42:	231f      	movs	r3, #31
 8003d44:	18fb      	adds	r3, r7, r3
 8003d46:	781b      	ldrb	r3, [r3, #0]
 8003d48:	2b08      	cmp	r3, #8
 8003d4a:	d015      	beq.n	8003d78 <UART_SetConfig+0x1f0>
 8003d4c:	dc18      	bgt.n	8003d80 <UART_SetConfig+0x1f8>
 8003d4e:	2b04      	cmp	r3, #4
 8003d50:	d00d      	beq.n	8003d6e <UART_SetConfig+0x1e6>
 8003d52:	dc15      	bgt.n	8003d80 <UART_SetConfig+0x1f8>
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d002      	beq.n	8003d5e <UART_SetConfig+0x1d6>
 8003d58:	2b02      	cmp	r3, #2
 8003d5a:	d005      	beq.n	8003d68 <UART_SetConfig+0x1e0>
 8003d5c:	e010      	b.n	8003d80 <UART_SetConfig+0x1f8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003d5e:	f7ff f8a3 	bl	8002ea8 <HAL_RCC_GetPCLK1Freq>
 8003d62:	0003      	movs	r3, r0
 8003d64:	61bb      	str	r3, [r7, #24]
        break;
 8003d66:	e012      	b.n	8003d8e <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003d68:	4b26      	ldr	r3, [pc, #152]	; (8003e04 <UART_SetConfig+0x27c>)
 8003d6a:	61bb      	str	r3, [r7, #24]
        break;
 8003d6c:	e00f      	b.n	8003d8e <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003d6e:	f7ff f811 	bl	8002d94 <HAL_RCC_GetSysClockFreq>
 8003d72:	0003      	movs	r3, r0
 8003d74:	61bb      	str	r3, [r7, #24]
        break;
 8003d76:	e00a      	b.n	8003d8e <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003d78:	2380      	movs	r3, #128	; 0x80
 8003d7a:	021b      	lsls	r3, r3, #8
 8003d7c:	61bb      	str	r3, [r7, #24]
        break;
 8003d7e:	e006      	b.n	8003d8e <UART_SetConfig+0x206>
      default:
        pclk = 0U;
 8003d80:	2300      	movs	r3, #0
 8003d82:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003d84:	231e      	movs	r3, #30
 8003d86:	18fb      	adds	r3, r7, r3
 8003d88:	2201      	movs	r2, #1
 8003d8a:	701a      	strb	r2, [r3, #0]
        break;
 8003d8c:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8003d8e:	69bb      	ldr	r3, [r7, #24]
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d01e      	beq.n	8003dd2 <UART_SetConfig+0x24a>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	685b      	ldr	r3, [r3, #4]
 8003d98:	085a      	lsrs	r2, r3, #1
 8003d9a:	69bb      	ldr	r3, [r7, #24]
 8003d9c:	18d2      	adds	r2, r2, r3
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	685b      	ldr	r3, [r3, #4]
 8003da2:	0019      	movs	r1, r3
 8003da4:	0010      	movs	r0, r2
 8003da6:	f7fc f9af 	bl	8000108 <__udivsi3>
 8003daa:	0003      	movs	r3, r0
 8003dac:	b29b      	uxth	r3, r3
 8003dae:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003db0:	693b      	ldr	r3, [r7, #16]
 8003db2:	2b0f      	cmp	r3, #15
 8003db4:	d909      	bls.n	8003dca <UART_SetConfig+0x242>
 8003db6:	693a      	ldr	r2, [r7, #16]
 8003db8:	2380      	movs	r3, #128	; 0x80
 8003dba:	025b      	lsls	r3, r3, #9
 8003dbc:	429a      	cmp	r2, r3
 8003dbe:	d204      	bcs.n	8003dca <UART_SetConfig+0x242>
      {
        huart->Instance->BRR = usartdiv;
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	693a      	ldr	r2, [r7, #16]
 8003dc6:	60da      	str	r2, [r3, #12]
 8003dc8:	e003      	b.n	8003dd2 <UART_SetConfig+0x24a>
      }
      else
      {
        ret = HAL_ERROR;
 8003dca:	231e      	movs	r3, #30
 8003dcc:	18fb      	adds	r3, r7, r3
 8003dce:	2201      	movs	r2, #1
 8003dd0:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	2200      	movs	r2, #0
 8003dd6:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	2200      	movs	r2, #0
 8003ddc:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8003dde:	231e      	movs	r3, #30
 8003de0:	18fb      	adds	r3, r7, r3
 8003de2:	781b      	ldrb	r3, [r3, #0]
}
 8003de4:	0018      	movs	r0, r3
 8003de6:	46bd      	mov	sp, r7
 8003de8:	b008      	add	sp, #32
 8003dea:	bd80      	pop	{r7, pc}
 8003dec:	efff69f3 	.word	0xefff69f3
 8003df0:	ffffcfff 	.word	0xffffcfff
 8003df4:	fffff4ff 	.word	0xfffff4ff
 8003df8:	40013800 	.word	0x40013800
 8003dfc:	40021000 	.word	0x40021000
 8003e00:	40004400 	.word	0x40004400
 8003e04:	007a1200 	.word	0x007a1200

08003e08 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003e08:	b580      	push	{r7, lr}
 8003e0a:	b082      	sub	sp, #8
 8003e0c:	af00      	add	r7, sp, #0
 8003e0e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e14:	2201      	movs	r2, #1
 8003e16:	4013      	ands	r3, r2
 8003e18:	d00b      	beq.n	8003e32 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	685b      	ldr	r3, [r3, #4]
 8003e20:	4a4a      	ldr	r2, [pc, #296]	; (8003f4c <UART_AdvFeatureConfig+0x144>)
 8003e22:	4013      	ands	r3, r2
 8003e24:	0019      	movs	r1, r3
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	430a      	orrs	r2, r1
 8003e30:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e36:	2202      	movs	r2, #2
 8003e38:	4013      	ands	r3, r2
 8003e3a:	d00b      	beq.n	8003e54 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	685b      	ldr	r3, [r3, #4]
 8003e42:	4a43      	ldr	r2, [pc, #268]	; (8003f50 <UART_AdvFeatureConfig+0x148>)
 8003e44:	4013      	ands	r3, r2
 8003e46:	0019      	movs	r1, r3
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	430a      	orrs	r2, r1
 8003e52:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e58:	2204      	movs	r2, #4
 8003e5a:	4013      	ands	r3, r2
 8003e5c:	d00b      	beq.n	8003e76 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	685b      	ldr	r3, [r3, #4]
 8003e64:	4a3b      	ldr	r2, [pc, #236]	; (8003f54 <UART_AdvFeatureConfig+0x14c>)
 8003e66:	4013      	ands	r3, r2
 8003e68:	0019      	movs	r1, r3
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	430a      	orrs	r2, r1
 8003e74:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e7a:	2208      	movs	r2, #8
 8003e7c:	4013      	ands	r3, r2
 8003e7e:	d00b      	beq.n	8003e98 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	685b      	ldr	r3, [r3, #4]
 8003e86:	4a34      	ldr	r2, [pc, #208]	; (8003f58 <UART_AdvFeatureConfig+0x150>)
 8003e88:	4013      	ands	r3, r2
 8003e8a:	0019      	movs	r1, r3
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	430a      	orrs	r2, r1
 8003e96:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e9c:	2210      	movs	r2, #16
 8003e9e:	4013      	ands	r3, r2
 8003ea0:	d00b      	beq.n	8003eba <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	689b      	ldr	r3, [r3, #8]
 8003ea8:	4a2c      	ldr	r2, [pc, #176]	; (8003f5c <UART_AdvFeatureConfig+0x154>)
 8003eaa:	4013      	ands	r3, r2
 8003eac:	0019      	movs	r1, r3
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	430a      	orrs	r2, r1
 8003eb8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ebe:	2220      	movs	r2, #32
 8003ec0:	4013      	ands	r3, r2
 8003ec2:	d00b      	beq.n	8003edc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	689b      	ldr	r3, [r3, #8]
 8003eca:	4a25      	ldr	r2, [pc, #148]	; (8003f60 <UART_AdvFeatureConfig+0x158>)
 8003ecc:	4013      	ands	r3, r2
 8003ece:	0019      	movs	r1, r3
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	430a      	orrs	r2, r1
 8003eda:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ee0:	2240      	movs	r2, #64	; 0x40
 8003ee2:	4013      	ands	r3, r2
 8003ee4:	d01d      	beq.n	8003f22 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	685b      	ldr	r3, [r3, #4]
 8003eec:	4a1d      	ldr	r2, [pc, #116]	; (8003f64 <UART_AdvFeatureConfig+0x15c>)
 8003eee:	4013      	ands	r3, r2
 8003ef0:	0019      	movs	r1, r3
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	430a      	orrs	r2, r1
 8003efc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003f02:	2380      	movs	r3, #128	; 0x80
 8003f04:	035b      	lsls	r3, r3, #13
 8003f06:	429a      	cmp	r2, r3
 8003f08:	d10b      	bne.n	8003f22 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	685b      	ldr	r3, [r3, #4]
 8003f10:	4a15      	ldr	r2, [pc, #84]	; (8003f68 <UART_AdvFeatureConfig+0x160>)
 8003f12:	4013      	ands	r3, r2
 8003f14:	0019      	movs	r1, r3
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	430a      	orrs	r2, r1
 8003f20:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f26:	2280      	movs	r2, #128	; 0x80
 8003f28:	4013      	ands	r3, r2
 8003f2a:	d00b      	beq.n	8003f44 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	685b      	ldr	r3, [r3, #4]
 8003f32:	4a0e      	ldr	r2, [pc, #56]	; (8003f6c <UART_AdvFeatureConfig+0x164>)
 8003f34:	4013      	ands	r3, r2
 8003f36:	0019      	movs	r1, r3
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	430a      	orrs	r2, r1
 8003f42:	605a      	str	r2, [r3, #4]
  }
}
 8003f44:	46c0      	nop			; (mov r8, r8)
 8003f46:	46bd      	mov	sp, r7
 8003f48:	b002      	add	sp, #8
 8003f4a:	bd80      	pop	{r7, pc}
 8003f4c:	fffdffff 	.word	0xfffdffff
 8003f50:	fffeffff 	.word	0xfffeffff
 8003f54:	fffbffff 	.word	0xfffbffff
 8003f58:	ffff7fff 	.word	0xffff7fff
 8003f5c:	ffffefff 	.word	0xffffefff
 8003f60:	ffffdfff 	.word	0xffffdfff
 8003f64:	ffefffff 	.word	0xffefffff
 8003f68:	ff9fffff 	.word	0xff9fffff
 8003f6c:	fff7ffff 	.word	0xfff7ffff

08003f70 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003f70:	b580      	push	{r7, lr}
 8003f72:	b086      	sub	sp, #24
 8003f74:	af02      	add	r7, sp, #8
 8003f76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	2280      	movs	r2, #128	; 0x80
 8003f7c:	2100      	movs	r1, #0
 8003f7e:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003f80:	f7fd f9cc 	bl	800131c <HAL_GetTick>
 8003f84:	0003      	movs	r3, r0
 8003f86:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	2208      	movs	r2, #8
 8003f90:	4013      	ands	r3, r2
 8003f92:	2b08      	cmp	r3, #8
 8003f94:	d10c      	bne.n	8003fb0 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	2280      	movs	r2, #128	; 0x80
 8003f9a:	0391      	lsls	r1, r2, #14
 8003f9c:	6878      	ldr	r0, [r7, #4]
 8003f9e:	4a17      	ldr	r2, [pc, #92]	; (8003ffc <UART_CheckIdleState+0x8c>)
 8003fa0:	9200      	str	r2, [sp, #0]
 8003fa2:	2200      	movs	r2, #0
 8003fa4:	f000 f82c 	bl	8004000 <UART_WaitOnFlagUntilTimeout>
 8003fa8:	1e03      	subs	r3, r0, #0
 8003faa:	d001      	beq.n	8003fb0 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003fac:	2303      	movs	r3, #3
 8003fae:	e021      	b.n	8003ff4 <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	2204      	movs	r2, #4
 8003fb8:	4013      	ands	r3, r2
 8003fba:	2b04      	cmp	r3, #4
 8003fbc:	d10c      	bne.n	8003fd8 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	2280      	movs	r2, #128	; 0x80
 8003fc2:	03d1      	lsls	r1, r2, #15
 8003fc4:	6878      	ldr	r0, [r7, #4]
 8003fc6:	4a0d      	ldr	r2, [pc, #52]	; (8003ffc <UART_CheckIdleState+0x8c>)
 8003fc8:	9200      	str	r2, [sp, #0]
 8003fca:	2200      	movs	r2, #0
 8003fcc:	f000 f818 	bl	8004000 <UART_WaitOnFlagUntilTimeout>
 8003fd0:	1e03      	subs	r3, r0, #0
 8003fd2:	d001      	beq.n	8003fd8 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003fd4:	2303      	movs	r3, #3
 8003fd6:	e00d      	b.n	8003ff4 <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	2220      	movs	r2, #32
 8003fdc:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	2220      	movs	r2, #32
 8003fe2:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	2200      	movs	r2, #0
 8003fe8:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	2274      	movs	r2, #116	; 0x74
 8003fee:	2100      	movs	r1, #0
 8003ff0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003ff2:	2300      	movs	r3, #0
}
 8003ff4:	0018      	movs	r0, r3
 8003ff6:	46bd      	mov	sp, r7
 8003ff8:	b004      	add	sp, #16
 8003ffa:	bd80      	pop	{r7, pc}
 8003ffc:	01ffffff 	.word	0x01ffffff

08004000 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004000:	b580      	push	{r7, lr}
 8004002:	b094      	sub	sp, #80	; 0x50
 8004004:	af00      	add	r7, sp, #0
 8004006:	60f8      	str	r0, [r7, #12]
 8004008:	60b9      	str	r1, [r7, #8]
 800400a:	603b      	str	r3, [r7, #0]
 800400c:	1dfb      	adds	r3, r7, #7
 800400e:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004010:	e0a3      	b.n	800415a <UART_WaitOnFlagUntilTimeout+0x15a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004012:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004014:	3301      	adds	r3, #1
 8004016:	d100      	bne.n	800401a <UART_WaitOnFlagUntilTimeout+0x1a>
 8004018:	e09f      	b.n	800415a <UART_WaitOnFlagUntilTimeout+0x15a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800401a:	f7fd f97f 	bl	800131c <HAL_GetTick>
 800401e:	0002      	movs	r2, r0
 8004020:	683b      	ldr	r3, [r7, #0]
 8004022:	1ad3      	subs	r3, r2, r3
 8004024:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004026:	429a      	cmp	r2, r3
 8004028:	d302      	bcc.n	8004030 <UART_WaitOnFlagUntilTimeout+0x30>
 800402a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800402c:	2b00      	cmp	r3, #0
 800402e:	d13d      	bne.n	80040ac <UART_WaitOnFlagUntilTimeout+0xac>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004030:	f3ef 8310 	mrs	r3, PRIMASK
 8004034:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8004036:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004038:	647b      	str	r3, [r7, #68]	; 0x44
 800403a:	2301      	movs	r3, #1
 800403c:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800403e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004040:	f383 8810 	msr	PRIMASK, r3
}
 8004044:	46c0      	nop			; (mov r8, r8)
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	681a      	ldr	r2, [r3, #0]
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	494c      	ldr	r1, [pc, #304]	; (8004184 <UART_WaitOnFlagUntilTimeout+0x184>)
 8004052:	400a      	ands	r2, r1
 8004054:	601a      	str	r2, [r3, #0]
 8004056:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004058:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800405a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800405c:	f383 8810 	msr	PRIMASK, r3
}
 8004060:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004062:	f3ef 8310 	mrs	r3, PRIMASK
 8004066:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8004068:	6b7b      	ldr	r3, [r7, #52]	; 0x34
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800406a:	643b      	str	r3, [r7, #64]	; 0x40
 800406c:	2301      	movs	r3, #1
 800406e:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004070:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004072:	f383 8810 	msr	PRIMASK, r3
}
 8004076:	46c0      	nop			; (mov r8, r8)
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	689a      	ldr	r2, [r3, #8]
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	2101      	movs	r1, #1
 8004084:	438a      	bics	r2, r1
 8004086:	609a      	str	r2, [r3, #8]
 8004088:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800408a:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800408c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800408e:	f383 8810 	msr	PRIMASK, r3
}
 8004092:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	2220      	movs	r2, #32
 8004098:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	2220      	movs	r2, #32
 800409e:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	2274      	movs	r2, #116	; 0x74
 80040a4:	2100      	movs	r1, #0
 80040a6:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80040a8:	2303      	movs	r3, #3
 80040aa:	e067      	b.n	800417c <UART_WaitOnFlagUntilTimeout+0x17c>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	2204      	movs	r2, #4
 80040b4:	4013      	ands	r3, r2
 80040b6:	d050      	beq.n	800415a <UART_WaitOnFlagUntilTimeout+0x15a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	69da      	ldr	r2, [r3, #28]
 80040be:	2380      	movs	r3, #128	; 0x80
 80040c0:	011b      	lsls	r3, r3, #4
 80040c2:	401a      	ands	r2, r3
 80040c4:	2380      	movs	r3, #128	; 0x80
 80040c6:	011b      	lsls	r3, r3, #4
 80040c8:	429a      	cmp	r2, r3
 80040ca:	d146      	bne.n	800415a <UART_WaitOnFlagUntilTimeout+0x15a>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	2280      	movs	r2, #128	; 0x80
 80040d2:	0112      	lsls	r2, r2, #4
 80040d4:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80040d6:	f3ef 8310 	mrs	r3, PRIMASK
 80040da:	613b      	str	r3, [r7, #16]
  return(result);
 80040dc:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80040de:	64fb      	str	r3, [r7, #76]	; 0x4c
 80040e0:	2301      	movs	r3, #1
 80040e2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80040e4:	697b      	ldr	r3, [r7, #20]
 80040e6:	f383 8810 	msr	PRIMASK, r3
}
 80040ea:	46c0      	nop			; (mov r8, r8)
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	681a      	ldr	r2, [r3, #0]
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	4923      	ldr	r1, [pc, #140]	; (8004184 <UART_WaitOnFlagUntilTimeout+0x184>)
 80040f8:	400a      	ands	r2, r1
 80040fa:	601a      	str	r2, [r3, #0]
 80040fc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80040fe:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004100:	69bb      	ldr	r3, [r7, #24]
 8004102:	f383 8810 	msr	PRIMASK, r3
}
 8004106:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004108:	f3ef 8310 	mrs	r3, PRIMASK
 800410c:	61fb      	str	r3, [r7, #28]
  return(result);
 800410e:	69fb      	ldr	r3, [r7, #28]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004110:	64bb      	str	r3, [r7, #72]	; 0x48
 8004112:	2301      	movs	r3, #1
 8004114:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004116:	6a3b      	ldr	r3, [r7, #32]
 8004118:	f383 8810 	msr	PRIMASK, r3
}
 800411c:	46c0      	nop			; (mov r8, r8)
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	689a      	ldr	r2, [r3, #8]
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	2101      	movs	r1, #1
 800412a:	438a      	bics	r2, r1
 800412c:	609a      	str	r2, [r3, #8]
 800412e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004130:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004132:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004134:	f383 8810 	msr	PRIMASK, r3
}
 8004138:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	2220      	movs	r2, #32
 800413e:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	2220      	movs	r2, #32
 8004144:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	2280      	movs	r2, #128	; 0x80
 800414a:	2120      	movs	r1, #32
 800414c:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	2274      	movs	r2, #116	; 0x74
 8004152:	2100      	movs	r1, #0
 8004154:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8004156:	2303      	movs	r3, #3
 8004158:	e010      	b.n	800417c <UART_WaitOnFlagUntilTimeout+0x17c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	69db      	ldr	r3, [r3, #28]
 8004160:	68ba      	ldr	r2, [r7, #8]
 8004162:	4013      	ands	r3, r2
 8004164:	68ba      	ldr	r2, [r7, #8]
 8004166:	1ad3      	subs	r3, r2, r3
 8004168:	425a      	negs	r2, r3
 800416a:	4153      	adcs	r3, r2
 800416c:	b2db      	uxtb	r3, r3
 800416e:	001a      	movs	r2, r3
 8004170:	1dfb      	adds	r3, r7, #7
 8004172:	781b      	ldrb	r3, [r3, #0]
 8004174:	429a      	cmp	r2, r3
 8004176:	d100      	bne.n	800417a <UART_WaitOnFlagUntilTimeout+0x17a>
 8004178:	e74b      	b.n	8004012 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800417a:	2300      	movs	r3, #0
}
 800417c:	0018      	movs	r0, r3
 800417e:	46bd      	mov	sp, r7
 8004180:	b014      	add	sp, #80	; 0x50
 8004182:	bd80      	pop	{r7, pc}
 8004184:	fffffe5f 	.word	0xfffffe5f

08004188 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004188:	b580      	push	{r7, lr}
 800418a:	b08c      	sub	sp, #48	; 0x30
 800418c:	af00      	add	r7, sp, #0
 800418e:	60f8      	str	r0, [r7, #12]
 8004190:	60b9      	str	r1, [r7, #8]
 8004192:	1dbb      	adds	r3, r7, #6
 8004194:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr  = pData;
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	68ba      	ldr	r2, [r7, #8]
 800419a:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	1dba      	adds	r2, r7, #6
 80041a0:	2158      	movs	r1, #88	; 0x58
 80041a2:	8812      	ldrh	r2, [r2, #0]
 80041a4:	525a      	strh	r2, [r3, r1]
  huart->RxXferCount = Size;
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	1dba      	adds	r2, r7, #6
 80041aa:	215a      	movs	r1, #90	; 0x5a
 80041ac:	8812      	ldrh	r2, [r2, #0]
 80041ae:	525a      	strh	r2, [r3, r1]
  huart->RxISR       = NULL;
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	2200      	movs	r2, #0
 80041b4:	665a      	str	r2, [r3, #100]	; 0x64

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	689a      	ldr	r2, [r3, #8]
 80041ba:	2380      	movs	r3, #128	; 0x80
 80041bc:	015b      	lsls	r3, r3, #5
 80041be:	429a      	cmp	r2, r3
 80041c0:	d10d      	bne.n	80041de <UART_Start_Receive_IT+0x56>
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	691b      	ldr	r3, [r3, #16]
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d104      	bne.n	80041d4 <UART_Start_Receive_IT+0x4c>
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	225c      	movs	r2, #92	; 0x5c
 80041ce:	4943      	ldr	r1, [pc, #268]	; (80042dc <UART_Start_Receive_IT+0x154>)
 80041d0:	5299      	strh	r1, [r3, r2]
 80041d2:	e02e      	b.n	8004232 <UART_Start_Receive_IT+0xaa>
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	225c      	movs	r2, #92	; 0x5c
 80041d8:	21ff      	movs	r1, #255	; 0xff
 80041da:	5299      	strh	r1, [r3, r2]
 80041dc:	e029      	b.n	8004232 <UART_Start_Receive_IT+0xaa>
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	689b      	ldr	r3, [r3, #8]
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d10d      	bne.n	8004202 <UART_Start_Receive_IT+0x7a>
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	691b      	ldr	r3, [r3, #16]
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d104      	bne.n	80041f8 <UART_Start_Receive_IT+0x70>
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	225c      	movs	r2, #92	; 0x5c
 80041f2:	21ff      	movs	r1, #255	; 0xff
 80041f4:	5299      	strh	r1, [r3, r2]
 80041f6:	e01c      	b.n	8004232 <UART_Start_Receive_IT+0xaa>
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	225c      	movs	r2, #92	; 0x5c
 80041fc:	217f      	movs	r1, #127	; 0x7f
 80041fe:	5299      	strh	r1, [r3, r2]
 8004200:	e017      	b.n	8004232 <UART_Start_Receive_IT+0xaa>
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	689a      	ldr	r2, [r3, #8]
 8004206:	2380      	movs	r3, #128	; 0x80
 8004208:	055b      	lsls	r3, r3, #21
 800420a:	429a      	cmp	r2, r3
 800420c:	d10d      	bne.n	800422a <UART_Start_Receive_IT+0xa2>
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	691b      	ldr	r3, [r3, #16]
 8004212:	2b00      	cmp	r3, #0
 8004214:	d104      	bne.n	8004220 <UART_Start_Receive_IT+0x98>
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	225c      	movs	r2, #92	; 0x5c
 800421a:	217f      	movs	r1, #127	; 0x7f
 800421c:	5299      	strh	r1, [r3, r2]
 800421e:	e008      	b.n	8004232 <UART_Start_Receive_IT+0xaa>
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	225c      	movs	r2, #92	; 0x5c
 8004224:	213f      	movs	r1, #63	; 0x3f
 8004226:	5299      	strh	r1, [r3, r2]
 8004228:	e003      	b.n	8004232 <UART_Start_Receive_IT+0xaa>
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	225c      	movs	r2, #92	; 0x5c
 800422e:	2100      	movs	r1, #0
 8004230:	5299      	strh	r1, [r3, r2]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	2280      	movs	r2, #128	; 0x80
 8004236:	2100      	movs	r1, #0
 8004238:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	2222      	movs	r2, #34	; 0x22
 800423e:	67da      	str	r2, [r3, #124]	; 0x7c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004240:	f3ef 8310 	mrs	r3, PRIMASK
 8004244:	61fb      	str	r3, [r7, #28]
  return(result);
 8004246:	69fb      	ldr	r3, [r7, #28]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004248:	62fb      	str	r3, [r7, #44]	; 0x2c
 800424a:	2301      	movs	r3, #1
 800424c:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800424e:	6a3b      	ldr	r3, [r7, #32]
 8004250:	f383 8810 	msr	PRIMASK, r3
}
 8004254:	46c0      	nop			; (mov r8, r8)
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	689a      	ldr	r2, [r3, #8]
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	2101      	movs	r1, #1
 8004262:	430a      	orrs	r2, r1
 8004264:	609a      	str	r2, [r3, #8]
 8004266:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004268:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800426a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800426c:	f383 8810 	msr	PRIMASK, r3
}
 8004270:	46c0      	nop			; (mov r8, r8)

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	689a      	ldr	r2, [r3, #8]
 8004276:	2380      	movs	r3, #128	; 0x80
 8004278:	015b      	lsls	r3, r3, #5
 800427a:	429a      	cmp	r2, r3
 800427c:	d107      	bne.n	800428e <UART_Start_Receive_IT+0x106>
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	691b      	ldr	r3, [r3, #16]
 8004282:	2b00      	cmp	r3, #0
 8004284:	d103      	bne.n	800428e <UART_Start_Receive_IT+0x106>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	4a15      	ldr	r2, [pc, #84]	; (80042e0 <UART_Start_Receive_IT+0x158>)
 800428a:	665a      	str	r2, [r3, #100]	; 0x64
 800428c:	e002      	b.n	8004294 <UART_Start_Receive_IT+0x10c>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	4a14      	ldr	r2, [pc, #80]	; (80042e4 <UART_Start_Receive_IT+0x15c>)
 8004292:	665a      	str	r2, [r3, #100]	; 0x64
  }

  __HAL_UNLOCK(huart);
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	2274      	movs	r2, #116	; 0x74
 8004298:	2100      	movs	r1, #0
 800429a:	5499      	strb	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800429c:	f3ef 8310 	mrs	r3, PRIMASK
 80042a0:	613b      	str	r3, [r7, #16]
  return(result);
 80042a2:	693b      	ldr	r3, [r7, #16]

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 80042a4:	62bb      	str	r3, [r7, #40]	; 0x28
 80042a6:	2301      	movs	r3, #1
 80042a8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80042aa:	697b      	ldr	r3, [r7, #20]
 80042ac:	f383 8810 	msr	PRIMASK, r3
}
 80042b0:	46c0      	nop			; (mov r8, r8)
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	681a      	ldr	r2, [r3, #0]
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	2190      	movs	r1, #144	; 0x90
 80042be:	0049      	lsls	r1, r1, #1
 80042c0:	430a      	orrs	r2, r1
 80042c2:	601a      	str	r2, [r3, #0]
 80042c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042c6:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80042c8:	69bb      	ldr	r3, [r7, #24]
 80042ca:	f383 8810 	msr	PRIMASK, r3
}
 80042ce:	46c0      	nop			; (mov r8, r8)
  return HAL_OK;
 80042d0:	2300      	movs	r3, #0
}
 80042d2:	0018      	movs	r0, r3
 80042d4:	46bd      	mov	sp, r7
 80042d6:	b00c      	add	sp, #48	; 0x30
 80042d8:	bd80      	pop	{r7, pc}
 80042da:	46c0      	nop			; (mov r8, r8)
 80042dc:	000001ff 	.word	0x000001ff
 80042e0:	08004599 	.word	0x08004599
 80042e4:	08004431 	.word	0x08004431

080042e8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80042e8:	b580      	push	{r7, lr}
 80042ea:	b08e      	sub	sp, #56	; 0x38
 80042ec:	af00      	add	r7, sp, #0
 80042ee:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80042f0:	f3ef 8310 	mrs	r3, PRIMASK
 80042f4:	617b      	str	r3, [r7, #20]
  return(result);
 80042f6:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80042f8:	637b      	str	r3, [r7, #52]	; 0x34
 80042fa:	2301      	movs	r3, #1
 80042fc:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80042fe:	69bb      	ldr	r3, [r7, #24]
 8004300:	f383 8810 	msr	PRIMASK, r3
}
 8004304:	46c0      	nop			; (mov r8, r8)
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	681a      	ldr	r2, [r3, #0]
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	4925      	ldr	r1, [pc, #148]	; (80043a8 <UART_EndRxTransfer+0xc0>)
 8004312:	400a      	ands	r2, r1
 8004314:	601a      	str	r2, [r3, #0]
 8004316:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004318:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800431a:	69fb      	ldr	r3, [r7, #28]
 800431c:	f383 8810 	msr	PRIMASK, r3
}
 8004320:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004322:	f3ef 8310 	mrs	r3, PRIMASK
 8004326:	623b      	str	r3, [r7, #32]
  return(result);
 8004328:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800432a:	633b      	str	r3, [r7, #48]	; 0x30
 800432c:	2301      	movs	r3, #1
 800432e:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004330:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004332:	f383 8810 	msr	PRIMASK, r3
}
 8004336:	46c0      	nop			; (mov r8, r8)
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	689a      	ldr	r2, [r3, #8]
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	2101      	movs	r1, #1
 8004344:	438a      	bics	r2, r1
 8004346:	609a      	str	r2, [r3, #8]
 8004348:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800434a:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800434c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800434e:	f383 8810 	msr	PRIMASK, r3
}
 8004352:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004358:	2b01      	cmp	r3, #1
 800435a:	d118      	bne.n	800438e <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800435c:	f3ef 8310 	mrs	r3, PRIMASK
 8004360:	60bb      	str	r3, [r7, #8]
  return(result);
 8004362:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004364:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004366:	2301      	movs	r3, #1
 8004368:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	f383 8810 	msr	PRIMASK, r3
}
 8004370:	46c0      	nop			; (mov r8, r8)
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	681a      	ldr	r2, [r3, #0]
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	2110      	movs	r1, #16
 800437e:	438a      	bics	r2, r1
 8004380:	601a      	str	r2, [r3, #0]
 8004382:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004384:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004386:	693b      	ldr	r3, [r7, #16]
 8004388:	f383 8810 	msr	PRIMASK, r3
}
 800438c:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	2220      	movs	r2, #32
 8004392:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	2200      	movs	r2, #0
 8004398:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	2200      	movs	r2, #0
 800439e:	665a      	str	r2, [r3, #100]	; 0x64
}
 80043a0:	46c0      	nop			; (mov r8, r8)
 80043a2:	46bd      	mov	sp, r7
 80043a4:	b00e      	add	sp, #56	; 0x38
 80043a6:	bd80      	pop	{r7, pc}
 80043a8:	fffffedf 	.word	0xfffffedf

080043ac <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80043ac:	b580      	push	{r7, lr}
 80043ae:	b084      	sub	sp, #16
 80043b0:	af00      	add	r7, sp, #0
 80043b2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043b8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	225a      	movs	r2, #90	; 0x5a
 80043be:	2100      	movs	r1, #0
 80043c0:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	2252      	movs	r2, #82	; 0x52
 80043c6:	2100      	movs	r1, #0
 80043c8:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	0018      	movs	r0, r3
 80043ce:	f7ff fbc7 	bl	8003b60 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80043d2:	46c0      	nop			; (mov r8, r8)
 80043d4:	46bd      	mov	sp, r7
 80043d6:	b004      	add	sp, #16
 80043d8:	bd80      	pop	{r7, pc}

080043da <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80043da:	b580      	push	{r7, lr}
 80043dc:	b086      	sub	sp, #24
 80043de:	af00      	add	r7, sp, #0
 80043e0:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80043e2:	f3ef 8310 	mrs	r3, PRIMASK
 80043e6:	60bb      	str	r3, [r7, #8]
  return(result);
 80043e8:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80043ea:	617b      	str	r3, [r7, #20]
 80043ec:	2301      	movs	r3, #1
 80043ee:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	f383 8810 	msr	PRIMASK, r3
}
 80043f6:	46c0      	nop			; (mov r8, r8)
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	681a      	ldr	r2, [r3, #0]
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	2140      	movs	r1, #64	; 0x40
 8004404:	438a      	bics	r2, r1
 8004406:	601a      	str	r2, [r3, #0]
 8004408:	697b      	ldr	r3, [r7, #20]
 800440a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800440c:	693b      	ldr	r3, [r7, #16]
 800440e:	f383 8810 	msr	PRIMASK, r3
}
 8004412:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	2220      	movs	r2, #32
 8004418:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	2200      	movs	r2, #0
 800441e:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	0018      	movs	r0, r3
 8004424:	f7ff fb94 	bl	8003b50 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004428:	46c0      	nop			; (mov r8, r8)
 800442a:	46bd      	mov	sp, r7
 800442c:	b006      	add	sp, #24
 800442e:	bd80      	pop	{r7, pc}

08004430 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8004430:	b580      	push	{r7, lr}
 8004432:	b090      	sub	sp, #64	; 0x40
 8004434:	af00      	add	r7, sp, #0
 8004436:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8004438:	203e      	movs	r0, #62	; 0x3e
 800443a:	183b      	adds	r3, r7, r0
 800443c:	687a      	ldr	r2, [r7, #4]
 800443e:	215c      	movs	r1, #92	; 0x5c
 8004440:	5a52      	ldrh	r2, [r2, r1]
 8004442:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004448:	2b22      	cmp	r3, #34	; 0x22
 800444a:	d000      	beq.n	800444e <UART_RxISR_8BIT+0x1e>
 800444c:	e095      	b.n	800457a <UART_RxISR_8BIT+0x14a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681a      	ldr	r2, [r3, #0]
 8004452:	213c      	movs	r1, #60	; 0x3c
 8004454:	187b      	adds	r3, r7, r1
 8004456:	8c92      	ldrh	r2, [r2, #36]	; 0x24
 8004458:	801a      	strh	r2, [r3, #0]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800445a:	187b      	adds	r3, r7, r1
 800445c:	881b      	ldrh	r3, [r3, #0]
 800445e:	b2da      	uxtb	r2, r3
 8004460:	183b      	adds	r3, r7, r0
 8004462:	881b      	ldrh	r3, [r3, #0]
 8004464:	b2d9      	uxtb	r1, r3
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800446a:	400a      	ands	r2, r1
 800446c:	b2d2      	uxtb	r2, r2
 800446e:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004474:	1c5a      	adds	r2, r3, #1
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	225a      	movs	r2, #90	; 0x5a
 800447e:	5a9b      	ldrh	r3, [r3, r2]
 8004480:	b29b      	uxth	r3, r3
 8004482:	3b01      	subs	r3, #1
 8004484:	b299      	uxth	r1, r3
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	225a      	movs	r2, #90	; 0x5a
 800448a:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	225a      	movs	r2, #90	; 0x5a
 8004490:	5a9b      	ldrh	r3, [r3, r2]
 8004492:	b29b      	uxth	r3, r3
 8004494:	2b00      	cmp	r3, #0
 8004496:	d178      	bne.n	800458a <UART_RxISR_8BIT+0x15a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004498:	f3ef 8310 	mrs	r3, PRIMASK
 800449c:	61bb      	str	r3, [r7, #24]
  return(result);
 800449e:	69bb      	ldr	r3, [r7, #24]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80044a0:	63bb      	str	r3, [r7, #56]	; 0x38
 80044a2:	2301      	movs	r3, #1
 80044a4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80044a6:	69fb      	ldr	r3, [r7, #28]
 80044a8:	f383 8810 	msr	PRIMASK, r3
}
 80044ac:	46c0      	nop			; (mov r8, r8)
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	681a      	ldr	r2, [r3, #0]
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	4936      	ldr	r1, [pc, #216]	; (8004594 <UART_RxISR_8BIT+0x164>)
 80044ba:	400a      	ands	r2, r1
 80044bc:	601a      	str	r2, [r3, #0]
 80044be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80044c0:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80044c2:	6a3b      	ldr	r3, [r7, #32]
 80044c4:	f383 8810 	msr	PRIMASK, r3
}
 80044c8:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80044ca:	f3ef 8310 	mrs	r3, PRIMASK
 80044ce:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 80044d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80044d2:	637b      	str	r3, [r7, #52]	; 0x34
 80044d4:	2301      	movs	r3, #1
 80044d6:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80044d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044da:	f383 8810 	msr	PRIMASK, r3
}
 80044de:	46c0      	nop			; (mov r8, r8)
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	689a      	ldr	r2, [r3, #8]
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	2101      	movs	r1, #1
 80044ec:	438a      	bics	r2, r1
 80044ee:	609a      	str	r2, [r3, #8]
 80044f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80044f2:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80044f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80044f6:	f383 8810 	msr	PRIMASK, r3
}
 80044fa:	46c0      	nop			; (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	2220      	movs	r2, #32
 8004500:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	2200      	movs	r2, #0
 8004506:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800450c:	2b01      	cmp	r3, #1
 800450e:	d12f      	bne.n	8004570 <UART_RxISR_8BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	2200      	movs	r2, #0
 8004514:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004516:	f3ef 8310 	mrs	r3, PRIMASK
 800451a:	60fb      	str	r3, [r7, #12]
  return(result);
 800451c:	68fb      	ldr	r3, [r7, #12]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800451e:	633b      	str	r3, [r7, #48]	; 0x30
 8004520:	2301      	movs	r3, #1
 8004522:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004524:	693b      	ldr	r3, [r7, #16]
 8004526:	f383 8810 	msr	PRIMASK, r3
}
 800452a:	46c0      	nop			; (mov r8, r8)
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	681a      	ldr	r2, [r3, #0]
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	2110      	movs	r1, #16
 8004538:	438a      	bics	r2, r1
 800453a:	601a      	str	r2, [r3, #0]
 800453c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800453e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004540:	697b      	ldr	r3, [r7, #20]
 8004542:	f383 8810 	msr	PRIMASK, r3
}
 8004546:	46c0      	nop			; (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	69db      	ldr	r3, [r3, #28]
 800454e:	2210      	movs	r2, #16
 8004550:	4013      	ands	r3, r2
 8004552:	2b10      	cmp	r3, #16
 8004554:	d103      	bne.n	800455e <UART_RxISR_8BIT+0x12e>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	2210      	movs	r2, #16
 800455c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	2258      	movs	r2, #88	; 0x58
 8004562:	5a9a      	ldrh	r2, [r3, r2]
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	0011      	movs	r1, r2
 8004568:	0018      	movs	r0, r3
 800456a:	f7ff fb01 	bl	8003b70 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800456e:	e00c      	b.n	800458a <UART_RxISR_8BIT+0x15a>
        HAL_UART_RxCpltCallback(huart);
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	0018      	movs	r0, r3
 8004574:	f7fc fbec 	bl	8000d50 <HAL_UART_RxCpltCallback>
}
 8004578:	e007      	b.n	800458a <UART_RxISR_8BIT+0x15a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	699a      	ldr	r2, [r3, #24]
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	2108      	movs	r1, #8
 8004586:	430a      	orrs	r2, r1
 8004588:	619a      	str	r2, [r3, #24]
}
 800458a:	46c0      	nop			; (mov r8, r8)
 800458c:	46bd      	mov	sp, r7
 800458e:	b010      	add	sp, #64	; 0x40
 8004590:	bd80      	pop	{r7, pc}
 8004592:	46c0      	nop			; (mov r8, r8)
 8004594:	fffffedf 	.word	0xfffffedf

08004598 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8004598:	b580      	push	{r7, lr}
 800459a:	b090      	sub	sp, #64	; 0x40
 800459c:	af00      	add	r7, sp, #0
 800459e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80045a0:	203e      	movs	r0, #62	; 0x3e
 80045a2:	183b      	adds	r3, r7, r0
 80045a4:	687a      	ldr	r2, [r7, #4]
 80045a6:	215c      	movs	r1, #92	; 0x5c
 80045a8:	5a52      	ldrh	r2, [r2, r1]
 80045aa:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80045b0:	2b22      	cmp	r3, #34	; 0x22
 80045b2:	d000      	beq.n	80045b6 <UART_RxISR_16BIT+0x1e>
 80045b4:	e095      	b.n	80046e2 <UART_RxISR_16BIT+0x14a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681a      	ldr	r2, [r3, #0]
 80045ba:	213c      	movs	r1, #60	; 0x3c
 80045bc:	187b      	adds	r3, r7, r1
 80045be:	8c92      	ldrh	r2, [r2, #36]	; 0x24
 80045c0:	801a      	strh	r2, [r3, #0]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80045c6:	63bb      	str	r3, [r7, #56]	; 0x38
    *tmp = (uint16_t)(uhdata & uhMask);
 80045c8:	187b      	adds	r3, r7, r1
 80045ca:	183a      	adds	r2, r7, r0
 80045cc:	881b      	ldrh	r3, [r3, #0]
 80045ce:	8812      	ldrh	r2, [r2, #0]
 80045d0:	4013      	ands	r3, r2
 80045d2:	b29a      	uxth	r2, r3
 80045d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80045d6:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80045dc:	1c9a      	adds	r2, r3, #2
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	225a      	movs	r2, #90	; 0x5a
 80045e6:	5a9b      	ldrh	r3, [r3, r2]
 80045e8:	b29b      	uxth	r3, r3
 80045ea:	3b01      	subs	r3, #1
 80045ec:	b299      	uxth	r1, r3
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	225a      	movs	r2, #90	; 0x5a
 80045f2:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	225a      	movs	r2, #90	; 0x5a
 80045f8:	5a9b      	ldrh	r3, [r3, r2]
 80045fa:	b29b      	uxth	r3, r3
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d178      	bne.n	80046f2 <UART_RxISR_16BIT+0x15a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004600:	f3ef 8310 	mrs	r3, PRIMASK
 8004604:	617b      	str	r3, [r7, #20]
  return(result);
 8004606:	697b      	ldr	r3, [r7, #20]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004608:	637b      	str	r3, [r7, #52]	; 0x34
 800460a:	2301      	movs	r3, #1
 800460c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800460e:	69bb      	ldr	r3, [r7, #24]
 8004610:	f383 8810 	msr	PRIMASK, r3
}
 8004614:	46c0      	nop			; (mov r8, r8)
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	681a      	ldr	r2, [r3, #0]
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	4936      	ldr	r1, [pc, #216]	; (80046fc <UART_RxISR_16BIT+0x164>)
 8004622:	400a      	ands	r2, r1
 8004624:	601a      	str	r2, [r3, #0]
 8004626:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004628:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800462a:	69fb      	ldr	r3, [r7, #28]
 800462c:	f383 8810 	msr	PRIMASK, r3
}
 8004630:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004632:	f3ef 8310 	mrs	r3, PRIMASK
 8004636:	623b      	str	r3, [r7, #32]
  return(result);
 8004638:	6a3b      	ldr	r3, [r7, #32]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800463a:	633b      	str	r3, [r7, #48]	; 0x30
 800463c:	2301      	movs	r3, #1
 800463e:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004640:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004642:	f383 8810 	msr	PRIMASK, r3
}
 8004646:	46c0      	nop			; (mov r8, r8)
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	689a      	ldr	r2, [r3, #8]
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	2101      	movs	r1, #1
 8004654:	438a      	bics	r2, r1
 8004656:	609a      	str	r2, [r3, #8]
 8004658:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800465a:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800465c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800465e:	f383 8810 	msr	PRIMASK, r3
}
 8004662:	46c0      	nop			; (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	2220      	movs	r2, #32
 8004668:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	2200      	movs	r2, #0
 800466e:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004674:	2b01      	cmp	r3, #1
 8004676:	d12f      	bne.n	80046d8 <UART_RxISR_16BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	2200      	movs	r2, #0
 800467c:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800467e:	f3ef 8310 	mrs	r3, PRIMASK
 8004682:	60bb      	str	r3, [r7, #8]
  return(result);
 8004684:	68bb      	ldr	r3, [r7, #8]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004686:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004688:	2301      	movs	r3, #1
 800468a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	f383 8810 	msr	PRIMASK, r3
}
 8004692:	46c0      	nop			; (mov r8, r8)
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	681a      	ldr	r2, [r3, #0]
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	2110      	movs	r1, #16
 80046a0:	438a      	bics	r2, r1
 80046a2:	601a      	str	r2, [r3, #0]
 80046a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80046a6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80046a8:	693b      	ldr	r3, [r7, #16]
 80046aa:	f383 8810 	msr	PRIMASK, r3
}
 80046ae:	46c0      	nop			; (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	69db      	ldr	r3, [r3, #28]
 80046b6:	2210      	movs	r2, #16
 80046b8:	4013      	ands	r3, r2
 80046ba:	2b10      	cmp	r3, #16
 80046bc:	d103      	bne.n	80046c6 <UART_RxISR_16BIT+0x12e>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	2210      	movs	r2, #16
 80046c4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	2258      	movs	r2, #88	; 0x58
 80046ca:	5a9a      	ldrh	r2, [r3, r2]
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	0011      	movs	r1, r2
 80046d0:	0018      	movs	r0, r3
 80046d2:	f7ff fa4d 	bl	8003b70 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80046d6:	e00c      	b.n	80046f2 <UART_RxISR_16BIT+0x15a>
        HAL_UART_RxCpltCallback(huart);
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	0018      	movs	r0, r3
 80046dc:	f7fc fb38 	bl	8000d50 <HAL_UART_RxCpltCallback>
}
 80046e0:	e007      	b.n	80046f2 <UART_RxISR_16BIT+0x15a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	699a      	ldr	r2, [r3, #24]
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	2108      	movs	r1, #8
 80046ee:	430a      	orrs	r2, r1
 80046f0:	619a      	str	r2, [r3, #24]
}
 80046f2:	46c0      	nop			; (mov r8, r8)
 80046f4:	46bd      	mov	sp, r7
 80046f6:	b010      	add	sp, #64	; 0x40
 80046f8:	bd80      	pop	{r7, pc}
 80046fa:	46c0      	nop			; (mov r8, r8)
 80046fc:	fffffedf 	.word	0xfffffedf

08004700 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8004700:	b580      	push	{r7, lr}
 8004702:	b082      	sub	sp, #8
 8004704:	af00      	add	r7, sp, #0
 8004706:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8004708:	46c0      	nop			; (mov r8, r8)
 800470a:	46bd      	mov	sp, r7
 800470c:	b002      	add	sp, #8
 800470e:	bd80      	pop	{r7, pc}

08004710 <__libc_init_array>:
 8004710:	b570      	push	{r4, r5, r6, lr}
 8004712:	2600      	movs	r6, #0
 8004714:	4d0c      	ldr	r5, [pc, #48]	; (8004748 <__libc_init_array+0x38>)
 8004716:	4c0d      	ldr	r4, [pc, #52]	; (800474c <__libc_init_array+0x3c>)
 8004718:	1b64      	subs	r4, r4, r5
 800471a:	10a4      	asrs	r4, r4, #2
 800471c:	42a6      	cmp	r6, r4
 800471e:	d109      	bne.n	8004734 <__libc_init_array+0x24>
 8004720:	2600      	movs	r6, #0
 8004722:	f000 f821 	bl	8004768 <_init>
 8004726:	4d0a      	ldr	r5, [pc, #40]	; (8004750 <__libc_init_array+0x40>)
 8004728:	4c0a      	ldr	r4, [pc, #40]	; (8004754 <__libc_init_array+0x44>)
 800472a:	1b64      	subs	r4, r4, r5
 800472c:	10a4      	asrs	r4, r4, #2
 800472e:	42a6      	cmp	r6, r4
 8004730:	d105      	bne.n	800473e <__libc_init_array+0x2e>
 8004732:	bd70      	pop	{r4, r5, r6, pc}
 8004734:	00b3      	lsls	r3, r6, #2
 8004736:	58eb      	ldr	r3, [r5, r3]
 8004738:	4798      	blx	r3
 800473a:	3601      	adds	r6, #1
 800473c:	e7ee      	b.n	800471c <__libc_init_array+0xc>
 800473e:	00b3      	lsls	r3, r6, #2
 8004740:	58eb      	ldr	r3, [r5, r3]
 8004742:	4798      	blx	r3
 8004744:	3601      	adds	r6, #1
 8004746:	e7f2      	b.n	800472e <__libc_init_array+0x1e>
 8004748:	08004894 	.word	0x08004894
 800474c:	08004894 	.word	0x08004894
 8004750:	08004894 	.word	0x08004894
 8004754:	08004898 	.word	0x08004898

08004758 <memset>:
 8004758:	0003      	movs	r3, r0
 800475a:	1882      	adds	r2, r0, r2
 800475c:	4293      	cmp	r3, r2
 800475e:	d100      	bne.n	8004762 <memset+0xa>
 8004760:	4770      	bx	lr
 8004762:	7019      	strb	r1, [r3, #0]
 8004764:	3301      	adds	r3, #1
 8004766:	e7f9      	b.n	800475c <memset+0x4>

08004768 <_init>:
 8004768:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800476a:	46c0      	nop			; (mov r8, r8)
 800476c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800476e:	bc08      	pop	{r3}
 8004770:	469e      	mov	lr, r3
 8004772:	4770      	bx	lr

08004774 <_fini>:
 8004774:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004776:	46c0      	nop			; (mov r8, r8)
 8004778:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800477a:	bc08      	pop	{r3}
 800477c:	469e      	mov	lr, r3
 800477e:	4770      	bx	lr
