INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 15:50:08 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.708ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.700ns  (clk rise@4.700ns - clk rise@0.000ns)
  Data Path Delay:        6.052ns  (logic 2.170ns (35.857%)  route 3.882ns (64.143%))
  Logic Levels:           21  (CARRY4=10 LUT3=2 LUT4=3 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.183 - 4.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2009, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X49Y174        FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y174        FDCE (Prop_fdce_C_Q)         0.216     0.724 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/Q
                         net (fo=20, routed)          0.354     1.078    lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q
    SLICE_X48Y174        LUT4 (Prop_lut4_I0_O)        0.043     1.121 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_8/O
                         net (fo=1, routed)           0.000     1.121    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_8_n_0
    SLICE_X48Y174        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     1.372 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.007     1.379    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3_n_0
    SLICE_X48Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.428 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.428    lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3_n_0
    SLICE_X48Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.477 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.477    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4_n_0
    SLICE_X48Y177        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     1.630 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_4/O[1]
                         net (fo=5, routed)           0.257     1.887    lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_4_n_6
    SLICE_X49Y177        LUT3 (Prop_lut3_I1_O)        0.119     2.006 f  lsq1/handshake_lsq_lsq1_core/dataReg[31]_i_6/O
                         net (fo=61, routed)          0.327     2.333    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/oldest_entry_allocated_per_port_6
    SLICE_X51Y176        LUT6 (Prop_lut6_I5_O)        0.043     2.376 f  lsq1/handshake_lsq_lsq1_core/i__carry__0_i_8/O
                         net (fo=2, routed)           0.393     2.769    lsq1/handshake_lsq_lsq1_core/i__carry__0_i_8_n_0
    SLICE_X45Y176        LUT5 (Prop_lut5_I4_O)        0.043     2.812 f  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_14/O
                         net (fo=11, routed)          0.446     3.258    lsq1/handshake_lsq_lsq1_core/dataReg_reg[29]
    SLICE_X49Y177        LUT4 (Prop_lut4_I2_O)        0.043     3.301 r  lsq1/handshake_lsq_lsq1_core/level4_c1[1]_i_4/O
                         net (fo=9, routed)           0.163     3.464    lsq1/handshake_lsq_lsq1_core/level4_c1[1]_i_4_n_0
    SLICE_X49Y176        LUT5 (Prop_lut5_I2_O)        0.043     3.507 f  lsq1/handshake_lsq_lsq1_core/level5_c1[8]_i_5/O
                         net (fo=5, routed)           0.233     3.740    load1/data_tehb/control/level5_c1_reg[8]
    SLICE_X50Y176        LUT6 (Prop_lut6_I5_O)        0.043     3.783 r  load1/data_tehb/control/ltOp_carry_i_1/O
                         net (fo=1, routed)           0.310     4.093    addf0/operator/DI[3]
    SLICE_X46Y176        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.187     4.280 r  addf0/operator/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.280    addf0/operator/ltOp_carry_n_0
    SLICE_X46Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.330 r  addf0/operator/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.330    addf0/operator/ltOp_carry__0_n_0
    SLICE_X46Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.380 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.380    addf0/operator/ltOp_carry__1_n_0
    SLICE_X46Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.430 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.430    addf0/operator/ltOp_carry__2_n_0
    SLICE_X46Y180        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     4.552 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=84, routed)          0.201     4.753    lsq1/handshake_lsq_lsq1_core/CO[0]
    SLICE_X45Y180        LUT6 (Prop_lut6_I5_O)        0.127     4.880 r  lsq1/handshake_lsq_lsq1_core/i__carry_i_4/O
                         net (fo=1, routed)           0.292     5.172    addf0/operator/p_1_in[0]
    SLICE_X44Y181        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.277     5.449 r  addf0/operator/_inferred__1/i__carry/O[2]
                         net (fo=2, routed)           0.403     5.852    addf0/operator/RightShifterComponent/O[1]
    SLICE_X45Y182        LUT4 (Prop_lut4_I0_O)        0.126     5.978 r  addf0/operator/RightShifterComponent/level4_c1[25]_i_2/O
                         net (fo=7, routed)           0.100     6.078    lsq1/handshake_lsq_lsq1_core/level4_c1_reg[25]
    SLICE_X45Y182        LUT5 (Prop_lut5_I0_O)        0.043     6.121 f  lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6/O
                         net (fo=12, routed)          0.100     6.221    lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6_n_0
    SLICE_X45Y182        LUT3 (Prop_lut3_I1_O)        0.043     6.264 r  lsq1/handshake_lsq_lsq1_core/level4_c1[23]_i_1/O
                         net (fo=14, routed)          0.296     6.560    addf0/operator/RightShifterComponent/level4_c1_reg[23]_0
    SLICE_X45Y181        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.700     4.700 r  
                                                      0.000     4.700 r  clk (IN)
                         net (fo=2009, unset)         0.483     5.183    addf0/operator/RightShifterComponent/clk
    SLICE_X45Y181        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[10]/C
                         clock pessimism              0.000     5.183    
                         clock uncertainty           -0.035     5.147    
    SLICE_X45Y181        FDRE (Setup_fdre_C_R)       -0.295     4.852    addf0/operator/RightShifterComponent/level4_c1_reg[10]
  -------------------------------------------------------------------
                         required time                          4.852    
                         arrival time                          -6.560    
  -------------------------------------------------------------------
                         slack                                 -1.708    




