m255
K3
13
cModel Technology
d/filespace/people/a/asplund/ECE555/cadence/cad3/Verilog
vAdder_16bit
VT[LN9;]1cYAO43;Q^13KZ1
r1
31
I19lz4G7;29Pj:GG`6fV<52
Z0 d/filespace/people/a/asplund/ECE555/cadence/ECE555-Project/Verilog
Z1 w1322782187
8/filespace/people/a/asplund/ECE555/cadence/ECE555-Project/Verilog/Adder_16bit.v
F/filespace/people/a/asplund/ECE555/cadence/ECE555-Project/Verilog/Adder_16bit.v
L0 6
Z2 OE;L;10.0c_1;49
Z3 !s102 -nocovercells
Z4 o-work work -nocovercells -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF
n@adder_16bit
!s100 WlgS5KZRSOz^[YhRFmC_I1
!s90 -reportprogress|300|-work|work|-vopt|-nocovercells|/filespace/people/a/asplund/ECE555/cadence/ECE555-Project/Verilog/Adder_16bit.v|
!s108 1322782190.881626
!s107 /filespace/people/a/asplund/ECE555/cadence/ECE555-Project/Verilog/Adder_16bit.v|
!s85 0
vAND_OR_NOT
VOdiI79?h33b7VSX7;82<E1
r1
31
I?Wh_HH5_]A?3FjNl_H;iK3
Z5 d/filespace/people/a/asplund/ECE555/cadence/ECE555-Project/Verilog
R1
8/filespace/people/a/asplund/ECE555/cadence/ECE555-Project/Verilog/AND_OR_NOT.v
F/filespace/people/a/asplund/ECE555/cadence/ECE555-Project/Verilog/AND_OR_NOT.v
L0 6
R2
R3
R4
n@a@n@d_@o@r_@n@o@t
!s90 -reportprogress|300|-work|work|-vopt|-nocovercells|/filespace/people/a/asplund/ECE555/cadence/ECE555-Project/Verilog/AND_OR_NOT.v|
!s100 N@=nMTm?K@R7f`9EEKj0C3
!s108 1322782190.946114
!s107 /filespace/people/a/asplund/ECE555/cadence/ECE555-Project/Verilog/AND_OR_NOT.v|
!s85 0
vBLACK_CELL
V^JYb@=R1jjWTXD9DnN;H^3
r1
31
Ib2bI?8WaFd3[_jR[@?QU^3
R5
R1
8/filespace/people/a/asplund/ECE555/cadence/ECE555-Project/Verilog/BLACK_CELL.v
F/filespace/people/a/asplund/ECE555/cadence/ECE555-Project/Verilog/BLACK_CELL.v
L0 6
R2
R3
R4
n@b@l@a@c@k_@c@e@l@l
!s100 jSAm=2J`?>C7kVP6V`jD>2
!s90 -reportprogress|300|-work|work|-vopt|-nocovercells|/filespace/people/a/asplund/ECE555/cadence/ECE555-Project/Verilog/BLACK_CELL.v|
!s108 1322782191.001858
!s107 /filespace/people/a/asplund/ECE555/cadence/ECE555-Project/Verilog/BLACK_CELL.v|
!s85 0
vBuffer
VQ=jV82XzkBZ9ZDF5bD@hD0
r1
31
IJ^KY2XP[JBE^mmA9`0C>B0
R5
R1
8/filespace/people/a/asplund/ECE555/cadence/ECE555-Project/Verilog/Buffer.v
F/filespace/people/a/asplund/ECE555/cadence/ECE555-Project/Verilog/Buffer.v
L0 6
R2
R3
R4
n@buffer
!s100 0>YBjPnIL[Hf35UTMJhm41
!s90 -reportprogress|300|-work|work|-vopt|-nocovercells|/filespace/people/a/asplund/ECE555/cadence/ECE555-Project/Verilog/Buffer.v|
!s108 1322782191.059050
!s107 /filespace/people/a/asplund/ECE555/cadence/ECE555-Project/Verilog/Buffer.v|
!s85 0
vBuffer_1bit
VI]F:kR;G0<X72?Ln7eO^C0
r1
31
IR8z99dA<dAP01NV:GcMUV3
R5
R1
8/filespace/people/a/asplund/ECE555/cadence/ECE555-Project/Verilog/Buffer_1bit.v
F/filespace/people/a/asplund/ECE555/cadence/ECE555-Project/Verilog/Buffer_1bit.v
L0 6
R2
R3
R4
n@buffer_1bit
!s100 =J;W>O@J>58dJe8AY0>^61
!s90 -reportprogress|300|-work|work|-vopt|-nocovercells|/filespace/people/a/asplund/ECE555/cadence/ECE555-Project/Verilog/Buffer_1bit.v|
!s108 1322782191.113409
!s107 /filespace/people/a/asplund/ECE555/cadence/ECE555-Project/Verilog/Buffer_1bit.v|
!s85 0
vGREY_CELL
VL<JW:B^zdNj=`85fXTNVh3
r1
31
InK7mFbo=n=VzWikS75=JA3
R5
R1
8/filespace/people/a/asplund/ECE555/cadence/ECE555-Project/Verilog/GREY_CELL.v
F/filespace/people/a/asplund/ECE555/cadence/ECE555-Project/Verilog/GREY_CELL.v
L0 6
R2
R3
R4
n@g@r@e@y_@c@e@l@l
!s100 J0dQ?V_Vih2`DfQOY895Q1
!s90 -reportprogress|300|-work|work|-vopt|-nocovercells|/filespace/people/a/asplund/ECE555/cadence/ECE555-Project/Verilog/GREY_CELL.v|
!s108 1322782191.174601
!s107 /filespace/people/a/asplund/ECE555/cadence/ECE555-Project/Verilog/GREY_CELL.v|
!s85 0
vINV_540_270
V>Aa?;F6UJKmCO>]:AgMjQ0
r1
31
I;Xi7Y:M8QT70NYC=ElmEf1
R5
R1
8/filespace/people/a/asplund/ECE555/cadence/ECE555-Project/Verilog/INV_540_270.v
F/filespace/people/a/asplund/ECE555/cadence/ECE555-Project/Verilog/INV_540_270.v
L0 6
R2
R3
R4
n@i@n@v_540_270
!s90 -reportprogress|300|-work|work|-vopt|-nocovercells|/filespace/people/a/asplund/ECE555/cadence/ECE555-Project/Verilog/INV_540_270.v|
!s100 mljfhC=bMWL0SX>_NDW2U3
!s108 1322782191.230560
!s107 /filespace/people/a/asplund/ECE555/cadence/ECE555-Project/Verilog/INV_540_270.v|
!s85 0
vNAND
VP5?I>UF83`VeGg?5b2?nR3
r1
31
IKnPf8^1BVSFbz3K0hjA>:0
R5
R1
8/filespace/people/a/asplund/ECE555/cadence/ECE555-Project/Verilog/NAND.v
F/filespace/people/a/asplund/ECE555/cadence/ECE555-Project/Verilog/NAND.v
L0 6
R2
R3
R4
n@n@a@n@d
!s90 -reportprogress|300|-work|work|-vopt|-nocovercells|/filespace/people/a/asplund/ECE555/cadence/ECE555-Project/Verilog/NAND.v|
!s100 VM[5[_`E4>_UlBDTcLnOh2
!s108 1322782191.290159
!s107 /filespace/people/a/asplund/ECE555/cadence/ECE555-Project/Verilog/NAND.v|
!s85 0
vProp_Gen
VijzngSU[^9R9DNXB4<3::0
r1
31
IZ=R]8c__e4D[KD7kYTSAB2
R5
R1
8/filespace/people/a/asplund/ECE555/cadence/ECE555-Project/Verilog/Prop_Gen.v
F/filespace/people/a/asplund/ECE555/cadence/ECE555-Project/Verilog/Prop_Gen.v
L0 6
R2
R3
R4
n@prop_@gen
!s100 ]hM?XFKUAZO8G4cmDlb^I2
!s90 -reportprogress|300|-work|work|-vopt|-nocovercells|/filespace/people/a/asplund/ECE555/cadence/ECE555-Project/Verilog/Prop_Gen.v|
!s108 1322782191.349971
!s107 /filespace/people/a/asplund/ECE555/cadence/ECE555-Project/Verilog/Prop_Gen.v|
!s85 0
vSum
VH@Q8[H1NQCUF`119:BX1G2
r1
31
IQkUd4dD1LkB@L^V6R@BnJ3
R5
R1
8/filespace/people/a/asplund/ECE555/cadence/ECE555-Project/Verilog/Sum.v
F/filespace/people/a/asplund/ECE555/cadence/ECE555-Project/Verilog/Sum.v
L0 6
R2
R3
R4
n@sum
!s100 e:VhcdlT4:;fj0Z?2oXIZ3
!s90 -reportprogress|300|-work|work|-vopt|-nocovercells|/filespace/people/a/asplund/ECE555/cadence/ECE555-Project/Verilog/Sum.v|
!s108 1322782191.409886
!s107 /filespace/people/a/asplund/ECE555/cadence/ECE555-Project/Verilog/Sum.v|
!s85 0
vTB_Adder_16bit
VHZ^]:7Lhn?5AlX@<3LaPH3
r1
!s85 0
31
!s100 YU9Hm7Kbln8Xe5Z7m^>9o1
IYJ;3:g`eVDL6JdmiCk9IW0
R5
w1322782410
8/filespace/people/a/asplund/ECE555/cadence/ECE555-Project/Verilog/TB_Adder_16bit.v
F/filespace/people/a/asplund/ECE555/cadence/ECE555-Project/Verilog/TB_Adder_16bit.v
L0 2
R2
!s90 -reportprogress|300|-work|work|-vopt|-nocovercells|/filespace/people/a/asplund/ECE555/cadence/ECE555-Project/Verilog/TB_Adder_16bit.v|
R3
R4
n@t@b_@adder_16bit
!s108 1322782415.525764
!s107 /filespace/people/a/asplund/ECE555/cadence/ECE555-Project/Verilog/TB_Adder_16bit.v|
vXOR
VARXS1k^HNSL_984?[o_TW0
r1
31
Iz_Ce]Nz40><gh<2`dVO6F2
R5
R1
8/filespace/people/a/asplund/ECE555/cadence/ECE555-Project/Verilog/XOR.v
F/filespace/people/a/asplund/ECE555/cadence/ECE555-Project/Verilog/XOR.v
L0 6
R2
R3
R4
n@x@o@r
!s90 -reportprogress|300|-work|work|-vopt|-nocovercells|/filespace/people/a/asplund/ECE555/cadence/ECE555-Project/Verilog/XOR.v|
!s100 fZhI1iNedLz<dlmgYYMG>0
!s108 1322782191.528804
!s107 /filespace/people/a/asplund/ECE555/cadence/ECE555-Project/Verilog/XOR.v|
!s85 0
