<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: nceplmt100_busif</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_nceplmt100_busif'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_nceplmt100_busif')">nceplmt100_busif</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.12</td>
<td class="s7 cl rt"><a href="mod304.html#Line" > 76.47</a></td>
<td class="s5 cl rt"><a href="mod304.html#Cond" > 53.57</a></td>
<td class="s1 cl rt"><a href="mod304.html#Toggle" > 19.10</a></td>
<td class="s0 cl rt"><a href="mod304.html#FSM" >  0.00</a></td>
<td class="s6 cl rt"><a href="mod304.html#Branch" > 61.45</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9_Work/acpu/ae350_cpu_subsystem.v')">/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9_Work/acpu/ae350_cpu_subsystem.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod304.html#inst_tag_12687"  onclick="showContent('inst_tag_12687')">gemini_tb.DUT.soc_ss_inst.acpu.u_plmt.nceplmt100_busif</a></td>
<td class="s4 cl rt"> 42.12</td>
<td class="s7 cl rt"><a href="mod304.html#Line" > 76.47</a></td>
<td class="s5 cl rt"><a href="mod304.html#Cond" > 53.57</a></td>
<td class="s1 cl rt"><a href="mod304.html#Toggle" > 19.10</a></td>
<td class="s0 cl rt"><a href="mod304.html#FSM" >  0.00</a></td>
<td class="s6 cl rt"><a href="mod304.html#Branch" > 61.45</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_nceplmt100_busif'>
<hr>
<a name="inst_tag_12687"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy59.html#tag_urg_inst_12687" >gemini_tb.DUT.soc_ss_inst.acpu.u_plmt.nceplmt100_busif</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.12</td>
<td class="s7 cl rt"><a href="mod304.html#Line" > 76.47</a></td>
<td class="s5 cl rt"><a href="mod304.html#Cond" > 53.57</a></td>
<td class="s1 cl rt"><a href="mod304.html#Toggle" > 19.10</a></td>
<td class="s0 cl rt"><a href="mod304.html#FSM" >  0.00</a></td>
<td class="s6 cl rt"><a href="mod304.html#Branch" > 61.45</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.12</td>
<td class="s7 cl rt"> 76.47</td>
<td class="s5 cl rt"> 53.57</td>
<td class="s1 cl rt"> 19.10</td>
<td class="s0 cl rt">  0.00</td>
<td class="s6 cl rt"> 61.45</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 14.29</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 14.29</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod330.html#inst_tag_14789" >u_plmt</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_nceplmt100_busif'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod304.html" >nceplmt100_busif</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>102</td><td>78</td><td>76.47</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>115306</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>115315</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>115324</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>115336</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>115345</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>115356</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>115365</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>115377</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>115388</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s1"><td class="lf">ALWAYS</td><td>115397</td><td>16</td><td>3</td><td>18.75</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>115595</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>115606</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>115617</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>115626</td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>115643</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>115652</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>115661</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>115674</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>115797</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>115805</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
115305                  always @(posedge clk or negedge resetn) begin
115306     1/1              if (!resetn) begin
115307     1/1                  mtime_shadow_gray &lt;= {GRAY_WIDTH{1'b0}};
115308                      end
115309     1/1              else if (s20) begin
115310     1/1                  mtime_shadow_gray &lt;= s13;
115311                      end
                   <font color = "red">==>  MISSING_ELSE</font>
115312                  end
115313                  
115314                  always @(posedge clk or negedge resetn) begin
115315     1/1              if (!resetn) begin
115316     1/1                  s11 &lt;= {(32 - GRAY_WIDTH){1'd0}};
115317                      end
115318     1/1              else if (s21) begin
115319     1/1                  s11 &lt;= s12;
115320                      end
                        MISSING_ELSE
115321                  end
115322                  
115323                  always @(posedge clk or negedge resetn) begin
115324     1/1              if (!resetn) begin
115325     1/1                  s9 &lt;= 32'd0;
115326                      end
115327     1/1              else if (s22) begin
115328     1/1                  s9 &lt;= s10;
115329                      end
                        MISSING_ELSE
115330                  end
115331                  
115332                  generate
115333                      genvar i_reg_mcmp;
115334                      for (i_reg_mcmp = 0; i_reg_mcmp &lt; NHART; i_reg_mcmp = i_reg_mcmp + 1) begin:gen_mtimecmpl
115335                          always @(posedge clk or negedge resetn) begin
115336     1/1                      if (!resetn) begin
115337     1/1                          s17[i_reg_mcmp] &lt;= 32'hffff_ffff;
115338                              end
115339     1/1                      else if (s4[i_reg_mcmp]) begin
115340     <font color = "red">0/1     ==>                  s17[i_reg_mcmp] &lt;= s19[i_reg_mcmp];</font>
115341                              end
                        MISSING_ELSE
115342                          end
115343                  
115344                          always @(posedge clk or negedge resetn) begin
115345     1/1                      if (!resetn) begin
115346     1/1                          s16[i_reg_mcmp] &lt;= 32'hffff_ffff;
115347                              end
115348     1/1                      else if (s5[i_reg_mcmp]) begin
115349     <font color = "red">0/1     ==>                  s16[i_reg_mcmp] &lt;= s18[i_reg_mcmp];</font>
115350                              end
                        MISSING_ELSE
115351                          end
115352                  
115353                      end
115354                  endgenerate
115355                  always @(posedge clk or negedge resetn) begin
115356     1/1              if (!resetn) begin
115357     1/1                  update_req &lt;= 1'b0;
115358                      end
115359                      else begin
115360     1/1                  update_req &lt;= s29;
115361                      end
115362                  end
115363                  
115364                  always @(posedge clk or negedge resetn) begin
115365     1/1              if (!resetn) begin
115366     1/1                  s46 &lt;= 1'b0;
115367                      end
115368     1/1              else if (s47) begin
115369     1/1                  s46 &lt;= 1'b1;
115370                      end
                        MISSING_ELSE
115371                  end
115372                  
115373                  generate
115374                      genvar i_mtip_reg;
115375                      for (i_mtip_reg = 0; i_mtip_reg &lt; NHART; i_mtip_reg = i_mtip_reg + 1) begin:gen_mtip_reg
115376                          always @(posedge clk or negedge resetn) begin
115377     1/1                      if (!resetn) begin
115378     1/1                          mtip[i_mtip_reg] &lt;= 1'b0;
115379                              end
115380     1/1                      else if (s42[i_mtip_reg]) begin
115381     <font color = "red">0/1     ==>                  mtip[i_mtip_reg] &lt;= s43[i_mtip_reg];</font>
115382                              end
                        MISSING_ELSE
115383                          end
115384                  
115385                      end
115386                  endgenerate
115387                  always @(posedge clk or negedge resetn) begin
115388     1/1              if (!resetn) begin
115389     1/1                  s31 &lt;= 2'd0;
115390                      end
115391                      else begin
115392     1/1                  s31 &lt;= s32;
115393                      end
115394                  end
115395                  
115396                  always @* begin
115397     1/1              case (s31)
115398                          MTIME_SYNC_IDLE: begin
115399     1/1                      if (s6) begin
115400     <font color = "red">0/1     ==>                  s32 = MTIME_SYNC_WRITE;</font>
115401                              end
115402                              else begin
115403     1/1                          s32 = MTIME_SYNC_IDLE;
115404                              end
115405                          end
115406                          MTIME_SYNC_WRITE: begin
115407     <font color = "red">0/1     ==>              if (s33 &amp; ~update_ack_sync) begin</font>
115408     <font color = "red">0/1     ==>                  s32 = MTIME_SYNC_SYNC;</font>
115409                              end
115410                              else begin
115411     <font color = "red">0/1     ==>                  s32 = MTIME_SYNC_WRITE;</font>
115412                              end
115413                          end
115414                          MTIME_SYNC_SYNC: begin
115415     <font color = "red">0/1     ==>              if (s30) begin</font>
115416     <font color = "red">0/1     ==>                  s32 = MTIME_SYNC_ACK;</font>
115417                              end
115418                              else begin
115419     <font color = "red">0/1     ==>                  s32 = MTIME_SYNC_SYNC;</font>
115420                              end
115421                          end
115422                          MTIME_SYNC_ACK: begin
115423     <font color = "red">0/1     ==>              if (s6) begin</font>
115424     <font color = "red">0/1     ==>                  s32 = MTIME_SYNC_WRITE;</font>
115425                              end
115426     <font color = "red">0/1     ==>              else if (~update_ack_sync) begin</font>
115427     <font color = "red">0/1     ==>                  s32 = MTIME_SYNC_IDLE;</font>
115428                              end
115429                              else begin
115430     <font color = "red">0/1     ==>                  s32 = MTIME_SYNC_ACK;</font>
115431                              end
115432                          end
115433                          default: begin
115434     <font color = "red">0/1     ==>              s32 = 2'd0;</font>
115435                          end
115436                      endcase
115437                  end
115438                  
115439                  wire s48;
115440                  wire [9:0] s49;
115441                  wire [9:0] s50;
115442                  wire [9:0] s51;
115443                  reg [63:0] s52;
115444                  wire [63:0] s53[0:NHART];
115445                  wire s54;
115446                  wire s55;
115447                  generate
115448                      genvar i_rd;
115449                      genvar i_hrd;
115450                      if (BUS_TYPE == &quot;ahb&quot;) begin:gen_ahb_interface
115451                          reg s56;
115452                          wire s57;
115453                          wire s58;
115454                          wire s59;
115455                          reg [9:0] s60;
115456                          reg [2:0] s61;
115457                          reg [DATA_WIDTH - 1:0] s62;
115458                          wire [DATA_WIDTH - 1:0] s63;
115459                          wire s64;
115460                          wire s65;
115461                          wire s66;
115462                          wire s67;
115463                          reg s68;
115464                          wire s69;
115465                          always @(posedge clk or negedge resetn) begin
115466                              if (!resetn) begin
115467                                  s62 &lt;= {DATA_WIDTH{1'b0}};
115468                              end
115469                              else if (s66) begin
115470                                  s62 &lt;= s63;
115471                              end
115472                          end
115473                  
115474                          always @(posedge clk or negedge resetn) begin
115475                              if (!resetn) begin
115476                                  s60 &lt;= 10'd0;
115477                                  s61 &lt;= 3'd0;
115478                                  s68 &lt;= 1'b0;
115479                              end
115480                              else if (hready) begin
115481                                  s60 &lt;= haddr[9:0];
115482                                  s61 &lt;= hsize;
115483                                  s68 &lt;= s67;
115484                              end
115485                          end
115486                  
115487                          always @(posedge clk or negedge resetn) begin
115488                              if (!resetn) begin
115489                                  s56 &lt;= 1'b1;
115490                              end
115491                              else begin
115492                                  s56 &lt;= s59;
115493                              end
115494                          end
115495                  
115496                          assign s33 = (htrans == 2'd0) | ~hsel;
115497                          assign s66 = hsel &amp; htrans[1] &amp; hready &amp; !hwrite;
115498                          assign s67 = hsel &amp; htrans[1] &amp; hready &amp; hwrite;
115499                          assign s57 = s37 | s34 | hreadyout;
115500                          assign s58 = (s36 | (~(s46 | s2 | s3) &amp; ~hwrite)) &amp; htrans[1] &amp; ((haddr[9:0] == ADDR_MTIME) | (haddr[9:0] == ADDR_MTIMEH));
115501                          assign s59 = ~s58 &amp; s57;
115502                          assign s54 = (s61 == 3'h3) | ((s61 == 3'h2) &amp; s60[2]);
115503                          assign s55 = (s61 == 3'h3) | ((s61 == 3'h2) &amp; ~s60[2]);
115504                          assign s64 = s69 &amp; s48 &amp; (haddr[9:0] == s49);
115505                          assign s65 = (DATA_WIDTH == 32) &amp; haddr[2] &amp; s66;
115506                          for (i_hrd = 0; i_hrd &lt; DATA_WIDTH; i_hrd = i_hrd + 32) begin:gen_hrdata
115507                              assign s63[(i_hrd + 31):i_hrd] = s64 ? hwdata[(i_hrd + 31):i_hrd] : (s65) ? s52[63:32] : s52[(i_hrd + 31):i_hrd];
115508                          end
115509                          assign s48 = s68;
115510                          assign s69 = s66;
115511                          assign s49 = s60;
115512                          assign s51 = haddr[9:0];
115513                          assign s44 = hwdata;
115514                          assign hrdata = s62;
115515                          assign hreadyout = s56;
115516                          assign hresp = 2'd0;
115517                      end
115518                  endgenerate
115519                  generate
115520                      if (BUS_TYPE != &quot;axi&quot;) begin:gen_ahb_interface_dummy_axi
115521                          assign awready = 1'b0;
115522                          assign wready = 1'b0;
115523                          assign bid = {ID_WIDTH{1'b0}};
115524                          assign bresp = 2'd0;
115525                          assign bvalid = 1'b0;
115526                          assign arready = 1'b0;
115527                          assign rid = {ID_WIDTH{1'b0}};
115528                          assign rdata = {DATA_WIDTH{1'b0}};
115529                          assign rresp = 2'b0;
115530                          assign rlast = 1'b0;
115531                          assign rvalid = 1'b0;
115532                      end
115533                  endgenerate
115534                  generate
115535                      if (BUS_TYPE == &quot;axi&quot;) begin:gen_axi_interface
115536                          reg [9:0] s70;
115537                          reg [ID_WIDTH - 1:0] s71;
115538                          reg [(DATA_WIDTH / 8) - 1:0] s72;
115539                          wire [(DATA_WIDTH / 8) - 1:0] s73;
115540                          reg s74;
115541                          reg s75;
115542                          reg s76;
115543                          wire s77;
115544                          wire s78;
115545                          wire s79;
115546                          wire s80;
115547                          wire s81;
115548                          wire s82;
115549                          wire s83;
115550                          wire s84;
115551                          wire s85;
115552                          wire s86;
115553                          wire s87;
115554                          wire s88;
115555                          wire s89;
115556                          reg [DATA_WIDTH - 1:0] s90;
115557                          wire [DATA_WIDTH - 1:0] s91;
115558                          wire s92;
115559                          wire s93;
115560                          reg s94;
115561                          reg [ID_WIDTH - 1:0] s95;
115562                          wire [ID_WIDTH - 1:0] s96;
115563                          wire s97;
115564                          wire s98;
115565                          wire s99;
115566                          wire s100;
115567                          reg s101;
115568                          wire s102;
115569                          wire s103;
115570                          wire s104;
115571                          reg [ID_WIDTH - 1:0] s105;
115572                          wire [ID_WIDTH - 1:0] s106;
115573                          reg [DATA_WIDTH - 1:0] s107;
115574                          wire [DATA_WIDTH - 1:0] s108;
115575                          wire s109;
115576                          wire s110;
115577                          wire s111;
115578                          wire s112;
115579                          wire s113;
115580                          wire s114;
115581                          wire s115;
115582                          reg s116;
115583                          wire s117;
115584                          wire [7:0] s118;
115585                          reg [7:0] s119;
115586                          reg s120;
115587                          wire s121;
115588                          wire s122;
115589                          wire s123;
115590                          reg s124;
115591                          wire s125;
115592                          wire s126;
115593                          wire s127;
115594                          always @(posedge clk or negedge resetn) begin
115595     1/1                      if (!resetn) begin
115596     1/1                          s70 &lt;= 10'h0;
115597     1/1                          s71 &lt;= {ID_WIDTH{1'b0}};
115598                              end
115599     1/1                      else if (s77) begin
115600     <font color = "red">0/1     ==>                  s70 &lt;= awaddr[9:0];</font>
115601     <font color = "red">0/1     ==>                  s71 &lt;= awid;</font>
115602                              end
                        MISSING_ELSE
115603                          end
115604                  
115605                          always @(posedge clk or negedge resetn) begin
115606     1/1                      if (!resetn) begin
115607     1/1                          s90 &lt;= {DATA_WIDTH{1'b0}};
115608     1/1                          s72 &lt;= {(DATA_WIDTH / 8){1'b0}};
115609                              end
115610     1/1                      else if (s78) begin
115611     <font color = "red">0/1     ==>                  s90 &lt;= s91;</font>
115612     <font color = "red">0/1     ==>                  s72 &lt;= wstrb;</font>
115613                              end
                        MISSING_ELSE
115614                          end
115615                  
115616                          always @(posedge clk or negedge resetn) begin
115617     1/1                      if (!resetn) begin
115618     1/1                          s107 &lt;= {DATA_WIDTH{1'b0}};
115619                              end
115620     1/1                      else if (s111) begin
115621     <font color = "red">0/1     ==>                  s107 &lt;= s108;</font>
115622                              end
                        MISSING_ELSE
115623                          end
115624                  
115625                          always @(posedge clk or negedge resetn) begin
115626     1/1                      if (!resetn) begin
115627     1/1                          s74 &lt;= 1'b0;
115628     1/1                          s75 &lt;= 1'b0;
115629     1/1                          s76 &lt;= 1'b0;
115630     1/1                          s101 &lt;= 1'b0;
115631     1/1                          s94 &lt;= 1'b0;
115632                              end
115633                              else begin
115634     1/1                          s74 &lt;= s82;
115635     1/1                          s75 &lt;= s85;
115636     1/1                          s76 &lt;= s88;
115637     1/1                          s94 &lt;= s99;
115638     1/1                          s101 &lt;= s104;
115639                              end
115640                          end
115641                  
115642                          always @(posedge clk or negedge resetn) begin
115643     1/1                      if (!resetn) begin
115644     1/1                          s95 &lt;= {ID_WIDTH{1'b0}};
115645                              end
115646     1/1                      else if (s100) begin
115647     <font color = "red">0/1     ==>                  s95 &lt;= s96;</font>
115648                              end
                        MISSING_ELSE
115649                          end
115650                  
115651                          always @(posedge clk or negedge resetn) begin
115652     1/1                      if (!resetn) begin
115653     1/1                          s105 &lt;= {ID_WIDTH{1'b0}};
115654                              end
115655     1/1                      else if (s109) begin
115656     <font color = "red">0/1     ==>                  s105 &lt;= s106;</font>
115657                              end
                        MISSING_ELSE
115658                          end
115659                  
115660                          always @(posedge clk or negedge resetn) begin
115661     1/1                      if (!resetn) begin
115662     1/1                          s116 &lt;= 1'b0;
115663     1/1                          s120 &lt;= 1'b0;
115664     1/1                          s124 &lt;= 1'b0;
115665                              end
115666                              else begin
115667     1/1                          s116 &lt;= s115;
115668     1/1                          s120 &lt;= s123;
115669     1/1                          s124 &lt;= s127;
115670                              end
115671                          end
115672                  
115673                          always @(posedge clk or negedge resetn) begin
115674     1/1                      if (!resetn) begin
115675     1/1                          s119 &lt;= 8'd0;
115676                              end
115677     1/1                      else if (s112) begin
115678     <font color = "red">0/1     ==>                  s119 &lt;= s118;</font>
115679                              end
                        MISSING_ELSE
115680                          end
115681                  
115682                          assign s33 = ~s74 &amp; ~s76 &amp; ~s75;
115683                          assign s77 = awvalid &amp; awready;
115684                          assign s78 = wvalid &amp; wready;
115685                          assign s80 = s77 &amp; ~s78 &amp; ~s75;
115686                          assign s81 = s74 &amp; s78 &amp; ~s77;
115687                          assign s82 = s80 | (s74 &amp; ~s81);
115688                          assign s83 = s78 &amp; ~s77 &amp; ~s74;
115689                          assign s84 = s75 &amp; s77 &amp; ~s78;
115690                          assign s85 = s83 | (s75 &amp; ~s84);
115691                          assign s73 = s75 ? s72 : wstrb;
115692                          assign s93 = |s73;
115693                          assign s92 = (s77 &amp; s78) | (s78 &amp; s74) | (s77 &amp; s75);
115694                          assign s48 = s92 &amp; s93 &amp; ~s116;
115695                          assign s91 = wdata;
115696                          assign s54 = (DATA_WIDTH == 64) &amp; (&amp;s73[((DATA_WIDTH / 8) - 1):((DATA_WIDTH / 8) - 4)]);
115697                          assign s55 = &amp;s73[3:0];
115698                          assign s49 = s74 ? s70 : awaddr[9:0];
115699                          assign s44 = s75 ? s90 : wdata;
115700                          assign awready = ~s74 &amp; ~s36 &amp; ~s89;
115701                          assign wready = ~s75 &amp; ~s36 &amp; ~s89;
115702                          assign s79 = bvalid &amp; bready;
115703                          assign s97 = s92;
115704                          assign s98 = s79;
115705                          assign s99 = s97 | (~s98 &amp; s94);
115706                          assign s89 = bvalid &amp; ~bready;
115707                          assign s96 = s74 ? s71 : awid;
115708                          assign s100 = s77;
115709                          assign bvalid = s94;
115710                          assign bid = s95;
115711                          assign bresp = s116 ? NDS_ARESP_SLVERR : NDS_ARESP_OK;
115712                          assign s111 = arvalid &amp; arready;
115713                          assign s112 = rvalid &amp; rready;
115714                          assign s86 = s111;
115715                          assign s87 = s112 &amp; s76;
115716                          assign s88 = s86 | (s76 &amp; ~s87);
115717                          assign arready = s46 &amp; ~s76;
115718                          assign s102 = s111;
115719                          assign s103 = s112;
115720                          assign s104 = s102 | (~s103 &amp; s101);
115721                          assign s110 = (DATA_WIDTH == 32) &amp; araddr[2];
115722                          for (i_rd = 0; i_rd &lt; DATA_WIDTH; i_rd = i_rd + 32) begin:gen_rdata
115723                              assign s108[(i_rd + 31):i_rd] = (s110) ? s52[63:32] : s52[(i_rd + 31):i_rd];
115724                          end
115725                          assign s109 = s111;
115726                          assign s106 = arid;
115727                          assign s51 = araddr[9:0];
115728                          assign s125 = s92 &amp; ~s48;
115729                          assign s126 = s79;
115730                          assign s127 = s125 | (~s126 &amp; s124);
115731                          assign s121 = s111 &amp; ((|arlen) | ((arsize != NDS_ASIZE_WORD) &amp; (arsize != NDS_ASIZE_DOUBLE_WORD)));
115732                          assign s122 = s112 &amp; rlast;
115733                          assign s123 = s121 | (~s122 &amp; s120);
115734                          assign rid = s105;
115735                          assign rresp = s120 ? NDS_ARESP_SLVERR : NDS_ARESP_OK;
115736                          assign rdata = s107;
115737                          assign rvalid = s101;
115738                          assign rlast = s117 ? 1'b0 : 1'b1;
115739                          assign s118 = s111 ? arlen : (s119 == 8'd0) ? 8'd0 : (s119 - 8'd1);
115740                          assign s117 = (|s119);
115741                          assign s113 = s77 &amp; (|awlen);
115742                          assign s114 = s78 &amp; wlast;
115743                          assign s115 = s113 | (~s114 &amp; s116);
115744                      end
115745                  endgenerate
115746                  generate
115747                      if (BUS_TYPE != &quot;ahb&quot;) begin:gen_axi_interface_dummy_ahb
115748                          assign hreadyout = 1'b0;
115749                          assign hrdata = {DATA_WIDTH{1'b0}};
115750                          assign hresp = 2'd0;
115751                      end
115752                  endgenerate
115753                  assign s34 = (s31 == MTIME_SYNC_IDLE);
115754                  assign s35 = (s31 == MTIME_SYNC_WRITE);
115755                  assign s36 = (s31 == MTIME_SYNC_SYNC);
115756                  assign s37 = (s31 == MTIME_SYNC_ACK);
115757                  assign s50 = {s49[9:3],1'b0,s49[1:0]};
115758                  assign s2 = s48 &amp; (s49 == ADDR_MTIME) &amp; s55;
115759                  assign s3 = s48 &amp; (s50 == ADDR_MTIME) &amp; (s54 | s49[2]);
115760                  generate
115761                      genvar i_mcmp_we;
115762                      for (i_mcmp_we = 0; i_mcmp_we &lt; NHART; i_mcmp_we = i_mcmp_we + 1) begin:gen_mtimecmp_we
115763                          assign s4[i_mcmp_we] = s48 &amp; (s49 == (ADDR_MTIMECMP + {i_mcmp_we[6:0],3'd0})) &amp; s55;
115764                          assign s5[i_mcmp_we] = s48 &amp; (s50 == (ADDR_MTIMECMP + {i_mcmp_we[6:0],3'd0})) &amp; (s54 | s49[2]);
115765                      end
115766                  endgenerate
115767                  assign s6 = s2 | s3;
115768                  assign mtime_shadow = {s9,s11};
115769                  generate
115770                      genvar i_mcmp;
115771                      for (i_mcmp = 0; i_mcmp &lt; NHART; i_mcmp = i_mcmp + 1) begin:gen_mtimecmp_64bit
115772                          assign s15[i_mcmp] = {s16[i_mcmp],s17[i_mcmp]};
115773                      end
115774                  endgenerate
115775                  assign s7 = {s9,s11,s14};
115776                  assign s24 = s7;
115777                  assign s0 = ({s51[9:3],3'b0} == ADDR_MTIME);
115778                  generate
115779                      genvar i_rd_mcmp;
115780                      for (i_rd_mcmp = 0; i_rd_mcmp &lt; NHART; i_rd_mcmp = i_rd_mcmp + 1) begin:gen_read_mtimecmp_en
115781                          assign s1[i_rd_mcmp] = ({s51[9:3],3'b0} == (ADDR_MTIMECMP + {i_rd_mcmp[6:0],3'd0}));
115782                      end
115783                  endgenerate
115784                  generate
115785                      genvar i_plmt_rd;
115786                      for (i_plmt_rd = 0; i_plmt_rd &lt; (NHART + 1); i_plmt_rd = i_plmt_rd + 1) begin:gen_plmt_rdata_array
115787                          if (i_plmt_rd == 0) begin:gen_read_mtime_data
115788                              assign s53[i_plmt_rd] = ({64{s0}} &amp; s24);
115789                          end
115790                          else begin:gen_read_mtimecmp_data
115791                              assign s53[i_plmt_rd] = ({64{s1[i_plmt_rd - 1]}} &amp; s15[i_plmt_rd - 1]);
115792                          end
115793                      end
115794                  endgenerate
115795                  integer s128;
115796                  always @* begin
115797     1/1              s52 = 64'd0;
115798     1/1              for (s128 = 0; s128 &lt; (NHART + 1); s128 = s128 + 1) begin:gen_plmt_rdata
115799     1/1                  s52 = s52 | s53[s128];
115800                      end
115801                  end
115802                  
115803                  integer s129;
115804                  always @* begin
115805     1/1              s14[GRAY_WIDTH - 1] = mtime_shadow_gray[GRAY_WIDTH - 1];
115806     1/1              for (s129 = GRAY_WIDTH - 2; s129 &gt;= 0; s129 = s129 - 1) begin
115807     1/1                  s14[s129] = s14[s129 + 1] ^ mtime_shadow_gray[s129];
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod304.html" >nceplmt100_busif</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>28</td><td>15</td><td>53.57</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>28</td><td>15</td><td>53.57</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       115691
 EXPRESSION (gen_axi_interface.s75 ? gen_axi_interface.s72 : wstrb)
             ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       115698
 EXPRESSION (gen_axi_interface.s74 ? gen_axi_interface.s70 : awaddr[9:0])
             ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       115699
 EXPRESSION (gen_axi_interface.s75 ? gen_axi_interface.s90 : wdata)
             ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       115707
 EXPRESSION (gen_axi_interface.s74 ? gen_axi_interface.s71 : awid)
             ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       115711
 EXPRESSION (gen_axi_interface.s116 ? NDS_ARESP_SLVERR : NDS_ARESP_OK)
             -----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       115723
 EXPRESSION (gen_axi_interface.s110 ? s52[63:32] : s52[(0 + 31):0])
             -----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       115723
 EXPRESSION (gen_axi_interface.s110 ? s52[63:32] : s52[(32 + 31):32])
             -----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       115735
 EXPRESSION (gen_axi_interface.s120 ? NDS_ARESP_SLVERR : NDS_ARESP_OK)
             -----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       115738
 EXPRESSION (gen_axi_interface.s117 ? 1'b0 : 1'b1)
             -----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       115739
 EXPRESSION (gen_axi_interface.s111 ? arlen : ((gen_axi_interface.s119 == 8'b0) ? 8'b0 : ((gen_axi_interface.s119 - 8'b1))))
             -----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       115739
 SUB-EXPRESSION ((gen_axi_interface.s119 == 8'b0) ? 8'b0 : ((gen_axi_interface.s119 - 8'b1)))
                 ----------------1---------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       115819
 EXPRESSION (s54 ? s44[(DATA_WIDTH - 1):(DATA_WIDTH - 32)] : s44[31:0])
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       115820
 EXPRESSION (s2 ? ((s44[(GRAY_WIDTH - 1):0] ^ {1'b0, s44[1]})) : (s27 ? ((s8[(GRAY_WIDTH - 1):0] ^ {1'b0, s8[1]})) : mtime_gray_sync))
             -1
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       115820
 SUB-EXPRESSION (s27 ? ((s8[(GRAY_WIDTH - 1):0] ^ {1'b0, s8[1]})) : mtime_gray_sync)
                 -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod304.html" >nceplmt100_busif</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">55</td>
<td class="rt">6</td>
<td class="rt">10.91 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">1162</td>
<td class="rt">222</td>
<td class="rt">19.10 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">581</td>
<td class="rt">112</td>
<td class="rt">19.28 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">581</td>
<td class="rt">110</td>
<td class="rt">18.93 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">55</td>
<td class="rt">6</td>
<td class="rt">10.91 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">1162</td>
<td class="rt">222</td>
<td class="rt">19.10 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">581</td>
<td class="rt">112</td>
<td class="rt">19.28 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">581</td>
<td class="rt">110</td>
<td class="rt">18.93 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>resetn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>htrans[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>hsize[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>hburst[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>haddr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>hsel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>hwrite</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>hwdata[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>hreadyout</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>hready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>hrdata[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>hresp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>awid[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>awaddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>awaddr[7:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>awaddr[11:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>awaddr[13:12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>awaddr[20:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>awaddr[21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>awaddr[31:22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>awlen[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>awsize[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>awburst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>awlock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>awcache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>awprot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>awvalid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>awready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wdata[36:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wdata[63:37]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wstrb[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlast</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wvalid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>bid[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>bresp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>bvalid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>bready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>arid[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>araddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>araddr[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>araddr[6:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>araddr[7]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>araddr[11:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>araddr[13:12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>araddr[20:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>araddr[21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>araddr[31:22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>arlen[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>arsize[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>arburst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>arlock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>arcache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>arprot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>arvalid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>arready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rid[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rdata[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rresp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rlast</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rvalid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mtip</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mtime[23:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mtime[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mtime[63:25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mtime_gray_sync[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mtime_shadow[23:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mtime_shadow[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mtime_shadow[63:25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mtime_shadow_gray[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>update_req</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>update_ack_sync</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="FSM"></a>
FSM Coverage for Module : <a href="mod304.html" >nceplmt100_busif</a><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: s31</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
<td>(Not included in score)</td>
</tr><tr class="s0">
<td>Transitions</td>
<td class="rt">7</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: s31</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>MTIME_SYNC_ACK</td>
<td class="rt">115416</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>MTIME_SYNC_IDLE</td>
<td class="rt">115403</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>MTIME_SYNC_SYNC</td>
<td class="rt">115408</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>MTIME_SYNC_WRITE</td>
<td class="rt">115400</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>MTIME_SYNC_ACK->MTIME_SYNC_IDLE</td>
<td class="rt">115389</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>MTIME_SYNC_ACK->MTIME_SYNC_WRITE</td>
<td class="rt">115424</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>MTIME_SYNC_IDLE->MTIME_SYNC_WRITE</td>
<td class="rt">115400</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>MTIME_SYNC_SYNC->MTIME_SYNC_IDLE</td>
<td class="rt">115389</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>MTIME_SYNC_SYNC->MTIME_SYNC_ACK</td>
<td class="rt">115416</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>MTIME_SYNC_WRITE->MTIME_SYNC_IDLE</td>
<td class="rt">115389</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>MTIME_SYNC_WRITE->MTIME_SYNC_SYNC</td>
<td class="rt">115408</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod304.html" >nceplmt100_busif</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">83</td>
<td class="rt">51</td>
<td class="rt">61.45 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">115819</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">115820</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">115691</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">115698</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">115699</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">115707</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">115711</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">115735</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">115738</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">115739</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">115723</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">115723</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">115306</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">115315</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">115324</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">115356</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">115365</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">115388</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">115397</td>
<td class="rt">10</td>
<td class="rt">1</td>
<td class="rt">10.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">115336</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">115345</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">115377</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">115595</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">115606</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">115617</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">115626</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">115643</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">115652</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">115661</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">115674</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
115819     assign s45 = s54 ? s44[DATA_WIDTH - 1:DATA_WIDTH - 32] : s44[31:0];
                            <font color = "green">-1-</font>  
                            <font color = "green">==></font>  
                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
115820     assign s13 = s2 ? (s44[GRAY_WIDTH - 1:0] ^ {1'b0,s44[GRAY_WIDTH - 1:1]}) : s27 ? (s8[GRAY_WIDTH - 1:0] ^ {1'b0,s8[GRAY_WIDTH - 1:1]}) : mtime_gray_sync;
                           <font color = "red">-1-</font>                                                            <font color = "red">-2-</font>   
                           <font color = "red">==></font>                                                            <font color = "red">==></font>   
                                                                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
115691             assign s73 = s75 ? s72 : wstrb;
                                    <font color = "red">-1-</font>  
                                    <font color = "red">==></font>  
                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
115698             assign s49 = s74 ? s70 : awaddr[9:0];
                                    <font color = "red">-1-</font>  
                                    <font color = "red">==></font>  
                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
115699             assign s44 = s75 ? s90 : wdata;
                                    <font color = "red">-1-</font>  
                                    <font color = "red">==></font>  
                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
115707             assign s96 = s74 ? s71 : awid;
                                    <font color = "red">-1-</font>  
                                    <font color = "red">==></font>  
                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
115711             assign bresp = s116 ? NDS_ARESP_SLVERR : NDS_ARESP_OK;
                                       <font color = "red">-1-</font>  
                                       <font color = "red">==></font>  
                                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
115735             assign rresp = s120 ? NDS_ARESP_SLVERR : NDS_ARESP_OK;
                                       <font color = "red">-1-</font>  
                                       <font color = "red">==></font>  
                                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
115738             assign rlast = s117 ? 1'b0 : 1'b1;
                                       <font color = "red">-1-</font>  
                                       <font color = "red">==></font>  
                                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
115739             assign s118 = s111 ? arlen : (s119 == 8'd0) ? 8'd0 : (s119 - 8'd1);
                                      <font color = "red">-1-</font>                      <font color = "red">-2-</font>   
                                      <font color = "red">==></font>                      <font color = "green">==></font>   
                                                               <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
115723                 assign s108[(i_rd + 31):i_rd] = (s110) ? s52[63:32] : s52[(i_rd + 31):i_rd];
                                                              <font color = "red">-1-</font>  
                                                              <font color = "red">==></font>  
                                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
115723                 assign s108[(i_rd + 31):i_rd] = (s110) ? s52[63:32] : s52[(i_rd + 31):i_rd];
                                                              
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (gen_axi_interface.s110) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
115306         if (!resetn) begin
               <font color = "green">-1-</font>  
115307             mtime_shadow_gray <= {GRAY_WIDTH{1'b0}};
           <font color = "green">        ==></font>
115308         end
115309         else if (s20) begin
                    <font color = "red">-2-</font>  
115310             mtime_shadow_gray <= s13;
           <font color = "green">        ==></font>
115311         end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
115315         if (!resetn) begin
               <font color = "green">-1-</font>  
115316             s11 <= {(32 - GRAY_WIDTH){1'd0}};
           <font color = "green">        ==></font>
115317         end
115318         else if (s21) begin
                    <font color = "green">-2-</font>  
115319             s11 <= s12;
           <font color = "green">        ==></font>
115320         end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
115324         if (!resetn) begin
               <font color = "green">-1-</font>  
115325             s9 <= 32'd0;
           <font color = "green">        ==></font>
115326         end
115327         else if (s22) begin
                    <font color = "green">-2-</font>  
115328             s9 <= s10;
           <font color = "green">        ==></font>
115329         end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
115356         if (!resetn) begin
               <font color = "green">-1-</font>  
115357             update_req <= 1'b0;
           <font color = "green">        ==></font>
115358         end
115359         else begin
115360             update_req <= s29;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
115365         if (!resetn) begin
               <font color = "green">-1-</font>  
115366             s46 <= 1'b0;
           <font color = "green">        ==></font>
115367         end
115368         else if (s47) begin
                    <font color = "green">-2-</font>  
115369             s46 <= 1'b1;
           <font color = "green">        ==></font>
115370         end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
115388         if (!resetn) begin
               <font color = "green">-1-</font>  
115389             s31 <= 2'd0;
           <font color = "green">        ==></font>
115390         end
115391         else begin
115392             s31 <= s32;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
115397         case (s31)
               <font color = "red">-1-</font>  
115398             MTIME_SYNC_IDLE: begin
115399                 if (s6) begin
                       <font color = "red">-2-</font>  
115400                     s32 = MTIME_SYNC_WRITE;
           <font color = "red">                ==></font>
115401                 end
115402                 else begin
115403                     s32 = MTIME_SYNC_IDLE;
           <font color = "green">                ==></font>
115404                 end
115405             end
115406             MTIME_SYNC_WRITE: begin
115407                 if (s33 & ~update_ack_sync) begin
                       <font color = "red">-3-</font>  
115408                     s32 = MTIME_SYNC_SYNC;
           <font color = "red">                ==></font>
115409                 end
115410                 else begin
115411                     s32 = MTIME_SYNC_WRITE;
           <font color = "red">                ==></font>
115412                 end
115413             end
115414             MTIME_SYNC_SYNC: begin
115415                 if (s30) begin
                       <font color = "red">-4-</font>  
115416                     s32 = MTIME_SYNC_ACK;
           <font color = "red">                ==></font>
115417                 end
115418                 else begin
115419                     s32 = MTIME_SYNC_SYNC;
           <font color = "red">                ==></font>
115420                 end
115421             end
115422             MTIME_SYNC_ACK: begin
115423                 if (s6) begin
                       <font color = "red">-5-</font>  
115424                     s32 = MTIME_SYNC_WRITE;
           <font color = "red">                ==></font>
115425                 end
115426                 else if (~update_ack_sync) begin
                            <font color = "red">-6-</font>  
115427                     s32 = MTIME_SYNC_IDLE;
           <font color = "red">                ==></font>
115428                 end
115429                 else begin
115430                     s32 = MTIME_SYNC_ACK;
           <font color = "red">                ==></font>
115431                 end
115432             end
115433             default: begin
115434                 s32 = 2'd0;
           <font color = "red">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>MTIME_SYNC_IDLE </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>MTIME_SYNC_IDLE </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>MTIME_SYNC_WRITE </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>MTIME_SYNC_WRITE </td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>MTIME_SYNC_SYNC </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>MTIME_SYNC_SYNC </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>MTIME_SYNC_ACK </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>MTIME_SYNC_ACK </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>MTIME_SYNC_ACK </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
115336                 if (!resetn) begin
                       <font color = "green">-1-</font>  
115337                     s17[i_reg_mcmp] <= 32'hffff_ffff;
           <font color = "green">                ==></font>
115338                 end
115339                 else if (s4[i_reg_mcmp]) begin
                            <font color = "red">-2-</font>  
115340                     s17[i_reg_mcmp] <= s19[i_reg_mcmp];
           <font color = "red">                ==></font>
115341                 end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
115345                 if (!resetn) begin
                       <font color = "green">-1-</font>  
115346                     s16[i_reg_mcmp] <= 32'hffff_ffff;
           <font color = "green">                ==></font>
115347                 end
115348                 else if (s5[i_reg_mcmp]) begin
                            <font color = "red">-2-</font>  
115349                     s16[i_reg_mcmp] <= s18[i_reg_mcmp];
           <font color = "red">                ==></font>
115350                 end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
115377                 if (!resetn) begin
                       <font color = "green">-1-</font>  
115378                     mtip[i_mtip_reg] <= 1'b0;
           <font color = "green">                ==></font>
115379                 end
115380                 else if (s42[i_mtip_reg]) begin
                            <font color = "red">-2-</font>  
115381                     mtip[i_mtip_reg] <= s43[i_mtip_reg];
           <font color = "red">                ==></font>
115382                 end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
115595                 if (!resetn) begin
                       <font color = "green">-1-</font>  
115596                     s70 <= 10'h0;
           <font color = "green">                ==></font>
115597                     s71 <= {ID_WIDTH{1'b0}};
115598                 end
115599                 else if (s77) begin
                            <font color = "red">-2-</font>  
115600                     s70 <= awaddr[9:0];
           <font color = "red">                ==></font>
115601                     s71 <= awid;
115602                 end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
115606                 if (!resetn) begin
                       <font color = "green">-1-</font>  
115607                     s90 <= {DATA_WIDTH{1'b0}};
           <font color = "green">                ==></font>
115608                     s72 <= {(DATA_WIDTH / 8){1'b0}};
115609                 end
115610                 else if (s78) begin
                            <font color = "red">-2-</font>  
115611                     s90 <= s91;
           <font color = "red">                ==></font>
115612                     s72 <= wstrb;
115613                 end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
115617                 if (!resetn) begin
                       <font color = "green">-1-</font>  
115618                     s107 <= {DATA_WIDTH{1'b0}};
           <font color = "green">                ==></font>
115619                 end
115620                 else if (s111) begin
                            <font color = "red">-2-</font>  
115621                     s107 <= s108;
           <font color = "red">                ==></font>
115622                 end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
115626                 if (!resetn) begin
                       <font color = "green">-1-</font>  
115627                     s74 <= 1'b0;
           <font color = "green">                ==></font>
115628                     s75 <= 1'b0;
115629                     s76 <= 1'b0;
115630                     s101 <= 1'b0;
115631                     s94 <= 1'b0;
115632                 end
115633                 else begin
115634                     s74 <= s82;
           <font color = "green">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
115643                 if (!resetn) begin
                       <font color = "green">-1-</font>  
115644                     s95 <= {ID_WIDTH{1'b0}};
           <font color = "green">                ==></font>
115645                 end
115646                 else if (s100) begin
                            <font color = "red">-2-</font>  
115647                     s95 <= s96;
           <font color = "red">                ==></font>
115648                 end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
115652                 if (!resetn) begin
                       <font color = "green">-1-</font>  
115653                     s105 <= {ID_WIDTH{1'b0}};
           <font color = "green">                ==></font>
115654                 end
115655                 else if (s109) begin
                            <font color = "red">-2-</font>  
115656                     s105 <= s106;
           <font color = "red">                ==></font>
115657                 end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
115661                 if (!resetn) begin
                       <font color = "green">-1-</font>  
115662                     s116 <= 1'b0;
           <font color = "green">                ==></font>
115663                     s120 <= 1'b0;
115664                     s124 <= 1'b0;
115665                 end
115666                 else begin
115667                     s116 <= s115;
           <font color = "green">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
115674                 if (!resetn) begin
                       <font color = "green">-1-</font>  
115675                     s119 <= 8'd0;
           <font color = "green">                ==></font>
115676                 end
115677                 else if (s112) begin
                            <font color = "red">-2-</font>  
115678                     s119 <= s118;
           <font color = "red">                ==></font>
115679                 end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_12687">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#FSM">FSM</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_nceplmt100_busif">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#FSM">FSM</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
