
*** Running vivado
    with args -log math_rp.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source math_rp.tcl


****** Vivado v2019.1.3 (64-bit)
  **** SW Build 2644227 on Wed Sep  4 09:45:24 MDT 2019
  **** IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source math_rp.tcl -notrace
CRITICAL WARNING: [IP_Flow 19-5116] Locking reset IP 'ila_add' with no outputs, this IP will be unusable until generated. Please generate IP before locking to resolve.
CRITICAL WARNING: [IP_Flow 19-5116] Locking reset IP 'c_addsub_0' with no outputs, this IP will be unusable until generated. Please generate IP before locking to resolve.
Command: synth_design -top math_rp -part xczu7ev-ffvc1156-2-e -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-2162] IP 'ila_add' is locked:
* IP 'ila_add' was locked by user.
WARNING: [IP_Flow 19-2162] IP 'c_addsub_0' is locked:
* IP 'c_addsub_0' was locked by user.
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4112 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1487.461 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'math_rp' [D:/UDRC/workspaces/vivado2019.1/PR_Test02/PR_Test02.srcs/add/imports/adder/add.v:26]
INFO: [Synth 8-6157] synthesizing module 'c_addsub_0' [D:/UDRC/workspaces/vivado2019.1/PR_Test02/PR_Test02.runs/add_synth_1/.Xil/Vivado-25596-ALIENWARE-M15-UDRC/realtime/c_addsub_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'c_addsub_0' (1#1) [D:/UDRC/workspaces/vivado2019.1/PR_Test02/PR_Test02.runs/add_synth_1/.Xil/Vivado-25596-ALIENWARE-M15-UDRC/realtime/c_addsub_0_stub.v:6]
WARNING: [Synth 8-689] width (6) of port connection 'S' does not match port width (5) of module 'c_addsub_0' [D:/UDRC/workspaces/vivado2019.1/PR_Test02/PR_Test02.srcs/add/imports/adder/add.v:86]
WARNING: [Synth 8-7023] instance 'adder_ip_instance0' of module 'c_addsub_0' has 4 connections declared, but only 3 given [D:/UDRC/workspaces/vivado2019.1/PR_Test02/PR_Test02.srcs/add/imports/adder/add.v:83]
WARNING: [Synth 8-689] width (6) of port connection 'S' does not match port width (5) of module 'c_addsub_0' [D:/UDRC/workspaces/vivado2019.1/PR_Test02/PR_Test02.srcs/add/imports/adder/add.v:92]
WARNING: [Synth 8-7023] instance 'adder_ip_instance1' of module 'c_addsub_0' has 4 connections declared, but only 3 given [D:/UDRC/workspaces/vivado2019.1/PR_Test02/PR_Test02.srcs/add/imports/adder/add.v:89]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/UDRC/workspaces/vivado2019.1/PR_Test02/PR_Test02.srcs/add/imports/adder/add.v:95]
INFO: [Synth 8-6157] synthesizing module 'ila_add' [D:/UDRC/workspaces/vivado2019.1/PR_Test02/PR_Test02.runs/add_synth_1/.Xil/Vivado-25596-ALIENWARE-M15-UDRC/realtime/ila_add_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_add' (2#1) [D:/UDRC/workspaces/vivado2019.1/PR_Test02/PR_Test02.runs/add_synth_1/.Xil/Vivado-25596-ALIENWARE-M15-UDRC/realtime/ila_add_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'adder_ip_instance1'. This will prevent further optimization [D:/UDRC/workspaces/vivado2019.1/PR_Test02/PR_Test02.srcs/add/imports/adder/add.v:89]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'my_add_ila'. This will prevent further optimization [D:/UDRC/workspaces/vivado2019.1/PR_Test02/PR_Test02.srcs/add/imports/adder/add.v:95]
WARNING: [Synth 8-3848] Net S_BSCAN_tdo in module/entity math_rp does not have driver. [D:/UDRC/workspaces/vivado2019.1/PR_Test02/PR_Test02.srcs/add/imports/adder/add.v:56]
INFO: [Synth 8-6155] done synthesizing module 'math_rp' (3#1) [D:/UDRC/workspaces/vivado2019.1/PR_Test02/PR_Test02.srcs/add/imports/adder/add.v:26]
WARNING: [Synth 8-3331] design math_rp has unconnected port S_BSCAN_tdo
WARNING: [Synth 8-3331] design math_rp has unconnected port S_BSCAN_drck
WARNING: [Synth 8-3331] design math_rp has unconnected port S_BSCAN_shift
WARNING: [Synth 8-3331] design math_rp has unconnected port S_BSCAN_tdi
WARNING: [Synth 8-3331] design math_rp has unconnected port S_BSCAN_update
WARNING: [Synth 8-3331] design math_rp has unconnected port S_BSCAN_sel
WARNING: [Synth 8-3331] design math_rp has unconnected port S_BSCAN_tms
WARNING: [Synth 8-3331] design math_rp has unconnected port S_BSCAN_tck
WARNING: [Synth 8-3331] design math_rp has unconnected port S_BSCAN_runtest
WARNING: [Synth 8-3331] design math_rp has unconnected port S_BSCAN_reset
WARNING: [Synth 8-3331] design math_rp has unconnected port S_BSCAN_capture
WARNING: [Synth 8-3331] design math_rp has unconnected port S_BSCAN_bscanid_en
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1531.441 ; gain = 43.980
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1537.043 ; gain = 49.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1537.043 ; gain = 49.582
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/UDRC/workspaces/vivado2019.1/PR_Test02/PR_Test02.srcs/sources_1/ip/ila_add/ila_add/ila_mult_in_context.xdc] for cell 'my_add_ila'
Finished Parsing XDC File [d:/UDRC/workspaces/vivado2019.1/PR_Test02/PR_Test02.srcs/sources_1/ip/ila_add/ila_add/ila_mult_in_context.xdc] for cell 'my_add_ila'
Parsing XDC File [d:/UDRC/workspaces/vivado2019.1/PR_Test02/PR_Test02.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'adder_ip_instance0'
Finished Parsing XDC File [d:/UDRC/workspaces/vivado2019.1/PR_Test02/PR_Test02.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'adder_ip_instance0'
Parsing XDC File [d:/UDRC/workspaces/vivado2019.1/PR_Test02/PR_Test02.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'adder_ip_instance1'
Finished Parsing XDC File [d:/UDRC/workspaces/vivado2019.1/PR_Test02/PR_Test02.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'adder_ip_instance1'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1637.930 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1637.957 ; gain = 0.027
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1637.957 ; gain = 150.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1637.957 ; gain = 150.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for my_add_ila. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adder_ip_instance0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adder_ip_instance1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1637.957 ; gain = 150.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1637.957 ; gain = 150.496
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module math_rp 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design math_rp has unconnected port S_BSCAN_tdo
WARNING: [Synth 8-3331] design math_rp has unconnected port S_BSCAN_drck
WARNING: [Synth 8-3331] design math_rp has unconnected port S_BSCAN_shift
WARNING: [Synth 8-3331] design math_rp has unconnected port S_BSCAN_tdi
WARNING: [Synth 8-3331] design math_rp has unconnected port S_BSCAN_update
WARNING: [Synth 8-3331] design math_rp has unconnected port S_BSCAN_sel
WARNING: [Synth 8-3331] design math_rp has unconnected port S_BSCAN_tms
WARNING: [Synth 8-3331] design math_rp has unconnected port S_BSCAN_tck
WARNING: [Synth 8-3331] design math_rp has unconnected port S_BSCAN_runtest
WARNING: [Synth 8-3331] design math_rp has unconnected port S_BSCAN_reset
WARNING: [Synth 8-3331] design math_rp has unconnected port S_BSCAN_capture
WARNING: [Synth 8-3331] design math_rp has unconnected port S_BSCAN_bscanid_en
INFO: [Synth 8-3886] merging instance 'out_reg[6]' (FDR) to 'out_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_reg[7] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1637.957 ; gain = 150.496
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2221.652 ; gain = 734.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2221.652 ; gain = 734.191
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2231.238 ; gain = 743.777
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module adder_ip_instance0 has unconnected pin CE
CRITICAL WARNING: [Synth 8-4442] BlackBox module adder_ip_instance1 has unconnected pin CE
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2246.984 ; gain = 759.523
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2246.984 ; gain = 759.523
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2246.984 ; gain = 759.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2246.984 ; gain = 759.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2246.984 ; gain = 759.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2246.984 ; gain = 759.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |c_addsub_0    |         2|
|2     |ila_add       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |c_addsub_0    |     1|
|2     |c_addsub_0__1 |     1|
|3     |ila_add       |     1|
|4     |LUT1          |     1|
|5     |FDRE          |     6|
+------+--------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    17|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2246.984 ; gain = 759.523
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 2 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 2246.984 ; gain = 658.609
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2246.984 ; gain = 759.523
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'inst' within module 'ila_add' for instance 'my_add_ila'. The XDC file d:/UDRC/workspaces/vivado2019.1/PR_Test02/PR_Test02.srcs/sources_1/ip/ila_add/ila_v6_2/constraints/ila_impl.xdc will not be read for this cell.
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'inst' within module 'ila_add' for instance 'my_add_ila'. The XDC file d:/UDRC/workspaces/vivado2019.1/PR_Test02/PR_Test02.srcs/sources_1/ip/ila_add/ila_v6_2/constraints/ila.xdc will not be read for this cell.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2290.930 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 32 Warnings, 6 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:47 . Memory (MB): peak = 2290.930 ; gain = 1878.070
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2291.953 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/UDRC/workspaces/vivado2019.1/PR_Test02/PR_Test02.runs/add_synth_1/math_rp.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file math_rp_utilization_synth.rpt -pb math_rp_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri May 27 16:30:11 2022...
