* TPS54317
*****************************************************************************
*  (C) Copyright 2010 Texas Instruments Incorporated. All rights reserved.
*****************************************************************************
** This model is designed as an aid for customers of Texas Instruments.
** TI and its licensors and suppliers make no warrenties, either expressed
** or implied, with respect to this model, including the warranties of 
** merchantability or fitness for a particular purpose.  The model is
** provided solely on an "as is" basis.  The entire risk as to its quality
** and performance is with the customer
*****************************************************************************
*
* This model is subject to change without notice. Texas Instruments
* Incorporated is not responsible for updating this model.
*
*****************************************************************************
*
** Released by: Analog eLab Design Center, Texas Instruments Inc.
* Part: TPS54317
* Date: 08FEB2011
* Model Type: Transient
* Simulator: PSPICE
* Simulator Version: 16.0.0.p001
* EVM Order Number: TPS54317EVM-159
* EVM Users Guide: SLVU146–January 2006 
* Datasheet: SLVS619B –NOVEMBER 2005–REVISED SEPTEMBER 2009
*
* Model Version: Final 1.00
*
*****************************************************************************
*
* Updates:
*
* Final 1.00
* Release to Web.
*
*****************************************************************************
.subckt TPS54317 SYNC PH RT PGND PWRGD AGND COMP VIN SS_ENA VSENSE BOOT VBIAS
V_U1_V1         U1_N02125 0 1.2
X_U1_U18         U1_N04054 U1_N14270526 U1_N14275727 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U1_U6         VIN U1_N14175657 U1_N14175649 U1_UVLO COMPHYS_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
R_U1_R6         U1_UVLO U1_N04054  3.54k  
X_U1_U11         U1_N14206842 U1_N14212248 BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
R_U1_R3         U1_REF1 U1_N14161252  10  
V_U1_V3         U1_N14163548 0 0.8019
E_U1_E2         U1_N14155823 0 TABLE { V(VIN, 0) } 
+ ( (-100,0)(0,0)(2.8,2.7)(2.9,2.8)(6,2.8) )
C_U1_C6         0 U1_N14206842  1n  
X_U1_U17         U1_N04054 U1_UVLO_OFF BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
R_U1_R4         U1_N14173811 U1_EN_ON  3.54k  
E_U1_ABM4         U1_N14234016 0 VALUE { { MAX( 0, (V(SS_ENA) - 1.2)) }    }
C_U1_C7         0 U1_N04054  1n  
X_U1_S2    U1_N14212248 0 PWRGD 0 HK_U1_S2 
X_U1_U7         SS_ENA U1_N02125 U1_N14347340 U1_N14173811 COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_U1_R2         U1_N14159501 REF  10  
X_U1_U10         U1_N14166502 SHUTDOWN_N U1_N14206808 NAND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
V_U1_V6         U1_N143594713 0 0.02673
R_U1_R5         U1_N14206808 U1_N14206842  50k  
X_U1_U15         U1_UVLO_OFF U1_UVLO U1_N14329458 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
E_U1_ABM2         U1_N14159501 0 VALUE { MIN ( V(U1_N14234016) , V(U1_REF1) )  
+   }
C_U1_C9         SS_ENA 0  0.1p  
C_U1_C2         0 U1_N14155745  100n  
X_U1_S1    U1_N04098 0 SS_ENA 0 HK_U1_S1 
C_U1_C3         0 REF  1n  
D_U1_D23         U1_N14173811 U1_EN_ON D_D1 
X_U1_U5         U1_UVLO U1_N14275727 U1_N14267377 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
G_U1_G1         VIN SS_ENA U1_N14329458 0 5u
V_U1_V5         U1_N14347340 0 0.03
V_U1_V7         U1_N14270526 0 0.5
D_U1_D22         U1_N05837 SHUTDOWN_N D_D1 
G_U1_G4         SS_ENA U1_N14353106 TABLE { V(SS_ENA, VIN) } 
+ ( (-10,0)(-1m,0)(0,0)(50m,5u)(3,0.2m)(4,0.2m)(100,0.2m) )
X_U1_U12         SHUTDOWN_N U1_N14247287 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_U1_GAIN1         N11630 0 VALUE {1 * V(VBIAS)}
C_U1_C8         U1_N14353106 SS_ENA  1p  
C_U1_C4         0 U1_REF1  1n  
E_U1_ABM1         U1_N14161252 0 VALUE { MIN ( V(U1_N05837) , 0.891 )    }
V_U1_V2         U1_N14175657 0 2.95
C_U1_C5         0 U1_EN_ON  1n  
X_U1_U4         U1_EN_ON U1_N04054 SHUTDOWN_N AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
V_U1_V4         U1_N14175649 0 0.16
X_U1_U13         U1_N14277689 U1_N14262527 U1_N14266983 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
D_U1_D25         U1_N14353106 VIN D_D1 
G_U1_G3         U1_N14155745 VBIAS TABLE { V(U1_N14155745, VBIAS) } 
+ ( (-100,-1u)(0,0)(1m,100u)(10,101u) )
C_U1_C1         0 U1_N05837  10n  
X_U1_S5    U1_N14267377 0 U1_N04054 U1_N14275727 HK_U1_S5 
X_U1_U8         VSENSE U1_N14163548 U1_N143594713 U1_N14166502
+  COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
G_U1_G2         SHUTDOWN_N U1_N05837 SHUTDOWN_N 0 2.66u
R_U1_R1         U1_N14155823 U1_N14155745  1  
X_U1_U19         U1_N14270526 U1_N04054 U1_N14277689 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U1_U9         U1_N04054 U1_N04098 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
D_U1_D24         U1_N14206808 U1_N14206842 D_D1 
X_U1_U14         U1_UVLO U1_N14262527 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U1_S3    U1_N14247287 0 U1_N05837 0 HK_U1_S3 
X_U1_S4    U1_N14266983 0 U1_N04054 0 HK_U1_S4 
X_U3_U7         U3_MAXDUTY_CAP U3_N16731985 U3_CLK3 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
G_U3_ABMII1         U3_N16719802 U3_RAMP_INT3 VALUE {
+  5.1/((1meg/V(U3_I_RT))+4700)    }
V_U3_V9         U3_N16841565 0 1.65
C_U3_C140         0 U3_N16802078  1p  
R_U3_R267         U3_N16732776 U3_N16802078  28k  
V_U3_V5         U3_N16828950 0 1
X_U3_U604         U3_N16802078 U3_N16732776 d_d PARAMS:
E_U3_ABM1         U3_RAMP1 0 VALUE { V(U3_RAMP_INT1) + 0.75    }
X_U3_U35         U3_RAMP3 U3_N16701573 U3_RT_FLOATING N03636 MUX2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U3_V7         U3_N16731985 0 0.1
R_U3_R1         0 SYNC  1E9  
E_U3_ABM3         U3_RAMP3 0 VALUE { V(U3_RAMP_INT3) + 0.75    }
X_U3_U605         U3_N16802078 U3_PULLDOWN_MAXDUTY BUF_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
E_U3_ABM2         U3_RAMP2 0 VALUE { V(U3_RAMP_INT2) + 0.75    }
X_U3_U1         U3_SHUTDOWN U3_RAMP_INT1 U3_CLK1 osc PARAMS:  
+  FREQ=350E3  TCLK=20E-9
X_U3_U607         U3_N16810347 SYNC U3_N16812736 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U2         SHUTDOWN_N U3_SHUTDOWN INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_U3_R2         0 RT  1E9  
X_U3_U8         N03636 U3_N16841565 N17462 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U3_S2    U3_PULLDOWN_MAXDUTY 0 U3_MAXDUTY_CAP 0 OSC_U3_S2 
X_U3_U3         U3_SHUTDOWN U3_RAMP_INT2 U3_CLK2 osc PARAMS: 
+  FREQ=550E3  TCLK=20E-9
X_U3_U41         U3_N16732768 U3_CLK3 N16732780 U3_N16732776
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U3_U33         U3_RAMP1 U3_RAMP2 U3_S0 U3_N16701573 MUX2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
C_U3_C2         0 U3_MAXDUTY_CAP  0.1n  
V_U3_V8         U3_N16721228 0 10E-3
G_U3_ABMII2         U3_N16719802 U3_MAXDUTY_CAP VALUE {
+  5.1/((1meg/V(U3_I_RT))+4700)    }
X_U3_U606         SYNC U3_N16810347 INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=50n
X_U3_H1    U3_N16828950 RT U3_I_RT 0 OSC_U3_H1 
X_U3_U5         U3_RAMP_INT3 U3_N16732838 U3_N16813597 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
D_U3_D8         U3_RAMP_INT3 U3_N16719802 D_D1 
D_U3_D9         0 U3_RAMP_INT3 D_D1 
X_U3_U34         U3_CLK1 U3_CLK2 U3_S0 U3_N16711074 MUX2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
E_U3_ABM4         U3_S0 0 VALUE { IF ( V(U3_RT_FLOATING) > 0.5 & V(SYNC) > 2.5,
+  1, 0)    }
V_U3_V4         U3_N16732838 0 0.9
V_U3_V6         U3_N16719802 0 2
X_U3_U42         U3_SHUTDOWN U3_CLK3 U3_PULLDOWN_RAMP3 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
C_U3_C1         0 U3_RAMP_INT3  0.1n  
X_U3_S1    U3_PULLDOWN_RAMP3 0 U3_RAMP_INT3 0 OSC_U3_S1 
X_U3_U39         U3_CLK3 U3_N16711074 U3_RT_FLOATING N03781 MUX2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U3_U6         U3_N16721228 U3_I_RT U3_RT_FLOATING COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U3_U40         U3_N16812736 U3_N16813597 U3_N16732768 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U4_H1    VIN U4_N14158786 U4_HS_CURRENT 0 DRIVER_U4_H1 
X_U4_U39         U4_PWML2 U4_N135534 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U4_U38         U4_PWMH2 U4_N135874 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U4_U37         PWMH U4_N135484 U4_PWMH2 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U4_U35         U4_N14167480 U4_HDRV U4_N14173941 COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
V_U4_V3         U4_N14167480 PH 2
E_U4_ABM1         U4_LEB 0 VALUE { IF (V(U4_LEB_BEFORE) > 0.5,
+  V(U4_HS_CURRENT), 0 )    }
X_U4_S1    U4_PWMH2 0 BOOT U4_N135656 DRIVER_U4_S1 
X_U4_U36         PWML U4_N14174037 U4_PWML2 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
D_U4_D24         VIN BOOT D_D1 
X_U4_U40         U4_LEB U4_N14193990 ILIM COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U4_S2    U4_N135874 0 U4_N135656 PH DRIVER_U4_S2 
X_U4_U13         U4_N14173941 U4_N14174037 delay PARAMS: T=10  
V_U4_V2         U4_N14165861 0 2
X_U4_U31         U4_N14165861 U4_LDRV U4_N14173752 COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
C_U4_C6         0 U4_LEB_BEFORE  1n  
D_U4_D23         0 PH D_D1 
G_U4_G3         U4_N135256 U4_LDRV TABLE { V(U4_N135256, U4_LDRV) } 
+ ( (-20,-0.33)(-1,-0.315)(-10m,-0.3)(0,0)(10m,0.3)(1,0.315)(20,0.33) )
D_U4_D25         U4_LEB_BEFORE U4_PWMH2 D_D1 
C_U4_C4         U4_N135656 U4_HDRV  10p  
X_U4_S6    U4_LDRV 0 PH 0 DRIVER_U4_S6 
G_U4_G2         U4_N135656 U4_HDRV TABLE { V(U4_N135656, U4_HDRV) } 
+ ( (-20,-0.33)(-1,-0.315)(-10m,-0.3)(0,0)(10m,0.3)(1,0.315)(20,0.33) )
V_U4_V4         U4_N14193990 0 7.5
X_U4_S3    U4_PWML2 0 VIN U4_N135256 DRIVER_U4_S3 
X_U4_S4    U4_N135534 0 U4_N135256 0 DRIVER_U4_S4 
R_U4_R1         U4_PWMH2 U4_LEB_BEFORE  150  
X_U4_U12         U4_N14173752 U4_N135484 delay PARAMS: T=10  
D_U4_D22         PH U4_N14158786 D_D1 
C_U4_C5         U4_N135256 U4_LDRV  10p  
X_U4_S5    U4_HDRV PH U4_N14158786 PH DRIVER_U4_S5 
X_U2_U3         U2_A U2_N16196575 U2_N16196491 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
D_U2_D8         COMP N11630 D_D1 
X_U2_U9         U2_N60347 U2_N60591 U2_A AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_U2_C3         U2_EAOUT COMP  1p  
X_U2_U5         N03636 COMP U2_N59900 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U2_U608         U2_A U2_N16196495 INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=15n
G_U2_G2         U2_EAOUT COMP TABLE { V(U2_EAOUT, COMP) } 
+ ( (-10,-11m)(-1m,-10m)(0,0)(1m,10m)(10,11m) )
X_U2_U7         N03781 U2_N60060 U2_N60347 N60321 SRLATCHRHP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U2_U607         U2_N16196495 U2_A U2_N16196583 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U2_U4         REF VSENSE U2_EAOUT op_amp PARAMS: HLIMIT=2.8
+  RIN=23.3MEG BW=5MEG DC_GAIN=110 ROUT=100 LLIMIT=0 SRP=10   SRM=10 
X_U2_U609         N17462 ILIM U2_N59900 U2_N60060 OR3_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
C_U2_C140         0 U2_N16196575  10p  
R_U2_R267         U2_N16196583 U2_N16196575  20.923k  
X_U2_U10         U2_N16196491 U2_N16679728 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U2_U8         N03781 U2_N60591 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U2_U604         U2_N16196583 U2_N16196575 d_d 
X_U2_U12         SHUTDOWN_N U2_N16679728 PWML AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U2_U11         SHUTDOWN_N U2_N16196491 PWMH AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
.IC         V(U3_RAMP_INT3 )=0
.ends TPS54317
*$
.SUBCKT COMP_BASIC_GEN INP INM Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
E_ABM Yint 0 VALUE {IF (V(INP) > 
+ V(INM), {VDD},{VSS})}
R1 Yint Y 1
C1 Y 0 1n
.ENDS COMP_BASIC_GEN
*$
.SUBCKT COMPHYS_BASIC_GEN INP INM HYS OUT PARAMS: VDD=1 VSS=0 VTHRESH=0.5
EIN INP1 INM1 INP INM 1 
EHYS INP1 INP2 VALUE { IF( V(1) > {VTHRESH},-V(HYS),0) }
EOUT OUT 0 VALUE { IF( V(INP2)>V(INM1), {VDD} ,{VSS}) }
R1 OUT 1 1
C1 1 0 5n
RINP1 INP1 0 1K
.ENDS COMPHYS_BASIC_GEN
*$
.SUBCKT INV_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS INV_DELAY_BASIC_GEN
*$
.subckt HK_U1_S2 1 2 3 4  
S_U1_S2         3 4 1 2 _U1_S2
RS_U1_S2         1 2 1G
.MODEL         _U1_S2 VSWITCH Roff=1e6 Ron=1.0 Voff=0 Von=1.0V
.ends HK_U1_S2
*$
.subckt HK_U1_S1 1 2 3 4  
S_U1_S1         3 4 1 2 _U1_S1
RS_U1_S1         1 2 1G
.MODEL         _U1_S1 VSWITCH Roff=1e9 Ron=87 Voff=0.25 Von=0.75V
.ends HK_U1_S1
*$
.subckt HK_U1_S5 1 2 3 4  
S_U1_S5         3 4 1 2 _U1_S5
RS_U1_S5         1 2 1G
.MODEL         _U1_S5 VSWITCH Roff=1e9 Ron=1m Voff=0.25 Von=0.75
.ends HK_U1_S5
*$
.subckt HK_U1_S3 1 2 3 4  
S_U1_S3         3 4 1 2 _U1_S3
RS_U1_S3         1 2 1G
.MODEL         _U1_S3 VSWITCH Roff=1e9 Ron=1m Voff=0.25 Von=0.75
.ends HK_U1_S3
*$
.subckt HK_U1_S4 1 2 3 4  
S_U1_S4         3 4 1 2 _U1_S4
RS_U1_S4         1 2 1G
.MODEL         _U1_S4 VSWITCH Roff=1e9 Ron=1m Voff=0.25 Von=0.75
.ends HK_U1_S4
*$
.subckt OSC_U3_S2 1 2 3 4  
S_U3_S2         3 4 1 2 _U3_S2
RS_U3_S2         1 2 1G
.MODEL         _U3_S2 VSWITCH Roff=1e6 Ron=1.0m Voff=0.25V Von=0.75V
.ends OSC_U3_S2
*$
.subckt OSC_U3_H1 1 2 3 4  
H_U3_H1         3 4 VH_U3_H1 1E6
VH_U3_H1         1 2 0V
.ends OSC_U3_H1
*$
.subckt OSC_U3_S1 1 2 3 4  
S_U3_S1         3 4 1 2 _U3_S1
RS_U3_S1         1 2 1G
.MODEL         _U3_S1 VSWITCH Roff=1e6 Ron=1.0m Voff=0.25V Von=0.75V
.ends OSC_U3_S1
*$
.subckt DRIVER_U4_H1 1 2 3 4  
H_U4_H1         3 4 VH_U4_H1 1
VH_U4_H1         1 2 0V
.ends DRIVER_U4_H1
*$
.subckt DRIVER_U4_S1 1 2 3 4  
S_U4_S1         3 4 1 2 _U4_S1
RS_U4_S1         1 2 1G
.MODEL         _U4_S1 VSWITCH Roff=1e6 Ron=3 Voff=0.25V Von=0.75V
.ends DRIVER_U4_S1
*$
.subckt DRIVER_U4_S2 1 2 3 4  
S_U4_S2         3 4 1 2 _U4_S2
RS_U4_S2         1 2 1G
.MODEL         _U4_S2 VSWITCH Roff=1e6 Ron=1.5 Voff=0.25V Von=0.75V
.ends DRIVER_U4_S2
*$
.subckt DRIVER_U4_S6 1 2 3 4  
S_U4_S6         3 4 1 2 _U4_S6
RS_U4_S6         1 2 1G
.MODEL         _U4_S6 VSWITCH Roff=1e6 Ron=60m Voff=1 Von=2.8
.ends DRIVER_U4_S6
*$
.subckt DRIVER_U4_S3 1 2 3 4  
S_U4_S3         3 4 1 2 _U4_S3
RS_U4_S3         1 2 1G
.MODEL         _U4_S3 VSWITCH Roff=1e6 Ron=3 Voff=0.25V Von=0.75V
.ends DRIVER_U4_S3
*$
.subckt DRIVER_U4_S4 1 2 3 4  
S_U4_S4         3 4 1 2 _U4_S4
RS_U4_S4         1 2 1G
.MODEL         _U4_S4 VSWITCH Roff=1e6 Ron=1.0 Voff=0.25V Von=0.75V
.ends DRIVER_U4_S4
*$
.subckt DRIVER_U4_S5 1 2 3 4  
S_U4_S5         3 4 1 2 _U4_S5
RS_U4_S5         1 2 1G
.MODEL         _U4_S5 VSWITCH Roff=1e6 Ron=60m Voff=1 Von=2.8
.ends DRIVER_U4_S5
** Wrapper definitions for AA legacy support **
*$
.model D_D1 d
+ is=1e-015
+ tt=1e-011
+ rs=0.05
+ n=0.1
*$
.subckt d_d 1 2
d1 1 2 dd
.model dd d
+ is=1e-015
+ n=0.01
+ tt=1e-011
.ends d_d
*$
.subckt osc fault ramp clk params:  freq=100e3 tclk=1e-6
vclk         clk2 0 pulse 0 1 {ton} 1n 1n {tclk} {1/freq}
s1    ramp 0 2 0 s1m 
eout1         2 0 value { if( v(fault)>0.5 | v(clk)>0.5,1,0)    }
eout2         clk 0 value { if( v(fault)<0.5,v(clk2),0)    }
ich         0 ramp dc {icharge}  
cosc         0 ramp  1n ic=0
.param  icharge={1e-9/ton} ron={tclk/100/1e-9} ton={(1/freq)-tclk}
.model s1m vswitch
+ roff=1e+009
+ ron=0.001
+ voff=0.25
+ von=0.75
.ends osc
*$
.subckt delay in out
+ params:  t=100
s_s1         meas 0 reset2 0 s1
e_abm1         ch 0 value { if( v(in)>0.5,1,0)    }
e_abm3         out 0 value { if( v(meas)>0.5 & v(ch)>0.5,1,0)    }
r_r1         meas ch  {t} 
c_c1         0 meas  1.4427n  
e_abm2         reset 0 value { if(v(ch)<0.5,1,0)    }
r_r2         reset2 reset  0.1  
c_c2         0 reset2  1.4427n  
.model s1 vswitch
+ roff=1e+009
+ ron=1
+ voff=0.25
+ von=0.75
.ends delay
*$
.SUBCKT LDCR IN OUT
+ PARAMs:  L=1u DCR=0.01 IC=0
L	IN 1  {L} IC={IC}
RDCR	1 OUT {DCR}
.ENDS LDCR
*$
.SUBCKT CESR IN OUT
+ PARAMs:  C=100u ESR=0.01 X=2 IC=0
C	IN 1  {C*X} IC={IC}
RESR	1 OUT {ESR/X}
.ENDS CESR
*$
.SUBCKT AND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND2_BASIC_GEN
*$
.SUBCKT AND3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND3_BASIC_GEN
*$
.SUBCKT NAND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NAND2_BASIC_GEN
*$
.SUBCKT OR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR2_BASIC_GEN
*$
.SUBCKT INV_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS INV_BASIC_GEN
*$
.SUBCKT BUF_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS BUF_BASIC_GEN
*$
**Reset has higher priority in this latch
.SUBCKT SRLATCHRHP_BASIC_GEN S R Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
GQ 0 Qint VALUE = {IF(V(R) > {VTHRESH},-5,IF(V(S)>{VTHRESH},5, 0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
Cdummy1 Q 0 1n 
Cdummy2 QB 0 1n
.IC V(Qint) {VSS}
.ENDS SRLATCHRHP_BASIC_GEN
*$
.subckt op_amp p m out 
+ params:  hlimit=5 rin=10meg bw=18meg dc_gain=100 rout=100 llimit=0 srp=1
+  srm=1
.PARAM  Ra=1k   Ca={exp(DC_gain*log(10)/20)/(2*3.14159*BW*Ra)} 
+gain={exp(dc_gain*log(10)/20)/ra}
r_rin         p m  {rin}
e_e1          5 0 m p {-gain}
e_limit2      6 0 value {limit(v(5), {-abs(srm)*ca*1meg+v(1)/ra},
+                 {srp*ca*1meg+v(1)/ra})}
g_g2          1 0 6 0 -1
r_ra          0 1  {ra} 
c_ca          0 1  {ca}   
e_limit1      2 0 value {limit(v(1),{llimit},{hlimit})}
v_vl          3 0 {llimit+200m}
v_vh          4 0 {hlimit-200m}
d_d1          3 1 dideal 
d_d2          1 4 dideal 
r_rout        out 2  {rout}
.model dideal d
+ is=1e-010
+ cjo=1e-014
+ rs=0.001
+ n=1
.ends op_amp
*$
.SUBCKT MUX2_BASIC_GEN A B S Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE  YINT 0 VALUE {{IF(V(S) > {VTHRESH},  
+ V(B),V(A))}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS MUX2_BASIC_GEN
*$
.SUBCKT OR3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR3_BASIC_GEN
*$
.SUBCKT BUF_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS BUF_DELAY_BASIC_GEN
*$
