{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "a2d8eb71-6b88-42c8-83e8-a71c649a41ab",
   "metadata": {},
   "source": [
    "# Signals, wire types and interfaces\n",
    "\n",
    "A signal is an abstracted entity encapsulating a virtual wire of a specific type. Whenever the signal changes, an event is registered and the simulation or the hardware will react accordingly.\n",
    "The associated wire again can be of several types: Either a high/low (True/False) signal, it can represent a tri state signal with an extra high impedance state, a fractional arithmetic value with defined or undefined width, etc.\n",
    "\n",
    "When a signal is connected to an interface to a sub circuit, it represents a virtual connector type on both ends. In most cases, it is desired to verify that the connection is made with the correct wire types. This is handled by the actual interface description which corresponds to a typical function call, with a few extra type hints.\n",
    "\n",
    "A standard signal is created as follows:"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "id": "9b7a76a7-aa2e-4124-9dcc-217f935f9184",
   "metadata": {},
   "outputs": [],
   "source": [
    "from cyhdl import *\n",
    "\n",
    "a = Signal(intbv()[5:])"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "8442d77a-dc0d-492d-8681-9d43ab9cc6e8",
   "metadata": {},
   "source": [
    "The given argument is of wire type `intbv()` which behaves like a integer bit vector like a VHDL `unsigned`. It has hoever no notion of undefined values and can only take '0' or '1'. This is the default for most internal, well defined digital signals.\n",
    "\n",
    "Print out a few properties:"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "id": "3498b513-0c6d-45b5-bf89-49ca97e3c806",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "('s_c209', myirl.emulation.myhdl_intbv.intbv, 5)"
      ]
     },
     "execution_count": 3,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "a.name, a.resolve_type(), a.size()"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "683c17f5-fca2-4969-8818-cb71286ba4ff",
   "metadata": {},
   "source": [
    "We note that the signal has an autogenerated name internal name. When created within a hardware unit (`@block`), it will in most cases during analysis receive its name from the local namespace.\n",
    "\n",
    "If an explicit signal name should be displayed, for instance in interactive mode, a `name` parameter can be specified upon creation:"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "id": "c4bba667-00b3-4e72-b8ca-3f86447e216d",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "<s0_64bit>"
      ]
     },
     "execution_count": 4,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "s0 = Signal(intbv()[64:], name = 's0_64bit')\n",
    "s0"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "60d53914-f5b7-4292-9824-7d972f7a637f",
   "metadata": {},
   "source": [
    "### Signal initializers\n",
    "\n",
    "In a sane hardware design, only the reset signal should be initialized with a default init value. All other signals are then initialized by this reset signal, typically. Thus, a given wire value is actually taken by the signal upon explicit reset.\n",
    "\n",
    "However, there are exceptions:\n",
    "\n",
    "* A clock signal must also start up with a well defined value\n",
    "* A read only memory also contains preinitialized values that may be valid at start up\n",
    "* In a simulation context, signals may also be preinitialized with a startup value\n",
    "\n",
    "Within a test bench, a Signal can explicitely initialized **at start up** as follows:"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "id": "ec42843c-28df-4b0d-ae5f-d718c725b0af",
   "metadata": {},
   "outputs": [],
   "source": [
    "a.init = True"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "8bc05250-343b-4c57-9bb5-f17ae347812b",
   "metadata": {},
   "source": [
    "Derived signals may prohibit this, if specific design rules are in place.\n",
    "\n",
    "However note that this construct is only valid in a test bench or code that is explicitely output to a HDL language such as Verilog or VHDL."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "735eaec5-8dc3-495c-b1a3-ff411a74e6ec",
   "metadata": {},
   "source": [
    "## The interface\n",
    "\n",
    "Let us define a simple unit with an input, output and an enable signal. \n",
    "We would like to keep the unit a little generic, being able to work with signal widths, except for the `en` signal which should be a boolean True/False only. We first define this Bool signal type ad-hoc using a `TypeGenerator` specification via the `.Type` notation:"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "id": "b9f1b732-de01-4756-a4ef-1d624e079362",
   "metadata": {},
   "outputs": [],
   "source": [
    "Bool = Signal.Type(bool)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "id": "1ce6c35d-1eca-4931-93cf-259c30dfa0ab",
   "metadata": {},
   "outputs": [],
   "source": [
    "@block\n",
    "def unit(a : Signal, en: Bool, q : Signal.Output):\n",
    "    b = a.clone()\n",
    "    \n",
    "    logic = [\n",
    "        b.set(~a)\n",
    "    ]\n",
    "    \n",
    "    @always(en)\n",
    "    def worker():\n",
    "        if en:\n",
    "            q.next = a\n",
    "        else:\n",
    "            q.next = b\n",
    "    \n",
    "    return instances()"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "efadf623-2095-48eb-8b0a-cd9e00f4e4fe",
   "metadata": {},
   "source": [
    "**Caveat:** When using an ad-hoc type definition, keep in mind that library code might use a definition from another library (other than [myirl.library.basictypes](../../myirl/library/basictypes.py)). If interface type incompatibilies occur, you may have to import that same definition or derive from it. \n",
    "\n",
    "Also keep in mind, that `@container` signal classes (alias [port or bus records](ports.ipynb)) may have special type properties.\n",
    "\n",
    "We now create an instance of this unit with 7 bit wide signals and output to VHDL (because of its strict interface):"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "id": "3b3c533e-a298-428e-9675-4891a8c31ebf",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      " Writing 'unit' to file /tmp/myirl_unit_9qzs4wyi/unit.vhdl \n"
     ]
    }
   ],
   "source": [
    "a, b = [ Signal(intbv()[7:]) for _ in range(2) ]\n",
    "en = Bool()\n",
    "\n",
    "u = unit(a, en, b)\n",
    "\n",
    "files = u.elab(targets.VHDL)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "id": "9684165d-7342-4323-b7fd-002ac26d16b9",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "-- File generated from source:\n",
      "--     /home/testing/.local/lib/python3.9/site-packages/myirl-0.0.0-py3.9-linux-x86_64.egg/myirl/emulation/myhdl.py\n",
      "-- (c) 2016-2022 section5.ch\n",
      "-- Modifications may be lost, edit the source file instead.\n",
      "\n",
      "library IEEE;\n",
      "use IEEE.std_logic_1164.all;\n",
      "use IEEE.numeric_std.all;\n",
      "\n",
      "library work;\n",
      "\n",
      "use work.txt_util.all;\n",
      "use work.myirl_conversion.all;\n",
      "\n",
      "entity unit is\n",
      "    port (\n",
      "        a : in unsigned(6 downto 0);\n",
      "        en : in std_ulogic;\n",
      "        q : out unsigned(6 downto 0)\n",
      "    );\n",
      "end entity unit;\n",
      "\n",
      "architecture myhdl_emulation of unit is\n",
      "    -- Local type declarations\n",
      "    -- Signal declarations\n",
      "    signal b : unsigned(6 downto 0);\n",
      "begin\n",
      "    \n",
      "worker:\n",
      "    process(en)\n",
      "    begin\n",
      "        if (en = '1') then\n",
      "            q <= a;\n",
      "        else\n",
      "            q <= b;\n",
      "        end if;\n",
      "    end process;\n",
      "\n",
      "    b <= not a;\n",
      "end architecture myhdl_emulation;\n",
      "\n"
     ]
    }
   ],
   "source": [
    "!cat {files[0]}"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "43a16ef3-102d-48fe-9cd3-014faf34f05a",
   "metadata": {},
   "source": [
    "### Interface inference rules\n",
    "\n",
    "All `Signal` types passed as argument to a `@block` function infer to an interface object in the target. However, there are also so called 'pass through' arguments that are passed through during execution only, meaning, they don't infer to an interface entity in the target language.\n",
    "\n",
    "Non-Signal types such as `bool`, `int` and other base types are considered pass-through, *unless* they are specifically put into the parameter declaration following a `*`.\n",
    "When passed through, they are evaluated as a static constant during target generation and are eventually optimized away. This means they are suitable for conditional compilation, however it is considered better design practise to use them outside generators only. For example:"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "id": "c6d1b454-1039-4623-9977-6d776cb47f96",
   "metadata": {},
   "outputs": [],
   "source": [
    "@block\n",
    "def conditional_unit(a : Signal, b : Signal.Output, MODE : bool):\n",
    "    \n",
    "    if MODE:\n",
    "        @always(a)\n",
    "        def worker():\n",
    "            a.next = ~b\n",
    "    else:\n",
    "        @always(a)\n",
    "        def worker():\n",
    "            a.next = b\n",
    "    \n",
    "    return instances()"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "a3c9e0f1-b758-49d2-ba80-0c17cd74ec0f",
   "metadata": {},
   "source": [
    "We create instance two units with different configurations:"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 19,
   "id": "498c68a4-7f66-4ac6-a576-3bfc85039ec9",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\u001b[32m Module conditional_unit: Existing instance conditional_unit, rename to conditional_unit_3 \u001b[0m\n",
      "\u001b[32m Module conditional_unit: Existing instance conditional_unit, rename to conditional_unit_4 \u001b[0m\n"
     ]
    }
   ],
   "source": [
    "a, b = [ Signal(intbv()[5:]) for _ in range(2) ]\n",
    "u1 = conditional_unit(a, b, False)\n",
    "u2 = conditional_unit(a, b, True)"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "4f2c2f71-5c0f-4854-bc70-7338c4e41a8e",
   "metadata": {},
   "source": [
    "During a Python session (which may be interactive as a Jupyter Notebook), the `@block` objects register their implementations. Each creates a specific interface signature. Pass-Through parameters that may have a configuration character evaluate also statically in the interface signature. Thus, during hierarchical output to a target, several variants of a `block` implementation are emitted as necessary."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 20,
   "id": "4eac1448-a2ae-4d21-9ab6-2436a6b48165",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "['conditional_unitu_5u_5_0',\n",
       " 'conditional_unitu_5u_5_0',\n",
       " 'conditional_unitu_5u_5_1',\n",
       " 'conditional_unitu_5u_5_0',\n",
       " 'conditional_unitu_5u_5_1']"
      ]
     },
     "execution_count": 20,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "conditional_unit.implementations"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "ee8042d8-1fc6-45d9-85e3-bb97dd0e2534",
   "metadata": {},
   "source": [
    "If we inspect the I/O port dictionary of an instance, we see that it has a `None` port descriptor, meaning, it's passed through as value."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 17,
   "id": "72fefebf-2c54-4538-9747-e3b40ed4d8f1",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "OrderedDict([('a', (<IN : 5>, <s_4021>)),\n",
       "             ('b', (<OUT : 5>, <s_fb97>)),\n",
       "             ('MODE', (None, False))])"
      ]
     },
     "execution_count": 17,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "u1.interface.portdict"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "c788e290-8553-4d23-8924-182f428b3b34",
   "metadata": {},
   "source": [
    "### Explicit pass-through\n",
    "\n",
    "In some cases you may get a warning during inference, that a parameter is considered pass-through. To eliminate the warning, the current guideline is to explicitely annotate an argument as `PassThrough(type)` when it should not be inferred."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "id": "af23532e-122d-4489-a8cc-8456a50352bf",
   "metadata": {},
   "outputs": [],
   "source": [
    "from cyhdl import *\n",
    "\n",
    "@block\n",
    "def unit0(msg : PassThrough(str),\n",
    "          b : Signal.Output,\n",
    "          *, ARGUMENT : str = \"dynamic\"):\n",
    "    print(msg)\n",
    "    wires = [ b.set(True) ]\n",
    "    return instances()"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "62614ebc-0ce0-4a4a-ba25-e79fd8f9272e",
   "metadata": {},
   "source": [
    "When elaborated as VHDL, the `msg` parameter will be executed in the *native* executed body of the `@block`. The `ARGUMENT` parameters however will be inferred to a generic."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 14,
   "id": "b225efcb-8514-4f5f-9ab2-e255f6e327bc",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\u001b[7;34m use default parameter ARGUMENT : dynamic \u001b[0m\n",
      "\u001b[32m Module unit0: Existing instance unit0, rename to unit0_1 \u001b[0m\n",
      "hello\n",
      " Writing 'unit0_1' to file /tmp/myirl_unit0__ym4ckn3/unit0_1.vhdl \n"
     ]
    }
   ],
   "source": [
    "b = Signal(bool())\n",
    "u = unit0(\"hello\", b, \"static\")\n",
    "f = u.elab(targets.VHDL)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 15,
   "id": "db9e0dd7-9f41-4a03-8ef4-144260742734",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "-- File generated from source:\n",
      "--     /tmp/ipykernel_21589/3230412913.py\n",
      "-- (c) 2016-2022 section5.ch\n",
      "-- Modifications may be lost, edit the source file instead.\n",
      "\n",
      "library IEEE;\n",
      "use IEEE.std_logic_1164.all;\n",
      "use IEEE.numeric_std.all;\n",
      "\n",
      "library work;\n",
      "\n",
      "use work.txt_util.all;\n",
      "use work.myirl_conversion.all;\n",
      "\n",
      "entity unit0_1 is\n",
      "    generic (\n",
      "        ARGUMENT: string := \"dynamic\"\n",
      "    );\n",
      "    port (\n",
      "        b : out std_ulogic\n",
      "    );\n",
      "end entity unit0_1;\n",
      "\n",
      "architecture cyriteHDL of unit0_1 is\n",
      "    -- Local type declarations\n",
      "    -- Signal declarations\n",
      "begin\n",
      "    b <= '1';\n",
      "end architecture cyriteHDL;\n",
      "\n"
     ]
    }
   ],
   "source": [
    "!cat {f[0]}"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "a99aac31-a1ca-422e-bedc-e2514e0289ba",
   "metadata": {},
   "source": [
    "### Lazy interfacing\n",
    "\n",
    "It is recommended to use strict typing whenever possible. When several choices are possible, use the tuple notation for the type hint (see also [Internals to strong typing](../notebooks/typechecking.ipynb). When you do checks for data types, you must do them outside the generator sub-functions.|"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "83066d89-018e-4d0a-b28a-6339751968b7",
   "metadata": {},
   "source": [
    "## Signal primitives\n",
    "\n",
    "Apart from the generic `Signal` type, there are more specific types that are functionally compatible to myHDL.\n",
    "\n",
    "### ClkSignal\n",
    "\n",
    "The ClkSignal type is automatically initialized within a simulation testbench and is typically toggled by an `@always(delay(n))` process. For clock event synchronous processing, such signals are always required."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "id": "94aa0fad-1770-4b56-aba7-64d0cd5c38d1",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "(name=None, initval=False)\n"
     ]
    }
   ],
   "source": [
    "from inspect import signature\n",
    "print(signature(ClkSignal))"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "60374311-9e4c-4413-bc9f-9e1279285655",
   "metadata": {},
   "source": [
    "**Note:** ClkSignal is not myhdl-backwards-compatible"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "01021153-1eff-4055-a501-b89e7242212c",
   "metadata": {},
   "source": [
    "### ResetSignal\n",
    "\n",
    "The ResetSignal is also mandatory when complex circuits are to be designed with either asynchronous or synchronous behaviour."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "id": "51db89c6-75d1-40c5-af87-5078eb9cb35e",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "(init, active, isasync=False, name=None)\n"
     ]
    }
   ],
   "source": [
    "print(signature(ResetSignal))"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "c817ddf3-6e6b-48c4-b937-5eac30f5a277",
   "metadata": {},
   "source": [
    "### Signal example\n",
    "\n",
    "The following unit represents a flip flop with either asynchronous or synchronous reset capabilities, depending on the `ResetSignal` configuration. We note that the description below does not denote any reset behaviour.\n",
    "Thus, an entire architecture is switched between async/sync using configuration of the reset signal in one place."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "id": "c9b97b92-53a5-4d05-93a7-7d298789d134",
   "metadata": {},
   "outputs": [],
   "source": [
    "@block\n",
    "def reset_ff(clk: ClkSignal,\n",
    "             reset: ResetSignal,\n",
    "             a : Signal,\n",
    "             q : Signal.Output):\n",
    "\n",
    "    b = Signal(intbv(-1)[a.size():])\n",
    "    \n",
    "    @always_seq(clk.posedge, reset)\n",
    "    def worker():\n",
    "        b.next = a\n",
    "        \n",
    "    # Procedural non-myhdl wiring:   \n",
    "    wires = [\n",
    "        q.wireup(a)\n",
    "    ]\n",
    "    \n",
    "    return instances()"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "62c4af46-854c-4cec-8f59-a007726ea440",
   "metadata": {},
   "source": [
    "First, we use this the synchronous way:"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 12,
   "id": "0d17a854-0f7b-45d2-ae74-3ec6326514b6",
   "metadata": {},
   "outputs": [],
   "source": [
    "r = ResetSignal(init = False, active = True)\n",
    "clk = ClkSignal()\n",
    "\n",
    "u_sync = reset_ff(clk, r, a, b)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 13,
   "id": "50ed36e8-c9cb-402e-b904-e1c38edcd481",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      " Writing 'reset_ff' to file /tmp/myirl_reset_ff_5kl3rz7m/reset_ff.v \n",
      "DEBUG Fallback wire for clk_c17c\n",
      "DEBUG Fallback wire for s_8133\n"
     ]
    }
   ],
   "source": [
    "files = u_sync.elab(targets.Verilog)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 14,
   "id": "f1b285a0-fa48-4925-b031-a50a748668fb",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "16-    );\n",
      "17-    // Local type declarations\n",
      "18-    // Signal declarations\n",
      "19-    reg [6:0] b;\n",
      "20-    \n",
      "21:    always @ (posedge clk ) begin : WORKER\n",
      "22-        if (reset == 1'b1) begin\n",
      "23-            b <= 7'b1111111; /* default */\n",
      "24-        end else begin\n",
      "25-            b <= a;\n",
      "26-        end\n"
     ]
    }
   ],
   "source": [
    "!grep  always {files[0]} -n5"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "8dd55a84-e49e-4bf4-92a5-8490372a4b19",
   "metadata": {},
   "source": [
    "### Asynchronous flip flop instance\n",
    "\n",
    "Now we instance the asynchronous variant:"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 15,
   "id": "b56aca9a-bad0-48d1-8d01-7cd41889bf99",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\u001b[32m Module reset_ff: Existing instance reset_ff, rename to reset_ff_1 \u001b[0m\n"
     ]
    }
   ],
   "source": [
    "r = ResetSignal(init = True, active = False, isasync = True)\n",
    "clk = ClkSignal()\n",
    "\n",
    "u_async = reset_ff(clk, r, a, b)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 16,
   "id": "4d92dd13-a5f4-49af-a242-12318c4636b5",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      " Writing 'reset_ff_1' to file /tmp/myirl_reset_ff_po_0160_/reset_ff_1.vhdl \n",
      "26-    -- Signal declarations\n",
      "27-    signal b : unsigned(6 downto 0);\n",
      "28-begin\n",
      "29-    \n",
      "30-worker:\n",
      "31:    process(clk, reset)\n",
      "32-    begin\n",
      "33-        if reset = '0' then\n",
      "34-            b <= \"1111111\";\n",
      "35-        elsif rising_edge(clk) then\n",
      "36-            b <= a;\n",
      "37-        end if;\n",
      "38:    end process;\n",
      "39-    q <= a;\n",
      "40-end architecture myhdl_emulation;\n",
      "41-\n"
     ]
    }
   ],
   "source": [
    "files = u_async.elab(targets.VHDL)\n",
    "!grep  process {files[0]} -n5"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "5f45e513-f291-4685-ad96-beb18421f4ea",
   "metadata": {},
   "source": [
    "## Delayed signals\n",
    "\n",
    "In simulation specific cases, signal delays may be modelled. However, signal delays are no longer specified on a signal level. To use simple signal delays, you can use an `@always(delay(x))` construct which internally infers to a `bulk_delay` generator. However, this is a non-portable construct and may yield deviating results on various targets. See [Simulation](simulation.ipynb) for more details."
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3 (ipykernel)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.10.0"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
