<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="C:/Xilinx/FFT_FPGA/FFT_FPGA/Final_FPGA/Main_Test_isim_beh1.wdb" id="1" type="auto">
         <top_modules>
            <top_module name="Main_Test" />
            <top_module name="glbl" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <WVObjectSize size="1" />
   <wvobject fp_name="/Main_Test/uut/state" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">state[31:0]</obj_property>
      <obj_property name="ObjectShortName">state[31:0]</obj_property>
   </wvobject>
</wave_config>
