Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Aug 11 20:19:35 2022
| Host         : DESKTOP-V9918HG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file bd_top_wrapper_timing_summary_routed.rpt -pb bd_top_wrapper_timing_summary_routed.pb -rpx bd_top_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_top_wrapper
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 7528 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 260 register/latch pins with no clock driven by root clock pin: bd_top_i/gpu_top_0/inst/lcd_ctrl/lcd_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 20783 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 40 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 117 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -9.211   -96987.750                  27156               100848        0.053        0.000                      0               100698        0.264        0.000                       0                 33984  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
MII_rx_clk                         {0.000 20.000}       40.000          25.000          
MII_tx_clk                         {0.000 20.000}       40.000          25.000          
bd_top_i/clk_pll_100/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_bd_top_clk_wiz_3_0      {0.000 5.000}        10.000          100.000         
  clkfbout_bd_top_clk_wiz_3_0      {0.000 5.000}        10.000          100.000         
bd_top_i/clk_pll_200/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_ref_bd_top_clk_wiz_2_0       {0.000 2.500}        5.000           200.000         
  clkfbout_bd_top_clk_wiz_2_0      {0.000 5.000}        10.000          100.000         
bd_top_i/clk_pll_33/inst/clk_in1   {0.000 5.000}        10.000          100.000         
  clk_spi_bd_top_clk_wiz_1_0       {0.000 15.152}       30.303          33.000          
  clkfbout_bd_top_clk_wiz_1_0      {0.000 20.000}       40.000          25.000          
bd_top_i/clk_pll_cpu/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_cpu_bd_top_clk_wiz_0_0       {0.000 15.152}       30.303          33.000          
  clkfbout_bd_top_clk_wiz_0_0      {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
MII_rx_clk                               6.828        0.000                      0                  133        0.089        0.000                      0                  133       18.870        0.000                       0                    65  
MII_tx_clk                              18.259        0.000                      0                   87        0.121        0.000                      0                   87       19.500        0.000                       0                    60  
bd_top_i/clk_pll_100/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_bd_top_clk_wiz_3_0            0.222        0.000                      0                20507        0.065        0.000                      0                20507        3.870        0.000                       0                  6916  
  clkfbout_bd_top_clk_wiz_3_0                                                                                                                                                        8.408        0.000                       0                     3  
bd_top_i/clk_pll_200/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_ref_bd_top_clk_wiz_2_0             1.871        0.000                      0                  126        0.121        0.000                      0                  126        0.264        0.000                       0                    64  
  clkfbout_bd_top_clk_wiz_2_0                                                                                                                                                        8.408        0.000                       0                     3  
bd_top_i/clk_pll_33/inst/clk_in1                                                                                                                                                     3.000        0.000                       0                     1  
  clk_spi_bd_top_clk_wiz_1_0            21.039        0.000                      0                 2623        0.081        0.000                      0                 2623       14.022        0.000                       0                  1280  
  clkfbout_bd_top_clk_wiz_1_0                                                                                                                                                       12.633        0.000                       0                     3  
bd_top_i/clk_pll_cpu/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_cpu_bd_top_clk_wiz_0_0             9.265        0.000                      0                68041        0.061        0.000                      0                68041       14.022        0.000                       0                 25583  
  clkfbout_bd_top_clk_wiz_0_0                                                                                                                                                       12.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_bd_top_clk_wiz_3_0  MII_rx_clk                         9.028        0.000                      0                    4                                                                        
clk_out1_bd_top_clk_wiz_3_0  MII_tx_clk                         9.072        0.000                      0                    4                                                                        
                             clk_out1_bd_top_clk_wiz_3_0      998.633        0.000                      0                   20                                                                        
MII_rx_clk                   clk_out1_bd_top_clk_wiz_3_0       38.955        0.000                      0                    4                                                                        
MII_tx_clk                   clk_out1_bd_top_clk_wiz_3_0       38.970        0.000                      0                    4                                                                        
clk_spi_bd_top_clk_wiz_1_0   clk_out1_bd_top_clk_wiz_3_0       29.166        0.000                      0                   20                                                                        
clk_cpu_bd_top_clk_wiz_0_0   clk_out1_bd_top_clk_wiz_3_0       29.243        0.000                      0                   20                                                                        
                             clk_ref_bd_top_clk_wiz_2_0        17.251        0.000                      0                    1                                                                        
clk_out1_bd_top_clk_wiz_3_0  clk_spi_bd_top_clk_wiz_1_0        -2.320     -903.338                    480                  500        0.053        0.000                      0                  480  
clk_out1_bd_top_clk_wiz_3_0  clk_cpu_bd_top_clk_wiz_0_0        -9.211   -96084.414                  26676                26696        0.071        0.000                      0                26676  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   ----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**            clk_cpu_bd_top_clk_wiz_0_0   clk_cpu_bd_top_clk_wiz_0_0        28.492        0.000                      0                  111        0.203        0.000                      0                  111  
**async_default**            clk_out1_bd_top_clk_wiz_3_0  clk_out1_bd_top_clk_wiz_3_0        2.737        0.000                      0                  783        0.213        0.000                      0                  783  
**async_default**            clk_spi_bd_top_clk_wiz_1_0   clk_spi_bd_top_clk_wiz_1_0        27.440        0.000                      0                  205        0.374        0.000                      0                  205  
**default**                                                                                  3.151        0.000                      0                    1                                                                        
**default**                  clk_out1_bd_top_clk_wiz_3_0                                     8.580        0.000                      0                   20                                                                        
**default**                  clk_ref_bd_top_clk_wiz_2_0                                     20.153        0.000                      0                   12                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  MII_rx_clk
  To Clock:  MII_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.828ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.828ns  (required time - arrival time)
  Source:                 MII_rxd[0]
                            (input port clocked by MII_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_top_i/axi_ethernetlite_0/U0/IOFFS_GEN[0].RX_FF_I/D
                            (rising edge-triggered cell FDRE clocked by MII_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MII_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MII_rx_clk rise@40.000ns - MII_rx_clk rise@0.000ns)
  Data Path Delay:        8.754ns  (logic 8.754ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 ZHOLD_DELAY=1)
  Input Delay:            30.000ns
  Clock Path Skew:        5.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.452ns = ( 45.452 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MII_rx_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                 30.000    30.000    
    V1                                                0.000    30.000 r  MII_rxd[0] (IN)
                         net (fo=0)                   0.000    30.000    MII_rxd[0]
    V1                   IBUF (Prop_ibuf_I_O)         1.436    31.436 r  MII_rxd_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000    31.436    bd_top_i/axi_ethernetlite_0/U0/phy_rx_data[0]
    ILOGIC_X1Y98         ZHOLD_DELAY (Prop_zhold_delay_DLYIN_DLYIFF)
                                                      7.318    38.754 r  bd_top_i/axi_ethernetlite_0/U0/IOFFS_GEN[0].RX_FF_I_OPT_INSERTED/DLYIFF
                         net (fo=1, routed)           0.000    38.754    bd_top_i/axi_ethernetlite_0/U0/OPT_ZHD_N_IOFFS_GEN[0].RX_FF_I
    ILOGIC_X1Y98         FDRE                                         r  bd_top_i/axi_ethernetlite_0/U0/IOFFS_GEN[0].RX_FF_I/D
  -------------------------------------------------------------------    -------------------

                         (clock MII_rx_clk rise edge)
                                                     40.000    40.000 r  
    AA19                                              0.000    40.000 r  MII_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    bd_top_i/axi_ethernetlite_0/U0/phy_rx_clk
    AA19                 IBUF (Prop_ibuf_I_O)         1.339    41.339 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.RX_IBUF_INST/O
                         net (fo=1, routed)           2.471    43.810    bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.RX_IBUF_INST_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    43.887 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=64, routed)          1.565    45.452    bd_top_i/axi_ethernetlite_0/U0/phy_rx_clk_core
    ILOGIC_X1Y98         FDRE                                         r  bd_top_i/axi_ethernetlite_0/U0/IOFFS_GEN[0].RX_FF_I/C
                         clock pessimism              0.000    45.452    
                         clock uncertainty           -0.035    45.416    
    ILOGIC_X1Y98         FDRE (Setup_fdre_C_D)        0.166    45.582    bd_top_i/axi_ethernetlite_0/U0/IOFFS_GEN[0].RX_FF_I
  -------------------------------------------------------------------
                         required time                         45.582    
                         arrival time                         -38.754    
  -------------------------------------------------------------------
                         slack                                  6.828    

Slack (MET) :             6.833ns  (required time - arrival time)
  Source:                 MII_rxd[2]
                            (input port clocked by MII_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_top_i/axi_ethernetlite_0/U0/IOFFS_GEN[2].RX_FF_I/D
                            (rising edge-triggered cell FDRE clocked by MII_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MII_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MII_rx_clk rise@40.000ns - MII_rx_clk rise@0.000ns)
  Data Path Delay:        8.747ns  (logic 8.747ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 ZHOLD_DELAY=1)
  Input Delay:            30.000ns
  Clock Path Skew:        5.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns = ( 45.450 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MII_rx_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                 30.000    30.000    
    V2                                                0.000    30.000 r  MII_rxd[2] (IN)
                         net (fo=0)                   0.000    30.000    MII_rxd[2]
    V2                   IBUF (Prop_ibuf_I_O)         1.429    31.429 r  MII_rxd_IBUF[2]_inst/O
                         net (fo=1, routed)           0.000    31.429    bd_top_i/axi_ethernetlite_0/U0/phy_rx_data[2]
    ILOGIC_X1Y93         ZHOLD_DELAY (Prop_zhold_delay_DLYIN_DLYIFF)
                                                      7.318    38.747 r  bd_top_i/axi_ethernetlite_0/U0/IOFFS_GEN[2].RX_FF_I_OPT_INSERTED/DLYIFF
                         net (fo=1, routed)           0.000    38.747    bd_top_i/axi_ethernetlite_0/U0/OPT_ZHD_N_IOFFS_GEN[2].RX_FF_I
    ILOGIC_X1Y93         FDRE                                         r  bd_top_i/axi_ethernetlite_0/U0/IOFFS_GEN[2].RX_FF_I/D
  -------------------------------------------------------------------    -------------------

                         (clock MII_rx_clk rise edge)
                                                     40.000    40.000 r  
    AA19                                              0.000    40.000 r  MII_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    bd_top_i/axi_ethernetlite_0/U0/phy_rx_clk
    AA19                 IBUF (Prop_ibuf_I_O)         1.339    41.339 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.RX_IBUF_INST/O
                         net (fo=1, routed)           2.471    43.810    bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.RX_IBUF_INST_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    43.887 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=64, routed)          1.563    45.450    bd_top_i/axi_ethernetlite_0/U0/phy_rx_clk_core
    ILOGIC_X1Y93         FDRE                                         r  bd_top_i/axi_ethernetlite_0/U0/IOFFS_GEN[2].RX_FF_I/C
                         clock pessimism              0.000    45.450    
                         clock uncertainty           -0.035    45.414    
    ILOGIC_X1Y93         FDRE (Setup_fdre_C_D)        0.166    45.580    bd_top_i/axi_ethernetlite_0/U0/IOFFS_GEN[2].RX_FF_I
  -------------------------------------------------------------------
                         required time                         45.580    
                         arrival time                         -38.747    
  -------------------------------------------------------------------
                         slack                                  6.833    

Slack (MET) :             6.837ns  (required time - arrival time)
  Source:                 MII_rxd[3]
                            (input port clocked by MII_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_top_i/axi_ethernetlite_0/U0/IOFFS_GEN[3].RX_FF_I/D
                            (rising edge-triggered cell FDRE clocked by MII_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MII_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MII_rx_clk rise@40.000ns - MII_rx_clk rise@0.000ns)
  Data Path Delay:        8.743ns  (logic 8.743ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 ZHOLD_DELAY=1)
  Input Delay:            30.000ns
  Clock Path Skew:        5.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns = ( 45.450 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MII_rx_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                 30.000    30.000    
    V3                                                0.000    30.000 r  MII_rxd[3] (IN)
                         net (fo=0)                   0.000    30.000    MII_rxd[3]
    V3                   IBUF (Prop_ibuf_I_O)         1.425    31.425 r  MII_rxd_IBUF[3]_inst/O
                         net (fo=1, routed)           0.000    31.425    bd_top_i/axi_ethernetlite_0/U0/phy_rx_data[3]
    ILOGIC_X1Y94         ZHOLD_DELAY (Prop_zhold_delay_DLYIN_DLYIFF)
                                                      7.318    38.743 r  bd_top_i/axi_ethernetlite_0/U0/IOFFS_GEN[3].RX_FF_I_OPT_INSERTED/DLYIFF
                         net (fo=1, routed)           0.000    38.743    bd_top_i/axi_ethernetlite_0/U0/OPT_ZHD_N_IOFFS_GEN[3].RX_FF_I
    ILOGIC_X1Y94         FDRE                                         r  bd_top_i/axi_ethernetlite_0/U0/IOFFS_GEN[3].RX_FF_I/D
  -------------------------------------------------------------------    -------------------

                         (clock MII_rx_clk rise edge)
                                                     40.000    40.000 r  
    AA19                                              0.000    40.000 r  MII_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    bd_top_i/axi_ethernetlite_0/U0/phy_rx_clk
    AA19                 IBUF (Prop_ibuf_I_O)         1.339    41.339 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.RX_IBUF_INST/O
                         net (fo=1, routed)           2.471    43.810    bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.RX_IBUF_INST_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    43.887 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=64, routed)          1.563    45.450    bd_top_i/axi_ethernetlite_0/U0/phy_rx_clk_core
    ILOGIC_X1Y94         FDRE                                         r  bd_top_i/axi_ethernetlite_0/U0/IOFFS_GEN[3].RX_FF_I/C
                         clock pessimism              0.000    45.450    
                         clock uncertainty           -0.035    45.414    
    ILOGIC_X1Y94         FDRE (Setup_fdre_C_D)        0.166    45.580    bd_top_i/axi_ethernetlite_0/U0/IOFFS_GEN[3].RX_FF_I
  -------------------------------------------------------------------
                         required time                         45.580    
                         arrival time                         -38.743    
  -------------------------------------------------------------------
                         slack                                  6.837    

Slack (MET) :             6.846ns  (required time - arrival time)
  Source:                 MII_rxd[1]
                            (input port clocked by MII_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_top_i/axi_ethernetlite_0/U0/IOFFS_GEN[1].RX_FF_I/D
                            (rising edge-triggered cell FDRE clocked by MII_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MII_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MII_rx_clk rise@40.000ns - MII_rx_clk rise@0.000ns)
  Data Path Delay:        8.736ns  (logic 8.736ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 ZHOLD_DELAY=1)
  Input Delay:            30.000ns
  Clock Path Skew:        5.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.452ns = ( 45.452 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MII_rx_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                 30.000    30.000    
    V4                                                0.000    30.000 r  MII_rxd[1] (IN)
                         net (fo=0)                   0.000    30.000    MII_rxd[1]
    V4                   IBUF (Prop_ibuf_I_O)         1.418    31.418 r  MII_rxd_IBUF[1]_inst/O
                         net (fo=1, routed)           0.000    31.418    bd_top_i/axi_ethernetlite_0/U0/phy_rx_data[1]
    ILOGIC_X1Y99         ZHOLD_DELAY (Prop_zhold_delay_DLYIN_DLYIFF)
                                                      7.318    38.736 r  bd_top_i/axi_ethernetlite_0/U0/IOFFS_GEN[1].RX_FF_I_OPT_INSERTED/DLYIFF
                         net (fo=1, routed)           0.000    38.736    bd_top_i/axi_ethernetlite_0/U0/OPT_ZHD_N_IOFFS_GEN[1].RX_FF_I
    ILOGIC_X1Y99         FDRE                                         r  bd_top_i/axi_ethernetlite_0/U0/IOFFS_GEN[1].RX_FF_I/D
  -------------------------------------------------------------------    -------------------

                         (clock MII_rx_clk rise edge)
                                                     40.000    40.000 r  
    AA19                                              0.000    40.000 r  MII_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    bd_top_i/axi_ethernetlite_0/U0/phy_rx_clk
    AA19                 IBUF (Prop_ibuf_I_O)         1.339    41.339 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.RX_IBUF_INST/O
                         net (fo=1, routed)           2.471    43.810    bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.RX_IBUF_INST_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    43.887 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=64, routed)          1.565    45.452    bd_top_i/axi_ethernetlite_0/U0/phy_rx_clk_core
    ILOGIC_X1Y99         FDRE                                         r  bd_top_i/axi_ethernetlite_0/U0/IOFFS_GEN[1].RX_FF_I/C
                         clock pessimism              0.000    45.452    
                         clock uncertainty           -0.035    45.416    
    ILOGIC_X1Y99         FDRE (Setup_fdre_C_D)        0.166    45.582    bd_top_i/axi_ethernetlite_0/U0/IOFFS_GEN[1].RX_FF_I
  -------------------------------------------------------------------
                         required time                         45.582    
                         arrival time                         -38.736    
  -------------------------------------------------------------------
                         slack                                  6.846    

Slack (MET) :             6.966ns  (required time - arrival time)
  Source:                 MII_rx_dv
                            (input port clocked by MII_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_top_i/axi_ethernetlite_0/U0/IOFFS_GEN2.DVD_FF/D
                            (rising edge-triggered cell FDRE clocked by MII_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MII_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MII_rx_clk rise@40.000ns - MII_rx_clk rise@0.000ns)
  Data Path Delay:        8.772ns  (logic 8.772ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 ZHOLD_DELAY=1)
  Input Delay:            30.000ns
  Clock Path Skew:        5.608ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.608ns = ( 45.608 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MII_rx_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                 30.000    30.000    
    AE22                                              0.000    30.000 r  MII_rx_dv (IN)
                         net (fo=0)                   0.000    30.000    MII_rx_dv
    AE22                 IBUF (Prop_ibuf_I_O)         1.454    31.454 r  MII_rx_dv_IBUF_inst/O
                         net (fo=1, routed)           0.000    31.454    bd_top_i/axi_ethernetlite_0/U0/phy_dv
    ILOGIC_X0Y32         ZHOLD_DELAY (Prop_zhold_delay_DLYIN_DLYIFF)
                                                      7.318    38.772 r  bd_top_i/axi_ethernetlite_0/U0/IOFFS_GEN2.DVD_FF_OPT_INSERTED/DLYIFF
                         net (fo=1, routed)           0.000    38.772    bd_top_i/axi_ethernetlite_0/U0/OPT_ZHD_N_IOFFS_GEN2.DVD_FF
    ILOGIC_X0Y32         FDRE                                         r  bd_top_i/axi_ethernetlite_0/U0/IOFFS_GEN2.DVD_FF/D
  -------------------------------------------------------------------    -------------------

                         (clock MII_rx_clk rise edge)
                                                     40.000    40.000 r  
    AA19                                              0.000    40.000 r  MII_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    bd_top_i/axi_ethernetlite_0/U0/phy_rx_clk
    AA19                 IBUF (Prop_ibuf_I_O)         1.339    41.339 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.RX_IBUF_INST/O
                         net (fo=1, routed)           2.471    43.810    bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.RX_IBUF_INST_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    43.887 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=64, routed)          1.721    45.608    bd_top_i/axi_ethernetlite_0/U0/phy_rx_clk_core
    ILOGIC_X0Y32         FDRE                                         r  bd_top_i/axi_ethernetlite_0/U0/IOFFS_GEN2.DVD_FF/C
                         clock pessimism              0.000    45.608    
                         clock uncertainty           -0.035    45.572    
    ILOGIC_X0Y32         FDRE (Setup_fdre_C_D)        0.166    45.738    bd_top_i/axi_ethernetlite_0/U0/IOFFS_GEN2.DVD_FF
  -------------------------------------------------------------------
                         required time                         45.738    
                         arrival time                         -38.772    
  -------------------------------------------------------------------
                         slack                                  6.966    

Slack (MET) :             7.048ns  (required time - arrival time)
  Source:                 MII_rx_er
                            (input port clocked by MII_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_top_i/axi_ethernetlite_0/U0/IOFFS_GEN2.RER_FF/D
                            (rising edge-triggered cell FDRE clocked by MII_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MII_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MII_rx_clk rise@40.000ns - MII_rx_clk rise@0.000ns)
  Data Path Delay:        8.699ns  (logic 8.699ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 ZHOLD_DELAY=1)
  Input Delay:            30.000ns
  Clock Path Skew:        5.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.617ns = ( 45.617 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MII_rx_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                 30.000    30.000    
    W16                                               0.000    30.000 r  MII_rx_er (IN)
                         net (fo=0)                   0.000    30.000    MII_rx_er
    W16                  IBUF (Prop_ibuf_I_O)         1.381    31.381 r  MII_rx_er_IBUF_inst/O
                         net (fo=1, routed)           0.000    31.381    bd_top_i/axi_ethernetlite_0/U0/phy_rx_er
    ILOGIC_X0Y0          ZHOLD_DELAY (Prop_zhold_delay_DLYIN_DLYIFF)
                                                      7.318    38.699 r  bd_top_i/axi_ethernetlite_0/U0/IOFFS_GEN2.RER_FF_OPT_INSERTED/DLYIFF
                         net (fo=1, routed)           0.000    38.699    bd_top_i/axi_ethernetlite_0/U0/OPT_ZHD_N_IOFFS_GEN2.RER_FF
    ILOGIC_X0Y0          FDRE                                         r  bd_top_i/axi_ethernetlite_0/U0/IOFFS_GEN2.RER_FF/D
  -------------------------------------------------------------------    -------------------

                         (clock MII_rx_clk rise edge)
                                                     40.000    40.000 r  
    AA19                                              0.000    40.000 r  MII_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    bd_top_i/axi_ethernetlite_0/U0/phy_rx_clk
    AA19                 IBUF (Prop_ibuf_I_O)         1.339    41.339 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.RX_IBUF_INST/O
                         net (fo=1, routed)           2.471    43.810    bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.RX_IBUF_INST_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    43.887 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=64, routed)          1.730    45.617    bd_top_i/axi_ethernetlite_0/U0/phy_rx_clk_core
    ILOGIC_X0Y0          FDRE                                         r  bd_top_i/axi_ethernetlite_0/U0/IOFFS_GEN2.RER_FF/C
                         clock pessimism              0.000    45.617    
                         clock uncertainty           -0.035    45.581    
    ILOGIC_X0Y0          FDRE (Setup_fdre_C_D)        0.166    45.747    bd_top_i/axi_ethernetlite_0/U0/IOFFS_GEN2.RER_FF
  -------------------------------------------------------------------
                         required time                         45.747    
                         arrival time                         -38.699    
  -------------------------------------------------------------------
                         slack                                  7.048    

Slack (MET) :             32.045ns  (required time - arrival time)
  Source:                 bd_top_i/axi_ethernetlite_0/U0/BUS_RST_RX_SYNC_CORE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by MII_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_top_i/axi_ethernetlite_0/U0/IOFFS_GEN[1].RX_FF_I/R
                            (rising edge-triggered cell FDRE clocked by MII_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MII_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MII_rx_clk rise@40.000ns - MII_rx_clk rise@0.000ns)
  Data Path Delay:        7.180ns  (logic 0.433ns (6.030%)  route 6.747ns (93.970%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.452ns = ( 45.452 - 40.000 ) 
    Source Clock Delay      (SCD):    5.714ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MII_rx_clk rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  MII_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    bd_top_i/axi_ethernetlite_0/U0/phy_rx_clk
    AA19                 IBUF (Prop_ibuf_I_O)         1.405     1.405 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.RX_IBUF_INST/O
                         net (fo=1, routed)           2.602     4.007    bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.RX_IBUF_INST_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.088 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=64, routed)          1.626     5.714    bd_top_i/axi_ethernetlite_0/U0/BUS_RST_RX_SYNC_CORE_I/wr_clk
    SLICE_X8Y74          FDRE                                         r  bd_top_i/axi_ethernetlite_0/U0/BUS_RST_RX_SYNC_CORE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y74          FDRE (Prop_fdre_C_Q)         0.433     6.147 r  bd_top_i/axi_ethernetlite_0/U0/BUS_RST_RX_SYNC_CORE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=6, routed)           6.747    12.894    bd_top_i/axi_ethernetlite_0/U0/bus_rst_rx_sync_core
    ILOGIC_X1Y99         FDRE                                         r  bd_top_i/axi_ethernetlite_0/U0/IOFFS_GEN[1].RX_FF_I/R
  -------------------------------------------------------------------    -------------------

                         (clock MII_rx_clk rise edge)
                                                     40.000    40.000 r  
    AA19                                              0.000    40.000 r  MII_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    bd_top_i/axi_ethernetlite_0/U0/phy_rx_clk
    AA19                 IBUF (Prop_ibuf_I_O)         1.339    41.339 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.RX_IBUF_INST/O
                         net (fo=1, routed)           2.471    43.810    bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.RX_IBUF_INST_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    43.887 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=64, routed)          1.565    45.452    bd_top_i/axi_ethernetlite_0/U0/phy_rx_clk_core
    ILOGIC_X1Y99         FDRE                                         r  bd_top_i/axi_ethernetlite_0/U0/IOFFS_GEN[1].RX_FF_I/C
                         clock pessimism              0.214    45.666    
                         clock uncertainty           -0.035    45.630    
    ILOGIC_X1Y99         FDRE (Setup_fdre_C_R)       -0.691    44.939    bd_top_i/axi_ethernetlite_0/U0/IOFFS_GEN[1].RX_FF_I
  -------------------------------------------------------------------
                         required time                         44.939    
                         arrival time                         -12.894    
  -------------------------------------------------------------------
                         slack                                 32.045    

Slack (MET) :             32.153ns  (required time - arrival time)
  Source:                 bd_top_i/axi_ethernetlite_0/U0/BUS_RST_RX_SYNC_CORE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by MII_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_top_i/axi_ethernetlite_0/U0/IOFFS_GEN[0].RX_FF_I/R
                            (rising edge-triggered cell FDRE clocked by MII_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MII_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MII_rx_clk rise@40.000ns - MII_rx_clk rise@0.000ns)
  Data Path Delay:        7.072ns  (logic 0.433ns (6.123%)  route 6.639ns (93.877%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.452ns = ( 45.452 - 40.000 ) 
    Source Clock Delay      (SCD):    5.714ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MII_rx_clk rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  MII_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    bd_top_i/axi_ethernetlite_0/U0/phy_rx_clk
    AA19                 IBUF (Prop_ibuf_I_O)         1.405     1.405 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.RX_IBUF_INST/O
                         net (fo=1, routed)           2.602     4.007    bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.RX_IBUF_INST_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.088 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=64, routed)          1.626     5.714    bd_top_i/axi_ethernetlite_0/U0/BUS_RST_RX_SYNC_CORE_I/wr_clk
    SLICE_X8Y74          FDRE                                         r  bd_top_i/axi_ethernetlite_0/U0/BUS_RST_RX_SYNC_CORE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y74          FDRE (Prop_fdre_C_Q)         0.433     6.147 r  bd_top_i/axi_ethernetlite_0/U0/BUS_RST_RX_SYNC_CORE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=6, routed)           6.639    12.786    bd_top_i/axi_ethernetlite_0/U0/bus_rst_rx_sync_core
    ILOGIC_X1Y98         FDRE                                         r  bd_top_i/axi_ethernetlite_0/U0/IOFFS_GEN[0].RX_FF_I/R
  -------------------------------------------------------------------    -------------------

                         (clock MII_rx_clk rise edge)
                                                     40.000    40.000 r  
    AA19                                              0.000    40.000 r  MII_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    bd_top_i/axi_ethernetlite_0/U0/phy_rx_clk
    AA19                 IBUF (Prop_ibuf_I_O)         1.339    41.339 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.RX_IBUF_INST/O
                         net (fo=1, routed)           2.471    43.810    bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.RX_IBUF_INST_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    43.887 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=64, routed)          1.565    45.452    bd_top_i/axi_ethernetlite_0/U0/phy_rx_clk_core
    ILOGIC_X1Y98         FDRE                                         r  bd_top_i/axi_ethernetlite_0/U0/IOFFS_GEN[0].RX_FF_I/C
                         clock pessimism              0.214    45.666    
                         clock uncertainty           -0.035    45.630    
    ILOGIC_X1Y98         FDRE (Setup_fdre_C_R)       -0.691    44.939    bd_top_i/axi_ethernetlite_0/U0/IOFFS_GEN[0].RX_FF_I
  -------------------------------------------------------------------
                         required time                         44.939    
                         arrival time                         -12.786    
  -------------------------------------------------------------------
                         slack                                 32.153    

Slack (MET) :             32.387ns  (required time - arrival time)
  Source:                 bd_top_i/axi_ethernetlite_0/U0/BUS_RST_RX_SYNC_CORE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by MII_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_top_i/axi_ethernetlite_0/U0/IOFFS_GEN[2].RX_FF_I/R
                            (rising edge-triggered cell FDRE clocked by MII_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MII_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MII_rx_clk rise@40.000ns - MII_rx_clk rise@0.000ns)
  Data Path Delay:        6.836ns  (logic 0.433ns (6.334%)  route 6.403ns (93.666%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns = ( 45.450 - 40.000 ) 
    Source Clock Delay      (SCD):    5.714ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MII_rx_clk rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  MII_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    bd_top_i/axi_ethernetlite_0/U0/phy_rx_clk
    AA19                 IBUF (Prop_ibuf_I_O)         1.405     1.405 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.RX_IBUF_INST/O
                         net (fo=1, routed)           2.602     4.007    bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.RX_IBUF_INST_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.088 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=64, routed)          1.626     5.714    bd_top_i/axi_ethernetlite_0/U0/BUS_RST_RX_SYNC_CORE_I/wr_clk
    SLICE_X8Y74          FDRE                                         r  bd_top_i/axi_ethernetlite_0/U0/BUS_RST_RX_SYNC_CORE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y74          FDRE (Prop_fdre_C_Q)         0.433     6.147 r  bd_top_i/axi_ethernetlite_0/U0/BUS_RST_RX_SYNC_CORE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=6, routed)           6.403    12.550    bd_top_i/axi_ethernetlite_0/U0/bus_rst_rx_sync_core
    ILOGIC_X1Y93         FDRE                                         r  bd_top_i/axi_ethernetlite_0/U0/IOFFS_GEN[2].RX_FF_I/R
  -------------------------------------------------------------------    -------------------

                         (clock MII_rx_clk rise edge)
                                                     40.000    40.000 r  
    AA19                                              0.000    40.000 r  MII_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    bd_top_i/axi_ethernetlite_0/U0/phy_rx_clk
    AA19                 IBUF (Prop_ibuf_I_O)         1.339    41.339 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.RX_IBUF_INST/O
                         net (fo=1, routed)           2.471    43.810    bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.RX_IBUF_INST_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    43.887 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=64, routed)          1.563    45.450    bd_top_i/axi_ethernetlite_0/U0/phy_rx_clk_core
    ILOGIC_X1Y93         FDRE                                         r  bd_top_i/axi_ethernetlite_0/U0/IOFFS_GEN[2].RX_FF_I/C
                         clock pessimism              0.214    45.664    
                         clock uncertainty           -0.035    45.628    
    ILOGIC_X1Y93         FDRE (Setup_fdre_C_R)       -0.691    44.937    bd_top_i/axi_ethernetlite_0/U0/IOFFS_GEN[2].RX_FF_I
  -------------------------------------------------------------------
                         required time                         44.937    
                         arrival time                         -12.550    
  -------------------------------------------------------------------
                         slack                                 32.387    

Slack (MET) :             32.501ns  (required time - arrival time)
  Source:                 bd_top_i/axi_ethernetlite_0/U0/BUS_RST_RX_SYNC_CORE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by MII_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_top_i/axi_ethernetlite_0/U0/IOFFS_GEN[3].RX_FF_I/R
                            (rising edge-triggered cell FDRE clocked by MII_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MII_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MII_rx_clk rise@40.000ns - MII_rx_clk rise@0.000ns)
  Data Path Delay:        6.723ns  (logic 0.433ns (6.441%)  route 6.290ns (93.559%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns = ( 45.450 - 40.000 ) 
    Source Clock Delay      (SCD):    5.714ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MII_rx_clk rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  MII_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    bd_top_i/axi_ethernetlite_0/U0/phy_rx_clk
    AA19                 IBUF (Prop_ibuf_I_O)         1.405     1.405 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.RX_IBUF_INST/O
                         net (fo=1, routed)           2.602     4.007    bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.RX_IBUF_INST_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.088 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=64, routed)          1.626     5.714    bd_top_i/axi_ethernetlite_0/U0/BUS_RST_RX_SYNC_CORE_I/wr_clk
    SLICE_X8Y74          FDRE                                         r  bd_top_i/axi_ethernetlite_0/U0/BUS_RST_RX_SYNC_CORE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y74          FDRE (Prop_fdre_C_Q)         0.433     6.147 r  bd_top_i/axi_ethernetlite_0/U0/BUS_RST_RX_SYNC_CORE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=6, routed)           6.290    12.437    bd_top_i/axi_ethernetlite_0/U0/bus_rst_rx_sync_core
    ILOGIC_X1Y94         FDRE                                         r  bd_top_i/axi_ethernetlite_0/U0/IOFFS_GEN[3].RX_FF_I/R
  -------------------------------------------------------------------    -------------------

                         (clock MII_rx_clk rise edge)
                                                     40.000    40.000 r  
    AA19                                              0.000    40.000 r  MII_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    bd_top_i/axi_ethernetlite_0/U0/phy_rx_clk
    AA19                 IBUF (Prop_ibuf_I_O)         1.339    41.339 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.RX_IBUF_INST/O
                         net (fo=1, routed)           2.471    43.810    bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.RX_IBUF_INST_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    43.887 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=64, routed)          1.563    45.450    bd_top_i/axi_ethernetlite_0/U0/phy_rx_clk_core
    ILOGIC_X1Y94         FDRE                                         r  bd_top_i/axi_ethernetlite_0/U0/IOFFS_GEN[3].RX_FF_I/C
                         clock pessimism              0.214    45.664    
                         clock uncertainty           -0.035    45.628    
    ILOGIC_X1Y94         FDRE (Setup_fdre_C_R)       -0.691    44.937    bd_top_i/axi_ethernetlite_0/U0/IOFFS_GEN[3].RX_FF_I
  -------------------------------------------------------------------
                         required time                         44.937    
                         arrival time                         -12.437    
  -------------------------------------------------------------------
                         slack                                 32.501    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MII_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by MII_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MII_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MII_rx_clk rise@0.000ns - MII_rx_clk rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.503%)  route 0.199ns (58.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.601ns
    Source Clock Delay      (SCD):    2.052ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MII_rx_clk rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  MII_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    bd_top_i/axi_ethernetlite_0/U0/phy_rx_clk
    AA19                 IBUF (Prop_ibuf_I_O)         0.242     0.242 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.RX_IBUF_INST/O
                         net (fo=1, routed)           1.074     1.316    bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.RX_IBUF_INST_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.342 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=64, routed)          0.710     2.052    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X4Y72          FDRE                                         r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y72          FDRE (Prop_fdre_C_Q)         0.141     2.193 r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=11, routed)          0.199     2.392    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/ADDRD3
    SLICE_X6Y73          RAMD32                                       r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock MII_rx_clk rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  MII_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    bd_top_i/axi_ethernetlite_0/U0/phy_rx_clk
    AA19                 IBUF (Prop_ibuf_I_O)         0.430     0.430 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.RX_IBUF_INST/O
                         net (fo=1, routed)           1.160     1.590    bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.RX_IBUF_INST_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.619 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=64, routed)          0.983     2.602    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X6Y73          RAMD32                                       r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.538     2.063    
    SLICE_X6Y73          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.303    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.303    
                         arrival time                           2.392    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MII_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by MII_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MII_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MII_rx_clk rise@0.000ns - MII_rx_clk rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.503%)  route 0.199ns (58.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.601ns
    Source Clock Delay      (SCD):    2.052ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MII_rx_clk rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  MII_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    bd_top_i/axi_ethernetlite_0/U0/phy_rx_clk
    AA19                 IBUF (Prop_ibuf_I_O)         0.242     0.242 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.RX_IBUF_INST/O
                         net (fo=1, routed)           1.074     1.316    bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.RX_IBUF_INST_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.342 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=64, routed)          0.710     2.052    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X4Y72          FDRE                                         r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y72          FDRE (Prop_fdre_C_Q)         0.141     2.193 r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=11, routed)          0.199     2.392    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/ADDRD3
    SLICE_X6Y73          RAMD32                                       r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock MII_rx_clk rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  MII_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    bd_top_i/axi_ethernetlite_0/U0/phy_rx_clk
    AA19                 IBUF (Prop_ibuf_I_O)         0.430     0.430 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.RX_IBUF_INST/O
                         net (fo=1, routed)           1.160     1.590    bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.RX_IBUF_INST_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.619 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=64, routed)          0.983     2.602    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X6Y73          RAMD32                                       r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.538     2.063    
    SLICE_X6Y73          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.303    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.303    
                         arrival time                           2.392    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MII_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by MII_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MII_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MII_rx_clk rise@0.000ns - MII_rx_clk rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.503%)  route 0.199ns (58.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.601ns
    Source Clock Delay      (SCD):    2.052ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MII_rx_clk rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  MII_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    bd_top_i/axi_ethernetlite_0/U0/phy_rx_clk
    AA19                 IBUF (Prop_ibuf_I_O)         0.242     0.242 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.RX_IBUF_INST/O
                         net (fo=1, routed)           1.074     1.316    bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.RX_IBUF_INST_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.342 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=64, routed)          0.710     2.052    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X4Y72          FDRE                                         r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y72          FDRE (Prop_fdre_C_Q)         0.141     2.193 r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=11, routed)          0.199     2.392    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/ADDRD3
    SLICE_X6Y73          RAMD32                                       r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock MII_rx_clk rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  MII_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    bd_top_i/axi_ethernetlite_0/U0/phy_rx_clk
    AA19                 IBUF (Prop_ibuf_I_O)         0.430     0.430 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.RX_IBUF_INST/O
                         net (fo=1, routed)           1.160     1.590    bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.RX_IBUF_INST_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.619 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=64, routed)          0.983     2.602    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X6Y73          RAMD32                                       r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.538     2.063    
    SLICE_X6Y73          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.303    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -2.303    
                         arrival time                           2.392    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MII_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by MII_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MII_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MII_rx_clk rise@0.000ns - MII_rx_clk rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.503%)  route 0.199ns (58.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.601ns
    Source Clock Delay      (SCD):    2.052ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MII_rx_clk rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  MII_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    bd_top_i/axi_ethernetlite_0/U0/phy_rx_clk
    AA19                 IBUF (Prop_ibuf_I_O)         0.242     0.242 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.RX_IBUF_INST/O
                         net (fo=1, routed)           1.074     1.316    bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.RX_IBUF_INST_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.342 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=64, routed)          0.710     2.052    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X4Y72          FDRE                                         r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y72          FDRE (Prop_fdre_C_Q)         0.141     2.193 r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=11, routed)          0.199     2.392    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/ADDRD3
    SLICE_X6Y73          RAMD32                                       r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock MII_rx_clk rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  MII_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    bd_top_i/axi_ethernetlite_0/U0/phy_rx_clk
    AA19                 IBUF (Prop_ibuf_I_O)         0.430     0.430 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.RX_IBUF_INST/O
                         net (fo=1, routed)           1.160     1.590    bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.RX_IBUF_INST_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.619 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=64, routed)          0.983     2.602    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X6Y73          RAMD32                                       r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.538     2.063    
    SLICE_X6Y73          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.303    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.303    
                         arrival time                           2.392    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MII_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by MII_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MII_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MII_rx_clk rise@0.000ns - MII_rx_clk rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.503%)  route 0.199ns (58.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.601ns
    Source Clock Delay      (SCD):    2.052ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MII_rx_clk rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  MII_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    bd_top_i/axi_ethernetlite_0/U0/phy_rx_clk
    AA19                 IBUF (Prop_ibuf_I_O)         0.242     0.242 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.RX_IBUF_INST/O
                         net (fo=1, routed)           1.074     1.316    bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.RX_IBUF_INST_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.342 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=64, routed)          0.710     2.052    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X4Y72          FDRE                                         r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y72          FDRE (Prop_fdre_C_Q)         0.141     2.193 r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=11, routed)          0.199     2.392    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/ADDRD3
    SLICE_X6Y73          RAMD32                                       r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock MII_rx_clk rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  MII_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    bd_top_i/axi_ethernetlite_0/U0/phy_rx_clk
    AA19                 IBUF (Prop_ibuf_I_O)         0.430     0.430 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.RX_IBUF_INST/O
                         net (fo=1, routed)           1.160     1.590    bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.RX_IBUF_INST_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.619 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=64, routed)          0.983     2.602    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X6Y73          RAMD32                                       r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.538     2.063    
    SLICE_X6Y73          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.303    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -2.303    
                         arrival time                           2.392    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MII_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by MII_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MII_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MII_rx_clk rise@0.000ns - MII_rx_clk rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.503%)  route 0.199ns (58.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.601ns
    Source Clock Delay      (SCD):    2.052ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MII_rx_clk rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  MII_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    bd_top_i/axi_ethernetlite_0/U0/phy_rx_clk
    AA19                 IBUF (Prop_ibuf_I_O)         0.242     0.242 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.RX_IBUF_INST/O
                         net (fo=1, routed)           1.074     1.316    bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.RX_IBUF_INST_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.342 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=64, routed)          0.710     2.052    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X4Y72          FDRE                                         r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y72          FDRE (Prop_fdre_C_Q)         0.141     2.193 r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=11, routed)          0.199     2.392    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/ADDRD3
    SLICE_X6Y73          RAMD32                                       r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock MII_rx_clk rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  MII_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    bd_top_i/axi_ethernetlite_0/U0/phy_rx_clk
    AA19                 IBUF (Prop_ibuf_I_O)         0.430     0.430 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.RX_IBUF_INST/O
                         net (fo=1, routed)           1.160     1.590    bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.RX_IBUF_INST_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.619 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=64, routed)          0.983     2.602    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X6Y73          RAMD32                                       r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.538     2.063    
    SLICE_X6Y73          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.303    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.303    
                         arrival time                           2.392    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MII_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by MII_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MII_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MII_rx_clk rise@0.000ns - MII_rx_clk rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.503%)  route 0.199ns (58.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.601ns
    Source Clock Delay      (SCD):    2.052ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MII_rx_clk rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  MII_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    bd_top_i/axi_ethernetlite_0/U0/phy_rx_clk
    AA19                 IBUF (Prop_ibuf_I_O)         0.242     0.242 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.RX_IBUF_INST/O
                         net (fo=1, routed)           1.074     1.316    bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.RX_IBUF_INST_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.342 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=64, routed)          0.710     2.052    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X4Y72          FDRE                                         r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y72          FDRE (Prop_fdre_C_Q)         0.141     2.193 r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=11, routed)          0.199     2.392    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/ADDRD3
    SLICE_X6Y73          RAMS32                                       r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock MII_rx_clk rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  MII_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    bd_top_i/axi_ethernetlite_0/U0/phy_rx_clk
    AA19                 IBUF (Prop_ibuf_I_O)         0.430     0.430 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.RX_IBUF_INST/O
                         net (fo=1, routed)           1.160     1.590    bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.RX_IBUF_INST_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.619 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=64, routed)          0.983     2.602    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X6Y73          RAMS32                                       r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.538     2.063    
    SLICE_X6Y73          RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     2.303    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -2.303    
                         arrival time                           2.392    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MII_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/ADR3
                            (rising edge-triggered cell RAMS32 clocked by MII_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MII_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MII_rx_clk rise@0.000ns - MII_rx_clk rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.503%)  route 0.199ns (58.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.601ns
    Source Clock Delay      (SCD):    2.052ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MII_rx_clk rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  MII_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    bd_top_i/axi_ethernetlite_0/U0/phy_rx_clk
    AA19                 IBUF (Prop_ibuf_I_O)         0.242     0.242 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.RX_IBUF_INST/O
                         net (fo=1, routed)           1.074     1.316    bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.RX_IBUF_INST_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.342 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=64, routed)          0.710     2.052    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X4Y72          FDRE                                         r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y72          FDRE (Prop_fdre_C_Q)         0.141     2.193 r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=11, routed)          0.199     2.392    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/ADDRD3
    SLICE_X6Y73          RAMS32                                       r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock MII_rx_clk rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  MII_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    bd_top_i/axi_ethernetlite_0/U0/phy_rx_clk
    AA19                 IBUF (Prop_ibuf_I_O)         0.430     0.430 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.RX_IBUF_INST/O
                         net (fo=1, routed)           1.160     1.590    bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.RX_IBUF_INST_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.619 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=64, routed)          0.983     2.602    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X6Y73          RAMS32                                       r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism             -0.538     2.063    
    SLICE_X6Y73          RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     2.303    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.303    
                         arrival time                           2.392    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by MII_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by MII_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MII_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MII_rx_clk rise@0.000ns - MII_rx_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.141ns (71.201%)  route 0.057ns (28.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.601ns
    Source Clock Delay      (SCD):    2.050ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MII_rx_clk rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  MII_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    bd_top_i/axi_ethernetlite_0/U0/phy_rx_clk
    AA19                 IBUF (Prop_ibuf_I_O)         0.242     0.242 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.RX_IBUF_INST/O
                         net (fo=1, routed)           1.074     1.316    bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.RX_IBUF_INST_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.342 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=64, routed)          0.708     2.050    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X4Y73          FDRE                                         r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDRE (Prop_fdre_C_Q)         0.141     2.191 r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.057     2.248    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X4Y73          FDRE                                         r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MII_rx_clk rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  MII_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    bd_top_i/axi_ethernetlite_0/U0/phy_rx_clk
    AA19                 IBUF (Prop_ibuf_I_O)         0.430     0.430 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.RX_IBUF_INST/O
                         net (fo=1, routed)           1.160     1.590    bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.RX_IBUF_INST_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.619 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=64, routed)          0.983     2.602    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X4Y73          FDRE                                         r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.551     2.050    
    SLICE_X4Y73          FDRE (Hold_fdre_C_D)         0.071     2.121    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -2.121    
                         arrival time                           2.248    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MII_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by MII_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MII_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MII_rx_clk rise@0.000ns - MII_rx_clk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (71.111%)  route 0.076ns (28.889%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.602ns
    Source Clock Delay      (SCD):    2.052ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MII_rx_clk rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  MII_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    bd_top_i/axi_ethernetlite_0/U0/phy_rx_clk
    AA19                 IBUF (Prop_ibuf_I_O)         0.242     0.242 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.RX_IBUF_INST/O
                         net (fo=1, routed)           1.074     1.316    bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.RX_IBUF_INST_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.342 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=64, routed)          0.710     2.052    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/wr_clk
    SLICE_X3Y75          FDRE                                         r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.141     2.193 r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[0]/Q
                         net (fo=5, routed)           0.076     2.269    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/Q[0]
    SLICE_X2Y75          LUT2 (Prop_lut2_I0_O)        0.045     2.314 r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i[1]_i_1/O
                         net (fo=1, routed)           0.000     2.314    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i[1]_i_1_n_0
    SLICE_X2Y75          FDSE                                         r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MII_rx_clk rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  MII_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    bd_top_i/axi_ethernetlite_0/U0/phy_rx_clk
    AA19                 IBUF (Prop_ibuf_I_O)         0.430     0.430 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.RX_IBUF_INST/O
                         net (fo=1, routed)           1.160     1.590    bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.RX_IBUF_INST_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.619 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=64, routed)          0.984     2.602    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/wr_clk
    SLICE_X2Y75          FDSE                                         r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[1]/C
                         clock pessimism             -0.537     2.065    
    SLICE_X2Y75          FDSE (Hold_fdse_C_D)         0.121     2.186    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.186    
                         arrival time                           2.314    
  -------------------------------------------------------------------
                         slack                                  0.128    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MII_rx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { MII_rx_clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.592         40.000      38.408     BUFGCTRL_X0Y0  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/I
Min Period        n/a     FDRE/C      n/a            1.474         40.000      38.526     ILOGIC_X0Y32   bd_top_i/axi_ethernetlite_0/U0/IOFFS_GEN2.DVD_FF/C
Min Period        n/a     FDRE/C      n/a            1.474         40.000      38.526     ILOGIC_X0Y0    bd_top_i/axi_ethernetlite_0/U0/IOFFS_GEN2.RER_FF/C
Min Period        n/a     FDRE/C      n/a            1.474         40.000      38.526     ILOGIC_X1Y98   bd_top_i/axi_ethernetlite_0/U0/IOFFS_GEN[0].RX_FF_I/C
Min Period        n/a     FDRE/C      n/a            1.474         40.000      38.526     ILOGIC_X1Y99   bd_top_i/axi_ethernetlite_0/U0/IOFFS_GEN[1].RX_FF_I/C
Min Period        n/a     FDRE/C      n/a            1.474         40.000      38.526     ILOGIC_X1Y93   bd_top_i/axi_ethernetlite_0/U0/IOFFS_GEN[2].RX_FF_I/C
Min Period        n/a     FDRE/C      n/a            1.474         40.000      38.526     ILOGIC_X1Y94   bd_top_i/axi_ethernetlite_0/U0/IOFFS_GEN[3].RX_FF_I/C
Min Period        n/a     FDRE/C      n/a            1.000         40.000      39.000     SLICE_X8Y74    bd_top_i/axi_ethernetlite_0/U0/BUS_RST_RX_SYNC_CORE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C      n/a            1.000         40.000      39.000     SLICE_X8Y74    bd_top_i/axi_ethernetlite_0/U0/BUS_RST_RX_SYNC_CORE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C      n/a            1.000         40.000      39.000     SLICE_X8Y74    bd_top_i/axi_ethernetlite_0/U0/BUS_RST_RX_SYNC_CORE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         20.000      18.870     SLICE_X6Y73    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         20.000      18.870     SLICE_X6Y73    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         20.000      18.870     SLICE_X6Y73    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         20.000      18.870     SLICE_X6Y73    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         20.000      18.870     SLICE_X6Y73    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         20.000      18.870     SLICE_X6Y73    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.130         20.000      18.870     SLICE_X6Y73    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.130         20.000      18.870     SLICE_X6Y73    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         20.000      18.870     SLICE_X6Y73    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         20.000      18.870     SLICE_X6Y73    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         20.000      18.870     SLICE_X6Y73    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         20.000      18.870     SLICE_X6Y73    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         20.000      18.870     SLICE_X6Y73    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         20.000      18.870     SLICE_X6Y73    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         20.000      18.870     SLICE_X6Y73    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         20.000      18.870     SLICE_X6Y73    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.130         20.000      18.870     SLICE_X6Y73    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.130         20.000      18.870     SLICE_X6Y73    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         20.000      18.870     SLICE_X6Y73    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         20.000      18.870     SLICE_X6Y73    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  MII_tx_clk
  To Clock:  MII_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack       18.259ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.259ns  (required time - arrival time)
  Source:                 bd_top_i/axi_ethernetlite_0/U0/IOFFS_GEN[0].TX_FF_I/C
                            (rising edge-triggered cell FDRE clocked by MII_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MII_txd[0]
                            (output port clocked by MII_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MII_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            40.000ns  (MII_tx_clk rise@40.000ns - MII_tx_clk rise@0.000ns)
  Data Path Delay:        3.725ns  (logic 3.724ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           12.000ns
  Clock Path Skew:        -5.980ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 40.000 - 40.000 ) 
    Source Clock Delay      (SCD):    5.980ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MII_tx_clk rise edge)
                                                      0.000     0.000 r  
    AB21                                              0.000     0.000 r  MII_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    bd_top_i/axi_ethernetlite_0/U0/phy_tx_clk
    AB21                 IBUF (Prop_ibuf_I_O)         1.421     1.421 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.TX_IBUF_INST/O
                         net (fo=1, routed)           2.602     4.023    bd_top_i/axi_ethernetlite_0/U0/o
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.104 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=60, routed)          1.876     5.980    bd_top_i/axi_ethernetlite_0/U0/phy_tx_clk_core
    OLOGIC_X0Y17         FDRE                                         r  bd_top_i/axi_ethernetlite_0/U0/IOFFS_GEN[0].TX_FF_I/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y17         FDRE (Prop_fdre_C_Q)         0.418     6.398 r  bd_top_i/axi_ethernetlite_0/U0/IOFFS_GEN[0].TX_FF_I/Q
                         net (fo=1, routed)           0.001     6.399    MII_txd_OBUF[0]
    AF18                 OBUF (Prop_obuf_I_O)         3.306     9.705 r  MII_txd_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.705    MII_txd[0]
    AF18                                                              r  MII_txd[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock MII_tx_clk rise edge)
                                                     40.000    40.000 r  
                         clock pessimism              0.000    40.000    
                         clock uncertainty           -0.035    39.965    
                         output delay               -12.000    27.965    
  -------------------------------------------------------------------
                         required time                         27.965    
                         arrival time                          -9.705    
  -------------------------------------------------------------------
                         slack                                 18.259    

Slack (MET) :             18.264ns  (required time - arrival time)
  Source:                 bd_top_i/axi_ethernetlite_0/U0/IOFFS_GEN[1].TX_FF_I/C
                            (rising edge-triggered cell FDRE clocked by MII_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MII_txd[1]
                            (output port clocked by MII_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MII_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            40.000ns  (MII_tx_clk rise@40.000ns - MII_tx_clk rise@0.000ns)
  Data Path Delay:        3.721ns  (logic 3.720ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           12.000ns
  Clock Path Skew:        -5.980ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 40.000 - 40.000 ) 
    Source Clock Delay      (SCD):    5.980ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MII_tx_clk rise edge)
                                                      0.000     0.000 r  
    AB21                                              0.000     0.000 r  MII_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    bd_top_i/axi_ethernetlite_0/U0/phy_tx_clk
    AB21                 IBUF (Prop_ibuf_I_O)         1.421     1.421 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.TX_IBUF_INST/O
                         net (fo=1, routed)           2.602     4.023    bd_top_i/axi_ethernetlite_0/U0/o
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.104 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=60, routed)          1.876     5.980    bd_top_i/axi_ethernetlite_0/U0/phy_tx_clk_core
    OLOGIC_X0Y18         FDRE                                         r  bd_top_i/axi_ethernetlite_0/U0/IOFFS_GEN[1].TX_FF_I/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         FDRE (Prop_fdre_C_Q)         0.418     6.398 r  bd_top_i/axi_ethernetlite_0/U0/IOFFS_GEN[1].TX_FF_I/Q
                         net (fo=1, routed)           0.001     6.399    MII_txd_OBUF[1]
    AE18                 OBUF (Prop_obuf_I_O)         3.302     9.701 r  MII_txd_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.701    MII_txd[1]
    AE18                                                              r  MII_txd[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock MII_tx_clk rise edge)
                                                     40.000    40.000 r  
                         clock pessimism              0.000    40.000    
                         clock uncertainty           -0.035    39.965    
                         output delay               -12.000    27.965    
  -------------------------------------------------------------------
                         required time                         27.965    
                         arrival time                          -9.701    
  -------------------------------------------------------------------
                         slack                                 18.264    

Slack (MET) :             18.283ns  (required time - arrival time)
  Source:                 bd_top_i/axi_ethernetlite_0/U0/IOFFS_GEN2.TEN_FF/C
                            (rising edge-triggered cell FDRE clocked by MII_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MII_tx_en
                            (output port clocked by MII_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MII_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            40.000ns  (MII_tx_clk rise@40.000ns - MII_tx_clk rise@0.000ns)
  Data Path Delay:        3.692ns  (logic 3.691ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           12.000ns
  Clock Path Skew:        -5.990ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 40.000 - 40.000 ) 
    Source Clock Delay      (SCD):    5.990ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MII_tx_clk rise edge)
                                                      0.000     0.000 r  
    AB21                                              0.000     0.000 r  MII_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    bd_top_i/axi_ethernetlite_0/U0/phy_tx_clk
    AB21                 IBUF (Prop_ibuf_I_O)         1.421     1.421 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.TX_IBUF_INST/O
                         net (fo=1, routed)           2.602     4.023    bd_top_i/axi_ethernetlite_0/U0/o
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.104 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=60, routed)          1.886     5.990    bd_top_i/axi_ethernetlite_0/U0/phy_tx_clk_core
    OLOGIC_X0Y3          FDRE                                         r  bd_top_i/axi_ethernetlite_0/U0/IOFFS_GEN2.TEN_FF/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y3          FDRE (Prop_fdre_C_Q)         0.418     6.408 r  bd_top_i/axi_ethernetlite_0/U0/IOFFS_GEN2.TEN_FF/Q
                         net (fo=1, routed)           0.001     6.409    MII_tx_en_OBUF
    AA15                 OBUF (Prop_obuf_I_O)         3.273     9.682 r  MII_tx_en_OBUF_inst/O
                         net (fo=0)                   0.000     9.682    MII_tx_en
    AA15                                                              r  MII_tx_en (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock MII_tx_clk rise edge)
                                                     40.000    40.000 r  
                         clock pessimism              0.000    40.000    
                         clock uncertainty           -0.035    39.965    
                         output delay               -12.000    27.965    
  -------------------------------------------------------------------
                         required time                         27.965    
                         arrival time                          -9.682    
  -------------------------------------------------------------------
                         slack                                 18.283    

Slack (MET) :             18.285ns  (required time - arrival time)
  Source:                 bd_top_i/axi_ethernetlite_0/U0/IOFFS_GEN[3].TX_FF_I/C
                            (rising edge-triggered cell FDRE clocked by MII_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MII_txd[3]
                            (output port clocked by MII_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MII_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            40.000ns  (MII_tx_clk rise@40.000ns - MII_tx_clk rise@0.000ns)
  Data Path Delay:        3.690ns  (logic 3.689ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           12.000ns
  Clock Path Skew:        -5.990ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 40.000 - 40.000 ) 
    Source Clock Delay      (SCD):    5.990ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MII_tx_clk rise edge)
                                                      0.000     0.000 r  
    AB21                                              0.000     0.000 r  MII_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    bd_top_i/axi_ethernetlite_0/U0/phy_tx_clk
    AB21                 IBUF (Prop_ibuf_I_O)         1.421     1.421 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.TX_IBUF_INST/O
                         net (fo=1, routed)           2.602     4.023    bd_top_i/axi_ethernetlite_0/U0/o
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.104 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=60, routed)          1.886     5.990    bd_top_i/axi_ethernetlite_0/U0/phy_tx_clk_core
    OLOGIC_X0Y2          FDRE                                         r  bd_top_i/axi_ethernetlite_0/U0/IOFFS_GEN[3].TX_FF_I/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y2          FDRE (Prop_fdre_C_Q)         0.418     6.408 r  bd_top_i/axi_ethernetlite_0/U0/IOFFS_GEN[3].TX_FF_I/Q
                         net (fo=1, routed)           0.001     6.409    MII_txd_OBUF[3]
    W14                  OBUF (Prop_obuf_I_O)         3.271     9.680 r  MII_txd_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.680    MII_txd[3]
    W14                                                               r  MII_txd[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock MII_tx_clk rise edge)
                                                     40.000    40.000 r  
                         clock pessimism              0.000    40.000    
                         clock uncertainty           -0.035    39.965    
                         output delay               -12.000    27.965    
  -------------------------------------------------------------------
                         required time                         27.965    
                         arrival time                          -9.680    
  -------------------------------------------------------------------
                         slack                                 18.285    

Slack (MET) :             18.285ns  (required time - arrival time)
  Source:                 bd_top_i/axi_ethernetlite_0/U0/IOFFS_GEN[2].TX_FF_I/C
                            (rising edge-triggered cell FDRE clocked by MII_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MII_txd[2]
                            (output port clocked by MII_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MII_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            40.000ns  (MII_tx_clk rise@40.000ns - MII_tx_clk rise@0.000ns)
  Data Path Delay:        3.689ns  (logic 3.688ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           12.000ns
  Clock Path Skew:        -5.990ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 40.000 - 40.000 ) 
    Source Clock Delay      (SCD):    5.990ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MII_tx_clk rise edge)
                                                      0.000     0.000 r  
    AB21                                              0.000     0.000 r  MII_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    bd_top_i/axi_ethernetlite_0/U0/phy_tx_clk
    AB21                 IBUF (Prop_ibuf_I_O)         1.421     1.421 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.TX_IBUF_INST/O
                         net (fo=1, routed)           2.602     4.023    bd_top_i/axi_ethernetlite_0/U0/o
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.104 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=60, routed)          1.886     5.990    bd_top_i/axi_ethernetlite_0/U0/phy_tx_clk_core
    OLOGIC_X0Y1          FDRE                                         r  bd_top_i/axi_ethernetlite_0/U0/IOFFS_GEN[2].TX_FF_I/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y1          FDRE (Prop_fdre_C_Q)         0.418     6.408 r  bd_top_i/axi_ethernetlite_0/U0/IOFFS_GEN[2].TX_FF_I/Q
                         net (fo=1, routed)           0.001     6.409    MII_txd_OBUF[2]
    W15                  OBUF (Prop_obuf_I_O)         3.270     9.679 r  MII_txd_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.679    MII_txd[2]
    W15                                                               r  MII_txd[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock MII_tx_clk rise edge)
                                                     40.000    40.000 r  
                         clock pessimism              0.000    40.000    
                         clock uncertainty           -0.035    39.965    
                         output delay               -12.000    27.965    
  -------------------------------------------------------------------
                         required time                         27.965    
                         arrival time                          -9.679    
  -------------------------------------------------------------------
                         slack                                 18.285    

Slack (MET) :             37.037ns  (required time - arrival time)
  Source:                 bd_top_i/axi_ethernetlite_0/U0/CDC_PHY_TX_DATA_OUT/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by MII_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_top_i/axi_ethernetlite_0/U0/IOFFS_GEN[2].TX_FF_I/D
                            (rising edge-triggered cell FDRE clocked by MII_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MII_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MII_tx_clk rise@40.000ns - MII_tx_clk rise@0.000ns)
  Data Path Delay:        2.161ns  (logic 0.379ns (17.538%)  route 1.782ns (82.462%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.633ns = ( 45.633 - 40.000 ) 
    Source Clock Delay      (SCD):    5.973ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MII_tx_clk rise edge)
                                                      0.000     0.000 r  
    AB21                                              0.000     0.000 r  MII_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    bd_top_i/axi_ethernetlite_0/U0/phy_tx_clk
    AB21                 IBUF (Prop_ibuf_I_O)         1.421     1.421 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.TX_IBUF_INST/O
                         net (fo=1, routed)           2.602     4.023    bd_top_i/axi_ethernetlite_0/U0/o
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.104 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=60, routed)          1.869     5.973    bd_top_i/axi_ethernetlite_0/U0/CDC_PHY_TX_DATA_OUT/phy_tx_clk_core
    SLICE_X0Y44          FDRE                                         r  bd_top_i/axi_ethernetlite_0/U0/CDC_PHY_TX_DATA_OUT/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.379     6.352 r  bd_top_i/axi_ethernetlite_0/U0/CDC_PHY_TX_DATA_OUT/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           1.782     8.134    bd_top_i/axi_ethernetlite_0/U0/phy_tx_data_i_cdc[2]
    OLOGIC_X0Y1          FDRE                                         r  bd_top_i/axi_ethernetlite_0/U0/IOFFS_GEN[2].TX_FF_I/D
  -------------------------------------------------------------------    -------------------

                         (clock MII_tx_clk rise edge)
                                                     40.000    40.000 r  
    AB21                                              0.000    40.000 r  MII_tx_clk (IN)
                         net (fo=0)                   0.000    40.000    bd_top_i/axi_ethernetlite_0/U0/phy_tx_clk
    AB21                 IBUF (Prop_ibuf_I_O)         1.355    41.355 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.TX_IBUF_INST/O
                         net (fo=1, routed)           2.471    43.826    bd_top_i/axi_ethernetlite_0/U0/o
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    43.903 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=60, routed)          1.730    45.633    bd_top_i/axi_ethernetlite_0/U0/phy_tx_clk_core
    OLOGIC_X0Y1          FDRE                                         r  bd_top_i/axi_ethernetlite_0/U0/IOFFS_GEN[2].TX_FF_I/C
                         clock pessimism              0.281    45.914    
                         clock uncertainty           -0.035    45.879    
    OLOGIC_X0Y1          FDRE (Setup_fdre_C_D)       -0.707    45.172    bd_top_i/axi_ethernetlite_0/U0/IOFFS_GEN[2].TX_FF_I
  -------------------------------------------------------------------
                         required time                         45.172    
                         arrival time                          -8.134    
  -------------------------------------------------------------------
                         slack                                 37.037    

Slack (MET) :             37.254ns  (required time - arrival time)
  Source:                 bd_top_i/axi_ethernetlite_0/U0/CDC_PHY_TX_EN_O/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                            (rising edge-triggered cell FDRE clocked by MII_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_top_i/axi_ethernetlite_0/U0/IOFFS_GEN2.TEN_FF/D
                            (rising edge-triggered cell FDRE clocked by MII_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MII_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MII_tx_clk rise@40.000ns - MII_tx_clk rise@0.000ns)
  Data Path Delay:        1.809ns  (logic 0.348ns (19.236%)  route 1.461ns (80.764%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.633ns = ( 45.633 - 40.000 ) 
    Source Clock Delay      (SCD):    5.971ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MII_tx_clk rise edge)
                                                      0.000     0.000 r  
    AB21                                              0.000     0.000 r  MII_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    bd_top_i/axi_ethernetlite_0/U0/phy_tx_clk
    AB21                 IBUF (Prop_ibuf_I_O)         1.421     1.421 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.TX_IBUF_INST/O
                         net (fo=1, routed)           2.602     4.023    bd_top_i/axi_ethernetlite_0/U0/o
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.104 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=60, routed)          1.867     5.971    bd_top_i/axi_ethernetlite_0/U0/CDC_PHY_TX_EN_O/phy_tx_clk_core
    SLICE_X0Y40          FDRE                                         r  bd_top_i/axi_ethernetlite_0/U0/CDC_PHY_TX_EN_O/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.348     6.319 r  bd_top_i/axi_ethernetlite_0/U0/CDC_PHY_TX_EN_O/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/Q
                         net (fo=1, routed)           1.461     7.781    bd_top_i/axi_ethernetlite_0/U0/phy_tx_en_i_cdc
    OLOGIC_X0Y3          FDRE                                         r  bd_top_i/axi_ethernetlite_0/U0/IOFFS_GEN2.TEN_FF/D
  -------------------------------------------------------------------    -------------------

                         (clock MII_tx_clk rise edge)
                                                     40.000    40.000 r  
    AB21                                              0.000    40.000 r  MII_tx_clk (IN)
                         net (fo=0)                   0.000    40.000    bd_top_i/axi_ethernetlite_0/U0/phy_tx_clk
    AB21                 IBUF (Prop_ibuf_I_O)         1.355    41.355 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.TX_IBUF_INST/O
                         net (fo=1, routed)           2.471    43.826    bd_top_i/axi_ethernetlite_0/U0/o
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    43.903 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=60, routed)          1.730    45.633    bd_top_i/axi_ethernetlite_0/U0/phy_tx_clk_core
    OLOGIC_X0Y3          FDRE                                         r  bd_top_i/axi_ethernetlite_0/U0/IOFFS_GEN2.TEN_FF/C
                         clock pessimism              0.281    45.914    
                         clock uncertainty           -0.035    45.879    
    OLOGIC_X0Y3          FDRE (Setup_fdre_C_D)       -0.844    45.035    bd_top_i/axi_ethernetlite_0/U0/IOFFS_GEN2.TEN_FF
  -------------------------------------------------------------------
                         required time                         45.035    
                         arrival time                          -7.781    
  -------------------------------------------------------------------
                         slack                                 37.254    

Slack (MET) :             37.301ns  (required time - arrival time)
  Source:                 bd_top_i/axi_ethernetlite_0/U0/CDC_PHY_TX_DATA_OUT/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by MII_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_top_i/axi_ethernetlite_0/U0/IOFFS_GEN[3].TX_FF_I/D
                            (rising edge-triggered cell FDRE clocked by MII_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MII_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MII_tx_clk rise@40.000ns - MII_tx_clk rise@0.000ns)
  Data Path Delay:        1.899ns  (logic 0.379ns (19.958%)  route 1.520ns (80.042%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.633ns = ( 45.633 - 40.000 ) 
    Source Clock Delay      (SCD):    5.971ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MII_tx_clk rise edge)
                                                      0.000     0.000 r  
    AB21                                              0.000     0.000 r  MII_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    bd_top_i/axi_ethernetlite_0/U0/phy_tx_clk
    AB21                 IBUF (Prop_ibuf_I_O)         1.421     1.421 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.TX_IBUF_INST/O
                         net (fo=1, routed)           2.602     4.023    bd_top_i/axi_ethernetlite_0/U0/o
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.104 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=60, routed)          1.867     5.971    bd_top_i/axi_ethernetlite_0/U0/CDC_PHY_TX_DATA_OUT/phy_tx_clk_core
    SLICE_X0Y40          FDRE                                         r  bd_top_i/axi_ethernetlite_0/U0/CDC_PHY_TX_DATA_OUT/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.379     6.350 r  bd_top_i/axi_ethernetlite_0/U0/CDC_PHY_TX_DATA_OUT/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           1.520     7.870    bd_top_i/axi_ethernetlite_0/U0/phy_tx_data_i_cdc[3]
    OLOGIC_X0Y2          FDRE                                         r  bd_top_i/axi_ethernetlite_0/U0/IOFFS_GEN[3].TX_FF_I/D
  -------------------------------------------------------------------    -------------------

                         (clock MII_tx_clk rise edge)
                                                     40.000    40.000 r  
    AB21                                              0.000    40.000 r  MII_tx_clk (IN)
                         net (fo=0)                   0.000    40.000    bd_top_i/axi_ethernetlite_0/U0/phy_tx_clk
    AB21                 IBUF (Prop_ibuf_I_O)         1.355    41.355 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.TX_IBUF_INST/O
                         net (fo=1, routed)           2.471    43.826    bd_top_i/axi_ethernetlite_0/U0/o
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    43.903 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=60, routed)          1.730    45.633    bd_top_i/axi_ethernetlite_0/U0/phy_tx_clk_core
    OLOGIC_X0Y2          FDRE                                         r  bd_top_i/axi_ethernetlite_0/U0/IOFFS_GEN[3].TX_FF_I/C
                         clock pessimism              0.281    45.914    
                         clock uncertainty           -0.035    45.879    
    OLOGIC_X0Y2          FDRE (Setup_fdre_C_D)       -0.707    45.172    bd_top_i/axi_ethernetlite_0/U0/IOFFS_GEN[3].TX_FF_I
  -------------------------------------------------------------------
                         required time                         45.172    
                         arrival time                          -7.870    
  -------------------------------------------------------------------
                         slack                                 37.301    

Slack (MET) :             37.327ns  (required time - arrival time)
  Source:                 bd_top_i/axi_ethernetlite_0/U0/BUS_RST_TX_SYNC_CORE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by MII_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_top_i/axi_ethernetlite_0/U0/IOFFS_GEN[2].TX_FF_I/R
                            (rising edge-triggered cell FDRE clocked by MII_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MII_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MII_tx_clk rise@40.000ns - MII_tx_clk rise@0.000ns)
  Data Path Delay:        2.148ns  (logic 0.379ns (17.647%)  route 1.769ns (82.353%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.633ns = ( 45.633 - 40.000 ) 
    Source Clock Delay      (SCD):    5.971ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MII_tx_clk rise edge)
                                                      0.000     0.000 r  
    AB21                                              0.000     0.000 r  MII_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    bd_top_i/axi_ethernetlite_0/U0/phy_tx_clk
    AB21                 IBUF (Prop_ibuf_I_O)         1.421     1.421 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.TX_IBUF_INST/O
                         net (fo=1, routed)           2.602     4.023    bd_top_i/axi_ethernetlite_0/U0/o
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.104 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=60, routed)          1.867     5.971    bd_top_i/axi_ethernetlite_0/U0/BUS_RST_TX_SYNC_CORE_I/phy_tx_clk_core
    SLICE_X0Y40          FDRE                                         r  bd_top_i/axi_ethernetlite_0/U0/BUS_RST_TX_SYNC_CORE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.379     6.350 r  bd_top_i/axi_ethernetlite_0/U0/BUS_RST_TX_SYNC_CORE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=5, routed)           1.769     8.119    bd_top_i/axi_ethernetlite_0/U0/bus_rst_tx_sync_core
    OLOGIC_X0Y1          FDRE                                         r  bd_top_i/axi_ethernetlite_0/U0/IOFFS_GEN[2].TX_FF_I/R
  -------------------------------------------------------------------    -------------------

                         (clock MII_tx_clk rise edge)
                                                     40.000    40.000 r  
    AB21                                              0.000    40.000 r  MII_tx_clk (IN)
                         net (fo=0)                   0.000    40.000    bd_top_i/axi_ethernetlite_0/U0/phy_tx_clk
    AB21                 IBUF (Prop_ibuf_I_O)         1.355    41.355 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.TX_IBUF_INST/O
                         net (fo=1, routed)           2.471    43.826    bd_top_i/axi_ethernetlite_0/U0/o
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    43.903 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=60, routed)          1.730    45.633    bd_top_i/axi_ethernetlite_0/U0/phy_tx_clk_core
    OLOGIC_X0Y1          FDRE                                         r  bd_top_i/axi_ethernetlite_0/U0/IOFFS_GEN[2].TX_FF_I/C
                         clock pessimism              0.281    45.914    
                         clock uncertainty           -0.035    45.879    
    OLOGIC_X0Y1          FDRE (Setup_fdre_C_R)       -0.433    45.446    bd_top_i/axi_ethernetlite_0/U0/IOFFS_GEN[2].TX_FF_I
  -------------------------------------------------------------------
                         required time                         45.446    
                         arrival time                          -8.119    
  -------------------------------------------------------------------
                         slack                                 37.327    

Slack (MET) :             37.435ns  (required time - arrival time)
  Source:                 bd_top_i/axi_ethernetlite_0/U0/BUS_RST_TX_SYNC_CORE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by MII_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_top_i/axi_ethernetlite_0/U0/IOFFS_GEN[3].TX_FF_I/R
                            (rising edge-triggered cell FDRE clocked by MII_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MII_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MII_tx_clk rise@40.000ns - MII_tx_clk rise@0.000ns)
  Data Path Delay:        2.039ns  (logic 0.379ns (18.589%)  route 1.660ns (81.411%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.633ns = ( 45.633 - 40.000 ) 
    Source Clock Delay      (SCD):    5.971ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MII_tx_clk rise edge)
                                                      0.000     0.000 r  
    AB21                                              0.000     0.000 r  MII_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    bd_top_i/axi_ethernetlite_0/U0/phy_tx_clk
    AB21                 IBUF (Prop_ibuf_I_O)         1.421     1.421 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.TX_IBUF_INST/O
                         net (fo=1, routed)           2.602     4.023    bd_top_i/axi_ethernetlite_0/U0/o
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.104 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=60, routed)          1.867     5.971    bd_top_i/axi_ethernetlite_0/U0/BUS_RST_TX_SYNC_CORE_I/phy_tx_clk_core
    SLICE_X0Y40          FDRE                                         r  bd_top_i/axi_ethernetlite_0/U0/BUS_RST_TX_SYNC_CORE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.379     6.350 r  bd_top_i/axi_ethernetlite_0/U0/BUS_RST_TX_SYNC_CORE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=5, routed)           1.660     8.010    bd_top_i/axi_ethernetlite_0/U0/bus_rst_tx_sync_core
    OLOGIC_X0Y2          FDRE                                         r  bd_top_i/axi_ethernetlite_0/U0/IOFFS_GEN[3].TX_FF_I/R
  -------------------------------------------------------------------    -------------------

                         (clock MII_tx_clk rise edge)
                                                     40.000    40.000 r  
    AB21                                              0.000    40.000 r  MII_tx_clk (IN)
                         net (fo=0)                   0.000    40.000    bd_top_i/axi_ethernetlite_0/U0/phy_tx_clk
    AB21                 IBUF (Prop_ibuf_I_O)         1.355    41.355 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.TX_IBUF_INST/O
                         net (fo=1, routed)           2.471    43.826    bd_top_i/axi_ethernetlite_0/U0/o
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    43.903 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=60, routed)          1.730    45.633    bd_top_i/axi_ethernetlite_0/U0/phy_tx_clk_core
    OLOGIC_X0Y2          FDRE                                         r  bd_top_i/axi_ethernetlite_0/U0/IOFFS_GEN[3].TX_FF_I/C
                         clock pessimism              0.281    45.914    
                         clock uncertainty           -0.035    45.879    
    OLOGIC_X0Y2          FDRE (Setup_fdre_C_R)       -0.433    45.446    bd_top_i/axi_ethernetlite_0/U0/IOFFS_GEN[3].TX_FF_I
  -------------------------------------------------------------------
                         required time                         45.446    
                         arrival time                          -8.010    
  -------------------------------------------------------------------
                         slack                                 37.435    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by MII_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by MII_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MII_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MII_tx_clk rise@0.000ns - MII_tx_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.629ns
    Source Clock Delay      (SCD):    2.077ns
    Clock Pessimism Removal (CPR):    0.552ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MII_tx_clk rise edge)
                                                      0.000     0.000 r  
    AB21                                              0.000     0.000 r  MII_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    bd_top_i/axi_ethernetlite_0/U0/phy_tx_clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.TX_IBUF_INST/O
                         net (fo=1, routed)           1.074     1.332    bd_top_i/axi_ethernetlite_0/U0/o
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.358 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=60, routed)          0.719     2.077    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X1Y65          FDRE                                         r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.141     2.218 r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.055     2.274    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X1Y65          FDRE                                         r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MII_tx_clk rise edge)
                                                      0.000     0.000 r  
    AB21                                              0.000     0.000 r  MII_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    bd_top_i/axi_ethernetlite_0/U0/phy_tx_clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.TX_IBUF_INST/O
                         net (fo=1, routed)           1.160     1.606    bd_top_i/axi_ethernetlite_0/U0/o
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.635 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=60, routed)          0.994     2.629    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X1Y65          FDRE                                         r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.552     2.077    
    SLICE_X1Y65          FDRE (Hold_fdre_C_D)         0.075     2.152    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -2.152    
                         arrival time                           2.274    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 bd_top_i/axi_ethernetlite_0/U0/CDC_PHY_TX_EN_O/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by MII_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_top_i/axi_ethernetlite_0/U0/CDC_PHY_TX_EN_O/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by MII_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MII_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MII_tx_clk rise@0.000ns - MII_tx_clk rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.141ns (69.956%)  route 0.061ns (30.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.710ns
    Source Clock Delay      (SCD):    2.152ns
    Clock Pessimism Removal (CPR):    0.558ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MII_tx_clk rise edge)
                                                      0.000     0.000 r  
    AB21                                              0.000     0.000 r  MII_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    bd_top_i/axi_ethernetlite_0/U0/phy_tx_clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.TX_IBUF_INST/O
                         net (fo=1, routed)           1.074     1.332    bd_top_i/axi_ethernetlite_0/U0/o
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.358 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=60, routed)          0.794     2.152    bd_top_i/axi_ethernetlite_0/U0/CDC_PHY_TX_EN_O/phy_tx_clk_core
    SLICE_X0Y40          FDRE                                         r  bd_top_i/axi_ethernetlite_0/U0/CDC_PHY_TX_EN_O/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.141     2.293 r  bd_top_i/axi_ethernetlite_0/U0/CDC_PHY_TX_EN_O/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.061     2.353    bd_top_i/axi_ethernetlite_0/U0/CDC_PHY_TX_EN_O/s_level_out_d1_cdc_to
    SLICE_X0Y40          FDRE                                         r  bd_top_i/axi_ethernetlite_0/U0/CDC_PHY_TX_EN_O/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock MII_tx_clk rise edge)
                                                      0.000     0.000 r  
    AB21                                              0.000     0.000 r  MII_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    bd_top_i/axi_ethernetlite_0/U0/phy_tx_clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.TX_IBUF_INST/O
                         net (fo=1, routed)           1.160     1.606    bd_top_i/axi_ethernetlite_0/U0/o
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.635 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=60, routed)          1.075     2.710    bd_top_i/axi_ethernetlite_0/U0/CDC_PHY_TX_EN_O/phy_tx_clk_core
    SLICE_X0Y40          FDRE                                         r  bd_top_i/axi_ethernetlite_0/U0/CDC_PHY_TX_EN_O/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.558     2.152    
    SLICE_X0Y40          FDRE (Hold_fdre_C_D)         0.078     2.230    bd_top_i/axi_ethernetlite_0/U0/CDC_PHY_TX_EN_O/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -2.230    
                         arrival time                           2.353    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/CDC_TX_EN/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by MII_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/CDC_TX_EN/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by MII_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MII_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MII_tx_clk rise@0.000ns - MII_tx_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.141ns (71.201%)  route 0.057ns (28.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.627ns
    Source Clock Delay      (SCD):    2.075ns
    Clock Pessimism Removal (CPR):    0.552ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MII_tx_clk rise edge)
                                                      0.000     0.000 r  
    AB21                                              0.000     0.000 r  MII_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    bd_top_i/axi_ethernetlite_0/U0/phy_tx_clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.TX_IBUF_INST/O
                         net (fo=1, routed)           1.074     1.332    bd_top_i/axi_ethernetlite_0/U0/o
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.358 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=60, routed)          0.717     2.075    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/CDC_TX_EN/phy_tx_clk_core
    SLICE_X0Y67          FDRE                                         r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/CDC_TX_EN/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.141     2.216 r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/CDC_TX_EN/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.057     2.273    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/CDC_TX_EN/s_level_out_d1_cdc_to
    SLICE_X0Y67          FDRE                                         r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/CDC_TX_EN/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock MII_tx_clk rise edge)
                                                      0.000     0.000 r  
    AB21                                              0.000     0.000 r  MII_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    bd_top_i/axi_ethernetlite_0/U0/phy_tx_clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.TX_IBUF_INST/O
                         net (fo=1, routed)           1.160     1.606    bd_top_i/axi_ethernetlite_0/U0/o
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.635 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=60, routed)          0.992     2.627    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/CDC_TX_EN/phy_tx_clk_core
    SLICE_X0Y67          FDRE                                         r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/CDC_TX_EN/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.552     2.075    
    SLICE_X0Y67          FDRE (Hold_fdre_C_D)         0.071     2.146    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/CDC_TX_EN/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -2.146    
                         arrival time                           2.273    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by MII_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by MII_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MII_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MII_tx_clk rise@0.000ns - MII_tx_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.141ns (71.201%)  route 0.057ns (28.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.628ns
    Source Clock Delay      (SCD):    2.076ns
    Clock Pessimism Removal (CPR):    0.552ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MII_tx_clk rise edge)
                                                      0.000     0.000 r  
    AB21                                              0.000     0.000 r  MII_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    bd_top_i/axi_ethernetlite_0/U0/phy_tx_clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.TX_IBUF_INST/O
                         net (fo=1, routed)           1.074     1.332    bd_top_i/axi_ethernetlite_0/U0/o
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.358 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=60, routed)          0.718     2.076    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X0Y66          FDRE                                         r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.141     2.217 r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.057     2.274    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X0Y66          FDRE                                         r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MII_tx_clk rise edge)
                                                      0.000     0.000 r  
    AB21                                              0.000     0.000 r  MII_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    bd_top_i/axi_ethernetlite_0/U0/phy_tx_clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.TX_IBUF_INST/O
                         net (fo=1, routed)           1.160     1.606    bd_top_i/axi_ethernetlite_0/U0/o
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.635 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=60, routed)          0.993     2.628    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X0Y66          FDRE                                         r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.552     2.076    
    SLICE_X0Y66          FDRE (Hold_fdre_C_D)         0.071     2.147    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -2.147    
                         arrival time                           2.274    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 bd_top_i/axi_ethernetlite_0/U0/BUS_RST_TX_SYNC_CORE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by MII_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_top_i/axi_ethernetlite_0/U0/BUS_RST_TX_SYNC_CORE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by MII_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MII_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MII_tx_clk rise@0.000ns - MII_tx_clk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.710ns
    Source Clock Delay      (SCD):    2.152ns
    Clock Pessimism Removal (CPR):    0.558ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MII_tx_clk rise edge)
                                                      0.000     0.000 r  
    AB21                                              0.000     0.000 r  MII_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    bd_top_i/axi_ethernetlite_0/U0/phy_tx_clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.TX_IBUF_INST/O
                         net (fo=1, routed)           1.074     1.332    bd_top_i/axi_ethernetlite_0/U0/o
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.358 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=60, routed)          0.794     2.152    bd_top_i/axi_ethernetlite_0/U0/BUS_RST_TX_SYNC_CORE_I/phy_tx_clk_core
    SLICE_X0Y40          FDRE                                         r  bd_top_i/axi_ethernetlite_0/U0/BUS_RST_TX_SYNC_CORE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.141     2.293 r  bd_top_i/axi_ethernetlite_0/U0/BUS_RST_TX_SYNC_CORE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.064     2.357    bd_top_i/axi_ethernetlite_0/U0/BUS_RST_TX_SYNC_CORE_I/s_level_out_d1_cdc_to
    SLICE_X0Y40          FDRE                                         r  bd_top_i/axi_ethernetlite_0/U0/BUS_RST_TX_SYNC_CORE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock MII_tx_clk rise edge)
                                                      0.000     0.000 r  
    AB21                                              0.000     0.000 r  MII_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    bd_top_i/axi_ethernetlite_0/U0/phy_tx_clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.TX_IBUF_INST/O
                         net (fo=1, routed)           1.160     1.606    bd_top_i/axi_ethernetlite_0/U0/o
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.635 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=60, routed)          1.075     2.710    bd_top_i/axi_ethernetlite_0/U0/BUS_RST_TX_SYNC_CORE_I/phy_tx_clk_core
    SLICE_X0Y40          FDRE                                         r  bd_top_i/axi_ethernetlite_0/U0/BUS_RST_TX_SYNC_CORE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.558     2.152    
    SLICE_X0Y40          FDRE (Hold_fdre_C_D)         0.075     2.227    bd_top_i/axi_ethernetlite_0/U0/BUS_RST_TX_SYNC_CORE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -2.227    
                         arrival time                           2.357    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/CDC_PHY_TX_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by MII_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/CDC_PHY_TX_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by MII_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MII_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MII_tx_clk rise@0.000ns - MII_tx_clk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.627ns
    Source Clock Delay      (SCD):    2.075ns
    Clock Pessimism Removal (CPR):    0.552ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MII_tx_clk rise edge)
                                                      0.000     0.000 r  
    AB21                                              0.000     0.000 r  MII_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    bd_top_i/axi_ethernetlite_0/U0/phy_tx_clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.TX_IBUF_INST/O
                         net (fo=1, routed)           1.074     1.332    bd_top_i/axi_ethernetlite_0/U0/o
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.358 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=60, routed)          0.717     2.075    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/CDC_PHY_TX_RST/phy_tx_clk_core
    SLICE_X0Y67          FDRE                                         r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/CDC_PHY_TX_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.141     2.216 r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/CDC_PHY_TX_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.064     2.280    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/CDC_PHY_TX_RST/s_level_out_d1_cdc_to
    SLICE_X0Y67          FDRE                                         r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/CDC_PHY_TX_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock MII_tx_clk rise edge)
                                                      0.000     0.000 r  
    AB21                                              0.000     0.000 r  MII_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    bd_top_i/axi_ethernetlite_0/U0/phy_tx_clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.TX_IBUF_INST/O
                         net (fo=1, routed)           1.160     1.606    bd_top_i/axi_ethernetlite_0/U0/o
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.635 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=60, routed)          0.992     2.627    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/CDC_PHY_TX_RST/phy_tx_clk_core
    SLICE_X0Y67          FDRE                                         r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/CDC_PHY_TX_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.552     2.075    
    SLICE_X0Y67          FDRE (Hold_fdre_C_D)         0.075     2.150    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/CDC_PHY_TX_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -2.150    
                         arrival time                           2.280    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by MII_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by MII_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MII_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MII_tx_clk rise@0.000ns - MII_tx_clk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.628ns
    Source Clock Delay      (SCD):    2.076ns
    Clock Pessimism Removal (CPR):    0.552ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MII_tx_clk rise edge)
                                                      0.000     0.000 r  
    AB21                                              0.000     0.000 r  MII_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    bd_top_i/axi_ethernetlite_0/U0/phy_tx_clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.TX_IBUF_INST/O
                         net (fo=1, routed)           1.074     1.332    bd_top_i/axi_ethernetlite_0/U0/o
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.358 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=60, routed)          0.718     2.076    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X0Y66          FDRE                                         r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.141     2.217 r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.064     2.281    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X0Y66          FDRE                                         r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MII_tx_clk rise edge)
                                                      0.000     0.000 r  
    AB21                                              0.000     0.000 r  MII_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    bd_top_i/axi_ethernetlite_0/U0/phy_tx_clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.TX_IBUF_INST/O
                         net (fo=1, routed)           1.160     1.606    bd_top_i/axi_ethernetlite_0/U0/o
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.635 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=60, routed)          0.993     2.628    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X0Y66          FDRE                                         r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism             -0.552     2.076    
    SLICE_X0Y66          FDRE (Hold_fdre_C_D)         0.075     2.151    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -2.151    
                         arrival time                           2.281    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 bd_top_i/axi_ethernetlite_0/U0/BUS_RST_TX_SYNC_CORE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by MII_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_top_i/axi_ethernetlite_0/U0/IOFFS_GEN[1].TX_FF_I/R
                            (rising edge-triggered cell FDRE clocked by MII_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MII_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MII_tx_clk rise@0.000ns - MII_tx_clk rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.141ns (21.266%)  route 0.522ns (78.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.698ns
    Source Clock Delay      (SCD):    2.152ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MII_tx_clk rise edge)
                                                      0.000     0.000 r  
    AB21                                              0.000     0.000 r  MII_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    bd_top_i/axi_ethernetlite_0/U0/phy_tx_clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.TX_IBUF_INST/O
                         net (fo=1, routed)           1.074     1.332    bd_top_i/axi_ethernetlite_0/U0/o
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.358 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=60, routed)          0.794     2.152    bd_top_i/axi_ethernetlite_0/U0/BUS_RST_TX_SYNC_CORE_I/phy_tx_clk_core
    SLICE_X0Y40          FDRE                                         r  bd_top_i/axi_ethernetlite_0/U0/BUS_RST_TX_SYNC_CORE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.141     2.293 r  bd_top_i/axi_ethernetlite_0/U0/BUS_RST_TX_SYNC_CORE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=5, routed)           0.522     2.815    bd_top_i/axi_ethernetlite_0/U0/bus_rst_tx_sync_core
    OLOGIC_X0Y18         FDRE                                         r  bd_top_i/axi_ethernetlite_0/U0/IOFFS_GEN[1].TX_FF_I/R
  -------------------------------------------------------------------    -------------------

                         (clock MII_tx_clk rise edge)
                                                      0.000     0.000 r  
    AB21                                              0.000     0.000 r  MII_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    bd_top_i/axi_ethernetlite_0/U0/phy_tx_clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.TX_IBUF_INST/O
                         net (fo=1, routed)           1.160     1.606    bd_top_i/axi_ethernetlite_0/U0/o
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.635 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=60, routed)          1.063     2.698    bd_top_i/axi_ethernetlite_0/U0/phy_tx_clk_core
    OLOGIC_X0Y18         FDRE                                         r  bd_top_i/axi_ethernetlite_0/U0/IOFFS_GEN[1].TX_FF_I/C
                         clock pessimism             -0.518     2.180    
    OLOGIC_X0Y18         FDRE (Hold_fdre_C_R)         0.476     2.656    bd_top_i/axi_ethernetlite_0/U0/IOFFS_GEN[1].TX_FF_I
  -------------------------------------------------------------------
                         required time                         -2.656    
                         arrival time                           2.815    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 bd_top_i/axi_ethernetlite_0/U0/CDC_PHY_TX_DATA_OUT/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by MII_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_top_i/axi_ethernetlite_0/U0/CDC_PHY_TX_DATA_OUT/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/D
                            (rising edge-triggered cell FDRE clocked by MII_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MII_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MII_tx_clk rise@0.000ns - MII_tx_clk rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.128ns (68.651%)  route 0.058ns (31.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.635ns
    Source Clock Delay      (SCD):    2.081ns
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MII_tx_clk rise edge)
                                                      0.000     0.000 r  
    AB21                                              0.000     0.000 r  MII_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    bd_top_i/axi_ethernetlite_0/U0/phy_tx_clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.TX_IBUF_INST/O
                         net (fo=1, routed)           1.074     1.332    bd_top_i/axi_ethernetlite_0/U0/o
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.358 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=60, routed)          0.723     2.081    bd_top_i/axi_ethernetlite_0/U0/CDC_PHY_TX_DATA_OUT/phy_tx_clk_core
    SLICE_X0Y53          FDRE                                         r  bd_top_i/axi_ethernetlite_0/U0/CDC_PHY_TX_DATA_OUT/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDRE (Prop_fdre_C_Q)         0.128     2.209 r  bd_top_i/axi_ethernetlite_0/U0/CDC_PHY_TX_DATA_OUT/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.058     2.268    bd_top_i/axi_ethernetlite_0/U0/CDC_PHY_TX_DATA_OUT/s_level_out_bus_d1_cdc_to_0
    SLICE_X0Y53          FDRE                                         r  bd_top_i/axi_ethernetlite_0/U0/CDC_PHY_TX_DATA_OUT/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock MII_tx_clk rise edge)
                                                      0.000     0.000 r  
    AB21                                              0.000     0.000 r  MII_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    bd_top_i/axi_ethernetlite_0/U0/phy_tx_clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.TX_IBUF_INST/O
                         net (fo=1, routed)           1.160     1.606    bd_top_i/axi_ethernetlite_0/U0/o
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.635 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=60, routed)          1.000     2.635    bd_top_i/axi_ethernetlite_0/U0/CDC_PHY_TX_DATA_OUT/phy_tx_clk_core
    SLICE_X0Y53          FDRE                                         r  bd_top_i/axi_ethernetlite_0/U0/CDC_PHY_TX_DATA_OUT/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                         clock pessimism             -0.554     2.081    
    SLICE_X0Y53          FDRE (Hold_fdre_C_D)        -0.008     2.073    bd_top_i/axi_ethernetlite_0/U0/CDC_PHY_TX_DATA_OUT/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2
  -------------------------------------------------------------------
                         required time                         -2.073    
                         arrival time                           2.268    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 bd_top_i/axi_ethernetlite_0/U0/CDC_PHY_TX_DATA_OUT/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by MII_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_top_i/axi_ethernetlite_0/U0/CDC_PHY_TX_DATA_OUT/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/D
                            (rising edge-triggered cell FDRE clocked by MII_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MII_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MII_tx_clk rise@0.000ns - MII_tx_clk rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.128ns (68.651%)  route 0.058ns (31.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.711ns
    Source Clock Delay      (SCD):    2.153ns
    Clock Pessimism Removal (CPR):    0.558ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MII_tx_clk rise edge)
                                                      0.000     0.000 r  
    AB21                                              0.000     0.000 r  MII_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    bd_top_i/axi_ethernetlite_0/U0/phy_tx_clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.258     0.258 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.TX_IBUF_INST/O
                         net (fo=1, routed)           1.074     1.332    bd_top_i/axi_ethernetlite_0/U0/o
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.358 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=60, routed)          0.795     2.153    bd_top_i/axi_ethernetlite_0/U0/CDC_PHY_TX_DATA_OUT/phy_tx_clk_core
    SLICE_X0Y44          FDRE                                         r  bd_top_i/axi_ethernetlite_0/U0/CDC_PHY_TX_DATA_OUT/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.128     2.281 r  bd_top_i/axi_ethernetlite_0/U0/CDC_PHY_TX_DATA_OUT/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.058     2.339    bd_top_i/axi_ethernetlite_0/U0/CDC_PHY_TX_DATA_OUT/s_level_out_bus_d1_cdc_to_2
    SLICE_X0Y44          FDRE                                         r  bd_top_i/axi_ethernetlite_0/U0/CDC_PHY_TX_DATA_OUT/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock MII_tx_clk rise edge)
                                                      0.000     0.000 r  
    AB21                                              0.000     0.000 r  MII_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    bd_top_i/axi_ethernetlite_0/U0/phy_tx_clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.446     0.446 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.TX_IBUF_INST/O
                         net (fo=1, routed)           1.160     1.606    bd_top_i/axi_ethernetlite_0/U0/o
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.635 r  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=60, routed)          1.076     2.711    bd_top_i/axi_ethernetlite_0/U0/CDC_PHY_TX_DATA_OUT/phy_tx_clk_core
    SLICE_X0Y44          FDRE                                         r  bd_top_i/axi_ethernetlite_0/U0/CDC_PHY_TX_DATA_OUT/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                         clock pessimism             -0.558     2.153    
    SLICE_X0Y44          FDRE (Hold_fdre_C_D)        -0.008     2.145    bd_top_i/axi_ethernetlite_0/U0/CDC_PHY_TX_DATA_OUT/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2
  -------------------------------------------------------------------
                         required time                         -2.145    
                         arrival time                           2.339    
  -------------------------------------------------------------------
                         slack                                  0.194    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MII_tx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { MII_tx_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         40.000      38.408     BUFGCTRL_X0Y2  bd_top_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/I
Min Period        n/a     FDRE/C   n/a            1.474         40.000      38.526     OLOGIC_X0Y3    bd_top_i/axi_ethernetlite_0/U0/IOFFS_GEN2.TEN_FF/C
Min Period        n/a     FDRE/C   n/a            1.474         40.000      38.526     OLOGIC_X0Y17   bd_top_i/axi_ethernetlite_0/U0/IOFFS_GEN[0].TX_FF_I/C
Min Period        n/a     FDRE/C   n/a            1.474         40.000      38.526     OLOGIC_X0Y18   bd_top_i/axi_ethernetlite_0/U0/IOFFS_GEN[1].TX_FF_I/C
Min Period        n/a     FDRE/C   n/a            1.474         40.000      38.526     OLOGIC_X0Y1    bd_top_i/axi_ethernetlite_0/U0/IOFFS_GEN[2].TX_FF_I/C
Min Period        n/a     FDRE/C   n/a            1.474         40.000      38.526     OLOGIC_X0Y2    bd_top_i/axi_ethernetlite_0/U0/IOFFS_GEN[3].TX_FF_I/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X0Y40    bd_top_i/axi_ethernetlite_0/U0/BUS_RST_TX_SYNC_CORE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X0Y40    bd_top_i/axi_ethernetlite_0/U0/BUS_RST_TX_SYNC_CORE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X0Y40    bd_top_i/axi_ethernetlite_0/U0/BUS_RST_TX_SYNC_CORE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X0Y40    bd_top_i/axi_ethernetlite_0/U0/BUS_RST_TX_SYNC_CORE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X0Y40    bd_top_i/axi_ethernetlite_0/U0/BUS_RST_TX_SYNC_CORE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X0Y40    bd_top_i/axi_ethernetlite_0/U0/BUS_RST_TX_SYNC_CORE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X0Y40    bd_top_i/axi_ethernetlite_0/U0/BUS_RST_TX_SYNC_CORE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X0Y40    bd_top_i/axi_ethernetlite_0/U0/BUS_RST_TX_SYNC_CORE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X0Y53    bd_top_i/axi_ethernetlite_0/U0/CDC_PHY_TX_DATA_OUT/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X0Y53    bd_top_i/axi_ethernetlite_0/U0/CDC_PHY_TX_DATA_OUT/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X0Y40    bd_top_i/axi_ethernetlite_0/U0/CDC_PHY_TX_DATA_OUT/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X0Y53    bd_top_i/axi_ethernetlite_0/U0/CDC_PHY_TX_DATA_OUT/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X0Y53    bd_top_i/axi_ethernetlite_0/U0/CDC_PHY_TX_DATA_OUT/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X0Y40    bd_top_i/axi_ethernetlite_0/U0/CDC_PHY_TX_DATA_OUT/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X0Y40    bd_top_i/axi_ethernetlite_0/U0/BUS_RST_TX_SYNC_CORE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X0Y40    bd_top_i/axi_ethernetlite_0/U0/BUS_RST_TX_SYNC_CORE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X0Y40    bd_top_i/axi_ethernetlite_0/U0/BUS_RST_TX_SYNC_CORE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X0Y40    bd_top_i/axi_ethernetlite_0/U0/BUS_RST_TX_SYNC_CORE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X0Y53    bd_top_i/axi_ethernetlite_0/U0/CDC_PHY_TX_DATA_OUT/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X0Y53    bd_top_i/axi_ethernetlite_0/U0/CDC_PHY_TX_DATA_OUT/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X0Y44    bd_top_i/axi_ethernetlite_0/U0/CDC_PHY_TX_DATA_OUT/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X0Y40    bd_top_i/axi_ethernetlite_0/U0/CDC_PHY_TX_DATA_OUT/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X0Y53    bd_top_i/axi_ethernetlite_0/U0/CDC_PHY_TX_DATA_OUT/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X0Y53    bd_top_i/axi_ethernetlite_0/U0/CDC_PHY_TX_DATA_OUT/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C



---------------------------------------------------------------------------------------------------
From Clock:  bd_top_i/clk_pll_100/inst/clk_in1
  To Clock:  bd_top_i/clk_pll_100/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         bd_top_i/clk_pll_100/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { bd_top_i/clk_pll_100/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_bd_top_clk_wiz_3_0
  To Clock:  clk_out1_bd_top_clk_wiz_3_0

Setup :            0  Failing Endpoints,  Worst Slack        0.222ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.222ns  (required time - arrival time)
  Source:                 bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_top_i/gpu_top_0/inst/axi_interface/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[6].axi_rdata_int_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_top_clk_wiz_3_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bd_top_clk_wiz_3_0 rise@10.000ns - clk_out1_bd_top_clk_wiz_3_0 rise@0.000ns)
  Data Path Delay:        9.514ns  (logic 2.876ns (30.228%)  route 6.638ns (69.772%))
  Logic Levels:           5  (LUT3=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.732ns = ( 7.268 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.023ns
    Clock Pessimism Removal (CPR):    -0.583ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_top_clk_wiz_3_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.177     1.177    bd_top_i/clk_pll_100/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.926    -6.749 r  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.830    -4.919    bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -4.838 r  bd_top_i/clk_pll_100/inst/clkout1_buf/O
                         net (fo=6914, routed)        1.815    -3.023    bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X7Y3          RAMB36E1                                     r  bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.125    -0.898 r  bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           3.734     2.836    bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_9_2[6]
    SLICE_X39Y11         LUT6 (Prop_lut6_I3_O)        0.105     2.941 r  bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_20/O
                         net (fo=1, routed)           0.000     2.941    bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_20_n_0
    SLICE_X39Y11         MUXF7 (Prop_muxf7_I0_O)      0.178     3.119 r  bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     3.119    bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_9_n_0
    SLICE_X39Y11         MUXF8 (Prop_muxf8_I1_O)      0.079     3.198 r  bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_3/O
                         net (fo=1, routed)           1.828     5.026    bd_top_i/gpu_top_0/inst/lcd_ctrl/douta[6]_INST_0_i_3_n_0_alias
    SLICE_X41Y72         LUT6 (Prop_lut6_I4_O)        0.264     5.290 r  bd_top_i/gpu_top_0/inst/lcd_ctrl/axi_interface_i_26_comp/O
                         net (fo=2, routed)           1.076     6.366    bd_top_i/gpu_top_0/inst/axi_interface/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_rddata_a[6]
    SLICE_X40Y87         LUT3 (Prop_lut3_I1_O)        0.125     6.491 r  bd_top_i/gpu_top_0/inst/axi_interface/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[6].axi_rdata_int[6]_i_1/O
                         net (fo=1, routed)           0.000     6.491    bd_top_i/gpu_top_0/inst/axi_interface/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[6].axi_rdata_int[6]_i_1_n_0
    SLICE_X40Y87         FDRE                                         r  bd_top_i/gpu_top_0/inst/axi_interface/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[6].axi_rdata_int_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_top_clk_wiz_3_0 rise edge)
                                                     10.000    10.000 r  
    AC19                 IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.111    11.111    bd_top_i/clk_pll_100/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.174     3.936 r  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.744     5.681    bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     5.758 r  bd_top_i/clk_pll_100/inst/clkout1_buf/O
                         net (fo=6914, routed)        1.510     7.268    bd_top_i/gpu_top_0/inst/axi_interface/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X40Y87         FDRE                                         r  bd_top_i/gpu_top_0/inst/axi_interface/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[6].axi_rdata_int_reg[6]/C
                         clock pessimism             -0.583     6.685    
                         clock uncertainty           -0.077     6.608    
    SLICE_X40Y87         FDRE (Setup_fdre_C_D)        0.106     6.714    bd_top_i/gpu_top_0/inst/axi_interface/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[6].axi_rdata_int_reg[6]
  -------------------------------------------------------------------
                         required time                          6.714    
                         arrival time                          -6.491    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.416ns  (required time - arrival time)
  Source:                 bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_top_i/gpu_top_0/inst/axi_interface/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_top_clk_wiz_3_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bd_top_clk_wiz_3_0 rise@10.000ns - clk_out1_bd_top_clk_wiz_3_0 rise@0.000ns)
  Data Path Delay:        9.172ns  (logic 2.751ns (29.993%)  route 6.421ns (70.007%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.732ns = ( 7.268 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.023ns
    Clock Pessimism Removal (CPR):    -0.583ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_top_clk_wiz_3_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.177     1.177    bd_top_i/clk_pll_100/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.926    -6.749 r  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.830    -4.919    bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -4.838 r  bd_top_i/clk_pll_100/inst/clkout1_buf/O
                         net (fo=6914, routed)        1.815    -3.023    bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X7Y3          RAMB36E1                                     r  bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.125    -0.898 r  bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           3.734     2.836    bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_9_2[6]
    SLICE_X39Y11         LUT6 (Prop_lut6_I3_O)        0.105     2.941 r  bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_20/O
                         net (fo=1, routed)           0.000     2.941    bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_20_n_0
    SLICE_X39Y11         MUXF7 (Prop_muxf7_I0_O)      0.178     3.119 r  bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     3.119    bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_9_n_0
    SLICE_X39Y11         MUXF8 (Prop_muxf8_I1_O)      0.079     3.198 r  bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_3/O
                         net (fo=1, routed)           1.828     5.026    bd_top_i/gpu_top_0/inst/lcd_ctrl/douta[6]_INST_0_i_3_n_0_alias
    SLICE_X41Y72         LUT6 (Prop_lut6_I4_O)        0.264     5.290 r  bd_top_i/gpu_top_0/inst/lcd_ctrl/axi_interface_i_26_comp/O
                         net (fo=2, routed)           0.859     6.149    bd_top_i/gpu_top_0/inst/axi_interface/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_rddata_a[6]
    SLICE_X41Y87         FDRE                                         r  bd_top_i/gpu_top_0/inst/axi_interface/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_top_clk_wiz_3_0 rise edge)
                                                     10.000    10.000 r  
    AC19                 IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.111    11.111    bd_top_i/clk_pll_100/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.174     3.936 r  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.744     5.681    bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     5.758 r  bd_top_i/clk_pll_100/inst/clkout1_buf/O
                         net (fo=6914, routed)        1.510     7.268    bd_top_i/gpu_top_0/inst/axi_interface/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X41Y87         FDRE                                         r  bd_top_i/gpu_top_0/inst/axi_interface/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[6]/C
                         clock pessimism             -0.583     6.685    
                         clock uncertainty           -0.077     6.608    
    SLICE_X41Y87         FDRE (Setup_fdre_C_D)       -0.042     6.566    bd_top_i/gpu_top_0/inst/axi_interface/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[6]
  -------------------------------------------------------------------
                         required time                          6.566    
                         arrival time                          -6.149    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.436ns  (required time - arrival time)
  Source:                 bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_top_i/gpu_top_0/inst/axi_interface/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[2].axi_rdata_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_top_clk_wiz_3_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bd_top_clk_wiz_3_0 rise@10.000ns - clk_out1_bd_top_clk_wiz_3_0 rise@0.000ns)
  Data Path Delay:        9.222ns  (logic 2.965ns (32.152%)  route 6.257ns (67.848%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.729ns = ( 7.271 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.017ns
    Clock Pessimism Removal (CPR):    -0.583ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_top_clk_wiz_3_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.177     1.177    bd_top_i/clk_pll_100/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.926    -6.749 r  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.830    -4.919    bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -4.838 r  bd_top_i/clk_pll_100/inst/clkout1_buf/O
                         net (fo=6914, routed)        1.821    -3.017    bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X7Y2          RAMB36E1                                     r  bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.125    -0.892 r  bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           3.636     2.744    bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_9_6[2]
    SLICE_X38Y11         LUT6 (Prop_lut6_I3_O)        0.105     2.849 r  bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_21/O
                         net (fo=1, routed)           0.000     2.849    bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_21_n_0
    SLICE_X38Y11         MUXF7 (Prop_muxf7_I1_O)      0.182     3.031 r  bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     3.031    bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_9_n_0
    SLICE_X38Y11         MUXF8 (Prop_muxf8_I1_O)      0.079     3.110 r  bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_3/O
                         net (fo=1, routed)           1.882     4.992    bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_3_n_0
    SLICE_X38Y84         LUT5 (Prop_lut5_I4_O)        0.264     5.256 r  bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           0.122     5.378    bd_top_i/gpu_top_0/inst/lcd_ctrl/ram_rdata[2]
    SLICE_X38Y84         LUT5 (Prop_lut5_I4_O)        0.105     5.483 r  bd_top_i/gpu_top_0/inst/lcd_ctrl/axi_interface_i_30/O
                         net (fo=2, routed)           0.617     6.100    bd_top_i/gpu_top_0/inst/axi_interface/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_rddata_a[2]
    SLICE_X41Y93         LUT3 (Prop_lut3_I1_O)        0.105     6.205 r  bd_top_i/gpu_top_0/inst/axi_interface/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[2].axi_rdata_int[2]_i_1/O
                         net (fo=1, routed)           0.000     6.205    bd_top_i/gpu_top_0/inst/axi_interface/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[2].axi_rdata_int[2]_i_1_n_0
    SLICE_X41Y93         FDRE                                         r  bd_top_i/gpu_top_0/inst/axi_interface/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[2].axi_rdata_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_top_clk_wiz_3_0 rise edge)
                                                     10.000    10.000 r  
    AC19                 IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.111    11.111    bd_top_i/clk_pll_100/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.174     3.936 r  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.744     5.681    bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     5.758 r  bd_top_i/clk_pll_100/inst/clkout1_buf/O
                         net (fo=6914, routed)        1.513     7.271    bd_top_i/gpu_top_0/inst/axi_interface/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X41Y93         FDRE                                         r  bd_top_i/gpu_top_0/inst/axi_interface/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[2].axi_rdata_int_reg[2]/C
                         clock pessimism             -0.583     6.688    
                         clock uncertainty           -0.077     6.611    
    SLICE_X41Y93         FDRE (Setup_fdre_C_D)        0.030     6.641    bd_top_i/gpu_top_0/inst/axi_interface/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[2].axi_rdata_int_reg[2]
  -------------------------------------------------------------------
                         required time                          6.641    
                         arrival time                          -6.205    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.444ns  (required time - arrival time)
  Source:                 bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_top_i/gpu_top_0/inst/axi_interface/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_top_clk_wiz_3_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bd_top_clk_wiz_3_0 rise@10.000ns - clk_out1_bd_top_clk_wiz_3_0 rise@0.000ns)
  Data Path Delay:        9.172ns  (logic 2.860ns (31.183%)  route 6.312ns (68.817%))
  Logic Levels:           5  (LUT5=2 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.729ns = ( 7.271 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.017ns
    Clock Pessimism Removal (CPR):    -0.583ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_top_clk_wiz_3_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.177     1.177    bd_top_i/clk_pll_100/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.926    -6.749 r  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.830    -4.919    bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -4.838 r  bd_top_i/clk_pll_100/inst/clkout1_buf/O
                         net (fo=6914, routed)        1.821    -3.017    bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X7Y2          RAMB36E1                                     r  bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.125    -0.892 r  bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           3.636     2.744    bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_9_6[2]
    SLICE_X38Y11         LUT6 (Prop_lut6_I3_O)        0.105     2.849 r  bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_21/O
                         net (fo=1, routed)           0.000     2.849    bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_21_n_0
    SLICE_X38Y11         MUXF7 (Prop_muxf7_I1_O)      0.182     3.031 r  bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     3.031    bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_9_n_0
    SLICE_X38Y11         MUXF8 (Prop_muxf8_I1_O)      0.079     3.110 r  bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_3/O
                         net (fo=1, routed)           1.882     4.992    bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_3_n_0
    SLICE_X38Y84         LUT5 (Prop_lut5_I4_O)        0.264     5.256 r  bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           0.122     5.378    bd_top_i/gpu_top_0/inst/lcd_ctrl/ram_rdata[2]
    SLICE_X38Y84         LUT5 (Prop_lut5_I4_O)        0.105     5.483 r  bd_top_i/gpu_top_0/inst/lcd_ctrl/axi_interface_i_30/O
                         net (fo=2, routed)           0.672     6.155    bd_top_i/gpu_top_0/inst/axi_interface/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_rddata_a[2]
    SLICE_X40Y93         FDRE                                         r  bd_top_i/gpu_top_0/inst/axi_interface/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_top_clk_wiz_3_0 rise edge)
                                                     10.000    10.000 r  
    AC19                 IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.111    11.111    bd_top_i/clk_pll_100/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.174     3.936 r  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.744     5.681    bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     5.758 r  bd_top_i/clk_pll_100/inst/clkout1_buf/O
                         net (fo=6914, routed)        1.513     7.271    bd_top_i/gpu_top_0/inst/axi_interface/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X40Y93         FDRE                                         r  bd_top_i/gpu_top_0/inst/axi_interface/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[2]/C
                         clock pessimism             -0.583     6.688    
                         clock uncertainty           -0.077     6.611    
    SLICE_X40Y93         FDRE (Setup_fdre_C_D)       -0.012     6.599    bd_top_i/gpu_top_0/inst/axi_interface/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[2]
  -------------------------------------------------------------------
                         required time                          6.599    
                         arrival time                          -6.155    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.495ns  (required time - arrival time)
  Source:                 bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_top_i/gpu_top_0/inst/axi_interface/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[1].axi_rdata_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_top_clk_wiz_3_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bd_top_clk_wiz_3_0 rise@10.000ns - clk_out1_bd_top_clk_wiz_3_0 rise@0.000ns)
  Data Path Delay:        9.136ns  (logic 2.961ns (32.410%)  route 6.175ns (67.590%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.804ns = ( 7.196 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.023ns
    Clock Pessimism Removal (CPR):    -0.583ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_top_clk_wiz_3_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.177     1.177    bd_top_i/clk_pll_100/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.926    -6.749 r  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.830    -4.919    bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -4.838 r  bd_top_i/clk_pll_100/inst/clkout1_buf/O
                         net (fo=6914, routed)        1.815    -3.023    bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X7Y3          RAMB36E1                                     r  bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.125    -0.898 r  bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           3.596     2.698    bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_9_2[1]
    SLICE_X39Y12         LUT6 (Prop_lut6_I3_O)        0.105     2.803 r  bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_20/O
                         net (fo=1, routed)           0.000     2.803    bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_20_n_0
    SLICE_X39Y12         MUXF7 (Prop_muxf7_I0_O)      0.178     2.981 r  bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     2.981    bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_9_n_0
    SLICE_X39Y12         MUXF8 (Prop_muxf8_I1_O)      0.079     3.060 r  bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_3/O
                         net (fo=1, routed)           1.438     4.498    bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_3_n_0
    SLICE_X42Y65         LUT5 (Prop_lut5_I4_O)        0.264     4.762 r  bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           0.226     4.988    bd_top_i/gpu_top_0/inst/lcd_ctrl/ram_rdata[1]
    SLICE_X43Y65         LUT5 (Prop_lut5_I4_O)        0.105     5.093 r  bd_top_i/gpu_top_0/inst/lcd_ctrl/axi_interface_i_31/O
                         net (fo=2, routed)           0.915     6.008    bd_top_i/gpu_top_0/inst/axi_interface/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_rddata_a[1]
    SLICE_X42Y90         LUT3 (Prop_lut3_I1_O)        0.105     6.113 r  bd_top_i/gpu_top_0/inst/axi_interface/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[1].axi_rdata_int[1]_i_1/O
                         net (fo=1, routed)           0.000     6.113    bd_top_i/gpu_top_0/inst/axi_interface/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/p_0_in__0
    SLICE_X42Y90         FDRE                                         r  bd_top_i/gpu_top_0/inst/axi_interface/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[1].axi_rdata_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_top_clk_wiz_3_0 rise edge)
                                                     10.000    10.000 r  
    AC19                 IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.111    11.111    bd_top_i/clk_pll_100/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.174     3.936 r  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.744     5.681    bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     5.758 r  bd_top_i/clk_pll_100/inst/clkout1_buf/O
                         net (fo=6914, routed)        1.438     7.196    bd_top_i/gpu_top_0/inst/axi_interface/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X42Y90         FDRE                                         r  bd_top_i/gpu_top_0/inst/axi_interface/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[1].axi_rdata_int_reg[1]/C
                         clock pessimism             -0.583     6.613    
                         clock uncertainty           -0.077     6.536    
    SLICE_X42Y90         FDRE (Setup_fdre_C_D)        0.072     6.608    bd_top_i/gpu_top_0/inst/axi_interface/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[1].axi_rdata_int_reg[1]
  -------------------------------------------------------------------
                         required time                          6.608    
                         arrival time                          -6.113    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.549ns  (required time - arrival time)
  Source:                 bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PONG_GEN.RX_PONG_I/xpm_mem_gen.xpm_memory_inst_2/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_top_clk_wiz_3_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bd_top_clk_wiz_3_0 rise@10.000ns - clk_out1_bd_top_clk_wiz_3_0 rise@0.000ns)
  Data Path Delay:        8.896ns  (logic 1.494ns (16.794%)  route 7.402ns (83.206%))
  Logic Levels:           7  (LUT1=1 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.684ns = ( 7.316 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.370ns
    Clock Pessimism Removal (CPR):    -0.596ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_top_clk_wiz_3_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.177     1.177    bd_top_i/clk_pll_100/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.926    -6.749 r  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.830    -4.919    bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -4.838 r  bd_top_i/clk_pll_100/inst/clkout1_buf/O
                         net (fo=6914, routed)        1.468    -3.370    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X38Y158        FDPE                                         r  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y158        FDPE (Prop_fdpe_C_Q)         0.379    -2.991 f  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/Q
                         net (fo=1, routed)           1.507    -1.484    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i
    SLICE_X38Y109        LUT1 (Prop_lut1_I0_O)        0.105    -1.379 r  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axi_wvalid_INST_0/O
                         net (fo=12, routed)          1.078    -0.301    bd_top_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X33Y86         LUT5 (Prop_lut5_I1_O)        0.105    -0.196 r  bd_top_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[6]_INST_0/O
                         net (fo=10, routed)          1.136     0.940    bd_top_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/s_axi_wvalid
    SLICE_X16Y73         LUT2 (Prop_lut2_I0_O)        0.105     1.045 r  bd_top_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/ping_pkt_lenth[15]_i_2/O
                         net (fo=5, routed)           0.988     2.033    bd_top_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/ping_pkt_lenth[15]_i_2_n_0
    SLICE_X21Y87         LUT6 (Prop_lut6_I5_O)        0.264     2.297 r  bd_top_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/xpm_mem_gen.xpm_memory_inst_1_i_5/O
                         net (fo=4, routed)           0.621     2.917    bd_top_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/xpm_mem_gen.xpm_memory_inst_1_i_5_n_0
    SLICE_X21Y78         LUT4 (Prop_lut4_I2_O)        0.105     3.022 r  bd_top_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/xpm_mem_gen.xpm_memory_inst_1_i_2__1/O
                         net (fo=4, routed)           0.783     3.805    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PONG_GEN.RX_PONG_I/xpm_mem_gen.xpm_memory_inst_2/xpm_memory_base_inst/enb
    SLICE_X8Y78          LUT2 (Prop_lut2_I1_O)        0.126     3.931 r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PONG_GEN.RX_PONG_I/xpm_mem_gen.xpm_memory_inst_2/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg_i_4/O
                         net (fo=3, routed)           0.780     4.711    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PONG_GEN.RX_PONG_I/xpm_mem_gen.xpm_memory_inst_2/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg_i_4_n_0
    SLICE_X8Y78          LUT3 (Prop_lut3_I1_O)        0.305     5.016 r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PONG_GEN.RX_PONG_I/xpm_mem_gen.xpm_memory_inst_2/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg_ENBWREN_cooolgate_en_gate_7/O
                         net (fo=1, routed)           0.510     5.527    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PONG_GEN.RX_PONG_I/xpm_mem_gen.xpm_memory_inst_2/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg_ENBWREN_cooolgate_en_sig_4
    RAMB18_X0Y33         RAMB18E1                                     r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PONG_GEN.RX_PONG_I/xpm_mem_gen.xpm_memory_inst_2/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_top_clk_wiz_3_0 rise edge)
                                                     10.000    10.000 r  
    AC19                 IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.111    11.111    bd_top_i/clk_pll_100/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.174     3.936 r  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.744     5.681    bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     5.758 r  bd_top_i/clk_pll_100/inst/clkout1_buf/O
                         net (fo=6914, routed)        1.559     7.316    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PONG_GEN.RX_PONG_I/xpm_mem_gen.xpm_memory_inst_2/xpm_memory_base_inst/clka
    RAMB18_X0Y33         RAMB18E1                                     r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PONG_GEN.RX_PONG_I/xpm_mem_gen.xpm_memory_inst_2/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg/CLKBWRCLK
                         clock pessimism             -0.596     6.721    
                         clock uncertainty           -0.077     6.643    
    RAMB18_X0Y33         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.568     6.075    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PONG_GEN.RX_PONG_I/xpm_mem_gen.xpm_memory_inst_2/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg
  -------------------------------------------------------------------
                         required time                          6.075    
                         arrival time                          -5.527    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.552ns  (required time - arrival time)
  Source:                 bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_top_i/gpu_top_0/inst/axi_interface/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_top_clk_wiz_3_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bd_top_clk_wiz_3_0 rise@10.000ns - clk_out1_bd_top_clk_wiz_3_0 rise@0.000ns)
  Data Path Delay:        8.960ns  (logic 2.856ns (31.875%)  route 6.104ns (68.125%))
  Logic Levels:           5  (LUT5=2 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.804ns = ( 7.196 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.023ns
    Clock Pessimism Removal (CPR):    -0.583ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_top_clk_wiz_3_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.177     1.177    bd_top_i/clk_pll_100/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.926    -6.749 r  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.830    -4.919    bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -4.838 r  bd_top_i/clk_pll_100/inst/clkout1_buf/O
                         net (fo=6914, routed)        1.815    -3.023    bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X7Y3          RAMB36E1                                     r  bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.125    -0.898 r  bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           3.596     2.698    bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_9_2[1]
    SLICE_X39Y12         LUT6 (Prop_lut6_I3_O)        0.105     2.803 r  bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_20/O
                         net (fo=1, routed)           0.000     2.803    bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_20_n_0
    SLICE_X39Y12         MUXF7 (Prop_muxf7_I0_O)      0.178     2.981 r  bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     2.981    bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_9_n_0
    SLICE_X39Y12         MUXF8 (Prop_muxf8_I1_O)      0.079     3.060 r  bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_3/O
                         net (fo=1, routed)           1.438     4.498    bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_3_n_0
    SLICE_X42Y65         LUT5 (Prop_lut5_I4_O)        0.264     4.762 r  bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           0.226     4.988    bd_top_i/gpu_top_0/inst/lcd_ctrl/ram_rdata[1]
    SLICE_X43Y65         LUT5 (Prop_lut5_I4_O)        0.105     5.093 r  bd_top_i/gpu_top_0/inst/lcd_ctrl/axi_interface_i_31/O
                         net (fo=2, routed)           0.844     5.937    bd_top_i/gpu_top_0/inst/axi_interface/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_rddata_a[1]
    SLICE_X43Y90         FDRE                                         r  bd_top_i/gpu_top_0/inst/axi_interface/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_top_clk_wiz_3_0 rise edge)
                                                     10.000    10.000 r  
    AC19                 IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.111    11.111    bd_top_i/clk_pll_100/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.174     3.936 r  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.744     5.681    bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     5.758 r  bd_top_i/clk_pll_100/inst/clkout1_buf/O
                         net (fo=6914, routed)        1.438     7.196    bd_top_i/gpu_top_0/inst/axi_interface/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X43Y90         FDRE                                         r  bd_top_i/gpu_top_0/inst/axi_interface/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[1]/C
                         clock pessimism             -0.583     6.613    
                         clock uncertainty           -0.077     6.536    
    SLICE_X43Y90         FDRE (Setup_fdre_C_D)       -0.047     6.489    bd_top_i/gpu_top_0/inst/axi_interface/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[1]
  -------------------------------------------------------------------
                         required time                          6.489    
                         arrival time                          -5.937    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             0.577ns  (required time - arrival time)
  Source:                 bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_top_i/gpu_top_0/inst/axi_interface/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[0].axi_rdata_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_top_clk_wiz_3_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bd_top_clk_wiz_3_0 rise@10.000ns - clk_out1_bd_top_clk_wiz_3_0 rise@0.000ns)
  Data Path Delay:        9.053ns  (logic 2.961ns (32.708%)  route 6.092ns (67.292%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.805ns = ( 7.195 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.023ns
    Clock Pessimism Removal (CPR):    -0.583ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_top_clk_wiz_3_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.177     1.177    bd_top_i/clk_pll_100/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.926    -6.749 r  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.830    -4.919    bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -4.838 r  bd_top_i/clk_pll_100/inst/clkout1_buf/O
                         net (fo=6914, routed)        1.815    -3.023    bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X7Y3          RAMB36E1                                     r  bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.125    -0.898 r  bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           3.539     2.641    bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_9_2[0]
    SLICE_X37Y11         LUT6 (Prop_lut6_I3_O)        0.105     2.746 r  bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_20/O
                         net (fo=1, routed)           0.000     2.746    bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_20_n_0
    SLICE_X37Y11         MUXF7 (Prop_muxf7_I0_O)      0.178     2.924 r  bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     2.924    bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_9_n_0
    SLICE_X37Y11         MUXF8 (Prop_muxf8_I1_O)      0.079     3.003 r  bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_3/O
                         net (fo=1, routed)           1.348     4.351    bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_3_n_0
    SLICE_X38Y66         LUT5 (Prop_lut5_I4_O)        0.264     4.615 r  bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           0.124     4.739    bd_top_i/gpu_top_0/inst/lcd_ctrl/ram_rdata[0]
    SLICE_X38Y66         LUT5 (Prop_lut5_I4_O)        0.105     4.844 r  bd_top_i/gpu_top_0/inst/lcd_ctrl/axi_interface_i_32/O
                         net (fo=2, routed)           1.081     5.925    bd_top_i/gpu_top_0/inst/axi_interface/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_rddata_a[0]
    SLICE_X44Y88         LUT3 (Prop_lut3_I1_O)        0.105     6.030 r  bd_top_i/gpu_top_0/inst/axi_interface/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[0].axi_rdata_int[0]_i_1/O
                         net (fo=1, routed)           0.000     6.030    bd_top_i/gpu_top_0/inst/axi_interface/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[0].axi_rdata_int[0]_i_1_n_0
    SLICE_X44Y88         FDRE                                         r  bd_top_i/gpu_top_0/inst/axi_interface/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[0].axi_rdata_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_top_clk_wiz_3_0 rise edge)
                                                     10.000    10.000 r  
    AC19                 IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.111    11.111    bd_top_i/clk_pll_100/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.174     3.936 r  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.744     5.681    bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     5.758 r  bd_top_i/clk_pll_100/inst/clkout1_buf/O
                         net (fo=6914, routed)        1.437     7.195    bd_top_i/gpu_top_0/inst/axi_interface/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X44Y88         FDRE                                         r  bd_top_i/gpu_top_0/inst/axi_interface/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[0].axi_rdata_int_reg[0]/C
                         clock pessimism             -0.583     6.612    
                         clock uncertainty           -0.077     6.535    
    SLICE_X44Y88         FDRE (Setup_fdre_C_D)        0.072     6.607    bd_top_i/gpu_top_0/inst/axi_interface/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[0].axi_rdata_int_reg[0]
  -------------------------------------------------------------------
                         required time                          6.607    
                         arrival time                          -6.030    
  -------------------------------------------------------------------
                         slack                                  0.577    

Slack (MET) :             0.602ns  (required time - arrival time)
  Source:                 bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_top_i/gpu_top_0/inst/axi_interface/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[5].axi_rdata_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_top_clk_wiz_3_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bd_top_clk_wiz_3_0 rise@10.000ns - clk_out1_bd_top_clk_wiz_3_0 rise@0.000ns)
  Data Path Delay:        9.136ns  (logic 2.962ns (32.422%)  route 6.174ns (67.578%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.731ns = ( 7.269 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.023ns
    Clock Pessimism Removal (CPR):    -0.583ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_top_clk_wiz_3_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.177     1.177    bd_top_i/clk_pll_100/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.926    -6.749 r  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.830    -4.919    bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -4.838 r  bd_top_i/clk_pll_100/inst/clkout1_buf/O
                         net (fo=6914, routed)        1.815    -3.023    bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X7Y3          RAMB36E1                                     r  bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.125    -0.898 r  bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           3.640     2.742    bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_9_2[5]
    SLICE_X39Y13         LUT6 (Prop_lut6_I3_O)        0.105     2.847 r  bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_20/O
                         net (fo=1, routed)           0.000     2.847    bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_20_n_0
    SLICE_X39Y13         MUXF7 (Prop_muxf7_I0_O)      0.178     3.025 r  bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     3.025    bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_9_n_0
    SLICE_X39Y13         MUXF8 (Prop_muxf8_I1_O)      0.079     3.104 r  bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_3/O
                         net (fo=1, routed)           1.087     4.191    bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_3_n_0
    SLICE_X38Y56         LUT5 (Prop_lut5_I4_O)        0.264     4.455 r  bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.401     4.856    bd_top_i/gpu_top_0/inst/lcd_ctrl/ram_rdata[5]
    SLICE_X39Y64         LUT5 (Prop_lut5_I4_O)        0.105     4.961 r  bd_top_i/gpu_top_0/inst/lcd_ctrl/axi_interface_i_27/O
                         net (fo=2, routed)           1.046     6.007    bd_top_i/gpu_top_0/inst/axi_interface/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_rddata_a[5]
    SLICE_X40Y89         LUT3 (Prop_lut3_I1_O)        0.106     6.113 r  bd_top_i/gpu_top_0/inst/axi_interface/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[5].axi_rdata_int[5]_i_1/O
                         net (fo=1, routed)           0.000     6.113    bd_top_i/gpu_top_0/inst/axi_interface/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[5].axi_rdata_int[5]_i_1_n_0
    SLICE_X40Y89         FDRE                                         r  bd_top_i/gpu_top_0/inst/axi_interface/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[5].axi_rdata_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_top_clk_wiz_3_0 rise edge)
                                                     10.000    10.000 r  
    AC19                 IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.111    11.111    bd_top_i/clk_pll_100/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.174     3.936 r  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.744     5.681    bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     5.758 r  bd_top_i/clk_pll_100/inst/clkout1_buf/O
                         net (fo=6914, routed)        1.511     7.269    bd_top_i/gpu_top_0/inst/axi_interface/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X40Y89         FDRE                                         r  bd_top_i/gpu_top_0/inst/axi_interface/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[5].axi_rdata_int_reg[5]/C
                         clock pessimism             -0.583     6.686    
                         clock uncertainty           -0.077     6.609    
    SLICE_X40Y89         FDRE (Setup_fdre_C_D)        0.106     6.715    bd_top_i/gpu_top_0/inst/axi_interface/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[5].axi_rdata_int_reg[5]
  -------------------------------------------------------------------
                         required time                          6.715    
                         arrival time                          -6.113    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.615ns  (required time - arrival time)
  Source:                 bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_top_i/gpu_top_0/inst/axi_interface/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_top_clk_wiz_3_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bd_top_clk_wiz_3_0 rise@10.000ns - clk_out1_bd_top_clk_wiz_3_0 rise@0.000ns)
  Data Path Delay:        8.971ns  (logic 2.860ns (31.879%)  route 6.111ns (68.121%))
  Logic Levels:           5  (LUT5=2 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.731ns = ( 7.269 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.017ns
    Clock Pessimism Removal (CPR):    -0.583ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_top_clk_wiz_3_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.177     1.177    bd_top_i/clk_pll_100/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.926    -6.749 r  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.830    -4.919    bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -4.838 r  bd_top_i/clk_pll_100/inst/clkout1_buf/O
                         net (fo=6914, routed)        1.821    -3.017    bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X7Y2          RAMB36E1                                     r  bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.125    -0.892 r  bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           3.571     2.679    bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_9_6[4]
    SLICE_X41Y11         LUT6 (Prop_lut6_I3_O)        0.105     2.784 r  bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_21/O
                         net (fo=1, routed)           0.000     2.784    bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_21_n_0
    SLICE_X41Y11         MUXF7 (Prop_muxf7_I1_O)      0.182     2.966 r  bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     2.966    bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_9_n_0
    SLICE_X41Y11         MUXF8 (Prop_muxf8_I1_O)      0.079     3.045 r  bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_3/O
                         net (fo=1, routed)           1.649     4.694    bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_3_n_0
    SLICE_X38Y84         LUT5 (Prop_lut5_I4_O)        0.264     4.958 r  bd_top_i/gpu_top_0/inst/lcd_ctrl/frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           0.229     5.187    bd_top_i/gpu_top_0/inst/lcd_ctrl/ram_rdata[4]
    SLICE_X38Y83         LUT5 (Prop_lut5_I4_O)        0.105     5.292 r  bd_top_i/gpu_top_0/inst/lcd_ctrl/axi_interface_i_28/O
                         net (fo=2, routed)           0.662     5.954    bd_top_i/gpu_top_0/inst/axi_interface/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_rddata_a[4]
    SLICE_X41Y89         FDRE                                         r  bd_top_i/gpu_top_0/inst/axi_interface/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_top_clk_wiz_3_0 rise edge)
                                                     10.000    10.000 r  
    AC19                 IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.111    11.111    bd_top_i/clk_pll_100/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.174     3.936 r  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.744     5.681    bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     5.758 r  bd_top_i/clk_pll_100/inst/clkout1_buf/O
                         net (fo=6914, routed)        1.511     7.269    bd_top_i/gpu_top_0/inst/axi_interface/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X41Y89         FDRE                                         r  bd_top_i/gpu_top_0/inst/axi_interface/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[4]/C
                         clock pessimism             -0.583     6.686    
                         clock uncertainty           -0.077     6.609    
    SLICE_X41Y89         FDRE (Setup_fdre_C_D)       -0.039     6.570    bd_top_i/gpu_top_0/inst/axi_interface/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[4]
  -------------------------------------------------------------------
                         required time                          6.570    
                         arrival time                          -5.954    
  -------------------------------------------------------------------
                         slack                                  0.615    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 bd_top_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/Thr_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_top_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_top_clk_wiz_3_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_top_clk_wiz_3_0 rise@0.000ns - clk_out1_bd_top_clk_wiz_3_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.258%)  route 0.124ns (46.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.710ns
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_top_clk_wiz_3_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.478     0.478    bd_top_i/clk_pll_100/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -2.185 r  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.713    -1.472    bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.446 r  bd_top_i/clk_pll_100/inst/clkout1_buf/O
                         net (fo=6914, routed)        0.687    -0.759    bd_top_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/s_axi_aclk
    SLICE_X23Y62         FDSE                                         r  bd_top_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/Thr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y62         FDSE (Prop_fdse_C_Q)         0.141    -0.618 r  bd_top_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/Thr_reg[0]/Q
                         net (fo=2, routed)           0.124    -0.494    bd_top_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/tsr_reg[7][0]
    SLICE_X22Y61         SRL16E                                       r  bd_top_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_top_clk_wiz_3_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.524     0.524    bd_top_i/clk_pll_100/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -2.474 r  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    -1.703    bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.674 r  bd_top_i/clk_pll_100/inst/clkout1_buf/O
                         net (fo=6914, routed)        0.964    -0.710    bd_top_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/s_axi_aclk
    SLICE_X22Y61         SRL16E                                       r  bd_top_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
                         clock pessimism             -0.032    -0.742    
    SLICE_X22Y61         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.559    bd_top_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                          -0.494    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 bd_top_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/AXI4_LITE_IF_GEN.IP2Bus_Data_sampled_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_top_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_top_clk_wiz_3_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_top_clk_wiz_3_0 rise@0.000ns - clk_out1_bd_top_clk_wiz_3_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.714ns
    Source Clock Delay      (SCD):    -0.761ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_top_clk_wiz_3_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.478     0.478    bd_top_i/clk_pll_100/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -2.185 r  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.713    -1.472    bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.446 r  bd_top_i/clk_pll_100/inst/clkout1_buf/O
                         net (fo=6914, routed)        0.685    -0.761    bd_top_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/s_axi_aclk
    SLICE_X21Y82         FDRE                                         r  bd_top_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/AXI4_LITE_IF_GEN.IP2Bus_Data_sampled_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.620 r  bd_top_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/AXI4_LITE_IF_GEN.IP2Bus_Data_sampled_reg[20]/Q
                         net (fo=1, routed)           0.055    -0.565    bd_top_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[20]
    SLICE_X20Y82         SRLC32E                                      r  bd_top_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_top_clk_wiz_3_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.524     0.524    bd_top_i/clk_pll_100/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -2.474 r  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    -1.703    bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.674 r  bd_top_i/clk_pll_100/inst/clkout1_buf/O
                         net (fo=6914, routed)        0.960    -0.714    bd_top_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X20Y82         SRLC32E                                      r  bd_top_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
                         clock pessimism             -0.034    -0.748    
    SLICE_X20Y82         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117    -0.631    bd_top_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32
  -------------------------------------------------------------------
                         required time                          0.631    
                         arrival time                          -0.565    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_top_clk_wiz_3_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_top_clk_wiz_3_0 rise@0.000ns - clk_out1_bd_top_clk_wiz_3_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.567%)  route 0.207ns (59.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.681ns
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.010ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_top_clk_wiz_3_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.478     0.478    bd_top_i/clk_pll_100/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -2.185 r  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.713    -1.472    bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.446 r  bd_top_i/clk_pll_100/inst/clkout1_buf/O
                         net (fo=6914, routed)        0.714    -0.732    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X4Y67          FDRE                                         r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDRE (Prop_fdre_C_Q)         0.141    -0.591 r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=11, routed)          0.207    -0.384    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/ADDRD3
    SLICE_X2Y66          RAMD32                                       r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_top_clk_wiz_3_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.524     0.524    bd_top_i/clk_pll_100/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -2.474 r  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    -1.703    bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.674 r  bd_top_i/clk_pll_100/inst/clkout1_buf/O
                         net (fo=6914, routed)        0.993    -0.681    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X2Y66          RAMD32                                       r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.010    -0.691    
    SLICE_X2Y66          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.451    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.384    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_top_clk_wiz_3_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_top_clk_wiz_3_0 rise@0.000ns - clk_out1_bd_top_clk_wiz_3_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.567%)  route 0.207ns (59.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.681ns
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.010ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_top_clk_wiz_3_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.478     0.478    bd_top_i/clk_pll_100/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -2.185 r  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.713    -1.472    bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.446 r  bd_top_i/clk_pll_100/inst/clkout1_buf/O
                         net (fo=6914, routed)        0.714    -0.732    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X4Y67          FDRE                                         r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDRE (Prop_fdre_C_Q)         0.141    -0.591 r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=11, routed)          0.207    -0.384    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/ADDRD3
    SLICE_X2Y66          RAMD32                                       r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_top_clk_wiz_3_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.524     0.524    bd_top_i/clk_pll_100/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -2.474 r  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    -1.703    bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.674 r  bd_top_i/clk_pll_100/inst/clkout1_buf/O
                         net (fo=6914, routed)        0.993    -0.681    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X2Y66          RAMD32                                       r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.010    -0.691    
    SLICE_X2Y66          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.451    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.384    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_top_clk_wiz_3_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_top_clk_wiz_3_0 rise@0.000ns - clk_out1_bd_top_clk_wiz_3_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.567%)  route 0.207ns (59.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.681ns
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.010ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_top_clk_wiz_3_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.478     0.478    bd_top_i/clk_pll_100/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -2.185 r  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.713    -1.472    bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.446 r  bd_top_i/clk_pll_100/inst/clkout1_buf/O
                         net (fo=6914, routed)        0.714    -0.732    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X4Y67          FDRE                                         r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDRE (Prop_fdre_C_Q)         0.141    -0.591 r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=11, routed)          0.207    -0.384    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/ADDRD3
    SLICE_X2Y66          RAMD32                                       r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_top_clk_wiz_3_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.524     0.524    bd_top_i/clk_pll_100/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -2.474 r  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    -1.703    bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.674 r  bd_top_i/clk_pll_100/inst/clkout1_buf/O
                         net (fo=6914, routed)        0.993    -0.681    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X2Y66          RAMD32                                       r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.010    -0.691    
    SLICE_X2Y66          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.451    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.384    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_top_clk_wiz_3_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_top_clk_wiz_3_0 rise@0.000ns - clk_out1_bd_top_clk_wiz_3_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.567%)  route 0.207ns (59.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.681ns
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.010ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_top_clk_wiz_3_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.478     0.478    bd_top_i/clk_pll_100/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -2.185 r  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.713    -1.472    bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.446 r  bd_top_i/clk_pll_100/inst/clkout1_buf/O
                         net (fo=6914, routed)        0.714    -0.732    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X4Y67          FDRE                                         r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDRE (Prop_fdre_C_Q)         0.141    -0.591 r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=11, routed)          0.207    -0.384    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/ADDRD3
    SLICE_X2Y66          RAMD32                                       r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_top_clk_wiz_3_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.524     0.524    bd_top_i/clk_pll_100/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -2.474 r  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    -1.703    bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.674 r  bd_top_i/clk_pll_100/inst/clkout1_buf/O
                         net (fo=6914, routed)        0.993    -0.681    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X2Y66          RAMD32                                       r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.010    -0.691    
    SLICE_X2Y66          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.451    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.384    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_top_clk_wiz_3_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_top_clk_wiz_3_0 rise@0.000ns - clk_out1_bd_top_clk_wiz_3_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.567%)  route 0.207ns (59.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.681ns
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.010ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_top_clk_wiz_3_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.478     0.478    bd_top_i/clk_pll_100/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -2.185 r  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.713    -1.472    bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.446 r  bd_top_i/clk_pll_100/inst/clkout1_buf/O
                         net (fo=6914, routed)        0.714    -0.732    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X4Y67          FDRE                                         r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDRE (Prop_fdre_C_Q)         0.141    -0.591 r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=11, routed)          0.207    -0.384    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/ADDRD3
    SLICE_X2Y66          RAMD32                                       r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_top_clk_wiz_3_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.524     0.524    bd_top_i/clk_pll_100/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -2.474 r  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    -1.703    bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.674 r  bd_top_i/clk_pll_100/inst/clkout1_buf/O
                         net (fo=6914, routed)        0.993    -0.681    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X2Y66          RAMD32                                       r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.010    -0.691    
    SLICE_X2Y66          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.451    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.384    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_top_clk_wiz_3_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_top_clk_wiz_3_0 rise@0.000ns - clk_out1_bd_top_clk_wiz_3_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.567%)  route 0.207ns (59.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.681ns
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.010ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_top_clk_wiz_3_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.478     0.478    bd_top_i/clk_pll_100/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -2.185 r  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.713    -1.472    bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.446 r  bd_top_i/clk_pll_100/inst/clkout1_buf/O
                         net (fo=6914, routed)        0.714    -0.732    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X4Y67          FDRE                                         r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDRE (Prop_fdre_C_Q)         0.141    -0.591 r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=11, routed)          0.207    -0.384    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/ADDRD3
    SLICE_X2Y66          RAMD32                                       r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_top_clk_wiz_3_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.524     0.524    bd_top_i/clk_pll_100/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -2.474 r  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    -1.703    bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.674 r  bd_top_i/clk_pll_100/inst/clkout1_buf/O
                         net (fo=6914, routed)        0.993    -0.681    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X2Y66          RAMD32                                       r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.010    -0.691    
    SLICE_X2Y66          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.451    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.384    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_top_clk_wiz_3_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_top_clk_wiz_3_0 rise@0.000ns - clk_out1_bd_top_clk_wiz_3_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.567%)  route 0.207ns (59.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.681ns
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.010ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_top_clk_wiz_3_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.478     0.478    bd_top_i/clk_pll_100/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -2.185 r  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.713    -1.472    bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.446 r  bd_top_i/clk_pll_100/inst/clkout1_buf/O
                         net (fo=6914, routed)        0.714    -0.732    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X4Y67          FDRE                                         r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDRE (Prop_fdre_C_Q)         0.141    -0.591 r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=11, routed)          0.207    -0.384    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/ADDRD3
    SLICE_X2Y66          RAMS32                                       r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_top_clk_wiz_3_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.524     0.524    bd_top_i/clk_pll_100/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -2.474 r  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    -1.703    bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.674 r  bd_top_i/clk_pll_100/inst/clkout1_buf/O
                         net (fo=6914, routed)        0.993    -0.681    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X2Y66          RAMS32                                       r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.010    -0.691    
    SLICE_X2Y66          RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240    -0.451    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.384    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_top_clk_wiz_3_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_top_clk_wiz_3_0 rise@0.000ns - clk_out1_bd_top_clk_wiz_3_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.567%)  route 0.207ns (59.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.681ns
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.010ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_top_clk_wiz_3_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.478     0.478    bd_top_i/clk_pll_100/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -2.185 r  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.713    -1.472    bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.446 r  bd_top_i/clk_pll_100/inst/clkout1_buf/O
                         net (fo=6914, routed)        0.714    -0.732    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X4Y67          FDRE                                         r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDRE (Prop_fdre_C_Q)         0.141    -0.591 r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=11, routed)          0.207    -0.384    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/ADDRD3
    SLICE_X2Y66          RAMS32                                       r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_top_clk_wiz_3_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.524     0.524    bd_top_i/clk_pll_100/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -2.474 r  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    -1.703    bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.674 r  bd_top_i/clk_pll_100/inst/clkout1_buf/O
                         net (fo=6914, routed)        0.993    -0.681    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X2Y66          RAMS32                                       r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism             -0.010    -0.691    
    SLICE_X2Y66          RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240    -0.451    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.384    
  -------------------------------------------------------------------
                         slack                                  0.067    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_bd_top_clk_wiz_3_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         10.000      7.528      RAMB18_X0Y30    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PING/xpm_mem_gen.xpm_memory_inst_1/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         10.000      7.528      RAMB18_X0Y30    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PING/xpm_mem_gen.xpm_memory_inst_1/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         10.000      7.528      RAMB18_X0Y32    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PING/xpm_mem_gen.xpm_memory_inst_2/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         10.000      7.528      RAMB18_X0Y32    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PING/xpm_mem_gen.xpm_memory_inst_2/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         10.000      7.528      RAMB18_X0Y31    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PONG_GEN.RX_PONG_I/xpm_mem_gen.xpm_memory_inst_1/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         10.000      7.528      RAMB18_X0Y31    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PONG_GEN.RX_PONG_I/xpm_mem_gen.xpm_memory_inst_1/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         10.000      7.528      RAMB18_X0Y33    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PONG_GEN.RX_PONG_I/xpm_mem_gen.xpm_memory_inst_2/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         10.000      7.528      RAMB18_X0Y33    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PONG_GEN.RX_PONG_I/xpm_mem_gen.xpm_memory_inst_2/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         10.000      7.528      RAMB18_X1Y30    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/TX_PING/xpm_mem_gen.xpm_memory_inst_1/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         10.000      7.528      RAMB18_X1Y30    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/TX_PING/xpm_mem_gen.xpm_memory_inst_1/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y1  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X10Y72    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/NODEMACADDRRAMI/ram16x4i/ram16x1_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X10Y72    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/NODEMACADDRRAMI/ram16x4i/ram16x1_1/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X10Y72    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/NODEMACADDRRAMI/ram16x4i/ram16x1_2/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X10Y72    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/NODEMACADDRRAMI/ram16x4i/ram16x1_3/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X10Y96    bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X10Y96    bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X10Y96    bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X10Y96    bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X10Y96    bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X10Y96    bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMC_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X56Y93    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X56Y93    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X56Y93    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X56Y93    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X56Y93    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X56Y93    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X56Y93    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X56Y93    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X60Y94    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X60Y94    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_bd_top_clk_wiz_3_0
  To Clock:  clkfbout_bd_top_clk_wiz_3_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_bd_top_clk_wiz_3_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y5   bd_top_i/clk_pll_100/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y1  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  bd_top_i/clk_pll_200/inst/clk_in1
  To Clock:  bd_top_i/clk_pll_200/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         bd_top_i/clk_pll_200/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { bd_top_i/clk_pll_200/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  bd_top_i/clk_pll_200/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y2  bd_top_i/clk_pll_200/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  bd_top_i/clk_pll_200/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  bd_top_i/clk_pll_200/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  bd_top_i/clk_pll_200/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  bd_top_i/clk_pll_200/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_ref_bd_top_clk_wiz_2_0
  To Clock:  clk_ref_bd_top_clk_wiz_2_0

Setup :            0  Failing Endpoints,  Worst Slack        1.871ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.871ns  (required time - arrival time)
  Source:                 bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ref_bd_top_clk_wiz_2_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_ref_bd_top_clk_wiz_2_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_ref_bd_top_clk_wiz_2_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_ref_bd_top_clk_wiz_2_0 rise@5.000ns - clk_ref_bd_top_clk_wiz_2_0 rise@0.000ns)
  Data Path Delay:        2.485ns  (logic 0.590ns (23.743%)  route 1.895ns (76.257%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.715ns = ( 2.285 - 5.000 ) 
    Source Clock Delay      (SCD):    -3.148ns
    Clock Pessimism Removal (CPR):    -0.587ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_bd_top_clk_wiz_2_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.404     1.404    bd_top_i/clk_pll_200/inst/clk_in1
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -6.241 r  bd_top_i/clk_pll_200/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -4.685    bd_top_i/clk_pll_200/inst/clk_ref_bd_top_clk_wiz_2_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -4.604 r  bd_top_i/clk_pll_200/inst/clkout1_buf/O
                         net (fo=62, routed)          1.455    -3.148    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X37Y174        FDRE                                         r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y174        FDRE (Prop_fdre_C_Q)         0.348    -2.800 r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.728    -2.073    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X39Y170        LUT2 (Prop_lut2_I0_O)        0.242    -1.831 r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          1.167    -0.664    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0
    SLICE_X42Y145        FDRE                                         r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref_bd_top_clk_wiz_2_0 rise edge)
                                                      5.000     5.000 r  
    AC19                 IBUF                         0.000     5.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.327     6.327    bd_top_i/clk_pll_200/inst/clk_in1
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    -0.579 r  bd_top_i/clk_pll_200/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     0.906    bd_top_i/clk_pll_200/inst/clk_ref_bd_top_clk_wiz_2_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.983 r  bd_top_i/clk_pll_200/inst/clkout1_buf/O
                         net (fo=62, routed)          1.302     2.285    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X42Y145        FDRE                                         r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]/C
                         clock pessimism             -0.587     1.698    
                         clock uncertainty           -0.067     1.631    
    SLICE_X42Y145        FDRE (Setup_fdre_C_R)       -0.423     1.208    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]
  -------------------------------------------------------------------
                         required time                          1.208    
                         arrival time                           0.664    
  -------------------------------------------------------------------
                         slack                                  1.871    

Slack (MET) :             1.871ns  (required time - arrival time)
  Source:                 bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ref_bd_top_clk_wiz_2_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_ref_bd_top_clk_wiz_2_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_ref_bd_top_clk_wiz_2_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_ref_bd_top_clk_wiz_2_0 rise@5.000ns - clk_ref_bd_top_clk_wiz_2_0 rise@0.000ns)
  Data Path Delay:        2.485ns  (logic 0.590ns (23.743%)  route 1.895ns (76.257%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.715ns = ( 2.285 - 5.000 ) 
    Source Clock Delay      (SCD):    -3.148ns
    Clock Pessimism Removal (CPR):    -0.587ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_bd_top_clk_wiz_2_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.404     1.404    bd_top_i/clk_pll_200/inst/clk_in1
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -6.241 r  bd_top_i/clk_pll_200/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -4.685    bd_top_i/clk_pll_200/inst/clk_ref_bd_top_clk_wiz_2_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -4.604 r  bd_top_i/clk_pll_200/inst/clkout1_buf/O
                         net (fo=62, routed)          1.455    -3.148    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X37Y174        FDRE                                         r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y174        FDRE (Prop_fdre_C_Q)         0.348    -2.800 r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.728    -2.073    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X39Y170        LUT2 (Prop_lut2_I0_O)        0.242    -1.831 r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          1.167    -0.664    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0
    SLICE_X42Y145        FDRE                                         r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref_bd_top_clk_wiz_2_0 rise edge)
                                                      5.000     5.000 r  
    AC19                 IBUF                         0.000     5.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.327     6.327    bd_top_i/clk_pll_200/inst/clk_in1
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    -0.579 r  bd_top_i/clk_pll_200/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     0.906    bd_top_i/clk_pll_200/inst/clk_ref_bd_top_clk_wiz_2_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.983 r  bd_top_i/clk_pll_200/inst/clkout1_buf/O
                         net (fo=62, routed)          1.302     2.285    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X42Y145        FDRE                                         r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[8]/C
                         clock pessimism             -0.587     1.698    
                         clock uncertainty           -0.067     1.631    
    SLICE_X42Y145        FDRE (Setup_fdre_C_R)       -0.423     1.208    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[8]
  -------------------------------------------------------------------
                         required time                          1.208    
                         arrival time                           0.664    
  -------------------------------------------------------------------
                         slack                                  1.871    

Slack (MET) :             1.871ns  (required time - arrival time)
  Source:                 bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ref_bd_top_clk_wiz_2_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_ref_bd_top_clk_wiz_2_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_ref_bd_top_clk_wiz_2_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_ref_bd_top_clk_wiz_2_0 rise@5.000ns - clk_ref_bd_top_clk_wiz_2_0 rise@0.000ns)
  Data Path Delay:        2.485ns  (logic 0.590ns (23.743%)  route 1.895ns (76.257%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.715ns = ( 2.285 - 5.000 ) 
    Source Clock Delay      (SCD):    -3.148ns
    Clock Pessimism Removal (CPR):    -0.587ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_bd_top_clk_wiz_2_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.404     1.404    bd_top_i/clk_pll_200/inst/clk_in1
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -6.241 r  bd_top_i/clk_pll_200/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -4.685    bd_top_i/clk_pll_200/inst/clk_ref_bd_top_clk_wiz_2_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -4.604 r  bd_top_i/clk_pll_200/inst/clkout1_buf/O
                         net (fo=62, routed)          1.455    -3.148    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X37Y174        FDRE                                         r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y174        FDRE (Prop_fdre_C_Q)         0.348    -2.800 r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.728    -2.073    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X39Y170        LUT2 (Prop_lut2_I0_O)        0.242    -1.831 r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          1.167    -0.664    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0
    SLICE_X42Y145        FDRE                                         r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref_bd_top_clk_wiz_2_0 rise edge)
                                                      5.000     5.000 r  
    AC19                 IBUF                         0.000     5.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.327     6.327    bd_top_i/clk_pll_200/inst/clk_in1
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    -0.579 r  bd_top_i/clk_pll_200/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     0.906    bd_top_i/clk_pll_200/inst/clk_ref_bd_top_clk_wiz_2_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.983 r  bd_top_i/clk_pll_200/inst/clkout1_buf/O
                         net (fo=62, routed)          1.302     2.285    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X42Y145        FDRE                                         r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[9]/C
                         clock pessimism             -0.587     1.698    
                         clock uncertainty           -0.067     1.631    
    SLICE_X42Y145        FDRE (Setup_fdre_C_R)       -0.423     1.208    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[9]
  -------------------------------------------------------------------
                         required time                          1.208    
                         arrival time                           0.664    
  -------------------------------------------------------------------
                         slack                                  1.871    

Slack (MET) :             1.992ns  (required time - arrival time)
  Source:                 bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ref_bd_top_clk_wiz_2_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_ref_bd_top_clk_wiz_2_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_ref_bd_top_clk_wiz_2_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_ref_bd_top_clk_wiz_2_0 rise@5.000ns - clk_ref_bd_top_clk_wiz_2_0 rise@0.000ns)
  Data Path Delay:        2.364ns  (logic 0.590ns (24.960%)  route 1.774ns (75.040%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.715ns = ( 2.285 - 5.000 ) 
    Source Clock Delay      (SCD):    -3.148ns
    Clock Pessimism Removal (CPR):    -0.587ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_bd_top_clk_wiz_2_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.404     1.404    bd_top_i/clk_pll_200/inst/clk_in1
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -6.241 r  bd_top_i/clk_pll_200/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -4.685    bd_top_i/clk_pll_200/inst/clk_ref_bd_top_clk_wiz_2_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -4.604 r  bd_top_i/clk_pll_200/inst/clkout1_buf/O
                         net (fo=62, routed)          1.455    -3.148    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X37Y174        FDRE                                         r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y174        FDRE (Prop_fdre_C_Q)         0.348    -2.800 r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.728    -2.073    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X39Y170        LUT2 (Prop_lut2_I0_O)        0.242    -1.831 r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          1.046    -0.785    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0
    SLICE_X42Y147        FDRE                                         r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref_bd_top_clk_wiz_2_0 rise edge)
                                                      5.000     5.000 r  
    AC19                 IBUF                         0.000     5.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.327     6.327    bd_top_i/clk_pll_200/inst/clk_in1
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    -0.579 r  bd_top_i/clk_pll_200/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     0.906    bd_top_i/clk_pll_200/inst/clk_ref_bd_top_clk_wiz_2_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.983 r  bd_top_i/clk_pll_200/inst/clkout1_buf/O
                         net (fo=62, routed)          1.302     2.285    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X42Y147        FDRE                                         r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[6]/C
                         clock pessimism             -0.587     1.698    
                         clock uncertainty           -0.067     1.631    
    SLICE_X42Y147        FDRE (Setup_fdre_C_R)       -0.423     1.208    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[6]
  -------------------------------------------------------------------
                         required time                          1.208    
                         arrival time                           0.785    
  -------------------------------------------------------------------
                         slack                                  1.992    

Slack (MET) :             1.992ns  (required time - arrival time)
  Source:                 bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ref_bd_top_clk_wiz_2_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_ref_bd_top_clk_wiz_2_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_ref_bd_top_clk_wiz_2_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_ref_bd_top_clk_wiz_2_0 rise@5.000ns - clk_ref_bd_top_clk_wiz_2_0 rise@0.000ns)
  Data Path Delay:        2.364ns  (logic 0.590ns (24.960%)  route 1.774ns (75.040%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.715ns = ( 2.285 - 5.000 ) 
    Source Clock Delay      (SCD):    -3.148ns
    Clock Pessimism Removal (CPR):    -0.587ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_bd_top_clk_wiz_2_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.404     1.404    bd_top_i/clk_pll_200/inst/clk_in1
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -6.241 r  bd_top_i/clk_pll_200/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -4.685    bd_top_i/clk_pll_200/inst/clk_ref_bd_top_clk_wiz_2_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -4.604 r  bd_top_i/clk_pll_200/inst/clkout1_buf/O
                         net (fo=62, routed)          1.455    -3.148    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X37Y174        FDRE                                         r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y174        FDRE (Prop_fdre_C_Q)         0.348    -2.800 r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.728    -2.073    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X39Y170        LUT2 (Prop_lut2_I0_O)        0.242    -1.831 r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          1.046    -0.785    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0
    SLICE_X42Y147        FDRE                                         r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref_bd_top_clk_wiz_2_0 rise edge)
                                                      5.000     5.000 r  
    AC19                 IBUF                         0.000     5.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.327     6.327    bd_top_i/clk_pll_200/inst/clk_in1
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    -0.579 r  bd_top_i/clk_pll_200/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     0.906    bd_top_i/clk_pll_200/inst/clk_ref_bd_top_clk_wiz_2_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.983 r  bd_top_i/clk_pll_200/inst/clkout1_buf/O
                         net (fo=62, routed)          1.302     2.285    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X42Y147        FDRE                                         r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[7]/C
                         clock pessimism             -0.587     1.698    
                         clock uncertainty           -0.067     1.631    
    SLICE_X42Y147        FDRE (Setup_fdre_C_R)       -0.423     1.208    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[7]
  -------------------------------------------------------------------
                         required time                          1.208    
                         arrival time                           0.785    
  -------------------------------------------------------------------
                         slack                                  1.992    

Slack (MET) :             2.045ns  (required time - arrival time)
  Source:                 bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ref_bd_top_clk_wiz_2_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_ref_bd_top_clk_wiz_2_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_ref_bd_top_clk_wiz_2_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_ref_bd_top_clk_wiz_2_0 rise@5.000ns - clk_ref_bd_top_clk_wiz_2_0 rise@0.000ns)
  Data Path Delay:        2.365ns  (logic 0.590ns (24.952%)  route 1.775ns (75.048%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.728ns = ( 2.272 - 5.000 ) 
    Source Clock Delay      (SCD):    -3.148ns
    Clock Pessimism Removal (CPR):    -0.520ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_bd_top_clk_wiz_2_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.404     1.404    bd_top_i/clk_pll_200/inst/clk_in1
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -6.241 r  bd_top_i/clk_pll_200/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -4.685    bd_top_i/clk_pll_200/inst/clk_ref_bd_top_clk_wiz_2_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -4.604 r  bd_top_i/clk_pll_200/inst/clkout1_buf/O
                         net (fo=62, routed)          1.455    -3.148    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X37Y174        FDRE                                         r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y174        FDRE (Prop_fdre_C_Q)         0.348    -2.800 r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.728    -2.073    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X39Y170        LUT2 (Prop_lut2_I0_O)        0.242    -1.831 r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          1.047    -0.784    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0
    SLICE_X44Y152        FDRE                                         r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref_bd_top_clk_wiz_2_0 rise edge)
                                                      5.000     5.000 r  
    AC19                 IBUF                         0.000     5.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.327     6.327    bd_top_i/clk_pll_200/inst/clk_in1
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    -0.579 r  bd_top_i/clk_pll_200/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     0.906    bd_top_i/clk_pll_200/inst/clk_ref_bd_top_clk_wiz_2_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.983 r  bd_top_i/clk_pll_200/inst/clkout1_buf/O
                         net (fo=62, routed)          1.289     2.272    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X44Y152        FDRE                                         r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[3]/C
                         clock pessimism             -0.520     1.752    
                         clock uncertainty           -0.067     1.684    
    SLICE_X44Y152        FDRE (Setup_fdre_C_R)       -0.423     1.261    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[3]
  -------------------------------------------------------------------
                         required time                          1.261    
                         arrival time                           0.784    
  -------------------------------------------------------------------
                         slack                                  2.045    

Slack (MET) :             2.045ns  (required time - arrival time)
  Source:                 bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ref_bd_top_clk_wiz_2_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_ref_bd_top_clk_wiz_2_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_ref_bd_top_clk_wiz_2_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_ref_bd_top_clk_wiz_2_0 rise@5.000ns - clk_ref_bd_top_clk_wiz_2_0 rise@0.000ns)
  Data Path Delay:        2.365ns  (logic 0.590ns (24.952%)  route 1.775ns (75.048%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.728ns = ( 2.272 - 5.000 ) 
    Source Clock Delay      (SCD):    -3.148ns
    Clock Pessimism Removal (CPR):    -0.520ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_bd_top_clk_wiz_2_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.404     1.404    bd_top_i/clk_pll_200/inst/clk_in1
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -6.241 r  bd_top_i/clk_pll_200/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -4.685    bd_top_i/clk_pll_200/inst/clk_ref_bd_top_clk_wiz_2_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -4.604 r  bd_top_i/clk_pll_200/inst/clkout1_buf/O
                         net (fo=62, routed)          1.455    -3.148    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X37Y174        FDRE                                         r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y174        FDRE (Prop_fdre_C_Q)         0.348    -2.800 r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.728    -2.073    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X39Y170        LUT2 (Prop_lut2_I0_O)        0.242    -1.831 r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          1.047    -0.784    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0
    SLICE_X44Y152        FDRE                                         r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref_bd_top_clk_wiz_2_0 rise edge)
                                                      5.000     5.000 r  
    AC19                 IBUF                         0.000     5.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.327     6.327    bd_top_i/clk_pll_200/inst/clk_in1
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    -0.579 r  bd_top_i/clk_pll_200/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     0.906    bd_top_i/clk_pll_200/inst/clk_ref_bd_top_clk_wiz_2_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.983 r  bd_top_i/clk_pll_200/inst/clkout1_buf/O
                         net (fo=62, routed)          1.289     2.272    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X44Y152        FDRE                                         r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]/C
                         clock pessimism             -0.520     1.752    
                         clock uncertainty           -0.067     1.684    
    SLICE_X44Y152        FDRE (Setup_fdre_C_R)       -0.423     1.261    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]
  -------------------------------------------------------------------
                         required time                          1.261    
                         arrival time                           0.784    
  -------------------------------------------------------------------
                         slack                                  2.045    

Slack (MET) :             2.045ns  (required time - arrival time)
  Source:                 bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ref_bd_top_clk_wiz_2_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_ref_bd_top_clk_wiz_2_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_ref_bd_top_clk_wiz_2_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_ref_bd_top_clk_wiz_2_0 rise@5.000ns - clk_ref_bd_top_clk_wiz_2_0 rise@0.000ns)
  Data Path Delay:        2.365ns  (logic 0.590ns (24.952%)  route 1.775ns (75.048%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.728ns = ( 2.272 - 5.000 ) 
    Source Clock Delay      (SCD):    -3.148ns
    Clock Pessimism Removal (CPR):    -0.520ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_bd_top_clk_wiz_2_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.404     1.404    bd_top_i/clk_pll_200/inst/clk_in1
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -6.241 r  bd_top_i/clk_pll_200/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -4.685    bd_top_i/clk_pll_200/inst/clk_ref_bd_top_clk_wiz_2_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -4.604 r  bd_top_i/clk_pll_200/inst/clkout1_buf/O
                         net (fo=62, routed)          1.455    -3.148    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X37Y174        FDRE                                         r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y174        FDRE (Prop_fdre_C_Q)         0.348    -2.800 r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.728    -2.073    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X39Y170        LUT2 (Prop_lut2_I0_O)        0.242    -1.831 r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          1.047    -0.784    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0
    SLICE_X44Y152        FDRE                                         r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref_bd_top_clk_wiz_2_0 rise edge)
                                                      5.000     5.000 r  
    AC19                 IBUF                         0.000     5.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.327     6.327    bd_top_i/clk_pll_200/inst/clk_in1
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    -0.579 r  bd_top_i/clk_pll_200/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     0.906    bd_top_i/clk_pll_200/inst/clk_ref_bd_top_clk_wiz_2_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.983 r  bd_top_i/clk_pll_200/inst/clkout1_buf/O
                         net (fo=62, routed)          1.289     2.272    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X44Y152        FDRE                                         r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]/C
                         clock pessimism             -0.520     1.752    
                         clock uncertainty           -0.067     1.684    
    SLICE_X44Y152        FDRE (Setup_fdre_C_R)       -0.423     1.261    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]
  -------------------------------------------------------------------
                         required time                          1.261    
                         arrival time                           0.784    
  -------------------------------------------------------------------
                         slack                                  2.045    

Slack (MET) :             2.116ns  (required time - arrival time)
  Source:                 bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ref_bd_top_clk_wiz_2_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_ref_bd_top_clk_wiz_2_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_ref_bd_top_clk_wiz_2_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_ref_bd_top_clk_wiz_2_0 rise@5.000ns - clk_ref_bd_top_clk_wiz_2_0 rise@0.000ns)
  Data Path Delay:        2.365ns  (logic 0.590ns (24.952%)  route 1.775ns (75.048%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.728ns = ( 2.272 - 5.000 ) 
    Source Clock Delay      (SCD):    -3.148ns
    Clock Pessimism Removal (CPR):    -0.520ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_bd_top_clk_wiz_2_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.404     1.404    bd_top_i/clk_pll_200/inst/clk_in1
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -6.241 r  bd_top_i/clk_pll_200/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -4.685    bd_top_i/clk_pll_200/inst/clk_ref_bd_top_clk_wiz_2_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -4.604 r  bd_top_i/clk_pll_200/inst/clkout1_buf/O
                         net (fo=62, routed)          1.455    -3.148    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X37Y174        FDRE                                         r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y174        FDRE (Prop_fdre_C_Q)         0.348    -2.800 r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.728    -2.073    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X39Y170        LUT2 (Prop_lut2_I0_O)        0.242    -1.831 r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          1.047    -0.784    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0
    SLICE_X45Y152        FDRE                                         r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref_bd_top_clk_wiz_2_0 rise edge)
                                                      5.000     5.000 r  
    AC19                 IBUF                         0.000     5.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.327     6.327    bd_top_i/clk_pll_200/inst/clk_in1
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    -0.579 r  bd_top_i/clk_pll_200/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     0.906    bd_top_i/clk_pll_200/inst/clk_ref_bd_top_clk_wiz_2_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.983 r  bd_top_i/clk_pll_200/inst/clkout1_buf/O
                         net (fo=62, routed)          1.289     2.272    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X45Y152        FDRE                                         r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]/C
                         clock pessimism             -0.520     1.752    
                         clock uncertainty           -0.067     1.684    
    SLICE_X45Y152        FDRE (Setup_fdre_C_R)       -0.352     1.332    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]
  -------------------------------------------------------------------
                         required time                          1.332    
                         arrival time                           0.784    
  -------------------------------------------------------------------
                         slack                                  2.116    

Slack (MET) :             2.116ns  (required time - arrival time)
  Source:                 bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ref_bd_top_clk_wiz_2_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_ref_bd_top_clk_wiz_2_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_ref_bd_top_clk_wiz_2_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_ref_bd_top_clk_wiz_2_0 rise@5.000ns - clk_ref_bd_top_clk_wiz_2_0 rise@0.000ns)
  Data Path Delay:        2.365ns  (logic 0.590ns (24.952%)  route 1.775ns (75.048%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.728ns = ( 2.272 - 5.000 ) 
    Source Clock Delay      (SCD):    -3.148ns
    Clock Pessimism Removal (CPR):    -0.520ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_bd_top_clk_wiz_2_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.404     1.404    bd_top_i/clk_pll_200/inst/clk_in1
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -6.241 r  bd_top_i/clk_pll_200/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -4.685    bd_top_i/clk_pll_200/inst/clk_ref_bd_top_clk_wiz_2_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -4.604 r  bd_top_i/clk_pll_200/inst/clkout1_buf/O
                         net (fo=62, routed)          1.455    -3.148    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X37Y174        FDRE                                         r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y174        FDRE (Prop_fdre_C_Q)         0.348    -2.800 r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.728    -2.073    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X39Y170        LUT2 (Prop_lut2_I0_O)        0.242    -1.831 r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          1.047    -0.784    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0
    SLICE_X45Y152        FDRE                                         r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref_bd_top_clk_wiz_2_0 rise edge)
                                                      5.000     5.000 r  
    AC19                 IBUF                         0.000     5.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.327     6.327    bd_top_i/clk_pll_200/inst/clk_in1
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    -0.579 r  bd_top_i/clk_pll_200/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     0.906    bd_top_i/clk_pll_200/inst/clk_ref_bd_top_clk_wiz_2_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.983 r  bd_top_i/clk_pll_200/inst/clkout1_buf/O
                         net (fo=62, routed)          1.289     2.272    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X45Y152        FDRE                                         r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]/C
                         clock pessimism             -0.520     1.752    
                         clock uncertainty           -0.067     1.684    
    SLICE_X45Y152        FDRE (Setup_fdre_C_R)       -0.352     1.332    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]
  -------------------------------------------------------------------
                         required time                          1.332    
                         arrival time                           0.784    
  -------------------------------------------------------------------
                         slack                                  2.116    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ref_bd_top_clk_wiz_2_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_ref_bd_top_clk_wiz_2_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_ref_bd_top_clk_wiz_2_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ref_bd_top_clk_wiz_2_0 rise@0.000ns - clk_ref_bd_top_clk_wiz_2_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_bd_top_clk_wiz_2_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.565     0.565    bd_top_i/clk_pll_200/inst/clk_in1
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.958 r  bd_top_i/clk_pll_200/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.398    bd_top_i/clk_pll_200/inst/clk_ref_bd_top_clk_wiz_2_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.372 r  bd_top_i/clk_pll_200/inst/clkout1_buf/O
                         net (fo=62, routed)          0.601    -0.772    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X37Y174        FDRE                                         r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y174        FDRE (Prop_fdre_C_Q)         0.141    -0.631 r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/Q
                         net (fo=1, routed)           0.055    -0.575    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1
    SLICE_X37Y174        FDRE                                         r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref_bd_top_clk_wiz_2_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.620     0.620    bd_top_i/clk_pll_200/inst/clk_in1
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -2.231 r  bd_top_i/clk_pll_200/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.620    bd_top_i/clk_pll_200/inst/clk_ref_bd_top_clk_wiz_2_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.591 r  bd_top_i/clk_pll_200/inst/clkout1_buf/O
                         net (fo=62, routed)          0.870    -0.722    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X37Y174        FDRE                                         r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                         clock pessimism             -0.050    -0.772    
    SLICE_X37Y174        FDRE (Hold_fdre_C_D)         0.075    -0.697    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg
  -------------------------------------------------------------------
                         required time                          0.697    
                         arrival time                          -0.575    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ref_bd_top_clk_wiz_2_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_ref_bd_top_clk_wiz_2_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_ref_bd_top_clk_wiz_2_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ref_bd_top_clk_wiz_2_0 rise@0.000ns - clk_ref_bd_top_clk_wiz_2_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.145%)  route 0.065ns (25.855%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.717ns
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_bd_top_clk_wiz_2_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.565     0.565    bd_top_i/clk_pll_200/inst/clk_in1
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.958 r  bd_top_i/clk_pll_200/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.398    bd_top_i/clk_pll_200/inst/clk_ref_bd_top_clk_wiz_2_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.372 r  bd_top_i/clk_pll_200/inst/clkout1_buf/O
                         net (fo=62, routed)          0.605    -0.768    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X38Y170        FDRE                                         r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y170        FDRE (Prop_fdre_C_Q)         0.141    -0.627 f  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/Q
                         net (fo=3, routed)           0.065    -0.562    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg_n_0_[2]
    SLICE_X39Y170        LUT4 (Prop_lut4_I2_O)        0.045    -0.517 r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_i_1/O
                         net (fo=1, routed)           0.000    -0.517    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_i_1_n_0
    SLICE_X39Y170        FDRE                                         r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref_bd_top_clk_wiz_2_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.620     0.620    bd_top_i/clk_pll_200/inst/clk_in1
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -2.231 r  bd_top_i/clk_pll_200/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.620    bd_top_i/clk_pll_200/inst/clk_ref_bd_top_clk_wiz_2_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.591 r  bd_top_i/clk_pll_200/inst/clkout1_buf/O
                         net (fo=62, routed)          0.875    -0.717    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X39Y170        FDRE                                         r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg/C
                         clock pessimism             -0.038    -0.755    
    SLICE_X39Y170        FDRE (Hold_fdre_C_D)         0.091    -0.664    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg
  -------------------------------------------------------------------
                         required time                          0.664    
                         arrival time                          -0.517    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ref_bd_top_clk_wiz_2_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_ref_bd_top_clk_wiz_2_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_ref_bd_top_clk_wiz_2_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ref_bd_top_clk_wiz_2_0 rise@0.000ns - clk_ref_bd_top_clk_wiz_2_0 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.231ns (42.767%)  route 0.309ns (57.233%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.788ns
    Clock Pessimism Removal (CPR):    -0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_bd_top_clk_wiz_2_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.565     0.565    bd_top_i/clk_pll_200/inst/clk_in1
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.958 r  bd_top_i/clk_pll_200/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.398    bd_top_i/clk_pll_200/inst/clk_ref_bd_top_clk_wiz_2_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.372 r  bd_top_i/clk_pll_200/inst/clkout1_buf/O
                         net (fo=62, routed)          0.585    -0.788    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X45Y152        FDRE                                         r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y152        FDRE (Prop_fdre_C_Q)         0.141    -0.647 f  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]/Q
                         net (fo=8, routed)           0.106    -0.541    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]
    SLICE_X44Y152        LUT6 (Prop_lut6_I0_O)        0.045    -0.496 r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_i_2/O
                         net (fo=1, routed)           0.203    -0.293    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_i_2_n_0
    SLICE_X42Y146        LUT6 (Prop_lut6_I1_O)        0.045    -0.248 r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_i_1/O
                         net (fo=1, routed)           0.000    -0.248    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_i_1_n_0
    SLICE_X42Y146        FDRE                                         r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref_bd_top_clk_wiz_2_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.620     0.620    bd_top_i/clk_pll_200/inst/clk_in1
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -2.231 r  bd_top_i/clk_pll_200/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.620    bd_top_i/clk_pll_200/inst/clk_ref_bd_top_clk_wiz_2_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.591 r  bd_top_i/clk_pll_200/inst/clkout1_buf/O
                         net (fo=62, routed)          0.857    -0.735    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X42Y146        FDRE                                         r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_reg/C
                         clock pessimism              0.219    -0.516    
    SLICE_X42Y146        FDRE (Hold_fdre_C_D)         0.120    -0.396    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_reg
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][10]/C
                            (rising edge-triggered cell FDPE clocked by clk_ref_bd_top_clk_wiz_2_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][11]/D
                            (rising edge-triggered cell FDPE clocked by clk_ref_bd_top_clk_wiz_2_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_ref_bd_top_clk_wiz_2_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ref_bd_top_clk_wiz_2_0 rise@0.000ns - clk_ref_bd_top_clk_wiz_2_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.584ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_bd_top_clk_wiz_2_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.565     0.565    bd_top_i/clk_pll_200/inst/clk_in1
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.958 r  bd_top_i/clk_pll_200/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.398    bd_top_i/clk_pll_200/inst/clk_ref_bd_top_clk_wiz_2_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.372 r  bd_top_i/clk_pll_200/inst/clkout1_buf/O
                         net (fo=62, routed)          0.732    -0.640    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_iodelay_ctrl/clk_ref_i
    SLICE_X1Y228         FDPE                                         r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y228         FDPE (Prop_fdpe_C_Q)         0.141    -0.499 r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][10]/Q
                         net (fo=1, routed)           0.108    -0.391    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg_n_0_[0][10]
    SLICE_X1Y227         FDPE                                         r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref_bd_top_clk_wiz_2_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.620     0.620    bd_top_i/clk_pll_200/inst/clk_in1
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -2.231 r  bd_top_i/clk_pll_200/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.620    bd_top_i/clk_pll_200/inst/clk_ref_bd_top_clk_wiz_2_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.591 r  bd_top_i/clk_pll_200/inst/clkout1_buf/O
                         net (fo=62, routed)          1.007    -0.584    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_iodelay_ctrl/clk_ref_i
    SLICE_X1Y227         FDPE                                         r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][11]/C
                         clock pessimism             -0.043    -0.627    
    SLICE_X1Y227         FDPE (Hold_fdpe_C_D)         0.070    -0.557    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][11]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                          -0.391    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][3]/C
                            (rising edge-triggered cell FDPE clocked by clk_ref_bd_top_clk_wiz_2_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][4]/D
                            (rising edge-triggered cell FDPE clocked by clk_ref_bd_top_clk_wiz_2_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_ref_bd_top_clk_wiz_2_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ref_bd_top_clk_wiz_2_0 rise@0.000ns - clk_ref_bd_top_clk_wiz_2_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.917%)  route 0.111ns (44.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.583ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_bd_top_clk_wiz_2_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.565     0.565    bd_top_i/clk_pll_200/inst/clk_in1
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.958 r  bd_top_i/clk_pll_200/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.398    bd_top_i/clk_pll_200/inst/clk_ref_bd_top_clk_wiz_2_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.372 r  bd_top_i/clk_pll_200/inst/clkout1_buf/O
                         net (fo=62, routed)          0.732    -0.640    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_iodelay_ctrl/clk_ref_i
    SLICE_X0Y227         FDPE                                         r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y227         FDPE (Prop_fdpe_C_Q)         0.141    -0.499 r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][3]/Q
                         net (fo=1, routed)           0.111    -0.388    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg_n_0_[0][3]
    SLICE_X1Y228         FDPE                                         r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref_bd_top_clk_wiz_2_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.620     0.620    bd_top_i/clk_pll_200/inst/clk_in1
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -2.231 r  bd_top_i/clk_pll_200/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.620    bd_top_i/clk_pll_200/inst/clk_ref_bd_top_clk_wiz_2_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.591 r  bd_top_i/clk_pll_200/inst/clkout1_buf/O
                         net (fo=62, routed)          1.008    -0.583    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_iodelay_ctrl/clk_ref_i
    SLICE_X1Y228         FDPE                                         r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][4]/C
                         clock pessimism             -0.043    -0.626    
    SLICE_X1Y228         FDPE (Hold_fdpe_C_D)         0.066    -0.560    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][4]
  -------------------------------------------------------------------
                         required time                          0.560    
                         arrival time                          -0.388    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ref_bd_top_clk_wiz_2_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_ref_bd_top_clk_wiz_2_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_ref_bd_top_clk_wiz_2_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ref_bd_top_clk_wiz_2_0 rise@0.000ns - clk_ref_bd_top_clk_wiz_2_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.189ns (59.578%)  route 0.128ns (40.422%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.788ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_bd_top_clk_wiz_2_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.565     0.565    bd_top_i/clk_pll_200/inst/clk_in1
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.958 r  bd_top_i/clk_pll_200/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.398    bd_top_i/clk_pll_200/inst/clk_ref_bd_top_clk_wiz_2_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.372 r  bd_top_i/clk_pll_200/inst/clkout1_buf/O
                         net (fo=62, routed)          0.585    -0.788    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X45Y152        FDRE                                         r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y152        FDRE (Prop_fdre_C_Q)         0.141    -0.647 r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]/Q
                         net (fo=7, routed)           0.128    -0.518    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]
    SLICE_X44Y152        LUT5 (Prop_lut5_I2_O)        0.048    -0.470 r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.470    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/p_0_in__0[4]
    SLICE_X44Y152        FDRE                                         r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref_bd_top_clk_wiz_2_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.620     0.620    bd_top_i/clk_pll_200/inst/clk_in1
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -2.231 r  bd_top_i/clk_pll_200/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.620    bd_top_i/clk_pll_200/inst/clk_ref_bd_top_clk_wiz_2_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.591 r  bd_top_i/clk_pll_200/inst/clkout1_buf/O
                         net (fo=62, routed)          0.855    -0.736    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X44Y152        FDRE                                         r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]/C
                         clock pessimism             -0.039    -0.775    
    SLICE_X44Y152        FDRE (Hold_fdre_C_D)         0.131    -0.644    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]
  -------------------------------------------------------------------
                         required time                          0.644    
                         arrival time                          -0.470    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ref_bd_top_clk_wiz_2_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_ref_bd_top_clk_wiz_2_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_ref_bd_top_clk_wiz_2_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ref_bd_top_clk_wiz_2_0 rise@0.000ns - clk_ref_bd_top_clk_wiz_2_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.192%)  route 0.128ns (40.808%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.788ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_bd_top_clk_wiz_2_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.565     0.565    bd_top_i/clk_pll_200/inst/clk_in1
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.958 r  bd_top_i/clk_pll_200/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.398    bd_top_i/clk_pll_200/inst/clk_ref_bd_top_clk_wiz_2_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.372 r  bd_top_i/clk_pll_200/inst/clkout1_buf/O
                         net (fo=62, routed)          0.585    -0.788    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X45Y152        FDRE                                         r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y152        FDRE (Prop_fdre_C_Q)         0.141    -0.647 r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]/Q
                         net (fo=7, routed)           0.128    -0.518    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]
    SLICE_X44Y152        LUT4 (Prop_lut4_I0_O)        0.045    -0.473 r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.473    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/p_0_in__0[3]
    SLICE_X44Y152        FDRE                                         r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref_bd_top_clk_wiz_2_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.620     0.620    bd_top_i/clk_pll_200/inst/clk_in1
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -2.231 r  bd_top_i/clk_pll_200/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.620    bd_top_i/clk_pll_200/inst/clk_ref_bd_top_clk_wiz_2_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.591 r  bd_top_i/clk_pll_200/inst/clkout1_buf/O
                         net (fo=62, routed)          0.855    -0.736    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X44Y152        FDRE                                         r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[3]/C
                         clock pessimism             -0.039    -0.775    
    SLICE_X44Y152        FDRE (Hold_fdre_C_D)         0.120    -0.655    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[3]
  -------------------------------------------------------------------
                         required time                          0.655    
                         arrival time                          -0.473    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ref_bd_top_clk_wiz_2_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_ref_bd_top_clk_wiz_2_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_ref_bd_top_clk_wiz_2_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ref_bd_top_clk_wiz_2_0 rise@0.000ns - clk_ref_bd_top_clk_wiz_2_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.448%)  route 0.132ns (41.552%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.788ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_bd_top_clk_wiz_2_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.565     0.565    bd_top_i/clk_pll_200/inst/clk_in1
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.958 r  bd_top_i/clk_pll_200/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.398    bd_top_i/clk_pll_200/inst/clk_ref_bd_top_clk_wiz_2_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.372 r  bd_top_i/clk_pll_200/inst/clkout1_buf/O
                         net (fo=62, routed)          0.585    -0.788    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X45Y152        FDRE                                         r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y152        FDRE (Prop_fdre_C_Q)         0.141    -0.647 r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]/Q
                         net (fo=7, routed)           0.132    -0.514    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]
    SLICE_X44Y152        LUT6 (Prop_lut6_I1_O)        0.045    -0.469 r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.469    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/p_0_in__0[5]
    SLICE_X44Y152        FDRE                                         r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref_bd_top_clk_wiz_2_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.620     0.620    bd_top_i/clk_pll_200/inst/clk_in1
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -2.231 r  bd_top_i/clk_pll_200/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.620    bd_top_i/clk_pll_200/inst/clk_ref_bd_top_clk_wiz_2_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.591 r  bd_top_i/clk_pll_200/inst/clkout1_buf/O
                         net (fo=62, routed)          0.855    -0.736    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X44Y152        FDRE                                         r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]/C
                         clock pessimism             -0.039    -0.775    
    SLICE_X44Y152        FDRE (Hold_fdre_C_D)         0.121    -0.654    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]
  -------------------------------------------------------------------
                         required time                          0.654    
                         arrival time                          -0.469    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_ref_bd_top_clk_wiz_2_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_ref_bd_top_clk_wiz_2_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_ref_bd_top_clk_wiz_2_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ref_bd_top_clk_wiz_2_0 rise@0.000ns - clk_ref_bd_top_clk_wiz_2_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.283%)  route 0.108ns (36.717%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.717ns
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_bd_top_clk_wiz_2_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.565     0.565    bd_top_i/clk_pll_200/inst/clk_in1
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.958 r  bd_top_i/clk_pll_200/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.398    bd_top_i/clk_pll_200/inst/clk_ref_bd_top_clk_wiz_2_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.372 r  bd_top_i/clk_pll_200/inst/clkout1_buf/O
                         net (fo=62, routed)          0.605    -0.768    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X38Y170        FDSE                                         r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y170        FDSE (Prop_fdse_C_Q)         0.141    -0.627 r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/Q
                         net (fo=3, routed)           0.108    -0.519    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg_n_0_[0]
    SLICE_X39Y170        LUT5 (Prop_lut5_I1_O)        0.045    -0.474 r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_i_1/O
                         net (fo=1, routed)           0.000    -0.474    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_i_1_n_0
    SLICE_X39Y170        FDRE                                         r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref_bd_top_clk_wiz_2_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.620     0.620    bd_top_i/clk_pll_200/inst/clk_in1
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -2.231 r  bd_top_i/clk_pll_200/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.620    bd_top_i/clk_pll_200/inst/clk_ref_bd_top_clk_wiz_2_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.591 r  bd_top_i/clk_pll_200/inst/clkout1_buf/O
                         net (fo=62, routed)          0.875    -0.717    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X39Y170        FDRE                                         r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_reg/C
                         clock pessimism             -0.038    -0.755    
    SLICE_X39Y170        FDRE (Hold_fdre_C_D)         0.092    -0.663    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_reg
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                          -0.474    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_ref_bd_top_clk_wiz_2_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_ref_bd_top_clk_wiz_2_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_ref_bd_top_clk_wiz_2_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ref_bd_top_clk_wiz_2_0 rise@0.000ns - clk_ref_bd_top_clk_wiz_2_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.246ns (78.186%)  route 0.069ns (21.814%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.787ns
    Clock Pessimism Removal (CPR):    0.052ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_bd_top_clk_wiz_2_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.565     0.565    bd_top_i/clk_pll_200/inst/clk_in1
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.958 r  bd_top_i/clk_pll_200/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.398    bd_top_i/clk_pll_200/inst/clk_ref_bd_top_clk_wiz_2_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.372 r  bd_top_i/clk_pll_200/inst/clkout1_buf/O
                         net (fo=62, routed)          0.586    -0.787    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X42Y145        FDRE                                         r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y145        FDRE (Prop_fdre_C_Q)         0.148    -0.639 r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[9]/Q
                         net (fo=3, routed)           0.069    -0.570    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[9]
    SLICE_X42Y145        LUT6 (Prop_lut6_I4_O)        0.098    -0.472 r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.472    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/p_0_in__0[10]
    SLICE_X42Y145        FDRE                                         r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref_bd_top_clk_wiz_2_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.620     0.620    bd_top_i/clk_pll_200/inst/clk_in1
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -2.231 r  bd_top_i/clk_pll_200/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.620    bd_top_i/clk_pll_200/inst/clk_ref_bd_top_clk_wiz_2_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.591 r  bd_top_i/clk_pll_200/inst/clkout1_buf/O
                         net (fo=62, routed)          0.857    -0.735    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X42Y145        FDRE                                         r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]/C
                         clock pessimism             -0.052    -0.787    
    SLICE_X42Y145        FDRE (Hold_fdre_C_D)         0.121    -0.666    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]
  -------------------------------------------------------------------
                         required time                          0.666    
                         arrival time                          -0.472    
  -------------------------------------------------------------------
                         slack                                  0.194    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_ref_bd_top_clk_wiz_2_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { bd_top_i/clk_pll_200/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK          n/a            4.000         5.000       1.000      XADC_X0Y0        bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.XADC_inst/DCLK
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y4  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200/REFCLK
Min Period        n/a     BUFG/I             n/a            1.592         5.000       3.408      BUFGCTRL_X0Y1    bd_top_i/clk_pll_200/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      PLLE2_ADV_X0Y2   bd_top_i/clk_pll_200/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X38Y170    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X38Y170    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X38Y170    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X38Y170    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X37Y174    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X37Y174    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y4  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y2   bd_top_i/clk_pll_200/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X37Y174    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X37Y174    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X42Y146    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X45Y152    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X45Y152    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X42Y145    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X45Y152    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X45Y152    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X45Y152    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X45Y152    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X38Y170    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X38Y170    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X38Y170    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X38Y170    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X39Y170    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X39Y170    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X45Y152    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X45Y152    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X45Y152    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X44Y152    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_bd_top_clk_wiz_2_0
  To Clock:  clkfbout_bd_top_clk_wiz_2_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_bd_top_clk_wiz_2_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { bd_top_i/clk_pll_200/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y6   bd_top_i/clk_pll_200/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  bd_top_i/clk_pll_200/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  bd_top_i/clk_pll_200/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y2  bd_top_i/clk_pll_200/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y2  bd_top_i/clk_pll_200/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  bd_top_i/clk_pll_33/inst/clk_in1
  To Clock:  bd_top_i/clk_pll_33/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         bd_top_i/clk_pll_33/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { bd_top_i/clk_pll_33/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y3  bd_top_i/clk_pll_33/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y3  bd_top_i/clk_pll_33/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y3  bd_top_i/clk_pll_33/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y3  bd_top_i/clk_pll_33/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y3  bd_top_i/clk_pll_33/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y3  bd_top_i/clk_pll_33/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_spi_bd_top_clk_wiz_1_0
  To Clock:  clk_spi_bd_top_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack       21.039ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       14.022ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.039ns  (required time - arrival time)
  Source:                 bd_top_i/spi_flash_ctrl_0/inst/rd_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_spi_bd_top_clk_wiz_1_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            bd_top_i/spi_flash_ctrl_0/inst/cs_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_spi_bd_top_clk_wiz_1_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_spi_bd_top_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_spi_bd_top_clk_wiz_1_0 rise@30.303ns - clk_spi_bd_top_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.012ns  (logic 1.463ns (16.233%)  route 7.549ns (83.767%))
  Logic Levels:           8  (LUT2=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.260ns = ( 28.043 - 30.303 ) 
    Source Clock Delay      (SCD):    -2.650ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.333ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_bd_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.631     1.631    bd_top_i/clk_pll_33/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.629    -5.998 r  bd_top_i/clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -4.441    bd_top_i/clk_pll_33/inst/clk_spi_bd_top_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -4.360 r  bd_top_i/clk_pll_33/inst/clkout1_buf/O
                         net (fo=1278, routed)        1.710    -2.650    bd_top_i/spi_flash_ctrl_0/inst/aclk
    SLICE_X6Y86          FDRE                                         r  bd_top_i/spi_flash_ctrl_0/inst/rd_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDRE (Prop_fdre_C_Q)         0.433    -2.217 r  bd_top_i/spi_flash_ctrl_0/inst/rd_state_reg[4]/Q
                         net (fo=15, routed)          2.024    -0.193    bd_top_i/spi_flash_ctrl_0/inst/s_data
    SLICE_X7Y82          LUT5 (Prop_lut5_I4_O)        0.105    -0.088 r  bd_top_i/spi_flash_ctrl_0/inst/rd_state[5]_i_4/O
                         net (fo=1, routed)           0.551     0.463    bd_top_i/spi_flash_ctrl_0/inst/rd_state[5]_i_4_n_0
    SLICE_X7Y82          LUT4 (Prop_lut4_I0_O)        0.105     0.568 r  bd_top_i/spi_flash_ctrl_0/inst/rd_state[5]_i_3/O
                         net (fo=13, routed)          0.946     1.514    bd_top_i/spi_flash_ctrl_0/inst/rd_state[5]_i_3_n_0
    SLICE_X9Y81          LUT5 (Prop_lut5_I0_O)        0.125     1.639 r  bd_top_i/spi_flash_ctrl_0/inst/rd_state[9]_i_2/O
                         net (fo=7, routed)           0.701     2.340    bd_top_i/spi_flash_ctrl_0/inst/rd_state[9]_i_2_n_0
    SLICE_X9Y83          LUT2 (Prop_lut2_I1_O)        0.275     2.615 f  bd_top_i/spi_flash_ctrl_0/inst/rd_state[0]_i_4/O
                         net (fo=1, routed)           0.310     2.925    bd_top_i/spi_flash_ctrl_0/inst/simple_spi/rd_state_reg[0]_1
    SLICE_X9Y82          LUT6 (Prop_lut6_I2_O)        0.105     3.030 f  bd_top_i/spi_flash_ctrl_0/inst/simple_spi/rd_state[0]_i_1/O
                         net (fo=3, routed)           1.058     4.088    bd_top_i/spi_flash_ctrl_0/inst/simple_spi/ns_idle[0]
    SLICE_X3Y85          LUT2 (Prop_lut2_I0_O)        0.105     4.193 f  bd_top_i/spi_flash_ctrl_0/inst/simple_spi/cs_i_2/O
                         net (fo=2, routed)           1.010     5.203    bd_top_i/spi_flash_ctrl_0/inst/simple_spi/cs_i_2_n_0
    SLICE_X10Y84         LUT5 (Prop_lut5_I2_O)        0.105     5.308 r  bd_top_i/spi_flash_ctrl_0/inst/simple_spi/cs_i_4/O
                         net (fo=1, routed)           0.949     6.257    bd_top_i/spi_flash_ctrl_0/inst/simple_spi/cs_i_4_n_0
    SLICE_X17Y85         LUT6 (Prop_lut6_I4_O)        0.105     6.362 r  bd_top_i/spi_flash_ctrl_0/inst/simple_spi/cs_i_1/O
                         net (fo=1, routed)           0.000     6.362    bd_top_i/spi_flash_ctrl_0/inst/simple_spi_n_84
    SLICE_X17Y85         FDRE                                         r  bd_top_i/spi_flash_ctrl_0/inst/cs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_bd_top_clk_wiz_1_0 rise edge)
                                                     30.303    30.303 r  
    AC19                 IBUF                         0.000    30.303 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.543    31.846    bd_top_i/clk_pll_33/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.890    24.956 r  bd_top_i/clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    26.441    bd_top_i/clk_pll_33/inst/clk_spi_bd_top_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    26.518 r  bd_top_i/clk_pll_33/inst/clkout1_buf/O
                         net (fo=1278, routed)        1.525    28.043    bd_top_i/spi_flash_ctrl_0/inst/aclk
    SLICE_X17Y85         FDRE                                         r  bd_top_i/spi_flash_ctrl_0/inst/cs_reg/C
                         clock pessimism             -0.501    27.542    
                         clock uncertainty           -0.170    27.372    
    SLICE_X17Y85         FDRE (Setup_fdre_C_D)        0.030    27.402    bd_top_i/spi_flash_ctrl_0/inst/cs_reg
  -------------------------------------------------------------------
                         required time                         27.402    
                         arrival time                          -6.362    
  -------------------------------------------------------------------
                         slack                                 21.039    

Slack (MET) :             21.209ns  (required time - arrival time)
  Source:                 bd_top_i/spi_flash_ctrl_0/inst/rd_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_spi_bd_top_clk_wiz_1_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            bd_top_i/spi_flash_ctrl_0/inst/shift_reg_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_spi_bd_top_clk_wiz_1_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_spi_bd_top_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_spi_bd_top_clk_wiz_1_0 rise@30.303ns - clk_spi_bd_top_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.646ns  (logic 1.452ns (16.795%)  route 7.194ns (83.205%))
  Logic Levels:           6  (LUT2=1 LUT4=3 LUT5=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.260ns = ( 28.044 - 30.303 ) 
    Source Clock Delay      (SCD):    -2.650ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.333ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_bd_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.631     1.631    bd_top_i/clk_pll_33/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.629    -5.998 r  bd_top_i/clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -4.441    bd_top_i/clk_pll_33/inst/clk_spi_bd_top_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -4.360 r  bd_top_i/clk_pll_33/inst/clkout1_buf/O
                         net (fo=1278, routed)        1.710    -2.650    bd_top_i/spi_flash_ctrl_0/inst/aclk
    SLICE_X6Y86          FDRE                                         r  bd_top_i/spi_flash_ctrl_0/inst/rd_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDRE (Prop_fdre_C_Q)         0.433    -2.217 r  bd_top_i/spi_flash_ctrl_0/inst/rd_state_reg[4]/Q
                         net (fo=15, routed)          2.024    -0.193    bd_top_i/spi_flash_ctrl_0/inst/s_data
    SLICE_X7Y82          LUT5 (Prop_lut5_I4_O)        0.105    -0.088 r  bd_top_i/spi_flash_ctrl_0/inst/rd_state[5]_i_4/O
                         net (fo=1, routed)           0.551     0.463    bd_top_i/spi_flash_ctrl_0/inst/rd_state[5]_i_4_n_0
    SLICE_X7Y82          LUT4 (Prop_lut4_I0_O)        0.105     0.568 f  bd_top_i/spi_flash_ctrl_0/inst/rd_state[5]_i_3/O
                         net (fo=13, routed)          0.946     1.514    bd_top_i/spi_flash_ctrl_0/inst/rd_state[5]_i_3_n_0
    SLICE_X9Y81          LUT5 (Prop_lut5_I0_O)        0.125     1.639 f  bd_top_i/spi_flash_ctrl_0/inst/rd_state[9]_i_2/O
                         net (fo=7, routed)           1.054     2.693    bd_top_i/spi_flash_ctrl_0/inst/rd_state[9]_i_2_n_0
    SLICE_X6Y83          LUT4 (Prop_lut4_I0_O)        0.275     2.968 r  bd_top_i/spi_flash_ctrl_0/inst/rd_state[9]_i_1/O
                         net (fo=3, routed)           0.380     3.348    bd_top_i/spi_flash_ctrl_0/inst/ns_idle[9]
    SLICE_X6Y83          LUT2 (Prop_lut2_I1_O)        0.126     3.474 f  bd_top_i/spi_flash_ctrl_0/inst/shift_reg[31]_i_4/O
                         net (fo=10, routed)          1.016     4.490    bd_top_i/spi_flash_ctrl_0/inst/simple_spi/shift_reg_reg[27]
    SLICE_X11Y83         LUT4 (Prop_lut4_I2_O)        0.283     4.773 r  bd_top_i/spi_flash_ctrl_0/inst/simple_spi/shift_reg[23]_i_1/O
                         net (fo=24, routed)          1.222     5.995    bd_top_i/spi_flash_ctrl_0/inst/simple_spi_n_65
    SLICE_X17Y86         FDRE                                         r  bd_top_i/spi_flash_ctrl_0/inst/shift_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_bd_top_clk_wiz_1_0 rise edge)
                                                     30.303    30.303 r  
    AC19                 IBUF                         0.000    30.303 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.543    31.846    bd_top_i/clk_pll_33/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.890    24.956 r  bd_top_i/clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    26.441    bd_top_i/clk_pll_33/inst/clk_spi_bd_top_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    26.518 r  bd_top_i/clk_pll_33/inst/clkout1_buf/O
                         net (fo=1278, routed)        1.526    28.044    bd_top_i/spi_flash_ctrl_0/inst/aclk
    SLICE_X17Y86         FDRE                                         r  bd_top_i/spi_flash_ctrl_0/inst/shift_reg_reg[10]/C
                         clock pessimism             -0.501    27.543    
                         clock uncertainty           -0.170    27.373    
    SLICE_X17Y86         FDRE (Setup_fdre_C_CE)      -0.168    27.205    bd_top_i/spi_flash_ctrl_0/inst/shift_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         27.205    
                         arrival time                          -5.995    
  -------------------------------------------------------------------
                         slack                                 21.209    

Slack (MET) :             21.209ns  (required time - arrival time)
  Source:                 bd_top_i/spi_flash_ctrl_0/inst/rd_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_spi_bd_top_clk_wiz_1_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            bd_top_i/spi_flash_ctrl_0/inst/shift_reg_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_spi_bd_top_clk_wiz_1_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_spi_bd_top_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_spi_bd_top_clk_wiz_1_0 rise@30.303ns - clk_spi_bd_top_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.646ns  (logic 1.452ns (16.795%)  route 7.194ns (83.205%))
  Logic Levels:           6  (LUT2=1 LUT4=3 LUT5=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.260ns = ( 28.044 - 30.303 ) 
    Source Clock Delay      (SCD):    -2.650ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.333ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_bd_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.631     1.631    bd_top_i/clk_pll_33/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.629    -5.998 r  bd_top_i/clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -4.441    bd_top_i/clk_pll_33/inst/clk_spi_bd_top_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -4.360 r  bd_top_i/clk_pll_33/inst/clkout1_buf/O
                         net (fo=1278, routed)        1.710    -2.650    bd_top_i/spi_flash_ctrl_0/inst/aclk
    SLICE_X6Y86          FDRE                                         r  bd_top_i/spi_flash_ctrl_0/inst/rd_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDRE (Prop_fdre_C_Q)         0.433    -2.217 r  bd_top_i/spi_flash_ctrl_0/inst/rd_state_reg[4]/Q
                         net (fo=15, routed)          2.024    -0.193    bd_top_i/spi_flash_ctrl_0/inst/s_data
    SLICE_X7Y82          LUT5 (Prop_lut5_I4_O)        0.105    -0.088 r  bd_top_i/spi_flash_ctrl_0/inst/rd_state[5]_i_4/O
                         net (fo=1, routed)           0.551     0.463    bd_top_i/spi_flash_ctrl_0/inst/rd_state[5]_i_4_n_0
    SLICE_X7Y82          LUT4 (Prop_lut4_I0_O)        0.105     0.568 f  bd_top_i/spi_flash_ctrl_0/inst/rd_state[5]_i_3/O
                         net (fo=13, routed)          0.946     1.514    bd_top_i/spi_flash_ctrl_0/inst/rd_state[5]_i_3_n_0
    SLICE_X9Y81          LUT5 (Prop_lut5_I0_O)        0.125     1.639 f  bd_top_i/spi_flash_ctrl_0/inst/rd_state[9]_i_2/O
                         net (fo=7, routed)           1.054     2.693    bd_top_i/spi_flash_ctrl_0/inst/rd_state[9]_i_2_n_0
    SLICE_X6Y83          LUT4 (Prop_lut4_I0_O)        0.275     2.968 r  bd_top_i/spi_flash_ctrl_0/inst/rd_state[9]_i_1/O
                         net (fo=3, routed)           0.380     3.348    bd_top_i/spi_flash_ctrl_0/inst/ns_idle[9]
    SLICE_X6Y83          LUT2 (Prop_lut2_I1_O)        0.126     3.474 f  bd_top_i/spi_flash_ctrl_0/inst/shift_reg[31]_i_4/O
                         net (fo=10, routed)          1.016     4.490    bd_top_i/spi_flash_ctrl_0/inst/simple_spi/shift_reg_reg[27]
    SLICE_X11Y83         LUT4 (Prop_lut4_I2_O)        0.283     4.773 r  bd_top_i/spi_flash_ctrl_0/inst/simple_spi/shift_reg[23]_i_1/O
                         net (fo=24, routed)          1.222     5.995    bd_top_i/spi_flash_ctrl_0/inst/simple_spi_n_65
    SLICE_X17Y86         FDRE                                         r  bd_top_i/spi_flash_ctrl_0/inst/shift_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_bd_top_clk_wiz_1_0 rise edge)
                                                     30.303    30.303 r  
    AC19                 IBUF                         0.000    30.303 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.543    31.846    bd_top_i/clk_pll_33/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.890    24.956 r  bd_top_i/clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    26.441    bd_top_i/clk_pll_33/inst/clk_spi_bd_top_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    26.518 r  bd_top_i/clk_pll_33/inst/clkout1_buf/O
                         net (fo=1278, routed)        1.526    28.044    bd_top_i/spi_flash_ctrl_0/inst/aclk
    SLICE_X17Y86         FDRE                                         r  bd_top_i/spi_flash_ctrl_0/inst/shift_reg_reg[11]/C
                         clock pessimism             -0.501    27.543    
                         clock uncertainty           -0.170    27.373    
    SLICE_X17Y86         FDRE (Setup_fdre_C_CE)      -0.168    27.205    bd_top_i/spi_flash_ctrl_0/inst/shift_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         27.205    
                         arrival time                          -5.995    
  -------------------------------------------------------------------
                         slack                                 21.209    

Slack (MET) :             21.209ns  (required time - arrival time)
  Source:                 bd_top_i/spi_flash_ctrl_0/inst/rd_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_spi_bd_top_clk_wiz_1_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            bd_top_i/spi_flash_ctrl_0/inst/shift_reg_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_spi_bd_top_clk_wiz_1_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_spi_bd_top_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_spi_bd_top_clk_wiz_1_0 rise@30.303ns - clk_spi_bd_top_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.646ns  (logic 1.452ns (16.795%)  route 7.194ns (83.205%))
  Logic Levels:           6  (LUT2=1 LUT4=3 LUT5=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.260ns = ( 28.044 - 30.303 ) 
    Source Clock Delay      (SCD):    -2.650ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.333ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_bd_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.631     1.631    bd_top_i/clk_pll_33/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.629    -5.998 r  bd_top_i/clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -4.441    bd_top_i/clk_pll_33/inst/clk_spi_bd_top_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -4.360 r  bd_top_i/clk_pll_33/inst/clkout1_buf/O
                         net (fo=1278, routed)        1.710    -2.650    bd_top_i/spi_flash_ctrl_0/inst/aclk
    SLICE_X6Y86          FDRE                                         r  bd_top_i/spi_flash_ctrl_0/inst/rd_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDRE (Prop_fdre_C_Q)         0.433    -2.217 r  bd_top_i/spi_flash_ctrl_0/inst/rd_state_reg[4]/Q
                         net (fo=15, routed)          2.024    -0.193    bd_top_i/spi_flash_ctrl_0/inst/s_data
    SLICE_X7Y82          LUT5 (Prop_lut5_I4_O)        0.105    -0.088 r  bd_top_i/spi_flash_ctrl_0/inst/rd_state[5]_i_4/O
                         net (fo=1, routed)           0.551     0.463    bd_top_i/spi_flash_ctrl_0/inst/rd_state[5]_i_4_n_0
    SLICE_X7Y82          LUT4 (Prop_lut4_I0_O)        0.105     0.568 f  bd_top_i/spi_flash_ctrl_0/inst/rd_state[5]_i_3/O
                         net (fo=13, routed)          0.946     1.514    bd_top_i/spi_flash_ctrl_0/inst/rd_state[5]_i_3_n_0
    SLICE_X9Y81          LUT5 (Prop_lut5_I0_O)        0.125     1.639 f  bd_top_i/spi_flash_ctrl_0/inst/rd_state[9]_i_2/O
                         net (fo=7, routed)           1.054     2.693    bd_top_i/spi_flash_ctrl_0/inst/rd_state[9]_i_2_n_0
    SLICE_X6Y83          LUT4 (Prop_lut4_I0_O)        0.275     2.968 r  bd_top_i/spi_flash_ctrl_0/inst/rd_state[9]_i_1/O
                         net (fo=3, routed)           0.380     3.348    bd_top_i/spi_flash_ctrl_0/inst/ns_idle[9]
    SLICE_X6Y83          LUT2 (Prop_lut2_I1_O)        0.126     3.474 f  bd_top_i/spi_flash_ctrl_0/inst/shift_reg[31]_i_4/O
                         net (fo=10, routed)          1.016     4.490    bd_top_i/spi_flash_ctrl_0/inst/simple_spi/shift_reg_reg[27]
    SLICE_X11Y83         LUT4 (Prop_lut4_I2_O)        0.283     4.773 r  bd_top_i/spi_flash_ctrl_0/inst/simple_spi/shift_reg[23]_i_1/O
                         net (fo=24, routed)          1.222     5.995    bd_top_i/spi_flash_ctrl_0/inst/simple_spi_n_65
    SLICE_X17Y86         FDRE                                         r  bd_top_i/spi_flash_ctrl_0/inst/shift_reg_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_bd_top_clk_wiz_1_0 rise edge)
                                                     30.303    30.303 r  
    AC19                 IBUF                         0.000    30.303 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.543    31.846    bd_top_i/clk_pll_33/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.890    24.956 r  bd_top_i/clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    26.441    bd_top_i/clk_pll_33/inst/clk_spi_bd_top_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    26.518 r  bd_top_i/clk_pll_33/inst/clkout1_buf/O
                         net (fo=1278, routed)        1.526    28.044    bd_top_i/spi_flash_ctrl_0/inst/aclk
    SLICE_X17Y86         FDRE                                         r  bd_top_i/spi_flash_ctrl_0/inst/shift_reg_reg[14]/C
                         clock pessimism             -0.501    27.543    
                         clock uncertainty           -0.170    27.373    
    SLICE_X17Y86         FDRE (Setup_fdre_C_CE)      -0.168    27.205    bd_top_i/spi_flash_ctrl_0/inst/shift_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         27.205    
                         arrival time                          -5.995    
  -------------------------------------------------------------------
                         slack                                 21.209    

Slack (MET) :             21.209ns  (required time - arrival time)
  Source:                 bd_top_i/spi_flash_ctrl_0/inst/rd_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_spi_bd_top_clk_wiz_1_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            bd_top_i/spi_flash_ctrl_0/inst/shift_reg_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_spi_bd_top_clk_wiz_1_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_spi_bd_top_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_spi_bd_top_clk_wiz_1_0 rise@30.303ns - clk_spi_bd_top_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.646ns  (logic 1.452ns (16.795%)  route 7.194ns (83.205%))
  Logic Levels:           6  (LUT2=1 LUT4=3 LUT5=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.260ns = ( 28.044 - 30.303 ) 
    Source Clock Delay      (SCD):    -2.650ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.333ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_bd_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.631     1.631    bd_top_i/clk_pll_33/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.629    -5.998 r  bd_top_i/clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -4.441    bd_top_i/clk_pll_33/inst/clk_spi_bd_top_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -4.360 r  bd_top_i/clk_pll_33/inst/clkout1_buf/O
                         net (fo=1278, routed)        1.710    -2.650    bd_top_i/spi_flash_ctrl_0/inst/aclk
    SLICE_X6Y86          FDRE                                         r  bd_top_i/spi_flash_ctrl_0/inst/rd_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDRE (Prop_fdre_C_Q)         0.433    -2.217 r  bd_top_i/spi_flash_ctrl_0/inst/rd_state_reg[4]/Q
                         net (fo=15, routed)          2.024    -0.193    bd_top_i/spi_flash_ctrl_0/inst/s_data
    SLICE_X7Y82          LUT5 (Prop_lut5_I4_O)        0.105    -0.088 r  bd_top_i/spi_flash_ctrl_0/inst/rd_state[5]_i_4/O
                         net (fo=1, routed)           0.551     0.463    bd_top_i/spi_flash_ctrl_0/inst/rd_state[5]_i_4_n_0
    SLICE_X7Y82          LUT4 (Prop_lut4_I0_O)        0.105     0.568 f  bd_top_i/spi_flash_ctrl_0/inst/rd_state[5]_i_3/O
                         net (fo=13, routed)          0.946     1.514    bd_top_i/spi_flash_ctrl_0/inst/rd_state[5]_i_3_n_0
    SLICE_X9Y81          LUT5 (Prop_lut5_I0_O)        0.125     1.639 f  bd_top_i/spi_flash_ctrl_0/inst/rd_state[9]_i_2/O
                         net (fo=7, routed)           1.054     2.693    bd_top_i/spi_flash_ctrl_0/inst/rd_state[9]_i_2_n_0
    SLICE_X6Y83          LUT4 (Prop_lut4_I0_O)        0.275     2.968 r  bd_top_i/spi_flash_ctrl_0/inst/rd_state[9]_i_1/O
                         net (fo=3, routed)           0.380     3.348    bd_top_i/spi_flash_ctrl_0/inst/ns_idle[9]
    SLICE_X6Y83          LUT2 (Prop_lut2_I1_O)        0.126     3.474 f  bd_top_i/spi_flash_ctrl_0/inst/shift_reg[31]_i_4/O
                         net (fo=10, routed)          1.016     4.490    bd_top_i/spi_flash_ctrl_0/inst/simple_spi/shift_reg_reg[27]
    SLICE_X11Y83         LUT4 (Prop_lut4_I2_O)        0.283     4.773 r  bd_top_i/spi_flash_ctrl_0/inst/simple_spi/shift_reg[23]_i_1/O
                         net (fo=24, routed)          1.222     5.995    bd_top_i/spi_flash_ctrl_0/inst/simple_spi_n_65
    SLICE_X17Y86         FDRE                                         r  bd_top_i/spi_flash_ctrl_0/inst/shift_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_bd_top_clk_wiz_1_0 rise edge)
                                                     30.303    30.303 r  
    AC19                 IBUF                         0.000    30.303 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.543    31.846    bd_top_i/clk_pll_33/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.890    24.956 r  bd_top_i/clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    26.441    bd_top_i/clk_pll_33/inst/clk_spi_bd_top_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    26.518 r  bd_top_i/clk_pll_33/inst/clkout1_buf/O
                         net (fo=1278, routed)        1.526    28.044    bd_top_i/spi_flash_ctrl_0/inst/aclk
    SLICE_X17Y86         FDRE                                         r  bd_top_i/spi_flash_ctrl_0/inst/shift_reg_reg[9]/C
                         clock pessimism             -0.501    27.543    
                         clock uncertainty           -0.170    27.373    
    SLICE_X17Y86         FDRE (Setup_fdre_C_CE)      -0.168    27.205    bd_top_i/spi_flash_ctrl_0/inst/shift_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         27.205    
                         arrival time                          -5.995    
  -------------------------------------------------------------------
                         slack                                 21.209    

Slack (MET) :             21.530ns  (required time - arrival time)
  Source:                 bd_top_i/spi_flash_ctrl_0/inst/rd_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_spi_bd_top_clk_wiz_1_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            bd_top_i/spi_flash_ctrl_0/inst/shift_reg_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_spi_bd_top_clk_wiz_1_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_spi_bd_top_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_spi_bd_top_clk_wiz_1_0 rise@30.303ns - clk_spi_bd_top_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.358ns  (logic 1.452ns (17.373%)  route 6.906ns (82.627%))
  Logic Levels:           6  (LUT2=1 LUT4=3 LUT5=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.259ns = ( 28.045 - 30.303 ) 
    Source Clock Delay      (SCD):    -2.650ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.333ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_bd_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.631     1.631    bd_top_i/clk_pll_33/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.629    -5.998 r  bd_top_i/clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -4.441    bd_top_i/clk_pll_33/inst/clk_spi_bd_top_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -4.360 r  bd_top_i/clk_pll_33/inst/clkout1_buf/O
                         net (fo=1278, routed)        1.710    -2.650    bd_top_i/spi_flash_ctrl_0/inst/aclk
    SLICE_X6Y86          FDRE                                         r  bd_top_i/spi_flash_ctrl_0/inst/rd_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDRE (Prop_fdre_C_Q)         0.433    -2.217 r  bd_top_i/spi_flash_ctrl_0/inst/rd_state_reg[4]/Q
                         net (fo=15, routed)          2.024    -0.193    bd_top_i/spi_flash_ctrl_0/inst/s_data
    SLICE_X7Y82          LUT5 (Prop_lut5_I4_O)        0.105    -0.088 r  bd_top_i/spi_flash_ctrl_0/inst/rd_state[5]_i_4/O
                         net (fo=1, routed)           0.551     0.463    bd_top_i/spi_flash_ctrl_0/inst/rd_state[5]_i_4_n_0
    SLICE_X7Y82          LUT4 (Prop_lut4_I0_O)        0.105     0.568 f  bd_top_i/spi_flash_ctrl_0/inst/rd_state[5]_i_3/O
                         net (fo=13, routed)          0.946     1.514    bd_top_i/spi_flash_ctrl_0/inst/rd_state[5]_i_3_n_0
    SLICE_X9Y81          LUT5 (Prop_lut5_I0_O)        0.125     1.639 f  bd_top_i/spi_flash_ctrl_0/inst/rd_state[9]_i_2/O
                         net (fo=7, routed)           1.054     2.693    bd_top_i/spi_flash_ctrl_0/inst/rd_state[9]_i_2_n_0
    SLICE_X6Y83          LUT4 (Prop_lut4_I0_O)        0.275     2.968 r  bd_top_i/spi_flash_ctrl_0/inst/rd_state[9]_i_1/O
                         net (fo=3, routed)           0.380     3.348    bd_top_i/spi_flash_ctrl_0/inst/ns_idle[9]
    SLICE_X6Y83          LUT2 (Prop_lut2_I1_O)        0.126     3.474 f  bd_top_i/spi_flash_ctrl_0/inst/shift_reg[31]_i_4/O
                         net (fo=10, routed)          1.016     4.490    bd_top_i/spi_flash_ctrl_0/inst/simple_spi/shift_reg_reg[27]
    SLICE_X11Y83         LUT4 (Prop_lut4_I2_O)        0.283     4.773 r  bd_top_i/spi_flash_ctrl_0/inst/simple_spi/shift_reg[23]_i_1/O
                         net (fo=24, routed)          0.935     5.708    bd_top_i/spi_flash_ctrl_0/inst/simple_spi_n_65
    SLICE_X14Y87         FDRE                                         r  bd_top_i/spi_flash_ctrl_0/inst/shift_reg_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_bd_top_clk_wiz_1_0 rise edge)
                                                     30.303    30.303 r  
    AC19                 IBUF                         0.000    30.303 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.543    31.846    bd_top_i/clk_pll_33/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.890    24.956 r  bd_top_i/clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    26.441    bd_top_i/clk_pll_33/inst/clk_spi_bd_top_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    26.518 r  bd_top_i/clk_pll_33/inst/clkout1_buf/O
                         net (fo=1278, routed)        1.527    28.045    bd_top_i/spi_flash_ctrl_0/inst/aclk
    SLICE_X14Y87         FDRE                                         r  bd_top_i/spi_flash_ctrl_0/inst/shift_reg_reg[12]/C
                         clock pessimism             -0.501    27.544    
                         clock uncertainty           -0.170    27.374    
    SLICE_X14Y87         FDRE (Setup_fdre_C_CE)      -0.136    27.238    bd_top_i/spi_flash_ctrl_0/inst/shift_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         27.238    
                         arrival time                          -5.708    
  -------------------------------------------------------------------
                         slack                                 21.530    

Slack (MET) :             21.530ns  (required time - arrival time)
  Source:                 bd_top_i/spi_flash_ctrl_0/inst/rd_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_spi_bd_top_clk_wiz_1_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            bd_top_i/spi_flash_ctrl_0/inst/shift_reg_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_spi_bd_top_clk_wiz_1_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_spi_bd_top_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_spi_bd_top_clk_wiz_1_0 rise@30.303ns - clk_spi_bd_top_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.358ns  (logic 1.452ns (17.373%)  route 6.906ns (82.627%))
  Logic Levels:           6  (LUT2=1 LUT4=3 LUT5=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.259ns = ( 28.045 - 30.303 ) 
    Source Clock Delay      (SCD):    -2.650ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.333ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_bd_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.631     1.631    bd_top_i/clk_pll_33/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.629    -5.998 r  bd_top_i/clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -4.441    bd_top_i/clk_pll_33/inst/clk_spi_bd_top_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -4.360 r  bd_top_i/clk_pll_33/inst/clkout1_buf/O
                         net (fo=1278, routed)        1.710    -2.650    bd_top_i/spi_flash_ctrl_0/inst/aclk
    SLICE_X6Y86          FDRE                                         r  bd_top_i/spi_flash_ctrl_0/inst/rd_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDRE (Prop_fdre_C_Q)         0.433    -2.217 r  bd_top_i/spi_flash_ctrl_0/inst/rd_state_reg[4]/Q
                         net (fo=15, routed)          2.024    -0.193    bd_top_i/spi_flash_ctrl_0/inst/s_data
    SLICE_X7Y82          LUT5 (Prop_lut5_I4_O)        0.105    -0.088 r  bd_top_i/spi_flash_ctrl_0/inst/rd_state[5]_i_4/O
                         net (fo=1, routed)           0.551     0.463    bd_top_i/spi_flash_ctrl_0/inst/rd_state[5]_i_4_n_0
    SLICE_X7Y82          LUT4 (Prop_lut4_I0_O)        0.105     0.568 f  bd_top_i/spi_flash_ctrl_0/inst/rd_state[5]_i_3/O
                         net (fo=13, routed)          0.946     1.514    bd_top_i/spi_flash_ctrl_0/inst/rd_state[5]_i_3_n_0
    SLICE_X9Y81          LUT5 (Prop_lut5_I0_O)        0.125     1.639 f  bd_top_i/spi_flash_ctrl_0/inst/rd_state[9]_i_2/O
                         net (fo=7, routed)           1.054     2.693    bd_top_i/spi_flash_ctrl_0/inst/rd_state[9]_i_2_n_0
    SLICE_X6Y83          LUT4 (Prop_lut4_I0_O)        0.275     2.968 r  bd_top_i/spi_flash_ctrl_0/inst/rd_state[9]_i_1/O
                         net (fo=3, routed)           0.380     3.348    bd_top_i/spi_flash_ctrl_0/inst/ns_idle[9]
    SLICE_X6Y83          LUT2 (Prop_lut2_I1_O)        0.126     3.474 f  bd_top_i/spi_flash_ctrl_0/inst/shift_reg[31]_i_4/O
                         net (fo=10, routed)          1.016     4.490    bd_top_i/spi_flash_ctrl_0/inst/simple_spi/shift_reg_reg[27]
    SLICE_X11Y83         LUT4 (Prop_lut4_I2_O)        0.283     4.773 r  bd_top_i/spi_flash_ctrl_0/inst/simple_spi/shift_reg[23]_i_1/O
                         net (fo=24, routed)          0.935     5.708    bd_top_i/spi_flash_ctrl_0/inst/simple_spi_n_65
    SLICE_X14Y87         FDRE                                         r  bd_top_i/spi_flash_ctrl_0/inst/shift_reg_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_bd_top_clk_wiz_1_0 rise edge)
                                                     30.303    30.303 r  
    AC19                 IBUF                         0.000    30.303 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.543    31.846    bd_top_i/clk_pll_33/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.890    24.956 r  bd_top_i/clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    26.441    bd_top_i/clk_pll_33/inst/clk_spi_bd_top_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    26.518 r  bd_top_i/clk_pll_33/inst/clkout1_buf/O
                         net (fo=1278, routed)        1.527    28.045    bd_top_i/spi_flash_ctrl_0/inst/aclk
    SLICE_X14Y87         FDRE                                         r  bd_top_i/spi_flash_ctrl_0/inst/shift_reg_reg[13]/C
                         clock pessimism             -0.501    27.544    
                         clock uncertainty           -0.170    27.374    
    SLICE_X14Y87         FDRE (Setup_fdre_C_CE)      -0.136    27.238    bd_top_i/spi_flash_ctrl_0/inst/shift_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         27.238    
                         arrival time                          -5.708    
  -------------------------------------------------------------------
                         slack                                 21.530    

Slack (MET) :             21.530ns  (required time - arrival time)
  Source:                 bd_top_i/spi_flash_ctrl_0/inst/rd_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_spi_bd_top_clk_wiz_1_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            bd_top_i/spi_flash_ctrl_0/inst/shift_reg_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_spi_bd_top_clk_wiz_1_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_spi_bd_top_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_spi_bd_top_clk_wiz_1_0 rise@30.303ns - clk_spi_bd_top_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.358ns  (logic 1.452ns (17.373%)  route 6.906ns (82.627%))
  Logic Levels:           6  (LUT2=1 LUT4=3 LUT5=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.259ns = ( 28.045 - 30.303 ) 
    Source Clock Delay      (SCD):    -2.650ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.333ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_bd_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.631     1.631    bd_top_i/clk_pll_33/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.629    -5.998 r  bd_top_i/clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -4.441    bd_top_i/clk_pll_33/inst/clk_spi_bd_top_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -4.360 r  bd_top_i/clk_pll_33/inst/clkout1_buf/O
                         net (fo=1278, routed)        1.710    -2.650    bd_top_i/spi_flash_ctrl_0/inst/aclk
    SLICE_X6Y86          FDRE                                         r  bd_top_i/spi_flash_ctrl_0/inst/rd_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDRE (Prop_fdre_C_Q)         0.433    -2.217 r  bd_top_i/spi_flash_ctrl_0/inst/rd_state_reg[4]/Q
                         net (fo=15, routed)          2.024    -0.193    bd_top_i/spi_flash_ctrl_0/inst/s_data
    SLICE_X7Y82          LUT5 (Prop_lut5_I4_O)        0.105    -0.088 r  bd_top_i/spi_flash_ctrl_0/inst/rd_state[5]_i_4/O
                         net (fo=1, routed)           0.551     0.463    bd_top_i/spi_flash_ctrl_0/inst/rd_state[5]_i_4_n_0
    SLICE_X7Y82          LUT4 (Prop_lut4_I0_O)        0.105     0.568 f  bd_top_i/spi_flash_ctrl_0/inst/rd_state[5]_i_3/O
                         net (fo=13, routed)          0.946     1.514    bd_top_i/spi_flash_ctrl_0/inst/rd_state[5]_i_3_n_0
    SLICE_X9Y81          LUT5 (Prop_lut5_I0_O)        0.125     1.639 f  bd_top_i/spi_flash_ctrl_0/inst/rd_state[9]_i_2/O
                         net (fo=7, routed)           1.054     2.693    bd_top_i/spi_flash_ctrl_0/inst/rd_state[9]_i_2_n_0
    SLICE_X6Y83          LUT4 (Prop_lut4_I0_O)        0.275     2.968 r  bd_top_i/spi_flash_ctrl_0/inst/rd_state[9]_i_1/O
                         net (fo=3, routed)           0.380     3.348    bd_top_i/spi_flash_ctrl_0/inst/ns_idle[9]
    SLICE_X6Y83          LUT2 (Prop_lut2_I1_O)        0.126     3.474 f  bd_top_i/spi_flash_ctrl_0/inst/shift_reg[31]_i_4/O
                         net (fo=10, routed)          1.016     4.490    bd_top_i/spi_flash_ctrl_0/inst/simple_spi/shift_reg_reg[27]
    SLICE_X11Y83         LUT4 (Prop_lut4_I2_O)        0.283     4.773 r  bd_top_i/spi_flash_ctrl_0/inst/simple_spi/shift_reg[23]_i_1/O
                         net (fo=24, routed)          0.935     5.708    bd_top_i/spi_flash_ctrl_0/inst/simple_spi_n_65
    SLICE_X14Y87         FDRE                                         r  bd_top_i/spi_flash_ctrl_0/inst/shift_reg_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_bd_top_clk_wiz_1_0 rise edge)
                                                     30.303    30.303 r  
    AC19                 IBUF                         0.000    30.303 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.543    31.846    bd_top_i/clk_pll_33/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.890    24.956 r  bd_top_i/clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    26.441    bd_top_i/clk_pll_33/inst/clk_spi_bd_top_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    26.518 r  bd_top_i/clk_pll_33/inst/clkout1_buf/O
                         net (fo=1278, routed)        1.527    28.045    bd_top_i/spi_flash_ctrl_0/inst/aclk
    SLICE_X14Y87         FDRE                                         r  bd_top_i/spi_flash_ctrl_0/inst/shift_reg_reg[22]/C
                         clock pessimism             -0.501    27.544    
                         clock uncertainty           -0.170    27.374    
    SLICE_X14Y87         FDRE (Setup_fdre_C_CE)      -0.136    27.238    bd_top_i/spi_flash_ctrl_0/inst/shift_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         27.238    
                         arrival time                          -5.708    
  -------------------------------------------------------------------
                         slack                                 21.530    

Slack (MET) :             21.530ns  (required time - arrival time)
  Source:                 bd_top_i/spi_flash_ctrl_0/inst/rd_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_spi_bd_top_clk_wiz_1_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            bd_top_i/spi_flash_ctrl_0/inst/shift_reg_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_spi_bd_top_clk_wiz_1_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_spi_bd_top_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_spi_bd_top_clk_wiz_1_0 rise@30.303ns - clk_spi_bd_top_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.358ns  (logic 1.452ns (17.373%)  route 6.906ns (82.627%))
  Logic Levels:           6  (LUT2=1 LUT4=3 LUT5=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.259ns = ( 28.045 - 30.303 ) 
    Source Clock Delay      (SCD):    -2.650ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.333ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_bd_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.631     1.631    bd_top_i/clk_pll_33/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.629    -5.998 r  bd_top_i/clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -4.441    bd_top_i/clk_pll_33/inst/clk_spi_bd_top_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -4.360 r  bd_top_i/clk_pll_33/inst/clkout1_buf/O
                         net (fo=1278, routed)        1.710    -2.650    bd_top_i/spi_flash_ctrl_0/inst/aclk
    SLICE_X6Y86          FDRE                                         r  bd_top_i/spi_flash_ctrl_0/inst/rd_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDRE (Prop_fdre_C_Q)         0.433    -2.217 r  bd_top_i/spi_flash_ctrl_0/inst/rd_state_reg[4]/Q
                         net (fo=15, routed)          2.024    -0.193    bd_top_i/spi_flash_ctrl_0/inst/s_data
    SLICE_X7Y82          LUT5 (Prop_lut5_I4_O)        0.105    -0.088 r  bd_top_i/spi_flash_ctrl_0/inst/rd_state[5]_i_4/O
                         net (fo=1, routed)           0.551     0.463    bd_top_i/spi_flash_ctrl_0/inst/rd_state[5]_i_4_n_0
    SLICE_X7Y82          LUT4 (Prop_lut4_I0_O)        0.105     0.568 f  bd_top_i/spi_flash_ctrl_0/inst/rd_state[5]_i_3/O
                         net (fo=13, routed)          0.946     1.514    bd_top_i/spi_flash_ctrl_0/inst/rd_state[5]_i_3_n_0
    SLICE_X9Y81          LUT5 (Prop_lut5_I0_O)        0.125     1.639 f  bd_top_i/spi_flash_ctrl_0/inst/rd_state[9]_i_2/O
                         net (fo=7, routed)           1.054     2.693    bd_top_i/spi_flash_ctrl_0/inst/rd_state[9]_i_2_n_0
    SLICE_X6Y83          LUT4 (Prop_lut4_I0_O)        0.275     2.968 r  bd_top_i/spi_flash_ctrl_0/inst/rd_state[9]_i_1/O
                         net (fo=3, routed)           0.380     3.348    bd_top_i/spi_flash_ctrl_0/inst/ns_idle[9]
    SLICE_X6Y83          LUT2 (Prop_lut2_I1_O)        0.126     3.474 f  bd_top_i/spi_flash_ctrl_0/inst/shift_reg[31]_i_4/O
                         net (fo=10, routed)          1.016     4.490    bd_top_i/spi_flash_ctrl_0/inst/simple_spi/shift_reg_reg[27]
    SLICE_X11Y83         LUT4 (Prop_lut4_I2_O)        0.283     4.773 r  bd_top_i/spi_flash_ctrl_0/inst/simple_spi/shift_reg[23]_i_1/O
                         net (fo=24, routed)          0.935     5.708    bd_top_i/spi_flash_ctrl_0/inst/simple_spi_n_65
    SLICE_X14Y87         FDRE                                         r  bd_top_i/spi_flash_ctrl_0/inst/shift_reg_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_bd_top_clk_wiz_1_0 rise edge)
                                                     30.303    30.303 r  
    AC19                 IBUF                         0.000    30.303 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.543    31.846    bd_top_i/clk_pll_33/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.890    24.956 r  bd_top_i/clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    26.441    bd_top_i/clk_pll_33/inst/clk_spi_bd_top_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    26.518 r  bd_top_i/clk_pll_33/inst/clkout1_buf/O
                         net (fo=1278, routed)        1.527    28.045    bd_top_i/spi_flash_ctrl_0/inst/aclk
    SLICE_X14Y87         FDRE                                         r  bd_top_i/spi_flash_ctrl_0/inst/shift_reg_reg[23]/C
                         clock pessimism             -0.501    27.544    
                         clock uncertainty           -0.170    27.374    
    SLICE_X14Y87         FDRE (Setup_fdre_C_CE)      -0.136    27.238    bd_top_i/spi_flash_ctrl_0/inst/shift_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         27.238    
                         arrival time                          -5.708    
  -------------------------------------------------------------------
                         slack                                 21.530    

Slack (MET) :             21.560ns  (required time - arrival time)
  Source:                 bd_top_i/spi_flash_ctrl_0/inst/rd_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_spi_bd_top_clk_wiz_1_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            bd_top_i/spi_flash_ctrl_0/inst/shift_reg_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_spi_bd_top_clk_wiz_1_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_spi_bd_top_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_spi_bd_top_clk_wiz_1_0 rise@30.303ns - clk_spi_bd_top_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.296ns  (logic 1.452ns (17.501%)  route 6.844ns (82.499%))
  Logic Levels:           6  (LUT2=1 LUT4=3 LUT5=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.257ns = ( 28.046 - 30.303 ) 
    Source Clock Delay      (SCD):    -2.650ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.333ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_bd_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.631     1.631    bd_top_i/clk_pll_33/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.629    -5.998 r  bd_top_i/clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -4.441    bd_top_i/clk_pll_33/inst/clk_spi_bd_top_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -4.360 r  bd_top_i/clk_pll_33/inst/clkout1_buf/O
                         net (fo=1278, routed)        1.710    -2.650    bd_top_i/spi_flash_ctrl_0/inst/aclk
    SLICE_X6Y86          FDRE                                         r  bd_top_i/spi_flash_ctrl_0/inst/rd_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDRE (Prop_fdre_C_Q)         0.433    -2.217 r  bd_top_i/spi_flash_ctrl_0/inst/rd_state_reg[4]/Q
                         net (fo=15, routed)          2.024    -0.193    bd_top_i/spi_flash_ctrl_0/inst/s_data
    SLICE_X7Y82          LUT5 (Prop_lut5_I4_O)        0.105    -0.088 r  bd_top_i/spi_flash_ctrl_0/inst/rd_state[5]_i_4/O
                         net (fo=1, routed)           0.551     0.463    bd_top_i/spi_flash_ctrl_0/inst/rd_state[5]_i_4_n_0
    SLICE_X7Y82          LUT4 (Prop_lut4_I0_O)        0.105     0.568 f  bd_top_i/spi_flash_ctrl_0/inst/rd_state[5]_i_3/O
                         net (fo=13, routed)          0.946     1.514    bd_top_i/spi_flash_ctrl_0/inst/rd_state[5]_i_3_n_0
    SLICE_X9Y81          LUT5 (Prop_lut5_I0_O)        0.125     1.639 f  bd_top_i/spi_flash_ctrl_0/inst/rd_state[9]_i_2/O
                         net (fo=7, routed)           1.054     2.693    bd_top_i/spi_flash_ctrl_0/inst/rd_state[9]_i_2_n_0
    SLICE_X6Y83          LUT4 (Prop_lut4_I0_O)        0.275     2.968 r  bd_top_i/spi_flash_ctrl_0/inst/rd_state[9]_i_1/O
                         net (fo=3, routed)           0.380     3.348    bd_top_i/spi_flash_ctrl_0/inst/ns_idle[9]
    SLICE_X6Y83          LUT2 (Prop_lut2_I1_O)        0.126     3.474 f  bd_top_i/spi_flash_ctrl_0/inst/shift_reg[31]_i_4/O
                         net (fo=10, routed)          1.016     4.490    bd_top_i/spi_flash_ctrl_0/inst/simple_spi/shift_reg_reg[27]
    SLICE_X11Y83         LUT4 (Prop_lut4_I2_O)        0.283     4.773 r  bd_top_i/spi_flash_ctrl_0/inst/simple_spi/shift_reg[23]_i_1/O
                         net (fo=24, routed)          0.873     5.646    bd_top_i/spi_flash_ctrl_0/inst/simple_spi_n_65
    SLICE_X17Y89         FDRE                                         r  bd_top_i/spi_flash_ctrl_0/inst/shift_reg_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_bd_top_clk_wiz_1_0 rise edge)
                                                     30.303    30.303 r  
    AC19                 IBUF                         0.000    30.303 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.543    31.846    bd_top_i/clk_pll_33/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.890    24.956 r  bd_top_i/clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    26.441    bd_top_i/clk_pll_33/inst/clk_spi_bd_top_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    26.518 r  bd_top_i/clk_pll_33/inst/clkout1_buf/O
                         net (fo=1278, routed)        1.528    28.046    bd_top_i/spi_flash_ctrl_0/inst/aclk
    SLICE_X17Y89         FDRE                                         r  bd_top_i/spi_flash_ctrl_0/inst/shift_reg_reg[15]/C
                         clock pessimism             -0.501    27.545    
                         clock uncertainty           -0.170    27.375    
    SLICE_X17Y89         FDRE (Setup_fdre_C_CE)      -0.168    27.207    bd_top_i/spi_flash_ctrl_0/inst/shift_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         27.207    
                         arrival time                          -5.646    
  -------------------------------------------------------------------
                         slack                                 21.560    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_spi_bd_top_clk_wiz_1_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_spi_bd_top_clk_wiz_1_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_spi_bd_top_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_spi_bd_top_clk_wiz_1_0 rise@0.000ns - clk_spi_bd_top_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.769%)  route 0.265ns (65.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.505ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.052ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_bd_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.652     0.652    bd_top_i/clk_pll_33/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.520    -1.867 r  bd_top_i/clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.307    bd_top_i/clk_pll_33/inst/clk_spi_bd_top_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.281 r  bd_top_i/clk_pll_33/inst/clkout1_buf/O
                         net (fo=1278, routed)        0.710    -0.571    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y76          FDCE                                         r  bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDCE (Prop_fdce_C_Q)         0.141    -0.430 r  bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=5, routed)           0.265    -0.166    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/A0
    SLICE_X6Y77          RAMD32                                       r  bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_bd_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.716     0.716    bd_top_i/clk_pll_33/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.847    -2.131 r  bd_top_i/clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.520    bd_top_i/clk_pll_33/inst/clk_spi_bd_top_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.491 r  bd_top_i/clk_pll_33/inst/clkout1_buf/O
                         net (fo=1278, routed)        0.987    -0.505    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/WCLK
    SLICE_X6Y77          RAMD32                                       r  bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
                         clock pessimism             -0.052    -0.556    
    SLICE_X6Y77          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.246    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP
  -------------------------------------------------------------------
                         required time                          0.246    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_spi_bd_top_clk_wiz_1_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_spi_bd_top_clk_wiz_1_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_spi_bd_top_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_spi_bd_top_clk_wiz_1_0 rise@0.000ns - clk_spi_bd_top_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.769%)  route 0.265ns (65.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.505ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.052ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_bd_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.652     0.652    bd_top_i/clk_pll_33/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.520    -1.867 r  bd_top_i/clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.307    bd_top_i/clk_pll_33/inst/clk_spi_bd_top_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.281 r  bd_top_i/clk_pll_33/inst/clkout1_buf/O
                         net (fo=1278, routed)        0.710    -0.571    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y76          FDCE                                         r  bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDCE (Prop_fdce_C_Q)         0.141    -0.430 r  bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=5, routed)           0.265    -0.166    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/A0
    SLICE_X6Y77          RAMD32                                       r  bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_bd_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.716     0.716    bd_top_i/clk_pll_33/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.847    -2.131 r  bd_top_i/clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.520    bd_top_i/clk_pll_33/inst/clk_spi_bd_top_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.491 r  bd_top_i/clk_pll_33/inst/clkout1_buf/O
                         net (fo=1278, routed)        0.987    -0.505    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/WCLK
    SLICE_X6Y77          RAMD32                                       r  bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
                         clock pessimism             -0.052    -0.556    
    SLICE_X6Y77          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.246    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP
  -------------------------------------------------------------------
                         required time                          0.246    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 bd_top_i/spi_flash_ctrl_0/inst/simple_spi/treg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_spi_bd_top_clk_wiz_1_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            bd_top_i/spi_flash_ctrl_0/inst/simple_spi/rfifo/mem_reg_0_3_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_spi_bd_top_clk_wiz_1_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_spi_bd_top_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_spi_bd_top_clk_wiz_1_0 rise@0.000ns - clk_spi_bd_top_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.785%)  route 0.126ns (47.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.527ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_bd_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.652     0.652    bd_top_i/clk_pll_33/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.520    -1.867 r  bd_top_i/clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.307    bd_top_i/clk_pll_33/inst/clk_spi_bd_top_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.281 r  bd_top_i/clk_pll_33/inst/clkout1_buf/O
                         net (fo=1278, routed)        0.690    -0.591    bd_top_i/spi_flash_ctrl_0/inst/simple_spi/aclk
    SLICE_X17Y83         FDRE                                         r  bd_top_i/spi_flash_ctrl_0/inst/simple_spi/treg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  bd_top_i/spi_flash_ctrl_0/inst/simple_spi/treg_reg[0]/Q
                         net (fo=2, routed)           0.126    -0.324    bd_top_i/spi_flash_ctrl_0/inst/simple_spi/rfifo/mem_reg_0_3_0_5/DIA0
    SLICE_X14Y84         RAMD32                                       r  bd_top_i/spi_flash_ctrl_0/inst/simple_spi/rfifo/mem_reg_0_3_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_bd_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.716     0.716    bd_top_i/clk_pll_33/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.847    -2.131 r  bd_top_i/clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.520    bd_top_i/clk_pll_33/inst/clk_spi_bd_top_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.491 r  bd_top_i/clk_pll_33/inst/clkout1_buf/O
                         net (fo=1278, routed)        0.965    -0.527    bd_top_i/spi_flash_ctrl_0/inst/simple_spi/rfifo/mem_reg_0_3_0_5/WCLK
    SLICE_X14Y84         RAMD32                                       r  bd_top_i/spi_flash_ctrl_0/inst/simple_spi/rfifo/mem_reg_0_3_0_5/RAMA/CLK
                         clock pessimism             -0.028    -0.554    
    SLICE_X14Y84         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.407    bd_top_i/spi_flash_ctrl_0/inst/simple_spi/rfifo/mem_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_spi_bd_top_clk_wiz_1_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_spi_bd_top_clk_wiz_1_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_spi_bd_top_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_spi_bd_top_clk_wiz_1_0 rise@0.000ns - clk_spi_bd_top_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.164ns (51.832%)  route 0.152ns (48.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.505ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.052ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_bd_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.652     0.652    bd_top_i/clk_pll_33/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.520    -1.867 r  bd_top_i/clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.307    bd_top_i/clk_pll_33/inst/clk_spi_bd_top_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.281 r  bd_top_i/clk_pll_33/inst/clkout1_buf/O
                         net (fo=1278, routed)        0.712    -0.569    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X6Y78          FDCE                                         r  bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          FDCE (Prop_fdce_C_Q)         0.164    -0.405 r  bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=5, routed)           0.152    -0.253    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/A4
    SLICE_X6Y77          RAMD32                                       r  bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_bd_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.716     0.716    bd_top_i/clk_pll_33/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.847    -2.131 r  bd_top_i/clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.520    bd_top_i/clk_pll_33/inst/clk_spi_bd_top_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.491 r  bd_top_i/clk_pll_33/inst/clkout1_buf/O
                         net (fo=1278, routed)        0.987    -0.505    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/WCLK
    SLICE_X6Y77          RAMD32                                       r  bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
                         clock pessimism             -0.052    -0.556    
    SLICE_X6Y77          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.356    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_spi_bd_top_clk_wiz_1_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_spi_bd_top_clk_wiz_1_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_spi_bd_top_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_spi_bd_top_clk_wiz_1_0 rise@0.000ns - clk_spi_bd_top_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.164ns (51.832%)  route 0.152ns (48.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.505ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.052ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_bd_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.652     0.652    bd_top_i/clk_pll_33/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.520    -1.867 r  bd_top_i/clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.307    bd_top_i/clk_pll_33/inst/clk_spi_bd_top_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.281 r  bd_top_i/clk_pll_33/inst/clkout1_buf/O
                         net (fo=1278, routed)        0.712    -0.569    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X6Y78          FDCE                                         r  bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          FDCE (Prop_fdce_C_Q)         0.164    -0.405 r  bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=5, routed)           0.152    -0.253    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/A4
    SLICE_X6Y77          RAMD32                                       r  bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_bd_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.716     0.716    bd_top_i/clk_pll_33/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.847    -2.131 r  bd_top_i/clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.520    bd_top_i/clk_pll_33/inst/clk_spi_bd_top_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.491 r  bd_top_i/clk_pll_33/inst/clkout1_buf/O
                         net (fo=1278, routed)        0.987    -0.505    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/WCLK
    SLICE_X6Y77          RAMD32                                       r  bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
                         clock pessimism             -0.052    -0.556    
    SLICE_X6Y77          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.356    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_spi_bd_top_clk_wiz_1_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_spi_bd_top_clk_wiz_1_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_spi_bd_top_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_spi_bd_top_clk_wiz_1_0 rise@0.000ns - clk_spi_bd_top_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.141ns (72.513%)  route 0.053ns (27.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.522ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    0.053ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_bd_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.652     0.652    bd_top_i/clk_pll_33/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.520    -1.867 r  bd_top_i/clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.307    bd_top_i/clk_pll_33/inst/clk_spi_bd_top_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.281 r  bd_top_i/clk_pll_33/inst/clkout1_buf/O
                         net (fo=1278, routed)        0.694    -0.587    bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/m_aclk
    SLICE_X15Y91         FDRE                                         r  bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[19]/Q
                         net (fo=1, routed)           0.053    -0.393    bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm_n_42
    SLICE_X14Y91         FDRE                                         r  bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_bd_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.716     0.716    bd_top_i/clk_pll_33/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.847    -2.131 r  bd_top_i/clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.520    bd_top_i/clk_pll_33/inst/clk_spi_bd_top_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.491 r  bd_top_i/clk_pll_33/inst/clkout1_buf/O
                         net (fo=1278, routed)        0.970    -0.522    bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X14Y91         FDRE                                         r  bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[19]/C
                         clock pessimism             -0.053    -0.574    
    SLICE_X14Y91         FDRE (Hold_fdre_C_D)         0.076    -0.498    bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[19]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.393    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 bd_top_i/spi_flash_ctrl_0/inst/simple_spi/treg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_spi_bd_top_clk_wiz_1_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            bd_top_i/spi_flash_ctrl_0/inst/simple_spi/rfifo/mem_reg_0_3_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_spi_bd_top_clk_wiz_1_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_spi_bd_top_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_spi_bd_top_clk_wiz_1_0 rise@0.000ns - clk_spi_bd_top_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.830%)  route 0.126ns (47.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.527ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_bd_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.652     0.652    bd_top_i/clk_pll_33/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.520    -1.867 r  bd_top_i/clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.307    bd_top_i/clk_pll_33/inst/clk_spi_bd_top_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.281 r  bd_top_i/clk_pll_33/inst/clkout1_buf/O
                         net (fo=1278, routed)        0.691    -0.590    bd_top_i/spi_flash_ctrl_0/inst/simple_spi/aclk
    SLICE_X17Y84         FDRE                                         r  bd_top_i/spi_flash_ctrl_0/inst/simple_spi/treg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  bd_top_i/spi_flash_ctrl_0/inst/simple_spi/treg_reg[3]/Q
                         net (fo=2, routed)           0.126    -0.323    bd_top_i/spi_flash_ctrl_0/inst/simple_spi/rfifo/mem_reg_0_3_0_5/DIB1
    SLICE_X14Y84         RAMD32                                       r  bd_top_i/spi_flash_ctrl_0/inst/simple_spi/rfifo/mem_reg_0_3_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_bd_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.716     0.716    bd_top_i/clk_pll_33/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.847    -2.131 r  bd_top_i/clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.520    bd_top_i/clk_pll_33/inst/clk_spi_bd_top_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.491 r  bd_top_i/clk_pll_33/inst/clkout1_buf/O
                         net (fo=1278, routed)        0.965    -0.527    bd_top_i/spi_flash_ctrl_0/inst/simple_spi/rfifo/mem_reg_0_3_0_5/WCLK
    SLICE_X14Y84         RAMD32                                       r  bd_top_i/spi_flash_ctrl_0/inst/simple_spi/rfifo/mem_reg_0_3_0_5/RAMB_D1/CLK
                         clock pessimism             -0.028    -0.554    
    SLICE_X14Y84         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124    -0.430    bd_top_i/spi_flash_ctrl_0/inst/simple_spi/rfifo/mem_reg_0_3_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 bd_top_i/spi_flash_ctrl_0/inst/simple_spi/treg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_spi_bd_top_clk_wiz_1_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            bd_top_i/spi_flash_ctrl_0/inst/simple_spi/rfifo/mem_reg_0_3_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_spi_bd_top_clk_wiz_1_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_spi_bd_top_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_spi_bd_top_clk_wiz_1_0 rise@0.000ns - clk_spi_bd_top_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.785%)  route 0.126ns (47.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.527ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_bd_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.652     0.652    bd_top_i/clk_pll_33/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.520    -1.867 r  bd_top_i/clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.307    bd_top_i/clk_pll_33/inst/clk_spi_bd_top_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.281 r  bd_top_i/clk_pll_33/inst/clkout1_buf/O
                         net (fo=1278, routed)        0.690    -0.591    bd_top_i/spi_flash_ctrl_0/inst/simple_spi/aclk
    SLICE_X17Y83         FDRE                                         r  bd_top_i/spi_flash_ctrl_0/inst/simple_spi/treg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  bd_top_i/spi_flash_ctrl_0/inst/simple_spi/treg_reg[1]/Q
                         net (fo=2, routed)           0.126    -0.324    bd_top_i/spi_flash_ctrl_0/inst/simple_spi/rfifo/mem_reg_0_3_0_5/DIA1
    SLICE_X14Y84         RAMD32                                       r  bd_top_i/spi_flash_ctrl_0/inst/simple_spi/rfifo/mem_reg_0_3_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_bd_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.716     0.716    bd_top_i/clk_pll_33/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.847    -2.131 r  bd_top_i/clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.520    bd_top_i/clk_pll_33/inst/clk_spi_bd_top_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.491 r  bd_top_i/clk_pll_33/inst/clkout1_buf/O
                         net (fo=1278, routed)        0.965    -0.527    bd_top_i/spi_flash_ctrl_0/inst/simple_spi/rfifo/mem_reg_0_3_0_5/WCLK
    SLICE_X14Y84         RAMD32                                       r  bd_top_i/spi_flash_ctrl_0/inst/simple_spi/rfifo/mem_reg_0_3_0_5/RAMA_D1/CLK
                         clock pessimism             -0.028    -0.554    
    SLICE_X14Y84         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120    -0.434    bd_top_i/spi_flash_ctrl_0/inst/simple_spi/rfifo/mem_reg_0_3_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_spi_bd_top_clk_wiz_1_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_spi_bd_top_clk_wiz_1_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_spi_bd_top_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_spi_bd_top_clk_wiz_1_0 rise@0.000ns - clk_spi_bd_top_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.137%)  route 0.249ns (63.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.501ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_bd_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.652     0.652    bd_top_i/clk_pll_33/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.520    -1.867 r  bd_top_i/clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.307    bd_top_i/clk_pll_33/inst/clk_spi_bd_top_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.281 r  bd_top_i/clk_pll_33/inst/clkout1_buf/O
                         net (fo=1278, routed)        0.713    -0.568    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X4Y79          FDCE                                         r  bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDCE (Prop_fdce_C_Q)         0.141    -0.427 r  bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=10, routed)          0.249    -0.178    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD3
    SLICE_X2Y79          RAMD32                                       r  bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_bd_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.716     0.716    bd_top_i/clk_pll_33/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.847    -2.131 r  bd_top_i/clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.520    bd_top_i/clk_pll_33/inst/clk_spi_bd_top_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.491 r  bd_top_i/clk_pll_33/inst/clkout1_buf/O
                         net (fo=1278, routed)        0.991    -0.501    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X2Y79          RAMD32                                       r  bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
                         clock pessimism             -0.028    -0.528    
    SLICE_X2Y79          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.288    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_spi_bd_top_clk_wiz_1_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_spi_bd_top_clk_wiz_1_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_spi_bd_top_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_spi_bd_top_clk_wiz_1_0 rise@0.000ns - clk_spi_bd_top_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.137%)  route 0.249ns (63.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.501ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_bd_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.652     0.652    bd_top_i/clk_pll_33/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.520    -1.867 r  bd_top_i/clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.307    bd_top_i/clk_pll_33/inst/clk_spi_bd_top_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.281 r  bd_top_i/clk_pll_33/inst/clkout1_buf/O
                         net (fo=1278, routed)        0.713    -0.568    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X4Y79          FDCE                                         r  bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDCE (Prop_fdce_C_Q)         0.141    -0.427 r  bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=10, routed)          0.249    -0.178    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD3
    SLICE_X2Y79          RAMD32                                       r  bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_bd_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.716     0.716    bd_top_i/clk_pll_33/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.847    -2.131 r  bd_top_i/clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.520    bd_top_i/clk_pll_33/inst/clk_spi_bd_top_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.491 r  bd_top_i/clk_pll_33/inst/clkout1_buf/O
                         net (fo=1278, routed)        0.991    -0.501    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X2Y79          RAMD32                                       r  bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
                         clock pessimism             -0.028    -0.528    
    SLICE_X2Y79          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.288    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.110    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_spi_bd_top_clk_wiz_1_0
Waveform(ns):       { 0.000 15.152 }
Period(ns):         30.303
Sources:            { bd_top_i/clk_pll_33/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         30.303      28.711     BUFGCTRL_X0Y17  bd_top_i/clk_pll_33/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         30.303      29.054     PLLE2_ADV_X0Y3  bd_top_i/clk_pll_33/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         30.303      29.303     SLICE_X19Y95    bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         30.303      29.303     SLICE_X19Y95    bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         30.303      29.303     SLICE_X19Y95    bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         30.303      29.303     SLICE_X21Y94    bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         30.303      29.303     SLICE_X5Y97     bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
Min Period        n/a     FDRE/C             n/a            1.000         30.303      29.303     SLICE_X6Y97     bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
Min Period        n/a     FDRE/C             n/a            1.000         30.303      29.303     SLICE_X6Y97     bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
Min Period        n/a     FDRE/C             n/a            1.000         30.303      29.303     SLICE_X5Y97     bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       30.303      129.697    PLLE2_ADV_X0Y3  bd_top_i/clk_pll_33/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.130         15.152      14.022     SLICE_X2Y79     bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.130         15.152      14.022     SLICE_X2Y79     bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.130         15.152      14.022     SLICE_X2Y79     bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.130         15.152      14.022     SLICE_X2Y79     bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.130         15.152      14.022     SLICE_X2Y79     bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.130         15.152      14.022     SLICE_X2Y79     bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK         n/a            1.130         15.152      14.022     SLICE_X2Y79     bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK         n/a            1.130         15.152      14.022     SLICE_X2Y79     bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.130         15.152      14.022     SLICE_X2Y84     bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.130         15.152      14.022     SLICE_X2Y84     bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.130         15.152      14.022     SLICE_X22Y91    bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.130         15.152      14.022     SLICE_X22Y91    bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.130         15.152      14.022     SLICE_X22Y91    bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.130         15.152      14.022     SLICE_X22Y91    bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.130         15.152      14.022     SLICE_X22Y91    bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.130         15.152      14.022     SLICE_X22Y91    bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK         n/a            1.130         15.152      14.022     SLICE_X22Y91    bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK         n/a            1.130         15.152      14.022     SLICE_X22Y91    bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.130         15.152      14.022     SLICE_X22Y89    bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.130         15.152      14.022     SLICE_X22Y89    bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_bd_top_clk_wiz_1_0
  To Clock:  clkfbout_bd_top_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_bd_top_clk_wiz_1_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { bd_top_i/clk_pll_33/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         40.000      38.408     BUFGCTRL_X0Y18  bd_top_i/clk_pll_33/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y3  bd_top_i/clk_pll_33/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y3  bd_top_i/clk_pll_33/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X0Y3  bd_top_i/clk_pll_33/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y3  bd_top_i/clk_pll_33/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  bd_top_i/clk_pll_cpu/inst/clk_in1
  To Clock:  bd_top_i/clk_pll_cpu/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         bd_top_i/clk_pll_cpu/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { bd_top_i/clk_pll_cpu/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  bd_top_i/clk_pll_cpu/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  bd_top_i/clk_pll_cpu/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  bd_top_i/clk_pll_cpu/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  bd_top_i/clk_pll_cpu/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  bd_top_i/clk_pll_cpu/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  bd_top_i/clk_pll_cpu/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_bd_top_clk_wiz_0_0
  To Clock:  clk_cpu_bd_top_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        9.265ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       14.022ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.265ns  (required time - arrival time)
  Source:                 bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/preif_pc_reg[2]_rep__24/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_bd_top_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/preif_pc_reg[4]_rep__9/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_bd_top_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_cpu_bd_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_cpu_bd_top_clk_wiz_0_0 rise@30.303ns - clk_cpu_bd_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.598ns  (logic 3.302ns (16.031%)  route 17.296ns (83.969%))
  Logic Levels:           14  (CARRY4=3 LUT1=1 LUT3=1 LUT6=6 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.034ns = ( 27.269 - 30.303 ) 
    Source Clock Delay      (SCD):    -3.518ns
    Clock Pessimism Removal (CPR):    -0.533ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.333ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_bd_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.950     0.950    bd_top_i/clk_pll_cpu/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.446    -7.496 r  bd_top_i/clk_pll_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.332    -5.164    bd_top_i/clk_pll_cpu/inst/clk_cpu_bd_top_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -5.083 r  bd_top_i/clk_pll_cpu/inst/clkout1_buf/O
                         net (fo=25581, routed)       1.565    -3.518    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/aclk
    SLICE_X106Y93        FDRE                                         r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/preif_pc_reg[2]_rep__24/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y93        FDRE (Prop_fdre_C_Q)         0.348    -3.170 f  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/preif_pc_reg[2]_rep__24/Q
                         net (fo=103, routed)         1.192    -1.978    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/DI[0]
    SLICE_X101Y96        LUT1 (Prop_lut1_I0_O)        0.242    -1.736 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/tag_reg_r2_0_63_0_2_i_3/O
                         net (fo=1, routed)           0.000    -1.736    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/tag_reg_r2_0_63_0_2_i_3_n_0
    SLICE_X101Y96        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481    -1.255 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/tag_reg_r2_0_63_0_2_i_2/O[2]
                         net (fo=2113, routed)        5.435     4.180    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/tag_reg_r2_128_191_0_2/ADDRB1
    SLICE_X96Y141        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.253     4.433 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/tag_reg_r2_128_191_0_2/RAMB/O
                         net (fo=1, routed)           0.973     5.407    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/tag_reg_r2_128_191_0_2_n_1
    SLICE_X99Y136        LUT6 (Prop_lut6_I1_O)        0.105     5.512 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/ras_pop_r_i_938/O
                         net (fo=1, routed)           0.000     5.512    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/ras_pop_r_i_938_n_0
    SLICE_X99Y136        MUXF7 (Prop_muxf7_I0_O)      0.199     5.711 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/ras_pop_r_reg_i_416/O
                         net (fo=1, routed)           0.000     5.711    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/ras_pop_r_reg_i_416_n_0
    SLICE_X99Y136        MUXF8 (Prop_muxf8_I0_O)      0.085     5.796 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/ras_pop_r_reg_i_167/O
                         net (fo=1, routed)           1.741     7.537    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/search_found2_o1[1]
    SLICE_X101Y107       LUT6 (Prop_lut6_I5_O)        0.264     7.801 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/ras_pop_r_i_58/O
                         net (fo=1, routed)           0.000     7.801    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/ras_pop_r_i_58_n_0
    SLICE_X101Y107       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.241 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/ras_pop_r_reg_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.241    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/ras_pop_r_reg_i_23_n_0
    SLICE_X101Y108       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     8.431 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/ras_pop_r_reg_i_9/CO[2]
                         net (fo=1, routed)           1.529     9.960    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/CO[0]
    SLICE_X99Y69         LUT6 (Prop_lut6_I0_O)        0.261    10.221 f  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/ras_pop_r_i_3/O
                         net (fo=38, routed)          2.978    13.199    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/if_predictor_bus2_reg[0]_0
    SLICE_X112Y96        LUT6 (Prop_lut6_I2_O)        0.105    13.304 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/preif_pc[4]_i_4/O
                         net (fo=1, routed)           0.527    13.831    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/preif_pc[4]_i_4_n_0
    SLICE_X111Y96        LUT6 (Prop_lut6_I0_O)        0.105    13.936 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/preif_pc[4]_i_3/O
                         net (fo=1, routed)           0.872    14.807    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/predictor_computepc_bus[4]
    SLICE_X103Y108       LUT6 (Prop_lut6_I1_O)        0.105    14.912 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/preif_pc[4]_i_2/O
                         net (fo=17, routed)          1.643    16.556    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/preif_pc[4]_i_2_n_0
    SLICE_X103Y94        LUT3 (Prop_lut3_I2_O)        0.119    16.675 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/preif_pc[4]_rep__9_i_1/O
                         net (fo=1, routed)           0.405    17.080    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/preif_pc_reg[4]_rep__9_0
    SLICE_X103Y94        FDRE                                         r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/preif_pc_reg[4]_rep__9/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_bd_top_clk_wiz_0_0 rise edge)
                                                     30.303    30.303 r  
    AC19                 IBUF                         0.000    30.303 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.895    31.198    bd_top_i/clk_pll_cpu/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.669    23.529 r  bd_top_i/clk_pll_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.221    25.749    bd_top_i/clk_pll_cpu/inst/clk_cpu_bd_top_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    25.826 r  bd_top_i/clk_pll_cpu/inst/clkout1_buf/O
                         net (fo=25581, routed)       1.443    27.269    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/aclk
    SLICE_X103Y94        FDRE                                         r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/preif_pc_reg[4]_rep__9/C
                         clock pessimism             -0.533    26.736    
                         clock uncertainty           -0.170    26.566    
    SLICE_X103Y94        FDRE (Setup_fdre_C_D)       -0.221    26.345    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/preif_pc_reg[4]_rep__9
  -------------------------------------------------------------------
                         required time                         26.345    
                         arrival time                         -17.080    
  -------------------------------------------------------------------
                         slack                                  9.265    

Slack (MET) :             9.282ns  (required time - arrival time)
  Source:                 bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/preif_pc_reg[2]_rep__24/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_bd_top_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/preif_pc_reg[4]_rep__10/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_bd_top_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_cpu_bd_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_cpu_bd_top_clk_wiz_0_0 rise@30.303ns - clk_cpu_bd_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.381ns  (logic 3.301ns (16.196%)  route 17.080ns (83.804%))
  Logic Levels:           14  (CARRY4=3 LUT1=1 LUT3=1 LUT6=6 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.165ns = ( 27.138 - 30.303 ) 
    Source Clock Delay      (SCD):    -3.518ns
    Clock Pessimism Removal (CPR):    -0.600ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.333ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_bd_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.950     0.950    bd_top_i/clk_pll_cpu/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.446    -7.496 r  bd_top_i/clk_pll_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.332    -5.164    bd_top_i/clk_pll_cpu/inst/clk_cpu_bd_top_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -5.083 r  bd_top_i/clk_pll_cpu/inst/clkout1_buf/O
                         net (fo=25581, routed)       1.565    -3.518    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/aclk
    SLICE_X106Y93        FDRE                                         r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/preif_pc_reg[2]_rep__24/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y93        FDRE (Prop_fdre_C_Q)         0.348    -3.170 f  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/preif_pc_reg[2]_rep__24/Q
                         net (fo=103, routed)         1.192    -1.978    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/DI[0]
    SLICE_X101Y96        LUT1 (Prop_lut1_I0_O)        0.242    -1.736 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/tag_reg_r2_0_63_0_2_i_3/O
                         net (fo=1, routed)           0.000    -1.736    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/tag_reg_r2_0_63_0_2_i_3_n_0
    SLICE_X101Y96        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481    -1.255 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/tag_reg_r2_0_63_0_2_i_2/O[2]
                         net (fo=2113, routed)        5.435     4.180    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/tag_reg_r2_128_191_0_2/ADDRB1
    SLICE_X96Y141        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.253     4.433 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/tag_reg_r2_128_191_0_2/RAMB/O
                         net (fo=1, routed)           0.973     5.407    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/tag_reg_r2_128_191_0_2_n_1
    SLICE_X99Y136        LUT6 (Prop_lut6_I1_O)        0.105     5.512 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/ras_pop_r_i_938/O
                         net (fo=1, routed)           0.000     5.512    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/ras_pop_r_i_938_n_0
    SLICE_X99Y136        MUXF7 (Prop_muxf7_I0_O)      0.199     5.711 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/ras_pop_r_reg_i_416/O
                         net (fo=1, routed)           0.000     5.711    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/ras_pop_r_reg_i_416_n_0
    SLICE_X99Y136        MUXF8 (Prop_muxf8_I0_O)      0.085     5.796 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/ras_pop_r_reg_i_167/O
                         net (fo=1, routed)           1.741     7.537    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/search_found2_o1[1]
    SLICE_X101Y107       LUT6 (Prop_lut6_I5_O)        0.264     7.801 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/ras_pop_r_i_58/O
                         net (fo=1, routed)           0.000     7.801    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/ras_pop_r_i_58_n_0
    SLICE_X101Y107       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.241 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/ras_pop_r_reg_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.241    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/ras_pop_r_reg_i_23_n_0
    SLICE_X101Y108       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     8.431 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/ras_pop_r_reg_i_9/CO[2]
                         net (fo=1, routed)           1.529     9.960    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/CO[0]
    SLICE_X99Y69         LUT6 (Prop_lut6_I0_O)        0.261    10.221 f  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/ras_pop_r_i_3/O
                         net (fo=38, routed)          2.978    13.199    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/if_predictor_bus2_reg[0]_0
    SLICE_X112Y96        LUT6 (Prop_lut6_I2_O)        0.105    13.304 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/preif_pc[4]_i_4/O
                         net (fo=1, routed)           0.527    13.831    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/preif_pc[4]_i_4_n_0
    SLICE_X111Y96        LUT6 (Prop_lut6_I0_O)        0.105    13.936 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/preif_pc[4]_i_3/O
                         net (fo=1, routed)           0.872    14.807    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/predictor_computepc_bus[4]
    SLICE_X103Y108       LUT6 (Prop_lut6_I1_O)        0.105    14.912 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/preif_pc[4]_i_2/O
                         net (fo=17, routed)          1.401    16.313    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/preif_pc[4]_i_2_n_0
    SLICE_X105Y104       LUT3 (Prop_lut3_I2_O)        0.118    16.431 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/preif_pc[4]_rep__10_i_1/O
                         net (fo=1, routed)           0.432    16.863    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/preif_pc_reg[4]_rep__10_0
    SLICE_X105Y104       FDRE                                         r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/preif_pc_reg[4]_rep__10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_bd_top_clk_wiz_0_0 rise edge)
                                                     30.303    30.303 r  
    AC19                 IBUF                         0.000    30.303 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.895    31.198    bd_top_i/clk_pll_cpu/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.669    23.529 r  bd_top_i/clk_pll_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.221    25.749    bd_top_i/clk_pll_cpu/inst/clk_cpu_bd_top_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    25.826 r  bd_top_i/clk_pll_cpu/inst/clkout1_buf/O
                         net (fo=25581, routed)       1.312    27.138    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/aclk
    SLICE_X105Y104       FDRE                                         r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/preif_pc_reg[4]_rep__10/C
                         clock pessimism             -0.600    26.538    
                         clock uncertainty           -0.170    26.367    
    SLICE_X105Y104       FDRE (Setup_fdre_C_D)       -0.222    26.145    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/preif_pc_reg[4]_rep__10
  -------------------------------------------------------------------
                         required time                         26.145    
                         arrival time                         -16.863    
  -------------------------------------------------------------------
                         slack                                  9.282    

Slack (MET) :             9.489ns  (required time - arrival time)
  Source:                 bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/preif_pc_reg[2]_rep__24/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_bd_top_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/preif_pc_reg[4]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_bd_top_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_cpu_bd_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_cpu_bd_top_clk_wiz_0_0 rise@30.303ns - clk_cpu_bd_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.180ns  (logic 3.309ns (16.398%)  route 16.871ns (83.602%))
  Logic Levels:           14  (CARRY4=3 LUT1=1 LUT3=1 LUT6=6 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.165ns = ( 27.138 - 30.303 ) 
    Source Clock Delay      (SCD):    -3.518ns
    Clock Pessimism Removal (CPR):    -0.600ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.333ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_bd_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.950     0.950    bd_top_i/clk_pll_cpu/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.446    -7.496 r  bd_top_i/clk_pll_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.332    -5.164    bd_top_i/clk_pll_cpu/inst/clk_cpu_bd_top_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -5.083 r  bd_top_i/clk_pll_cpu/inst/clkout1_buf/O
                         net (fo=25581, routed)       1.565    -3.518    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/aclk
    SLICE_X106Y93        FDRE                                         r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/preif_pc_reg[2]_rep__24/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y93        FDRE (Prop_fdre_C_Q)         0.348    -3.170 f  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/preif_pc_reg[2]_rep__24/Q
                         net (fo=103, routed)         1.192    -1.978    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/DI[0]
    SLICE_X101Y96        LUT1 (Prop_lut1_I0_O)        0.242    -1.736 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/tag_reg_r2_0_63_0_2_i_3/O
                         net (fo=1, routed)           0.000    -1.736    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/tag_reg_r2_0_63_0_2_i_3_n_0
    SLICE_X101Y96        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481    -1.255 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/tag_reg_r2_0_63_0_2_i_2/O[2]
                         net (fo=2113, routed)        5.435     4.180    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/tag_reg_r2_128_191_0_2/ADDRB1
    SLICE_X96Y141        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.253     4.433 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/tag_reg_r2_128_191_0_2/RAMB/O
                         net (fo=1, routed)           0.973     5.407    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/tag_reg_r2_128_191_0_2_n_1
    SLICE_X99Y136        LUT6 (Prop_lut6_I1_O)        0.105     5.512 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/ras_pop_r_i_938/O
                         net (fo=1, routed)           0.000     5.512    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/ras_pop_r_i_938_n_0
    SLICE_X99Y136        MUXF7 (Prop_muxf7_I0_O)      0.199     5.711 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/ras_pop_r_reg_i_416/O
                         net (fo=1, routed)           0.000     5.711    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/ras_pop_r_reg_i_416_n_0
    SLICE_X99Y136        MUXF8 (Prop_muxf8_I0_O)      0.085     5.796 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/ras_pop_r_reg_i_167/O
                         net (fo=1, routed)           1.741     7.537    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/search_found2_o1[1]
    SLICE_X101Y107       LUT6 (Prop_lut6_I5_O)        0.264     7.801 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/ras_pop_r_i_58/O
                         net (fo=1, routed)           0.000     7.801    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/ras_pop_r_i_58_n_0
    SLICE_X101Y107       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.241 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/ras_pop_r_reg_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.241    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/ras_pop_r_reg_i_23_n_0
    SLICE_X101Y108       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     8.431 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/ras_pop_r_reg_i_9/CO[2]
                         net (fo=1, routed)           1.529     9.960    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/CO[0]
    SLICE_X99Y69         LUT6 (Prop_lut6_I0_O)        0.261    10.221 f  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/ras_pop_r_i_3/O
                         net (fo=38, routed)          2.978    13.199    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/if_predictor_bus2_reg[0]_0
    SLICE_X112Y96        LUT6 (Prop_lut6_I2_O)        0.105    13.304 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/preif_pc[4]_i_4/O
                         net (fo=1, routed)           0.527    13.831    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/preif_pc[4]_i_4_n_0
    SLICE_X111Y96        LUT6 (Prop_lut6_I0_O)        0.105    13.936 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/preif_pc[4]_i_3/O
                         net (fo=1, routed)           0.872    14.807    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/predictor_computepc_bus[4]
    SLICE_X103Y108       LUT6 (Prop_lut6_I1_O)        0.105    14.912 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/preif_pc[4]_i_2/O
                         net (fo=17, routed)          1.192    16.104    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/preif_pc[4]_i_2_n_0
    SLICE_X105Y103       LUT3 (Prop_lut3_I2_O)        0.126    16.230 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/preif_pc[4]_rep_i_1/O
                         net (fo=1, routed)           0.432    16.662    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/preif_pc_reg[4]_rep_1
    SLICE_X105Y104       FDRE                                         r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/preif_pc_reg[4]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_bd_top_clk_wiz_0_0 rise edge)
                                                     30.303    30.303 r  
    AC19                 IBUF                         0.000    30.303 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.895    31.198    bd_top_i/clk_pll_cpu/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.669    23.529 r  bd_top_i/clk_pll_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.221    25.749    bd_top_i/clk_pll_cpu/inst/clk_cpu_bd_top_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    25.826 r  bd_top_i/clk_pll_cpu/inst/clkout1_buf/O
                         net (fo=25581, routed)       1.312    27.138    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/aclk
    SLICE_X105Y104       FDRE                                         r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/preif_pc_reg[4]_rep/C
                         clock pessimism             -0.600    26.538    
                         clock uncertainty           -0.170    26.367    
    SLICE_X105Y104       FDRE (Setup_fdre_C_D)       -0.217    26.150    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/preif_pc_reg[4]_rep
  -------------------------------------------------------------------
                         required time                         26.150    
                         arrival time                         -16.662    
  -------------------------------------------------------------------
                         slack                                  9.489    

Slack (MET) :             9.492ns  (required time - arrival time)
  Source:                 bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/preif_pc_reg[2]_rep__24/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_bd_top_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/preif_pc_reg[5]_rep__8/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_bd_top_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_cpu_bd_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_cpu_bd_top_clk_wiz_0_0 rise@30.303ns - clk_cpu_bd_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.172ns  (logic 3.311ns (16.414%)  route 16.861ns (83.586%))
  Logic Levels:           14  (CARRY4=3 LUT1=1 LUT3=1 LUT6=6 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.164ns = ( 27.139 - 30.303 ) 
    Source Clock Delay      (SCD):    -3.518ns
    Clock Pessimism Removal (CPR):    -0.600ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.333ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_bd_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.950     0.950    bd_top_i/clk_pll_cpu/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.446    -7.496 r  bd_top_i/clk_pll_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.332    -5.164    bd_top_i/clk_pll_cpu/inst/clk_cpu_bd_top_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -5.083 r  bd_top_i/clk_pll_cpu/inst/clkout1_buf/O
                         net (fo=25581, routed)       1.565    -3.518    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/aclk
    SLICE_X106Y93        FDRE                                         r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/preif_pc_reg[2]_rep__24/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y93        FDRE (Prop_fdre_C_Q)         0.348    -3.170 f  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/preif_pc_reg[2]_rep__24/Q
                         net (fo=103, routed)         1.192    -1.978    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/DI[0]
    SLICE_X101Y96        LUT1 (Prop_lut1_I0_O)        0.242    -1.736 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/tag_reg_r2_0_63_0_2_i_3/O
                         net (fo=1, routed)           0.000    -1.736    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/tag_reg_r2_0_63_0_2_i_3_n_0
    SLICE_X101Y96        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481    -1.255 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/tag_reg_r2_0_63_0_2_i_2/O[2]
                         net (fo=2113, routed)        5.435     4.180    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/tag_reg_r2_128_191_0_2/ADDRB1
    SLICE_X96Y141        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.253     4.433 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/tag_reg_r2_128_191_0_2/RAMB/O
                         net (fo=1, routed)           0.973     5.407    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/tag_reg_r2_128_191_0_2_n_1
    SLICE_X99Y136        LUT6 (Prop_lut6_I1_O)        0.105     5.512 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/ras_pop_r_i_938/O
                         net (fo=1, routed)           0.000     5.512    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/ras_pop_r_i_938_n_0
    SLICE_X99Y136        MUXF7 (Prop_muxf7_I0_O)      0.199     5.711 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/ras_pop_r_reg_i_416/O
                         net (fo=1, routed)           0.000     5.711    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/ras_pop_r_reg_i_416_n_0
    SLICE_X99Y136        MUXF8 (Prop_muxf8_I0_O)      0.085     5.796 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/ras_pop_r_reg_i_167/O
                         net (fo=1, routed)           1.741     7.537    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/search_found2_o1[1]
    SLICE_X101Y107       LUT6 (Prop_lut6_I5_O)        0.264     7.801 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/ras_pop_r_i_58/O
                         net (fo=1, routed)           0.000     7.801    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/ras_pop_r_i_58_n_0
    SLICE_X101Y107       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.241 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/ras_pop_r_reg_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.241    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/ras_pop_r_reg_i_23_n_0
    SLICE_X101Y108       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     8.431 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/ras_pop_r_reg_i_9/CO[2]
                         net (fo=1, routed)           1.529     9.960    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/CO[0]
    SLICE_X99Y69         LUT6 (Prop_lut6_I0_O)        0.261    10.221 f  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/ras_pop_r_i_3/O
                         net (fo=38, routed)          2.568    12.789    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/if_predictor_bus2_reg[0]_0
    SLICE_X109Y96        LUT6 (Prop_lut6_I2_O)        0.105    12.894 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/preif_pc[5]_i_4/O
                         net (fo=1, routed)           0.413    13.307    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/preif_pc[5]_i_4_n_0
    SLICE_X108Y96        LUT6 (Prop_lut6_I0_O)        0.105    13.412 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/preif_pc[5]_i_3/O
                         net (fo=1, routed)           1.220    14.633    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/predictor_computepc_bus[5]
    SLICE_X103Y110       LUT6 (Prop_lut6_I1_O)        0.105    14.738 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/preif_pc[5]_i_2/O
                         net (fo=14, routed)          1.298    16.036    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/preif_pc[5]_i_2_n_0
    SLICE_X109Y100       LUT3 (Prop_lut3_I2_O)        0.128    16.164 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/preif_pc[5]_rep__8_i_1/O
                         net (fo=1, routed)           0.490    16.654    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/preif_pc_reg[5]_rep__8_0
    SLICE_X109Y100       FDRE                                         r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/preif_pc_reg[5]_rep__8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_bd_top_clk_wiz_0_0 rise edge)
                                                     30.303    30.303 r  
    AC19                 IBUF                         0.000    30.303 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.895    31.198    bd_top_i/clk_pll_cpu/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.669    23.529 r  bd_top_i/clk_pll_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.221    25.749    bd_top_i/clk_pll_cpu/inst/clk_cpu_bd_top_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    25.826 r  bd_top_i/clk_pll_cpu/inst/clkout1_buf/O
                         net (fo=25581, routed)       1.313    27.139    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/aclk
    SLICE_X109Y100       FDRE                                         r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/preif_pc_reg[5]_rep__8/C
                         clock pessimism             -0.600    26.539    
                         clock uncertainty           -0.170    26.368    
    SLICE_X109Y100       FDRE (Setup_fdre_C_D)       -0.222    26.146    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/preif_pc_reg[5]_rep__8
  -------------------------------------------------------------------
                         required time                         26.146    
                         arrival time                         -16.654    
  -------------------------------------------------------------------
                         slack                                  9.492    

Slack (MET) :             9.503ns  (required time - arrival time)
  Source:                 bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/preif_pc_reg[2]_rep__24/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_bd_top_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/preif_pc_reg[4]_rep__6/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_bd_top_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_cpu_bd_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_cpu_bd_top_clk_wiz_0_0 rise@30.303ns - clk_cpu_bd_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.352ns  (logic 3.291ns (16.171%)  route 17.061ns (83.829%))
  Logic Levels:           14  (CARRY4=3 LUT1=1 LUT3=1 LUT6=6 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.028ns = ( 27.275 - 30.303 ) 
    Source Clock Delay      (SCD):    -3.518ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.333ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_bd_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.950     0.950    bd_top_i/clk_pll_cpu/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.446    -7.496 r  bd_top_i/clk_pll_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.332    -5.164    bd_top_i/clk_pll_cpu/inst/clk_cpu_bd_top_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -5.083 r  bd_top_i/clk_pll_cpu/inst/clkout1_buf/O
                         net (fo=25581, routed)       1.565    -3.518    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/aclk
    SLICE_X106Y93        FDRE                                         r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/preif_pc_reg[2]_rep__24/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y93        FDRE (Prop_fdre_C_Q)         0.348    -3.170 f  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/preif_pc_reg[2]_rep__24/Q
                         net (fo=103, routed)         1.192    -1.978    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/DI[0]
    SLICE_X101Y96        LUT1 (Prop_lut1_I0_O)        0.242    -1.736 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/tag_reg_r2_0_63_0_2_i_3/O
                         net (fo=1, routed)           0.000    -1.736    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/tag_reg_r2_0_63_0_2_i_3_n_0
    SLICE_X101Y96        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481    -1.255 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/tag_reg_r2_0_63_0_2_i_2/O[2]
                         net (fo=2113, routed)        5.435     4.180    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/tag_reg_r2_128_191_0_2/ADDRB1
    SLICE_X96Y141        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.253     4.433 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/tag_reg_r2_128_191_0_2/RAMB/O
                         net (fo=1, routed)           0.973     5.407    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/tag_reg_r2_128_191_0_2_n_1
    SLICE_X99Y136        LUT6 (Prop_lut6_I1_O)        0.105     5.512 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/ras_pop_r_i_938/O
                         net (fo=1, routed)           0.000     5.512    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/ras_pop_r_i_938_n_0
    SLICE_X99Y136        MUXF7 (Prop_muxf7_I0_O)      0.199     5.711 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/ras_pop_r_reg_i_416/O
                         net (fo=1, routed)           0.000     5.711    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/ras_pop_r_reg_i_416_n_0
    SLICE_X99Y136        MUXF8 (Prop_muxf8_I0_O)      0.085     5.796 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/ras_pop_r_reg_i_167/O
                         net (fo=1, routed)           1.741     7.537    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/search_found2_o1[1]
    SLICE_X101Y107       LUT6 (Prop_lut6_I5_O)        0.264     7.801 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/ras_pop_r_i_58/O
                         net (fo=1, routed)           0.000     7.801    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/ras_pop_r_i_58_n_0
    SLICE_X101Y107       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.241 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/ras_pop_r_reg_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.241    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/ras_pop_r_reg_i_23_n_0
    SLICE_X101Y108       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     8.431 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/ras_pop_r_reg_i_9/CO[2]
                         net (fo=1, routed)           1.529     9.960    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/CO[0]
    SLICE_X99Y69         LUT6 (Prop_lut6_I0_O)        0.261    10.221 f  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/ras_pop_r_i_3/O
                         net (fo=38, routed)          2.978    13.199    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/if_predictor_bus2_reg[0]_0
    SLICE_X112Y96        LUT6 (Prop_lut6_I2_O)        0.105    13.304 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/preif_pc[4]_i_4/O
                         net (fo=1, routed)           0.527    13.831    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/preif_pc[4]_i_4_n_0
    SLICE_X111Y96        LUT6 (Prop_lut6_I0_O)        0.105    13.936 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/preif_pc[4]_i_3/O
                         net (fo=1, routed)           0.872    14.807    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/predictor_computepc_bus[4]
    SLICE_X103Y108       LUT6 (Prop_lut6_I1_O)        0.105    14.912 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/preif_pc[4]_i_2/O
                         net (fo=17, routed)          1.271    16.183    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/preif_pc[4]_i_2_n_0
    SLICE_X104Y97        LUT3 (Prop_lut3_I2_O)        0.108    16.291 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/preif_pc[4]_rep__6_i_1/O
                         net (fo=1, routed)           0.542    16.834    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/preif_pc_reg[4]_rep__6_1
    SLICE_X105Y97        FDRE                                         r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/preif_pc_reg[4]_rep__6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_bd_top_clk_wiz_0_0 rise edge)
                                                     30.303    30.303 r  
    AC19                 IBUF                         0.000    30.303 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.895    31.198    bd_top_i/clk_pll_cpu/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.669    23.529 r  bd_top_i/clk_pll_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.221    25.749    bd_top_i/clk_pll_cpu/inst/clk_cpu_bd_top_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    25.826 r  bd_top_i/clk_pll_cpu/inst/clkout1_buf/O
                         net (fo=25581, routed)       1.449    27.275    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/aclk
    SLICE_X105Y97        FDRE                                         r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/preif_pc_reg[4]_rep__6/C
                         clock pessimism             -0.517    26.758    
                         clock uncertainty           -0.170    26.588    
    SLICE_X105Y97        FDRE (Setup_fdre_C_D)       -0.251    26.337    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/preif_pc_reg[4]_rep__6
  -------------------------------------------------------------------
                         required time                         26.337    
                         arrival time                         -16.834    
  -------------------------------------------------------------------
                         slack                                  9.503    

Slack (MET) :             9.520ns  (required time - arrival time)
  Source:                 bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/preif_pc_reg[2]_rep__24/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_bd_top_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/preif_pc_reg[5]_rep__7/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_bd_top_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_cpu_bd_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_cpu_bd_top_clk_wiz_0_0 rise@30.303ns - clk_cpu_bd_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.124ns  (logic 3.310ns (16.448%)  route 16.814ns (83.552%))
  Logic Levels:           14  (CARRY4=3 LUT1=1 LUT3=1 LUT6=6 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.165ns = ( 27.138 - 30.303 ) 
    Source Clock Delay      (SCD):    -3.518ns
    Clock Pessimism Removal (CPR):    -0.600ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.333ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_bd_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.950     0.950    bd_top_i/clk_pll_cpu/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.446    -7.496 r  bd_top_i/clk_pll_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.332    -5.164    bd_top_i/clk_pll_cpu/inst/clk_cpu_bd_top_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -5.083 r  bd_top_i/clk_pll_cpu/inst/clkout1_buf/O
                         net (fo=25581, routed)       1.565    -3.518    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/aclk
    SLICE_X106Y93        FDRE                                         r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/preif_pc_reg[2]_rep__24/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y93        FDRE (Prop_fdre_C_Q)         0.348    -3.170 f  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/preif_pc_reg[2]_rep__24/Q
                         net (fo=103, routed)         1.192    -1.978    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/DI[0]
    SLICE_X101Y96        LUT1 (Prop_lut1_I0_O)        0.242    -1.736 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/tag_reg_r2_0_63_0_2_i_3/O
                         net (fo=1, routed)           0.000    -1.736    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/tag_reg_r2_0_63_0_2_i_3_n_0
    SLICE_X101Y96        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481    -1.255 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/tag_reg_r2_0_63_0_2_i_2/O[2]
                         net (fo=2113, routed)        5.435     4.180    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/tag_reg_r2_128_191_0_2/ADDRB1
    SLICE_X96Y141        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.253     4.433 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/tag_reg_r2_128_191_0_2/RAMB/O
                         net (fo=1, routed)           0.973     5.407    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/tag_reg_r2_128_191_0_2_n_1
    SLICE_X99Y136        LUT6 (Prop_lut6_I1_O)        0.105     5.512 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/ras_pop_r_i_938/O
                         net (fo=1, routed)           0.000     5.512    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/ras_pop_r_i_938_n_0
    SLICE_X99Y136        MUXF7 (Prop_muxf7_I0_O)      0.199     5.711 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/ras_pop_r_reg_i_416/O
                         net (fo=1, routed)           0.000     5.711    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/ras_pop_r_reg_i_416_n_0
    SLICE_X99Y136        MUXF8 (Prop_muxf8_I0_O)      0.085     5.796 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/ras_pop_r_reg_i_167/O
                         net (fo=1, routed)           1.741     7.537    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/search_found2_o1[1]
    SLICE_X101Y107       LUT6 (Prop_lut6_I5_O)        0.264     7.801 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/ras_pop_r_i_58/O
                         net (fo=1, routed)           0.000     7.801    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/ras_pop_r_i_58_n_0
    SLICE_X101Y107       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.241 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/ras_pop_r_reg_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.241    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/ras_pop_r_reg_i_23_n_0
    SLICE_X101Y108       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     8.431 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/ras_pop_r_reg_i_9/CO[2]
                         net (fo=1, routed)           1.529     9.960    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/CO[0]
    SLICE_X99Y69         LUT6 (Prop_lut6_I0_O)        0.261    10.221 f  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/ras_pop_r_i_3/O
                         net (fo=38, routed)          2.568    12.789    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/if_predictor_bus2_reg[0]_0
    SLICE_X109Y96        LUT6 (Prop_lut6_I2_O)        0.105    12.894 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/preif_pc[5]_i_4/O
                         net (fo=1, routed)           0.413    13.307    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/preif_pc[5]_i_4_n_0
    SLICE_X108Y96        LUT6 (Prop_lut6_I0_O)        0.105    13.412 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/preif_pc[5]_i_3/O
                         net (fo=1, routed)           1.220    14.633    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/predictor_computepc_bus[5]
    SLICE_X103Y110       LUT6 (Prop_lut6_I1_O)        0.105    14.738 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/preif_pc[5]_i_2/O
                         net (fo=14, routed)          1.223    15.961    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/preif_pc[5]_i_2_n_0
    SLICE_X107Y100       LUT3 (Prop_lut3_I2_O)        0.127    16.088 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/preif_pc[5]_rep__7_i_1/O
                         net (fo=1, routed)           0.518    16.606    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/preif_pc_reg[5]_rep__7_0
    SLICE_X105Y101       FDRE                                         r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/preif_pc_reg[5]_rep__7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_bd_top_clk_wiz_0_0 rise edge)
                                                     30.303    30.303 r  
    AC19                 IBUF                         0.000    30.303 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.895    31.198    bd_top_i/clk_pll_cpu/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.669    23.529 r  bd_top_i/clk_pll_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.221    25.749    bd_top_i/clk_pll_cpu/inst/clk_cpu_bd_top_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    25.826 r  bd_top_i/clk_pll_cpu/inst/clkout1_buf/O
                         net (fo=25581, routed)       1.312    27.138    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/aclk
    SLICE_X105Y101       FDRE                                         r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/preif_pc_reg[5]_rep__7/C
                         clock pessimism             -0.600    26.538    
                         clock uncertainty           -0.170    26.367    
    SLICE_X105Y101       FDRE (Setup_fdre_C_D)       -0.242    26.125    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/preif_pc_reg[5]_rep__7
  -------------------------------------------------------------------
                         required time                         26.125    
                         arrival time                         -16.606    
  -------------------------------------------------------------------
                         slack                                  9.520    

Slack (MET) :             9.572ns  (required time - arrival time)
  Source:                 bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/preif_pc_reg[2]_rep__24/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_bd_top_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/preif_pc_reg[4]_rep__11/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_bd_top_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_cpu_bd_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_cpu_bd_top_clk_wiz_0_0 rise@30.303ns - clk_cpu_bd_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.272ns  (logic 3.288ns (16.220%)  route 16.984ns (83.780%))
  Logic Levels:           14  (CARRY4=3 LUT1=1 LUT3=1 LUT6=6 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.165ns = ( 27.138 - 30.303 ) 
    Source Clock Delay      (SCD):    -3.518ns
    Clock Pessimism Removal (CPR):    -0.600ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.333ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_bd_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.950     0.950    bd_top_i/clk_pll_cpu/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.446    -7.496 r  bd_top_i/clk_pll_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.332    -5.164    bd_top_i/clk_pll_cpu/inst/clk_cpu_bd_top_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -5.083 r  bd_top_i/clk_pll_cpu/inst/clkout1_buf/O
                         net (fo=25581, routed)       1.565    -3.518    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/aclk
    SLICE_X106Y93        FDRE                                         r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/preif_pc_reg[2]_rep__24/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y93        FDRE (Prop_fdre_C_Q)         0.348    -3.170 f  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/preif_pc_reg[2]_rep__24/Q
                         net (fo=103, routed)         1.192    -1.978    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/DI[0]
    SLICE_X101Y96        LUT1 (Prop_lut1_I0_O)        0.242    -1.736 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/tag_reg_r2_0_63_0_2_i_3/O
                         net (fo=1, routed)           0.000    -1.736    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/tag_reg_r2_0_63_0_2_i_3_n_0
    SLICE_X101Y96        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481    -1.255 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/tag_reg_r2_0_63_0_2_i_2/O[2]
                         net (fo=2113, routed)        5.435     4.180    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/tag_reg_r2_128_191_0_2/ADDRB1
    SLICE_X96Y141        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.253     4.433 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/tag_reg_r2_128_191_0_2/RAMB/O
                         net (fo=1, routed)           0.973     5.407    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/tag_reg_r2_128_191_0_2_n_1
    SLICE_X99Y136        LUT6 (Prop_lut6_I1_O)        0.105     5.512 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/ras_pop_r_i_938/O
                         net (fo=1, routed)           0.000     5.512    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/ras_pop_r_i_938_n_0
    SLICE_X99Y136        MUXF7 (Prop_muxf7_I0_O)      0.199     5.711 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/ras_pop_r_reg_i_416/O
                         net (fo=1, routed)           0.000     5.711    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/ras_pop_r_reg_i_416_n_0
    SLICE_X99Y136        MUXF8 (Prop_muxf8_I0_O)      0.085     5.796 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/ras_pop_r_reg_i_167/O
                         net (fo=1, routed)           1.741     7.537    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/search_found2_o1[1]
    SLICE_X101Y107       LUT6 (Prop_lut6_I5_O)        0.264     7.801 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/ras_pop_r_i_58/O
                         net (fo=1, routed)           0.000     7.801    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/ras_pop_r_i_58_n_0
    SLICE_X101Y107       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.241 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/ras_pop_r_reg_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.241    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/ras_pop_r_reg_i_23_n_0
    SLICE_X101Y108       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     8.431 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/ras_pop_r_reg_i_9/CO[2]
                         net (fo=1, routed)           1.529     9.960    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/CO[0]
    SLICE_X99Y69         LUT6 (Prop_lut6_I0_O)        0.261    10.221 f  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/ras_pop_r_i_3/O
                         net (fo=38, routed)          2.978    13.199    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/if_predictor_bus2_reg[0]_0
    SLICE_X112Y96        LUT6 (Prop_lut6_I2_O)        0.105    13.304 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/preif_pc[4]_i_4/O
                         net (fo=1, routed)           0.527    13.831    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/preif_pc[4]_i_4_n_0
    SLICE_X111Y96        LUT6 (Prop_lut6_I0_O)        0.105    13.936 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/preif_pc[4]_i_3/O
                         net (fo=1, routed)           0.872    14.807    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/predictor_computepc_bus[4]
    SLICE_X103Y108       LUT6 (Prop_lut6_I1_O)        0.105    14.912 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/preif_pc[4]_i_2/O
                         net (fo=17, routed)          1.249    16.161    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/preif_pc[4]_i_2_n_0
    SLICE_X105Y104       LUT3 (Prop_lut3_I2_O)        0.105    16.266 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/preif_pc[4]_rep__11_i_1/O
                         net (fo=1, routed)           0.488    16.754    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/preif_pc_reg[4]_rep__11_0
    SLICE_X105Y104       FDRE                                         r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/preif_pc_reg[4]_rep__11/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_bd_top_clk_wiz_0_0 rise edge)
                                                     30.303    30.303 r  
    AC19                 IBUF                         0.000    30.303 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.895    31.198    bd_top_i/clk_pll_cpu/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.669    23.529 r  bd_top_i/clk_pll_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.221    25.749    bd_top_i/clk_pll_cpu/inst/clk_cpu_bd_top_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    25.826 r  bd_top_i/clk_pll_cpu/inst/clkout1_buf/O
                         net (fo=25581, routed)       1.312    27.138    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/aclk
    SLICE_X105Y104       FDRE                                         r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/preif_pc_reg[4]_rep__11/C
                         clock pessimism             -0.600    26.538    
                         clock uncertainty           -0.170    26.367    
    SLICE_X105Y104       FDRE (Setup_fdre_C_D)       -0.042    26.325    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/preif_pc_reg[4]_rep__11
  -------------------------------------------------------------------
                         required time                         26.325    
                         arrival time                         -16.754    
  -------------------------------------------------------------------
                         slack                                  9.572    

Slack (MET) :             9.584ns  (required time - arrival time)
  Source:                 bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/preif_pc_reg[2]_rep__24/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_bd_top_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/preif_pc_reg[4]_rep__8/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_bd_top_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_cpu_bd_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_cpu_bd_top_clk_wiz_0_0 rise@30.303ns - clk_cpu_bd_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.093ns  (logic 3.308ns (16.463%)  route 16.785ns (83.537%))
  Logic Levels:           14  (CARRY4=3 LUT1=1 LUT3=1 LUT6=6 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.165ns = ( 27.138 - 30.303 ) 
    Source Clock Delay      (SCD):    -3.518ns
    Clock Pessimism Removal (CPR):    -0.600ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.333ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_bd_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.950     0.950    bd_top_i/clk_pll_cpu/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.446    -7.496 r  bd_top_i/clk_pll_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.332    -5.164    bd_top_i/clk_pll_cpu/inst/clk_cpu_bd_top_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -5.083 r  bd_top_i/clk_pll_cpu/inst/clkout1_buf/O
                         net (fo=25581, routed)       1.565    -3.518    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/aclk
    SLICE_X106Y93        FDRE                                         r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/preif_pc_reg[2]_rep__24/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y93        FDRE (Prop_fdre_C_Q)         0.348    -3.170 f  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/preif_pc_reg[2]_rep__24/Q
                         net (fo=103, routed)         1.192    -1.978    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/DI[0]
    SLICE_X101Y96        LUT1 (Prop_lut1_I0_O)        0.242    -1.736 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/tag_reg_r2_0_63_0_2_i_3/O
                         net (fo=1, routed)           0.000    -1.736    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/tag_reg_r2_0_63_0_2_i_3_n_0
    SLICE_X101Y96        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481    -1.255 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/tag_reg_r2_0_63_0_2_i_2/O[2]
                         net (fo=2113, routed)        5.435     4.180    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/tag_reg_r2_128_191_0_2/ADDRB1
    SLICE_X96Y141        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.253     4.433 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/tag_reg_r2_128_191_0_2/RAMB/O
                         net (fo=1, routed)           0.973     5.407    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/tag_reg_r2_128_191_0_2_n_1
    SLICE_X99Y136        LUT6 (Prop_lut6_I1_O)        0.105     5.512 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/ras_pop_r_i_938/O
                         net (fo=1, routed)           0.000     5.512    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/ras_pop_r_i_938_n_0
    SLICE_X99Y136        MUXF7 (Prop_muxf7_I0_O)      0.199     5.711 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/ras_pop_r_reg_i_416/O
                         net (fo=1, routed)           0.000     5.711    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/ras_pop_r_reg_i_416_n_0
    SLICE_X99Y136        MUXF8 (Prop_muxf8_I0_O)      0.085     5.796 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/ras_pop_r_reg_i_167/O
                         net (fo=1, routed)           1.741     7.537    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/search_found2_o1[1]
    SLICE_X101Y107       LUT6 (Prop_lut6_I5_O)        0.264     7.801 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/ras_pop_r_i_58/O
                         net (fo=1, routed)           0.000     7.801    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/ras_pop_r_i_58_n_0
    SLICE_X101Y107       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.241 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/ras_pop_r_reg_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.241    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/ras_pop_r_reg_i_23_n_0
    SLICE_X101Y108       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     8.431 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/ras_pop_r_reg_i_9/CO[2]
                         net (fo=1, routed)           1.529     9.960    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/CO[0]
    SLICE_X99Y69         LUT6 (Prop_lut6_I0_O)        0.261    10.221 f  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/ras_pop_r_i_3/O
                         net (fo=38, routed)          2.978    13.199    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/if_predictor_bus2_reg[0]_0
    SLICE_X112Y96        LUT6 (Prop_lut6_I2_O)        0.105    13.304 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/preif_pc[4]_i_4/O
                         net (fo=1, routed)           0.527    13.831    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/preif_pc[4]_i_4_n_0
    SLICE_X111Y96        LUT6 (Prop_lut6_I0_O)        0.105    13.936 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/preif_pc[4]_i_3/O
                         net (fo=1, routed)           0.872    14.807    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/predictor_computepc_bus[4]
    SLICE_X103Y108       LUT6 (Prop_lut6_I1_O)        0.105    14.912 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/preif_pc[4]_i_2/O
                         net (fo=17, routed)          1.249    16.161    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/preif_pc[4]_i_2_n_0
    SLICE_X105Y104       LUT3 (Prop_lut3_I2_O)        0.125    16.286 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/preif_pc[4]_rep__8_i_1/O
                         net (fo=1, routed)           0.289    16.575    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/preif_pc_reg[4]_rep__8_0
    SLICE_X105Y104       FDRE                                         r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/preif_pc_reg[4]_rep__8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_bd_top_clk_wiz_0_0 rise edge)
                                                     30.303    30.303 r  
    AC19                 IBUF                         0.000    30.303 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.895    31.198    bd_top_i/clk_pll_cpu/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.669    23.529 r  bd_top_i/clk_pll_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.221    25.749    bd_top_i/clk_pll_cpu/inst/clk_cpu_bd_top_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    25.826 r  bd_top_i/clk_pll_cpu/inst/clkout1_buf/O
                         net (fo=25581, routed)       1.312    27.138    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/aclk
    SLICE_X105Y104       FDRE                                         r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/preif_pc_reg[4]_rep__8/C
                         clock pessimism             -0.600    26.538    
                         clock uncertainty           -0.170    26.367    
    SLICE_X105Y104       FDRE (Setup_fdre_C_D)       -0.209    26.158    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/preif_pc_reg[4]_rep__8
  -------------------------------------------------------------------
                         required time                         26.158    
                         arrival time                         -16.575    
  -------------------------------------------------------------------
                         slack                                  9.584    

Slack (MET) :             9.801ns  (required time - arrival time)
  Source:                 bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/preif_pc_reg[2]_rep__24/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_bd_top_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/preif_pc_reg[4]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_bd_top_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_cpu_bd_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_cpu_bd_top_clk_wiz_0_0 rise@30.303ns - clk_cpu_bd_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.319ns  (logic 3.288ns (16.182%)  route 17.031ns (83.818%))
  Logic Levels:           14  (CARRY4=3 LUT1=1 LUT3=1 LUT6=6 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.027ns = ( 27.276 - 30.303 ) 
    Source Clock Delay      (SCD):    -3.518ns
    Clock Pessimism Removal (CPR):    -0.533ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.333ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_bd_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.950     0.950    bd_top_i/clk_pll_cpu/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.446    -7.496 r  bd_top_i/clk_pll_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.332    -5.164    bd_top_i/clk_pll_cpu/inst/clk_cpu_bd_top_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -5.083 r  bd_top_i/clk_pll_cpu/inst/clkout1_buf/O
                         net (fo=25581, routed)       1.565    -3.518    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/aclk
    SLICE_X106Y93        FDRE                                         r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/preif_pc_reg[2]_rep__24/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y93        FDRE (Prop_fdre_C_Q)         0.348    -3.170 f  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/preif_pc_reg[2]_rep__24/Q
                         net (fo=103, routed)         1.192    -1.978    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/DI[0]
    SLICE_X101Y96        LUT1 (Prop_lut1_I0_O)        0.242    -1.736 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/tag_reg_r2_0_63_0_2_i_3/O
                         net (fo=1, routed)           0.000    -1.736    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/tag_reg_r2_0_63_0_2_i_3_n_0
    SLICE_X101Y96        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481    -1.255 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/tag_reg_r2_0_63_0_2_i_2/O[2]
                         net (fo=2113, routed)        5.435     4.180    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/tag_reg_r2_128_191_0_2/ADDRB1
    SLICE_X96Y141        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.253     4.433 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/tag_reg_r2_128_191_0_2/RAMB/O
                         net (fo=1, routed)           0.973     5.407    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/tag_reg_r2_128_191_0_2_n_1
    SLICE_X99Y136        LUT6 (Prop_lut6_I1_O)        0.105     5.512 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/ras_pop_r_i_938/O
                         net (fo=1, routed)           0.000     5.512    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/ras_pop_r_i_938_n_0
    SLICE_X99Y136        MUXF7 (Prop_muxf7_I0_O)      0.199     5.711 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/ras_pop_r_reg_i_416/O
                         net (fo=1, routed)           0.000     5.711    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/ras_pop_r_reg_i_416_n_0
    SLICE_X99Y136        MUXF8 (Prop_muxf8_I0_O)      0.085     5.796 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/ras_pop_r_reg_i_167/O
                         net (fo=1, routed)           1.741     7.537    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/search_found2_o1[1]
    SLICE_X101Y107       LUT6 (Prop_lut6_I5_O)        0.264     7.801 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/ras_pop_r_i_58/O
                         net (fo=1, routed)           0.000     7.801    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/ras_pop_r_i_58_n_0
    SLICE_X101Y107       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.241 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/ras_pop_r_reg_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.241    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/ras_pop_r_reg_i_23_n_0
    SLICE_X101Y108       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     8.431 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/ras_pop_r_reg_i_9/CO[2]
                         net (fo=1, routed)           1.529     9.960    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/CO[0]
    SLICE_X99Y69         LUT6 (Prop_lut6_I0_O)        0.261    10.221 f  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/ras_pop_r_i_3/O
                         net (fo=38, routed)          2.978    13.199    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/if_predictor_bus2_reg[0]_0
    SLICE_X112Y96        LUT6 (Prop_lut6_I2_O)        0.105    13.304 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/preif_pc[4]_i_4/O
                         net (fo=1, routed)           0.527    13.831    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/preif_pc[4]_i_4_n_0
    SLICE_X111Y96        LUT6 (Prop_lut6_I0_O)        0.105    13.936 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/preif_pc[4]_i_3/O
                         net (fo=1, routed)           0.872    14.807    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/predictor_computepc_bus[4]
    SLICE_X103Y108       LUT6 (Prop_lut6_I1_O)        0.105    14.912 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/preif_pc[4]_i_2/O
                         net (fo=17, routed)          1.784    16.696    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/preif_pc[4]_i_2_n_0
    SLICE_X110Y94        LUT3 (Prop_lut3_I2_O)        0.105    16.801 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/preif_pc[4]_rep__1_i_1/O
                         net (fo=1, routed)           0.000    16.801    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/preif_pc_reg[4]_rep__1_1
    SLICE_X110Y94        FDRE                                         r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/preif_pc_reg[4]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_bd_top_clk_wiz_0_0 rise edge)
                                                     30.303    30.303 r  
    AC19                 IBUF                         0.000    30.303 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.895    31.198    bd_top_i/clk_pll_cpu/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.669    23.529 r  bd_top_i/clk_pll_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.221    25.749    bd_top_i/clk_pll_cpu/inst/clk_cpu_bd_top_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    25.826 r  bd_top_i/clk_pll_cpu/inst/clkout1_buf/O
                         net (fo=25581, routed)       1.450    27.276    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/aclk
    SLICE_X110Y94        FDRE                                         r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/preif_pc_reg[4]_rep__1/C
                         clock pessimism             -0.533    26.743    
                         clock uncertainty           -0.170    26.573    
    SLICE_X110Y94        FDRE (Setup_fdre_C_D)        0.030    26.603    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/preif_pc_reg[4]_rep__1
  -------------------------------------------------------------------
                         required time                         26.603    
                         arrival time                         -16.801    
  -------------------------------------------------------------------
                         slack                                  9.801    

Slack (MET) :             9.811ns  (required time - arrival time)
  Source:                 bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/preif_pc_reg[2]_rep__24/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_bd_top_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/preif_pc_reg[5]_rep__6/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_bd_top_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_cpu_bd_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_cpu_bd_top_clk_wiz_0_0 rise@30.303ns - clk_cpu_bd_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.036ns  (logic 3.288ns (16.411%)  route 16.748ns (83.589%))
  Logic Levels:           14  (CARRY4=3 LUT1=1 LUT3=1 LUT6=6 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.165ns = ( 27.138 - 30.303 ) 
    Source Clock Delay      (SCD):    -3.518ns
    Clock Pessimism Removal (CPR):    -0.600ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.333ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_bd_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.950     0.950    bd_top_i/clk_pll_cpu/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.446    -7.496 r  bd_top_i/clk_pll_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.332    -5.164    bd_top_i/clk_pll_cpu/inst/clk_cpu_bd_top_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -5.083 r  bd_top_i/clk_pll_cpu/inst/clkout1_buf/O
                         net (fo=25581, routed)       1.565    -3.518    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/aclk
    SLICE_X106Y93        FDRE                                         r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/preif_pc_reg[2]_rep__24/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y93        FDRE (Prop_fdre_C_Q)         0.348    -3.170 f  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/preif_pc_reg[2]_rep__24/Q
                         net (fo=103, routed)         1.192    -1.978    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/DI[0]
    SLICE_X101Y96        LUT1 (Prop_lut1_I0_O)        0.242    -1.736 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/tag_reg_r2_0_63_0_2_i_3/O
                         net (fo=1, routed)           0.000    -1.736    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/tag_reg_r2_0_63_0_2_i_3_n_0
    SLICE_X101Y96        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481    -1.255 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/tag_reg_r2_0_63_0_2_i_2/O[2]
                         net (fo=2113, routed)        5.435     4.180    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/tag_reg_r2_128_191_0_2/ADDRB1
    SLICE_X96Y141        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.253     4.433 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/tag_reg_r2_128_191_0_2/RAMB/O
                         net (fo=1, routed)           0.973     5.407    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/tag_reg_r2_128_191_0_2_n_1
    SLICE_X99Y136        LUT6 (Prop_lut6_I1_O)        0.105     5.512 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/ras_pop_r_i_938/O
                         net (fo=1, routed)           0.000     5.512    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/ras_pop_r_i_938_n_0
    SLICE_X99Y136        MUXF7 (Prop_muxf7_I0_O)      0.199     5.711 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/ras_pop_r_reg_i_416/O
                         net (fo=1, routed)           0.000     5.711    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/ras_pop_r_reg_i_416_n_0
    SLICE_X99Y136        MUXF8 (Prop_muxf8_I0_O)      0.085     5.796 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/ras_pop_r_reg_i_167/O
                         net (fo=1, routed)           1.741     7.537    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/search_found2_o1[1]
    SLICE_X101Y107       LUT6 (Prop_lut6_I5_O)        0.264     7.801 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/ras_pop_r_i_58/O
                         net (fo=1, routed)           0.000     7.801    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/ras_pop_r_i_58_n_0
    SLICE_X101Y107       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.241 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/ras_pop_r_reg_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.241    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/ras_pop_r_reg_i_23_n_0
    SLICE_X101Y108       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     8.431 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/ras_pop_r_reg_i_9/CO[2]
                         net (fo=1, routed)           1.529     9.960    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/CO[0]
    SLICE_X99Y69         LUT6 (Prop_lut6_I0_O)        0.261    10.221 f  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/ras_pop_r_i_3/O
                         net (fo=38, routed)          2.568    12.789    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/if_predictor_bus2_reg[0]_0
    SLICE_X109Y96        LUT6 (Prop_lut6_I2_O)        0.105    12.894 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/preif_pc[5]_i_4/O
                         net (fo=1, routed)           0.413    13.307    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/preif_pc[5]_i_4_n_0
    SLICE_X108Y96        LUT6 (Prop_lut6_I0_O)        0.105    13.412 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/preif_pc[5]_i_3/O
                         net (fo=1, routed)           1.220    14.633    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/predictor_computepc_bus[5]
    SLICE_X103Y110       LUT6 (Prop_lut6_I1_O)        0.105    14.738 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/preif_pc[5]_i_2/O
                         net (fo=14, routed)          1.298    16.036    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/preif_pc[5]_i_2_n_0
    SLICE_X109Y100       LUT3 (Prop_lut3_I2_O)        0.105    16.141 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/preif_pc[5]_rep__6_i_1/O
                         net (fo=1, routed)           0.377    16.518    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/preif_pc_reg[5]_rep__6_0
    SLICE_X107Y100       FDRE                                         r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/preif_pc_reg[5]_rep__6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_bd_top_clk_wiz_0_0 rise edge)
                                                     30.303    30.303 r  
    AC19                 IBUF                         0.000    30.303 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.895    31.198    bd_top_i/clk_pll_cpu/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.669    23.529 r  bd_top_i/clk_pll_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.221    25.749    bd_top_i/clk_pll_cpu/inst/clk_cpu_bd_top_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    25.826 r  bd_top_i/clk_pll_cpu/inst/clkout1_buf/O
                         net (fo=25581, routed)       1.312    27.138    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/aclk
    SLICE_X107Y100       FDRE                                         r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/preif_pc_reg[5]_rep__6/C
                         clock pessimism             -0.600    26.538    
                         clock uncertainty           -0.170    26.367    
    SLICE_X107Y100       FDRE (Setup_fdre_C_D)       -0.039    26.328    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_if/preif_pc_reg[5]_rep__6
  -------------------------------------------------------------------
                         required time                         26.328    
                         arrival time                         -16.518    
  -------------------------------------------------------------------
                         slack                                  9.811    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/corr_index_r_reg[2]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_bd_top_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/tag_reg_r2_448_511_12_14/RAMA/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_cpu_bd_top_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_cpu_bd_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_bd_top_clk_wiz_0_0 rise@0.000ns - clk_cpu_bd_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.806%)  route 0.213ns (60.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    -0.002ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_bd_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.391     0.391    bd_top_i/clk_pll_cpu/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.885    -2.493 r  bd_top_i/clk_pll_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.944    -1.550    bd_top_i/clk_pll_cpu/inst/clk_cpu_bd_top_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.524 r  bd_top_i/clk_pll_cpu/inst/clkout1_buf/O
                         net (fo=25581, routed)       0.572    -0.952    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/aclk
    SLICE_X89Y139        FDRE                                         r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/corr_index_r_reg[2]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y139        FDRE (Prop_fdre_C_Q)         0.141    -0.811 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/corr_index_r_reg[2]_rep__5/Q
                         net (fo=256, routed)         0.213    -0.598    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/tag_reg_r2_448_511_12_14/ADDRD2
    SLICE_X90Y138        RAMD64E                                      r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/tag_reg_r2_448_511_12_14/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_bd_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.428     0.428    bd_top_i/clk_pll_cpu/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.238    -2.809 r  bd_top_i/clk_pll_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.021    -1.788    bd_top_i/clk_pll_cpu/inst/clk_cpu_bd_top_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.759 r  bd_top_i/clk_pll_cpu/inst/clkout1_buf/O
                         net (fo=25581, routed)       0.845    -0.915    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/tag_reg_r2_448_511_12_14/WCLK
    SLICE_X90Y138        RAMD64E                                      r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/tag_reg_r2_448_511_12_14/RAMA/CLK
                         clock pessimism              0.002    -0.913    
    SLICE_X90Y138        RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.659    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/tag_reg_r2_448_511_12_14/RAMA
  -------------------------------------------------------------------
                         required time                          0.659    
                         arrival time                          -0.598    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/corr_index_r_reg[2]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_bd_top_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/tag_reg_r2_448_511_12_14/RAMB/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_cpu_bd_top_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_cpu_bd_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_bd_top_clk_wiz_0_0 rise@0.000ns - clk_cpu_bd_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.806%)  route 0.213ns (60.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    -0.002ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_bd_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.391     0.391    bd_top_i/clk_pll_cpu/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.885    -2.493 r  bd_top_i/clk_pll_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.944    -1.550    bd_top_i/clk_pll_cpu/inst/clk_cpu_bd_top_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.524 r  bd_top_i/clk_pll_cpu/inst/clkout1_buf/O
                         net (fo=25581, routed)       0.572    -0.952    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/aclk
    SLICE_X89Y139        FDRE                                         r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/corr_index_r_reg[2]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y139        FDRE (Prop_fdre_C_Q)         0.141    -0.811 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/corr_index_r_reg[2]_rep__5/Q
                         net (fo=256, routed)         0.213    -0.598    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/tag_reg_r2_448_511_12_14/ADDRD2
    SLICE_X90Y138        RAMD64E                                      r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/tag_reg_r2_448_511_12_14/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_bd_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.428     0.428    bd_top_i/clk_pll_cpu/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.238    -2.809 r  bd_top_i/clk_pll_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.021    -1.788    bd_top_i/clk_pll_cpu/inst/clk_cpu_bd_top_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.759 r  bd_top_i/clk_pll_cpu/inst/clkout1_buf/O
                         net (fo=25581, routed)       0.845    -0.915    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/tag_reg_r2_448_511_12_14/WCLK
    SLICE_X90Y138        RAMD64E                                      r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/tag_reg_r2_448_511_12_14/RAMB/CLK
                         clock pessimism              0.002    -0.913    
    SLICE_X90Y138        RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.659    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/tag_reg_r2_448_511_12_14/RAMB
  -------------------------------------------------------------------
                         required time                          0.659    
                         arrival time                          -0.598    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/corr_index_r_reg[2]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_bd_top_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/tag_reg_r2_448_511_12_14/RAMC/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_cpu_bd_top_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_cpu_bd_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_bd_top_clk_wiz_0_0 rise@0.000ns - clk_cpu_bd_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.806%)  route 0.213ns (60.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    -0.002ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_bd_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.391     0.391    bd_top_i/clk_pll_cpu/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.885    -2.493 r  bd_top_i/clk_pll_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.944    -1.550    bd_top_i/clk_pll_cpu/inst/clk_cpu_bd_top_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.524 r  bd_top_i/clk_pll_cpu/inst/clkout1_buf/O
                         net (fo=25581, routed)       0.572    -0.952    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/aclk
    SLICE_X89Y139        FDRE                                         r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/corr_index_r_reg[2]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y139        FDRE (Prop_fdre_C_Q)         0.141    -0.811 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/corr_index_r_reg[2]_rep__5/Q
                         net (fo=256, routed)         0.213    -0.598    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/tag_reg_r2_448_511_12_14/ADDRD2
    SLICE_X90Y138        RAMD64E                                      r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/tag_reg_r2_448_511_12_14/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_bd_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.428     0.428    bd_top_i/clk_pll_cpu/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.238    -2.809 r  bd_top_i/clk_pll_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.021    -1.788    bd_top_i/clk_pll_cpu/inst/clk_cpu_bd_top_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.759 r  bd_top_i/clk_pll_cpu/inst/clkout1_buf/O
                         net (fo=25581, routed)       0.845    -0.915    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/tag_reg_r2_448_511_12_14/WCLK
    SLICE_X90Y138        RAMD64E                                      r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/tag_reg_r2_448_511_12_14/RAMC/CLK
                         clock pessimism              0.002    -0.913    
    SLICE_X90Y138        RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.659    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/tag_reg_r2_448_511_12_14/RAMC
  -------------------------------------------------------------------
                         required time                          0.659    
                         arrival time                          -0.598    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/corr_index_r_reg[2]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_bd_top_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/tag_reg_r2_448_511_12_14/RAMD/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_cpu_bd_top_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_cpu_bd_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_bd_top_clk_wiz_0_0 rise@0.000ns - clk_cpu_bd_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.806%)  route 0.213ns (60.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    -0.002ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_bd_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.391     0.391    bd_top_i/clk_pll_cpu/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.885    -2.493 r  bd_top_i/clk_pll_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.944    -1.550    bd_top_i/clk_pll_cpu/inst/clk_cpu_bd_top_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.524 r  bd_top_i/clk_pll_cpu/inst/clkout1_buf/O
                         net (fo=25581, routed)       0.572    -0.952    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/aclk
    SLICE_X89Y139        FDRE                                         r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/corr_index_r_reg[2]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y139        FDRE (Prop_fdre_C_Q)         0.141    -0.811 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/corr_index_r_reg[2]_rep__5/Q
                         net (fo=256, routed)         0.213    -0.598    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/tag_reg_r2_448_511_12_14/ADDRD2
    SLICE_X90Y138        RAMD64E                                      r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/tag_reg_r2_448_511_12_14/RAMD/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_bd_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.428     0.428    bd_top_i/clk_pll_cpu/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.238    -2.809 r  bd_top_i/clk_pll_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.021    -1.788    bd_top_i/clk_pll_cpu/inst/clk_cpu_bd_top_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.759 r  bd_top_i/clk_pll_cpu/inst/clkout1_buf/O
                         net (fo=25581, routed)       0.845    -0.915    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/tag_reg_r2_448_511_12_14/WCLK
    SLICE_X90Y138        RAMD64E                                      r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/tag_reg_r2_448_511_12_14/RAMD/CLK
                         clock pessimism              0.002    -0.913    
    SLICE_X90Y138        RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.659    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_predictor/U_BTB/tag_reg_r2_448_511_12_14/RAMD
  -------------------------------------------------------------------
                         required time                          0.659    
                         arrival time                          -0.598    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_div/U_div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_cpu_bd_top_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_div/U_div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_cpu_bd_top_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_cpu_bd_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_bd_top_clk_wiz_0_0 rise@0.000ns - clk_cpu_bd_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.308ns (70.283%)  route 0.130ns (29.717%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_bd_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.391     0.391    bd_top_i/clk_pll_cpu/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.885    -2.493 r  bd_top_i/clk_pll_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.944    -1.550    bd_top_i/clk_pll_cpu/inst/clk_cpu_bd_top_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.524 r  bd_top_i/clk_pll_cpu/inst/clkout1_buf/O
                         net (fo=25581, routed)       0.567    -0.957    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_div/U_div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X81Y149        FDSE                                         r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_div/U_div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y149        FDSE (Prop_fdse_C_Q)         0.141    -0.816 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_div/U_div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=2, routed)           0.130    -0.686    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_div/U_div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][2]
    SLICE_X82Y149        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113    -0.573 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_div/U_div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.573    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_div/U_div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X82Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.519 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_div/U_div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000    -0.519    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_div/U_div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[4]
    SLICE_X82Y150        FDSE                                         r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_div/U_div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_bd_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.428     0.428    bd_top_i/clk_pll_cpu/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.238    -2.809 r  bd_top_i/clk_pll_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.021    -1.788    bd_top_i/clk_pll_cpu/inst/clk_cpu_bd_top_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.759 r  bd_top_i/clk_pll_cpu/inst/clkout1_buf/O
                         net (fo=25581, routed)       0.833    -0.926    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_div/U_div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X82Y150        FDSE                                         r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_div/U_div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[4]/C
                         clock pessimism              0.236    -0.690    
    SLICE_X82Y150        FDSE (Hold_fdse_C_D)         0.105    -0.585    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_div/U_div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.585    
                         arrival time                          -0.519    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_div/U_div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_bd_top_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_div/U_div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_bd_top_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_cpu_bd_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_bd_top_clk_wiz_0_0 rise@0.000ns - clk_cpu_bd_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.128ns (36.692%)  route 0.221ns (63.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.927ns
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    -0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_bd_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.391     0.391    bd_top_i/clk_pll_cpu/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.885    -2.493 r  bd_top_i/clk_pll_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.944    -1.550    bd_top_i/clk_pll_cpu/inst/clk_cpu_bd_top_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.524 r  bd_top_i/clk_pll_cpu/inst/clkout1_buf/O
                         net (fo=25581, routed)       0.564    -0.960    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_div/U_div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X81Y156        FDRE                                         r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_div/U_div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y156        FDRE (Prop_fdre_C_Q)         0.128    -0.832 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_div/U_div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[30]/Q
                         net (fo=2, routed)           0.221    -0.611    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_div/U_div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[31]_0[30]
    SLICE_X85Y158        FDRE                                         r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_div/U_div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_bd_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.428     0.428    bd_top_i/clk_pll_cpu/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.238    -2.809 r  bd_top_i/clk_pll_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.021    -1.788    bd_top_i/clk_pll_cpu/inst/clk_cpu_bd_top_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.759 r  bd_top_i/clk_pll_cpu/inst/clkout1_buf/O
                         net (fo=25581, routed)       0.832    -0.927    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_div/U_div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X85Y158        FDRE                                         r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_div/U_div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[30]/C
                         clock pessimism              0.231    -0.696    
    SLICE_X85Y158        FDRE (Hold_fdre_C_D)         0.018    -0.678    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_div/U_div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[30]
  -------------------------------------------------------------------
                         required time                          0.678    
                         arrival time                          -0.611    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_div/U_div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_bd_top_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_div/U_div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_bd_top_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_cpu_bd_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_bd_top_clk_wiz_0_0 rise@0.000ns - clk_cpu_bd_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.321%)  route 0.224ns (63.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.929ns
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    -0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_bd_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.391     0.391    bd_top_i/clk_pll_cpu/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.885    -2.493 r  bd_top_i/clk_pll_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.944    -1.550    bd_top_i/clk_pll_cpu/inst/clk_cpu_bd_top_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.524 r  bd_top_i/clk_pll_cpu/inst/clkout1_buf/O
                         net (fo=25581, routed)       0.561    -0.963    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_div/U_div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/aclk
    SLICE_X87Y162        FDRE                                         r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_div/U_div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y162        FDRE (Prop_fdre_C_Q)         0.128    -0.835 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_div/U_div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[9]/Q
                         net (fo=1, routed)           0.224    -0.610    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_div/U_div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/D[9]
    SLICE_X82Y160        FDRE                                         r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_div/U_div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_bd_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.428     0.428    bd_top_i/clk_pll_cpu/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.238    -2.809 r  bd_top_i/clk_pll_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.021    -1.788    bd_top_i/clk_pll_cpu/inst/clk_cpu_bd_top_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.759 r  bd_top_i/clk_pll_cpu/inst/clkout1_buf/O
                         net (fo=25581, routed)       0.831    -0.929    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_div/U_div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/aclk
    SLICE_X82Y160        FDRE                                         r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_div/U_div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[9]/C
                         clock pessimism              0.231    -0.698    
    SLICE_X82Y160        FDRE (Hold_fdre_C_D)         0.019    -0.679    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_div/U_div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[9]
  -------------------------------------------------------------------
                         required time                          0.679    
                         arrival time                          -0.610    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 bd_top_i/mycpu_0/inst/u_icache/r_buf_reg[4][22]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_bd_top_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            bd_top_i/mycpu_0/inst/u_icache/icache_ways[3].u_icache_data/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_cpu_bd_top_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_cpu_bd_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_bd_top_clk_wiz_0_0 rise@0.000ns - clk_cpu_bd_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.798%)  route 0.115ns (41.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    0.024ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_bd_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.391     0.391    bd_top_i/clk_pll_cpu/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.885    -2.493 r  bd_top_i/clk_pll_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.944    -1.550    bd_top_i/clk_pll_cpu/inst/clk_cpu_bd_top_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.524 r  bd_top_i/clk_pll_cpu/inst/clkout1_buf/O
                         net (fo=25581, routed)       0.683    -0.840    bd_top_i/mycpu_0/inst/u_icache/aclk
    SLICE_X140Y59        FDRE                                         r  bd_top_i/mycpu_0/inst/u_icache/r_buf_reg[4][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y59        FDRE (Prop_fdre_C_Q)         0.164    -0.676 r  bd_top_i/mycpu_0/inst/u_icache/r_buf_reg[4][22]/Q
                         net (fo=5, routed)           0.115    -0.561    bd_top_i/mycpu_0/inst/u_icache/icache_ways[3].u_icache_data/xpm_memory_spram_inst/xpm_memory_base_inst/dina[150]
    RAMB18_X7Y23         RAMB18E1                                     r  bd_top_i/mycpu_0/inst/u_icache/icache_ways[3].u_icache_data/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_bd_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.428     0.428    bd_top_i/clk_pll_cpu/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.238    -2.809 r  bd_top_i/clk_pll_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.021    -1.788    bd_top_i/clk_pll_cpu/inst/clk_cpu_bd_top_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.759 r  bd_top_i/clk_pll_cpu/inst/clkout1_buf/O
                         net (fo=25581, routed)       0.997    -0.762    bd_top_i/mycpu_0/inst/u_icache/icache_ways[3].u_icache_data/xpm_memory_spram_inst/xpm_memory_base_inst/clka
    RAMB18_X7Y23         RAMB18E1                                     r  bd_top_i/mycpu_0/inst/u_icache/icache_ways[3].u_icache_data/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4/CLKARDCLK
                         clock pessimism             -0.024    -0.786    
    RAMB18_X7Y23         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[6])
                                                      0.155    -0.631    bd_top_i/mycpu_0/inst/u_icache/icache_ways[3].u_icache_data/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4
  -------------------------------------------------------------------
                         required time                          0.631    
                         arrival time                          -0.561    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_div/U_div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_cpu_bd_top_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_div/U_div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_cpu_bd_top_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_cpu_bd_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_bd_top_clk_wiz_0_0 rise@0.000ns - clk_cpu_bd_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.319ns (71.011%)  route 0.130ns (28.989%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_bd_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.391     0.391    bd_top_i/clk_pll_cpu/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.885    -2.493 r  bd_top_i/clk_pll_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.944    -1.550    bd_top_i/clk_pll_cpu/inst/clk_cpu_bd_top_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.524 r  bd_top_i/clk_pll_cpu/inst/clkout1_buf/O
                         net (fo=25581, routed)       0.567    -0.957    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_div/U_div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X81Y149        FDSE                                         r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_div/U_div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y149        FDSE (Prop_fdse_C_Q)         0.141    -0.816 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_div/U_div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=2, routed)           0.130    -0.686    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_div/U_div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][2]
    SLICE_X82Y149        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113    -0.573 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_div/U_div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.573    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_div/U_div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X82Y150        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.508 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_div/U_div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000    -0.508    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_div/U_div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[6]
    SLICE_X82Y150        FDSE                                         r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_div/U_div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_bd_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.428     0.428    bd_top_i/clk_pll_cpu/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.238    -2.809 r  bd_top_i/clk_pll_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.021    -1.788    bd_top_i/clk_pll_cpu/inst/clk_cpu_bd_top_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.759 r  bd_top_i/clk_pll_cpu/inst/clkout1_buf/O
                         net (fo=25581, routed)       0.833    -0.926    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_div/U_div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X82Y150        FDSE                                         r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_div/U_div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[6]/C
                         clock pessimism              0.236    -0.690    
    SLICE_X82Y150        FDSE (Hold_fdse_C_D)         0.105    -0.585    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_div/U_div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[6]
  -------------------------------------------------------------------
                         required time                          0.585    
                         arrival time                          -0.508    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 bd_top_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_bd_top_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_cpu_bd_top_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_cpu_bd_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_bd_top_clk_wiz_0_0 rise@0.000ns - clk_cpu_bd_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.354%)  route 0.118ns (45.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.906ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    -0.002ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_bd_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.391     0.391    bd_top_i/clk_pll_cpu/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.885    -2.493 r  bd_top_i/clk_pll_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.944    -1.550    bd_top_i/clk_pll_cpu/inst/clk_cpu_bd_top_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.524 r  bd_top_i/clk_pll_cpu/inst/clkout1_buf/O
                         net (fo=25581, routed)       0.583    -0.941    bd_top_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X54Y111        FDRE                                         r  bd_top_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.800 r  bd_top_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[8]/Q
                         net (fo=1, routed)           0.118    -0.682    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/DIC0
    SLICE_X52Y111        RAMD32                                       r  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_bd_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.428     0.428    bd_top_i/clk_pll_cpu/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.238    -2.809 r  bd_top_i/clk_pll_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.021    -1.788    bd_top_i/clk_pll_cpu/inst/clk_cpu_bd_top_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.759 r  bd_top_i/clk_pll_cpu/inst/clkout1_buf/O
                         net (fo=25581, routed)       0.854    -0.906    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/WCLK
    SLICE_X52Y111        RAMD32                                       r  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMC/CLK
                         clock pessimism              0.002    -0.904    
    SLICE_X52Y111        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144    -0.760    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMC
  -------------------------------------------------------------------
                         required time                          0.760    
                         arrival time                          -0.682    
  -------------------------------------------------------------------
                         slack                                  0.078    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_cpu_bd_top_clk_wiz_0_0
Waveform(ns):       { 0.000 15.152 }
Period(ns):         30.303
Sources:            { bd_top_i/clk_pll_cpu/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         30.303      27.831     RAMB36_X4Y36    bd_top_i/mycpu_0/inst/u_dcache/dcache_ways[3].U_dcache_data/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         30.303      27.831     RAMB36_X4Y36    bd_top_i/mycpu_0/inst/u_dcache/dcache_ways[3].U_dcache_data/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         30.303      27.831     RAMB36_X5Y35    bd_top_i/mycpu_0/inst/u_dcache/dcache_ways[3].U_dcache_data/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         30.303      27.831     RAMB36_X5Y35    bd_top_i/mycpu_0/inst/u_dcache/dcache_ways[3].U_dcache_data/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         30.303      27.831     RAMB36_X1Y36    bd_top_i/mycpu_0/inst/u_dcache/dcache_ways[3].U_dcache_data/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         30.303      27.831     RAMB36_X1Y36    bd_top_i/mycpu_0/inst/u_dcache/dcache_ways[3].U_dcache_data/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         30.303      27.831     RAMB36_X2Y37    bd_top_i/mycpu_0/inst/u_dcache/dcache_ways[3].U_dcache_data/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         30.303      27.831     RAMB36_X2Y37    bd_top_i/mycpu_0/inst/u_dcache/dcache_ways[3].U_dcache_data/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_3/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         30.303      27.831     RAMB18_X7Y28    bd_top_i/mycpu_0/inst/u_icache/icache_ways[0].u_icache_data/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         30.303      27.831     RAMB18_X7Y28    bd_top_i/mycpu_0/inst/u_icache/icache_ways[0].u_icache_data/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       30.303      129.697    PLLE2_ADV_X0Y0  bd_top_i/clk_pll_cpu/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         15.152      14.022     SLICE_X84Y161   bd_top_i/mycpu_0/inst/u_dcache/dcache_ways[2].U_dcache_tag/tags_reg_0_63_12_14/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         15.152      14.022     SLICE_X84Y161   bd_top_i/mycpu_0/inst/u_dcache/dcache_ways[2].U_dcache_tag/tags_reg_0_63_12_14/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         15.152      14.022     SLICE_X84Y161   bd_top_i/mycpu_0/inst/u_dcache/dcache_ways[2].U_dcache_tag/tags_reg_0_63_12_14/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         15.152      14.022     SLICE_X84Y161   bd_top_i/mycpu_0/inst/u_dcache/dcache_ways[2].U_dcache_tag/tags_reg_0_63_12_14/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         15.152      14.022     SLICE_X84Y161   bd_top_i/mycpu_0/inst/u_dcache/dcache_ways[2].U_dcache_tag/tags_reg_0_63_12_14/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         15.152      14.022     SLICE_X84Y161   bd_top_i/mycpu_0/inst/u_dcache/dcache_ways[2].U_dcache_tag/tags_reg_0_63_12_14/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         15.152      14.022     SLICE_X84Y161   bd_top_i/mycpu_0/inst/u_dcache/dcache_ways[2].U_dcache_tag/tags_reg_0_63_12_14/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         15.152      14.022     SLICE_X84Y161   bd_top_i/mycpu_0/inst/u_dcache/dcache_ways[2].U_dcache_tag/tags_reg_0_63_12_14/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         15.152      14.022     SLICE_X80Y162   bd_top_i/mycpu_0/inst/u_dcache/dcache_ways[2].U_dcache_tag/tags_reg_0_63_15_17/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         15.152      14.022     SLICE_X80Y162   bd_top_i/mycpu_0/inst/u_dcache/dcache_ways[2].U_dcache_tag/tags_reg_0_63_15_17/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         15.152      14.022     SLICE_X80Y157   bd_top_i/mycpu_0/inst/u_dcache/dcache_ways[2].U_dcache_tag/tags_reg_0_63_18_18/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         15.152      14.022     SLICE_X80Y157   bd_top_i/mycpu_0/inst/u_dcache/dcache_ways[2].U_dcache_tag/tags_reg_0_63_18_18/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         15.152      14.022     SLICE_X80Y157   bd_top_i/mycpu_0/inst/u_dcache/dcache_ways[2].U_dcache_tag/tags_reg_0_63_19_19/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         15.152      14.022     SLICE_X80Y157   bd_top_i/mycpu_0/inst/u_dcache/dcache_ways[2].U_dcache_tag/tags_reg_0_63_19_19/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         15.152      14.022     SLICE_X80Y153   bd_top_i/mycpu_0/inst/u_dcache/dcache_ways[2].U_dcache_tag/tags_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         15.152      14.022     SLICE_X80Y153   bd_top_i/mycpu_0/inst/u_dcache/dcache_ways[2].U_dcache_tag/tags_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         15.152      14.022     SLICE_X80Y153   bd_top_i/mycpu_0/inst/u_dcache/dcache_ways[2].U_dcache_tag/tags_reg_0_63_3_5/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         15.152      14.022     SLICE_X80Y153   bd_top_i/mycpu_0/inst/u_dcache/dcache_ways[2].U_dcache_tag/tags_reg_0_63_3_5/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         15.152      14.022     SLICE_X80Y153   bd_top_i/mycpu_0/inst/u_dcache/dcache_ways[2].U_dcache_tag/tags_reg_0_63_3_5/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         15.152      14.022     SLICE_X80Y153   bd_top_i/mycpu_0/inst/u_dcache/dcache_ways[2].U_dcache_tag/tags_reg_0_63_3_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_bd_top_clk_wiz_0_0
  To Clock:  clkfbout_bd_top_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_bd_top_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { bd_top_i/clk_pll_cpu/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         40.000      38.408     BUFGCTRL_X0Y7   bd_top_i/clk_pll_cpu/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y0  bd_top_i/clk_pll_cpu/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y0  bd_top_i/clk_pll_cpu/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X0Y0  bd_top_i/clk_pll_cpu/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y0  bd_top_i/clk_pll_cpu/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_bd_top_clk_wiz_3_0
  To Clock:  MII_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        9.028ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.028ns  (required time - arrival time)
  Source:                 bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by MII_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MII_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.809ns  (logic 0.348ns (43.041%)  route 0.461ns (56.959%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73                                       0.000     0.000 r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.461     0.809    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X2Y73          FDRE                                         r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X2Y73          FDRE (Setup_fdre_C_D)       -0.163     9.837    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.837    
                         arrival time                          -0.809    
  -------------------------------------------------------------------
                         slack                                  9.028    

Slack (MET) :             9.066ns  (required time - arrival time)
  Source:                 bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by MII_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MII_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.722ns  (logic 0.348ns (48.179%)  route 0.374ns (51.821%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73                                       0.000     0.000 r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.374     0.722    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X4Y73          FDRE                                         r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X4Y73          FDRE (Setup_fdre_C_D)       -0.212     9.788    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.788    
                         arrival time                          -0.722    
  -------------------------------------------------------------------
                         slack                                  9.066    

Slack (MET) :             9.197ns  (required time - arrival time)
  Source:                 bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by MII_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MII_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.730ns  (logic 0.379ns (51.921%)  route 0.351ns (48.079%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73                                       0.000     0.000 r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.351     0.730    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X4Y73          FDRE                                         r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X4Y73          FDRE (Setup_fdre_C_D)       -0.073     9.927    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.927    
                         arrival time                          -0.730    
  -------------------------------------------------------------------
                         slack                                  9.197    

Slack (MET) :             9.209ns  (required time - arrival time)
  Source:                 bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by MII_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MII_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.758ns  (logic 0.379ns (49.983%)  route 0.379ns (50.017%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73                                       0.000     0.000 r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.379     0.758    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X2Y73          FDRE                                         r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X2Y73          FDRE (Setup_fdre_C_D)       -0.033     9.967    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.967    
                         arrival time                          -0.758    
  -------------------------------------------------------------------
                         slack                                  9.209    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_bd_top_clk_wiz_3_0
  To Clock:  MII_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        9.072ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.072ns  (required time - arrival time)
  Source:                 bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by MII_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MII_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.718ns  (logic 0.348ns (48.491%)  route 0.370ns (51.509%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67                                       0.000     0.000 r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X3Y67          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.370     0.718    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X3Y68          FDRE                                         r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X3Y68          FDRE (Setup_fdre_C_D)       -0.210     9.790    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.790    
                         arrival time                          -0.718    
  -------------------------------------------------------------------
                         slack                                  9.072    

Slack (MET) :             9.088ns  (required time - arrival time)
  Source:                 bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by MII_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MII_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.839ns  (logic 0.379ns (45.183%)  route 0.460ns (54.817%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67                                       0.000     0.000 r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X3Y67          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.460     0.839    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X0Y66          FDRE                                         r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X0Y66          FDRE (Setup_fdre_C_D)       -0.073     9.927    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.927    
                         arrival time                          -0.839    
  -------------------------------------------------------------------
                         slack                                  9.088    

Slack (MET) :             9.094ns  (required time - arrival time)
  Source:                 bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by MII_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MII_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.696ns  (logic 0.348ns (49.970%)  route 0.348ns (50.030%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67                                       0.000     0.000 r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X3Y67          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.348     0.696    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X0Y66          FDRE                                         r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X0Y66          FDRE (Setup_fdre_C_D)       -0.210     9.790    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.790    
                         arrival time                          -0.696    
  -------------------------------------------------------------------
                         slack                                  9.094    

Slack (MET) :             9.199ns  (required time - arrival time)
  Source:                 bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by MII_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MII_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.726ns  (logic 0.379ns (52.222%)  route 0.347ns (47.778%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67                                       0.000     0.000 r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X3Y67          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.347     0.726    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X1Y65          FDRE                                         r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X1Y65          FDRE (Setup_fdre_C_D)       -0.075     9.925    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.925    
                         arrival time                          -0.726    
  -------------------------------------------------------------------
                         slack                                  9.199    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  clk_out1_bd_top_clk_wiz_3_0

Setup :            0  Failing Endpoints,  Worst Slack      998.633ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             998.633ns  (required time - arrival time)
  Source:                 bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_top_clk_wiz_3_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.155ns  (logic 0.348ns (30.126%)  route 0.807ns (69.874%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y104        FDRE                         0.000     0.000 r  bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X23Y104        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.807     1.155    bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X37Y105        FDRE                                         r  bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X37Y105        FDRE (Setup_fdre_C_D)       -0.212   999.788    bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        999.788    
                         arrival time                          -1.155    
  -------------------------------------------------------------------
                         slack                                998.633    

Slack (MET) :             998.851ns  (required time - arrival time)
  Source:                 bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_top_clk_wiz_3_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.074ns  (logic 0.379ns (35.284%)  route 0.695ns (64.716%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y104        FDRE                         0.000     0.000 r  bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X23Y104        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.695     1.074    bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X37Y103        FDRE                                         r  bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X37Y103        FDRE (Setup_fdre_C_D)       -0.075   999.925    bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        999.925    
                         arrival time                          -1.074    
  -------------------------------------------------------------------
                         slack                                998.851    

Slack (MET) :             999.021ns  (required time - arrival time)
  Source:                 bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_top_clk_wiz_3_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.946ns  (logic 0.379ns (40.067%)  route 0.567ns (59.933%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y103        FDRE                         0.000     0.000 r  bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X23Y103        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.567     0.946    bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X36Y103        FDRE                                         r  bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X36Y103        FDRE (Setup_fdre_C_D)       -0.033   999.967    bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        999.967    
                         arrival time                          -0.946    
  -------------------------------------------------------------------
                         slack                                999.021    

Slack (MET) :             999.056ns  (required time - arrival time)
  Source:                 bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_top_clk_wiz_3_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.742ns  (logic 0.398ns (53.620%)  route 0.344ns (46.380%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y118        FDRE                         0.000     0.000 r  bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X18Y118        FDRE (Prop_fdre_C_Q)         0.398     0.398 r  bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.344     0.742    bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X17Y117        FDRE                                         r  bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X17Y117        FDRE (Setup_fdre_C_D)       -0.202   999.798    bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        999.798    
                         arrival time                          -0.742    
  -------------------------------------------------------------------
                         slack                                999.056    

Slack (MET) :             999.079ns  (required time - arrival time)
  Source:                 bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_top_clk_wiz_3_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.713ns  (logic 0.348ns (48.837%)  route 0.365ns (51.163%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y98         FDRE                         0.000     0.000 r  bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X37Y98         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.365     0.713    bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X34Y97         FDRE                                         r  bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X34Y97         FDRE (Setup_fdre_C_D)       -0.208   999.792    bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        999.792    
                         arrival time                          -0.713    
  -------------------------------------------------------------------
                         slack                                999.079    

Slack (MET) :             999.084ns  (required time - arrival time)
  Source:                 bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_top_clk_wiz_3_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.841ns  (logic 0.379ns (45.048%)  route 0.462ns (54.952%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y99         FDRE                         0.000     0.000 r  bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X26Y99         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.462     0.841    bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X27Y99         FDRE                                         r  bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X27Y99         FDRE (Setup_fdre_C_D)       -0.075   999.925    bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        999.925    
                         arrival time                          -0.841    
  -------------------------------------------------------------------
                         slack                                999.084    

Slack (MET) :             999.094ns  (required time - arrival time)
  Source:                 bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_top_clk_wiz_3_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.747ns  (logic 0.398ns (53.295%)  route 0.349ns (46.705%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y118        FDRE                         0.000     0.000 r  bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X18Y118        FDRE (Prop_fdre_C_Q)         0.398     0.398 r  bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.349     0.747    bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X18Y117        FDRE                                         r  bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X18Y117        FDRE (Setup_fdre_C_D)       -0.159   999.841    bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        999.841    
                         arrival time                          -0.747    
  -------------------------------------------------------------------
                         slack                                999.094    

Slack (MET) :             999.107ns  (required time - arrival time)
  Source:                 bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_top_clk_wiz_3_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.861ns  (logic 0.379ns (44.042%)  route 0.482ns (55.958%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y99         FDRE                         0.000     0.000 r  bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X19Y99         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.482     0.861    bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X20Y99         FDRE                                         r  bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X20Y99         FDRE (Setup_fdre_C_D)       -0.033   999.967    bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        999.967    
                         arrival time                          -0.861    
  -------------------------------------------------------------------
                         slack                                999.107    

Slack (MET) :             999.139ns  (required time - arrival time)
  Source:                 bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_top_clk_wiz_3_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.786ns  (logic 0.379ns (48.229%)  route 0.407ns (51.771%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDRE                         0.000     0.000 r  bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X32Y99         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.407     0.786    bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X30Y99         FDRE                                         r  bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X30Y99         FDRE (Setup_fdre_C_D)       -0.075   999.925    bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        999.925    
                         arrival time                          -0.786    
  -------------------------------------------------------------------
                         slack                                999.139    

Slack (MET) :             999.146ns  (required time - arrival time)
  Source:                 bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_top_clk_wiz_3_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.781ns  (logic 0.433ns (55.445%)  route 0.348ns (44.555%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y100        FDRE                         0.000     0.000 r  bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X36Y100        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.348     0.781    bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X39Y100        FDRE                                         r  bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X39Y100        FDRE (Setup_fdre_C_D)       -0.073   999.927    bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        999.927    
                         arrival time                          -0.781    
  -------------------------------------------------------------------
                         slack                                999.146    





---------------------------------------------------------------------------------------------------
From Clock:  MII_rx_clk
  To Clock:  clk_out1_bd_top_clk_wiz_3_0

Setup :            0  Failing Endpoints,  Worst Slack       38.955ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.955ns  (required time - arrival time)
  Source:                 bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MII_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_top_clk_wiz_3_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.012ns  (logic 0.379ns (37.440%)  route 0.633ns (62.560%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73                                       0.000     0.000 r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X4Y73          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.633     1.012    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X6Y74          FDRE                                         r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X6Y74          FDRE (Setup_fdre_C_D)       -0.033    39.967    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         39.967    
                         arrival time                          -1.012    
  -------------------------------------------------------------------
                         slack                                 38.955    

Slack (MET) :             38.962ns  (required time - arrival time)
  Source:                 bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MII_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_top_clk_wiz_3_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.828ns  (logic 0.348ns (42.007%)  route 0.480ns (57.993%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73                                       0.000     0.000 r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X4Y73          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.480     0.828    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X4Y74          FDRE                                         r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X4Y74          FDRE (Setup_fdre_C_D)       -0.210    39.790    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         39.790    
                         arrival time                          -0.828    
  -------------------------------------------------------------------
                         slack                                 38.962    

Slack (MET) :             39.033ns  (required time - arrival time)
  Source:                 bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MII_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_top_clk_wiz_3_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.757ns  (logic 0.348ns (45.969%)  route 0.409ns (54.031%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73                                       0.000     0.000 r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X4Y73          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.409     0.757    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X4Y74          FDRE                                         r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X4Y74          FDRE (Setup_fdre_C_D)       -0.210    39.790    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         39.790    
                         arrival time                          -0.757    
  -------------------------------------------------------------------
                         slack                                 39.033    

Slack (MET) :             39.159ns  (required time - arrival time)
  Source:                 bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MII_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_top_clk_wiz_3_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.768ns  (logic 0.379ns (49.341%)  route 0.389ns (50.659%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73                                       0.000     0.000 r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X4Y73          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.389     0.768    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X4Y74          FDRE                                         r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X4Y74          FDRE (Setup_fdre_C_D)       -0.073    39.927    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         39.927    
                         arrival time                          -0.768    
  -------------------------------------------------------------------
                         slack                                 39.159    





---------------------------------------------------------------------------------------------------
From Clock:  MII_tx_clk
  To Clock:  clk_out1_bd_top_clk_wiz_3_0

Setup :            0  Failing Endpoints,  Worst Slack       38.970ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.970ns  (required time - arrival time)
  Source:                 bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MII_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_top_clk_wiz_3_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.862ns  (logic 0.348ns (40.362%)  route 0.514ns (59.638%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68                                       0.000     0.000 r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X3Y68          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.514     0.862    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X2Y69          FDRE                                         r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X2Y69          FDRE (Setup_fdre_C_D)       -0.168    39.832    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         39.832    
                         arrival time                          -0.862    
  -------------------------------------------------------------------
                         slack                                 38.970    

Slack (MET) :             39.077ns  (required time - arrival time)
  Source:                 bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MII_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_top_clk_wiz_3_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.715ns  (logic 0.348ns (48.656%)  route 0.367ns (51.344%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68                                       0.000     0.000 r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X3Y68          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.367     0.715    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X3Y67          FDRE                                         r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X3Y67          FDRE (Setup_fdre_C_D)       -0.208    39.792    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         39.792    
                         arrival time                          -0.715    
  -------------------------------------------------------------------
                         slack                                 39.077    

Slack (MET) :             39.198ns  (required time - arrival time)
  Source:                 bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MII_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_top_clk_wiz_3_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.727ns  (logic 0.379ns (52.150%)  route 0.348ns (47.850%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68                                       0.000     0.000 r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X3Y68          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.348     0.727    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X3Y67          FDRE                                         r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X3Y67          FDRE (Setup_fdre_C_D)       -0.075    39.925    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         39.925    
                         arrival time                          -0.727    
  -------------------------------------------------------------------
                         slack                                 39.198    

Slack (MET) :             39.250ns  (required time - arrival time)
  Source:                 bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MII_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_top_clk_wiz_3_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.721ns  (logic 0.379ns (52.535%)  route 0.342ns (47.465%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68                                       0.000     0.000 r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X3Y68          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.342     0.721    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X2Y69          FDRE                                         r  bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X2Y69          FDRE (Setup_fdre_C_D)       -0.029    39.971    bd_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         39.971    
                         arrival time                          -0.721    
  -------------------------------------------------------------------
                         slack                                 39.250    





---------------------------------------------------------------------------------------------------
From Clock:  clk_spi_bd_top_clk_wiz_1_0
  To Clock:  clk_out1_bd_top_clk_wiz_3_0

Setup :            0  Failing Endpoints,  Worst Slack       29.166ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.166ns  (required time - arrival time)
  Source:                 bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_spi_bd_top_clk_wiz_1_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_top_clk_wiz_3_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (MaxDelay Path 30.303ns)
  Data Path Delay:        1.062ns  (logic 0.379ns (35.700%)  route 0.683ns (64.300%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.303ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y95                                      0.000     0.000 r  bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X19Y95         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.683     1.062    bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X24Y95         FDRE                                         r  bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.303    30.303    
    SLICE_X24Y95         FDRE (Setup_fdre_C_D)       -0.075    30.228    bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         30.228    
                         arrival time                          -1.062    
  -------------------------------------------------------------------
                         slack                                 29.166    

Slack (MET) :             29.213ns  (required time - arrival time)
  Source:                 bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_spi_bd_top_clk_wiz_1_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_top_clk_wiz_3_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (MaxDelay Path 30.303ns)
  Data Path Delay:        1.017ns  (logic 0.379ns (37.265%)  route 0.638ns (62.735%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.303ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y83                                      0.000     0.000 r  bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X24Y83         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.638     1.017    bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X25Y83         FDRE                                         r  bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.303    30.303    
    SLICE_X25Y83         FDRE (Setup_fdre_C_D)       -0.073    30.230    bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         30.230    
                         arrival time                          -1.017    
  -------------------------------------------------------------------
                         slack                                 29.213    

Slack (MET) :             29.239ns  (required time - arrival time)
  Source:                 bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_spi_bd_top_clk_wiz_1_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_top_clk_wiz_3_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (MaxDelay Path 30.303ns)
  Data Path Delay:        0.862ns  (logic 0.398ns (46.147%)  route 0.464ns (53.853%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.303ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y92                                      0.000     0.000 r  bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X20Y92         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.464     0.862    bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X21Y92         FDRE                                         r  bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.303    30.303    
    SLICE_X21Y92         FDRE (Setup_fdre_C_D)       -0.202    30.101    bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         30.101    
                         arrival time                          -0.862    
  -------------------------------------------------------------------
                         slack                                 29.239    

Slack (MET) :             29.249ns  (required time - arrival time)
  Source:                 bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_spi_bd_top_clk_wiz_1_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_top_clk_wiz_3_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (MaxDelay Path 30.303ns)
  Data Path Delay:        0.973ns  (logic 0.379ns (38.953%)  route 0.594ns (61.047%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.303ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y82                                      0.000     0.000 r  bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X32Y82         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.594     0.973    bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X31Y80         FDRE                                         r  bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.303    30.303    
    SLICE_X31Y80         FDRE (Setup_fdre_C_D)       -0.081    30.222    bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         30.222    
                         arrival time                          -0.973    
  -------------------------------------------------------------------
                         slack                                 29.249    

Slack (MET) :             29.253ns  (required time - arrival time)
  Source:                 bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_spi_bd_top_clk_wiz_1_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_top_clk_wiz_3_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (MaxDelay Path 30.303ns)
  Data Path Delay:        0.838ns  (logic 0.348ns (41.509%)  route 0.490ns (58.491%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.303ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y95                                      0.000     0.000 r  bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X19Y95         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.490     0.838    bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X23Y95         FDRE                                         r  bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.303    30.303    
    SLICE_X23Y95         FDRE (Setup_fdre_C_D)       -0.212    30.091    bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         30.091    
                         arrival time                          -0.838    
  -------------------------------------------------------------------
                         slack                                 29.253    

Slack (MET) :             29.266ns  (required time - arrival time)
  Source:                 bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_spi_bd_top_clk_wiz_1_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_top_clk_wiz_3_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (MaxDelay Path 30.303ns)
  Data Path Delay:        0.827ns  (logic 0.348ns (42.103%)  route 0.479ns (57.897%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.303ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y94                                      0.000     0.000 r  bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X21Y94         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.479     0.827    bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X23Y95         FDRE                                         r  bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.303    30.303    
    SLICE_X23Y95         FDRE (Setup_fdre_C_D)       -0.210    30.093    bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         30.093    
                         arrival time                          -0.827    
  -------------------------------------------------------------------
                         slack                                 29.266    

Slack (MET) :             29.292ns  (required time - arrival time)
  Source:                 bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_spi_bd_top_clk_wiz_1_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_top_clk_wiz_3_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (MaxDelay Path 30.303ns)
  Data Path Delay:        0.804ns  (logic 0.348ns (43.301%)  route 0.456ns (56.699%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.303ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y83                                      0.000     0.000 r  bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X24Y83         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.456     0.804    bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X26Y81         FDRE                                         r  bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.303    30.303    
    SLICE_X26Y81         FDRE (Setup_fdre_C_D)       -0.207    30.096    bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         30.096    
                         arrival time                          -0.804    
  -------------------------------------------------------------------
                         slack                                 29.292    

Slack (MET) :             29.300ns  (required time - arrival time)
  Source:                 bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_spi_bd_top_clk_wiz_1_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_top_clk_wiz_3_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (MaxDelay Path 30.303ns)
  Data Path Delay:        0.793ns  (logic 0.348ns (43.859%)  route 0.445ns (56.141%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.303ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y83                                      0.000     0.000 r  bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X24Y83         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.445     0.793    bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X25Y82         FDRE                                         r  bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.303    30.303    
    SLICE_X25Y82         FDRE (Setup_fdre_C_D)       -0.210    30.093    bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         30.093    
                         arrival time                          -0.793    
  -------------------------------------------------------------------
                         slack                                 29.300    

Slack (MET) :             29.348ns  (required time - arrival time)
  Source:                 bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_spi_bd_top_clk_wiz_1_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_top_clk_wiz_3_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (MaxDelay Path 30.303ns)
  Data Path Delay:        0.880ns  (logic 0.379ns (43.085%)  route 0.501ns (56.915%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.303ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y90                                      0.000     0.000 r  bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X27Y90         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.501     0.880    bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X28Y90         FDRE                                         r  bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.303    30.303    
    SLICE_X28Y90         FDRE (Setup_fdre_C_D)       -0.075    30.228    bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         30.228    
                         arrival time                          -0.880    
  -------------------------------------------------------------------
                         slack                                 29.348    

Slack (MET) :             29.356ns  (required time - arrival time)
  Source:                 bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_spi_bd_top_clk_wiz_1_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_top_clk_wiz_3_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (MaxDelay Path 30.303ns)
  Data Path Delay:        0.872ns  (logic 0.379ns (43.472%)  route 0.493ns (56.528%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.303ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y83                                      0.000     0.000 r  bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X24Y83         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.493     0.872    bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X26Y81         FDRE                                         r  bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.303    30.303    
    SLICE_X26Y81         FDRE (Setup_fdre_C_D)       -0.075    30.228    bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         30.228    
                         arrival time                          -0.872    
  -------------------------------------------------------------------
                         slack                                 29.356    





---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_bd_top_clk_wiz_0_0
  To Clock:  clk_out1_bd_top_clk_wiz_3_0

Setup :            0  Failing Endpoints,  Worst Slack       29.243ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.243ns  (required time - arrival time)
  Source:                 bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_bd_top_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_top_clk_wiz_3_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (MaxDelay Path 30.303ns)
  Data Path Delay:        0.857ns  (logic 0.398ns (46.442%)  route 0.459ns (53.558%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.303ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y161                                     0.000     0.000 r  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X42Y161        FDRE (Prop_fdre_C_Q)         0.398     0.398 r  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.459     0.857    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X43Y161        FDRE                                         r  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.303    30.303    
    SLICE_X43Y161        FDRE (Setup_fdre_C_D)       -0.203    30.100    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         30.100    
                         arrival time                          -0.857    
  -------------------------------------------------------------------
                         slack                                 29.243    

Slack (MET) :             29.258ns  (required time - arrival time)
  Source:                 bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_bd_top_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_top_clk_wiz_3_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (MaxDelay Path 30.303ns)
  Data Path Delay:        0.885ns  (logic 0.398ns (44.979%)  route 0.487ns (55.021%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.303ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y161                                     0.000     0.000 r  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X42Y161        FDRE (Prop_fdre_C_Q)         0.398     0.398 r  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.487     0.885    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X44Y160        FDRE                                         r  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.303    30.303    
    SLICE_X44Y160        FDRE (Setup_fdre_C_D)       -0.160    30.143    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         30.143    
                         arrival time                          -0.885    
  -------------------------------------------------------------------
                         slack                                 29.258    

Slack (MET) :             29.261ns  (required time - arrival time)
  Source:                 bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_bd_top_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_top_clk_wiz_3_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (MaxDelay Path 30.303ns)
  Data Path Delay:        0.830ns  (logic 0.348ns (41.921%)  route 0.482ns (58.079%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.303ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y105                                     0.000     0.000 r  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X57Y105        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.482     0.830    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X57Y104        FDRE                                         r  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.303    30.303    
    SLICE_X57Y104        FDRE (Setup_fdre_C_D)       -0.212    30.091    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         30.091    
                         arrival time                          -0.830    
  -------------------------------------------------------------------
                         slack                                 29.261    

Slack (MET) :             29.287ns  (required time - arrival time)
  Source:                 bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_bd_top_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_top_clk_wiz_3_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (MaxDelay Path 30.303ns)
  Data Path Delay:        0.853ns  (logic 0.348ns (40.819%)  route 0.505ns (59.181%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.303ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y108                                     0.000     0.000 r  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X47Y108        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.505     0.853    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X46Y108        FDRE                                         r  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.303    30.303    
    SLICE_X46Y108        FDRE (Setup_fdre_C_D)       -0.163    30.140    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         30.140    
                         arrival time                          -0.853    
  -------------------------------------------------------------------
                         slack                                 29.287    

Slack (MET) :             29.310ns  (required time - arrival time)
  Source:                 bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_bd_top_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_top_clk_wiz_3_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (MaxDelay Path 30.303ns)
  Data Path Delay:        0.822ns  (logic 0.348ns (42.345%)  route 0.474ns (57.655%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.303ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y113                                     0.000     0.000 r  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X41Y113        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.474     0.822    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X40Y114        FDRE                                         r  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.303    30.303    
    SLICE_X40Y114        FDRE (Setup_fdre_C_D)       -0.171    30.132    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         30.132    
                         arrival time                          -0.822    
  -------------------------------------------------------------------
                         slack                                 29.310    

Slack (MET) :             29.355ns  (required time - arrival time)
  Source:                 bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_bd_top_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_top_clk_wiz_3_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (MaxDelay Path 30.303ns)
  Data Path Delay:        0.741ns  (logic 0.348ns (46.989%)  route 0.393ns (53.011%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.303ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y98                                      0.000     0.000 r  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X58Y98         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.393     0.741    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X58Y99         FDRE                                         r  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.303    30.303    
    SLICE_X58Y99         FDRE (Setup_fdre_C_D)       -0.207    30.096    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         30.096    
                         arrival time                          -0.741    
  -------------------------------------------------------------------
                         slack                                 29.355    

Slack (MET) :             29.371ns  (required time - arrival time)
  Source:                 bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_bd_top_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_top_clk_wiz_3_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (MaxDelay Path 30.303ns)
  Data Path Delay:        0.722ns  (logic 0.348ns (48.170%)  route 0.374ns (51.830%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.303ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y103                                     0.000     0.000 r  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X55Y103        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.374     0.722    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X55Y102        FDRE                                         r  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.303    30.303    
    SLICE_X55Y102        FDRE (Setup_fdre_C_D)       -0.210    30.093    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         30.093    
                         arrival time                          -0.722    
  -------------------------------------------------------------------
                         slack                                 29.371    

Slack (MET) :             29.372ns  (required time - arrival time)
  Source:                 bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_bd_top_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_top_clk_wiz_3_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (MaxDelay Path 30.303ns)
  Data Path Delay:        0.721ns  (logic 0.348ns (48.277%)  route 0.373ns (51.723%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.303ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y98                                      0.000     0.000 r  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X58Y98         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.373     0.721    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X57Y98         FDRE                                         r  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.303    30.303    
    SLICE_X57Y98         FDRE (Setup_fdre_C_D)       -0.210    30.093    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         30.093    
                         arrival time                          -0.721    
  -------------------------------------------------------------------
                         slack                                 29.372    

Slack (MET) :             29.379ns  (required time - arrival time)
  Source:                 bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_bd_top_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_top_clk_wiz_3_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (MaxDelay Path 30.303ns)
  Data Path Delay:        0.758ns  (logic 0.348ns (45.929%)  route 0.410ns (54.071%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.303ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y113                                     0.000     0.000 r  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X41Y113        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.410     0.758    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X40Y114        FDRE                                         r  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.303    30.303    
    SLICE_X40Y114        FDRE (Setup_fdre_C_D)       -0.166    30.137    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         30.137    
                         arrival time                          -0.758    
  -------------------------------------------------------------------
                         slack                                 29.379    

Slack (MET) :             29.381ns  (required time - arrival time)
  Source:                 bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_bd_top_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_top_clk_wiz_3_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (MaxDelay Path 30.303ns)
  Data Path Delay:        0.889ns  (logic 0.379ns (42.651%)  route 0.510ns (57.349%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.303ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y108                                     0.000     0.000 r  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X47Y108        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.510     0.889    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X46Y109        FDRE                                         r  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.303    30.303    
    SLICE_X46Y109        FDRE (Setup_fdre_C_D)       -0.033    30.270    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         30.270    
                         arrival time                          -0.889    
  -------------------------------------------------------------------
                         slack                                 29.381    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  clk_ref_bd_top_clk_wiz_2_0

Setup :            0  Failing Endpoints,  Worst Slack       17.251ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.251ns  (required time - arrival time)
  Source:                 bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE)
  Destination:            bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_ref_bd_top_clk_wiz_2_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_ref_bd_top_clk_wiz_2_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        2.670ns  (logic 0.433ns (16.218%)  route 2.237ns (83.782%))
  Logic Levels:           1  (FDPE=1)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y200         FDPE                         0.000     0.000 r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
    SLICE_X6Y200         FDPE (Prop_fdpe_C_Q)         0.433     0.433 r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=31, routed)          2.237     2.670    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/in0
    SLICE_X37Y174        FDRE                                         r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X37Y174        FDRE (Setup_fdre_C_D)       -0.079    19.921    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg
  -------------------------------------------------------------------
                         required time                         19.921    
                         arrival time                          -2.670    
  -------------------------------------------------------------------
                         slack                                 17.251    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_bd_top_clk_wiz_3_0
  To Clock:  clk_spi_bd_top_clk_wiz_1_0

Setup :          480  Failing Endpoints,  Worst Slack       -2.320ns,  Total Violation     -903.338ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.320ns  (required time - arrival time)
  Source:                 bd_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_spi_bd_top_clk_wiz_1_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_spi_bd_top_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.303ns  (clk_spi_bd_top_clk_wiz_1_0 rise@30.303ns - clk_out1_bd_top_clk_wiz_3_0 rise@30.000ns)
  Data Path Delay:        2.553ns  (logic 0.484ns (18.955%)  route 2.069ns (81.045%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.873ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.256ns = ( 28.048 - 30.303 ) 
    Source Clock Delay      (SCD):    -3.129ns = ( 26.871 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.471ns
    Phase Error              (PE):    0.282ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_top_clk_wiz_3_0 rise edge)
                                                     30.000    30.000 r  
    AC19                 IBUF                         0.000    30.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.177    31.177    bd_top_i/clk_pll_100/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.926    23.251 r  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.830    25.081    bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    25.162 r  bd_top_i/clk_pll_100/inst/clkout1_buf/O
                         net (fo=6914, routed)        1.709    26.871    bd_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X1Y88          FDRE                                         r  bd_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.379    27.250 f  bd_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/Q
                         net (fo=11, routed)          0.924    28.174    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/peripheral_aresetn[0]_repN_1_alias
    SLICE_X1Y88          LUT1 (Prop_lut1_I0_O)        0.105    28.279 r  bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=262, routed)         1.146    29.425    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/arststages_ff_reg[1]
    SLICE_X10Y89         FDRE                                         r  bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_bd_top_clk_wiz_1_0 rise edge)
                                                     30.303    30.303 r  
    AC19                 IBUF                         0.000    30.303 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.543    31.846    bd_top_i/clk_pll_33/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.890    24.956 r  bd_top_i/clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    26.441    bd_top_i/clk_pll_33/inst/clk_spi_bd_top_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    26.518 r  bd_top_i/clk_pll_33/inst/clkout1_buf/O
                         net (fo=1278, routed)        1.530    28.048    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X10Y89         FDRE                                         r  bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[11]/C
                         clock pessimism              0.000    28.048    
                         clock uncertainty           -0.520    27.527    
    SLICE_X10Y89         FDRE (Setup_fdre_C_R)       -0.423    27.104    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[11]
  -------------------------------------------------------------------
                         required time                         27.104    
                         arrival time                         -29.425    
  -------------------------------------------------------------------
                         slack                                 -2.320    

Slack (VIOLATED) :        -2.320ns  (required time - arrival time)
  Source:                 bd_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_spi_bd_top_clk_wiz_1_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_spi_bd_top_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.303ns  (clk_spi_bd_top_clk_wiz_1_0 rise@30.303ns - clk_out1_bd_top_clk_wiz_3_0 rise@30.000ns)
  Data Path Delay:        2.553ns  (logic 0.484ns (18.955%)  route 2.069ns (81.045%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.873ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.256ns = ( 28.048 - 30.303 ) 
    Source Clock Delay      (SCD):    -3.129ns = ( 26.871 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.471ns
    Phase Error              (PE):    0.282ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_top_clk_wiz_3_0 rise edge)
                                                     30.000    30.000 r  
    AC19                 IBUF                         0.000    30.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.177    31.177    bd_top_i/clk_pll_100/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.926    23.251 r  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.830    25.081    bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    25.162 r  bd_top_i/clk_pll_100/inst/clkout1_buf/O
                         net (fo=6914, routed)        1.709    26.871    bd_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X1Y88          FDRE                                         r  bd_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.379    27.250 f  bd_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/Q
                         net (fo=11, routed)          0.924    28.174    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/peripheral_aresetn[0]_repN_1_alias
    SLICE_X1Y88          LUT1 (Prop_lut1_I0_O)        0.105    28.279 r  bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=262, routed)         1.146    29.425    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/arststages_ff_reg[1]
    SLICE_X10Y89         FDRE                                         r  bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_bd_top_clk_wiz_1_0 rise edge)
                                                     30.303    30.303 r  
    AC19                 IBUF                         0.000    30.303 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.543    31.846    bd_top_i/clk_pll_33/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.890    24.956 r  bd_top_i/clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    26.441    bd_top_i/clk_pll_33/inst/clk_spi_bd_top_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    26.518 r  bd_top_i/clk_pll_33/inst/clkout1_buf/O
                         net (fo=1278, routed)        1.530    28.048    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X10Y89         FDRE                                         r  bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[2]/C
                         clock pessimism              0.000    28.048    
                         clock uncertainty           -0.520    27.527    
    SLICE_X10Y89         FDRE (Setup_fdre_C_R)       -0.423    27.104    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[2]
  -------------------------------------------------------------------
                         required time                         27.104    
                         arrival time                         -29.425    
  -------------------------------------------------------------------
                         slack                                 -2.320    

Slack (VIOLATED) :        -2.320ns  (required time - arrival time)
  Source:                 bd_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ABURST_Q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_spi_bd_top_clk_wiz_1_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_spi_bd_top_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.303ns  (clk_spi_bd_top_clk_wiz_1_0 rise@30.303ns - clk_out1_bd_top_clk_wiz_3_0 rise@30.000ns)
  Data Path Delay:        2.553ns  (logic 0.484ns (18.955%)  route 2.069ns (81.045%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.873ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.256ns = ( 28.048 - 30.303 ) 
    Source Clock Delay      (SCD):    -3.129ns = ( 26.871 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.471ns
    Phase Error              (PE):    0.282ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_top_clk_wiz_3_0 rise edge)
                                                     30.000    30.000 r  
    AC19                 IBUF                         0.000    30.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.177    31.177    bd_top_i/clk_pll_100/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.926    23.251 r  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.830    25.081    bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    25.162 r  bd_top_i/clk_pll_100/inst/clkout1_buf/O
                         net (fo=6914, routed)        1.709    26.871    bd_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X1Y88          FDRE                                         r  bd_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.379    27.250 f  bd_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/Q
                         net (fo=11, routed)          0.924    28.174    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/peripheral_aresetn[0]_repN_1_alias
    SLICE_X1Y88          LUT1 (Prop_lut1_I0_O)        0.105    28.279 r  bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=262, routed)         1.146    29.425    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/arststages_ff_reg[1]
    SLICE_X10Y89         FDRE                                         r  bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ABURST_Q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_bd_top_clk_wiz_1_0 rise edge)
                                                     30.303    30.303 r  
    AC19                 IBUF                         0.000    30.303 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.543    31.846    bd_top_i/clk_pll_33/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.890    24.956 r  bd_top_i/clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    26.441    bd_top_i/clk_pll_33/inst/clk_spi_bd_top_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    26.518 r  bd_top_i/clk_pll_33/inst/clkout1_buf/O
                         net (fo=1278, routed)        1.530    28.048    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X10Y89         FDRE                                         r  bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ABURST_Q_reg[0]/C
                         clock pessimism              0.000    28.048    
                         clock uncertainty           -0.520    27.527    
    SLICE_X10Y89         FDRE (Setup_fdre_C_R)       -0.423    27.104    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ABURST_Q_reg[0]
  -------------------------------------------------------------------
                         required time                         27.104    
                         arrival time                         -29.425    
  -------------------------------------------------------------------
                         slack                                 -2.320    

Slack (VIOLATED) :        -2.320ns  (required time - arrival time)
  Source:                 bd_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALEN_Q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_spi_bd_top_clk_wiz_1_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_spi_bd_top_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.303ns  (clk_spi_bd_top_clk_wiz_1_0 rise@30.303ns - clk_out1_bd_top_clk_wiz_3_0 rise@30.000ns)
  Data Path Delay:        2.553ns  (logic 0.484ns (18.955%)  route 2.069ns (81.045%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.873ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.256ns = ( 28.048 - 30.303 ) 
    Source Clock Delay      (SCD):    -3.129ns = ( 26.871 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.471ns
    Phase Error              (PE):    0.282ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_top_clk_wiz_3_0 rise edge)
                                                     30.000    30.000 r  
    AC19                 IBUF                         0.000    30.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.177    31.177    bd_top_i/clk_pll_100/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.926    23.251 r  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.830    25.081    bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    25.162 r  bd_top_i/clk_pll_100/inst/clkout1_buf/O
                         net (fo=6914, routed)        1.709    26.871    bd_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X1Y88          FDRE                                         r  bd_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.379    27.250 f  bd_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/Q
                         net (fo=11, routed)          0.924    28.174    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/peripheral_aresetn[0]_repN_1_alias
    SLICE_X1Y88          LUT1 (Prop_lut1_I0_O)        0.105    28.279 r  bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=262, routed)         1.146    29.425    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/arststages_ff_reg[1]
    SLICE_X10Y89         FDRE                                         r  bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALEN_Q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_bd_top_clk_wiz_1_0 rise edge)
                                                     30.303    30.303 r  
    AC19                 IBUF                         0.000    30.303 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.543    31.846    bd_top_i/clk_pll_33/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.890    24.956 r  bd_top_i/clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    26.441    bd_top_i/clk_pll_33/inst/clk_spi_bd_top_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    26.518 r  bd_top_i/clk_pll_33/inst/clkout1_buf/O
                         net (fo=1278, routed)        1.530    28.048    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X10Y89         FDRE                                         r  bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALEN_Q_reg[1]/C
                         clock pessimism              0.000    28.048    
                         clock uncertainty           -0.520    27.527    
    SLICE_X10Y89         FDRE (Setup_fdre_C_R)       -0.423    27.104    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALEN_Q_reg[1]
  -------------------------------------------------------------------
                         required time                         27.104    
                         arrival time                         -29.425    
  -------------------------------------------------------------------
                         slack                                 -2.320    

Slack (VIOLATED) :        -2.270ns  (required time - arrival time)
  Source:                 bd_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/first_mi_word_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_spi_bd_top_clk_wiz_1_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_spi_bd_top_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.303ns  (clk_spi_bd_top_clk_wiz_1_0 rise@30.303ns - clk_out1_bd_top_clk_wiz_3_0 rise@30.000ns)
  Data Path Delay:        2.501ns  (logic 0.484ns (19.352%)  route 2.017ns (80.648%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.871ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.257ns = ( 28.046 - 30.303 ) 
    Source Clock Delay      (SCD):    -3.129ns = ( 26.871 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.471ns
    Phase Error              (PE):    0.282ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_top_clk_wiz_3_0 rise edge)
                                                     30.000    30.000 r  
    AC19                 IBUF                         0.000    30.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.177    31.177    bd_top_i/clk_pll_100/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.926    23.251 r  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.830    25.081    bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    25.162 r  bd_top_i/clk_pll_100/inst/clkout1_buf/O
                         net (fo=6914, routed)        1.709    26.871    bd_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X1Y88          FDRE                                         r  bd_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.379    27.250 f  bd_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/Q
                         net (fo=11, routed)          0.924    28.174    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/peripheral_aresetn[0]_repN_1_alias
    SLICE_X1Y88          LUT1 (Prop_lut1_I0_O)        0.105    28.279 r  bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=262, routed)         1.093    29.372    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/repeat_cnt_reg[0]_0
    SLICE_X8Y89          FDSE                                         r  bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/first_mi_word_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_bd_top_clk_wiz_1_0 rise edge)
                                                     30.303    30.303 r  
    AC19                 IBUF                         0.000    30.303 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.543    31.846    bd_top_i/clk_pll_33/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.890    24.956 r  bd_top_i/clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    26.441    bd_top_i/clk_pll_33/inst/clk_spi_bd_top_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    26.518 r  bd_top_i/clk_pll_33/inst/clkout1_buf/O
                         net (fo=1278, routed)        1.528    28.046    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/aclk
    SLICE_X8Y89          FDSE                                         r  bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/first_mi_word_reg/C
                         clock pessimism              0.000    28.046    
                         clock uncertainty           -0.520    27.525    
    SLICE_X8Y89          FDSE (Setup_fdse_C_S)       -0.423    27.102    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/first_mi_word_reg
  -------------------------------------------------------------------
                         required time                         27.102    
                         arrival time                         -29.372    
  -------------------------------------------------------------------
                         slack                                 -2.270    

Slack (VIOLATED) :        -2.270ns  (required time - arrival time)
  Source:                 bd_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/repeat_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_spi_bd_top_clk_wiz_1_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_spi_bd_top_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.303ns  (clk_spi_bd_top_clk_wiz_1_0 rise@30.303ns - clk_out1_bd_top_clk_wiz_3_0 rise@30.000ns)
  Data Path Delay:        2.501ns  (logic 0.484ns (19.352%)  route 2.017ns (80.648%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.871ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.257ns = ( 28.046 - 30.303 ) 
    Source Clock Delay      (SCD):    -3.129ns = ( 26.871 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.471ns
    Phase Error              (PE):    0.282ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_top_clk_wiz_3_0 rise edge)
                                                     30.000    30.000 r  
    AC19                 IBUF                         0.000    30.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.177    31.177    bd_top_i/clk_pll_100/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.926    23.251 r  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.830    25.081    bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    25.162 r  bd_top_i/clk_pll_100/inst/clkout1_buf/O
                         net (fo=6914, routed)        1.709    26.871    bd_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X1Y88          FDRE                                         r  bd_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.379    27.250 f  bd_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/Q
                         net (fo=11, routed)          0.924    28.174    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/peripheral_aresetn[0]_repN_1_alias
    SLICE_X1Y88          LUT1 (Prop_lut1_I0_O)        0.105    28.279 r  bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=262, routed)         1.093    29.372    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/repeat_cnt_reg[0]_0
    SLICE_X8Y89          FDRE                                         r  bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/repeat_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_bd_top_clk_wiz_1_0 rise edge)
                                                     30.303    30.303 r  
    AC19                 IBUF                         0.000    30.303 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.543    31.846    bd_top_i/clk_pll_33/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.890    24.956 r  bd_top_i/clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    26.441    bd_top_i/clk_pll_33/inst/clk_spi_bd_top_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    26.518 r  bd_top_i/clk_pll_33/inst/clkout1_buf/O
                         net (fo=1278, routed)        1.528    28.046    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/aclk
    SLICE_X8Y89          FDRE                                         r  bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/repeat_cnt_reg[1]/C
                         clock pessimism              0.000    28.046    
                         clock uncertainty           -0.520    27.525    
    SLICE_X8Y89          FDRE (Setup_fdre_C_R)       -0.423    27.102    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/repeat_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         27.102    
                         arrival time                         -29.372    
  -------------------------------------------------------------------
                         slack                                 -2.270    

Slack (VIOLATED) :        -2.270ns  (required time - arrival time)
  Source:                 bd_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/repeat_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_spi_bd_top_clk_wiz_1_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_spi_bd_top_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.303ns  (clk_spi_bd_top_clk_wiz_1_0 rise@30.303ns - clk_out1_bd_top_clk_wiz_3_0 rise@30.000ns)
  Data Path Delay:        2.501ns  (logic 0.484ns (19.352%)  route 2.017ns (80.648%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.871ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.257ns = ( 28.046 - 30.303 ) 
    Source Clock Delay      (SCD):    -3.129ns = ( 26.871 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.471ns
    Phase Error              (PE):    0.282ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_top_clk_wiz_3_0 rise edge)
                                                     30.000    30.000 r  
    AC19                 IBUF                         0.000    30.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.177    31.177    bd_top_i/clk_pll_100/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.926    23.251 r  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.830    25.081    bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    25.162 r  bd_top_i/clk_pll_100/inst/clkout1_buf/O
                         net (fo=6914, routed)        1.709    26.871    bd_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X1Y88          FDRE                                         r  bd_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.379    27.250 f  bd_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/Q
                         net (fo=11, routed)          0.924    28.174    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/peripheral_aresetn[0]_repN_1_alias
    SLICE_X1Y88          LUT1 (Prop_lut1_I0_O)        0.105    28.279 r  bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=262, routed)         1.093    29.372    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/repeat_cnt_reg[0]_0
    SLICE_X8Y89          FDRE                                         r  bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/repeat_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_bd_top_clk_wiz_1_0 rise edge)
                                                     30.303    30.303 r  
    AC19                 IBUF                         0.000    30.303 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.543    31.846    bd_top_i/clk_pll_33/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.890    24.956 r  bd_top_i/clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    26.441    bd_top_i/clk_pll_33/inst/clk_spi_bd_top_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    26.518 r  bd_top_i/clk_pll_33/inst/clkout1_buf/O
                         net (fo=1278, routed)        1.528    28.046    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/aclk
    SLICE_X8Y89          FDRE                                         r  bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/repeat_cnt_reg[2]/C
                         clock pessimism              0.000    28.046    
                         clock uncertainty           -0.520    27.525    
    SLICE_X8Y89          FDRE (Setup_fdre_C_R)       -0.423    27.102    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/repeat_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         27.102    
                         arrival time                         -29.372    
  -------------------------------------------------------------------
                         slack                                 -2.270    

Slack (VIOLATED) :        -2.249ns  (required time - arrival time)
  Source:                 bd_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/cmd_depth_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_spi_bd_top_clk_wiz_1_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_spi_bd_top_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.303ns  (clk_spi_bd_top_clk_wiz_1_0 rise@30.303ns - clk_out1_bd_top_clk_wiz_3_0 rise@30.000ns)
  Data Path Delay:        2.553ns  (logic 0.484ns (18.955%)  route 2.069ns (81.045%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.873ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.256ns = ( 28.048 - 30.303 ) 
    Source Clock Delay      (SCD):    -3.129ns = ( 26.871 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.471ns
    Phase Error              (PE):    0.282ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_top_clk_wiz_3_0 rise edge)
                                                     30.000    30.000 r  
    AC19                 IBUF                         0.000    30.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.177    31.177    bd_top_i/clk_pll_100/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.926    23.251 r  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.830    25.081    bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    25.162 r  bd_top_i/clk_pll_100/inst/clkout1_buf/O
                         net (fo=6914, routed)        1.709    26.871    bd_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X1Y88          FDRE                                         r  bd_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.379    27.250 f  bd_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/Q
                         net (fo=11, routed)          0.924    28.174    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/peripheral_aresetn[0]_repN_1_alias
    SLICE_X1Y88          LUT1 (Prop_lut1_I0_O)        0.105    28.279 r  bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=262, routed)         1.146    29.425    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/arststages_ff_reg[1]
    SLICE_X11Y89         FDRE                                         r  bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/cmd_depth_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_bd_top_clk_wiz_1_0 rise edge)
                                                     30.303    30.303 r  
    AC19                 IBUF                         0.000    30.303 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.543    31.846    bd_top_i/clk_pll_33/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.890    24.956 r  bd_top_i/clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    26.441    bd_top_i/clk_pll_33/inst/clk_spi_bd_top_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    26.518 r  bd_top_i/clk_pll_33/inst/clkout1_buf/O
                         net (fo=1278, routed)        1.530    28.048    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X11Y89         FDRE                                         r  bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/cmd_depth_reg[0]/C
                         clock pessimism              0.000    28.048    
                         clock uncertainty           -0.520    27.527    
    SLICE_X11Y89         FDRE (Setup_fdre_C_R)       -0.352    27.175    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/cmd_depth_reg[0]
  -------------------------------------------------------------------
                         required time                         27.175    
                         arrival time                         -29.425    
  -------------------------------------------------------------------
                         slack                                 -2.249    

Slack (VIOLATED) :        -2.249ns  (required time - arrival time)
  Source:                 bd_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/cmd_depth_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_spi_bd_top_clk_wiz_1_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_spi_bd_top_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.303ns  (clk_spi_bd_top_clk_wiz_1_0 rise@30.303ns - clk_out1_bd_top_clk_wiz_3_0 rise@30.000ns)
  Data Path Delay:        2.553ns  (logic 0.484ns (18.955%)  route 2.069ns (81.045%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.873ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.256ns = ( 28.048 - 30.303 ) 
    Source Clock Delay      (SCD):    -3.129ns = ( 26.871 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.471ns
    Phase Error              (PE):    0.282ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_top_clk_wiz_3_0 rise edge)
                                                     30.000    30.000 r  
    AC19                 IBUF                         0.000    30.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.177    31.177    bd_top_i/clk_pll_100/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.926    23.251 r  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.830    25.081    bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    25.162 r  bd_top_i/clk_pll_100/inst/clkout1_buf/O
                         net (fo=6914, routed)        1.709    26.871    bd_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X1Y88          FDRE                                         r  bd_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.379    27.250 f  bd_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/Q
                         net (fo=11, routed)          0.924    28.174    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/peripheral_aresetn[0]_repN_1_alias
    SLICE_X1Y88          LUT1 (Prop_lut1_I0_O)        0.105    28.279 r  bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=262, routed)         1.146    29.425    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/arststages_ff_reg[1]
    SLICE_X11Y89         FDRE                                         r  bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/cmd_depth_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_bd_top_clk_wiz_1_0 rise edge)
                                                     30.303    30.303 r  
    AC19                 IBUF                         0.000    30.303 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.543    31.846    bd_top_i/clk_pll_33/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.890    24.956 r  bd_top_i/clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    26.441    bd_top_i/clk_pll_33/inst/clk_spi_bd_top_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    26.518 r  bd_top_i/clk_pll_33/inst/clkout1_buf/O
                         net (fo=1278, routed)        1.530    28.048    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X11Y89         FDRE                                         r  bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/cmd_depth_reg[1]/C
                         clock pessimism              0.000    28.048    
                         clock uncertainty           -0.520    27.527    
    SLICE_X11Y89         FDRE (Setup_fdre_C_R)       -0.352    27.175    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/cmd_depth_reg[1]
  -------------------------------------------------------------------
                         required time                         27.175    
                         arrival time                         -29.425    
  -------------------------------------------------------------------
                         slack                                 -2.249    

Slack (VIOLATED) :        -2.249ns  (required time - arrival time)
  Source:                 bd_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/cmd_depth_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_spi_bd_top_clk_wiz_1_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_spi_bd_top_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.303ns  (clk_spi_bd_top_clk_wiz_1_0 rise@30.303ns - clk_out1_bd_top_clk_wiz_3_0 rise@30.000ns)
  Data Path Delay:        2.553ns  (logic 0.484ns (18.955%)  route 2.069ns (81.045%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.873ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.256ns = ( 28.048 - 30.303 ) 
    Source Clock Delay      (SCD):    -3.129ns = ( 26.871 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.471ns
    Phase Error              (PE):    0.282ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_top_clk_wiz_3_0 rise edge)
                                                     30.000    30.000 r  
    AC19                 IBUF                         0.000    30.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.177    31.177    bd_top_i/clk_pll_100/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.926    23.251 r  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.830    25.081    bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    25.162 r  bd_top_i/clk_pll_100/inst/clkout1_buf/O
                         net (fo=6914, routed)        1.709    26.871    bd_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X1Y88          FDRE                                         r  bd_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.379    27.250 f  bd_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/Q
                         net (fo=11, routed)          0.924    28.174    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/peripheral_aresetn[0]_repN_1_alias
    SLICE_X1Y88          LUT1 (Prop_lut1_I0_O)        0.105    28.279 r  bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=262, routed)         1.146    29.425    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/arststages_ff_reg[1]
    SLICE_X11Y89         FDRE                                         r  bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/cmd_depth_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_bd_top_clk_wiz_1_0 rise edge)
                                                     30.303    30.303 r  
    AC19                 IBUF                         0.000    30.303 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.543    31.846    bd_top_i/clk_pll_33/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.890    24.956 r  bd_top_i/clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    26.441    bd_top_i/clk_pll_33/inst/clk_spi_bd_top_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    26.518 r  bd_top_i/clk_pll_33/inst/clkout1_buf/O
                         net (fo=1278, routed)        1.530    28.048    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X11Y89         FDRE                                         r  bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/cmd_depth_reg[2]/C
                         clock pessimism              0.000    28.048    
                         clock uncertainty           -0.520    27.527    
    SLICE_X11Y89         FDRE (Setup_fdre_C_R)       -0.352    27.175    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/cmd_depth_reg[2]
  -------------------------------------------------------------------
                         required time                         27.175    
                         arrival time                         -29.425    
  -------------------------------------------------------------------
                         slack                                 -2.249    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 bd_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/cmd_push_block_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_spi_bd_top_clk_wiz_1_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_spi_bd_top_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_spi_bd_top_clk_wiz_1_0 rise@0.000ns - clk_out1_bd_top_clk_wiz_3_0 rise@0.000ns)
  Data Path Delay:        0.896ns  (logic 0.186ns (20.756%)  route 0.710ns (79.244%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.232ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.525ns
    Source Clock Delay      (SCD):    -0.757ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.471ns
    Phase Error              (PE):    0.282ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_top_clk_wiz_3_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.478     0.478    bd_top_i/clk_pll_100/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -2.185 r  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.713    -1.472    bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.446 r  bd_top_i/clk_pll_100/inst/clkout1_buf/O
                         net (fo=6914, routed)        0.689    -0.757    bd_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X11Y85         FDRE                                         r  bd_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.616 r  bd_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.710     0.094    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/aresetn
    SLICE_X11Y86         LUT4 (Prop_lut4_I1_O)        0.045     0.139 r  bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/cmd_push_block_i_1/O
                         net (fo=1, routed)           0.000     0.139    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue_n_19
    SLICE_X11Y86         FDRE                                         r  bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/cmd_push_block_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_bd_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.716     0.716    bd_top_i/clk_pll_33/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.847    -2.131 r  bd_top_i/clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.520    bd_top_i/clk_pll_33/inst/clk_spi_bd_top_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.491 r  bd_top_i/clk_pll_33/inst/clkout1_buf/O
                         net (fo=1278, routed)        0.967    -0.525    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aclk
    SLICE_X11Y86         FDRE                                         r  bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/cmd_push_block_reg/C
                         clock pessimism              0.000    -0.525    
                         clock uncertainty            0.520    -0.005    
    SLICE_X11Y86         FDRE (Hold_fdre_C_D)         0.091     0.086    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/cmd_push_block_reg
  -------------------------------------------------------------------
                         required time                         -0.086    
                         arrival time                           0.139    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 bd_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_spi_bd_top_clk_wiz_1_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_spi_bd_top_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_spi_bd_top_clk_wiz_1_0 rise@0.000ns - clk_out1_bd_top_clk_wiz_3_0 rise@0.000ns)
  Data Path Delay:        0.872ns  (logic 0.186ns (21.340%)  route 0.686ns (78.660%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.523ns
    Source Clock Delay      (SCD):    -0.756ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.471ns
    Phase Error              (PE):    0.282ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_top_clk_wiz_3_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.478     0.478    bd_top_i/clk_pll_100/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -2.185 r  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.713    -1.472    bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.446 r  bd_top_i/clk_pll_100/inst/clkout1_buf/O
                         net (fo=6914, routed)        0.690    -0.756    bd_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X13Y87         FDRE                                         r  bd_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.615 f  bd_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=70, routed)          0.240    -0.375    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/peripheral_aresetn[0]_repN_alias
    SLICE_X14Y86         LUT2 (Prop_lut2_I1_O)        0.045    -0.330 r  bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0/O
                         net (fo=4, routed)           0.446     0.116    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0
    SLICE_X14Y89         FDRE                                         r  bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_bd_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.716     0.716    bd_top_i/clk_pll_33/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.847    -2.131 r  bd_top_i/clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.520    bd_top_i/clk_pll_33/inst/clk_spi_bd_top_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.491 r  bd_top_i/clk_pll_33/inst/clkout1_buf/O
                         net (fo=1278, routed)        0.969    -0.523    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X14Y89         FDRE                                         r  bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands_reg[0]/C
                         clock pessimism              0.000    -0.523    
                         clock uncertainty            0.520    -0.003    
    SLICE_X14Y89         FDRE (Hold_fdre_C_R)         0.009     0.006    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.006    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 bd_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_spi_bd_top_clk_wiz_1_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_spi_bd_top_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_spi_bd_top_clk_wiz_1_0 rise@0.000ns - clk_out1_bd_top_clk_wiz_3_0 rise@0.000ns)
  Data Path Delay:        0.872ns  (logic 0.186ns (21.340%)  route 0.686ns (78.660%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.523ns
    Source Clock Delay      (SCD):    -0.756ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.471ns
    Phase Error              (PE):    0.282ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_top_clk_wiz_3_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.478     0.478    bd_top_i/clk_pll_100/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -2.185 r  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.713    -1.472    bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.446 r  bd_top_i/clk_pll_100/inst/clkout1_buf/O
                         net (fo=6914, routed)        0.690    -0.756    bd_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X13Y87         FDRE                                         r  bd_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.615 f  bd_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=70, routed)          0.240    -0.375    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/peripheral_aresetn[0]_repN_alias
    SLICE_X14Y86         LUT2 (Prop_lut2_I1_O)        0.045    -0.330 r  bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0/O
                         net (fo=4, routed)           0.446     0.116    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0
    SLICE_X14Y89         FDRE                                         r  bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_bd_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.716     0.716    bd_top_i/clk_pll_33/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.847    -2.131 r  bd_top_i/clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.520    bd_top_i/clk_pll_33/inst/clk_spi_bd_top_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.491 r  bd_top_i/clk_pll_33/inst/clkout1_buf/O
                         net (fo=1278, routed)        0.969    -0.523    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X14Y89         FDRE                                         r  bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands_reg[1]/C
                         clock pessimism              0.000    -0.523    
                         clock uncertainty            0.520    -0.003    
    SLICE_X14Y89         FDRE (Hold_fdre_C_R)         0.009     0.006    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.006    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 bd_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_spi_bd_top_clk_wiz_1_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_spi_bd_top_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_spi_bd_top_clk_wiz_1_0 rise@0.000ns - clk_out1_bd_top_clk_wiz_3_0 rise@0.000ns)
  Data Path Delay:        0.872ns  (logic 0.186ns (21.340%)  route 0.686ns (78.660%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.523ns
    Source Clock Delay      (SCD):    -0.756ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.471ns
    Phase Error              (PE):    0.282ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_top_clk_wiz_3_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.478     0.478    bd_top_i/clk_pll_100/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -2.185 r  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.713    -1.472    bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.446 r  bd_top_i/clk_pll_100/inst/clkout1_buf/O
                         net (fo=6914, routed)        0.690    -0.756    bd_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X13Y87         FDRE                                         r  bd_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.615 f  bd_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=70, routed)          0.240    -0.375    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/peripheral_aresetn[0]_repN_alias
    SLICE_X14Y86         LUT2 (Prop_lut2_I1_O)        0.045    -0.330 r  bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0/O
                         net (fo=4, routed)           0.446     0.116    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0
    SLICE_X14Y89         FDRE                                         r  bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_bd_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.716     0.716    bd_top_i/clk_pll_33/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.847    -2.131 r  bd_top_i/clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.520    bd_top_i/clk_pll_33/inst/clk_spi_bd_top_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.491 r  bd_top_i/clk_pll_33/inst/clkout1_buf/O
                         net (fo=1278, routed)        0.969    -0.523    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X14Y89         FDRE                                         r  bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands_reg[2]/C
                         clock pessimism              0.000    -0.523    
                         clock uncertainty            0.520    -0.003    
    SLICE_X14Y89         FDRE (Hold_fdre_C_R)         0.009     0.006    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.006    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 bd_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_spi_bd_top_clk_wiz_1_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_spi_bd_top_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_spi_bd_top_clk_wiz_1_0 rise@0.000ns - clk_out1_bd_top_clk_wiz_3_0 rise@0.000ns)
  Data Path Delay:        0.872ns  (logic 0.186ns (21.340%)  route 0.686ns (78.660%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.523ns
    Source Clock Delay      (SCD):    -0.756ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.471ns
    Phase Error              (PE):    0.282ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_top_clk_wiz_3_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.478     0.478    bd_top_i/clk_pll_100/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -2.185 r  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.713    -1.472    bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.446 r  bd_top_i/clk_pll_100/inst/clkout1_buf/O
                         net (fo=6914, routed)        0.690    -0.756    bd_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X13Y87         FDRE                                         r  bd_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.615 f  bd_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=70, routed)          0.240    -0.375    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/peripheral_aresetn[0]_repN_alias
    SLICE_X14Y86         LUT2 (Prop_lut2_I1_O)        0.045    -0.330 r  bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0/O
                         net (fo=4, routed)           0.446     0.116    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0
    SLICE_X14Y89         FDRE                                         r  bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_bd_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.716     0.716    bd_top_i/clk_pll_33/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.847    -2.131 r  bd_top_i/clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.520    bd_top_i/clk_pll_33/inst/clk_spi_bd_top_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.491 r  bd_top_i/clk_pll_33/inst/clkout1_buf/O
                         net (fo=1278, routed)        0.969    -0.523    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X14Y89         FDRE                                         r  bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands_reg[3]/C
                         clock pessimism              0.000    -0.523    
                         clock uncertainty            0.520    -0.003    
    SLICE_X14Y89         FDRE (Hold_fdre_C_R)         0.009     0.006    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.006    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 bd_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_top_i/spi_flash_ctrl_0/inst/cs_timer_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_spi_bd_top_clk_wiz_1_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_spi_bd_top_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_spi_bd_top_clk_wiz_1_0 rise@0.000ns - clk_out1_bd_top_clk_wiz_3_0 rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.186ns (22.131%)  route 0.654ns (77.869%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.500ns
    Source Clock Delay      (SCD):    -0.725ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.471ns
    Phase Error              (PE):    0.282ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_top_clk_wiz_3_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.478     0.478    bd_top_i/clk_pll_100/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -2.185 r  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.713    -1.472    bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.446 r  bd_top_i/clk_pll_100/inst/clkout1_buf/O
                         net (fo=6914, routed)        0.721    -0.725    bd_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X1Y88          FDRE                                         r  bd_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.584 f  bd_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/Q
                         net (fo=11, routed)          0.334    -0.250    bd_top_i/spi_flash_ctrl_0/inst/simple_spi/peripheral_aresetn[0]_repN_1_alias
    SLICE_X7Y84          LUT6 (Prop_lut6_I5_O)        0.045    -0.205 r  bd_top_i/spi_flash_ctrl_0/inst/simple_spi/cs_timer[0]_i_1/O
                         net (fo=16, routed)          0.320     0.116    bd_top_i/spi_flash_ctrl_0/inst/simple_spi_n_28
    SLICE_X5Y82          FDRE                                         r  bd_top_i/spi_flash_ctrl_0/inst/cs_timer_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_bd_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.716     0.716    bd_top_i/clk_pll_33/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.847    -2.131 r  bd_top_i/clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.520    bd_top_i/clk_pll_33/inst/clk_spi_bd_top_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.491 r  bd_top_i/clk_pll_33/inst/clkout1_buf/O
                         net (fo=1278, routed)        0.992    -0.500    bd_top_i/spi_flash_ctrl_0/inst/aclk
    SLICE_X5Y82          FDRE                                         r  bd_top_i/spi_flash_ctrl_0/inst/cs_timer_reg[4]/C
                         clock pessimism              0.000    -0.500    
                         clock uncertainty            0.520     0.020    
    SLICE_X5Y82          FDRE (Hold_fdre_C_R)        -0.018     0.002    bd_top_i/spi_flash_ctrl_0/inst/cs_timer_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.002    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 bd_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_top_i/spi_flash_ctrl_0/inst/cs_timer_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_spi_bd_top_clk_wiz_1_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_spi_bd_top_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_spi_bd_top_clk_wiz_1_0 rise@0.000ns - clk_out1_bd_top_clk_wiz_3_0 rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.186ns (22.131%)  route 0.654ns (77.869%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.500ns
    Source Clock Delay      (SCD):    -0.725ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.471ns
    Phase Error              (PE):    0.282ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_top_clk_wiz_3_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.478     0.478    bd_top_i/clk_pll_100/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -2.185 r  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.713    -1.472    bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.446 r  bd_top_i/clk_pll_100/inst/clkout1_buf/O
                         net (fo=6914, routed)        0.721    -0.725    bd_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X1Y88          FDRE                                         r  bd_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.584 f  bd_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/Q
                         net (fo=11, routed)          0.334    -0.250    bd_top_i/spi_flash_ctrl_0/inst/simple_spi/peripheral_aresetn[0]_repN_1_alias
    SLICE_X7Y84          LUT6 (Prop_lut6_I5_O)        0.045    -0.205 r  bd_top_i/spi_flash_ctrl_0/inst/simple_spi/cs_timer[0]_i_1/O
                         net (fo=16, routed)          0.320     0.116    bd_top_i/spi_flash_ctrl_0/inst/simple_spi_n_28
    SLICE_X5Y82          FDRE                                         r  bd_top_i/spi_flash_ctrl_0/inst/cs_timer_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_bd_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.716     0.716    bd_top_i/clk_pll_33/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.847    -2.131 r  bd_top_i/clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.520    bd_top_i/clk_pll_33/inst/clk_spi_bd_top_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.491 r  bd_top_i/clk_pll_33/inst/clkout1_buf/O
                         net (fo=1278, routed)        0.992    -0.500    bd_top_i/spi_flash_ctrl_0/inst/aclk
    SLICE_X5Y82          FDRE                                         r  bd_top_i/spi_flash_ctrl_0/inst/cs_timer_reg[5]/C
                         clock pessimism              0.000    -0.500    
                         clock uncertainty            0.520     0.020    
    SLICE_X5Y82          FDRE (Hold_fdre_C_R)        -0.018     0.002    bd_top_i/spi_flash_ctrl_0/inst/cs_timer_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.002    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 bd_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_top_i/spi_flash_ctrl_0/inst/cs_timer_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_spi_bd_top_clk_wiz_1_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_spi_bd_top_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_spi_bd_top_clk_wiz_1_0 rise@0.000ns - clk_out1_bd_top_clk_wiz_3_0 rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.186ns (22.131%)  route 0.654ns (77.869%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.500ns
    Source Clock Delay      (SCD):    -0.725ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.471ns
    Phase Error              (PE):    0.282ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_top_clk_wiz_3_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.478     0.478    bd_top_i/clk_pll_100/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -2.185 r  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.713    -1.472    bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.446 r  bd_top_i/clk_pll_100/inst/clkout1_buf/O
                         net (fo=6914, routed)        0.721    -0.725    bd_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X1Y88          FDRE                                         r  bd_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.584 f  bd_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/Q
                         net (fo=11, routed)          0.334    -0.250    bd_top_i/spi_flash_ctrl_0/inst/simple_spi/peripheral_aresetn[0]_repN_1_alias
    SLICE_X7Y84          LUT6 (Prop_lut6_I5_O)        0.045    -0.205 r  bd_top_i/spi_flash_ctrl_0/inst/simple_spi/cs_timer[0]_i_1/O
                         net (fo=16, routed)          0.320     0.116    bd_top_i/spi_flash_ctrl_0/inst/simple_spi_n_28
    SLICE_X5Y82          FDRE                                         r  bd_top_i/spi_flash_ctrl_0/inst/cs_timer_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_bd_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.716     0.716    bd_top_i/clk_pll_33/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.847    -2.131 r  bd_top_i/clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.520    bd_top_i/clk_pll_33/inst/clk_spi_bd_top_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.491 r  bd_top_i/clk_pll_33/inst/clkout1_buf/O
                         net (fo=1278, routed)        0.992    -0.500    bd_top_i/spi_flash_ctrl_0/inst/aclk
    SLICE_X5Y82          FDRE                                         r  bd_top_i/spi_flash_ctrl_0/inst/cs_timer_reg[6]/C
                         clock pessimism              0.000    -0.500    
                         clock uncertainty            0.520     0.020    
    SLICE_X5Y82          FDRE (Hold_fdre_C_R)        -0.018     0.002    bd_top_i/spi_flash_ctrl_0/inst/cs_timer_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.002    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 bd_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_top_i/spi_flash_ctrl_0/inst/cs_timer_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_spi_bd_top_clk_wiz_1_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_spi_bd_top_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_spi_bd_top_clk_wiz_1_0 rise@0.000ns - clk_out1_bd_top_clk_wiz_3_0 rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.186ns (22.131%)  route 0.654ns (77.869%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.500ns
    Source Clock Delay      (SCD):    -0.725ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.471ns
    Phase Error              (PE):    0.282ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_top_clk_wiz_3_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.478     0.478    bd_top_i/clk_pll_100/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -2.185 r  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.713    -1.472    bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.446 r  bd_top_i/clk_pll_100/inst/clkout1_buf/O
                         net (fo=6914, routed)        0.721    -0.725    bd_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X1Y88          FDRE                                         r  bd_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.584 f  bd_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/Q
                         net (fo=11, routed)          0.334    -0.250    bd_top_i/spi_flash_ctrl_0/inst/simple_spi/peripheral_aresetn[0]_repN_1_alias
    SLICE_X7Y84          LUT6 (Prop_lut6_I5_O)        0.045    -0.205 r  bd_top_i/spi_flash_ctrl_0/inst/simple_spi/cs_timer[0]_i_1/O
                         net (fo=16, routed)          0.320     0.116    bd_top_i/spi_flash_ctrl_0/inst/simple_spi_n_28
    SLICE_X5Y82          FDRE                                         r  bd_top_i/spi_flash_ctrl_0/inst/cs_timer_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_bd_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.716     0.716    bd_top_i/clk_pll_33/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.847    -2.131 r  bd_top_i/clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.520    bd_top_i/clk_pll_33/inst/clk_spi_bd_top_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.491 r  bd_top_i/clk_pll_33/inst/clkout1_buf/O
                         net (fo=1278, routed)        0.992    -0.500    bd_top_i/spi_flash_ctrl_0/inst/aclk
    SLICE_X5Y82          FDRE                                         r  bd_top_i/spi_flash_ctrl_0/inst/cs_timer_reg[7]/C
                         clock pessimism              0.000    -0.500    
                         clock uncertainty            0.520     0.020    
    SLICE_X5Y82          FDRE (Hold_fdre_C_R)        -0.018     0.002    bd_top_i/spi_flash_ctrl_0/inst/cs_timer_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.002    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 bd_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_top_i/spi_flash_ctrl_0/inst/rdata_reg[1][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_spi_bd_top_clk_wiz_1_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_spi_bd_top_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_spi_bd_top_clk_wiz_1_0 rise@0.000ns - clk_out1_bd_top_clk_wiz_3_0 rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.231ns (27.895%)  route 0.597ns (72.105%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.523ns
    Source Clock Delay      (SCD):    -0.756ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.471ns
    Phase Error              (PE):    0.282ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_top_clk_wiz_3_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.478     0.478    bd_top_i/clk_pll_100/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -2.185 r  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.713    -1.472    bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.446 r  bd_top_i/clk_pll_100/inst/clkout1_buf/O
                         net (fo=6914, routed)        0.690    -0.756    bd_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X13Y87         FDRE                                         r  bd_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.615 r  bd_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=70, routed)          0.295    -0.320    bd_top_i/spi_flash_ctrl_0/inst/peripheral_aresetn[0]_repN_alias
    SLICE_X14Y86         LUT3 (Prop_lut3_I0_O)        0.045    -0.275 r  bd_top_i/spi_flash_ctrl_0/inst/rdata[3][7]_i_3/O
                         net (fo=5, routed)           0.132    -0.143    bd_top_i/spi_flash_ctrl_0/inst/simple_spi/rvalid_reg_3
    SLICE_X17Y87         LUT6 (Prop_lut6_I0_O)        0.045    -0.098 r  bd_top_i/spi_flash_ctrl_0/inst/simple_spi/rdata[1][7]_i_1/O
                         net (fo=8, routed)           0.170     0.072    bd_top_i/spi_flash_ctrl_0/inst/simple_spi_n_25
    SLICE_X17Y88         FDRE                                         r  bd_top_i/spi_flash_ctrl_0/inst/rdata_reg[1][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_bd_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.716     0.716    bd_top_i/clk_pll_33/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.847    -2.131 r  bd_top_i/clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.520    bd_top_i/clk_pll_33/inst/clk_spi_bd_top_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.491 r  bd_top_i/clk_pll_33/inst/clkout1_buf/O
                         net (fo=1278, routed)        0.969    -0.523    bd_top_i/spi_flash_ctrl_0/inst/aclk
    SLICE_X17Y88         FDRE                                         r  bd_top_i/spi_flash_ctrl_0/inst/rdata_reg[1][0]/C
                         clock pessimism              0.000    -0.523    
                         clock uncertainty            0.520    -0.003    
    SLICE_X17Y88         FDRE (Hold_fdre_C_CE)       -0.039    -0.042    bd_top_i/spi_flash_ctrl_0/inst/rdata_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.042    
                         arrival time                           0.072    
  -------------------------------------------------------------------
                         slack                                  0.114    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_bd_top_clk_wiz_3_0
  To Clock:  clk_cpu_bd_top_clk_wiz_0_0

Setup :        26676  Failing Endpoints,  Worst Slack       -9.211ns,  Total Violation   -96084.412ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.211ns  (required time - arrival time)
  Source:                 bd_top_i/proc_sys_reset_0/U0/FDRE_inst_replica_67/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/entrylo0_tlb_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_bd_top_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_cpu_bd_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.303ns  (clk_cpu_bd_top_clk_wiz_0_0 rise@30.303ns - clk_out1_bd_top_clk_wiz_3_0 rise@30.000ns)
  Data Path Delay:        9.228ns  (logic 1.744ns (18.900%)  route 7.484ns (81.100%))
  Logic Levels:           13  (LUT2=2 LUT3=1 LUT4=1 LUT5=5 LUT6=4)
  Clock Path Skew:        0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.203ns = ( 27.100 - 30.303 ) 
    Source Clock Delay      (SCD):    -3.439ns = ( 26.561 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.471ns
    Phase Error              (PE):    0.282ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_top_clk_wiz_3_0 rise edge)
                                                     30.000    30.000 r  
    AC19                 IBUF                         0.000    30.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.177    31.177    bd_top_i/clk_pll_100/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.926    23.251 r  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.830    25.081    bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    25.162 r  bd_top_i/clk_pll_100/inst/clkout1_buf/O
                         net (fo=6914, routed)        1.399    26.561    bd_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X89Y145        FDRE                                         r  bd_top_i/proc_sys_reset_0/U0/FDRE_inst_replica_67/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y145        FDRE (Prop_fdre_C_Q)         0.379    26.940 r  bd_top_i/proc_sys_reset_0/U0/FDRE_inst_replica_67/Q
                         net (fo=32, routed)          0.275    27.215    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/mb_reset_repN_67_alias
    SLICE_X89Y143        LUT4 (Prop_lut4_I3_O)        0.105    27.320 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/tag_reg[19]_i_8__0/O
                         net (fo=1, routed)           0.424    27.744    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/tag_reg[19]_i_8__0_n_0
    SLICE_X87Y144        LUT5 (Prop_lut5_I2_O)        0.105    27.849 f  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/tag_reg[19]_i_7/O
                         net (fo=3, routed)           0.468    28.317    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/mem1_valid_reg_rep_0
    SLICE_X86Y145        LUT2 (Prop_lut2_I0_O)        0.105    28.422 f  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/addr_reg[31]_i_4/O
                         net (fo=6, routed)           0.356    28.778    bd_top_i/mycpu_0/inst/u_data_uncache/un_data_req
    SLICE_X85Y146        LUT5 (Prop_lut5_I2_O)        0.105    28.883 f  bd_top_i/mycpu_0/inst/u_data_uncache/addr_reg[31]_i_1__0/O
                         net (fo=77, routed)          0.570    29.453    bd_top_i/mycpu_0/inst/u_data_uncache/addr_reg[31]_i_1__0_n_0
    SLICE_X87Y143        LUT5 (Prop_lut5_I1_O)        0.105    29.558 f  bd_top_i/mycpu_0/inst/u_data_uncache/aluop_primary[7]_i_11__0/O
                         net (fo=1, routed)           0.221    29.779    bd_top_i/mycpu_0/inst/u_data_uncache/un_data_addr_ok
    SLICE_X87Y142        LUT5 (Prop_lut5_I0_O)        0.105    29.884 f  bd_top_i/mycpu_0/inst/u_data_uncache/aluop_primary[7]_i_7__0/O
                         net (fo=3, routed)           0.257    30.141    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/data_addr_ok0
    SLICE_X87Y140        LUT6 (Prop_lut6_I2_O)        0.105    30.246 f  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/LLbit_i_2/O
                         net (fo=7, routed)           0.383    30.630    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/LLbit_i_2_n_0
    SLICE_X87Y138        LUT2 (Prop_lut2_I0_O)        0.105    30.735 f  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/i___22_i_2/O
                         net (fo=2, routed)           0.351    31.086    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/cloz_primary/mem1_allowin
    SLICE_X86Y136        LUT6 (Prop_lut6_I0_O)        0.105    31.191 f  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/cloz_primary/i___22_i_1__0/O
                         net (fo=24, routed)          0.513    31.704    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/ex_allowin0
    SLICE_X84Y134        LUT3 (Prop_lut3_I2_O)        0.105    31.809 f  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/i___25/O
                         net (fo=4, routed)           0.940    32.749    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/cloz_primary/entryhi_asid_reg[1][2]
    SLICE_X81Y130        LUT5 (Prop_lut5_I3_O)        0.105    32.854 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/cloz_primary/wired_wired[4]_i_7/O
                         net (fo=18, routed)          1.076    33.929    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/cloz_primary/wired_wired[4]_i_7_n_0
    SLICE_X77Y137        LUT6 (Prop_lut6_I2_O)        0.105    34.034 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/cloz_primary/entrylo0_tlb[25]_i_5/O
                         net (fo=26, routed)          1.146    35.181    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/cloz_primary/cp0_addr_secondary_reg[6]_2
    SLICE_X83Y140        LUT6 (Prop_lut6_I2_O)        0.105    35.286 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/cloz_primary/entrylo0_tlb[18]_i_1/O
                         net (fo=1, routed)           0.503    35.789    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/entrylo0_tlb_reg[25]_1[18]
    SLICE_X84Y136        FDRE                                         r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/entrylo0_tlb_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_bd_top_clk_wiz_0_0 rise edge)
                                                     30.303    30.303 r  
    AC19                 IBUF                         0.000    30.303 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.895    31.198    bd_top_i/clk_pll_cpu/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.669    23.529 r  bd_top_i/clk_pll_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.221    25.749    bd_top_i/clk_pll_cpu/inst/clk_cpu_bd_top_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    25.826 r  bd_top_i/clk_pll_cpu/inst/clkout1_buf/O
                         net (fo=25581, routed)       1.274    27.100    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/aclk
    SLICE_X84Y136        FDRE                                         r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/entrylo0_tlb_reg[18]/C
                         clock pessimism              0.000    27.100    
                         clock uncertainty           -0.520    26.580    
    SLICE_X84Y136        FDRE (Setup_fdre_C_D)       -0.002    26.578    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/entrylo0_tlb_reg[18]
  -------------------------------------------------------------------
                         required time                         26.578    
                         arrival time                         -35.789    
  -------------------------------------------------------------------
                         slack                                 -9.211    

Slack (VIOLATED) :        -9.203ns  (required time - arrival time)
  Source:                 bd_top_i/proc_sys_reset_0/U0/FDRE_inst_replica_67/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_top_i/mycpu_0/inst/u_dual_issue_core/U_id/aluop_secondary_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_cpu_bd_top_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_cpu_bd_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.303ns  (clk_cpu_bd_top_clk_wiz_0_0 rise@30.303ns - clk_out1_bd_top_clk_wiz_3_0 rise@30.000ns)
  Data Path Delay:        8.828ns  (logic 1.849ns (20.945%)  route 6.979ns (79.055%))
  Logic Levels:           14  (LUT2=4 LUT3=1 LUT4=1 LUT5=5 LUT6=3)
  Clock Path Skew:        0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.174ns = ( 27.129 - 30.303 ) 
    Source Clock Delay      (SCD):    -3.439ns = ( 26.561 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.471ns
    Phase Error              (PE):    0.282ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_top_clk_wiz_3_0 rise edge)
                                                     30.000    30.000 r  
    AC19                 IBUF                         0.000    30.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.177    31.177    bd_top_i/clk_pll_100/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.926    23.251 r  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.830    25.081    bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    25.162 r  bd_top_i/clk_pll_100/inst/clkout1_buf/O
                         net (fo=6914, routed)        1.399    26.561    bd_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X89Y145        FDRE                                         r  bd_top_i/proc_sys_reset_0/U0/FDRE_inst_replica_67/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y145        FDRE (Prop_fdre_C_Q)         0.379    26.940 f  bd_top_i/proc_sys_reset_0/U0/FDRE_inst_replica_67/Q
                         net (fo=32, routed)          0.275    27.215    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/mb_reset_repN_67_alias
    SLICE_X89Y143        LUT4 (Prop_lut4_I3_O)        0.105    27.320 f  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/tag_reg[19]_i_8__0/O
                         net (fo=1, routed)           0.424    27.744    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/tag_reg[19]_i_8__0_n_0
    SLICE_X87Y144        LUT5 (Prop_lut5_I2_O)        0.105    27.849 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/tag_reg[19]_i_7/O
                         net (fo=3, routed)           0.468    28.317    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/mem1_valid_reg_rep_0
    SLICE_X86Y145        LUT2 (Prop_lut2_I0_O)        0.105    28.422 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/addr_reg[31]_i_4/O
                         net (fo=6, routed)           0.356    28.778    bd_top_i/mycpu_0/inst/u_data_uncache/un_data_req
    SLICE_X85Y146        LUT5 (Prop_lut5_I2_O)        0.105    28.883 r  bd_top_i/mycpu_0/inst/u_data_uncache/addr_reg[31]_i_1__0/O
                         net (fo=77, routed)          0.570    29.453    bd_top_i/mycpu_0/inst/u_data_uncache/addr_reg[31]_i_1__0_n_0
    SLICE_X87Y143        LUT5 (Prop_lut5_I1_O)        0.105    29.558 r  bd_top_i/mycpu_0/inst/u_data_uncache/aluop_primary[7]_i_11__0/O
                         net (fo=1, routed)           0.221    29.779    bd_top_i/mycpu_0/inst/u_data_uncache/un_data_addr_ok
    SLICE_X87Y142        LUT5 (Prop_lut5_I0_O)        0.105    29.884 r  bd_top_i/mycpu_0/inst/u_data_uncache/aluop_primary[7]_i_7__0/O
                         net (fo=3, routed)           0.257    30.141    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/data_addr_ok0
    SLICE_X87Y140        LUT6 (Prop_lut6_I2_O)        0.105    30.246 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/LLbit_i_2/O
                         net (fo=7, routed)           0.383    30.630    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/LLbit_i_2_n_0
    SLICE_X87Y138        LUT2 (Prop_lut2_I0_O)        0.105    30.735 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/i___22_i_2/O
                         net (fo=2, routed)           0.351    31.086    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/cloz_primary/mem1_allowin
    SLICE_X86Y136        LUT6 (Prop_lut6_I0_O)        0.105    31.191 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/cloz_primary/i___22_i_1__0/O
                         net (fo=24, routed)          0.958    32.149    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/ex_allowin0
    SLICE_X103Y136       LUT2 (Prop_lut2_I0_O)        0.105    32.254 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/i___41/O
                         net (fo=2, routed)           0.497    32.751    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/cloz_primary/ex_allowin
    SLICE_X106Y132       LUT3 (Prop_lut3_I0_O)        0.105    32.856 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/cloz_primary/reg2_read_addr_secondary[4]_i_4/O
                         net (fo=7, routed)           0.404    33.259    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_instbuffer/id_allowin
    SLICE_X107Y128       LUT6 (Prop_lut6_I4_O)        0.105    33.364 f  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_instbuffer/id_valid_i_2/O
                         net (fo=3, routed)           0.384    33.748    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_instbuffer/id_valid_i_2_n_0
    SLICE_X111Y127       LUT2 (Prop_lut2_I1_O)        0.105    33.853 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_instbuffer/reg2_read_addr_secondary[4]_i_6/O
                         net (fo=12, routed)          0.558    34.412    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_instbuffer/issue_mode[0]
    SLICE_X110Y125       LUT5 (Prop_lut5_I3_O)        0.105    34.517 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_instbuffer/reg2_read_addr_secondary[4]_i_1/O
                         net (fo=122, routed)         0.872    35.389    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_id/predictor_flag_secondary_reg_0
    SLICE_X112Y122       FDRE                                         r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_id/aluop_secondary_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_bd_top_clk_wiz_0_0 rise edge)
                                                     30.303    30.303 r  
    AC19                 IBUF                         0.000    30.303 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.895    31.198    bd_top_i/clk_pll_cpu/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.669    23.529 r  bd_top_i/clk_pll_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.221    25.749    bd_top_i/clk_pll_cpu/inst/clk_cpu_bd_top_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    25.826 r  bd_top_i/clk_pll_cpu/inst/clkout1_buf/O
                         net (fo=25581, routed)       1.303    27.129    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_id/aclk
    SLICE_X112Y122       FDRE                                         r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_id/aluop_secondary_reg[4]/C
                         clock pessimism              0.000    27.129    
                         clock uncertainty           -0.520    26.609    
    SLICE_X112Y122       FDRE (Setup_fdre_C_R)       -0.423    26.186    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_id/aluop_secondary_reg[4]
  -------------------------------------------------------------------
                         required time                         26.186    
                         arrival time                         -35.389    
  -------------------------------------------------------------------
                         slack                                 -9.203    

Slack (VIOLATED) :        -9.126ns  (required time - arrival time)
  Source:                 bd_top_i/proc_sys_reset_0/U0/FDRE_inst_replica_67/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_vpn2_reg[12][11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_cpu_bd_top_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_cpu_bd_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.303ns  (clk_cpu_bd_top_clk_wiz_0_0 rise@30.303ns - clk_out1_bd_top_clk_wiz_3_0 rise@30.000ns)
  Data Path Delay:        9.027ns  (logic 1.744ns (19.320%)  route 7.283ns (80.680%))
  Logic Levels:           13  (LUT2=2 LUT4=2 LUT5=4 LUT6=5)
  Clock Path Skew:        0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.185ns = ( 27.118 - 30.303 ) 
    Source Clock Delay      (SCD):    -3.439ns = ( 26.561 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.471ns
    Phase Error              (PE):    0.282ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_top_clk_wiz_3_0 rise edge)
                                                     30.000    30.000 r  
    AC19                 IBUF                         0.000    30.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.177    31.177    bd_top_i/clk_pll_100/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.926    23.251 r  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.830    25.081    bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    25.162 r  bd_top_i/clk_pll_100/inst/clkout1_buf/O
                         net (fo=6914, routed)        1.399    26.561    bd_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X89Y145        FDRE                                         r  bd_top_i/proc_sys_reset_0/U0/FDRE_inst_replica_67/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y145        FDRE (Prop_fdre_C_Q)         0.379    26.940 r  bd_top_i/proc_sys_reset_0/U0/FDRE_inst_replica_67/Q
                         net (fo=32, routed)          0.275    27.215    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/mb_reset_repN_67_alias
    SLICE_X89Y143        LUT4 (Prop_lut4_I3_O)        0.105    27.320 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/tag_reg[19]_i_8__0/O
                         net (fo=1, routed)           0.424    27.744    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/tag_reg[19]_i_8__0_n_0
    SLICE_X87Y144        LUT5 (Prop_lut5_I2_O)        0.105    27.849 f  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/tag_reg[19]_i_7/O
                         net (fo=3, routed)           0.468    28.317    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/mem1_valid_reg_rep_0
    SLICE_X86Y145        LUT2 (Prop_lut2_I0_O)        0.105    28.422 f  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/addr_reg[31]_i_4/O
                         net (fo=6, routed)           0.356    28.778    bd_top_i/mycpu_0/inst/u_data_uncache/un_data_req
    SLICE_X85Y146        LUT5 (Prop_lut5_I2_O)        0.105    28.883 f  bd_top_i/mycpu_0/inst/u_data_uncache/addr_reg[31]_i_1__0/O
                         net (fo=77, routed)          0.570    29.453    bd_top_i/mycpu_0/inst/u_data_uncache/addr_reg[31]_i_1__0_n_0
    SLICE_X87Y143        LUT5 (Prop_lut5_I1_O)        0.105    29.558 f  bd_top_i/mycpu_0/inst/u_data_uncache/aluop_primary[7]_i_11__0/O
                         net (fo=1, routed)           0.221    29.779    bd_top_i/mycpu_0/inst/u_data_uncache/un_data_addr_ok
    SLICE_X87Y142        LUT5 (Prop_lut5_I0_O)        0.105    29.884 f  bd_top_i/mycpu_0/inst/u_data_uncache/aluop_primary[7]_i_7__0/O
                         net (fo=3, routed)           0.257    30.141    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/data_addr_ok0
    SLICE_X87Y140        LUT6 (Prop_lut6_I2_O)        0.105    30.246 f  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/LLbit_i_2/O
                         net (fo=7, routed)           0.383    30.630    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/LLbit_i_2_n_0
    SLICE_X87Y138        LUT2 (Prop_lut2_I0_O)        0.105    30.735 f  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/i___22_i_2/O
                         net (fo=2, routed)           0.336    31.070    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_div/mem1_allowin
    SLICE_X85Y137        LUT6 (Prop_lut6_I5_O)        0.105    31.175 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_div/i___56_i_1__0/O
                         net (fo=256, routed)         1.167    32.342    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_div/ex_valid_reg
    SLICE_X66Y131        LUT6 (Prop_lut6_I4_O)        0.105    32.447 f  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_div/tlb_asid[0][7]_i_3/O
                         net (fo=44, routed)          0.304    32.751    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/tlb_write_index
    SLICE_X67Y131        LUT4 (Prop_lut4_I3_O)        0.105    32.856 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/tlb_asid[0][7]_i_4/O
                         net (fo=18, routed)          0.934    33.790    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/tlb_asid[0][7]_i_4_n_0
    SLICE_X64Y126        LUT6 (Prop_lut6_I5_O)        0.105    33.895 f  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/tlb_asid[8][7]_i_2/O
                         net (fo=3, routed)           0.761    34.656    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/tlb_asid[8][7]_i_2_n_0
    SLICE_X62Y122        LUT6 (Prop_lut6_I5_O)        0.105    34.761 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/tlb_asid[12][7]_i_1/O
                         net (fo=78, routed)          0.827    35.588    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_g_reg[12]_0[0]
    SLICE_X56Y119        FDRE                                         r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_vpn2_reg[12][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_bd_top_clk_wiz_0_0 rise edge)
                                                     30.303    30.303 r  
    AC19                 IBUF                         0.000    30.303 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.895    31.198    bd_top_i/clk_pll_cpu/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.669    23.529 r  bd_top_i/clk_pll_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.221    25.749    bd_top_i/clk_pll_cpu/inst/clk_cpu_bd_top_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    25.826 r  bd_top_i/clk_pll_cpu/inst/clkout1_buf/O
                         net (fo=25581, routed)       1.292    27.118    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/aclk
    SLICE_X56Y119        FDRE                                         r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_vpn2_reg[12][11]/C
                         clock pessimism              0.000    27.118    
                         clock uncertainty           -0.520    26.598    
    SLICE_X56Y119        FDRE (Setup_fdre_C_CE)      -0.136    26.462    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_vpn2_reg[12][11]
  -------------------------------------------------------------------
                         required time                         26.462    
                         arrival time                         -35.588    
  -------------------------------------------------------------------
                         slack                                 -9.126    

Slack (VIOLATED) :        -9.126ns  (required time - arrival time)
  Source:                 bd_top_i/proc_sys_reset_0/U0/FDRE_inst_replica_67/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_vpn2_reg[12][14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_cpu_bd_top_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_cpu_bd_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.303ns  (clk_cpu_bd_top_clk_wiz_0_0 rise@30.303ns - clk_out1_bd_top_clk_wiz_3_0 rise@30.000ns)
  Data Path Delay:        9.027ns  (logic 1.744ns (19.320%)  route 7.283ns (80.680%))
  Logic Levels:           13  (LUT2=2 LUT4=2 LUT5=4 LUT6=5)
  Clock Path Skew:        0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.185ns = ( 27.118 - 30.303 ) 
    Source Clock Delay      (SCD):    -3.439ns = ( 26.561 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.471ns
    Phase Error              (PE):    0.282ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_top_clk_wiz_3_0 rise edge)
                                                     30.000    30.000 r  
    AC19                 IBUF                         0.000    30.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.177    31.177    bd_top_i/clk_pll_100/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.926    23.251 r  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.830    25.081    bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    25.162 r  bd_top_i/clk_pll_100/inst/clkout1_buf/O
                         net (fo=6914, routed)        1.399    26.561    bd_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X89Y145        FDRE                                         r  bd_top_i/proc_sys_reset_0/U0/FDRE_inst_replica_67/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y145        FDRE (Prop_fdre_C_Q)         0.379    26.940 r  bd_top_i/proc_sys_reset_0/U0/FDRE_inst_replica_67/Q
                         net (fo=32, routed)          0.275    27.215    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/mb_reset_repN_67_alias
    SLICE_X89Y143        LUT4 (Prop_lut4_I3_O)        0.105    27.320 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/tag_reg[19]_i_8__0/O
                         net (fo=1, routed)           0.424    27.744    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/tag_reg[19]_i_8__0_n_0
    SLICE_X87Y144        LUT5 (Prop_lut5_I2_O)        0.105    27.849 f  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/tag_reg[19]_i_7/O
                         net (fo=3, routed)           0.468    28.317    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/mem1_valid_reg_rep_0
    SLICE_X86Y145        LUT2 (Prop_lut2_I0_O)        0.105    28.422 f  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/addr_reg[31]_i_4/O
                         net (fo=6, routed)           0.356    28.778    bd_top_i/mycpu_0/inst/u_data_uncache/un_data_req
    SLICE_X85Y146        LUT5 (Prop_lut5_I2_O)        0.105    28.883 f  bd_top_i/mycpu_0/inst/u_data_uncache/addr_reg[31]_i_1__0/O
                         net (fo=77, routed)          0.570    29.453    bd_top_i/mycpu_0/inst/u_data_uncache/addr_reg[31]_i_1__0_n_0
    SLICE_X87Y143        LUT5 (Prop_lut5_I1_O)        0.105    29.558 f  bd_top_i/mycpu_0/inst/u_data_uncache/aluop_primary[7]_i_11__0/O
                         net (fo=1, routed)           0.221    29.779    bd_top_i/mycpu_0/inst/u_data_uncache/un_data_addr_ok
    SLICE_X87Y142        LUT5 (Prop_lut5_I0_O)        0.105    29.884 f  bd_top_i/mycpu_0/inst/u_data_uncache/aluop_primary[7]_i_7__0/O
                         net (fo=3, routed)           0.257    30.141    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/data_addr_ok0
    SLICE_X87Y140        LUT6 (Prop_lut6_I2_O)        0.105    30.246 f  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/LLbit_i_2/O
                         net (fo=7, routed)           0.383    30.630    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/LLbit_i_2_n_0
    SLICE_X87Y138        LUT2 (Prop_lut2_I0_O)        0.105    30.735 f  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/i___22_i_2/O
                         net (fo=2, routed)           0.336    31.070    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_div/mem1_allowin
    SLICE_X85Y137        LUT6 (Prop_lut6_I5_O)        0.105    31.175 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_div/i___56_i_1__0/O
                         net (fo=256, routed)         1.167    32.342    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_div/ex_valid_reg
    SLICE_X66Y131        LUT6 (Prop_lut6_I4_O)        0.105    32.447 f  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_div/tlb_asid[0][7]_i_3/O
                         net (fo=44, routed)          0.304    32.751    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/tlb_write_index
    SLICE_X67Y131        LUT4 (Prop_lut4_I3_O)        0.105    32.856 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/tlb_asid[0][7]_i_4/O
                         net (fo=18, routed)          0.934    33.790    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/tlb_asid[0][7]_i_4_n_0
    SLICE_X64Y126        LUT6 (Prop_lut6_I5_O)        0.105    33.895 f  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/tlb_asid[8][7]_i_2/O
                         net (fo=3, routed)           0.761    34.656    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/tlb_asid[8][7]_i_2_n_0
    SLICE_X62Y122        LUT6 (Prop_lut6_I5_O)        0.105    34.761 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/tlb_asid[12][7]_i_1/O
                         net (fo=78, routed)          0.827    35.588    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_g_reg[12]_0[0]
    SLICE_X56Y119        FDRE                                         r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_vpn2_reg[12][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_bd_top_clk_wiz_0_0 rise edge)
                                                     30.303    30.303 r  
    AC19                 IBUF                         0.000    30.303 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.895    31.198    bd_top_i/clk_pll_cpu/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.669    23.529 r  bd_top_i/clk_pll_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.221    25.749    bd_top_i/clk_pll_cpu/inst/clk_cpu_bd_top_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    25.826 r  bd_top_i/clk_pll_cpu/inst/clkout1_buf/O
                         net (fo=25581, routed)       1.292    27.118    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/aclk
    SLICE_X56Y119        FDRE                                         r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_vpn2_reg[12][14]/C
                         clock pessimism              0.000    27.118    
                         clock uncertainty           -0.520    26.598    
    SLICE_X56Y119        FDRE (Setup_fdre_C_CE)      -0.136    26.462    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_vpn2_reg[12][14]
  -------------------------------------------------------------------
                         required time                         26.462    
                         arrival time                         -35.588    
  -------------------------------------------------------------------
                         slack                                 -9.126    

Slack (VIOLATED) :        -9.110ns  (required time - arrival time)
  Source:                 bd_top_i/proc_sys_reset_0/U0/FDRE_inst_replica_67/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_pfn1_reg[12][15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_cpu_bd_top_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_cpu_bd_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.303ns  (clk_cpu_bd_top_clk_wiz_0_0 rise@30.303ns - clk_out1_bd_top_clk_wiz_3_0 rise@30.000ns)
  Data Path Delay:        8.976ns  (logic 1.744ns (19.431%)  route 7.232ns (80.569%))
  Logic Levels:           13  (LUT2=2 LUT4=2 LUT5=4 LUT6=5)
  Clock Path Skew:        0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.189ns = ( 27.114 - 30.303 ) 
    Source Clock Delay      (SCD):    -3.439ns = ( 26.561 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.471ns
    Phase Error              (PE):    0.282ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_top_clk_wiz_3_0 rise edge)
                                                     30.000    30.000 r  
    AC19                 IBUF                         0.000    30.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.177    31.177    bd_top_i/clk_pll_100/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.926    23.251 r  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.830    25.081    bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    25.162 r  bd_top_i/clk_pll_100/inst/clkout1_buf/O
                         net (fo=6914, routed)        1.399    26.561    bd_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X89Y145        FDRE                                         r  bd_top_i/proc_sys_reset_0/U0/FDRE_inst_replica_67/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y145        FDRE (Prop_fdre_C_Q)         0.379    26.940 r  bd_top_i/proc_sys_reset_0/U0/FDRE_inst_replica_67/Q
                         net (fo=32, routed)          0.275    27.215    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/mb_reset_repN_67_alias
    SLICE_X89Y143        LUT4 (Prop_lut4_I3_O)        0.105    27.320 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/tag_reg[19]_i_8__0/O
                         net (fo=1, routed)           0.424    27.744    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/tag_reg[19]_i_8__0_n_0
    SLICE_X87Y144        LUT5 (Prop_lut5_I2_O)        0.105    27.849 f  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/tag_reg[19]_i_7/O
                         net (fo=3, routed)           0.468    28.317    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/mem1_valid_reg_rep_0
    SLICE_X86Y145        LUT2 (Prop_lut2_I0_O)        0.105    28.422 f  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/addr_reg[31]_i_4/O
                         net (fo=6, routed)           0.356    28.778    bd_top_i/mycpu_0/inst/u_data_uncache/un_data_req
    SLICE_X85Y146        LUT5 (Prop_lut5_I2_O)        0.105    28.883 f  bd_top_i/mycpu_0/inst/u_data_uncache/addr_reg[31]_i_1__0/O
                         net (fo=77, routed)          0.570    29.453    bd_top_i/mycpu_0/inst/u_data_uncache/addr_reg[31]_i_1__0_n_0
    SLICE_X87Y143        LUT5 (Prop_lut5_I1_O)        0.105    29.558 f  bd_top_i/mycpu_0/inst/u_data_uncache/aluop_primary[7]_i_11__0/O
                         net (fo=1, routed)           0.221    29.779    bd_top_i/mycpu_0/inst/u_data_uncache/un_data_addr_ok
    SLICE_X87Y142        LUT5 (Prop_lut5_I0_O)        0.105    29.884 f  bd_top_i/mycpu_0/inst/u_data_uncache/aluop_primary[7]_i_7__0/O
                         net (fo=3, routed)           0.257    30.141    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/data_addr_ok0
    SLICE_X87Y140        LUT6 (Prop_lut6_I2_O)        0.105    30.246 f  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/LLbit_i_2/O
                         net (fo=7, routed)           0.383    30.630    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/LLbit_i_2_n_0
    SLICE_X87Y138        LUT2 (Prop_lut2_I0_O)        0.105    30.735 f  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/i___22_i_2/O
                         net (fo=2, routed)           0.336    31.070    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_div/mem1_allowin
    SLICE_X85Y137        LUT6 (Prop_lut6_I5_O)        0.105    31.175 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_div/i___56_i_1__0/O
                         net (fo=256, routed)         1.167    32.342    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_div/ex_valid_reg
    SLICE_X66Y131        LUT6 (Prop_lut6_I4_O)        0.105    32.447 f  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_div/tlb_asid[0][7]_i_3/O
                         net (fo=44, routed)          0.304    32.751    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/tlb_write_index
    SLICE_X67Y131        LUT4 (Prop_lut4_I3_O)        0.105    32.856 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/tlb_asid[0][7]_i_4/O
                         net (fo=18, routed)          0.934    33.790    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/tlb_asid[0][7]_i_4_n_0
    SLICE_X64Y126        LUT6 (Prop_lut6_I5_O)        0.105    33.895 f  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/tlb_asid[8][7]_i_2/O
                         net (fo=3, routed)           0.761    34.656    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/tlb_asid[8][7]_i_2_n_0
    SLICE_X62Y122        LUT6 (Prop_lut6_I5_O)        0.105    34.761 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/tlb_asid[12][7]_i_1/O
                         net (fo=78, routed)          0.776    35.536    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_g_reg[12]_0[0]
    SLICE_X53Y126        FDRE                                         r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_pfn1_reg[12][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_bd_top_clk_wiz_0_0 rise edge)
                                                     30.303    30.303 r  
    AC19                 IBUF                         0.000    30.303 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.895    31.198    bd_top_i/clk_pll_cpu/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.669    23.529 r  bd_top_i/clk_pll_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.221    25.749    bd_top_i/clk_pll_cpu/inst/clk_cpu_bd_top_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    25.826 r  bd_top_i/clk_pll_cpu/inst/clkout1_buf/O
                         net (fo=25581, routed)       1.288    27.114    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/aclk
    SLICE_X53Y126        FDRE                                         r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_pfn1_reg[12][15]/C
                         clock pessimism              0.000    27.114    
                         clock uncertainty           -0.520    26.594    
    SLICE_X53Y126        FDRE (Setup_fdre_C_CE)      -0.168    26.426    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_pfn1_reg[12][15]
  -------------------------------------------------------------------
                         required time                         26.426    
                         arrival time                         -35.536    
  -------------------------------------------------------------------
                         slack                                 -9.110    

Slack (VIOLATED) :        -9.110ns  (required time - arrival time)
  Source:                 bd_top_i/proc_sys_reset_0/U0/FDRE_inst_replica_67/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_pfn1_reg[12][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_cpu_bd_top_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_cpu_bd_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.303ns  (clk_cpu_bd_top_clk_wiz_0_0 rise@30.303ns - clk_out1_bd_top_clk_wiz_3_0 rise@30.000ns)
  Data Path Delay:        8.976ns  (logic 1.744ns (19.431%)  route 7.232ns (80.569%))
  Logic Levels:           13  (LUT2=2 LUT4=2 LUT5=4 LUT6=5)
  Clock Path Skew:        0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.189ns = ( 27.114 - 30.303 ) 
    Source Clock Delay      (SCD):    -3.439ns = ( 26.561 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.471ns
    Phase Error              (PE):    0.282ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_top_clk_wiz_3_0 rise edge)
                                                     30.000    30.000 r  
    AC19                 IBUF                         0.000    30.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.177    31.177    bd_top_i/clk_pll_100/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.926    23.251 r  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.830    25.081    bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    25.162 r  bd_top_i/clk_pll_100/inst/clkout1_buf/O
                         net (fo=6914, routed)        1.399    26.561    bd_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X89Y145        FDRE                                         r  bd_top_i/proc_sys_reset_0/U0/FDRE_inst_replica_67/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y145        FDRE (Prop_fdre_C_Q)         0.379    26.940 r  bd_top_i/proc_sys_reset_0/U0/FDRE_inst_replica_67/Q
                         net (fo=32, routed)          0.275    27.215    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/mb_reset_repN_67_alias
    SLICE_X89Y143        LUT4 (Prop_lut4_I3_O)        0.105    27.320 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/tag_reg[19]_i_8__0/O
                         net (fo=1, routed)           0.424    27.744    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/tag_reg[19]_i_8__0_n_0
    SLICE_X87Y144        LUT5 (Prop_lut5_I2_O)        0.105    27.849 f  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/tag_reg[19]_i_7/O
                         net (fo=3, routed)           0.468    28.317    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/mem1_valid_reg_rep_0
    SLICE_X86Y145        LUT2 (Prop_lut2_I0_O)        0.105    28.422 f  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/addr_reg[31]_i_4/O
                         net (fo=6, routed)           0.356    28.778    bd_top_i/mycpu_0/inst/u_data_uncache/un_data_req
    SLICE_X85Y146        LUT5 (Prop_lut5_I2_O)        0.105    28.883 f  bd_top_i/mycpu_0/inst/u_data_uncache/addr_reg[31]_i_1__0/O
                         net (fo=77, routed)          0.570    29.453    bd_top_i/mycpu_0/inst/u_data_uncache/addr_reg[31]_i_1__0_n_0
    SLICE_X87Y143        LUT5 (Prop_lut5_I1_O)        0.105    29.558 f  bd_top_i/mycpu_0/inst/u_data_uncache/aluop_primary[7]_i_11__0/O
                         net (fo=1, routed)           0.221    29.779    bd_top_i/mycpu_0/inst/u_data_uncache/un_data_addr_ok
    SLICE_X87Y142        LUT5 (Prop_lut5_I0_O)        0.105    29.884 f  bd_top_i/mycpu_0/inst/u_data_uncache/aluop_primary[7]_i_7__0/O
                         net (fo=3, routed)           0.257    30.141    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/data_addr_ok0
    SLICE_X87Y140        LUT6 (Prop_lut6_I2_O)        0.105    30.246 f  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/LLbit_i_2/O
                         net (fo=7, routed)           0.383    30.630    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/LLbit_i_2_n_0
    SLICE_X87Y138        LUT2 (Prop_lut2_I0_O)        0.105    30.735 f  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/i___22_i_2/O
                         net (fo=2, routed)           0.336    31.070    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_div/mem1_allowin
    SLICE_X85Y137        LUT6 (Prop_lut6_I5_O)        0.105    31.175 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_div/i___56_i_1__0/O
                         net (fo=256, routed)         1.167    32.342    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_div/ex_valid_reg
    SLICE_X66Y131        LUT6 (Prop_lut6_I4_O)        0.105    32.447 f  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_div/tlb_asid[0][7]_i_3/O
                         net (fo=44, routed)          0.304    32.751    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/tlb_write_index
    SLICE_X67Y131        LUT4 (Prop_lut4_I3_O)        0.105    32.856 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/tlb_asid[0][7]_i_4/O
                         net (fo=18, routed)          0.934    33.790    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/tlb_asid[0][7]_i_4_n_0
    SLICE_X64Y126        LUT6 (Prop_lut6_I5_O)        0.105    33.895 f  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/tlb_asid[8][7]_i_2/O
                         net (fo=3, routed)           0.761    34.656    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/tlb_asid[8][7]_i_2_n_0
    SLICE_X62Y122        LUT6 (Prop_lut6_I5_O)        0.105    34.761 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/tlb_asid[12][7]_i_1/O
                         net (fo=78, routed)          0.776    35.536    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_g_reg[12]_0[0]
    SLICE_X53Y126        FDRE                                         r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_pfn1_reg[12][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_bd_top_clk_wiz_0_0 rise edge)
                                                     30.303    30.303 r  
    AC19                 IBUF                         0.000    30.303 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.895    31.198    bd_top_i/clk_pll_cpu/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.669    23.529 r  bd_top_i/clk_pll_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.221    25.749    bd_top_i/clk_pll_cpu/inst/clk_cpu_bd_top_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    25.826 r  bd_top_i/clk_pll_cpu/inst/clkout1_buf/O
                         net (fo=25581, routed)       1.288    27.114    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/aclk
    SLICE_X53Y126        FDRE                                         r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_pfn1_reg[12][5]/C
                         clock pessimism              0.000    27.114    
                         clock uncertainty           -0.520    26.594    
    SLICE_X53Y126        FDRE (Setup_fdre_C_CE)      -0.168    26.426    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_pfn1_reg[12][5]
  -------------------------------------------------------------------
                         required time                         26.426    
                         arrival time                         -35.536    
  -------------------------------------------------------------------
                         slack                                 -9.110    

Slack (VIOLATED) :        -9.110ns  (required time - arrival time)
  Source:                 bd_top_i/proc_sys_reset_0/U0/FDRE_inst_replica_67/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_v0_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_cpu_bd_top_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_cpu_bd_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.303ns  (clk_cpu_bd_top_clk_wiz_0_0 rise@30.303ns - clk_out1_bd_top_clk_wiz_3_0 rise@30.000ns)
  Data Path Delay:        8.976ns  (logic 1.744ns (19.431%)  route 7.232ns (80.569%))
  Logic Levels:           13  (LUT2=2 LUT4=2 LUT5=4 LUT6=5)
  Clock Path Skew:        0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.189ns = ( 27.114 - 30.303 ) 
    Source Clock Delay      (SCD):    -3.439ns = ( 26.561 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.471ns
    Phase Error              (PE):    0.282ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_top_clk_wiz_3_0 rise edge)
                                                     30.000    30.000 r  
    AC19                 IBUF                         0.000    30.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.177    31.177    bd_top_i/clk_pll_100/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.926    23.251 r  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.830    25.081    bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    25.162 r  bd_top_i/clk_pll_100/inst/clkout1_buf/O
                         net (fo=6914, routed)        1.399    26.561    bd_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X89Y145        FDRE                                         r  bd_top_i/proc_sys_reset_0/U0/FDRE_inst_replica_67/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y145        FDRE (Prop_fdre_C_Q)         0.379    26.940 r  bd_top_i/proc_sys_reset_0/U0/FDRE_inst_replica_67/Q
                         net (fo=32, routed)          0.275    27.215    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/mb_reset_repN_67_alias
    SLICE_X89Y143        LUT4 (Prop_lut4_I3_O)        0.105    27.320 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/tag_reg[19]_i_8__0/O
                         net (fo=1, routed)           0.424    27.744    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/tag_reg[19]_i_8__0_n_0
    SLICE_X87Y144        LUT5 (Prop_lut5_I2_O)        0.105    27.849 f  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/tag_reg[19]_i_7/O
                         net (fo=3, routed)           0.468    28.317    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/mem1_valid_reg_rep_0
    SLICE_X86Y145        LUT2 (Prop_lut2_I0_O)        0.105    28.422 f  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/addr_reg[31]_i_4/O
                         net (fo=6, routed)           0.356    28.778    bd_top_i/mycpu_0/inst/u_data_uncache/un_data_req
    SLICE_X85Y146        LUT5 (Prop_lut5_I2_O)        0.105    28.883 f  bd_top_i/mycpu_0/inst/u_data_uncache/addr_reg[31]_i_1__0/O
                         net (fo=77, routed)          0.570    29.453    bd_top_i/mycpu_0/inst/u_data_uncache/addr_reg[31]_i_1__0_n_0
    SLICE_X87Y143        LUT5 (Prop_lut5_I1_O)        0.105    29.558 f  bd_top_i/mycpu_0/inst/u_data_uncache/aluop_primary[7]_i_11__0/O
                         net (fo=1, routed)           0.221    29.779    bd_top_i/mycpu_0/inst/u_data_uncache/un_data_addr_ok
    SLICE_X87Y142        LUT5 (Prop_lut5_I0_O)        0.105    29.884 f  bd_top_i/mycpu_0/inst/u_data_uncache/aluop_primary[7]_i_7__0/O
                         net (fo=3, routed)           0.257    30.141    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/data_addr_ok0
    SLICE_X87Y140        LUT6 (Prop_lut6_I2_O)        0.105    30.246 f  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/LLbit_i_2/O
                         net (fo=7, routed)           0.383    30.630    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/LLbit_i_2_n_0
    SLICE_X87Y138        LUT2 (Prop_lut2_I0_O)        0.105    30.735 f  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/i___22_i_2/O
                         net (fo=2, routed)           0.336    31.070    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_div/mem1_allowin
    SLICE_X85Y137        LUT6 (Prop_lut6_I5_O)        0.105    31.175 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_div/i___56_i_1__0/O
                         net (fo=256, routed)         1.167    32.342    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_div/ex_valid_reg
    SLICE_X66Y131        LUT6 (Prop_lut6_I4_O)        0.105    32.447 f  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/U_div/tlb_asid[0][7]_i_3/O
                         net (fo=44, routed)          0.304    32.751    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/tlb_write_index
    SLICE_X67Y131        LUT4 (Prop_lut4_I3_O)        0.105    32.856 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/tlb_asid[0][7]_i_4/O
                         net (fo=18, routed)          0.934    33.790    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/tlb_asid[0][7]_i_4_n_0
    SLICE_X64Y126        LUT6 (Prop_lut6_I5_O)        0.105    33.895 f  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/tlb_asid[8][7]_i_2/O
                         net (fo=3, routed)           0.761    34.656    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/tlb_asid[8][7]_i_2_n_0
    SLICE_X62Y122        LUT6 (Prop_lut6_I5_O)        0.105    34.761 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_cp0/tlb_asid[12][7]_i_1/O
                         net (fo=78, routed)          0.776    35.536    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_g_reg[12]_0[0]
    SLICE_X53Y126        FDRE                                         r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_v0_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_bd_top_clk_wiz_0_0 rise edge)
                                                     30.303    30.303 r  
    AC19                 IBUF                         0.000    30.303 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.895    31.198    bd_top_i/clk_pll_cpu/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.669    23.529 r  bd_top_i/clk_pll_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.221    25.749    bd_top_i/clk_pll_cpu/inst/clk_cpu_bd_top_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    25.826 r  bd_top_i/clk_pll_cpu/inst/clkout1_buf/O
                         net (fo=25581, routed)       1.288    27.114    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/aclk
    SLICE_X53Y126        FDRE                                         r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_v0_reg[12]/C
                         clock pessimism              0.000    27.114    
                         clock uncertainty           -0.520    26.594    
    SLICE_X53Y126        FDRE (Setup_fdre_C_CE)      -0.168    26.426    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_v0_reg[12]
  -------------------------------------------------------------------
                         required time                         26.426    
                         arrival time                         -35.536    
  -------------------------------------------------------------------
                         slack                                 -9.110    

Slack (VIOLATED) :        -9.106ns  (required time - arrival time)
  Source:                 bd_top_i/proc_sys_reset_0/U0/FDRE_inst_replica_67/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_top_i/mycpu_0/inst/u_dual_issue_core/U_id/inst_addr_secondary_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_cpu_bd_top_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_cpu_bd_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.303ns  (clk_cpu_bd_top_clk_wiz_0_0 rise@30.303ns - clk_out1_bd_top_clk_wiz_3_0 rise@30.000ns)
  Data Path Delay:        8.731ns  (logic 1.849ns (21.178%)  route 6.882ns (78.822%))
  Logic Levels:           14  (LUT2=4 LUT3=1 LUT4=1 LUT5=5 LUT6=3)
  Clock Path Skew:        0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.174ns = ( 27.129 - 30.303 ) 
    Source Clock Delay      (SCD):    -3.439ns = ( 26.561 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.471ns
    Phase Error              (PE):    0.282ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_top_clk_wiz_3_0 rise edge)
                                                     30.000    30.000 r  
    AC19                 IBUF                         0.000    30.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.177    31.177    bd_top_i/clk_pll_100/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.926    23.251 r  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.830    25.081    bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    25.162 r  bd_top_i/clk_pll_100/inst/clkout1_buf/O
                         net (fo=6914, routed)        1.399    26.561    bd_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X89Y145        FDRE                                         r  bd_top_i/proc_sys_reset_0/U0/FDRE_inst_replica_67/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y145        FDRE (Prop_fdre_C_Q)         0.379    26.940 f  bd_top_i/proc_sys_reset_0/U0/FDRE_inst_replica_67/Q
                         net (fo=32, routed)          0.275    27.215    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/mb_reset_repN_67_alias
    SLICE_X89Y143        LUT4 (Prop_lut4_I3_O)        0.105    27.320 f  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/tag_reg[19]_i_8__0/O
                         net (fo=1, routed)           0.424    27.744    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/tag_reg[19]_i_8__0_n_0
    SLICE_X87Y144        LUT5 (Prop_lut5_I2_O)        0.105    27.849 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/tag_reg[19]_i_7/O
                         net (fo=3, routed)           0.468    28.317    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/mem1_valid_reg_rep_0
    SLICE_X86Y145        LUT2 (Prop_lut2_I0_O)        0.105    28.422 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/addr_reg[31]_i_4/O
                         net (fo=6, routed)           0.356    28.778    bd_top_i/mycpu_0/inst/u_data_uncache/un_data_req
    SLICE_X85Y146        LUT5 (Prop_lut5_I2_O)        0.105    28.883 r  bd_top_i/mycpu_0/inst/u_data_uncache/addr_reg[31]_i_1__0/O
                         net (fo=77, routed)          0.570    29.453    bd_top_i/mycpu_0/inst/u_data_uncache/addr_reg[31]_i_1__0_n_0
    SLICE_X87Y143        LUT5 (Prop_lut5_I1_O)        0.105    29.558 r  bd_top_i/mycpu_0/inst/u_data_uncache/aluop_primary[7]_i_11__0/O
                         net (fo=1, routed)           0.221    29.779    bd_top_i/mycpu_0/inst/u_data_uncache/un_data_addr_ok
    SLICE_X87Y142        LUT5 (Prop_lut5_I0_O)        0.105    29.884 r  bd_top_i/mycpu_0/inst/u_data_uncache/aluop_primary[7]_i_7__0/O
                         net (fo=3, routed)           0.257    30.141    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/data_addr_ok0
    SLICE_X87Y140        LUT6 (Prop_lut6_I2_O)        0.105    30.246 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/LLbit_i_2/O
                         net (fo=7, routed)           0.383    30.630    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/LLbit_i_2_n_0
    SLICE_X87Y138        LUT2 (Prop_lut2_I0_O)        0.105    30.735 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/i___22_i_2/O
                         net (fo=2, routed)           0.351    31.086    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/cloz_primary/mem1_allowin
    SLICE_X86Y136        LUT6 (Prop_lut6_I0_O)        0.105    31.191 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/cloz_primary/i___22_i_1__0/O
                         net (fo=24, routed)          0.958    32.149    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/ex_allowin0
    SLICE_X103Y136       LUT2 (Prop_lut2_I0_O)        0.105    32.254 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/i___41/O
                         net (fo=2, routed)           0.497    32.751    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/cloz_primary/ex_allowin
    SLICE_X106Y132       LUT3 (Prop_lut3_I0_O)        0.105    32.856 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/cloz_primary/reg2_read_addr_secondary[4]_i_4/O
                         net (fo=7, routed)           0.404    33.259    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_instbuffer/id_allowin
    SLICE_X107Y128       LUT6 (Prop_lut6_I4_O)        0.105    33.364 f  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_instbuffer/id_valid_i_2/O
                         net (fo=3, routed)           0.384    33.748    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_instbuffer/id_valid_i_2_n_0
    SLICE_X111Y127       LUT2 (Prop_lut2_I1_O)        0.105    33.853 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_instbuffer/reg2_read_addr_secondary[4]_i_6/O
                         net (fo=12, routed)          0.558    34.412    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_instbuffer/issue_mode[0]
    SLICE_X110Y125       LUT5 (Prop_lut5_I3_O)        0.105    34.517 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_instbuffer/reg2_read_addr_secondary[4]_i_1/O
                         net (fo=122, routed)         0.775    35.292    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_id/predictor_flag_secondary_reg_0
    SLICE_X112Y121       FDRE                                         r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_id/inst_addr_secondary_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_bd_top_clk_wiz_0_0 rise edge)
                                                     30.303    30.303 r  
    AC19                 IBUF                         0.000    30.303 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.895    31.198    bd_top_i/clk_pll_cpu/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.669    23.529 r  bd_top_i/clk_pll_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.221    25.749    bd_top_i/clk_pll_cpu/inst/clk_cpu_bd_top_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    25.826 r  bd_top_i/clk_pll_cpu/inst/clkout1_buf/O
                         net (fo=25581, routed)       1.303    27.129    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_id/aclk
    SLICE_X112Y121       FDRE                                         r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_id/inst_addr_secondary_reg[10]/C
                         clock pessimism              0.000    27.129    
                         clock uncertainty           -0.520    26.609    
    SLICE_X112Y121       FDRE (Setup_fdre_C_R)       -0.423    26.186    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_id/inst_addr_secondary_reg[10]
  -------------------------------------------------------------------
                         required time                         26.186    
                         arrival time                         -35.292    
  -------------------------------------------------------------------
                         slack                                 -9.106    

Slack (VIOLATED) :        -9.106ns  (required time - arrival time)
  Source:                 bd_top_i/proc_sys_reset_0/U0/FDRE_inst_replica_67/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_top_i/mycpu_0/inst/u_dual_issue_core/U_id/inst_addr_secondary_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_cpu_bd_top_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_cpu_bd_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.303ns  (clk_cpu_bd_top_clk_wiz_0_0 rise@30.303ns - clk_out1_bd_top_clk_wiz_3_0 rise@30.000ns)
  Data Path Delay:        8.731ns  (logic 1.849ns (21.178%)  route 6.882ns (78.822%))
  Logic Levels:           14  (LUT2=4 LUT3=1 LUT4=1 LUT5=5 LUT6=3)
  Clock Path Skew:        0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.174ns = ( 27.129 - 30.303 ) 
    Source Clock Delay      (SCD):    -3.439ns = ( 26.561 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.471ns
    Phase Error              (PE):    0.282ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_top_clk_wiz_3_0 rise edge)
                                                     30.000    30.000 r  
    AC19                 IBUF                         0.000    30.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.177    31.177    bd_top_i/clk_pll_100/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.926    23.251 r  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.830    25.081    bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    25.162 r  bd_top_i/clk_pll_100/inst/clkout1_buf/O
                         net (fo=6914, routed)        1.399    26.561    bd_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X89Y145        FDRE                                         r  bd_top_i/proc_sys_reset_0/U0/FDRE_inst_replica_67/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y145        FDRE (Prop_fdre_C_Q)         0.379    26.940 f  bd_top_i/proc_sys_reset_0/U0/FDRE_inst_replica_67/Q
                         net (fo=32, routed)          0.275    27.215    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/mb_reset_repN_67_alias
    SLICE_X89Y143        LUT4 (Prop_lut4_I3_O)        0.105    27.320 f  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/tag_reg[19]_i_8__0/O
                         net (fo=1, routed)           0.424    27.744    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/tag_reg[19]_i_8__0_n_0
    SLICE_X87Y144        LUT5 (Prop_lut5_I2_O)        0.105    27.849 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/tag_reg[19]_i_7/O
                         net (fo=3, routed)           0.468    28.317    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/mem1_valid_reg_rep_0
    SLICE_X86Y145        LUT2 (Prop_lut2_I0_O)        0.105    28.422 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/addr_reg[31]_i_4/O
                         net (fo=6, routed)           0.356    28.778    bd_top_i/mycpu_0/inst/u_data_uncache/un_data_req
    SLICE_X85Y146        LUT5 (Prop_lut5_I2_O)        0.105    28.883 r  bd_top_i/mycpu_0/inst/u_data_uncache/addr_reg[31]_i_1__0/O
                         net (fo=77, routed)          0.570    29.453    bd_top_i/mycpu_0/inst/u_data_uncache/addr_reg[31]_i_1__0_n_0
    SLICE_X87Y143        LUT5 (Prop_lut5_I1_O)        0.105    29.558 r  bd_top_i/mycpu_0/inst/u_data_uncache/aluop_primary[7]_i_11__0/O
                         net (fo=1, routed)           0.221    29.779    bd_top_i/mycpu_0/inst/u_data_uncache/un_data_addr_ok
    SLICE_X87Y142        LUT5 (Prop_lut5_I0_O)        0.105    29.884 r  bd_top_i/mycpu_0/inst/u_data_uncache/aluop_primary[7]_i_7__0/O
                         net (fo=3, routed)           0.257    30.141    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/data_addr_ok0
    SLICE_X87Y140        LUT6 (Prop_lut6_I2_O)        0.105    30.246 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/LLbit_i_2/O
                         net (fo=7, routed)           0.383    30.630    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/LLbit_i_2_n_0
    SLICE_X87Y138        LUT2 (Prop_lut2_I0_O)        0.105    30.735 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/i___22_i_2/O
                         net (fo=2, routed)           0.351    31.086    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/cloz_primary/mem1_allowin
    SLICE_X86Y136        LUT6 (Prop_lut6_I0_O)        0.105    31.191 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/cloz_primary/i___22_i_1__0/O
                         net (fo=24, routed)          0.958    32.149    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/ex_allowin0
    SLICE_X103Y136       LUT2 (Prop_lut2_I0_O)        0.105    32.254 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/i___41/O
                         net (fo=2, routed)           0.497    32.751    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/cloz_primary/ex_allowin
    SLICE_X106Y132       LUT3 (Prop_lut3_I0_O)        0.105    32.856 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/cloz_primary/reg2_read_addr_secondary[4]_i_4/O
                         net (fo=7, routed)           0.404    33.259    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_instbuffer/id_allowin
    SLICE_X107Y128       LUT6 (Prop_lut6_I4_O)        0.105    33.364 f  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_instbuffer/id_valid_i_2/O
                         net (fo=3, routed)           0.384    33.748    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_instbuffer/id_valid_i_2_n_0
    SLICE_X111Y127       LUT2 (Prop_lut2_I1_O)        0.105    33.853 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_instbuffer/reg2_read_addr_secondary[4]_i_6/O
                         net (fo=12, routed)          0.558    34.412    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_instbuffer/issue_mode[0]
    SLICE_X110Y125       LUT5 (Prop_lut5_I3_O)        0.105    34.517 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_instbuffer/reg2_read_addr_secondary[4]_i_1/O
                         net (fo=122, routed)         0.775    35.292    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_id/predictor_flag_secondary_reg_0
    SLICE_X112Y121       FDRE                                         r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_id/inst_addr_secondary_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_bd_top_clk_wiz_0_0 rise edge)
                                                     30.303    30.303 r  
    AC19                 IBUF                         0.000    30.303 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.895    31.198    bd_top_i/clk_pll_cpu/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.669    23.529 r  bd_top_i/clk_pll_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.221    25.749    bd_top_i/clk_pll_cpu/inst/clk_cpu_bd_top_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    25.826 r  bd_top_i/clk_pll_cpu/inst/clkout1_buf/O
                         net (fo=25581, routed)       1.303    27.129    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_id/aclk
    SLICE_X112Y121       FDRE                                         r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_id/inst_addr_secondary_reg[6]/C
                         clock pessimism              0.000    27.129    
                         clock uncertainty           -0.520    26.609    
    SLICE_X112Y121       FDRE (Setup_fdre_C_R)       -0.423    26.186    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_id/inst_addr_secondary_reg[6]
  -------------------------------------------------------------------
                         required time                         26.186    
                         arrival time                         -35.292    
  -------------------------------------------------------------------
                         slack                                 -9.106    

Slack (VIOLATED) :        -9.087ns  (required time - arrival time)
  Source:                 bd_top_i/proc_sys_reset_0/U0/FDRE_inst_replica_67/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_top_i/mycpu_0/inst/u_dual_issue_core/U_id/aluop_secondary_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_cpu_bd_top_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_cpu_bd_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.303ns  (clk_cpu_bd_top_clk_wiz_0_0 rise@30.303ns - clk_out1_bd_top_clk_wiz_3_0 rise@30.000ns)
  Data Path Delay:        8.779ns  (logic 1.849ns (21.063%)  route 6.930ns (78.937%))
  Logic Levels:           14  (LUT2=4 LUT3=1 LUT4=1 LUT5=5 LUT6=3)
  Clock Path Skew:        0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.179ns = ( 27.124 - 30.303 ) 
    Source Clock Delay      (SCD):    -3.439ns = ( 26.561 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.471ns
    Phase Error              (PE):    0.282ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_top_clk_wiz_3_0 rise edge)
                                                     30.000    30.000 r  
    AC19                 IBUF                         0.000    30.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.177    31.177    bd_top_i/clk_pll_100/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.926    23.251 r  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.830    25.081    bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    25.162 r  bd_top_i/clk_pll_100/inst/clkout1_buf/O
                         net (fo=6914, routed)        1.399    26.561    bd_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X89Y145        FDRE                                         r  bd_top_i/proc_sys_reset_0/U0/FDRE_inst_replica_67/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y145        FDRE (Prop_fdre_C_Q)         0.379    26.940 f  bd_top_i/proc_sys_reset_0/U0/FDRE_inst_replica_67/Q
                         net (fo=32, routed)          0.275    27.215    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/mb_reset_repN_67_alias
    SLICE_X89Y143        LUT4 (Prop_lut4_I3_O)        0.105    27.320 f  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/tag_reg[19]_i_8__0/O
                         net (fo=1, routed)           0.424    27.744    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/tag_reg[19]_i_8__0_n_0
    SLICE_X87Y144        LUT5 (Prop_lut5_I2_O)        0.105    27.849 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/tag_reg[19]_i_7/O
                         net (fo=3, routed)           0.468    28.317    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/mem1_valid_reg_rep_0
    SLICE_X86Y145        LUT2 (Prop_lut2_I0_O)        0.105    28.422 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/addr_reg[31]_i_4/O
                         net (fo=6, routed)           0.356    28.778    bd_top_i/mycpu_0/inst/u_data_uncache/un_data_req
    SLICE_X85Y146        LUT5 (Prop_lut5_I2_O)        0.105    28.883 r  bd_top_i/mycpu_0/inst/u_data_uncache/addr_reg[31]_i_1__0/O
                         net (fo=77, routed)          0.570    29.453    bd_top_i/mycpu_0/inst/u_data_uncache/addr_reg[31]_i_1__0_n_0
    SLICE_X87Y143        LUT5 (Prop_lut5_I1_O)        0.105    29.558 r  bd_top_i/mycpu_0/inst/u_data_uncache/aluop_primary[7]_i_11__0/O
                         net (fo=1, routed)           0.221    29.779    bd_top_i/mycpu_0/inst/u_data_uncache/un_data_addr_ok
    SLICE_X87Y142        LUT5 (Prop_lut5_I0_O)        0.105    29.884 r  bd_top_i/mycpu_0/inst/u_data_uncache/aluop_primary[7]_i_7__0/O
                         net (fo=3, routed)           0.257    30.141    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/data_addr_ok0
    SLICE_X87Y140        LUT6 (Prop_lut6_I2_O)        0.105    30.246 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/LLbit_i_2/O
                         net (fo=7, routed)           0.383    30.630    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/LLbit_i_2_n_0
    SLICE_X87Y138        LUT2 (Prop_lut2_I0_O)        0.105    30.735 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_mem1/i___22_i_2/O
                         net (fo=2, routed)           0.351    31.086    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/cloz_primary/mem1_allowin
    SLICE_X86Y136        LUT6 (Prop_lut6_I0_O)        0.105    31.191 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/cloz_primary/i___22_i_1__0/O
                         net (fo=24, routed)          0.958    32.149    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/ex_allowin0
    SLICE_X103Y136       LUT2 (Prop_lut2_I0_O)        0.105    32.254 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/i___41/O
                         net (fo=2, routed)           0.497    32.751    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/cloz_primary/ex_allowin
    SLICE_X106Y132       LUT3 (Prop_lut3_I0_O)        0.105    32.856 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_ex/cloz_primary/reg2_read_addr_secondary[4]_i_4/O
                         net (fo=7, routed)           0.404    33.259    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_instbuffer/id_allowin
    SLICE_X107Y128       LUT6 (Prop_lut6_I4_O)        0.105    33.364 f  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_instbuffer/id_valid_i_2/O
                         net (fo=3, routed)           0.384    33.748    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_instbuffer/id_valid_i_2_n_0
    SLICE_X111Y127       LUT2 (Prop_lut2_I1_O)        0.105    33.853 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_instbuffer/reg2_read_addr_secondary[4]_i_6/O
                         net (fo=12, routed)          0.558    34.412    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_instbuffer/issue_mode[0]
    SLICE_X110Y125       LUT5 (Prop_lut5_I3_O)        0.105    34.517 r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_instbuffer/reg2_read_addr_secondary[4]_i_1/O
                         net (fo=122, routed)         0.823    35.339    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_id/predictor_flag_secondary_reg_0
    SLICE_X110Y125       FDRE                                         r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_id/aluop_secondary_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_bd_top_clk_wiz_0_0 rise edge)
                                                     30.303    30.303 r  
    AC19                 IBUF                         0.000    30.303 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.895    31.198    bd_top_i/clk_pll_cpu/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.669    23.529 r  bd_top_i/clk_pll_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.221    25.749    bd_top_i/clk_pll_cpu/inst/clk_cpu_bd_top_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    25.826 r  bd_top_i/clk_pll_cpu/inst/clkout1_buf/O
                         net (fo=25581, routed)       1.298    27.124    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_id/aclk
    SLICE_X110Y125       FDRE                                         r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_id/aluop_secondary_reg[1]/C
                         clock pessimism              0.000    27.124    
                         clock uncertainty           -0.520    26.604    
    SLICE_X110Y125       FDRE (Setup_fdre_C_R)       -0.352    26.252    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_id/aluop_secondary_reg[1]
  -------------------------------------------------------------------
                         required time                         26.252    
                         arrival time                         -35.339    
  -------------------------------------------------------------------
                         slack                                 -9.087    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 bd_top_i/proc_sys_reset_0/U0/FDRE_inst_replica_30/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_vpn2_reg[6][4]/R
                            (rising edge-triggered cell FDRE clocked by clk_cpu_bd_top_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_cpu_bd_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_bd_top_clk_wiz_0_0 rise@0.000ns - clk_out1_bd_top_clk_wiz_3_0 rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.141ns (25.381%)  route 0.415ns (74.619%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.913ns
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.471ns
    Phase Error              (PE):    0.282ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_top_clk_wiz_3_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.478     0.478    bd_top_i/clk_pll_100/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -2.185 r  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.713    -1.472    bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.446 r  bd_top_i/clk_pll_100/inst/clkout1_buf/O
                         net (fo=6914, routed)        0.578    -0.868    bd_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X65Y110        FDRE                                         r  bd_top_i/proc_sys_reset_0/U0/FDRE_inst_replica_30/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.727 r  bd_top_i/proc_sys_reset_0/U0/FDRE_inst_replica_30/Q
                         net (fo=5, routed)           0.415    -0.313    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/mb_reset_repN_30_alias
    SLICE_X64Y112        FDRE                                         r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_vpn2_reg[6][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_bd_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.428     0.428    bd_top_i/clk_pll_cpu/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.238    -2.809 r  bd_top_i/clk_pll_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.021    -1.788    bd_top_i/clk_pll_cpu/inst/clk_cpu_bd_top_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.759 r  bd_top_i/clk_pll_cpu/inst/clkout1_buf/O
                         net (fo=25581, routed)       0.847    -0.913    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/aclk
    SLICE_X64Y112        FDRE                                         r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_vpn2_reg[6][4]/C
                         clock pessimism              0.000    -0.913    
                         clock uncertainty            0.520    -0.393    
    SLICE_X64Y112        FDRE (Hold_fdre_C_R)         0.009    -0.384    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_vpn2_reg[6][4]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 bd_top_i/proc_sys_reset_0/U0/FDRE_inst_replica_27/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_asid_reg[23][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_cpu_bd_top_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_cpu_bd_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_bd_top_clk_wiz_0_0 rise@0.000ns - clk_out1_bd_top_clk_wiz_3_0 rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.164ns (29.666%)  route 0.389ns (70.335%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.910ns
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.471ns
    Phase Error              (PE):    0.282ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_top_clk_wiz_3_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.478     0.478    bd_top_i/clk_pll_100/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -2.185 r  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.713    -1.472    bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.446 r  bd_top_i/clk_pll_100/inst/clkout1_buf/O
                         net (fo=6914, routed)        0.586    -0.860    bd_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X52Y143        FDRE                                         r  bd_top_i/proc_sys_reset_0/U0/FDRE_inst_replica_27/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y143        FDRE (Prop_fdre_C_Q)         0.164    -0.696 r  bd_top_i/proc_sys_reset_0/U0/FDRE_inst_replica_27/Q
                         net (fo=78, routed)          0.389    -0.308    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/mb_reset_repN_27_alias
    SLICE_X56Y134        FDRE                                         r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_asid_reg[23][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_bd_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.428     0.428    bd_top_i/clk_pll_cpu/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.238    -2.809 r  bd_top_i/clk_pll_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.021    -1.788    bd_top_i/clk_pll_cpu/inst/clk_cpu_bd_top_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.759 r  bd_top_i/clk_pll_cpu/inst/clkout1_buf/O
                         net (fo=25581, routed)       0.850    -0.910    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/aclk
    SLICE_X56Y134        FDRE                                         r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_asid_reg[23][3]/C
                         clock pessimism              0.000    -0.910    
                         clock uncertainty            0.520    -0.390    
    SLICE_X56Y134        FDRE (Hold_fdre_C_R)         0.009    -0.381    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_asid_reg[23][3]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 bd_top_i/proc_sys_reset_0/U0/FDRE_inst_replica_27/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_asid_reg[23][6]/R
                            (rising edge-triggered cell FDRE clocked by clk_cpu_bd_top_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_cpu_bd_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_bd_top_clk_wiz_0_0 rise@0.000ns - clk_out1_bd_top_clk_wiz_3_0 rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.164ns (29.666%)  route 0.389ns (70.335%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.910ns
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.471ns
    Phase Error              (PE):    0.282ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_top_clk_wiz_3_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.478     0.478    bd_top_i/clk_pll_100/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -2.185 r  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.713    -1.472    bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.446 r  bd_top_i/clk_pll_100/inst/clkout1_buf/O
                         net (fo=6914, routed)        0.586    -0.860    bd_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X52Y143        FDRE                                         r  bd_top_i/proc_sys_reset_0/U0/FDRE_inst_replica_27/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y143        FDRE (Prop_fdre_C_Q)         0.164    -0.696 r  bd_top_i/proc_sys_reset_0/U0/FDRE_inst_replica_27/Q
                         net (fo=78, routed)          0.389    -0.308    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/mb_reset_repN_27_alias
    SLICE_X56Y134        FDRE                                         r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_asid_reg[23][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_bd_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.428     0.428    bd_top_i/clk_pll_cpu/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.238    -2.809 r  bd_top_i/clk_pll_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.021    -1.788    bd_top_i/clk_pll_cpu/inst/clk_cpu_bd_top_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.759 r  bd_top_i/clk_pll_cpu/inst/clkout1_buf/O
                         net (fo=25581, routed)       0.850    -0.910    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/aclk
    SLICE_X56Y134        FDRE                                         r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_asid_reg[23][6]/C
                         clock pessimism              0.000    -0.910    
                         clock uncertainty            0.520    -0.390    
    SLICE_X56Y134        FDRE (Hold_fdre_C_R)         0.009    -0.381    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_asid_reg[23][6]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 bd_top_i/proc_sys_reset_0/U0/FDRE_inst_replica_27/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_pfn0_reg[23][17]/R
                            (rising edge-triggered cell FDRE clocked by clk_cpu_bd_top_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_cpu_bd_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_bd_top_clk_wiz_0_0 rise@0.000ns - clk_out1_bd_top_clk_wiz_3_0 rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.164ns (29.666%)  route 0.389ns (70.335%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.910ns
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.471ns
    Phase Error              (PE):    0.282ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_top_clk_wiz_3_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.478     0.478    bd_top_i/clk_pll_100/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -2.185 r  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.713    -1.472    bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.446 r  bd_top_i/clk_pll_100/inst/clkout1_buf/O
                         net (fo=6914, routed)        0.586    -0.860    bd_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X52Y143        FDRE                                         r  bd_top_i/proc_sys_reset_0/U0/FDRE_inst_replica_27/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y143        FDRE (Prop_fdre_C_Q)         0.164    -0.696 r  bd_top_i/proc_sys_reset_0/U0/FDRE_inst_replica_27/Q
                         net (fo=78, routed)          0.389    -0.308    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/mb_reset_repN_27_alias
    SLICE_X56Y134        FDRE                                         r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_pfn0_reg[23][17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_bd_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.428     0.428    bd_top_i/clk_pll_cpu/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.238    -2.809 r  bd_top_i/clk_pll_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.021    -1.788    bd_top_i/clk_pll_cpu/inst/clk_cpu_bd_top_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.759 r  bd_top_i/clk_pll_cpu/inst/clkout1_buf/O
                         net (fo=25581, routed)       0.850    -0.910    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/aclk
    SLICE_X56Y134        FDRE                                         r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_pfn0_reg[23][17]/C
                         clock pessimism              0.000    -0.910    
                         clock uncertainty            0.520    -0.390    
    SLICE_X56Y134        FDRE (Hold_fdre_C_R)         0.009    -0.381    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_pfn0_reg[23][17]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 bd_top_i/proc_sys_reset_0/U0/FDRE_inst_replica_27/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_pfn0_reg[23][8]/R
                            (rising edge-triggered cell FDRE clocked by clk_cpu_bd_top_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_cpu_bd_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_bd_top_clk_wiz_0_0 rise@0.000ns - clk_out1_bd_top_clk_wiz_3_0 rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.164ns (29.666%)  route 0.389ns (70.335%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.910ns
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.471ns
    Phase Error              (PE):    0.282ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_top_clk_wiz_3_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.478     0.478    bd_top_i/clk_pll_100/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -2.185 r  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.713    -1.472    bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.446 r  bd_top_i/clk_pll_100/inst/clkout1_buf/O
                         net (fo=6914, routed)        0.586    -0.860    bd_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X52Y143        FDRE                                         r  bd_top_i/proc_sys_reset_0/U0/FDRE_inst_replica_27/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y143        FDRE (Prop_fdre_C_Q)         0.164    -0.696 r  bd_top_i/proc_sys_reset_0/U0/FDRE_inst_replica_27/Q
                         net (fo=78, routed)          0.389    -0.308    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/mb_reset_repN_27_alias
    SLICE_X56Y134        FDRE                                         r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_pfn0_reg[23][8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_bd_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.428     0.428    bd_top_i/clk_pll_cpu/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.238    -2.809 r  bd_top_i/clk_pll_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.021    -1.788    bd_top_i/clk_pll_cpu/inst/clk_cpu_bd_top_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.759 r  bd_top_i/clk_pll_cpu/inst/clkout1_buf/O
                         net (fo=25581, routed)       0.850    -0.910    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/aclk
    SLICE_X56Y134        FDRE                                         r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_pfn0_reg[23][8]/C
                         clock pessimism              0.000    -0.910    
                         clock uncertainty            0.520    -0.390    
    SLICE_X56Y134        FDRE (Hold_fdre_C_R)         0.009    -0.381    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_pfn0_reg[23][8]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 bd_top_i/proc_sys_reset_0/U0/FDRE_inst_replica_27/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_pfn1_reg[23][13]/R
                            (rising edge-triggered cell FDRE clocked by clk_cpu_bd_top_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_cpu_bd_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_bd_top_clk_wiz_0_0 rise@0.000ns - clk_out1_bd_top_clk_wiz_3_0 rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.164ns (29.666%)  route 0.389ns (70.335%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.910ns
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.471ns
    Phase Error              (PE):    0.282ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_top_clk_wiz_3_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.478     0.478    bd_top_i/clk_pll_100/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -2.185 r  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.713    -1.472    bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.446 r  bd_top_i/clk_pll_100/inst/clkout1_buf/O
                         net (fo=6914, routed)        0.586    -0.860    bd_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X52Y143        FDRE                                         r  bd_top_i/proc_sys_reset_0/U0/FDRE_inst_replica_27/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y143        FDRE (Prop_fdre_C_Q)         0.164    -0.696 r  bd_top_i/proc_sys_reset_0/U0/FDRE_inst_replica_27/Q
                         net (fo=78, routed)          0.389    -0.308    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/mb_reset_repN_27_alias
    SLICE_X56Y134        FDRE                                         r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_pfn1_reg[23][13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_bd_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.428     0.428    bd_top_i/clk_pll_cpu/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.238    -2.809 r  bd_top_i/clk_pll_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.021    -1.788    bd_top_i/clk_pll_cpu/inst/clk_cpu_bd_top_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.759 r  bd_top_i/clk_pll_cpu/inst/clkout1_buf/O
                         net (fo=25581, routed)       0.850    -0.910    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/aclk
    SLICE_X56Y134        FDRE                                         r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_pfn1_reg[23][13]/C
                         clock pessimism              0.000    -0.910    
                         clock uncertainty            0.520    -0.390    
    SLICE_X56Y134        FDRE (Hold_fdre_C_R)         0.009    -0.381    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_pfn1_reg[23][13]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 bd_top_i/proc_sys_reset_0/U0/FDRE_inst_replica_27/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_pfn1_reg[23][19]/R
                            (rising edge-triggered cell FDRE clocked by clk_cpu_bd_top_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_cpu_bd_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_bd_top_clk_wiz_0_0 rise@0.000ns - clk_out1_bd_top_clk_wiz_3_0 rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.164ns (29.666%)  route 0.389ns (70.335%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.910ns
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.471ns
    Phase Error              (PE):    0.282ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_top_clk_wiz_3_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.478     0.478    bd_top_i/clk_pll_100/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -2.185 r  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.713    -1.472    bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.446 r  bd_top_i/clk_pll_100/inst/clkout1_buf/O
                         net (fo=6914, routed)        0.586    -0.860    bd_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X52Y143        FDRE                                         r  bd_top_i/proc_sys_reset_0/U0/FDRE_inst_replica_27/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y143        FDRE (Prop_fdre_C_Q)         0.164    -0.696 r  bd_top_i/proc_sys_reset_0/U0/FDRE_inst_replica_27/Q
                         net (fo=78, routed)          0.389    -0.308    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/mb_reset_repN_27_alias
    SLICE_X56Y134        FDRE                                         r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_pfn1_reg[23][19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_bd_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.428     0.428    bd_top_i/clk_pll_cpu/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.238    -2.809 r  bd_top_i/clk_pll_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.021    -1.788    bd_top_i/clk_pll_cpu/inst/clk_cpu_bd_top_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.759 r  bd_top_i/clk_pll_cpu/inst/clkout1_buf/O
                         net (fo=25581, routed)       0.850    -0.910    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/aclk
    SLICE_X56Y134        FDRE                                         r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_pfn1_reg[23][19]/C
                         clock pessimism              0.000    -0.910    
                         clock uncertainty            0.520    -0.390    
    SLICE_X56Y134        FDRE (Hold_fdre_C_R)         0.009    -0.381    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_pfn1_reg[23][19]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 bd_top_i/proc_sys_reset_0/U0/FDRE_inst_replica_27/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_pfn1_reg[23][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_cpu_bd_top_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_cpu_bd_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_bd_top_clk_wiz_0_0 rise@0.000ns - clk_out1_bd_top_clk_wiz_3_0 rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.164ns (29.666%)  route 0.389ns (70.335%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.910ns
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.471ns
    Phase Error              (PE):    0.282ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_top_clk_wiz_3_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.478     0.478    bd_top_i/clk_pll_100/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -2.185 r  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.713    -1.472    bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.446 r  bd_top_i/clk_pll_100/inst/clkout1_buf/O
                         net (fo=6914, routed)        0.586    -0.860    bd_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X52Y143        FDRE                                         r  bd_top_i/proc_sys_reset_0/U0/FDRE_inst_replica_27/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y143        FDRE (Prop_fdre_C_Q)         0.164    -0.696 r  bd_top_i/proc_sys_reset_0/U0/FDRE_inst_replica_27/Q
                         net (fo=78, routed)          0.389    -0.308    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/mb_reset_repN_27_alias
    SLICE_X56Y134        FDRE                                         r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_pfn1_reg[23][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_bd_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.428     0.428    bd_top_i/clk_pll_cpu/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.238    -2.809 r  bd_top_i/clk_pll_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.021    -1.788    bd_top_i/clk_pll_cpu/inst/clk_cpu_bd_top_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.759 r  bd_top_i/clk_pll_cpu/inst/clkout1_buf/O
                         net (fo=25581, routed)       0.850    -0.910    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/aclk
    SLICE_X56Y134        FDRE                                         r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_pfn1_reg[23][3]/C
                         clock pessimism              0.000    -0.910    
                         clock uncertainty            0.520    -0.390    
    SLICE_X56Y134        FDRE (Hold_fdre_C_R)         0.009    -0.381    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_pfn1_reg[23][3]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 bd_top_i/proc_sys_reset_0/U0/FDRE_inst_replica_27/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_pfn1_reg[23][4]/R
                            (rising edge-triggered cell FDRE clocked by clk_cpu_bd_top_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_cpu_bd_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_bd_top_clk_wiz_0_0 rise@0.000ns - clk_out1_bd_top_clk_wiz_3_0 rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.164ns (29.666%)  route 0.389ns (70.335%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.910ns
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.471ns
    Phase Error              (PE):    0.282ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_top_clk_wiz_3_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.478     0.478    bd_top_i/clk_pll_100/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -2.185 r  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.713    -1.472    bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.446 r  bd_top_i/clk_pll_100/inst/clkout1_buf/O
                         net (fo=6914, routed)        0.586    -0.860    bd_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X52Y143        FDRE                                         r  bd_top_i/proc_sys_reset_0/U0/FDRE_inst_replica_27/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y143        FDRE (Prop_fdre_C_Q)         0.164    -0.696 r  bd_top_i/proc_sys_reset_0/U0/FDRE_inst_replica_27/Q
                         net (fo=78, routed)          0.389    -0.308    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/mb_reset_repN_27_alias
    SLICE_X56Y134        FDRE                                         r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_pfn1_reg[23][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_bd_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.428     0.428    bd_top_i/clk_pll_cpu/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.238    -2.809 r  bd_top_i/clk_pll_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.021    -1.788    bd_top_i/clk_pll_cpu/inst/clk_cpu_bd_top_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.759 r  bd_top_i/clk_pll_cpu/inst/clkout1_buf/O
                         net (fo=25581, routed)       0.850    -0.910    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/aclk
    SLICE_X56Y134        FDRE                                         r  bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_pfn1_reg[23][4]/C
                         clock pessimism              0.000    -0.910    
                         clock uncertainty            0.520    -0.390    
    SLICE_X56Y134        FDRE (Hold_fdre_C_R)         0.009    -0.381    bd_top_i/mycpu_0/inst/u_dual_issue_core/U_tlb/tlb_pfn1_reg[23][4]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 bd_top_i/proc_sys_reset_0/U0/FDRE_inst_replica_30/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_top_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/aresetn_d_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_cpu_bd_top_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_cpu_bd_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_bd_top_clk_wiz_0_0 rise@0.000ns - clk_out1_bd_top_clk_wiz_3_0 rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.141ns (26.339%)  route 0.394ns (73.661%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.909ns
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.471ns
    Phase Error              (PE):    0.282ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_top_clk_wiz_3_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.478     0.478    bd_top_i/clk_pll_100/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -2.185 r  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.713    -1.472    bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.446 r  bd_top_i/clk_pll_100/inst/clkout1_buf/O
                         net (fo=6914, routed)        0.578    -0.868    bd_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X65Y110        FDRE                                         r  bd_top_i/proc_sys_reset_0/U0/FDRE_inst_replica_30/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.727 r  bd_top_i/proc_sys_reset_0/U0/FDRE_inst_replica_30/Q
                         net (fo=5, routed)           0.394    -0.333    bd_top_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/mb_reset_repN_30_alias
    SLICE_X63Y109        FDRE                                         r  bd_top_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/aresetn_d_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_bd_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.428     0.428    bd_top_i/clk_pll_cpu/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.238    -2.809 r  bd_top_i/clk_pll_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.021    -1.788    bd_top_i/clk_pll_cpu/inst/clk_cpu_bd_top_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.759 r  bd_top_i/clk_pll_cpu/inst/clkout1_buf/O
                         net (fo=25581, routed)       0.851    -0.909    bd_top_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/aclk
    SLICE_X63Y109        FDRE                                         r  bd_top_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/aresetn_d_reg[0]/C
                         clock pessimism              0.000    -0.909    
                         clock uncertainty            0.520    -0.389    
    SLICE_X63Y109        FDRE (Hold_fdre_C_R)        -0.018    -0.407    bd_top_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/aresetn_d_reg[0]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.074    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_cpu_bd_top_clk_wiz_0_0
  To Clock:  clk_cpu_bd_top_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       28.492ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.492ns  (required time - arrival time)
  Source:                 bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_cpu_bd_top_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_cpu_bd_top_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_cpu_bd_top_clk_wiz_0_0 rise@30.303ns - clk_cpu_bd_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.256ns  (logic 0.379ns (30.164%)  route 0.877ns (69.836%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.102ns = ( 27.201 - 30.303 ) 
    Source Clock Delay      (SCD):    -3.589ns
    Clock Pessimism Removal (CPR):    -0.540ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.333ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_bd_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.950     0.950    bd_top_i/clk_pll_cpu/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.446    -7.496 r  bd_top_i/clk_pll_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.332    -5.164    bd_top_i/clk_pll_cpu/inst/clk_cpu_bd_top_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -5.083 r  bd_top_i/clk_pll_cpu/inst/clkout1_buf/O
                         net (fo=25581, routed)       1.494    -3.589    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X23Y110        FDPE                                         r  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y110        FDPE (Prop_fdpe_C_Q)         0.379    -3.210 f  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.877    -2.333    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X37Y111        FDCE                                         f  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_bd_top_clk_wiz_0_0 rise edge)
                                                     30.303    30.303 r  
    AC19                 IBUF                         0.000    30.303 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.895    31.198    bd_top_i/clk_pll_cpu/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.669    23.529 r  bd_top_i/clk_pll_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.221    25.749    bd_top_i/clk_pll_cpu/inst/clk_cpu_bd_top_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    25.826 r  bd_top_i/clk_pll_cpu/inst/clkout1_buf/O
                         net (fo=25581, routed)       1.375    27.201    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X37Y111        FDCE                                         r  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.540    26.661    
                         clock uncertainty           -0.170    26.490    
    SLICE_X37Y111        FDCE (Recov_fdce_C_CLR)     -0.331    26.159    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         26.159    
                         arrival time                           2.333    
  -------------------------------------------------------------------
                         slack                                 28.492    

Slack (MET) :             28.492ns  (required time - arrival time)
  Source:                 bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_cpu_bd_top_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (recovery check against rising-edge clock clk_cpu_bd_top_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_cpu_bd_top_clk_wiz_0_0 rise@30.303ns - clk_cpu_bd_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.256ns  (logic 0.379ns (30.164%)  route 0.877ns (69.836%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.102ns = ( 27.201 - 30.303 ) 
    Source Clock Delay      (SCD):    -3.589ns
    Clock Pessimism Removal (CPR):    -0.540ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.333ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_bd_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.950     0.950    bd_top_i/clk_pll_cpu/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.446    -7.496 r  bd_top_i/clk_pll_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.332    -5.164    bd_top_i/clk_pll_cpu/inst/clk_cpu_bd_top_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -5.083 r  bd_top_i/clk_pll_cpu/inst/clkout1_buf/O
                         net (fo=25581, routed)       1.494    -3.589    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X23Y110        FDPE                                         r  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y110        FDPE (Prop_fdpe_C_Q)         0.379    -3.210 f  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.877    -2.333    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X37Y111        FDCE                                         f  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_bd_top_clk_wiz_0_0 rise edge)
                                                     30.303    30.303 r  
    AC19                 IBUF                         0.000    30.303 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.895    31.198    bd_top_i/clk_pll_cpu/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.669    23.529 r  bd_top_i/clk_pll_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.221    25.749    bd_top_i/clk_pll_cpu/inst/clk_cpu_bd_top_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    25.826 r  bd_top_i/clk_pll_cpu/inst/clkout1_buf/O
                         net (fo=25581, routed)       1.375    27.201    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X37Y111        FDCE                                         r  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.540    26.661    
                         clock uncertainty           -0.170    26.490    
    SLICE_X37Y111        FDCE (Recov_fdce_C_CLR)     -0.331    26.159    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         26.159    
                         arrival time                           2.333    
  -------------------------------------------------------------------
                         slack                                 28.492    

Slack (MET) :             28.492ns  (required time - arrival time)
  Source:                 bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_cpu_bd_top_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (recovery check against rising-edge clock clk_cpu_bd_top_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_cpu_bd_top_clk_wiz_0_0 rise@30.303ns - clk_cpu_bd_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.256ns  (logic 0.379ns (30.164%)  route 0.877ns (69.836%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.102ns = ( 27.201 - 30.303 ) 
    Source Clock Delay      (SCD):    -3.589ns
    Clock Pessimism Removal (CPR):    -0.540ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.333ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_bd_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.950     0.950    bd_top_i/clk_pll_cpu/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.446    -7.496 r  bd_top_i/clk_pll_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.332    -5.164    bd_top_i/clk_pll_cpu/inst/clk_cpu_bd_top_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -5.083 r  bd_top_i/clk_pll_cpu/inst/clkout1_buf/O
                         net (fo=25581, routed)       1.494    -3.589    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X23Y110        FDPE                                         r  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y110        FDPE (Prop_fdpe_C_Q)         0.379    -3.210 f  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.877    -2.333    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X37Y111        FDCE                                         f  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_bd_top_clk_wiz_0_0 rise edge)
                                                     30.303    30.303 r  
    AC19                 IBUF                         0.000    30.303 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.895    31.198    bd_top_i/clk_pll_cpu/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.669    23.529 r  bd_top_i/clk_pll_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.221    25.749    bd_top_i/clk_pll_cpu/inst/clk_cpu_bd_top_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    25.826 r  bd_top_i/clk_pll_cpu/inst/clkout1_buf/O
                         net (fo=25581, routed)       1.375    27.201    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X37Y111        FDCE                                         r  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.540    26.661    
                         clock uncertainty           -0.170    26.490    
    SLICE_X37Y111        FDCE (Recov_fdce_C_CLR)     -0.331    26.159    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         26.159    
                         arrival time                           2.333    
  -------------------------------------------------------------------
                         slack                                 28.492    

Slack (MET) :             28.492ns  (required time - arrival time)
  Source:                 bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_cpu_bd_top_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (recovery check against rising-edge clock clk_cpu_bd_top_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_cpu_bd_top_clk_wiz_0_0 rise@30.303ns - clk_cpu_bd_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.256ns  (logic 0.379ns (30.164%)  route 0.877ns (69.836%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.102ns = ( 27.201 - 30.303 ) 
    Source Clock Delay      (SCD):    -3.589ns
    Clock Pessimism Removal (CPR):    -0.540ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.333ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_bd_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.950     0.950    bd_top_i/clk_pll_cpu/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.446    -7.496 r  bd_top_i/clk_pll_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.332    -5.164    bd_top_i/clk_pll_cpu/inst/clk_cpu_bd_top_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -5.083 r  bd_top_i/clk_pll_cpu/inst/clkout1_buf/O
                         net (fo=25581, routed)       1.494    -3.589    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X23Y110        FDPE                                         r  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y110        FDPE (Prop_fdpe_C_Q)         0.379    -3.210 f  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.877    -2.333    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X37Y111        FDCE                                         f  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_bd_top_clk_wiz_0_0 rise edge)
                                                     30.303    30.303 r  
    AC19                 IBUF                         0.000    30.303 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.895    31.198    bd_top_i/clk_pll_cpu/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.669    23.529 r  bd_top_i/clk_pll_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.221    25.749    bd_top_i/clk_pll_cpu/inst/clk_cpu_bd_top_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    25.826 r  bd_top_i/clk_pll_cpu/inst/clkout1_buf/O
                         net (fo=25581, routed)       1.375    27.201    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X37Y111        FDCE                                         r  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.540    26.661    
                         clock uncertainty           -0.170    26.490    
    SLICE_X37Y111        FDCE (Recov_fdce_C_CLR)     -0.331    26.159    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         26.159    
                         arrival time                           2.333    
  -------------------------------------------------------------------
                         slack                                 28.492    

Slack (MET) :             28.492ns  (required time - arrival time)
  Source:                 bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_cpu_bd_top_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (recovery check against rising-edge clock clk_cpu_bd_top_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_cpu_bd_top_clk_wiz_0_0 rise@30.303ns - clk_cpu_bd_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.256ns  (logic 0.379ns (30.164%)  route 0.877ns (69.836%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.102ns = ( 27.201 - 30.303 ) 
    Source Clock Delay      (SCD):    -3.589ns
    Clock Pessimism Removal (CPR):    -0.540ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.333ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_bd_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.950     0.950    bd_top_i/clk_pll_cpu/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.446    -7.496 r  bd_top_i/clk_pll_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.332    -5.164    bd_top_i/clk_pll_cpu/inst/clk_cpu_bd_top_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -5.083 r  bd_top_i/clk_pll_cpu/inst/clkout1_buf/O
                         net (fo=25581, routed)       1.494    -3.589    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X23Y110        FDPE                                         r  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y110        FDPE (Prop_fdpe_C_Q)         0.379    -3.210 f  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.877    -2.333    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X37Y111        FDCE                                         f  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_bd_top_clk_wiz_0_0 rise edge)
                                                     30.303    30.303 r  
    AC19                 IBUF                         0.000    30.303 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.895    31.198    bd_top_i/clk_pll_cpu/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.669    23.529 r  bd_top_i/clk_pll_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.221    25.749    bd_top_i/clk_pll_cpu/inst/clk_cpu_bd_top_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    25.826 r  bd_top_i/clk_pll_cpu/inst/clkout1_buf/O
                         net (fo=25581, routed)       1.375    27.201    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X37Y111        FDCE                                         r  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.540    26.661    
                         clock uncertainty           -0.170    26.490    
    SLICE_X37Y111        FDCE (Recov_fdce_C_CLR)     -0.331    26.159    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         26.159    
                         arrival time                           2.333    
  -------------------------------------------------------------------
                         slack                                 28.492    

Slack (MET) :             28.492ns  (required time - arrival time)
  Source:                 bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_cpu_bd_top_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_cpu_bd_top_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_cpu_bd_top_clk_wiz_0_0 rise@30.303ns - clk_cpu_bd_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.256ns  (logic 0.379ns (30.164%)  route 0.877ns (69.836%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.102ns = ( 27.201 - 30.303 ) 
    Source Clock Delay      (SCD):    -3.589ns
    Clock Pessimism Removal (CPR):    -0.540ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.333ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_bd_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.950     0.950    bd_top_i/clk_pll_cpu/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.446    -7.496 r  bd_top_i/clk_pll_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.332    -5.164    bd_top_i/clk_pll_cpu/inst/clk_cpu_bd_top_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -5.083 r  bd_top_i/clk_pll_cpu/inst/clkout1_buf/O
                         net (fo=25581, routed)       1.494    -3.589    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X23Y110        FDPE                                         r  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y110        FDPE (Prop_fdpe_C_Q)         0.379    -3.210 f  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.877    -2.333    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X37Y111        FDCE                                         f  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_bd_top_clk_wiz_0_0 rise edge)
                                                     30.303    30.303 r  
    AC19                 IBUF                         0.000    30.303 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.895    31.198    bd_top_i/clk_pll_cpu/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.669    23.529 r  bd_top_i/clk_pll_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.221    25.749    bd_top_i/clk_pll_cpu/inst/clk_cpu_bd_top_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    25.826 r  bd_top_i/clk_pll_cpu/inst/clkout1_buf/O
                         net (fo=25581, routed)       1.375    27.201    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X37Y111        FDCE                                         r  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.540    26.661    
                         clock uncertainty           -0.170    26.490    
    SLICE_X37Y111        FDCE (Recov_fdce_C_CLR)     -0.331    26.159    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         26.159    
                         arrival time                           2.333    
  -------------------------------------------------------------------
                         slack                                 28.492    

Slack (MET) :             28.531ns  (required time - arrival time)
  Source:                 bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_cpu_bd_top_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (recovery check against rising-edge clock clk_cpu_bd_top_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_cpu_bd_top_clk_wiz_0_0 rise@30.303ns - clk_cpu_bd_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.256ns  (logic 0.379ns (30.164%)  route 0.877ns (69.836%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.102ns = ( 27.201 - 30.303 ) 
    Source Clock Delay      (SCD):    -3.589ns
    Clock Pessimism Removal (CPR):    -0.540ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.333ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_bd_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.950     0.950    bd_top_i/clk_pll_cpu/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.446    -7.496 r  bd_top_i/clk_pll_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.332    -5.164    bd_top_i/clk_pll_cpu/inst/clk_cpu_bd_top_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -5.083 r  bd_top_i/clk_pll_cpu/inst/clkout1_buf/O
                         net (fo=25581, routed)       1.494    -3.589    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X23Y110        FDPE                                         r  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y110        FDPE (Prop_fdpe_C_Q)         0.379    -3.210 f  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.877    -2.333    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X37Y111        FDPE                                         f  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_bd_top_clk_wiz_0_0 rise edge)
                                                     30.303    30.303 r  
    AC19                 IBUF                         0.000    30.303 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.895    31.198    bd_top_i/clk_pll_cpu/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.669    23.529 r  bd_top_i/clk_pll_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.221    25.749    bd_top_i/clk_pll_cpu/inst/clk_cpu_bd_top_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    25.826 r  bd_top_i/clk_pll_cpu/inst/clkout1_buf/O
                         net (fo=25581, routed)       1.375    27.201    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X37Y111        FDPE                                         r  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.540    26.661    
                         clock uncertainty           -0.170    26.490    
    SLICE_X37Y111        FDPE (Recov_fdpe_C_PRE)     -0.292    26.198    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         26.198    
                         arrival time                           2.333    
  -------------------------------------------------------------------
                         slack                                 28.531    

Slack (MET) :             28.531ns  (required time - arrival time)
  Source:                 bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_cpu_bd_top_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_cpu_bd_top_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_cpu_bd_top_clk_wiz_0_0 rise@30.303ns - clk_cpu_bd_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.256ns  (logic 0.379ns (30.164%)  route 0.877ns (69.836%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.102ns = ( 27.201 - 30.303 ) 
    Source Clock Delay      (SCD):    -3.589ns
    Clock Pessimism Removal (CPR):    -0.540ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.333ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_bd_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.950     0.950    bd_top_i/clk_pll_cpu/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.446    -7.496 r  bd_top_i/clk_pll_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.332    -5.164    bd_top_i/clk_pll_cpu/inst/clk_cpu_bd_top_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -5.083 r  bd_top_i/clk_pll_cpu/inst/clkout1_buf/O
                         net (fo=25581, routed)       1.494    -3.589    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X23Y110        FDPE                                         r  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y110        FDPE (Prop_fdpe_C_Q)         0.379    -3.210 f  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.877    -2.333    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X36Y111        FDCE                                         f  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_bd_top_clk_wiz_0_0 rise edge)
                                                     30.303    30.303 r  
    AC19                 IBUF                         0.000    30.303 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.895    31.198    bd_top_i/clk_pll_cpu/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.669    23.529 r  bd_top_i/clk_pll_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.221    25.749    bd_top_i/clk_pll_cpu/inst/clk_cpu_bd_top_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    25.826 r  bd_top_i/clk_pll_cpu/inst/clkout1_buf/O
                         net (fo=25581, routed)       1.375    27.201    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X36Y111        FDCE                                         r  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.540    26.661    
                         clock uncertainty           -0.170    26.490    
    SLICE_X36Y111        FDCE (Recov_fdce_C_CLR)     -0.292    26.198    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         26.198    
                         arrival time                           2.333    
  -------------------------------------------------------------------
                         slack                                 28.531    

Slack (MET) :             28.531ns  (required time - arrival time)
  Source:                 bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_cpu_bd_top_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (recovery check against rising-edge clock clk_cpu_bd_top_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_cpu_bd_top_clk_wiz_0_0 rise@30.303ns - clk_cpu_bd_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.256ns  (logic 0.379ns (30.164%)  route 0.877ns (69.836%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.102ns = ( 27.201 - 30.303 ) 
    Source Clock Delay      (SCD):    -3.589ns
    Clock Pessimism Removal (CPR):    -0.540ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.333ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_bd_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.950     0.950    bd_top_i/clk_pll_cpu/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.446    -7.496 r  bd_top_i/clk_pll_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.332    -5.164    bd_top_i/clk_pll_cpu/inst/clk_cpu_bd_top_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -5.083 r  bd_top_i/clk_pll_cpu/inst/clkout1_buf/O
                         net (fo=25581, routed)       1.494    -3.589    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X23Y110        FDPE                                         r  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y110        FDPE (Prop_fdpe_C_Q)         0.379    -3.210 f  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.877    -2.333    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X36Y111        FDPE                                         f  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_bd_top_clk_wiz_0_0 rise edge)
                                                     30.303    30.303 r  
    AC19                 IBUF                         0.000    30.303 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.895    31.198    bd_top_i/clk_pll_cpu/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.669    23.529 r  bd_top_i/clk_pll_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.221    25.749    bd_top_i/clk_pll_cpu/inst/clk_cpu_bd_top_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    25.826 r  bd_top_i/clk_pll_cpu/inst/clkout1_buf/O
                         net (fo=25581, routed)       1.375    27.201    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X36Y111        FDPE                                         r  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.540    26.661    
                         clock uncertainty           -0.170    26.490    
    SLICE_X36Y111        FDPE (Recov_fdpe_C_PRE)     -0.292    26.198    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         26.198    
                         arrival time                           2.333    
  -------------------------------------------------------------------
                         slack                                 28.531    

Slack (MET) :             28.531ns  (required time - arrival time)
  Source:                 bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_cpu_bd_top_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_cpu_bd_top_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_cpu_bd_top_clk_wiz_0_0 rise@30.303ns - clk_cpu_bd_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.256ns  (logic 0.379ns (30.164%)  route 0.877ns (69.836%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.102ns = ( 27.201 - 30.303 ) 
    Source Clock Delay      (SCD):    -3.589ns
    Clock Pessimism Removal (CPR):    -0.540ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.333ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_bd_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.950     0.950    bd_top_i/clk_pll_cpu/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.446    -7.496 r  bd_top_i/clk_pll_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.332    -5.164    bd_top_i/clk_pll_cpu/inst/clk_cpu_bd_top_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -5.083 r  bd_top_i/clk_pll_cpu/inst/clkout1_buf/O
                         net (fo=25581, routed)       1.494    -3.589    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X23Y110        FDPE                                         r  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y110        FDPE (Prop_fdpe_C_Q)         0.379    -3.210 f  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.877    -2.333    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X36Y111        FDCE                                         f  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_bd_top_clk_wiz_0_0 rise edge)
                                                     30.303    30.303 r  
    AC19                 IBUF                         0.000    30.303 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.895    31.198    bd_top_i/clk_pll_cpu/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.669    23.529 r  bd_top_i/clk_pll_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.221    25.749    bd_top_i/clk_pll_cpu/inst/clk_cpu_bd_top_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    25.826 r  bd_top_i/clk_pll_cpu/inst/clkout1_buf/O
                         net (fo=25581, routed)       1.375    27.201    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X36Y111        FDCE                                         r  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.540    26.661    
                         clock uncertainty           -0.170    26.490    
    SLICE_X36Y111        FDCE (Recov_fdce_C_CLR)     -0.292    26.198    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         26.198    
                         arrival time                           2.333    
  -------------------------------------------------------------------
                         slack                                 28.531    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_cpu_bd_top_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_cpu_bd_top_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_bd_top_clk_wiz_0_0 rise@0.000ns - clk_cpu_bd_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.148ns (37.770%)  route 0.244ns (62.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.938ns
    Clock Pessimism Removal (CPR):    -0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_bd_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.391     0.391    bd_top_i/clk_pll_cpu/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.885    -2.493 r  bd_top_i/clk_pll_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.944    -1.550    bd_top_i/clk_pll_cpu/inst/clk_cpu_bd_top_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.524 r  bd_top_i/clk_pll_cpu/inst/clkout1_buf/O
                         net (fo=25581, routed)       0.586    -0.938    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X52Y103        FDPE                                         r  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y103        FDPE (Prop_fdpe_C_Q)         0.148    -0.790 f  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.244    -0.546    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_rd_reg2
    SLICE_X61Y99         FDCE                                         f  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_bd_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.428     0.428    bd_top_i/clk_pll_cpu/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.238    -2.809 r  bd_top_i/clk_pll_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.021    -1.788    bd_top_i/clk_pll_cpu/inst/clk_cpu_bd_top_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.759 r  bd_top_i/clk_pll_cpu/inst/clkout1_buf/O
                         net (fo=25581, routed)       0.925    -0.835    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X61Y99         FDCE                                         r  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism              0.231    -0.604    
    SLICE_X61Y99         FDCE (Remov_fdce_C_CLR)     -0.145    -0.749    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                          0.749    
                         arrival time                          -0.546    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_cpu_bd_top_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_cpu_bd_top_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_bd_top_clk_wiz_0_0 rise@0.000ns - clk_cpu_bd_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.148ns (37.770%)  route 0.244ns (62.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.938ns
    Clock Pessimism Removal (CPR):    -0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_bd_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.391     0.391    bd_top_i/clk_pll_cpu/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.885    -2.493 r  bd_top_i/clk_pll_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.944    -1.550    bd_top_i/clk_pll_cpu/inst/clk_cpu_bd_top_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.524 r  bd_top_i/clk_pll_cpu/inst/clkout1_buf/O
                         net (fo=25581, routed)       0.586    -0.938    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X52Y103        FDPE                                         r  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y103        FDPE (Prop_fdpe_C_Q)         0.148    -0.790 f  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.244    -0.546    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_rd_reg2
    SLICE_X61Y99         FDCE                                         f  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_bd_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.428     0.428    bd_top_i/clk_pll_cpu/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.238    -2.809 r  bd_top_i/clk_pll_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.021    -1.788    bd_top_i/clk_pll_cpu/inst/clk_cpu_bd_top_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.759 r  bd_top_i/clk_pll_cpu/inst/clkout1_buf/O
                         net (fo=25581, routed)       0.925    -0.835    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X61Y99         FDCE                                         r  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism              0.231    -0.604    
    SLICE_X61Y99         FDCE (Remov_fdce_C_CLR)     -0.145    -0.749    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                          0.749    
                         arrival time                          -0.546    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_cpu_bd_top_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_cpu_bd_top_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_bd_top_clk_wiz_0_0 rise@0.000ns - clk_cpu_bd_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.148ns (37.770%)  route 0.244ns (62.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.938ns
    Clock Pessimism Removal (CPR):    -0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_bd_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.391     0.391    bd_top_i/clk_pll_cpu/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.885    -2.493 r  bd_top_i/clk_pll_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.944    -1.550    bd_top_i/clk_pll_cpu/inst/clk_cpu_bd_top_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.524 r  bd_top_i/clk_pll_cpu/inst/clkout1_buf/O
                         net (fo=25581, routed)       0.586    -0.938    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X52Y103        FDPE                                         r  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y103        FDPE (Prop_fdpe_C_Q)         0.148    -0.790 f  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.244    -0.546    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_rd_reg2
    SLICE_X61Y99         FDPE                                         f  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_bd_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.428     0.428    bd_top_i/clk_pll_cpu/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.238    -2.809 r  bd_top_i/clk_pll_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.021    -1.788    bd_top_i/clk_pll_cpu/inst/clk_cpu_bd_top_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.759 r  bd_top_i/clk_pll_cpu/inst/clkout1_buf/O
                         net (fo=25581, routed)       0.925    -0.835    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X61Y99         FDPE                                         r  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism              0.231    -0.604    
    SLICE_X61Y99         FDPE (Remov_fdpe_C_PRE)     -0.148    -0.752    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                          0.752    
                         arrival time                          -0.546    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_cpu_bd_top_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_cpu_bd_top_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_bd_top_clk_wiz_0_0 rise@0.000ns - clk_cpu_bd_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.164ns (50.574%)  route 0.160ns (49.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.878ns
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.020ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_bd_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.391     0.391    bd_top_i/clk_pll_cpu/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.885    -2.493 r  bd_top_i/clk_pll_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.944    -1.550    bd_top_i/clk_pll_cpu/inst/clk_cpu_bd_top_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.524 r  bd_top_i/clk_pll_cpu/inst/clkout1_buf/O
                         net (fo=25581, routed)       0.610    -0.914    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X40Y163        FDPE                                         r  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y163        FDPE (Prop_fdpe_C_Q)         0.164    -0.750 f  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.160    -0.590    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X41Y162        FDCE                                         f  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_bd_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.428     0.428    bd_top_i/clk_pll_cpu/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.238    -2.809 r  bd_top_i/clk_pll_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.021    -1.788    bd_top_i/clk_pll_cpu/inst/clk_cpu_bd_top_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.759 r  bd_top_i/clk_pll_cpu/inst/clkout1_buf/O
                         net (fo=25581, routed)       0.882    -0.878    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X41Y162        FDCE                                         r  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.020    -0.898    
    SLICE_X41Y162        FDCE (Remov_fdce_C_CLR)     -0.092    -0.990    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.990    
                         arrival time                          -0.590    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_cpu_bd_top_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_cpu_bd_top_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_bd_top_clk_wiz_0_0 rise@0.000ns - clk_cpu_bd_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.164ns (50.574%)  route 0.160ns (49.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.878ns
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.020ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_bd_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.391     0.391    bd_top_i/clk_pll_cpu/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.885    -2.493 r  bd_top_i/clk_pll_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.944    -1.550    bd_top_i/clk_pll_cpu/inst/clk_cpu_bd_top_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.524 r  bd_top_i/clk_pll_cpu/inst/clkout1_buf/O
                         net (fo=25581, routed)       0.610    -0.914    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X40Y163        FDPE                                         r  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y163        FDPE (Prop_fdpe_C_Q)         0.164    -0.750 f  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.160    -0.590    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X41Y162        FDCE                                         f  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_bd_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.428     0.428    bd_top_i/clk_pll_cpu/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.238    -2.809 r  bd_top_i/clk_pll_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.021    -1.788    bd_top_i/clk_pll_cpu/inst/clk_cpu_bd_top_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.759 r  bd_top_i/clk_pll_cpu/inst/clkout1_buf/O
                         net (fo=25581, routed)       0.882    -0.878    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X41Y162        FDCE                                         r  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.020    -0.898    
    SLICE_X41Y162        FDCE (Remov_fdce_C_CLR)     -0.092    -0.990    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.990    
                         arrival time                          -0.590    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_cpu_bd_top_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock clk_cpu_bd_top_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_bd_top_clk_wiz_0_0 rise@0.000ns - clk_cpu_bd_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.164ns (50.574%)  route 0.160ns (49.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.878ns
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.020ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_bd_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.391     0.391    bd_top_i/clk_pll_cpu/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.885    -2.493 r  bd_top_i/clk_pll_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.944    -1.550    bd_top_i/clk_pll_cpu/inst/clk_cpu_bd_top_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.524 r  bd_top_i/clk_pll_cpu/inst/clkout1_buf/O
                         net (fo=25581, routed)       0.610    -0.914    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X40Y163        FDPE                                         r  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y163        FDPE (Prop_fdpe_C_Q)         0.164    -0.750 f  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.160    -0.590    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X41Y162        FDCE                                         f  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_bd_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.428     0.428    bd_top_i/clk_pll_cpu/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.238    -2.809 r  bd_top_i/clk_pll_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.021    -1.788    bd_top_i/clk_pll_cpu/inst/clk_cpu_bd_top_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.759 r  bd_top_i/clk_pll_cpu/inst/clkout1_buf/O
                         net (fo=25581, routed)       0.882    -0.878    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X41Y162        FDCE                                         r  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.020    -0.898    
    SLICE_X41Y162        FDCE (Remov_fdce_C_CLR)     -0.092    -0.990    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.990    
                         arrival time                          -0.590    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_cpu_bd_top_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock clk_cpu_bd_top_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_bd_top_clk_wiz_0_0 rise@0.000ns - clk_cpu_bd_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.164ns (50.574%)  route 0.160ns (49.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.878ns
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.020ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_bd_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.391     0.391    bd_top_i/clk_pll_cpu/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.885    -2.493 r  bd_top_i/clk_pll_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.944    -1.550    bd_top_i/clk_pll_cpu/inst/clk_cpu_bd_top_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.524 r  bd_top_i/clk_pll_cpu/inst/clkout1_buf/O
                         net (fo=25581, routed)       0.610    -0.914    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X40Y163        FDPE                                         r  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y163        FDPE (Prop_fdpe_C_Q)         0.164    -0.750 f  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.160    -0.590    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X41Y162        FDCE                                         f  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_bd_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.428     0.428    bd_top_i/clk_pll_cpu/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.238    -2.809 r  bd_top_i/clk_pll_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.021    -1.788    bd_top_i/clk_pll_cpu/inst/clk_cpu_bd_top_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.759 r  bd_top_i/clk_pll_cpu/inst/clkout1_buf/O
                         net (fo=25581, routed)       0.882    -0.878    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X41Y162        FDCE                                         r  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.020    -0.898    
    SLICE_X41Y162        FDCE (Remov_fdce_C_CLR)     -0.092    -0.990    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.990    
                         arrival time                          -0.590    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_cpu_bd_top_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_cpu_bd_top_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_bd_top_clk_wiz_0_0 rise@0.000ns - clk_cpu_bd_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.164ns (50.574%)  route 0.160ns (49.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.878ns
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.020ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_bd_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.391     0.391    bd_top_i/clk_pll_cpu/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.885    -2.493 r  bd_top_i/clk_pll_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.944    -1.550    bd_top_i/clk_pll_cpu/inst/clk_cpu_bd_top_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.524 r  bd_top_i/clk_pll_cpu/inst/clkout1_buf/O
                         net (fo=25581, routed)       0.610    -0.914    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X40Y163        FDPE                                         r  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y163        FDPE (Prop_fdpe_C_Q)         0.164    -0.750 f  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.160    -0.590    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X41Y162        FDCE                                         f  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_bd_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.428     0.428    bd_top_i/clk_pll_cpu/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.238    -2.809 r  bd_top_i/clk_pll_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.021    -1.788    bd_top_i/clk_pll_cpu/inst/clk_cpu_bd_top_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.759 r  bd_top_i/clk_pll_cpu/inst/clkout1_buf/O
                         net (fo=25581, routed)       0.882    -0.878    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X41Y162        FDCE                                         r  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.020    -0.898    
    SLICE_X41Y162        FDCE (Remov_fdce_C_CLR)     -0.092    -0.990    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.990    
                         arrival time                          -0.590    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_cpu_bd_top_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_cpu_bd_top_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_bd_top_clk_wiz_0_0 rise@0.000ns - clk_cpu_bd_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.164ns (50.574%)  route 0.160ns (49.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.878ns
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.020ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_bd_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.391     0.391    bd_top_i/clk_pll_cpu/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.885    -2.493 r  bd_top_i/clk_pll_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.944    -1.550    bd_top_i/clk_pll_cpu/inst/clk_cpu_bd_top_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.524 r  bd_top_i/clk_pll_cpu/inst/clkout1_buf/O
                         net (fo=25581, routed)       0.610    -0.914    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X40Y163        FDPE                                         r  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y163        FDPE (Prop_fdpe_C_Q)         0.164    -0.750 f  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.160    -0.590    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X41Y162        FDCE                                         f  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_bd_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.428     0.428    bd_top_i/clk_pll_cpu/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.238    -2.809 r  bd_top_i/clk_pll_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.021    -1.788    bd_top_i/clk_pll_cpu/inst/clk_cpu_bd_top_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.759 r  bd_top_i/clk_pll_cpu/inst/clkout1_buf/O
                         net (fo=25581, routed)       0.882    -0.878    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X41Y162        FDCE                                         r  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.020    -0.898    
    SLICE_X41Y162        FDCE (Remov_fdce_C_CLR)     -0.092    -0.990    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.990    
                         arrival time                          -0.590    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_cpu_bd_top_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock clk_cpu_bd_top_clk_wiz_0_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_bd_top_clk_wiz_0_0 rise@0.000ns - clk_cpu_bd_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.164ns (50.574%)  route 0.160ns (49.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.878ns
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.020ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_bd_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.391     0.391    bd_top_i/clk_pll_cpu/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.885    -2.493 r  bd_top_i/clk_pll_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.944    -1.550    bd_top_i/clk_pll_cpu/inst/clk_cpu_bd_top_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.524 r  bd_top_i/clk_pll_cpu/inst/clkout1_buf/O
                         net (fo=25581, routed)       0.610    -0.914    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X40Y163        FDPE                                         r  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y163        FDPE (Prop_fdpe_C_Q)         0.164    -0.750 f  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.160    -0.590    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X41Y162        FDPE                                         f  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_bd_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.428     0.428    bd_top_i/clk_pll_cpu/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.238    -2.809 r  bd_top_i/clk_pll_cpu/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.021    -1.788    bd_top_i/clk_pll_cpu/inst/clk_cpu_bd_top_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.759 r  bd_top_i/clk_pll_cpu/inst/clkout1_buf/O
                         net (fo=25581, routed)       0.882    -0.878    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X41Y162        FDPE                                         r  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.020    -0.898    
    SLICE_X41Y162        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.993    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.993    
                         arrival time                          -0.590    
  -------------------------------------------------------------------
                         slack                                  0.403    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_bd_top_clk_wiz_3_0
  To Clock:  clk_out1_bd_top_clk_wiz_3_0

Setup :            0  Failing Endpoints,  Worst Slack        2.737ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.737ns  (required time - arrival time)
  Source:                 bd_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_top_i/gpu_top_0/inst/lcd_ctrl/cr_rdata_reg[25]/CLR
                            (recovery check against rising-edge clock clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bd_top_clk_wiz_3_0 rise@10.000ns - clk_out1_bd_top_clk_wiz_3_0 rise@0.000ns)
  Data Path Delay:        6.447ns  (logic 0.500ns (7.756%)  route 5.947ns (92.244%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.868ns = ( 7.132 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.212ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_top_clk_wiz_3_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.177     1.177    bd_top_i/clk_pll_100/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.926    -6.749 r  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.830    -4.919    bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -4.838 r  bd_top_i/clk_pll_100/inst/clkout1_buf/O
                         net (fo=6914, routed)        1.626    -3.212    bd_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X39Y61         FDRE                                         r  bd_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDRE (Prop_fdre_C_Q)         0.379    -2.833 r  bd_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_2/Q
                         net (fo=6, routed)           1.496    -1.336    bd_top_i/gpu_top_0/inst/lcd_ctrl/peripheral_aresetn[0]_repN_2_alias
    SLICE_X59Y64         LUT1 (Prop_lut1_I0_O)        0.121    -1.215 f  bd_top_i/gpu_top_0/inst/lcd_ctrl/lcd_cs_i_2/O
                         net (fo=127, routed)         4.450     3.235    bd_top_i/gpu_top_0/inst/lcd_ctrl/lcd_cs_i_2_n_0
    SLICE_X39Y104        FDCE                                         f  bd_top_i/gpu_top_0/inst/lcd_ctrl/cr_rdata_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_top_clk_wiz_3_0 rise edge)
                                                     10.000    10.000 r  
    AC19                 IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.111    11.111    bd_top_i/clk_pll_100/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.174     3.936 r  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.744     5.681    bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     5.758 r  bd_top_i/clk_pll_100/inst/clkout1_buf/O
                         net (fo=6914, routed)        1.375     7.132    bd_top_i/gpu_top_0/inst/lcd_ctrl/aclk
    SLICE_X39Y104        FDCE                                         r  bd_top_i/gpu_top_0/inst/lcd_ctrl/cr_rdata_reg[25]/C
                         clock pessimism             -0.590     6.543    
                         clock uncertainty           -0.077     6.466    
    SLICE_X39Y104        FDCE (Recov_fdce_C_CLR)     -0.494     5.972    bd_top_i/gpu_top_0/inst/lcd_ctrl/cr_rdata_reg[25]
  -------------------------------------------------------------------
                         required time                          5.972    
                         arrival time                          -3.235    
  -------------------------------------------------------------------
                         slack                                  2.737    

Slack (MET) :             2.737ns  (required time - arrival time)
  Source:                 bd_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_top_i/gpu_top_0/inst/lcd_ctrl/cr_rdata_reg[26]/CLR
                            (recovery check against rising-edge clock clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bd_top_clk_wiz_3_0 rise@10.000ns - clk_out1_bd_top_clk_wiz_3_0 rise@0.000ns)
  Data Path Delay:        6.447ns  (logic 0.500ns (7.756%)  route 5.947ns (92.244%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.868ns = ( 7.132 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.212ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_top_clk_wiz_3_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.177     1.177    bd_top_i/clk_pll_100/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.926    -6.749 r  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.830    -4.919    bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -4.838 r  bd_top_i/clk_pll_100/inst/clkout1_buf/O
                         net (fo=6914, routed)        1.626    -3.212    bd_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X39Y61         FDRE                                         r  bd_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDRE (Prop_fdre_C_Q)         0.379    -2.833 r  bd_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_2/Q
                         net (fo=6, routed)           1.496    -1.336    bd_top_i/gpu_top_0/inst/lcd_ctrl/peripheral_aresetn[0]_repN_2_alias
    SLICE_X59Y64         LUT1 (Prop_lut1_I0_O)        0.121    -1.215 f  bd_top_i/gpu_top_0/inst/lcd_ctrl/lcd_cs_i_2/O
                         net (fo=127, routed)         4.450     3.235    bd_top_i/gpu_top_0/inst/lcd_ctrl/lcd_cs_i_2_n_0
    SLICE_X39Y104        FDCE                                         f  bd_top_i/gpu_top_0/inst/lcd_ctrl/cr_rdata_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_top_clk_wiz_3_0 rise edge)
                                                     10.000    10.000 r  
    AC19                 IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.111    11.111    bd_top_i/clk_pll_100/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.174     3.936 r  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.744     5.681    bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     5.758 r  bd_top_i/clk_pll_100/inst/clkout1_buf/O
                         net (fo=6914, routed)        1.375     7.132    bd_top_i/gpu_top_0/inst/lcd_ctrl/aclk
    SLICE_X39Y104        FDCE                                         r  bd_top_i/gpu_top_0/inst/lcd_ctrl/cr_rdata_reg[26]/C
                         clock pessimism             -0.590     6.543    
                         clock uncertainty           -0.077     6.466    
    SLICE_X39Y104        FDCE (Recov_fdce_C_CLR)     -0.494     5.972    bd_top_i/gpu_top_0/inst/lcd_ctrl/cr_rdata_reg[26]
  -------------------------------------------------------------------
                         required time                          5.972    
                         arrival time                          -3.235    
  -------------------------------------------------------------------
                         slack                                  2.737    

Slack (MET) :             2.853ns  (required time - arrival time)
  Source:                 bd_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_top_i/gpu_top_0/inst/lcd_ctrl/cr_rdata_reg[24]/CLR
                            (recovery check against rising-edge clock clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bd_top_clk_wiz_3_0 rise@10.000ns - clk_out1_bd_top_clk_wiz_3_0 rise@0.000ns)
  Data Path Delay:        6.330ns  (logic 0.500ns (7.899%)  route 5.830ns (92.101%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.868ns = ( 7.132 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.212ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_top_clk_wiz_3_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.177     1.177    bd_top_i/clk_pll_100/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.926    -6.749 r  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.830    -4.919    bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -4.838 r  bd_top_i/clk_pll_100/inst/clkout1_buf/O
                         net (fo=6914, routed)        1.626    -3.212    bd_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X39Y61         FDRE                                         r  bd_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDRE (Prop_fdre_C_Q)         0.379    -2.833 r  bd_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_2/Q
                         net (fo=6, routed)           1.496    -1.336    bd_top_i/gpu_top_0/inst/lcd_ctrl/peripheral_aresetn[0]_repN_2_alias
    SLICE_X59Y64         LUT1 (Prop_lut1_I0_O)        0.121    -1.215 f  bd_top_i/gpu_top_0/inst/lcd_ctrl/lcd_cs_i_2/O
                         net (fo=127, routed)         4.334     3.118    bd_top_i/gpu_top_0/inst/lcd_ctrl/lcd_cs_i_2_n_0
    SLICE_X39Y103        FDCE                                         f  bd_top_i/gpu_top_0/inst/lcd_ctrl/cr_rdata_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_top_clk_wiz_3_0 rise edge)
                                                     10.000    10.000 r  
    AC19                 IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.111    11.111    bd_top_i/clk_pll_100/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.174     3.936 r  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.744     5.681    bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     5.758 r  bd_top_i/clk_pll_100/inst/clkout1_buf/O
                         net (fo=6914, routed)        1.375     7.132    bd_top_i/gpu_top_0/inst/lcd_ctrl/aclk
    SLICE_X39Y103        FDCE                                         r  bd_top_i/gpu_top_0/inst/lcd_ctrl/cr_rdata_reg[24]/C
                         clock pessimism             -0.590     6.543    
                         clock uncertainty           -0.077     6.466    
    SLICE_X39Y103        FDCE (Recov_fdce_C_CLR)     -0.494     5.972    bd_top_i/gpu_top_0/inst/lcd_ctrl/cr_rdata_reg[24]
  -------------------------------------------------------------------
                         required time                          5.972    
                         arrival time                          -3.118    
  -------------------------------------------------------------------
                         slack                                  2.853    

Slack (MET) :             2.964ns  (required time - arrival time)
  Source:                 bd_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_top_i/gpu_top_0/inst/lcd_ctrl/cr_rdata_reg[28]/CLR
                            (recovery check against rising-edge clock clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bd_top_clk_wiz_3_0 rise@10.000ns - clk_out1_bd_top_clk_wiz_3_0 rise@0.000ns)
  Data Path Delay:        6.219ns  (logic 0.500ns (8.040%)  route 5.719ns (91.960%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.868ns = ( 7.132 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.212ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_top_clk_wiz_3_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.177     1.177    bd_top_i/clk_pll_100/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.926    -6.749 r  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.830    -4.919    bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -4.838 r  bd_top_i/clk_pll_100/inst/clkout1_buf/O
                         net (fo=6914, routed)        1.626    -3.212    bd_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X39Y61         FDRE                                         r  bd_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDRE (Prop_fdre_C_Q)         0.379    -2.833 r  bd_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_2/Q
                         net (fo=6, routed)           1.496    -1.336    bd_top_i/gpu_top_0/inst/lcd_ctrl/peripheral_aresetn[0]_repN_2_alias
    SLICE_X59Y64         LUT1 (Prop_lut1_I0_O)        0.121    -1.215 f  bd_top_i/gpu_top_0/inst/lcd_ctrl/lcd_cs_i_2/O
                         net (fo=127, routed)         4.223     3.007    bd_top_i/gpu_top_0/inst/lcd_ctrl/lcd_cs_i_2_n_0
    SLICE_X39Y105        FDCE                                         f  bd_top_i/gpu_top_0/inst/lcd_ctrl/cr_rdata_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_top_clk_wiz_3_0 rise edge)
                                                     10.000    10.000 r  
    AC19                 IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.111    11.111    bd_top_i/clk_pll_100/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.174     3.936 r  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.744     5.681    bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     5.758 r  bd_top_i/clk_pll_100/inst/clkout1_buf/O
                         net (fo=6914, routed)        1.375     7.132    bd_top_i/gpu_top_0/inst/lcd_ctrl/aclk
    SLICE_X39Y105        FDCE                                         r  bd_top_i/gpu_top_0/inst/lcd_ctrl/cr_rdata_reg[28]/C
                         clock pessimism             -0.590     6.543    
                         clock uncertainty           -0.077     6.466    
    SLICE_X39Y105        FDCE (Recov_fdce_C_CLR)     -0.494     5.972    bd_top_i/gpu_top_0/inst/lcd_ctrl/cr_rdata_reg[28]
  -------------------------------------------------------------------
                         required time                          5.972    
                         arrival time                          -3.007    
  -------------------------------------------------------------------
                         slack                                  2.964    

Slack (MET) :             2.969ns  (required time - arrival time)
  Source:                 bd_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_top_i/gpu_top_0/inst/lcd_ctrl/cr_rdata_reg[29]/CLR
                            (recovery check against rising-edge clock clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bd_top_clk_wiz_3_0 rise@10.000ns - clk_out1_bd_top_clk_wiz_3_0 rise@0.000ns)
  Data Path Delay:        6.141ns  (logic 0.500ns (8.142%)  route 5.641ns (91.858%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.941ns = ( 7.059 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.212ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_top_clk_wiz_3_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.177     1.177    bd_top_i/clk_pll_100/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.926    -6.749 r  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.830    -4.919    bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -4.838 r  bd_top_i/clk_pll_100/inst/clkout1_buf/O
                         net (fo=6914, routed)        1.626    -3.212    bd_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X39Y61         FDRE                                         r  bd_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDRE (Prop_fdre_C_Q)         0.379    -2.833 r  bd_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_2/Q
                         net (fo=6, routed)           1.496    -1.336    bd_top_i/gpu_top_0/inst/lcd_ctrl/peripheral_aresetn[0]_repN_2_alias
    SLICE_X59Y64         LUT1 (Prop_lut1_I0_O)        0.121    -1.215 f  bd_top_i/gpu_top_0/inst/lcd_ctrl/lcd_cs_i_2/O
                         net (fo=127, routed)         4.145     2.929    bd_top_i/gpu_top_0/inst/lcd_ctrl/lcd_cs_i_2_n_0
    SLICE_X43Y105        FDCE                                         f  bd_top_i/gpu_top_0/inst/lcd_ctrl/cr_rdata_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_top_clk_wiz_3_0 rise edge)
                                                     10.000    10.000 r  
    AC19                 IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.111    11.111    bd_top_i/clk_pll_100/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.174     3.936 r  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.744     5.681    bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     5.758 r  bd_top_i/clk_pll_100/inst/clkout1_buf/O
                         net (fo=6914, routed)        1.302     7.059    bd_top_i/gpu_top_0/inst/lcd_ctrl/aclk
    SLICE_X43Y105        FDCE                                         r  bd_top_i/gpu_top_0/inst/lcd_ctrl/cr_rdata_reg[29]/C
                         clock pessimism             -0.590     6.470    
                         clock uncertainty           -0.077     6.393    
    SLICE_X43Y105        FDCE (Recov_fdce_C_CLR)     -0.494     5.899    bd_top_i/gpu_top_0/inst/lcd_ctrl/cr_rdata_reg[29]
  -------------------------------------------------------------------
                         required time                          5.899    
                         arrival time                          -2.929    
  -------------------------------------------------------------------
                         slack                                  2.969    

Slack (MET) :             2.969ns  (required time - arrival time)
  Source:                 bd_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_top_i/gpu_top_0/inst/lcd_ctrl/cr_rdata_reg[31]/CLR
                            (recovery check against rising-edge clock clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bd_top_clk_wiz_3_0 rise@10.000ns - clk_out1_bd_top_clk_wiz_3_0 rise@0.000ns)
  Data Path Delay:        6.141ns  (logic 0.500ns (8.142%)  route 5.641ns (91.858%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.941ns = ( 7.059 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.212ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_top_clk_wiz_3_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.177     1.177    bd_top_i/clk_pll_100/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.926    -6.749 r  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.830    -4.919    bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -4.838 r  bd_top_i/clk_pll_100/inst/clkout1_buf/O
                         net (fo=6914, routed)        1.626    -3.212    bd_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X39Y61         FDRE                                         r  bd_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDRE (Prop_fdre_C_Q)         0.379    -2.833 r  bd_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_2/Q
                         net (fo=6, routed)           1.496    -1.336    bd_top_i/gpu_top_0/inst/lcd_ctrl/peripheral_aresetn[0]_repN_2_alias
    SLICE_X59Y64         LUT1 (Prop_lut1_I0_O)        0.121    -1.215 f  bd_top_i/gpu_top_0/inst/lcd_ctrl/lcd_cs_i_2/O
                         net (fo=127, routed)         4.145     2.929    bd_top_i/gpu_top_0/inst/lcd_ctrl/lcd_cs_i_2_n_0
    SLICE_X43Y105        FDCE                                         f  bd_top_i/gpu_top_0/inst/lcd_ctrl/cr_rdata_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_top_clk_wiz_3_0 rise edge)
                                                     10.000    10.000 r  
    AC19                 IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.111    11.111    bd_top_i/clk_pll_100/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.174     3.936 r  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.744     5.681    bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     5.758 r  bd_top_i/clk_pll_100/inst/clkout1_buf/O
                         net (fo=6914, routed)        1.302     7.059    bd_top_i/gpu_top_0/inst/lcd_ctrl/aclk
    SLICE_X43Y105        FDCE                                         r  bd_top_i/gpu_top_0/inst/lcd_ctrl/cr_rdata_reg[31]/C
                         clock pessimism             -0.590     6.470    
                         clock uncertainty           -0.077     6.393    
    SLICE_X43Y105        FDCE (Recov_fdce_C_CLR)     -0.494     5.899    bd_top_i/gpu_top_0/inst/lcd_ctrl/cr_rdata_reg[31]
  -------------------------------------------------------------------
                         required time                          5.899    
                         arrival time                          -2.929    
  -------------------------------------------------------------------
                         slack                                  2.969    

Slack (MET) :             3.210ns  (required time - arrival time)
  Source:                 bd_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_top_i/gpu_top_0/inst/lcd_ctrl/cr0_reg[29]/CLR
                            (recovery check against rising-edge clock clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bd_top_clk_wiz_3_0 rise@10.000ns - clk_out1_bd_top_clk_wiz_3_0 rise@0.000ns)
  Data Path Delay:        5.974ns  (logic 0.500ns (8.369%)  route 5.474ns (91.631%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.940ns = ( 7.060 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.212ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_top_clk_wiz_3_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.177     1.177    bd_top_i/clk_pll_100/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.926    -6.749 r  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.830    -4.919    bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -4.838 r  bd_top_i/clk_pll_100/inst/clkout1_buf/O
                         net (fo=6914, routed)        1.626    -3.212    bd_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X39Y61         FDRE                                         r  bd_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDRE (Prop_fdre_C_Q)         0.379    -2.833 r  bd_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_2/Q
                         net (fo=6, routed)           1.496    -1.336    bd_top_i/gpu_top_0/inst/lcd_ctrl/peripheral_aresetn[0]_repN_2_alias
    SLICE_X59Y64         LUT1 (Prop_lut1_I0_O)        0.121    -1.215 f  bd_top_i/gpu_top_0/inst/lcd_ctrl/lcd_cs_i_2/O
                         net (fo=127, routed)         3.978     2.762    bd_top_i/gpu_top_0/inst/lcd_ctrl/lcd_cs_i_2_n_0
    SLICE_X44Y105        FDCE                                         f  bd_top_i/gpu_top_0/inst/lcd_ctrl/cr0_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_top_clk_wiz_3_0 rise edge)
                                                     10.000    10.000 r  
    AC19                 IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.111    11.111    bd_top_i/clk_pll_100/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.174     3.936 r  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.744     5.681    bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     5.758 r  bd_top_i/clk_pll_100/inst/clkout1_buf/O
                         net (fo=6914, routed)        1.303     7.060    bd_top_i/gpu_top_0/inst/lcd_ctrl/aclk
    SLICE_X44Y105        FDCE                                         r  bd_top_i/gpu_top_0/inst/lcd_ctrl/cr0_reg[29]/C
                         clock pessimism             -0.590     6.471    
                         clock uncertainty           -0.077     6.394    
    SLICE_X44Y105        FDCE (Recov_fdce_C_CLR)     -0.421     5.973    bd_top_i/gpu_top_0/inst/lcd_ctrl/cr0_reg[29]
  -------------------------------------------------------------------
                         required time                          5.973    
                         arrival time                          -2.762    
  -------------------------------------------------------------------
                         slack                                  3.210    

Slack (MET) :             3.210ns  (required time - arrival time)
  Source:                 bd_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_top_i/gpu_top_0/inst/lcd_ctrl/cr0_reg[31]/CLR
                            (recovery check against rising-edge clock clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bd_top_clk_wiz_3_0 rise@10.000ns - clk_out1_bd_top_clk_wiz_3_0 rise@0.000ns)
  Data Path Delay:        5.974ns  (logic 0.500ns (8.369%)  route 5.474ns (91.631%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.940ns = ( 7.060 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.212ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_top_clk_wiz_3_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.177     1.177    bd_top_i/clk_pll_100/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.926    -6.749 r  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.830    -4.919    bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -4.838 r  bd_top_i/clk_pll_100/inst/clkout1_buf/O
                         net (fo=6914, routed)        1.626    -3.212    bd_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X39Y61         FDRE                                         r  bd_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDRE (Prop_fdre_C_Q)         0.379    -2.833 r  bd_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_2/Q
                         net (fo=6, routed)           1.496    -1.336    bd_top_i/gpu_top_0/inst/lcd_ctrl/peripheral_aresetn[0]_repN_2_alias
    SLICE_X59Y64         LUT1 (Prop_lut1_I0_O)        0.121    -1.215 f  bd_top_i/gpu_top_0/inst/lcd_ctrl/lcd_cs_i_2/O
                         net (fo=127, routed)         3.978     2.762    bd_top_i/gpu_top_0/inst/lcd_ctrl/lcd_cs_i_2_n_0
    SLICE_X44Y105        FDCE                                         f  bd_top_i/gpu_top_0/inst/lcd_ctrl/cr0_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_top_clk_wiz_3_0 rise edge)
                                                     10.000    10.000 r  
    AC19                 IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.111    11.111    bd_top_i/clk_pll_100/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.174     3.936 r  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.744     5.681    bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     5.758 r  bd_top_i/clk_pll_100/inst/clkout1_buf/O
                         net (fo=6914, routed)        1.303     7.060    bd_top_i/gpu_top_0/inst/lcd_ctrl/aclk
    SLICE_X44Y105        FDCE                                         r  bd_top_i/gpu_top_0/inst/lcd_ctrl/cr0_reg[31]/C
                         clock pessimism             -0.590     6.471    
                         clock uncertainty           -0.077     6.394    
    SLICE_X44Y105        FDCE (Recov_fdce_C_CLR)     -0.421     5.973    bd_top_i/gpu_top_0/inst/lcd_ctrl/cr0_reg[31]
  -------------------------------------------------------------------
                         required time                          5.973    
                         arrival time                          -2.762    
  -------------------------------------------------------------------
                         slack                                  3.210    

Slack (MET) :             3.222ns  (required time - arrival time)
  Source:                 bd_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_top_i/gpu_top_0/inst/lcd_ctrl/cr_rdata_reg[27]/CLR
                            (recovery check against rising-edge clock clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bd_top_clk_wiz_3_0 rise@10.000ns - clk_out1_bd_top_clk_wiz_3_0 rise@0.000ns)
  Data Path Delay:        5.961ns  (logic 0.500ns (8.388%)  route 5.461ns (91.612%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.868ns = ( 7.132 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.212ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_top_clk_wiz_3_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.177     1.177    bd_top_i/clk_pll_100/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.926    -6.749 r  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.830    -4.919    bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -4.838 r  bd_top_i/clk_pll_100/inst/clkout1_buf/O
                         net (fo=6914, routed)        1.626    -3.212    bd_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X39Y61         FDRE                                         r  bd_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDRE (Prop_fdre_C_Q)         0.379    -2.833 r  bd_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_2/Q
                         net (fo=6, routed)           1.496    -1.336    bd_top_i/gpu_top_0/inst/lcd_ctrl/peripheral_aresetn[0]_repN_2_alias
    SLICE_X59Y64         LUT1 (Prop_lut1_I0_O)        0.121    -1.215 f  bd_top_i/gpu_top_0/inst/lcd_ctrl/lcd_cs_i_2/O
                         net (fo=127, routed)         3.965     2.749    bd_top_i/gpu_top_0/inst/lcd_ctrl/lcd_cs_i_2_n_0
    SLICE_X41Y105        FDCE                                         f  bd_top_i/gpu_top_0/inst/lcd_ctrl/cr_rdata_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_top_clk_wiz_3_0 rise edge)
                                                     10.000    10.000 r  
    AC19                 IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.111    11.111    bd_top_i/clk_pll_100/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.174     3.936 r  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.744     5.681    bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     5.758 r  bd_top_i/clk_pll_100/inst/clkout1_buf/O
                         net (fo=6914, routed)        1.375     7.132    bd_top_i/gpu_top_0/inst/lcd_ctrl/aclk
    SLICE_X41Y105        FDCE                                         r  bd_top_i/gpu_top_0/inst/lcd_ctrl/cr_rdata_reg[27]/C
                         clock pessimism             -0.590     6.543    
                         clock uncertainty           -0.077     6.466    
    SLICE_X41Y105        FDCE (Recov_fdce_C_CLR)     -0.494     5.972    bd_top_i/gpu_top_0/inst/lcd_ctrl/cr_rdata_reg[27]
  -------------------------------------------------------------------
                         required time                          5.972    
                         arrival time                          -2.749    
  -------------------------------------------------------------------
                         slack                                  3.222    

Slack (MET) :             3.222ns  (required time - arrival time)
  Source:                 bd_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_top_i/gpu_top_0/inst/lcd_ctrl/cr_rdata_reg[30]/CLR
                            (recovery check against rising-edge clock clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bd_top_clk_wiz_3_0 rise@10.000ns - clk_out1_bd_top_clk_wiz_3_0 rise@0.000ns)
  Data Path Delay:        5.961ns  (logic 0.500ns (8.388%)  route 5.461ns (91.612%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.868ns = ( 7.132 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.212ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_top_clk_wiz_3_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.177     1.177    bd_top_i/clk_pll_100/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.926    -6.749 r  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.830    -4.919    bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -4.838 r  bd_top_i/clk_pll_100/inst/clkout1_buf/O
                         net (fo=6914, routed)        1.626    -3.212    bd_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X39Y61         FDRE                                         r  bd_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDRE (Prop_fdre_C_Q)         0.379    -2.833 r  bd_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_2/Q
                         net (fo=6, routed)           1.496    -1.336    bd_top_i/gpu_top_0/inst/lcd_ctrl/peripheral_aresetn[0]_repN_2_alias
    SLICE_X59Y64         LUT1 (Prop_lut1_I0_O)        0.121    -1.215 f  bd_top_i/gpu_top_0/inst/lcd_ctrl/lcd_cs_i_2/O
                         net (fo=127, routed)         3.965     2.749    bd_top_i/gpu_top_0/inst/lcd_ctrl/lcd_cs_i_2_n_0
    SLICE_X41Y105        FDCE                                         f  bd_top_i/gpu_top_0/inst/lcd_ctrl/cr_rdata_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_top_clk_wiz_3_0 rise edge)
                                                     10.000    10.000 r  
    AC19                 IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.111    11.111    bd_top_i/clk_pll_100/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.174     3.936 r  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.744     5.681    bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     5.758 r  bd_top_i/clk_pll_100/inst/clkout1_buf/O
                         net (fo=6914, routed)        1.375     7.132    bd_top_i/gpu_top_0/inst/lcd_ctrl/aclk
    SLICE_X41Y105        FDCE                                         r  bd_top_i/gpu_top_0/inst/lcd_ctrl/cr_rdata_reg[30]/C
                         clock pessimism             -0.590     6.543    
                         clock uncertainty           -0.077     6.466    
    SLICE_X41Y105        FDCE (Recov_fdce_C_CLR)     -0.494     5.972    bd_top_i/gpu_top_0/inst/lcd_ctrl/cr_rdata_reg[30]
  -------------------------------------------------------------------
                         required time                          5.972    
                         arrival time                          -2.749    
  -------------------------------------------------------------------
                         slack                                  3.222    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_top_clk_wiz_3_0 rise@0.000ns - clk_out1_bd_top_clk_wiz_3_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.148ns (37.010%)  route 0.252ns (62.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_top_clk_wiz_3_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.478     0.478    bd_top_i/clk_pll_100/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -2.185 r  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.713    -1.472    bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.446 r  bd_top_i/clk_pll_100/inst/clkout1_buf/O
                         net (fo=6914, routed)        0.587    -0.859    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X52Y102        FDPE                                         r  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y102        FDPE (Prop_fdpe_C_Q)         0.148    -0.711 f  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.252    -0.460    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_wr_reg2
    SLICE_X54Y99         FDPE                                         f  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_top_clk_wiz_3_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.524     0.524    bd_top_i/clk_pll_100/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -2.474 r  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    -1.703    bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.674 r  bd_top_i/clk_pll_100/inst/clkout1_buf/O
                         net (fo=6914, routed)        0.927    -0.747    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X54Y99         FDPE                                         r  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism              0.223    -0.524    
    SLICE_X54Y99         FDPE (Remov_fdpe_C_PRE)     -0.148    -0.672    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                          0.672    
                         arrival time                          -0.460    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_top_clk_wiz_3_0 rise@0.000ns - clk_out1_bd_top_clk_wiz_3_0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.128ns (28.717%)  route 0.318ns (71.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_top_clk_wiz_3_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.478     0.478    bd_top_i/clk_pll_100/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -2.185 r  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.713    -1.472    bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.446 r  bd_top_i/clk_pll_100/inst/clkout1_buf/O
                         net (fo=6914, routed)        0.587    -0.859    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X53Y100        FDPE                                         r  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y100        FDPE (Prop_fdpe_C_Q)         0.128    -0.731 f  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.318    -0.414    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X55Y99         FDPE                                         f  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_top_clk_wiz_3_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.524     0.524    bd_top_i/clk_pll_100/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -2.474 r  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    -1.703    bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.674 r  bd_top_i/clk_pll_100/inst/clkout1_buf/O
                         net (fo=6914, routed)        0.927    -0.747    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/m_aclk
    SLICE_X55Y99         FDPE                                         r  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.223    -0.524    
    SLICE_X55Y99         FDPE (Remov_fdpe_C_PRE)     -0.149    -0.673    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.673    
                         arrival time                          -0.414    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_top_clk_wiz_3_0 rise@0.000ns - clk_out1_bd_top_clk_wiz_3_0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.128ns (28.717%)  route 0.318ns (71.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_top_clk_wiz_3_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.478     0.478    bd_top_i/clk_pll_100/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -2.185 r  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.713    -1.472    bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.446 r  bd_top_i/clk_pll_100/inst/clkout1_buf/O
                         net (fo=6914, routed)        0.587    -0.859    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X53Y100        FDPE                                         r  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y100        FDPE (Prop_fdpe_C_Q)         0.128    -0.731 f  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.318    -0.414    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X55Y99         FDPE                                         f  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_top_clk_wiz_3_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.524     0.524    bd_top_i/clk_pll_100/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -2.474 r  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    -1.703    bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.674 r  bd_top_i/clk_pll_100/inst/clkout1_buf/O
                         net (fo=6914, routed)        0.927    -0.747    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/m_aclk
    SLICE_X55Y99         FDPE                                         r  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.223    -0.524    
    SLICE_X55Y99         FDPE (Remov_fdpe_C_PRE)     -0.149    -0.673    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          0.673    
                         arrival time                          -0.414    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_top_clk_wiz_3_0 rise@0.000ns - clk_out1_bd_top_clk_wiz_3_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.469%)  route 0.280ns (66.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.755ns
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_top_clk_wiz_3_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.478     0.478    bd_top_i/clk_pll_100/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -2.185 r  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.713    -1.472    bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.446 r  bd_top_i/clk_pll_100/inst/clkout1_buf/O
                         net (fo=6914, routed)        0.691    -0.755    bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X23Y97         FDPE                                         r  bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y97         FDPE (Prop_fdpe_C_Q)         0.141    -0.614 f  bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.280    -0.334    bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X21Y100        FDCE                                         f  bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_top_clk_wiz_3_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.524     0.524    bd_top_i/clk_pll_100/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -2.474 r  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    -1.703    bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.674 r  bd_top_i/clk_pll_100/inst/clkout1_buf/O
                         net (fo=6914, routed)        0.897    -0.777    bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X21Y100        FDCE                                         r  bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism              0.223    -0.554    
    SLICE_X21Y100        FDCE (Remov_fdce_C_CLR)     -0.092    -0.646    bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.646    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_top_clk_wiz_3_0 rise@0.000ns - clk_out1_bd_top_clk_wiz_3_0 rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.141ns (22.854%)  route 0.476ns (77.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_top_clk_wiz_3_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.478     0.478    bd_top_i/clk_pll_100/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -2.185 r  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.713    -1.472    bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.446 r  bd_top_i/clk_pll_100/inst/clkout1_buf/O
                         net (fo=6914, routed)        0.587    -0.859    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X53Y100        FDPE                                         r  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y100        FDPE (Prop_fdpe_C_Q)         0.141    -0.718 f  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.476    -0.242    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X56Y98         FDCE                                         f  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_top_clk_wiz_3_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.524     0.524    bd_top_i/clk_pll_100/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -2.474 r  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    -1.703    bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.674 r  bd_top_i/clk_pll_100/inst/clkout1_buf/O
                         net (fo=6914, routed)        0.927    -0.747    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X56Y98         FDCE                                         r  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.223    -0.524    
    SLICE_X56Y98         FDCE (Remov_fdce_C_CLR)     -0.067    -0.591    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.591    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_top_clk_wiz_3_0 rise@0.000ns - clk_out1_bd_top_clk_wiz_3_0 rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.141ns (22.854%)  route 0.476ns (77.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_top_clk_wiz_3_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.478     0.478    bd_top_i/clk_pll_100/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -2.185 r  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.713    -1.472    bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.446 r  bd_top_i/clk_pll_100/inst/clkout1_buf/O
                         net (fo=6914, routed)        0.587    -0.859    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X53Y100        FDPE                                         r  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y100        FDPE (Prop_fdpe_C_Q)         0.141    -0.718 f  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.476    -0.242    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X56Y98         FDCE                                         f  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_top_clk_wiz_3_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.524     0.524    bd_top_i/clk_pll_100/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -2.474 r  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    -1.703    bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.674 r  bd_top_i/clk_pll_100/inst/clkout1_buf/O
                         net (fo=6914, routed)        0.927    -0.747    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X56Y98         FDCE                                         r  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.223    -0.524    
    SLICE_X56Y98         FDCE (Remov_fdce_C_CLR)     -0.067    -0.591    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.591    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_top_clk_wiz_3_0 rise@0.000ns - clk_out1_bd_top_clk_wiz_3_0 rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.141ns (22.854%)  route 0.476ns (77.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_top_clk_wiz_3_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.478     0.478    bd_top_i/clk_pll_100/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -2.185 r  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.713    -1.472    bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.446 r  bd_top_i/clk_pll_100/inst/clkout1_buf/O
                         net (fo=6914, routed)        0.587    -0.859    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X53Y100        FDPE                                         r  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y100        FDPE (Prop_fdpe_C_Q)         0.141    -0.718 f  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.476    -0.242    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X56Y98         FDCE                                         f  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_top_clk_wiz_3_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.524     0.524    bd_top_i/clk_pll_100/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -2.474 r  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    -1.703    bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.674 r  bd_top_i/clk_pll_100/inst/clkout1_buf/O
                         net (fo=6914, routed)        0.927    -0.747    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X56Y98         FDCE                                         r  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism              0.223    -0.524    
    SLICE_X56Y98         FDCE (Remov_fdce_C_CLR)     -0.067    -0.591    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.591    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_top_clk_wiz_3_0 rise@0.000ns - clk_out1_bd_top_clk_wiz_3_0 rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.141ns (22.854%)  route 0.476ns (77.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_top_clk_wiz_3_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.478     0.478    bd_top_i/clk_pll_100/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -2.185 r  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.713    -1.472    bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.446 r  bd_top_i/clk_pll_100/inst/clkout1_buf/O
                         net (fo=6914, routed)        0.587    -0.859    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X53Y100        FDPE                                         r  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y100        FDPE (Prop_fdpe_C_Q)         0.141    -0.718 f  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.476    -0.242    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X56Y98         FDCE                                         f  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_top_clk_wiz_3_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.524     0.524    bd_top_i/clk_pll_100/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -2.474 r  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    -1.703    bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.674 r  bd_top_i/clk_pll_100/inst/clkout1_buf/O
                         net (fo=6914, routed)        0.927    -0.747    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X56Y98         FDCE                                         r  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism              0.223    -0.524    
    SLICE_X56Y98         FDCE (Remov_fdce_C_CLR)     -0.067    -0.591    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.591    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_top_clk_wiz_3_0 rise@0.000ns - clk_out1_bd_top_clk_wiz_3_0 rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.141ns (22.854%)  route 0.476ns (77.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_top_clk_wiz_3_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.478     0.478    bd_top_i/clk_pll_100/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -2.185 r  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.713    -1.472    bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.446 r  bd_top_i/clk_pll_100/inst/clkout1_buf/O
                         net (fo=6914, routed)        0.587    -0.859    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X53Y100        FDPE                                         r  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y100        FDPE (Prop_fdpe_C_Q)         0.141    -0.718 f  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.476    -0.242    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X56Y98         FDCE                                         f  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_top_clk_wiz_3_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.524     0.524    bd_top_i/clk_pll_100/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -2.474 r  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    -1.703    bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.674 r  bd_top_i/clk_pll_100/inst/clkout1_buf/O
                         net (fo=6914, routed)        0.927    -0.747    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X56Y98         FDCE                                         r  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism              0.223    -0.524    
    SLICE_X56Y98         FDCE (Remov_fdce_C_CLR)     -0.067    -0.591    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.591    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_top_clk_wiz_3_0 rise@0.000ns - clk_out1_bd_top_clk_wiz_3_0 rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.141ns (22.854%)  route 0.476ns (77.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_top_clk_wiz_3_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.478     0.478    bd_top_i/clk_pll_100/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -2.185 r  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.713    -1.472    bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.446 r  bd_top_i/clk_pll_100/inst/clkout1_buf/O
                         net (fo=6914, routed)        0.587    -0.859    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X53Y100        FDPE                                         r  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y100        FDPE (Prop_fdpe_C_Q)         0.141    -0.718 f  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.476    -0.242    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X56Y98         FDPE                                         f  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_top_clk_wiz_3_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.524     0.524    bd_top_i/clk_pll_100/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -2.474 r  bd_top_i/clk_pll_100/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    -1.703    bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.674 r  bd_top_i/clk_pll_100/inst/clkout1_buf/O
                         net (fo=6914, routed)        0.927    -0.747    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X56Y98         FDPE                                         r  bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.223    -0.524    
    SLICE_X56Y98         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.595    bd_top_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.595    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.353    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_spi_bd_top_clk_wiz_1_0
  To Clock:  clk_spi_bd_top_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack       27.440ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.374ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.440ns  (required time - arrival time)
  Source:                 bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_spi_bd_top_clk_wiz_1_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_spi_bd_top_clk_wiz_1_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_spi_bd_top_clk_wiz_1_0 rise@30.303ns - clk_spi_bd_top_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.333ns  (logic 0.587ns (25.156%)  route 1.746ns (74.844%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.197ns = ( 28.106 - 30.303 ) 
    Source Clock Delay      (SCD):    -2.656ns
    Clock Pessimism Removal (CPR):    -0.487ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.333ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_bd_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.631     1.631    bd_top_i/clk_pll_33/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.629    -5.998 r  bd_top_i/clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -4.441    bd_top_i/clk_pll_33/inst/clk_spi_bd_top_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -4.360 r  bd_top_i/clk_pll_33/inst/clkout1_buf/O
                         net (fo=1278, routed)        1.704    -2.656    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y80          FDPE                                         r  bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDPE (Prop_fdpe_C_Q)         0.348    -2.308 f  bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.812    -1.496    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X4Y79          LUT3 (Prop_lut3_I2_O)        0.239    -1.257 f  bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.935    -0.323    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X1Y78          FDCE                                         f  bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_bd_top_clk_wiz_1_0 rise edge)
                                                     30.303    30.303 r  
    AC19                 IBUF                         0.000    30.303 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.543    31.846    bd_top_i/clk_pll_33/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.890    24.956 r  bd_top_i/clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    26.441    bd_top_i/clk_pll_33/inst/clk_spi_bd_top_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    26.518 r  bd_top_i/clk_pll_33/inst/clkout1_buf/O
                         net (fo=1278, routed)        1.588    28.106    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X1Y78          FDCE                                         r  bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.487    27.619    
                         clock uncertainty           -0.170    27.449    
    SLICE_X1Y78          FDCE (Recov_fdce_C_CLR)     -0.331    27.118    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         27.118    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 27.440    

Slack (MET) :             27.473ns  (required time - arrival time)
  Source:                 bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_spi_bd_top_clk_wiz_1_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_spi_bd_top_clk_wiz_1_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_spi_bd_top_clk_wiz_1_0 rise@30.303ns - clk_spi_bd_top_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.303ns  (logic 0.587ns (25.486%)  route 1.716ns (74.514%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.195ns = ( 28.108 - 30.303 ) 
    Source Clock Delay      (SCD):    -2.656ns
    Clock Pessimism Removal (CPR):    -0.487ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.333ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_bd_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.631     1.631    bd_top_i/clk_pll_33/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.629    -5.998 r  bd_top_i/clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -4.441    bd_top_i/clk_pll_33/inst/clk_spi_bd_top_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -4.360 r  bd_top_i/clk_pll_33/inst/clkout1_buf/O
                         net (fo=1278, routed)        1.704    -2.656    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y80          FDPE                                         r  bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDPE (Prop_fdpe_C_Q)         0.348    -2.308 f  bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.812    -1.496    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X4Y79          LUT3 (Prop_lut3_I2_O)        0.239    -1.257 f  bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.904    -0.353    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X0Y79          FDCE                                         f  bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_bd_top_clk_wiz_1_0 rise edge)
                                                     30.303    30.303 r  
    AC19                 IBUF                         0.000    30.303 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.543    31.846    bd_top_i/clk_pll_33/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.890    24.956 r  bd_top_i/clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    26.441    bd_top_i/clk_pll_33/inst/clk_spi_bd_top_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    26.518 r  bd_top_i/clk_pll_33/inst/clkout1_buf/O
                         net (fo=1278, routed)        1.590    28.108    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X0Y79          FDCE                                         r  bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.487    27.621    
                         clock uncertainty           -0.170    27.451    
    SLICE_X0Y79          FDCE (Recov_fdce_C_CLR)     -0.331    27.120    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         27.120    
                         arrival time                           0.353    
  -------------------------------------------------------------------
                         slack                                 27.473    

Slack (MET) :             27.473ns  (required time - arrival time)
  Source:                 bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_spi_bd_top_clk_wiz_1_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_spi_bd_top_clk_wiz_1_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_spi_bd_top_clk_wiz_1_0 rise@30.303ns - clk_spi_bd_top_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.303ns  (logic 0.587ns (25.486%)  route 1.716ns (74.514%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.195ns = ( 28.108 - 30.303 ) 
    Source Clock Delay      (SCD):    -2.656ns
    Clock Pessimism Removal (CPR):    -0.487ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.333ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_bd_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.631     1.631    bd_top_i/clk_pll_33/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.629    -5.998 r  bd_top_i/clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -4.441    bd_top_i/clk_pll_33/inst/clk_spi_bd_top_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -4.360 r  bd_top_i/clk_pll_33/inst/clkout1_buf/O
                         net (fo=1278, routed)        1.704    -2.656    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y80          FDPE                                         r  bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDPE (Prop_fdpe_C_Q)         0.348    -2.308 f  bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.812    -1.496    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X4Y79          LUT3 (Prop_lut3_I2_O)        0.239    -1.257 f  bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.904    -0.353    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X0Y79          FDCE                                         f  bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_bd_top_clk_wiz_1_0 rise edge)
                                                     30.303    30.303 r  
    AC19                 IBUF                         0.000    30.303 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.543    31.846    bd_top_i/clk_pll_33/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.890    24.956 r  bd_top_i/clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    26.441    bd_top_i/clk_pll_33/inst/clk_spi_bd_top_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    26.518 r  bd_top_i/clk_pll_33/inst/clkout1_buf/O
                         net (fo=1278, routed)        1.590    28.108    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X0Y79          FDCE                                         r  bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.487    27.621    
                         clock uncertainty           -0.170    27.451    
    SLICE_X0Y79          FDCE (Recov_fdce_C_CLR)     -0.331    27.120    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         27.120    
                         arrival time                           0.353    
  -------------------------------------------------------------------
                         slack                                 27.473    

Slack (MET) :             27.473ns  (required time - arrival time)
  Source:                 bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_spi_bd_top_clk_wiz_1_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_spi_bd_top_clk_wiz_1_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_spi_bd_top_clk_wiz_1_0 rise@30.303ns - clk_spi_bd_top_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.303ns  (logic 0.587ns (25.486%)  route 1.716ns (74.514%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.195ns = ( 28.108 - 30.303 ) 
    Source Clock Delay      (SCD):    -2.656ns
    Clock Pessimism Removal (CPR):    -0.487ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.333ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_bd_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.631     1.631    bd_top_i/clk_pll_33/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.629    -5.998 r  bd_top_i/clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -4.441    bd_top_i/clk_pll_33/inst/clk_spi_bd_top_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -4.360 r  bd_top_i/clk_pll_33/inst/clkout1_buf/O
                         net (fo=1278, routed)        1.704    -2.656    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y80          FDPE                                         r  bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDPE (Prop_fdpe_C_Q)         0.348    -2.308 f  bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.812    -1.496    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X4Y79          LUT3 (Prop_lut3_I2_O)        0.239    -1.257 f  bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.904    -0.353    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X0Y79          FDCE                                         f  bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_bd_top_clk_wiz_1_0 rise edge)
                                                     30.303    30.303 r  
    AC19                 IBUF                         0.000    30.303 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.543    31.846    bd_top_i/clk_pll_33/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.890    24.956 r  bd_top_i/clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    26.441    bd_top_i/clk_pll_33/inst/clk_spi_bd_top_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    26.518 r  bd_top_i/clk_pll_33/inst/clkout1_buf/O
                         net (fo=1278, routed)        1.590    28.108    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X0Y79          FDCE                                         r  bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism             -0.487    27.621    
                         clock uncertainty           -0.170    27.451    
    SLICE_X0Y79          FDCE (Recov_fdce_C_CLR)     -0.331    27.120    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         27.120    
                         arrival time                           0.353    
  -------------------------------------------------------------------
                         slack                                 27.473    

Slack (MET) :             27.476ns  (required time - arrival time)
  Source:                 bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_spi_bd_top_clk_wiz_1_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_spi_bd_top_clk_wiz_1_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_spi_bd_top_clk_wiz_1_0 rise@30.303ns - clk_spi_bd_top_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.337ns  (logic 0.587ns (25.116%)  route 1.750ns (74.884%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.197ns = ( 28.106 - 30.303 ) 
    Source Clock Delay      (SCD):    -2.656ns
    Clock Pessimism Removal (CPR):    -0.487ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.333ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_bd_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.631     1.631    bd_top_i/clk_pll_33/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.629    -5.998 r  bd_top_i/clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -4.441    bd_top_i/clk_pll_33/inst/clk_spi_bd_top_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -4.360 r  bd_top_i/clk_pll_33/inst/clkout1_buf/O
                         net (fo=1278, routed)        1.704    -2.656    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y80          FDPE                                         r  bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDPE (Prop_fdpe_C_Q)         0.348    -2.308 f  bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.812    -1.496    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X4Y79          LUT3 (Prop_lut3_I2_O)        0.239    -1.257 f  bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.938    -0.319    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X0Y78          FDPE                                         f  bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_bd_top_clk_wiz_1_0 rise edge)
                                                     30.303    30.303 r  
    AC19                 IBUF                         0.000    30.303 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.543    31.846    bd_top_i/clk_pll_33/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.890    24.956 r  bd_top_i/clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    26.441    bd_top_i/clk_pll_33/inst/clk_spi_bd_top_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    26.518 r  bd_top_i/clk_pll_33/inst/clkout1_buf/O
                         net (fo=1278, routed)        1.588    28.106    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X0Y78          FDPE                                         r  bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.487    27.619    
                         clock uncertainty           -0.170    27.449    
    SLICE_X0Y78          FDPE (Recov_fdpe_C_PRE)     -0.292    27.157    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         27.157    
                         arrival time                           0.319    
  -------------------------------------------------------------------
                         slack                                 27.476    

Slack (MET) :             27.476ns  (required time - arrival time)
  Source:                 bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_spi_bd_top_clk_wiz_1_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_spi_bd_top_clk_wiz_1_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_spi_bd_top_clk_wiz_1_0 rise@30.303ns - clk_spi_bd_top_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.299ns  (logic 0.587ns (25.528%)  route 1.712ns (74.472%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.195ns = ( 28.108 - 30.303 ) 
    Source Clock Delay      (SCD):    -2.656ns
    Clock Pessimism Removal (CPR):    -0.487ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.333ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_bd_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.631     1.631    bd_top_i/clk_pll_33/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.629    -5.998 r  bd_top_i/clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -4.441    bd_top_i/clk_pll_33/inst/clk_spi_bd_top_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -4.360 r  bd_top_i/clk_pll_33/inst/clkout1_buf/O
                         net (fo=1278, routed)        1.704    -2.656    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y80          FDPE                                         r  bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDPE (Prop_fdpe_C_Q)         0.348    -2.308 f  bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.812    -1.496    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X4Y79          LUT3 (Prop_lut3_I2_O)        0.239    -1.257 f  bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.901    -0.357    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X1Y79          FDCE                                         f  bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_bd_top_clk_wiz_1_0 rise edge)
                                                     30.303    30.303 r  
    AC19                 IBUF                         0.000    30.303 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.543    31.846    bd_top_i/clk_pll_33/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.890    24.956 r  bd_top_i/clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    26.441    bd_top_i/clk_pll_33/inst/clk_spi_bd_top_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    26.518 r  bd_top_i/clk_pll_33/inst/clkout1_buf/O
                         net (fo=1278, routed)        1.590    28.108    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X1Y79          FDCE                                         r  bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.487    27.621    
                         clock uncertainty           -0.170    27.451    
    SLICE_X1Y79          FDCE (Recov_fdce_C_CLR)     -0.331    27.120    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         27.120    
                         arrival time                           0.357    
  -------------------------------------------------------------------
                         slack                                 27.476    

Slack (MET) :             27.476ns  (required time - arrival time)
  Source:                 bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_spi_bd_top_clk_wiz_1_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (recovery check against rising-edge clock clk_spi_bd_top_clk_wiz_1_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_spi_bd_top_clk_wiz_1_0 rise@30.303ns - clk_spi_bd_top_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.299ns  (logic 0.587ns (25.528%)  route 1.712ns (74.472%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.195ns = ( 28.108 - 30.303 ) 
    Source Clock Delay      (SCD):    -2.656ns
    Clock Pessimism Removal (CPR):    -0.487ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.333ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_bd_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.631     1.631    bd_top_i/clk_pll_33/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.629    -5.998 r  bd_top_i/clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -4.441    bd_top_i/clk_pll_33/inst/clk_spi_bd_top_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -4.360 r  bd_top_i/clk_pll_33/inst/clkout1_buf/O
                         net (fo=1278, routed)        1.704    -2.656    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y80          FDPE                                         r  bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDPE (Prop_fdpe_C_Q)         0.348    -2.308 f  bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.812    -1.496    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X4Y79          LUT3 (Prop_lut3_I2_O)        0.239    -1.257 f  bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.901    -0.357    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X1Y79          FDCE                                         f  bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_bd_top_clk_wiz_1_0 rise edge)
                                                     30.303    30.303 r  
    AC19                 IBUF                         0.000    30.303 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.543    31.846    bd_top_i/clk_pll_33/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.890    24.956 r  bd_top_i/clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    26.441    bd_top_i/clk_pll_33/inst/clk_spi_bd_top_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    26.518 r  bd_top_i/clk_pll_33/inst/clkout1_buf/O
                         net (fo=1278, routed)        1.590    28.108    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X1Y79          FDCE                                         r  bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.487    27.621    
                         clock uncertainty           -0.170    27.451    
    SLICE_X1Y79          FDCE (Recov_fdce_C_CLR)     -0.331    27.120    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         27.120    
                         arrival time                           0.357    
  -------------------------------------------------------------------
                         slack                                 27.476    

Slack (MET) :             27.476ns  (required time - arrival time)
  Source:                 bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_spi_bd_top_clk_wiz_1_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (recovery check against rising-edge clock clk_spi_bd_top_clk_wiz_1_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_spi_bd_top_clk_wiz_1_0 rise@30.303ns - clk_spi_bd_top_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.299ns  (logic 0.587ns (25.528%)  route 1.712ns (74.472%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.195ns = ( 28.108 - 30.303 ) 
    Source Clock Delay      (SCD):    -2.656ns
    Clock Pessimism Removal (CPR):    -0.487ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.333ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_bd_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.631     1.631    bd_top_i/clk_pll_33/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.629    -5.998 r  bd_top_i/clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -4.441    bd_top_i/clk_pll_33/inst/clk_spi_bd_top_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -4.360 r  bd_top_i/clk_pll_33/inst/clkout1_buf/O
                         net (fo=1278, routed)        1.704    -2.656    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y80          FDPE                                         r  bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDPE (Prop_fdpe_C_Q)         0.348    -2.308 f  bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.812    -1.496    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X4Y79          LUT3 (Prop_lut3_I2_O)        0.239    -1.257 f  bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.901    -0.357    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X1Y79          FDCE                                         f  bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_bd_top_clk_wiz_1_0 rise edge)
                                                     30.303    30.303 r  
    AC19                 IBUF                         0.000    30.303 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.543    31.846    bd_top_i/clk_pll_33/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.890    24.956 r  bd_top_i/clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    26.441    bd_top_i/clk_pll_33/inst/clk_spi_bd_top_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    26.518 r  bd_top_i/clk_pll_33/inst/clkout1_buf/O
                         net (fo=1278, routed)        1.590    28.108    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X1Y79          FDCE                                         r  bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.487    27.621    
                         clock uncertainty           -0.170    27.451    
    SLICE_X1Y79          FDCE (Recov_fdce_C_CLR)     -0.331    27.120    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         27.120    
                         arrival time                           0.357    
  -------------------------------------------------------------------
                         slack                                 27.476    

Slack (MET) :             27.476ns  (required time - arrival time)
  Source:                 bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_spi_bd_top_clk_wiz_1_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (recovery check against rising-edge clock clk_spi_bd_top_clk_wiz_1_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_spi_bd_top_clk_wiz_1_0 rise@30.303ns - clk_spi_bd_top_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.299ns  (logic 0.587ns (25.528%)  route 1.712ns (74.472%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.195ns = ( 28.108 - 30.303 ) 
    Source Clock Delay      (SCD):    -2.656ns
    Clock Pessimism Removal (CPR):    -0.487ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.333ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_bd_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.631     1.631    bd_top_i/clk_pll_33/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.629    -5.998 r  bd_top_i/clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -4.441    bd_top_i/clk_pll_33/inst/clk_spi_bd_top_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -4.360 r  bd_top_i/clk_pll_33/inst/clkout1_buf/O
                         net (fo=1278, routed)        1.704    -2.656    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y80          FDPE                                         r  bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDPE (Prop_fdpe_C_Q)         0.348    -2.308 f  bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.812    -1.496    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X4Y79          LUT3 (Prop_lut3_I2_O)        0.239    -1.257 f  bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.901    -0.357    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X1Y79          FDCE                                         f  bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_bd_top_clk_wiz_1_0 rise edge)
                                                     30.303    30.303 r  
    AC19                 IBUF                         0.000    30.303 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.543    31.846    bd_top_i/clk_pll_33/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.890    24.956 r  bd_top_i/clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    26.441    bd_top_i/clk_pll_33/inst/clk_spi_bd_top_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    26.518 r  bd_top_i/clk_pll_33/inst/clkout1_buf/O
                         net (fo=1278, routed)        1.590    28.108    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X1Y79          FDCE                                         r  bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.487    27.621    
                         clock uncertainty           -0.170    27.451    
    SLICE_X1Y79          FDCE (Recov_fdce_C_CLR)     -0.331    27.120    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         27.120    
                         arrival time                           0.357    
  -------------------------------------------------------------------
                         slack                                 27.476    

Slack (MET) :             27.479ns  (required time - arrival time)
  Source:                 bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_spi_bd_top_clk_wiz_1_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (recovery check against rising-edge clock clk_spi_bd_top_clk_wiz_1_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_spi_bd_top_clk_wiz_1_0 rise@30.303ns - clk_spi_bd_top_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.333ns  (logic 0.587ns (25.156%)  route 1.746ns (74.844%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.197ns = ( 28.106 - 30.303 ) 
    Source Clock Delay      (SCD):    -2.656ns
    Clock Pessimism Removal (CPR):    -0.487ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.333ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_bd_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.631     1.631    bd_top_i/clk_pll_33/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.629    -5.998 r  bd_top_i/clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -4.441    bd_top_i/clk_pll_33/inst/clk_spi_bd_top_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -4.360 r  bd_top_i/clk_pll_33/inst/clkout1_buf/O
                         net (fo=1278, routed)        1.704    -2.656    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y80          FDPE                                         r  bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDPE (Prop_fdpe_C_Q)         0.348    -2.308 f  bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.812    -1.496    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X4Y79          LUT3 (Prop_lut3_I2_O)        0.239    -1.257 f  bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.935    -0.323    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X1Y78          FDPE                                         f  bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_bd_top_clk_wiz_1_0 rise edge)
                                                     30.303    30.303 r  
    AC19                 IBUF                         0.000    30.303 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.543    31.846    bd_top_i/clk_pll_33/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.890    24.956 r  bd_top_i/clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    26.441    bd_top_i/clk_pll_33/inst/clk_spi_bd_top_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    26.518 r  bd_top_i/clk_pll_33/inst/clkout1_buf/O
                         net (fo=1278, routed)        1.588    28.106    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X1Y78          FDPE                                         r  bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.487    27.619    
                         clock uncertainty           -0.170    27.449    
    SLICE_X1Y78          FDPE (Recov_fdpe_C_PRE)     -0.292    27.157    bd_top_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         27.157    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 27.479    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_spi_bd_top_clk_wiz_1_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock clk_spi_bd_top_clk_wiz_1_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_spi_bd_top_clk_wiz_1_0 rise@0.000ns - clk_spi_bd_top_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.814%)  route 0.154ns (52.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.536ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_bd_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.652     0.652    bd_top_i/clk_pll_33/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.520    -1.867 r  bd_top_i/clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.307    bd_top_i/clk_pll_33/inst/clk_spi_bd_top_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.281 r  bd_top_i/clk_pll_33/inst/clkout1_buf/O
                         net (fo=1278, routed)        0.683    -0.598    bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X29Y83         FDPE                                         r  bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y83         FDPE (Prop_fdpe_C_Q)         0.141    -0.457 f  bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.154    -0.303    bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X29Y82         FDCE                                         f  bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_bd_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.716     0.716    bd_top_i/clk_pll_33/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.847    -2.131 r  bd_top_i/clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.520    bd_top_i/clk_pll_33/inst/clk_spi_bd_top_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.491 r  bd_top_i/clk_pll_33/inst/clkout1_buf/O
                         net (fo=1278, routed)        0.956    -0.536    bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X29Y82         FDCE                                         r  bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.050    -0.585    
    SLICE_X29Y82         FDCE (Remov_fdce_C_CLR)     -0.092    -0.677    bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.677    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_spi_bd_top_clk_wiz_1_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock clk_spi_bd_top_clk_wiz_1_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_spi_bd_top_clk_wiz_1_0 rise@0.000ns - clk_spi_bd_top_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.814%)  route 0.154ns (52.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.536ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_bd_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.652     0.652    bd_top_i/clk_pll_33/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.520    -1.867 r  bd_top_i/clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.307    bd_top_i/clk_pll_33/inst/clk_spi_bd_top_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.281 r  bd_top_i/clk_pll_33/inst/clkout1_buf/O
                         net (fo=1278, routed)        0.683    -0.598    bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X29Y83         FDPE                                         r  bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y83         FDPE (Prop_fdpe_C_Q)         0.141    -0.457 f  bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.154    -0.303    bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X29Y82         FDCE                                         f  bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_bd_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.716     0.716    bd_top_i/clk_pll_33/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.847    -2.131 r  bd_top_i/clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.520    bd_top_i/clk_pll_33/inst/clk_spi_bd_top_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.491 r  bd_top_i/clk_pll_33/inst/clkout1_buf/O
                         net (fo=1278, routed)        0.956    -0.536    bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X29Y82         FDCE                                         r  bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.050    -0.585    
    SLICE_X29Y82         FDCE (Remov_fdce_C_CLR)     -0.092    -0.677    bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.677    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_spi_bd_top_clk_wiz_1_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock clk_spi_bd_top_clk_wiz_1_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_spi_bd_top_clk_wiz_1_0 rise@0.000ns - clk_spi_bd_top_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.814%)  route 0.154ns (52.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.536ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_bd_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.652     0.652    bd_top_i/clk_pll_33/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.520    -1.867 r  bd_top_i/clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.307    bd_top_i/clk_pll_33/inst/clk_spi_bd_top_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.281 r  bd_top_i/clk_pll_33/inst/clkout1_buf/O
                         net (fo=1278, routed)        0.683    -0.598    bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X29Y83         FDPE                                         r  bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y83         FDPE (Prop_fdpe_C_Q)         0.141    -0.457 f  bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.154    -0.303    bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X29Y82         FDCE                                         f  bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_bd_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.716     0.716    bd_top_i/clk_pll_33/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.847    -2.131 r  bd_top_i/clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.520    bd_top_i/clk_pll_33/inst/clk_spi_bd_top_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.491 r  bd_top_i/clk_pll_33/inst/clkout1_buf/O
                         net (fo=1278, routed)        0.956    -0.536    bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X29Y82         FDCE                                         r  bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.050    -0.585    
    SLICE_X29Y82         FDCE (Remov_fdce_C_CLR)     -0.092    -0.677    bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.677    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_spi_bd_top_clk_wiz_1_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock clk_spi_bd_top_clk_wiz_1_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_spi_bd_top_clk_wiz_1_0 rise@0.000ns - clk_spi_bd_top_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.814%)  route 0.154ns (52.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.536ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_bd_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.652     0.652    bd_top_i/clk_pll_33/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.520    -1.867 r  bd_top_i/clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.307    bd_top_i/clk_pll_33/inst/clk_spi_bd_top_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.281 r  bd_top_i/clk_pll_33/inst/clkout1_buf/O
                         net (fo=1278, routed)        0.683    -0.598    bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X29Y83         FDPE                                         r  bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y83         FDPE (Prop_fdpe_C_Q)         0.141    -0.457 f  bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.154    -0.303    bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X29Y82         FDCE                                         f  bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_bd_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.716     0.716    bd_top_i/clk_pll_33/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.847    -2.131 r  bd_top_i/clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.520    bd_top_i/clk_pll_33/inst/clk_spi_bd_top_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.491 r  bd_top_i/clk_pll_33/inst/clkout1_buf/O
                         net (fo=1278, routed)        0.956    -0.536    bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X29Y82         FDCE                                         r  bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.050    -0.585    
    SLICE_X29Y82         FDCE (Remov_fdce_C_CLR)     -0.092    -0.677    bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.677    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_spi_bd_top_clk_wiz_1_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock clk_spi_bd_top_clk_wiz_1_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_spi_bd_top_clk_wiz_1_0 rise@0.000ns - clk_spi_bd_top_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.814%)  route 0.154ns (52.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.536ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_bd_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.652     0.652    bd_top_i/clk_pll_33/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.520    -1.867 r  bd_top_i/clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.307    bd_top_i/clk_pll_33/inst/clk_spi_bd_top_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.281 r  bd_top_i/clk_pll_33/inst/clkout1_buf/O
                         net (fo=1278, routed)        0.683    -0.598    bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X29Y83         FDPE                                         r  bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y83         FDPE (Prop_fdpe_C_Q)         0.141    -0.457 f  bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.154    -0.303    bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X29Y82         FDCE                                         f  bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_bd_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.716     0.716    bd_top_i/clk_pll_33/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.847    -2.131 r  bd_top_i/clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.520    bd_top_i/clk_pll_33/inst/clk_spi_bd_top_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.491 r  bd_top_i/clk_pll_33/inst/clkout1_buf/O
                         net (fo=1278, routed)        0.956    -0.536    bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X29Y82         FDCE                                         r  bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.050    -0.585    
    SLICE_X29Y82         FDCE (Remov_fdce_C_CLR)     -0.092    -0.677    bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.677    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_spi_bd_top_clk_wiz_1_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock clk_spi_bd_top_clk_wiz_1_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_spi_bd_top_clk_wiz_1_0 rise@0.000ns - clk_spi_bd_top_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.814%)  route 0.154ns (52.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.536ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_bd_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.652     0.652    bd_top_i/clk_pll_33/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.520    -1.867 r  bd_top_i/clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.307    bd_top_i/clk_pll_33/inst/clk_spi_bd_top_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.281 r  bd_top_i/clk_pll_33/inst/clkout1_buf/O
                         net (fo=1278, routed)        0.683    -0.598    bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X29Y83         FDPE                                         r  bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y83         FDPE (Prop_fdpe_C_Q)         0.141    -0.457 f  bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.154    -0.303    bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X29Y82         FDPE                                         f  bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_bd_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.716     0.716    bd_top_i/clk_pll_33/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.847    -2.131 r  bd_top_i/clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.520    bd_top_i/clk_pll_33/inst/clk_spi_bd_top_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.491 r  bd_top_i/clk_pll_33/inst/clkout1_buf/O
                         net (fo=1278, routed)        0.956    -0.536    bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X29Y82         FDPE                                         r  bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.050    -0.585    
    SLICE_X29Y82         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.680    bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.680    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_spi_bd_top_clk_wiz_1_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_spi_bd_top_clk_wiz_1_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_spi_bd_top_clk_wiz_1_0 rise@0.000ns - clk_spi_bd_top_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.216%)  route 0.158ns (52.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.536ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_bd_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.652     0.652    bd_top_i/clk_pll_33/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.520    -1.867 r  bd_top_i/clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.307    bd_top_i/clk_pll_33/inst/clk_spi_bd_top_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.281 r  bd_top_i/clk_pll_33/inst/clkout1_buf/O
                         net (fo=1278, routed)        0.683    -0.598    bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X29Y83         FDPE                                         r  bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y83         FDPE (Prop_fdpe_C_Q)         0.141    -0.457 f  bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.158    -0.300    bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X28Y82         FDCE                                         f  bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_bd_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.716     0.716    bd_top_i/clk_pll_33/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.847    -2.131 r  bd_top_i/clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.520    bd_top_i/clk_pll_33/inst/clk_spi_bd_top_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.491 r  bd_top_i/clk_pll_33/inst/clkout1_buf/O
                         net (fo=1278, routed)        0.956    -0.536    bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X28Y82         FDCE                                         r  bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.050    -0.585    
    SLICE_X28Y82         FDCE (Remov_fdce_C_CLR)     -0.092    -0.677    bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.677    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_spi_bd_top_clk_wiz_1_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_spi_bd_top_clk_wiz_1_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_spi_bd_top_clk_wiz_1_0 rise@0.000ns - clk_spi_bd_top_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.216%)  route 0.158ns (52.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.536ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_bd_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.652     0.652    bd_top_i/clk_pll_33/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.520    -1.867 r  bd_top_i/clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.307    bd_top_i/clk_pll_33/inst/clk_spi_bd_top_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.281 r  bd_top_i/clk_pll_33/inst/clkout1_buf/O
                         net (fo=1278, routed)        0.683    -0.598    bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X29Y83         FDPE                                         r  bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y83         FDPE (Prop_fdpe_C_Q)         0.141    -0.457 f  bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.158    -0.300    bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X28Y82         FDCE                                         f  bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_bd_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.716     0.716    bd_top_i/clk_pll_33/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.847    -2.131 r  bd_top_i/clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.520    bd_top_i/clk_pll_33/inst/clk_spi_bd_top_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.491 r  bd_top_i/clk_pll_33/inst/clkout1_buf/O
                         net (fo=1278, routed)        0.956    -0.536    bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X28Y82         FDCE                                         r  bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.050    -0.585    
    SLICE_X28Y82         FDCE (Remov_fdce_C_CLR)     -0.092    -0.677    bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.677    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_spi_bd_top_clk_wiz_1_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_spi_bd_top_clk_wiz_1_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_spi_bd_top_clk_wiz_1_0 rise@0.000ns - clk_spi_bd_top_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.216%)  route 0.158ns (52.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.536ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_bd_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.652     0.652    bd_top_i/clk_pll_33/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.520    -1.867 r  bd_top_i/clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.307    bd_top_i/clk_pll_33/inst/clk_spi_bd_top_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.281 r  bd_top_i/clk_pll_33/inst/clkout1_buf/O
                         net (fo=1278, routed)        0.683    -0.598    bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X29Y83         FDPE                                         r  bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y83         FDPE (Prop_fdpe_C_Q)         0.141    -0.457 f  bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.158    -0.300    bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X28Y82         FDCE                                         f  bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_bd_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.716     0.716    bd_top_i/clk_pll_33/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.847    -2.131 r  bd_top_i/clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.520    bd_top_i/clk_pll_33/inst/clk_spi_bd_top_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.491 r  bd_top_i/clk_pll_33/inst/clkout1_buf/O
                         net (fo=1278, routed)        0.956    -0.536    bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X28Y82         FDCE                                         r  bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.050    -0.585    
    SLICE_X28Y82         FDCE (Remov_fdce_C_CLR)     -0.092    -0.677    bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.677    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_spi_bd_top_clk_wiz_1_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_spi_bd_top_clk_wiz_1_0  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_spi_bd_top_clk_wiz_1_0 rise@0.000ns - clk_spi_bd_top_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.216%)  route 0.158ns (52.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.536ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_bd_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.652     0.652    bd_top_i/clk_pll_33/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.520    -1.867 r  bd_top_i/clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.307    bd_top_i/clk_pll_33/inst/clk_spi_bd_top_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.281 r  bd_top_i/clk_pll_33/inst/clkout1_buf/O
                         net (fo=1278, routed)        0.683    -0.598    bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X29Y83         FDPE                                         r  bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y83         FDPE (Prop_fdpe_C_Q)         0.141    -0.457 f  bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.158    -0.300    bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X28Y82         FDCE                                         f  bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_bd_top_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.716     0.716    bd_top_i/clk_pll_33/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.847    -2.131 r  bd_top_i/clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.520    bd_top_i/clk_pll_33/inst/clk_spi_bd_top_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.491 r  bd_top_i/clk_pll_33/inst/clkout1_buf/O
                         net (fo=1278, routed)        0.956    -0.536    bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X28Y82         FDCE                                         r  bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.050    -0.585    
    SLICE_X28Y82         FDCE (Remov_fdce_C_CLR)     -0.092    -0.677    bd_top_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.677    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.378    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        3.151ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.151ns  (required time - arrival time)
  Source:                 bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE)
  Destination:            bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/RESET
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.849ns  (logic 0.433ns (23.415%)  route 1.416ns (76.585%))
  Logic Levels:           1  (FDPE=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y200         FDPE                         0.000     0.000 r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
    SLICE_X6Y200         FDPE (Prop_fdpe_C_Q)         0.433     0.433 r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=31, routed)          1.416     1.849    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/in0
    PHY_CONTROL_X0Y4     PHY_CONTROL                                  r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/RESET
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    PHY_CONTROL_X0Y4     PHY_CONTROL                  0.000     5.000    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
                         output delay                -0.000     5.000    
  -------------------------------------------------------------------
                         required time                          5.000    
                         arrival time                          -1.849    
  -------------------------------------------------------------------
                         slack                                  3.151    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk_out1_bd_top_clk_wiz_3_0
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        8.580ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.580ns  (required time - arrival time)
  Source:                 bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.350ns  (logic 0.433ns (32.066%)  route 0.917ns (67.934%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y101                                     0.000     0.000 r  bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X20Y101        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.917     1.350    bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X15Y101        FDRE                                         r  bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X15Y101        FDRE (Setup_fdre_C_D)       -0.070     9.930    bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.930    
                         arrival time                          -1.350    
  -------------------------------------------------------------------
                         slack                                  8.580    

Slack (MET) :             8.723ns  (required time - arrival time)
  Source:                 bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.076ns  (logic 0.398ns (36.996%)  route 0.678ns (63.004%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y98                                      0.000     0.000 r  bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X16Y98         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.678     1.076    bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X15Y98         FDRE                                         r  bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X15Y98         FDRE (Setup_fdre_C_D)       -0.201     9.799    bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.799    
                         arrival time                          -1.076    
  -------------------------------------------------------------------
                         slack                                  8.723    

Slack (MET) :             8.924ns  (required time - arrival time)
  Source:                 bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.871ns  (logic 0.398ns (45.675%)  route 0.473ns (54.325%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100                                      0.000     0.000 r  bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X8Y100         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.473     0.871    bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X9Y99          FDRE                                         r  bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X9Y99          FDRE (Setup_fdre_C_D)       -0.205     9.795    bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.795    
                         arrival time                          -0.871    
  -------------------------------------------------------------------
                         slack                                  8.924    

Slack (MET) :             9.032ns  (required time - arrival time)
  Source:                 bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.766ns  (logic 0.398ns (51.950%)  route 0.368ns (48.050%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y97                                      0.000     0.000 r  bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X36Y97         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.368     0.766    bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X35Y98         FDRE                                         r  bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X35Y98         FDRE (Setup_fdre_C_D)       -0.202     9.798    bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.798    
                         arrival time                          -0.766    
  -------------------------------------------------------------------
                         slack                                  9.032    

Slack (MET) :             9.039ns  (required time - arrival time)
  Source:                 bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.928ns  (logic 0.433ns (46.647%)  route 0.495ns (53.353%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y97                                      0.000     0.000 r  bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X36Y97         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.495     0.928    bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X36Y98         FDRE                                         r  bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X36Y98         FDRE (Setup_fdre_C_D)       -0.033     9.967    bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.967    
                         arrival time                          -0.928    
  -------------------------------------------------------------------
                         slack                                  9.039    

Slack (MET) :             9.062ns  (required time - arrival time)
  Source:                 bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.865ns  (logic 0.379ns (43.802%)  route 0.486ns (56.198%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y102                                     0.000     0.000 r  bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X23Y102        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.486     0.865    bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X23Y103        FDRE                                         r  bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X23Y103        FDRE (Setup_fdre_C_D)       -0.073     9.927    bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.927    
                         arrival time                          -0.865    
  -------------------------------------------------------------------
                         slack                                  9.062    

Slack (MET) :             9.067ns  (required time - arrival time)
  Source:                 bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.725ns  (logic 0.348ns (47.971%)  route 0.377ns (52.029%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y99                                      0.000     0.000 r  bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X27Y99         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.377     0.725    bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X26Y99         FDRE                                         r  bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X26Y99         FDRE (Setup_fdre_C_D)       -0.208     9.792    bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.792    
                         arrival time                          -0.725    
  -------------------------------------------------------------------
                         slack                                  9.067    

Slack (MET) :             9.083ns  (required time - arrival time)
  Source:                 bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.705ns  (logic 0.348ns (49.346%)  route 0.357ns (50.654%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y122                                     0.000     0.000 r  bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X19Y122        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.357     0.705    bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X19Y118        FDRE                                         r  bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X19Y118        FDRE (Setup_fdre_C_D)       -0.212     9.788    bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.788    
                         arrival time                          -0.705    
  -------------------------------------------------------------------
                         slack                                  9.083    

Slack (MET) :             9.084ns  (required time - arrival time)
  Source:                 bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.883ns  (logic 0.379ns (42.939%)  route 0.504ns (57.061%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y117                                     0.000     0.000 r  bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X17Y117        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.504     0.883    bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X16Y117        FDRE                                         r  bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X16Y117        FDRE (Setup_fdre_C_D)       -0.033     9.967    bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.967    
                         arrival time                          -0.883    
  -------------------------------------------------------------------
                         slack                                  9.084    

Slack (MET) :             9.120ns  (required time - arrival time)
  Source:                 bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_top_clk_wiz_3_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.805ns  (logic 0.433ns (53.805%)  route 0.372ns (46.195%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y97                                      0.000     0.000 r  bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X36Y97         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.372     0.805    bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X37Y98         FDRE                                         r  bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X37Y98         FDRE (Setup_fdre_C_D)       -0.075     9.925    bd_top_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.925    
                         arrival time                          -0.805    
  -------------------------------------------------------------------
                         slack                                  9.120    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk_ref_bd_top_clk_wiz_2_0
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack       20.153ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.153ns  (required time - arrival time)
  Source:                 bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_ref_bd_top_clk_wiz_2_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.497ns  (logic 0.160ns (32.193%)  route 0.337ns (67.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.722ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_bd_top_clk_wiz_2_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.620     0.620    bd_top_i/clk_pll_200/inst/clk_in1
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -2.231 r  bd_top_i/clk_pll_200/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.620    bd_top_i/clk_pll_200/inst/clk_ref_bd_top_clk_wiz_2_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.591 r  bd_top_i/clk_pll_200/inst/clkout1_buf/O
                         net (fo=62, routed)          0.870    -0.722    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X37Y175        FDRE                                         r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y175        FDRE (Prop_fdre_C_Q)         0.160    -0.562 r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/Q
                         net (fo=1, routed)           0.337    -0.225    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[8]
    SLICE_X38Y181        FDRE                                         r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
    SLICE_X38Y181        FDRE (Setup_fdre_C_D)       -0.072    19.928    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]
  -------------------------------------------------------------------
                         required time                         19.928    
                         arrival time                           0.225    
  -------------------------------------------------------------------
                         slack                                 20.153    

Slack (MET) :             20.195ns  (required time - arrival time)
  Source:                 bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_ref_bd_top_clk_wiz_2_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.522ns  (logic 0.175ns (33.501%)  route 0.347ns (66.499%))
  Logic Levels:           0  
  Clock Path Skew:        0.722ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_bd_top_clk_wiz_2_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.620     0.620    bd_top_i/clk_pll_200/inst/clk_in1
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -2.231 r  bd_top_i/clk_pll_200/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.620    bd_top_i/clk_pll_200/inst/clk_ref_bd_top_clk_wiz_2_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.591 r  bd_top_i/clk_pll_200/inst/clkout1_buf/O
                         net (fo=62, routed)          0.870    -0.722    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X37Y175        FDRE                                         r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y175        FDRE (Prop_fdre_C_Q)         0.175    -0.547 r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/Q
                         net (fo=1, routed)           0.347    -0.200    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[11]
    SLICE_X37Y182        FDRE                                         r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
    SLICE_X37Y182        FDRE (Setup_fdre_C_D)       -0.005    19.995    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]
  -------------------------------------------------------------------
                         required time                         19.995    
                         arrival time                           0.200    
  -------------------------------------------------------------------
                         slack                                 20.195    

Slack (MET) :             20.195ns  (required time - arrival time)
  Source:                 bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_ref_bd_top_clk_wiz_2_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.455ns  (logic 0.160ns (35.168%)  route 0.295ns (64.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.722ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_bd_top_clk_wiz_2_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.620     0.620    bd_top_i/clk_pll_200/inst/clk_in1
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -2.231 r  bd_top_i/clk_pll_200/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.620    bd_top_i/clk_pll_200/inst/clk_ref_bd_top_clk_wiz_2_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.591 r  bd_top_i/clk_pll_200/inst/clkout1_buf/O
                         net (fo=62, routed)          0.870    -0.722    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X37Y175        FDRE                                         r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y175        FDRE (Prop_fdre_C_Q)         0.160    -0.562 r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/Q
                         net (fo=1, routed)           0.295    -0.267    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[7]
    SLICE_X39Y181        FDRE                                         r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
    SLICE_X39Y181        FDRE (Setup_fdre_C_D)       -0.072    19.928    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]
  -------------------------------------------------------------------
                         required time                         19.928    
                         arrival time                           0.267    
  -------------------------------------------------------------------
                         slack                                 20.195    

Slack (MET) :             20.211ns  (required time - arrival time)
  Source:                 bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_ref_bd_top_clk_wiz_2_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.500ns  (logic 0.175ns (35.007%)  route 0.325ns (64.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.716ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.716ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_bd_top_clk_wiz_2_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.620     0.620    bd_top_i/clk_pll_200/inst/clk_in1
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -2.231 r  bd_top_i/clk_pll_200/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.620    bd_top_i/clk_pll_200/inst/clk_ref_bd_top_clk_wiz_2_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.591 r  bd_top_i/clk_pll_200/inst/clkout1_buf/O
                         net (fo=62, routed)          0.876    -0.716    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X39Y180        FDRE                                         r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y180        FDRE (Prop_fdre_C_Q)         0.175    -0.541 r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/Q
                         net (fo=1, routed)           0.325    -0.216    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[9]
    SLICE_X38Y179        FDRE                                         r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
    SLICE_X38Y179        FDRE (Setup_fdre_C_D)       -0.005    19.995    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]
  -------------------------------------------------------------------
                         required time                         19.995    
                         arrival time                           0.216    
  -------------------------------------------------------------------
                         slack                                 20.211    

Slack (MET) :             20.222ns  (required time - arrival time)
  Source:                 bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_ref_bd_top_clk_wiz_2_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[10]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.465ns  (logic 0.175ns (37.614%)  route 0.290ns (62.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.722ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_bd_top_clk_wiz_2_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.620     0.620    bd_top_i/clk_pll_200/inst/clk_in1
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -2.231 r  bd_top_i/clk_pll_200/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.620    bd_top_i/clk_pll_200/inst/clk_ref_bd_top_clk_wiz_2_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.591 r  bd_top_i/clk_pll_200/inst/clkout1_buf/O
                         net (fo=62, routed)          0.870    -0.722    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X37Y175        FDRE                                         r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y175        FDRE (Prop_fdre_C_Q)         0.175    -0.547 r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[10]/Q
                         net (fo=1, routed)           0.290    -0.257    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[10]
    SLICE_X40Y182        FDRE                                         r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
    SLICE_X40Y182        FDRE (Setup_fdre_C_D)       -0.035    19.965    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[10]
  -------------------------------------------------------------------
                         required time                         19.965    
                         arrival time                           0.257    
  -------------------------------------------------------------------
                         slack                                 20.222    

Slack (MET) :             20.250ns  (required time - arrival time)
  Source:                 bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_ref_bd_top_clk_wiz_2_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.431ns  (logic 0.175ns (40.560%)  route 0.256ns (59.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.716ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.716ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_bd_top_clk_wiz_2_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.620     0.620    bd_top_i/clk_pll_200/inst/clk_in1
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -2.231 r  bd_top_i/clk_pll_200/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.620    bd_top_i/clk_pll_200/inst/clk_ref_bd_top_clk_wiz_2_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.591 r  bd_top_i/clk_pll_200/inst/clkout1_buf/O
                         net (fo=62, routed)          0.876    -0.716    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X39Y180        FDRE                                         r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y180        FDRE (Prop_fdre_C_Q)         0.175    -0.541 r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]/Q
                         net (fo=1, routed)           0.256    -0.285    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[5]
    SLICE_X36Y180        FDRE                                         r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
    SLICE_X36Y180        FDRE (Setup_fdre_C_D)       -0.035    19.965    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]
  -------------------------------------------------------------------
                         required time                         19.965    
                         arrival time                           0.285    
  -------------------------------------------------------------------
                         slack                                 20.250    

Slack (MET) :             20.251ns  (required time - arrival time)
  Source:                 bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_ref_bd_top_clk_wiz_2_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.399ns  (logic 0.160ns (40.126%)  route 0.239ns (59.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.722ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_bd_top_clk_wiz_2_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.620     0.620    bd_top_i/clk_pll_200/inst/clk_in1
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -2.231 r  bd_top_i/clk_pll_200/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.620    bd_top_i/clk_pll_200/inst/clk_ref_bd_top_clk_wiz_2_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.591 r  bd_top_i/clk_pll_200/inst/clkout1_buf/O
                         net (fo=62, routed)          0.870    -0.722    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X37Y175        FDRE                                         r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y175        FDRE (Prop_fdre_C_Q)         0.160    -0.562 r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/Q
                         net (fo=1, routed)           0.239    -0.323    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[6]
    SLICE_X37Y176        FDRE                                         r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
    SLICE_X37Y176        FDRE (Setup_fdre_C_D)       -0.072    19.928    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]
  -------------------------------------------------------------------
                         required time                         19.928    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 20.251    

Slack (MET) :             20.265ns  (required time - arrival time)
  Source:                 bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_ref_bd_top_clk_wiz_2_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.354ns  (logic 0.160ns (45.137%)  route 0.194ns (54.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.722ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_bd_top_clk_wiz_2_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.620     0.620    bd_top_i/clk_pll_200/inst/clk_in1
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -2.231 r  bd_top_i/clk_pll_200/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.620    bd_top_i/clk_pll_200/inst/clk_ref_bd_top_clk_wiz_2_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.591 r  bd_top_i/clk_pll_200/inst/clkout1_buf/O
                         net (fo=62, routed)          0.870    -0.722    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X37Y175        FDRE                                         r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y175        FDRE (Prop_fdre_C_Q)         0.160    -0.562 r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/Q
                         net (fo=1, routed)           0.194    -0.368    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[3]
    SLICE_X36Y177        FDRE                                         r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
    SLICE_X36Y177        FDRE (Setup_fdre_C_D)       -0.103    19.897    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]
  -------------------------------------------------------------------
                         required time                         19.897    
                         arrival time                           0.368    
  -------------------------------------------------------------------
                         slack                                 20.265    

Slack (MET) :             20.288ns  (required time - arrival time)
  Source:                 bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ref_bd_top_clk_wiz_2_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.429ns  (logic 0.175ns (40.747%)  route 0.254ns (59.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.722ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_bd_top_clk_wiz_2_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.620     0.620    bd_top_i/clk_pll_200/inst/clk_in1
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -2.231 r  bd_top_i/clk_pll_200/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.620    bd_top_i/clk_pll_200/inst/clk_ref_bd_top_clk_wiz_2_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.591 r  bd_top_i/clk_pll_200/inst/clkout1_buf/O
                         net (fo=62, routed)          0.870    -0.722    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X37Y175        FDRE                                         r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y175        FDRE (Prop_fdre_C_Q)         0.175    -0.547 r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/Q
                         net (fo=1, routed)           0.254    -0.293    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[2]
    SLICE_X41Y179        FDRE                                         r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
    SLICE_X41Y179        FDRE (Setup_fdre_C_D)       -0.005    19.995    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]
  -------------------------------------------------------------------
                         required time                         19.995    
                         arrival time                           0.293    
  -------------------------------------------------------------------
                         slack                                 20.288    

Slack (MET) :             20.322ns  (required time - arrival time)
  Source:                 bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_ref_bd_top_clk_wiz_2_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.359ns  (logic 0.175ns (48.694%)  route 0.184ns (51.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.716ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.716ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_bd_top_clk_wiz_2_0 rise edge)
                                                      0.000     0.000 r  
    AC19                 IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.620     0.620    bd_top_i/clk_pll_200/inst/clk_in1
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -2.231 r  bd_top_i/clk_pll_200/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.620    bd_top_i/clk_pll_200/inst/clk_ref_bd_top_clk_wiz_2_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.591 r  bd_top_i/clk_pll_200/inst/clkout1_buf/O
                         net (fo=62, routed)          0.876    -0.716    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X39Y180        FDRE                                         r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y180        FDRE (Prop_fdre_C_Q)         0.175    -0.541 r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/Q
                         net (fo=1, routed)           0.184    -0.357    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[4]
    SLICE_X40Y179        FDRE                                         r  bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
    SLICE_X40Y179        FDRE (Setup_fdre_C_D)       -0.035    19.965    bd_top_i/mig_7series_0/u_bd_top_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]
  -------------------------------------------------------------------
                         required time                         19.965    
                         arrival time                           0.357    
  -------------------------------------------------------------------
                         slack                                 20.322    





