{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1557314898514 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1557314898514 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 08 13:28:18 2019 " "Processing started: Wed May 08 13:28:18 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1557314898514 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1557314898514 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA_P4 -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_P4 -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1557314898514 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1557314898874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-Behavorial " "Found design unit 1: top-Behavorial" {  } { { "top.vhd" "" { Text "C:/altera/13.1/projects/FPGA_P4/top.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557314899451 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.vhd" "" { Text "C:/altera/13.1/projects/FPGA_P4/top.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557314899451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557314899451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_slave.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi_slave.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SPI_slave-Behavorial " "Found design unit 1: SPI_slave-Behavorial" {  } { { "SPI_slave.vhd" "" { Text "C:/altera/13.1/projects/FPGA_P4/SPI_slave.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557314899451 ""} { "Info" "ISGN_ENTITY_NAME" "1 SPI_slave " "Found entity 1: SPI_slave" {  } { { "SPI_slave.vhd" "" { Text "C:/altera/13.1/projects/FPGA_P4/SPI_slave.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557314899451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557314899451 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1557314899483 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ecg_reset_n top.vhd(35) " "VHDL Signal Declaration warning at top.vhd(35): used explicit default value for signal \"ecg_reset_n\" because signal was never assigned a value" {  } { { "top.vhd" "" { Text "C:/altera/13.1/projects/FPGA_P4/top.vhd" 35 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1557314899483 "|top"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "rec_reset_n top.vhd(36) " "VHDL Signal Declaration warning at top.vhd(36): used explicit default value for signal \"rec_reset_n\" because signal was never assigned a value" {  } { { "top.vhd" "" { Text "C:/altera/13.1/projects/FPGA_P4/top.vhd" 36 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1557314899483 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_slave SPI_slave:ecg_spi " "Elaborating entity \"SPI_slave\" for hierarchy \"SPI_slave:ecg_spi\"" {  } { { "top.vhd" "ecg_spi" { Text "C:/altera/13.1/projects/FPGA_P4/top.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557314899498 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n SPI_slave.vhd(53) " "VHDL Process Statement warning at SPI_slave.vhd(53): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/altera/13.1/projects/FPGA_P4/SPI_slave.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557314899498 "|top|SPI_slave:ecg_spi"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt SPI_slave.vhd(66) " "VHDL Process Statement warning at SPI_slave.vhd(66): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/altera/13.1/projects/FPGA_P4/SPI_slave.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557314899498 "|top|SPI_slave:ecg_spi"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt SPI_slave.vhd(71) " "VHDL Process Statement warning at SPI_slave.vhd(71): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/altera/13.1/projects/FPGA_P4/SPI_slave.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557314899498 "|top|SPI_slave:ecg_spi"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "st_load_trdy SPI_slave.vhd(76) " "VHDL Process Statement warning at SPI_slave.vhd(76): signal \"st_load_trdy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/altera/13.1/projects/FPGA_P4/SPI_slave.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557314899498 "|top|SPI_slave:ecg_spi"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n SPI_slave.vhd(76) " "VHDL Process Statement warning at SPI_slave.vhd(76): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/altera/13.1/projects/FPGA_P4/SPI_slave.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557314899498 "|top|SPI_slave:ecg_spi"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "st_load_trdy SPI_slave.vhd(78) " "VHDL Process Statement warning at SPI_slave.vhd(78): signal \"st_load_trdy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/altera/13.1/projects/FPGA_P4/SPI_slave.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557314899498 "|top|SPI_slave:ecg_spi"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_add SPI_slave.vhd(80) " "VHDL Process Statement warning at SPI_slave.vhd(80): signal \"wr_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/altera/13.1/projects/FPGA_P4/SPI_slave.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557314899498 "|top|SPI_slave:ecg_spi"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt SPI_slave.vhd(80) " "VHDL Process Statement warning at SPI_slave.vhd(80): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/altera/13.1/projects/FPGA_P4/SPI_slave.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557314899498 "|top|SPI_slave:ecg_spi"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_add SPI_slave.vhd(82) " "VHDL Process Statement warning at SPI_slave.vhd(82): signal \"rd_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/altera/13.1/projects/FPGA_P4/SPI_slave.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557314899498 "|top|SPI_slave:ecg_spi"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt SPI_slave.vhd(82) " "VHDL Process Statement warning at SPI_slave.vhd(82): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/altera/13.1/projects/FPGA_P4/SPI_slave.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557314899498 "|top|SPI_slave:ecg_spi"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "st_load_rrdy SPI_slave.vhd(87) " "VHDL Process Statement warning at SPI_slave.vhd(87): signal \"st_load_rrdy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/altera/13.1/projects/FPGA_P4/SPI_slave.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557314899498 "|top|SPI_slave:ecg_spi"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n SPI_slave.vhd(87) " "VHDL Process Statement warning at SPI_slave.vhd(87): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/altera/13.1/projects/FPGA_P4/SPI_slave.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557314899498 "|top|SPI_slave:ecg_spi"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "st_load_rrdy SPI_slave.vhd(89) " "VHDL Process Statement warning at SPI_slave.vhd(89): signal \"st_load_rrdy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/altera/13.1/projects/FPGA_P4/SPI_slave.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557314899498 "|top|SPI_slave:ecg_spi"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_add SPI_slave.vhd(91) " "VHDL Process Statement warning at SPI_slave.vhd(91): signal \"wr_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/altera/13.1/projects/FPGA_P4/SPI_slave.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557314899498 "|top|SPI_slave:ecg_spi"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt SPI_slave.vhd(91) " "VHDL Process Statement warning at SPI_slave.vhd(91): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/altera/13.1/projects/FPGA_P4/SPI_slave.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557314899498 "|top|SPI_slave:ecg_spi"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_add SPI_slave.vhd(93) " "VHDL Process Statement warning at SPI_slave.vhd(93): signal \"wr_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/altera/13.1/projects/FPGA_P4/SPI_slave.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557314899514 "|top|SPI_slave:ecg_spi"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt SPI_slave.vhd(93) " "VHDL Process Statement warning at SPI_slave.vhd(93): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/altera/13.1/projects/FPGA_P4/SPI_slave.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557314899514 "|top|SPI_slave:ecg_spi"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "st_load_roe SPI_slave.vhd(98) " "VHDL Process Statement warning at SPI_slave.vhd(98): signal \"st_load_roe\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/altera/13.1/projects/FPGA_P4/SPI_slave.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557314899514 "|top|SPI_slave:ecg_spi"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n SPI_slave.vhd(98) " "VHDL Process Statement warning at SPI_slave.vhd(98): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/altera/13.1/projects/FPGA_P4/SPI_slave.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557314899514 "|top|SPI_slave:ecg_spi"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "st_load_roe SPI_slave.vhd(100) " "VHDL Process Statement warning at SPI_slave.vhd(100): signal \"st_load_roe\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/altera/13.1/projects/FPGA_P4/SPI_slave.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557314899514 "|top|SPI_slave:ecg_spi"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rrdy SPI_slave.vhd(102) " "VHDL Process Statement warning at SPI_slave.vhd(102): signal \"rrdy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/altera/13.1/projects/FPGA_P4/SPI_slave.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557314899514 "|top|SPI_slave:ecg_spi"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_add SPI_slave.vhd(102) " "VHDL Process Statement warning at SPI_slave.vhd(102): signal \"wr_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/altera/13.1/projects/FPGA_P4/SPI_slave.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557314899514 "|top|SPI_slave:ecg_spi"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt SPI_slave.vhd(102) " "VHDL Process Statement warning at SPI_slave.vhd(102): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/altera/13.1/projects/FPGA_P4/SPI_slave.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557314899514 "|top|SPI_slave:ecg_spi"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_add SPI_slave.vhd(104) " "VHDL Process Statement warning at SPI_slave.vhd(104): signal \"wr_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/altera/13.1/projects/FPGA_P4/SPI_slave.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557314899514 "|top|SPI_slave:ecg_spi"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt SPI_slave.vhd(104) " "VHDL Process Statement warning at SPI_slave.vhd(104): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/altera/13.1/projects/FPGA_P4/SPI_slave.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557314899514 "|top|SPI_slave:ecg_spi"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n SPI_slave.vhd(110) " "VHDL Process Statement warning at SPI_slave.vhd(110): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/altera/13.1/projects/FPGA_P4/SPI_slave.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557314899531 "|top|SPI_slave:ecg_spi"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_add SPI_slave.vhd(114) " "VHDL Process Statement warning at SPI_slave.vhd(114): signal \"wr_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/altera/13.1/projects/FPGA_P4/SPI_slave.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557314899545 "|top|SPI_slave:ecg_spi"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt SPI_slave.vhd(114) " "VHDL Process Statement warning at SPI_slave.vhd(114): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/altera/13.1/projects/FPGA_P4/SPI_slave.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557314899545 "|top|SPI_slave:ecg_spi"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n SPI_slave.vhd(120) " "VHDL Process Statement warning at SPI_slave.vhd(120): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/altera/13.1/projects/FPGA_P4/SPI_slave.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557314899545 "|top|SPI_slave:ecg_spi"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rx_buf SPI_slave.vhd(123) " "VHDL Process Statement warning at SPI_slave.vhd(123): signal \"rx_buf\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/altera/13.1/projects/FPGA_P4/SPI_slave.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557314899545 "|top|SPI_slave:ecg_spi"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n SPI_slave.vhd(127) " "VHDL Process Statement warning at SPI_slave.vhd(127): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/altera/13.1/projects/FPGA_P4/SPI_slave.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557314899545 "|top|SPI_slave:ecg_spi"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tx_load_data SPI_slave.vhd(130) " "VHDL Process Statement warning at SPI_slave.vhd(130): signal \"tx_load_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/altera/13.1/projects/FPGA_P4/SPI_slave.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557314899545 "|top|SPI_slave:ecg_spi"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_add SPI_slave.vhd(131) " "VHDL Process Statement warning at SPI_slave.vhd(131): signal \"rd_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/altera/13.1/projects/FPGA_P4/SPI_slave.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557314899545 "|top|SPI_slave:ecg_spi"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt SPI_slave.vhd(131) " "VHDL Process Statement warning at SPI_slave.vhd(131): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/altera/13.1/projects/FPGA_P4/SPI_slave.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557314899545 "|top|SPI_slave:ecg_spi"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n SPI_slave.vhd(136) " "VHDL Process Statement warning at SPI_slave.vhd(136): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/altera/13.1/projects/FPGA_P4/SPI_slave.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557314899545 "|top|SPI_slave:ecg_spi"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_add SPI_slave.vhd(138) " "VHDL Process Statement warning at SPI_slave.vhd(138): signal \"rd_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/altera/13.1/projects/FPGA_P4/SPI_slave.vhd" 138 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557314899545 "|top|SPI_slave:ecg_spi"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_add SPI_slave.vhd(145) " "VHDL Process Statement warning at SPI_slave.vhd(145): signal \"rd_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/altera/13.1/projects/FPGA_P4/SPI_slave.vhd" 145 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557314899545 "|top|SPI_slave:ecg_spi"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt SPI_slave.vhd(145) " "VHDL Process Statement warning at SPI_slave.vhd(145): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/altera/13.1/projects/FPGA_P4/SPI_slave.vhd" 145 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557314899545 "|top|SPI_slave:ecg_spi"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rx_data SPI_slave.vhd(62) " "VHDL Process Statement warning at SPI_slave.vhd(62): inferring latch(es) for signal or variable \"rx_data\", which holds its previous value in one or more paths through the process" {  } { { "SPI_slave.vhd" "" { Text "C:/altera/13.1/projects/FPGA_P4/SPI_slave.vhd" 62 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1557314899545 "|top|SPI_slave:ecg_spi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[0\] SPI_slave.vhd(62) " "Inferred latch for \"rx_data\[0\]\" at SPI_slave.vhd(62)" {  } { { "SPI_slave.vhd" "" { Text "C:/altera/13.1/projects/FPGA_P4/SPI_slave.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557314899545 "|top|SPI_slave:ecg_spi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[1\] SPI_slave.vhd(62) " "Inferred latch for \"rx_data\[1\]\" at SPI_slave.vhd(62)" {  } { { "SPI_slave.vhd" "" { Text "C:/altera/13.1/projects/FPGA_P4/SPI_slave.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557314899545 "|top|SPI_slave:ecg_spi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[2\] SPI_slave.vhd(62) " "Inferred latch for \"rx_data\[2\]\" at SPI_slave.vhd(62)" {  } { { "SPI_slave.vhd" "" { Text "C:/altera/13.1/projects/FPGA_P4/SPI_slave.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557314899545 "|top|SPI_slave:ecg_spi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[3\] SPI_slave.vhd(62) " "Inferred latch for \"rx_data\[3\]\" at SPI_slave.vhd(62)" {  } { { "SPI_slave.vhd" "" { Text "C:/altera/13.1/projects/FPGA_P4/SPI_slave.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557314899545 "|top|SPI_slave:ecg_spi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[4\] SPI_slave.vhd(62) " "Inferred latch for \"rx_data\[4\]\" at SPI_slave.vhd(62)" {  } { { "SPI_slave.vhd" "" { Text "C:/altera/13.1/projects/FPGA_P4/SPI_slave.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557314899545 "|top|SPI_slave:ecg_spi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[5\] SPI_slave.vhd(62) " "Inferred latch for \"rx_data\[5\]\" at SPI_slave.vhd(62)" {  } { { "SPI_slave.vhd" "" { Text "C:/altera/13.1/projects/FPGA_P4/SPI_slave.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557314899545 "|top|SPI_slave:ecg_spi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[6\] SPI_slave.vhd(62) " "Inferred latch for \"rx_data\[6\]\" at SPI_slave.vhd(62)" {  } { { "SPI_slave.vhd" "" { Text "C:/altera/13.1/projects/FPGA_P4/SPI_slave.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557314899545 "|top|SPI_slave:ecg_spi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[7\] SPI_slave.vhd(62) " "Inferred latch for \"rx_data\[7\]\" at SPI_slave.vhd(62)" {  } { { "SPI_slave.vhd" "" { Text "C:/altera/13.1/projects/FPGA_P4/SPI_slave.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557314899545 "|top|SPI_slave:ecg_spi"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "SPI_slave.vhd" "" { Text "C:/altera/13.1/projects/FPGA_P4/SPI_slave.vhd" 56 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1557314900342 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1557314900342 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:ecg_spi\|trdy SPI_slave:ecg_spi\|trdy~_emulated SPI_slave:ecg_spi\|trdy~1 " "Register \"SPI_slave:ecg_spi\|trdy\" is converted into an equivalent circuit using register \"SPI_slave:ecg_spi\|trdy~_emulated\" and latch \"SPI_slave:ecg_spi\|trdy~1\"" {  } { { "SPI_slave.vhd" "" { Text "C:/altera/13.1/projects/FPGA_P4/SPI_slave.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557314900342 "|top|SPI_slave:ecg_spi|trdy"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:ecg_spi\|rrdy SPI_slave:ecg_spi\|rrdy~_emulated SPI_slave:ecg_spi\|rrdy~1 " "Register \"SPI_slave:ecg_spi\|rrdy\" is converted into an equivalent circuit using register \"SPI_slave:ecg_spi\|rrdy~_emulated\" and latch \"SPI_slave:ecg_spi\|rrdy~1\"" {  } { { "SPI_slave.vhd" "" { Text "C:/altera/13.1/projects/FPGA_P4/SPI_slave.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557314900342 "|top|SPI_slave:ecg_spi|rrdy"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:ecg_spi\|roe SPI_slave:ecg_spi\|roe~_emulated SPI_slave:ecg_spi\|roe~1 " "Register \"SPI_slave:ecg_spi\|roe\" is converted into an equivalent circuit using register \"SPI_slave:ecg_spi\|roe~_emulated\" and latch \"SPI_slave:ecg_spi\|roe~1\"" {  } { { "SPI_slave.vhd" "" { Text "C:/altera/13.1/projects/FPGA_P4/SPI_slave.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557314900342 "|top|SPI_slave:ecg_spi|roe"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:rec_spi\|trdy SPI_slave:rec_spi\|trdy~_emulated SPI_slave:rec_spi\|trdy~1 " "Register \"SPI_slave:rec_spi\|trdy\" is converted into an equivalent circuit using register \"SPI_slave:rec_spi\|trdy~_emulated\" and latch \"SPI_slave:rec_spi\|trdy~1\"" {  } { { "SPI_slave.vhd" "" { Text "C:/altera/13.1/projects/FPGA_P4/SPI_slave.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557314900342 "|top|SPI_slave:rec_spi|trdy"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:rec_spi\|rrdy SPI_slave:rec_spi\|rrdy~_emulated SPI_slave:rec_spi\|rrdy~1 " "Register \"SPI_slave:rec_spi\|rrdy\" is converted into an equivalent circuit using register \"SPI_slave:rec_spi\|rrdy~_emulated\" and latch \"SPI_slave:rec_spi\|rrdy~1\"" {  } { { "SPI_slave.vhd" "" { Text "C:/altera/13.1/projects/FPGA_P4/SPI_slave.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557314900342 "|top|SPI_slave:rec_spi|rrdy"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:rec_spi\|roe SPI_slave:rec_spi\|roe~_emulated SPI_slave:rec_spi\|roe~1 " "Register \"SPI_slave:rec_spi\|roe\" is converted into an equivalent circuit using register \"SPI_slave:rec_spi\|roe~_emulated\" and latch \"SPI_slave:rec_spi\|roe~1\"" {  } { { "SPI_slave.vhd" "" { Text "C:/altera/13.1/projects/FPGA_P4/SPI_slave.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557314900342 "|top|SPI_slave:rec_spi|roe"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:ecg_spi\|tx_buf\[7\] SPI_slave:ecg_spi\|tx_buf\[7\]~_emulated SPI_slave:ecg_spi\|tx_buf\[7\]~1 " "Register \"SPI_slave:ecg_spi\|tx_buf\[7\]\" is converted into an equivalent circuit using register \"SPI_slave:ecg_spi\|tx_buf\[7\]~_emulated\" and latch \"SPI_slave:ecg_spi\|tx_buf\[7\]~1\"" {  } { { "SPI_slave.vhd" "" { Text "C:/altera/13.1/projects/FPGA_P4/SPI_slave.vhd" 127 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557314900342 "|top|SPI_slave:ecg_spi|tx_buf[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:rec_spi\|tx_buf\[7\] SPI_slave:rec_spi\|tx_buf\[7\]~_emulated SPI_slave:rec_spi\|tx_buf\[7\]~1 " "Register \"SPI_slave:rec_spi\|tx_buf\[7\]\" is converted into an equivalent circuit using register \"SPI_slave:rec_spi\|tx_buf\[7\]~_emulated\" and latch \"SPI_slave:rec_spi\|tx_buf\[7\]~1\"" {  } { { "SPI_slave.vhd" "" { Text "C:/altera/13.1/projects/FPGA_P4/SPI_slave.vhd" 127 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557314900342 "|top|SPI_slave:rec_spi|tx_buf[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:ecg_spi\|tx_buf\[6\] SPI_slave:ecg_spi\|tx_buf\[6\]~_emulated SPI_slave:ecg_spi\|tx_buf\[6\]~5 " "Register \"SPI_slave:ecg_spi\|tx_buf\[6\]\" is converted into an equivalent circuit using register \"SPI_slave:ecg_spi\|tx_buf\[6\]~_emulated\" and latch \"SPI_slave:ecg_spi\|tx_buf\[6\]~5\"" {  } { { "SPI_slave.vhd" "" { Text "C:/altera/13.1/projects/FPGA_P4/SPI_slave.vhd" 127 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557314900342 "|top|SPI_slave:ecg_spi|tx_buf[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:rec_spi\|tx_buf\[6\] SPI_slave:rec_spi\|tx_buf\[6\]~_emulated SPI_slave:rec_spi\|tx_buf\[6\]~5 " "Register \"SPI_slave:rec_spi\|tx_buf\[6\]\" is converted into an equivalent circuit using register \"SPI_slave:rec_spi\|tx_buf\[6\]~_emulated\" and latch \"SPI_slave:rec_spi\|tx_buf\[6\]~5\"" {  } { { "SPI_slave.vhd" "" { Text "C:/altera/13.1/projects/FPGA_P4/SPI_slave.vhd" 127 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557314900342 "|top|SPI_slave:rec_spi|tx_buf[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:ecg_spi\|tx_buf\[5\] SPI_slave:ecg_spi\|tx_buf\[5\]~_emulated SPI_slave:ecg_spi\|tx_buf\[5\]~9 " "Register \"SPI_slave:ecg_spi\|tx_buf\[5\]\" is converted into an equivalent circuit using register \"SPI_slave:ecg_spi\|tx_buf\[5\]~_emulated\" and latch \"SPI_slave:ecg_spi\|tx_buf\[5\]~9\"" {  } { { "SPI_slave.vhd" "" { Text "C:/altera/13.1/projects/FPGA_P4/SPI_slave.vhd" 127 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557314900342 "|top|SPI_slave:ecg_spi|tx_buf[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:rec_spi\|tx_buf\[5\] SPI_slave:rec_spi\|tx_buf\[5\]~_emulated SPI_slave:rec_spi\|tx_buf\[5\]~9 " "Register \"SPI_slave:rec_spi\|tx_buf\[5\]\" is converted into an equivalent circuit using register \"SPI_slave:rec_spi\|tx_buf\[5\]~_emulated\" and latch \"SPI_slave:rec_spi\|tx_buf\[5\]~9\"" {  } { { "SPI_slave.vhd" "" { Text "C:/altera/13.1/projects/FPGA_P4/SPI_slave.vhd" 127 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557314900342 "|top|SPI_slave:rec_spi|tx_buf[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:ecg_spi\|tx_buf\[4\] SPI_slave:ecg_spi\|tx_buf\[4\]~_emulated SPI_slave:ecg_spi\|tx_buf\[4\]~13 " "Register \"SPI_slave:ecg_spi\|tx_buf\[4\]\" is converted into an equivalent circuit using register \"SPI_slave:ecg_spi\|tx_buf\[4\]~_emulated\" and latch \"SPI_slave:ecg_spi\|tx_buf\[4\]~13\"" {  } { { "SPI_slave.vhd" "" { Text "C:/altera/13.1/projects/FPGA_P4/SPI_slave.vhd" 127 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557314900342 "|top|SPI_slave:ecg_spi|tx_buf[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:rec_spi\|tx_buf\[4\] SPI_slave:rec_spi\|tx_buf\[4\]~_emulated SPI_slave:rec_spi\|tx_buf\[4\]~13 " "Register \"SPI_slave:rec_spi\|tx_buf\[4\]\" is converted into an equivalent circuit using register \"SPI_slave:rec_spi\|tx_buf\[4\]~_emulated\" and latch \"SPI_slave:rec_spi\|tx_buf\[4\]~13\"" {  } { { "SPI_slave.vhd" "" { Text "C:/altera/13.1/projects/FPGA_P4/SPI_slave.vhd" 127 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557314900342 "|top|SPI_slave:rec_spi|tx_buf[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:ecg_spi\|tx_buf\[3\] SPI_slave:ecg_spi\|tx_buf\[3\]~_emulated SPI_slave:ecg_spi\|tx_buf\[3\]~17 " "Register \"SPI_slave:ecg_spi\|tx_buf\[3\]\" is converted into an equivalent circuit using register \"SPI_slave:ecg_spi\|tx_buf\[3\]~_emulated\" and latch \"SPI_slave:ecg_spi\|tx_buf\[3\]~17\"" {  } { { "SPI_slave.vhd" "" { Text "C:/altera/13.1/projects/FPGA_P4/SPI_slave.vhd" 127 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557314900342 "|top|SPI_slave:ecg_spi|tx_buf[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:rec_spi\|tx_buf\[3\] SPI_slave:rec_spi\|tx_buf\[3\]~_emulated SPI_slave:rec_spi\|tx_buf\[3\]~17 " "Register \"SPI_slave:rec_spi\|tx_buf\[3\]\" is converted into an equivalent circuit using register \"SPI_slave:rec_spi\|tx_buf\[3\]~_emulated\" and latch \"SPI_slave:rec_spi\|tx_buf\[3\]~17\"" {  } { { "SPI_slave.vhd" "" { Text "C:/altera/13.1/projects/FPGA_P4/SPI_slave.vhd" 127 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557314900342 "|top|SPI_slave:rec_spi|tx_buf[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:ecg_spi\|tx_buf\[2\] SPI_slave:ecg_spi\|tx_buf\[2\]~_emulated SPI_slave:ecg_spi\|tx_buf\[2\]~21 " "Register \"SPI_slave:ecg_spi\|tx_buf\[2\]\" is converted into an equivalent circuit using register \"SPI_slave:ecg_spi\|tx_buf\[2\]~_emulated\" and latch \"SPI_slave:ecg_spi\|tx_buf\[2\]~21\"" {  } { { "SPI_slave.vhd" "" { Text "C:/altera/13.1/projects/FPGA_P4/SPI_slave.vhd" 127 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557314900342 "|top|SPI_slave:ecg_spi|tx_buf[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:rec_spi\|tx_buf\[2\] SPI_slave:rec_spi\|tx_buf\[2\]~_emulated SPI_slave:rec_spi\|tx_buf\[2\]~21 " "Register \"SPI_slave:rec_spi\|tx_buf\[2\]\" is converted into an equivalent circuit using register \"SPI_slave:rec_spi\|tx_buf\[2\]~_emulated\" and latch \"SPI_slave:rec_spi\|tx_buf\[2\]~21\"" {  } { { "SPI_slave.vhd" "" { Text "C:/altera/13.1/projects/FPGA_P4/SPI_slave.vhd" 127 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557314900342 "|top|SPI_slave:rec_spi|tx_buf[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:ecg_spi\|tx_buf\[1\] SPI_slave:ecg_spi\|tx_buf\[1\]~_emulated SPI_slave:ecg_spi\|tx_buf\[1\]~25 " "Register \"SPI_slave:ecg_spi\|tx_buf\[1\]\" is converted into an equivalent circuit using register \"SPI_slave:ecg_spi\|tx_buf\[1\]~_emulated\" and latch \"SPI_slave:ecg_spi\|tx_buf\[1\]~25\"" {  } { { "SPI_slave.vhd" "" { Text "C:/altera/13.1/projects/FPGA_P4/SPI_slave.vhd" 127 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557314900342 "|top|SPI_slave:ecg_spi|tx_buf[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:rec_spi\|tx_buf\[1\] SPI_slave:rec_spi\|tx_buf\[1\]~_emulated SPI_slave:rec_spi\|tx_buf\[1\]~25 " "Register \"SPI_slave:rec_spi\|tx_buf\[1\]\" is converted into an equivalent circuit using register \"SPI_slave:rec_spi\|tx_buf\[1\]~_emulated\" and latch \"SPI_slave:rec_spi\|tx_buf\[1\]~25\"" {  } { { "SPI_slave.vhd" "" { Text "C:/altera/13.1/projects/FPGA_P4/SPI_slave.vhd" 127 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557314900342 "|top|SPI_slave:rec_spi|tx_buf[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:ecg_spi\|tx_buf\[0\] SPI_slave:ecg_spi\|tx_buf\[0\]~_emulated SPI_slave:ecg_spi\|tx_buf\[0\]~29 " "Register \"SPI_slave:ecg_spi\|tx_buf\[0\]\" is converted into an equivalent circuit using register \"SPI_slave:ecg_spi\|tx_buf\[0\]~_emulated\" and latch \"SPI_slave:ecg_spi\|tx_buf\[0\]~29\"" {  } { { "SPI_slave.vhd" "" { Text "C:/altera/13.1/projects/FPGA_P4/SPI_slave.vhd" 127 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557314900342 "|top|SPI_slave:ecg_spi|tx_buf[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:rec_spi\|tx_buf\[0\] SPI_slave:rec_spi\|tx_buf\[0\]~_emulated SPI_slave:rec_spi\|tx_buf\[0\]~29 " "Register \"SPI_slave:rec_spi\|tx_buf\[0\]\" is converted into an equivalent circuit using register \"SPI_slave:rec_spi\|tx_buf\[0\]~_emulated\" and latch \"SPI_slave:rec_spi\|tx_buf\[0\]~29\"" {  } { { "SPI_slave.vhd" "" { Text "C:/altera/13.1/projects/FPGA_P4/SPI_slave.vhd" 127 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557314900342 "|top|SPI_slave:rec_spi|tx_buf[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1557314900342 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1557314900639 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1557314901202 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557314901202 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ecg_st_load_en " "No output dependent on input pin \"ecg_st_load_en\"" {  } { { "top.vhd" "" { Text "C:/altera/13.1/projects/FPGA_P4/top.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557314901327 "|top|ecg_st_load_en"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rec_st_load_en " "No output dependent on input pin \"rec_st_load_en\"" {  } { { "top.vhd" "" { Text "C:/altera/13.1/projects/FPGA_P4/top.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557314901327 "|top|rec_st_load_en"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1557314901327 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "224 " "Implemented 224 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Implemented 26 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1557314901327 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1557314901327 ""} { "Info" "ICUT_CUT_TM_LCELLS" "180 " "Implemented 180 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1557314901327 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1557314901327 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 68 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 68 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "526 " "Peak virtual memory: 526 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1557314901436 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 08 13:28:21 2019 " "Processing ended: Wed May 08 13:28:21 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1557314901436 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1557314901436 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1557314901436 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1557314901436 ""}
