$comment
	File created using the following command:
		vcd file ALU.msim.vcd -direction
$end
$date
	Tue Jun 15 23:01:21 2021
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module ALU_vlg_vec_tst $end
$var reg 4 ! A [3:0] $end
$var reg 4 " B [3:0] $end
$var reg 3 # buss [2:0] $end
$var wire 1 $ display [6] $end
$var wire 1 % display [5] $end
$var wire 1 & display [4] $end
$var wire 1 ' display [3] $end
$var wire 1 ( display [2] $end
$var wire 1 ) display [1] $end
$var wire 1 * display [0] $end
$var wire 1 + led $end
$var wire 1 , resultado [7] $end
$var wire 1 - resultado [6] $end
$var wire 1 . resultado [5] $end
$var wire 1 / resultado [4] $end
$var wire 1 0 resultado [3] $end
$var wire 1 1 resultado [2] $end
$var wire 1 2 resultado [1] $end
$var wire 1 3 resultado [0] $end
$var wire 1 4 sampler $end
$scope module i1 $end
$var wire 1 5 gnd $end
$var wire 1 6 vcc $end
$var wire 1 7 unknown $end
$var tri1 1 8 devclrn $end
$var tri1 1 9 devpor $end
$var tri1 1 : devoe $end
$var wire 1 ; Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout $end
$var wire 1 < Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1 $end
$var wire 1 = Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout $end
$var wire 1 > Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~3 $end
$var wire 1 ? Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout $end
$var wire 1 @ Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5 $end
$var wire 1 A Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout $end
$var wire 1 B Mult0|auto_generated|op_3~2_combout $end
$var wire 1 C Add2~4_combout $end
$var wire 1 D Mult0|auto_generated|op_1~0_combout $end
$var wire 1 E Mult0|auto_generated|op_1~2_combout $end
$var wire 1 F Mult0|auto_generated|op_3~6_combout $end
$var wire 1 G Add1~7 $end
$var wire 1 H Mult0|auto_generated|op_1~4_combout $end
$var wire 1 I Mult0|auto_generated|op_3~8_combout $end
$var wire 1 J Add1~8_combout $end
$var wire 1 K Div0|auto_generated|divider|divider|StageOut[5]~0_combout $end
$var wire 1 L Div0|auto_generated|divider|divider|StageOut[5]~1_combout $end
$var wire 1 M Div0|auto_generated|divider|divider|selnose[5]~0_combout $end
$var wire 1 N Div0|auto_generated|divider|divider|StageOut[4]~2_combout $end
$var wire 1 O Div0|auto_generated|divider|divider|StageOut[10]~3_combout $end
$var wire 1 P Div0|auto_generated|divider|divider|StageOut[9]~4_combout $end
$var wire 1 Q Div0|auto_generated|divider|divider|StageOut[8]~5_combout $end
$var wire 1 R Div0|auto_generated|divider|divider|selnose[0]~1_combout $end
$var wire 1 S Mux7~0_combout $end
$var wire 1 T Mult0|auto_generated|cs2a[1]~0_combout $end
$var wire 1 U LessThan0~0_combout $end
$var wire 1 V LessThan0~1_combout $end
$var wire 1 W LessThan0~2_combout $end
$var wire 1 X Mux0~0_combout $end
$var wire 1 Y Equal0~0_combout $end
$var wire 1 Z Mux1~3_combout $end
$var wire 1 [ led$latch~combout $end
$var wire 1 \ Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1_cout $end
$var wire 1 ] Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~3_cout $end
$var wire 1 ^ Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5_cout $end
$var wire 1 _ Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~7_cout $end
$var wire 1 ` Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout $end
$var wire 1 a LessThan0~3_combout $end
$var wire 1 b Mux2~9_combout $end
$var wire 1 c Mult0|auto_generated|op_3~0_combout $end
$var wire 1 d Add1~0_combout $end
$var wire 1 e Mux2~12_combout $end
$var wire 1 f Add2~0_combout $end
$var wire 1 g Add0~0_combout $end
$var wire 1 h Mux2~13_combout $end
$var wire 1 i Mux2~10_combout $end
$var wire 1 j Mux2~8_combout $end
$var wire 1 k Mux2~11_combout $end
$var wire 1 l Mux2~14_combout $end
$var wire 1 m Mux2~combout $end
$var wire 1 n Mux10~0_combout $end
$var wire 1 o resultado[0]$latch~combout $end
$var wire 1 p Add2~1 $end
$var wire 1 q Add2~2_combout $end
$var wire 1 r Mux1~2_combout $end
$var wire 1 s Add0~1 $end
$var wire 1 t Add0~2_combout $end
$var wire 1 u Mux3~0_combout $end
$var wire 1 v Add1~1 $end
$var wire 1 w Add1~2_combout $end
$var wire 1 x Mux3~1_combout $end
$var wire 1 y Mux3~2_combout $end
$var wire 1 z Mux2~15_combout $end
$var wire 1 { Mux3~combout $end
$var wire 1 | resultado[1]$latch~combout $end
$var wire 1 } Mult0|auto_generated|op_3~1 $end
$var wire 1 ~ Mult0|auto_generated|op_3~3 $end
$var wire 1 !! Mult0|auto_generated|op_3~4_combout $end
$var wire 1 "! Add0~3 $end
$var wire 1 #! Add0~4_combout $end
$var wire 1 $! Mux4~0_combout $end
$var wire 1 %! Add1~3 $end
$var wire 1 &! Add1~4_combout $end
$var wire 1 '! Mux4~1_combout $end
$var wire 1 (! Mux4~2_combout $end
$var wire 1 )! Mux4~3_combout $end
$var wire 1 *! Mux4~4_combout $end
$var wire 1 +! Mux4~5_combout $end
$var wire 1 ,! resultado[2]$latch~combout $end
$var wire 1 -! Add2~3 $end
$var wire 1 .! Add2~5 $end
$var wire 1 /! Add2~6_combout $end
$var wire 1 0! Add0~5 $end
$var wire 1 1! Add0~6_combout $end
$var wire 1 2! Mux5~0_combout $end
$var wire 1 3! Add1~5 $end
$var wire 1 4! Add1~6_combout $end
$var wire 1 5! Mux5~1_combout $end
$var wire 1 6! Mux5~2_combout $end
$var wire 1 7! Mux5~3_combout $end
$var wire 1 8! Mux5~4_combout $end
$var wire 1 9! resultado[3]$latch~combout $end
$var wire 1 :! Mux6~0_combout $end
$var wire 1 ;! Mux6~1_combout $end
$var wire 1 <! Add0~7 $end
$var wire 1 =! Add0~8_combout $end
$var wire 1 >! Add2~7 $end
$var wire 1 ?! Add2~8_combout $end
$var wire 1 @! Mux6~2_combout $end
$var wire 1 A! Mux6~3_combout $end
$var wire 1 B! Mux6~4_combout $end
$var wire 1 C! resultado[4]$latch~combout $end
$var wire 1 D! Mux7~1_combout $end
$var wire 1 E! Mult0|auto_generated|op_1~1 $end
$var wire 1 F! Mult0|auto_generated|op_1~3 $end
$var wire 1 G! Mult0|auto_generated|op_1~5 $end
$var wire 1 H! Mult0|auto_generated|op_1~6_combout $end
$var wire 1 I! Mult0|auto_generated|op_3~5 $end
$var wire 1 J! Mult0|auto_generated|op_3~7 $end
$var wire 1 K! Mult0|auto_generated|op_3~9 $end
$var wire 1 L! Mult0|auto_generated|op_3~10_combout $end
$var wire 1 M! Mux7~2_combout $end
$var wire 1 N! resultado[5]$latch~combout $end
$var wire 1 O! Mult0|auto_generated|op_1~7 $end
$var wire 1 P! Mult0|auto_generated|op_1~8_combout $end
$var wire 1 Q! Mult0|auto_generated|op_3~11 $end
$var wire 1 R! Mult0|auto_generated|op_3~12_combout $end
$var wire 1 S! Mux8~0_combout $end
$var wire 1 T! resultado[6]$latch~combout $end
$var wire 1 U! Mult0|auto_generated|op_1~9 $end
$var wire 1 V! Mult0|auto_generated|op_1~10_combout $end
$var wire 1 W! Mult0|auto_generated|op_3~13 $end
$var wire 1 X! Mult0|auto_generated|op_3~14_combout $end
$var wire 1 Y! Mux9~0_combout $end
$var wire 1 Z! resultado[7]$latch~combout $end
$var wire 1 [! A~combout [3] $end
$var wire 1 \! A~combout [2] $end
$var wire 1 ]! A~combout [1] $end
$var wire 1 ^! A~combout [0] $end
$var wire 1 _! Mult0|auto_generated|le4a [5] $end
$var wire 1 `! Mult0|auto_generated|le4a [4] $end
$var wire 1 a! Mult0|auto_generated|le4a [3] $end
$var wire 1 b! Mult0|auto_generated|le4a [2] $end
$var wire 1 c! Mult0|auto_generated|le4a [1] $end
$var wire 1 d! Mult0|auto_generated|le4a [0] $end
$var wire 1 e! buss~combout [2] $end
$var wire 1 f! buss~combout [1] $end
$var wire 1 g! buss~combout [0] $end
$var wire 1 h! Mult0|auto_generated|le5a [4] $end
$var wire 1 i! Mult0|auto_generated|le5a [3] $end
$var wire 1 j! Mult0|auto_generated|le5a [2] $end
$var wire 1 k! Mult0|auto_generated|le5a [1] $end
$var wire 1 l! Mult0|auto_generated|le5a [0] $end
$var wire 1 m! Mult0|auto_generated|le3a [5] $end
$var wire 1 n! Mult0|auto_generated|le3a [4] $end
$var wire 1 o! Mult0|auto_generated|le3a [3] $end
$var wire 1 p! Mult0|auto_generated|le3a [2] $end
$var wire 1 q! Mult0|auto_generated|le3a [1] $end
$var wire 1 r! Mult0|auto_generated|le3a [0] $end
$var wire 1 s! Div0|auto_generated|divider|divider|selnose [19] $end
$var wire 1 t! Div0|auto_generated|divider|divider|selnose [18] $end
$var wire 1 u! Div0|auto_generated|divider|divider|selnose [17] $end
$var wire 1 v! Div0|auto_generated|divider|divider|selnose [16] $end
$var wire 1 w! Div0|auto_generated|divider|divider|selnose [15] $end
$var wire 1 x! Div0|auto_generated|divider|divider|selnose [14] $end
$var wire 1 y! Div0|auto_generated|divider|divider|selnose [13] $end
$var wire 1 z! Div0|auto_generated|divider|divider|selnose [12] $end
$var wire 1 {! Div0|auto_generated|divider|divider|selnose [11] $end
$var wire 1 |! Div0|auto_generated|divider|divider|selnose [10] $end
$var wire 1 }! Div0|auto_generated|divider|divider|selnose [9] $end
$var wire 1 ~! Div0|auto_generated|divider|divider|selnose [8] $end
$var wire 1 !" Div0|auto_generated|divider|divider|selnose [7] $end
$var wire 1 "" Div0|auto_generated|divider|divider|selnose [6] $end
$var wire 1 #" Div0|auto_generated|divider|divider|selnose [5] $end
$var wire 1 $" Div0|auto_generated|divider|divider|selnose [4] $end
$var wire 1 %" Div0|auto_generated|divider|divider|selnose [3] $end
$var wire 1 &" Div0|auto_generated|divider|divider|selnose [2] $end
$var wire 1 '" Div0|auto_generated|divider|divider|selnose [1] $end
$var wire 1 (" Div0|auto_generated|divider|divider|selnose [0] $end
$var wire 1 )" B~combout [3] $end
$var wire 1 *" B~combout [2] $end
$var wire 1 +" B~combout [1] $end
$var wire 1 ," B~combout [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 !
b1101 "
b101 #
0*
0)
0(
0'
0&
0%
0$
x+
03
02
01
00
0/
0.
0-
0,
x4
05
16
x7
18
19
1:
1;
0<
1=
1>
0?
0@
1A
0B
1C
1D
0E
1F
0G
1H
0I
0J
0K
0L
1M
0N
0O
0P
0Q
0R
0S
1T
1U
0V
0W
1X
0Y
0Z
x[
1\
0]
0^
1_
1`
1a
1b
1c
0d
0e
0f
0g
0h
1i
1j
0k
0l
0m
0n
0o
1p
0q
1r
1s
1t
1u
1v
0w
0x
0y
1z
0{
0|
0}
1~
1!!
1"!
1#!
1$!
0%!
1&!
1'!
1(!
0)!
1*!
0+!
0,!
0-!
0.!
0/!
00!
11!
12!
13!
14!
15!
06!
17!
08!
09!
0:!
0;!
1<!
0=!
1>!
1?!
0@!
0A!
0B!
0C!
0D!
0E!
1F!
0G!
1H!
0I!
1J!
1K!
0L!
0M!
0N!
1O!
1P!
0Q!
0R!
0S!
0T!
0U!
0V!
1W!
0X!
0Y!
0Z!
1^!
0]!
0\!
0[!
0d!
1c!
1b!
1a!
1`!
1_!
1g!
0f!
1e!
1l!
0k!
0j!
0i!
zh!
1r!
0q!
0p!
0o!
0n!
0m!
1("
z'"
z&"
z%"
z$"
z#"
z""
z!"
z~!
z}!
1|!
z{!
zz!
zy!
zx!
zw!
zv!
zu!
zt!
zs!
1,"
0+"
1*"
1)"
$end
#1000000
