<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Cdiff src/hotspot/cpu/aarch64/c1_LIRGenerator_aarch64.cpp</title>
    <link rel="stylesheet" href="../../../../style.css" />
  </head>
<body>
<center><a href="c1_LIRAssembler_aarch64.hpp.cdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="c1_MacroAssembler_aarch64.cpp.cdiff.html" target="_top">next &gt;</a></center>    <h2>src/hotspot/cpu/aarch64/c1_LIRGenerator_aarch64.cpp</h2>
     <a class="print" href="javascript:print()">Print this page</a>
<hr />
<pre>
<span class="line-old-header">*** 1,7 ***</span>
  /*
<span class="line-modified">!  * Copyright (c) 2005, 2018, Oracle and/or its affiliates. All rights reserved.</span>
   * Copyright (c) 2014, Red Hat Inc. All rights reserved.
   * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
   *
   * This code is free software; you can redistribute it and/or modify it
   * under the terms of the GNU General Public License version 2 only, as
<span class="line-new-header">--- 1,7 ---</span>
  /*
<span class="line-modified">!  * Copyright (c) 2005, 2019, Oracle and/or its affiliates. All rights reserved.</span>
   * Copyright (c) 2014, Red Hat Inc. All rights reserved.
   * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
   *
   * This code is free software; you can redistribute it and/or modify it
   * under the terms of the GNU General Public License version 2 only, as
</pre>
<hr />
<pre>
<span class="line-old-header">*** 35,10 ***</span>
<span class="line-new-header">--- 35,11 ---</span>
  #include &quot;ci/ciArray.hpp&quot;
  #include &quot;ci/ciObjArrayKlass.hpp&quot;
  #include &quot;ci/ciTypeArrayKlass.hpp&quot;
  #include &quot;runtime/sharedRuntime.hpp&quot;
  #include &quot;runtime/stubRoutines.hpp&quot;
<span class="line-added">+ #include &quot;utilities/powerOfTwo.hpp&quot;</span>
  #include &quot;vmreg_aarch64.inline.hpp&quot;
  
  #ifdef ASSERT
  #define __ gen()-&gt;lir(__FILE__, __LINE__)-&gt;
  #else
</pre>
<hr />
<pre>
<span class="line-old-header">*** 424,11 ***</span>
    LIR_Opr tmp = LIR_OprFact::illegalOpr;
    if (x-&gt;is_strictfp() &amp;&amp; (x-&gt;op() == Bytecodes::_dmul || x-&gt;op() == Bytecodes::_ddiv)) {
      tmp = new_register(T_DOUBLE);
    }
  
<span class="line-modified">!   arithmetic_op_fpu(x-&gt;op(), reg, left.result(), right.result(), NULL);</span>
  
    set_result(x, round_item(reg));
  }
  
  // for  _ladd, _lmul, _lsub, _ldiv, _lrem
<span class="line-new-header">--- 425,11 ---</span>
    LIR_Opr tmp = LIR_OprFact::illegalOpr;
    if (x-&gt;is_strictfp() &amp;&amp; (x-&gt;op() == Bytecodes::_dmul || x-&gt;op() == Bytecodes::_ddiv)) {
      tmp = new_register(T_DOUBLE);
    }
  
<span class="line-modified">!   arithmetic_op_fpu(x-&gt;op(), reg, left.result(), right.result(), x-&gt;is_strictfp());</span>
  
    set_result(x, round_item(reg));
  }
  
  // for  _ladd, _lmul, _lsub, _ldiv, _lrem
</pre>
<hr />
<pre>
<span class="line-old-header">*** 445,11 ***</span>
      if (right.is_constant()) {
        jlong c = right.get_jlong_constant();
        // no need to do div-by-zero check if the divisor is a non-zero constant
        if (c != 0) need_zero_check = false;
        // do not load right if the divisor is a power-of-2 constant
<span class="line-modified">!       if (c &gt; 0 &amp;&amp; is_power_of_2_long(c)) {</span>
          right.dont_load_item();
        } else {
          right.load_item();
        }
      } else {
<span class="line-new-header">--- 446,11 ---</span>
      if (right.is_constant()) {
        jlong c = right.get_jlong_constant();
        // no need to do div-by-zero check if the divisor is a non-zero constant
        if (c != 0) need_zero_check = false;
        // do not load right if the divisor is a power-of-2 constant
<span class="line-modified">!       if (c &gt; 0 &amp;&amp; is_power_of_2(c)) {</span>
          right.dont_load_item();
        } else {
          right.load_item();
        }
      } else {
</pre>
<hr />
<pre>
<span class="line-old-header">*** 731,11 ***</span>
  LIR_Opr LIRGenerator::atomic_cmpxchg(BasicType type, LIR_Opr addr, LIRItem&amp; cmp_value, LIRItem&amp; new_value) {
    LIR_Opr ill = LIR_OprFact::illegalOpr;  // for convenience
    new_value.load_item();
    cmp_value.load_item();
    LIR_Opr result = new_register(T_INT);
<span class="line-modified">!   if (type == T_OBJECT || type == T_ARRAY) {</span>
      __ cas_obj(addr, cmp_value.result(), new_value.result(), new_register(T_INT), new_register(T_INT), result);
    } else if (type == T_INT) {
      __ cas_int(addr-&gt;as_address_ptr()-&gt;base(), cmp_value.result(), new_value.result(), ill, ill);
    } else if (type == T_LONG) {
      __ cas_long(addr-&gt;as_address_ptr()-&gt;base(), cmp_value.result(), new_value.result(), ill, ill);
<span class="line-new-header">--- 732,11 ---</span>
  LIR_Opr LIRGenerator::atomic_cmpxchg(BasicType type, LIR_Opr addr, LIRItem&amp; cmp_value, LIRItem&amp; new_value) {
    LIR_Opr ill = LIR_OprFact::illegalOpr;  // for convenience
    new_value.load_item();
    cmp_value.load_item();
    LIR_Opr result = new_register(T_INT);
<span class="line-modified">!   if (is_reference_type(type)) {</span>
      __ cas_obj(addr, cmp_value.result(), new_value.result(), new_register(T_INT), new_register(T_INT), result);
    } else if (type == T_INT) {
      __ cas_int(addr-&gt;as_address_ptr()-&gt;base(), cmp_value.result(), new_value.result(), ill, ill);
    } else if (type == T_LONG) {
      __ cas_long(addr-&gt;as_address_ptr()-&gt;base(), cmp_value.result(), new_value.result(), ill, ill);
</pre>
<hr />
<pre>
<span class="line-old-header">*** 746,11 ***</span>
    __ logical_xor(FrameMap::r8_opr, LIR_OprFact::intConst(1), result);
    return result;
  }
  
  LIR_Opr LIRGenerator::atomic_xchg(BasicType type, LIR_Opr addr, LIRItem&amp; value) {
<span class="line-modified">!   bool is_oop = type == T_OBJECT || type == T_ARRAY;</span>
    LIR_Opr result = new_register(type);
    value.load_item();
    assert(type == T_INT || is_oop LP64_ONLY( || type == T_LONG ), &quot;unexpected type&quot;);
    LIR_Opr tmp = new_register(T_INT);
    __ xchg(addr, value.result(), result, tmp);
<span class="line-new-header">--- 747,11 ---</span>
    __ logical_xor(FrameMap::r8_opr, LIR_OprFact::intConst(1), result);
    return result;
  }
  
  LIR_Opr LIRGenerator::atomic_xchg(BasicType type, LIR_Opr addr, LIRItem&amp; value) {
<span class="line-modified">!   bool is_oop = is_reference_type(type);</span>
    LIR_Opr result = new_register(type);
    value.load_item();
    assert(type == T_INT || is_oop LP64_ONLY( || type == T_LONG ), &quot;unexpected type&quot;);
    LIR_Opr tmp = new_register(T_INT);
    __ xchg(addr, value.result(), result, tmp);
</pre>
<hr />
<pre>
<span class="line-old-header">*** 1125,11 ***</span>
    LIR_Opr result = rlock(x);
  
    // arguments of lir_convert
    LIR_Opr conv_input = input;
    LIR_Opr conv_result = result;
<span class="line-removed">-   ConversionStub* stub = NULL;</span>
  
    __ convert(x-&gt;op(), conv_input, conv_result);
  
    assert(result-&gt;is_virtual(), &quot;result must be virtual register&quot;);
    set_result(x, result);
<span class="line-new-header">--- 1126,10 ---</span>
</pre>
<center><a href="c1_LIRAssembler_aarch64.hpp.cdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="c1_MacroAssembler_aarch64.cpp.cdiff.html" target="_top">next &gt;</a></center>  </body>
</html>