{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1546157374504 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1546157374504 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 30 17:09:34 2018 " "Processing started: Sun Dec 30 17:09:34 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1546157374504 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1546157374504 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Master_31Lv_FPGA -c Master_Upper_31Lv_FPGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off Master_31Lv_FPGA -c Master_Upper_31Lv_FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1546157374504 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1546157375820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dac_address_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dac_address_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DAC_ADDRESS_DECODER-Decoder " "Found design unit 1: DAC_ADDRESS_DECODER-Decoder" {  } { { "DAC_ADDRESS_DECODER.vhd" "" { Text "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/DAC_ADDRESS_DECODER.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546157376561 ""} { "Info" "ISGN_ENTITY_NAME" "1 DAC_ADDRESS_DECODER " "Found entity 1: DAC_ADDRESS_DECODER" {  } { { "DAC_ADDRESS_DECODER.vhd" "" { Text "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/DAC_ADDRESS_DECODER.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546157376561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546157376561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dac8803_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dac8803_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DAC8803_BUFFER-arch " "Found design unit 1: DAC8803_BUFFER-arch" {  } { { "DAC8803_BUFFER.vhd" "" { Text "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/DAC8803_BUFFER.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546157376582 ""} { "Info" "ISGN_ENTITY_NAME" "1 DAC8803_BUFFER " "Found entity 1: DAC8803_BUFFER" {  } { { "DAC8803_BUFFER.vhd" "" { Text "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/DAC8803_BUFFER.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546157376582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546157376582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dac8803_8ch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dac8803_8ch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DAC8803_8CH-arch " "Found design unit 1: DAC8803_8CH-arch" {  } { { "DAC8803_8CH.vhd" "" { Text "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/DAC8803_8CH.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546157376594 ""} { "Info" "ISGN_ENTITY_NAME" "1 DAC8803_8CH " "Found entity 1: DAC8803_8CH" {  } { { "DAC8803_8CH.vhd" "" { Text "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/DAC8803_8CH.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546157376594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546157376594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file altpll0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altpll0-SYN " "Found design unit 1: altpll0-SYN" {  } { { "altpll0.vhd" "" { Text "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/altpll0.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546157376630 ""} { "Info" "ISGN_ENTITY_NAME" "1 altpll0 " "Found entity 1: altpll0" {  } { { "altpll0.vhd" "" { Text "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/altpll0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546157376630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546157376630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_address_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adc_address_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADC_ADDRESS_DECODER-Decoder " "Found design unit 1: ADC_ADDRESS_DECODER-Decoder" {  } { { "ADC_ADDRESS_DECODER.vhd" "" { Text "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/ADC_ADDRESS_DECODER.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546157376641 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADC_ADDRESS_DECODER " "Found entity 1: ADC_ADDRESS_DECODER" {  } { { "ADC_ADDRESS_DECODER.vhd" "" { Text "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/ADC_ADDRESS_DECODER.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546157376641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546157376641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_fpga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file led_fpga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LED_FPGA-Sequence " "Found design unit 1: LED_FPGA-Sequence" {  } { { "LED_FPGA.vhd" "" { Text "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/LED_FPGA.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546157376650 ""} { "Info" "ISGN_ENTITY_NAME" "1 LED_FPGA " "Found entity 1: LED_FPGA" {  } { { "LED_FPGA.vhd" "" { Text "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/LED_FPGA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546157376650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546157376650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_address_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file led_address_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LED_ADDRESS_DECODER-Decoder " "Found design unit 1: LED_ADDRESS_DECODER-Decoder" {  } { { "LED_ADDRESS_DECODER.vhd" "" { Text "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/LED_ADDRESS_DECODER.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546157376663 ""} { "Info" "ISGN_ENTITY_NAME" "1 LED_ADDRESS_DECODER " "Found entity 1: LED_ADDRESS_DECODER" {  } { { "LED_ADDRESS_DECODER.vhd" "" { Text "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/LED_ADDRESS_DECODER.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546157376663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546157376663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethercat_central_leg_master_memeory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ethercat_central_leg_master_memeory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EtherCAT_Central_Leg_Master_Memeory-arch " "Found design unit 1: EtherCAT_Central_Leg_Master_Memeory-arch" {  } { { "EtherCAT_Central_Leg_Master_Memeory.vhd" "" { Text "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/EtherCAT_Central_Leg_Master_Memeory.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546157376681 ""} { "Info" "ISGN_ENTITY_NAME" "1 EtherCAT_Central_Leg_Master_Memeory " "Found entity 1: EtherCAT_Central_Leg_Master_Memeory" {  } { { "EtherCAT_Central_Leg_Master_Memeory.vhd" "" { Text "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/EtherCAT_Central_Leg_Master_Memeory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546157376681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546157376681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master_31lv_fpga.bdf 1 1 " "Found 1 design units, including 1 entities, in source file master_31lv_fpga.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Master_31Lv_FPGA " "Found entity 1: Master_31Lv_FPGA" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546157376703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546157376703 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Master_31Lv_FPGA " "Elaborating entity \"Master_31Lv_FPGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1546157382196 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "GPMC_WAIT1_L1 " "Pin \"GPMC_WAIT1_L1\" is missing source" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 312 600 792 328 "GPMC_WAIT1_L1" "" } { 304 792 987 320 "GPMC_WAIT1_L1" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1546157382201 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "GPMC_WAIT1_L2 " "Pin \"GPMC_WAIT1_L2\" is missing source" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 672 600 792 688 "GPMC_WAIT1_L2" "" } { 664 792 987 680 "GPMC_WAIT1_L2" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1546157382201 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "GPMC_WAIT1_L3 " "Pin \"GPMC_WAIT1_L3\" is missing source" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 1032 600 792 1048 "GPMC_WAIT1_L3" "" } { 1024 792 995 1040 "GPMC_WAIT1_L3" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1546157382201 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "GPMC_WAIT1_C " "Pin \"GPMC_WAIT1_C\" is missing source" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 312 112 296 328 "GPMC_WAIT1_C" "" } { 304 296 487 320 "GPMC_WAIT1_C" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1546157382201 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "GPMC_CLK " "Pin \"GPMC_CLK\" not connected" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 72 112 280 88 "GPMC_CLK" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1546157382201 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "GPMC_CLK_L1 " "Pin \"GPMC_CLK_L1\" not connected" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 72 600 776 88 "GPMC_CLK_L1" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1546157382201 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "GPMC_CS0n_L1 " "Pin \"GPMC_CS0n_L1\" not connected" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 144 600 784 160 "GPMC_CS0n_L1" "" } { 136 784 989 152 "GPMC_CS0n_L1" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1546157382201 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "GPMC_ADVn_L1 " "Pin \"GPMC_ADVn_L1\" not connected" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 192 600 784 208 "GPMC_ADVn_L1" "" } { 184 784 990 200 "GPMC_ADVn_L1" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1546157382202 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "GPMC_BE0n_L1 " "Pin \"GPMC_BE0n_L1\" not connected" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 264 600 784 280 "GPMC_BE0n_L1" "" } { 256 784 988 272 "GPMC_BE0n_L1" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1546157382202 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "GPMC_BE1n_L1 " "Pin \"GPMC_BE1n_L1\" not connected" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 288 600 784 304 "GPMC_BE1n_L1" "" } { 280 784 988 296 "GPMC_BE1n_L1" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1546157382202 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "GPMC_A12_L1 " "Pin \"GPMC_A12_L1\" not connected" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 336 608 776 352 "GPMC_A12_L1" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1546157382202 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "GPMC_CLK_L2 " "Pin \"GPMC_CLK_L2\" not connected" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 432 600 776 448 "GPMC_CLK_L2" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1546157382202 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "GPMC_CS0n_L2 " "Pin \"GPMC_CS0n_L2\" not connected" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 504 600 784 520 "GPMC_CS0n_L2" "" } { 496 784 989 512 "GPMC_CS0n_L2" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1546157382202 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "GPMC_CS3n_L2 " "Pin \"GPMC_CS3n_L2\" not connected" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 528 608 784 544 "GPMC_CS3n_L2" "" } { 520 784 989 536 "GPMC_CS3n_L2" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1546157382202 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "GPMC_ADVn_L2 " "Pin \"GPMC_ADVn_L2\" not connected" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 552 600 784 568 "GPMC_ADVn_L2" "" } { 544 784 990 560 "GPMC_ADVn_L2" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1546157382202 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "GPMC_OEn_L2 " "Pin \"GPMC_OEn_L2\" not connected" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 576 600 776 592 "GPMC_OEn_L2" "" } { 568 776 983 584 "GPMC_OEn_L2" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1546157382202 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "GPMC_WEn_L2 " "Pin \"GPMC_WEn_L2\" not connected" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 600 608 784 616 "GPMC_WEn_L2" "" } { 592 784 986 608 "GPMC_WEn_L2" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1546157382202 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "GPMC_BE0n_L2 " "Pin \"GPMC_BE0n_L2\" not connected" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 624 600 784 640 "GPMC_BE0n_L2" "" } { 616 784 988 632 "GPMC_BE0n_L2" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1546157382202 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "GPMC_BE1n_L2 " "Pin \"GPMC_BE1n_L2\" not connected" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 648 600 784 664 "GPMC_BE1n_L2" "" } { 640 784 988 656 "GPMC_BE1n_L2" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1546157382202 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "GPMC_A12_L2 " "Pin \"GPMC_A12_L2\" not connected" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 696 608 776 712 "GPMC_A12_L2" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1546157382202 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "GPMC_CLK_L3 " "Pin \"GPMC_CLK_L3\" not connected" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 792 600 776 808 "GPMC_CLK_L3" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1546157382202 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "GPMC_CS0n_L3 " "Pin \"GPMC_CS0n_L3\" not connected" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 864 600 784 880 "GPMC_CS0n_L3" "" } { 856 784 989 872 "GPMC_CS0n_L3" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1546157382202 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "GPMC_CS3n_L3 " "Pin \"GPMC_CS3n_L3\" not connected" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 888 608 784 904 "GPMC_CS3n_L3" "" } { 880 784 989 896 "GPMC_CS3n_L3" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1546157382203 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "GPMC_OEn_L3 " "Pin \"GPMC_OEn_L3\" not connected" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 936 600 776 952 "GPMC_OEn_L3" "" } { 928 776 983 944 "GPMC_OEn_L3" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1546157382203 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "GPMC_WEn_L3 " "Pin \"GPMC_WEn_L3\" not connected" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 960 608 784 976 "GPMC_WEn_L3" "" } { 952 784 986 968 "GPMC_WEn_L3" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1546157382203 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "GPMC_BE1n_L3 " "Pin \"GPMC_BE1n_L3\" not connected" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 1008 600 784 1024 "GPMC_BE1n_L3" "" } { 1000 784 988 1016 "GPMC_BE1n_L3" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1546157382203 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "GPMC_A12_L3 " "Pin \"GPMC_A12_L3\" not connected" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 1056 608 776 1072 "GPMC_A12_L3" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1546157382203 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "GPMC_BE0n_L3 " "Pin \"GPMC_BE0n_L3\" not connected" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 984 600 784 1000 "GPMC_BE0n_L3" "" } { 976 784 988 992 "GPMC_BE0n_L3" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1546157382203 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "GPMC_ADVn_L3 " "Pin \"GPMC_ADVn_L3\" not connected" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 912 600 784 928 "GPMC_ADVn_L3" "" } { 904 784 990 920 "GPMC_ADVn_L3" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1546157382203 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "GPMC_CS0n_C " "Pin \"GPMC_CS0n_C\" not connected" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 144 112 288 160 "GPMC_CS0n_C" "" } { 136 288 490 152 "GPMC_CS0n_C" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1546157382203 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "GPMC_ADVn_C " "Pin \"GPMC_ADVn_C\" not connected" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 192 112 288 208 "GPMC_ADVn_C" "" } { 184 288 491 200 "GPMC_ADVn_C" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1546157382203 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "GPMC_BE0n_C " "Pin \"GPMC_BE0n_C\" not connected" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 264 112 288 280 "GPMC_BE0n_C" "" } { 256 288 488 272 "GPMC_BE0n_C" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1546157382203 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "GPMC_BE1n_C " "Pin \"GPMC_BE1n_C\" not connected" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 288 112 288 304 "GPMC_BE1n_C" "" } { 280 288 488 296 "GPMC_BE1n_C" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1546157382203 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "GPMC_A12_C " "Pin \"GPMC_A12_C\" not connected" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 336 112 280 352 "GPMC_A12_C" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1546157382203 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "GPMC_ADDR_L2 " "Pin \"GPMC_ADDR_L2\" not connected" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 480 608 824 496 "GPMC_ADDR_L2\[11..0\]" "" } { 472 824 983 488 "GPMC_ADDR_L2\[11..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1546157382203 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "GPMC_ADDR_L3 " "Pin \"GPMC_ADDR_L3\" not connected" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 840 608 824 856 "GPMC_ADDR_L3\[11..0\]" "" } { 832 824 983 848 "GPMC_ADDR_L3\[11..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1546157382203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED_FPGA LED_FPGA:inst6 " "Elaborating entity \"LED_FPGA\" for hierarchy \"LED_FPGA:inst6\"" {  } { { "Master_31Lv_FPGA.bdf" "inst6" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 136 2168 2400 248 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546157382207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll0 altpll0:inst " "Elaborating entity \"altpll0\" for hierarchy \"altpll0:inst\"" {  } { { "Master_31Lv_FPGA.bdf" "inst" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 128 1144 1464 304 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546157382213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll altpll0:inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"altpll0:inst\|altpll:altpll_component\"" {  } { { "altpll0.vhd" "altpll_component" { Text "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/altpll0.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546157382300 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altpll0:inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"altpll0:inst\|altpll:altpll_component\"" {  } { { "altpll0.vhd" "" { Text "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/altpll0.vhd" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546157382307 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altpll0:inst\|altpll:altpll_component " "Instantiated megafunction \"altpll0:inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546157382308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546157382308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546157382308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546157382308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546157382308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546157382308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 10000 " "Parameter \"inclk0_input_frequency\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546157382308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546157382308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=altpll0 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=altpll0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546157382308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546157382308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546157382308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546157382308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546157382308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546157382308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546157382308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546157382308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546157382308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546157382308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546157382308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546157382308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546157382308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546157382308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546157382308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546157382308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546157382308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546157382308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546157382308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546157382308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546157382308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546157382308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546157382308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546157382308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546157382308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546157382308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546157382308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546157382308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546157382308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546157382308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546157382308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546157382308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546157382308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546157382308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546157382308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546157382308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546157382308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546157382308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546157382308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546157382308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546157382308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546157382308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546157382308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546157382308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546157382308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546157382308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546157382308 ""}  } { { "altpll0.vhd" "" { Text "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/altpll0.vhd" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1546157382308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll0_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll0_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpll0_altpll " "Found entity 1: altpll0_altpll" {  } { { "db/altpll0_altpll.v" "" { Text "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/db/altpll0_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546157382414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546157382414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll0_altpll altpll0:inst\|altpll:altpll_component\|altpll0_altpll:auto_generated " "Elaborating entity \"altpll0_altpll\" for hierarchy \"altpll0:inst\|altpll:altpll_component\|altpll0_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546157382416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED_ADDRESS_DECODER LED_ADDRESS_DECODER:inst12 " "Elaborating entity \"LED_ADDRESS_DECODER\" for hierarchy \"LED_ADDRESS_DECODER:inst12\"" {  } { { "Master_31Lv_FPGA.bdf" "inst12" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 152 1784 2016 264 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546157382425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_ADDRESS_DECODER ADC_ADDRESS_DECODER:inst2 " "Elaborating entity \"ADC_ADDRESS_DECODER\" for hierarchy \"ADC_ADDRESS_DECODER:inst2\"" {  } { { "Master_31Lv_FPGA.bdf" "inst2" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 440 1784 2048 648 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546157382430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EtherCAT_Central_Leg_Master_Memeory EtherCAT_Central_Leg_Master_Memeory:inst14 " "Elaborating entity \"EtherCAT_Central_Leg_Master_Memeory\" for hierarchy \"EtherCAT_Central_Leg_Master_Memeory:inst14\"" {  } { { "Master_31Lv_FPGA.bdf" "inst14" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 784 1776 2072 1024 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546157382435 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MEM_L1_C EtherCAT_Central_Leg_Master_Memeory.vhd(33) " "Verilog HDL or VHDL warning at EtherCAT_Central_Leg_Master_Memeory.vhd(33): object \"MEM_L1_C\" assigned a value but never read" {  } { { "EtherCAT_Central_Leg_Master_Memeory.vhd" "" { Text "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/EtherCAT_Central_Leg_Master_Memeory.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1546157382440 "|Master_31Lv_FPGA|EtherCAT_Central_Leg_Master_Memeory:inst14"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2124.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2124.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2124 " "Found entity 1: altsyncram_2124" {  } { { "db/altsyncram_2124.tdf" "" { Text "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/db/altsyncram_2124.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546157383982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546157383982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tsc " "Found entity 1: mux_tsc" {  } { { "db/mux_tsc.tdf" "" { Text "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/db/mux_tsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546157384286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546157384286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546157384450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546157384450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fgi " "Found entity 1: cntr_fgi" {  } { { "db/cntr_fgi.tdf" "" { Text "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/db/cntr_fgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546157384696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546157384696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_sgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_sgc " "Found entity 1: cmpr_sgc" {  } { { "db/cmpr_sgc.tdf" "" { Text "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/db/cmpr_sgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546157384798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546157384798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_m9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_m9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_m9j " "Found entity 1: cntr_m9j" {  } { { "db/cntr_m9j.tdf" "" { Text "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/db/cntr_m9j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546157384953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546157384953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ggi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ggi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ggi " "Found entity 1: cntr_ggi" {  } { { "db/cntr_ggi.tdf" "" { Text "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/db/cntr_ggi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546157385148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546157385148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546157385354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546157385354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546157385507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546157385507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546157385605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546157385605 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546157385757 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPMC_DATA_L1 " "Bidir \"GPMC_DATA_L1\" has no driver" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 96 600 816 112 "GPMC_DATA_L1\[15..0\]" "" } { 88 816 987 104 "GPMC_DATA_L1\[15..0\]" "" } { 912 1648 1776 928 "GPMC_DATA_L1\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1546157387334 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPMC_DATA_L1 " "Bidir \"GPMC_DATA_L1\" has no driver" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 96 600 816 112 "GPMC_DATA_L1\[15..0\]" "" } { 88 816 987 104 "GPMC_DATA_L1\[15..0\]" "" } { 912 1648 1776 928 "GPMC_DATA_L1\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1546157387334 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPMC_DATA_L1 " "Bidir \"GPMC_DATA_L1\" has no driver" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 96 600 816 112 "GPMC_DATA_L1\[15..0\]" "" } { 88 816 987 104 "GPMC_DATA_L1\[15..0\]" "" } { 912 1648 1776 928 "GPMC_DATA_L1\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1546157387334 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPMC_DATA_L1 " "Bidir \"GPMC_DATA_L1\" has no driver" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 96 600 816 112 "GPMC_DATA_L1\[15..0\]" "" } { 88 816 987 104 "GPMC_DATA_L1\[15..0\]" "" } { 912 1648 1776 928 "GPMC_DATA_L1\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1546157387334 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPMC_DATA_L1 " "Bidir \"GPMC_DATA_L1\" has no driver" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 96 600 816 112 "GPMC_DATA_L1\[15..0\]" "" } { 88 816 987 104 "GPMC_DATA_L1\[15..0\]" "" } { 912 1648 1776 928 "GPMC_DATA_L1\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1546157387334 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPMC_DATA_L1 " "Bidir \"GPMC_DATA_L1\" has no driver" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 96 600 816 112 "GPMC_DATA_L1\[15..0\]" "" } { 88 816 987 104 "GPMC_DATA_L1\[15..0\]" "" } { 912 1648 1776 928 "GPMC_DATA_L1\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1546157387334 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPMC_DATA_L1 " "Bidir \"GPMC_DATA_L1\" has no driver" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 96 600 816 112 "GPMC_DATA_L1\[15..0\]" "" } { 88 816 987 104 "GPMC_DATA_L1\[15..0\]" "" } { 912 1648 1776 928 "GPMC_DATA_L1\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1546157387334 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPMC_DATA_L1 " "Bidir \"GPMC_DATA_L1\" has no driver" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 96 600 816 112 "GPMC_DATA_L1\[15..0\]" "" } { 88 816 987 104 "GPMC_DATA_L1\[15..0\]" "" } { 912 1648 1776 928 "GPMC_DATA_L1\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1546157387334 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPMC_DATA_L1 " "Bidir \"GPMC_DATA_L1\" has no driver" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 96 600 816 112 "GPMC_DATA_L1\[15..0\]" "" } { 88 816 987 104 "GPMC_DATA_L1\[15..0\]" "" } { 912 1648 1776 928 "GPMC_DATA_L1\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1546157387334 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPMC_DATA_L1 " "Bidir \"GPMC_DATA_L1\" has no driver" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 96 600 816 112 "GPMC_DATA_L1\[15..0\]" "" } { 88 816 987 104 "GPMC_DATA_L1\[15..0\]" "" } { 912 1648 1776 928 "GPMC_DATA_L1\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1546157387334 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPMC_DATA_L1 " "Bidir \"GPMC_DATA_L1\" has no driver" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 96 600 816 112 "GPMC_DATA_L1\[15..0\]" "" } { 88 816 987 104 "GPMC_DATA_L1\[15..0\]" "" } { 912 1648 1776 928 "GPMC_DATA_L1\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1546157387334 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPMC_DATA_L1 " "Bidir \"GPMC_DATA_L1\" has no driver" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 96 600 816 112 "GPMC_DATA_L1\[15..0\]" "" } { 88 816 987 104 "GPMC_DATA_L1\[15..0\]" "" } { 912 1648 1776 928 "GPMC_DATA_L1\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1546157387334 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPMC_DATA_L1 " "Bidir \"GPMC_DATA_L1\" has no driver" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 96 600 816 112 "GPMC_DATA_L1\[15..0\]" "" } { 88 816 987 104 "GPMC_DATA_L1\[15..0\]" "" } { 912 1648 1776 928 "GPMC_DATA_L1\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1546157387334 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPMC_DATA_L1 " "Bidir \"GPMC_DATA_L1\" has no driver" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 96 600 816 112 "GPMC_DATA_L1\[15..0\]" "" } { 88 816 987 104 "GPMC_DATA_L1\[15..0\]" "" } { 912 1648 1776 928 "GPMC_DATA_L1\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1546157387334 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPMC_DATA_L1 " "Bidir \"GPMC_DATA_L1\" has no driver" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 96 600 816 112 "GPMC_DATA_L1\[15..0\]" "" } { 88 816 987 104 "GPMC_DATA_L1\[15..0\]" "" } { 912 1648 1776 928 "GPMC_DATA_L1\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1546157387334 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPMC_DATA_L1 " "Bidir \"GPMC_DATA_L1\" has no driver" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 96 600 816 112 "GPMC_DATA_L1\[15..0\]" "" } { 88 816 987 104 "GPMC_DATA_L1\[15..0\]" "" } { 912 1648 1776 928 "GPMC_DATA_L1\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1546157387334 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPMC_DATA_L2 " "Bidir \"GPMC_DATA_L2\" has no driver" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 456 600 816 472 "GPMC_DATA_L2\[15..0\]" "" } { 448 816 987 464 "GPMC_DATA_L2\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1546157387334 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPMC_DATA_L2 " "Bidir \"GPMC_DATA_L2\" has no driver" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 456 600 816 472 "GPMC_DATA_L2\[15..0\]" "" } { 448 816 987 464 "GPMC_DATA_L2\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1546157387334 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPMC_DATA_L2 " "Bidir \"GPMC_DATA_L2\" has no driver" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 456 600 816 472 "GPMC_DATA_L2\[15..0\]" "" } { 448 816 987 464 "GPMC_DATA_L2\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1546157387334 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPMC_DATA_L2 " "Bidir \"GPMC_DATA_L2\" has no driver" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 456 600 816 472 "GPMC_DATA_L2\[15..0\]" "" } { 448 816 987 464 "GPMC_DATA_L2\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1546157387334 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPMC_DATA_L2 " "Bidir \"GPMC_DATA_L2\" has no driver" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 456 600 816 472 "GPMC_DATA_L2\[15..0\]" "" } { 448 816 987 464 "GPMC_DATA_L2\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1546157387334 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPMC_DATA_L2 " "Bidir \"GPMC_DATA_L2\" has no driver" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 456 600 816 472 "GPMC_DATA_L2\[15..0\]" "" } { 448 816 987 464 "GPMC_DATA_L2\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1546157387334 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPMC_DATA_L2 " "Bidir \"GPMC_DATA_L2\" has no driver" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 456 600 816 472 "GPMC_DATA_L2\[15..0\]" "" } { 448 816 987 464 "GPMC_DATA_L2\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1546157387334 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPMC_DATA_L2 " "Bidir \"GPMC_DATA_L2\" has no driver" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 456 600 816 472 "GPMC_DATA_L2\[15..0\]" "" } { 448 816 987 464 "GPMC_DATA_L2\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1546157387334 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPMC_DATA_L2 " "Bidir \"GPMC_DATA_L2\" has no driver" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 456 600 816 472 "GPMC_DATA_L2\[15..0\]" "" } { 448 816 987 464 "GPMC_DATA_L2\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1546157387334 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPMC_DATA_L2 " "Bidir \"GPMC_DATA_L2\" has no driver" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 456 600 816 472 "GPMC_DATA_L2\[15..0\]" "" } { 448 816 987 464 "GPMC_DATA_L2\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1546157387334 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPMC_DATA_L2 " "Bidir \"GPMC_DATA_L2\" has no driver" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 456 600 816 472 "GPMC_DATA_L2\[15..0\]" "" } { 448 816 987 464 "GPMC_DATA_L2\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1546157387334 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPMC_DATA_L2 " "Bidir \"GPMC_DATA_L2\" has no driver" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 456 600 816 472 "GPMC_DATA_L2\[15..0\]" "" } { 448 816 987 464 "GPMC_DATA_L2\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1546157387334 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPMC_DATA_L2 " "Bidir \"GPMC_DATA_L2\" has no driver" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 456 600 816 472 "GPMC_DATA_L2\[15..0\]" "" } { 448 816 987 464 "GPMC_DATA_L2\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1546157387334 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPMC_DATA_L2 " "Bidir \"GPMC_DATA_L2\" has no driver" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 456 600 816 472 "GPMC_DATA_L2\[15..0\]" "" } { 448 816 987 464 "GPMC_DATA_L2\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1546157387334 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPMC_DATA_L2 " "Bidir \"GPMC_DATA_L2\" has no driver" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 456 600 816 472 "GPMC_DATA_L2\[15..0\]" "" } { 448 816 987 464 "GPMC_DATA_L2\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1546157387334 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPMC_DATA_L2 " "Bidir \"GPMC_DATA_L2\" has no driver" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 456 600 816 472 "GPMC_DATA_L2\[15..0\]" "" } { 448 816 987 464 "GPMC_DATA_L2\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1546157387334 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPMC_DATA_L3 " "Bidir \"GPMC_DATA_L3\" has no driver" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 816 600 816 832 "GPMC_DATA_L3\[15..0\]" "" } { 808 816 987 824 "GPMC_DATA_L3\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1546157387334 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPMC_DATA_L3 " "Bidir \"GPMC_DATA_L3\" has no driver" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 816 600 816 832 "GPMC_DATA_L3\[15..0\]" "" } { 808 816 987 824 "GPMC_DATA_L3\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1546157387334 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPMC_DATA_L3 " "Bidir \"GPMC_DATA_L3\" has no driver" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 816 600 816 832 "GPMC_DATA_L3\[15..0\]" "" } { 808 816 987 824 "GPMC_DATA_L3\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1546157387334 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPMC_DATA_L3 " "Bidir \"GPMC_DATA_L3\" has no driver" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 816 600 816 832 "GPMC_DATA_L3\[15..0\]" "" } { 808 816 987 824 "GPMC_DATA_L3\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1546157387334 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPMC_DATA_L3 " "Bidir \"GPMC_DATA_L3\" has no driver" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 816 600 816 832 "GPMC_DATA_L3\[15..0\]" "" } { 808 816 987 824 "GPMC_DATA_L3\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1546157387334 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPMC_DATA_L3 " "Bidir \"GPMC_DATA_L3\" has no driver" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 816 600 816 832 "GPMC_DATA_L3\[15..0\]" "" } { 808 816 987 824 "GPMC_DATA_L3\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1546157387334 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPMC_DATA_L3 " "Bidir \"GPMC_DATA_L3\" has no driver" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 816 600 816 832 "GPMC_DATA_L3\[15..0\]" "" } { 808 816 987 824 "GPMC_DATA_L3\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1546157387334 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPMC_DATA_L3 " "Bidir \"GPMC_DATA_L3\" has no driver" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 816 600 816 832 "GPMC_DATA_L3\[15..0\]" "" } { 808 816 987 824 "GPMC_DATA_L3\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1546157387334 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPMC_DATA_L3 " "Bidir \"GPMC_DATA_L3\" has no driver" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 816 600 816 832 "GPMC_DATA_L3\[15..0\]" "" } { 808 816 987 824 "GPMC_DATA_L3\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1546157387334 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPMC_DATA_L3 " "Bidir \"GPMC_DATA_L3\" has no driver" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 816 600 816 832 "GPMC_DATA_L3\[15..0\]" "" } { 808 816 987 824 "GPMC_DATA_L3\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1546157387334 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPMC_DATA_L3 " "Bidir \"GPMC_DATA_L3\" has no driver" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 816 600 816 832 "GPMC_DATA_L3\[15..0\]" "" } { 808 816 987 824 "GPMC_DATA_L3\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1546157387334 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPMC_DATA_L3 " "Bidir \"GPMC_DATA_L3\" has no driver" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 816 600 816 832 "GPMC_DATA_L3\[15..0\]" "" } { 808 816 987 824 "GPMC_DATA_L3\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1546157387334 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPMC_DATA_L3 " "Bidir \"GPMC_DATA_L3\" has no driver" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 816 600 816 832 "GPMC_DATA_L3\[15..0\]" "" } { 808 816 987 824 "GPMC_DATA_L3\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1546157387334 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPMC_DATA_L3 " "Bidir \"GPMC_DATA_L3\" has no driver" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 816 600 816 832 "GPMC_DATA_L3\[15..0\]" "" } { 808 816 987 824 "GPMC_DATA_L3\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1546157387334 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPMC_DATA_L3 " "Bidir \"GPMC_DATA_L3\" has no driver" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 816 600 816 832 "GPMC_DATA_L3\[15..0\]" "" } { 808 816 987 824 "GPMC_DATA_L3\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1546157387334 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPMC_DATA_L3 " "Bidir \"GPMC_DATA_L3\" has no driver" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 816 600 816 832 "GPMC_DATA_L3\[15..0\]" "" } { 808 816 987 824 "GPMC_DATA_L3\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1546157387334 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1546157387334 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "GPMC_WAIT1_L1 GND " "Pin \"GPMC_WAIT1_L1\" is stuck at GND" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 312 600 792 328 "GPMC_WAIT1_L1" "" } { 304 792 987 320 "GPMC_WAIT1_L1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1546157387439 "|Master_31Lv_FPGA|GPMC_WAIT1_L1"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPMC_WAIT1_L2 GND " "Pin \"GPMC_WAIT1_L2\" is stuck at GND" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 672 600 792 688 "GPMC_WAIT1_L2" "" } { 664 792 987 680 "GPMC_WAIT1_L2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1546157387439 "|Master_31Lv_FPGA|GPMC_WAIT1_L2"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPMC_WAIT1_L3 GND " "Pin \"GPMC_WAIT1_L3\" is stuck at GND" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 1032 600 792 1048 "GPMC_WAIT1_L3" "" } { 1024 792 995 1040 "GPMC_WAIT1_L3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1546157387439 "|Master_31Lv_FPGA|GPMC_WAIT1_L3"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPMC_WAIT1_C GND " "Pin \"GPMC_WAIT1_C\" is stuck at GND" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 312 112 296 328 "GPMC_WAIT1_C" "" } { 304 296 487 320 "GPMC_WAIT1_C" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1546157387439 "|Master_31Lv_FPGA|GPMC_WAIT1_C"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1546157387439 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546157387621 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 52 84 0 0 32 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 52 of its 84 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 32 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Quartus II" 0 -1 1546157389428 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1546157389478 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546157389478 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "55 " "Design contains 55 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPMC_WEn_L1 " "No output dependent on input pin \"GPMC_WEn_L1\"" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 240 608 784 256 "GPMC_WEn_L1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546157390025 "|Master_31Lv_FPGA|GPMC_WEn_L1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPMC_CLK " "No output dependent on input pin \"GPMC_CLK\"" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 72 112 280 88 "GPMC_CLK" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546157390025 "|Master_31Lv_FPGA|GPMC_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPMC_CLK_L1 " "No output dependent on input pin \"GPMC_CLK_L1\"" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 72 600 776 88 "GPMC_CLK_L1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546157390025 "|Master_31Lv_FPGA|GPMC_CLK_L1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPMC_CS0n_L1 " "No output dependent on input pin \"GPMC_CS0n_L1\"" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 144 600 784 160 "GPMC_CS0n_L1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546157390025 "|Master_31Lv_FPGA|GPMC_CS0n_L1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPMC_ADVn_L1 " "No output dependent on input pin \"GPMC_ADVn_L1\"" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 192 600 784 208 "GPMC_ADVn_L1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546157390025 "|Master_31Lv_FPGA|GPMC_ADVn_L1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPMC_BE0n_L1 " "No output dependent on input pin \"GPMC_BE0n_L1\"" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 264 600 784 280 "GPMC_BE0n_L1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546157390025 "|Master_31Lv_FPGA|GPMC_BE0n_L1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPMC_BE1n_L1 " "No output dependent on input pin \"GPMC_BE1n_L1\"" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 288 600 784 304 "GPMC_BE1n_L1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546157390025 "|Master_31Lv_FPGA|GPMC_BE1n_L1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPMC_A12_L1 " "No output dependent on input pin \"GPMC_A12_L1\"" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 336 608 776 352 "GPMC_A12_L1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546157390025 "|Master_31Lv_FPGA|GPMC_A12_L1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPMC_CLK_L2 " "No output dependent on input pin \"GPMC_CLK_L2\"" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 432 600 776 448 "GPMC_CLK_L2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546157390025 "|Master_31Lv_FPGA|GPMC_CLK_L2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPMC_CS0n_L2 " "No output dependent on input pin \"GPMC_CS0n_L2\"" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 504 600 784 520 "GPMC_CS0n_L2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546157390025 "|Master_31Lv_FPGA|GPMC_CS0n_L2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPMC_CS3n_L2 " "No output dependent on input pin \"GPMC_CS3n_L2\"" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 528 608 784 544 "GPMC_CS3n_L2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546157390025 "|Master_31Lv_FPGA|GPMC_CS3n_L2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPMC_ADVn_L2 " "No output dependent on input pin \"GPMC_ADVn_L2\"" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 552 600 784 568 "GPMC_ADVn_L2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546157390025 "|Master_31Lv_FPGA|GPMC_ADVn_L2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPMC_OEn_L2 " "No output dependent on input pin \"GPMC_OEn_L2\"" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 576 600 776 592 "GPMC_OEn_L2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546157390025 "|Master_31Lv_FPGA|GPMC_OEn_L2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPMC_WEn_L2 " "No output dependent on input pin \"GPMC_WEn_L2\"" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 600 608 784 616 "GPMC_WEn_L2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546157390025 "|Master_31Lv_FPGA|GPMC_WEn_L2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPMC_BE0n_L2 " "No output dependent on input pin \"GPMC_BE0n_L2\"" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 624 600 784 640 "GPMC_BE0n_L2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546157390025 "|Master_31Lv_FPGA|GPMC_BE0n_L2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPMC_BE1n_L2 " "No output dependent on input pin \"GPMC_BE1n_L2\"" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 648 600 784 664 "GPMC_BE1n_L2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546157390025 "|Master_31Lv_FPGA|GPMC_BE1n_L2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPMC_A12_L2 " "No output dependent on input pin \"GPMC_A12_L2\"" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 696 608 776 712 "GPMC_A12_L2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546157390025 "|Master_31Lv_FPGA|GPMC_A12_L2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPMC_CLK_L3 " "No output dependent on input pin \"GPMC_CLK_L3\"" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 792 600 776 808 "GPMC_CLK_L3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546157390025 "|Master_31Lv_FPGA|GPMC_CLK_L3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPMC_CS0n_L3 " "No output dependent on input pin \"GPMC_CS0n_L3\"" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 864 600 784 880 "GPMC_CS0n_L3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546157390025 "|Master_31Lv_FPGA|GPMC_CS0n_L3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPMC_CS3n_L3 " "No output dependent on input pin \"GPMC_CS3n_L3\"" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 888 608 784 904 "GPMC_CS3n_L3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546157390025 "|Master_31Lv_FPGA|GPMC_CS3n_L3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPMC_OEn_L3 " "No output dependent on input pin \"GPMC_OEn_L3\"" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 936 600 776 952 "GPMC_OEn_L3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546157390025 "|Master_31Lv_FPGA|GPMC_OEn_L3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPMC_WEn_L3 " "No output dependent on input pin \"GPMC_WEn_L3\"" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 960 608 784 976 "GPMC_WEn_L3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546157390025 "|Master_31Lv_FPGA|GPMC_WEn_L3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPMC_BE1n_L3 " "No output dependent on input pin \"GPMC_BE1n_L3\"" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 1008 600 784 1024 "GPMC_BE1n_L3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546157390025 "|Master_31Lv_FPGA|GPMC_BE1n_L3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPMC_A12_L3 " "No output dependent on input pin \"GPMC_A12_L3\"" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 1056 608 776 1072 "GPMC_A12_L3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546157390025 "|Master_31Lv_FPGA|GPMC_A12_L3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPMC_BE0n_L3 " "No output dependent on input pin \"GPMC_BE0n_L3\"" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 984 600 784 1000 "GPMC_BE0n_L3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546157390025 "|Master_31Lv_FPGA|GPMC_BE0n_L3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPMC_ADVn_L3 " "No output dependent on input pin \"GPMC_ADVn_L3\"" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 912 600 784 928 "GPMC_ADVn_L3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546157390025 "|Master_31Lv_FPGA|GPMC_ADVn_L3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPMC_CS0n_C " "No output dependent on input pin \"GPMC_CS0n_C\"" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 144 112 288 160 "GPMC_CS0n_C" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546157390025 "|Master_31Lv_FPGA|GPMC_CS0n_C"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPMC_ADVn_C " "No output dependent on input pin \"GPMC_ADVn_C\"" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 192 112 288 208 "GPMC_ADVn_C" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546157390025 "|Master_31Lv_FPGA|GPMC_ADVn_C"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPMC_BE0n_C " "No output dependent on input pin \"GPMC_BE0n_C\"" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 264 112 288 280 "GPMC_BE0n_C" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546157390025 "|Master_31Lv_FPGA|GPMC_BE0n_C"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPMC_BE1n_C " "No output dependent on input pin \"GPMC_BE1n_C\"" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 288 112 288 304 "GPMC_BE1n_C" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546157390025 "|Master_31Lv_FPGA|GPMC_BE1n_C"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPMC_A12_C " "No output dependent on input pin \"GPMC_A12_C\"" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 336 112 280 352 "GPMC_A12_C" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546157390025 "|Master_31Lv_FPGA|GPMC_A12_C"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPMC_ADDR_L2\[11\] " "No output dependent on input pin \"GPMC_ADDR_L2\[11\]\"" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 480 608 824 496 "GPMC_ADDR_L2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546157390025 "|Master_31Lv_FPGA|GPMC_ADDR_L2[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPMC_ADDR_L2\[10\] " "No output dependent on input pin \"GPMC_ADDR_L2\[10\]\"" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 480 608 824 496 "GPMC_ADDR_L2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546157390025 "|Master_31Lv_FPGA|GPMC_ADDR_L2[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPMC_ADDR_L2\[9\] " "No output dependent on input pin \"GPMC_ADDR_L2\[9\]\"" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 480 608 824 496 "GPMC_ADDR_L2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546157390025 "|Master_31Lv_FPGA|GPMC_ADDR_L2[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPMC_ADDR_L2\[8\] " "No output dependent on input pin \"GPMC_ADDR_L2\[8\]\"" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 480 608 824 496 "GPMC_ADDR_L2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546157390025 "|Master_31Lv_FPGA|GPMC_ADDR_L2[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPMC_ADDR_L2\[7\] " "No output dependent on input pin \"GPMC_ADDR_L2\[7\]\"" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 480 608 824 496 "GPMC_ADDR_L2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546157390025 "|Master_31Lv_FPGA|GPMC_ADDR_L2[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPMC_ADDR_L2\[6\] " "No output dependent on input pin \"GPMC_ADDR_L2\[6\]\"" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 480 608 824 496 "GPMC_ADDR_L2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546157390025 "|Master_31Lv_FPGA|GPMC_ADDR_L2[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPMC_ADDR_L2\[5\] " "No output dependent on input pin \"GPMC_ADDR_L2\[5\]\"" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 480 608 824 496 "GPMC_ADDR_L2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546157390025 "|Master_31Lv_FPGA|GPMC_ADDR_L2[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPMC_ADDR_L2\[4\] " "No output dependent on input pin \"GPMC_ADDR_L2\[4\]\"" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 480 608 824 496 "GPMC_ADDR_L2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546157390025 "|Master_31Lv_FPGA|GPMC_ADDR_L2[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPMC_ADDR_L2\[3\] " "No output dependent on input pin \"GPMC_ADDR_L2\[3\]\"" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 480 608 824 496 "GPMC_ADDR_L2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546157390025 "|Master_31Lv_FPGA|GPMC_ADDR_L2[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPMC_ADDR_L2\[2\] " "No output dependent on input pin \"GPMC_ADDR_L2\[2\]\"" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 480 608 824 496 "GPMC_ADDR_L2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546157390025 "|Master_31Lv_FPGA|GPMC_ADDR_L2[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPMC_ADDR_L2\[1\] " "No output dependent on input pin \"GPMC_ADDR_L2\[1\]\"" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 480 608 824 496 "GPMC_ADDR_L2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546157390025 "|Master_31Lv_FPGA|GPMC_ADDR_L2[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPMC_ADDR_L2\[0\] " "No output dependent on input pin \"GPMC_ADDR_L2\[0\]\"" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 480 608 824 496 "GPMC_ADDR_L2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546157390025 "|Master_31Lv_FPGA|GPMC_ADDR_L2[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPMC_ADDR_L3\[11\] " "No output dependent on input pin \"GPMC_ADDR_L3\[11\]\"" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 840 608 824 856 "GPMC_ADDR_L3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546157390025 "|Master_31Lv_FPGA|GPMC_ADDR_L3[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPMC_ADDR_L3\[10\] " "No output dependent on input pin \"GPMC_ADDR_L3\[10\]\"" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 840 608 824 856 "GPMC_ADDR_L3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546157390025 "|Master_31Lv_FPGA|GPMC_ADDR_L3[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPMC_ADDR_L3\[9\] " "No output dependent on input pin \"GPMC_ADDR_L3\[9\]\"" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 840 608 824 856 "GPMC_ADDR_L3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546157390025 "|Master_31Lv_FPGA|GPMC_ADDR_L3[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPMC_ADDR_L3\[8\] " "No output dependent on input pin \"GPMC_ADDR_L3\[8\]\"" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 840 608 824 856 "GPMC_ADDR_L3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546157390025 "|Master_31Lv_FPGA|GPMC_ADDR_L3[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPMC_ADDR_L3\[7\] " "No output dependent on input pin \"GPMC_ADDR_L3\[7\]\"" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 840 608 824 856 "GPMC_ADDR_L3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546157390025 "|Master_31Lv_FPGA|GPMC_ADDR_L3[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPMC_ADDR_L3\[6\] " "No output dependent on input pin \"GPMC_ADDR_L3\[6\]\"" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 840 608 824 856 "GPMC_ADDR_L3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546157390025 "|Master_31Lv_FPGA|GPMC_ADDR_L3[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPMC_ADDR_L3\[5\] " "No output dependent on input pin \"GPMC_ADDR_L3\[5\]\"" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 840 608 824 856 "GPMC_ADDR_L3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546157390025 "|Master_31Lv_FPGA|GPMC_ADDR_L3[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPMC_ADDR_L3\[4\] " "No output dependent on input pin \"GPMC_ADDR_L3\[4\]\"" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 840 608 824 856 "GPMC_ADDR_L3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546157390025 "|Master_31Lv_FPGA|GPMC_ADDR_L3[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPMC_ADDR_L3\[3\] " "No output dependent on input pin \"GPMC_ADDR_L3\[3\]\"" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 840 608 824 856 "GPMC_ADDR_L3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546157390025 "|Master_31Lv_FPGA|GPMC_ADDR_L3[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPMC_ADDR_L3\[2\] " "No output dependent on input pin \"GPMC_ADDR_L3\[2\]\"" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 840 608 824 856 "GPMC_ADDR_L3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546157390025 "|Master_31Lv_FPGA|GPMC_ADDR_L3[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPMC_ADDR_L3\[1\] " "No output dependent on input pin \"GPMC_ADDR_L3\[1\]\"" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 840 608 824 856 "GPMC_ADDR_L3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546157390025 "|Master_31Lv_FPGA|GPMC_ADDR_L3[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPMC_ADDR_L3\[0\] " "No output dependent on input pin \"GPMC_ADDR_L3\[0\]\"" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 840 608 824 856 "GPMC_ADDR_L3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546157390025 "|Master_31Lv_FPGA|GPMC_ADDR_L3[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1546157390025 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1677 " "Implemented 1677 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "88 " "Implemented 88 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1546157390030 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1546157390030 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "64 " "Implemented 64 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1546157390030 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1457 " "Implemented 1457 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1546157390030 ""} { "Info" "ICUT_CUT_TM_RAMS" "41 " "Implemented 41 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1546157390030 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1546157390030 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1546157390030 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 148 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 148 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4765 " "Peak virtual memory: 4765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1546157390123 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 30 17:09:50 2018 " "Processing ended: Sun Dec 30 17:09:50 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1546157390123 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1546157390123 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1546157390123 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1546157390123 ""}
