{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1604896624743 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604896624754 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 09 12:37:04 2020 " "Processing started: Mon Nov 09 12:37:04 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1604896624754 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604896624754 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604896624754 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1604896625563 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1604896625563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/uw/courses/20 au/ee 469/ee469_labs/lab1/register.sv 3 3 " "Found 3 design units, including 3 entities, in source file /users/user/desktop/uw/courses/20 au/ee 469/ee469_labs/lab1/register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF " "Found entity 1: D_FF" {  } { { "../Lab1/register.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab1/register.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604896640403 ""} { "Info" "ISGN_ENTITY_NAME" "2 register " "Found entity 2: register" {  } { { "../Lab1/register.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab1/register.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604896640403 ""} { "Info" "ISGN_ENTITY_NAME" "3 register_dut_testbench " "Found entity 3: register_dut_testbench" {  } { { "../Lab1/register.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab1/register.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604896640403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604896640403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/uw/courses/20 au/ee 469/ee469_labs/lab1/regfile.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/user/desktop/uw/courses/20 au/ee 469/ee469_labs/lab1/regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "../Lab1/regfile.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab1/regfile.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604896640405 ""} { "Info" "ISGN_ENTITY_NAME" "2 regstim " "Found entity 2: regstim" {  } { { "../Lab1/regfile.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab1/regfile.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604896640405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604896640405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/uw/courses/20 au/ee 469/ee469_labs/lab1/mux32x1.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/user/desktop/uw/courses/20 au/ee 469/ee469_labs/lab1/mux32x1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux32x1 " "Found entity 1: mux32x1" {  } { { "../Lab1/mux32x1.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab1/mux32x1.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604896640407 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux32x1_testbench " "Found entity 2: mux32x1_testbench" {  } { { "../Lab1/mux32x1.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab1/mux32x1.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604896640407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604896640407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/uw/courses/20 au/ee 469/ee469_labs/lab1/mux8x1.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/user/desktop/uw/courses/20 au/ee 469/ee469_labs/lab1/mux8x1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux8x1 " "Found entity 1: mux8x1" {  } { { "../Lab1/mux8x1.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab1/mux8x1.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604896640409 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux8x1_testbench " "Found entity 2: mux8x1_testbench" {  } { { "../Lab1/mux8x1.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab1/mux8x1.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604896640409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604896640409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/uw/courses/20 au/ee 469/ee469_labs/lab1/mux2x1.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/user/desktop/uw/courses/20 au/ee 469/ee469_labs/lab1/mux2x1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "../Lab1/mux2x1.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab1/mux2x1.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604896640411 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux2x1_testbench " "Found entity 2: mux2x1_testbench" {  } { { "../Lab1/mux2x1.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab1/mux2x1.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604896640411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604896640411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/uw/courses/20 au/ee 469/ee469_labs/lab1/decoder5x32.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/user/desktop/uw/courses/20 au/ee 469/ee469_labs/lab1/decoder5x32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder5x32 " "Found entity 1: decoder5x32" {  } { { "../Lab1/decoder5x32.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab1/decoder5x32.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604896640414 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder5x32_testbench " "Found entity 2: decoder5x32_testbench" {  } { { "../Lab1/decoder5x32.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab1/decoder5x32.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604896640414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604896640414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/uw/courses/20 au/ee 469/ee469_labs/lab1/decoder3x8.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/user/desktop/uw/courses/20 au/ee 469/ee469_labs/lab1/decoder3x8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder3x8 " "Found entity 1: decoder3x8" {  } { { "../Lab1/decoder3x8.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab1/decoder3x8.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604896640416 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder_3x8_testbench " "Found entity 2: decoder_3x8_testbench" {  } { { "../Lab1/decoder3x8.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab1/decoder3x8.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604896640416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604896640416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/uw/courses/20 au/ee 469/ee469_labs/lab1/decoder2x4.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/user/desktop/uw/courses/20 au/ee 469/ee469_labs/lab1/decoder2x4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder2x4 " "Found entity 1: decoder2x4" {  } { { "../Lab1/decoder2x4.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab1/decoder2x4.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604896640418 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder_2x4_testbench " "Found entity 2: decoder_2x4_testbench" {  } { { "../Lab1/decoder2x4.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab1/decoder2x4.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604896640418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604896640418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/uw/courses/20 au/ee 469/ee469_labs/lab1/decoder1x2.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/user/desktop/uw/courses/20 au/ee 469/ee469_labs/lab1/decoder1x2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder1x2 " "Found entity 1: decoder1x2" {  } { { "../Lab1/decoder1x2.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab1/decoder1x2.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604896640420 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder_1x2_testbench " "Found entity 2: decoder_1x2_testbench" {  } { { "../Lab1/decoder1x2.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab1/decoder1x2.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604896640420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604896640420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/uw/courses/20 au/ee 469/ee469_labs/lab2/xorop.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/user/desktop/uw/courses/20 au/ee 469/ee469_labs/lab2/xorop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xorOp " "Found entity 1: xorOp" {  } { { "../Lab2/xorOp.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab2/xorOp.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604896640421 ""} { "Info" "ISGN_ENTITY_NAME" "2 xorOp_testbench " "Found entity 2: xorOp_testbench" {  } { { "../Lab2/xorOp.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab2/xorOp.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604896640421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604896640421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/uw/courses/20 au/ee 469/ee469_labs/lab2/orop.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/user/desktop/uw/courses/20 au/ee 469/ee469_labs/lab2/orop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 orOp " "Found entity 1: orOp" {  } { { "../Lab2/orOp.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab2/orOp.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604896640423 ""} { "Info" "ISGN_ENTITY_NAME" "2 orOp_testbench " "Found entity 2: orOp_testbench" {  } { { "../Lab2/orOp.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab2/orOp.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604896640423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604896640423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/uw/courses/20 au/ee 469/ee469_labs/lab2/norgate64x1.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/user/desktop/uw/courses/20 au/ee 469/ee469_labs/lab2/norgate64x1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 norGate64x1 " "Found entity 1: norGate64x1" {  } { { "../Lab2/norGate64x1.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab2/norGate64x1.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604896640425 ""} { "Info" "ISGN_ENTITY_NAME" "2 norGate64x1_testbench " "Found entity 2: norGate64x1_testbench" {  } { { "../Lab2/norGate64x1.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab2/norGate64x1.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604896640425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604896640425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/uw/courses/20 au/ee 469/ee469_labs/lab2/fulladder64bit.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/user/desktop/uw/courses/20 au/ee 469/ee469_labs/lab2/fulladder64bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fullAdder64bit " "Found entity 1: fullAdder64bit" {  } { { "../Lab2/fullAdder64bit.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab2/fullAdder64bit.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604896640429 ""} { "Info" "ISGN_ENTITY_NAME" "2 fullAdder64bit_testbench " "Found entity 2: fullAdder64bit_testbench" {  } { { "../Lab2/fullAdder64bit.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab2/fullAdder64bit.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604896640429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604896640429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/uw/courses/20 au/ee 469/ee469_labs/lab2/fulladder.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/user/desktop/uw/courses/20 au/ee 469/ee469_labs/lab2/fulladder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fullAdder " "Found entity 1: fullAdder" {  } { { "../Lab2/fullAdder.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab2/fullAdder.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604896640431 ""} { "Info" "ISGN_ENTITY_NAME" "2 fullAdder_testbench " "Found entity 2: fullAdder_testbench" {  } { { "../Lab2/fullAdder.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab2/fullAdder.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604896640431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604896640431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/uw/courses/20 au/ee 469/ee469_labs/lab2/andop.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/user/desktop/uw/courses/20 au/ee 469/ee469_labs/lab2/andop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 andOp " "Found entity 1: andOp" {  } { { "../Lab2/andOp.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab2/andOp.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604896640434 ""} { "Info" "ISGN_ENTITY_NAME" "2 andOp_testbench " "Found entity 2: andOp_testbench" {  } { { "../Lab2/andOp.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab2/andOp.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604896640434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604896640434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/uw/courses/20 au/ee 469/ee469_labs/lab2/alustim.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/user/desktop/uw/courses/20 au/ee 469/ee469_labs/lab2/alustim.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../Lab2/alustim.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab2/alustim.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604896640437 ""} { "Info" "ISGN_ENTITY_NAME" "2 alustim " "Found entity 2: alustim" {  } { { "../Lab2/alustim.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab2/alustim.sv" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604896640437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604896640437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "math.sv 4 4 " "Found 4 design units, including 4 entities, in source file math.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mult " "Found entity 1: mult" {  } { { "math.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/math.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604896640441 ""} { "Info" "ISGN_ENTITY_NAME" "2 shifter " "Found entity 2: shifter" {  } { { "math.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/math.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604896640441 ""} { "Info" "ISGN_ENTITY_NAME" "3 shifter_testbench " "Found entity 3: shifter_testbench" {  } { { "math.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/math.sv" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604896640441 ""} { "Info" "ISGN_ENTITY_NAME" "4 mult_testbench " "Found entity 4: mult_testbench" {  } { { "math.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/math.sv" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604896640441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604896640441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructmem.sv 2 2 " "Found 2 design units, including 2 entities, in source file instructmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructmem " "Found entity 1: instructmem" {  } { { "instructmem.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/instructmem.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604896640445 ""} { "Info" "ISGN_ENTITY_NAME" "2 instructmem_testbench " "Found entity 2: instructmem_testbench" {  } { { "instructmem.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/instructmem.sv" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604896640445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604896640445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.sv 2 2 " "Found 2 design units, including 2 entities, in source file datamem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datamem " "Found entity 1: datamem" {  } { { "datamem.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/datamem.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604896640448 ""} { "Info" "ISGN_ENTITY_NAME" "2 datamem_testbench " "Found entity 2: datamem_testbench" {  } { { "datamem.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/datamem.sv" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604896640448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604896640448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.sv 2 2 " "Found 2 design units, including 2 entities, in source file pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/pc.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604896640450 ""} { "Info" "ISGN_ENTITY_NAME" "2 pc_testbench " "Found entity 2: pc_testbench" {  } { { "pc.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/pc.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604896640450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604896640450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se_9bit.sv 2 2 " "Found 2 design units, including 2 entities, in source file se_9bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 se_9bit " "Found entity 1: se_9bit" {  } { { "se_9bit.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/se_9bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604896640453 ""} { "Info" "ISGN_ENTITY_NAME" "2 se_9bit_testbench " "Found entity 2: se_9bit_testbench" {  } { { "se_9bit.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/se_9bit.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604896640453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604896640453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se_19bit.sv 2 2 " "Found 2 design units, including 2 entities, in source file se_19bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 se_19bit " "Found entity 1: se_19bit" {  } { { "se_19bit.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/se_19bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604896640455 ""} { "Info" "ISGN_ENTITY_NAME" "2 se_19bit_testbench " "Found entity 2: se_19bit_testbench" {  } { { "se_19bit.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/se_19bit.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604896640455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604896640455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se_26bit.sv 2 2 " "Found 2 design units, including 2 entities, in source file se_26bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 se_26bit " "Found entity 1: se_26bit" {  } { { "se_26bit.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/se_26bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604896640456 ""} { "Info" "ISGN_ENTITY_NAME" "2 se_26bit_testbench " "Found entity 2: se_26bit_testbench" {  } { { "se_26bit.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/se_26bit.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604896640456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604896640456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se.sv 2 2 " "Found 2 design units, including 2 entities, in source file se.sv" { { "Info" "ISGN_ENTITY_NAME" "1 se " "Found entity 1: se" {  } { { "se.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/se.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604896640458 ""} { "Info" "ISGN_ENTITY_NAME" "2 se_testbench " "Found entity 2: se_testbench" {  } { { "se.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/se.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604896640458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604896640458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/datapath.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604896640460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604896640460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcincrementor.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcincrementor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PCIncrementor " "Found entity 1: PCIncrementor" {  } { { "PCIncrementor.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/PCIncrementor.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604896640462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604896640462 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(57) " "Verilog HDL warning at instrDecoder.sv(57): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/instrDecoder.sv" 57 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1604896640464 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(68) " "Verilog HDL warning at instrDecoder.sv(68): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/instrDecoder.sv" 68 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1604896640464 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(69) " "Verilog HDL warning at instrDecoder.sv(69): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/instrDecoder.sv" 69 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1604896640464 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(70) " "Verilog HDL warning at instrDecoder.sv(70): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/instrDecoder.sv" 70 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1604896640464 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(71) " "Verilog HDL warning at instrDecoder.sv(71): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/instrDecoder.sv" 71 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1604896640464 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(72) " "Verilog HDL warning at instrDecoder.sv(72): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/instrDecoder.sv" 72 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1604896640464 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(91) " "Verilog HDL warning at instrDecoder.sv(91): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/instrDecoder.sv" 91 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1604896640464 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(92) " "Verilog HDL warning at instrDecoder.sv(92): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/instrDecoder.sv" 92 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1604896640464 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(93) " "Verilog HDL warning at instrDecoder.sv(93): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/instrDecoder.sv" 93 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1604896640464 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(94) " "Verilog HDL warning at instrDecoder.sv(94): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/instrDecoder.sv" 94 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1604896640465 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(95) " "Verilog HDL warning at instrDecoder.sv(95): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/instrDecoder.sv" 95 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1604896640465 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(96) " "Verilog HDL warning at instrDecoder.sv(96): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/instrDecoder.sv" 96 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1604896640465 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(115) " "Verilog HDL warning at instrDecoder.sv(115): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/instrDecoder.sv" 115 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1604896640465 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(116) " "Verilog HDL warning at instrDecoder.sv(116): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/instrDecoder.sv" 116 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1604896640465 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(117) " "Verilog HDL warning at instrDecoder.sv(117): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/instrDecoder.sv" 117 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1604896640465 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(118) " "Verilog HDL warning at instrDecoder.sv(118): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/instrDecoder.sv" 118 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1604896640465 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(119) " "Verilog HDL warning at instrDecoder.sv(119): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/instrDecoder.sv" 119 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1604896640465 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(120) " "Verilog HDL warning at instrDecoder.sv(120): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/instrDecoder.sv" 120 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1604896640465 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(129) " "Verilog HDL warning at instrDecoder.sv(129): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/instrDecoder.sv" 129 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1604896640465 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(134) " "Verilog HDL warning at instrDecoder.sv(134): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/instrDecoder.sv" 134 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1604896640465 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(139) " "Verilog HDL warning at instrDecoder.sv(139): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/instrDecoder.sv" 139 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1604896640465 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(140) " "Verilog HDL warning at instrDecoder.sv(140): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/instrDecoder.sv" 140 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1604896640466 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(141) " "Verilog HDL warning at instrDecoder.sv(141): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/instrDecoder.sv" 141 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1604896640466 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(142) " "Verilog HDL warning at instrDecoder.sv(142): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/instrDecoder.sv" 142 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1604896640466 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(144) " "Verilog HDL warning at instrDecoder.sv(144): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/instrDecoder.sv" 144 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1604896640466 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(155) " "Verilog HDL warning at instrDecoder.sv(155): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/instrDecoder.sv" 155 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1604896640466 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(160) " "Verilog HDL warning at instrDecoder.sv(160): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/instrDecoder.sv" 160 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1604896640466 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(165) " "Verilog HDL warning at instrDecoder.sv(165): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/instrDecoder.sv" 165 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1604896640466 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(166) " "Verilog HDL warning at instrDecoder.sv(166): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/instrDecoder.sv" 166 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1604896640466 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(167) " "Verilog HDL warning at instrDecoder.sv(167): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/instrDecoder.sv" 167 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1604896640466 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(169) " "Verilog HDL warning at instrDecoder.sv(169): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/instrDecoder.sv" 169 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1604896640466 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(170) " "Verilog HDL warning at instrDecoder.sv(170): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/instrDecoder.sv" 170 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1604896640466 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(179) " "Verilog HDL warning at instrDecoder.sv(179): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/instrDecoder.sv" 179 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1604896640466 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(190) " "Verilog HDL warning at instrDecoder.sv(190): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/instrDecoder.sv" 190 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1604896640466 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(191) " "Verilog HDL warning at instrDecoder.sv(191): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/instrDecoder.sv" 191 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1604896640466 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(192) " "Verilog HDL warning at instrDecoder.sv(192): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/instrDecoder.sv" 192 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1604896640466 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(194) " "Verilog HDL warning at instrDecoder.sv(194): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/instrDecoder.sv" 194 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1604896640467 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(195) " "Verilog HDL warning at instrDecoder.sv(195): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/instrDecoder.sv" 195 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1604896640467 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(204) " "Verilog HDL warning at instrDecoder.sv(204): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/instrDecoder.sv" 204 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1604896640467 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(214) " "Verilog HDL warning at instrDecoder.sv(214): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/instrDecoder.sv" 214 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1604896640467 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(215) " "Verilog HDL warning at instrDecoder.sv(215): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/instrDecoder.sv" 215 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1604896640467 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(217) " "Verilog HDL warning at instrDecoder.sv(217): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/instrDecoder.sv" 217 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1604896640467 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(218) " "Verilog HDL warning at instrDecoder.sv(218): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/instrDecoder.sv" 218 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1604896640467 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(219) " "Verilog HDL warning at instrDecoder.sv(219): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/instrDecoder.sv" 219 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1604896640467 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(229) " "Verilog HDL warning at instrDecoder.sv(229): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/instrDecoder.sv" 229 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1604896640467 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(239) " "Verilog HDL warning at instrDecoder.sv(239): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/instrDecoder.sv" 239 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1604896640467 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(240) " "Verilog HDL warning at instrDecoder.sv(240): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/instrDecoder.sv" 240 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1604896640467 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(242) " "Verilog HDL warning at instrDecoder.sv(242): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/instrDecoder.sv" 242 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1604896640467 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(243) " "Verilog HDL warning at instrDecoder.sv(243): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/instrDecoder.sv" 243 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1604896640467 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(244) " "Verilog HDL warning at instrDecoder.sv(244): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/instrDecoder.sv" 244 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1604896640467 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(254) " "Verilog HDL warning at instrDecoder.sv(254): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/instrDecoder.sv" 254 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1604896640467 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(264) " "Verilog HDL warning at instrDecoder.sv(264): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/instrDecoder.sv" 264 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1604896640467 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(265) " "Verilog HDL warning at instrDecoder.sv(265): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/instrDecoder.sv" 265 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1604896640467 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(267) " "Verilog HDL warning at instrDecoder.sv(267): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/instrDecoder.sv" 267 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1604896640467 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(268) " "Verilog HDL warning at instrDecoder.sv(268): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/instrDecoder.sv" 268 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1604896640467 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(269) " "Verilog HDL warning at instrDecoder.sv(269): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/instrDecoder.sv" 269 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1604896640467 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(279) " "Verilog HDL warning at instrDecoder.sv(279): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/instrDecoder.sv" 279 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1604896640467 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(289) " "Verilog HDL warning at instrDecoder.sv(289): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/instrDecoder.sv" 289 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1604896640467 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(290) " "Verilog HDL warning at instrDecoder.sv(290): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/instrDecoder.sv" 290 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1604896640467 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(292) " "Verilog HDL warning at instrDecoder.sv(292): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/instrDecoder.sv" 292 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1604896640468 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(293) " "Verilog HDL warning at instrDecoder.sv(293): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/instrDecoder.sv" 293 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1604896640468 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(294) " "Verilog HDL warning at instrDecoder.sv(294): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/instrDecoder.sv" 294 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1604896640468 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(304) " "Verilog HDL warning at instrDecoder.sv(304): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/instrDecoder.sv" 304 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1604896640468 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(314) " "Verilog HDL warning at instrDecoder.sv(314): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/instrDecoder.sv" 314 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1604896640468 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(316) " "Verilog HDL warning at instrDecoder.sv(316): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/instrDecoder.sv" 316 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1604896640468 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(317) " "Verilog HDL warning at instrDecoder.sv(317): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/instrDecoder.sv" 317 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1604896640468 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(318) " "Verilog HDL warning at instrDecoder.sv(318): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/instrDecoder.sv" 318 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1604896640468 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(329) " "Verilog HDL warning at instrDecoder.sv(329): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/instrDecoder.sv" 329 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1604896640468 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(339) " "Verilog HDL warning at instrDecoder.sv(339): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/instrDecoder.sv" 339 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1604896640468 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(341) " "Verilog HDL warning at instrDecoder.sv(341): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/instrDecoder.sv" 341 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1604896640468 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(342) " "Verilog HDL warning at instrDecoder.sv(342): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/instrDecoder.sv" 342 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1604896640468 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(343) " "Verilog HDL warning at instrDecoder.sv(343): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/instrDecoder.sv" 343 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1604896640468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instrdecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file instrdecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instrDecoder " "Found entity 1: instrDecoder" {  } { { "instrDecoder.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/instrDecoder.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604896640469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604896640469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leftshift.sv 2 2 " "Found 2 design units, including 2 entities, in source file leftshift.sv" { { "Info" "ISGN_ENTITY_NAME" "1 leftShift " "Found entity 1: leftShift" {  } { { "leftShift.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/leftShift.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604896640471 ""} { "Info" "ISGN_ENTITY_NAME" "2 leftShift_testbench " "Found entity 2: leftShift_testbench" {  } { { "leftShift.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/leftShift.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604896640471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604896640471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "billycpu.sv 2 2 " "Found 2 design units, including 2 entities, in source file billycpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BillyCPU " "Found entity 1: BillyCPU" {  } { { "BillyCPU.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/BillyCPU.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604896640473 ""} { "Info" "ISGN_ENTITY_NAME" "2 BillyCPU_testbench " "Found entity 2: BillyCPU_testbench" {  } { { "BillyCPU.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/BillyCPU.sv" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604896640473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604896640473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_real.sv 2 2 " "Found 2 design units, including 2 entities, in source file dff_real.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dff_real " "Found entity 1: dff_real" {  } { { "dff_real.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/dff_real.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604896640475 ""} { "Info" "ISGN_ENTITY_NAME" "2 dff_real_testbench " "Found entity 2: dff_real_testbench" {  } { { "dff_real.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/dff_real.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604896640475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604896640475 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "dff_real " "Elaborating entity \"dff_real\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1604896640581 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1604896641614 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/DE1_SoC.map.smsg " "Generated suppressed messages file C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604896642264 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1604896642546 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604896642546 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5 " "Implemented 5 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1604896642846 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1604896642846 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1604896642846 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1604896642846 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4807 " "Peak virtual memory: 4807 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604896642915 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 09 12:37:22 2020 " "Processing ended: Mon Nov 09 12:37:22 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604896642915 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604896642915 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604896642915 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1604896642915 ""}
