
# ğŸ‘‹ Hi, I'm Lalit Arora
## VLSI Engineer | STA & PDN Expert | ML in Physical Design

With over 7 years of experience in **VLSI design**, I specialize in **Static Timing Analysis (STA)** and **Power Delivery Network (PDN)**. I currently work at **Intel Corporation** as a Lead Digital Design Engineer, focusing on advanced **3DIC timing signoff** and **cross-die STA methodologies**.

---

## âš™ï¸ Areas of Expertise

- **Static Timing Analysis (STA)** â€” High-frequency design, clocking, constraints, PVT modeling  
- **PDN Design & Analysis** â€” IR drop, EM, inrush analysis, and power grid optimization  
- **Machine Learning in VLSI** â€” Predictive modeling for synthesis and timing optimization  
- **EDA Tools** â€” Primetime, Redhawk, Tempus, Fusion Compiler, Innovus  
- **Scripting & Automation** â€” Python, TCL, Perl, Bash  

---

## ğŸ¢ Work Experience Highlights

### Intel Corporation (2022â€“Present)
- Developed 3DIC timing signoff methodology using nested Hyperscale and VIB parasitics
- Created ML-based tools for I/O constraints and Xtalk-aware ECO prediction
- Delivered full-chip timing closure across >100M cell designs with 3GHz+ operation

### Qualcomm (2018â€“2022)
- Led PDN signoff for 5nm 5G SoC, coordinating across floorplanning, package, and STA teams
- Developed robust utilities for ECO generation, IR analysis, and layout optimization

---

## ğŸ“ Education

- **M.Tech in Microelectronics & VLSI** â€” BITS Pilani, 2024 (10 CGPA)  
- **B.E. in Electronics & Communication** â€” NSIT Delhi, 2018 (84.7%)

---

## ğŸ† Highlights & Recognition

- ğŸ¤ **Best Presentation** â€“ SNUG 2024, DAC 2023  
- ğŸ“ƒ **Paper Accepted** â€“ VLSID 2025, Intel DTTC (x3)  
- ğŸ… **Hackathon Winner** â€“ IGDTUW & IEEE Tech Week  
- ğŸ“ **3rd Place** â€“ Table Tennis Menâ€™s Doubles at Qualcomm

---

## ğŸ”— Connect with Me

- [LinkedIn](https://www.linkedin.com/in/lalit-arora)  
- [GitHub](https://github.com/Mcodez)

---

_â€œDriven by precision, powered by innovation.â€_
