vlog *.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:21:05 on Jan 15,2022
# vlog -reportprogress 300 mult32x32.sv mult32x32_arith.sv mult32x32_fast.sv mult32x32_fast_arith.sv mult32x32_fast_fsm.sv mult32x32_fast_test.sv mult32x32_fsm.sv mult32x32_test.sv 
# -- Compiling module mult32x32
# -- Compiling module mult32x32_arith
# -- Compiling module mult32x32_fast
# -- Compiling module mult32x32_fast_arith
# -- Compiling module mult32x32_fast_fsm
# -- Compiling module mult32x32_fast_test
# -- Compiling module mult32x32_fsm
# -- Compiling module mult32x32_test
# 
# Top level modules:
# 	mult32x32_fast
# 	mult32x32_fast_arith
# 	mult32x32_fast_fsm
# 	mult32x32_fast_test
# 	mult32x32_test
# End time: 15:21:05 on Jan 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim mult32x32_test.sv
# OpenFile mult32x32_test.sv
OpenFile mult32x32_test
# Error opening C:/Users/avial/OneDrive/Desktop/Verilog/sim2/mult32x32_test
# Path name 'C:/Users/avial/OneDrive/Desktop/Verilog/sim2/mult32x32_test' doesn't exist.
vsim mult32x32_test
# vsim mult32x32_test 
# Start time: 15:22:57 on Jan 15,2022
# Loading sv_std.std
# Loading work.mult32x32_test
# Loading work.mult32x32
# Loading work.mult32x32_fsm
# Loading work.mult32x32_arith
add wave -position end  sim:/mult32x32_test/clk
add wave -position end  sim:/mult32x32_test/reset
add wave -position end  sim:/mult32x32_test/start
add wave -position end  sim:/mult32x32_test/a
add wave -position end  sim:/mult32x32_test/b
add wave -position end  sim:/mult32x32_test/busy
add wave -position end  sim:/mult32x32_test/product
add wave -position end  sim:/mult32x32_test/mult32x32_uut/FSM/current
add wave -position end  sim:/mult32x32_test/mult32x32_uut/FSM/next
run 300 ns
