# compile vhdl design source files
vhdl xil_defaultlib  "../../../VGA.srcs/sources_1/imports/new/Moving_Block.vhd"
vhdl xil_defaultlib  "../../../VGA.srcs/sources_1/imports/new/Intersection.vhd"
vhdl xil_defaultlib  "../../../VGA.srcs/sources_1/new/top_module.vhd"
vhdl xil_defaultlib  "../../../VGA.srcs/sim_1/new/VGA_TB.vhd"

# Do not sort compile order
nosort
