Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 20de0e5c02974a9da0d40633dd49b219 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Iter_Div_tb_behav xil_defaultlib.Iter_Div_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/oscar/Coding Projects/CSULB/CECS 361 FALL 2020/Lab 4/Lab 4.srcs/sources_1/new/Iter_Div.v:21]
WARNING: [VRFC 10-278] actual bit length 36 differs from formal bit length 5 for port B [C:/Users/oscar/Coding Projects/CSULB/CECS 361 FALL 2020/Lab 4/Lab 4.srcs/sources_1/new/Iter_Div.v:21]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FSM_try1
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.LShift_Reg
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.FA_5bit
Compiling module xil_defaultlib.LShift_Reg_Clr
Compiling module xil_defaultlib.Iter_Div
Compiling module xil_defaultlib.Iter_Div_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Iter_Div_tb_behav
