`timescale 1ns / 1ps

module blocking(
input a,
input clk,
output reg c
    );

reg b;

always @ (posedge clk)
begin
	b = a;
	c = b;
end

endmodule
