Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/vivado2019.1/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 96354f9b74cd439a8d7c44e808f3ea96 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot single_sim_behav xil_defaultlib.single_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'ra3' [E:/lab4/single_cpu/single_cpu.srcs/sources_1/new/cpu.v:47]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pdu_1cycle
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.single_text_mem
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.Imm
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alucontrol
Compiling module xil_defaultlib.alu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.single_data_mem
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.single
Compiling module xil_defaultlib.single_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_sim_behav
