{"vcs1":{"timestamp_begin":1703699780.469228921, "rt":0.79, "ut":0.29, "st":0.19}}
{"vcselab":{"timestamp_begin":1703699781.348051684, "rt":0.68, "ut":0.29, "st":0.10}}
{"link":{"timestamp_begin":1703699782.094116125, "rt":0.26, "ut":0.16, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1703699780.016567741}
{"VCS_COMP_START_TIME": 1703699780.016567741}
{"VCS_COMP_END_TIME": 1703699783.866489990}
{"VCS_USER_OPTIONS": "-R -sverilog /home/N26124939/VSD/VSD_Project/rtl/epu/cavlc_test/./sim/cavlc_top_tb.sv -debug_access+all -full64 +incdir+/home/N26124939/VSD/VSD_Project/rtl/epu/cavlc_test/./src"}
{"vcs1": {"peak_mem": 338300}}
{"vcselab": {"peak_mem": 210716}}
