/*
 * Device Tree Source for Meraki MX60 (Buckminster)
 *
 * Copyright (C) 2016 Chris Blake <chrisrblake93@gmail.com>
 *
 * Based on Cisco Meraki DTS from wired-12-217818
 *
 * This file is licensed under the terms of the GNU General Public
 * License version 2.  This program is licensed "as is" without
 * any warranty of any kind, whether express or implied.
 */

/dts-v1/;

/ {
	#address-cells = <2>;
	#size-cells = <1>;
	model = "Meraki MX60/MX60W Security Appliance";
	compatible = "meraki,buckminster";
	dcr-parent = <&{/cpus/cpu@0}>;

	aliases {
		ethernet0 = &EMAC0;
		serial0 = &UART0;
	};

	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		cpu@0 {
			device_type = "cpu";
			model = "PowerPC,apm821xx";
			reg = <0x00000000>;
			clock-frequency = <0>; /* Filled in by U-Boot */
			timebase-frequency = <0>; /* Filled in by U-Boot */
			i-cache-line-size = <32>;
			d-cache-line-size = <32>;
			i-cache-size = <32768>;
			d-cache-size = <32768>;
			dcr-controller;
			dcr-access-method = "native";
			next-level-cache = <&L2C0>;
		};
	};

	memory {
		device_type = "memory";
		reg = <0x00000000 0x00000000 0x00000000>; /* Filled in by U-Boot */
	};

	UIC0: interrupt-controller0 {
		compatible = "ibm,uic";
		interrupt-controller;
		cell-index = <0>;
		dcr-reg = <0x0c0 0x009>;
		#address-cells = <0>;
		#size-cells = <0>;
		#interrupt-cells = <2>;
	};

	UIC1: interrupt-controller1 {
		compatible = "ibm,uic";
		interrupt-controller;
		cell-index = <1>;
		dcr-reg = <0x0d0 0x009>;
		#address-cells = <0>;
		#size-cells = <0>;
		#interrupt-cells = <2>;
		interrupts = <0x1e 0x4 0x1f 0x4>; /* cascade */
		interrupt-parent = <&UIC0>;
	};

	UIC2: interrupt-controller2 {
		compatible = "ibm,uic";
		interrupt-controller;
		cell-index = <2>;
		dcr-reg = <0x0e0 0x009>;
		#address-cells = <0>;
		#size-cells = <0>;
		#interrupt-cells = <2>;
		interrupts = <0xa 0x4 0xb 0x4>; /* cascade */
		interrupt-parent = <&UIC0>;
	};

	UIC3: interrupt-controller3 {
		compatible = "ibm,uic";
		interrupt-controller;
		cell-index = <3>;
		dcr-reg = <0x0f0 0x009>;
		#address-cells = <0>;
		#size-cells = <0>;
		#interrupt-cells = <2>;
		interrupts = <0x10 0x4 0x11 0x4>; /* cascade */
		interrupt-parent = <&UIC0>;
	};

	/* KPH check the following */
	OCM: ocm@400040000 {
		compatible = "ibm,ocm";
		status = "okay";
		cell-index = <1>;
		/* configured in U-Boot */
		reg = <4 0x00040000 0x8000>; /* 32K */
	};

	SDR0: sdr {
		compatible = "ibm,sdr-apm821xx";
		dcr-reg = <0x00e 0x002>;
	};

	CPR0: cpr {
		compatible = "ibm,cpr-apm821xx";
		dcr-reg = <0x00c 0x002>;
	};

	L2C0: l2c {
		compatible = "ibm,l2-cache-apm82181", "ibm,l2-cache";
		dcr-reg = <0x020 0x008
			   0x030 0x008>;
		cache-line-size = <32>;
		cache-size = <262144>;
		interrupt-parent = <&UIC1>;
		interrupts = <11 1>;
	};

	/* kph check the below */
	CPM0: cpm {
		compatible = "ibm,cpm-apm821xx", "ibm,cpm";
		cell-index = <0>;
		dcr-reg = <0x160 0x003>;
		pm-cpu = <0x02000000>;
		pm-doze = <0x302570F0>;
		pm-nap = <0x302570F0>;
		pm-deepsleep = <0x302570F0>;
		pm-iic-device = <&IIC0>;
		pm-emac-device = <&EMAC0>;
	};

	plb {
		compatible = "ibm,plb-460ex", "ibm,plb4";
		#address-cells = <2>;
		#size-cells = <1>;
		ranges;
		clock-frequency = <0>; /* Filled in by U-Boot */

		SDRAM0: sdram {
			compatible = "ibm,sdram-460ex", "ibm,sdram-405gp";
			dcr-reg = <0x010 0x002>;
		};

		/* kph check the below */
		CRYPTO: crypto@180000 {
			compatible = "amcc,ppc460ex-crypto", "amcc,ppc4xx-crypto";
			reg = <4 0x00180000 0x80400>;
			interrupt-parent = <&UIC0>;
			interrupts = <0x1d 0x4>;
		};

		/* kph check the below */
		PKA: pka@114000 {
			device_type = "pka";
			compatible = "ppc4xx-pka", "amcc,ppc4xx-pka";
			reg = <4 0x00114000 0x4000>;
			interrupt-parent = <&UIC0>;
			interrupts = <0x14 0x2>;
		};

		/* kph check the below */
		TRNG: trng@110000 {
			compatible = "ppc4xx-trng", "amcc,ppc460ex-rng";
			reg = <4 0x00110000 0x50>;
			interrupt-parent = <&UIC1>;
			interrupts = <0x3 0x2>;
		};

		MAL0: mcmal {
			compatible = "ibm,mcmal-460ex", "ibm,mcmal2";
			descriptor-memory = "ocm";
			dcr-reg = <0x180 0x062>;
			num-tx-chans = <1>;
			num-rx-chans = <1>;
			#address-cells = <0>;
			#size-cells = <0>;
			interrupt-parent = <&UIC2>;
			interrupts = <	/*TXEOB*/ 0x6 0x4
					/*RXEOB*/ 0x7 0x4
					/*SERR*/  0x3 0x4
					/*TXDE*/  0x4 0x4
					/*RXDE*/  0x5 0x4
					/*TX0 COAL*/  0x8 0x2
					/*RX0 COAL*/  0xc 0x2>;
		};

		AHBDMA: dma@bffd0800 {
			compatible = "snps,dma-spear1340";
			reg = <4 0xbffd0800 0x400>;
			interrupt-parent = <&UIC0>;
			interrupts = <25 4>;
			#dma-cells = <3>;
			/* use autoconfiguration for the dma setup */
        };

		USBOTG0: usbotg@bff80000 {
			compatible = "meraki,buckminster-usb";
			reg = <0x4 0xbff80000 0x10000>;
			interrupt-parent = <&USBOTG0>;
			interrupts = <0 1 2>;
			#interrupt-cells = <1>;
			#address-cells = <0>;
			#size-cells = <0>;
			interrupt-map = </* USB-OTG */		0 &UIC2 0x1c 4
					 /* HIGH-POWER */	1 &UIC1 0x1a 8
					 /* DMA */		2 &UIC0 0xc 4>;
			dr_mode = "host";
		};

		ADMA: adma {
			compatible = "amcc,apm82181-adma";
			device_type = "dma";
			#address-cells = <2>;
			#size-cells = <1>;

			dma-4channel@1 {
				compatible = "amcc,apm82181-dma-4channel";
				cell-index = <1>;
				label = "plb_dma1";
				interrupt-parent = <&UIC0>;
				interrupts = <0xd 0x4>;
				pool_size = <0x4000>;
				dcr-reg = <0x208 0x20f>;
			};

			dma-4channel@2 {
				compatible = "amcc,apm82181-dma-4channel";
				cell-index = <2>;
				label = "plb_dma2";
				interrupt-parent = <&UIC0>;
				interrupts = <0xe 0x4>;
				pool_size = <0x4000>;
				dcr-reg = <0x210 0x217>;
			};

			dma-4channel@3 {
				compatible = "amcc,apm82181-dma-4channel";
				cell-index = <3>;
				label = "plb_dma3";
				interrupt-parent = <&UIC0>;
				interrupts = <0xf 0x4>;
				pool_size = <0x4000>;
				dcr-reg = <0x218 0x21f>;
			};

			xor@4 {
				compatible = "amcc,xor";
				cell-index = <4>;
				label = "xor";
				interrupt-parent = <&UIC1>;
				interrupts = <0x16 0x4>;
				reg = <0x00000004 0x00200000 0x00000224>;
			};
		};

		POB0: opb {
			compatible = "ibm,opb";
			#address-cells = <1>;
			#size-cells = <1>;
			ranges = <0xb0000000 0x00000004 0xb0000000 0x50000000>;
			clock-frequency = <0>; /* Filled in by U-Boot */

			EBC0: ebc {
				compatible = "ibm,ebc";
				dcr-reg = <0x012 0x002>;
				#address-cells = <2>;
				#size-cells = <1>;
				clock-frequency = <0>; /* Filled in by U-Boot */
				/* ranges property is supplied by U-Boot */
				ranges = < 0x00000003 0x00000000 0xe0000000 0x8000000>;
				interrupts = <0x6 0x4>;
				interrupt-parent = <&UIC1>;

				/* Buckminster has 1GiB of NAND */
				ndfc@1,0 {
					compatible = "ibm,ndfc";
					reg = <00000003 00000000 00000400>;
					ccr = <0x00001000>;
					bank-settings = <0x80002222>;
					#address-cells = <1>;
					#size-cells = <1>;
					nand {
						#address-cells = <1>;
						#size-cells = <1>;

						partition@0 {
							label = "u-boot";
							reg = <0x00000000 0x00100000>;
							read-only;
						};

						partition@100000 {
							label = "u-boot-env";
							reg = <0x00100000 0x00100000>;
							read-only;
						};

						partition@200000 {
							label = "oops";
							reg = <0x00200000 0x00040000>;
						};

						partition@240000 {
							label = "ubi";
							reg = <0x00240000 0x3fdc0000>;
						};

						all {
							label = "all";
							reg = <0x00000000 0x40000000>;
						};
					};
				};
			};

			UART0: serial@ef600400 {
				device_type = "serial";
				compatible = "ns16550";
				reg = <0xef600400 0x00000008>;
				virtual-reg = <0xef600400>;
				clock-frequency = <0>; /* Filled in by U-Boot */
				current-speed = <0>; /* Filled in by U-Boot */
				interrupt-parent = <&UIC0>;
				interrupts = <0x1 0x4>;
			};

			GPIO0: gpio@ef600b00 {
				compatible = "ibm,ppc4xx-gpio";
				reg = <0xef600b00 0x00000048>;
				#gpio-cells = <2>;
				gpio-controller;
			};

			gpio-leds {
				compatible = "gpio-leds";

				power-green {
					label = "mx60:green:power";
					gpios = <&GPIO0 18 1>;
				};

				power-orange {
					label = "mx60:orange:power";
					gpios = <&GPIO0 19 1>;
				};

				wan-green {
					label = "mx60:green:wan";
					gpios = <&GPIO0 17 1>;
				};

				wan-orange {
					label = "mx60:orange:wan";
					gpios = <&GPIO0 15 1>;
				};

				lan1 {
					label = "mx60:green:lan1";
					gpios = <&GPIO0 20 1>;
				};

				lan2 {
					label = "mx60:green:lan2";
					gpios = <&GPIO0 21 1>;
				};

				lan3 {
					label = "mx60:green:lan3";
					gpios = <&GPIO0 22 1>;
				};

				lan4 {
					label = "mx60:green:lan4";
					gpios = <&GPIO0 23 1>;
				};
			};

			gpio_keys_polled {
				compatible = "gpio-keys-polled";
				#address-cells = <1>;
				#size-cells = <0>;
				poll-interval = <60>;	/* 3 * 20 = 60ms */
				autorepeat;
				button@1 {
					label = "Reset button";
					linux,code = <0x198>; /* KEY_RESTART */
					gpios = <&GPIO0 16 1>;
				};
			};

			IIC0: i2c@ef600700 {
				compatible = "ibm,iic";
				reg = <0xef600700 0x00000014>;
				interrupt-parent = <&UIC0>;
				interrupts = <0x2 0x4>;
				#address-cells = <1>;
				#size-cells = <0>;

				/* This does not work on the MX60 */
				/*
				sttm@4C {
					compatible = "adm,adm1032";
					reg = <0x4c>;
					interrupt-parent = <0x4>;
					interrupts = <0x1e 0x8>;
				};
				*/
			};

			IIC1: i2c@ef600800 {
				compatible = "ibm,iic";
				reg = <0xef600800 0x00000014>;
				interrupt-parent = <&UIC0>;
				interrupts = <0x3 0x4>;
			};

			RGMII0: emac-rgmii@ef601500 {
				compatible = "ibm,rgmii";
				reg = <0xef601500 0x00000008>;
				has-mdio;
			};

			TAH0: emac-tah@ef601350 {
				compatible = "ibm,tah";
				reg = <0xef601350 0x00000030>;
			};

			EMAC0: ethernet@ef600c00 {
				device_type = "network";
				compatible = "ibm,emac-apm821xx", "ibm,emac4sync";
				interrupt-parent = <&EMAC0>;
				interrupts = <0x0 0x1>;
				#interrupt-cells = <1>;
				#address-cells = <0>;
				#size-cells = <0>;
				interrupt-map = </*Status*/ 0x0 &UIC2 0x10 0x4
						 /*Wake*/   0x1 &UIC2 0x14 0x4>;
				reg = <0xef600c00 0x000000c4>;
				local-mac-address = [000000000000]; /* Filled in by U-Boot */
				mal-device = <&MAL0>;
				mal-tx-channel = <0>;
				mal-rx-channel = <0>;
				cell-index = <0>;
				max-frame-size = <9000>;
				rx-fifo-size = <16384>;
				tx-fifo-size = <2048>;
				fifo-entry-size = <10>;
				phy-mode = "rgmii";
				phy-handle = <&phy0>;
				phy-map = <0x00000000>;
				rgmii-device = <&RGMII0>;
				rgmii-channel = <0>;
				tah-device = <&TAH0>;
				tah-channel = <0>;
				has-inverted-stacr-oc;
				has-new-stacr-staopc;

				mdio {
					#address-cells = <1>;
					#size-cells = <0>;

					phy0: ethernet-phy@0 {
						device_type = "ethernet-phy";
						reg = <0>;
						qca,ar8327-initvals = <
							0x0010 0x40000000
							0x0624 0x007f7f7f
							0x0004 0x07a00000	/* PAD0_MODE */
							0x000c 0x01000000	/* PAD6_MODE */
							0x007c 0x0000007e	/* PORT0_STATUS */
						>;
					};
				};
			};
		};

		DMA: plb_dma@400300200 {
					#address-cells = <1>;
					#size-cells = <1>;
					compatible = "amcc,dma";
					cell-index = <0>;
					reg = <4 00300200 200>;
					dcr-reg = <0x100 0x13f>;
					interrupt-parent = <&UIC0>;
					interrupts = <0 1 2 3>;
					interrupt-map = < /* chan0 */ 0 &UIC0 12 4>;

					dma-4channel@0{
						compatible = "amcc,dma-4channel";
						cell-index = <0>;
						label = "channel0";
						reg = <0x100 0x107>;
					};
				};

		PCIE0: pciex@d00000000 {
			device_type = "pci";
			#interrupt-cells = <1>;
			#size-cells = <2>;
			#address-cells = <3>;
			compatible = "ibm,plb-pciex-apm821xx", "ibm,plb-pciex";
			primary;
			port = <0x0>; /* port number */
			reg = <0x0000000d 0x00000000 0x20000000	/* Config space access */
			       0x0000000c 0x08010000 0x00001000>;	/* Registers */
			dcr-reg = <0x100 0x020>;
			sdr-base = <0x300>;

			/* Outbound ranges, one memory and one IO,
			 * later cannot be changed
			 */
			ranges = <0x02000000 0x00000000 0x80000000 0x0000000e 0x00000000 0x00000000 0x80000000
				  0x02000000 0x00000000 0x00000000 0x0000000f 0x00000000 0x00000000 0x00100000
				  0x01000000 0x00000000 0x00000000 0x0000000f 0x80000000 0x00000000 0x00010000>;

			/* Inbound 2GB range starting at 0 */
			dma-ranges = <0x42000000 0x0 0x0 0x0 0x0 0x0 0x80000000>;

			/* This drives busses 40 to 0x7f */
			bus-range = <0x40 0x7f>;

			/* Legacy interrupts (note the weird polarity, the bridge seems
			 * to invert PCIe legacy interrupts).
			 * We are de-swizzling here because the numbers are actually for
			 * port of the root complex virtual P2P bridge. But I want
			 * to avoid putting a node for it in the tree, so the numbers
			 * below are basically de-swizzled numbers.
			 * The real slot is on idsel 0, so the swizzling is 1:1
			 */
			interrupt-map-mask = <0x0 0x0 0x0 0x7>;
			interrupt-map = <
				0x0 0x0 0x0 0x1 &UIC3 0xc 0x4 /* swizzled int A */
				0x0 0x0 0x0 0x2 &UIC3 0xd 0x4 /* swizzled int B */
				0x0 0x0 0x0 0x3 &UIC3 0xe 0x4 /* swizzled int C */
				0x0 0x0 0x0 0x4 &UIC3 0xf 0x4 /* swizzled int D */>;
		};
	};

	chosen {
			linux,stdout-path = "/plb/opb/serial@ef600400";
	};
};
