Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Nov 26 15:48:05 2019
| Host         : DESKTOP-3EC4Q02 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 577 register/latch pins with no clock driven by root clock pin: CLK100MHZ (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: VSync/HS/HCounter_reg[0]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: VSync/HS/HCounter_reg[1]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: VSync/HS/HCounter_reg[2]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: VSync/HS/HCounter_reg[3]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: VSync/HS/HCounter_reg[4]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: VSync/HS/HCounter_reg[5]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: VSync/HS/HCounter_reg[6]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: VSync/HS/HCounter_reg[7]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: VSync/HS/HCounter_reg[8]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: VSync/HS/HCounter_reg[9]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: VSync/VCounter_reg[0]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: VSync/VCounter_reg[1]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: VSync/VCounter_reg[2]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: VSync/VCounter_reg[3]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: VSync/VCounter_reg[4]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: VSync/VCounter_reg[5]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: VSync/VCounter_reg[6]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: VSync/VCounter_reg[7]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: VSync/VCounter_reg[8]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: VSync/VCounter_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2274 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     34.133        0.000                      0                  118        0.178        0.000                      0                  118        3.000        0.000                       0                   112  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                        Waveform(ns)       Period(ns)      Frequency(MHz)
-----                        ------------       ----------      --------------
clk/inst/Clk100MHz           {0.000 5.000}      10.000          100.000         
  clkfbout_ClockingWizard    {0.000 20.000}     40.000          25.000          
  pixelClock_ClockingWizard  {0.000 19.863}     39.725          25.173          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk/inst/Clk100MHz                                                                                                                                                             3.000        0.000                       0                     1  
  clkfbout_ClockingWizard                                                                                                                                                     37.845        0.000                       0                     3  
  pixelClock_ClockingWizard       34.133        0.000                      0                  118        0.178        0.000                      0                  118       19.363        0.000                       0                   108  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk/inst/Clk100MHz
  To Clock:  clk/inst/Clk100MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk/inst/Clk100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk/inst/Clk100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ClockingWizard
  To Clock:  clkfbout_ClockingWizard

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ClockingWizard
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y2    clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y0  clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pixelClock_ClockingWizard
  To Clock:  pixelClock_ClockingWizard

Setup :            0  Failing Endpoints,  Worst Slack       34.133ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.133ns  (required time - arrival time)
  Source:                 VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by pixelClock_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             pixelClock_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (pixelClock_ClockingWizard rise@39.725ns - pixelClock_ClockingWizard rise@0.000ns)
  Data Path Delay:        5.066ns  (logic 0.642ns (12.672%)  route 4.424ns (87.328%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.695ns = ( 41.420 - 39.725 ) 
    Source Clock Delay      (SCD):    1.704ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelClock_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.809     1.809    clk/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk/inst/pixelClock_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk/inst/clkout1_buf/O
                         net (fo=106, routed)         1.702     1.704    VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X76Y70         FDRE                                         r  VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y70         FDRE (Prop_fdre_C_Q)         0.518     2.222 f  VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=18, routed)          3.359     5.581    VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X63Y37         LUT3 (Prop_lut3_I0_O)        0.124     5.705 r  VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_REGCEB_cooolgate_en_gate_163/O
                         net (fo=1, routed)           1.065     6.771    VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_REGCEB_cooolgate_en_sig_103
    RAMB36_X1Y5          RAMB36E1                                     r  VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock pixelClock_ClockingWizard rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.725 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.683    41.408    clk/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.714 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.637    clk/inst/pixelClock_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.728 r  clk/inst/clkout1_buf/O
                         net (fo=106, routed)         1.692    41.420    VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y5          RAMB36E1                                     r  VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.007    41.427    
                         clock uncertainty           -0.164    41.264    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    40.904    VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         40.904    
                         arrival time                          -6.771    
  -------------------------------------------------------------------
                         slack                                 34.133    

Slack (MET) :             34.364ns  (required time - arrival time)
  Source:                 VSync/HS/HCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VSync/VCounter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             pixelClock_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (pixelClock_ClockingWizard rise@39.725ns - pixelClock_ClockingWizard rise@0.000ns)
  Data Path Delay:        4.630ns  (logic 1.578ns (34.084%)  route 3.052ns (65.916%))
  Logic Levels:           4  (LUT4=4)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 41.235 - 39.725 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelClock_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.809     1.809    clk/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk/inst/pixelClock_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk/inst/clkout1_buf/O
                         net (fo=106, routed)         1.631     1.633    VSync/HS/CLK
    SLICE_X42Y90         FDRE                                         r  VSync/HS/HCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90         FDRE (Prop_fdre_C_Q)         0.478     2.111 f  VSync/HS/HCounter_reg[2]/Q
                         net (fo=9, routed)           0.984     3.095    VSync/HS/HCounter_reg__0[2]
    SLICE_X44Y91         LUT4 (Prop_lut4_I3_O)        0.323     3.418 r  VSync/HS/tel0_i_21/O
                         net (fo=1, routed)           0.472     3.890    VSync/HS/tel0_i_21_n_1
    SLICE_X44Y91         LUT4 (Prop_lut4_I0_O)        0.321     4.211 r  VSync/HS/tel0_i_20/O
                         net (fo=2, routed)           0.317     4.528    VSync/HS/tel0_i_20_n_1
    SLICE_X44Y92         LUT4 (Prop_lut4_I3_O)        0.332     4.860 f  VSync/HS/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=14, routed)          0.632     5.492    VSync/HS/VGA_R_OBUF[3]_inst_i_3_n_1
    SLICE_X49Y91         LUT4 (Prop_lut4_I0_O)        0.124     5.616 r  VSync/HS/VCounter[9]_i_1/O
                         net (fo=10, routed)          0.647     6.263    VSync/VCounter
    SLICE_X50Y91         FDRE                                         r  VSync/VCounter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock pixelClock_ClockingWizard rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.725 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.683    41.408    clk/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.714 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.637    clk/inst/pixelClock_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.728 r  clk/inst/clkout1_buf/O
                         net (fo=106, routed)         1.507    41.235    VSync/CLK
    SLICE_X50Y91         FDRE                                         r  VSync/VCounter_reg[5]/C
                         clock pessimism              0.079    41.314    
                         clock uncertainty           -0.164    41.151    
    SLICE_X50Y91         FDRE (Setup_fdre_C_R)       -0.524    40.627    VSync/VCounter_reg[5]
  -------------------------------------------------------------------
                         required time                         40.627    
                         arrival time                          -6.263    
  -------------------------------------------------------------------
                         slack                                 34.364    

Slack (MET) :             34.364ns  (required time - arrival time)
  Source:                 VSync/HS/HCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VSync/VCounter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             pixelClock_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (pixelClock_ClockingWizard rise@39.725ns - pixelClock_ClockingWizard rise@0.000ns)
  Data Path Delay:        4.630ns  (logic 1.578ns (34.084%)  route 3.052ns (65.916%))
  Logic Levels:           4  (LUT4=4)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 41.235 - 39.725 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelClock_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.809     1.809    clk/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk/inst/pixelClock_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk/inst/clkout1_buf/O
                         net (fo=106, routed)         1.631     1.633    VSync/HS/CLK
    SLICE_X42Y90         FDRE                                         r  VSync/HS/HCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90         FDRE (Prop_fdre_C_Q)         0.478     2.111 f  VSync/HS/HCounter_reg[2]/Q
                         net (fo=9, routed)           0.984     3.095    VSync/HS/HCounter_reg__0[2]
    SLICE_X44Y91         LUT4 (Prop_lut4_I3_O)        0.323     3.418 r  VSync/HS/tel0_i_21/O
                         net (fo=1, routed)           0.472     3.890    VSync/HS/tel0_i_21_n_1
    SLICE_X44Y91         LUT4 (Prop_lut4_I0_O)        0.321     4.211 r  VSync/HS/tel0_i_20/O
                         net (fo=2, routed)           0.317     4.528    VSync/HS/tel0_i_20_n_1
    SLICE_X44Y92         LUT4 (Prop_lut4_I3_O)        0.332     4.860 f  VSync/HS/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=14, routed)          0.632     5.492    VSync/HS/VGA_R_OBUF[3]_inst_i_3_n_1
    SLICE_X49Y91         LUT4 (Prop_lut4_I0_O)        0.124     5.616 r  VSync/HS/VCounter[9]_i_1/O
                         net (fo=10, routed)          0.647     6.263    VSync/VCounter
    SLICE_X50Y91         FDRE                                         r  VSync/VCounter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock pixelClock_ClockingWizard rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.725 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.683    41.408    clk/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.714 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.637    clk/inst/pixelClock_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.728 r  clk/inst/clkout1_buf/O
                         net (fo=106, routed)         1.507    41.235    VSync/CLK
    SLICE_X50Y91         FDRE                                         r  VSync/VCounter_reg[9]/C
                         clock pessimism              0.079    41.314    
                         clock uncertainty           -0.164    41.151    
    SLICE_X50Y91         FDRE (Setup_fdre_C_R)       -0.524    40.627    VSync/VCounter_reg[9]
  -------------------------------------------------------------------
                         required time                         40.627    
                         arrival time                          -6.263    
  -------------------------------------------------------------------
                         slack                                 34.364    

Slack (MET) :             34.459ns  (required time - arrival time)
  Source:                 VSync/HS/HCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VSync/VCounter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             pixelClock_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (pixelClock_ClockingWizard rise@39.725ns - pixelClock_ClockingWizard rise@0.000ns)
  Data Path Delay:        4.630ns  (logic 1.578ns (34.084%)  route 3.052ns (65.916%))
  Logic Levels:           4  (LUT4=4)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 41.235 - 39.725 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelClock_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.809     1.809    clk/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk/inst/pixelClock_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk/inst/clkout1_buf/O
                         net (fo=106, routed)         1.631     1.633    VSync/HS/CLK
    SLICE_X42Y90         FDRE                                         r  VSync/HS/HCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90         FDRE (Prop_fdre_C_Q)         0.478     2.111 f  VSync/HS/HCounter_reg[2]/Q
                         net (fo=9, routed)           0.984     3.095    VSync/HS/HCounter_reg__0[2]
    SLICE_X44Y91         LUT4 (Prop_lut4_I3_O)        0.323     3.418 r  VSync/HS/tel0_i_21/O
                         net (fo=1, routed)           0.472     3.890    VSync/HS/tel0_i_21_n_1
    SLICE_X44Y91         LUT4 (Prop_lut4_I0_O)        0.321     4.211 r  VSync/HS/tel0_i_20/O
                         net (fo=2, routed)           0.317     4.528    VSync/HS/tel0_i_20_n_1
    SLICE_X44Y92         LUT4 (Prop_lut4_I3_O)        0.332     4.860 f  VSync/HS/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=14, routed)          0.632     5.492    VSync/HS/VGA_R_OBUF[3]_inst_i_3_n_1
    SLICE_X49Y91         LUT4 (Prop_lut4_I0_O)        0.124     5.616 r  VSync/HS/VCounter[9]_i_1/O
                         net (fo=10, routed)          0.647     6.263    VSync/VCounter
    SLICE_X51Y91         FDRE                                         r  VSync/VCounter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock pixelClock_ClockingWizard rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.725 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.683    41.408    clk/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.714 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.637    clk/inst/pixelClock_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.728 r  clk/inst/clkout1_buf/O
                         net (fo=106, routed)         1.507    41.235    VSync/CLK
    SLICE_X51Y91         FDRE                                         r  VSync/VCounter_reg[4]/C
                         clock pessimism              0.079    41.314    
                         clock uncertainty           -0.164    41.151    
    SLICE_X51Y91         FDRE (Setup_fdre_C_R)       -0.429    40.722    VSync/VCounter_reg[4]
  -------------------------------------------------------------------
                         required time                         40.722    
                         arrival time                          -6.263    
  -------------------------------------------------------------------
                         slack                                 34.459    

Slack (MET) :             34.459ns  (required time - arrival time)
  Source:                 VSync/HS/HCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VSync/VCounter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             pixelClock_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (pixelClock_ClockingWizard rise@39.725ns - pixelClock_ClockingWizard rise@0.000ns)
  Data Path Delay:        4.630ns  (logic 1.578ns (34.084%)  route 3.052ns (65.916%))
  Logic Levels:           4  (LUT4=4)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 41.235 - 39.725 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelClock_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.809     1.809    clk/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk/inst/pixelClock_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk/inst/clkout1_buf/O
                         net (fo=106, routed)         1.631     1.633    VSync/HS/CLK
    SLICE_X42Y90         FDRE                                         r  VSync/HS/HCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90         FDRE (Prop_fdre_C_Q)         0.478     2.111 f  VSync/HS/HCounter_reg[2]/Q
                         net (fo=9, routed)           0.984     3.095    VSync/HS/HCounter_reg__0[2]
    SLICE_X44Y91         LUT4 (Prop_lut4_I3_O)        0.323     3.418 r  VSync/HS/tel0_i_21/O
                         net (fo=1, routed)           0.472     3.890    VSync/HS/tel0_i_21_n_1
    SLICE_X44Y91         LUT4 (Prop_lut4_I0_O)        0.321     4.211 r  VSync/HS/tel0_i_20/O
                         net (fo=2, routed)           0.317     4.528    VSync/HS/tel0_i_20_n_1
    SLICE_X44Y92         LUT4 (Prop_lut4_I3_O)        0.332     4.860 f  VSync/HS/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=14, routed)          0.632     5.492    VSync/HS/VGA_R_OBUF[3]_inst_i_3_n_1
    SLICE_X49Y91         LUT4 (Prop_lut4_I0_O)        0.124     5.616 r  VSync/HS/VCounter[9]_i_1/O
                         net (fo=10, routed)          0.647     6.263    VSync/VCounter
    SLICE_X51Y91         FDRE                                         r  VSync/VCounter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock pixelClock_ClockingWizard rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.725 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.683    41.408    clk/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.714 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.637    clk/inst/pixelClock_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.728 r  clk/inst/clkout1_buf/O
                         net (fo=106, routed)         1.507    41.235    VSync/CLK
    SLICE_X51Y91         FDRE                                         r  VSync/VCounter_reg[6]/C
                         clock pessimism              0.079    41.314    
                         clock uncertainty           -0.164    41.151    
    SLICE_X51Y91         FDRE (Setup_fdre_C_R)       -0.429    40.722    VSync/VCounter_reg[6]
  -------------------------------------------------------------------
                         required time                         40.722    
                         arrival time                          -6.263    
  -------------------------------------------------------------------
                         slack                                 34.459    

Slack (MET) :             34.459ns  (required time - arrival time)
  Source:                 VSync/HS/HCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VSync/VCounter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             pixelClock_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (pixelClock_ClockingWizard rise@39.725ns - pixelClock_ClockingWizard rise@0.000ns)
  Data Path Delay:        4.630ns  (logic 1.578ns (34.084%)  route 3.052ns (65.916%))
  Logic Levels:           4  (LUT4=4)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 41.235 - 39.725 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelClock_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.809     1.809    clk/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk/inst/pixelClock_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk/inst/clkout1_buf/O
                         net (fo=106, routed)         1.631     1.633    VSync/HS/CLK
    SLICE_X42Y90         FDRE                                         r  VSync/HS/HCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90         FDRE (Prop_fdre_C_Q)         0.478     2.111 f  VSync/HS/HCounter_reg[2]/Q
                         net (fo=9, routed)           0.984     3.095    VSync/HS/HCounter_reg__0[2]
    SLICE_X44Y91         LUT4 (Prop_lut4_I3_O)        0.323     3.418 r  VSync/HS/tel0_i_21/O
                         net (fo=1, routed)           0.472     3.890    VSync/HS/tel0_i_21_n_1
    SLICE_X44Y91         LUT4 (Prop_lut4_I0_O)        0.321     4.211 r  VSync/HS/tel0_i_20/O
                         net (fo=2, routed)           0.317     4.528    VSync/HS/tel0_i_20_n_1
    SLICE_X44Y92         LUT4 (Prop_lut4_I3_O)        0.332     4.860 f  VSync/HS/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=14, routed)          0.632     5.492    VSync/HS/VGA_R_OBUF[3]_inst_i_3_n_1
    SLICE_X49Y91         LUT4 (Prop_lut4_I0_O)        0.124     5.616 r  VSync/HS/VCounter[9]_i_1/O
                         net (fo=10, routed)          0.647     6.263    VSync/VCounter
    SLICE_X51Y91         FDRE                                         r  VSync/VCounter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock pixelClock_ClockingWizard rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.725 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.683    41.408    clk/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.714 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.637    clk/inst/pixelClock_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.728 r  clk/inst/clkout1_buf/O
                         net (fo=106, routed)         1.507    41.235    VSync/CLK
    SLICE_X51Y91         FDRE                                         r  VSync/VCounter_reg[7]/C
                         clock pessimism              0.079    41.314    
                         clock uncertainty           -0.164    41.151    
    SLICE_X51Y91         FDRE (Setup_fdre_C_R)       -0.429    40.722    VSync/VCounter_reg[7]
  -------------------------------------------------------------------
                         required time                         40.722    
                         arrival time                          -6.263    
  -------------------------------------------------------------------
                         slack                                 34.459    

Slack (MET) :             34.459ns  (required time - arrival time)
  Source:                 VSync/HS/HCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VSync/VCounter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             pixelClock_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (pixelClock_ClockingWizard rise@39.725ns - pixelClock_ClockingWizard rise@0.000ns)
  Data Path Delay:        4.630ns  (logic 1.578ns (34.084%)  route 3.052ns (65.916%))
  Logic Levels:           4  (LUT4=4)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 41.235 - 39.725 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelClock_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.809     1.809    clk/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk/inst/pixelClock_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk/inst/clkout1_buf/O
                         net (fo=106, routed)         1.631     1.633    VSync/HS/CLK
    SLICE_X42Y90         FDRE                                         r  VSync/HS/HCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90         FDRE (Prop_fdre_C_Q)         0.478     2.111 f  VSync/HS/HCounter_reg[2]/Q
                         net (fo=9, routed)           0.984     3.095    VSync/HS/HCounter_reg__0[2]
    SLICE_X44Y91         LUT4 (Prop_lut4_I3_O)        0.323     3.418 r  VSync/HS/tel0_i_21/O
                         net (fo=1, routed)           0.472     3.890    VSync/HS/tel0_i_21_n_1
    SLICE_X44Y91         LUT4 (Prop_lut4_I0_O)        0.321     4.211 r  VSync/HS/tel0_i_20/O
                         net (fo=2, routed)           0.317     4.528    VSync/HS/tel0_i_20_n_1
    SLICE_X44Y92         LUT4 (Prop_lut4_I3_O)        0.332     4.860 f  VSync/HS/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=14, routed)          0.632     5.492    VSync/HS/VGA_R_OBUF[3]_inst_i_3_n_1
    SLICE_X49Y91         LUT4 (Prop_lut4_I0_O)        0.124     5.616 r  VSync/HS/VCounter[9]_i_1/O
                         net (fo=10, routed)          0.647     6.263    VSync/VCounter
    SLICE_X51Y91         FDRE                                         r  VSync/VCounter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock pixelClock_ClockingWizard rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.725 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.683    41.408    clk/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.714 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.637    clk/inst/pixelClock_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.728 r  clk/inst/clkout1_buf/O
                         net (fo=106, routed)         1.507    41.235    VSync/CLK
    SLICE_X51Y91         FDRE                                         r  VSync/VCounter_reg[8]/C
                         clock pessimism              0.079    41.314    
                         clock uncertainty           -0.164    41.151    
    SLICE_X51Y91         FDRE (Setup_fdre_C_R)       -0.429    40.722    VSync/VCounter_reg[8]
  -------------------------------------------------------------------
                         required time                         40.722    
                         arrival time                          -6.263    
  -------------------------------------------------------------------
                         slack                                 34.459    

Slack (MET) :             34.485ns  (required time - arrival time)
  Source:                 VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by pixelClock_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             pixelClock_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (pixelClock_ClockingWizard rise@39.725ns - pixelClock_ClockingWizard rise@0.000ns)
  Data Path Delay:        4.781ns  (logic 0.642ns (13.429%)  route 4.139ns (86.571%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.761ns = ( 41.486 - 39.725 ) 
    Source Clock Delay      (SCD):    1.704ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelClock_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.809     1.809    clk/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk/inst/pixelClock_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk/inst/clkout1_buf/O
                         net (fo=106, routed)         1.702     1.704    VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X76Y70         FDRE                                         r  VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y70         FDRE (Prop_fdre_C_Q)         0.518     2.222 f  VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=18, routed)          3.798     6.020    VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X72Y42         LUT3 (Prop_lut3_I0_O)        0.124     6.144 r  VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_REGCEB_cooolgate_en_gate_157/O
                         net (fo=1, routed)           0.341     6.485    VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_REGCEB_cooolgate_en_sig_100
    RAMB36_X2Y8          RAMB36E1                                     r  VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock pixelClock_ClockingWizard rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.725 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.683    41.408    clk/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.714 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.637    clk/inst/pixelClock_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.728 r  clk/inst/clkout1_buf/O
                         net (fo=106, routed)         1.758    41.486    VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y8          RAMB36E1                                     r  VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.007    41.493    
                         clock uncertainty           -0.164    41.330    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    40.970    VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         40.970    
                         arrival time                          -6.485    
  -------------------------------------------------------------------
                         slack                                 34.485    

Slack (MET) :             34.523ns  (required time - arrival time)
  Source:                 VSync/HS/HCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VSync/VCounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             pixelClock_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (pixelClock_ClockingWizard rise@39.725ns - pixelClock_ClockingWizard rise@0.000ns)
  Data Path Delay:        4.567ns  (logic 1.578ns (34.551%)  route 2.989ns (65.449%))
  Logic Levels:           4  (LUT4=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 41.237 - 39.725 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelClock_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.809     1.809    clk/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk/inst/pixelClock_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk/inst/clkout1_buf/O
                         net (fo=106, routed)         1.631     1.633    VSync/HS/CLK
    SLICE_X42Y90         FDRE                                         r  VSync/HS/HCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90         FDRE (Prop_fdre_C_Q)         0.478     2.111 f  VSync/HS/HCounter_reg[2]/Q
                         net (fo=9, routed)           0.984     3.095    VSync/HS/HCounter_reg__0[2]
    SLICE_X44Y91         LUT4 (Prop_lut4_I3_O)        0.323     3.418 r  VSync/HS/tel0_i_21/O
                         net (fo=1, routed)           0.472     3.890    VSync/HS/tel0_i_21_n_1
    SLICE_X44Y91         LUT4 (Prop_lut4_I0_O)        0.321     4.211 r  VSync/HS/tel0_i_20/O
                         net (fo=2, routed)           0.317     4.528    VSync/HS/tel0_i_20_n_1
    SLICE_X44Y92         LUT4 (Prop_lut4_I3_O)        0.332     4.860 f  VSync/HS/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=14, routed)          0.632     5.492    VSync/HS/VGA_R_OBUF[3]_inst_i_3_n_1
    SLICE_X49Y91         LUT4 (Prop_lut4_I0_O)        0.124     5.616 r  VSync/HS/VCounter[9]_i_1/O
                         net (fo=10, routed)          0.584     6.201    VSync/VCounter
    SLICE_X48Y91         FDRE                                         r  VSync/VCounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock pixelClock_ClockingWizard rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.725 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.683    41.408    clk/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.714 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.637    clk/inst/pixelClock_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.728 r  clk/inst/clkout1_buf/O
                         net (fo=106, routed)         1.509    41.237    VSync/CLK
    SLICE_X48Y91         FDRE                                         r  VSync/VCounter_reg[0]/C
                         clock pessimism              0.079    41.316    
                         clock uncertainty           -0.164    41.153    
    SLICE_X48Y91         FDRE (Setup_fdre_C_R)       -0.429    40.724    VSync/VCounter_reg[0]
  -------------------------------------------------------------------
                         required time                         40.724    
                         arrival time                          -6.201    
  -------------------------------------------------------------------
                         slack                                 34.523    

Slack (MET) :             34.523ns  (required time - arrival time)
  Source:                 VSync/HS/HCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VSync/VCounter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             pixelClock_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (pixelClock_ClockingWizard rise@39.725ns - pixelClock_ClockingWizard rise@0.000ns)
  Data Path Delay:        4.567ns  (logic 1.578ns (34.551%)  route 2.989ns (65.449%))
  Logic Levels:           4  (LUT4=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 41.237 - 39.725 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelClock_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.809     1.809    clk/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk/inst/pixelClock_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk/inst/clkout1_buf/O
                         net (fo=106, routed)         1.631     1.633    VSync/HS/CLK
    SLICE_X42Y90         FDRE                                         r  VSync/HS/HCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90         FDRE (Prop_fdre_C_Q)         0.478     2.111 f  VSync/HS/HCounter_reg[2]/Q
                         net (fo=9, routed)           0.984     3.095    VSync/HS/HCounter_reg__0[2]
    SLICE_X44Y91         LUT4 (Prop_lut4_I3_O)        0.323     3.418 r  VSync/HS/tel0_i_21/O
                         net (fo=1, routed)           0.472     3.890    VSync/HS/tel0_i_21_n_1
    SLICE_X44Y91         LUT4 (Prop_lut4_I0_O)        0.321     4.211 r  VSync/HS/tel0_i_20/O
                         net (fo=2, routed)           0.317     4.528    VSync/HS/tel0_i_20_n_1
    SLICE_X44Y92         LUT4 (Prop_lut4_I3_O)        0.332     4.860 f  VSync/HS/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=14, routed)          0.632     5.492    VSync/HS/VGA_R_OBUF[3]_inst_i_3_n_1
    SLICE_X49Y91         LUT4 (Prop_lut4_I0_O)        0.124     5.616 r  VSync/HS/VCounter[9]_i_1/O
                         net (fo=10, routed)          0.584     6.201    VSync/VCounter
    SLICE_X48Y91         FDRE                                         r  VSync/VCounter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock pixelClock_ClockingWizard rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.725 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.683    41.408    clk/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.714 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.637    clk/inst/pixelClock_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.728 r  clk/inst/clkout1_buf/O
                         net (fo=106, routed)         1.509    41.237    VSync/CLK
    SLICE_X48Y91         FDRE                                         r  VSync/VCounter_reg[1]/C
                         clock pessimism              0.079    41.316    
                         clock uncertainty           -0.164    41.153    
    SLICE_X48Y91         FDRE (Setup_fdre_C_R)       -0.429    40.724    VSync/VCounter_reg[1]
  -------------------------------------------------------------------
                         required time                         40.724    
                         arrival time                          -6.201    
  -------------------------------------------------------------------
                         slack                                 34.523    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 VSync/VCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VSync/VCounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             pixelClock_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixelClock_ClockingWizard rise@0.000ns - pixelClock_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.709%)  route 0.126ns (40.291%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelClock_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.624     0.624    clk/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk/inst/pixelClock_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk/inst/clkout1_buf/O
                         net (fo=106, routed)         0.562     0.564    VSync/CLK
    SLICE_X51Y91         FDRE                                         r  VSync/VCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  VSync/VCounter_reg[4]/Q
                         net (fo=7, routed)           0.126     0.830    VSync/VCounter_reg__0[4]
    SLICE_X50Y91         LUT6 (Prop_lut6_I4_O)        0.045     0.875 r  VSync/VCounter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.875    VSync/p_0_in__2[5]
    SLICE_X50Y91         FDRE                                         r  VSync/VCounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixelClock_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.898     0.898    clk/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk/inst/pixelClock_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk/inst/clkout1_buf/O
                         net (fo=106, routed)         0.832     0.834    VSync/CLK
    SLICE_X50Y91         FDRE                                         r  VSync/VCounter_reg[5]/C
                         clock pessimism             -0.257     0.577    
    SLICE_X50Y91         FDRE (Hold_fdre_C_D)         0.121     0.698    VSync/VCounter_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           0.875    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 VSync/VCounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VSync/VCounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             pixelClock_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixelClock_ClockingWizard rise@0.000ns - pixelClock_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.432%)  route 0.162ns (46.568%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelClock_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.624     0.624    clk/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk/inst/pixelClock_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk/inst/clkout1_buf/O
                         net (fo=106, routed)         0.562     0.564    VSync/CLK
    SLICE_X51Y91         FDRE                                         r  VSync/VCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  VSync/VCounter_reg[6]/Q
                         net (fo=8, routed)           0.162     0.867    VSync/VCounter_reg__0[6]
    SLICE_X50Y91         LUT6 (Prop_lut6_I5_O)        0.045     0.912 r  VSync/VCounter[9]_i_3/O
                         net (fo=1, routed)           0.000     0.912    VSync/p_0_in__2[9]
    SLICE_X50Y91         FDRE                                         r  VSync/VCounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixelClock_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.898     0.898    clk/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk/inst/pixelClock_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk/inst/clkout1_buf/O
                         net (fo=106, routed)         0.832     0.834    VSync/CLK
    SLICE_X50Y91         FDRE                                         r  VSync/VCounter_reg[9]/C
                         clock pessimism             -0.257     0.577    
    SLICE_X50Y91         FDRE (Hold_fdre_C_D)         0.120     0.697    VSync/VCounter_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 VideoMem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VideoMem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             pixelClock_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixelClock_ClockingWizard rise@0.000ns - pixelClock_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.164ns (55.366%)  route 0.132ns (44.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelClock_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.624     0.624    clk/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk/inst/pixelClock_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk/inst/clkout1_buf/O
                         net (fo=106, routed)         0.562     0.564    VideoMem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X66Y110        FDRE                                         r  VideoMem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y110        FDRE (Prop_fdre_C_Q)         0.164     0.728 r  VideoMem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=3, routed)           0.132     0.860    VideoMem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0]
    SLICE_X66Y109        FDRE                                         r  VideoMem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixelClock_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.898     0.898    clk/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk/inst/pixelClock_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk/inst/clkout1_buf/O
                         net (fo=106, routed)         0.835     0.836    VideoMem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X66Y109        FDRE                                         r  VideoMem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.256     0.581    
    SLICE_X66Y109        FDRE (Hold_fdre_C_D)         0.059     0.640    VideoMem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.640    
                         arrival time                           0.860    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 VSync/HS/HCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VSync/HS/HCounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             pixelClock_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixelClock_ClockingWizard rise@0.000ns - pixelClock_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.209ns (58.910%)  route 0.146ns (41.090%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelClock_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.624     0.624    clk/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk/inst/pixelClock_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk/inst/clkout1_buf/O
                         net (fo=106, routed)         0.565     0.567    VSync/HS/CLK
    SLICE_X42Y91         FDRE                                         r  VSync/HS/HCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y91         FDRE (Prop_fdre_C_Q)         0.164     0.731 r  VSync/HS/HCounter_reg[4]/Q
                         net (fo=7, routed)           0.146     0.876    VSync/HS/HCounter_reg__0[4]
    SLICE_X44Y91         LUT6 (Prop_lut6_I1_O)        0.045     0.921 r  VSync/HS/HCounter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.921    VSync/HS/HCounter[5]_i_1_n_1
    SLICE_X44Y91         FDRE                                         r  VSync/HS/HCounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixelClock_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.898     0.898    clk/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk/inst/pixelClock_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk/inst/clkout1_buf/O
                         net (fo=106, routed)         0.835     0.837    VSync/HS/CLK
    SLICE_X44Y91         FDRE                                         r  VSync/HS/HCounter_reg[5]/C
                         clock pessimism             -0.254     0.583    
    SLICE_X44Y91         FDRE (Hold_fdre_C_D)         0.092     0.675    VSync/HS/HCounter_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.675    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 VSync/VCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VSync/VCounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             pixelClock_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixelClock_ClockingWizard rise@0.000ns - pixelClock_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.289%)  route 0.207ns (52.711%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelClock_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.624     0.624    clk/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk/inst/pixelClock_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk/inst/clkout1_buf/O
                         net (fo=106, routed)         0.563     0.565    VSync/CLK
    SLICE_X48Y91         FDRE                                         r  VSync/VCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  VSync/VCounter_reg[1]/Q
                         net (fo=11, routed)          0.207     0.913    VSync/VCounter_reg__0[1]
    SLICE_X51Y91         LUT5 (Prop_lut5_I2_O)        0.045     0.958 r  VSync/VCounter[4]_i_1/O
                         net (fo=1, routed)           0.000     0.958    VSync/p_0_in__2[4]
    SLICE_X51Y91         FDRE                                         r  VSync/VCounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixelClock_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.898     0.898    clk/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk/inst/pixelClock_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk/inst/clkout1_buf/O
                         net (fo=106, routed)         0.832     0.834    VSync/CLK
    SLICE_X51Y91         FDRE                                         r  VSync/VCounter_reg[4]/C
                         clock pessimism             -0.234     0.600    
    SLICE_X51Y91         FDRE (Hold_fdre_C_D)         0.091     0.691    VSync/VCounter_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.691    
                         arrival time                           0.958    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 VideoMem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VideoMem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             pixelClock_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixelClock_ClockingWizard rise@0.000ns - pixelClock_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.205%)  route 0.216ns (56.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelClock_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.624     0.624    clk/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk/inst/pixelClock_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk/inst/clkout1_buf/O
                         net (fo=106, routed)         0.562     0.564    VideoMem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X62Y111        FDRE                                         r  VideoMem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y111        FDRE (Prop_fdre_C_Q)         0.164     0.728 r  VideoMem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=4, routed)           0.216     0.943    VideoMem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1]
    SLICE_X64Y108        FDRE                                         r  VideoMem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixelClock_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.898     0.898    clk/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk/inst/pixelClock_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk/inst/clkout1_buf/O
                         net (fo=106, routed)         0.835     0.836    VideoMem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X64Y108        FDRE                                         r  VideoMem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism             -0.234     0.603    
    SLICE_X64Y108        FDRE (Hold_fdre_C_D)         0.070     0.673    VideoMem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.673    
                         arrival time                           0.943    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 VSync/HS/HCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VSync/HS/HCounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             pixelClock_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixelClock_ClockingWizard rise@0.000ns - pixelClock_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.608%)  route 0.174ns (45.392%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelClock_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.624     0.624    clk/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk/inst/pixelClock_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk/inst/clkout1_buf/O
                         net (fo=106, routed)         0.565     0.567    VSync/HS/CLK
    SLICE_X42Y90         FDRE                                         r  VSync/HS/HCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90         FDRE (Prop_fdre_C_Q)         0.164     0.731 r  VSync/HS/HCounter_reg[1]/Q
                         net (fo=10, routed)          0.174     0.904    VSync/HS/HCounter_reg__0[1]
    SLICE_X44Y91         LUT4 (Prop_lut4_I2_O)        0.045     0.949 r  VSync/HS/HCounter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.949    VSync/HS/HCounter[3]_i_1_n_1
    SLICE_X44Y91         FDRE                                         r  VSync/HS/HCounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixelClock_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.898     0.898    clk/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk/inst/pixelClock_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk/inst/clkout1_buf/O
                         net (fo=106, routed)         0.835     0.837    VSync/HS/CLK
    SLICE_X44Y91         FDRE                                         r  VSync/HS/HCounter_reg[3]/C
                         clock pessimism             -0.254     0.583    
    SLICE_X44Y91         FDRE (Hold_fdre_C_D)         0.091     0.674    VSync/HS/HCounter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.674    
                         arrival time                           0.949    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             pixelClock_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixelClock_ClockingWizard rise@0.000ns - pixelClock_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.164ns (45.570%)  route 0.196ns (54.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelClock_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.624     0.624    clk/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk/inst/pixelClock_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk/inst/clkout1_buf/O
                         net (fo=106, routed)         0.558     0.560    VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X70Y69         FDRE                                         r  VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y69         FDRE (Prop_fdre_C_Q)         0.164     0.724 r  VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=6, routed)           0.196     0.919    VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1]
    SLICE_X71Y70         FDRE                                         r  VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixelClock_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.898     0.898    clk/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk/inst/pixelClock_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk/inst/clkout1_buf/O
                         net (fo=106, routed)         0.827     0.829    VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X71Y70         FDRE                                         r  VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism             -0.256     0.573    
    SLICE_X71Y70         FDRE (Hold_fdre_C_D)         0.070     0.643    VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.643    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 VSync/HS/HCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VSync/HS/HCounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             pixelClock_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixelClock_ClockingWizard rise@0.000ns - pixelClock_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.187ns (43.570%)  route 0.242ns (56.430%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelClock_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.624     0.624    clk/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk/inst/pixelClock_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk/inst/clkout1_buf/O
                         net (fo=106, routed)         0.565     0.567    VSync/HS/CLK
    SLICE_X44Y91         FDRE                                         r  VSync/HS/HCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  VSync/HS/HCounter_reg[3]/Q
                         net (fo=8, routed)           0.242     0.950    VSync/HS/HCounter_reg__0[3]
    SLICE_X42Y91         LUT5 (Prop_lut5_I1_O)        0.046     0.996 r  VSync/HS/HCounter[4]_i_1/O
                         net (fo=1, routed)           0.000     0.996    VSync/HS/HCounter[4]_i_1_n_1
    SLICE_X42Y91         FDRE                                         r  VSync/HS/HCounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixelClock_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.898     0.898    clk/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk/inst/pixelClock_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk/inst/clkout1_buf/O
                         net (fo=106, routed)         0.835     0.837    VSync/HS/CLK
    SLICE_X42Y91         FDRE                                         r  VSync/HS/HCounter_reg[4]/C
                         clock pessimism             -0.254     0.583    
    SLICE_X42Y91         FDRE (Hold_fdre_C_D)         0.133     0.716    VSync/HS/HCounter_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.716    
                         arrival time                           0.996    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 VSync/VCounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VSync/VCounter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             pixelClock_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixelClock_ClockingWizard rise@0.000ns - pixelClock_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.209ns (53.671%)  route 0.180ns (46.329%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelClock_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.624     0.624    clk/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk/inst/pixelClock_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk/inst/clkout1_buf/O
                         net (fo=106, routed)         0.562     0.564    VSync/CLK
    SLICE_X50Y91         FDRE                                         r  VSync/VCounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDRE (Prop_fdre_C_Q)         0.164     0.728 r  VSync/VCounter_reg[5]/Q
                         net (fo=9, routed)           0.180     0.908    VSync/VCounter_reg__0[5]
    SLICE_X51Y91         LUT3 (Prop_lut3_I2_O)        0.045     0.953 r  VSync/VCounter[6]_i_1/O
                         net (fo=1, routed)           0.000     0.953    VSync/p_0_in__2[6]
    SLICE_X51Y91         FDRE                                         r  VSync/VCounter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixelClock_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.898     0.898    clk/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk/inst/pixelClock_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk/inst/clkout1_buf/O
                         net (fo=106, routed)         0.832     0.834    VSync/CLK
    SLICE_X51Y91         FDRE                                         r  VSync/VCounter_reg[6]/C
                         clock pessimism             -0.257     0.577    
    SLICE_X51Y91         FDRE (Hold_fdre_C_D)         0.092     0.669    VSync/VCounter_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.669    
                         arrival time                           0.953    
  -------------------------------------------------------------------
                         slack                                  0.284    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pixelClock_ClockingWizard
Waveform(ns):       { 0.000 19.863 }
Period(ns):         39.725
Sources:            { clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.725      36.833     RAMB36_X3Y12     VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.725      36.833     RAMB36_X2Y11     VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.725      36.833     RAMB36_X3Y16     VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.725      36.833     RAMB36_X2Y18     VideoMem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.725      36.833     RAMB36_X3Y18     VideoMem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.725      36.833     RAMB36_X3Y13     VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.725      36.833     RAMB36_X1Y11     VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.725      36.833     RAMB36_X3Y17     VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.725      36.833     RAMB36_X2Y19     VideoMem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.725      36.833     RAMB36_X2Y24     VideoMem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.725      173.635    MMCME2_ADV_X0Y0  clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X68Y71     VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X51Y91     VSync/VCounter_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X50Y91     VSync/VCounter_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X51Y91     VSync/VCounter_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X51Y91     VSync/VCounter_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X51Y91     VSync/VCounter_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X50Y91     VSync/VCounter_reg[9]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X74Y69     VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_103_cooolDelFlop/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X70Y69     VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X66Y110    VideoMem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X62Y47     VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_96_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X74Y106    VideoMem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/VideoMem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_138_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X51Y91     VSync/VCounter_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X50Y91     VSync/VCounter_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X51Y91     VSync/VCounter_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X51Y91     VSync/VCounter_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X51Y91     VSync/VCounter_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X50Y91     VSync/VCounter_reg[9]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X74Y69     VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_103_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X71Y70     VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C



