<module name="MCU_NAVSS0_UDMASS_ECC_AGGR0_UDMASS_ECCAGGR0" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="PAR_UDMASS__UDMASS_ECCAGGR0_CFG__REGS_aggr_revision" acronym="PAR_UDMASS__UDMASS_ECCAGGR0_CFG__REGS_aggr_revision" offset="0x0" width="32" description="Revision parameters">
		<bitfield id="SCHEME" width="2" begin="31" end="30" resetval="0x1" description="Scheme" range="31 - 30" rwaccess="R"/> 
		<bitfield id="BU" width="2" begin="29" end="28" resetval="0x2" description="bu" range="29 - 28" rwaccess="R"/> 
		<bitfield id="MODULE_ID" width="12" begin="27" end="16" resetval="0x1696" description="Module ID" range="27 - 16" rwaccess="R"/> 
		<bitfield id="REVRTL" width="5" begin="15" end="11" resetval="0x5" description="RTL version" range="15 - 11" rwaccess="R"/> 
		<bitfield id="REVMAJ" width="3" begin="10" end="8" resetval="0x2" description="Major version" range="10 - 8" rwaccess="R"/> 
		<bitfield id="CUSTOM" width="2" begin="7" end="6" resetval="0x0" description="Custom version" range="7 - 6" rwaccess="R"/> 
		<bitfield id="REVMIN" width="6" begin="5" end="0" resetval="0x1" description="Minor version" range="5 - 0" rwaccess="R"/>
	</register>
	<register id="PAR_UDMASS__UDMASS_ECCAGGR0_CFG__REGS_ecc_vector" acronym="PAR_UDMASS__UDMASS_ECCAGGR0_CFG__REGS_ecc_vector" offset="0x8" width="32" description="ECC Vector Register">
		<bitfield id="RD_SVBUS_DONE" width="1" begin="24" end="24" resetval="0x0" description="Status to indicate if read on serial VBUS is complete, write of any value will clear this bit." range="24" rwaccess="R/W1TC"/> 
		<bitfield id="RD_SVBUS_ADDRESS" width="8" begin="23" end="16" resetval="0x0" description="Read address" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="RD_SVBUS" width="1" begin="15" end="15" resetval="0x0" description="Write 1 to trigger a read on the serial VBUS" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="ECC_VECTOR" width="11" begin="10" end="0" resetval="0x0" description="Value written to select the corresponding ECC RAM for control or status" range="10 - 0" rwaccess="R/W"/>
	</register>
	<register id="PAR_UDMASS__UDMASS_ECCAGGR0_CFG__REGS_misc_status" acronym="PAR_UDMASS__UDMASS_ECCAGGR0_CFG__REGS_misc_status" offset="0xC" width="32" description="Misc Status">
		<bitfield id="NUM_RAMS" width="11" begin="10" end="0" resetval="0x98" description="Indicates the number of RAMS serviced by the ECC aggregator" range="10 - 0" rwaccess="R"/>
	</register>
	<register id="PAR_UDMASS__UDMASS_ECCAGGR0_CFG__REGS_reserved_svbus" acronym="PAR_UDMASS__UDMASS_ECCAGGR0_CFG__REGS_reserved_svbus" offset="0x10" width="32" description="Reference other documents that contain the ECC RAM wrapper and EDC controller serial vbus register sets.">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Serial VBUS register data" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PAR_UDMASS__UDMASS_ECCAGGR0_CFG__REGS_sec_eoi_reg" acronym="PAR_UDMASS__UDMASS_ECCAGGR0_CFG__REGS_sec_eoi_reg" offset="0x3C" width="32" description="EOI Register">
		<bitfield id="EOI_WR" width="1" begin="0" end="0" resetval="0x0" description="EOI Register" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="PAR_UDMASS__UDMASS_ECCAGGR0_CFG__REGS_sec_status_reg0" acronym="PAR_UDMASS__UDMASS_ECCAGGR0_CFG__REGS_sec_status_reg0" offset="0x40" width="32" description="Interrupt Status Register 0">
		<bitfield id="UDMAP0_RPCF1_RAMECC_PEND" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Pending Status for udmap0_rpcf1_ramecc_pend" range="31" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_RPCF0_RAMECC_PEND" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Pending Status for udmap0_rpcf0_ramecc_pend" range="30" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_RFFW_RAMECC_PEND" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Pending Status for udmap0_rffw_ramecc_pend" range="29" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_TPCF4_RAMECC_PEND" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Pending Status for udmap0_tpcf4_ramecc_pend" range="28" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_TPCF1_RAMECC_PEND" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Pending Status for udmap0_tpcf1_ramecc_pend" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_TPCF0_RAMECC_PEND" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Pending Status for udmap0_tpcf0_ramecc_pend" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_TSTATE_RAMECC_PEND" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Pending Status for udmap0_tstate_ramecc_pend" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_RPCU_CNTR_RAMECC_PEND" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Pending Status for udmap0_rpcu_cntr_ramecc_pend" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_RPCU_SB1_RAMECC_PEND" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Pending Status for udmap0_rpcu_sb1_ramecc_pend" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_RPCU_SB0_RAMECC_PEND" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Pending Status for udmap0_rpcu_sb0_ramecc_pend" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_RPTRCU_CNTR_RAMECC_PEND" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Pending Status for udmap0_rptrcu_cntr_ramecc_pend" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_RPTRSB2_RAMECC_PEND" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Pending Status for udmap0_rptrsb2_ramecc_pend" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_RPTRSB1_RAMECC_PEND" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Pending Status for udmap0_rptrsb1_ramecc_pend" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_RPTRSB0_RAMECC_PEND" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Pending Status for udmap0_rptrsb0_ramecc_pend" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_TPTRCU_CNTR_RAMECC_PEND" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Pending Status for udmap0_tptrcu_cntr_ramecc_pend" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_TPTRSB2_RAMECC_PEND" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Pending Status for udmap0_tptrsb2_ramecc_pend" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_TPTRSB1_RAMECC_PEND" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Pending Status for udmap0_tptrsb1_ramecc_pend" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_TPTRSB0_RAMECC_PEND" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Pending Status for udmap0_tptrsb0_ramecc_pend" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_RPBUF_PF_RAMECC_PEND" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Pending Status for udmap0_rpbuf_pf_ramecc_pend" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_RPBUF_DF_RAMECC_PEND" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Pending Status for udmap0_rpbuf_df_ramecc_pend" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_RPBUF_CF_RAMECC_PEND" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Pending Status for udmap0_rpbuf_cf_ramecc_pend" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_RPRQ_RAMECC_PEND" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Pending Status for udmap0_rprq_ramecc_pend" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_RPCFG_RAMECC_PEND" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Pending Status for udmap0_rpcfg_ramecc_pend" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_RPSTATE_RAMECC_PEND" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Pending Status for udmap0_rpstate_ramecc_pend" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_TPCU_CNTR_RAMECC_PEND" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Pending Status for udmap0_tpcu_cntr_ramecc_pend" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_TPCU_RAMECC_PEND" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Pending Status for udmap0_tpcu_ramecc_pend" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_TPBUF_PF_RAMECC_PEND" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Pending Status for udmap0_tpbuf_pf_ramecc_pend" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_TPBUF_DF_RAMECC_PEND" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Pending Status for udmap0_tpbuf_df_ramecc_pend" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_TPBUF_CF_RAMECC_PEND" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Pending Status for udmap0_tpbuf_cf_ramecc_pend" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_TPCFG_RAMECC_PEND" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Pending Status for udmap0_tpcfg_ramecc_pend" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_TPSTATE_RAMECC_PEND" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Pending Status for udmap0_tpstate_ramecc_pend" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="ECCAGG_PEND" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Pending Status for eccagg_pend" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="PAR_UDMASS__UDMASS_ECCAGGR0_CFG__REGS_sec_status_reg1" acronym="PAR_UDMASS__UDMASS_ECCAGGR0_CFG__REGS_sec_status_reg1" offset="0x44" width="32" description="Interrupt Status Register 1">
		<bitfield id="UDMASS_INTA0_MC_ECC_PEND" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Pending Status for udmass_inta0_mc_ecc_pend" range="31" rwaccess="R/W1TS"/> 
		<bitfield id="UDMASS_INTA0_SR_ECC_PEND" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Pending Status for udmass_inta0_sr_ecc_pend" range="30" rwaccess="R/W1TS"/> 
		<bitfield id="UDMASS_INTA0_IM_ECC_PEND" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Pending Status for udmass_inta0_im_ecc_pend" range="29" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_UDMASS_INTA0_EDC_CTRL_BUSECC_PEND" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Pending Status for navss_mcu_j7_udmass_udmass_inta0_edc_ctrl_busecc_pend" range="28" rwaccess="R/W1TS"/> 
		<bitfield id="RINGACC0_ECC_PEND" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Pending Status for ringacc0_ecc_pend" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_RINGACC0_EDC_CTRL_BUSECC_1_PEND" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Pending Status for navss_mcu_j7_udmass_ringacc0_edc_ctrl_busecc_1_pend" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_RINGACC0_EDC_CTRL_BUSECC_0_PEND" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Pending Status for navss_mcu_j7_udmass_ringacc0_edc_ctrl_busecc_0_pend" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_UDMAP0_EDC_CTRL_BUSECC_1_PEND" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Pending Status for navss_mcu_j7_udmass_udmap0_edc_ctrl_busecc_1_pend" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_UDMAP0_EDC_CTRL_BUSECC_0_PEND" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Pending Status for navss_mcu_j7_udmass_udmap0_edc_ctrl_busecc_0_pend" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_RRNGOCC_RAMECC_PEND" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Pending Status for udmap0_rrngocc_ramecc_pend" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_TRNGOCC_RAMECC_PEND" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Pending Status for udmap0_trngocc_ramecc_pend" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_PSILTID_RAMECC_PEND" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Pending Status for udmap0_psiltid_ramecc_pend" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_PSILR_RAMECC_PEND" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Pending Status for udmap0_psilr_ramecc_pend" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_SDEC3_RAMECC_PEND" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Pending Status for udmap0_sdec3_ramecc_pend" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_SDEC0_RAMECC_PEND" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Pending Status for udmap0_sdec0_ramecc_pend" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_RDEC2_RAMECC_PEND" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Pending Status for udmap0_rdec2_ramecc_pend" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_RDEC1_RAMECC_PEND" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Pending Status for udmap0_rdec1_ramecc_pend" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_RDEC0_RAMECC_PEND" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Pending Status for udmap0_rdec0_ramecc_pend" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_REVTCNTR_RAMECC_PEND" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Pending Status for udmap0_revtcntr_ramecc_pend" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_TEVTCNTR_RAMECC_PEND" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Pending Status for udmap0_tevtcntr_ramecc_pend" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_STS_RAMECC3_PEND" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Pending Status for udmap0_sts_ramecc3_pend" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_STS_RAMECC2_PEND" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Pending Status for udmap0_sts_ramecc2_pend" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_STS_RAMECC1_PEND" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Pending Status for udmap0_sts_ramecc1_pend" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_STS_RAMECC0_PEND" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Pending Status for udmap0_sts_ramecc0_pend" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_EH_RAMECC_PEND" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Pending Status for udmap0_eh_ramecc_pend" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_PROXY_RAMECC_PEND" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Pending Status for udmap0_proxy_ramecc_pend" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_RSTATE_RAMECC_PEND" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Pending Status for udmap0_rstate_ramecc_pend" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_RFLOW1_RAMECC_PEND" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Pending Status for udmap0_rflow1_ramecc_pend" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_RFLOW0_RAMECC_PEND" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Pending Status for udmap0_rflow0_ramecc_pend" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_RPCF4_RAMECC_PEND" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Pending Status for udmap0_rpcf4_ramecc_pend" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_RPCF3_RAMECC_PEND" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Pending Status for udmap0_rpcf3_ramecc_pend" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_RPCF2_RAMECC_PEND" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Pending Status for udmap0_rpcf2_ramecc_pend" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="PAR_UDMASS__UDMASS_ECCAGGR0_CFG__REGS_sec_status_reg2" acronym="PAR_UDMASS__UDMASS_ECCAGGR0_CFG__REGS_sec_status_reg2" offset="0x48" width="32" description="Interrupt Status Register 2">
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_CBASS_ETL_NAVSS_MCU_J7_UDMASS_PSILSS0_CBASS_ETL_SCR3_SCR_NAVSS_MCU_J7_UDMASS_PSILSS0_CBASS_ETL_SCR3_SCR_EDC_CTRL_BUSECC_0_PEND" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Pending Status for navss_mcu_j7_udmass_psilss0_cbass_etl_navss_mcu_j7_udmass_psilss0_cbass_etl_scr3_scr_navss_mcu_j7_udmass_psilss0_cbass_etl_scr3_scr_edc_ctrl_busecc_0_pend" range="31" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_CBASS_RESP_NAVSS_MCU_J7_UDMASS_PSILSS0_CBASS_RESP_SCR2_SCR_NAVSS_MCU_J7_UDMASS_PSILSS0_CBASS_RESP_SCR2_SCR_EDC_CTRL_BUSECC_PEND" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Pending Status for navss_mcu_j7_udmass_psilss0_cbass_resp_navss_mcu_j7_udmass_psilss0_cbass_resp_scr2_scr_navss_mcu_j7_udmass_psilss0_cbass_resp_scr2_scr_edc_ctrl_busecc_pend" range="30" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_CBASS_DATA_NAVSS_MCU_J7_UDMASS_PSILSS0_CBASS_DATA_SCR1_SCR_NAVSS_MCU_J7_UDMASS_PSILSS0_CBASS_DATA_SCR1_SCR_EDC_CTRL_BUSECC_PEND" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Pending Status for navss_mcu_j7_udmass_psilss0_cbass_data_navss_mcu_j7_udmass_psilss0_cbass_data_scr1_scr_navss_mcu_j7_udmass_psilss0_cbass_data_scr1_scr_edc_ctrl_busecc_pend" range="29" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_CFG_NAVSS_MCU_J7_UDMASS_PSILSS0_CFG_EDC_CTRL_BUSECC_PEND" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Pending Status for navss_mcu_j7_udmass_psilss0_cfg_navss_mcu_j7_udmass_psilss0_cfg_edc_ctrl_busecc_pend" range="28" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_PSILCFG0_CFGSTRM_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_PSILCFG0_CFGSTRM_EDC_CTRL_BUSECC_PEND" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Pending Status for navss_mcu_j7_udmass_psilss0_l2p_psilcfg0_cfgstrm_navss_mcu_j7_udmass_psilss0_l2p_psilcfg0_cfgstrm_edc_ctrl_busecc_pend" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_UDMAP0_CFGSTRM_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_UDMAP0_CFGSTRM_EDC_CTRL_BUSECC_PEND" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Pending Status for navss_mcu_j7_udmass_psilss0_l2p_udmap0_cfgstrm_navss_mcu_j7_udmass_psilss0_l2p_udmap0_cfgstrm_edc_ctrl_busecc_pend" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_UDMASS_INTA0_MEVT_IN_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_UDMASS_INTA0_MEVT_IN_EDC_CTRL_BUSECC_PEND" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Pending Status for navss_mcu_j7_udmass_psilss0_l2p_udmass_inta0_mevt_in_navss_mcu_j7_udmass_psilss0_l2p_udmass_inta0_mevt_in_edc_ctrl_busecc_pend" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_UDMASS_INTA0_CEVT_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_UDMASS_INTA0_CEVT_EDC_CTRL_BUSECC_PEND" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Pending Status for navss_mcu_j7_udmass_psilss0_l2p_udmass_inta0_cevt_navss_mcu_j7_udmass_psilss0_l2p_udmass_inta0_cevt_edc_ctrl_busecc_pend" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_UDMASS_INTA0_EVT_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_UDMASS_INTA0_EVT_EDC_CTRL_BUSECC_PEND" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Pending Status for navss_mcu_j7_udmass_psilss0_l2p_udmass_inta0_evt_navss_mcu_j7_udmass_psilss0_l2p_udmass_inta0_evt_edc_ctrl_busecc_pend" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_DMSC_EVT_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_DMSC_EVT_EDC_CTRL_BUSECC_PEND" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Pending Status for navss_mcu_j7_udmass_psilss0_l2p_dmsc_evt_navss_mcu_j7_udmass_psilss0_l2p_dmsc_evt_edc_ctrl_busecc_pend" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_UDMAP0_STRM_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_UDMAP0_STRM_EDC_CTRL_BUSECC_PEND" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Pending Status for navss_mcu_j7_udmass_psilss0_l2p_udmap0_strm_navss_mcu_j7_udmass_psilss0_l2p_udmap0_strm_edc_ctrl_busecc_pend" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_SAUL0_PSIL_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_SAUL0_PSIL_EDC_CTRL_BUSECC_PEND" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Pending Status for navss_mcu_j7_udmass_psilss0_l2p_saul0_psil_navss_mcu_j7_udmass_psilss0_l2p_saul0_psil_edc_ctrl_busecc_pend" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_PDMA_ADC_PSIL_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_PDMA_ADC_PSIL_EDC_CTRL_BUSECC_PEND" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Pending Status for navss_mcu_j7_udmass_psilss0_l2p_pdma_adc_psil_navss_mcu_j7_udmass_psilss0_l2p_pdma_adc_psil_edc_ctrl_busecc_pend" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_PDMA_MCU2_PSIL_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_PDMA_MCU2_PSIL_EDC_CTRL_BUSECC_PEND" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Pending Status for navss_mcu_j7_udmass_psilss0_l2p_pdma_mcu2_psil_navss_mcu_j7_udmass_psilss0_l2p_pdma_mcu2_psil_edc_ctrl_busecc_pend" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_PDMA_MCU1_PSIL_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_PDMA_MCU1_PSIL_EDC_CTRL_BUSECC_PEND" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Pending Status for navss_mcu_j7_udmass_psilss0_l2p_pdma_mcu1_psil_navss_mcu_j7_udmass_psilss0_l2p_pdma_mcu1_psil_edc_ctrl_busecc_pend" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_PDMA_MCU0_PSIL_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_PDMA_MCU0_PSIL_EDC_CTRL_BUSECC_PEND" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Pending Status for navss_mcu_j7_udmass_psilss0_l2p_pdma_mcu0_psil_navss_mcu_j7_udmass_psilss0_l2p_pdma_mcu0_psil_edc_ctrl_busecc_pend" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_CPSW0_PSIL_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_CPSW0_PSIL_EDC_CTRL_BUSECC_PEND" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Pending Status for navss_mcu_j7_udmass_psilss0_l2p_cpsw0_psil_navss_mcu_j7_udmass_psilss0_l2p_cpsw0_psil_edc_ctrl_busecc_pend" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_NAVSS_PSIL_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_NAVSS_PSIL_EDC_CTRL_BUSECC_PEND" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Pending Status for navss_mcu_j7_udmass_psilss0_l2p_navss_psil_navss_mcu_j7_udmass_psilss0_l2p_navss_psil_edc_ctrl_busecc_pend" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_PSILCFG0_CFGSTRM_BRIDGE_NAVSS_MCU_J7_UDMASS_PSILSS0_PSILCFG0_CFGSTRM_BRIDGE_EDC_CTRL_BUSECC_PEND" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Pending Status for navss_mcu_j7_udmass_psilss0_psilcfg0_cfgstrm_bridge_navss_mcu_j7_udmass_psilss0_psilcfg0_cfgstrm_bridge_edc_ctrl_busecc_pend" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_UDMAP0_CFGSTRM_BRIDGE_NAVSS_MCU_J7_UDMASS_PSILSS0_UDMAP0_CFGSTRM_BRIDGE_EDC_CTRL_BUSECC_PEND" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Pending Status for navss_mcu_j7_udmass_psilss0_udmap0_cfgstrm_bridge_navss_mcu_j7_udmass_psilss0_udmap0_cfgstrm_bridge_edc_ctrl_busecc_pend" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_PSILCFG0_CFGSTRM_SAFEG_NAVSS_MCU_J7_UDMASS_PSILSS0_PSILCFG0_CFGSTRM_SAFEG_EDC_CTRL_BUSECC_PEND" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Pending Status for navss_mcu_j7_udmass_psilss0_psilcfg0_cfgstrm_safeg_navss_mcu_j7_udmass_psilss0_psilcfg0_cfgstrm_safeg_edc_ctrl_busecc_pend" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_UDMAP0_CFGSTRM_SAFEG_NAVSS_MCU_J7_UDMASS_PSILSS0_UDMAP0_CFGSTRM_SAFEG_EDC_CTRL_BUSECC_PEND" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Pending Status for navss_mcu_j7_udmass_psilss0_udmap0_cfgstrm_safeg_navss_mcu_j7_udmass_psilss0_udmap0_cfgstrm_safeg_edc_ctrl_busecc_pend" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_UDMAP0_STRM_SAFEG_NAVSS_MCU_J7_UDMASS_PSILSS0_UDMAP0_STRM_SAFEG_EDC_CTRL_BUSECC_PEND" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Pending Status for navss_mcu_j7_udmass_psilss0_udmap0_strm_safeg_navss_mcu_j7_udmass_psilss0_udmap0_strm_safeg_edc_ctrl_busecc_pend" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_SAUL0_PSIL_SAFEG_NAVSS_MCU_J7_UDMASS_PSILSS0_SAUL0_PSIL_SAFEG_EDC_CTRL_BUSECC_PEND" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Pending Status for navss_mcu_j7_udmass_psilss0_saul0_psil_safeg_navss_mcu_j7_udmass_psilss0_saul0_psil_safeg_edc_ctrl_busecc_pend" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_PDMA_ADC_PSIL_SAFEG_NAVSS_MCU_J7_UDMASS_PSILSS0_PDMA_ADC_PSIL_SAFEG_EDC_CTRL_BUSECC_PEND" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Pending Status for navss_mcu_j7_udmass_psilss0_pdma_adc_psil_safeg_navss_mcu_j7_udmass_psilss0_pdma_adc_psil_safeg_edc_ctrl_busecc_pend" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_PDMA_MCU2_PSIL_SAFEG_NAVSS_MCU_J7_UDMASS_PSILSS0_PDMA_MCU2_PSIL_SAFEG_EDC_CTRL_BUSECC_PEND" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Pending Status for navss_mcu_j7_udmass_psilss0_pdma_mcu2_psil_safeg_navss_mcu_j7_udmass_psilss0_pdma_mcu2_psil_safeg_edc_ctrl_busecc_pend" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_PDMA_MCU1_PSIL_SAFEG_NAVSS_MCU_J7_UDMASS_PSILSS0_PDMA_MCU1_PSIL_SAFEG_EDC_CTRL_BUSECC_PEND" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Pending Status for navss_mcu_j7_udmass_psilss0_pdma_mcu1_psil_safeg_navss_mcu_j7_udmass_psilss0_pdma_mcu1_psil_safeg_edc_ctrl_busecc_pend" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_PDMA_MCU0_PSIL_SAFEG_NAVSS_MCU_J7_UDMASS_PSILSS0_PDMA_MCU0_PSIL_SAFEG_EDC_CTRL_BUSECC_PEND" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Pending Status for navss_mcu_j7_udmass_psilss0_pdma_mcu0_psil_safeg_navss_mcu_j7_udmass_psilss0_pdma_mcu0_psil_safeg_edc_ctrl_busecc_pend" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_CPSW0_PSIL_SAFEG_NAVSS_MCU_J7_UDMASS_PSILSS0_CPSW0_PSIL_SAFEG_EDC_CTRL_BUSECC_PEND" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Pending Status for navss_mcu_j7_udmass_psilss0_cpsw0_psil_safeg_navss_mcu_j7_udmass_psilss0_cpsw0_psil_safeg_edc_ctrl_busecc_pend" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_NAVSS_PSIL_AS_BRIDGE_NAVSS_MCU_J7_UDMASS_PSILSS0_NAVSS_PSIL_AS_BRIDGE_EDC_CTRL_NAVSS_PSIL_SCR_E_GCLK_BUSECC_PEND" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Pending Status for navss_mcu_j7_udmass_psilss0_navss_psil_as_bridge_navss_mcu_j7_udmass_psilss0_navss_psil_as_bridge_edc_ctrl_navss_psil_scr_e_gclk_busecc_pend" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_NAVSS_PSIL_AS_BRIDGE_NAVSS_MCU_J7_UDMASS_PSILSS0_NAVSS_PSIL_AS_BRIDGE_EDC_CTRL_NAVSS_PSIL_E_GCLK_BUSECC_PEND" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Pending Status for navss_mcu_j7_udmass_psilss0_navss_psil_as_bridge_navss_mcu_j7_udmass_psilss0_navss_psil_as_bridge_edc_ctrl_navss_psil_e_gclk_busecc_pend" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="UDMASS_INTA0_GC_ECC_PEND" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Pending Status for udmass_inta0_gc_ecc_pend" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="PAR_UDMASS__UDMASS_ECCAGGR0_CFG__REGS_sec_status_reg3" acronym="PAR_UDMASS__UDMASS_ECCAGGR0_CFG__REGS_sec_status_reg3" offset="0x4C" width="32" description="Interrupt Status Register 3">
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_CBASS_ETL_NAVSS_MCU_J7_UDMASS_PSILSS0_CBASS_ETL_VD2GCLK_EDC_CTRL_CBASS_INT_VD2GBUSECC_PEND" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Pending Status for navss_mcu_j7_udmass_psilss0_cbass_etl_navss_mcu_j7_udmass_psilss0_cbass_etl_vd2gclk_edc_ctrl_cbass_int_vd2gbusecc_pend" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_CBASS_ETL_NAVSS_MCU_J7_UDMASS_PSILSS0_CBASS_ETL_SCR3_SCR_NAVSS_MCU_J7_UDMASS_PSILSS0_CBASS_ETL_SCR3_SCR_EDC_CTRL_BUSECC_1_PEND" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Pending Status for navss_mcu_j7_udmass_psilss0_cbass_etl_navss_mcu_j7_udmass_psilss0_cbass_etl_scr3_scr_navss_mcu_j7_udmass_psilss0_cbass_etl_scr3_scr_edc_ctrl_busecc_1_pend" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="PAR_UDMASS__UDMASS_ECCAGGR0_CFG__REGS_sec_enable_set_reg0" acronym="PAR_UDMASS__UDMASS_ECCAGGR0_CFG__REGS_sec_enable_set_reg0" offset="0x80" width="32" description="Interrupt Enable Set Register 0">
		<bitfield id="UDMAP0_RPCF1_RAMECC_ENABLE_SET" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Enable Set Register for udmap0_rpcf1_ramecc_pend" range="31" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_RPCF0_RAMECC_ENABLE_SET" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Enable Set Register for udmap0_rpcf0_ramecc_pend" range="30" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_RFFW_RAMECC_ENABLE_SET" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Enable Set Register for udmap0_rffw_ramecc_pend" range="29" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_TPCF4_RAMECC_ENABLE_SET" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Enable Set Register for udmap0_tpcf4_ramecc_pend" range="28" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_TPCF1_RAMECC_ENABLE_SET" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Enable Set Register for udmap0_tpcf1_ramecc_pend" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_TPCF0_RAMECC_ENABLE_SET" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Enable Set Register for udmap0_tpcf0_ramecc_pend" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_TSTATE_RAMECC_ENABLE_SET" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Enable Set Register for udmap0_tstate_ramecc_pend" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_RPCU_CNTR_RAMECC_ENABLE_SET" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Enable Set Register for udmap0_rpcu_cntr_ramecc_pend" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_RPCU_SB1_RAMECC_ENABLE_SET" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Set Register for udmap0_rpcu_sb1_ramecc_pend" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_RPCU_SB0_RAMECC_ENABLE_SET" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Set Register for udmap0_rpcu_sb0_ramecc_pend" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_RPTRCU_CNTR_RAMECC_ENABLE_SET" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Set Register for udmap0_rptrcu_cntr_ramecc_pend" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_RPTRSB2_RAMECC_ENABLE_SET" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Set Register for udmap0_rptrsb2_ramecc_pend" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_RPTRSB1_RAMECC_ENABLE_SET" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Set Register for udmap0_rptrsb1_ramecc_pend" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_RPTRSB0_RAMECC_ENABLE_SET" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Set Register for udmap0_rptrsb0_ramecc_pend" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_TPTRCU_CNTR_RAMECC_ENABLE_SET" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Set Register for udmap0_tptrcu_cntr_ramecc_pend" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_TPTRSB2_RAMECC_ENABLE_SET" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Set Register for udmap0_tptrsb2_ramecc_pend" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_TPTRSB1_RAMECC_ENABLE_SET" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Set Register for udmap0_tptrsb1_ramecc_pend" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_TPTRSB0_RAMECC_ENABLE_SET" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Set Register for udmap0_tptrsb0_ramecc_pend" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_RPBUF_PF_RAMECC_ENABLE_SET" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Set Register for udmap0_rpbuf_pf_ramecc_pend" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_RPBUF_DF_RAMECC_ENABLE_SET" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Set Register for udmap0_rpbuf_df_ramecc_pend" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_RPBUF_CF_RAMECC_ENABLE_SET" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Set Register for udmap0_rpbuf_cf_ramecc_pend" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_RPRQ_RAMECC_ENABLE_SET" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Set Register for udmap0_rprq_ramecc_pend" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_RPCFG_RAMECC_ENABLE_SET" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Set Register for udmap0_rpcfg_ramecc_pend" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_RPSTATE_RAMECC_ENABLE_SET" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Set Register for udmap0_rpstate_ramecc_pend" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_TPCU_CNTR_RAMECC_ENABLE_SET" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Set Register for udmap0_tpcu_cntr_ramecc_pend" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_TPCU_RAMECC_ENABLE_SET" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Set Register for udmap0_tpcu_ramecc_pend" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_TPBUF_PF_RAMECC_ENABLE_SET" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Set Register for udmap0_tpbuf_pf_ramecc_pend" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_TPBUF_DF_RAMECC_ENABLE_SET" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Set Register for udmap0_tpbuf_df_ramecc_pend" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_TPBUF_CF_RAMECC_ENABLE_SET" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Set Register for udmap0_tpbuf_cf_ramecc_pend" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_TPCFG_RAMECC_ENABLE_SET" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Set Register for udmap0_tpcfg_ramecc_pend" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_TPSTATE_RAMECC_ENABLE_SET" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Set Register for udmap0_tpstate_ramecc_pend" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="ECCAGG_ENABLE_SET" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Set Register for eccagg_pend" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="PAR_UDMASS__UDMASS_ECCAGGR0_CFG__REGS_sec_enable_set_reg1" acronym="PAR_UDMASS__UDMASS_ECCAGGR0_CFG__REGS_sec_enable_set_reg1" offset="0x84" width="32" description="Interrupt Enable Set Register 1">
		<bitfield id="UDMASS_INTA0_MC_ECC_ENABLE_SET" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Enable Set Register for udmass_inta0_mc_ecc_pend" range="31" rwaccess="R/W1TS"/> 
		<bitfield id="UDMASS_INTA0_SR_ECC_ENABLE_SET" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Enable Set Register for udmass_inta0_sr_ecc_pend" range="30" rwaccess="R/W1TS"/> 
		<bitfield id="UDMASS_INTA0_IM_ECC_ENABLE_SET" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Enable Set Register for udmass_inta0_im_ecc_pend" range="29" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_UDMASS_INTA0_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_j7_udmass_udmass_inta0_edc_ctrl_busecc_pend" range="28" rwaccess="R/W1TS"/> 
		<bitfield id="RINGACC0_ECC_ENABLE_SET" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Enable Set Register for ringacc0_ecc_pend" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_RINGACC0_EDC_CTRL_BUSECC_1_ENABLE_SET" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_j7_udmass_ringacc0_edc_ctrl_busecc_1_pend" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_RINGACC0_EDC_CTRL_BUSECC_0_ENABLE_SET" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_j7_udmass_ringacc0_edc_ctrl_busecc_0_pend" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_UDMAP0_EDC_CTRL_BUSECC_1_ENABLE_SET" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_j7_udmass_udmap0_edc_ctrl_busecc_1_pend" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_UDMAP0_EDC_CTRL_BUSECC_0_ENABLE_SET" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_j7_udmass_udmap0_edc_ctrl_busecc_0_pend" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_RRNGOCC_RAMECC_ENABLE_SET" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Set Register for udmap0_rrngocc_ramecc_pend" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_TRNGOCC_RAMECC_ENABLE_SET" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Set Register for udmap0_trngocc_ramecc_pend" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_PSILTID_RAMECC_ENABLE_SET" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Set Register for udmap0_psiltid_ramecc_pend" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_PSILR_RAMECC_ENABLE_SET" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Set Register for udmap0_psilr_ramecc_pend" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_SDEC3_RAMECC_ENABLE_SET" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Set Register for udmap0_sdec3_ramecc_pend" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_SDEC0_RAMECC_ENABLE_SET" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Set Register for udmap0_sdec0_ramecc_pend" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_RDEC2_RAMECC_ENABLE_SET" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Set Register for udmap0_rdec2_ramecc_pend" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_RDEC1_RAMECC_ENABLE_SET" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Set Register for udmap0_rdec1_ramecc_pend" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_RDEC0_RAMECC_ENABLE_SET" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Set Register for udmap0_rdec0_ramecc_pend" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_REVTCNTR_RAMECC_ENABLE_SET" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Set Register for udmap0_revtcntr_ramecc_pend" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_TEVTCNTR_RAMECC_ENABLE_SET" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Set Register for udmap0_tevtcntr_ramecc_pend" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_STS_RAMECC3_ENABLE_SET" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Set Register for udmap0_sts_ramecc3_pend" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_STS_RAMECC2_ENABLE_SET" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Set Register for udmap0_sts_ramecc2_pend" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_STS_RAMECC1_ENABLE_SET" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Set Register for udmap0_sts_ramecc1_pend" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_STS_RAMECC0_ENABLE_SET" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Set Register for udmap0_sts_ramecc0_pend" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_EH_RAMECC_ENABLE_SET" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Set Register for udmap0_eh_ramecc_pend" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_PROXY_RAMECC_ENABLE_SET" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Set Register for udmap0_proxy_ramecc_pend" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_RSTATE_RAMECC_ENABLE_SET" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Set Register for udmap0_rstate_ramecc_pend" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_RFLOW1_RAMECC_ENABLE_SET" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Set Register for udmap0_rflow1_ramecc_pend" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_RFLOW0_RAMECC_ENABLE_SET" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Set Register for udmap0_rflow0_ramecc_pend" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_RPCF4_RAMECC_ENABLE_SET" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Set Register for udmap0_rpcf4_ramecc_pend" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_RPCF3_RAMECC_ENABLE_SET" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Set Register for udmap0_rpcf3_ramecc_pend" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_RPCF2_RAMECC_ENABLE_SET" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Set Register for udmap0_rpcf2_ramecc_pend" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="PAR_UDMASS__UDMASS_ECCAGGR0_CFG__REGS_sec_enable_set_reg2" acronym="PAR_UDMASS__UDMASS_ECCAGGR0_CFG__REGS_sec_enable_set_reg2" offset="0x88" width="32" description="Interrupt Enable Set Register 2">
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_CBASS_ETL_NAVSS_MCU_J7_UDMASS_PSILSS0_CBASS_ETL_SCR3_SCR_NAVSS_MCU_J7_UDMASS_PSILSS0_CBASS_ETL_SCR3_SCR_EDC_CTRL_BUSECC_0_ENABLE_SET" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_j7_udmass_psilss0_cbass_etl_navss_mcu_j7_udmass_psilss0_cbass_etl_scr3_scr_navss_mcu_j7_udmass_psilss0_cbass_etl_scr3_scr_edc_ctrl_busecc_0_pend" range="31" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_CBASS_RESP_NAVSS_MCU_J7_UDMASS_PSILSS0_CBASS_RESP_SCR2_SCR_NAVSS_MCU_J7_UDMASS_PSILSS0_CBASS_RESP_SCR2_SCR_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_j7_udmass_psilss0_cbass_resp_navss_mcu_j7_udmass_psilss0_cbass_resp_scr2_scr_navss_mcu_j7_udmass_psilss0_cbass_resp_scr2_scr_edc_ctrl_busecc_pend" range="30" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_CBASS_DATA_NAVSS_MCU_J7_UDMASS_PSILSS0_CBASS_DATA_SCR1_SCR_NAVSS_MCU_J7_UDMASS_PSILSS0_CBASS_DATA_SCR1_SCR_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_j7_udmass_psilss0_cbass_data_navss_mcu_j7_udmass_psilss0_cbass_data_scr1_scr_navss_mcu_j7_udmass_psilss0_cbass_data_scr1_scr_edc_ctrl_busecc_pend" range="29" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_CFG_NAVSS_MCU_J7_UDMASS_PSILSS0_CFG_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_j7_udmass_psilss0_cfg_navss_mcu_j7_udmass_psilss0_cfg_edc_ctrl_busecc_pend" range="28" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_PSILCFG0_CFGSTRM_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_PSILCFG0_CFGSTRM_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_j7_udmass_psilss0_l2p_psilcfg0_cfgstrm_navss_mcu_j7_udmass_psilss0_l2p_psilcfg0_cfgstrm_edc_ctrl_busecc_pend" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_UDMAP0_CFGSTRM_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_UDMAP0_CFGSTRM_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_j7_udmass_psilss0_l2p_udmap0_cfgstrm_navss_mcu_j7_udmass_psilss0_l2p_udmap0_cfgstrm_edc_ctrl_busecc_pend" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_UDMASS_INTA0_MEVT_IN_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_UDMASS_INTA0_MEVT_IN_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_j7_udmass_psilss0_l2p_udmass_inta0_mevt_in_navss_mcu_j7_udmass_psilss0_l2p_udmass_inta0_mevt_in_edc_ctrl_busecc_pend" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_UDMASS_INTA0_CEVT_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_UDMASS_INTA0_CEVT_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_j7_udmass_psilss0_l2p_udmass_inta0_cevt_navss_mcu_j7_udmass_psilss0_l2p_udmass_inta0_cevt_edc_ctrl_busecc_pend" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_UDMASS_INTA0_EVT_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_UDMASS_INTA0_EVT_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_j7_udmass_psilss0_l2p_udmass_inta0_evt_navss_mcu_j7_udmass_psilss0_l2p_udmass_inta0_evt_edc_ctrl_busecc_pend" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_DMSC_EVT_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_DMSC_EVT_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_j7_udmass_psilss0_l2p_dmsc_evt_navss_mcu_j7_udmass_psilss0_l2p_dmsc_evt_edc_ctrl_busecc_pend" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_UDMAP0_STRM_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_UDMAP0_STRM_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_j7_udmass_psilss0_l2p_udmap0_strm_navss_mcu_j7_udmass_psilss0_l2p_udmap0_strm_edc_ctrl_busecc_pend" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_SAUL0_PSIL_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_SAUL0_PSIL_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_j7_udmass_psilss0_l2p_saul0_psil_navss_mcu_j7_udmass_psilss0_l2p_saul0_psil_edc_ctrl_busecc_pend" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_PDMA_ADC_PSIL_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_PDMA_ADC_PSIL_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_j7_udmass_psilss0_l2p_pdma_adc_psil_navss_mcu_j7_udmass_psilss0_l2p_pdma_adc_psil_edc_ctrl_busecc_pend" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_PDMA_MCU2_PSIL_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_PDMA_MCU2_PSIL_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_j7_udmass_psilss0_l2p_pdma_mcu2_psil_navss_mcu_j7_udmass_psilss0_l2p_pdma_mcu2_psil_edc_ctrl_busecc_pend" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_PDMA_MCU1_PSIL_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_PDMA_MCU1_PSIL_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_j7_udmass_psilss0_l2p_pdma_mcu1_psil_navss_mcu_j7_udmass_psilss0_l2p_pdma_mcu1_psil_edc_ctrl_busecc_pend" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_PDMA_MCU0_PSIL_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_PDMA_MCU0_PSIL_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_j7_udmass_psilss0_l2p_pdma_mcu0_psil_navss_mcu_j7_udmass_psilss0_l2p_pdma_mcu0_psil_edc_ctrl_busecc_pend" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_CPSW0_PSIL_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_CPSW0_PSIL_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_j7_udmass_psilss0_l2p_cpsw0_psil_navss_mcu_j7_udmass_psilss0_l2p_cpsw0_psil_edc_ctrl_busecc_pend" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_NAVSS_PSIL_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_NAVSS_PSIL_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_j7_udmass_psilss0_l2p_navss_psil_navss_mcu_j7_udmass_psilss0_l2p_navss_psil_edc_ctrl_busecc_pend" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_PSILCFG0_CFGSTRM_BRIDGE_NAVSS_MCU_J7_UDMASS_PSILSS0_PSILCFG0_CFGSTRM_BRIDGE_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_j7_udmass_psilss0_psilcfg0_cfgstrm_bridge_navss_mcu_j7_udmass_psilss0_psilcfg0_cfgstrm_bridge_edc_ctrl_busecc_pend" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_UDMAP0_CFGSTRM_BRIDGE_NAVSS_MCU_J7_UDMASS_PSILSS0_UDMAP0_CFGSTRM_BRIDGE_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_j7_udmass_psilss0_udmap0_cfgstrm_bridge_navss_mcu_j7_udmass_psilss0_udmap0_cfgstrm_bridge_edc_ctrl_busecc_pend" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_PSILCFG0_CFGSTRM_SAFEG_NAVSS_MCU_J7_UDMASS_PSILSS0_PSILCFG0_CFGSTRM_SAFEG_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_j7_udmass_psilss0_psilcfg0_cfgstrm_safeg_navss_mcu_j7_udmass_psilss0_psilcfg0_cfgstrm_safeg_edc_ctrl_busecc_pend" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_UDMAP0_CFGSTRM_SAFEG_NAVSS_MCU_J7_UDMASS_PSILSS0_UDMAP0_CFGSTRM_SAFEG_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_j7_udmass_psilss0_udmap0_cfgstrm_safeg_navss_mcu_j7_udmass_psilss0_udmap0_cfgstrm_safeg_edc_ctrl_busecc_pend" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_UDMAP0_STRM_SAFEG_NAVSS_MCU_J7_UDMASS_PSILSS0_UDMAP0_STRM_SAFEG_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_j7_udmass_psilss0_udmap0_strm_safeg_navss_mcu_j7_udmass_psilss0_udmap0_strm_safeg_edc_ctrl_busecc_pend" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_SAUL0_PSIL_SAFEG_NAVSS_MCU_J7_UDMASS_PSILSS0_SAUL0_PSIL_SAFEG_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_j7_udmass_psilss0_saul0_psil_safeg_navss_mcu_j7_udmass_psilss0_saul0_psil_safeg_edc_ctrl_busecc_pend" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_PDMA_ADC_PSIL_SAFEG_NAVSS_MCU_J7_UDMASS_PSILSS0_PDMA_ADC_PSIL_SAFEG_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_j7_udmass_psilss0_pdma_adc_psil_safeg_navss_mcu_j7_udmass_psilss0_pdma_adc_psil_safeg_edc_ctrl_busecc_pend" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_PDMA_MCU2_PSIL_SAFEG_NAVSS_MCU_J7_UDMASS_PSILSS0_PDMA_MCU2_PSIL_SAFEG_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_j7_udmass_psilss0_pdma_mcu2_psil_safeg_navss_mcu_j7_udmass_psilss0_pdma_mcu2_psil_safeg_edc_ctrl_busecc_pend" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_PDMA_MCU1_PSIL_SAFEG_NAVSS_MCU_J7_UDMASS_PSILSS0_PDMA_MCU1_PSIL_SAFEG_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_j7_udmass_psilss0_pdma_mcu1_psil_safeg_navss_mcu_j7_udmass_psilss0_pdma_mcu1_psil_safeg_edc_ctrl_busecc_pend" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_PDMA_MCU0_PSIL_SAFEG_NAVSS_MCU_J7_UDMASS_PSILSS0_PDMA_MCU0_PSIL_SAFEG_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_j7_udmass_psilss0_pdma_mcu0_psil_safeg_navss_mcu_j7_udmass_psilss0_pdma_mcu0_psil_safeg_edc_ctrl_busecc_pend" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_CPSW0_PSIL_SAFEG_NAVSS_MCU_J7_UDMASS_PSILSS0_CPSW0_PSIL_SAFEG_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_j7_udmass_psilss0_cpsw0_psil_safeg_navss_mcu_j7_udmass_psilss0_cpsw0_psil_safeg_edc_ctrl_busecc_pend" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_NAVSS_PSIL_AS_BRIDGE_NAVSS_MCU_J7_UDMASS_PSILSS0_NAVSS_PSIL_AS_BRIDGE_EDC_CTRL_NAVSS_PSIL_SCR_E_GCLK_BUSECC_ENABLE_SET" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_j7_udmass_psilss0_navss_psil_as_bridge_navss_mcu_j7_udmass_psilss0_navss_psil_as_bridge_edc_ctrl_navss_psil_scr_e_gclk_busecc_pend" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_NAVSS_PSIL_AS_BRIDGE_NAVSS_MCU_J7_UDMASS_PSILSS0_NAVSS_PSIL_AS_BRIDGE_EDC_CTRL_NAVSS_PSIL_E_GCLK_BUSECC_ENABLE_SET" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_j7_udmass_psilss0_navss_psil_as_bridge_navss_mcu_j7_udmass_psilss0_navss_psil_as_bridge_edc_ctrl_navss_psil_e_gclk_busecc_pend" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="UDMASS_INTA0_GC_ECC_ENABLE_SET" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Set Register for udmass_inta0_gc_ecc_pend" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="PAR_UDMASS__UDMASS_ECCAGGR0_CFG__REGS_sec_enable_set_reg3" acronym="PAR_UDMASS__UDMASS_ECCAGGR0_CFG__REGS_sec_enable_set_reg3" offset="0x8C" width="32" description="Interrupt Enable Set Register 3">
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_CBASS_ETL_NAVSS_MCU_J7_UDMASS_PSILSS0_CBASS_ETL_VD2GCLK_EDC_CTRL_CBASS_INT_VD2GBUSECC_ENABLE_SET" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_j7_udmass_psilss0_cbass_etl_navss_mcu_j7_udmass_psilss0_cbass_etl_vd2gclk_edc_ctrl_cbass_int_vd2gbusecc_pend" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_CBASS_ETL_NAVSS_MCU_J7_UDMASS_PSILSS0_CBASS_ETL_SCR3_SCR_NAVSS_MCU_J7_UDMASS_PSILSS0_CBASS_ETL_SCR3_SCR_EDC_CTRL_BUSECC_1_ENABLE_SET" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_j7_udmass_psilss0_cbass_etl_navss_mcu_j7_udmass_psilss0_cbass_etl_scr3_scr_navss_mcu_j7_udmass_psilss0_cbass_etl_scr3_scr_edc_ctrl_busecc_1_pend" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="PAR_UDMASS__UDMASS_ECCAGGR0_CFG__REGS_sec_enable_clr_reg0" acronym="PAR_UDMASS__UDMASS_ECCAGGR0_CFG__REGS_sec_enable_clr_reg0" offset="0xC0" width="32" description="Interrupt Enable Clear Register 0">
		<bitfield id="UDMAP0_RPCF1_RAMECC_ENABLE_CLR" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_rpcf1_ramecc_pend" range="31" rwaccess="R/W1TC"/> 
		<bitfield id="UDMAP0_RPCF0_RAMECC_ENABLE_CLR" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_rpcf0_ramecc_pend" range="30" rwaccess="R/W1TC"/> 
		<bitfield id="UDMAP0_RFFW_RAMECC_ENABLE_CLR" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_rffw_ramecc_pend" range="29" rwaccess="R/W1TC"/> 
		<bitfield id="UDMAP0_TPCF4_RAMECC_ENABLE_CLR" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_tpcf4_ramecc_pend" range="28" rwaccess="R/W1TC"/> 
		<bitfield id="UDMAP0_TPCF1_RAMECC_ENABLE_CLR" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_tpcf1_ramecc_pend" range="27" rwaccess="R/W1TC"/> 
		<bitfield id="UDMAP0_TPCF0_RAMECC_ENABLE_CLR" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_tpcf0_ramecc_pend" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="UDMAP0_TSTATE_RAMECC_ENABLE_CLR" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_tstate_ramecc_pend" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="UDMAP0_RPCU_CNTR_RAMECC_ENABLE_CLR" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_rpcu_cntr_ramecc_pend" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="UDMAP0_RPCU_SB1_RAMECC_ENABLE_CLR" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_rpcu_sb1_ramecc_pend" range="23" rwaccess="R/W1TC"/> 
		<bitfield id="UDMAP0_RPCU_SB0_RAMECC_ENABLE_CLR" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_rpcu_sb0_ramecc_pend" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="UDMAP0_RPTRCU_CNTR_RAMECC_ENABLE_CLR" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_rptrcu_cntr_ramecc_pend" range="21" rwaccess="R/W1TC"/> 
		<bitfield id="UDMAP0_RPTRSB2_RAMECC_ENABLE_CLR" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_rptrsb2_ramecc_pend" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="UDMAP0_RPTRSB1_RAMECC_ENABLE_CLR" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_rptrsb1_ramecc_pend" range="19" rwaccess="R/W1TC"/> 
		<bitfield id="UDMAP0_RPTRSB0_RAMECC_ENABLE_CLR" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_rptrsb0_ramecc_pend" range="18" rwaccess="R/W1TC"/> 
		<bitfield id="UDMAP0_TPTRCU_CNTR_RAMECC_ENABLE_CLR" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_tptrcu_cntr_ramecc_pend" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="UDMAP0_TPTRSB2_RAMECC_ENABLE_CLR" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_tptrsb2_ramecc_pend" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="UDMAP0_TPTRSB1_RAMECC_ENABLE_CLR" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_tptrsb1_ramecc_pend" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="UDMAP0_TPTRSB0_RAMECC_ENABLE_CLR" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_tptrsb0_ramecc_pend" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="UDMAP0_RPBUF_PF_RAMECC_ENABLE_CLR" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_rpbuf_pf_ramecc_pend" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="UDMAP0_RPBUF_DF_RAMECC_ENABLE_CLR" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_rpbuf_df_ramecc_pend" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="UDMAP0_RPBUF_CF_RAMECC_ENABLE_CLR" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_rpbuf_cf_ramecc_pend" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="UDMAP0_RPRQ_RAMECC_ENABLE_CLR" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_rprq_ramecc_pend" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="UDMAP0_RPCFG_RAMECC_ENABLE_CLR" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_rpcfg_ramecc_pend" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="UDMAP0_RPSTATE_RAMECC_ENABLE_CLR" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_rpstate_ramecc_pend" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="UDMAP0_TPCU_CNTR_RAMECC_ENABLE_CLR" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_tpcu_cntr_ramecc_pend" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="UDMAP0_TPCU_RAMECC_ENABLE_CLR" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_tpcu_ramecc_pend" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="UDMAP0_TPBUF_PF_RAMECC_ENABLE_CLR" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_tpbuf_pf_ramecc_pend" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="UDMAP0_TPBUF_DF_RAMECC_ENABLE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_tpbuf_df_ramecc_pend" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="UDMAP0_TPBUF_CF_RAMECC_ENABLE_CLR" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_tpbuf_cf_ramecc_pend" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="UDMAP0_TPCFG_RAMECC_ENABLE_CLR" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_tpcfg_ramecc_pend" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="UDMAP0_TPSTATE_RAMECC_ENABLE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_tpstate_ramecc_pend" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="ECCAGG_ENABLE_CLR" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Clear Register for eccagg_pend" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="PAR_UDMASS__UDMASS_ECCAGGR0_CFG__REGS_sec_enable_clr_reg1" acronym="PAR_UDMASS__UDMASS_ECCAGGR0_CFG__REGS_sec_enable_clr_reg1" offset="0xC4" width="32" description="Interrupt Enable Clear Register 1">
		<bitfield id="UDMASS_INTA0_MC_ECC_ENABLE_CLR" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Enable Clear Register for udmass_inta0_mc_ecc_pend" range="31" rwaccess="R/W1TC"/> 
		<bitfield id="UDMASS_INTA0_SR_ECC_ENABLE_CLR" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Enable Clear Register for udmass_inta0_sr_ecc_pend" range="30" rwaccess="R/W1TC"/> 
		<bitfield id="UDMASS_INTA0_IM_ECC_ENABLE_CLR" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Enable Clear Register for udmass_inta0_im_ecc_pend" range="29" rwaccess="R/W1TC"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_UDMASS_INTA0_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_j7_udmass_udmass_inta0_edc_ctrl_busecc_pend" range="28" rwaccess="R/W1TC"/> 
		<bitfield id="RINGACC0_ECC_ENABLE_CLR" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Enable Clear Register for ringacc0_ecc_pend" range="27" rwaccess="R/W1TC"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_RINGACC0_EDC_CTRL_BUSECC_1_ENABLE_CLR" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_j7_udmass_ringacc0_edc_ctrl_busecc_1_pend" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_RINGACC0_EDC_CTRL_BUSECC_0_ENABLE_CLR" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_j7_udmass_ringacc0_edc_ctrl_busecc_0_pend" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_UDMAP0_EDC_CTRL_BUSECC_1_ENABLE_CLR" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_j7_udmass_udmap0_edc_ctrl_busecc_1_pend" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_UDMAP0_EDC_CTRL_BUSECC_0_ENABLE_CLR" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_j7_udmass_udmap0_edc_ctrl_busecc_0_pend" range="23" rwaccess="R/W1TC"/> 
		<bitfield id="UDMAP0_RRNGOCC_RAMECC_ENABLE_CLR" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_rrngocc_ramecc_pend" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="UDMAP0_TRNGOCC_RAMECC_ENABLE_CLR" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_trngocc_ramecc_pend" range="21" rwaccess="R/W1TC"/> 
		<bitfield id="UDMAP0_PSILTID_RAMECC_ENABLE_CLR" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_psiltid_ramecc_pend" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="UDMAP0_PSILR_RAMECC_ENABLE_CLR" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_psilr_ramecc_pend" range="19" rwaccess="R/W1TC"/> 
		<bitfield id="UDMAP0_SDEC3_RAMECC_ENABLE_CLR" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_sdec3_ramecc_pend" range="18" rwaccess="R/W1TC"/> 
		<bitfield id="UDMAP0_SDEC0_RAMECC_ENABLE_CLR" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_sdec0_ramecc_pend" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="UDMAP0_RDEC2_RAMECC_ENABLE_CLR" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_rdec2_ramecc_pend" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="UDMAP0_RDEC1_RAMECC_ENABLE_CLR" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_rdec1_ramecc_pend" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="UDMAP0_RDEC0_RAMECC_ENABLE_CLR" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_rdec0_ramecc_pend" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="UDMAP0_REVTCNTR_RAMECC_ENABLE_CLR" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_revtcntr_ramecc_pend" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="UDMAP0_TEVTCNTR_RAMECC_ENABLE_CLR" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_tevtcntr_ramecc_pend" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="UDMAP0_STS_RAMECC3_ENABLE_CLR" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_sts_ramecc3_pend" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="UDMAP0_STS_RAMECC2_ENABLE_CLR" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_sts_ramecc2_pend" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="UDMAP0_STS_RAMECC1_ENABLE_CLR" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_sts_ramecc1_pend" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="UDMAP0_STS_RAMECC0_ENABLE_CLR" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_sts_ramecc0_pend" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="UDMAP0_EH_RAMECC_ENABLE_CLR" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_eh_ramecc_pend" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="UDMAP0_PROXY_RAMECC_ENABLE_CLR" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_proxy_ramecc_pend" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="UDMAP0_RSTATE_RAMECC_ENABLE_CLR" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_rstate_ramecc_pend" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="UDMAP0_RFLOW1_RAMECC_ENABLE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_rflow1_ramecc_pend" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="UDMAP0_RFLOW0_RAMECC_ENABLE_CLR" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_rflow0_ramecc_pend" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="UDMAP0_RPCF4_RAMECC_ENABLE_CLR" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_rpcf4_ramecc_pend" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="UDMAP0_RPCF3_RAMECC_ENABLE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_rpcf3_ramecc_pend" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="UDMAP0_RPCF2_RAMECC_ENABLE_CLR" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_rpcf2_ramecc_pend" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="PAR_UDMASS__UDMASS_ECCAGGR0_CFG__REGS_sec_enable_clr_reg2" acronym="PAR_UDMASS__UDMASS_ECCAGGR0_CFG__REGS_sec_enable_clr_reg2" offset="0xC8" width="32" description="Interrupt Enable Clear Register 2">
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_CBASS_ETL_NAVSS_MCU_J7_UDMASS_PSILSS0_CBASS_ETL_SCR3_SCR_NAVSS_MCU_J7_UDMASS_PSILSS0_CBASS_ETL_SCR3_SCR_EDC_CTRL_BUSECC_0_ENABLE_CLR" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_j7_udmass_psilss0_cbass_etl_navss_mcu_j7_udmass_psilss0_cbass_etl_scr3_scr_navss_mcu_j7_udmass_psilss0_cbass_etl_scr3_scr_edc_ctrl_busecc_0_pend" range="31" rwaccess="R/W1TC"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_CBASS_RESP_NAVSS_MCU_J7_UDMASS_PSILSS0_CBASS_RESP_SCR2_SCR_NAVSS_MCU_J7_UDMASS_PSILSS0_CBASS_RESP_SCR2_SCR_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_j7_udmass_psilss0_cbass_resp_navss_mcu_j7_udmass_psilss0_cbass_resp_scr2_scr_navss_mcu_j7_udmass_psilss0_cbass_resp_scr2_scr_edc_ctrl_busecc_pend" range="30" rwaccess="R/W1TC"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_CBASS_DATA_NAVSS_MCU_J7_UDMASS_PSILSS0_CBASS_DATA_SCR1_SCR_NAVSS_MCU_J7_UDMASS_PSILSS0_CBASS_DATA_SCR1_SCR_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_j7_udmass_psilss0_cbass_data_navss_mcu_j7_udmass_psilss0_cbass_data_scr1_scr_navss_mcu_j7_udmass_psilss0_cbass_data_scr1_scr_edc_ctrl_busecc_pend" range="29" rwaccess="R/W1TC"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_CFG_NAVSS_MCU_J7_UDMASS_PSILSS0_CFG_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_j7_udmass_psilss0_cfg_navss_mcu_j7_udmass_psilss0_cfg_edc_ctrl_busecc_pend" range="28" rwaccess="R/W1TC"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_PSILCFG0_CFGSTRM_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_PSILCFG0_CFGSTRM_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_j7_udmass_psilss0_l2p_psilcfg0_cfgstrm_navss_mcu_j7_udmass_psilss0_l2p_psilcfg0_cfgstrm_edc_ctrl_busecc_pend" range="27" rwaccess="R/W1TC"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_UDMAP0_CFGSTRM_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_UDMAP0_CFGSTRM_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_j7_udmass_psilss0_l2p_udmap0_cfgstrm_navss_mcu_j7_udmass_psilss0_l2p_udmap0_cfgstrm_edc_ctrl_busecc_pend" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_UDMASS_INTA0_MEVT_IN_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_UDMASS_INTA0_MEVT_IN_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_j7_udmass_psilss0_l2p_udmass_inta0_mevt_in_navss_mcu_j7_udmass_psilss0_l2p_udmass_inta0_mevt_in_edc_ctrl_busecc_pend" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_UDMASS_INTA0_CEVT_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_UDMASS_INTA0_CEVT_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_j7_udmass_psilss0_l2p_udmass_inta0_cevt_navss_mcu_j7_udmass_psilss0_l2p_udmass_inta0_cevt_edc_ctrl_busecc_pend" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_UDMASS_INTA0_EVT_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_UDMASS_INTA0_EVT_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_j7_udmass_psilss0_l2p_udmass_inta0_evt_navss_mcu_j7_udmass_psilss0_l2p_udmass_inta0_evt_edc_ctrl_busecc_pend" range="23" rwaccess="R/W1TC"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_DMSC_EVT_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_DMSC_EVT_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_j7_udmass_psilss0_l2p_dmsc_evt_navss_mcu_j7_udmass_psilss0_l2p_dmsc_evt_edc_ctrl_busecc_pend" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_UDMAP0_STRM_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_UDMAP0_STRM_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_j7_udmass_psilss0_l2p_udmap0_strm_navss_mcu_j7_udmass_psilss0_l2p_udmap0_strm_edc_ctrl_busecc_pend" range="21" rwaccess="R/W1TC"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_SAUL0_PSIL_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_SAUL0_PSIL_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_j7_udmass_psilss0_l2p_saul0_psil_navss_mcu_j7_udmass_psilss0_l2p_saul0_psil_edc_ctrl_busecc_pend" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_PDMA_ADC_PSIL_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_PDMA_ADC_PSIL_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_j7_udmass_psilss0_l2p_pdma_adc_psil_navss_mcu_j7_udmass_psilss0_l2p_pdma_adc_psil_edc_ctrl_busecc_pend" range="19" rwaccess="R/W1TC"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_PDMA_MCU2_PSIL_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_PDMA_MCU2_PSIL_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_j7_udmass_psilss0_l2p_pdma_mcu2_psil_navss_mcu_j7_udmass_psilss0_l2p_pdma_mcu2_psil_edc_ctrl_busecc_pend" range="18" rwaccess="R/W1TC"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_PDMA_MCU1_PSIL_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_PDMA_MCU1_PSIL_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_j7_udmass_psilss0_l2p_pdma_mcu1_psil_navss_mcu_j7_udmass_psilss0_l2p_pdma_mcu1_psil_edc_ctrl_busecc_pend" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_PDMA_MCU0_PSIL_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_PDMA_MCU0_PSIL_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_j7_udmass_psilss0_l2p_pdma_mcu0_psil_navss_mcu_j7_udmass_psilss0_l2p_pdma_mcu0_psil_edc_ctrl_busecc_pend" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_CPSW0_PSIL_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_CPSW0_PSIL_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_j7_udmass_psilss0_l2p_cpsw0_psil_navss_mcu_j7_udmass_psilss0_l2p_cpsw0_psil_edc_ctrl_busecc_pend" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_NAVSS_PSIL_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_NAVSS_PSIL_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_j7_udmass_psilss0_l2p_navss_psil_navss_mcu_j7_udmass_psilss0_l2p_navss_psil_edc_ctrl_busecc_pend" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_PSILCFG0_CFGSTRM_BRIDGE_NAVSS_MCU_J7_UDMASS_PSILSS0_PSILCFG0_CFGSTRM_BRIDGE_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_j7_udmass_psilss0_psilcfg0_cfgstrm_bridge_navss_mcu_j7_udmass_psilss0_psilcfg0_cfgstrm_bridge_edc_ctrl_busecc_pend" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_UDMAP0_CFGSTRM_BRIDGE_NAVSS_MCU_J7_UDMASS_PSILSS0_UDMAP0_CFGSTRM_BRIDGE_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_j7_udmass_psilss0_udmap0_cfgstrm_bridge_navss_mcu_j7_udmass_psilss0_udmap0_cfgstrm_bridge_edc_ctrl_busecc_pend" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_PSILCFG0_CFGSTRM_SAFEG_NAVSS_MCU_J7_UDMASS_PSILSS0_PSILCFG0_CFGSTRM_SAFEG_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_j7_udmass_psilss0_psilcfg0_cfgstrm_safeg_navss_mcu_j7_udmass_psilss0_psilcfg0_cfgstrm_safeg_edc_ctrl_busecc_pend" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_UDMAP0_CFGSTRM_SAFEG_NAVSS_MCU_J7_UDMASS_PSILSS0_UDMAP0_CFGSTRM_SAFEG_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_j7_udmass_psilss0_udmap0_cfgstrm_safeg_navss_mcu_j7_udmass_psilss0_udmap0_cfgstrm_safeg_edc_ctrl_busecc_pend" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_UDMAP0_STRM_SAFEG_NAVSS_MCU_J7_UDMASS_PSILSS0_UDMAP0_STRM_SAFEG_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_j7_udmass_psilss0_udmap0_strm_safeg_navss_mcu_j7_udmass_psilss0_udmap0_strm_safeg_edc_ctrl_busecc_pend" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_SAUL0_PSIL_SAFEG_NAVSS_MCU_J7_UDMASS_PSILSS0_SAUL0_PSIL_SAFEG_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_j7_udmass_psilss0_saul0_psil_safeg_navss_mcu_j7_udmass_psilss0_saul0_psil_safeg_edc_ctrl_busecc_pend" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_PDMA_ADC_PSIL_SAFEG_NAVSS_MCU_J7_UDMASS_PSILSS0_PDMA_ADC_PSIL_SAFEG_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_j7_udmass_psilss0_pdma_adc_psil_safeg_navss_mcu_j7_udmass_psilss0_pdma_adc_psil_safeg_edc_ctrl_busecc_pend" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_PDMA_MCU2_PSIL_SAFEG_NAVSS_MCU_J7_UDMASS_PSILSS0_PDMA_MCU2_PSIL_SAFEG_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_j7_udmass_psilss0_pdma_mcu2_psil_safeg_navss_mcu_j7_udmass_psilss0_pdma_mcu2_psil_safeg_edc_ctrl_busecc_pend" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_PDMA_MCU1_PSIL_SAFEG_NAVSS_MCU_J7_UDMASS_PSILSS0_PDMA_MCU1_PSIL_SAFEG_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_j7_udmass_psilss0_pdma_mcu1_psil_safeg_navss_mcu_j7_udmass_psilss0_pdma_mcu1_psil_safeg_edc_ctrl_busecc_pend" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_PDMA_MCU0_PSIL_SAFEG_NAVSS_MCU_J7_UDMASS_PSILSS0_PDMA_MCU0_PSIL_SAFEG_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_j7_udmass_psilss0_pdma_mcu0_psil_safeg_navss_mcu_j7_udmass_psilss0_pdma_mcu0_psil_safeg_edc_ctrl_busecc_pend" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_CPSW0_PSIL_SAFEG_NAVSS_MCU_J7_UDMASS_PSILSS0_CPSW0_PSIL_SAFEG_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_j7_udmass_psilss0_cpsw0_psil_safeg_navss_mcu_j7_udmass_psilss0_cpsw0_psil_safeg_edc_ctrl_busecc_pend" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_NAVSS_PSIL_AS_BRIDGE_NAVSS_MCU_J7_UDMASS_PSILSS0_NAVSS_PSIL_AS_BRIDGE_EDC_CTRL_NAVSS_PSIL_SCR_E_GCLK_BUSECC_ENABLE_CLR" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_j7_udmass_psilss0_navss_psil_as_bridge_navss_mcu_j7_udmass_psilss0_navss_psil_as_bridge_edc_ctrl_navss_psil_scr_e_gclk_busecc_pend" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_NAVSS_PSIL_AS_BRIDGE_NAVSS_MCU_J7_UDMASS_PSILSS0_NAVSS_PSIL_AS_BRIDGE_EDC_CTRL_NAVSS_PSIL_E_GCLK_BUSECC_ENABLE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_j7_udmass_psilss0_navss_psil_as_bridge_navss_mcu_j7_udmass_psilss0_navss_psil_as_bridge_edc_ctrl_navss_psil_e_gclk_busecc_pend" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="UDMASS_INTA0_GC_ECC_ENABLE_CLR" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Clear Register for udmass_inta0_gc_ecc_pend" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="PAR_UDMASS__UDMASS_ECCAGGR0_CFG__REGS_sec_enable_clr_reg3" acronym="PAR_UDMASS__UDMASS_ECCAGGR0_CFG__REGS_sec_enable_clr_reg3" offset="0xCC" width="32" description="Interrupt Enable Clear Register 3">
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_CBASS_ETL_NAVSS_MCU_J7_UDMASS_PSILSS0_CBASS_ETL_VD2GCLK_EDC_CTRL_CBASS_INT_VD2GBUSECC_ENABLE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_j7_udmass_psilss0_cbass_etl_navss_mcu_j7_udmass_psilss0_cbass_etl_vd2gclk_edc_ctrl_cbass_int_vd2gbusecc_pend" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_CBASS_ETL_NAVSS_MCU_J7_UDMASS_PSILSS0_CBASS_ETL_SCR3_SCR_NAVSS_MCU_J7_UDMASS_PSILSS0_CBASS_ETL_SCR3_SCR_EDC_CTRL_BUSECC_1_ENABLE_CLR" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_j7_udmass_psilss0_cbass_etl_navss_mcu_j7_udmass_psilss0_cbass_etl_scr3_scr_navss_mcu_j7_udmass_psilss0_cbass_etl_scr3_scr_edc_ctrl_busecc_1_pend" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="PAR_UDMASS__UDMASS_ECCAGGR0_CFG__REGS_ded_eoi_reg" acronym="PAR_UDMASS__UDMASS_ECCAGGR0_CFG__REGS_ded_eoi_reg" offset="0x13C" width="32" description="EOI Register">
		<bitfield id="EOI_WR" width="1" begin="0" end="0" resetval="0x0" description="EOI Register" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="PAR_UDMASS__UDMASS_ECCAGGR0_CFG__REGS_ded_status_reg0" acronym="PAR_UDMASS__UDMASS_ECCAGGR0_CFG__REGS_ded_status_reg0" offset="0x140" width="32" description="Interrupt Status Register 0">
		<bitfield id="UDMAP0_RPCF1_RAMECC_PEND" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Pending Status for udmap0_rpcf1_ramecc_pend" range="31" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_RPCF0_RAMECC_PEND" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Pending Status for udmap0_rpcf0_ramecc_pend" range="30" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_RFFW_RAMECC_PEND" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Pending Status for udmap0_rffw_ramecc_pend" range="29" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_TPCF4_RAMECC_PEND" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Pending Status for udmap0_tpcf4_ramecc_pend" range="28" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_TPCF1_RAMECC_PEND" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Pending Status for udmap0_tpcf1_ramecc_pend" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_TPCF0_RAMECC_PEND" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Pending Status for udmap0_tpcf0_ramecc_pend" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_TSTATE_RAMECC_PEND" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Pending Status for udmap0_tstate_ramecc_pend" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_RPCU_CNTR_RAMECC_PEND" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Pending Status for udmap0_rpcu_cntr_ramecc_pend" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_RPCU_SB1_RAMECC_PEND" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Pending Status for udmap0_rpcu_sb1_ramecc_pend" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_RPCU_SB0_RAMECC_PEND" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Pending Status for udmap0_rpcu_sb0_ramecc_pend" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_RPTRCU_CNTR_RAMECC_PEND" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Pending Status for udmap0_rptrcu_cntr_ramecc_pend" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_RPTRSB2_RAMECC_PEND" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Pending Status for udmap0_rptrsb2_ramecc_pend" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_RPTRSB1_RAMECC_PEND" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Pending Status for udmap0_rptrsb1_ramecc_pend" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_RPTRSB0_RAMECC_PEND" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Pending Status for udmap0_rptrsb0_ramecc_pend" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_TPTRCU_CNTR_RAMECC_PEND" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Pending Status for udmap0_tptrcu_cntr_ramecc_pend" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_TPTRSB2_RAMECC_PEND" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Pending Status for udmap0_tptrsb2_ramecc_pend" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_TPTRSB1_RAMECC_PEND" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Pending Status for udmap0_tptrsb1_ramecc_pend" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_TPTRSB0_RAMECC_PEND" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Pending Status for udmap0_tptrsb0_ramecc_pend" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_RPBUF_PF_RAMECC_PEND" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Pending Status for udmap0_rpbuf_pf_ramecc_pend" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_RPBUF_DF_RAMECC_PEND" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Pending Status for udmap0_rpbuf_df_ramecc_pend" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_RPBUF_CF_RAMECC_PEND" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Pending Status for udmap0_rpbuf_cf_ramecc_pend" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_RPRQ_RAMECC_PEND" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Pending Status for udmap0_rprq_ramecc_pend" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_RPCFG_RAMECC_PEND" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Pending Status for udmap0_rpcfg_ramecc_pend" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_RPSTATE_RAMECC_PEND" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Pending Status for udmap0_rpstate_ramecc_pend" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_TPCU_CNTR_RAMECC_PEND" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Pending Status for udmap0_tpcu_cntr_ramecc_pend" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_TPCU_RAMECC_PEND" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Pending Status for udmap0_tpcu_ramecc_pend" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_TPBUF_PF_RAMECC_PEND" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Pending Status for udmap0_tpbuf_pf_ramecc_pend" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_TPBUF_DF_RAMECC_PEND" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Pending Status for udmap0_tpbuf_df_ramecc_pend" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_TPBUF_CF_RAMECC_PEND" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Pending Status for udmap0_tpbuf_cf_ramecc_pend" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_TPCFG_RAMECC_PEND" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Pending Status for udmap0_tpcfg_ramecc_pend" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_TPSTATE_RAMECC_PEND" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Pending Status for udmap0_tpstate_ramecc_pend" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="ECCAGG_PEND" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Pending Status for eccagg_pend" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="PAR_UDMASS__UDMASS_ECCAGGR0_CFG__REGS_ded_status_reg1" acronym="PAR_UDMASS__UDMASS_ECCAGGR0_CFG__REGS_ded_status_reg1" offset="0x144" width="32" description="Interrupt Status Register 1">
		<bitfield id="UDMASS_INTA0_MC_ECC_PEND" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Pending Status for udmass_inta0_mc_ecc_pend" range="31" rwaccess="R/W1TS"/> 
		<bitfield id="UDMASS_INTA0_SR_ECC_PEND" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Pending Status for udmass_inta0_sr_ecc_pend" range="30" rwaccess="R/W1TS"/> 
		<bitfield id="UDMASS_INTA0_IM_ECC_PEND" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Pending Status for udmass_inta0_im_ecc_pend" range="29" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_UDMASS_INTA0_EDC_CTRL_BUSECC_PEND" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Pending Status for navss_mcu_j7_udmass_udmass_inta0_edc_ctrl_busecc_pend" range="28" rwaccess="R/W1TS"/> 
		<bitfield id="RINGACC0_ECC_PEND" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Pending Status for ringacc0_ecc_pend" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_RINGACC0_EDC_CTRL_BUSECC_1_PEND" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Pending Status for navss_mcu_j7_udmass_ringacc0_edc_ctrl_busecc_1_pend" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_RINGACC0_EDC_CTRL_BUSECC_0_PEND" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Pending Status for navss_mcu_j7_udmass_ringacc0_edc_ctrl_busecc_0_pend" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_UDMAP0_EDC_CTRL_BUSECC_1_PEND" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Pending Status for navss_mcu_j7_udmass_udmap0_edc_ctrl_busecc_1_pend" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_UDMAP0_EDC_CTRL_BUSECC_0_PEND" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Pending Status for navss_mcu_j7_udmass_udmap0_edc_ctrl_busecc_0_pend" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_RRNGOCC_RAMECC_PEND" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Pending Status for udmap0_rrngocc_ramecc_pend" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_TRNGOCC_RAMECC_PEND" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Pending Status for udmap0_trngocc_ramecc_pend" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_PSILTID_RAMECC_PEND" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Pending Status for udmap0_psiltid_ramecc_pend" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_PSILR_RAMECC_PEND" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Pending Status for udmap0_psilr_ramecc_pend" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_SDEC3_RAMECC_PEND" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Pending Status for udmap0_sdec3_ramecc_pend" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_SDEC0_RAMECC_PEND" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Pending Status for udmap0_sdec0_ramecc_pend" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_RDEC2_RAMECC_PEND" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Pending Status for udmap0_rdec2_ramecc_pend" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_RDEC1_RAMECC_PEND" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Pending Status for udmap0_rdec1_ramecc_pend" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_RDEC0_RAMECC_PEND" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Pending Status for udmap0_rdec0_ramecc_pend" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_REVTCNTR_RAMECC_PEND" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Pending Status for udmap0_revtcntr_ramecc_pend" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_TEVTCNTR_RAMECC_PEND" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Pending Status for udmap0_tevtcntr_ramecc_pend" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_STS_RAMECC3_PEND" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Pending Status for udmap0_sts_ramecc3_pend" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_STS_RAMECC2_PEND" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Pending Status for udmap0_sts_ramecc2_pend" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_STS_RAMECC1_PEND" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Pending Status for udmap0_sts_ramecc1_pend" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_STS_RAMECC0_PEND" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Pending Status for udmap0_sts_ramecc0_pend" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_EH_RAMECC_PEND" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Pending Status for udmap0_eh_ramecc_pend" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_PROXY_RAMECC_PEND" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Pending Status for udmap0_proxy_ramecc_pend" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_RSTATE_RAMECC_PEND" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Pending Status for udmap0_rstate_ramecc_pend" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_RFLOW1_RAMECC_PEND" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Pending Status for udmap0_rflow1_ramecc_pend" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_RFLOW0_RAMECC_PEND" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Pending Status for udmap0_rflow0_ramecc_pend" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_RPCF4_RAMECC_PEND" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Pending Status for udmap0_rpcf4_ramecc_pend" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_RPCF3_RAMECC_PEND" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Pending Status for udmap0_rpcf3_ramecc_pend" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_RPCF2_RAMECC_PEND" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Pending Status for udmap0_rpcf2_ramecc_pend" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="PAR_UDMASS__UDMASS_ECCAGGR0_CFG__REGS_ded_status_reg2" acronym="PAR_UDMASS__UDMASS_ECCAGGR0_CFG__REGS_ded_status_reg2" offset="0x148" width="32" description="Interrupt Status Register 2">
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_CBASS_ETL_NAVSS_MCU_J7_UDMASS_PSILSS0_CBASS_ETL_SCR3_SCR_NAVSS_MCU_J7_UDMASS_PSILSS0_CBASS_ETL_SCR3_SCR_EDC_CTRL_BUSECC_0_PEND" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Pending Status for navss_mcu_j7_udmass_psilss0_cbass_etl_navss_mcu_j7_udmass_psilss0_cbass_etl_scr3_scr_navss_mcu_j7_udmass_psilss0_cbass_etl_scr3_scr_edc_ctrl_busecc_0_pend" range="31" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_CBASS_RESP_NAVSS_MCU_J7_UDMASS_PSILSS0_CBASS_RESP_SCR2_SCR_NAVSS_MCU_J7_UDMASS_PSILSS0_CBASS_RESP_SCR2_SCR_EDC_CTRL_BUSECC_PEND" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Pending Status for navss_mcu_j7_udmass_psilss0_cbass_resp_navss_mcu_j7_udmass_psilss0_cbass_resp_scr2_scr_navss_mcu_j7_udmass_psilss0_cbass_resp_scr2_scr_edc_ctrl_busecc_pend" range="30" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_CBASS_DATA_NAVSS_MCU_J7_UDMASS_PSILSS0_CBASS_DATA_SCR1_SCR_NAVSS_MCU_J7_UDMASS_PSILSS0_CBASS_DATA_SCR1_SCR_EDC_CTRL_BUSECC_PEND" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Pending Status for navss_mcu_j7_udmass_psilss0_cbass_data_navss_mcu_j7_udmass_psilss0_cbass_data_scr1_scr_navss_mcu_j7_udmass_psilss0_cbass_data_scr1_scr_edc_ctrl_busecc_pend" range="29" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_CFG_NAVSS_MCU_J7_UDMASS_PSILSS0_CFG_EDC_CTRL_BUSECC_PEND" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Pending Status for navss_mcu_j7_udmass_psilss0_cfg_navss_mcu_j7_udmass_psilss0_cfg_edc_ctrl_busecc_pend" range="28" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_PSILCFG0_CFGSTRM_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_PSILCFG0_CFGSTRM_EDC_CTRL_BUSECC_PEND" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Pending Status for navss_mcu_j7_udmass_psilss0_l2p_psilcfg0_cfgstrm_navss_mcu_j7_udmass_psilss0_l2p_psilcfg0_cfgstrm_edc_ctrl_busecc_pend" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_UDMAP0_CFGSTRM_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_UDMAP0_CFGSTRM_EDC_CTRL_BUSECC_PEND" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Pending Status for navss_mcu_j7_udmass_psilss0_l2p_udmap0_cfgstrm_navss_mcu_j7_udmass_psilss0_l2p_udmap0_cfgstrm_edc_ctrl_busecc_pend" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_UDMASS_INTA0_MEVT_IN_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_UDMASS_INTA0_MEVT_IN_EDC_CTRL_BUSECC_PEND" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Pending Status for navss_mcu_j7_udmass_psilss0_l2p_udmass_inta0_mevt_in_navss_mcu_j7_udmass_psilss0_l2p_udmass_inta0_mevt_in_edc_ctrl_busecc_pend" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_UDMASS_INTA0_CEVT_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_UDMASS_INTA0_CEVT_EDC_CTRL_BUSECC_PEND" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Pending Status for navss_mcu_j7_udmass_psilss0_l2p_udmass_inta0_cevt_navss_mcu_j7_udmass_psilss0_l2p_udmass_inta0_cevt_edc_ctrl_busecc_pend" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_UDMASS_INTA0_EVT_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_UDMASS_INTA0_EVT_EDC_CTRL_BUSECC_PEND" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Pending Status for navss_mcu_j7_udmass_psilss0_l2p_udmass_inta0_evt_navss_mcu_j7_udmass_psilss0_l2p_udmass_inta0_evt_edc_ctrl_busecc_pend" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_DMSC_EVT_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_DMSC_EVT_EDC_CTRL_BUSECC_PEND" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Pending Status for navss_mcu_j7_udmass_psilss0_l2p_dmsc_evt_navss_mcu_j7_udmass_psilss0_l2p_dmsc_evt_edc_ctrl_busecc_pend" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_UDMAP0_STRM_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_UDMAP0_STRM_EDC_CTRL_BUSECC_PEND" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Pending Status for navss_mcu_j7_udmass_psilss0_l2p_udmap0_strm_navss_mcu_j7_udmass_psilss0_l2p_udmap0_strm_edc_ctrl_busecc_pend" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_SAUL0_PSIL_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_SAUL0_PSIL_EDC_CTRL_BUSECC_PEND" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Pending Status for navss_mcu_j7_udmass_psilss0_l2p_saul0_psil_navss_mcu_j7_udmass_psilss0_l2p_saul0_psil_edc_ctrl_busecc_pend" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_PDMA_ADC_PSIL_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_PDMA_ADC_PSIL_EDC_CTRL_BUSECC_PEND" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Pending Status for navss_mcu_j7_udmass_psilss0_l2p_pdma_adc_psil_navss_mcu_j7_udmass_psilss0_l2p_pdma_adc_psil_edc_ctrl_busecc_pend" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_PDMA_MCU2_PSIL_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_PDMA_MCU2_PSIL_EDC_CTRL_BUSECC_PEND" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Pending Status for navss_mcu_j7_udmass_psilss0_l2p_pdma_mcu2_psil_navss_mcu_j7_udmass_psilss0_l2p_pdma_mcu2_psil_edc_ctrl_busecc_pend" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_PDMA_MCU1_PSIL_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_PDMA_MCU1_PSIL_EDC_CTRL_BUSECC_PEND" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Pending Status for navss_mcu_j7_udmass_psilss0_l2p_pdma_mcu1_psil_navss_mcu_j7_udmass_psilss0_l2p_pdma_mcu1_psil_edc_ctrl_busecc_pend" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_PDMA_MCU0_PSIL_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_PDMA_MCU0_PSIL_EDC_CTRL_BUSECC_PEND" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Pending Status for navss_mcu_j7_udmass_psilss0_l2p_pdma_mcu0_psil_navss_mcu_j7_udmass_psilss0_l2p_pdma_mcu0_psil_edc_ctrl_busecc_pend" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_CPSW0_PSIL_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_CPSW0_PSIL_EDC_CTRL_BUSECC_PEND" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Pending Status for navss_mcu_j7_udmass_psilss0_l2p_cpsw0_psil_navss_mcu_j7_udmass_psilss0_l2p_cpsw0_psil_edc_ctrl_busecc_pend" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_NAVSS_PSIL_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_NAVSS_PSIL_EDC_CTRL_BUSECC_PEND" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Pending Status for navss_mcu_j7_udmass_psilss0_l2p_navss_psil_navss_mcu_j7_udmass_psilss0_l2p_navss_psil_edc_ctrl_busecc_pend" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_PSILCFG0_CFGSTRM_BRIDGE_NAVSS_MCU_J7_UDMASS_PSILSS0_PSILCFG0_CFGSTRM_BRIDGE_EDC_CTRL_BUSECC_PEND" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Pending Status for navss_mcu_j7_udmass_psilss0_psilcfg0_cfgstrm_bridge_navss_mcu_j7_udmass_psilss0_psilcfg0_cfgstrm_bridge_edc_ctrl_busecc_pend" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_UDMAP0_CFGSTRM_BRIDGE_NAVSS_MCU_J7_UDMASS_PSILSS0_UDMAP0_CFGSTRM_BRIDGE_EDC_CTRL_BUSECC_PEND" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Pending Status for navss_mcu_j7_udmass_psilss0_udmap0_cfgstrm_bridge_navss_mcu_j7_udmass_psilss0_udmap0_cfgstrm_bridge_edc_ctrl_busecc_pend" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_PSILCFG0_CFGSTRM_SAFEG_NAVSS_MCU_J7_UDMASS_PSILSS0_PSILCFG0_CFGSTRM_SAFEG_EDC_CTRL_BUSECC_PEND" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Pending Status for navss_mcu_j7_udmass_psilss0_psilcfg0_cfgstrm_safeg_navss_mcu_j7_udmass_psilss0_psilcfg0_cfgstrm_safeg_edc_ctrl_busecc_pend" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_UDMAP0_CFGSTRM_SAFEG_NAVSS_MCU_J7_UDMASS_PSILSS0_UDMAP0_CFGSTRM_SAFEG_EDC_CTRL_BUSECC_PEND" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Pending Status for navss_mcu_j7_udmass_psilss0_udmap0_cfgstrm_safeg_navss_mcu_j7_udmass_psilss0_udmap0_cfgstrm_safeg_edc_ctrl_busecc_pend" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_UDMAP0_STRM_SAFEG_NAVSS_MCU_J7_UDMASS_PSILSS0_UDMAP0_STRM_SAFEG_EDC_CTRL_BUSECC_PEND" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Pending Status for navss_mcu_j7_udmass_psilss0_udmap0_strm_safeg_navss_mcu_j7_udmass_psilss0_udmap0_strm_safeg_edc_ctrl_busecc_pend" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_SAUL0_PSIL_SAFEG_NAVSS_MCU_J7_UDMASS_PSILSS0_SAUL0_PSIL_SAFEG_EDC_CTRL_BUSECC_PEND" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Pending Status for navss_mcu_j7_udmass_psilss0_saul0_psil_safeg_navss_mcu_j7_udmass_psilss0_saul0_psil_safeg_edc_ctrl_busecc_pend" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_PDMA_ADC_PSIL_SAFEG_NAVSS_MCU_J7_UDMASS_PSILSS0_PDMA_ADC_PSIL_SAFEG_EDC_CTRL_BUSECC_PEND" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Pending Status for navss_mcu_j7_udmass_psilss0_pdma_adc_psil_safeg_navss_mcu_j7_udmass_psilss0_pdma_adc_psil_safeg_edc_ctrl_busecc_pend" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_PDMA_MCU2_PSIL_SAFEG_NAVSS_MCU_J7_UDMASS_PSILSS0_PDMA_MCU2_PSIL_SAFEG_EDC_CTRL_BUSECC_PEND" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Pending Status for navss_mcu_j7_udmass_psilss0_pdma_mcu2_psil_safeg_navss_mcu_j7_udmass_psilss0_pdma_mcu2_psil_safeg_edc_ctrl_busecc_pend" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_PDMA_MCU1_PSIL_SAFEG_NAVSS_MCU_J7_UDMASS_PSILSS0_PDMA_MCU1_PSIL_SAFEG_EDC_CTRL_BUSECC_PEND" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Pending Status for navss_mcu_j7_udmass_psilss0_pdma_mcu1_psil_safeg_navss_mcu_j7_udmass_psilss0_pdma_mcu1_psil_safeg_edc_ctrl_busecc_pend" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_PDMA_MCU0_PSIL_SAFEG_NAVSS_MCU_J7_UDMASS_PSILSS0_PDMA_MCU0_PSIL_SAFEG_EDC_CTRL_BUSECC_PEND" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Pending Status for navss_mcu_j7_udmass_psilss0_pdma_mcu0_psil_safeg_navss_mcu_j7_udmass_psilss0_pdma_mcu0_psil_safeg_edc_ctrl_busecc_pend" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_CPSW0_PSIL_SAFEG_NAVSS_MCU_J7_UDMASS_PSILSS0_CPSW0_PSIL_SAFEG_EDC_CTRL_BUSECC_PEND" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Pending Status for navss_mcu_j7_udmass_psilss0_cpsw0_psil_safeg_navss_mcu_j7_udmass_psilss0_cpsw0_psil_safeg_edc_ctrl_busecc_pend" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_NAVSS_PSIL_AS_BRIDGE_NAVSS_MCU_J7_UDMASS_PSILSS0_NAVSS_PSIL_AS_BRIDGE_EDC_CTRL_NAVSS_PSIL_SCR_E_GCLK_BUSECC_PEND" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Pending Status for navss_mcu_j7_udmass_psilss0_navss_psil_as_bridge_navss_mcu_j7_udmass_psilss0_navss_psil_as_bridge_edc_ctrl_navss_psil_scr_e_gclk_busecc_pend" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_NAVSS_PSIL_AS_BRIDGE_NAVSS_MCU_J7_UDMASS_PSILSS0_NAVSS_PSIL_AS_BRIDGE_EDC_CTRL_NAVSS_PSIL_E_GCLK_BUSECC_PEND" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Pending Status for navss_mcu_j7_udmass_psilss0_navss_psil_as_bridge_navss_mcu_j7_udmass_psilss0_navss_psil_as_bridge_edc_ctrl_navss_psil_e_gclk_busecc_pend" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="UDMASS_INTA0_GC_ECC_PEND" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Pending Status for udmass_inta0_gc_ecc_pend" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="PAR_UDMASS__UDMASS_ECCAGGR0_CFG__REGS_ded_status_reg3" acronym="PAR_UDMASS__UDMASS_ECCAGGR0_CFG__REGS_ded_status_reg3" offset="0x14C" width="32" description="Interrupt Status Register 3">
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_CBASS_ETL_NAVSS_MCU_J7_UDMASS_PSILSS0_CBASS_ETL_VD2GCLK_EDC_CTRL_CBASS_INT_VD2GBUSECC_PEND" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Pending Status for navss_mcu_j7_udmass_psilss0_cbass_etl_navss_mcu_j7_udmass_psilss0_cbass_etl_vd2gclk_edc_ctrl_cbass_int_vd2gbusecc_pend" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_CBASS_ETL_NAVSS_MCU_J7_UDMASS_PSILSS0_CBASS_ETL_SCR3_SCR_NAVSS_MCU_J7_UDMASS_PSILSS0_CBASS_ETL_SCR3_SCR_EDC_CTRL_BUSECC_1_PEND" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Pending Status for navss_mcu_j7_udmass_psilss0_cbass_etl_navss_mcu_j7_udmass_psilss0_cbass_etl_scr3_scr_navss_mcu_j7_udmass_psilss0_cbass_etl_scr3_scr_edc_ctrl_busecc_1_pend" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="PAR_UDMASS__UDMASS_ECCAGGR0_CFG__REGS_ded_enable_set_reg0" acronym="PAR_UDMASS__UDMASS_ECCAGGR0_CFG__REGS_ded_enable_set_reg0" offset="0x180" width="32" description="Interrupt Enable Set Register 0">
		<bitfield id="UDMAP0_RPCF1_RAMECC_ENABLE_SET" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Enable Set Register for udmap0_rpcf1_ramecc_pend" range="31" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_RPCF0_RAMECC_ENABLE_SET" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Enable Set Register for udmap0_rpcf0_ramecc_pend" range="30" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_RFFW_RAMECC_ENABLE_SET" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Enable Set Register for udmap0_rffw_ramecc_pend" range="29" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_TPCF4_RAMECC_ENABLE_SET" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Enable Set Register for udmap0_tpcf4_ramecc_pend" range="28" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_TPCF1_RAMECC_ENABLE_SET" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Enable Set Register for udmap0_tpcf1_ramecc_pend" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_TPCF0_RAMECC_ENABLE_SET" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Enable Set Register for udmap0_tpcf0_ramecc_pend" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_TSTATE_RAMECC_ENABLE_SET" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Enable Set Register for udmap0_tstate_ramecc_pend" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_RPCU_CNTR_RAMECC_ENABLE_SET" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Enable Set Register for udmap0_rpcu_cntr_ramecc_pend" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_RPCU_SB1_RAMECC_ENABLE_SET" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Set Register for udmap0_rpcu_sb1_ramecc_pend" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_RPCU_SB0_RAMECC_ENABLE_SET" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Set Register for udmap0_rpcu_sb0_ramecc_pend" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_RPTRCU_CNTR_RAMECC_ENABLE_SET" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Set Register for udmap0_rptrcu_cntr_ramecc_pend" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_RPTRSB2_RAMECC_ENABLE_SET" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Set Register for udmap0_rptrsb2_ramecc_pend" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_RPTRSB1_RAMECC_ENABLE_SET" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Set Register for udmap0_rptrsb1_ramecc_pend" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_RPTRSB0_RAMECC_ENABLE_SET" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Set Register for udmap0_rptrsb0_ramecc_pend" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_TPTRCU_CNTR_RAMECC_ENABLE_SET" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Set Register for udmap0_tptrcu_cntr_ramecc_pend" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_TPTRSB2_RAMECC_ENABLE_SET" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Set Register for udmap0_tptrsb2_ramecc_pend" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_TPTRSB1_RAMECC_ENABLE_SET" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Set Register for udmap0_tptrsb1_ramecc_pend" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_TPTRSB0_RAMECC_ENABLE_SET" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Set Register for udmap0_tptrsb0_ramecc_pend" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_RPBUF_PF_RAMECC_ENABLE_SET" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Set Register for udmap0_rpbuf_pf_ramecc_pend" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_RPBUF_DF_RAMECC_ENABLE_SET" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Set Register for udmap0_rpbuf_df_ramecc_pend" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_RPBUF_CF_RAMECC_ENABLE_SET" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Set Register for udmap0_rpbuf_cf_ramecc_pend" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_RPRQ_RAMECC_ENABLE_SET" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Set Register for udmap0_rprq_ramecc_pend" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_RPCFG_RAMECC_ENABLE_SET" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Set Register for udmap0_rpcfg_ramecc_pend" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_RPSTATE_RAMECC_ENABLE_SET" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Set Register for udmap0_rpstate_ramecc_pend" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_TPCU_CNTR_RAMECC_ENABLE_SET" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Set Register for udmap0_tpcu_cntr_ramecc_pend" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_TPCU_RAMECC_ENABLE_SET" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Set Register for udmap0_tpcu_ramecc_pend" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_TPBUF_PF_RAMECC_ENABLE_SET" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Set Register for udmap0_tpbuf_pf_ramecc_pend" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_TPBUF_DF_RAMECC_ENABLE_SET" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Set Register for udmap0_tpbuf_df_ramecc_pend" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_TPBUF_CF_RAMECC_ENABLE_SET" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Set Register for udmap0_tpbuf_cf_ramecc_pend" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_TPCFG_RAMECC_ENABLE_SET" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Set Register for udmap0_tpcfg_ramecc_pend" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_TPSTATE_RAMECC_ENABLE_SET" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Set Register for udmap0_tpstate_ramecc_pend" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="ECCAGG_ENABLE_SET" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Set Register for eccagg_pend" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="PAR_UDMASS__UDMASS_ECCAGGR0_CFG__REGS_ded_enable_set_reg1" acronym="PAR_UDMASS__UDMASS_ECCAGGR0_CFG__REGS_ded_enable_set_reg1" offset="0x184" width="32" description="Interrupt Enable Set Register 1">
		<bitfield id="UDMASS_INTA0_MC_ECC_ENABLE_SET" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Enable Set Register for udmass_inta0_mc_ecc_pend" range="31" rwaccess="R/W1TS"/> 
		<bitfield id="UDMASS_INTA0_SR_ECC_ENABLE_SET" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Enable Set Register for udmass_inta0_sr_ecc_pend" range="30" rwaccess="R/W1TS"/> 
		<bitfield id="UDMASS_INTA0_IM_ECC_ENABLE_SET" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Enable Set Register for udmass_inta0_im_ecc_pend" range="29" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_UDMASS_INTA0_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_j7_udmass_udmass_inta0_edc_ctrl_busecc_pend" range="28" rwaccess="R/W1TS"/> 
		<bitfield id="RINGACC0_ECC_ENABLE_SET" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Enable Set Register for ringacc0_ecc_pend" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_RINGACC0_EDC_CTRL_BUSECC_1_ENABLE_SET" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_j7_udmass_ringacc0_edc_ctrl_busecc_1_pend" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_RINGACC0_EDC_CTRL_BUSECC_0_ENABLE_SET" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_j7_udmass_ringacc0_edc_ctrl_busecc_0_pend" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_UDMAP0_EDC_CTRL_BUSECC_1_ENABLE_SET" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_j7_udmass_udmap0_edc_ctrl_busecc_1_pend" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_UDMAP0_EDC_CTRL_BUSECC_0_ENABLE_SET" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_j7_udmass_udmap0_edc_ctrl_busecc_0_pend" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_RRNGOCC_RAMECC_ENABLE_SET" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Set Register for udmap0_rrngocc_ramecc_pend" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_TRNGOCC_RAMECC_ENABLE_SET" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Set Register for udmap0_trngocc_ramecc_pend" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_PSILTID_RAMECC_ENABLE_SET" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Set Register for udmap0_psiltid_ramecc_pend" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_PSILR_RAMECC_ENABLE_SET" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Set Register for udmap0_psilr_ramecc_pend" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_SDEC3_RAMECC_ENABLE_SET" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Set Register for udmap0_sdec3_ramecc_pend" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_SDEC0_RAMECC_ENABLE_SET" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Set Register for udmap0_sdec0_ramecc_pend" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_RDEC2_RAMECC_ENABLE_SET" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Set Register for udmap0_rdec2_ramecc_pend" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_RDEC1_RAMECC_ENABLE_SET" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Set Register for udmap0_rdec1_ramecc_pend" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_RDEC0_RAMECC_ENABLE_SET" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Set Register for udmap0_rdec0_ramecc_pend" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_REVTCNTR_RAMECC_ENABLE_SET" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Set Register for udmap0_revtcntr_ramecc_pend" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_TEVTCNTR_RAMECC_ENABLE_SET" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Set Register for udmap0_tevtcntr_ramecc_pend" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_STS_RAMECC3_ENABLE_SET" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Set Register for udmap0_sts_ramecc3_pend" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_STS_RAMECC2_ENABLE_SET" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Set Register for udmap0_sts_ramecc2_pend" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_STS_RAMECC1_ENABLE_SET" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Set Register for udmap0_sts_ramecc1_pend" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_STS_RAMECC0_ENABLE_SET" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Set Register for udmap0_sts_ramecc0_pend" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_EH_RAMECC_ENABLE_SET" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Set Register for udmap0_eh_ramecc_pend" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_PROXY_RAMECC_ENABLE_SET" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Set Register for udmap0_proxy_ramecc_pend" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_RSTATE_RAMECC_ENABLE_SET" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Set Register for udmap0_rstate_ramecc_pend" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_RFLOW1_RAMECC_ENABLE_SET" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Set Register for udmap0_rflow1_ramecc_pend" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_RFLOW0_RAMECC_ENABLE_SET" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Set Register for udmap0_rflow0_ramecc_pend" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_RPCF4_RAMECC_ENABLE_SET" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Set Register for udmap0_rpcf4_ramecc_pend" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_RPCF3_RAMECC_ENABLE_SET" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Set Register for udmap0_rpcf3_ramecc_pend" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="UDMAP0_RPCF2_RAMECC_ENABLE_SET" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Set Register for udmap0_rpcf2_ramecc_pend" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="PAR_UDMASS__UDMASS_ECCAGGR0_CFG__REGS_ded_enable_set_reg2" acronym="PAR_UDMASS__UDMASS_ECCAGGR0_CFG__REGS_ded_enable_set_reg2" offset="0x188" width="32" description="Interrupt Enable Set Register 2">
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_CBASS_ETL_NAVSS_MCU_J7_UDMASS_PSILSS0_CBASS_ETL_SCR3_SCR_NAVSS_MCU_J7_UDMASS_PSILSS0_CBASS_ETL_SCR3_SCR_EDC_CTRL_BUSECC_0_ENABLE_SET" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_j7_udmass_psilss0_cbass_etl_navss_mcu_j7_udmass_psilss0_cbass_etl_scr3_scr_navss_mcu_j7_udmass_psilss0_cbass_etl_scr3_scr_edc_ctrl_busecc_0_pend" range="31" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_CBASS_RESP_NAVSS_MCU_J7_UDMASS_PSILSS0_CBASS_RESP_SCR2_SCR_NAVSS_MCU_J7_UDMASS_PSILSS0_CBASS_RESP_SCR2_SCR_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_j7_udmass_psilss0_cbass_resp_navss_mcu_j7_udmass_psilss0_cbass_resp_scr2_scr_navss_mcu_j7_udmass_psilss0_cbass_resp_scr2_scr_edc_ctrl_busecc_pend" range="30" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_CBASS_DATA_NAVSS_MCU_J7_UDMASS_PSILSS0_CBASS_DATA_SCR1_SCR_NAVSS_MCU_J7_UDMASS_PSILSS0_CBASS_DATA_SCR1_SCR_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_j7_udmass_psilss0_cbass_data_navss_mcu_j7_udmass_psilss0_cbass_data_scr1_scr_navss_mcu_j7_udmass_psilss0_cbass_data_scr1_scr_edc_ctrl_busecc_pend" range="29" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_CFG_NAVSS_MCU_J7_UDMASS_PSILSS0_CFG_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_j7_udmass_psilss0_cfg_navss_mcu_j7_udmass_psilss0_cfg_edc_ctrl_busecc_pend" range="28" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_PSILCFG0_CFGSTRM_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_PSILCFG0_CFGSTRM_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_j7_udmass_psilss0_l2p_psilcfg0_cfgstrm_navss_mcu_j7_udmass_psilss0_l2p_psilcfg0_cfgstrm_edc_ctrl_busecc_pend" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_UDMAP0_CFGSTRM_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_UDMAP0_CFGSTRM_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_j7_udmass_psilss0_l2p_udmap0_cfgstrm_navss_mcu_j7_udmass_psilss0_l2p_udmap0_cfgstrm_edc_ctrl_busecc_pend" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_UDMASS_INTA0_MEVT_IN_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_UDMASS_INTA0_MEVT_IN_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_j7_udmass_psilss0_l2p_udmass_inta0_mevt_in_navss_mcu_j7_udmass_psilss0_l2p_udmass_inta0_mevt_in_edc_ctrl_busecc_pend" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_UDMASS_INTA0_CEVT_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_UDMASS_INTA0_CEVT_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_j7_udmass_psilss0_l2p_udmass_inta0_cevt_navss_mcu_j7_udmass_psilss0_l2p_udmass_inta0_cevt_edc_ctrl_busecc_pend" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_UDMASS_INTA0_EVT_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_UDMASS_INTA0_EVT_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_j7_udmass_psilss0_l2p_udmass_inta0_evt_navss_mcu_j7_udmass_psilss0_l2p_udmass_inta0_evt_edc_ctrl_busecc_pend" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_DMSC_EVT_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_DMSC_EVT_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_j7_udmass_psilss0_l2p_dmsc_evt_navss_mcu_j7_udmass_psilss0_l2p_dmsc_evt_edc_ctrl_busecc_pend" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_UDMAP0_STRM_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_UDMAP0_STRM_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_j7_udmass_psilss0_l2p_udmap0_strm_navss_mcu_j7_udmass_psilss0_l2p_udmap0_strm_edc_ctrl_busecc_pend" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_SAUL0_PSIL_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_SAUL0_PSIL_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_j7_udmass_psilss0_l2p_saul0_psil_navss_mcu_j7_udmass_psilss0_l2p_saul0_psil_edc_ctrl_busecc_pend" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_PDMA_ADC_PSIL_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_PDMA_ADC_PSIL_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_j7_udmass_psilss0_l2p_pdma_adc_psil_navss_mcu_j7_udmass_psilss0_l2p_pdma_adc_psil_edc_ctrl_busecc_pend" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_PDMA_MCU2_PSIL_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_PDMA_MCU2_PSIL_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_j7_udmass_psilss0_l2p_pdma_mcu2_psil_navss_mcu_j7_udmass_psilss0_l2p_pdma_mcu2_psil_edc_ctrl_busecc_pend" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_PDMA_MCU1_PSIL_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_PDMA_MCU1_PSIL_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_j7_udmass_psilss0_l2p_pdma_mcu1_psil_navss_mcu_j7_udmass_psilss0_l2p_pdma_mcu1_psil_edc_ctrl_busecc_pend" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_PDMA_MCU0_PSIL_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_PDMA_MCU0_PSIL_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_j7_udmass_psilss0_l2p_pdma_mcu0_psil_navss_mcu_j7_udmass_psilss0_l2p_pdma_mcu0_psil_edc_ctrl_busecc_pend" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_CPSW0_PSIL_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_CPSW0_PSIL_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_j7_udmass_psilss0_l2p_cpsw0_psil_navss_mcu_j7_udmass_psilss0_l2p_cpsw0_psil_edc_ctrl_busecc_pend" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_NAVSS_PSIL_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_NAVSS_PSIL_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_j7_udmass_psilss0_l2p_navss_psil_navss_mcu_j7_udmass_psilss0_l2p_navss_psil_edc_ctrl_busecc_pend" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_PSILCFG0_CFGSTRM_BRIDGE_NAVSS_MCU_J7_UDMASS_PSILSS0_PSILCFG0_CFGSTRM_BRIDGE_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_j7_udmass_psilss0_psilcfg0_cfgstrm_bridge_navss_mcu_j7_udmass_psilss0_psilcfg0_cfgstrm_bridge_edc_ctrl_busecc_pend" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_UDMAP0_CFGSTRM_BRIDGE_NAVSS_MCU_J7_UDMASS_PSILSS0_UDMAP0_CFGSTRM_BRIDGE_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_j7_udmass_psilss0_udmap0_cfgstrm_bridge_navss_mcu_j7_udmass_psilss0_udmap0_cfgstrm_bridge_edc_ctrl_busecc_pend" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_PSILCFG0_CFGSTRM_SAFEG_NAVSS_MCU_J7_UDMASS_PSILSS0_PSILCFG0_CFGSTRM_SAFEG_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_j7_udmass_psilss0_psilcfg0_cfgstrm_safeg_navss_mcu_j7_udmass_psilss0_psilcfg0_cfgstrm_safeg_edc_ctrl_busecc_pend" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_UDMAP0_CFGSTRM_SAFEG_NAVSS_MCU_J7_UDMASS_PSILSS0_UDMAP0_CFGSTRM_SAFEG_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_j7_udmass_psilss0_udmap0_cfgstrm_safeg_navss_mcu_j7_udmass_psilss0_udmap0_cfgstrm_safeg_edc_ctrl_busecc_pend" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_UDMAP0_STRM_SAFEG_NAVSS_MCU_J7_UDMASS_PSILSS0_UDMAP0_STRM_SAFEG_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_j7_udmass_psilss0_udmap0_strm_safeg_navss_mcu_j7_udmass_psilss0_udmap0_strm_safeg_edc_ctrl_busecc_pend" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_SAUL0_PSIL_SAFEG_NAVSS_MCU_J7_UDMASS_PSILSS0_SAUL0_PSIL_SAFEG_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_j7_udmass_psilss0_saul0_psil_safeg_navss_mcu_j7_udmass_psilss0_saul0_psil_safeg_edc_ctrl_busecc_pend" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_PDMA_ADC_PSIL_SAFEG_NAVSS_MCU_J7_UDMASS_PSILSS0_PDMA_ADC_PSIL_SAFEG_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_j7_udmass_psilss0_pdma_adc_psil_safeg_navss_mcu_j7_udmass_psilss0_pdma_adc_psil_safeg_edc_ctrl_busecc_pend" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_PDMA_MCU2_PSIL_SAFEG_NAVSS_MCU_J7_UDMASS_PSILSS0_PDMA_MCU2_PSIL_SAFEG_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_j7_udmass_psilss0_pdma_mcu2_psil_safeg_navss_mcu_j7_udmass_psilss0_pdma_mcu2_psil_safeg_edc_ctrl_busecc_pend" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_PDMA_MCU1_PSIL_SAFEG_NAVSS_MCU_J7_UDMASS_PSILSS0_PDMA_MCU1_PSIL_SAFEG_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_j7_udmass_psilss0_pdma_mcu1_psil_safeg_navss_mcu_j7_udmass_psilss0_pdma_mcu1_psil_safeg_edc_ctrl_busecc_pend" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_PDMA_MCU0_PSIL_SAFEG_NAVSS_MCU_J7_UDMASS_PSILSS0_PDMA_MCU0_PSIL_SAFEG_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_j7_udmass_psilss0_pdma_mcu0_psil_safeg_navss_mcu_j7_udmass_psilss0_pdma_mcu0_psil_safeg_edc_ctrl_busecc_pend" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_CPSW0_PSIL_SAFEG_NAVSS_MCU_J7_UDMASS_PSILSS0_CPSW0_PSIL_SAFEG_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_j7_udmass_psilss0_cpsw0_psil_safeg_navss_mcu_j7_udmass_psilss0_cpsw0_psil_safeg_edc_ctrl_busecc_pend" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_NAVSS_PSIL_AS_BRIDGE_NAVSS_MCU_J7_UDMASS_PSILSS0_NAVSS_PSIL_AS_BRIDGE_EDC_CTRL_NAVSS_PSIL_SCR_E_GCLK_BUSECC_ENABLE_SET" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_j7_udmass_psilss0_navss_psil_as_bridge_navss_mcu_j7_udmass_psilss0_navss_psil_as_bridge_edc_ctrl_navss_psil_scr_e_gclk_busecc_pend" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_NAVSS_PSIL_AS_BRIDGE_NAVSS_MCU_J7_UDMASS_PSILSS0_NAVSS_PSIL_AS_BRIDGE_EDC_CTRL_NAVSS_PSIL_E_GCLK_BUSECC_ENABLE_SET" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_j7_udmass_psilss0_navss_psil_as_bridge_navss_mcu_j7_udmass_psilss0_navss_psil_as_bridge_edc_ctrl_navss_psil_e_gclk_busecc_pend" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="UDMASS_INTA0_GC_ECC_ENABLE_SET" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Set Register for udmass_inta0_gc_ecc_pend" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="PAR_UDMASS__UDMASS_ECCAGGR0_CFG__REGS_ded_enable_set_reg3" acronym="PAR_UDMASS__UDMASS_ECCAGGR0_CFG__REGS_ded_enable_set_reg3" offset="0x18C" width="32" description="Interrupt Enable Set Register 3">
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_CBASS_ETL_NAVSS_MCU_J7_UDMASS_PSILSS0_CBASS_ETL_VD2GCLK_EDC_CTRL_CBASS_INT_VD2GBUSECC_ENABLE_SET" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_j7_udmass_psilss0_cbass_etl_navss_mcu_j7_udmass_psilss0_cbass_etl_vd2gclk_edc_ctrl_cbass_int_vd2gbusecc_pend" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_CBASS_ETL_NAVSS_MCU_J7_UDMASS_PSILSS0_CBASS_ETL_SCR3_SCR_NAVSS_MCU_J7_UDMASS_PSILSS0_CBASS_ETL_SCR3_SCR_EDC_CTRL_BUSECC_1_ENABLE_SET" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Set Register for navss_mcu_j7_udmass_psilss0_cbass_etl_navss_mcu_j7_udmass_psilss0_cbass_etl_scr3_scr_navss_mcu_j7_udmass_psilss0_cbass_etl_scr3_scr_edc_ctrl_busecc_1_pend" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="PAR_UDMASS__UDMASS_ECCAGGR0_CFG__REGS_ded_enable_clr_reg0" acronym="PAR_UDMASS__UDMASS_ECCAGGR0_CFG__REGS_ded_enable_clr_reg0" offset="0x1C0" width="32" description="Interrupt Enable Clear Register 0">
		<bitfield id="UDMAP0_RPCF1_RAMECC_ENABLE_CLR" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_rpcf1_ramecc_pend" range="31" rwaccess="R/W1TC"/> 
		<bitfield id="UDMAP0_RPCF0_RAMECC_ENABLE_CLR" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_rpcf0_ramecc_pend" range="30" rwaccess="R/W1TC"/> 
		<bitfield id="UDMAP0_RFFW_RAMECC_ENABLE_CLR" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_rffw_ramecc_pend" range="29" rwaccess="R/W1TC"/> 
		<bitfield id="UDMAP0_TPCF4_RAMECC_ENABLE_CLR" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_tpcf4_ramecc_pend" range="28" rwaccess="R/W1TC"/> 
		<bitfield id="UDMAP0_TPCF1_RAMECC_ENABLE_CLR" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_tpcf1_ramecc_pend" range="27" rwaccess="R/W1TC"/> 
		<bitfield id="UDMAP0_TPCF0_RAMECC_ENABLE_CLR" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_tpcf0_ramecc_pend" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="UDMAP0_TSTATE_RAMECC_ENABLE_CLR" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_tstate_ramecc_pend" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="UDMAP0_RPCU_CNTR_RAMECC_ENABLE_CLR" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_rpcu_cntr_ramecc_pend" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="UDMAP0_RPCU_SB1_RAMECC_ENABLE_CLR" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_rpcu_sb1_ramecc_pend" range="23" rwaccess="R/W1TC"/> 
		<bitfield id="UDMAP0_RPCU_SB0_RAMECC_ENABLE_CLR" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_rpcu_sb0_ramecc_pend" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="UDMAP0_RPTRCU_CNTR_RAMECC_ENABLE_CLR" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_rptrcu_cntr_ramecc_pend" range="21" rwaccess="R/W1TC"/> 
		<bitfield id="UDMAP0_RPTRSB2_RAMECC_ENABLE_CLR" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_rptrsb2_ramecc_pend" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="UDMAP0_RPTRSB1_RAMECC_ENABLE_CLR" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_rptrsb1_ramecc_pend" range="19" rwaccess="R/W1TC"/> 
		<bitfield id="UDMAP0_RPTRSB0_RAMECC_ENABLE_CLR" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_rptrsb0_ramecc_pend" range="18" rwaccess="R/W1TC"/> 
		<bitfield id="UDMAP0_TPTRCU_CNTR_RAMECC_ENABLE_CLR" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_tptrcu_cntr_ramecc_pend" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="UDMAP0_TPTRSB2_RAMECC_ENABLE_CLR" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_tptrsb2_ramecc_pend" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="UDMAP0_TPTRSB1_RAMECC_ENABLE_CLR" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_tptrsb1_ramecc_pend" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="UDMAP0_TPTRSB0_RAMECC_ENABLE_CLR" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_tptrsb0_ramecc_pend" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="UDMAP0_RPBUF_PF_RAMECC_ENABLE_CLR" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_rpbuf_pf_ramecc_pend" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="UDMAP0_RPBUF_DF_RAMECC_ENABLE_CLR" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_rpbuf_df_ramecc_pend" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="UDMAP0_RPBUF_CF_RAMECC_ENABLE_CLR" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_rpbuf_cf_ramecc_pend" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="UDMAP0_RPRQ_RAMECC_ENABLE_CLR" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_rprq_ramecc_pend" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="UDMAP0_RPCFG_RAMECC_ENABLE_CLR" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_rpcfg_ramecc_pend" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="UDMAP0_RPSTATE_RAMECC_ENABLE_CLR" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_rpstate_ramecc_pend" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="UDMAP0_TPCU_CNTR_RAMECC_ENABLE_CLR" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_tpcu_cntr_ramecc_pend" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="UDMAP0_TPCU_RAMECC_ENABLE_CLR" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_tpcu_ramecc_pend" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="UDMAP0_TPBUF_PF_RAMECC_ENABLE_CLR" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_tpbuf_pf_ramecc_pend" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="UDMAP0_TPBUF_DF_RAMECC_ENABLE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_tpbuf_df_ramecc_pend" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="UDMAP0_TPBUF_CF_RAMECC_ENABLE_CLR" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_tpbuf_cf_ramecc_pend" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="UDMAP0_TPCFG_RAMECC_ENABLE_CLR" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_tpcfg_ramecc_pend" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="UDMAP0_TPSTATE_RAMECC_ENABLE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_tpstate_ramecc_pend" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="ECCAGG_ENABLE_CLR" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Clear Register for eccagg_pend" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="PAR_UDMASS__UDMASS_ECCAGGR0_CFG__REGS_ded_enable_clr_reg1" acronym="PAR_UDMASS__UDMASS_ECCAGGR0_CFG__REGS_ded_enable_clr_reg1" offset="0x1C4" width="32" description="Interrupt Enable Clear Register 1">
		<bitfield id="UDMASS_INTA0_MC_ECC_ENABLE_CLR" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Enable Clear Register for udmass_inta0_mc_ecc_pend" range="31" rwaccess="R/W1TC"/> 
		<bitfield id="UDMASS_INTA0_SR_ECC_ENABLE_CLR" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Enable Clear Register for udmass_inta0_sr_ecc_pend" range="30" rwaccess="R/W1TC"/> 
		<bitfield id="UDMASS_INTA0_IM_ECC_ENABLE_CLR" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Enable Clear Register for udmass_inta0_im_ecc_pend" range="29" rwaccess="R/W1TC"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_UDMASS_INTA0_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_j7_udmass_udmass_inta0_edc_ctrl_busecc_pend" range="28" rwaccess="R/W1TC"/> 
		<bitfield id="RINGACC0_ECC_ENABLE_CLR" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Enable Clear Register for ringacc0_ecc_pend" range="27" rwaccess="R/W1TC"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_RINGACC0_EDC_CTRL_BUSECC_1_ENABLE_CLR" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_j7_udmass_ringacc0_edc_ctrl_busecc_1_pend" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_RINGACC0_EDC_CTRL_BUSECC_0_ENABLE_CLR" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_j7_udmass_ringacc0_edc_ctrl_busecc_0_pend" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_UDMAP0_EDC_CTRL_BUSECC_1_ENABLE_CLR" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_j7_udmass_udmap0_edc_ctrl_busecc_1_pend" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_UDMAP0_EDC_CTRL_BUSECC_0_ENABLE_CLR" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_j7_udmass_udmap0_edc_ctrl_busecc_0_pend" range="23" rwaccess="R/W1TC"/> 
		<bitfield id="UDMAP0_RRNGOCC_RAMECC_ENABLE_CLR" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_rrngocc_ramecc_pend" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="UDMAP0_TRNGOCC_RAMECC_ENABLE_CLR" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_trngocc_ramecc_pend" range="21" rwaccess="R/W1TC"/> 
		<bitfield id="UDMAP0_PSILTID_RAMECC_ENABLE_CLR" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_psiltid_ramecc_pend" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="UDMAP0_PSILR_RAMECC_ENABLE_CLR" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_psilr_ramecc_pend" range="19" rwaccess="R/W1TC"/> 
		<bitfield id="UDMAP0_SDEC3_RAMECC_ENABLE_CLR" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_sdec3_ramecc_pend" range="18" rwaccess="R/W1TC"/> 
		<bitfield id="UDMAP0_SDEC0_RAMECC_ENABLE_CLR" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_sdec0_ramecc_pend" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="UDMAP0_RDEC2_RAMECC_ENABLE_CLR" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_rdec2_ramecc_pend" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="UDMAP0_RDEC1_RAMECC_ENABLE_CLR" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_rdec1_ramecc_pend" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="UDMAP0_RDEC0_RAMECC_ENABLE_CLR" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_rdec0_ramecc_pend" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="UDMAP0_REVTCNTR_RAMECC_ENABLE_CLR" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_revtcntr_ramecc_pend" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="UDMAP0_TEVTCNTR_RAMECC_ENABLE_CLR" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_tevtcntr_ramecc_pend" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="UDMAP0_STS_RAMECC3_ENABLE_CLR" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_sts_ramecc3_pend" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="UDMAP0_STS_RAMECC2_ENABLE_CLR" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_sts_ramecc2_pend" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="UDMAP0_STS_RAMECC1_ENABLE_CLR" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_sts_ramecc1_pend" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="UDMAP0_STS_RAMECC0_ENABLE_CLR" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_sts_ramecc0_pend" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="UDMAP0_EH_RAMECC_ENABLE_CLR" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_eh_ramecc_pend" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="UDMAP0_PROXY_RAMECC_ENABLE_CLR" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_proxy_ramecc_pend" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="UDMAP0_RSTATE_RAMECC_ENABLE_CLR" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_rstate_ramecc_pend" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="UDMAP0_RFLOW1_RAMECC_ENABLE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_rflow1_ramecc_pend" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="UDMAP0_RFLOW0_RAMECC_ENABLE_CLR" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_rflow0_ramecc_pend" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="UDMAP0_RPCF4_RAMECC_ENABLE_CLR" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_rpcf4_ramecc_pend" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="UDMAP0_RPCF3_RAMECC_ENABLE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_rpcf3_ramecc_pend" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="UDMAP0_RPCF2_RAMECC_ENABLE_CLR" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Clear Register for udmap0_rpcf2_ramecc_pend" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="PAR_UDMASS__UDMASS_ECCAGGR0_CFG__REGS_ded_enable_clr_reg2" acronym="PAR_UDMASS__UDMASS_ECCAGGR0_CFG__REGS_ded_enable_clr_reg2" offset="0x1C8" width="32" description="Interrupt Enable Clear Register 2">
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_CBASS_ETL_NAVSS_MCU_J7_UDMASS_PSILSS0_CBASS_ETL_SCR3_SCR_NAVSS_MCU_J7_UDMASS_PSILSS0_CBASS_ETL_SCR3_SCR_EDC_CTRL_BUSECC_0_ENABLE_CLR" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_j7_udmass_psilss0_cbass_etl_navss_mcu_j7_udmass_psilss0_cbass_etl_scr3_scr_navss_mcu_j7_udmass_psilss0_cbass_etl_scr3_scr_edc_ctrl_busecc_0_pend" range="31" rwaccess="R/W1TC"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_CBASS_RESP_NAVSS_MCU_J7_UDMASS_PSILSS0_CBASS_RESP_SCR2_SCR_NAVSS_MCU_J7_UDMASS_PSILSS0_CBASS_RESP_SCR2_SCR_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_j7_udmass_psilss0_cbass_resp_navss_mcu_j7_udmass_psilss0_cbass_resp_scr2_scr_navss_mcu_j7_udmass_psilss0_cbass_resp_scr2_scr_edc_ctrl_busecc_pend" range="30" rwaccess="R/W1TC"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_CBASS_DATA_NAVSS_MCU_J7_UDMASS_PSILSS0_CBASS_DATA_SCR1_SCR_NAVSS_MCU_J7_UDMASS_PSILSS0_CBASS_DATA_SCR1_SCR_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_j7_udmass_psilss0_cbass_data_navss_mcu_j7_udmass_psilss0_cbass_data_scr1_scr_navss_mcu_j7_udmass_psilss0_cbass_data_scr1_scr_edc_ctrl_busecc_pend" range="29" rwaccess="R/W1TC"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_CFG_NAVSS_MCU_J7_UDMASS_PSILSS0_CFG_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_j7_udmass_psilss0_cfg_navss_mcu_j7_udmass_psilss0_cfg_edc_ctrl_busecc_pend" range="28" rwaccess="R/W1TC"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_PSILCFG0_CFGSTRM_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_PSILCFG0_CFGSTRM_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_j7_udmass_psilss0_l2p_psilcfg0_cfgstrm_navss_mcu_j7_udmass_psilss0_l2p_psilcfg0_cfgstrm_edc_ctrl_busecc_pend" range="27" rwaccess="R/W1TC"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_UDMAP0_CFGSTRM_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_UDMAP0_CFGSTRM_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_j7_udmass_psilss0_l2p_udmap0_cfgstrm_navss_mcu_j7_udmass_psilss0_l2p_udmap0_cfgstrm_edc_ctrl_busecc_pend" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_UDMASS_INTA0_MEVT_IN_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_UDMASS_INTA0_MEVT_IN_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_j7_udmass_psilss0_l2p_udmass_inta0_mevt_in_navss_mcu_j7_udmass_psilss0_l2p_udmass_inta0_mevt_in_edc_ctrl_busecc_pend" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_UDMASS_INTA0_CEVT_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_UDMASS_INTA0_CEVT_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_j7_udmass_psilss0_l2p_udmass_inta0_cevt_navss_mcu_j7_udmass_psilss0_l2p_udmass_inta0_cevt_edc_ctrl_busecc_pend" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_UDMASS_INTA0_EVT_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_UDMASS_INTA0_EVT_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_j7_udmass_psilss0_l2p_udmass_inta0_evt_navss_mcu_j7_udmass_psilss0_l2p_udmass_inta0_evt_edc_ctrl_busecc_pend" range="23" rwaccess="R/W1TC"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_DMSC_EVT_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_DMSC_EVT_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_j7_udmass_psilss0_l2p_dmsc_evt_navss_mcu_j7_udmass_psilss0_l2p_dmsc_evt_edc_ctrl_busecc_pend" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_UDMAP0_STRM_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_UDMAP0_STRM_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_j7_udmass_psilss0_l2p_udmap0_strm_navss_mcu_j7_udmass_psilss0_l2p_udmap0_strm_edc_ctrl_busecc_pend" range="21" rwaccess="R/W1TC"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_SAUL0_PSIL_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_SAUL0_PSIL_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_j7_udmass_psilss0_l2p_saul0_psil_navss_mcu_j7_udmass_psilss0_l2p_saul0_psil_edc_ctrl_busecc_pend" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_PDMA_ADC_PSIL_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_PDMA_ADC_PSIL_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_j7_udmass_psilss0_l2p_pdma_adc_psil_navss_mcu_j7_udmass_psilss0_l2p_pdma_adc_psil_edc_ctrl_busecc_pend" range="19" rwaccess="R/W1TC"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_PDMA_MCU2_PSIL_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_PDMA_MCU2_PSIL_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_j7_udmass_psilss0_l2p_pdma_mcu2_psil_navss_mcu_j7_udmass_psilss0_l2p_pdma_mcu2_psil_edc_ctrl_busecc_pend" range="18" rwaccess="R/W1TC"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_PDMA_MCU1_PSIL_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_PDMA_MCU1_PSIL_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_j7_udmass_psilss0_l2p_pdma_mcu1_psil_navss_mcu_j7_udmass_psilss0_l2p_pdma_mcu1_psil_edc_ctrl_busecc_pend" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_PDMA_MCU0_PSIL_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_PDMA_MCU0_PSIL_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_j7_udmass_psilss0_l2p_pdma_mcu0_psil_navss_mcu_j7_udmass_psilss0_l2p_pdma_mcu0_psil_edc_ctrl_busecc_pend" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_CPSW0_PSIL_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_CPSW0_PSIL_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_j7_udmass_psilss0_l2p_cpsw0_psil_navss_mcu_j7_udmass_psilss0_l2p_cpsw0_psil_edc_ctrl_busecc_pend" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_NAVSS_PSIL_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_NAVSS_PSIL_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_j7_udmass_psilss0_l2p_navss_psil_navss_mcu_j7_udmass_psilss0_l2p_navss_psil_edc_ctrl_busecc_pend" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_PSILCFG0_CFGSTRM_BRIDGE_NAVSS_MCU_J7_UDMASS_PSILSS0_PSILCFG0_CFGSTRM_BRIDGE_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_j7_udmass_psilss0_psilcfg0_cfgstrm_bridge_navss_mcu_j7_udmass_psilss0_psilcfg0_cfgstrm_bridge_edc_ctrl_busecc_pend" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_UDMAP0_CFGSTRM_BRIDGE_NAVSS_MCU_J7_UDMASS_PSILSS0_UDMAP0_CFGSTRM_BRIDGE_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_j7_udmass_psilss0_udmap0_cfgstrm_bridge_navss_mcu_j7_udmass_psilss0_udmap0_cfgstrm_bridge_edc_ctrl_busecc_pend" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_PSILCFG0_CFGSTRM_SAFEG_NAVSS_MCU_J7_UDMASS_PSILSS0_PSILCFG0_CFGSTRM_SAFEG_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_j7_udmass_psilss0_psilcfg0_cfgstrm_safeg_navss_mcu_j7_udmass_psilss0_psilcfg0_cfgstrm_safeg_edc_ctrl_busecc_pend" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_UDMAP0_CFGSTRM_SAFEG_NAVSS_MCU_J7_UDMASS_PSILSS0_UDMAP0_CFGSTRM_SAFEG_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_j7_udmass_psilss0_udmap0_cfgstrm_safeg_navss_mcu_j7_udmass_psilss0_udmap0_cfgstrm_safeg_edc_ctrl_busecc_pend" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_UDMAP0_STRM_SAFEG_NAVSS_MCU_J7_UDMASS_PSILSS0_UDMAP0_STRM_SAFEG_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_j7_udmass_psilss0_udmap0_strm_safeg_navss_mcu_j7_udmass_psilss0_udmap0_strm_safeg_edc_ctrl_busecc_pend" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_SAUL0_PSIL_SAFEG_NAVSS_MCU_J7_UDMASS_PSILSS0_SAUL0_PSIL_SAFEG_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_j7_udmass_psilss0_saul0_psil_safeg_navss_mcu_j7_udmass_psilss0_saul0_psil_safeg_edc_ctrl_busecc_pend" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_PDMA_ADC_PSIL_SAFEG_NAVSS_MCU_J7_UDMASS_PSILSS0_PDMA_ADC_PSIL_SAFEG_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_j7_udmass_psilss0_pdma_adc_psil_safeg_navss_mcu_j7_udmass_psilss0_pdma_adc_psil_safeg_edc_ctrl_busecc_pend" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_PDMA_MCU2_PSIL_SAFEG_NAVSS_MCU_J7_UDMASS_PSILSS0_PDMA_MCU2_PSIL_SAFEG_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_j7_udmass_psilss0_pdma_mcu2_psil_safeg_navss_mcu_j7_udmass_psilss0_pdma_mcu2_psil_safeg_edc_ctrl_busecc_pend" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_PDMA_MCU1_PSIL_SAFEG_NAVSS_MCU_J7_UDMASS_PSILSS0_PDMA_MCU1_PSIL_SAFEG_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_j7_udmass_psilss0_pdma_mcu1_psil_safeg_navss_mcu_j7_udmass_psilss0_pdma_mcu1_psil_safeg_edc_ctrl_busecc_pend" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_PDMA_MCU0_PSIL_SAFEG_NAVSS_MCU_J7_UDMASS_PSILSS0_PDMA_MCU0_PSIL_SAFEG_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_j7_udmass_psilss0_pdma_mcu0_psil_safeg_navss_mcu_j7_udmass_psilss0_pdma_mcu0_psil_safeg_edc_ctrl_busecc_pend" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_CPSW0_PSIL_SAFEG_NAVSS_MCU_J7_UDMASS_PSILSS0_CPSW0_PSIL_SAFEG_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_j7_udmass_psilss0_cpsw0_psil_safeg_navss_mcu_j7_udmass_psilss0_cpsw0_psil_safeg_edc_ctrl_busecc_pend" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_NAVSS_PSIL_AS_BRIDGE_NAVSS_MCU_J7_UDMASS_PSILSS0_NAVSS_PSIL_AS_BRIDGE_EDC_CTRL_NAVSS_PSIL_SCR_E_GCLK_BUSECC_ENABLE_CLR" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_j7_udmass_psilss0_navss_psil_as_bridge_navss_mcu_j7_udmass_psilss0_navss_psil_as_bridge_edc_ctrl_navss_psil_scr_e_gclk_busecc_pend" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_NAVSS_PSIL_AS_BRIDGE_NAVSS_MCU_J7_UDMASS_PSILSS0_NAVSS_PSIL_AS_BRIDGE_EDC_CTRL_NAVSS_PSIL_E_GCLK_BUSECC_ENABLE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_j7_udmass_psilss0_navss_psil_as_bridge_navss_mcu_j7_udmass_psilss0_navss_psil_as_bridge_edc_ctrl_navss_psil_e_gclk_busecc_pend" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="UDMASS_INTA0_GC_ECC_ENABLE_CLR" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Clear Register for udmass_inta0_gc_ecc_pend" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="PAR_UDMASS__UDMASS_ECCAGGR0_CFG__REGS_ded_enable_clr_reg3" acronym="PAR_UDMASS__UDMASS_ECCAGGR0_CFG__REGS_ded_enable_clr_reg3" offset="0x1CC" width="32" description="Interrupt Enable Clear Register 3">
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_CBASS_ETL_NAVSS_MCU_J7_UDMASS_PSILSS0_CBASS_ETL_VD2GCLK_EDC_CTRL_CBASS_INT_VD2GBUSECC_ENABLE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_j7_udmass_psilss0_cbass_etl_navss_mcu_j7_udmass_psilss0_cbass_etl_vd2gclk_edc_ctrl_cbass_int_vd2gbusecc_pend" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="NAVSS_MCU_J7_UDMASS_PSILSS0_CBASS_ETL_NAVSS_MCU_J7_UDMASS_PSILSS0_CBASS_ETL_SCR3_SCR_NAVSS_MCU_J7_UDMASS_PSILSS0_CBASS_ETL_SCR3_SCR_EDC_CTRL_BUSECC_1_ENABLE_CLR" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Clear Register for navss_mcu_j7_udmass_psilss0_cbass_etl_navss_mcu_j7_udmass_psilss0_cbass_etl_scr3_scr_navss_mcu_j7_udmass_psilss0_cbass_etl_scr3_scr_edc_ctrl_busecc_1_pend" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="PAR_UDMASS__UDMASS_ECCAGGR0_CFG__REGS_aggr_enable_set" acronym="PAR_UDMASS__UDMASS_ECCAGGR0_CFG__REGS_aggr_enable_set" offset="0x200" width="32" description="AGGR interrupt enable set Register">
		<bitfield id="TIMEOUT" width="1" begin="1" end="1" resetval="0x0" description="interrupt enable set for svbus timeout errors" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="PARITY" width="1" begin="0" end="0" resetval="0x0" description="interrupt enable set for parity errors" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="PAR_UDMASS__UDMASS_ECCAGGR0_CFG__REGS_aggr_enable_clr" acronym="PAR_UDMASS__UDMASS_ECCAGGR0_CFG__REGS_aggr_enable_clr" offset="0x204" width="32" description="AGGR interrupt enable clear Register">
		<bitfield id="TIMEOUT" width="1" begin="1" end="1" resetval="0x0" description="interrupt enable clear for svbus timeout errors" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="PARITY" width="1" begin="0" end="0" resetval="0x0" description="interrupt enable clear for parity errors" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="PAR_UDMASS__UDMASS_ECCAGGR0_CFG__REGS_aggr_status_set" acronym="PAR_UDMASS__UDMASS_ECCAGGR0_CFG__REGS_aggr_status_set" offset="0x208" width="32" description="AGGR interrupt status set Register">
		<bitfield id="TIMEOUT" width="2" begin="3" end="2" resetval="0x0" description="interrupt status set for svbus timeout errors" range="3 - 2" rwaccess="R/WI"/> 
		<bitfield id="PARITY" width="2" begin="1" end="0" resetval="0x0" description="interrupt status set for parity errors" range="1 - 0" rwaccess="R/WI"/>
	</register>
	<register id="PAR_UDMASS__UDMASS_ECCAGGR0_CFG__REGS_aggr_status_clr" acronym="PAR_UDMASS__UDMASS_ECCAGGR0_CFG__REGS_aggr_status_clr" offset="0x20C" width="32" description="AGGR interrupt status clear Register">
		<bitfield id="TIMEOUT" width="2" begin="3" end="2" resetval="0x0" description="interrupt status clear for svbus timeout errors" range="3 - 2" rwaccess="R/WD"/> 
		<bitfield id="PARITY" width="2" begin="1" end="0" resetval="0x0" description="interrupt status clear for parity errors" range="1 - 0" rwaccess="R/WD"/>
	</register>
</module>