
ubuntu-preinstalled/deallocvt:     file format elf32-littlearm


Disassembly of section .init:

00000750 <.init>:
 750:	push	{r3, lr}
 754:	bl	ac4 <__snprintf_chk@plt+0x240>
 758:	pop	{r3, pc}

Disassembly of section .plt:

0000075c <strcmp@plt-0x14>:
 75c:	push	{lr}		; (str lr, [sp, #-4]!)
 760:	ldr	lr, [pc, #4]	; 76c <strcmp@plt-0x4>
 764:	add	lr, pc, lr
 768:	ldr	pc, [lr, #8]!
 76c:	andeq	r1, r1, r0, lsl #16

00000770 <strcmp@plt>:
 770:	add	ip, pc, #0, 12
 774:	add	ip, ip, #69632	; 0x11000
 778:	ldr	pc, [ip, #2048]!	; 0x800

0000077c <__cxa_finalize@plt>:
 77c:	add	ip, pc, #0, 12
 780:	add	ip, ip, #69632	; 0x11000
 784:	ldr	pc, [ip, #2040]!	; 0x7f8

00000788 <strtol@plt>:
 788:	add	ip, pc, #0, 12
 78c:	add	ip, ip, #69632	; 0x11000
 790:	ldr	pc, [ip, #2032]!	; 0x7f0

00000794 <dcgettext@plt>:
 794:	add	ip, pc, #0, 12
 798:	add	ip, ip, #69632	; 0x11000
 79c:	ldr	pc, [ip, #2024]!	; 0x7e8

000007a0 <__stack_chk_fail@plt>:
 7a0:	add	ip, pc, #0, 12
 7a4:	add	ip, ip, #69632	; 0x11000
 7a8:	ldr	pc, [ip, #2016]!	; 0x7e0

000007ac <textdomain@plt>:
 7ac:	add	ip, pc, #0, 12
 7b0:	add	ip, ip, #69632	; 0x11000
 7b4:	ldr	pc, [ip, #2008]!	; 0x7d8

000007b8 <ioctl@plt>:
 7b8:	add	ip, pc, #0, 12
 7bc:	add	ip, ip, #69632	; 0x11000
 7c0:	ldr	pc, [ip, #2000]!	; 0x7d0

000007c4 <__libc_start_main@plt>:
 7c4:	add	ip, pc, #0, 12
 7c8:	add	ip, ip, #69632	; 0x11000
 7cc:	ldr	pc, [ip, #1992]!	; 0x7c8

000007d0 <strerror@plt>:
 7d0:	add	ip, pc, #0, 12
 7d4:	add	ip, ip, #69632	; 0x11000
 7d8:	ldr	pc, [ip, #1984]!	; 0x7c0

000007dc <__vfprintf_chk@plt>:
 7dc:	add	ip, pc, #0, 12
 7e0:	add	ip, ip, #69632	; 0x11000
 7e4:	ldr	pc, [ip, #1976]!	; 0x7b8

000007e8 <__gmon_start__@plt>:
 7e8:	add	ip, pc, #0, 12
 7ec:	add	ip, ip, #69632	; 0x11000
 7f0:	ldr	pc, [ip, #1968]!	; 0x7b0

000007f4 <open@plt>:
 7f4:	add	ip, pc, #0, 12
 7f8:	add	ip, ip, #69632	; 0x11000
 7fc:	ldr	pc, [ip, #1960]!	; 0x7a8

00000800 <__ctype_b_loc@plt>:
 800:	add	ip, pc, #0, 12
 804:	add	ip, ip, #69632	; 0x11000
 808:	ldr	pc, [ip, #1952]!	; 0x7a0

0000080c <exit@plt>:
 80c:	add	ip, pc, #0, 12
 810:	add	ip, ip, #69632	; 0x11000
 814:	ldr	pc, [ip, #1944]!	; 0x798

00000818 <__errno_location@plt>:
 818:	add	ip, pc, #0, 12
 81c:	add	ip, ip, #69632	; 0x11000
 820:	ldr	pc, [ip, #1936]!	; 0x790

00000824 <__printf_chk@plt>:
 824:	add	ip, pc, #0, 12
 828:	add	ip, ip, #69632	; 0x11000
 82c:	ldr	pc, [ip, #1928]!	; 0x788

00000830 <__fprintf_chk@plt>:
 830:	add	ip, pc, #0, 12
 834:	add	ip, ip, #69632	; 0x11000
 838:	ldr	pc, [ip, #1920]!	; 0x780

0000083c <setlocale@plt>:
 83c:	add	ip, pc, #0, 12
 840:	add	ip, ip, #69632	; 0x11000
 844:	ldr	pc, [ip, #1912]!	; 0x778

00000848 <strrchr@plt>:
 848:	add	ip, pc, #0, 12
 84c:	add	ip, ip, #69632	; 0x11000
 850:	ldr	pc, [ip, #1904]!	; 0x770

00000854 <bindtextdomain@plt>:
 854:	add	ip, pc, #0, 12
 858:	add	ip, ip, #69632	; 0x11000
 85c:	ldr	pc, [ip, #1896]!	; 0x768

00000860 <isatty@plt>:
 860:	add	ip, pc, #0, 12
 864:	add	ip, ip, #69632	; 0x11000
 868:	ldr	pc, [ip, #1888]!	; 0x760

0000086c <abort@plt>:
 86c:	add	ip, pc, #0, 12
 870:	add	ip, ip, #69632	; 0x11000
 874:	ldr	pc, [ip, #1880]!	; 0x758

00000878 <close@plt>:
 878:	add	ip, pc, #0, 12
 87c:	add	ip, ip, #69632	; 0x11000
 880:	ldr	pc, [ip, #1872]!	; 0x750

00000884 <__snprintf_chk@plt>:
 884:	add	ip, pc, #0, 12
 888:	add	ip, ip, #69632	; 0x11000
 88c:	ldr	pc, [ip, #1864]!	; 0x748

Disassembly of section .text:

00000890 <.text>:
 890:	svcmi	0x00f0e92d
 894:	cdpmi	14, 6, cr1, cr10, cr4, {0}
 898:	ldrbtmi	fp, [lr], #-131	; 0xffffff7d
 89c:			; <UNDEFINED> instruction: 0xf8d1dd42
 8a0:	strmi	r9, [sp], -r0
 8a4:	strbmi	r2, [r8], -pc, lsr #2
 8a8:	svc	0x00cef7ff
 8ac:			; <UNDEFINED> instruction: 0xf100b108
 8b0:	blmi	1902cbc <progname@@Base+0x18f0cb0>
 8b4:	stmdbmi	r4!, {r1, r2, sp}^
 8b8:			; <UNDEFINED> instruction: 0x8190f8df
 8bc:	ldrbtmi	r5, [r9], #-2295	; 0xfffff709
 8c0:			; <UNDEFINED> instruction: 0xf8c744f8
 8c4:			; <UNDEFINED> instruction: 0xf7ff9000
 8c8:	stmdbmi	r1!, {r1, r3, r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}^
 8cc:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
 8d0:	svc	0x00c0f7ff
 8d4:			; <UNDEFINED> instruction: 0xf7ff4640
 8d8:	stccs	15, cr14, [r2], {106}	; 0x6a
 8dc:	stccs	0, cr13, [r1], {38}	; 0x26
 8e0:	addhi	pc, sl, r0
 8e4:	svc	0x008cf7ff
 8e8:	movwcs	r4, #5674	; 0x162a
 8ec:	ldrdgt	pc, [r0], -r0
 8f0:	movwcc	lr, #4098	; 0x1002
 8f4:	lfmle	f4, 4, [r0, #-624]!	; 0xfffffd90
 8f8:	svcne	0x0004f852
 8fc:			; <UNDEFINED> instruction: 0xf83c7809
 900:			; <UNDEFINED> instruction: 0xf4100011
 904:	mvnsle	r6, r0
 908:	andcs	r4, r5, #83968	; 0x14800
 90c:	ldmpl	r3!, {r1, r4, r6, r8, fp, lr}^
 910:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
 914:	svc	0x003ef7ff
 918:	tstcs	r1, fp, lsr r8
 91c:	strtmi	r4, [r0], -r2, lsl #12
 920:	svc	0x0086f7ff
 924:	andlt	r2, r3, r1
 928:	svchi	0x00f0e8bd
 92c:	stmdavs	r8!, {r0, r1, r3, r6, r8, fp, lr}^
 930:			; <UNDEFINED> instruction: 0xf7ff4479
 934:	pkhbtmi	lr, r0, lr, lsl #30
 938:	bicsle	r2, r3, r0, lsl #16
 93c:	andcs	r4, r5, #72, 18	; 0x120000
 940:			; <UNDEFINED> instruction: 0xf7ff4479
 944:	blmi	11fc5ec <progname@@Base+0x11ea5e0>
 948:	ldrbtmi	r6, [fp], #-2106	; 0xfffff7c6
 94c:	andcs	r4, r1, r1, lsl #12
 950:	svc	0x0068f7ff
 954:			; <UNDEFINED> instruction: 0xf7ff4640
 958:	andcs	lr, r0, sl, asr pc
 95c:			; <UNDEFINED> instruction: 0xf95af000
 960:	blle	1388184 <progname@@Base+0x1376178>
 964:	ldrdlt	pc, [r0, -pc]
 968:			; <UNDEFINED> instruction: 0xf8df2601
 96c:			; <UNDEFINED> instruction: 0xf8df9100
 970:	ldrbtmi	r8, [fp], #256	; 0x100
 974:	ldrbtmi	r4, [r8], #1273	; 0x4f9
 978:	stmdacs	r1, {r0, r1, r3, sp, lr, pc}
 97c:	strmi	sp, [r2], -r1, lsr #32
 980:	tstvs	r8, r5, asr #4	; <UNPREDICTABLE>
 984:			; <UNDEFINED> instruction: 0xf7ff4638
 988:	bllt	a3c5f0 <progname@@Base+0xa2a5e4>
 98c:	adcsmi	r3, r4, #1048576	; 0x100000
 990:	andcs	sp, sl, #20, 26	; 0x500
 994:			; <UNDEFINED> instruction: 0xf8552100
 998:			; <UNDEFINED> instruction: 0xf7ff0f04
 99c:			; <UNDEFINED> instruction: 0x4682eef6
 9a0:	mvnle	r2, r0, lsl #16
 9a4:	strbmi	r2, [r1], -r5, lsl #4
 9a8:	mrc	7, 7, APSR_nzcv, cr4, cr15, {7}
 9ac:	ldrbmi	r3, [r1], -r1, lsl #12
 9b0:	andcs	r4, r1, r2, lsl #12
 9b4:	blx	1fbc9bc <progname@@Base+0x1faa9b0>
 9b8:	sfmle	f4, 2, [sl], #720	; 0x2d0
 9bc:			; <UNDEFINED> instruction: 0xf7ff2000
 9c0:	strbmi	lr, [r9], -r6, lsr #30
 9c4:	andcs	r2, r0, r5, lsl #4
 9c8:	mcr	7, 7, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
 9cc:	strmi	r2, [r2], -r0, lsl #2
 9d0:			; <UNDEFINED> instruction: 0xf0004650
 9d4:	ldrb	pc, [r9, pc, ror #20]	; <UNPREDICTABLE>
 9d8:	svc	0x001ef7ff
 9dc:	andcs	r4, r5, #93323264	; 0x5900000
 9e0:	andcs	r6, r0, r3, lsl #16
 9e4:			; <UNDEFINED> instruction: 0xf7ff9301
 9e8:			; <UNDEFINED> instruction: 0x4653eed6
 9ec:	strmi	r9, [r2], -r1, lsl #18
 9f0:			; <UNDEFINED> instruction: 0xf0002001
 9f4:			; <UNDEFINED> instruction: 0xe7c9fa5f
 9f8:			; <UNDEFINED> instruction: 0xf0002000
 9fc:	vmlane.f16	s30, s14, s22	; <UNPREDICTABLE>
 a00:	ldmdbmi	ip, {r2, r3, r9, fp, ip, lr, pc}
 a04:	andcs	r2, r0, r5, lsl #4
 a08:			; <UNDEFINED> instruction: 0xf7ff4479
 a0c:	smlabtcs	r0, r4, lr, lr
 a10:	andcs	r4, r1, r2, lsl #12
 a14:	blx	13bca1c <progname@@Base+0x13aaa10>
 a18:			; <UNDEFINED> instruction: 0xd1a32c01
 a1c:	andcs	r4, r0, #56, 12	; 0x3800000
 a20:	tstvs	r8, r5, asr #4	; <UNPREDICTABLE>
 a24:	mcr	7, 6, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
 a28:	sbcle	r2, r7, r0, lsl #16
 a2c:	mrc	7, 7, APSR_nzcv, cr4, cr15, {7}
 a30:	ldrbtmi	r4, [sl], #-2577	; 0xfffff5ef
 a34:	andcs	r6, r1, r1, lsl #16
 a38:	blx	f3ca40 <progname@@Base+0xf2aa34>
 a3c:	svclt	0x0000e7be
 a40:	andeq	r1, r1, lr, asr #13
 a44:	andeq	r0, r0, r8, ror r0
 a48:	andeq	r0, r0, r6, asr #16
 a4c:	ldrdeq	r0, [r0], -r8
 a50:			; <UNDEFINED> instruction: 0x000006b6
 a54:	andeq	r0, r0, r0, lsl #1
 a58:	andeq	r0, r0, r8, lsr #13
 a5c:	andeq	r0, r0, ip, ror #12
 a60:	andeq	r0, r0, r0, ror #12
 a64:	andeq	r0, r0, r2, ror #12
 a68:	strdeq	r0, [r0], -r2
 a6c:	andeq	r0, r0, r0, asr #13
 a70:	andeq	r0, r0, r6, lsr #13
 a74:	andeq	r0, r0, r4, asr #11
 a78:	ldrdeq	r0, [r0], -r2
 a7c:	bleq	3cbc0 <progname@@Base+0x2abb4>
 a80:	cdpeq	0, 0, cr15, cr0, cr15, {2}
 a84:	strbtmi	fp, [sl], -r2, lsl #24
 a88:	strlt	fp, [r1], #-1028	; 0xfffffbfc
 a8c:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
 a90:	ldrmi	sl, [sl], #776	; 0x308
 a94:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
 a98:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
 a9c:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
 aa0:			; <UNDEFINED> instruction: 0xf85a4b06
 aa4:	stmdami	r6, {r0, r1, ip, sp}
 aa8:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
 aac:	mcr	7, 4, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
 ab0:	mrc	7, 6, APSR_nzcv, cr12, cr15, {7}
 ab4:			; <UNDEFINED> instruction: 0x000114b8
 ab8:	andeq	r0, r0, ip, rrx
 abc:	andeq	r0, r0, r8, lsl #1
 ac0:	andeq	r0, r0, ip, lsl #1
 ac4:	ldr	r3, [pc, #20]	; ae0 <__snprintf_chk@plt+0x25c>
 ac8:	ldr	r2, [pc, #20]	; ae4 <__snprintf_chk@plt+0x260>
 acc:	add	r3, pc, r3
 ad0:	ldr	r2, [r3, r2]
 ad4:	cmp	r2, #0
 ad8:	bxeq	lr
 adc:	b	7e8 <__gmon_start__@plt>
 ae0:	muleq	r1, r8, r4
 ae4:	andeq	r0, r0, r4, lsl #1
 ae8:	blmi	1d2b08 <progname@@Base+0x1c0afc>
 aec:	bmi	1d1cd4 <progname@@Base+0x1bfcc8>
 af0:	addmi	r4, r3, #2063597568	; 0x7b000000
 af4:	andle	r4, r3, sl, ror r4
 af8:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
 afc:	ldrmi	fp, [r8, -r3, lsl #2]
 b00:	svclt	0x00004770
 b04:	andeq	r1, r1, r8, lsl r5
 b08:	andeq	r1, r1, r4, lsl r5
 b0c:	andeq	r1, r1, r4, ror r4
 b10:	andeq	r0, r0, r4, ror r0
 b14:	blmi	252b3c <progname@@Base+0x240b30>
 b18:	bmi	251d00 <progname@@Base+0x23fcf4>
 b1c:	bne	651d10 <progname@@Base+0x63fd04>
 b20:	addne	r4, r9, sl, ror r4
 b24:	bicsvc	lr, r1, r1, lsl #22
 b28:	andle	r1, r3, r9, asr #32
 b2c:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
 b30:	ldrmi	fp, [r8, -r3, lsl #2]
 b34:	svclt	0x00004770
 b38:	andeq	r1, r1, ip, ror #9
 b3c:	andeq	r1, r1, r8, ror #9
 b40:	andeq	r1, r1, r8, asr #8
 b44:	muleq	r0, r0, r0
 b48:	blmi	2adf70 <progname@@Base+0x29bf64>
 b4c:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
 b50:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
 b54:	blmi	26f108 <progname@@Base+0x25d0fc>
 b58:	ldrdlt	r5, [r3, -r3]!
 b5c:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
 b60:			; <UNDEFINED> instruction: 0xf7ff6818
 b64:			; <UNDEFINED> instruction: 0xf7ffee0c
 b68:	blmi	1c0a6c <progname@@Base+0x1aea60>
 b6c:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
 b70:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
 b74:			; <UNDEFINED> instruction: 0x000114b6
 b78:	andeq	r1, r1, r8, lsl r4
 b7c:	andeq	r0, r0, r0, ror r0
 b80:	andeq	r1, r1, r2, lsr #9
 b84:	muleq	r1, r6, r4
 b88:	svclt	0x0000e7c4
 b8c:	tstcs	r2, r0, lsl r5
 b90:			; <UNDEFINED> instruction: 0xf7ff4604
 b94:	stmdacs	r0, {r4, r5, r9, sl, fp, sp, lr, pc}
 b98:	vldrlt	d13, [r0, #-0]
 b9c:	strtmi	r2, [r0], -r1, lsl #2
 ba0:	mcr	7, 1, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
 ba4:	ble	ffe0abac <progname@@Base+0xffdf8ba0>
 ba8:	tstcs	r0, r0, lsr #12
 bac:	mcr	7, 1, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
 bb0:	rscvc	lr, r0, r0, asr #20
 bb4:	svclt	0x0000bd10
 bb8:	tstcs	r0, r4, lsl fp
 bbc:	ldrbtmi	r4, [fp], #-2580	; 0xfffff5ec
 bc0:	addlt	fp, r3, r0, lsr r5
 bc4:			; <UNDEFINED> instruction: 0x4605589c
 bc8:	andne	pc, r3, sp, lsl #17
 bcc:	movwls	r6, #6179	; 0x1823
 bd0:	mcr	7, 2, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
 bd4:	andcs	fp, r0, r0, lsr r9
 bd8:	stmdavs	r3!, {r0, r9, fp, ip, pc}
 bdc:			; <UNDEFINED> instruction: 0xd112429a
 be0:	ldclt	0, cr11, [r0, #-12]!
 be4:			; <UNDEFINED> instruction: 0xf10d4628
 be8:			; <UNDEFINED> instruction: 0xf6440203
 bec:			; <UNDEFINED> instruction: 0xf7ff3133
 bf0:	stmdacs	r0, {r2, r5, r6, r7, r8, sl, fp, sp, lr, pc}
 bf4:			; <UNDEFINED> instruction: 0xf89dd1ef
 bf8:	stmdacc	r1, {r0, r1}
 bfc:	svclt	0x008c2801
 c00:	andcs	r2, r1, r0
 c04:			; <UNDEFINED> instruction: 0xf7ffe7e8
 c08:	svclt	0x0000edcc
 c0c:	andeq	r1, r1, sl, lsr #7
 c10:	andeq	r0, r0, ip, ror r0
 c14:	mcrmi	5, 1, fp, cr9, cr0, {3}
 c18:	hvclt	33870	; 0x844e
 c1c:			; <UNDEFINED> instruction: 0xf7ff4605
 c20:	mcrne	15, 0, pc, cr4, cr5, {5}	; <UNPREDICTABLE>
 c24:			; <UNDEFINED> instruction: 0xf7ffdb38
 c28:	orrslt	pc, r0, #796	; 0x31c
 c2c:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
 c30:	stmdami	r4!, {r0, r1, r5, r8, sl, fp, lr}
 c34:	ldrbtmi	r4, [r8], #-1149	; 0xfffffb83
 c38:	and	r3, r2, r4, lsl #10
 c3c:	bleq	13ed98 <progname@@Base+0x12cd8c>
 c40:			; <UNDEFINED> instruction: 0xf7ffb170
 c44:	cdpne	15, 0, cr15, cr4, cr3, {5}
 c48:			; <UNDEFINED> instruction: 0xf7ffdbf8
 c4c:	stmdacs	r0, {r0, r2, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
 c50:	strtmi	sp, [r0], -ip, ror #3
 c54:	mrc	7, 0, APSR_nzcv, cr0, cr15, {7}
 c58:	bleq	13edb4 <progname@@Base+0x12cda8>
 c5c:	mvnsle	r2, r0, lsl #16
 c60:	strtmi	r4, [r0], -r4, lsl #12
 c64:			; <UNDEFINED> instruction: 0xffa8f7ff
 c68:	bicsle	r2, pc, r0, lsl #16
 c6c:	cfstrscs	mvf3, [r3], {1}
 c70:	blmi	575454 <progname@@Base+0x563448>
 c74:	ldmdbmi	r5, {r0, r2, r9, sp}
 c78:	ldrbtmi	r5, [r9], #-2291	; 0xfffff70d
 c7c:			; <UNDEFINED> instruction: 0xf7ff681c
 c80:	smlabbcs	r1, sl, sp, lr
 c84:	strtmi	r4, [r0], -r2, lsl #12
 c88:	ldcl	7, cr15, [r2, #1020]	; 0x3fc
 c8c:			; <UNDEFINED> instruction: 0xf7ff2001
 c90:			; <UNDEFINED> instruction: 0x4620edbe
 c94:	ldcl	7, cr15, [r0, #1020]!	; 0x3fc
 c98:	andcs	r4, r5, #11264	; 0x2c00
 c9c:	andcs	r4, r0, ip, lsl #18
 ca0:	ldrbtmi	r5, [r9], #-2291	; 0xfffff70d
 ca4:			; <UNDEFINED> instruction: 0xf7ff681c
 ca8:			; <UNDEFINED> instruction: 0x462bed76
 cac:	strmi	r2, [r2], -r1, lsl #2
 cb0:			; <UNDEFINED> instruction: 0xf7ff4620
 cb4:			; <UNDEFINED> instruction: 0x2001edbe
 cb8:	stc	7, cr15, [r8, #1020]!	; 0x3fc
 cbc:	andeq	r1, r1, r0, asr r3
 cc0:	andeq	r1, r1, r8, lsl r2
 cc4:	andeq	r0, r0, r2, ror r4
 cc8:	andeq	r0, r0, r0, lsl #1
 ccc:	andeq	r0, r0, r2, asr r4
 cd0:	andeq	r0, r0, r6, lsl r4
 cd4:	svcmi	0x00f0e92d
 cd8:			; <UNDEFINED> instruction: 0xf8dfb089
 cdc:	mvfgesp	f0, #0.0
 ce0:			; <UNDEFINED> instruction: 0xf10d4a49
 ce4:	stmdbmi	r9, {r2, r3, r9, fp}^
 ce8:	ldrbtmi	r4, [sl], #-1272	; 0xfffffb08
 cec:	stclmi	6, cr4, [r8, #-204]	; 0xffffff34
 cf0:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
 cf4:	andls	pc, r1, r8, asr r8	; <UNPREDICTABLE>
 cf8:	ldrbtmi	ip, [sp], #-2567	; 0xfffff5f9
 cfc:	ldrdmi	pc, [r0], -r9
 d00:	movwgt	r3, #13572	; 0x3504
 d04:	andsvc	r4, sl, r3, asr #16
 d08:	strls	r2, [r7], #-768	; 0xfffffd00
 d0c:			; <UNDEFINED> instruction: 0xf8ad4478
 d10:	and	r3, r2, r9, lsl r0
 d14:	bleq	13ee70 <progname@@Base+0x12ce64>
 d18:			; <UNDEFINED> instruction: 0xf7ffb1f8
 d1c:	mcrne	15, 0, pc, cr4, cr7, {1}	; <UNPREDICTABLE>
 d20:			; <UNDEFINED> instruction: 0xf7ffdbf8
 d24:	orrlt	pc, r8, r9, asr #30
 d28:			; <UNDEFINED> instruction: 0xf6444652
 d2c:	strtmi	r3, [r0], -r4, asr #2
 d30:	stcl	7, cr15, [r2, #-1020]	; 0xfffffc04
 d34:	blle	24ad3c <progname@@Base+0x238d30>
 d38:	blcs	e794c <progname@@Base+0xd5940>
 d3c:	blcs	74e88 <progname@@Base+0x62e7c>
 d40:			; <UNDEFINED> instruction: 0xf1b7bf08
 d44:	svclt	0x00083fff
 d48:	rscle	r4, r3, r7, lsr #12
 d4c:			; <UNDEFINED> instruction: 0xf7ff4620
 d50:			; <UNDEFINED> instruction: 0xf855ed94
 d54:	stmdacs	r0, {r2, r8, r9, fp}
 d58:			; <UNDEFINED> instruction: 0xf8dfd1df
 d5c:			; <UNDEFINED> instruction: 0xf10db0bc
 d60:	strcs	r0, [r1, #-2584]	; 0xfffff5e8
 d64:	strd	r4, [r2], -fp
 d68:	cfstr32cs	mvfx3, [sp, #-4]
 d6c:	movwcs	sp, #12327	; 0x3027
 d70:	ldrmi	r2, [r9], -r1, lsl #4
 d74:	strlt	lr, [r0, #-2509]	; 0xfffff633
 d78:			; <UNDEFINED> instruction: 0xf7ff4650
 d7c:	ldrtmi	lr, [r0], -r4, lsl #27
 d80:			; <UNDEFINED> instruction: 0xff04f7ff
 d84:	blle	ffbc859c <progname@@Base+0xffbb6590>
 d88:			; <UNDEFINED> instruction: 0xff16f7ff
 d8c:	bge	ed3b4 <progname@@Base+0xdb3a8>
 d90:	cmpcc	r4, r4, asr #12	; <UNPREDICTABLE>
 d94:			; <UNDEFINED> instruction: 0xf7ff4620
 d98:	stmdacs	r0, {r4, r8, sl, fp, sp, lr, pc}
 d9c:	blls	f79c8 <progname@@Base+0xe59bc>
 da0:	andsle	r2, lr, r3, lsl #22
 da4:	svclt	0x00082b01
 da8:	svccc	0x00fff1b7
 dac:	strtmi	fp, [r7], -r8, lsl #30
 db0:			; <UNDEFINED> instruction: 0x4620d0da
 db4:			; <UNDEFINED> instruction: 0xf7ff3501
 db8:	stccs	13, cr14, [sp, #-384]	; 0xfffffe80
 dbc:	blmi	5f5520 <progname@@Base+0x5e3514>
 dc0:	ldmdbmi	r7, {r0, r2, r9, sp}
 dc4:			; <UNDEFINED> instruction: 0xf8582000
 dc8:	ldrbtmi	r3, [r9], #-3
 dcc:			; <UNDEFINED> instruction: 0xf7ff681c
 dd0:	smlattcs	r1, r2, ip, lr
 dd4:	strtmi	r4, [r0], -r2, lsl #12
 dd8:	stc	7, cr15, [sl, #-1020]!	; 0xfffffc04
 ddc:			; <UNDEFINED> instruction: 0xf7ff2001
 de0:	ldclne	13, cr14, [fp], #-88	; 0xffffffa8
 de4:	bls	1f520c <progname@@Base+0x1e3200>
 de8:			; <UNDEFINED> instruction: 0xf8d94620
 dec:	addsmi	r3, sl, #0
 df0:	andlt	sp, r9, r6, lsl #2
 df4:	svchi	0x00f0e8bd
 df8:			; <UNDEFINED> instruction: 0xf7ff4638
 dfc:			; <UNDEFINED> instruction: 0xe7f2ed3e
 e00:	stcl	7, cr15, [lr], {255}	; 0xff
 e04:	andeq	r1, r1, r0, lsl #5
 e08:			; <UNDEFINED> instruction: 0x000003b2
 e0c:	andeq	r0, r0, ip, ror r0
 e10:	andeq	r1, r1, r2, asr r1
 e14:	muleq	r0, ip, r3
 e18:	andeq	r0, r0, r4, lsr #7
 e1c:	andeq	r0, r0, r0, lsl #1
 e20:	andeq	r0, r0, r2, lsl #6
 e24:	tstcs	r1, lr, lsl #8
 e28:	ldrblt	r4, [r0, #2844]!	; 0xb1c
 e2c:	cfldrsmi	mvf4, [ip, #-492]	; 0xfffffe14
 e30:	bge	26d048 <progname@@Base+0x25b03c>
 e34:			; <UNDEFINED> instruction: 0x46064c1b
 e38:	ldmdbpl	sp, {r0, r1, r3, r4, fp, lr}^
 e3c:	blvc	13ef8c <progname@@Base+0x12cf80>
 e40:	ldrdgt	pc, [r0], -r5
 e44:	bmi	665654 <progname@@Base+0x653648>
 e48:	andgt	pc, ip, sp, asr #17
 e4c:	ldrbtmi	r5, [sl], #-2332	; 0xfffff6e4
 e50:	ldmdapl	ip, {r0, sl, ip, pc}
 e54:	stmdavs	r0!, {r0, r8, r9, fp, ip, pc}
 e58:			; <UNDEFINED> instruction: 0xf7ff681b
 e5c:	ldrtmi	lr, [sl], -sl, ror #25
 e60:	tstcs	r1, r0, lsr #16
 e64:			; <UNDEFINED> instruction: 0xf7ff9b02
 e68:	mcrcs	12, 0, lr, cr0, cr10, {5}
 e6c:	ldrtmi	sp, [r0], -sl, lsl #26
 e70:			; <UNDEFINED> instruction: 0xf7ff6824
 e74:	bmi	3bc134 <progname@@Base+0x3aa128>
 e78:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
 e7c:	strtmi	r4, [r0], -r3, lsl #12
 e80:	ldcl	7, cr15, [r6], {255}	; 0xff
 e84:	stmdavs	fp!, {r0, r1, r9, fp, ip, pc}
 e88:			; <UNDEFINED> instruction: 0xd104429a
 e8c:	pop	{r2, ip, sp, pc}
 e90:	strdlt	r4, [r3], -r0
 e94:			; <UNDEFINED> instruction: 0xf7ff4770
 e98:	svclt	0x0000ec84
 e9c:	andeq	r1, r1, ip, lsr r1
 ea0:	andeq	r0, r0, ip, ror r0
 ea4:	andeq	r0, r0, r8, ror r0
 ea8:	andeq	r0, r0, r0, lsl #1
 eac:	strdeq	r0, [r0], -r2
 eb0:	andeq	r0, r0, lr, asr #5
 eb4:	strmi	fp, [r6], -ip, lsl #8
 eb8:			; <UNDEFINED> instruction: 0x460d4b19
 ebc:	addlt	fp, r4, r0, lsl #11
 ec0:	ldrbtmi	r4, [fp], #-2584	; 0xfffff5e8
 ec4:	ldfeqd	f7, [r8], {13}
 ec8:	ldmdami	r8, {r0, r1, r2, r4, sl, fp, lr}
 ecc:	ldmpl	sl, {r0, r8, sp}
 ed0:	blvc	13f048 <progname@@Base+0x12d03c>
 ed4:	andgt	pc, r8, sp, asr #17
 ed8:	ldrdgt	pc, [r0], -r2
 edc:			; <UNDEFINED> instruction: 0xf8cd4a14
 ee0:	ldrbtmi	ip, [sl], #-12
 ee4:	strls	r5, [r1], #-2332	; 0xfffff6e4
 ee8:	blls	56f60 <progname@@Base+0x44f54>
 eec:	ldmdavs	fp, {r5, fp, sp, lr}
 ef0:	ldc	7, cr15, [lr], {255}	; 0xff
 ef4:	stmdavs	r0!, {r1, r3, r4, r5, r9, sl, lr}
 ef8:	blls	89304 <progname@@Base+0x772f8>
 efc:	stcl	7, cr15, [lr], #-1020	; 0xfffffc04
 f00:	stcle	13, cr2, [sl, #-0]
 f04:	stmdavs	r4!, {r3, r5, r9, sl, lr}
 f08:	stcl	7, cr15, [r2], #-1020	; 0xfffffc04
 f0c:	tstcs	r1, r9, lsl #20
 f10:			; <UNDEFINED> instruction: 0x4603447a
 f14:			; <UNDEFINED> instruction: 0xf7ff4620
 f18:	ldrtmi	lr, [r0], -ip, lsl #25
 f1c:	ldcl	7, cr15, [r6], #-1020	; 0xfffffc04
 f20:	andeq	r1, r1, r6, lsr #1
 f24:	andeq	r0, r0, ip, ror r0
 f28:	andeq	r0, r0, r8, ror r0
 f2c:	andeq	r0, r0, r0, lsl #1
 f30:	andeq	r0, r0, lr, asr r2
 f34:	andeq	r0, r0, r8, lsr r2
 f38:	mvnsmi	lr, #737280	; 0xb4000
 f3c:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
 f40:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
 f44:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
 f48:	stc	7, cr15, [r2], {255}	; 0xff
 f4c:	blne	1d92148 <progname@@Base+0x1d8013c>
 f50:	strhle	r1, [sl], -r6
 f54:	strcs	r3, [r0], #-3332	; 0xfffff2fc
 f58:			; <UNDEFINED> instruction: 0xf8553401
 f5c:	strbmi	r3, [sl], -r4, lsl #30
 f60:	ldrtmi	r4, [r8], -r1, asr #12
 f64:	adcmi	r4, r6, #152, 14	; 0x2600000
 f68:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
 f6c:	svclt	0x000083f8
 f70:	andeq	r0, r1, r2, lsl #30
 f74:	strdeq	r0, [r1], -r8
 f78:	svclt	0x00004770

Disassembly of section .fini:

00000f7c <.fini>:
 f7c:	push	{r3, lr}
 f80:	pop	{r3, pc}
