# Copyright (C) 1991-2010 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.

# Quartus II Version 10.1 Build 153 11/29/2010 SJ Web Edition
# File: I:/cpu/lab3/Lab3.csv
# Generated on: Tue Mar 01 16:17:47 2016

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus II software.

To,Direction,Location,I/O Bank,VREF Group,I/O Standard,Reserved
Seg7[31],Output,PIN_G16,7,B7_N0,,
Seg7[30],Output,PIN_G15,7,B7_N0,,
Seg7[29],Output,PIN_D19,7,B7_N0,,
Seg7[28],Output,PIN_C19,7,B7_N0,,
Seg7[27],Output,PIN_B19,7,B7_N0,,
Seg7[26],Output,PIN_A19,7,B7_N0,,
Seg7[25],Output,PIN_F15,7,B7_N0,,
Seg7[24],Output,PIN_B18,7,B7_N0,,
Seg7[23],Output,PIN_A18,7,B7_N0,,
Seg7[22],Output,PIN_F14,7,B7_N0,,
Seg7[21],Output,PIN_B17,7,B7_N1,,
Seg7[20],Output,PIN_A17,7,B7_N1,,
Seg7[19],Output,PIN_E15,7,B7_N0,,
Seg7[18],Output,PIN_B16,7,B7_N1,,
Seg7[17],Output,PIN_A16,7,B7_N1,,
Seg7[16],Output,PIN_D15,7,B7_N0,,
Seg7[15],Output,PIN_B15,7,B7_N1,,
Seg7[14],Output,PIN_A15,7,B7_N1,,
Seg7[13],Output,PIN_E14,7,B7_N1,,
Seg7[12],Output,PIN_B14,7,B7_N1,,
Seg7[11],Output,PIN_A14,7,B7_N1,,
Seg7[10],Output,PIN_C13,7,B7_N1,,
Seg7[9],Output,PIN_B13,7,B7_N1,,
Seg7[8],Output,PIN_A13,7,B7_N1,,
Seg7[7],Output,PIN_D13,7,B7_N1,,
Seg7[6],Output,PIN_F13,7,B7_N1,,
Seg7[5],Output,PIN_F12,7,B7_N1,,
Seg7[4],Output,PIN_G12,7,B7_N1,,
Seg7[3],Output,PIN_H13,7,B7_N1,,
Seg7[2],Output,PIN_H12,7,B7_N1,,
Seg7[1],Output,PIN_F11,7,B7_N1,,
Seg7[0],Output,PIN_E11,7,B7_N1,,
Sw[9],Input,PIN_D2,1,B1_N0,,
Sw[8],Input,PIN_E4,1,B1_N0,,
Sw[7],Input,PIN_E3,1,B1_N0,,
Sw[6],Input,PIN_H7,1,B1_N0,,
Sw[5],Input,PIN_J7,1,B1_N1,,
Sw[4],Input,PIN_G5,1,B1_N0,,
Sw[3],Input,PIN_G4,1,B1_N0,,
Sw[2],Input,PIN_H6,1,B1_N0,,
Sw[1],Input,PIN_H5,1,B1_N0,,
Sw[0],Input,PIN_J6,1,B1_N0,,
