// Seed: 4255047644
module module_0 (
    input wand id_0,
    output supply0 id_1,
    input tri id_2,
    input supply1 id_3,
    input tri1 id_4,
    output uwire id_5
);
  module_2 modCall_1 (
      id_2,
      id_5
  );
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    input wor id_1,
    input tri0 id_2
    , id_11,
    inout wand id_3,
    input wand id_4,
    output wire id_5,
    input uwire id_6,
    input supply0 id_7,
    output supply0 id_8,
    output tri0 id_9
);
  wire id_12;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_4,
      id_1,
      id_6,
      id_5
  );
endmodule
module module_2 (
    input  wire id_0,
    output tri1 id_1
);
  logic [7:0] id_3;
  logic id_4;
  assign id_3 = id_3[-1'b0];
endmodule
