$date
	Sat Oct 22 21:47:33 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#71541
b1 !
1"
#71542
b1 &
b1 %
1$
#71543
0"
#71546
1#
#71550
b0 &
0#
b0 %
0$
#1150598
b10 &
b10 %
1$
b10 !
1"
#1150599
0"
#1150602
b1 &
b1 %
1#
#1150606
b0 &
0#
b0 %
0$
#2130733
b1110 !
1"
#2130734
b1110 &
b1110 %
1$
#2130735
0"
#2130738
b111 &
b111 %
#2130742
b10110 &
b10110 %
#2130746
b1011 &
b1011 %
#2130750
b100010 &
b100010 %
#2130754
b10001 &
b10001 %
#2130758
b110100 &
b110100 %
#2130762
b11010 &
b11010 %
#2130766
b1101 &
b1101 %
#2130770
b101000 &
b101000 %
#2130774
b10100 &
b10100 %
#2130778
b1010 &
b1010 %
#2130782
b101 &
b101 %
#2130786
b10000 &
b10000 %
#2130790
b1000 &
b1000 %
#2130794
b100 &
b100 %
#2130798
b10 &
b10 %
#2130802
b1 &
b1 %
1#
#2130806
b0 &
0#
b0 %
0$
#4500012
