Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Wed Jan  5 18:19:33 2022
| Host         : niklasPC running 64-bit Manjaro Linux
| Command      : report_methodology -file board_top_methodology_drc_routed.rpt -pb board_top_methodology_drc_routed.pb -rpx board_top_methodology_drc_routed.rpx
| Design       : board_top
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 10
+-----------+------------------+-------------------------------------------------------------------+------------+
| Rule      | Severity         | Description                                                       | Violations |
+-----------+------------------+-------------------------------------------------------------------+------------+
| TIMING-4  | Critical Warning | Invalid primary clock redefinition on a clock tree                | 1          |
| TIMING-14 | Critical Warning | LUT on the clock tree                                             | 1          |
| TIMING-27 | Critical Warning | Invalid primary clock on hierarchical pin                         | 1          |
| LUTAR-1   | Warning          | LUT drives async reset alert                                      | 2          |
| TIMING-9  | Warning          | Unknown CDC Logic                                                 | 1          |
| TIMING-18 | Warning          | Missing input or output delay                                     | 3          |
| TIMING-47 | Warning          | False path or asynchronous clock group between synchronous clocks | 1          |
+-----------+------------------+-------------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-4#1 Critical Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock inst_clk5Mhz/inst/clk_in1 is defined downstream of clock i_clk100 and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-14#1 Critical Warning
LUT on the clock tree  
The LUT n_0_313_BUFG_inst_i_1 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-27#1 Critical Warning
Invalid primary clock on hierarchical pin  
A primary clock inst_clk5Mhz/inst/clk_in1 is created on an inappropriate internal pin inst_clk5Mhz/inst/clk_in1. It is not recommended to create a primary clock on a hierarchical pin when its driver pin has a fanout connected to multiple clock pins
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/gf18e1_inst.sngfifo18e1_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RST. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/gf18e1_inst.sngfifo18e1_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RST. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on i_btnReset relative to clock(s) i_clk100
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on i_serialIn relative to clock(s) i_clk100
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on o_serialOut relative to clock(s) i_clk100
Related violations: <none>

TIMING-47#1 Warning
False path or asynchronous clock group between synchronous clocks  
A False Path timing constraint is set between synchronous clocks clkEEPROM_clk_wiz_5Mhz and clkRamN_clk_wiz_5Mhz (see constraint position 15 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via set_false_path or set_clock_groups may result in failure in hardware.
Related violations: <none>


