v 20081231 1
C 45300 44000 1 0 0 DB25-2.sym
{
T 45300 44000 5 10 0 1 0 0 1
device=DB25
T 45300 44000 5 10 0 1 0 0 1
refdes=CONN1
}
C 49100 47000 1 0 0 nmos-3.sym
{
T 49100 47000 5 10 0 1 0 0 1
device=NMOS_TRANSISTOR
T 49100 47000 5 10 0 1 0 0 1
refdes=Q4
T 49100 47000 5 10 0 1 0 0 1
description=generic
T 49100 47000 5 10 0 1 0 0 1
numslots=0
}
C 48400 48200 1 0 1 pmos-3.sym
{
T 48400 48200 5 10 0 1 0 0 1
device=PMOS_TRANSISTOR
T 48400 48200 5 10 0 1 0 0 1
refdes=Q1
T 48400 48200 5 10 0 1 0 0 1
description=generic
T 48400 48200 5 10 0 1 0 0 1
numslots=0
}
C 49100 48200 1 0 0 pmos-3.sym
{
T 49100 48200 5 10 0 1 0 0 1
device=PMOS_TRANSISTOR
T 49100 48200 5 10 0 1 0 0 1
refdes=Q2
T 49100 48200 5 10 0 1 0 0 1
description=generic
T 49100 48200 5 10 0 1 0 0 1
numslots=0
}
C 48400 47000 1 0 1 nmos-3.sym
{
T 48400 47000 5 10 0 1 0 0 1
device=NMOS_TRANSISTOR
T 48400 47000 5 10 0 1 0 0 1
refdes=Q3
T 48400 47000 5 10 0 1 0 0 1
description=generic
T 48400 47000 5 10 0 1 0 0 1
numslots=0
}
N 46800 48800 46900 48800 4
N 46900 48800 46900 49000 4
N 46900 49000 49600 49000 4
N 46900 49000 47900 49000 4
N 45300 44600 45300 43800 4
N 45300 43800 47900 43800 4
N 47900 48200 47900 47800 4
N 49600 48200 49600 47800 4
N 47900 47000 49600 47000 4
N 48400 47200 48400 48400 4
N 49100 48400 49100 47200 4
N 47900 48100 49100 48100 4
N 47900 48100 47900 48200 4
N 49100 48100 49100 48400 4
N 48400 47900 49600 47900 4
N 49600 47900 49600 48200 4
N 48400 47900 48400 47200 4
C 48200 45000 1 0 0 nmos-3.sym
{
T 48200 45000 5 10 0 1 0 0 1
device=NMOS_TRANSISTOR
T 48200 45000 5 10 0 1 0 0 1
refdes=Q6
T 48200 45000 5 10 0 1 0 0 1
description=generic
T 48200 45000 5 10 0 1 0 0 1
numslots=0
}
C 48200 46100 1 0 0 pmos-3.sym
{
T 48200 46100 5 10 0 1 0 0 1
device=PMOS_TRANSISTOR
T 48200 46100 5 10 0 1 0 0 1
refdes=Q5
T 48200 46100 5 10 0 1 0 0 1
description=generic
T 48200 46100 5 10 0 1 0 0 1
numslots=0
}
N 48200 45200 48200 46300 4
N 48700 45000 47900 45000 4
N 48700 46900 47200 46900 4
N 47200 46900 47200 49000 4
N 47200 49000 46900 49000 4
N 47200 49000 46900 49000 4
N 48700 46100 48700 45800 4
C 49400 45000 1 0 0 nmos-3.sym
{
T 49400 45000 5 10 0 1 0 0 1
device=NMOS_TRANSISTOR
T 49400 45000 5 10 0 1 0 0 1
refdes=Q7
T 49400 45000 5 10 0 1 0 0 1
description=generic
T 49400 45000 5 10 0 1 0 0 1
numslots=0
}
N 48900 46900 48900 48000 4
N 48900 48000 47900 48000 4
N 47900 48000 47900 48200 4
N 47900 48000 47900 48100 4
N 48700 46000 49900 46000 4
N 48700 46000 48700 46100 4
N 49900 46000 49900 45800 4
N 48900 46900 50000 46900 4
N 50000 46900 50000 45000 4
N 49900 45000 50000 45000 4
N 49400 45900 49400 45200 4
C 48200 44100 1 0 0 pmos-3.sym
{
T 48200 44100 5 10 0 1 0 0 1
device=PMOS_TRANSISTOR
T 48200 44100 5 10 0 1 0 0 1
refdes=Q8
T 48200 44100 5 10 0 1 0 0 1
description=generic
T 48200 44100 5 10 0 1 0 0 1
numslots=0
}
C 48200 43000 1 0 0 nmos-3.sym
{
T 48200 43000 5 10 0 1 0 0 1
device=NMOS_TRANSISTOR
T 48200 43000 5 10 0 1 0 0 1
refdes=Q9
T 48200 43000 5 10 0 1 0 0 1
description=generic
T 48200 43000 5 10 0 1 0 0 1
numslots=0
}
N 48700 44100 48700 43800 4
N 48700 43000 47900 43000 4
N 47900 43000 47900 47000 4
N 47900 43000 47900 43800 4
N 47900 43000 47900 45000 4
N 47900 43000 47900 43800 4
N 48700 44900 48100 44900 4
N 48100 44900 48100 46900 4
N 48100 46900 48700 46900 4
N 48200 44300 48200 43200 4
N 49600 48000 49700 48000 4
N 49600 48000 49600 48200 4
N 49600 48000 49600 47900 4
N 49700 48000 49700 46400 4
N 49700 46400 48800 46400 4
N 48800 46400 48800 44000 4
N 48800 44000 48200 44000 4
N 48200 44000 48200 44300 4
N 48700 43900 47000 43900 4
N 48700 43900 48700 44100 4
N 47000 43900 47000 45600 4
N 47000 45600 46800 45600 4
N 46900 46200 48200 46200 4
N 48200 46200 48200 45200 4
N 46900 46200 46900 48000 4
N 46900 48000 46800 48000 4
N 49400 45900 47000 45900 4
N 47000 45900 47000 48400 4
N 47000 48400 46800 48400 4
