# do DUT_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying /home/winston/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/ins_decoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 03:01:05 on Apr 30,2022
# vcom -reportprogress 300 -93 -work work /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/ins_decoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ins_dec
# -- Compiling architecture working of ins_dec
# End time: 03:01:05 on Apr 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/regs.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 03:01:05 on Apr 30,2022
# vcom -reportprogress 300 -93 -work work /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/regs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity registers
# -- Compiling architecture working of registers
# End time: 03:01:05 on Apr 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/pc.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 03:01:05 on Apr 30,2022
# vcom -reportprogress 300 -93 -work work /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/pc.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pc
# -- Compiling architecture working of pc
# End time: 03:01:05 on Apr 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/mem.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 03:01:05 on Apr 30,2022
# vcom -reportprogress 300 -93 -work work /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mem
# -- Compiling architecture working of mem
# End time: 03:01:05 on Apr 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/ir.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 03:01:05 on Apr 30,2022
# vcom -reportprogress 300 -93 -work work /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/ir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ir
# -- Compiling architecture working of ir
# End time: 03:01:05 on Apr 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/DUT.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 03:01:05 on Apr 30,2022
# vcom -reportprogress 300 -93 -work work /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/DUT.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DUT
# -- Compiling architecture DutWrap of DUT
# End time: 03:01:05 on Apr 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/alu.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 03:01:05 on Apr 30,2022
# vcom -reportprogress 300 -93 -work work /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu
# -- Compiling architecture working of alu
# End time: 03:01:05 on Apr 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/pipe_reg.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 03:01:05 on Apr 30,2022
# vcom -reportprogress 300 -93 -work work /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/pipe_reg.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity if_reg
# -- Compiling architecture working of if_reg
# -- Compiling entity id_reg
# -- Compiling architecture working of id_reg
# -- Compiling entity rd_reg
# -- Compiling architecture working of rd_reg
# -- Compiling entity execute_reg
# -- Compiling architecture working of execute_reg
# -- Compiling entity memory_reg
# -- Compiling architecture working of memory_reg
# End time: 03:01:05 on Apr 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/Testbench.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 03:01:05 on Apr 30,2022
# vcom -reportprogress 300 -93 -work work /home/winston/Documents/Acads/sem_2/EE309/EE309_pipeline/Testbench.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Testbench
# -- Compiling architecture Behave of Testbench
# End time: 03:01:05 on Apr 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs="+acc"  Testbench
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs=""+acc"" Testbench 
# Start time: 03:01:05 on Apr 30,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.testbench(behave)
# Loading work.dut(dutwrap)
# Loading ieee.numeric_std(body)
# Loading work.ir(working)
# Loading work.if_reg(working)
# Loading work.ins_dec(working)
# Loading work.id_reg(working)
# Loading work.registers(working)
# Loading work.rd_reg(working)
# Loading work.execute_reg(working)
# Loading work.alu(working)
# Loading work.mem(working)
# Loading work.memory_reg(working)
# Loading work.pc(working)
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/dut_instance/id_instance/id_reg(15 downto 12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/dut_instance/w_id_reg(15 downto 12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/dut_instance/id_instance/id_reg(2 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/dut_instance/w_id_reg(2 downto 0).
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut_instance/mem_instance
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 4, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 4, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 4, found 0.
#    Time: 504 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 4, found 0.
#    Time: 504 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 4, found 0.
#    Time: 1008 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 4, found 0.
#    Time: 1008 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 4, found 0.
#    Time: 1512 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 4, found 0.
#    Time: 1512 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 4, found 0.
#    Time: 2016 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 4, found 0.
#    Time: 2016 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 4, found 0.
#    Time: 2520 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 4, found 0.
#    Time: 2520 ns  Iteration: 0  Instance: /testbench
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2520 ns  Iteration: 3  Instance: /testbench/dut_instance/reg_instance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2520 ns  Iteration: 3  Instance: /testbench/dut_instance/reg_instance
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 4, found 0.
#    Time: 3024 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 4, found 0.
#    Time: 3024 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 4, found 0.
#    Time: 3528 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 4, found 0.
#    Time: 3528 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 4, found 0.
#    Time: 4032 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 4, found 0.
#    Time: 4032 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 4, found 0.
#    Time: 4536 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 4, found 0.
#    Time: 4536 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 4, found 0.
#    Time: 5040 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 4, found 0.
#    Time: 5040 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 4, found 0.
#    Time: 5544 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 4, found 0.
#    Time: 5544 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 4, found 0.
#    Time: 6048 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 4, found 0.
#    Time: 6048 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 4, found 0.
#    Time: 6552 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 4, found 0.
#    Time: 6552 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 4, found 0.
#    Time: 7056 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 4, found 0.
#    Time: 7056 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 4, found 0.
#    Time: 7560 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 4, found 0.
#    Time: 7560 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 4, found 0.
#    Time: 8064 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 4, found 0.
#    Time: 8064 ns  Iteration: 0  Instance: /testbench
# ** Note: SUCCESS, all tests passed.
#    Time: 8568 ns  Iteration: 0  Instance: /testbench
# End time: 03:01:25 on Apr 30,2022, Elapsed time: 0:00:20
# Errors: 34, Warnings: 5
