<html>
<head>
<meta charset="UTF-8">
<title>*vl-1-bit-delay-1*</title>
<link rel="stylesheet" type="text/css" href="../style.css"/>
</head>
<body>

<h3><a href="../index.html?topic=VL2014_____A2VL-1-BIT-DELAY-1_A2">Click for *vl-1-bit-delay-1* in the Full Manual</a></h3>

<p>Primitive assignment with delay.</p><p>The Verilog definition of this module is:</p> 
 
<pre class="code">module VL_1_BIT_DELAY_1 (out, in) ;
  output out;
  input in;
  assign #1 out = in;
endmodule</pre> 
 
<p>VL takes this as a primitive.  It is used by our <a href="VL2014____DELAYREDUX.html">delayredux</a> transform 
to separate delays from assignment statements.</p> 
 
<p>The corresponding <a href="ACL2____ESIM.html">esim</a> primitive is <a href="ACL2_____A2ESIM-DEL_A2.html">ACL2::*esim-del*</a>, but note 
that esim really has no notion of delays and this ends up being equivalent to 
an ordinary <a href="VL2014_____A2VL-1-BIT-ASSIGN_A2.html">*vl-1-bit-assign*</a>.</p><p><b>Definition: </b>*vl-1-bit-delay-1*</p><pre class="code">(<a href="ACL2____DEFCONST.html">defconst</a>
 *vl-1-bit-delay-1*
 (<a href="ACL2____B_A2.html">b*</a> ((name "VL_1_BIT_DELAY_1")
      (atts '(("VL_PRIMITIVE") ("VL_HANDS_OFF")))
      ((<a href="ACL2____MV.html">mv</a> out-expr
           out-port out-portdecl out-vardecl)
       (<a href="VL2014____VL-PRIMITIVE-MKPORT.html">vl-primitive-mkport</a> "out" :vl-output))
      ((<a href="ACL2____MV.html">mv</a> in-expr in-port in-portdecl in-vardecl)
       (<a href="VL2014____VL-PRIMITIVE-MKPORT.html">vl-primitive-mkport</a> "in" :vl-input))
      (one (<a href="VL2014____VL-MAKE-INDEX.html">vl-make-index</a> 1))
      (delay (<a href="VL2014____MAKE-VL-GATEDELAY.html">make-vl-gatedelay</a> :rise one
                                :fall one
                                :high one))
      (<a href="ACL2____ASSIGN.html">assign</a> (<a href="VL2014____MAKE-VL-ASSIGN.html">make-vl-assign</a> :lvalue out-expr
                              :expr in-expr
                              :delay delay
                              :loc *vl-fakeloc*)))
     (<a href="ACL2____HONS-COPY.html">hons-copy</a>
          (<a href="VL2014____MAKE-VL-MODULE.html">make-vl-module</a> :name name
                          :origname name
                          :ports (<a href="COMMON-LISP____LIST.html">list</a> out-port in-port)
                          :portdecls (<a href="COMMON-LISP____LIST.html">list</a> out-portdecl in-portdecl)
                          :vardecls (<a href="COMMON-LISP____LIST.html">list</a> out-vardecl in-vardecl)
                          :assigns (<a href="COMMON-LISP____LIST.html">list</a> assign)
                          :minloc *vl-fakeloc*
                          :maxloc *vl-fakeloc*
                          :atts atts
                          :esim acl2::*esim-del*))))</pre> 
 

</body>
</html>
