

================================================================
== Vitis HLS Report for 'matrixmul'
================================================================
* Date:           Sun Mar 12 16:25:13 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        matrixmul
* Solution:       solution5 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  13.33 ns|  2.424 ns|     3.60 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       16|       16|  0.213 us|  0.213 us|   17|   17|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_Col  |       14|       14|         7|          1|          1|     9|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     2|        -|       -|    -|
|Expression           |        -|     -|        0|      56|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     0|        0|      40|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      90|    -|
|Register             |        -|     -|      157|      32|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     2|      157|     218|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------+------------------+---------+----+---+----+-----+
    |       Instance      |      Module      | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------+------------------+---------+----+---+----+-----+
    |mul_8s_8s_16_1_1_U1  |mul_8s_8s_16_1_1  |        0|   0|  0|  40|    0|
    +---------------------+------------------+---------+----+---+----+-----+
    |Total                |                  |        0|   0|  0|  40|    0|
    +---------------------+------------------+---------+----+---+----+-----+

    * DSP: 
    +---------------------------------+------------------------------+--------------+
    |             Instance            |            Module            |  Expression  |
    +---------------------------------+------------------------------+--------------+
    |mac_muladd_8s_8s_16ns_16_4_1_U3  |mac_muladd_8s_8s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_16s_16_4_1_U2   |mac_muladd_8s_8s_16s_16_4_1   |  i0 + i1 * i2|
    +---------------------------------+------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln54_fu_127_p2                |         +|   0|  0|  12|           4|           1|
    |add_ln56_fu_151_p2                |         +|   0|  0|   9|           2|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |       and|   0|  0|   2|           1|           1|
    |ap_block_state7_pp0_stage0_iter6  |       and|   0|  0|   2|           1|           1|
    |ap_condition_176                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_345                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln54_fu_121_p2               |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln56_fu_136_p2               |      icmp|   0|  0|   8|           2|           2|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |or_ln7_fu_142_p2                  |        or|   0|  0|   2|           1|           1|
    |select_ln56_fu_157_p3             |    select|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  56|          21|          18|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |a_blk_n                               |   9|          2|    1|          2|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    4|          8|
    |ap_sig_allocacmp_j_load               |   9|          2|    2|          4|
    |ap_sig_allocacmp_j_load_1             |   9|          2|    2|          4|
    |b_blk_n                               |   9|          2|    1|          2|
    |indvar_flatten_fu_70                  |   9|          2|    4|          8|
    |j_fu_66                               |   9|          2|    2|          4|
    |res_blk_n                             |   9|          2|    1|          2|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  90|         20|   19|         38|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |empty_9_reg_303                   |   8|   0|    8|          0|
    |empty_fu_74                       |  24|   0|   24|          0|
    |icmp_ln54_reg_295                 |   1|   0|    1|          0|
    |indvar_flatten_fu_70              |   4|   0|    4|          0|
    |j_fu_66                           |   2|   0|    2|          0|
    |or_ln7_reg_299                    |   1|   0|    1|          0|
    |tmp5_reg_308                      |   8|   0|    8|          0|
    |tmp5_reg_308_pp0_iter3_reg        |   8|   0|    8|          0|
    |tmp_1_reg_323                     |   8|   0|    8|          0|
    |tmp_1_reg_323_pp0_iter3_reg       |   8|   0|    8|          0|
    |trunc_ln60_reg_318                |   8|   0|    8|          0|
    |icmp_ln54_reg_295                 |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 157|  32|   94|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|     matrixmul|  return value|
|a_dout      |   in|   24|     ap_fifo|             a|       pointer|
|a_empty_n   |   in|    1|     ap_fifo|             a|       pointer|
|a_read      |  out|    1|     ap_fifo|             a|       pointer|
|b_dout      |   in|   24|     ap_fifo|             b|       pointer|
|b_empty_n   |   in|    1|     ap_fifo|             b|       pointer|
|b_read      |  out|    1|     ap_fifo|             b|       pointer|
|res_din     |  out|   16|     ap_fifo|           res|       pointer|
|res_full_n  |   in|    1|     ap_fifo|           res|       pointer|
|res_write   |  out|    1|     ap_fifo|           res|       pointer|
+------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.10>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 10 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 11 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 12 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 13 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %a, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %a"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %b, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %b"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %res, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %res"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.38ns)   --->   "%store_ln54 = store i4 0, i4 %indvar_flatten" [Design_Optimization/lab1/matrixmul.cpp:54]   --->   Operation 20 'store' 'store_ln54' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 21 [1/1] (0.38ns)   --->   "%store_ln54 = store i2 0, i2 %j" [Design_Optimization/lab1/matrixmul.cpp:54]   --->   Operation 21 'store' 'store_ln54' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 22 [1/1] (0.38ns)   --->   "%br_ln54 = br void %for.inc" [Design_Optimization/lab1/matrixmul.cpp:54]   --->   Operation 22 'br' 'br_ln54' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%first_iter_0 = phi i1 1, void %entry, i1 0, void %for.inc.split"   --->   Operation 23 'phi' 'first_iter_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i4 %indvar_flatten" [Design_Optimization/lab1/matrixmul.cpp:54]   --->   Operation 24 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.65ns)   --->   "%icmp_ln54 = icmp_eq  i4 %indvar_flatten_load, i4 9" [Design_Optimization/lab1/matrixmul.cpp:54]   --->   Operation 25 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.70ns)   --->   "%add_ln54 = add i4 %indvar_flatten_load, i4 1" [Design_Optimization/lab1/matrixmul.cpp:54]   --->   Operation 26 'add' 'add_ln54' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln54 = br i1 %icmp_ln54, void %for.inc29, void %for.end31" [Design_Optimization/lab1/matrixmul.cpp:54]   --->   Operation 27 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%j_load_1 = load i2 %j" [Design_Optimization/lab1/matrixmul.cpp:56]   --->   Operation 28 'load' 'j_load_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Row_Col_str"   --->   Operation 29 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%empty_10 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9"   --->   Operation 30 'speclooptripcount' 'empty_10' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.34ns)   --->   "%icmp_ln56 = icmp_eq  i2 %j_load_1, i2 3" [Design_Optimization/lab1/matrixmul.cpp:56]   --->   Operation 31 'icmp' 'icmp_ln56' <Predicate = (!icmp_ln54)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.12ns)   --->   "%or_ln7 = or i1 %icmp_ln56, i1 %first_iter_0" [/mnt/HLSNAS/02.CtINEm/m110061608/vitis_HLS/matrixmul/solution5/directives.tcl:7]   --->   Operation 32 'or' 'or_ln7' <Predicate = (!icmp_ln54)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %or_ln7, void %for.inc.split, void %for.first.iter.for.inc" [Design_Optimization/lab1/matrixmul.cpp:56]   --->   Operation 33 'br' 'br_ln56' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%j_load = load i2 %j" [Design_Optimization/lab1/matrixmul.cpp:56]   --->   Operation 34 'load' 'j_load' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.43ns)   --->   "%add_ln56 = add i2 %j_load, i2 1" [Design_Optimization/lab1/matrixmul.cpp:56]   --->   Operation 35 'add' 'add_ln56' <Predicate = (!icmp_ln54)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.27ns)   --->   "%select_ln56 = select i1 %icmp_ln56, i2 1, i2 %add_ln56" [Design_Optimization/lab1/matrixmul.cpp:56]   --->   Operation 36 'select' 'select_ln56' <Predicate = (!icmp_ln54)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.38ns)   --->   "%store_ln56 = store i4 %add_ln54, i4 %indvar_flatten" [Design_Optimization/lab1/matrixmul.cpp:56]   --->   Operation 37 'store' 'store_ln56' <Predicate = (!icmp_ln54)> <Delay = 0.38>
ST_1 : Operation 38 [1/1] (0.38ns)   --->   "%store_ln56 = store i2 %select_ln56, i2 %j" [Design_Optimization/lab1/matrixmul.cpp:56]   --->   Operation 38 'store' 'store_ln56' <Predicate = (!icmp_ln54)> <Delay = 0.38>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln56 = br void %for.inc" [Design_Optimization/lab1/matrixmul.cpp:56]   --->   Operation 39 'br' 'br_ln56' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.42>
ST_2 : Operation 40 [1/1] (1.42ns)   --->   "%a_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %a"   --->   Operation 40 'read' 'a_read' <Predicate = (or_ln7)> <Delay = 1.42> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%store_ln56 = store i24 %a_read, i24 %empty" [Design_Optimization/lab1/matrixmul.cpp:56]   --->   Operation 41 'store' 'store_ln56' <Predicate = (or_ln7)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln56 = br void %for.inc.split" [Design_Optimization/lab1/matrixmul.cpp:56]   --->   Operation 42 'br' 'br_ln56' <Predicate = (or_ln7)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.42>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%p_load = load i24 %empty"   --->   Operation 43 'load' 'p_load' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%empty_9 = trunc i24 %p_load"   --->   Operation 44 'trunc' 'empty_9' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%tmp5 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %p_load, i32 8, i32 15"   --->   Operation 45 'partselect' 'tmp5' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %p_load, i32 16, i32 23"   --->   Operation 46 'partselect' 'tmp_s' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln60_2 = sext i8 %tmp_s" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 47 'sext' 'sext_ln60_2' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (1.42ns)   --->   "%b_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %b" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 48 'read' 'b_read' <Predicate = (!icmp_ln54)> <Delay = 1.42> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln60 = trunc i24 %b_read" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 49 'trunc' 'trunc_ln60' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %b_read, i32 8, i32 15" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 50 'partselect' 'tmp_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %b_read, i32 16, i32 23" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 51 'partselect' 'tmp_2' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln60_5 = sext i8 %tmp_2" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 52 'sext' 'sext_ln60_5' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 53 [3/3] (0.99ns) (grouped into DSP with root node add_ln60)   --->   "%mul_ln60_2 = mul i16 %sext_ln60_5, i16 %sext_ln60_2" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 53 'mul' 'mul_ln60_2' <Predicate = (!icmp_ln54)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.99>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln60 = sext i8 %empty_9" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 54 'sext' 'sext_ln60' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln60_3 = sext i8 %trunc_ln60" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 55 'sext' 'sext_ln60_3' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 56 [3/3] (0.99ns) (grouped into DSP with root node add_ln60_1)   --->   "%mul_ln60 = mul i16 %sext_ln60_3, i16 %sext_ln60" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 56 'mul' 'mul_ln60' <Predicate = (!icmp_ln54)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 57 [2/3] (0.99ns) (grouped into DSP with root node add_ln60)   --->   "%mul_ln60_2 = mul i16 %sext_ln60_5, i16 %sext_ln60_2" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 57 'mul' 'mul_ln60_2' <Predicate = (!icmp_ln54)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 2.19>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln60_1 = sext i8 %tmp5" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 58 'sext' 'sext_ln60_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_5 : Operation 59 [2/3] (0.99ns) (grouped into DSP with root node add_ln60_1)   --->   "%mul_ln60 = mul i16 %sext_ln60_3, i16 %sext_ln60" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 59 'mul' 'mul_ln60' <Predicate = (!icmp_ln54)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln60_4 = sext i8 %tmp_1" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 60 'sext' 'sext_ln60_4' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (1.55ns)   --->   "%mul_ln60_1 = mul i16 %sext_ln60_4, i16 %sext_ln60_1" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 61 'mul' 'mul_ln60_1' <Predicate = (!icmp_ln54)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/3] (0.00ns) (grouped into DSP with root node add_ln60)   --->   "%mul_ln60_2 = mul i16 %sext_ln60_5, i16 %sext_ln60_2" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 62 'mul' 'mul_ln60_2' <Predicate = (!icmp_ln54)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 63 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln60 = add i16 %mul_ln60_1, i16 %mul_ln60_2" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 63 'add' 'add_ln60' <Predicate = (!icmp_ln54)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 1.29>
ST_6 : Operation 64 [1/3] (0.00ns) (grouped into DSP with root node add_ln60_1)   --->   "%mul_ln60 = mul i16 %sext_ln60_3, i16 %sext_ln60" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 64 'mul' 'mul_ln60' <Predicate = (!icmp_ln54)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 65 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln60 = add i16 %mul_ln60_1, i16 %mul_ln60_2" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 65 'add' 'add_ln60' <Predicate = (!icmp_ln54)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 66 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln60_1 = add i16 %add_ln60, i16 %mul_ln60" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 66 'add' 'add_ln60_1' <Predicate = (!icmp_ln54)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%ret_ln65 = ret" [Design_Optimization/lab1/matrixmul.cpp:65]   --->   Operation 71 'ret' 'ret_ln65' <Predicate = (icmp_ln54)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.07>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%specpipeline_ln8 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty" [/mnt/HLSNAS/02.CtINEm/m110061608/vitis_HLS/matrixmul/solution5/directives.tcl:8]   --->   Operation 67 'specpipeline' 'specpipeline_ln8' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [Design_Optimization/lab1/matrixmul.cpp:56]   --->   Operation 68 'specloopname' 'specloopname_ln56' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_7 : Operation 69 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln60_1 = add i16 %add_ln60, i16 %mul_ln60" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 69 'add' 'add_ln60_1' <Predicate = (!icmp_ln54)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 70 [1/1] (1.42ns)   --->   "%write_ln60 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %res, i16 %add_ln60_1" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 70 'write' 'write_ln60' <Predicate = (!icmp_ln54)> <Delay = 1.42> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                   (alloca           ) [ 01000000]
indvar_flatten      (alloca           ) [ 01000000]
empty               (alloca           ) [ 01110000]
spectopmodule_ln0   (spectopmodule    ) [ 00000000]
specinterface_ln0   (specinterface    ) [ 00000000]
specbitsmap_ln0     (specbitsmap      ) [ 00000000]
specinterface_ln0   (specinterface    ) [ 00000000]
specbitsmap_ln0     (specbitsmap      ) [ 00000000]
specinterface_ln0   (specinterface    ) [ 00000000]
specbitsmap_ln0     (specbitsmap      ) [ 00000000]
store_ln54          (store            ) [ 00000000]
store_ln54          (store            ) [ 00000000]
br_ln54             (br               ) [ 00000000]
first_iter_0        (phi              ) [ 01000000]
indvar_flatten_load (load             ) [ 00000000]
icmp_ln54           (icmp             ) [ 01111111]
add_ln54            (add              ) [ 00000000]
br_ln54             (br               ) [ 00000000]
j_load_1            (load             ) [ 00000000]
specloopname_ln0    (specloopname     ) [ 00000000]
empty_10            (speclooptripcount) [ 00000000]
icmp_ln56           (icmp             ) [ 00000000]
or_ln7              (or               ) [ 01100000]
br_ln56             (br               ) [ 00000000]
j_load              (load             ) [ 00000000]
add_ln56            (add              ) [ 00000000]
select_ln56         (select           ) [ 00000000]
store_ln56          (store            ) [ 00000000]
store_ln56          (store            ) [ 00000000]
br_ln56             (br               ) [ 01000000]
a_read              (read             ) [ 00000000]
store_ln56          (store            ) [ 00000000]
br_ln56             (br               ) [ 00000000]
p_load              (load             ) [ 00000000]
empty_9             (trunc            ) [ 01001000]
tmp5                (partselect       ) [ 01001100]
tmp_s               (partselect       ) [ 00000000]
sext_ln60_2         (sext             ) [ 01001100]
b_read              (read             ) [ 00000000]
trunc_ln60          (trunc            ) [ 01001000]
tmp_1               (partselect       ) [ 01001100]
tmp_2               (partselect       ) [ 00000000]
sext_ln60_5         (sext             ) [ 01001100]
sext_ln60           (sext             ) [ 01000110]
sext_ln60_3         (sext             ) [ 01000110]
sext_ln60_1         (sext             ) [ 00000000]
sext_ln60_4         (sext             ) [ 00000000]
mul_ln60_1          (mul              ) [ 01000010]
mul_ln60_2          (mul              ) [ 01000010]
mul_ln60            (mul              ) [ 01000001]
add_ln60            (add              ) [ 01000001]
specpipeline_ln8    (specpipeline     ) [ 00000000]
specloopname_ln56   (specloopname     ) [ 00000000]
add_ln60_1          (add              ) [ 00000000]
write_ln60          (write            ) [ 00000000]
ret_ln65            (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="res">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Row_Col_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i24P0A"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="j_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="indvar_flatten_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="empty_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="a_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="24" slack="0"/>
<pin id="80" dir="0" index="1" bw="24" slack="0"/>
<pin id="81" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_read/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="b_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="24" slack="0"/>
<pin id="86" dir="0" index="1" bw="24" slack="0"/>
<pin id="87" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_read/3 "/>
</bind>
</comp>

<comp id="90" class="1004" name="write_ln60_write_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="16" slack="0"/>
<pin id="93" dir="0" index="2" bw="16" slack="0"/>
<pin id="94" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln60/7 "/>
</bind>
</comp>

<comp id="97" class="1005" name="first_iter_0_reg_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="99" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="first_iter_0 (phireg) "/>
</bind>
</comp>

<comp id="100" class="1004" name="first_iter_0_phi_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="103" dir="0" index="2" bw="1" slack="0"/>
<pin id="104" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="first_iter_0/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="store_ln54_store_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="0" index="1" bw="4" slack="0"/>
<pin id="111" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="store_ln54_store_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="1" slack="0"/>
<pin id="115" dir="0" index="1" bw="2" slack="0"/>
<pin id="116" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="indvar_flatten_load_load_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="4" slack="0"/>
<pin id="120" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="icmp_ln54_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="4" slack="0"/>
<pin id="123" dir="0" index="1" bw="4" slack="0"/>
<pin id="124" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln54/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="add_ln54_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="4" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="j_load_1_load_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="2" slack="0"/>
<pin id="135" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load_1/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="icmp_ln56_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="2" slack="0"/>
<pin id="138" dir="0" index="1" bw="2" slack="0"/>
<pin id="139" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln56/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="or_ln7_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln7/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="j_load_load_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="2" slack="0"/>
<pin id="150" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="add_ln56_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="2" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln56/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="select_ln56_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="0"/>
<pin id="159" dir="0" index="1" bw="2" slack="0"/>
<pin id="160" dir="0" index="2" bw="2" slack="0"/>
<pin id="161" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln56/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="store_ln56_store_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="4" slack="0"/>
<pin id="167" dir="0" index="1" bw="4" slack="0"/>
<pin id="168" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="store_ln56_store_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="2" slack="0"/>
<pin id="172" dir="0" index="1" bw="2" slack="0"/>
<pin id="173" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="store_ln56_store_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="24" slack="0"/>
<pin id="177" dir="0" index="1" bw="24" slack="1"/>
<pin id="178" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="p_load_load_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="24" slack="2"/>
<pin id="182" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/3 "/>
</bind>
</comp>

<comp id="183" class="1004" name="empty_9_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="24" slack="0"/>
<pin id="185" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_9/3 "/>
</bind>
</comp>

<comp id="187" class="1004" name="tmp5_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="8" slack="0"/>
<pin id="189" dir="0" index="1" bw="24" slack="0"/>
<pin id="190" dir="0" index="2" bw="5" slack="0"/>
<pin id="191" dir="0" index="3" bw="5" slack="0"/>
<pin id="192" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp5/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="tmp_s_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="8" slack="0"/>
<pin id="199" dir="0" index="1" bw="24" slack="0"/>
<pin id="200" dir="0" index="2" bw="6" slack="0"/>
<pin id="201" dir="0" index="3" bw="6" slack="0"/>
<pin id="202" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="207" class="1004" name="sext_ln60_2_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="8" slack="0"/>
<pin id="209" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60_2/3 "/>
</bind>
</comp>

<comp id="211" class="1004" name="trunc_ln60_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="24" slack="0"/>
<pin id="213" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln60/3 "/>
</bind>
</comp>

<comp id="215" class="1004" name="tmp_1_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="8" slack="0"/>
<pin id="217" dir="0" index="1" bw="24" slack="0"/>
<pin id="218" dir="0" index="2" bw="5" slack="0"/>
<pin id="219" dir="0" index="3" bw="5" slack="0"/>
<pin id="220" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="225" class="1004" name="tmp_2_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="8" slack="0"/>
<pin id="227" dir="0" index="1" bw="24" slack="0"/>
<pin id="228" dir="0" index="2" bw="6" slack="0"/>
<pin id="229" dir="0" index="3" bw="6" slack="0"/>
<pin id="230" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="235" class="1004" name="sext_ln60_5_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="8" slack="0"/>
<pin id="237" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60_5/3 "/>
</bind>
</comp>

<comp id="239" class="1004" name="sext_ln60_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="8" slack="1"/>
<pin id="241" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60/4 "/>
</bind>
</comp>

<comp id="242" class="1004" name="sext_ln60_3_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="8" slack="1"/>
<pin id="244" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60_3/4 "/>
</bind>
</comp>

<comp id="245" class="1004" name="sext_ln60_1_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="8" slack="2"/>
<pin id="247" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60_1/5 "/>
</bind>
</comp>

<comp id="248" class="1004" name="sext_ln60_4_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="8" slack="2"/>
<pin id="250" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60_4/5 "/>
</bind>
</comp>

<comp id="251" class="1004" name="mul_ln60_1_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="8" slack="0"/>
<pin id="253" dir="0" index="1" bw="8" slack="0"/>
<pin id="254" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln60_1/5 "/>
</bind>
</comp>

<comp id="257" class="1007" name="grp_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="8" slack="0"/>
<pin id="259" dir="0" index="1" bw="8" slack="0"/>
<pin id="260" dir="0" index="2" bw="16" slack="0"/>
<pin id="261" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln60_2/3 add_ln60/5 "/>
</bind>
</comp>

<comp id="265" class="1007" name="grp_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="8" slack="0"/>
<pin id="267" dir="0" index="1" bw="8" slack="0"/>
<pin id="268" dir="0" index="2" bw="16" slack="0"/>
<pin id="269" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln60/4 add_ln60_1/6 "/>
</bind>
</comp>

<comp id="274" class="1005" name="j_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="2" slack="0"/>
<pin id="276" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="282" class="1005" name="indvar_flatten_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="4" slack="0"/>
<pin id="284" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="289" class="1005" name="empty_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="24" slack="1"/>
<pin id="291" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="295" class="1005" name="icmp_ln54_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="1"/>
<pin id="297" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln54 "/>
</bind>
</comp>

<comp id="299" class="1005" name="or_ln7_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="1"/>
<pin id="301" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln7 "/>
</bind>
</comp>

<comp id="303" class="1005" name="empty_9_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="8" slack="1"/>
<pin id="305" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="empty_9 "/>
</bind>
</comp>

<comp id="308" class="1005" name="tmp5_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="8" slack="2"/>
<pin id="310" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="tmp5 "/>
</bind>
</comp>

<comp id="313" class="1005" name="sext_ln60_2_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="16" slack="1"/>
<pin id="315" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln60_2 "/>
</bind>
</comp>

<comp id="318" class="1005" name="trunc_ln60_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="8" slack="1"/>
<pin id="320" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln60 "/>
</bind>
</comp>

<comp id="323" class="1005" name="tmp_1_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="8" slack="2"/>
<pin id="325" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="328" class="1005" name="sext_ln60_5_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="16" slack="1"/>
<pin id="330" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln60_5 "/>
</bind>
</comp>

<comp id="333" class="1005" name="sext_ln60_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="16" slack="1"/>
<pin id="335" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln60 "/>
</bind>
</comp>

<comp id="338" class="1005" name="sext_ln60_3_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="16" slack="1"/>
<pin id="340" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln60_3 "/>
</bind>
</comp>

<comp id="343" class="1005" name="mul_ln60_1_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="16" slack="1"/>
<pin id="345" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln60_1 "/>
</bind>
</comp>

<comp id="348" class="1005" name="add_ln60_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="16" slack="1"/>
<pin id="350" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln60 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="6" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="6" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="82"><net_src comp="48" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="0" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="48" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="64" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="4" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="106"><net_src comp="28" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="30" pin="0"/><net_sink comp="100" pin=2"/></net>

<net id="112"><net_src comp="24" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="117"><net_src comp="26" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="125"><net_src comp="118" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="126"><net_src comp="32" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="131"><net_src comp="118" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="34" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="140"><net_src comp="133" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="44" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="136" pin="2"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="100" pin="4"/><net_sink comp="142" pin=1"/></net>

<net id="155"><net_src comp="148" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="46" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="162"><net_src comp="136" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="46" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="164"><net_src comp="151" pin="2"/><net_sink comp="157" pin=2"/></net>

<net id="169"><net_src comp="127" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="174"><net_src comp="157" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="179"><net_src comp="78" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="186"><net_src comp="180" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="193"><net_src comp="50" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="194"><net_src comp="180" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="195"><net_src comp="52" pin="0"/><net_sink comp="187" pin=2"/></net>

<net id="196"><net_src comp="54" pin="0"/><net_sink comp="187" pin=3"/></net>

<net id="203"><net_src comp="50" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="204"><net_src comp="180" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="205"><net_src comp="56" pin="0"/><net_sink comp="197" pin=2"/></net>

<net id="206"><net_src comp="58" pin="0"/><net_sink comp="197" pin=3"/></net>

<net id="210"><net_src comp="197" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="214"><net_src comp="84" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="221"><net_src comp="50" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="222"><net_src comp="84" pin="2"/><net_sink comp="215" pin=1"/></net>

<net id="223"><net_src comp="52" pin="0"/><net_sink comp="215" pin=2"/></net>

<net id="224"><net_src comp="54" pin="0"/><net_sink comp="215" pin=3"/></net>

<net id="231"><net_src comp="50" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="232"><net_src comp="84" pin="2"/><net_sink comp="225" pin=1"/></net>

<net id="233"><net_src comp="56" pin="0"/><net_sink comp="225" pin=2"/></net>

<net id="234"><net_src comp="58" pin="0"/><net_sink comp="225" pin=3"/></net>

<net id="238"><net_src comp="225" pin="4"/><net_sink comp="235" pin=0"/></net>

<net id="255"><net_src comp="248" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="245" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="262"><net_src comp="235" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="207" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="264"><net_src comp="251" pin="2"/><net_sink comp="257" pin=2"/></net>

<net id="270"><net_src comp="242" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="271"><net_src comp="239" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="272"><net_src comp="257" pin="3"/><net_sink comp="265" pin=2"/></net>

<net id="273"><net_src comp="265" pin="3"/><net_sink comp="90" pin=2"/></net>

<net id="277"><net_src comp="66" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="279"><net_src comp="274" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="280"><net_src comp="274" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="281"><net_src comp="274" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="285"><net_src comp="70" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="287"><net_src comp="282" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="288"><net_src comp="282" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="292"><net_src comp="74" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="294"><net_src comp="289" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="298"><net_src comp="121" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="302"><net_src comp="142" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="306"><net_src comp="183" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="311"><net_src comp="187" pin="4"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="316"><net_src comp="207" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="321"><net_src comp="211" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="326"><net_src comp="215" pin="4"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="331"><net_src comp="235" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="336"><net_src comp="239" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="341"><net_src comp="242" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="346"><net_src comp="251" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="351"><net_src comp="257" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="265" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res | {7 }
 - Input state : 
	Port: matrixmul : a | {2 }
	Port: matrixmul : b | {3 }
  - Chain level:
	State 1
		store_ln54 : 1
		store_ln54 : 1
		first_iter_0 : 1
		indvar_flatten_load : 1
		icmp_ln54 : 2
		add_ln54 : 2
		br_ln54 : 3
		j_load_1 : 1
		icmp_ln56 : 2
		or_ln7 : 3
		br_ln56 : 3
		j_load : 1
		add_ln56 : 2
		select_ln56 : 3
		store_ln56 : 3
		store_ln56 : 4
	State 2
	State 3
		empty_9 : 1
		tmp5 : 1
		tmp_s : 1
		sext_ln60_2 : 2
		sext_ln60_5 : 1
		mul_ln60_2 : 2
	State 4
		mul_ln60 : 1
	State 5
		mul_ln60_1 : 1
		add_ln60 : 2
	State 6
		add_ln60_1 : 1
	State 7
		write_ln60 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|    mul   |    mul_ln60_1_fu_251   |    0    |    0    |    40   |
|----------|------------------------|---------|---------|---------|
|    add   |     add_ln54_fu_127    |    0    |    0    |    12   |
|          |     add_ln56_fu_151    |    0    |    0    |    9    |
|----------|------------------------|---------|---------|---------|
|   icmp   |    icmp_ln54_fu_121    |    0    |    0    |    9    |
|          |    icmp_ln56_fu_136    |    0    |    0    |    8    |
|----------|------------------------|---------|---------|---------|
|    or    |      or_ln7_fu_142     |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|  select  |   select_ln56_fu_157   |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|  muladd  |       grp_fu_257       |    1    |    0    |    0    |
|          |       grp_fu_265       |    1    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   read   |    a_read_read_fu_78   |    0    |    0    |    0    |
|          |    b_read_read_fu_84   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   write  | write_ln60_write_fu_90 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   trunc  |     empty_9_fu_183     |    0    |    0    |    0    |
|          |    trunc_ln60_fu_211   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |       tmp5_fu_187      |    0    |    0    |    0    |
|partselect|      tmp_s_fu_197      |    0    |    0    |    0    |
|          |      tmp_1_fu_215      |    0    |    0    |    0    |
|          |      tmp_2_fu_225      |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |   sext_ln60_2_fu_207   |    0    |    0    |    0    |
|          |   sext_ln60_5_fu_235   |    0    |    0    |    0    |
|   sext   |    sext_ln60_fu_239    |    0    |    0    |    0    |
|          |   sext_ln60_3_fu_242   |    0    |    0    |    0    |
|          |   sext_ln60_1_fu_245   |    0    |    0    |    0    |
|          |   sext_ln60_4_fu_248   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    2    |    0    |    82   |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln60_reg_348   |   16   |
|    empty_9_reg_303   |    8   |
|     empty_reg_289    |   24   |
|  first_iter_0_reg_97 |    1   |
|   icmp_ln54_reg_295  |    1   |
|indvar_flatten_reg_282|    4   |
|       j_reg_274      |    2   |
|  mul_ln60_1_reg_343  |   16   |
|    or_ln7_reg_299    |    1   |
|  sext_ln60_2_reg_313 |   16   |
|  sext_ln60_3_reg_338 |   16   |
|  sext_ln60_5_reg_328 |   16   |
|   sext_ln60_reg_333  |   16   |
|     tmp5_reg_308     |    8   |
|     tmp_1_reg_323    |    8   |
|  trunc_ln60_reg_318  |    8   |
+----------------------+--------+
|         Total        |   161  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_257 |  p0  |   3  |   8  |   24   ||    14   |
| grp_fu_257 |  p1  |   2  |   8  |   16   ||    9    |
| grp_fu_265 |  p0  |   3  |   8  |   24   ||    14   |
| grp_fu_265 |  p1  |   2  |   8  |   16   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   80   || 1.61371 ||    46   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |    0   |   82   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   46   |
|  Register |    -   |    -   |   161  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    1   |   161  |   128  |
+-----------+--------+--------+--------+--------+
