<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>translate.c source code [codebrowser/target/i386/translate.c] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="AddressParts,CCPrepare,DisasContext,SSEOpHelper_epp,SSEOpHelper_eppi "/>
<link rel="stylesheet" href="../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'codebrowser/target/i386/translate.c'; var root_path = '../../..'; var data_path = '../../../../data';</script>
<script src='../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../..'>codebrowser</a>/<a href='..'>target</a>/<a href='./'>i386</a>/<a href='translate.c.html'>translate.c</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*</i></td></tr>
<tr><th id="2">2</th><td><i> *  i386 translation</i></td></tr>
<tr><th id="3">3</th><td><i> *</i></td></tr>
<tr><th id="4">4</th><td><i> *  Copyright (c) 2003 Fabrice Bellard</i></td></tr>
<tr><th id="5">5</th><td><i> *</i></td></tr>
<tr><th id="6">6</th><td><i> * This library is free software; you can redistribute it and/or</i></td></tr>
<tr><th id="7">7</th><td><i> * modify it under the terms of the GNU Lesser General Public</i></td></tr>
<tr><th id="8">8</th><td><i> * License as published by the Free Software Foundation; either</i></td></tr>
<tr><th id="9">9</th><td><i> * version 2 of the License, or (at your option) any later version.</i></td></tr>
<tr><th id="10">10</th><td><i> *</i></td></tr>
<tr><th id="11">11</th><td><i> * This library is distributed in the hope that it will be useful,</i></td></tr>
<tr><th id="12">12</th><td><i> * but WITHOUT ANY WARRANTY; without even the implied warranty of</i></td></tr>
<tr><th id="13">13</th><td><i> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU</i></td></tr>
<tr><th id="14">14</th><td><i> * Lesser General Public License for more details.</i></td></tr>
<tr><th id="15">15</th><td><i> *</i></td></tr>
<tr><th id="16">16</th><td><i> * You should have received a copy of the GNU Lesser General Public</i></td></tr>
<tr><th id="17">17</th><td><i> * License along with this library; if not, see &lt;<a href="http://www.gnu.org/licenses/">http://www.gnu.org/licenses/</a>&gt;.</i></td></tr>
<tr><th id="18">18</th><td><i> */</i></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../include/qemu/osdep.h.html">"qemu/osdep.h"</a></u></td></tr>
<tr><th id="20">20</th><td></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../include/qemu/host-utils.h.html">"qemu/host-utils.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="cpu.h.html">"cpu.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../include/disas/disas.h.html">"disas/disas.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../include/exec/exec-all.h.html">"exec/exec-all.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../tcg/tcg-op.h.html">"tcg-op.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../include/exec/cpu_ldst.h.html">"exec/cpu_ldst.h"</a></u></td></tr>
<tr><th id="27">27</th><td></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../include/exec/helper-proto.h.html">"exec/helper-proto.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../include/exec/helper-gen.h.html">"exec/helper-gen.h"</a></u></td></tr>
<tr><th id="30">30</th><td></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../include/trace-tcg.h.html">"trace-tcg.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../include/exec/log.h.html">"exec/log.h"</a></u></td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/PREFIX_REPZ" data-ref="_M/PREFIX_REPZ">PREFIX_REPZ</dfn>   0x01</u></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/PREFIX_REPNZ" data-ref="_M/PREFIX_REPNZ">PREFIX_REPNZ</dfn>  0x02</u></td></tr>
<tr><th id="37">37</th><td><u>#define <dfn class="macro" id="_M/PREFIX_LOCK" data-ref="_M/PREFIX_LOCK">PREFIX_LOCK</dfn>   0x04</u></td></tr>
<tr><th id="38">38</th><td><u>#define <dfn class="macro" id="_M/PREFIX_DATA" data-ref="_M/PREFIX_DATA">PREFIX_DATA</dfn>   0x08</u></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/PREFIX_ADR" data-ref="_M/PREFIX_ADR">PREFIX_ADR</dfn>    0x10</u></td></tr>
<tr><th id="40">40</th><td><u>#define <dfn class="macro" id="_M/PREFIX_VEX" data-ref="_M/PREFIX_VEX">PREFIX_VEX</dfn>    0x20</u></td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td><u>#<span data-ppcond="42">ifdef</span> <a class="macro" href="../../x86_64-softmmu/config-target.h.html#2" data-ref="_M/TARGET_X86_64">TARGET_X86_64</a></u></td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/CODE64" data-ref="_M/CODE64">CODE64</dfn>(s) ((s)-&gt;<a class="tu ref" href="#DisasContext::code64" title='DisasContext::code64' data-use='r' data-ref="DisasContext::code64">code64</a>)</u></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/REX_X" data-ref="_M/REX_X">REX_X</dfn>(s) ((s)-&gt;<a class="tu ref" href="#DisasContext::rex_x" title='DisasContext::rex_x' data-use='r' data-ref="DisasContext::rex_x">rex_x</a>)</u></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/REX_B" data-ref="_M/REX_B">REX_B</dfn>(s) ((s)-&gt;<a class="tu ref" href="#DisasContext::rex_b" title='DisasContext::rex_b' data-use='r' data-ref="DisasContext::rex_b"><a class="tu ref" href="#DisasContext::rex_b" title='DisasContext::rex_b' data-use='w' data-ref="DisasContext::rex_b">rex_b</a></a>)</u></td></tr>
<tr><th id="46">46</th><td><u>#<span data-ppcond="42">else</span></u></td></tr>
<tr><th id="47">47</th><td><u>#define CODE64(s) 0</u></td></tr>
<tr><th id="48">48</th><td><u>#define REX_X(s) 0</u></td></tr>
<tr><th id="49">49</th><td><u>#define REX_B(s) 0</u></td></tr>
<tr><th id="50">50</th><td><u>#<span data-ppcond="42">endif</span></u></td></tr>
<tr><th id="51">51</th><td></td></tr>
<tr><th id="52">52</th><td><u>#<span data-ppcond="52">ifdef</span> <a class="macro" href="../../x86_64-softmmu/config-target.h.html#2" data-ref="_M/TARGET_X86_64">TARGET_X86_64</a></u></td></tr>
<tr><th id="53">53</th><td><u># define <dfn class="macro" id="_M/ctztl" data-ref="_M/ctztl">ctztl</dfn>  <a class="ref" href="../../include/qemu/host-utils.h.html#ctz64" title='ctz64' data-ref="ctz64">ctz64</a></u></td></tr>
<tr><th id="54">54</th><td><u># define <dfn class="macro" id="_M/clztl" data-ref="_M/clztl">clztl</dfn>  clz64</u></td></tr>
<tr><th id="55">55</th><td><u>#<span data-ppcond="52">else</span></u></td></tr>
<tr><th id="56">56</th><td><u># define ctztl  ctz32</u></td></tr>
<tr><th id="57">57</th><td><u># define clztl  clz32</u></td></tr>
<tr><th id="58">58</th><td><u>#<span data-ppcond="52">endif</span></u></td></tr>
<tr><th id="59">59</th><td></td></tr>
<tr><th id="60">60</th><td><i>/* For a switch indexed by MODRM, match all memory operands for a given OP.  */</i></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/CASE_MODRM_MEM_OP" data-ref="_M/CASE_MODRM_MEM_OP">CASE_MODRM_MEM_OP</dfn>(OP) \</u></td></tr>
<tr><th id="62">62</th><td><u>    case (0 &lt;&lt; 6) | (OP &lt;&lt; 3) | 0 ... (0 &lt;&lt; 6) | (OP &lt;&lt; 3) | 7: \</u></td></tr>
<tr><th id="63">63</th><td><u>    case (1 &lt;&lt; 6) | (OP &lt;&lt; 3) | 0 ... (1 &lt;&lt; 6) | (OP &lt;&lt; 3) | 7: \</u></td></tr>
<tr><th id="64">64</th><td><u>    case (2 &lt;&lt; 6) | (OP &lt;&lt; 3) | 0 ... (2 &lt;&lt; 6) | (OP &lt;&lt; 3) | 7</u></td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/CASE_MODRM_OP" data-ref="_M/CASE_MODRM_OP">CASE_MODRM_OP</dfn>(OP) \</u></td></tr>
<tr><th id="67">67</th><td><u>    case (0 &lt;&lt; 6) | (OP &lt;&lt; 3) | 0 ... (0 &lt;&lt; 6) | (OP &lt;&lt; 3) | 7: \</u></td></tr>
<tr><th id="68">68</th><td><u>    case (1 &lt;&lt; 6) | (OP &lt;&lt; 3) | 0 ... (1 &lt;&lt; 6) | (OP &lt;&lt; 3) | 7: \</u></td></tr>
<tr><th id="69">69</th><td><u>    case (2 &lt;&lt; 6) | (OP &lt;&lt; 3) | 0 ... (2 &lt;&lt; 6) | (OP &lt;&lt; 3) | 7: \</u></td></tr>
<tr><th id="70">70</th><td><u>    case (3 &lt;&lt; 6) | (OP &lt;&lt; 3) | 0 ... (3 &lt;&lt; 6) | (OP &lt;&lt; 3) | 7</u></td></tr>
<tr><th id="71">71</th><td></td></tr>
<tr><th id="72">72</th><td><i>//#define MACRO_TEST   1</i></td></tr>
<tr><th id="73">73</th><td></td></tr>
<tr><th id="74">74</th><td><i  data-doc="cpu_env">/* global register indexes */</i></td></tr>
<tr><th id="75">75</th><td><em>static</em> <a class="typedef" href="../../tcg/tcg.h.html#TCGv_env" title='TCGv_env' data-type='TCGv_ptr' data-ref="TCGv_env">TCGv_env</a> <dfn class="tu decl def" id="cpu_env" title='cpu_env' data-type='TCGv_env' data-ref="cpu_env">cpu_env</dfn>;</td></tr>
<tr><th id="76">76</th><td><em>static</em> <a class="macro" href="../../tcg/tcg.h.html#438" title="TCGv_i64" data-ref="_M/TCGv">TCGv</a> <dfn class="tu decl def" id="cpu_A0" title='cpu_A0' data-type='TCGv_i64' data-ref="cpu_A0">cpu_A0</dfn>;</td></tr>
<tr><th id="77">77</th><td><em>static</em> <a class="macro" href="../../tcg/tcg.h.html#438" title="TCGv_i64" data-ref="_M/TCGv">TCGv</a> <dfn class="tu decl def" id="cpu_cc_dst" title='cpu_cc_dst' data-type='TCGv_i64' data-ref="cpu_cc_dst">cpu_cc_dst</dfn>, <dfn class="tu decl def" id="cpu_cc_src" title='cpu_cc_src' data-type='TCGv_i64' data-ref="cpu_cc_src">cpu_cc_src</dfn>, <dfn class="tu decl def" id="cpu_cc_src2" title='cpu_cc_src2' data-type='TCGv_i64' data-ref="cpu_cc_src2">cpu_cc_src2</dfn>, <dfn class="tu decl def" id="cpu_cc_srcT" title='cpu_cc_srcT' data-type='TCGv_i64' data-ref="cpu_cc_srcT">cpu_cc_srcT</dfn>;</td></tr>
<tr><th id="78">78</th><td><em>static</em> <a class="typedef" href="../../tcg/tcg.h.html#TCGv_i32" title='TCGv_i32' data-type='struct TCGv_i32_d *' data-ref="TCGv_i32">TCGv_i32</a> <dfn class="tu decl def" id="cpu_cc_op" title='cpu_cc_op' data-type='TCGv_i32' data-ref="cpu_cc_op">cpu_cc_op</dfn>;</td></tr>
<tr><th id="79">79</th><td><em>static</em> <a class="macro" href="../../tcg/tcg.h.html#438" title="TCGv_i64" data-ref="_M/TCGv">TCGv</a> <dfn class="tu decl def" id="cpu_regs" title='cpu_regs' data-type='TCGv_i64 [16]' data-ref="cpu_regs">cpu_regs</dfn>[<a class="macro" href="cpu.h.html#867" title="16" data-ref="_M/CPU_NB_REGS">CPU_NB_REGS</a>];</td></tr>
<tr><th id="80">80</th><td><em>static</em> <a class="macro" href="../../tcg/tcg.h.html#438" title="TCGv_i64" data-ref="_M/TCGv">TCGv</a> <dfn class="tu decl def" id="cpu_seg_base" title='cpu_seg_base' data-type='TCGv_i64 [6]' data-ref="cpu_seg_base">cpu_seg_base</dfn>[<var>6</var>];</td></tr>
<tr><th id="81">81</th><td><em>static</em> <a class="typedef" href="../../tcg/tcg.h.html#TCGv_i64" title='TCGv_i64' data-type='struct TCGv_i64_d *' data-ref="TCGv_i64">TCGv_i64</a> <dfn class="tu decl def" id="cpu_bndl" title='cpu_bndl' data-type='TCGv_i64 [4]' data-ref="cpu_bndl">cpu_bndl</dfn>[<var>4</var>];</td></tr>
<tr><th id="82">82</th><td><em>static</em> <a class="typedef" href="../../tcg/tcg.h.html#TCGv_i64" title='TCGv_i64' data-type='struct TCGv_i64_d *' data-ref="TCGv_i64">TCGv_i64</a> <dfn class="tu decl def" id="cpu_bndu" title='cpu_bndu' data-type='TCGv_i64 [4]' data-ref="cpu_bndu">cpu_bndu</dfn>[<var>4</var>];</td></tr>
<tr><th id="83">83</th><td><i>/* local temps */</i></td></tr>
<tr><th id="84">84</th><td><em>static</em> <a class="macro" href="../../tcg/tcg.h.html#438" title="TCGv_i64" data-ref="_M/TCGv">TCGv</a> <dfn class="tu decl def" id="cpu_T0" title='cpu_T0' data-type='TCGv_i64' data-ref="cpu_T0">cpu_T0</dfn>, <dfn class="tu decl def" id="cpu_T1" title='cpu_T1' data-type='TCGv_i64' data-ref="cpu_T1">cpu_T1</dfn>;</td></tr>
<tr><th id="85">85</th><td><i>/* local register indexes (only used inside old micro ops) */</i></td></tr>
<tr><th id="86">86</th><td><em>static</em> <a class="macro" href="../../tcg/tcg.h.html#438" title="TCGv_i64" data-ref="_M/TCGv">TCGv</a> <dfn class="tu decl def" id="cpu_tmp0" title='cpu_tmp0' data-type='TCGv_i64' data-ref="cpu_tmp0">cpu_tmp0</dfn>, <dfn class="tu decl def" id="cpu_tmp4" title='cpu_tmp4' data-type='TCGv_i64' data-ref="cpu_tmp4">cpu_tmp4</dfn>;</td></tr>
<tr><th id="87">87</th><td><em>static</em> <a class="typedef" href="../../tcg/tcg.h.html#TCGv_ptr" title='TCGv_ptr' data-type='struct TCGv_ptr_d *' data-ref="TCGv_ptr">TCGv_ptr</a> <dfn class="tu decl def" id="cpu_ptr0" title='cpu_ptr0' data-type='TCGv_ptr' data-ref="cpu_ptr0">cpu_ptr0</dfn>, <dfn class="tu decl def" id="cpu_ptr1" title='cpu_ptr1' data-type='TCGv_ptr' data-ref="cpu_ptr1">cpu_ptr1</dfn>;</td></tr>
<tr><th id="88">88</th><td><em>static</em> <a class="typedef" href="../../tcg/tcg.h.html#TCGv_i32" title='TCGv_i32' data-type='struct TCGv_i32_d *' data-ref="TCGv_i32">TCGv_i32</a> <dfn class="tu decl def" id="cpu_tmp2_i32" title='cpu_tmp2_i32' data-type='TCGv_i32' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</dfn>, <dfn class="tu decl def" id="cpu_tmp3_i32" title='cpu_tmp3_i32' data-type='TCGv_i32' data-ref="cpu_tmp3_i32">cpu_tmp3_i32</dfn>;</td></tr>
<tr><th id="89">89</th><td><em>static</em> <a class="typedef" href="../../tcg/tcg.h.html#TCGv_i64" title='TCGv_i64' data-type='struct TCGv_i64_d *' data-ref="TCGv_i64">TCGv_i64</a> <dfn class="tu decl def" id="cpu_tmp1_i64" title='cpu_tmp1_i64' data-type='TCGv_i64' data-ref="cpu_tmp1_i64">cpu_tmp1_i64</dfn>;</td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td><u>#include <a href="../../include/exec/gen-icount.h.html">"exec/gen-icount.h"</a></u></td></tr>
<tr><th id="92">92</th><td></td></tr>
<tr><th id="93">93</th><td><u>#<span data-ppcond="93">ifdef</span> <a class="macro" href="../../x86_64-softmmu/config-target.h.html#2" data-ref="_M/TARGET_X86_64">TARGET_X86_64</a></u></td></tr>
<tr><th id="94">94</th><td><em>static</em> <em>int</em> <dfn class="tu decl def" id="x86_64_hregs" title='x86_64_hregs' data-type='int' data-ref="x86_64_hregs">x86_64_hregs</dfn>;</td></tr>
<tr><th id="95">95</th><td><u>#<span data-ppcond="93">endif</span></u></td></tr>
<tr><th id="96">96</th><td></td></tr>
<tr><th id="97">97</th><td><b>typedef</b> <b>struct</b> <dfn class="type def" id="DisasContext" title='DisasContext' data-ref="DisasContext"><a class="type" href="#DisasContext" title='DisasContext' data-ref="DisasContext">DisasContext</a></dfn> {</td></tr>
<tr><th id="98">98</th><td>    <i  data-doc="DisasContext::override">/* current insn context */</i></td></tr>
<tr><th id="99">99</th><td>    <em>int</em> <dfn class="tu decl" id="DisasContext::override" title='DisasContext::override' data-type='int' data-ref="DisasContext::override">override</dfn>; <i  data-doc="DisasContext::override">/* -1 if no override */</i></td></tr>
<tr><th id="100">100</th><td>    <em>int</em> <dfn class="tu decl" id="DisasContext::prefix" title='DisasContext::prefix' data-type='int' data-ref="DisasContext::prefix">prefix</dfn>;</td></tr>
<tr><th id="101">101</th><td>    <a class="typedef" href="../../tcg/tcg.h.html#TCGMemOp" title='TCGMemOp' data-type='enum TCGMemOp' data-ref="TCGMemOp">TCGMemOp</a> <dfn class="tu decl" id="DisasContext::aflag" title='DisasContext::aflag' data-type='TCGMemOp' data-ref="DisasContext::aflag">aflag</dfn>;</td></tr>
<tr><th id="102">102</th><td>    <a class="typedef" href="../../tcg/tcg.h.html#TCGMemOp" title='TCGMemOp' data-type='enum TCGMemOp' data-ref="TCGMemOp">TCGMemOp</a> <dfn class="tu decl" id="DisasContext::dflag" title='DisasContext::dflag' data-type='TCGMemOp' data-ref="DisasContext::dflag">dflag</dfn>;</td></tr>
<tr><th id="103">103</th><td>    <a class="typedef" href="../../include/exec/cpu-defs.h.html#target_ulong" title='target_ulong' data-type='uint64_t' data-ref="target_ulong">target_ulong</a> <dfn class="tu decl" id="DisasContext::pc_start" title='DisasContext::pc_start' data-type='target_ulong' data-ref="DisasContext::pc_start">pc_start</dfn>;</td></tr>
<tr><th id="104">104</th><td>    <a class="typedef" href="../../include/exec/cpu-defs.h.html#target_ulong" title='target_ulong' data-type='uint64_t' data-ref="target_ulong">target_ulong</a> <dfn class="tu decl" id="DisasContext::pc" title='DisasContext::pc' data-type='target_ulong' data-ref="DisasContext::pc">pc</dfn>; <i  data-doc="DisasContext::pc">/* pc = eip + cs_base */</i></td></tr>
<tr><th id="105">105</th><td>    <em>int</em> <dfn class="tu decl" id="DisasContext::is_jmp" title='DisasContext::is_jmp' data-type='int' data-ref="DisasContext::is_jmp">is_jmp</dfn>; <i  data-doc="DisasContext::is_jmp">/* 1 = means jump (stop translation), 2 means CPU</i></td></tr>
<tr><th id="106">106</th><td><i  data-doc="DisasContext::is_jmp">                   static state change (stop translation) */</i></td></tr>
<tr><th id="107">107</th><td>    <i  data-doc="DisasContext::cs_base">/* current block context */</i></td></tr>
<tr><th id="108">108</th><td>    <a class="typedef" href="../../include/exec/cpu-defs.h.html#target_ulong" title='target_ulong' data-type='uint64_t' data-ref="target_ulong">target_ulong</a> <dfn class="tu decl" id="DisasContext::cs_base" title='DisasContext::cs_base' data-type='target_ulong' data-ref="DisasContext::cs_base">cs_base</dfn>; <i  data-doc="DisasContext::cs_base">/* base of CS segment */</i></td></tr>
<tr><th id="109">109</th><td>    <em>int</em> <dfn class="tu decl" id="DisasContext::pe" title='DisasContext::pe' data-type='int' data-ref="DisasContext::pe">pe</dfn>;     <i  data-doc="DisasContext::pe">/* protected mode */</i></td></tr>
<tr><th id="110">110</th><td>    <em>int</em> <dfn class="tu decl" id="DisasContext::code32" title='DisasContext::code32' data-type='int' data-ref="DisasContext::code32">code32</dfn>; <i  data-doc="DisasContext::code32">/* 32 bit code segment */</i></td></tr>
<tr><th id="111">111</th><td><u>#<span data-ppcond="111">ifdef</span> <a class="macro" href="../../x86_64-softmmu/config-target.h.html#2" data-ref="_M/TARGET_X86_64">TARGET_X86_64</a></u></td></tr>
<tr><th id="112">112</th><td>    <em>int</em> <dfn class="tu decl" id="DisasContext::lma" title='DisasContext::lma' data-type='int' data-ref="DisasContext::lma">lma</dfn>;    <i  data-doc="DisasContext::lma">/* long mode active */</i></td></tr>
<tr><th id="113">113</th><td>    <em>int</em> <dfn class="tu decl" id="DisasContext::code64" title='DisasContext::code64' data-type='int' data-ref="DisasContext::code64">code64</dfn>; <i  data-doc="DisasContext::code64">/* 64 bit code segment */</i></td></tr>
<tr><th id="114">114</th><td>    <em>int</em> <dfn class="tu decl" id="DisasContext::rex_x" title='DisasContext::rex_x' data-type='int' data-ref="DisasContext::rex_x">rex_x</dfn>, <dfn class="tu decl" id="DisasContext::rex_b" title='DisasContext::rex_b' data-type='int' data-ref="DisasContext::rex_b">rex_b</dfn>;</td></tr>
<tr><th id="115">115</th><td><u>#<span data-ppcond="111">endif</span></u></td></tr>
<tr><th id="116">116</th><td>    <em>int</em> <dfn class="tu decl" id="DisasContext::vex_l" title='DisasContext::vex_l' data-type='int' data-ref="DisasContext::vex_l">vex_l</dfn>;  <i  data-doc="DisasContext::vex_l">/* vex vector length */</i></td></tr>
<tr><th id="117">117</th><td>    <em>int</em> <dfn class="tu decl" id="DisasContext::vex_v" title='DisasContext::vex_v' data-type='int' data-ref="DisasContext::vex_v">vex_v</dfn>;  <i  data-doc="DisasContext::vex_v">/* vex vvvv register, without 1's compliment.  */</i></td></tr>
<tr><th id="118">118</th><td>    <em>int</em> <dfn class="tu decl" id="DisasContext::ss32" title='DisasContext::ss32' data-type='int' data-ref="DisasContext::ss32">ss32</dfn>;   <i  data-doc="DisasContext::ss32">/* 32 bit stack segment */</i></td></tr>
<tr><th id="119">119</th><td>    <a class="typedef" href="cpu.h.html#CCOp" title='CCOp' data-type='enum CCOp' data-ref="CCOp">CCOp</a> <dfn class="tu decl" id="DisasContext::cc_op" title='DisasContext::cc_op' data-type='CCOp' data-ref="DisasContext::cc_op">cc_op</dfn>;  <i  data-doc="DisasContext::cc_op">/* current CC operation */</i></td></tr>
<tr><th id="120">120</th><td>    <span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="tu decl" id="DisasContext::cc_op_dirty" title='DisasContext::cc_op_dirty' data-type='_Bool' data-ref="DisasContext::cc_op_dirty">cc_op_dirty</dfn>;</td></tr>
<tr><th id="121">121</th><td>    <em>int</em> <dfn class="tu decl" id="DisasContext::addseg" title='DisasContext::addseg' data-type='int' data-ref="DisasContext::addseg">addseg</dfn>; <i  data-doc="DisasContext::addseg">/* non zero if either DS/ES/SS have a non zero base */</i></td></tr>
<tr><th id="122">122</th><td>    <em>int</em> <dfn class="tu decl" id="DisasContext::f_st" title='DisasContext::f_st' data-type='int' data-ref="DisasContext::f_st">f_st</dfn>;   <i  data-doc="DisasContext::f_st">/* currently unused */</i></td></tr>
<tr><th id="123">123</th><td>    <em>int</em> <dfn class="tu decl" id="DisasContext::vm86" title='DisasContext::vm86' data-type='int' data-ref="DisasContext::vm86">vm86</dfn>;   <i  data-doc="DisasContext::vm86">/* vm86 mode */</i></td></tr>
<tr><th id="124">124</th><td>    <em>int</em> <dfn class="tu decl" id="DisasContext::cpl" title='DisasContext::cpl' data-type='int' data-ref="DisasContext::cpl">cpl</dfn>;</td></tr>
<tr><th id="125">125</th><td>    <em>int</em> <dfn class="tu decl" id="DisasContext::iopl" title='DisasContext::iopl' data-type='int' data-ref="DisasContext::iopl">iopl</dfn>;</td></tr>
<tr><th id="126">126</th><td>    <em>int</em> <dfn class="tu decl" id="DisasContext::tf" title='DisasContext::tf' data-type='int' data-ref="DisasContext::tf">tf</dfn>;     <i  data-doc="DisasContext::tf">/* TF cpu flag */</i></td></tr>
<tr><th id="127">127</th><td>    <em>int</em> <dfn class="tu decl" id="DisasContext::singlestep_enabled" title='DisasContext::singlestep_enabled' data-type='int' data-ref="DisasContext::singlestep_enabled">singlestep_enabled</dfn>; <i  data-doc="DisasContext::singlestep_enabled">/* "hardware" single step enabled */</i></td></tr>
<tr><th id="128">128</th><td>    <em>int</em> <dfn class="tu decl" id="DisasContext::jmp_opt" title='DisasContext::jmp_opt' data-type='int' data-ref="DisasContext::jmp_opt">jmp_opt</dfn>; <i  data-doc="DisasContext::jmp_opt">/* use direct block chaining for direct jumps */</i></td></tr>
<tr><th id="129">129</th><td>    <em>int</em> <dfn class="tu decl" id="DisasContext::repz_opt" title='DisasContext::repz_opt' data-type='int' data-ref="DisasContext::repz_opt">repz_opt</dfn>; <i  data-doc="DisasContext::repz_opt">/* optimize jumps within repz instructions */</i></td></tr>
<tr><th id="130">130</th><td>    <em>int</em> <dfn class="tu decl" id="DisasContext::mem_index" title='DisasContext::mem_index' data-type='int' data-ref="DisasContext::mem_index">mem_index</dfn>; <i  data-doc="DisasContext::mem_index">/* select memory access functions */</i></td></tr>
<tr><th id="131">131</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="tu decl" id="DisasContext::flags" title='DisasContext::flags' data-type='uint64_t' data-ref="DisasContext::flags">flags</dfn>; <i  data-doc="DisasContext::flags">/* all execution flags */</i></td></tr>
<tr><th id="132">132</th><td>    <b>struct</b> <a class="type" href="../../include/exec/exec-all.h.html#TranslationBlock" title='TranslationBlock' data-ref="TranslationBlock">TranslationBlock</a> *<dfn class="tu decl" id="DisasContext::tb" title='DisasContext::tb' data-type='struct TranslationBlock *' data-ref="DisasContext::tb">tb</dfn>;</td></tr>
<tr><th id="133">133</th><td>    <em>int</em> <dfn class="tu decl" id="DisasContext::popl_esp_hack" title='DisasContext::popl_esp_hack' data-type='int' data-ref="DisasContext::popl_esp_hack">popl_esp_hack</dfn>; <i  data-doc="DisasContext::popl_esp_hack">/* for correct popl with esp base handling */</i></td></tr>
<tr><th id="134">134</th><td>    <em>int</em> <dfn class="tu decl" id="DisasContext::rip_offset" title='DisasContext::rip_offset' data-type='int' data-ref="DisasContext::rip_offset">rip_offset</dfn>; <i  data-doc="DisasContext::rip_offset">/* only used in x86_64, but left for simplicity */</i></td></tr>
<tr><th id="135">135</th><td>    <em>int</em> <dfn class="tu decl" id="DisasContext::cpuid_features" title='DisasContext::cpuid_features' data-type='int' data-ref="DisasContext::cpuid_features">cpuid_features</dfn>;</td></tr>
<tr><th id="136">136</th><td>    <em>int</em> <dfn class="tu decl" id="DisasContext::cpuid_ext_features" title='DisasContext::cpuid_ext_features' data-type='int' data-ref="DisasContext::cpuid_ext_features">cpuid_ext_features</dfn>;</td></tr>
<tr><th id="137">137</th><td>    <em>int</em> <dfn class="tu decl" id="DisasContext::cpuid_ext2_features" title='DisasContext::cpuid_ext2_features' data-type='int' data-ref="DisasContext::cpuid_ext2_features">cpuid_ext2_features</dfn>;</td></tr>
<tr><th id="138">138</th><td>    <em>int</em> <dfn class="tu decl" id="DisasContext::cpuid_ext3_features" title='DisasContext::cpuid_ext3_features' data-type='int' data-ref="DisasContext::cpuid_ext3_features">cpuid_ext3_features</dfn>;</td></tr>
<tr><th id="139">139</th><td>    <em>int</em> <dfn class="tu decl" id="DisasContext::cpuid_7_0_ebx_features" title='DisasContext::cpuid_7_0_ebx_features' data-type='int' data-ref="DisasContext::cpuid_7_0_ebx_features">cpuid_7_0_ebx_features</dfn>;</td></tr>
<tr><th id="140">140</th><td>    <em>int</em> <dfn class="tu decl" id="DisasContext::cpuid_xsave_features" title='DisasContext::cpuid_xsave_features' data-type='int' data-ref="DisasContext::cpuid_xsave_features">cpuid_xsave_features</dfn>;</td></tr>
<tr><th id="141">141</th><td>} <dfn class="typedef" id="DisasContext" title='DisasContext' data-type='struct DisasContext' data-ref="DisasContext">DisasContext</dfn>;</td></tr>
<tr><th id="142">142</th><td></td></tr>
<tr><th id="143">143</th><td><em>static</em> <em>void</em> <a class="tu decl" href="#gen_eob" title='gen_eob' data-type='void gen_eob(DisasContext * s)' data-ref="gen_eob">gen_eob</a>(<a class="typedef" href="#DisasContext" title='DisasContext' data-type='struct DisasContext' data-ref="DisasContext">DisasContext</a> *<dfn class="local col2 decl" id="682s" title='s' data-type='DisasContext *' data-ref="682s">s</dfn>);</td></tr>
<tr><th id="144">144</th><td><em>static</em> <em>void</em> <a class="tu decl" href="#gen_jr" title='gen_jr' data-type='void gen_jr(DisasContext * s, TCGv_i64 dest)' data-ref="gen_jr">gen_jr</a>(<a class="typedef" href="#DisasContext" title='DisasContext' data-type='struct DisasContext' data-ref="DisasContext">DisasContext</a> *<dfn class="local col3 decl" id="683s" title='s' data-type='DisasContext *' data-ref="683s">s</dfn>, <a class="macro" href="../../tcg/tcg.h.html#438" title="TCGv_i64" data-ref="_M/TCGv">TCGv</a> <dfn class="local col4 decl" id="684dest" title='dest' data-type='TCGv_i64' data-ref="684dest">dest</dfn>);</td></tr>
<tr><th id="145">145</th><td><em>static</em> <em>void</em> <a class="tu decl" href="#gen_jmp" title='gen_jmp' data-type='void gen_jmp(DisasContext * s, target_ulong eip)' data-ref="gen_jmp">gen_jmp</a>(<a class="typedef" href="#DisasContext" title='DisasContext' data-type='struct DisasContext' data-ref="DisasContext">DisasContext</a> *<dfn class="local col5 decl" id="685s" title='s' data-type='DisasContext *' data-ref="685s">s</dfn>, <a class="typedef" href="../../include/exec/cpu-defs.h.html#target_ulong" title='target_ulong' data-type='uint64_t' data-ref="target_ulong">target_ulong</a> <dfn class="local col6 decl" id="686eip" title='eip' data-type='target_ulong' data-ref="686eip">eip</dfn>);</td></tr>
<tr><th id="146">146</th><td><em>static</em> <em>void</em> <a class="tu decl" href="#gen_jmp_tb" title='gen_jmp_tb' data-type='void gen_jmp_tb(DisasContext * s, target_ulong eip, int tb_num)' data-ref="gen_jmp_tb">gen_jmp_tb</a>(<a class="typedef" href="#DisasContext" title='DisasContext' data-type='struct DisasContext' data-ref="DisasContext">DisasContext</a> *<dfn class="local col7 decl" id="687s" title='s' data-type='DisasContext *' data-ref="687s">s</dfn>, <a class="typedef" href="../../include/exec/cpu-defs.h.html#target_ulong" title='target_ulong' data-type='uint64_t' data-ref="target_ulong">target_ulong</a> <dfn class="local col8 decl" id="688eip" title='eip' data-type='target_ulong' data-ref="688eip">eip</dfn>, <em>int</em> <dfn class="local col9 decl" id="689tb_num" title='tb_num' data-type='int' data-ref="689tb_num">tb_num</dfn>);</td></tr>
<tr><th id="147">147</th><td><em>static</em> <em>void</em> <a class="tu decl" href="#gen_op" title='gen_op' data-type='void gen_op(DisasContext * s1, int op, TCGMemOp ot, int d)' data-ref="gen_op">gen_op</a>(<a class="typedef" href="#DisasContext" title='DisasContext' data-type='struct DisasContext' data-ref="DisasContext">DisasContext</a> *<dfn class="local col0 decl" id="690s1" title='s1' data-type='DisasContext *' data-ref="690s1">s1</dfn>, <em>int</em> <dfn class="local col1 decl" id="691op" title='op' data-type='int' data-ref="691op">op</dfn>, <a class="typedef" href="../../tcg/tcg.h.html#TCGMemOp" title='TCGMemOp' data-type='enum TCGMemOp' data-ref="TCGMemOp">TCGMemOp</a> <dfn class="local col2 decl" id="692ot" title='ot' data-type='TCGMemOp' data-ref="692ot">ot</dfn>, <em>int</em> <dfn class="local col3 decl" id="693d" title='d' data-type='int' data-ref="693d">d</dfn>);</td></tr>
<tr><th id="148">148</th><td></td></tr>
<tr><th id="149">149</th><td><i>/* i386 arith/logic operations */</i></td></tr>
<tr><th id="150">150</th><td><b>enum</b> {</td></tr>
<tr><th id="151">151</th><td>    <dfn class="enum" id="OP_ADDL" title='OP_ADDL' data-ref="OP_ADDL">OP_ADDL</dfn>,</td></tr>
<tr><th id="152">152</th><td>    <dfn class="enum" id="OP_ORL" title='OP_ORL' data-ref="OP_ORL">OP_ORL</dfn>,</td></tr>
<tr><th id="153">153</th><td>    <dfn class="enum" id="OP_ADCL" title='OP_ADCL' data-ref="OP_ADCL">OP_ADCL</dfn>,</td></tr>
<tr><th id="154">154</th><td>    <dfn class="enum" id="OP_SBBL" title='OP_SBBL' data-ref="OP_SBBL">OP_SBBL</dfn>,</td></tr>
<tr><th id="155">155</th><td>    <dfn class="enum" id="OP_ANDL" title='OP_ANDL' data-ref="OP_ANDL">OP_ANDL</dfn>,</td></tr>
<tr><th id="156">156</th><td>    <dfn class="enum" id="OP_SUBL" title='OP_SUBL' data-ref="OP_SUBL">OP_SUBL</dfn>,</td></tr>
<tr><th id="157">157</th><td>    <dfn class="enum" id="OP_XORL" title='OP_XORL' data-ref="OP_XORL">OP_XORL</dfn>,</td></tr>
<tr><th id="158">158</th><td>    <dfn class="enum" id="OP_CMPL" title='OP_CMPL' data-ref="OP_CMPL">OP_CMPL</dfn>,</td></tr>
<tr><th id="159">159</th><td>};</td></tr>
<tr><th id="160">160</th><td></td></tr>
<tr><th id="161">161</th><td><i>/* i386 shift ops */</i></td></tr>
<tr><th id="162">162</th><td><b>enum</b> {</td></tr>
<tr><th id="163">163</th><td>    <dfn class="enum" id="OP_ROL" title='OP_ROL' data-ref="OP_ROL">OP_ROL</dfn>,</td></tr>
<tr><th id="164">164</th><td>    <dfn class="enum" id="OP_ROR" title='OP_ROR' data-ref="OP_ROR">OP_ROR</dfn>,</td></tr>
<tr><th id="165">165</th><td>    <dfn class="enum" id="OP_RCL" title='OP_RCL' data-ref="OP_RCL">OP_RCL</dfn>,</td></tr>
<tr><th id="166">166</th><td>    <dfn class="enum" id="OP_RCR" title='OP_RCR' data-ref="OP_RCR">OP_RCR</dfn>,</td></tr>
<tr><th id="167">167</th><td>    <dfn class="enum" id="OP_SHL" title='OP_SHL' data-ref="OP_SHL">OP_SHL</dfn>,</td></tr>
<tr><th id="168">168</th><td>    <dfn class="enum" id="OP_SHR" title='OP_SHR' data-ref="OP_SHR">OP_SHR</dfn>,</td></tr>
<tr><th id="169">169</th><td>    <dfn class="enum" id="OP_SHL1" title='OP_SHL1' data-ref="OP_SHL1">OP_SHL1</dfn>, <i>/* undocumented */</i></td></tr>
<tr><th id="170">170</th><td>    <dfn class="enum" id="OP_SAR" title='OP_SAR' data-ref="OP_SAR">OP_SAR</dfn> = <var>7</var>,</td></tr>
<tr><th id="171">171</th><td>};</td></tr>
<tr><th id="172">172</th><td></td></tr>
<tr><th id="173">173</th><td><b>enum</b> {</td></tr>
<tr><th id="174">174</th><td>    <dfn class="enum" id="JCC_O" title='JCC_O' data-ref="JCC_O">JCC_O</dfn>,</td></tr>
<tr><th id="175">175</th><td>    <dfn class="enum" id="JCC_B" title='JCC_B' data-ref="JCC_B">JCC_B</dfn>,</td></tr>
<tr><th id="176">176</th><td>    <dfn class="enum" id="JCC_Z" title='JCC_Z' data-ref="JCC_Z">JCC_Z</dfn>,</td></tr>
<tr><th id="177">177</th><td>    <dfn class="enum" id="JCC_BE" title='JCC_BE' data-ref="JCC_BE">JCC_BE</dfn>,</td></tr>
<tr><th id="178">178</th><td>    <dfn class="enum" id="JCC_S" title='JCC_S' data-ref="JCC_S">JCC_S</dfn>,</td></tr>
<tr><th id="179">179</th><td>    <dfn class="enum" id="JCC_P" title='JCC_P' data-ref="JCC_P">JCC_P</dfn>,</td></tr>
<tr><th id="180">180</th><td>    <dfn class="enum" id="JCC_L" title='JCC_L' data-ref="JCC_L">JCC_L</dfn>,</td></tr>
<tr><th id="181">181</th><td>    <dfn class="enum" id="JCC_LE" title='JCC_LE' data-ref="JCC_LE">JCC_LE</dfn>,</td></tr>
<tr><th id="182">182</th><td>};</td></tr>
<tr><th id="183">183</th><td></td></tr>
<tr><th id="184">184</th><td><b>enum</b> {</td></tr>
<tr><th id="185">185</th><td>    <i>/* I386 int registers */</i></td></tr>
<tr><th id="186">186</th><td>    <dfn class="enum" id="OR_EAX" title='OR_EAX' data-ref="OR_EAX">OR_EAX</dfn>,   <i>/* MUST be even numbered */</i></td></tr>
<tr><th id="187">187</th><td>    <dfn class="enum" id="OR_ECX" title='OR_ECX' data-ref="OR_ECX">OR_ECX</dfn>,</td></tr>
<tr><th id="188">188</th><td>    <dfn class="enum" id="OR_EDX" title='OR_EDX' data-ref="OR_EDX">OR_EDX</dfn>,</td></tr>
<tr><th id="189">189</th><td>    <dfn class="enum" id="OR_EBX" title='OR_EBX' data-ref="OR_EBX">OR_EBX</dfn>,</td></tr>
<tr><th id="190">190</th><td>    <dfn class="enum" id="OR_ESP" title='OR_ESP' data-ref="OR_ESP">OR_ESP</dfn>,</td></tr>
<tr><th id="191">191</th><td>    <dfn class="enum" id="OR_EBP" title='OR_EBP' data-ref="OR_EBP">OR_EBP</dfn>,</td></tr>
<tr><th id="192">192</th><td>    <dfn class="enum" id="OR_ESI" title='OR_ESI' data-ref="OR_ESI">OR_ESI</dfn>,</td></tr>
<tr><th id="193">193</th><td>    <dfn class="enum" id="OR_EDI" title='OR_EDI' data-ref="OR_EDI">OR_EDI</dfn>,</td></tr>
<tr><th id="194">194</th><td></td></tr>
<tr><th id="195">195</th><td>    <dfn class="enum" id="OR_TMP0" title='OR_TMP0' data-ref="OR_TMP0">OR_TMP0</dfn> = <var>16</var>,    <i>/* temporary operand register */</i></td></tr>
<tr><th id="196">196</th><td>    <dfn class="enum" id="OR_TMP1" title='OR_TMP1' data-ref="OR_TMP1">OR_TMP1</dfn>,</td></tr>
<tr><th id="197">197</th><td>    <dfn class="enum" id="OR_A0" title='OR_A0' data-ref="OR_A0">OR_A0</dfn>, <i>/* temporary register used when doing address evaluation */</i></td></tr>
<tr><th id="198">198</th><td>};</td></tr>
<tr><th id="199">199</th><td></td></tr>
<tr><th id="200">200</th><td><b>enum</b> {</td></tr>
<tr><th id="201">201</th><td>    <dfn class="enum" id="USES_CC_DST" title='USES_CC_DST' data-ref="USES_CC_DST">USES_CC_DST</dfn>  = <var>1</var>,</td></tr>
<tr><th id="202">202</th><td>    <dfn class="enum" id="USES_CC_SRC" title='USES_CC_SRC' data-ref="USES_CC_SRC">USES_CC_SRC</dfn>  = <var>2</var>,</td></tr>
<tr><th id="203">203</th><td>    <dfn class="enum" id="USES_CC_SRC2" title='USES_CC_SRC2' data-ref="USES_CC_SRC2">USES_CC_SRC2</dfn> = <var>4</var>,</td></tr>
<tr><th id="204">204</th><td>    <dfn class="enum" id="USES_CC_SRCT" title='USES_CC_SRCT' data-ref="USES_CC_SRCT">USES_CC_SRCT</dfn> = <var>8</var>,</td></tr>
<tr><th id="205">205</th><td>};</td></tr>
<tr><th id="206">206</th><td></td></tr>
<tr><th id="207">207</th><td><i  data-doc="cc_op_live">/* Bit set if the global variable is live after setting CC_OP to X.  */</i></td></tr>
<tr><th id="208">208</th><td><em>static</em> <em>const</em> <a class="typedef" href="../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> <dfn class="tu decl def" id="cc_op_live" title='cc_op_live' data-type='const uint8_t [51]' data-ref="cc_op_live">cc_op_live</dfn>[<a class="enum" href="cpu.h.html#CC_OP_NB" title='CC_OP_NB' data-ref="CC_OP_NB">CC_OP_NB</a>] = {</td></tr>
<tr><th id="209">209</th><td>    [<a class="enum" href="cpu.h.html#CC_OP_DYNAMIC" title='CC_OP_DYNAMIC' data-ref="CC_OP_DYNAMIC">CC_OP_DYNAMIC</a>] = <a class="enum" href="#USES_CC_DST" title='USES_CC_DST' data-ref="USES_CC_DST">USES_CC_DST</a> | <a class="enum" href="#USES_CC_SRC" title='USES_CC_SRC' data-ref="USES_CC_SRC">USES_CC_SRC</a> | <a class="enum" href="#USES_CC_SRC2" title='USES_CC_SRC2' data-ref="USES_CC_SRC2">USES_CC_SRC2</a>,</td></tr>
<tr><th id="210">210</th><td>    [<a class="enum" href="cpu.h.html#CC_OP_EFLAGS" title='CC_OP_EFLAGS' data-ref="CC_OP_EFLAGS">CC_OP_EFLAGS</a>] = <a class="enum" href="#USES_CC_SRC" title='USES_CC_SRC' data-ref="USES_CC_SRC">USES_CC_SRC</a>,</td></tr>
<tr><th id="211">211</th><td>    [<a class="enum" href="cpu.h.html#CC_OP_MULB" title='CC_OP_MULB' data-ref="CC_OP_MULB">CC_OP_MULB</a> ... <a class="enum" href="cpu.h.html#CC_OP_MULQ" title='CC_OP_MULQ' data-ref="CC_OP_MULQ">CC_OP_MULQ</a>] = <a class="enum" href="#USES_CC_DST" title='USES_CC_DST' data-ref="USES_CC_DST">USES_CC_DST</a> | <a class="enum" href="#USES_CC_SRC" title='USES_CC_SRC' data-ref="USES_CC_SRC">USES_CC_SRC</a>,</td></tr>
<tr><th id="212">212</th><td>    [<a class="enum" href="cpu.h.html#CC_OP_ADDB" title='CC_OP_ADDB' data-ref="CC_OP_ADDB">CC_OP_ADDB</a> ... <a class="enum" href="cpu.h.html#CC_OP_ADDQ" title='CC_OP_ADDQ' data-ref="CC_OP_ADDQ">CC_OP_ADDQ</a>] = <a class="enum" href="#USES_CC_DST" title='USES_CC_DST' data-ref="USES_CC_DST">USES_CC_DST</a> | <a class="enum" href="#USES_CC_SRC" title='USES_CC_SRC' data-ref="USES_CC_SRC">USES_CC_SRC</a>,</td></tr>
<tr><th id="213">213</th><td>    [<a class="enum" href="cpu.h.html#CC_OP_ADCB" title='CC_OP_ADCB' data-ref="CC_OP_ADCB">CC_OP_ADCB</a> ... <a class="enum" href="cpu.h.html#CC_OP_ADCQ" title='CC_OP_ADCQ' data-ref="CC_OP_ADCQ">CC_OP_ADCQ</a>] = <a class="enum" href="#USES_CC_DST" title='USES_CC_DST' data-ref="USES_CC_DST">USES_CC_DST</a> | <a class="enum" href="#USES_CC_SRC" title='USES_CC_SRC' data-ref="USES_CC_SRC">USES_CC_SRC</a> | <a class="enum" href="#USES_CC_SRC2" title='USES_CC_SRC2' data-ref="USES_CC_SRC2">USES_CC_SRC2</a>,</td></tr>
<tr><th id="214">214</th><td>    [<a class="enum" href="cpu.h.html#CC_OP_SUBB" title='CC_OP_SUBB' data-ref="CC_OP_SUBB">CC_OP_SUBB</a> ... <a class="enum" href="cpu.h.html#CC_OP_SUBQ" title='CC_OP_SUBQ' data-ref="CC_OP_SUBQ">CC_OP_SUBQ</a>] = <a class="enum" href="#USES_CC_DST" title='USES_CC_DST' data-ref="USES_CC_DST">USES_CC_DST</a> | <a class="enum" href="#USES_CC_SRC" title='USES_CC_SRC' data-ref="USES_CC_SRC">USES_CC_SRC</a> | <a class="enum" href="#USES_CC_SRCT" title='USES_CC_SRCT' data-ref="USES_CC_SRCT">USES_CC_SRCT</a>,</td></tr>
<tr><th id="215">215</th><td>    [<a class="enum" href="cpu.h.html#CC_OP_SBBB" title='CC_OP_SBBB' data-ref="CC_OP_SBBB">CC_OP_SBBB</a> ... <a class="enum" href="cpu.h.html#CC_OP_SBBQ" title='CC_OP_SBBQ' data-ref="CC_OP_SBBQ">CC_OP_SBBQ</a>] = <a class="enum" href="#USES_CC_DST" title='USES_CC_DST' data-ref="USES_CC_DST">USES_CC_DST</a> | <a class="enum" href="#USES_CC_SRC" title='USES_CC_SRC' data-ref="USES_CC_SRC">USES_CC_SRC</a> | <a class="enum" href="#USES_CC_SRC2" title='USES_CC_SRC2' data-ref="USES_CC_SRC2">USES_CC_SRC2</a>,</td></tr>
<tr><th id="216">216</th><td>    [<a class="enum" href="cpu.h.html#CC_OP_LOGICB" title='CC_OP_LOGICB' data-ref="CC_OP_LOGICB">CC_OP_LOGICB</a> ... <a class="enum" href="cpu.h.html#CC_OP_LOGICQ" title='CC_OP_LOGICQ' data-ref="CC_OP_LOGICQ">CC_OP_LOGICQ</a>] = <a class="enum" href="#USES_CC_DST" title='USES_CC_DST' data-ref="USES_CC_DST">USES_CC_DST</a>,</td></tr>
<tr><th id="217">217</th><td>    [<a class="enum" href="cpu.h.html#CC_OP_INCB" title='CC_OP_INCB' data-ref="CC_OP_INCB">CC_OP_INCB</a> ... <a class="enum" href="cpu.h.html#CC_OP_INCQ" title='CC_OP_INCQ' data-ref="CC_OP_INCQ">CC_OP_INCQ</a>] = <a class="enum" href="#USES_CC_DST" title='USES_CC_DST' data-ref="USES_CC_DST">USES_CC_DST</a> | <a class="enum" href="#USES_CC_SRC" title='USES_CC_SRC' data-ref="USES_CC_SRC">USES_CC_SRC</a>,</td></tr>
<tr><th id="218">218</th><td>    [<a class="enum" href="cpu.h.html#CC_OP_DECB" title='CC_OP_DECB' data-ref="CC_OP_DECB">CC_OP_DECB</a> ... <a class="enum" href="cpu.h.html#CC_OP_DECQ" title='CC_OP_DECQ' data-ref="CC_OP_DECQ">CC_OP_DECQ</a>] = <a class="enum" href="#USES_CC_DST" title='USES_CC_DST' data-ref="USES_CC_DST">USES_CC_DST</a> | <a class="enum" href="#USES_CC_SRC" title='USES_CC_SRC' data-ref="USES_CC_SRC">USES_CC_SRC</a>,</td></tr>
<tr><th id="219">219</th><td>    [<a class="enum" href="cpu.h.html#CC_OP_SHLB" title='CC_OP_SHLB' data-ref="CC_OP_SHLB">CC_OP_SHLB</a> ... <a class="enum" href="cpu.h.html#CC_OP_SHLQ" title='CC_OP_SHLQ' data-ref="CC_OP_SHLQ">CC_OP_SHLQ</a>] = <a class="enum" href="#USES_CC_DST" title='USES_CC_DST' data-ref="USES_CC_DST">USES_CC_DST</a> | <a class="enum" href="#USES_CC_SRC" title='USES_CC_SRC' data-ref="USES_CC_SRC">USES_CC_SRC</a>,</td></tr>
<tr><th id="220">220</th><td>    [<a class="enum" href="cpu.h.html#CC_OP_SARB" title='CC_OP_SARB' data-ref="CC_OP_SARB">CC_OP_SARB</a> ... <a class="enum" href="cpu.h.html#CC_OP_SARQ" title='CC_OP_SARQ' data-ref="CC_OP_SARQ">CC_OP_SARQ</a>] = <a class="enum" href="#USES_CC_DST" title='USES_CC_DST' data-ref="USES_CC_DST">USES_CC_DST</a> | <a class="enum" href="#USES_CC_SRC" title='USES_CC_SRC' data-ref="USES_CC_SRC">USES_CC_SRC</a>,</td></tr>
<tr><th id="221">221</th><td>    [<a class="enum" href="cpu.h.html#CC_OP_BMILGB" title='CC_OP_BMILGB' data-ref="CC_OP_BMILGB">CC_OP_BMILGB</a> ... <a class="enum" href="cpu.h.html#CC_OP_BMILGQ" title='CC_OP_BMILGQ' data-ref="CC_OP_BMILGQ">CC_OP_BMILGQ</a>] = <a class="enum" href="#USES_CC_DST" title='USES_CC_DST' data-ref="USES_CC_DST">USES_CC_DST</a> | <a class="enum" href="#USES_CC_SRC" title='USES_CC_SRC' data-ref="USES_CC_SRC">USES_CC_SRC</a>,</td></tr>
<tr><th id="222">222</th><td>    [<a class="enum" href="cpu.h.html#CC_OP_ADCX" title='CC_OP_ADCX' data-ref="CC_OP_ADCX">CC_OP_ADCX</a>] = <a class="enum" href="#USES_CC_DST" title='USES_CC_DST' data-ref="USES_CC_DST">USES_CC_DST</a> | <a class="enum" href="#USES_CC_SRC" title='USES_CC_SRC' data-ref="USES_CC_SRC">USES_CC_SRC</a>,</td></tr>
<tr><th id="223">223</th><td>    [<a class="enum" href="cpu.h.html#CC_OP_ADOX" title='CC_OP_ADOX' data-ref="CC_OP_ADOX">CC_OP_ADOX</a>] = <a class="enum" href="#USES_CC_SRC" title='USES_CC_SRC' data-ref="USES_CC_SRC">USES_CC_SRC</a> | <a class="enum" href="#USES_CC_SRC2" title='USES_CC_SRC2' data-ref="USES_CC_SRC2">USES_CC_SRC2</a>,</td></tr>
<tr><th id="224">224</th><td>    [<a class="enum" href="cpu.h.html#CC_OP_ADCOX" title='CC_OP_ADCOX' data-ref="CC_OP_ADCOX">CC_OP_ADCOX</a>] = <a class="enum" href="#USES_CC_DST" title='USES_CC_DST' data-ref="USES_CC_DST">USES_CC_DST</a> | <a class="enum" href="#USES_CC_SRC" title='USES_CC_SRC' data-ref="USES_CC_SRC">USES_CC_SRC</a> | <a class="enum" href="#USES_CC_SRC2" title='USES_CC_SRC2' data-ref="USES_CC_SRC2">USES_CC_SRC2</a>,</td></tr>
<tr><th id="225">225</th><td>    [<a class="enum" href="cpu.h.html#CC_OP_CLR" title='CC_OP_CLR' data-ref="CC_OP_CLR">CC_OP_CLR</a>] = <var>0</var>,</td></tr>
<tr><th id="226">226</th><td>    [<a class="enum" href="cpu.h.html#CC_OP_POPCNT" title='CC_OP_POPCNT' data-ref="CC_OP_POPCNT">CC_OP_POPCNT</a>] = <a class="enum" href="#USES_CC_SRC" title='USES_CC_SRC' data-ref="USES_CC_SRC">USES_CC_SRC</a>,</td></tr>
<tr><th id="227">227</th><td>};</td></tr>
<tr><th id="228">228</th><td></td></tr>
<tr><th id="229">229</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="set_cc_op" title='set_cc_op' data-type='void set_cc_op(DisasContext * s, CCOp op)' data-ref="set_cc_op">set_cc_op</dfn>(<a class="typedef" href="#DisasContext" title='DisasContext' data-type='struct DisasContext' data-ref="DisasContext">DisasContext</a> *<dfn class="local col4 decl" id="694s" title='s' data-type='DisasContext *' data-ref="694s">s</dfn>, <a class="typedef" href="cpu.h.html#CCOp" title='CCOp' data-type='enum CCOp' data-ref="CCOp">CCOp</a> <dfn class="local col5 decl" id="695op" title='op' data-type='CCOp' data-ref="695op">op</dfn>)</td></tr>
<tr><th id="230">230</th><td>{</td></tr>
<tr><th id="231">231</th><td>    <em>int</em> <dfn class="local col6 decl" id="696dead" title='dead' data-type='int' data-ref="696dead">dead</dfn>;</td></tr>
<tr><th id="232">232</th><td></td></tr>
<tr><th id="233">233</th><td>    <b>if</b> (<a class="local col4 ref" href="#694s" title='s' data-ref="694s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cc_op" title='DisasContext::cc_op' data-use='r' data-ref="DisasContext::cc_op">cc_op</a> == <a class="local col5 ref" href="#695op" title='op' data-ref="695op">op</a>) {</td></tr>
<tr><th id="234">234</th><td>        <b>return</b>;</td></tr>
<tr><th id="235">235</th><td>    }</td></tr>
<tr><th id="236">236</th><td></td></tr>
<tr><th id="237">237</th><td>    <i>/* Discard CC computation that will no longer be used.  */</i></td></tr>
<tr><th id="238">238</th><td>    <a class="local col6 ref" href="#696dead" title='dead' data-ref="696dead">dead</a> = <a class="tu ref" href="#cc_op_live" title='cc_op_live' data-use='r' data-ref="cc_op_live">cc_op_live</a>[<a class="local col4 ref" href="#694s" title='s' data-ref="694s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cc_op" title='DisasContext::cc_op' data-use='r' data-ref="DisasContext::cc_op">cc_op</a>] &amp; ~<a class="tu ref" href="#cc_op_live" title='cc_op_live' data-use='r' data-ref="cc_op_live">cc_op_live</a>[<a class="local col5 ref" href="#695op" title='op' data-ref="695op">op</a>];</td></tr>
<tr><th id="239">239</th><td>    <b>if</b> (<a class="local col6 ref" href="#696dead" title='dead' data-ref="696dead">dead</a> &amp; <a class="enum" href="#USES_CC_DST" title='USES_CC_DST' data-ref="USES_CC_DST">USES_CC_DST</a>) {</td></tr>
<tr><th id="240">240</th><td>        <a class="macro" href="../../tcg/tcg-op.h.html#961" title="tcg_gen_discard_i64" data-ref="_M/tcg_gen_discard_tl">tcg_gen_discard_tl</a>(<a class="tu ref" href="#cpu_cc_dst" title='cpu_cc_dst' data-use='r' data-ref="cpu_cc_dst">cpu_cc_dst</a>);</td></tr>
<tr><th id="241">241</th><td>    }</td></tr>
<tr><th id="242">242</th><td>    <b>if</b> (<a class="local col6 ref" href="#696dead" title='dead' data-ref="696dead">dead</a> &amp; <a class="enum" href="#USES_CC_SRC" title='USES_CC_SRC' data-ref="USES_CC_SRC">USES_CC_SRC</a>) {</td></tr>
<tr><th id="243">243</th><td>        <a class="macro" href="../../tcg/tcg-op.h.html#961" title="tcg_gen_discard_i64" data-ref="_M/tcg_gen_discard_tl">tcg_gen_discard_tl</a>(<a class="tu ref" href="#cpu_cc_src" title='cpu_cc_src' data-use='r' data-ref="cpu_cc_src">cpu_cc_src</a>);</td></tr>
<tr><th id="244">244</th><td>    }</td></tr>
<tr><th id="245">245</th><td>    <b>if</b> (<a class="local col6 ref" href="#696dead" title='dead' data-ref="696dead">dead</a> &amp; <a class="enum" href="#USES_CC_SRC2" title='USES_CC_SRC2' data-ref="USES_CC_SRC2">USES_CC_SRC2</a>) {</td></tr>
<tr><th id="246">246</th><td>        <a class="macro" href="../../tcg/tcg-op.h.html#961" title="tcg_gen_discard_i64" data-ref="_M/tcg_gen_discard_tl">tcg_gen_discard_tl</a>(<a class="tu ref" href="#cpu_cc_src2" title='cpu_cc_src2' data-use='r' data-ref="cpu_cc_src2">cpu_cc_src2</a>);</td></tr>
<tr><th id="247">247</th><td>    }</td></tr>
<tr><th id="248">248</th><td>    <b>if</b> (<a class="local col6 ref" href="#696dead" title='dead' data-ref="696dead">dead</a> &amp; <a class="enum" href="#USES_CC_SRCT" title='USES_CC_SRCT' data-ref="USES_CC_SRCT">USES_CC_SRCT</a>) {</td></tr>
<tr><th id="249">249</th><td>        <a class="macro" href="../../tcg/tcg-op.h.html#961" title="tcg_gen_discard_i64" data-ref="_M/tcg_gen_discard_tl">tcg_gen_discard_tl</a>(<a class="tu ref" href="#cpu_cc_srcT" title='cpu_cc_srcT' data-use='r' data-ref="cpu_cc_srcT">cpu_cc_srcT</a>);</td></tr>
<tr><th id="250">250</th><td>    }</td></tr>
<tr><th id="251">251</th><td></td></tr>
<tr><th id="252">252</th><td>    <b>if</b> (<a class="local col5 ref" href="#695op" title='op' data-ref="695op">op</a> == <a class="enum" href="cpu.h.html#CC_OP_DYNAMIC" title='CC_OP_DYNAMIC' data-ref="CC_OP_DYNAMIC">CC_OP_DYNAMIC</a>) {</td></tr>
<tr><th id="253">253</th><td>        <i>/* The DYNAMIC setting is translator only, and should never be</i></td></tr>
<tr><th id="254">254</th><td><i>           stored.  Thus we always consider it clean.  */</i></td></tr>
<tr><th id="255">255</th><td>        <a class="local col4 ref" href="#694s" title='s' data-ref="694s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cc_op_dirty" title='DisasContext::cc_op_dirty' data-use='w' data-ref="DisasContext::cc_op_dirty">cc_op_dirty</a> = <span class="macro" title="0" data-ref="_M/false">false</span>;</td></tr>
<tr><th id="256">256</th><td>    } <b>else</b> {</td></tr>
<tr><th id="257">257</th><td>        <i>/* Discard any computed CC_OP value (see shifts).  */</i></td></tr>
<tr><th id="258">258</th><td>        <b>if</b> (<a class="local col4 ref" href="#694s" title='s' data-ref="694s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cc_op" title='DisasContext::cc_op' data-use='r' data-ref="DisasContext::cc_op">cc_op</a> == <a class="enum" href="cpu.h.html#CC_OP_DYNAMIC" title='CC_OP_DYNAMIC' data-ref="CC_OP_DYNAMIC">CC_OP_DYNAMIC</a>) {</td></tr>
<tr><th id="259">259</th><td>            <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_discard_i32" title='tcg_gen_discard_i32' data-ref="tcg_gen_discard_i32">tcg_gen_discard_i32</a>(<a class="tu ref" href="#cpu_cc_op" title='cpu_cc_op' data-use='r' data-ref="cpu_cc_op">cpu_cc_op</a>);</td></tr>
<tr><th id="260">260</th><td>        }</td></tr>
<tr><th id="261">261</th><td>        <a class="local col4 ref" href="#694s" title='s' data-ref="694s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cc_op_dirty" title='DisasContext::cc_op_dirty' data-use='w' data-ref="DisasContext::cc_op_dirty">cc_op_dirty</a> = <span class="macro" title="1" data-ref="_M/true">true</span>;</td></tr>
<tr><th id="262">262</th><td>    }</td></tr>
<tr><th id="263">263</th><td>    <a class="local col4 ref" href="#694s" title='s' data-ref="694s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cc_op" title='DisasContext::cc_op' data-use='w' data-ref="DisasContext::cc_op">cc_op</a> = <a class="local col5 ref" href="#695op" title='op' data-ref="695op">op</a>;</td></tr>
<tr><th id="264">264</th><td>}</td></tr>
<tr><th id="265">265</th><td></td></tr>
<tr><th id="266">266</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="gen_update_cc_op" title='gen_update_cc_op' data-type='void gen_update_cc_op(DisasContext * s)' data-ref="gen_update_cc_op">gen_update_cc_op</dfn>(<a class="typedef" href="#DisasContext" title='DisasContext' data-type='struct DisasContext' data-ref="DisasContext">DisasContext</a> *<dfn class="local col7 decl" id="697s" title='s' data-type='DisasContext *' data-ref="697s">s</dfn>)</td></tr>
<tr><th id="267">267</th><td>{</td></tr>
<tr><th id="268">268</th><td>    <b>if</b> (<a class="local col7 ref" href="#697s" title='s' data-ref="697s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cc_op_dirty" title='DisasContext::cc_op_dirty' data-use='r' data-ref="DisasContext::cc_op_dirty">cc_op_dirty</a>) {</td></tr>
<tr><th id="269">269</th><td>        <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_movi_i32" title='tcg_gen_movi_i32' data-ref="tcg_gen_movi_i32">tcg_gen_movi_i32</a>(<a class="tu ref" href="#cpu_cc_op" title='cpu_cc_op' data-use='r' data-ref="cpu_cc_op">cpu_cc_op</a>, <a class="local col7 ref" href="#697s" title='s' data-ref="697s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cc_op" title='DisasContext::cc_op' data-use='r' data-ref="DisasContext::cc_op">cc_op</a>);</td></tr>
<tr><th id="270">270</th><td>        <a class="local col7 ref" href="#697s" title='s' data-ref="697s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cc_op_dirty" title='DisasContext::cc_op_dirty' data-use='w' data-ref="DisasContext::cc_op_dirty">cc_op_dirty</a> = <span class="macro" title="0" data-ref="_M/false">false</span>;</td></tr>
<tr><th id="271">271</th><td>    }</td></tr>
<tr><th id="272">272</th><td>}</td></tr>
<tr><th id="273">273</th><td></td></tr>
<tr><th id="274">274</th><td><u>#<span data-ppcond="274">ifdef</span> <a class="macro" href="../../x86_64-softmmu/config-target.h.html#2" data-ref="_M/TARGET_X86_64">TARGET_X86_64</a></u></td></tr>
<tr><th id="275">275</th><td></td></tr>
<tr><th id="276">276</th><td><u>#define <dfn class="macro" id="_M/NB_OP_SIZES" data-ref="_M/NB_OP_SIZES">NB_OP_SIZES</dfn> 4</u></td></tr>
<tr><th id="277">277</th><td></td></tr>
<tr><th id="278">278</th><td><u>#<span data-ppcond="274">else</span> /* !TARGET_X86_64 */</u></td></tr>
<tr><th id="279">279</th><td></td></tr>
<tr><th id="280">280</th><td><u>#define NB_OP_SIZES 3</u></td></tr>
<tr><th id="281">281</th><td></td></tr>
<tr><th id="282">282</th><td><u>#<span data-ppcond="274">endif</span> /* !TARGET_X86_64 */</u></td></tr>
<tr><th id="283">283</th><td></td></tr>
<tr><th id="284">284</th><td><u>#<span data-ppcond="284">if</span> defined(<span class="macro" data-ref="_M/HOST_WORDS_BIGENDIAN">HOST_WORDS_BIGENDIAN</span>)</u></td></tr>
<tr><th id="285">285</th><td><u>#define REG_B_OFFSET (sizeof(target_ulong) - 1)</u></td></tr>
<tr><th id="286">286</th><td><u>#define REG_H_OFFSET (sizeof(target_ulong) - 2)</u></td></tr>
<tr><th id="287">287</th><td><u>#define REG_W_OFFSET (sizeof(target_ulong) - 2)</u></td></tr>
<tr><th id="288">288</th><td><u>#define REG_L_OFFSET (sizeof(target_ulong) - 4)</u></td></tr>
<tr><th id="289">289</th><td><u>#define REG_LH_OFFSET (sizeof(target_ulong) - 8)</u></td></tr>
<tr><th id="290">290</th><td><u>#<span data-ppcond="284">else</span></u></td></tr>
<tr><th id="291">291</th><td><u>#define <dfn class="macro" id="_M/REG_B_OFFSET" data-ref="_M/REG_B_OFFSET">REG_B_OFFSET</dfn> 0</u></td></tr>
<tr><th id="292">292</th><td><u>#define <dfn class="macro" id="_M/REG_H_OFFSET" data-ref="_M/REG_H_OFFSET">REG_H_OFFSET</dfn> 1</u></td></tr>
<tr><th id="293">293</th><td><u>#define <dfn class="macro" id="_M/REG_W_OFFSET" data-ref="_M/REG_W_OFFSET">REG_W_OFFSET</dfn> 0</u></td></tr>
<tr><th id="294">294</th><td><u>#define <dfn class="macro" id="_M/REG_L_OFFSET" data-ref="_M/REG_L_OFFSET">REG_L_OFFSET</dfn> 0</u></td></tr>
<tr><th id="295">295</th><td><u>#define <dfn class="macro" id="_M/REG_LH_OFFSET" data-ref="_M/REG_LH_OFFSET">REG_LH_OFFSET</dfn> 4</u></td></tr>
<tr><th id="296">296</th><td><u>#<span data-ppcond="284">endif</span></u></td></tr>
<tr><th id="297">297</th><td></td></tr>
<tr><th id="298">298</th><td><i  data-doc="byte_reg_is_xH">/* In instruction encodings for byte register accesses the</i></td></tr>
<tr><th id="299">299</th><td><i  data-doc="byte_reg_is_xH"> * register number usually indicates "low 8 bits of register N";</i></td></tr>
<tr><th id="300">300</th><td><i  data-doc="byte_reg_is_xH"> * however there are some special cases where N 4..7 indicates</i></td></tr>
<tr><th id="301">301</th><td><i  data-doc="byte_reg_is_xH"> * [AH, CH, DH, BH], ie "bits 15..8 of register N-4". Return</i></td></tr>
<tr><th id="302">302</th><td><i  data-doc="byte_reg_is_xH"> * true for this special case, false otherwise.</i></td></tr>
<tr><th id="303">303</th><td><i  data-doc="byte_reg_is_xH"> */</i></td></tr>
<tr><th id="304">304</th><td><em>static</em> <b>inline</b> <span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="tu decl def" id="byte_reg_is_xH" title='byte_reg_is_xH' data-type='_Bool byte_reg_is_xH(int reg)' data-ref="byte_reg_is_xH">byte_reg_is_xH</dfn>(<em>int</em> <dfn class="local col8 decl" id="698reg" title='reg' data-type='int' data-ref="698reg">reg</dfn>)</td></tr>
<tr><th id="305">305</th><td>{</td></tr>
<tr><th id="306">306</th><td>    <b>if</b> (<a class="local col8 ref" href="#698reg" title='reg' data-ref="698reg">reg</a> &lt; <var>4</var>) {</td></tr>
<tr><th id="307">307</th><td>        <b>return</b> <span class="macro" title="0" data-ref="_M/false">false</span>;</td></tr>
<tr><th id="308">308</th><td>    }</td></tr>
<tr><th id="309">309</th><td><u>#<span data-ppcond="309">ifdef</span> <a class="macro" href="../../x86_64-softmmu/config-target.h.html#2" data-ref="_M/TARGET_X86_64">TARGET_X86_64</a></u></td></tr>
<tr><th id="310">310</th><td>    <b>if</b> (<a class="local col8 ref" href="#698reg" title='reg' data-ref="698reg">reg</a> &gt;= <var>8</var> || <a class="tu ref" href="#x86_64_hregs" title='x86_64_hregs' data-use='r' data-ref="x86_64_hregs">x86_64_hregs</a>) {</td></tr>
<tr><th id="311">311</th><td>        <b>return</b> <span class="macro" title="0" data-ref="_M/false">false</span>;</td></tr>
<tr><th id="312">312</th><td>    }</td></tr>
<tr><th id="313">313</th><td><u>#<span data-ppcond="309">endif</span></u></td></tr>
<tr><th id="314">314</th><td>    <b>return</b> <span class="macro" title="1" data-ref="_M/true">true</span>;</td></tr>
<tr><th id="315">315</th><td>}</td></tr>
<tr><th id="316">316</th><td></td></tr>
<tr><th id="317">317</th><td><i  data-doc="mo_pushpop">/* Select the size of a push/pop operation.  */</i></td></tr>
<tr><th id="318">318</th><td><em>static</em> <b>inline</b> <a class="typedef" href="../../tcg/tcg.h.html#TCGMemOp" title='TCGMemOp' data-type='enum TCGMemOp' data-ref="TCGMemOp">TCGMemOp</a> <dfn class="tu decl def" id="mo_pushpop" title='mo_pushpop' data-type='TCGMemOp mo_pushpop(DisasContext * s, TCGMemOp ot)' data-ref="mo_pushpop">mo_pushpop</dfn>(<a class="typedef" href="#DisasContext" title='DisasContext' data-type='struct DisasContext' data-ref="DisasContext">DisasContext</a> *<dfn class="local col9 decl" id="699s" title='s' data-type='DisasContext *' data-ref="699s">s</dfn>, <a class="typedef" href="../../tcg/tcg.h.html#TCGMemOp" title='TCGMemOp' data-type='enum TCGMemOp' data-ref="TCGMemOp">TCGMemOp</a> <dfn class="local col0 decl" id="700ot" title='ot' data-type='TCGMemOp' data-ref="700ot">ot</dfn>)</td></tr>
<tr><th id="319">319</th><td>{</td></tr>
<tr><th id="320">320</th><td>    <b>if</b> (<a class="macro" href="#43" title="((s)-&gt;code64)" data-ref="_M/CODE64">CODE64</a>(<a class="local col9 ref" href="#699s" title='s' data-ref="699s">s</a>)) {</td></tr>
<tr><th id="321">321</th><td>        <b>return</b> <a class="local col0 ref" href="#700ot" title='ot' data-ref="700ot">ot</a> == <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_16" title='TCGMemOp::MO_16' data-ref="TCGMemOp::MO_16">MO_16</a> ? <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_16" title='TCGMemOp::MO_16' data-ref="TCGMemOp::MO_16">MO_16</a> : <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_64" title='TCGMemOp::MO_64' data-ref="TCGMemOp::MO_64">MO_64</a>;</td></tr>
<tr><th id="322">322</th><td>    } <b>else</b> {</td></tr>
<tr><th id="323">323</th><td>        <b>return</b> <a class="local col0 ref" href="#700ot" title='ot' data-ref="700ot">ot</a>;</td></tr>
<tr><th id="324">324</th><td>    }</td></tr>
<tr><th id="325">325</th><td>}</td></tr>
<tr><th id="326">326</th><td></td></tr>
<tr><th id="327">327</th><td><i  data-doc="mo_stacksize">/* Select the size of the stack pointer.  */</i></td></tr>
<tr><th id="328">328</th><td><em>static</em> <b>inline</b> <a class="typedef" href="../../tcg/tcg.h.html#TCGMemOp" title='TCGMemOp' data-type='enum TCGMemOp' data-ref="TCGMemOp">TCGMemOp</a> <dfn class="tu decl def" id="mo_stacksize" title='mo_stacksize' data-type='TCGMemOp mo_stacksize(DisasContext * s)' data-ref="mo_stacksize">mo_stacksize</dfn>(<a class="typedef" href="#DisasContext" title='DisasContext' data-type='struct DisasContext' data-ref="DisasContext">DisasContext</a> *<dfn class="local col1 decl" id="701s" title='s' data-type='DisasContext *' data-ref="701s">s</dfn>)</td></tr>
<tr><th id="329">329</th><td>{</td></tr>
<tr><th id="330">330</th><td>    <b>return</b> <a class="macro" href="#43" title="((s)-&gt;code64)" data-ref="_M/CODE64">CODE64</a>(<a class="local col1 ref" href="#701s" title='s' data-ref="701s">s</a>) ? <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_64" title='TCGMemOp::MO_64' data-ref="TCGMemOp::MO_64">MO_64</a> : <a class="local col1 ref" href="#701s" title='s' data-ref="701s">s</a>-&gt;<a class="tu ref" href="#DisasContext::ss32" title='DisasContext::ss32' data-use='r' data-ref="DisasContext::ss32">ss32</a> ? <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_32" title='TCGMemOp::MO_32' data-ref="TCGMemOp::MO_32">MO_32</a> : <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_16" title='TCGMemOp::MO_16' data-ref="TCGMemOp::MO_16">MO_16</a>;</td></tr>
<tr><th id="331">331</th><td>}</td></tr>
<tr><th id="332">332</th><td></td></tr>
<tr><th id="333">333</th><td><i  data-doc="mo_64_32">/* Select only size 64 else 32.  Used for SSE operand sizes.  */</i></td></tr>
<tr><th id="334">334</th><td><em>static</em> <b>inline</b> <a class="typedef" href="../../tcg/tcg.h.html#TCGMemOp" title='TCGMemOp' data-type='enum TCGMemOp' data-ref="TCGMemOp">TCGMemOp</a> <dfn class="tu decl def" id="mo_64_32" title='mo_64_32' data-type='TCGMemOp mo_64_32(TCGMemOp ot)' data-ref="mo_64_32">mo_64_32</dfn>(<a class="typedef" href="../../tcg/tcg.h.html#TCGMemOp" title='TCGMemOp' data-type='enum TCGMemOp' data-ref="TCGMemOp">TCGMemOp</a> <dfn class="local col2 decl" id="702ot" title='ot' data-type='TCGMemOp' data-ref="702ot">ot</dfn>)</td></tr>
<tr><th id="335">335</th><td>{</td></tr>
<tr><th id="336">336</th><td><u>#<span data-ppcond="336">ifdef</span> <a class="macro" href="../../x86_64-softmmu/config-target.h.html#2" data-ref="_M/TARGET_X86_64">TARGET_X86_64</a></u></td></tr>
<tr><th id="337">337</th><td>    <b>return</b> <a class="local col2 ref" href="#702ot" title='ot' data-ref="702ot">ot</a> == <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_64" title='TCGMemOp::MO_64' data-ref="TCGMemOp::MO_64">MO_64</a> ? <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_64" title='TCGMemOp::MO_64' data-ref="TCGMemOp::MO_64">MO_64</a> : <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_32" title='TCGMemOp::MO_32' data-ref="TCGMemOp::MO_32">MO_32</a>;</td></tr>
<tr><th id="338">338</th><td><u>#<span data-ppcond="336">else</span></u></td></tr>
<tr><th id="339">339</th><td>    <b>return</b> MO_32;</td></tr>
<tr><th id="340">340</th><td><u>#<span data-ppcond="336">endif</span></u></td></tr>
<tr><th id="341">341</th><td>}</td></tr>
<tr><th id="342">342</th><td></td></tr>
<tr><th id="343">343</th><td><i  data-doc="mo_b_d">/* Select size 8 if lsb of B is clear, else OT.  Used for decoding</i></td></tr>
<tr><th id="344">344</th><td><i  data-doc="mo_b_d">   byte vs word opcodes.  */</i></td></tr>
<tr><th id="345">345</th><td><em>static</em> <b>inline</b> <a class="typedef" href="../../tcg/tcg.h.html#TCGMemOp" title='TCGMemOp' data-type='enum TCGMemOp' data-ref="TCGMemOp">TCGMemOp</a> <dfn class="tu decl def" id="mo_b_d" title='mo_b_d' data-type='TCGMemOp mo_b_d(int b, TCGMemOp ot)' data-ref="mo_b_d">mo_b_d</dfn>(<em>int</em> <dfn class="local col3 decl" id="703b" title='b' data-type='int' data-ref="703b">b</dfn>, <a class="typedef" href="../../tcg/tcg.h.html#TCGMemOp" title='TCGMemOp' data-type='enum TCGMemOp' data-ref="TCGMemOp">TCGMemOp</a> <dfn class="local col4 decl" id="704ot" title='ot' data-type='TCGMemOp' data-ref="704ot">ot</dfn>)</td></tr>
<tr><th id="346">346</th><td>{</td></tr>
<tr><th id="347">347</th><td>    <b>return</b> <a class="local col3 ref" href="#703b" title='b' data-ref="703b">b</a> &amp; <var>1</var> ? <a class="local col4 ref" href="#704ot" title='ot' data-ref="704ot">ot</a> : <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_8" title='TCGMemOp::MO_8' data-ref="TCGMemOp::MO_8">MO_8</a>;</td></tr>
<tr><th id="348">348</th><td>}</td></tr>
<tr><th id="349">349</th><td></td></tr>
<tr><th id="350">350</th><td><i  data-doc="mo_b_d32">/* Select size 8 if lsb of B is clear, else OT capped at 32.</i></td></tr>
<tr><th id="351">351</th><td><i  data-doc="mo_b_d32">   Used for decoding operand size of port opcodes.  */</i></td></tr>
<tr><th id="352">352</th><td><em>static</em> <b>inline</b> <a class="typedef" href="../../tcg/tcg.h.html#TCGMemOp" title='TCGMemOp' data-type='enum TCGMemOp' data-ref="TCGMemOp">TCGMemOp</a> <dfn class="tu decl def" id="mo_b_d32" title='mo_b_d32' data-type='TCGMemOp mo_b_d32(int b, TCGMemOp ot)' data-ref="mo_b_d32">mo_b_d32</dfn>(<em>int</em> <dfn class="local col5 decl" id="705b" title='b' data-type='int' data-ref="705b">b</dfn>, <a class="typedef" href="../../tcg/tcg.h.html#TCGMemOp" title='TCGMemOp' data-type='enum TCGMemOp' data-ref="TCGMemOp">TCGMemOp</a> <dfn class="local col6 decl" id="706ot" title='ot' data-type='TCGMemOp' data-ref="706ot">ot</dfn>)</td></tr>
<tr><th id="353">353</th><td>{</td></tr>
<tr><th id="354">354</th><td>    <b>return</b> <a class="local col5 ref" href="#705b" title='b' data-ref="705b">b</a> &amp; <var>1</var> ? (<a class="local col6 ref" href="#706ot" title='ot' data-ref="706ot">ot</a> == <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_16" title='TCGMemOp::MO_16' data-ref="TCGMemOp::MO_16">MO_16</a> ? <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_16" title='TCGMemOp::MO_16' data-ref="TCGMemOp::MO_16">MO_16</a> : <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_32" title='TCGMemOp::MO_32' data-ref="TCGMemOp::MO_32">MO_32</a>) : <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_8" title='TCGMemOp::MO_8' data-ref="TCGMemOp::MO_8">MO_8</a>;</td></tr>
<tr><th id="355">355</th><td>}</td></tr>
<tr><th id="356">356</th><td></td></tr>
<tr><th id="357">357</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="gen_op_mov_reg_v" title='gen_op_mov_reg_v' data-type='void gen_op_mov_reg_v(TCGMemOp ot, int reg, TCGv_i64 t0)' data-ref="gen_op_mov_reg_v">gen_op_mov_reg_v</dfn>(<a class="typedef" href="../../tcg/tcg.h.html#TCGMemOp" title='TCGMemOp' data-type='enum TCGMemOp' data-ref="TCGMemOp">TCGMemOp</a> <dfn class="local col7 decl" id="707ot" title='ot' data-type='TCGMemOp' data-ref="707ot">ot</dfn>, <em>int</em> <dfn class="local col8 decl" id="708reg" title='reg' data-type='int' data-ref="708reg">reg</dfn>, <a class="macro" href="../../tcg/tcg.h.html#438" title="TCGv_i64" data-ref="_M/TCGv">TCGv</a> <dfn class="local col9 decl" id="709t0" title='t0' data-type='TCGv_i64' data-ref="709t0">t0</dfn>)</td></tr>
<tr><th id="358">358</th><td>{</td></tr>
<tr><th id="359">359</th><td>    <b>switch</b>(<a class="local col7 ref" href="#707ot" title='ot' data-ref="707ot">ot</a>) {</td></tr>
<tr><th id="360">360</th><td>    <b>case</b> <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_8" title='TCGMemOp::MO_8' data-ref="TCGMemOp::MO_8">MO_8</a>:</td></tr>
<tr><th id="361">361</th><td>        <b>if</b> (!<a class="tu ref" href="#byte_reg_is_xH" title='byte_reg_is_xH' data-use='c' data-ref="byte_reg_is_xH">byte_reg_is_xH</a>(<a class="local col8 ref" href="#708reg" title='reg' data-ref="708reg">reg</a>)) {</td></tr>
<tr><th id="362">362</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#994" title="tcg_gen_deposit_i64" data-ref="_M/tcg_gen_deposit_tl">tcg_gen_deposit_tl</a>(<a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="local col8 ref" href="#708reg" title='reg' data-ref="708reg">reg</a>], <a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="local col8 ref" href="#708reg" title='reg' data-ref="708reg">reg</a>], <a class="local col9 ref" href="#709t0" title='t0' data-ref="709t0">t0</a>, <var>0</var>, <var>8</var>);</td></tr>
<tr><th id="363">363</th><td>        } <b>else</b> {</td></tr>
<tr><th id="364">364</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#994" title="tcg_gen_deposit_i64" data-ref="_M/tcg_gen_deposit_tl">tcg_gen_deposit_tl</a>(<a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="local col8 ref" href="#708reg" title='reg' data-ref="708reg">reg</a> - <var>4</var>], <a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="local col8 ref" href="#708reg" title='reg' data-ref="708reg">reg</a> - <var>4</var>], <a class="local col9 ref" href="#709t0" title='t0' data-ref="709t0">t0</a>, <var>8</var>, <var>8</var>);</td></tr>
<tr><th id="365">365</th><td>        }</td></tr>
<tr><th id="366">366</th><td>        <b>break</b>;</td></tr>
<tr><th id="367">367</th><td>    <b>case</b> <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_16" title='TCGMemOp::MO_16' data-ref="TCGMemOp::MO_16">MO_16</a>:</td></tr>
<tr><th id="368">368</th><td>        <a class="macro" href="../../tcg/tcg-op.h.html#994" title="tcg_gen_deposit_i64" data-ref="_M/tcg_gen_deposit_tl">tcg_gen_deposit_tl</a>(<a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="local col8 ref" href="#708reg" title='reg' data-ref="708reg">reg</a>], <a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="local col8 ref" href="#708reg" title='reg' data-ref="708reg">reg</a>], <a class="local col9 ref" href="#709t0" title='t0' data-ref="709t0">t0</a>, <var>0</var>, <var>16</var>);</td></tr>
<tr><th id="369">369</th><td>        <b>break</b>;</td></tr>
<tr><th id="370">370</th><td>    <b>case</b> <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_32" title='TCGMemOp::MO_32' data-ref="TCGMemOp::MO_32">MO_32</a>:</td></tr>
<tr><th id="371">371</th><td>        <i>/* For x86_64, this sets the higher half of register to zero.</i></td></tr>
<tr><th id="372">372</th><td><i>           For i386, this is equivalent to a mov. */</i></td></tr>
<tr><th id="373">373</th><td>        <a class="macro" href="../../tcg/tcg-op.h.html#972" title="tcg_gen_ext32u_i64" data-ref="_M/tcg_gen_ext32u_tl">tcg_gen_ext32u_tl</a>(<a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="local col8 ref" href="#708reg" title='reg' data-ref="708reg">reg</a>], <a class="local col9 ref" href="#709t0" title='t0' data-ref="709t0">t0</a>);</td></tr>
<tr><th id="374">374</th><td>        <b>break</b>;</td></tr>
<tr><th id="375">375</th><td><u>#<span data-ppcond="375">ifdef</span> <a class="macro" href="../../x86_64-softmmu/config-target.h.html#2" data-ref="_M/TARGET_X86_64">TARGET_X86_64</a></u></td></tr>
<tr><th id="376">376</th><td>    <b>case</b> <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_64" title='TCGMemOp::MO_64' data-ref="TCGMemOp::MO_64">MO_64</a>:</td></tr>
<tr><th id="377">377</th><td>        <a class="macro" href="../../tcg/tcg-op.h.html#920" title="tcg_gen_mov_i64" data-ref="_M/tcg_gen_mov_tl">tcg_gen_mov_tl</a>(<a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="local col8 ref" href="#708reg" title='reg' data-ref="708reg">reg</a>], <a class="local col9 ref" href="#709t0" title='t0' data-ref="709t0">t0</a>);</td></tr>
<tr><th id="378">378</th><td>        <b>break</b>;</td></tr>
<tr><th id="379">379</th><td><u>#<span data-ppcond="375">endif</span></u></td></tr>
<tr><th id="380">380</th><td>    <b>default</b>:</td></tr>
<tr><th id="381">381</th><td>        <a class="macro" href="../../tcg/tcg.h.html#896" title="do { fprintf(stderr, &quot;%s:%d: tcg fatal error\n&quot;, &quot;/home/jon/workspace/qemu/target/i386/translate.c&quot;, 381); abort();} while (0)" data-ref="_M/tcg_abort">tcg_abort</a>();</td></tr>
<tr><th id="382">382</th><td>    }</td></tr>
<tr><th id="383">383</th><td>}</td></tr>
<tr><th id="384">384</th><td></td></tr>
<tr><th id="385">385</th><td><em>static</em> <b>inline</b> <em>void</em> <dfn class="tu decl def" id="gen_op_mov_v_reg" title='gen_op_mov_v_reg' data-type='void gen_op_mov_v_reg(TCGMemOp ot, TCGv_i64 t0, int reg)' data-ref="gen_op_mov_v_reg">gen_op_mov_v_reg</dfn>(<a class="typedef" href="../../tcg/tcg.h.html#TCGMemOp" title='TCGMemOp' data-type='enum TCGMemOp' data-ref="TCGMemOp">TCGMemOp</a> <dfn class="local col0 decl" id="710ot" title='ot' data-type='TCGMemOp' data-ref="710ot">ot</dfn>, <a class="macro" href="../../tcg/tcg.h.html#438" title="TCGv_i64" data-ref="_M/TCGv">TCGv</a> <dfn class="local col1 decl" id="711t0" title='t0' data-type='TCGv_i64' data-ref="711t0">t0</dfn>, <em>int</em> <dfn class="local col2 decl" id="712reg" title='reg' data-type='int' data-ref="712reg">reg</dfn>)</td></tr>
<tr><th id="386">386</th><td>{</td></tr>
<tr><th id="387">387</th><td>    <b>if</b> (<a class="local col0 ref" href="#710ot" title='ot' data-ref="710ot">ot</a> == <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_8" title='TCGMemOp::MO_8' data-ref="TCGMemOp::MO_8">MO_8</a> &amp;&amp; <a class="tu ref" href="#byte_reg_is_xH" title='byte_reg_is_xH' data-use='c' data-ref="byte_reg_is_xH">byte_reg_is_xH</a>(<a class="local col2 ref" href="#712reg" title='reg' data-ref="712reg">reg</a>)) {</td></tr>
<tr><th id="388">388</th><td>        <a class="macro" href="../../tcg/tcg-op.h.html#996" title="tcg_gen_extract_i64" data-ref="_M/tcg_gen_extract_tl">tcg_gen_extract_tl</a>(<a class="local col1 ref" href="#711t0" title='t0' data-ref="711t0">t0</a>, <a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="local col2 ref" href="#712reg" title='reg' data-ref="712reg">reg</a> - <var>4</var>], <var>8</var>, <var>8</var>);</td></tr>
<tr><th id="389">389</th><td>    } <b>else</b> {</td></tr>
<tr><th id="390">390</th><td>        <a class="macro" href="../../tcg/tcg-op.h.html#920" title="tcg_gen_mov_i64" data-ref="_M/tcg_gen_mov_tl">tcg_gen_mov_tl</a>(<a class="local col1 ref" href="#711t0" title='t0' data-ref="711t0">t0</a>, <a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="local col2 ref" href="#712reg" title='reg' data-ref="712reg">reg</a>]);</td></tr>
<tr><th id="391">391</th><td>    }</td></tr>
<tr><th id="392">392</th><td>}</td></tr>
<tr><th id="393">393</th><td></td></tr>
<tr><th id="394">394</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="gen_add_A0_im" title='gen_add_A0_im' data-type='void gen_add_A0_im(DisasContext * s, int val)' data-ref="gen_add_A0_im">gen_add_A0_im</dfn>(<a class="typedef" href="#DisasContext" title='DisasContext' data-type='struct DisasContext' data-ref="DisasContext">DisasContext</a> *<dfn class="local col3 decl" id="713s" title='s' data-type='DisasContext *' data-ref="713s">s</dfn>, <em>int</em> <dfn class="local col4 decl" id="714val" title='val' data-type='int' data-ref="714val">val</dfn>)</td></tr>
<tr><th id="395">395</th><td>{</td></tr>
<tr><th id="396">396</th><td>    <a class="macro" href="../../tcg/tcg-op.h.html#933" title="tcg_gen_addi_i64" data-ref="_M/tcg_gen_addi_tl">tcg_gen_addi_tl</a>(<a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>, <a class="local col4 ref" href="#714val" title='val' data-ref="714val">val</a>);</td></tr>
<tr><th id="397">397</th><td>    <b>if</b> (!<a class="macro" href="#43" title="((s)-&gt;code64)" data-ref="_M/CODE64">CODE64</a>(<a class="local col3 ref" href="#713s" title='s' data-ref="713s">s</a>)) {</td></tr>
<tr><th id="398">398</th><td>        <a class="macro" href="../../tcg/tcg-op.h.html#972" title="tcg_gen_ext32u_i64" data-ref="_M/tcg_gen_ext32u_tl">tcg_gen_ext32u_tl</a>(<a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>);</td></tr>
<tr><th id="399">399</th><td>    }</td></tr>
<tr><th id="400">400</th><td>}</td></tr>
<tr><th id="401">401</th><td></td></tr>
<tr><th id="402">402</th><td><em>static</em> <b>inline</b> <em>void</em> <dfn class="tu decl def" id="gen_op_jmp_v" title='gen_op_jmp_v' data-type='void gen_op_jmp_v(TCGv_i64 dest)' data-ref="gen_op_jmp_v">gen_op_jmp_v</dfn>(<a class="macro" href="../../tcg/tcg.h.html#438" title="TCGv_i64" data-ref="_M/TCGv">TCGv</a> <dfn class="local col5 decl" id="715dest" title='dest' data-type='TCGv_i64' data-ref="715dest">dest</dfn>)</td></tr>
<tr><th id="403">403</th><td>{</td></tr>
<tr><th id="404">404</th><td>    <a class="macro" href="../../tcg/tcg-op.h.html#931" title="tcg_gen_st_i64" data-ref="_M/tcg_gen_st_tl">tcg_gen_st_tl</a>(<a class="local col5 ref" href="#715dest" title='dest' data-ref="715dest">dest</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <span class="macro" title="__builtin_offsetof(CPUX86State, eip)" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>, eip));</td></tr>
<tr><th id="405">405</th><td>}</td></tr>
<tr><th id="406">406</th><td></td></tr>
<tr><th id="407">407</th><td><em>static</em> <b>inline</b> <em>void</em> <dfn class="tu decl def" id="gen_op_add_reg_im" title='gen_op_add_reg_im' data-type='void gen_op_add_reg_im(TCGMemOp size, int reg, int32_t val)' data-ref="gen_op_add_reg_im">gen_op_add_reg_im</dfn>(<a class="typedef" href="../../tcg/tcg.h.html#TCGMemOp" title='TCGMemOp' data-type='enum TCGMemOp' data-ref="TCGMemOp">TCGMemOp</a> <dfn class="local col6 decl" id="716size" title='size' data-type='TCGMemOp' data-ref="716size">size</dfn>, <em>int</em> <dfn class="local col7 decl" id="717reg" title='reg' data-type='int' data-ref="717reg">reg</dfn>, <a class="typedef" href="../../../include/stdint.h.html#int32_t" title='int32_t' data-type='int' data-ref="int32_t">int32_t</a> <dfn class="local col8 decl" id="718val" title='val' data-type='int32_t' data-ref="718val">val</dfn>)</td></tr>
<tr><th id="408">408</th><td>{</td></tr>
<tr><th id="409">409</th><td>    <a class="macro" href="../../tcg/tcg-op.h.html#933" title="tcg_gen_addi_i64" data-ref="_M/tcg_gen_addi_tl">tcg_gen_addi_tl</a>(<a class="tu ref" href="#cpu_tmp0" title='cpu_tmp0' data-use='r' data-ref="cpu_tmp0">cpu_tmp0</a>, <a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="local col7 ref" href="#717reg" title='reg' data-ref="717reg">reg</a>], <a class="local col8 ref" href="#718val" title='val' data-ref="718val">val</a>);</td></tr>
<tr><th id="410">410</th><td>    <a class="tu ref" href="#gen_op_mov_reg_v" title='gen_op_mov_reg_v' data-use='c' data-ref="gen_op_mov_reg_v">gen_op_mov_reg_v</a>(<a class="local col6 ref" href="#716size" title='size' data-ref="716size">size</a>, <a class="local col7 ref" href="#717reg" title='reg' data-ref="717reg">reg</a>, <a class="tu ref" href="#cpu_tmp0" title='cpu_tmp0' data-use='r' data-ref="cpu_tmp0">cpu_tmp0</a>);</td></tr>
<tr><th id="411">411</th><td>}</td></tr>
<tr><th id="412">412</th><td></td></tr>
<tr><th id="413">413</th><td><em>static</em> <b>inline</b> <em>void</em> <dfn class="tu decl def" id="gen_op_add_reg_T0" title='gen_op_add_reg_T0' data-type='void gen_op_add_reg_T0(TCGMemOp size, int reg)' data-ref="gen_op_add_reg_T0">gen_op_add_reg_T0</dfn>(<a class="typedef" href="../../tcg/tcg.h.html#TCGMemOp" title='TCGMemOp' data-type='enum TCGMemOp' data-ref="TCGMemOp">TCGMemOp</a> <dfn class="local col9 decl" id="719size" title='size' data-type='TCGMemOp' data-ref="719size">size</dfn>, <em>int</em> <dfn class="local col0 decl" id="720reg" title='reg' data-type='int' data-ref="720reg">reg</dfn>)</td></tr>
<tr><th id="414">414</th><td>{</td></tr>
<tr><th id="415">415</th><td>    <a class="macro" href="../../tcg/tcg-op.h.html#932" title="tcg_gen_add_i64" data-ref="_M/tcg_gen_add_tl">tcg_gen_add_tl</a>(<a class="tu ref" href="#cpu_tmp0" title='cpu_tmp0' data-use='r' data-ref="cpu_tmp0">cpu_tmp0</a>, <a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="local col0 ref" href="#720reg" title='reg' data-ref="720reg">reg</a>], <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="416">416</th><td>    <a class="tu ref" href="#gen_op_mov_reg_v" title='gen_op_mov_reg_v' data-use='c' data-ref="gen_op_mov_reg_v">gen_op_mov_reg_v</a>(<a class="local col9 ref" href="#719size" title='size' data-ref="719size">size</a>, <a class="local col0 ref" href="#720reg" title='reg' data-ref="720reg">reg</a>, <a class="tu ref" href="#cpu_tmp0" title='cpu_tmp0' data-use='r' data-ref="cpu_tmp0">cpu_tmp0</a>);</td></tr>
<tr><th id="417">417</th><td>}</td></tr>
<tr><th id="418">418</th><td></td></tr>
<tr><th id="419">419</th><td><em>static</em> <b>inline</b> <em>void</em> <dfn class="tu decl def" id="gen_op_ld_v" title='gen_op_ld_v' data-type='void gen_op_ld_v(DisasContext * s, int idx, TCGv_i64 t0, TCGv_i64 a0)' data-ref="gen_op_ld_v">gen_op_ld_v</dfn>(<a class="typedef" href="#DisasContext" title='DisasContext' data-type='struct DisasContext' data-ref="DisasContext">DisasContext</a> *<dfn class="local col1 decl" id="721s" title='s' data-type='DisasContext *' data-ref="721s">s</dfn>, <em>int</em> <dfn class="local col2 decl" id="722idx" title='idx' data-type='int' data-ref="722idx">idx</dfn>, <a class="macro" href="../../tcg/tcg.h.html#438" title="TCGv_i64" data-ref="_M/TCGv">TCGv</a> <dfn class="local col3 decl" id="723t0" title='t0' data-type='TCGv_i64' data-ref="723t0">t0</dfn>, <a class="macro" href="../../tcg/tcg.h.html#438" title="TCGv_i64" data-ref="_M/TCGv">TCGv</a> <dfn class="local col4 decl" id="724a0" title='a0' data-type='TCGv_i64' data-ref="724a0">a0</dfn>)</td></tr>
<tr><th id="420">420</th><td>{</td></tr>
<tr><th id="421">421</th><td>    <a class="macro" href="../../tcg/tcg-op.h.html#830" title="tcg_gen_qemu_ld_i64" data-ref="_M/tcg_gen_qemu_ld_tl">tcg_gen_qemu_ld_tl</a>(<a class="local col3 ref" href="#723t0" title='t0' data-ref="723t0">t0</a>, <a class="local col4 ref" href="#724a0" title='a0' data-ref="724a0">a0</a>, <a class="local col1 ref" href="#721s" title='s' data-ref="721s">s</a>-&gt;<a class="tu ref" href="#DisasContext::mem_index" title='DisasContext::mem_index' data-use='r' data-ref="DisasContext::mem_index">mem_index</a>, <a class="local col2 ref" href="#722idx" title='idx' data-ref="722idx">idx</a> | <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_LE" title='TCGMemOp::MO_LE' data-ref="TCGMemOp::MO_LE">MO_LE</a>);</td></tr>
<tr><th id="422">422</th><td>}</td></tr>
<tr><th id="423">423</th><td></td></tr>
<tr><th id="424">424</th><td><em>static</em> <b>inline</b> <em>void</em> <dfn class="tu decl def" id="gen_op_st_v" title='gen_op_st_v' data-type='void gen_op_st_v(DisasContext * s, int idx, TCGv_i64 t0, TCGv_i64 a0)' data-ref="gen_op_st_v">gen_op_st_v</dfn>(<a class="typedef" href="#DisasContext" title='DisasContext' data-type='struct DisasContext' data-ref="DisasContext">DisasContext</a> *<dfn class="local col5 decl" id="725s" title='s' data-type='DisasContext *' data-ref="725s">s</dfn>, <em>int</em> <dfn class="local col6 decl" id="726idx" title='idx' data-type='int' data-ref="726idx">idx</dfn>, <a class="macro" href="../../tcg/tcg.h.html#438" title="TCGv_i64" data-ref="_M/TCGv">TCGv</a> <dfn class="local col7 decl" id="727t0" title='t0' data-type='TCGv_i64' data-ref="727t0">t0</dfn>, <a class="macro" href="../../tcg/tcg.h.html#438" title="TCGv_i64" data-ref="_M/TCGv">TCGv</a> <dfn class="local col8 decl" id="728a0" title='a0' data-type='TCGv_i64' data-ref="728a0">a0</dfn>)</td></tr>
<tr><th id="425">425</th><td>{</td></tr>
<tr><th id="426">426</th><td>    <a class="macro" href="../../tcg/tcg-op.h.html#831" title="tcg_gen_qemu_st_i64" data-ref="_M/tcg_gen_qemu_st_tl">tcg_gen_qemu_st_tl</a>(<a class="local col7 ref" href="#727t0" title='t0' data-ref="727t0">t0</a>, <a class="local col8 ref" href="#728a0" title='a0' data-ref="728a0">a0</a>, <a class="local col5 ref" href="#725s" title='s' data-ref="725s">s</a>-&gt;<a class="tu ref" href="#DisasContext::mem_index" title='DisasContext::mem_index' data-use='r' data-ref="DisasContext::mem_index">mem_index</a>, <a class="local col6 ref" href="#726idx" title='idx' data-ref="726idx">idx</a> | <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_LE" title='TCGMemOp::MO_LE' data-ref="TCGMemOp::MO_LE">MO_LE</a>);</td></tr>
<tr><th id="427">427</th><td>}</td></tr>
<tr><th id="428">428</th><td></td></tr>
<tr><th id="429">429</th><td><em>static</em> <b>inline</b> <em>void</em> <dfn class="tu decl def" id="gen_op_st_rm_T0_A0" title='gen_op_st_rm_T0_A0' data-type='void gen_op_st_rm_T0_A0(DisasContext * s, int idx, int d)' data-ref="gen_op_st_rm_T0_A0">gen_op_st_rm_T0_A0</dfn>(<a class="typedef" href="#DisasContext" title='DisasContext' data-type='struct DisasContext' data-ref="DisasContext">DisasContext</a> *<dfn class="local col9 decl" id="729s" title='s' data-type='DisasContext *' data-ref="729s">s</dfn>, <em>int</em> <dfn class="local col0 decl" id="730idx" title='idx' data-type='int' data-ref="730idx">idx</dfn>, <em>int</em> <dfn class="local col1 decl" id="731d" title='d' data-type='int' data-ref="731d">d</dfn>)</td></tr>
<tr><th id="430">430</th><td>{</td></tr>
<tr><th id="431">431</th><td>    <b>if</b> (<a class="local col1 ref" href="#731d" title='d' data-ref="731d">d</a> == <a class="enum" href="#OR_TMP0" title='OR_TMP0' data-ref="OR_TMP0">OR_TMP0</a>) {</td></tr>
<tr><th id="432">432</th><td>        <a class="tu ref" href="#gen_op_st_v" title='gen_op_st_v' data-use='c' data-ref="gen_op_st_v">gen_op_st_v</a>(<a class="local col9 ref" href="#729s" title='s' data-ref="729s">s</a>, <a class="local col0 ref" href="#730idx" title='idx' data-ref="730idx">idx</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>);</td></tr>
<tr><th id="433">433</th><td>    } <b>else</b> {</td></tr>
<tr><th id="434">434</th><td>        <a class="tu ref" href="#gen_op_mov_reg_v" title='gen_op_mov_reg_v' data-use='c' data-ref="gen_op_mov_reg_v">gen_op_mov_reg_v</a>(<a class="local col0 ref" href="#730idx" title='idx' data-ref="730idx">idx</a>, <a class="local col1 ref" href="#731d" title='d' data-ref="731d">d</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="435">435</th><td>    }</td></tr>
<tr><th id="436">436</th><td>}</td></tr>
<tr><th id="437">437</th><td></td></tr>
<tr><th id="438">438</th><td><em>static</em> <b>inline</b> <em>void</em> <dfn class="tu decl def" id="gen_jmp_im" title='gen_jmp_im' data-type='void gen_jmp_im(target_ulong pc)' data-ref="gen_jmp_im">gen_jmp_im</dfn>(<a class="typedef" href="../../include/exec/cpu-defs.h.html#target_ulong" title='target_ulong' data-type='uint64_t' data-ref="target_ulong">target_ulong</a> <dfn class="local col2 decl" id="732pc" title='pc' data-type='target_ulong' data-ref="732pc">pc</dfn>)</td></tr>
<tr><th id="439">439</th><td>{</td></tr>
<tr><th id="440">440</th><td>    <a class="macro" href="../../tcg/tcg-op.h.html#919" title="tcg_gen_movi_i64" data-ref="_M/tcg_gen_movi_tl">tcg_gen_movi_tl</a>(<a class="tu ref" href="#cpu_tmp0" title='cpu_tmp0' data-use='r' data-ref="cpu_tmp0">cpu_tmp0</a>, <a class="local col2 ref" href="#732pc" title='pc' data-ref="732pc">pc</a>);</td></tr>
<tr><th id="441">441</th><td>    <a class="tu ref" href="#gen_op_jmp_v" title='gen_op_jmp_v' data-use='c' data-ref="gen_op_jmp_v">gen_op_jmp_v</a>(<a class="tu ref" href="#cpu_tmp0" title='cpu_tmp0' data-use='r' data-ref="cpu_tmp0">cpu_tmp0</a>);</td></tr>
<tr><th id="442">442</th><td>}</td></tr>
<tr><th id="443">443</th><td></td></tr>
<tr><th id="444">444</th><td><i  data-doc="gen_lea_v_seg">/* Compute SEG:REG into A0.  SEG is selected from the override segment</i></td></tr>
<tr><th id="445">445</th><td><i  data-doc="gen_lea_v_seg">   (OVR_SEG) and the default segment (DEF_SEG).  OVR_SEG may be -1 to</i></td></tr>
<tr><th id="446">446</th><td><i  data-doc="gen_lea_v_seg">   indicate no override.  */</i></td></tr>
<tr><th id="447">447</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="gen_lea_v_seg" title='gen_lea_v_seg' data-type='void gen_lea_v_seg(DisasContext * s, TCGMemOp aflag, TCGv_i64 a0, int def_seg, int ovr_seg)' data-ref="gen_lea_v_seg">gen_lea_v_seg</dfn>(<a class="typedef" href="#DisasContext" title='DisasContext' data-type='struct DisasContext' data-ref="DisasContext">DisasContext</a> *<dfn class="local col3 decl" id="733s" title='s' data-type='DisasContext *' data-ref="733s">s</dfn>, <a class="typedef" href="../../tcg/tcg.h.html#TCGMemOp" title='TCGMemOp' data-type='enum TCGMemOp' data-ref="TCGMemOp">TCGMemOp</a> <dfn class="local col4 decl" id="734aflag" title='aflag' data-type='TCGMemOp' data-ref="734aflag">aflag</dfn>, <a class="macro" href="../../tcg/tcg.h.html#438" title="TCGv_i64" data-ref="_M/TCGv">TCGv</a> <dfn class="local col5 decl" id="735a0" title='a0' data-type='TCGv_i64' data-ref="735a0">a0</dfn>,</td></tr>
<tr><th id="448">448</th><td>                          <em>int</em> <dfn class="local col6 decl" id="736def_seg" title='def_seg' data-type='int' data-ref="736def_seg">def_seg</dfn>, <em>int</em> <dfn class="local col7 decl" id="737ovr_seg" title='ovr_seg' data-type='int' data-ref="737ovr_seg">ovr_seg</dfn>)</td></tr>
<tr><th id="449">449</th><td>{</td></tr>
<tr><th id="450">450</th><td>    <b>switch</b> (<a class="local col4 ref" href="#734aflag" title='aflag' data-ref="734aflag">aflag</a>) {</td></tr>
<tr><th id="451">451</th><td><u>#<span data-ppcond="451">ifdef</span> <a class="macro" href="../../x86_64-softmmu/config-target.h.html#2" data-ref="_M/TARGET_X86_64">TARGET_X86_64</a></u></td></tr>
<tr><th id="452">452</th><td>    <b>case</b> <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_64" title='TCGMemOp::MO_64' data-ref="TCGMemOp::MO_64">MO_64</a>:</td></tr>
<tr><th id="453">453</th><td>        <b>if</b> (<a class="local col7 ref" href="#737ovr_seg" title='ovr_seg' data-ref="737ovr_seg">ovr_seg</a> &lt; <var>0</var>) {</td></tr>
<tr><th id="454">454</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#920" title="tcg_gen_mov_i64" data-ref="_M/tcg_gen_mov_tl">tcg_gen_mov_tl</a>(<a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>, <a class="local col5 ref" href="#735a0" title='a0' data-ref="735a0">a0</a>);</td></tr>
<tr><th id="455">455</th><td>            <b>return</b>;</td></tr>
<tr><th id="456">456</th><td>        }</td></tr>
<tr><th id="457">457</th><td>        <b>break</b>;</td></tr>
<tr><th id="458">458</th><td><u>#<span data-ppcond="451">endif</span></u></td></tr>
<tr><th id="459">459</th><td>    <b>case</b> <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_32" title='TCGMemOp::MO_32' data-ref="TCGMemOp::MO_32">MO_32</a>:</td></tr>
<tr><th id="460">460</th><td>        <i>/* 32 bit address */</i></td></tr>
<tr><th id="461">461</th><td>        <b>if</b> (<a class="local col7 ref" href="#737ovr_seg" title='ovr_seg' data-ref="737ovr_seg">ovr_seg</a> &lt; <var>0</var> &amp;&amp; <a class="local col3 ref" href="#733s" title='s' data-ref="733s">s</a>-&gt;<a class="tu ref" href="#DisasContext::addseg" title='DisasContext::addseg' data-use='r' data-ref="DisasContext::addseg">addseg</a>) {</td></tr>
<tr><th id="462">462</th><td>            <a class="local col7 ref" href="#737ovr_seg" title='ovr_seg' data-ref="737ovr_seg">ovr_seg</a> = <a class="local col6 ref" href="#736def_seg" title='def_seg' data-ref="736def_seg">def_seg</a>;</td></tr>
<tr><th id="463">463</th><td>        }</td></tr>
<tr><th id="464">464</th><td>        <b>if</b> (<a class="local col7 ref" href="#737ovr_seg" title='ovr_seg' data-ref="737ovr_seg">ovr_seg</a> &lt; <var>0</var>) {</td></tr>
<tr><th id="465">465</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#972" title="tcg_gen_ext32u_i64" data-ref="_M/tcg_gen_ext32u_tl">tcg_gen_ext32u_tl</a>(<a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>, <a class="local col5 ref" href="#735a0" title='a0' data-ref="735a0">a0</a>);</td></tr>
<tr><th id="466">466</th><td>            <b>return</b>;</td></tr>
<tr><th id="467">467</th><td>        }</td></tr>
<tr><th id="468">468</th><td>        <b>break</b>;</td></tr>
<tr><th id="469">469</th><td>    <b>case</b> <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_16" title='TCGMemOp::MO_16' data-ref="TCGMemOp::MO_16">MO_16</a>:</td></tr>
<tr><th id="470">470</th><td>        <i>/* 16 bit address */</i></td></tr>
<tr><th id="471">471</th><td>        <a class="macro" href="../../tcg/tcg-op.h.html#970" title="tcg_gen_ext16u_i64" data-ref="_M/tcg_gen_ext16u_tl">tcg_gen_ext16u_tl</a>(<a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>, <a class="local col5 ref" href="#735a0" title='a0' data-ref="735a0">a0</a>);</td></tr>
<tr><th id="472">472</th><td>        <a class="local col5 ref" href="#735a0" title='a0' data-ref="735a0">a0</a> = <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>;</td></tr>
<tr><th id="473">473</th><td>        <b>if</b> (<a class="local col7 ref" href="#737ovr_seg" title='ovr_seg' data-ref="737ovr_seg">ovr_seg</a> &lt; <var>0</var>) {</td></tr>
<tr><th id="474">474</th><td>            <b>if</b> (<a class="local col3 ref" href="#733s" title='s' data-ref="733s">s</a>-&gt;<a class="tu ref" href="#DisasContext::addseg" title='DisasContext::addseg' data-use='r' data-ref="DisasContext::addseg">addseg</a>) {</td></tr>
<tr><th id="475">475</th><td>                <a class="local col7 ref" href="#737ovr_seg" title='ovr_seg' data-ref="737ovr_seg">ovr_seg</a> = <a class="local col6 ref" href="#736def_seg" title='def_seg' data-ref="736def_seg">def_seg</a>;</td></tr>
<tr><th id="476">476</th><td>            } <b>else</b> {</td></tr>
<tr><th id="477">477</th><td>                <b>return</b>;</td></tr>
<tr><th id="478">478</th><td>            }</td></tr>
<tr><th id="479">479</th><td>        }</td></tr>
<tr><th id="480">480</th><td>        <b>break</b>;</td></tr>
<tr><th id="481">481</th><td>    <b>default</b>:</td></tr>
<tr><th id="482">482</th><td>        <a class="macro" href="../../tcg/tcg.h.html#896" title="do { fprintf(stderr, &quot;%s:%d: tcg fatal error\n&quot;, &quot;/home/jon/workspace/qemu/target/i386/translate.c&quot;, 482); abort();} while (0)" data-ref="_M/tcg_abort">tcg_abort</a>();</td></tr>
<tr><th id="483">483</th><td>    }</td></tr>
<tr><th id="484">484</th><td></td></tr>
<tr><th id="485">485</th><td>    <b>if</b> (<a class="local col7 ref" href="#737ovr_seg" title='ovr_seg' data-ref="737ovr_seg">ovr_seg</a> &gt;= <var>0</var>) {</td></tr>
<tr><th id="486">486</th><td>        <a class="macro" href="../../tcg/tcg.h.html#438" title="TCGv_i64" data-ref="_M/TCGv">TCGv</a> <dfn class="local col8 decl" id="738seg" title='seg' data-type='TCGv_i64' data-ref="738seg">seg</dfn> = <a class="tu ref" href="#cpu_seg_base" title='cpu_seg_base' data-use='r' data-ref="cpu_seg_base">cpu_seg_base</a>[<a class="local col7 ref" href="#737ovr_seg" title='ovr_seg' data-ref="737ovr_seg">ovr_seg</a>];</td></tr>
<tr><th id="487">487</th><td></td></tr>
<tr><th id="488">488</th><td>        <b>if</b> (<a class="local col4 ref" href="#734aflag" title='aflag' data-ref="734aflag">aflag</a> == <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_64" title='TCGMemOp::MO_64' data-ref="TCGMemOp::MO_64">MO_64</a>) {</td></tr>
<tr><th id="489">489</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#932" title="tcg_gen_add_i64" data-ref="_M/tcg_gen_add_tl">tcg_gen_add_tl</a>(<a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>, <a class="local col5 ref" href="#735a0" title='a0' data-ref="735a0">a0</a>, <a class="local col8 ref" href="#738seg" title='seg' data-ref="738seg">seg</a>);</td></tr>
<tr><th id="490">490</th><td>        } <b>else</b> <b>if</b> (<a class="macro" href="#43" title="((s)-&gt;code64)" data-ref="_M/CODE64">CODE64</a>(<a class="local col3 ref" href="#733s" title='s' data-ref="733s">s</a>)) {</td></tr>
<tr><th id="491">491</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#972" title="tcg_gen_ext32u_i64" data-ref="_M/tcg_gen_ext32u_tl">tcg_gen_ext32u_tl</a>(<a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>, <a class="local col5 ref" href="#735a0" title='a0' data-ref="735a0">a0</a>);</td></tr>
<tr><th id="492">492</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#932" title="tcg_gen_add_i64" data-ref="_M/tcg_gen_add_tl">tcg_gen_add_tl</a>(<a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>, <a class="local col8 ref" href="#738seg" title='seg' data-ref="738seg">seg</a>);</td></tr>
<tr><th id="493">493</th><td>        } <b>else</b> {</td></tr>
<tr><th id="494">494</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#932" title="tcg_gen_add_i64" data-ref="_M/tcg_gen_add_tl">tcg_gen_add_tl</a>(<a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>, <a class="local col5 ref" href="#735a0" title='a0' data-ref="735a0">a0</a>, <a class="local col8 ref" href="#738seg" title='seg' data-ref="738seg">seg</a>);</td></tr>
<tr><th id="495">495</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#972" title="tcg_gen_ext32u_i64" data-ref="_M/tcg_gen_ext32u_tl">tcg_gen_ext32u_tl</a>(<a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>);</td></tr>
<tr><th id="496">496</th><td>        }</td></tr>
<tr><th id="497">497</th><td>    }</td></tr>
<tr><th id="498">498</th><td>}</td></tr>
<tr><th id="499">499</th><td></td></tr>
<tr><th id="500">500</th><td><em>static</em> <b>inline</b> <em>void</em> <dfn class="tu decl def" id="gen_string_movl_A0_ESI" title='gen_string_movl_A0_ESI' data-type='void gen_string_movl_A0_ESI(DisasContext * s)' data-ref="gen_string_movl_A0_ESI">gen_string_movl_A0_ESI</dfn>(<a class="typedef" href="#DisasContext" title='DisasContext' data-type='struct DisasContext' data-ref="DisasContext">DisasContext</a> *<dfn class="local col9 decl" id="739s" title='s' data-type='DisasContext *' data-ref="739s">s</dfn>)</td></tr>
<tr><th id="501">501</th><td>{</td></tr>
<tr><th id="502">502</th><td>    <a class="tu ref" href="#gen_lea_v_seg" title='gen_lea_v_seg' data-use='c' data-ref="gen_lea_v_seg">gen_lea_v_seg</a>(<a class="local col9 ref" href="#739s" title='s' data-ref="739s">s</a>, <a class="local col9 ref" href="#739s" title='s' data-ref="739s">s</a>-&gt;<a class="tu ref" href="#DisasContext::aflag" title='DisasContext::aflag' data-use='r' data-ref="DisasContext::aflag">aflag</a>, <a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="macro" href="cpu.h.html#65" title="6" data-ref="_M/R_ESI">R_ESI</a>], <a class="macro" href="cpu.h.html#80" title="3" data-ref="_M/R_DS">R_DS</a>, <a class="local col9 ref" href="#739s" title='s' data-ref="739s">s</a>-&gt;<a class="tu ref" href="#DisasContext::override" title='DisasContext::override' data-use='r' data-ref="DisasContext::override">override</a>);</td></tr>
<tr><th id="503">503</th><td>}</td></tr>
<tr><th id="504">504</th><td></td></tr>
<tr><th id="505">505</th><td><em>static</em> <b>inline</b> <em>void</em> <dfn class="tu decl def" id="gen_string_movl_A0_EDI" title='gen_string_movl_A0_EDI' data-type='void gen_string_movl_A0_EDI(DisasContext * s)' data-ref="gen_string_movl_A0_EDI">gen_string_movl_A0_EDI</dfn>(<a class="typedef" href="#DisasContext" title='DisasContext' data-type='struct DisasContext' data-ref="DisasContext">DisasContext</a> *<dfn class="local col0 decl" id="740s" title='s' data-type='DisasContext *' data-ref="740s">s</dfn>)</td></tr>
<tr><th id="506">506</th><td>{</td></tr>
<tr><th id="507">507</th><td>    <a class="tu ref" href="#gen_lea_v_seg" title='gen_lea_v_seg' data-use='c' data-ref="gen_lea_v_seg">gen_lea_v_seg</a>(<a class="local col0 ref" href="#740s" title='s' data-ref="740s">s</a>, <a class="local col0 ref" href="#740s" title='s' data-ref="740s">s</a>-&gt;<a class="tu ref" href="#DisasContext::aflag" title='DisasContext::aflag' data-use='r' data-ref="DisasContext::aflag">aflag</a>, <a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="macro" href="cpu.h.html#66" title="7" data-ref="_M/R_EDI">R_EDI</a>], <a class="macro" href="cpu.h.html#77" title="0" data-ref="_M/R_ES">R_ES</a>, -<var>1</var>);</td></tr>
<tr><th id="508">508</th><td>}</td></tr>
<tr><th id="509">509</th><td></td></tr>
<tr><th id="510">510</th><td><em>static</em> <b>inline</b> <em>void</em> <dfn class="tu decl def" id="gen_op_movl_T0_Dshift" title='gen_op_movl_T0_Dshift' data-type='void gen_op_movl_T0_Dshift(TCGMemOp ot)' data-ref="gen_op_movl_T0_Dshift">gen_op_movl_T0_Dshift</dfn>(<a class="typedef" href="../../tcg/tcg.h.html#TCGMemOp" title='TCGMemOp' data-type='enum TCGMemOp' data-ref="TCGMemOp">TCGMemOp</a> <dfn class="local col1 decl" id="741ot" title='ot' data-type='TCGMemOp' data-ref="741ot">ot</dfn>)</td></tr>
<tr><th id="511">511</th><td>{</td></tr>
<tr><th id="512">512</th><td>    <a class="macro" href="../../tcg/tcg-op.h.html#926" title="tcg_gen_ld32s_i64" data-ref="_M/tcg_gen_ld32s_tl">tcg_gen_ld32s_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <span class="macro" title="__builtin_offsetof(CPUX86State, df)" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>, df));</td></tr>
<tr><th id="513">513</th><td>    <a class="macro" href="../../tcg/tcg-op.h.html#946" title="tcg_gen_shli_i64" data-ref="_M/tcg_gen_shli_tl">tcg_gen_shli_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="local col1 ref" href="#741ot" title='ot' data-ref="741ot">ot</a>);</td></tr>
<tr><th id="514">514</th><td>};</td></tr>
<tr><th id="515">515</th><td></td></tr>
<tr><th id="516">516</th><td><em>static</em> <a class="macro" href="../../tcg/tcg.h.html#438" title="TCGv_i64" data-ref="_M/TCGv">TCGv</a> <dfn class="tu decl def" id="gen_ext_tl" title='gen_ext_tl' data-type='TCGv_i64 gen_ext_tl(TCGv_i64 dst, TCGv_i64 src, TCGMemOp size, _Bool sign)' data-ref="gen_ext_tl">gen_ext_tl</dfn>(<a class="macro" href="../../tcg/tcg.h.html#438" title="TCGv_i64" data-ref="_M/TCGv">TCGv</a> <dfn class="local col2 decl" id="742dst" title='dst' data-type='TCGv_i64' data-ref="742dst">dst</dfn>, <a class="macro" href="../../tcg/tcg.h.html#438" title="TCGv_i64" data-ref="_M/TCGv">TCGv</a> <dfn class="local col3 decl" id="743src" title='src' data-type='TCGv_i64' data-ref="743src">src</dfn>, <a class="typedef" href="../../tcg/tcg.h.html#TCGMemOp" title='TCGMemOp' data-type='enum TCGMemOp' data-ref="TCGMemOp">TCGMemOp</a> <dfn class="local col4 decl" id="744size" title='size' data-type='TCGMemOp' data-ref="744size">size</dfn>, <span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="local col5 decl" id="745sign" title='sign' data-type='_Bool' data-ref="745sign">sign</dfn>)</td></tr>
<tr><th id="517">517</th><td>{</td></tr>
<tr><th id="518">518</th><td>    <b>switch</b> (<a class="local col4 ref" href="#744size" title='size' data-ref="744size">size</a>) {</td></tr>
<tr><th id="519">519</th><td>    <b>case</b> <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_8" title='TCGMemOp::MO_8' data-ref="TCGMemOp::MO_8">MO_8</a>:</td></tr>
<tr><th id="520">520</th><td>        <b>if</b> (<a class="local col5 ref" href="#745sign" title='sign' data-ref="745sign">sign</a>) {</td></tr>
<tr><th id="521">521</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#969" title="tcg_gen_ext8s_i64" data-ref="_M/tcg_gen_ext8s_tl">tcg_gen_ext8s_tl</a>(<a class="local col2 ref" href="#742dst" title='dst' data-ref="742dst">dst</a>, <a class="local col3 ref" href="#743src" title='src' data-ref="743src">src</a>);</td></tr>
<tr><th id="522">522</th><td>        } <b>else</b> {</td></tr>
<tr><th id="523">523</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#968" title="tcg_gen_ext8u_i64" data-ref="_M/tcg_gen_ext8u_tl">tcg_gen_ext8u_tl</a>(<a class="local col2 ref" href="#742dst" title='dst' data-ref="742dst">dst</a>, <a class="local col3 ref" href="#743src" title='src' data-ref="743src">src</a>);</td></tr>
<tr><th id="524">524</th><td>        }</td></tr>
<tr><th id="525">525</th><td>        <b>return</b> <a class="local col2 ref" href="#742dst" title='dst' data-ref="742dst">dst</a>;</td></tr>
<tr><th id="526">526</th><td>    <b>case</b> <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_16" title='TCGMemOp::MO_16' data-ref="TCGMemOp::MO_16">MO_16</a>:</td></tr>
<tr><th id="527">527</th><td>        <b>if</b> (<a class="local col5 ref" href="#745sign" title='sign' data-ref="745sign">sign</a>) {</td></tr>
<tr><th id="528">528</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#971" title="tcg_gen_ext16s_i64" data-ref="_M/tcg_gen_ext16s_tl">tcg_gen_ext16s_tl</a>(<a class="local col2 ref" href="#742dst" title='dst' data-ref="742dst">dst</a>, <a class="local col3 ref" href="#743src" title='src' data-ref="743src">src</a>);</td></tr>
<tr><th id="529">529</th><td>        } <b>else</b> {</td></tr>
<tr><th id="530">530</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#970" title="tcg_gen_ext16u_i64" data-ref="_M/tcg_gen_ext16u_tl">tcg_gen_ext16u_tl</a>(<a class="local col2 ref" href="#742dst" title='dst' data-ref="742dst">dst</a>, <a class="local col3 ref" href="#743src" title='src' data-ref="743src">src</a>);</td></tr>
<tr><th id="531">531</th><td>        }</td></tr>
<tr><th id="532">532</th><td>        <b>return</b> <a class="local col2 ref" href="#742dst" title='dst' data-ref="742dst">dst</a>;</td></tr>
<tr><th id="533">533</th><td><u>#<span data-ppcond="533">ifdef</span> <a class="macro" href="../../x86_64-softmmu/config-target.h.html#2" data-ref="_M/TARGET_X86_64">TARGET_X86_64</a></u></td></tr>
<tr><th id="534">534</th><td>    <b>case</b> <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_32" title='TCGMemOp::MO_32' data-ref="TCGMemOp::MO_32">MO_32</a>:</td></tr>
<tr><th id="535">535</th><td>        <b>if</b> (<a class="local col5 ref" href="#745sign" title='sign' data-ref="745sign">sign</a>) {</td></tr>
<tr><th id="536">536</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#973" title="tcg_gen_ext32s_i64" data-ref="_M/tcg_gen_ext32s_tl">tcg_gen_ext32s_tl</a>(<a class="local col2 ref" href="#742dst" title='dst' data-ref="742dst">dst</a>, <a class="local col3 ref" href="#743src" title='src' data-ref="743src">src</a>);</td></tr>
<tr><th id="537">537</th><td>        } <b>else</b> {</td></tr>
<tr><th id="538">538</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#972" title="tcg_gen_ext32u_i64" data-ref="_M/tcg_gen_ext32u_tl">tcg_gen_ext32u_tl</a>(<a class="local col2 ref" href="#742dst" title='dst' data-ref="742dst">dst</a>, <a class="local col3 ref" href="#743src" title='src' data-ref="743src">src</a>);</td></tr>
<tr><th id="539">539</th><td>        }</td></tr>
<tr><th id="540">540</th><td>        <b>return</b> <a class="local col2 ref" href="#742dst" title='dst' data-ref="742dst">dst</a>;</td></tr>
<tr><th id="541">541</th><td><u>#<span data-ppcond="533">endif</span></u></td></tr>
<tr><th id="542">542</th><td>    <b>default</b>:</td></tr>
<tr><th id="543">543</th><td>        <b>return</b> <a class="local col3 ref" href="#743src" title='src' data-ref="743src">src</a>;</td></tr>
<tr><th id="544">544</th><td>    }</td></tr>
<tr><th id="545">545</th><td>}</td></tr>
<tr><th id="546">546</th><td></td></tr>
<tr><th id="547">547</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="gen_extu" title='gen_extu' data-type='void gen_extu(TCGMemOp ot, TCGv_i64 reg)' data-ref="gen_extu">gen_extu</dfn>(<a class="typedef" href="../../tcg/tcg.h.html#TCGMemOp" title='TCGMemOp' data-type='enum TCGMemOp' data-ref="TCGMemOp">TCGMemOp</a> <dfn class="local col6 decl" id="746ot" title='ot' data-type='TCGMemOp' data-ref="746ot">ot</dfn>, <a class="macro" href="../../tcg/tcg.h.html#438" title="TCGv_i64" data-ref="_M/TCGv">TCGv</a> <dfn class="local col7 decl" id="747reg" title='reg' data-type='TCGv_i64' data-ref="747reg">reg</dfn>)</td></tr>
<tr><th id="548">548</th><td>{</td></tr>
<tr><th id="549">549</th><td>    <a class="tu ref" href="#gen_ext_tl" title='gen_ext_tl' data-use='c' data-ref="gen_ext_tl">gen_ext_tl</a>(<a class="local col7 ref" href="#747reg" title='reg' data-ref="747reg">reg</a>, <a class="local col7 ref" href="#747reg" title='reg' data-ref="747reg">reg</a>, <a class="local col6 ref" href="#746ot" title='ot' data-ref="746ot">ot</a>, <span class="macro" title="0" data-ref="_M/false">false</span>);</td></tr>
<tr><th id="550">550</th><td>}</td></tr>
<tr><th id="551">551</th><td></td></tr>
<tr><th id="552">552</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="gen_exts" title='gen_exts' data-type='void gen_exts(TCGMemOp ot, TCGv_i64 reg)' data-ref="gen_exts">gen_exts</dfn>(<a class="typedef" href="../../tcg/tcg.h.html#TCGMemOp" title='TCGMemOp' data-type='enum TCGMemOp' data-ref="TCGMemOp">TCGMemOp</a> <dfn class="local col8 decl" id="748ot" title='ot' data-type='TCGMemOp' data-ref="748ot">ot</dfn>, <a class="macro" href="../../tcg/tcg.h.html#438" title="TCGv_i64" data-ref="_M/TCGv">TCGv</a> <dfn class="local col9 decl" id="749reg" title='reg' data-type='TCGv_i64' data-ref="749reg">reg</dfn>)</td></tr>
<tr><th id="553">553</th><td>{</td></tr>
<tr><th id="554">554</th><td>    <a class="tu ref" href="#gen_ext_tl" title='gen_ext_tl' data-use='c' data-ref="gen_ext_tl">gen_ext_tl</a>(<a class="local col9 ref" href="#749reg" title='reg' data-ref="749reg">reg</a>, <a class="local col9 ref" href="#749reg" title='reg' data-ref="749reg">reg</a>, <a class="local col8 ref" href="#748ot" title='ot' data-ref="748ot">ot</a>, <span class="macro" title="1" data-ref="_M/true">true</span>);</td></tr>
<tr><th id="555">555</th><td>}</td></tr>
<tr><th id="556">556</th><td></td></tr>
<tr><th id="557">557</th><td><em>static</em> <b>inline</b> <em>void</em> <dfn class="tu decl def" id="gen_op_jnz_ecx" title='gen_op_jnz_ecx' data-type='void gen_op_jnz_ecx(TCGMemOp size, TCGLabel * label1)' data-ref="gen_op_jnz_ecx">gen_op_jnz_ecx</dfn>(<a class="typedef" href="../../tcg/tcg.h.html#TCGMemOp" title='TCGMemOp' data-type='enum TCGMemOp' data-ref="TCGMemOp">TCGMemOp</a> <dfn class="local col0 decl" id="750size" title='size' data-type='TCGMemOp' data-ref="750size">size</dfn>, <a class="typedef" href="../../tcg/tcg.h.html#TCGLabel" title='TCGLabel' data-type='struct TCGLabel' data-ref="TCGLabel">TCGLabel</a> *<dfn class="local col1 decl" id="751label1" title='label1' data-type='TCGLabel *' data-ref="751label1">label1</dfn>)</td></tr>
<tr><th id="558">558</th><td>{</td></tr>
<tr><th id="559">559</th><td>    <a class="macro" href="../../tcg/tcg-op.h.html#920" title="tcg_gen_mov_i64" data-ref="_M/tcg_gen_mov_tl">tcg_gen_mov_tl</a>(<a class="tu ref" href="#cpu_tmp0" title='cpu_tmp0' data-use='r' data-ref="cpu_tmp0">cpu_tmp0</a>, <a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="macro" href="cpu.h.html#60" title="1" data-ref="_M/R_ECX">R_ECX</a>]);</td></tr>
<tr><th id="560">560</th><td>    <a class="tu ref" href="#gen_extu" title='gen_extu' data-use='c' data-ref="gen_extu">gen_extu</a>(<a class="local col0 ref" href="#750size" title='size' data-ref="750size">size</a>, <a class="tu ref" href="#cpu_tmp0" title='cpu_tmp0' data-use='r' data-ref="cpu_tmp0">cpu_tmp0</a>);</td></tr>
<tr><th id="561">561</th><td>    <a class="macro" href="../../tcg/tcg-op.h.html#952" title="tcg_gen_brcondi_i64" data-ref="_M/tcg_gen_brcondi_tl">tcg_gen_brcondi_tl</a>(<a class="enum" href="../../tcg/tcg.h.html#TCG_COND_NE" title='TCG_COND_NE' data-ref="TCG_COND_NE">TCG_COND_NE</a>, <a class="tu ref" href="#cpu_tmp0" title='cpu_tmp0' data-use='r' data-ref="cpu_tmp0">cpu_tmp0</a>, <var>0</var>, <a class="local col1 ref" href="#751label1" title='label1' data-ref="751label1">label1</a>);</td></tr>
<tr><th id="562">562</th><td>}</td></tr>
<tr><th id="563">563</th><td></td></tr>
<tr><th id="564">564</th><td><em>static</em> <b>inline</b> <em>void</em> <dfn class="tu decl def" id="gen_op_jz_ecx" title='gen_op_jz_ecx' data-type='void gen_op_jz_ecx(TCGMemOp size, TCGLabel * label1)' data-ref="gen_op_jz_ecx">gen_op_jz_ecx</dfn>(<a class="typedef" href="../../tcg/tcg.h.html#TCGMemOp" title='TCGMemOp' data-type='enum TCGMemOp' data-ref="TCGMemOp">TCGMemOp</a> <dfn class="local col2 decl" id="752size" title='size' data-type='TCGMemOp' data-ref="752size">size</dfn>, <a class="typedef" href="../../tcg/tcg.h.html#TCGLabel" title='TCGLabel' data-type='struct TCGLabel' data-ref="TCGLabel">TCGLabel</a> *<dfn class="local col3 decl" id="753label1" title='label1' data-type='TCGLabel *' data-ref="753label1">label1</dfn>)</td></tr>
<tr><th id="565">565</th><td>{</td></tr>
<tr><th id="566">566</th><td>    <a class="macro" href="../../tcg/tcg-op.h.html#920" title="tcg_gen_mov_i64" data-ref="_M/tcg_gen_mov_tl">tcg_gen_mov_tl</a>(<a class="tu ref" href="#cpu_tmp0" title='cpu_tmp0' data-use='r' data-ref="cpu_tmp0">cpu_tmp0</a>, <a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="macro" href="cpu.h.html#60" title="1" data-ref="_M/R_ECX">R_ECX</a>]);</td></tr>
<tr><th id="567">567</th><td>    <a class="tu ref" href="#gen_extu" title='gen_extu' data-use='c' data-ref="gen_extu">gen_extu</a>(<a class="local col2 ref" href="#752size" title='size' data-ref="752size">size</a>, <a class="tu ref" href="#cpu_tmp0" title='cpu_tmp0' data-use='r' data-ref="cpu_tmp0">cpu_tmp0</a>);</td></tr>
<tr><th id="568">568</th><td>    <a class="macro" href="../../tcg/tcg-op.h.html#952" title="tcg_gen_brcondi_i64" data-ref="_M/tcg_gen_brcondi_tl">tcg_gen_brcondi_tl</a>(<a class="enum" href="../../tcg/tcg.h.html#TCG_COND_EQ" title='TCG_COND_EQ' data-ref="TCG_COND_EQ">TCG_COND_EQ</a>, <a class="tu ref" href="#cpu_tmp0" title='cpu_tmp0' data-use='r' data-ref="cpu_tmp0">cpu_tmp0</a>, <var>0</var>, <a class="local col3 ref" href="#753label1" title='label1' data-ref="753label1">label1</a>);</td></tr>
<tr><th id="569">569</th><td>}</td></tr>
<tr><th id="570">570</th><td></td></tr>
<tr><th id="571">571</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="gen_helper_in_func" title='gen_helper_in_func' data-type='void gen_helper_in_func(TCGMemOp ot, TCGv_i64 v, TCGv_i32 n)' data-ref="gen_helper_in_func">gen_helper_in_func</dfn>(<a class="typedef" href="../../tcg/tcg.h.html#TCGMemOp" title='TCGMemOp' data-type='enum TCGMemOp' data-ref="TCGMemOp">TCGMemOp</a> <dfn class="local col4 decl" id="754ot" title='ot' data-type='TCGMemOp' data-ref="754ot">ot</dfn>, <a class="macro" href="../../tcg/tcg.h.html#438" title="TCGv_i64" data-ref="_M/TCGv">TCGv</a> <dfn class="local col5 decl" id="755v" title='v' data-type='TCGv_i64' data-ref="755v">v</dfn>, <a class="typedef" href="../../tcg/tcg.h.html#TCGv_i32" title='TCGv_i32' data-type='struct TCGv_i32_d *' data-ref="TCGv_i32">TCGv_i32</a> <dfn class="local col6 decl" id="756n" title='n' data-type='TCGv_i32' data-ref="756n">n</dfn>)</td></tr>
<tr><th id="572">572</th><td>{</td></tr>
<tr><th id="573">573</th><td>    <b>switch</b> (<a class="local col4 ref" href="#754ot" title='ot' data-ref="754ot">ot</a>) {</td></tr>
<tr><th id="574">574</th><td>    <b>case</b> <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_8" title='TCGMemOp::MO_8' data-ref="TCGMemOp::MO_8">MO_8</a>:</td></tr>
<tr><th id="575">575</th><td>        <a class="ref" href="helper.h.html#94" title='gen_helper_inb' data-ref="gen_helper_inb">gen_helper_inb</a>(<a class="local col5 ref" href="#755v" title='v' data-ref="755v">v</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="local col6 ref" href="#756n" title='n' data-ref="756n">n</a>);</td></tr>
<tr><th id="576">576</th><td>        <b>break</b>;</td></tr>
<tr><th id="577">577</th><td>    <b>case</b> <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_16" title='TCGMemOp::MO_16' data-ref="TCGMemOp::MO_16">MO_16</a>:</td></tr>
<tr><th id="578">578</th><td>        <a class="ref" href="helper.h.html#96" title='gen_helper_inw' data-ref="gen_helper_inw">gen_helper_inw</a>(<a class="local col5 ref" href="#755v" title='v' data-ref="755v">v</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="local col6 ref" href="#756n" title='n' data-ref="756n">n</a>);</td></tr>
<tr><th id="579">579</th><td>        <b>break</b>;</td></tr>
<tr><th id="580">580</th><td>    <b>case</b> <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_32" title='TCGMemOp::MO_32' data-ref="TCGMemOp::MO_32">MO_32</a>:</td></tr>
<tr><th id="581">581</th><td>        <a class="ref" href="helper.h.html#98" title='gen_helper_inl' data-ref="gen_helper_inl">gen_helper_inl</a>(<a class="local col5 ref" href="#755v" title='v' data-ref="755v">v</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="local col6 ref" href="#756n" title='n' data-ref="756n">n</a>);</td></tr>
<tr><th id="582">582</th><td>        <b>break</b>;</td></tr>
<tr><th id="583">583</th><td>    <b>default</b>:</td></tr>
<tr><th id="584">584</th><td>        <a class="macro" href="../../tcg/tcg.h.html#896" title="do { fprintf(stderr, &quot;%s:%d: tcg fatal error\n&quot;, &quot;/home/jon/workspace/qemu/target/i386/translate.c&quot;, 584); abort();} while (0)" data-ref="_M/tcg_abort">tcg_abort</a>();</td></tr>
<tr><th id="585">585</th><td>    }</td></tr>
<tr><th id="586">586</th><td>}</td></tr>
<tr><th id="587">587</th><td></td></tr>
<tr><th id="588">588</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="gen_helper_out_func" title='gen_helper_out_func' data-type='void gen_helper_out_func(TCGMemOp ot, TCGv_i32 v, TCGv_i32 n)' data-ref="gen_helper_out_func">gen_helper_out_func</dfn>(<a class="typedef" href="../../tcg/tcg.h.html#TCGMemOp" title='TCGMemOp' data-type='enum TCGMemOp' data-ref="TCGMemOp">TCGMemOp</a> <dfn class="local col7 decl" id="757ot" title='ot' data-type='TCGMemOp' data-ref="757ot">ot</dfn>, <a class="typedef" href="../../tcg/tcg.h.html#TCGv_i32" title='TCGv_i32' data-type='struct TCGv_i32_d *' data-ref="TCGv_i32">TCGv_i32</a> <dfn class="local col8 decl" id="758v" title='v' data-type='TCGv_i32' data-ref="758v">v</dfn>, <a class="typedef" href="../../tcg/tcg.h.html#TCGv_i32" title='TCGv_i32' data-type='struct TCGv_i32_d *' data-ref="TCGv_i32">TCGv_i32</a> <dfn class="local col9 decl" id="759n" title='n' data-type='TCGv_i32' data-ref="759n">n</dfn>)</td></tr>
<tr><th id="589">589</th><td>{</td></tr>
<tr><th id="590">590</th><td>    <b>switch</b> (<a class="local col7 ref" href="#757ot" title='ot' data-ref="757ot">ot</a>) {</td></tr>
<tr><th id="591">591</th><td>    <b>case</b> <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_8" title='TCGMemOp::MO_8' data-ref="TCGMemOp::MO_8">MO_8</a>:</td></tr>
<tr><th id="592">592</th><td>        <a class="ref" href="helper.h.html#93" title='gen_helper_outb' data-ref="gen_helper_outb">gen_helper_outb</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="local col8 ref" href="#758v" title='v' data-ref="758v">v</a>, <a class="local col9 ref" href="#759n" title='n' data-ref="759n">n</a>);</td></tr>
<tr><th id="593">593</th><td>        <b>break</b>;</td></tr>
<tr><th id="594">594</th><td>    <b>case</b> <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_16" title='TCGMemOp::MO_16' data-ref="TCGMemOp::MO_16">MO_16</a>:</td></tr>
<tr><th id="595">595</th><td>        <a class="ref" href="helper.h.html#95" title='gen_helper_outw' data-ref="gen_helper_outw">gen_helper_outw</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="local col8 ref" href="#758v" title='v' data-ref="758v">v</a>, <a class="local col9 ref" href="#759n" title='n' data-ref="759n">n</a>);</td></tr>
<tr><th id="596">596</th><td>        <b>break</b>;</td></tr>
<tr><th id="597">597</th><td>    <b>case</b> <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_32" title='TCGMemOp::MO_32' data-ref="TCGMemOp::MO_32">MO_32</a>:</td></tr>
<tr><th id="598">598</th><td>        <a class="ref" href="helper.h.html#97" title='gen_helper_outl' data-ref="gen_helper_outl">gen_helper_outl</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="local col8 ref" href="#758v" title='v' data-ref="758v">v</a>, <a class="local col9 ref" href="#759n" title='n' data-ref="759n">n</a>);</td></tr>
<tr><th id="599">599</th><td>        <b>break</b>;</td></tr>
<tr><th id="600">600</th><td>    <b>default</b>:</td></tr>
<tr><th id="601">601</th><td>        <a class="macro" href="../../tcg/tcg.h.html#896" title="do { fprintf(stderr, &quot;%s:%d: tcg fatal error\n&quot;, &quot;/home/jon/workspace/qemu/target/i386/translate.c&quot;, 601); abort();} while (0)" data-ref="_M/tcg_abort">tcg_abort</a>();</td></tr>
<tr><th id="602">602</th><td>    }</td></tr>
<tr><th id="603">603</th><td>}</td></tr>
<tr><th id="604">604</th><td></td></tr>
<tr><th id="605">605</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="gen_check_io" title='gen_check_io' data-type='void gen_check_io(DisasContext * s, TCGMemOp ot, target_ulong cur_eip, uint32_t svm_flags)' data-ref="gen_check_io">gen_check_io</dfn>(<a class="typedef" href="#DisasContext" title='DisasContext' data-type='struct DisasContext' data-ref="DisasContext">DisasContext</a> *<dfn class="local col0 decl" id="760s" title='s' data-type='DisasContext *' data-ref="760s">s</dfn>, <a class="typedef" href="../../tcg/tcg.h.html#TCGMemOp" title='TCGMemOp' data-type='enum TCGMemOp' data-ref="TCGMemOp">TCGMemOp</a> <dfn class="local col1 decl" id="761ot" title='ot' data-type='TCGMemOp' data-ref="761ot">ot</dfn>, <a class="typedef" href="../../include/exec/cpu-defs.h.html#target_ulong" title='target_ulong' data-type='uint64_t' data-ref="target_ulong">target_ulong</a> <dfn class="local col2 decl" id="762cur_eip" title='cur_eip' data-type='target_ulong' data-ref="762cur_eip">cur_eip</dfn>,</td></tr>
<tr><th id="606">606</th><td>                         <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="local col3 decl" id="763svm_flags" title='svm_flags' data-type='uint32_t' data-ref="763svm_flags">svm_flags</dfn>)</td></tr>
<tr><th id="607">607</th><td>{</td></tr>
<tr><th id="608">608</th><td>    <a class="typedef" href="../../include/exec/cpu-defs.h.html#target_ulong" title='target_ulong' data-type='uint64_t' data-ref="target_ulong">target_ulong</a> <dfn class="local col4 decl" id="764next_eip" title='next_eip' data-type='target_ulong' data-ref="764next_eip">next_eip</dfn>;</td></tr>
<tr><th id="609">609</th><td></td></tr>
<tr><th id="610">610</th><td>    <b>if</b> (<a class="local col0 ref" href="#760s" title='s' data-ref="760s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pe" title='DisasContext::pe' data-use='r' data-ref="DisasContext::pe">pe</a> &amp;&amp; (<a class="local col0 ref" href="#760s" title='s' data-ref="760s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cpl" title='DisasContext::cpl' data-use='r' data-ref="DisasContext::cpl">cpl</a> &gt; <a class="local col0 ref" href="#760s" title='s' data-ref="760s">s</a>-&gt;<a class="tu ref" href="#DisasContext::iopl" title='DisasContext::iopl' data-use='r' data-ref="DisasContext::iopl">iopl</a> || <a class="local col0 ref" href="#760s" title='s' data-ref="760s">s</a>-&gt;<a class="tu ref" href="#DisasContext::vm86" title='DisasContext::vm86' data-use='r' data-ref="DisasContext::vm86">vm86</a>)) {</td></tr>
<tr><th id="611">611</th><td>        <a class="macro" href="../../tcg/tcg-op.h.html#962" title="tcg_gen_extrl_i64_i32" data-ref="_M/tcg_gen_trunc_tl_i32">tcg_gen_trunc_tl_i32</a>(<a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="612">612</th><td>        <b>switch</b> (<a class="local col1 ref" href="#761ot" title='ot' data-ref="761ot">ot</a>) {</td></tr>
<tr><th id="613">613</th><td>        <b>case</b> <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_8" title='TCGMemOp::MO_8' data-ref="TCGMemOp::MO_8">MO_8</a>:</td></tr>
<tr><th id="614">614</th><td>            <a class="ref" href="helper.h.html#90" title='gen_helper_check_iob' data-ref="gen_helper_check_iob">gen_helper_check_iob</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>);</td></tr>
<tr><th id="615">615</th><td>            <b>break</b>;</td></tr>
<tr><th id="616">616</th><td>        <b>case</b> <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_16" title='TCGMemOp::MO_16' data-ref="TCGMemOp::MO_16">MO_16</a>:</td></tr>
<tr><th id="617">617</th><td>            <a class="ref" href="helper.h.html#91" title='gen_helper_check_iow' data-ref="gen_helper_check_iow">gen_helper_check_iow</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>);</td></tr>
<tr><th id="618">618</th><td>            <b>break</b>;</td></tr>
<tr><th id="619">619</th><td>        <b>case</b> <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_32" title='TCGMemOp::MO_32' data-ref="TCGMemOp::MO_32">MO_32</a>:</td></tr>
<tr><th id="620">620</th><td>            <a class="ref" href="helper.h.html#92" title='gen_helper_check_iol' data-ref="gen_helper_check_iol">gen_helper_check_iol</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>);</td></tr>
<tr><th id="621">621</th><td>            <b>break</b>;</td></tr>
<tr><th id="622">622</th><td>        <b>default</b>:</td></tr>
<tr><th id="623">623</th><td>            <a class="macro" href="../../tcg/tcg.h.html#896" title="do { fprintf(stderr, &quot;%s:%d: tcg fatal error\n&quot;, &quot;/home/jon/workspace/qemu/target/i386/translate.c&quot;, 623); abort();} while (0)" data-ref="_M/tcg_abort">tcg_abort</a>();</td></tr>
<tr><th id="624">624</th><td>        }</td></tr>
<tr><th id="625">625</th><td>    }</td></tr>
<tr><th id="626">626</th><td>    <b>if</b>(<a class="local col0 ref" href="#760s" title='s' data-ref="760s">s</a>-&gt;<a class="tu ref" href="#DisasContext::flags" title='DisasContext::flags' data-use='r' data-ref="DisasContext::flags">flags</a> &amp; <a class="macro" href="cpu.h.html#184" title="(1 &lt;&lt; 21)" data-ref="_M/HF_SVMI_MASK">HF_SVMI_MASK</a>) {</td></tr>
<tr><th id="627">627</th><td>        <a class="tu ref" href="#gen_update_cc_op" title='gen_update_cc_op' data-use='c' data-ref="gen_update_cc_op">gen_update_cc_op</a>(<a class="local col0 ref" href="#760s" title='s' data-ref="760s">s</a>);</td></tr>
<tr><th id="628">628</th><td>        <a class="tu ref" href="#gen_jmp_im" title='gen_jmp_im' data-use='c' data-ref="gen_jmp_im">gen_jmp_im</a>(<a class="local col2 ref" href="#762cur_eip" title='cur_eip' data-ref="762cur_eip">cur_eip</a>);</td></tr>
<tr><th id="629">629</th><td>        <a class="local col3 ref" href="#763svm_flags" title='svm_flags' data-ref="763svm_flags">svm_flags</a> |= (<var>1</var> &lt;&lt; (<var>4</var> + <a class="local col1 ref" href="#761ot" title='ot' data-ref="761ot">ot</a>));</td></tr>
<tr><th id="630">630</th><td>        <a class="local col4 ref" href="#764next_eip" title='next_eip' data-ref="764next_eip">next_eip</a> = <a class="local col0 ref" href="#760s" title='s' data-ref="760s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='r' data-ref="DisasContext::pc">pc</a> - <a class="local col0 ref" href="#760s" title='s' data-ref="760s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>;</td></tr>
<tr><th id="631">631</th><td>        <a class="macro" href="../../tcg/tcg-op.h.html#962" title="tcg_gen_extrl_i64_i32" data-ref="_M/tcg_gen_trunc_tl_i32">tcg_gen_trunc_tl_i32</a>(<a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="632">632</th><td>        <a class="ref" href="helper.h.html#102" title='gen_helper_svm_check_io' data-ref="gen_helper_svm_check_io">gen_helper_svm_check_io</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>,</td></tr>
<tr><th id="633">633</th><td>                                <a class="ref" href="../../tcg/tcg.h.html#tcg_const_i32" title='tcg_const_i32' data-ref="tcg_const_i32">tcg_const_i32</a>(<a class="local col3 ref" href="#763svm_flags" title='svm_flags' data-ref="763svm_flags">svm_flags</a>),</td></tr>
<tr><th id="634">634</th><td>                                <a class="ref" href="../../tcg/tcg.h.html#tcg_const_i32" title='tcg_const_i32' data-ref="tcg_const_i32">tcg_const_i32</a>(<a class="local col4 ref" href="#764next_eip" title='next_eip' data-ref="764next_eip">next_eip</a> - <a class="local col2 ref" href="#762cur_eip" title='cur_eip' data-ref="762cur_eip">cur_eip</a>));</td></tr>
<tr><th id="635">635</th><td>    }</td></tr>
<tr><th id="636">636</th><td>}</td></tr>
<tr><th id="637">637</th><td></td></tr>
<tr><th id="638">638</th><td><em>static</em> <b>inline</b> <em>void</em> <dfn class="tu decl def" id="gen_movs" title='gen_movs' data-type='void gen_movs(DisasContext * s, TCGMemOp ot)' data-ref="gen_movs">gen_movs</dfn>(<a class="typedef" href="#DisasContext" title='DisasContext' data-type='struct DisasContext' data-ref="DisasContext">DisasContext</a> *<dfn class="local col5 decl" id="765s" title='s' data-type='DisasContext *' data-ref="765s">s</dfn>, <a class="typedef" href="../../tcg/tcg.h.html#TCGMemOp" title='TCGMemOp' data-type='enum TCGMemOp' data-ref="TCGMemOp">TCGMemOp</a> <dfn class="local col6 decl" id="766ot" title='ot' data-type='TCGMemOp' data-ref="766ot">ot</dfn>)</td></tr>
<tr><th id="639">639</th><td>{</td></tr>
<tr><th id="640">640</th><td>    <a class="tu ref" href="#gen_string_movl_A0_ESI" title='gen_string_movl_A0_ESI' data-use='c' data-ref="gen_string_movl_A0_ESI">gen_string_movl_A0_ESI</a>(<a class="local col5 ref" href="#765s" title='s' data-ref="765s">s</a>);</td></tr>
<tr><th id="641">641</th><td>    <a class="tu ref" href="#gen_op_ld_v" title='gen_op_ld_v' data-use='c' data-ref="gen_op_ld_v">gen_op_ld_v</a>(<a class="local col5 ref" href="#765s" title='s' data-ref="765s">s</a>, <a class="local col6 ref" href="#766ot" title='ot' data-ref="766ot">ot</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>);</td></tr>
<tr><th id="642">642</th><td>    <a class="tu ref" href="#gen_string_movl_A0_EDI" title='gen_string_movl_A0_EDI' data-use='c' data-ref="gen_string_movl_A0_EDI">gen_string_movl_A0_EDI</a>(<a class="local col5 ref" href="#765s" title='s' data-ref="765s">s</a>);</td></tr>
<tr><th id="643">643</th><td>    <a class="tu ref" href="#gen_op_st_v" title='gen_op_st_v' data-use='c' data-ref="gen_op_st_v">gen_op_st_v</a>(<a class="local col5 ref" href="#765s" title='s' data-ref="765s">s</a>, <a class="local col6 ref" href="#766ot" title='ot' data-ref="766ot">ot</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>);</td></tr>
<tr><th id="644">644</th><td>    <a class="tu ref" href="#gen_op_movl_T0_Dshift" title='gen_op_movl_T0_Dshift' data-use='c' data-ref="gen_op_movl_T0_Dshift">gen_op_movl_T0_Dshift</a>(<a class="local col6 ref" href="#766ot" title='ot' data-ref="766ot">ot</a>);</td></tr>
<tr><th id="645">645</th><td>    <a class="tu ref" href="#gen_op_add_reg_T0" title='gen_op_add_reg_T0' data-use='c' data-ref="gen_op_add_reg_T0">gen_op_add_reg_T0</a>(<a class="local col5 ref" href="#765s" title='s' data-ref="765s">s</a>-&gt;<a class="tu ref" href="#DisasContext::aflag" title='DisasContext::aflag' data-use='r' data-ref="DisasContext::aflag">aflag</a>, <a class="macro" href="cpu.h.html#65" title="6" data-ref="_M/R_ESI">R_ESI</a>);</td></tr>
<tr><th id="646">646</th><td>    <a class="tu ref" href="#gen_op_add_reg_T0" title='gen_op_add_reg_T0' data-use='c' data-ref="gen_op_add_reg_T0">gen_op_add_reg_T0</a>(<a class="local col5 ref" href="#765s" title='s' data-ref="765s">s</a>-&gt;<a class="tu ref" href="#DisasContext::aflag" title='DisasContext::aflag' data-use='r' data-ref="DisasContext::aflag">aflag</a>, <a class="macro" href="cpu.h.html#66" title="7" data-ref="_M/R_EDI">R_EDI</a>);</td></tr>
<tr><th id="647">647</th><td>}</td></tr>
<tr><th id="648">648</th><td></td></tr>
<tr><th id="649">649</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="gen_op_update1_cc" title='gen_op_update1_cc' data-type='void gen_op_update1_cc()' data-ref="gen_op_update1_cc">gen_op_update1_cc</dfn>(<em>void</em>)</td></tr>
<tr><th id="650">650</th><td>{</td></tr>
<tr><th id="651">651</th><td>    <a class="macro" href="../../tcg/tcg-op.h.html#920" title="tcg_gen_mov_i64" data-ref="_M/tcg_gen_mov_tl">tcg_gen_mov_tl</a>(<a class="tu ref" href="#cpu_cc_dst" title='cpu_cc_dst' data-use='r' data-ref="cpu_cc_dst">cpu_cc_dst</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="652">652</th><td>}</td></tr>
<tr><th id="653">653</th><td></td></tr>
<tr><th id="654">654</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="gen_op_update2_cc" title='gen_op_update2_cc' data-type='void gen_op_update2_cc()' data-ref="gen_op_update2_cc">gen_op_update2_cc</dfn>(<em>void</em>)</td></tr>
<tr><th id="655">655</th><td>{</td></tr>
<tr><th id="656">656</th><td>    <a class="macro" href="../../tcg/tcg-op.h.html#920" title="tcg_gen_mov_i64" data-ref="_M/tcg_gen_mov_tl">tcg_gen_mov_tl</a>(<a class="tu ref" href="#cpu_cc_src" title='cpu_cc_src' data-use='r' data-ref="cpu_cc_src">cpu_cc_src</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>);</td></tr>
<tr><th id="657">657</th><td>    <a class="macro" href="../../tcg/tcg-op.h.html#920" title="tcg_gen_mov_i64" data-ref="_M/tcg_gen_mov_tl">tcg_gen_mov_tl</a>(<a class="tu ref" href="#cpu_cc_dst" title='cpu_cc_dst' data-use='r' data-ref="cpu_cc_dst">cpu_cc_dst</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="658">658</th><td>}</td></tr>
<tr><th id="659">659</th><td></td></tr>
<tr><th id="660">660</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="gen_op_update3_cc" title='gen_op_update3_cc' data-type='void gen_op_update3_cc(TCGv_i64 reg)' data-ref="gen_op_update3_cc">gen_op_update3_cc</dfn>(<a class="macro" href="../../tcg/tcg.h.html#438" title="TCGv_i64" data-ref="_M/TCGv">TCGv</a> <dfn class="local col7 decl" id="767reg" title='reg' data-type='TCGv_i64' data-ref="767reg">reg</dfn>)</td></tr>
<tr><th id="661">661</th><td>{</td></tr>
<tr><th id="662">662</th><td>    <a class="macro" href="../../tcg/tcg-op.h.html#920" title="tcg_gen_mov_i64" data-ref="_M/tcg_gen_mov_tl">tcg_gen_mov_tl</a>(<a class="tu ref" href="#cpu_cc_src2" title='cpu_cc_src2' data-use='r' data-ref="cpu_cc_src2">cpu_cc_src2</a>, <a class="local col7 ref" href="#767reg" title='reg' data-ref="767reg">reg</a>);</td></tr>
<tr><th id="663">663</th><td>    <a class="macro" href="../../tcg/tcg-op.h.html#920" title="tcg_gen_mov_i64" data-ref="_M/tcg_gen_mov_tl">tcg_gen_mov_tl</a>(<a class="tu ref" href="#cpu_cc_src" title='cpu_cc_src' data-use='r' data-ref="cpu_cc_src">cpu_cc_src</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>);</td></tr>
<tr><th id="664">664</th><td>    <a class="macro" href="../../tcg/tcg-op.h.html#920" title="tcg_gen_mov_i64" data-ref="_M/tcg_gen_mov_tl">tcg_gen_mov_tl</a>(<a class="tu ref" href="#cpu_cc_dst" title='cpu_cc_dst' data-use='r' data-ref="cpu_cc_dst">cpu_cc_dst</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="665">665</th><td>}</td></tr>
<tr><th id="666">666</th><td></td></tr>
<tr><th id="667">667</th><td><em>static</em> <b>inline</b> <em>void</em> <dfn class="tu decl def" id="gen_op_testl_T0_T1_cc" title='gen_op_testl_T0_T1_cc' data-type='void gen_op_testl_T0_T1_cc()' data-ref="gen_op_testl_T0_T1_cc">gen_op_testl_T0_T1_cc</dfn>(<em>void</em>)</td></tr>
<tr><th id="668">668</th><td>{</td></tr>
<tr><th id="669">669</th><td>    <a class="macro" href="../../tcg/tcg-op.h.html#938" title="tcg_gen_and_i64" data-ref="_M/tcg_gen_and_tl">tcg_gen_and_tl</a>(<a class="tu ref" href="#cpu_cc_dst" title='cpu_cc_dst' data-use='r' data-ref="cpu_cc_dst">cpu_cc_dst</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>);</td></tr>
<tr><th id="670">670</th><td>}</td></tr>
<tr><th id="671">671</th><td></td></tr>
<tr><th id="672">672</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="gen_op_update_neg_cc" title='gen_op_update_neg_cc' data-type='void gen_op_update_neg_cc()' data-ref="gen_op_update_neg_cc">gen_op_update_neg_cc</dfn>(<em>void</em>)</td></tr>
<tr><th id="673">673</th><td>{</td></tr>
<tr><th id="674">674</th><td>    <a class="macro" href="../../tcg/tcg-op.h.html#920" title="tcg_gen_mov_i64" data-ref="_M/tcg_gen_mov_tl">tcg_gen_mov_tl</a>(<a class="tu ref" href="#cpu_cc_dst" title='cpu_cc_dst' data-use='r' data-ref="cpu_cc_dst">cpu_cc_dst</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="675">675</th><td>    <a class="macro" href="../../tcg/tcg-op.h.html#935" title="tcg_gen_neg_i64" data-ref="_M/tcg_gen_neg_tl">tcg_gen_neg_tl</a>(<a class="tu ref" href="#cpu_cc_src" title='cpu_cc_src' data-use='r' data-ref="cpu_cc_src">cpu_cc_src</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="676">676</th><td>    <a class="macro" href="../../tcg/tcg-op.h.html#919" title="tcg_gen_movi_i64" data-ref="_M/tcg_gen_movi_tl">tcg_gen_movi_tl</a>(<a class="tu ref" href="#cpu_cc_srcT" title='cpu_cc_srcT' data-use='r' data-ref="cpu_cc_srcT">cpu_cc_srcT</a>, <var>0</var>);</td></tr>
<tr><th id="677">677</th><td>}</td></tr>
<tr><th id="678">678</th><td></td></tr>
<tr><th id="679">679</th><td><i  data-doc="gen_compute_eflags">/* compute all eflags to cc_src */</i></td></tr>
<tr><th id="680">680</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="gen_compute_eflags" title='gen_compute_eflags' data-type='void gen_compute_eflags(DisasContext * s)' data-ref="gen_compute_eflags">gen_compute_eflags</dfn>(<a class="typedef" href="#DisasContext" title='DisasContext' data-type='struct DisasContext' data-ref="DisasContext">DisasContext</a> *<dfn class="local col8 decl" id="768s" title='s' data-type='DisasContext *' data-ref="768s">s</dfn>)</td></tr>
<tr><th id="681">681</th><td>{</td></tr>
<tr><th id="682">682</th><td>    <a class="macro" href="../../tcg/tcg.h.html#438" title="TCGv_i64" data-ref="_M/TCGv">TCGv</a> <dfn class="local col9 decl" id="769zero" title='zero' data-type='TCGv_i64' data-ref="769zero">zero</dfn>, <dfn class="local col0 decl" id="770dst" title='dst' data-type='TCGv_i64' data-ref="770dst">dst</dfn>, <dfn class="local col1 decl" id="771src1" title='src1' data-type='TCGv_i64' data-ref="771src1">src1</dfn>, <dfn class="local col2 decl" id="772src2" title='src2' data-type='TCGv_i64' data-ref="772src2">src2</dfn>;</td></tr>
<tr><th id="683">683</th><td>    <em>int</em> <dfn class="local col3 decl" id="773live" title='live' data-type='int' data-ref="773live">live</dfn>, <dfn class="local col4 decl" id="774dead" title='dead' data-type='int' data-ref="774dead">dead</dfn>;</td></tr>
<tr><th id="684">684</th><td></td></tr>
<tr><th id="685">685</th><td>    <b>if</b> (<a class="local col8 ref" href="#768s" title='s' data-ref="768s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cc_op" title='DisasContext::cc_op' data-use='r' data-ref="DisasContext::cc_op">cc_op</a> == <a class="enum" href="cpu.h.html#CC_OP_EFLAGS" title='CC_OP_EFLAGS' data-ref="CC_OP_EFLAGS">CC_OP_EFLAGS</a>) {</td></tr>
<tr><th id="686">686</th><td>        <b>return</b>;</td></tr>
<tr><th id="687">687</th><td>    }</td></tr>
<tr><th id="688">688</th><td>    <b>if</b> (<a class="local col8 ref" href="#768s" title='s' data-ref="768s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cc_op" title='DisasContext::cc_op' data-use='r' data-ref="DisasContext::cc_op">cc_op</a> == <a class="enum" href="cpu.h.html#CC_OP_CLR" title='CC_OP_CLR' data-ref="CC_OP_CLR">CC_OP_CLR</a>) {</td></tr>
<tr><th id="689">689</th><td>        <a class="macro" href="../../tcg/tcg-op.h.html#919" title="tcg_gen_movi_i64" data-ref="_M/tcg_gen_movi_tl">tcg_gen_movi_tl</a>(<a class="tu ref" href="#cpu_cc_src" title='cpu_cc_src' data-use='r' data-ref="cpu_cc_src">cpu_cc_src</a>, <a class="macro" href="cpu.h.html#112" title="0x0040" data-ref="_M/CC_Z">CC_Z</a> | <a class="macro" href="cpu.h.html#110" title="0x0004" data-ref="_M/CC_P">CC_P</a>);</td></tr>
<tr><th id="690">690</th><td>        <a class="tu ref" href="#set_cc_op" title='set_cc_op' data-use='c' data-ref="set_cc_op">set_cc_op</a>(<a class="local col8 ref" href="#768s" title='s' data-ref="768s">s</a>, <a class="enum" href="cpu.h.html#CC_OP_EFLAGS" title='CC_OP_EFLAGS' data-ref="CC_OP_EFLAGS">CC_OP_EFLAGS</a>);</td></tr>
<tr><th id="691">691</th><td>        <b>return</b>;</td></tr>
<tr><th id="692">692</th><td>    }</td></tr>
<tr><th id="693">693</th><td></td></tr>
<tr><th id="694">694</th><td>    <a class="macro" href="../../tcg/tcg-op.h.html#827" title="zero = MAKE_TCGV_I64(-1)" data-ref="_M/TCGV_UNUSED">TCGV_UNUSED</a>(<a class="local col9 ref" href="#769zero" title='zero' data-ref="769zero">zero</a>);</td></tr>
<tr><th id="695">695</th><td>    <a class="local col0 ref" href="#770dst" title='dst' data-ref="770dst">dst</a> = <a class="tu ref" href="#cpu_cc_dst" title='cpu_cc_dst' data-use='r' data-ref="cpu_cc_dst">cpu_cc_dst</a>;</td></tr>
<tr><th id="696">696</th><td>    <a class="local col1 ref" href="#771src1" title='src1' data-ref="771src1">src1</a> = <a class="tu ref" href="#cpu_cc_src" title='cpu_cc_src' data-use='r' data-ref="cpu_cc_src">cpu_cc_src</a>;</td></tr>
<tr><th id="697">697</th><td>    <a class="local col2 ref" href="#772src2" title='src2' data-ref="772src2">src2</a> = <a class="tu ref" href="#cpu_cc_src2" title='cpu_cc_src2' data-use='r' data-ref="cpu_cc_src2">cpu_cc_src2</a>;</td></tr>
<tr><th id="698">698</th><td></td></tr>
<tr><th id="699">699</th><td>    <i>/* Take care to not read values that are not live.  */</i></td></tr>
<tr><th id="700">700</th><td>    <a class="local col3 ref" href="#773live" title='live' data-ref="773live">live</a> = <a class="tu ref" href="#cc_op_live" title='cc_op_live' data-use='r' data-ref="cc_op_live">cc_op_live</a>[<a class="local col8 ref" href="#768s" title='s' data-ref="768s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cc_op" title='DisasContext::cc_op' data-use='r' data-ref="DisasContext::cc_op">cc_op</a>] &amp; ~<a class="enum" href="#USES_CC_SRCT" title='USES_CC_SRCT' data-ref="USES_CC_SRCT">USES_CC_SRCT</a>;</td></tr>
<tr><th id="701">701</th><td>    <a class="local col4 ref" href="#774dead" title='dead' data-ref="774dead">dead</a> = <a class="local col3 ref" href="#773live" title='live' data-ref="773live">live</a> ^ (<a class="enum" href="#USES_CC_DST" title='USES_CC_DST' data-ref="USES_CC_DST">USES_CC_DST</a> | <a class="enum" href="#USES_CC_SRC" title='USES_CC_SRC' data-ref="USES_CC_SRC">USES_CC_SRC</a> | <a class="enum" href="#USES_CC_SRC2" title='USES_CC_SRC2' data-ref="USES_CC_SRC2">USES_CC_SRC2</a>);</td></tr>
<tr><th id="702">702</th><td>    <b>if</b> (<a class="local col4 ref" href="#774dead" title='dead' data-ref="774dead">dead</a>) {</td></tr>
<tr><th id="703">703</th><td>        <a class="local col9 ref" href="#769zero" title='zero' data-ref="769zero">zero</a> = <a class="macro" href="../../tcg/tcg-op.h.html#998" title="tcg_const_i64" data-ref="_M/tcg_const_tl">tcg_const_tl</a>(<var>0</var>);</td></tr>
<tr><th id="704">704</th><td>        <b>if</b> (<a class="local col4 ref" href="#774dead" title='dead' data-ref="774dead">dead</a> &amp; <a class="enum" href="#USES_CC_DST" title='USES_CC_DST' data-ref="USES_CC_DST">USES_CC_DST</a>) {</td></tr>
<tr><th id="705">705</th><td>            <a class="local col0 ref" href="#770dst" title='dst' data-ref="770dst">dst</a> = <a class="local col9 ref" href="#769zero" title='zero' data-ref="769zero">zero</a>;</td></tr>
<tr><th id="706">706</th><td>        }</td></tr>
<tr><th id="707">707</th><td>        <b>if</b> (<a class="local col4 ref" href="#774dead" title='dead' data-ref="774dead">dead</a> &amp; <a class="enum" href="#USES_CC_SRC" title='USES_CC_SRC' data-ref="USES_CC_SRC">USES_CC_SRC</a>) {</td></tr>
<tr><th id="708">708</th><td>            <a class="local col1 ref" href="#771src1" title='src1' data-ref="771src1">src1</a> = <a class="local col9 ref" href="#769zero" title='zero' data-ref="769zero">zero</a>;</td></tr>
<tr><th id="709">709</th><td>        }</td></tr>
<tr><th id="710">710</th><td>        <b>if</b> (<a class="local col4 ref" href="#774dead" title='dead' data-ref="774dead">dead</a> &amp; <a class="enum" href="#USES_CC_SRC2" title='USES_CC_SRC2' data-ref="USES_CC_SRC2">USES_CC_SRC2</a>) {</td></tr>
<tr><th id="711">711</th><td>            <a class="local col2 ref" href="#772src2" title='src2' data-ref="772src2">src2</a> = <a class="local col9 ref" href="#769zero" title='zero' data-ref="769zero">zero</a>;</td></tr>
<tr><th id="712">712</th><td>        }</td></tr>
<tr><th id="713">713</th><td>    }</td></tr>
<tr><th id="714">714</th><td></td></tr>
<tr><th id="715">715</th><td>    <a class="tu ref" href="#gen_update_cc_op" title='gen_update_cc_op' data-use='c' data-ref="gen_update_cc_op">gen_update_cc_op</a>(<a class="local col8 ref" href="#768s" title='s' data-ref="768s">s</a>);</td></tr>
<tr><th id="716">716</th><td>    <a class="ref" href="helper.h.html#1" title='gen_helper_cc_compute_all' data-ref="gen_helper_cc_compute_all">gen_helper_cc_compute_all</a>(<a class="tu ref" href="#cpu_cc_src" title='cpu_cc_src' data-use='r' data-ref="cpu_cc_src">cpu_cc_src</a>, <a class="local col0 ref" href="#770dst" title='dst' data-ref="770dst">dst</a>, <a class="local col1 ref" href="#771src1" title='src1' data-ref="771src1">src1</a>, <a class="local col2 ref" href="#772src2" title='src2' data-ref="772src2">src2</a>, <a class="tu ref" href="#cpu_cc_op" title='cpu_cc_op' data-use='r' data-ref="cpu_cc_op">cpu_cc_op</a>);</td></tr>
<tr><th id="717">717</th><td>    <a class="tu ref" href="#set_cc_op" title='set_cc_op' data-use='c' data-ref="set_cc_op">set_cc_op</a>(<a class="local col8 ref" href="#768s" title='s' data-ref="768s">s</a>, <a class="enum" href="cpu.h.html#CC_OP_EFLAGS" title='CC_OP_EFLAGS' data-ref="CC_OP_EFLAGS">CC_OP_EFLAGS</a>);</td></tr>
<tr><th id="718">718</th><td></td></tr>
<tr><th id="719">719</th><td>    <b>if</b> (<a class="local col4 ref" href="#774dead" title='dead' data-ref="774dead">dead</a>) {</td></tr>
<tr><th id="720">720</th><td>        <a class="macro" href="../../tcg/tcg-op.h.html#826" title="tcg_temp_free_i64" data-ref="_M/tcg_temp_free">tcg_temp_free</a>(<a class="local col9 ref" href="#769zero" title='zero' data-ref="769zero">zero</a>);</td></tr>
<tr><th id="721">721</th><td>    }</td></tr>
<tr><th id="722">722</th><td>}</td></tr>
<tr><th id="723">723</th><td></td></tr>
<tr><th id="724">724</th><td><b>typedef</b> <b>struct</b> <dfn class="type def" id="CCPrepare" title='CCPrepare' data-ref="CCPrepare"><a class="type" href="#CCPrepare" title='CCPrepare' data-ref="CCPrepare">CCPrepare</a></dfn> {</td></tr>
<tr><th id="725">725</th><td>    <a class="typedef" href="../../tcg/tcg.h.html#TCGCond" title='TCGCond' data-type='enum TCGCond' data-ref="TCGCond">TCGCond</a> <dfn class="tu decl" id="CCPrepare::cond" title='CCPrepare::cond' data-type='TCGCond' data-ref="CCPrepare::cond">cond</dfn>;</td></tr>
<tr><th id="726">726</th><td>    <a class="macro" href="../../tcg/tcg.h.html#438" title="TCGv_i64" data-ref="_M/TCGv">TCGv</a> <dfn class="tu decl" id="CCPrepare::reg" title='CCPrepare::reg' data-type='TCGv_i64' data-ref="CCPrepare::reg">reg</dfn>;</td></tr>
<tr><th id="727">727</th><td>    <a class="macro" href="../../tcg/tcg.h.html#438" title="TCGv_i64" data-ref="_M/TCGv">TCGv</a> <dfn class="tu decl" id="CCPrepare::reg2" title='CCPrepare::reg2' data-type='TCGv_i64' data-ref="CCPrepare::reg2">reg2</dfn>;</td></tr>
<tr><th id="728">728</th><td>    <a class="typedef" href="../../include/exec/cpu-defs.h.html#target_ulong" title='target_ulong' data-type='uint64_t' data-ref="target_ulong">target_ulong</a> <dfn class="tu decl" id="CCPrepare::imm" title='CCPrepare::imm' data-type='target_ulong' data-ref="CCPrepare::imm">imm</dfn>;</td></tr>
<tr><th id="729">729</th><td>    <a class="typedef" href="../../include/exec/cpu-defs.h.html#target_ulong" title='target_ulong' data-type='uint64_t' data-ref="target_ulong">target_ulong</a> <dfn class="tu decl" id="CCPrepare::mask" title='CCPrepare::mask' data-type='target_ulong' data-ref="CCPrepare::mask">mask</dfn>;</td></tr>
<tr><th id="730">730</th><td>    <span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="tu decl" id="CCPrepare::use_reg2" title='CCPrepare::use_reg2' data-type='_Bool' data-ref="CCPrepare::use_reg2">use_reg2</dfn>;</td></tr>
<tr><th id="731">731</th><td>    <span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="tu decl" id="CCPrepare::no_setcond" title='CCPrepare::no_setcond' data-type='_Bool' data-ref="CCPrepare::no_setcond">no_setcond</dfn>;</td></tr>
<tr><th id="732">732</th><td>} <dfn class="typedef" id="CCPrepare" title='CCPrepare' data-type='struct CCPrepare' data-ref="CCPrepare">CCPrepare</dfn>;</td></tr>
<tr><th id="733">733</th><td></td></tr>
<tr><th id="734">734</th><td><i  data-doc="gen_prepare_eflags_c">/* compute eflags.C to reg */</i></td></tr>
<tr><th id="735">735</th><td><em>static</em> <a class="typedef" href="#CCPrepare" title='CCPrepare' data-type='struct CCPrepare' data-ref="CCPrepare">CCPrepare</a> <dfn class="tu decl def" id="gen_prepare_eflags_c" title='gen_prepare_eflags_c' data-type='CCPrepare gen_prepare_eflags_c(DisasContext * s, TCGv_i64 reg)' data-ref="gen_prepare_eflags_c">gen_prepare_eflags_c</dfn>(<a class="typedef" href="#DisasContext" title='DisasContext' data-type='struct DisasContext' data-ref="DisasContext">DisasContext</a> *<dfn class="local col5 decl" id="775s" title='s' data-type='DisasContext *' data-ref="775s">s</dfn>, <a class="macro" href="../../tcg/tcg.h.html#438" title="TCGv_i64" data-ref="_M/TCGv">TCGv</a> <dfn class="local col6 decl" id="776reg" title='reg' data-type='TCGv_i64' data-ref="776reg">reg</dfn>)</td></tr>
<tr><th id="736">736</th><td>{</td></tr>
<tr><th id="737">737</th><td>    <a class="macro" href="../../tcg/tcg.h.html#438" title="TCGv_i64" data-ref="_M/TCGv">TCGv</a> <dfn class="local col7 decl" id="777t0" title='t0' data-type='TCGv_i64' data-ref="777t0">t0</dfn>, <dfn class="local col8 decl" id="778t1" title='t1' data-type='TCGv_i64' data-ref="778t1">t1</dfn>;</td></tr>
<tr><th id="738">738</th><td>    <em>int</em> <dfn class="local col9 decl" id="779size" title='size' data-type='int' data-ref="779size">size</dfn>, <dfn class="local col0 decl" id="780shift" title='shift' data-type='int' data-ref="780shift">shift</dfn>;</td></tr>
<tr><th id="739">739</th><td></td></tr>
<tr><th id="740">740</th><td>    <b>switch</b> (<a class="local col5 ref" href="#775s" title='s' data-ref="775s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cc_op" title='DisasContext::cc_op' data-use='r' data-ref="DisasContext::cc_op">cc_op</a>) {</td></tr>
<tr><th id="741">741</th><td>    <b>case</b> <a class="enum" href="cpu.h.html#CC_OP_SUBB" title='CC_OP_SUBB' data-ref="CC_OP_SUBB">CC_OP_SUBB</a> ... <a class="enum" href="cpu.h.html#CC_OP_SUBQ" title='CC_OP_SUBQ' data-ref="CC_OP_SUBQ">CC_OP_SUBQ</a>:</td></tr>
<tr><th id="742">742</th><td>        <i>/* (DATA_TYPE)CC_SRCT &lt; (DATA_TYPE)CC_SRC */</i></td></tr>
<tr><th id="743">743</th><td>        <a class="local col9 ref" href="#779size" title='size' data-ref="779size">size</a> = <a class="local col5 ref" href="#775s" title='s' data-ref="775s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cc_op" title='DisasContext::cc_op' data-use='r' data-ref="DisasContext::cc_op">cc_op</a> - <a class="enum" href="cpu.h.html#CC_OP_SUBB" title='CC_OP_SUBB' data-ref="CC_OP_SUBB">CC_OP_SUBB</a>;</td></tr>
<tr><th id="744">744</th><td>        <a class="local col8 ref" href="#778t1" title='t1' data-ref="778t1">t1</a> = <a class="tu ref" href="#gen_ext_tl" title='gen_ext_tl' data-use='c' data-ref="gen_ext_tl">gen_ext_tl</a>(<a class="tu ref" href="#cpu_tmp0" title='cpu_tmp0' data-use='r' data-ref="cpu_tmp0">cpu_tmp0</a>, <a class="tu ref" href="#cpu_cc_src" title='cpu_cc_src' data-use='r' data-ref="cpu_cc_src">cpu_cc_src</a>, <a class="local col9 ref" href="#779size" title='size' data-ref="779size">size</a>, <span class="macro" title="0" data-ref="_M/false">false</span>);</td></tr>
<tr><th id="745">745</th><td>        <i>/* If no temporary was used, be careful not to alias t1 and t0.  */</i></td></tr>
<tr><th id="746">746</th><td>        <a class="local col7 ref" href="#777t0" title='t0' data-ref="777t0">t0</a> = <a class="macro" href="../../tcg/tcg-op.h.html#829" title="(GET_TCGV_I64(t1) == GET_TCGV_I64(cpu_cc_src))" data-ref="_M/TCGV_EQUAL">TCGV_EQUAL</a>(<a class="local col8 ref" href="#778t1" title='t1' data-ref="778t1">t1</a>, <a class="tu ref" href="#cpu_cc_src" title='cpu_cc_src' data-use='r' data-ref="cpu_cc_src">cpu_cc_src</a>) ? <a class="tu ref" href="#cpu_tmp0" title='cpu_tmp0' data-use='r' data-ref="cpu_tmp0">cpu_tmp0</a> : <a class="local col6 ref" href="#776reg" title='reg' data-ref="776reg">reg</a>;</td></tr>
<tr><th id="747">747</th><td>        <a class="macro" href="../../tcg/tcg-op.h.html#920" title="tcg_gen_mov_i64" data-ref="_M/tcg_gen_mov_tl">tcg_gen_mov_tl</a>(<a class="local col7 ref" href="#777t0" title='t0' data-ref="777t0">t0</a>, <a class="tu ref" href="#cpu_cc_srcT" title='cpu_cc_srcT' data-use='r' data-ref="cpu_cc_srcT">cpu_cc_srcT</a>);</td></tr>
<tr><th id="748">748</th><td>        <a class="tu ref" href="#gen_extu" title='gen_extu' data-use='c' data-ref="gen_extu">gen_extu</a>(<a class="local col9 ref" href="#779size" title='size' data-ref="779size">size</a>, <a class="local col7 ref" href="#777t0" title='t0' data-ref="777t0">t0</a>);</td></tr>
<tr><th id="749">749</th><td>        <b>goto</b> <a class="lbl" href="#781add_sub" data-ref="781add_sub">add_sub</a>;</td></tr>
<tr><th id="750">750</th><td></td></tr>
<tr><th id="751">751</th><td>    <b>case</b> <a class="enum" href="cpu.h.html#CC_OP_ADDB" title='CC_OP_ADDB' data-ref="CC_OP_ADDB">CC_OP_ADDB</a> ... <a class="enum" href="cpu.h.html#CC_OP_ADDQ" title='CC_OP_ADDQ' data-ref="CC_OP_ADDQ">CC_OP_ADDQ</a>:</td></tr>
<tr><th id="752">752</th><td>        <i>/* (DATA_TYPE)CC_DST &lt; (DATA_TYPE)CC_SRC */</i></td></tr>
<tr><th id="753">753</th><td>        <a class="local col9 ref" href="#779size" title='size' data-ref="779size">size</a> = <a class="local col5 ref" href="#775s" title='s' data-ref="775s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cc_op" title='DisasContext::cc_op' data-use='r' data-ref="DisasContext::cc_op">cc_op</a> - <a class="enum" href="cpu.h.html#CC_OP_ADDB" title='CC_OP_ADDB' data-ref="CC_OP_ADDB">CC_OP_ADDB</a>;</td></tr>
<tr><th id="754">754</th><td>        <a class="local col8 ref" href="#778t1" title='t1' data-ref="778t1">t1</a> = <a class="tu ref" href="#gen_ext_tl" title='gen_ext_tl' data-use='c' data-ref="gen_ext_tl">gen_ext_tl</a>(<a class="tu ref" href="#cpu_tmp0" title='cpu_tmp0' data-use='r' data-ref="cpu_tmp0">cpu_tmp0</a>, <a class="tu ref" href="#cpu_cc_src" title='cpu_cc_src' data-use='r' data-ref="cpu_cc_src">cpu_cc_src</a>, <a class="local col9 ref" href="#779size" title='size' data-ref="779size">size</a>, <span class="macro" title="0" data-ref="_M/false">false</span>);</td></tr>
<tr><th id="755">755</th><td>        <a class="local col7 ref" href="#777t0" title='t0' data-ref="777t0">t0</a> = <a class="tu ref" href="#gen_ext_tl" title='gen_ext_tl' data-use='c' data-ref="gen_ext_tl">gen_ext_tl</a>(<a class="local col6 ref" href="#776reg" title='reg' data-ref="776reg">reg</a>, <a class="tu ref" href="#cpu_cc_dst" title='cpu_cc_dst' data-use='r' data-ref="cpu_cc_dst">cpu_cc_dst</a>, <a class="local col9 ref" href="#779size" title='size' data-ref="779size">size</a>, <span class="macro" title="0" data-ref="_M/false">false</span>);</td></tr>
<tr><th id="756">756</th><td>    <dfn class="lbl" id="781add_sub" data-ref="781add_sub">add_sub</dfn>:</td></tr>
<tr><th id="757">757</th><td>        <b>return</b> (<a class="typedef" href="#CCPrepare" title='CCPrepare' data-type='struct CCPrepare' data-ref="CCPrepare">CCPrepare</a>) { .<a class="tu ref" href="#CCPrepare::cond" title='CCPrepare::cond' data-use='w' data-ref="CCPrepare::cond">cond</a> = <a class="enum" href="../../tcg/tcg.h.html#TCG_COND_LTU" title='TCG_COND_LTU' data-ref="TCG_COND_LTU">TCG_COND_LTU</a>, .<a class="tu ref" href="#CCPrepare::reg" title='CCPrepare::reg' data-use='w' data-ref="CCPrepare::reg">reg</a> = <a class="local col7 ref" href="#777t0" title='t0' data-ref="777t0">t0</a>,</td></tr>
<tr><th id="758">758</th><td>                             .<a class="tu ref" href="#CCPrepare::reg2" title='CCPrepare::reg2' data-use='w' data-ref="CCPrepare::reg2">reg2</a> = <a class="local col8 ref" href="#778t1" title='t1' data-ref="778t1">t1</a>, .<a class="tu ref" href="#CCPrepare::mask" title='CCPrepare::mask' data-use='w' data-ref="CCPrepare::mask">mask</a> = -<var>1</var>, .<a class="tu ref" href="#CCPrepare::use_reg2" title='CCPrepare::use_reg2' data-use='w' data-ref="CCPrepare::use_reg2">use_reg2</a> = <span class="macro" title="1" data-ref="_M/true">true</span> };</td></tr>
<tr><th id="759">759</th><td></td></tr>
<tr><th id="760">760</th><td>    <b>case</b> <a class="enum" href="cpu.h.html#CC_OP_LOGICB" title='CC_OP_LOGICB' data-ref="CC_OP_LOGICB">CC_OP_LOGICB</a> ... <a class="enum" href="cpu.h.html#CC_OP_LOGICQ" title='CC_OP_LOGICQ' data-ref="CC_OP_LOGICQ">CC_OP_LOGICQ</a>:</td></tr>
<tr><th id="761">761</th><td>    <b>case</b> <a class="enum" href="cpu.h.html#CC_OP_CLR" title='CC_OP_CLR' data-ref="CC_OP_CLR">CC_OP_CLR</a>:</td></tr>
<tr><th id="762">762</th><td>    <b>case</b> <a class="enum" href="cpu.h.html#CC_OP_POPCNT" title='CC_OP_POPCNT' data-ref="CC_OP_POPCNT">CC_OP_POPCNT</a>:</td></tr>
<tr><th id="763">763</th><td>        <b>return</b> (<a class="typedef" href="#CCPrepare" title='CCPrepare' data-type='struct CCPrepare' data-ref="CCPrepare">CCPrepare</a>) { .<a class="tu ref" href="#CCPrepare::cond" title='CCPrepare::cond' data-use='w' data-ref="CCPrepare::cond">cond</a> = <a class="enum" href="../../tcg/tcg.h.html#TCG_COND_NEVER" title='TCG_COND_NEVER' data-ref="TCG_COND_NEVER">TCG_COND_NEVER</a>, .<a class="tu ref" href="#CCPrepare::mask" title='CCPrepare::mask' data-use='w' data-ref="CCPrepare::mask">mask</a> = -<var>1</var> };</td></tr>
<tr><th id="764">764</th><td></td></tr>
<tr><th id="765">765</th><td>    <b>case</b> <a class="enum" href="cpu.h.html#CC_OP_INCB" title='CC_OP_INCB' data-ref="CC_OP_INCB">CC_OP_INCB</a> ... <a class="enum" href="cpu.h.html#CC_OP_INCQ" title='CC_OP_INCQ' data-ref="CC_OP_INCQ">CC_OP_INCQ</a>:</td></tr>
<tr><th id="766">766</th><td>    <b>case</b> <a class="enum" href="cpu.h.html#CC_OP_DECB" title='CC_OP_DECB' data-ref="CC_OP_DECB">CC_OP_DECB</a> ... <a class="enum" href="cpu.h.html#CC_OP_DECQ" title='CC_OP_DECQ' data-ref="CC_OP_DECQ">CC_OP_DECQ</a>:</td></tr>
<tr><th id="767">767</th><td>        <b>return</b> (<a class="typedef" href="#CCPrepare" title='CCPrepare' data-type='struct CCPrepare' data-ref="CCPrepare">CCPrepare</a>) { .<a class="tu ref" href="#CCPrepare::cond" title='CCPrepare::cond' data-use='w' data-ref="CCPrepare::cond">cond</a> = <a class="enum" href="../../tcg/tcg.h.html#TCG_COND_NE" title='TCG_COND_NE' data-ref="TCG_COND_NE">TCG_COND_NE</a>, .<a class="tu ref" href="#CCPrepare::reg" title='CCPrepare::reg' data-use='w' data-ref="CCPrepare::reg">reg</a> = <a class="tu ref" href="#cpu_cc_src" title='cpu_cc_src' data-use='r' data-ref="cpu_cc_src">cpu_cc_src</a>,</td></tr>
<tr><th id="768">768</th><td>                             .<a class="tu ref" href="#CCPrepare::mask" title='CCPrepare::mask' data-use='w' data-ref="CCPrepare::mask">mask</a> = -<var>1</var>, .<a class="tu ref" href="#CCPrepare::no_setcond" title='CCPrepare::no_setcond' data-use='w' data-ref="CCPrepare::no_setcond">no_setcond</a> = <span class="macro" title="1" data-ref="_M/true">true</span> };</td></tr>
<tr><th id="769">769</th><td></td></tr>
<tr><th id="770">770</th><td>    <b>case</b> <a class="enum" href="cpu.h.html#CC_OP_SHLB" title='CC_OP_SHLB' data-ref="CC_OP_SHLB">CC_OP_SHLB</a> ... <a class="enum" href="cpu.h.html#CC_OP_SHLQ" title='CC_OP_SHLQ' data-ref="CC_OP_SHLQ">CC_OP_SHLQ</a>:</td></tr>
<tr><th id="771">771</th><td>        <i>/* (CC_SRC &gt;&gt; (DATA_BITS - 1)) &amp; 1 */</i></td></tr>
<tr><th id="772">772</th><td>        <a class="local col9 ref" href="#779size" title='size' data-ref="779size">size</a> = <a class="local col5 ref" href="#775s" title='s' data-ref="775s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cc_op" title='DisasContext::cc_op' data-use='r' data-ref="DisasContext::cc_op">cc_op</a> - <a class="enum" href="cpu.h.html#CC_OP_SHLB" title='CC_OP_SHLB' data-ref="CC_OP_SHLB">CC_OP_SHLB</a>;</td></tr>
<tr><th id="773">773</th><td>        <a class="local col0 ref" href="#780shift" title='shift' data-ref="780shift">shift</a> = (<var>8</var> &lt;&lt; <a class="local col9 ref" href="#779size" title='size' data-ref="779size">size</a>) - <var>1</var>;</td></tr>
<tr><th id="774">774</th><td>        <b>return</b> (<a class="typedef" href="#CCPrepare" title='CCPrepare' data-type='struct CCPrepare' data-ref="CCPrepare">CCPrepare</a>) { .<a class="tu ref" href="#CCPrepare::cond" title='CCPrepare::cond' data-use='w' data-ref="CCPrepare::cond">cond</a> = <a class="enum" href="../../tcg/tcg.h.html#TCG_COND_NE" title='TCG_COND_NE' data-ref="TCG_COND_NE">TCG_COND_NE</a>, .<a class="tu ref" href="#CCPrepare::reg" title='CCPrepare::reg' data-use='w' data-ref="CCPrepare::reg">reg</a> = <a class="tu ref" href="#cpu_cc_src" title='cpu_cc_src' data-use='r' data-ref="cpu_cc_src">cpu_cc_src</a>,</td></tr>
<tr><th id="775">775</th><td>                             .<a class="tu ref" href="#CCPrepare::mask" title='CCPrepare::mask' data-use='w' data-ref="CCPrepare::mask">mask</a> = (<a class="typedef" href="../../include/exec/cpu-defs.h.html#target_ulong" title='target_ulong' data-type='uint64_t' data-ref="target_ulong">target_ulong</a>)<var>1</var> &lt;&lt; <a class="local col0 ref" href="#780shift" title='shift' data-ref="780shift">shift</a> };</td></tr>
<tr><th id="776">776</th><td></td></tr>
<tr><th id="777">777</th><td>    <b>case</b> <a class="enum" href="cpu.h.html#CC_OP_MULB" title='CC_OP_MULB' data-ref="CC_OP_MULB">CC_OP_MULB</a> ... <a class="enum" href="cpu.h.html#CC_OP_MULQ" title='CC_OP_MULQ' data-ref="CC_OP_MULQ">CC_OP_MULQ</a>:</td></tr>
<tr><th id="778">778</th><td>        <b>return</b> (<a class="typedef" href="#CCPrepare" title='CCPrepare' data-type='struct CCPrepare' data-ref="CCPrepare">CCPrepare</a>) { .<a class="tu ref" href="#CCPrepare::cond" title='CCPrepare::cond' data-use='w' data-ref="CCPrepare::cond">cond</a> = <a class="enum" href="../../tcg/tcg.h.html#TCG_COND_NE" title='TCG_COND_NE' data-ref="TCG_COND_NE">TCG_COND_NE</a>,</td></tr>
<tr><th id="779">779</th><td>                             .<a class="tu ref" href="#CCPrepare::reg" title='CCPrepare::reg' data-use='w' data-ref="CCPrepare::reg">reg</a> = <a class="tu ref" href="#cpu_cc_src" title='cpu_cc_src' data-use='r' data-ref="cpu_cc_src">cpu_cc_src</a>, .<a class="tu ref" href="#CCPrepare::mask" title='CCPrepare::mask' data-use='w' data-ref="CCPrepare::mask">mask</a> = -<var>1</var> };</td></tr>
<tr><th id="780">780</th><td></td></tr>
<tr><th id="781">781</th><td>    <b>case</b> <a class="enum" href="cpu.h.html#CC_OP_BMILGB" title='CC_OP_BMILGB' data-ref="CC_OP_BMILGB">CC_OP_BMILGB</a> ... <a class="enum" href="cpu.h.html#CC_OP_BMILGQ" title='CC_OP_BMILGQ' data-ref="CC_OP_BMILGQ">CC_OP_BMILGQ</a>:</td></tr>
<tr><th id="782">782</th><td>        <a class="local col9 ref" href="#779size" title='size' data-ref="779size">size</a> = <a class="local col5 ref" href="#775s" title='s' data-ref="775s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cc_op" title='DisasContext::cc_op' data-use='r' data-ref="DisasContext::cc_op">cc_op</a> - <a class="enum" href="cpu.h.html#CC_OP_BMILGB" title='CC_OP_BMILGB' data-ref="CC_OP_BMILGB">CC_OP_BMILGB</a>;</td></tr>
<tr><th id="783">783</th><td>        <a class="local col7 ref" href="#777t0" title='t0' data-ref="777t0">t0</a> = <a class="tu ref" href="#gen_ext_tl" title='gen_ext_tl' data-use='c' data-ref="gen_ext_tl">gen_ext_tl</a>(<a class="local col6 ref" href="#776reg" title='reg' data-ref="776reg">reg</a>, <a class="tu ref" href="#cpu_cc_src" title='cpu_cc_src' data-use='r' data-ref="cpu_cc_src">cpu_cc_src</a>, <a class="local col9 ref" href="#779size" title='size' data-ref="779size">size</a>, <span class="macro" title="0" data-ref="_M/false">false</span>);</td></tr>
<tr><th id="784">784</th><td>        <b>return</b> (<a class="typedef" href="#CCPrepare" title='CCPrepare' data-type='struct CCPrepare' data-ref="CCPrepare">CCPrepare</a>) { .<a class="tu ref" href="#CCPrepare::cond" title='CCPrepare::cond' data-use='w' data-ref="CCPrepare::cond">cond</a> = <a class="enum" href="../../tcg/tcg.h.html#TCG_COND_EQ" title='TCG_COND_EQ' data-ref="TCG_COND_EQ">TCG_COND_EQ</a>, .<a class="tu ref" href="#CCPrepare::reg" title='CCPrepare::reg' data-use='w' data-ref="CCPrepare::reg">reg</a> = <a class="local col7 ref" href="#777t0" title='t0' data-ref="777t0">t0</a>, .<a class="tu ref" href="#CCPrepare::mask" title='CCPrepare::mask' data-use='w' data-ref="CCPrepare::mask">mask</a> = -<var>1</var> };</td></tr>
<tr><th id="785">785</th><td></td></tr>
<tr><th id="786">786</th><td>    <b>case</b> <a class="enum" href="cpu.h.html#CC_OP_ADCX" title='CC_OP_ADCX' data-ref="CC_OP_ADCX">CC_OP_ADCX</a>:</td></tr>
<tr><th id="787">787</th><td>    <b>case</b> <a class="enum" href="cpu.h.html#CC_OP_ADCOX" title='CC_OP_ADCOX' data-ref="CC_OP_ADCOX">CC_OP_ADCOX</a>:</td></tr>
<tr><th id="788">788</th><td>        <b>return</b> (<a class="typedef" href="#CCPrepare" title='CCPrepare' data-type='struct CCPrepare' data-ref="CCPrepare">CCPrepare</a>) { .<a class="tu ref" href="#CCPrepare::cond" title='CCPrepare::cond' data-use='w' data-ref="CCPrepare::cond">cond</a> = <a class="enum" href="../../tcg/tcg.h.html#TCG_COND_NE" title='TCG_COND_NE' data-ref="TCG_COND_NE">TCG_COND_NE</a>, .<a class="tu ref" href="#CCPrepare::reg" title='CCPrepare::reg' data-use='w' data-ref="CCPrepare::reg">reg</a> = <a class="tu ref" href="#cpu_cc_dst" title='cpu_cc_dst' data-use='r' data-ref="cpu_cc_dst">cpu_cc_dst</a>,</td></tr>
<tr><th id="789">789</th><td>                             .<a class="tu ref" href="#CCPrepare::mask" title='CCPrepare::mask' data-use='w' data-ref="CCPrepare::mask">mask</a> = -<var>1</var>, .<a class="tu ref" href="#CCPrepare::no_setcond" title='CCPrepare::no_setcond' data-use='w' data-ref="CCPrepare::no_setcond">no_setcond</a> = <span class="macro" title="1" data-ref="_M/true">true</span> };</td></tr>
<tr><th id="790">790</th><td></td></tr>
<tr><th id="791">791</th><td>    <b>case</b> <a class="enum" href="cpu.h.html#CC_OP_EFLAGS" title='CC_OP_EFLAGS' data-ref="CC_OP_EFLAGS">CC_OP_EFLAGS</a>:</td></tr>
<tr><th id="792">792</th><td>    <b>case</b> <a class="enum" href="cpu.h.html#CC_OP_SARB" title='CC_OP_SARB' data-ref="CC_OP_SARB">CC_OP_SARB</a> ... <a class="enum" href="cpu.h.html#CC_OP_SARQ" title='CC_OP_SARQ' data-ref="CC_OP_SARQ">CC_OP_SARQ</a>:</td></tr>
<tr><th id="793">793</th><td>        <i>/* CC_SRC &amp; 1 */</i></td></tr>
<tr><th id="794">794</th><td>        <b>return</b> (<a class="typedef" href="#CCPrepare" title='CCPrepare' data-type='struct CCPrepare' data-ref="CCPrepare">CCPrepare</a>) { .<a class="tu ref" href="#CCPrepare::cond" title='CCPrepare::cond' data-use='w' data-ref="CCPrepare::cond">cond</a> = <a class="enum" href="../../tcg/tcg.h.html#TCG_COND_NE" title='TCG_COND_NE' data-ref="TCG_COND_NE">TCG_COND_NE</a>,</td></tr>
<tr><th id="795">795</th><td>                             .<a class="tu ref" href="#CCPrepare::reg" title='CCPrepare::reg' data-use='w' data-ref="CCPrepare::reg">reg</a> = <a class="tu ref" href="#cpu_cc_src" title='cpu_cc_src' data-use='r' data-ref="cpu_cc_src">cpu_cc_src</a>, .<a class="tu ref" href="#CCPrepare::mask" title='CCPrepare::mask' data-use='w' data-ref="CCPrepare::mask">mask</a> = <a class="macro" href="cpu.h.html#109" title="0x0001" data-ref="_M/CC_C">CC_C</a> };</td></tr>
<tr><th id="796">796</th><td></td></tr>
<tr><th id="797">797</th><td>    <b>default</b>:</td></tr>
<tr><th id="798">798</th><td>       <i>/* The need to compute only C from CC_OP_DYNAMIC is important</i></td></tr>
<tr><th id="799">799</th><td><i>          in efficiently implementing e.g. INC at the start of a TB.  */</i></td></tr>
<tr><th id="800">800</th><td>       <a class="tu ref" href="#gen_update_cc_op" title='gen_update_cc_op' data-use='c' data-ref="gen_update_cc_op">gen_update_cc_op</a>(<a class="local col5 ref" href="#775s" title='s' data-ref="775s">s</a>);</td></tr>
<tr><th id="801">801</th><td>       <a class="ref" href="helper.h.html#2" title='gen_helper_cc_compute_c' data-ref="gen_helper_cc_compute_c">gen_helper_cc_compute_c</a>(<a class="local col6 ref" href="#776reg" title='reg' data-ref="776reg">reg</a>, <a class="tu ref" href="#cpu_cc_dst" title='cpu_cc_dst' data-use='r' data-ref="cpu_cc_dst">cpu_cc_dst</a>, <a class="tu ref" href="#cpu_cc_src" title='cpu_cc_src' data-use='r' data-ref="cpu_cc_src">cpu_cc_src</a>,</td></tr>
<tr><th id="802">802</th><td>                               <a class="tu ref" href="#cpu_cc_src2" title='cpu_cc_src2' data-use='r' data-ref="cpu_cc_src2">cpu_cc_src2</a>, <a class="tu ref" href="#cpu_cc_op" title='cpu_cc_op' data-use='r' data-ref="cpu_cc_op">cpu_cc_op</a>);</td></tr>
<tr><th id="803">803</th><td>       <b>return</b> (<a class="typedef" href="#CCPrepare" title='CCPrepare' data-type='struct CCPrepare' data-ref="CCPrepare">CCPrepare</a>) { .<a class="tu ref" href="#CCPrepare::cond" title='CCPrepare::cond' data-use='w' data-ref="CCPrepare::cond">cond</a> = <a class="enum" href="../../tcg/tcg.h.html#TCG_COND_NE" title='TCG_COND_NE' data-ref="TCG_COND_NE">TCG_COND_NE</a>, .<a class="tu ref" href="#CCPrepare::reg" title='CCPrepare::reg' data-use='w' data-ref="CCPrepare::reg">reg</a> = <a class="local col6 ref" href="#776reg" title='reg' data-ref="776reg">reg</a>,</td></tr>
<tr><th id="804">804</th><td>                            .<a class="tu ref" href="#CCPrepare::mask" title='CCPrepare::mask' data-use='w' data-ref="CCPrepare::mask">mask</a> = -<var>1</var>, .<a class="tu ref" href="#CCPrepare::no_setcond" title='CCPrepare::no_setcond' data-use='w' data-ref="CCPrepare::no_setcond">no_setcond</a> = <span class="macro" title="1" data-ref="_M/true">true</span> };</td></tr>
<tr><th id="805">805</th><td>    }</td></tr>
<tr><th id="806">806</th><td>}</td></tr>
<tr><th id="807">807</th><td></td></tr>
<tr><th id="808">808</th><td><i  data-doc="gen_prepare_eflags_p">/* compute eflags.P to reg */</i></td></tr>
<tr><th id="809">809</th><td><em>static</em> <a class="typedef" href="#CCPrepare" title='CCPrepare' data-type='struct CCPrepare' data-ref="CCPrepare">CCPrepare</a> <dfn class="tu decl def" id="gen_prepare_eflags_p" title='gen_prepare_eflags_p' data-type='CCPrepare gen_prepare_eflags_p(DisasContext * s, TCGv_i64 reg)' data-ref="gen_prepare_eflags_p">gen_prepare_eflags_p</dfn>(<a class="typedef" href="#DisasContext" title='DisasContext' data-type='struct DisasContext' data-ref="DisasContext">DisasContext</a> *<dfn class="local col2 decl" id="782s" title='s' data-type='DisasContext *' data-ref="782s">s</dfn>, <a class="macro" href="../../tcg/tcg.h.html#438" title="TCGv_i64" data-ref="_M/TCGv">TCGv</a> <dfn class="local col3 decl" id="783reg" title='reg' data-type='TCGv_i64' data-ref="783reg">reg</dfn>)</td></tr>
<tr><th id="810">810</th><td>{</td></tr>
<tr><th id="811">811</th><td>    <a class="tu ref" href="#gen_compute_eflags" title='gen_compute_eflags' data-use='c' data-ref="gen_compute_eflags">gen_compute_eflags</a>(<a class="local col2 ref" href="#782s" title='s' data-ref="782s">s</a>);</td></tr>
<tr><th id="812">812</th><td>    <b>return</b> (<a class="typedef" href="#CCPrepare" title='CCPrepare' data-type='struct CCPrepare' data-ref="CCPrepare">CCPrepare</a>) { .<a class="tu ref" href="#CCPrepare::cond" title='CCPrepare::cond' data-use='w' data-ref="CCPrepare::cond">cond</a> = <a class="enum" href="../../tcg/tcg.h.html#TCG_COND_NE" title='TCG_COND_NE' data-ref="TCG_COND_NE">TCG_COND_NE</a>, .<a class="tu ref" href="#CCPrepare::reg" title='CCPrepare::reg' data-use='w' data-ref="CCPrepare::reg">reg</a> = <a class="tu ref" href="#cpu_cc_src" title='cpu_cc_src' data-use='r' data-ref="cpu_cc_src">cpu_cc_src</a>,</td></tr>
<tr><th id="813">813</th><td>                         .<a class="tu ref" href="#CCPrepare::mask" title='CCPrepare::mask' data-use='w' data-ref="CCPrepare::mask">mask</a> = <a class="macro" href="cpu.h.html#110" title="0x0004" data-ref="_M/CC_P">CC_P</a> };</td></tr>
<tr><th id="814">814</th><td>}</td></tr>
<tr><th id="815">815</th><td></td></tr>
<tr><th id="816">816</th><td><i  data-doc="gen_prepare_eflags_s">/* compute eflags.S to reg */</i></td></tr>
<tr><th id="817">817</th><td><em>static</em> <a class="typedef" href="#CCPrepare" title='CCPrepare' data-type='struct CCPrepare' data-ref="CCPrepare">CCPrepare</a> <dfn class="tu decl def" id="gen_prepare_eflags_s" title='gen_prepare_eflags_s' data-type='CCPrepare gen_prepare_eflags_s(DisasContext * s, TCGv_i64 reg)' data-ref="gen_prepare_eflags_s">gen_prepare_eflags_s</dfn>(<a class="typedef" href="#DisasContext" title='DisasContext' data-type='struct DisasContext' data-ref="DisasContext">DisasContext</a> *<dfn class="local col4 decl" id="784s" title='s' data-type='DisasContext *' data-ref="784s">s</dfn>, <a class="macro" href="../../tcg/tcg.h.html#438" title="TCGv_i64" data-ref="_M/TCGv">TCGv</a> <dfn class="local col5 decl" id="785reg" title='reg' data-type='TCGv_i64' data-ref="785reg">reg</dfn>)</td></tr>
<tr><th id="818">818</th><td>{</td></tr>
<tr><th id="819">819</th><td>    <b>switch</b> (<a class="local col4 ref" href="#784s" title='s' data-ref="784s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cc_op" title='DisasContext::cc_op' data-use='r' data-ref="DisasContext::cc_op">cc_op</a>) {</td></tr>
<tr><th id="820">820</th><td>    <b>case</b> <a class="enum" href="cpu.h.html#CC_OP_DYNAMIC" title='CC_OP_DYNAMIC' data-ref="CC_OP_DYNAMIC">CC_OP_DYNAMIC</a>:</td></tr>
<tr><th id="821">821</th><td>        <a class="tu ref" href="#gen_compute_eflags" title='gen_compute_eflags' data-use='c' data-ref="gen_compute_eflags">gen_compute_eflags</a>(<a class="local col4 ref" href="#784s" title='s' data-ref="784s">s</a>);</td></tr>
<tr><th id="822">822</th><td>        <i>/* FALLTHRU */</i></td></tr>
<tr><th id="823">823</th><td>    <b>case</b> <a class="enum" href="cpu.h.html#CC_OP_EFLAGS" title='CC_OP_EFLAGS' data-ref="CC_OP_EFLAGS">CC_OP_EFLAGS</a>:</td></tr>
<tr><th id="824">824</th><td>    <b>case</b> <a class="enum" href="cpu.h.html#CC_OP_ADCX" title='CC_OP_ADCX' data-ref="CC_OP_ADCX">CC_OP_ADCX</a>:</td></tr>
<tr><th id="825">825</th><td>    <b>case</b> <a class="enum" href="cpu.h.html#CC_OP_ADOX" title='CC_OP_ADOX' data-ref="CC_OP_ADOX">CC_OP_ADOX</a>:</td></tr>
<tr><th id="826">826</th><td>    <b>case</b> <a class="enum" href="cpu.h.html#CC_OP_ADCOX" title='CC_OP_ADCOX' data-ref="CC_OP_ADCOX">CC_OP_ADCOX</a>:</td></tr>
<tr><th id="827">827</th><td>        <b>return</b> (<a class="typedef" href="#CCPrepare" title='CCPrepare' data-type='struct CCPrepare' data-ref="CCPrepare">CCPrepare</a>) { .<a class="tu ref" href="#CCPrepare::cond" title='CCPrepare::cond' data-use='w' data-ref="CCPrepare::cond">cond</a> = <a class="enum" href="../../tcg/tcg.h.html#TCG_COND_NE" title='TCG_COND_NE' data-ref="TCG_COND_NE">TCG_COND_NE</a>, .<a class="tu ref" href="#CCPrepare::reg" title='CCPrepare::reg' data-use='w' data-ref="CCPrepare::reg">reg</a> = <a class="tu ref" href="#cpu_cc_src" title='cpu_cc_src' data-use='r' data-ref="cpu_cc_src">cpu_cc_src</a>,</td></tr>
<tr><th id="828">828</th><td>                             .<a class="tu ref" href="#CCPrepare::mask" title='CCPrepare::mask' data-use='w' data-ref="CCPrepare::mask">mask</a> = <a class="macro" href="cpu.h.html#113" title="0x0080" data-ref="_M/CC_S">CC_S</a> };</td></tr>
<tr><th id="829">829</th><td>    <b>case</b> <a class="enum" href="cpu.h.html#CC_OP_CLR" title='CC_OP_CLR' data-ref="CC_OP_CLR">CC_OP_CLR</a>:</td></tr>
<tr><th id="830">830</th><td>    <b>case</b> <a class="enum" href="cpu.h.html#CC_OP_POPCNT" title='CC_OP_POPCNT' data-ref="CC_OP_POPCNT">CC_OP_POPCNT</a>:</td></tr>
<tr><th id="831">831</th><td>        <b>return</b> (<a class="typedef" href="#CCPrepare" title='CCPrepare' data-type='struct CCPrepare' data-ref="CCPrepare">CCPrepare</a>) { .<a class="tu ref" href="#CCPrepare::cond" title='CCPrepare::cond' data-use='w' data-ref="CCPrepare::cond">cond</a> = <a class="enum" href="../../tcg/tcg.h.html#TCG_COND_NEVER" title='TCG_COND_NEVER' data-ref="TCG_COND_NEVER">TCG_COND_NEVER</a>, .<a class="tu ref" href="#CCPrepare::mask" title='CCPrepare::mask' data-use='w' data-ref="CCPrepare::mask">mask</a> = -<var>1</var> };</td></tr>
<tr><th id="832">832</th><td>    <b>default</b>:</td></tr>
<tr><th id="833">833</th><td>        {</td></tr>
<tr><th id="834">834</th><td>            <a class="typedef" href="../../tcg/tcg.h.html#TCGMemOp" title='TCGMemOp' data-type='enum TCGMemOp' data-ref="TCGMemOp">TCGMemOp</a> <dfn class="local col6 decl" id="786size" title='size' data-type='TCGMemOp' data-ref="786size">size</dfn> = (<a class="local col4 ref" href="#784s" title='s' data-ref="784s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cc_op" title='DisasContext::cc_op' data-use='r' data-ref="DisasContext::cc_op">cc_op</a> - <a class="enum" href="cpu.h.html#CC_OP_ADDB" title='CC_OP_ADDB' data-ref="CC_OP_ADDB">CC_OP_ADDB</a>) &amp; <var>3</var>;</td></tr>
<tr><th id="835">835</th><td>            <a class="macro" href="../../tcg/tcg.h.html#438" title="TCGv_i64" data-ref="_M/TCGv">TCGv</a> <dfn class="local col7 decl" id="787t0" title='t0' data-type='TCGv_i64' data-ref="787t0">t0</dfn> = <a class="tu ref" href="#gen_ext_tl" title='gen_ext_tl' data-use='c' data-ref="gen_ext_tl">gen_ext_tl</a>(<a class="local col5 ref" href="#785reg" title='reg' data-ref="785reg">reg</a>, <a class="tu ref" href="#cpu_cc_dst" title='cpu_cc_dst' data-use='r' data-ref="cpu_cc_dst">cpu_cc_dst</a>, <a class="local col6 ref" href="#786size" title='size' data-ref="786size">size</a>, <span class="macro" title="1" data-ref="_M/true">true</span>);</td></tr>
<tr><th id="836">836</th><td>            <b>return</b> (<a class="typedef" href="#CCPrepare" title='CCPrepare' data-type='struct CCPrepare' data-ref="CCPrepare">CCPrepare</a>) { .<a class="tu ref" href="#CCPrepare::cond" title='CCPrepare::cond' data-use='w' data-ref="CCPrepare::cond">cond</a> = <a class="enum" href="../../tcg/tcg.h.html#TCG_COND_LT" title='TCG_COND_LT' data-ref="TCG_COND_LT">TCG_COND_LT</a>, .<a class="tu ref" href="#CCPrepare::reg" title='CCPrepare::reg' data-use='w' data-ref="CCPrepare::reg">reg</a> = <a class="local col7 ref" href="#787t0" title='t0' data-ref="787t0">t0</a>, .<a class="tu ref" href="#CCPrepare::mask" title='CCPrepare::mask' data-use='w' data-ref="CCPrepare::mask">mask</a> = -<var>1</var> };</td></tr>
<tr><th id="837">837</th><td>        }</td></tr>
<tr><th id="838">838</th><td>    }</td></tr>
<tr><th id="839">839</th><td>}</td></tr>
<tr><th id="840">840</th><td></td></tr>
<tr><th id="841">841</th><td><i  data-doc="gen_prepare_eflags_o">/* compute eflags.O to reg */</i></td></tr>
<tr><th id="842">842</th><td><em>static</em> <a class="typedef" href="#CCPrepare" title='CCPrepare' data-type='struct CCPrepare' data-ref="CCPrepare">CCPrepare</a> <dfn class="tu decl def" id="gen_prepare_eflags_o" title='gen_prepare_eflags_o' data-type='CCPrepare gen_prepare_eflags_o(DisasContext * s, TCGv_i64 reg)' data-ref="gen_prepare_eflags_o">gen_prepare_eflags_o</dfn>(<a class="typedef" href="#DisasContext" title='DisasContext' data-type='struct DisasContext' data-ref="DisasContext">DisasContext</a> *<dfn class="local col8 decl" id="788s" title='s' data-type='DisasContext *' data-ref="788s">s</dfn>, <a class="macro" href="../../tcg/tcg.h.html#438" title="TCGv_i64" data-ref="_M/TCGv">TCGv</a> <dfn class="local col9 decl" id="789reg" title='reg' data-type='TCGv_i64' data-ref="789reg">reg</dfn>)</td></tr>
<tr><th id="843">843</th><td>{</td></tr>
<tr><th id="844">844</th><td>    <b>switch</b> (<a class="local col8 ref" href="#788s" title='s' data-ref="788s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cc_op" title='DisasContext::cc_op' data-use='r' data-ref="DisasContext::cc_op">cc_op</a>) {</td></tr>
<tr><th id="845">845</th><td>    <b>case</b> <a class="enum" href="cpu.h.html#CC_OP_ADOX" title='CC_OP_ADOX' data-ref="CC_OP_ADOX">CC_OP_ADOX</a>:</td></tr>
<tr><th id="846">846</th><td>    <b>case</b> <a class="enum" href="cpu.h.html#CC_OP_ADCOX" title='CC_OP_ADCOX' data-ref="CC_OP_ADCOX">CC_OP_ADCOX</a>:</td></tr>
<tr><th id="847">847</th><td>        <b>return</b> (<a class="typedef" href="#CCPrepare" title='CCPrepare' data-type='struct CCPrepare' data-ref="CCPrepare">CCPrepare</a>) { .<a class="tu ref" href="#CCPrepare::cond" title='CCPrepare::cond' data-use='w' data-ref="CCPrepare::cond">cond</a> = <a class="enum" href="../../tcg/tcg.h.html#TCG_COND_NE" title='TCG_COND_NE' data-ref="TCG_COND_NE">TCG_COND_NE</a>, .<a class="tu ref" href="#CCPrepare::reg" title='CCPrepare::reg' data-use='w' data-ref="CCPrepare::reg">reg</a> = <a class="tu ref" href="#cpu_cc_src2" title='cpu_cc_src2' data-use='r' data-ref="cpu_cc_src2">cpu_cc_src2</a>,</td></tr>
<tr><th id="848">848</th><td>                             .<a class="tu ref" href="#CCPrepare::mask" title='CCPrepare::mask' data-use='w' data-ref="CCPrepare::mask">mask</a> = -<var>1</var>, .<a class="tu ref" href="#CCPrepare::no_setcond" title='CCPrepare::no_setcond' data-use='w' data-ref="CCPrepare::no_setcond">no_setcond</a> = <span class="macro" title="1" data-ref="_M/true">true</span> };</td></tr>
<tr><th id="849">849</th><td>    <b>case</b> <a class="enum" href="cpu.h.html#CC_OP_CLR" title='CC_OP_CLR' data-ref="CC_OP_CLR">CC_OP_CLR</a>:</td></tr>
<tr><th id="850">850</th><td>    <b>case</b> <a class="enum" href="cpu.h.html#CC_OP_POPCNT" title='CC_OP_POPCNT' data-ref="CC_OP_POPCNT">CC_OP_POPCNT</a>:</td></tr>
<tr><th id="851">851</th><td>        <b>return</b> (<a class="typedef" href="#CCPrepare" title='CCPrepare' data-type='struct CCPrepare' data-ref="CCPrepare">CCPrepare</a>) { .<a class="tu ref" href="#CCPrepare::cond" title='CCPrepare::cond' data-use='w' data-ref="CCPrepare::cond">cond</a> = <a class="enum" href="../../tcg/tcg.h.html#TCG_COND_NEVER" title='TCG_COND_NEVER' data-ref="TCG_COND_NEVER">TCG_COND_NEVER</a>, .<a class="tu ref" href="#CCPrepare::mask" title='CCPrepare::mask' data-use='w' data-ref="CCPrepare::mask">mask</a> = -<var>1</var> };</td></tr>
<tr><th id="852">852</th><td>    <b>default</b>:</td></tr>
<tr><th id="853">853</th><td>        <a class="tu ref" href="#gen_compute_eflags" title='gen_compute_eflags' data-use='c' data-ref="gen_compute_eflags">gen_compute_eflags</a>(<a class="local col8 ref" href="#788s" title='s' data-ref="788s">s</a>);</td></tr>
<tr><th id="854">854</th><td>        <b>return</b> (<a class="typedef" href="#CCPrepare" title='CCPrepare' data-type='struct CCPrepare' data-ref="CCPrepare">CCPrepare</a>) { .<a class="tu ref" href="#CCPrepare::cond" title='CCPrepare::cond' data-use='w' data-ref="CCPrepare::cond">cond</a> = <a class="enum" href="../../tcg/tcg.h.html#TCG_COND_NE" title='TCG_COND_NE' data-ref="TCG_COND_NE">TCG_COND_NE</a>, .<a class="tu ref" href="#CCPrepare::reg" title='CCPrepare::reg' data-use='w' data-ref="CCPrepare::reg">reg</a> = <a class="tu ref" href="#cpu_cc_src" title='cpu_cc_src' data-use='r' data-ref="cpu_cc_src">cpu_cc_src</a>,</td></tr>
<tr><th id="855">855</th><td>                             .<a class="tu ref" href="#CCPrepare::mask" title='CCPrepare::mask' data-use='w' data-ref="CCPrepare::mask">mask</a> = <a class="macro" href="cpu.h.html#114" title="0x0800" data-ref="_M/CC_O">CC_O</a> };</td></tr>
<tr><th id="856">856</th><td>    }</td></tr>
<tr><th id="857">857</th><td>}</td></tr>
<tr><th id="858">858</th><td></td></tr>
<tr><th id="859">859</th><td><i  data-doc="gen_prepare_eflags_z">/* compute eflags.Z to reg */</i></td></tr>
<tr><th id="860">860</th><td><em>static</em> <a class="typedef" href="#CCPrepare" title='CCPrepare' data-type='struct CCPrepare' data-ref="CCPrepare">CCPrepare</a> <dfn class="tu decl def" id="gen_prepare_eflags_z" title='gen_prepare_eflags_z' data-type='CCPrepare gen_prepare_eflags_z(DisasContext * s, TCGv_i64 reg)' data-ref="gen_prepare_eflags_z">gen_prepare_eflags_z</dfn>(<a class="typedef" href="#DisasContext" title='DisasContext' data-type='struct DisasContext' data-ref="DisasContext">DisasContext</a> *<dfn class="local col0 decl" id="790s" title='s' data-type='DisasContext *' data-ref="790s">s</dfn>, <a class="macro" href="../../tcg/tcg.h.html#438" title="TCGv_i64" data-ref="_M/TCGv">TCGv</a> <dfn class="local col1 decl" id="791reg" title='reg' data-type='TCGv_i64' data-ref="791reg">reg</dfn>)</td></tr>
<tr><th id="861">861</th><td>{</td></tr>
<tr><th id="862">862</th><td>    <b>switch</b> (<a class="local col0 ref" href="#790s" title='s' data-ref="790s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cc_op" title='DisasContext::cc_op' data-use='r' data-ref="DisasContext::cc_op">cc_op</a>) {</td></tr>
<tr><th id="863">863</th><td>    <b>case</b> <a class="enum" href="cpu.h.html#CC_OP_DYNAMIC" title='CC_OP_DYNAMIC' data-ref="CC_OP_DYNAMIC">CC_OP_DYNAMIC</a>:</td></tr>
<tr><th id="864">864</th><td>        <a class="tu ref" href="#gen_compute_eflags" title='gen_compute_eflags' data-use='c' data-ref="gen_compute_eflags">gen_compute_eflags</a>(<a class="local col0 ref" href="#790s" title='s' data-ref="790s">s</a>);</td></tr>
<tr><th id="865">865</th><td>        <i>/* FALLTHRU */</i></td></tr>
<tr><th id="866">866</th><td>    <b>case</b> <a class="enum" href="cpu.h.html#CC_OP_EFLAGS" title='CC_OP_EFLAGS' data-ref="CC_OP_EFLAGS">CC_OP_EFLAGS</a>:</td></tr>
<tr><th id="867">867</th><td>    <b>case</b> <a class="enum" href="cpu.h.html#CC_OP_ADCX" title='CC_OP_ADCX' data-ref="CC_OP_ADCX">CC_OP_ADCX</a>:</td></tr>
<tr><th id="868">868</th><td>    <b>case</b> <a class="enum" href="cpu.h.html#CC_OP_ADOX" title='CC_OP_ADOX' data-ref="CC_OP_ADOX">CC_OP_ADOX</a>:</td></tr>
<tr><th id="869">869</th><td>    <b>case</b> <a class="enum" href="cpu.h.html#CC_OP_ADCOX" title='CC_OP_ADCOX' data-ref="CC_OP_ADCOX">CC_OP_ADCOX</a>:</td></tr>
<tr><th id="870">870</th><td>        <b>return</b> (<a class="typedef" href="#CCPrepare" title='CCPrepare' data-type='struct CCPrepare' data-ref="CCPrepare">CCPrepare</a>) { .<a class="tu ref" href="#CCPrepare::cond" title='CCPrepare::cond' data-use='w' data-ref="CCPrepare::cond">cond</a> = <a class="enum" href="../../tcg/tcg.h.html#TCG_COND_NE" title='TCG_COND_NE' data-ref="TCG_COND_NE">TCG_COND_NE</a>, .<a class="tu ref" href="#CCPrepare::reg" title='CCPrepare::reg' data-use='w' data-ref="CCPrepare::reg">reg</a> = <a class="tu ref" href="#cpu_cc_src" title='cpu_cc_src' data-use='r' data-ref="cpu_cc_src">cpu_cc_src</a>,</td></tr>
<tr><th id="871">871</th><td>                             .<a class="tu ref" href="#CCPrepare::mask" title='CCPrepare::mask' data-use='w' data-ref="CCPrepare::mask">mask</a> = <a class="macro" href="cpu.h.html#112" title="0x0040" data-ref="_M/CC_Z">CC_Z</a> };</td></tr>
<tr><th id="872">872</th><td>    <b>case</b> <a class="enum" href="cpu.h.html#CC_OP_CLR" title='CC_OP_CLR' data-ref="CC_OP_CLR">CC_OP_CLR</a>:</td></tr>
<tr><th id="873">873</th><td>        <b>return</b> (<a class="typedef" href="#CCPrepare" title='CCPrepare' data-type='struct CCPrepare' data-ref="CCPrepare">CCPrepare</a>) { .<a class="tu ref" href="#CCPrepare::cond" title='CCPrepare::cond' data-use='w' data-ref="CCPrepare::cond">cond</a> = <a class="enum" href="../../tcg/tcg.h.html#TCG_COND_ALWAYS" title='TCG_COND_ALWAYS' data-ref="TCG_COND_ALWAYS">TCG_COND_ALWAYS</a>, .<a class="tu ref" href="#CCPrepare::mask" title='CCPrepare::mask' data-use='w' data-ref="CCPrepare::mask">mask</a> = -<var>1</var> };</td></tr>
<tr><th id="874">874</th><td>    <b>case</b> <a class="enum" href="cpu.h.html#CC_OP_POPCNT" title='CC_OP_POPCNT' data-ref="CC_OP_POPCNT">CC_OP_POPCNT</a>:</td></tr>
<tr><th id="875">875</th><td>        <b>return</b> (<a class="typedef" href="#CCPrepare" title='CCPrepare' data-type='struct CCPrepare' data-ref="CCPrepare">CCPrepare</a>) { .<a class="tu ref" href="#CCPrepare::cond" title='CCPrepare::cond' data-use='w' data-ref="CCPrepare::cond">cond</a> = <a class="enum" href="../../tcg/tcg.h.html#TCG_COND_EQ" title='TCG_COND_EQ' data-ref="TCG_COND_EQ">TCG_COND_EQ</a>, .<a class="tu ref" href="#CCPrepare::reg" title='CCPrepare::reg' data-use='w' data-ref="CCPrepare::reg">reg</a> = <a class="tu ref" href="#cpu_cc_src" title='cpu_cc_src' data-use='r' data-ref="cpu_cc_src">cpu_cc_src</a>,</td></tr>
<tr><th id="876">876</th><td>                             .<a class="tu ref" href="#CCPrepare::mask" title='CCPrepare::mask' data-use='w' data-ref="CCPrepare::mask">mask</a> = -<var>1</var> };</td></tr>
<tr><th id="877">877</th><td>    <b>default</b>:</td></tr>
<tr><th id="878">878</th><td>        {</td></tr>
<tr><th id="879">879</th><td>            <a class="typedef" href="../../tcg/tcg.h.html#TCGMemOp" title='TCGMemOp' data-type='enum TCGMemOp' data-ref="TCGMemOp">TCGMemOp</a> <dfn class="local col2 decl" id="792size" title='size' data-type='TCGMemOp' data-ref="792size">size</dfn> = (<a class="local col0 ref" href="#790s" title='s' data-ref="790s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cc_op" title='DisasContext::cc_op' data-use='r' data-ref="DisasContext::cc_op">cc_op</a> - <a class="enum" href="cpu.h.html#CC_OP_ADDB" title='CC_OP_ADDB' data-ref="CC_OP_ADDB">CC_OP_ADDB</a>) &amp; <var>3</var>;</td></tr>
<tr><th id="880">880</th><td>            <a class="macro" href="../../tcg/tcg.h.html#438" title="TCGv_i64" data-ref="_M/TCGv">TCGv</a> <dfn class="local col3 decl" id="793t0" title='t0' data-type='TCGv_i64' data-ref="793t0">t0</dfn> = <a class="tu ref" href="#gen_ext_tl" title='gen_ext_tl' data-use='c' data-ref="gen_ext_tl">gen_ext_tl</a>(<a class="local col1 ref" href="#791reg" title='reg' data-ref="791reg">reg</a>, <a class="tu ref" href="#cpu_cc_dst" title='cpu_cc_dst' data-use='r' data-ref="cpu_cc_dst">cpu_cc_dst</a>, <a class="local col2 ref" href="#792size" title='size' data-ref="792size">size</a>, <span class="macro" title="0" data-ref="_M/false">false</span>);</td></tr>
<tr><th id="881">881</th><td>            <b>return</b> (<a class="typedef" href="#CCPrepare" title='CCPrepare' data-type='struct CCPrepare' data-ref="CCPrepare">CCPrepare</a>) { .<a class="tu ref" href="#CCPrepare::cond" title='CCPrepare::cond' data-use='w' data-ref="CCPrepare::cond">cond</a> = <a class="enum" href="../../tcg/tcg.h.html#TCG_COND_EQ" title='TCG_COND_EQ' data-ref="TCG_COND_EQ">TCG_COND_EQ</a>, .<a class="tu ref" href="#CCPrepare::reg" title='CCPrepare::reg' data-use='w' data-ref="CCPrepare::reg">reg</a> = <a class="local col3 ref" href="#793t0" title='t0' data-ref="793t0">t0</a>, .<a class="tu ref" href="#CCPrepare::mask" title='CCPrepare::mask' data-use='w' data-ref="CCPrepare::mask">mask</a> = -<var>1</var> };</td></tr>
<tr><th id="882">882</th><td>        }</td></tr>
<tr><th id="883">883</th><td>    }</td></tr>
<tr><th id="884">884</th><td>}</td></tr>
<tr><th id="885">885</th><td></td></tr>
<tr><th id="886">886</th><td><i  data-doc="gen_prepare_cc">/* perform a conditional store into register 'reg' according to jump opcode</i></td></tr>
<tr><th id="887">887</th><td><i  data-doc="gen_prepare_cc">   value 'b'. In the fast case, T0 is guaranted not to be used. */</i></td></tr>
<tr><th id="888">888</th><td><em>static</em> <a class="typedef" href="#CCPrepare" title='CCPrepare' data-type='struct CCPrepare' data-ref="CCPrepare">CCPrepare</a> <dfn class="tu decl def" id="gen_prepare_cc" title='gen_prepare_cc' data-type='CCPrepare gen_prepare_cc(DisasContext * s, int b, TCGv_i64 reg)' data-ref="gen_prepare_cc">gen_prepare_cc</dfn>(<a class="typedef" href="#DisasContext" title='DisasContext' data-type='struct DisasContext' data-ref="DisasContext">DisasContext</a> *<dfn class="local col4 decl" id="794s" title='s' data-type='DisasContext *' data-ref="794s">s</dfn>, <em>int</em> <dfn class="local col5 decl" id="795b" title='b' data-type='int' data-ref="795b">b</dfn>, <a class="macro" href="../../tcg/tcg.h.html#438" title="TCGv_i64" data-ref="_M/TCGv">TCGv</a> <dfn class="local col6 decl" id="796reg" title='reg' data-type='TCGv_i64' data-ref="796reg">reg</dfn>)</td></tr>
<tr><th id="889">889</th><td>{</td></tr>
<tr><th id="890">890</th><td>    <em>int</em> <dfn class="local col7 decl" id="797inv" title='inv' data-type='int' data-ref="797inv">inv</dfn>, <dfn class="local col8 decl" id="798jcc_op" title='jcc_op' data-type='int' data-ref="798jcc_op">jcc_op</dfn>, <dfn class="local col9 decl" id="799cond" title='cond' data-type='int' data-ref="799cond">cond</dfn>;</td></tr>
<tr><th id="891">891</th><td>    <a class="typedef" href="../../tcg/tcg.h.html#TCGMemOp" title='TCGMemOp' data-type='enum TCGMemOp' data-ref="TCGMemOp">TCGMemOp</a> <dfn class="local col0 decl" id="800size" title='size' data-type='TCGMemOp' data-ref="800size">size</dfn>;</td></tr>
<tr><th id="892">892</th><td>    <a class="typedef" href="#CCPrepare" title='CCPrepare' data-type='struct CCPrepare' data-ref="CCPrepare">CCPrepare</a> <dfn class="local col1 decl" id="801cc" title='cc' data-type='CCPrepare' data-ref="801cc">cc</dfn>;</td></tr>
<tr><th id="893">893</th><td>    <a class="macro" href="../../tcg/tcg.h.html#438" title="TCGv_i64" data-ref="_M/TCGv">TCGv</a> <dfn class="local col2 decl" id="802t0" title='t0' data-type='TCGv_i64' data-ref="802t0">t0</dfn>;</td></tr>
<tr><th id="894">894</th><td></td></tr>
<tr><th id="895">895</th><td>    <a class="local col7 ref" href="#797inv" title='inv' data-ref="797inv">inv</a> = <a class="local col5 ref" href="#795b" title='b' data-ref="795b">b</a> &amp; <var>1</var>;</td></tr>
<tr><th id="896">896</th><td>    <a class="local col8 ref" href="#798jcc_op" title='jcc_op' data-ref="798jcc_op">jcc_op</a> = (<a class="local col5 ref" href="#795b" title='b' data-ref="795b">b</a> &gt;&gt; <var>1</var>) &amp; <var>7</var>;</td></tr>
<tr><th id="897">897</th><td></td></tr>
<tr><th id="898">898</th><td>    <b>switch</b> (<a class="local col4 ref" href="#794s" title='s' data-ref="794s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cc_op" title='DisasContext::cc_op' data-use='r' data-ref="DisasContext::cc_op">cc_op</a>) {</td></tr>
<tr><th id="899">899</th><td>    <b>case</b> <a class="enum" href="cpu.h.html#CC_OP_SUBB" title='CC_OP_SUBB' data-ref="CC_OP_SUBB">CC_OP_SUBB</a> ... <a class="enum" href="cpu.h.html#CC_OP_SUBQ" title='CC_OP_SUBQ' data-ref="CC_OP_SUBQ">CC_OP_SUBQ</a>:</td></tr>
<tr><th id="900">900</th><td>        <i>/* We optimize relational operators for the cmp/jcc case.  */</i></td></tr>
<tr><th id="901">901</th><td>        <a class="local col0 ref" href="#800size" title='size' data-ref="800size">size</a> = <a class="local col4 ref" href="#794s" title='s' data-ref="794s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cc_op" title='DisasContext::cc_op' data-use='r' data-ref="DisasContext::cc_op">cc_op</a> - <a class="enum" href="cpu.h.html#CC_OP_SUBB" title='CC_OP_SUBB' data-ref="CC_OP_SUBB">CC_OP_SUBB</a>;</td></tr>
<tr><th id="902">902</th><td>        <b>switch</b> (<a class="local col8 ref" href="#798jcc_op" title='jcc_op' data-ref="798jcc_op">jcc_op</a>) {</td></tr>
<tr><th id="903">903</th><td>        <b>case</b> <a class="enum" href="#JCC_BE" title='JCC_BE' data-ref="JCC_BE">JCC_BE</a>:</td></tr>
<tr><th id="904">904</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#920" title="tcg_gen_mov_i64" data-ref="_M/tcg_gen_mov_tl">tcg_gen_mov_tl</a>(<a class="tu ref" href="#cpu_tmp4" title='cpu_tmp4' data-use='r' data-ref="cpu_tmp4">cpu_tmp4</a>, <a class="tu ref" href="#cpu_cc_srcT" title='cpu_cc_srcT' data-use='r' data-ref="cpu_cc_srcT">cpu_cc_srcT</a>);</td></tr>
<tr><th id="905">905</th><td>            <a class="tu ref" href="#gen_extu" title='gen_extu' data-use='c' data-ref="gen_extu">gen_extu</a>(<a class="local col0 ref" href="#800size" title='size' data-ref="800size">size</a>, <a class="tu ref" href="#cpu_tmp4" title='cpu_tmp4' data-use='r' data-ref="cpu_tmp4">cpu_tmp4</a>);</td></tr>
<tr><th id="906">906</th><td>            <a class="local col2 ref" href="#802t0" title='t0' data-ref="802t0">t0</a> = <a class="tu ref" href="#gen_ext_tl" title='gen_ext_tl' data-use='c' data-ref="gen_ext_tl">gen_ext_tl</a>(<a class="tu ref" href="#cpu_tmp0" title='cpu_tmp0' data-use='r' data-ref="cpu_tmp0">cpu_tmp0</a>, <a class="tu ref" href="#cpu_cc_src" title='cpu_cc_src' data-use='r' data-ref="cpu_cc_src">cpu_cc_src</a>, <a class="local col0 ref" href="#800size" title='size' data-ref="800size">size</a>, <span class="macro" title="0" data-ref="_M/false">false</span>);</td></tr>
<tr><th id="907">907</th><td>            <a class="local col1 ref" href="#801cc" title='cc' data-ref="801cc">cc</a> = (<a class="typedef" href="#CCPrepare" title='CCPrepare' data-type='struct CCPrepare' data-ref="CCPrepare">CCPrepare</a>) { .<a class="tu ref" href="#CCPrepare::cond" title='CCPrepare::cond' data-use='w' data-ref="CCPrepare::cond">cond</a> = <a class="enum" href="../../tcg/tcg.h.html#TCG_COND_LEU" title='TCG_COND_LEU' data-ref="TCG_COND_LEU">TCG_COND_LEU</a>, .<a class="tu ref" href="#CCPrepare::reg" title='CCPrepare::reg' data-use='w' data-ref="CCPrepare::reg">reg</a> = <a class="tu ref" href="#cpu_tmp4" title='cpu_tmp4' data-use='r' data-ref="cpu_tmp4">cpu_tmp4</a>,</td></tr>
<tr><th id="908">908</th><td>                               .<a class="tu ref" href="#CCPrepare::reg2" title='CCPrepare::reg2' data-use='w' data-ref="CCPrepare::reg2">reg2</a> = <a class="local col2 ref" href="#802t0" title='t0' data-ref="802t0">t0</a>, .<a class="tu ref" href="#CCPrepare::mask" title='CCPrepare::mask' data-use='w' data-ref="CCPrepare::mask">mask</a> = -<var>1</var>, .<a class="tu ref" href="#CCPrepare::use_reg2" title='CCPrepare::use_reg2' data-use='w' data-ref="CCPrepare::use_reg2">use_reg2</a> = <span class="macro" title="1" data-ref="_M/true">true</span> };</td></tr>
<tr><th id="909">909</th><td>            <b>break</b>;</td></tr>
<tr><th id="910">910</th><td></td></tr>
<tr><th id="911">911</th><td>        <b>case</b> <a class="enum" href="#JCC_L" title='JCC_L' data-ref="JCC_L">JCC_L</a>:</td></tr>
<tr><th id="912">912</th><td>            <a class="local col9 ref" href="#799cond" title='cond' data-ref="799cond">cond</a> = <a class="enum" href="../../tcg/tcg.h.html#TCG_COND_LT" title='TCG_COND_LT' data-ref="TCG_COND_LT">TCG_COND_LT</a>;</td></tr>
<tr><th id="913">913</th><td>            <b>goto</b> <a class="lbl" href="#803fast_jcc_l" data-ref="803fast_jcc_l">fast_jcc_l</a>;</td></tr>
<tr><th id="914">914</th><td>        <b>case</b> <a class="enum" href="#JCC_LE" title='JCC_LE' data-ref="JCC_LE">JCC_LE</a>:</td></tr>
<tr><th id="915">915</th><td>            <a class="local col9 ref" href="#799cond" title='cond' data-ref="799cond">cond</a> = <a class="enum" href="../../tcg/tcg.h.html#TCG_COND_LE" title='TCG_COND_LE' data-ref="TCG_COND_LE">TCG_COND_LE</a>;</td></tr>
<tr><th id="916">916</th><td>        <dfn class="lbl" id="803fast_jcc_l" data-ref="803fast_jcc_l">fast_jcc_l</dfn>:</td></tr>
<tr><th id="917">917</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#920" title="tcg_gen_mov_i64" data-ref="_M/tcg_gen_mov_tl">tcg_gen_mov_tl</a>(<a class="tu ref" href="#cpu_tmp4" title='cpu_tmp4' data-use='r' data-ref="cpu_tmp4">cpu_tmp4</a>, <a class="tu ref" href="#cpu_cc_srcT" title='cpu_cc_srcT' data-use='r' data-ref="cpu_cc_srcT">cpu_cc_srcT</a>);</td></tr>
<tr><th id="918">918</th><td>            <a class="tu ref" href="#gen_exts" title='gen_exts' data-use='c' data-ref="gen_exts">gen_exts</a>(<a class="local col0 ref" href="#800size" title='size' data-ref="800size">size</a>, <a class="tu ref" href="#cpu_tmp4" title='cpu_tmp4' data-use='r' data-ref="cpu_tmp4">cpu_tmp4</a>);</td></tr>
<tr><th id="919">919</th><td>            <a class="local col2 ref" href="#802t0" title='t0' data-ref="802t0">t0</a> = <a class="tu ref" href="#gen_ext_tl" title='gen_ext_tl' data-use='c' data-ref="gen_ext_tl">gen_ext_tl</a>(<a class="tu ref" href="#cpu_tmp0" title='cpu_tmp0' data-use='r' data-ref="cpu_tmp0">cpu_tmp0</a>, <a class="tu ref" href="#cpu_cc_src" title='cpu_cc_src' data-use='r' data-ref="cpu_cc_src">cpu_cc_src</a>, <a class="local col0 ref" href="#800size" title='size' data-ref="800size">size</a>, <span class="macro" title="1" data-ref="_M/true">true</span>);</td></tr>
<tr><th id="920">920</th><td>            <a class="local col1 ref" href="#801cc" title='cc' data-ref="801cc">cc</a> = (<a class="typedef" href="#CCPrepare" title='CCPrepare' data-type='struct CCPrepare' data-ref="CCPrepare">CCPrepare</a>) { .<a class="tu ref" href="#CCPrepare::cond" title='CCPrepare::cond' data-use='w' data-ref="CCPrepare::cond">cond</a> = <a class="local col9 ref" href="#799cond" title='cond' data-ref="799cond">cond</a>, .<a class="tu ref" href="#CCPrepare::reg" title='CCPrepare::reg' data-use='w' data-ref="CCPrepare::reg">reg</a> = <a class="tu ref" href="#cpu_tmp4" title='cpu_tmp4' data-use='r' data-ref="cpu_tmp4">cpu_tmp4</a>,</td></tr>
<tr><th id="921">921</th><td>                               .<a class="tu ref" href="#CCPrepare::reg2" title='CCPrepare::reg2' data-use='w' data-ref="CCPrepare::reg2">reg2</a> = <a class="local col2 ref" href="#802t0" title='t0' data-ref="802t0">t0</a>, .<a class="tu ref" href="#CCPrepare::mask" title='CCPrepare::mask' data-use='w' data-ref="CCPrepare::mask">mask</a> = -<var>1</var>, .<a class="tu ref" href="#CCPrepare::use_reg2" title='CCPrepare::use_reg2' data-use='w' data-ref="CCPrepare::use_reg2">use_reg2</a> = <span class="macro" title="1" data-ref="_M/true">true</span> };</td></tr>
<tr><th id="922">922</th><td>            <b>break</b>;</td></tr>
<tr><th id="923">923</th><td></td></tr>
<tr><th id="924">924</th><td>        <b>default</b>:</td></tr>
<tr><th id="925">925</th><td>            <b>goto</b> <a class="lbl" href="#804slow_jcc" data-ref="804slow_jcc">slow_jcc</a>;</td></tr>
<tr><th id="926">926</th><td>        }</td></tr>
<tr><th id="927">927</th><td>        <b>break</b>;</td></tr>
<tr><th id="928">928</th><td></td></tr>
<tr><th id="929">929</th><td>    <b>default</b>:</td></tr>
<tr><th id="930">930</th><td>    <dfn class="lbl" id="804slow_jcc" data-ref="804slow_jcc">slow_jcc</dfn>:</td></tr>
<tr><th id="931">931</th><td>        <i>/* This actually generates good code for JC, JZ and JS.  */</i></td></tr>
<tr><th id="932">932</th><td>        <b>switch</b> (<a class="local col8 ref" href="#798jcc_op" title='jcc_op' data-ref="798jcc_op">jcc_op</a>) {</td></tr>
<tr><th id="933">933</th><td>        <b>case</b> <a class="enum" href="#JCC_O" title='JCC_O' data-ref="JCC_O">JCC_O</a>:</td></tr>
<tr><th id="934">934</th><td>            <a class="local col1 ref" href="#801cc" title='cc' data-ref="801cc">cc</a> = <a class="tu ref" href="#gen_prepare_eflags_o" title='gen_prepare_eflags_o' data-use='c' data-ref="gen_prepare_eflags_o">gen_prepare_eflags_o</a>(<a class="local col4 ref" href="#794s" title='s' data-ref="794s">s</a>, <a class="local col6 ref" href="#796reg" title='reg' data-ref="796reg">reg</a>);</td></tr>
<tr><th id="935">935</th><td>            <b>break</b>;</td></tr>
<tr><th id="936">936</th><td>        <b>case</b> <a class="enum" href="#JCC_B" title='JCC_B' data-ref="JCC_B">JCC_B</a>:</td></tr>
<tr><th id="937">937</th><td>            <a class="local col1 ref" href="#801cc" title='cc' data-ref="801cc">cc</a> = <a class="tu ref" href="#gen_prepare_eflags_c" title='gen_prepare_eflags_c' data-use='c' data-ref="gen_prepare_eflags_c">gen_prepare_eflags_c</a>(<a class="local col4 ref" href="#794s" title='s' data-ref="794s">s</a>, <a class="local col6 ref" href="#796reg" title='reg' data-ref="796reg">reg</a>);</td></tr>
<tr><th id="938">938</th><td>            <b>break</b>;</td></tr>
<tr><th id="939">939</th><td>        <b>case</b> <a class="enum" href="#JCC_Z" title='JCC_Z' data-ref="JCC_Z">JCC_Z</a>:</td></tr>
<tr><th id="940">940</th><td>            <a class="local col1 ref" href="#801cc" title='cc' data-ref="801cc">cc</a> = <a class="tu ref" href="#gen_prepare_eflags_z" title='gen_prepare_eflags_z' data-use='c' data-ref="gen_prepare_eflags_z">gen_prepare_eflags_z</a>(<a class="local col4 ref" href="#794s" title='s' data-ref="794s">s</a>, <a class="local col6 ref" href="#796reg" title='reg' data-ref="796reg">reg</a>);</td></tr>
<tr><th id="941">941</th><td>            <b>break</b>;</td></tr>
<tr><th id="942">942</th><td>        <b>case</b> <a class="enum" href="#JCC_BE" title='JCC_BE' data-ref="JCC_BE">JCC_BE</a>:</td></tr>
<tr><th id="943">943</th><td>            <a class="tu ref" href="#gen_compute_eflags" title='gen_compute_eflags' data-use='c' data-ref="gen_compute_eflags">gen_compute_eflags</a>(<a class="local col4 ref" href="#794s" title='s' data-ref="794s">s</a>);</td></tr>
<tr><th id="944">944</th><td>            <a class="local col1 ref" href="#801cc" title='cc' data-ref="801cc">cc</a> = (<a class="typedef" href="#CCPrepare" title='CCPrepare' data-type='struct CCPrepare' data-ref="CCPrepare">CCPrepare</a>) { .<a class="tu ref" href="#CCPrepare::cond" title='CCPrepare::cond' data-use='w' data-ref="CCPrepare::cond">cond</a> = <a class="enum" href="../../tcg/tcg.h.html#TCG_COND_NE" title='TCG_COND_NE' data-ref="TCG_COND_NE">TCG_COND_NE</a>, .<a class="tu ref" href="#CCPrepare::reg" title='CCPrepare::reg' data-use='w' data-ref="CCPrepare::reg">reg</a> = <a class="tu ref" href="#cpu_cc_src" title='cpu_cc_src' data-use='r' data-ref="cpu_cc_src">cpu_cc_src</a>,</td></tr>
<tr><th id="945">945</th><td>                               .<a class="tu ref" href="#CCPrepare::mask" title='CCPrepare::mask' data-use='w' data-ref="CCPrepare::mask">mask</a> = <a class="macro" href="cpu.h.html#112" title="0x0040" data-ref="_M/CC_Z">CC_Z</a> | <a class="macro" href="cpu.h.html#109" title="0x0001" data-ref="_M/CC_C">CC_C</a> };</td></tr>
<tr><th id="946">946</th><td>            <b>break</b>;</td></tr>
<tr><th id="947">947</th><td>        <b>case</b> <a class="enum" href="#JCC_S" title='JCC_S' data-ref="JCC_S">JCC_S</a>:</td></tr>
<tr><th id="948">948</th><td>            <a class="local col1 ref" href="#801cc" title='cc' data-ref="801cc">cc</a> = <a class="tu ref" href="#gen_prepare_eflags_s" title='gen_prepare_eflags_s' data-use='c' data-ref="gen_prepare_eflags_s">gen_prepare_eflags_s</a>(<a class="local col4 ref" href="#794s" title='s' data-ref="794s">s</a>, <a class="local col6 ref" href="#796reg" title='reg' data-ref="796reg">reg</a>);</td></tr>
<tr><th id="949">949</th><td>            <b>break</b>;</td></tr>
<tr><th id="950">950</th><td>        <b>case</b> <a class="enum" href="#JCC_P" title='JCC_P' data-ref="JCC_P">JCC_P</a>:</td></tr>
<tr><th id="951">951</th><td>            <a class="local col1 ref" href="#801cc" title='cc' data-ref="801cc">cc</a> = <a class="tu ref" href="#gen_prepare_eflags_p" title='gen_prepare_eflags_p' data-use='c' data-ref="gen_prepare_eflags_p">gen_prepare_eflags_p</a>(<a class="local col4 ref" href="#794s" title='s' data-ref="794s">s</a>, <a class="local col6 ref" href="#796reg" title='reg' data-ref="796reg">reg</a>);</td></tr>
<tr><th id="952">952</th><td>            <b>break</b>;</td></tr>
<tr><th id="953">953</th><td>        <b>case</b> <a class="enum" href="#JCC_L" title='JCC_L' data-ref="JCC_L">JCC_L</a>:</td></tr>
<tr><th id="954">954</th><td>            <a class="tu ref" href="#gen_compute_eflags" title='gen_compute_eflags' data-use='c' data-ref="gen_compute_eflags">gen_compute_eflags</a>(<a class="local col4 ref" href="#794s" title='s' data-ref="794s">s</a>);</td></tr>
<tr><th id="955">955</th><td>            <b>if</b> (<a class="macro" href="../../tcg/tcg-op.h.html#829" title="(GET_TCGV_I64(reg) == GET_TCGV_I64(cpu_cc_src))" data-ref="_M/TCGV_EQUAL">TCGV_EQUAL</a>(<a class="local col6 ref" href="#796reg" title='reg' data-ref="796reg">reg</a>, <a class="tu ref" href="#cpu_cc_src" title='cpu_cc_src' data-use='r' data-ref="cpu_cc_src">cpu_cc_src</a>)) {</td></tr>
<tr><th id="956">956</th><td>                <a class="local col6 ref" href="#796reg" title='reg' data-ref="796reg">reg</a> = <a class="tu ref" href="#cpu_tmp0" title='cpu_tmp0' data-use='r' data-ref="cpu_tmp0">cpu_tmp0</a>;</td></tr>
<tr><th id="957">957</th><td>            }</td></tr>
<tr><th id="958">958</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#948" title="tcg_gen_shri_i64" data-ref="_M/tcg_gen_shri_tl">tcg_gen_shri_tl</a>(<a class="local col6 ref" href="#796reg" title='reg' data-ref="796reg">reg</a>, <a class="tu ref" href="#cpu_cc_src" title='cpu_cc_src' data-use='r' data-ref="cpu_cc_src">cpu_cc_src</a>, <var>4</var>); <i>/* CC_O -&gt; CC_S */</i></td></tr>
<tr><th id="959">959</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#942" title="tcg_gen_xor_i64" data-ref="_M/tcg_gen_xor_tl">tcg_gen_xor_tl</a>(<a class="local col6 ref" href="#796reg" title='reg' data-ref="796reg">reg</a>, <a class="local col6 ref" href="#796reg" title='reg' data-ref="796reg">reg</a>, <a class="tu ref" href="#cpu_cc_src" title='cpu_cc_src' data-use='r' data-ref="cpu_cc_src">cpu_cc_src</a>);</td></tr>
<tr><th id="960">960</th><td>            <a class="local col1 ref" href="#801cc" title='cc' data-ref="801cc">cc</a> = (<a class="typedef" href="#CCPrepare" title='CCPrepare' data-type='struct CCPrepare' data-ref="CCPrepare">CCPrepare</a>) { .<a class="tu ref" href="#CCPrepare::cond" title='CCPrepare::cond' data-use='w' data-ref="CCPrepare::cond">cond</a> = <a class="enum" href="../../tcg/tcg.h.html#TCG_COND_NE" title='TCG_COND_NE' data-ref="TCG_COND_NE">TCG_COND_NE</a>, .<a class="tu ref" href="#CCPrepare::reg" title='CCPrepare::reg' data-use='w' data-ref="CCPrepare::reg">reg</a> = <a class="local col6 ref" href="#796reg" title='reg' data-ref="796reg">reg</a>,</td></tr>
<tr><th id="961">961</th><td>                               .<a class="tu ref" href="#CCPrepare::mask" title='CCPrepare::mask' data-use='w' data-ref="CCPrepare::mask">mask</a> = <a class="macro" href="cpu.h.html#113" title="0x0080" data-ref="_M/CC_S">CC_S</a> };</td></tr>
<tr><th id="962">962</th><td>            <b>break</b>;</td></tr>
<tr><th id="963">963</th><td>        <b>default</b>:</td></tr>
<tr><th id="964">964</th><td>        <b>case</b> <a class="enum" href="#JCC_LE" title='JCC_LE' data-ref="JCC_LE">JCC_LE</a>:</td></tr>
<tr><th id="965">965</th><td>            <a class="tu ref" href="#gen_compute_eflags" title='gen_compute_eflags' data-use='c' data-ref="gen_compute_eflags">gen_compute_eflags</a>(<a class="local col4 ref" href="#794s" title='s' data-ref="794s">s</a>);</td></tr>
<tr><th id="966">966</th><td>            <b>if</b> (<a class="macro" href="../../tcg/tcg-op.h.html#829" title="(GET_TCGV_I64(reg) == GET_TCGV_I64(cpu_cc_src))" data-ref="_M/TCGV_EQUAL">TCGV_EQUAL</a>(<a class="local col6 ref" href="#796reg" title='reg' data-ref="796reg">reg</a>, <a class="tu ref" href="#cpu_cc_src" title='cpu_cc_src' data-use='r' data-ref="cpu_cc_src">cpu_cc_src</a>)) {</td></tr>
<tr><th id="967">967</th><td>                <a class="local col6 ref" href="#796reg" title='reg' data-ref="796reg">reg</a> = <a class="tu ref" href="#cpu_tmp0" title='cpu_tmp0' data-use='r' data-ref="cpu_tmp0">cpu_tmp0</a>;</td></tr>
<tr><th id="968">968</th><td>            }</td></tr>
<tr><th id="969">969</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#948" title="tcg_gen_shri_i64" data-ref="_M/tcg_gen_shri_tl">tcg_gen_shri_tl</a>(<a class="local col6 ref" href="#796reg" title='reg' data-ref="796reg">reg</a>, <a class="tu ref" href="#cpu_cc_src" title='cpu_cc_src' data-use='r' data-ref="cpu_cc_src">cpu_cc_src</a>, <var>4</var>); <i>/* CC_O -&gt; CC_S */</i></td></tr>
<tr><th id="970">970</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#942" title="tcg_gen_xor_i64" data-ref="_M/tcg_gen_xor_tl">tcg_gen_xor_tl</a>(<a class="local col6 ref" href="#796reg" title='reg' data-ref="796reg">reg</a>, <a class="local col6 ref" href="#796reg" title='reg' data-ref="796reg">reg</a>, <a class="tu ref" href="#cpu_cc_src" title='cpu_cc_src' data-use='r' data-ref="cpu_cc_src">cpu_cc_src</a>);</td></tr>
<tr><th id="971">971</th><td>            <a class="local col1 ref" href="#801cc" title='cc' data-ref="801cc">cc</a> = (<a class="typedef" href="#CCPrepare" title='CCPrepare' data-type='struct CCPrepare' data-ref="CCPrepare">CCPrepare</a>) { .<a class="tu ref" href="#CCPrepare::cond" title='CCPrepare::cond' data-use='w' data-ref="CCPrepare::cond">cond</a> = <a class="enum" href="../../tcg/tcg.h.html#TCG_COND_NE" title='TCG_COND_NE' data-ref="TCG_COND_NE">TCG_COND_NE</a>, .<a class="tu ref" href="#CCPrepare::reg" title='CCPrepare::reg' data-use='w' data-ref="CCPrepare::reg">reg</a> = <a class="local col6 ref" href="#796reg" title='reg' data-ref="796reg">reg</a>,</td></tr>
<tr><th id="972">972</th><td>                               .<a class="tu ref" href="#CCPrepare::mask" title='CCPrepare::mask' data-use='w' data-ref="CCPrepare::mask">mask</a> = <a class="macro" href="cpu.h.html#113" title="0x0080" data-ref="_M/CC_S">CC_S</a> | <a class="macro" href="cpu.h.html#112" title="0x0040" data-ref="_M/CC_Z">CC_Z</a> };</td></tr>
<tr><th id="973">973</th><td>            <b>break</b>;</td></tr>
<tr><th id="974">974</th><td>        }</td></tr>
<tr><th id="975">975</th><td>        <b>break</b>;</td></tr>
<tr><th id="976">976</th><td>    }</td></tr>
<tr><th id="977">977</th><td></td></tr>
<tr><th id="978">978</th><td>    <b>if</b> (<a class="local col7 ref" href="#797inv" title='inv' data-ref="797inv">inv</a>) {</td></tr>
<tr><th id="979">979</th><td>        <a class="local col1 ref" href="#801cc" title='cc' data-ref="801cc">cc</a>.<a class="tu ref" href="#CCPrepare::cond" title='CCPrepare::cond' data-use='w' data-ref="CCPrepare::cond">cond</a> = <a class="ref" href="../../tcg/tcg.h.html#tcg_invert_cond" title='tcg_invert_cond' data-ref="tcg_invert_cond">tcg_invert_cond</a>(<a class="local col1 ref" href="#801cc" title='cc' data-ref="801cc">cc</a>.<a class="tu ref" href="#CCPrepare::cond" title='CCPrepare::cond' data-use='r' data-ref="CCPrepare::cond">cond</a>);</td></tr>
<tr><th id="980">980</th><td>    }</td></tr>
<tr><th id="981">981</th><td>    <b>return</b> <a class="local col1 ref" href="#801cc" title='cc' data-ref="801cc">cc</a>;</td></tr>
<tr><th id="982">982</th><td>}</td></tr>
<tr><th id="983">983</th><td></td></tr>
<tr><th id="984">984</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="gen_setcc1" title='gen_setcc1' data-type='void gen_setcc1(DisasContext * s, int b, TCGv_i64 reg)' data-ref="gen_setcc1">gen_setcc1</dfn>(<a class="typedef" href="#DisasContext" title='DisasContext' data-type='struct DisasContext' data-ref="DisasContext">DisasContext</a> *<dfn class="local col5 decl" id="805s" title='s' data-type='DisasContext *' data-ref="805s">s</dfn>, <em>int</em> <dfn class="local col6 decl" id="806b" title='b' data-type='int' data-ref="806b">b</dfn>, <a class="macro" href="../../tcg/tcg.h.html#438" title="TCGv_i64" data-ref="_M/TCGv">TCGv</a> <dfn class="local col7 decl" id="807reg" title='reg' data-type='TCGv_i64' data-ref="807reg">reg</dfn>)</td></tr>
<tr><th id="985">985</th><td>{</td></tr>
<tr><th id="986">986</th><td>    <a class="typedef" href="#CCPrepare" title='CCPrepare' data-type='struct CCPrepare' data-ref="CCPrepare">CCPrepare</a> <dfn class="local col8 decl" id="808cc" title='cc' data-type='CCPrepare' data-ref="808cc">cc</dfn> = <a class="tu ref" href="#gen_prepare_cc" title='gen_prepare_cc' data-use='c' data-ref="gen_prepare_cc">gen_prepare_cc</a>(<a class="local col5 ref" href="#805s" title='s' data-ref="805s">s</a>, <a class="local col6 ref" href="#806b" title='b' data-ref="806b">b</a>, <a class="local col7 ref" href="#807reg" title='reg' data-ref="807reg">reg</a>);</td></tr>
<tr><th id="987">987</th><td></td></tr>
<tr><th id="988">988</th><td>    <b>if</b> (<a class="local col8 ref" href="#808cc" title='cc' data-ref="808cc">cc</a>.<a class="tu ref" href="#CCPrepare::no_setcond" title='CCPrepare::no_setcond' data-use='r' data-ref="CCPrepare::no_setcond">no_setcond</a>) {</td></tr>
<tr><th id="989">989</th><td>        <b>if</b> (<a class="local col8 ref" href="#808cc" title='cc' data-ref="808cc">cc</a>.<a class="tu ref" href="#CCPrepare::cond" title='CCPrepare::cond' data-use='r' data-ref="CCPrepare::cond">cond</a> == <a class="enum" href="../../tcg/tcg.h.html#TCG_COND_EQ" title='TCG_COND_EQ' data-ref="TCG_COND_EQ">TCG_COND_EQ</a>) {</td></tr>
<tr><th id="990">990</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#943" title="tcg_gen_xori_i64" data-ref="_M/tcg_gen_xori_tl">tcg_gen_xori_tl</a>(<a class="local col7 ref" href="#807reg" title='reg' data-ref="807reg">reg</a>, <a class="local col8 ref" href="#808cc" title='cc' data-ref="808cc">cc</a>.<a class="tu ref" href="#CCPrepare::reg" title='CCPrepare::reg' data-use='r' data-ref="CCPrepare::reg">reg</a>, <var>1</var>);</td></tr>
<tr><th id="991">991</th><td>        } <b>else</b> {</td></tr>
<tr><th id="992">992</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#920" title="tcg_gen_mov_i64" data-ref="_M/tcg_gen_mov_tl">tcg_gen_mov_tl</a>(<a class="local col7 ref" href="#807reg" title='reg' data-ref="807reg">reg</a>, <a class="local col8 ref" href="#808cc" title='cc' data-ref="808cc">cc</a>.<a class="tu ref" href="#CCPrepare::reg" title='CCPrepare::reg' data-use='r' data-ref="CCPrepare::reg">reg</a>);</td></tr>
<tr><th id="993">993</th><td>        }</td></tr>
<tr><th id="994">994</th><td>        <b>return</b>;</td></tr>
<tr><th id="995">995</th><td>    }</td></tr>
<tr><th id="996">996</th><td></td></tr>
<tr><th id="997">997</th><td>    <b>if</b> (<a class="local col8 ref" href="#808cc" title='cc' data-ref="808cc">cc</a>.<a class="tu ref" href="#CCPrepare::cond" title='CCPrepare::cond' data-use='r' data-ref="CCPrepare::cond">cond</a> == <a class="enum" href="../../tcg/tcg.h.html#TCG_COND_NE" title='TCG_COND_NE' data-ref="TCG_COND_NE">TCG_COND_NE</a> &amp;&amp; !<a class="local col8 ref" href="#808cc" title='cc' data-ref="808cc">cc</a>.<a class="tu ref" href="#CCPrepare::use_reg2" title='CCPrepare::use_reg2' data-use='r' data-ref="CCPrepare::use_reg2">use_reg2</a> &amp;&amp; <a class="local col8 ref" href="#808cc" title='cc' data-ref="808cc">cc</a>.<a class="tu ref" href="#CCPrepare::imm" title='CCPrepare::imm' data-use='r' data-ref="CCPrepare::imm">imm</a> == <var>0</var> &amp;&amp;</td></tr>
<tr><th id="998">998</th><td>        <a class="local col8 ref" href="#808cc" title='cc' data-ref="808cc">cc</a>.<a class="tu ref" href="#CCPrepare::mask" title='CCPrepare::mask' data-use='r' data-ref="CCPrepare::mask">mask</a> != <var>0</var> &amp;&amp; (<a class="local col8 ref" href="#808cc" title='cc' data-ref="808cc">cc</a>.<a class="tu ref" href="#CCPrepare::mask" title='CCPrepare::mask' data-use='r' data-ref="CCPrepare::mask">mask</a> &amp; (<a class="local col8 ref" href="#808cc" title='cc' data-ref="808cc">cc</a>.<a class="tu ref" href="#CCPrepare::mask" title='CCPrepare::mask' data-use='r' data-ref="CCPrepare::mask">mask</a> - <var>1</var>)) == <var>0</var>) {</td></tr>
<tr><th id="999">999</th><td>        <a class="macro" href="../../tcg/tcg-op.h.html#948" title="tcg_gen_shri_i64" data-ref="_M/tcg_gen_shri_tl">tcg_gen_shri_tl</a>(<a class="local col7 ref" href="#807reg" title='reg' data-ref="807reg">reg</a>, <a class="local col8 ref" href="#808cc" title='cc' data-ref="808cc">cc</a>.<a class="tu ref" href="#CCPrepare::reg" title='CCPrepare::reg' data-use='r' data-ref="CCPrepare::reg">reg</a>, <a class="macro" href="#53" title="ctz64" data-ref="_M/ctztl">ctztl</a>(<a class="local col8 ref" href="#808cc" title='cc' data-ref="808cc">cc</a>.<a class="tu ref" href="#CCPrepare::mask" title='CCPrepare::mask' data-use='r' data-ref="CCPrepare::mask">mask</a>));</td></tr>
<tr><th id="1000">1000</th><td>        <a class="macro" href="../../tcg/tcg-op.h.html#939" title="tcg_gen_andi_i64" data-ref="_M/tcg_gen_andi_tl">tcg_gen_andi_tl</a>(<a class="local col7 ref" href="#807reg" title='reg' data-ref="807reg">reg</a>, <a class="local col7 ref" href="#807reg" title='reg' data-ref="807reg">reg</a>, <var>1</var>);</td></tr>
<tr><th id="1001">1001</th><td>        <b>return</b>;</td></tr>
<tr><th id="1002">1002</th><td>    }</td></tr>
<tr><th id="1003">1003</th><td>    <b>if</b> (<a class="local col8 ref" href="#808cc" title='cc' data-ref="808cc">cc</a>.<a class="tu ref" href="#CCPrepare::mask" title='CCPrepare::mask' data-use='r' data-ref="CCPrepare::mask">mask</a> != -<var>1</var>) {</td></tr>
<tr><th id="1004">1004</th><td>        <a class="macro" href="../../tcg/tcg-op.h.html#939" title="tcg_gen_andi_i64" data-ref="_M/tcg_gen_andi_tl">tcg_gen_andi_tl</a>(<a class="local col7 ref" href="#807reg" title='reg' data-ref="807reg">reg</a>, <a class="local col8 ref" href="#808cc" title='cc' data-ref="808cc">cc</a>.<a class="tu ref" href="#CCPrepare::reg" title='CCPrepare::reg' data-use='r' data-ref="CCPrepare::reg">reg</a>, <a class="local col8 ref" href="#808cc" title='cc' data-ref="808cc">cc</a>.<a class="tu ref" href="#CCPrepare::mask" title='CCPrepare::mask' data-use='r' data-ref="CCPrepare::mask">mask</a>);</td></tr>
<tr><th id="1005">1005</th><td>        <a class="local col8 ref" href="#808cc" title='cc' data-ref="808cc">cc</a>.<a class="tu ref" href="#CCPrepare::reg" title='CCPrepare::reg' data-use='w' data-ref="CCPrepare::reg">reg</a> = <a class="local col7 ref" href="#807reg" title='reg' data-ref="807reg">reg</a>;</td></tr>
<tr><th id="1006">1006</th><td>    }</td></tr>
<tr><th id="1007">1007</th><td>    <b>if</b> (<a class="local col8 ref" href="#808cc" title='cc' data-ref="808cc">cc</a>.<a class="tu ref" href="#CCPrepare::use_reg2" title='CCPrepare::use_reg2' data-use='r' data-ref="CCPrepare::use_reg2">use_reg2</a>) {</td></tr>
<tr><th id="1008">1008</th><td>        <a class="macro" href="../../tcg/tcg-op.h.html#953" title="tcg_gen_setcond_i64" data-ref="_M/tcg_gen_setcond_tl">tcg_gen_setcond_tl</a>(<a class="local col8 ref" href="#808cc" title='cc' data-ref="808cc">cc</a>.<a class="tu ref" href="#CCPrepare::cond" title='CCPrepare::cond' data-use='r' data-ref="CCPrepare::cond">cond</a>, <a class="local col7 ref" href="#807reg" title='reg' data-ref="807reg">reg</a>, <a class="local col8 ref" href="#808cc" title='cc' data-ref="808cc">cc</a>.<a class="tu ref" href="#CCPrepare::reg" title='CCPrepare::reg' data-use='r' data-ref="CCPrepare::reg">reg</a>, <a class="local col8 ref" href="#808cc" title='cc' data-ref="808cc">cc</a>.<a class="tu ref" href="#CCPrepare::reg2" title='CCPrepare::reg2' data-use='r' data-ref="CCPrepare::reg2">reg2</a>);</td></tr>
<tr><th id="1009">1009</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1010">1010</th><td>        <a class="macro" href="../../tcg/tcg-op.h.html#954" title="tcg_gen_setcondi_i64" data-ref="_M/tcg_gen_setcondi_tl">tcg_gen_setcondi_tl</a>(<a class="local col8 ref" href="#808cc" title='cc' data-ref="808cc">cc</a>.<a class="tu ref" href="#CCPrepare::cond" title='CCPrepare::cond' data-use='r' data-ref="CCPrepare::cond">cond</a>, <a class="local col7 ref" href="#807reg" title='reg' data-ref="807reg">reg</a>, <a class="local col8 ref" href="#808cc" title='cc' data-ref="808cc">cc</a>.<a class="tu ref" href="#CCPrepare::reg" title='CCPrepare::reg' data-use='r' data-ref="CCPrepare::reg">reg</a>, <a class="local col8 ref" href="#808cc" title='cc' data-ref="808cc">cc</a>.<a class="tu ref" href="#CCPrepare::imm" title='CCPrepare::imm' data-use='r' data-ref="CCPrepare::imm">imm</a>);</td></tr>
<tr><th id="1011">1011</th><td>    }</td></tr>
<tr><th id="1012">1012</th><td>}</td></tr>
<tr><th id="1013">1013</th><td></td></tr>
<tr><th id="1014">1014</th><td><em>static</em> <b>inline</b> <em>void</em> <dfn class="tu decl def" id="gen_compute_eflags_c" title='gen_compute_eflags_c' data-type='void gen_compute_eflags_c(DisasContext * s, TCGv_i64 reg)' data-ref="gen_compute_eflags_c">gen_compute_eflags_c</dfn>(<a class="typedef" href="#DisasContext" title='DisasContext' data-type='struct DisasContext' data-ref="DisasContext">DisasContext</a> *<dfn class="local col9 decl" id="809s" title='s' data-type='DisasContext *' data-ref="809s">s</dfn>, <a class="macro" href="../../tcg/tcg.h.html#438" title="TCGv_i64" data-ref="_M/TCGv">TCGv</a> <dfn class="local col0 decl" id="810reg" title='reg' data-type='TCGv_i64' data-ref="810reg">reg</dfn>)</td></tr>
<tr><th id="1015">1015</th><td>{</td></tr>
<tr><th id="1016">1016</th><td>    <a class="tu ref" href="#gen_setcc1" title='gen_setcc1' data-use='c' data-ref="gen_setcc1">gen_setcc1</a>(<a class="local col9 ref" href="#809s" title='s' data-ref="809s">s</a>, <a class="enum" href="#JCC_B" title='JCC_B' data-ref="JCC_B">JCC_B</a> &lt;&lt; <var>1</var>, <a class="local col0 ref" href="#810reg" title='reg' data-ref="810reg">reg</a>);</td></tr>
<tr><th id="1017">1017</th><td>}</td></tr>
<tr><th id="1018">1018</th><td></td></tr>
<tr><th id="1019">1019</th><td><i  data-doc="gen_jcc1_noeob">/* generate a conditional jump to label 'l1' according to jump opcode</i></td></tr>
<tr><th id="1020">1020</th><td><i  data-doc="gen_jcc1_noeob">   value 'b'. In the fast case, T0 is guaranted not to be used. */</i></td></tr>
<tr><th id="1021">1021</th><td><em>static</em> <b>inline</b> <em>void</em> <dfn class="tu decl def" id="gen_jcc1_noeob" title='gen_jcc1_noeob' data-type='void gen_jcc1_noeob(DisasContext * s, int b, TCGLabel * l1)' data-ref="gen_jcc1_noeob">gen_jcc1_noeob</dfn>(<a class="typedef" href="#DisasContext" title='DisasContext' data-type='struct DisasContext' data-ref="DisasContext">DisasContext</a> *<dfn class="local col1 decl" id="811s" title='s' data-type='DisasContext *' data-ref="811s">s</dfn>, <em>int</em> <dfn class="local col2 decl" id="812b" title='b' data-type='int' data-ref="812b">b</dfn>, <a class="typedef" href="../../tcg/tcg.h.html#TCGLabel" title='TCGLabel' data-type='struct TCGLabel' data-ref="TCGLabel">TCGLabel</a> *<dfn class="local col3 decl" id="813l1" title='l1' data-type='TCGLabel *' data-ref="813l1">l1</dfn>)</td></tr>
<tr><th id="1022">1022</th><td>{</td></tr>
<tr><th id="1023">1023</th><td>    <a class="typedef" href="#CCPrepare" title='CCPrepare' data-type='struct CCPrepare' data-ref="CCPrepare">CCPrepare</a> <dfn class="local col4 decl" id="814cc" title='cc' data-type='CCPrepare' data-ref="814cc">cc</dfn> = <a class="tu ref" href="#gen_prepare_cc" title='gen_prepare_cc' data-use='c' data-ref="gen_prepare_cc">gen_prepare_cc</a>(<a class="local col1 ref" href="#811s" title='s' data-ref="811s">s</a>, <a class="local col2 ref" href="#812b" title='b' data-ref="812b">b</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="1024">1024</th><td></td></tr>
<tr><th id="1025">1025</th><td>    <b>if</b> (<a class="local col4 ref" href="#814cc" title='cc' data-ref="814cc">cc</a>.<a class="tu ref" href="#CCPrepare::mask" title='CCPrepare::mask' data-use='r' data-ref="CCPrepare::mask">mask</a> != -<var>1</var>) {</td></tr>
<tr><th id="1026">1026</th><td>        <a class="macro" href="../../tcg/tcg-op.h.html#939" title="tcg_gen_andi_i64" data-ref="_M/tcg_gen_andi_tl">tcg_gen_andi_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="local col4 ref" href="#814cc" title='cc' data-ref="814cc">cc</a>.<a class="tu ref" href="#CCPrepare::reg" title='CCPrepare::reg' data-use='r' data-ref="CCPrepare::reg">reg</a>, <a class="local col4 ref" href="#814cc" title='cc' data-ref="814cc">cc</a>.<a class="tu ref" href="#CCPrepare::mask" title='CCPrepare::mask' data-use='r' data-ref="CCPrepare::mask">mask</a>);</td></tr>
<tr><th id="1027">1027</th><td>        <a class="local col4 ref" href="#814cc" title='cc' data-ref="814cc">cc</a>.<a class="tu ref" href="#CCPrepare::reg" title='CCPrepare::reg' data-use='w' data-ref="CCPrepare::reg">reg</a> = <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>;</td></tr>
<tr><th id="1028">1028</th><td>    }</td></tr>
<tr><th id="1029">1029</th><td>    <b>if</b> (<a class="local col4 ref" href="#814cc" title='cc' data-ref="814cc">cc</a>.<a class="tu ref" href="#CCPrepare::use_reg2" title='CCPrepare::use_reg2' data-use='r' data-ref="CCPrepare::use_reg2">use_reg2</a>) {</td></tr>
<tr><th id="1030">1030</th><td>        <a class="macro" href="../../tcg/tcg-op.h.html#951" title="tcg_gen_brcond_i64" data-ref="_M/tcg_gen_brcond_tl">tcg_gen_brcond_tl</a>(<a class="local col4 ref" href="#814cc" title='cc' data-ref="814cc">cc</a>.<a class="tu ref" href="#CCPrepare::cond" title='CCPrepare::cond' data-use='r' data-ref="CCPrepare::cond">cond</a>, <a class="local col4 ref" href="#814cc" title='cc' data-ref="814cc">cc</a>.<a class="tu ref" href="#CCPrepare::reg" title='CCPrepare::reg' data-use='r' data-ref="CCPrepare::reg">reg</a>, <a class="local col4 ref" href="#814cc" title='cc' data-ref="814cc">cc</a>.<a class="tu ref" href="#CCPrepare::reg2" title='CCPrepare::reg2' data-use='r' data-ref="CCPrepare::reg2">reg2</a>, <a class="local col3 ref" href="#813l1" title='l1' data-ref="813l1">l1</a>);</td></tr>
<tr><th id="1031">1031</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1032">1032</th><td>        <a class="macro" href="../../tcg/tcg-op.h.html#952" title="tcg_gen_brcondi_i64" data-ref="_M/tcg_gen_brcondi_tl">tcg_gen_brcondi_tl</a>(<a class="local col4 ref" href="#814cc" title='cc' data-ref="814cc">cc</a>.<a class="tu ref" href="#CCPrepare::cond" title='CCPrepare::cond' data-use='r' data-ref="CCPrepare::cond">cond</a>, <a class="local col4 ref" href="#814cc" title='cc' data-ref="814cc">cc</a>.<a class="tu ref" href="#CCPrepare::reg" title='CCPrepare::reg' data-use='r' data-ref="CCPrepare::reg">reg</a>, <a class="local col4 ref" href="#814cc" title='cc' data-ref="814cc">cc</a>.<a class="tu ref" href="#CCPrepare::imm" title='CCPrepare::imm' data-use='r' data-ref="CCPrepare::imm">imm</a>, <a class="local col3 ref" href="#813l1" title='l1' data-ref="813l1">l1</a>);</td></tr>
<tr><th id="1033">1033</th><td>    }</td></tr>
<tr><th id="1034">1034</th><td>}</td></tr>
<tr><th id="1035">1035</th><td></td></tr>
<tr><th id="1036">1036</th><td><i  data-doc="gen_jcc1">/* Generate a conditional jump to label 'l1' according to jump opcode</i></td></tr>
<tr><th id="1037">1037</th><td><i  data-doc="gen_jcc1">   value 'b'. In the fast case, T0 is guaranted not to be used.</i></td></tr>
<tr><th id="1038">1038</th><td><i  data-doc="gen_jcc1">   A translation block must end soon.  */</i></td></tr>
<tr><th id="1039">1039</th><td><em>static</em> <b>inline</b> <em>void</em> <dfn class="tu decl def" id="gen_jcc1" title='gen_jcc1' data-type='void gen_jcc1(DisasContext * s, int b, TCGLabel * l1)' data-ref="gen_jcc1">gen_jcc1</dfn>(<a class="typedef" href="#DisasContext" title='DisasContext' data-type='struct DisasContext' data-ref="DisasContext">DisasContext</a> *<dfn class="local col5 decl" id="815s" title='s' data-type='DisasContext *' data-ref="815s">s</dfn>, <em>int</em> <dfn class="local col6 decl" id="816b" title='b' data-type='int' data-ref="816b">b</dfn>, <a class="typedef" href="../../tcg/tcg.h.html#TCGLabel" title='TCGLabel' data-type='struct TCGLabel' data-ref="TCGLabel">TCGLabel</a> *<dfn class="local col7 decl" id="817l1" title='l1' data-type='TCGLabel *' data-ref="817l1">l1</dfn>)</td></tr>
<tr><th id="1040">1040</th><td>{</td></tr>
<tr><th id="1041">1041</th><td>    <a class="typedef" href="#CCPrepare" title='CCPrepare' data-type='struct CCPrepare' data-ref="CCPrepare">CCPrepare</a> <dfn class="local col8 decl" id="818cc" title='cc' data-type='CCPrepare' data-ref="818cc">cc</dfn> = <a class="tu ref" href="#gen_prepare_cc" title='gen_prepare_cc' data-use='c' data-ref="gen_prepare_cc">gen_prepare_cc</a>(<a class="local col5 ref" href="#815s" title='s' data-ref="815s">s</a>, <a class="local col6 ref" href="#816b" title='b' data-ref="816b">b</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="1042">1042</th><td></td></tr>
<tr><th id="1043">1043</th><td>    <a class="tu ref" href="#gen_update_cc_op" title='gen_update_cc_op' data-use='c' data-ref="gen_update_cc_op">gen_update_cc_op</a>(<a class="local col5 ref" href="#815s" title='s' data-ref="815s">s</a>);</td></tr>
<tr><th id="1044">1044</th><td>    <b>if</b> (<a class="local col8 ref" href="#818cc" title='cc' data-ref="818cc">cc</a>.<a class="tu ref" href="#CCPrepare::mask" title='CCPrepare::mask' data-use='r' data-ref="CCPrepare::mask">mask</a> != -<var>1</var>) {</td></tr>
<tr><th id="1045">1045</th><td>        <a class="macro" href="../../tcg/tcg-op.h.html#939" title="tcg_gen_andi_i64" data-ref="_M/tcg_gen_andi_tl">tcg_gen_andi_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="local col8 ref" href="#818cc" title='cc' data-ref="818cc">cc</a>.<a class="tu ref" href="#CCPrepare::reg" title='CCPrepare::reg' data-use='r' data-ref="CCPrepare::reg">reg</a>, <a class="local col8 ref" href="#818cc" title='cc' data-ref="818cc">cc</a>.<a class="tu ref" href="#CCPrepare::mask" title='CCPrepare::mask' data-use='r' data-ref="CCPrepare::mask">mask</a>);</td></tr>
<tr><th id="1046">1046</th><td>        <a class="local col8 ref" href="#818cc" title='cc' data-ref="818cc">cc</a>.<a class="tu ref" href="#CCPrepare::reg" title='CCPrepare::reg' data-use='w' data-ref="CCPrepare::reg">reg</a> = <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>;</td></tr>
<tr><th id="1047">1047</th><td>    }</td></tr>
<tr><th id="1048">1048</th><td>    <a class="tu ref" href="#set_cc_op" title='set_cc_op' data-use='c' data-ref="set_cc_op">set_cc_op</a>(<a class="local col5 ref" href="#815s" title='s' data-ref="815s">s</a>, <a class="enum" href="cpu.h.html#CC_OP_DYNAMIC" title='CC_OP_DYNAMIC' data-ref="CC_OP_DYNAMIC">CC_OP_DYNAMIC</a>);</td></tr>
<tr><th id="1049">1049</th><td>    <b>if</b> (<a class="local col8 ref" href="#818cc" title='cc' data-ref="818cc">cc</a>.<a class="tu ref" href="#CCPrepare::use_reg2" title='CCPrepare::use_reg2' data-use='r' data-ref="CCPrepare::use_reg2">use_reg2</a>) {</td></tr>
<tr><th id="1050">1050</th><td>        <a class="macro" href="../../tcg/tcg-op.h.html#951" title="tcg_gen_brcond_i64" data-ref="_M/tcg_gen_brcond_tl">tcg_gen_brcond_tl</a>(<a class="local col8 ref" href="#818cc" title='cc' data-ref="818cc">cc</a>.<a class="tu ref" href="#CCPrepare::cond" title='CCPrepare::cond' data-use='r' data-ref="CCPrepare::cond">cond</a>, <a class="local col8 ref" href="#818cc" title='cc' data-ref="818cc">cc</a>.<a class="tu ref" href="#CCPrepare::reg" title='CCPrepare::reg' data-use='r' data-ref="CCPrepare::reg">reg</a>, <a class="local col8 ref" href="#818cc" title='cc' data-ref="818cc">cc</a>.<a class="tu ref" href="#CCPrepare::reg2" title='CCPrepare::reg2' data-use='r' data-ref="CCPrepare::reg2">reg2</a>, <a class="local col7 ref" href="#817l1" title='l1' data-ref="817l1">l1</a>);</td></tr>
<tr><th id="1051">1051</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1052">1052</th><td>        <a class="macro" href="../../tcg/tcg-op.h.html#952" title="tcg_gen_brcondi_i64" data-ref="_M/tcg_gen_brcondi_tl">tcg_gen_brcondi_tl</a>(<a class="local col8 ref" href="#818cc" title='cc' data-ref="818cc">cc</a>.<a class="tu ref" href="#CCPrepare::cond" title='CCPrepare::cond' data-use='r' data-ref="CCPrepare::cond">cond</a>, <a class="local col8 ref" href="#818cc" title='cc' data-ref="818cc">cc</a>.<a class="tu ref" href="#CCPrepare::reg" title='CCPrepare::reg' data-use='r' data-ref="CCPrepare::reg">reg</a>, <a class="local col8 ref" href="#818cc" title='cc' data-ref="818cc">cc</a>.<a class="tu ref" href="#CCPrepare::imm" title='CCPrepare::imm' data-use='r' data-ref="CCPrepare::imm">imm</a>, <a class="local col7 ref" href="#817l1" title='l1' data-ref="817l1">l1</a>);</td></tr>
<tr><th id="1053">1053</th><td>    }</td></tr>
<tr><th id="1054">1054</th><td>}</td></tr>
<tr><th id="1055">1055</th><td></td></tr>
<tr><th id="1056">1056</th><td><i  data-doc="gen_jz_ecx_string">/* XXX: does not work with gdbstub "ice" single step - not a</i></td></tr>
<tr><th id="1057">1057</th><td><i  data-doc="gen_jz_ecx_string">   serious problem */</i></td></tr>
<tr><th id="1058">1058</th><td><em>static</em> <a class="typedef" href="../../tcg/tcg.h.html#TCGLabel" title='TCGLabel' data-type='struct TCGLabel' data-ref="TCGLabel">TCGLabel</a> *<dfn class="tu decl def" id="gen_jz_ecx_string" title='gen_jz_ecx_string' data-type='TCGLabel * gen_jz_ecx_string(DisasContext * s, target_ulong next_eip)' data-ref="gen_jz_ecx_string">gen_jz_ecx_string</dfn>(<a class="typedef" href="#DisasContext" title='DisasContext' data-type='struct DisasContext' data-ref="DisasContext">DisasContext</a> *<dfn class="local col9 decl" id="819s" title='s' data-type='DisasContext *' data-ref="819s">s</dfn>, <a class="typedef" href="../../include/exec/cpu-defs.h.html#target_ulong" title='target_ulong' data-type='uint64_t' data-ref="target_ulong">target_ulong</a> <dfn class="local col0 decl" id="820next_eip" title='next_eip' data-type='target_ulong' data-ref="820next_eip">next_eip</dfn>)</td></tr>
<tr><th id="1059">1059</th><td>{</td></tr>
<tr><th id="1060">1060</th><td>    <a class="typedef" href="../../tcg/tcg.h.html#TCGLabel" title='TCGLabel' data-type='struct TCGLabel' data-ref="TCGLabel">TCGLabel</a> *<dfn class="local col1 decl" id="821l1" title='l1' data-type='TCGLabel *' data-ref="821l1">l1</dfn> = <a class="ref" href="../../tcg/tcg.h.html#gen_new_label" title='gen_new_label' data-ref="gen_new_label">gen_new_label</a>();</td></tr>
<tr><th id="1061">1061</th><td>    <a class="typedef" href="../../tcg/tcg.h.html#TCGLabel" title='TCGLabel' data-type='struct TCGLabel' data-ref="TCGLabel">TCGLabel</a> *<dfn class="local col2 decl" id="822l2" title='l2' data-type='TCGLabel *' data-ref="822l2">l2</dfn> = <a class="ref" href="../../tcg/tcg.h.html#gen_new_label" title='gen_new_label' data-ref="gen_new_label">gen_new_label</a>();</td></tr>
<tr><th id="1062">1062</th><td>    <a class="tu ref" href="#gen_op_jnz_ecx" title='gen_op_jnz_ecx' data-use='c' data-ref="gen_op_jnz_ecx">gen_op_jnz_ecx</a>(<a class="local col9 ref" href="#819s" title='s' data-ref="819s">s</a>-&gt;<a class="tu ref" href="#DisasContext::aflag" title='DisasContext::aflag' data-use='r' data-ref="DisasContext::aflag">aflag</a>, <a class="local col1 ref" href="#821l1" title='l1' data-ref="821l1">l1</a>);</td></tr>
<tr><th id="1063">1063</th><td>    <a class="ref" href="../../tcg/tcg-op.h.html#gen_set_label" title='gen_set_label' data-ref="gen_set_label">gen_set_label</a>(<a class="local col2 ref" href="#822l2" title='l2' data-ref="822l2">l2</a>);</td></tr>
<tr><th id="1064">1064</th><td>    <a class="tu ref" href="#gen_jmp_tb" title='gen_jmp_tb' data-use='c' data-ref="gen_jmp_tb">gen_jmp_tb</a>(<a class="local col9 ref" href="#819s" title='s' data-ref="819s">s</a>, <a class="local col0 ref" href="#820next_eip" title='next_eip' data-ref="820next_eip">next_eip</a>, <var>1</var>);</td></tr>
<tr><th id="1065">1065</th><td>    <a class="ref" href="../../tcg/tcg-op.h.html#gen_set_label" title='gen_set_label' data-ref="gen_set_label">gen_set_label</a>(<a class="local col1 ref" href="#821l1" title='l1' data-ref="821l1">l1</a>);</td></tr>
<tr><th id="1066">1066</th><td>    <b>return</b> <a class="local col2 ref" href="#822l2" title='l2' data-ref="822l2">l2</a>;</td></tr>
<tr><th id="1067">1067</th><td>}</td></tr>
<tr><th id="1068">1068</th><td></td></tr>
<tr><th id="1069">1069</th><td><em>static</em> <b>inline</b> <em>void</em> <dfn class="tu decl def" id="gen_stos" title='gen_stos' data-type='void gen_stos(DisasContext * s, TCGMemOp ot)' data-ref="gen_stos">gen_stos</dfn>(<a class="typedef" href="#DisasContext" title='DisasContext' data-type='struct DisasContext' data-ref="DisasContext">DisasContext</a> *<dfn class="local col3 decl" id="823s" title='s' data-type='DisasContext *' data-ref="823s">s</dfn>, <a class="typedef" href="../../tcg/tcg.h.html#TCGMemOp" title='TCGMemOp' data-type='enum TCGMemOp' data-ref="TCGMemOp">TCGMemOp</a> <dfn class="local col4 decl" id="824ot" title='ot' data-type='TCGMemOp' data-ref="824ot">ot</dfn>)</td></tr>
<tr><th id="1070">1070</th><td>{</td></tr>
<tr><th id="1071">1071</th><td>    <a class="tu ref" href="#gen_op_mov_v_reg" title='gen_op_mov_v_reg' data-use='c' data-ref="gen_op_mov_v_reg">gen_op_mov_v_reg</a>(<a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_32" title='TCGMemOp::MO_32' data-ref="TCGMemOp::MO_32">MO_32</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="macro" href="cpu.h.html#59" title="0" data-ref="_M/R_EAX">R_EAX</a>);</td></tr>
<tr><th id="1072">1072</th><td>    <a class="tu ref" href="#gen_string_movl_A0_EDI" title='gen_string_movl_A0_EDI' data-use='c' data-ref="gen_string_movl_A0_EDI">gen_string_movl_A0_EDI</a>(<a class="local col3 ref" href="#823s" title='s' data-ref="823s">s</a>);</td></tr>
<tr><th id="1073">1073</th><td>    <a class="tu ref" href="#gen_op_st_v" title='gen_op_st_v' data-use='c' data-ref="gen_op_st_v">gen_op_st_v</a>(<a class="local col3 ref" href="#823s" title='s' data-ref="823s">s</a>, <a class="local col4 ref" href="#824ot" title='ot' data-ref="824ot">ot</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>);</td></tr>
<tr><th id="1074">1074</th><td>    <a class="tu ref" href="#gen_op_movl_T0_Dshift" title='gen_op_movl_T0_Dshift' data-use='c' data-ref="gen_op_movl_T0_Dshift">gen_op_movl_T0_Dshift</a>(<a class="local col4 ref" href="#824ot" title='ot' data-ref="824ot">ot</a>);</td></tr>
<tr><th id="1075">1075</th><td>    <a class="tu ref" href="#gen_op_add_reg_T0" title='gen_op_add_reg_T0' data-use='c' data-ref="gen_op_add_reg_T0">gen_op_add_reg_T0</a>(<a class="local col3 ref" href="#823s" title='s' data-ref="823s">s</a>-&gt;<a class="tu ref" href="#DisasContext::aflag" title='DisasContext::aflag' data-use='r' data-ref="DisasContext::aflag">aflag</a>, <a class="macro" href="cpu.h.html#66" title="7" data-ref="_M/R_EDI">R_EDI</a>);</td></tr>
<tr><th id="1076">1076</th><td>}</td></tr>
<tr><th id="1077">1077</th><td></td></tr>
<tr><th id="1078">1078</th><td><em>static</em> <b>inline</b> <em>void</em> <dfn class="tu decl def" id="gen_lods" title='gen_lods' data-type='void gen_lods(DisasContext * s, TCGMemOp ot)' data-ref="gen_lods">gen_lods</dfn>(<a class="typedef" href="#DisasContext" title='DisasContext' data-type='struct DisasContext' data-ref="DisasContext">DisasContext</a> *<dfn class="local col5 decl" id="825s" title='s' data-type='DisasContext *' data-ref="825s">s</dfn>, <a class="typedef" href="../../tcg/tcg.h.html#TCGMemOp" title='TCGMemOp' data-type='enum TCGMemOp' data-ref="TCGMemOp">TCGMemOp</a> <dfn class="local col6 decl" id="826ot" title='ot' data-type='TCGMemOp' data-ref="826ot">ot</dfn>)</td></tr>
<tr><th id="1079">1079</th><td>{</td></tr>
<tr><th id="1080">1080</th><td>    <a class="tu ref" href="#gen_string_movl_A0_ESI" title='gen_string_movl_A0_ESI' data-use='c' data-ref="gen_string_movl_A0_ESI">gen_string_movl_A0_ESI</a>(<a class="local col5 ref" href="#825s" title='s' data-ref="825s">s</a>);</td></tr>
<tr><th id="1081">1081</th><td>    <a class="tu ref" href="#gen_op_ld_v" title='gen_op_ld_v' data-use='c' data-ref="gen_op_ld_v">gen_op_ld_v</a>(<a class="local col5 ref" href="#825s" title='s' data-ref="825s">s</a>, <a class="local col6 ref" href="#826ot" title='ot' data-ref="826ot">ot</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>);</td></tr>
<tr><th id="1082">1082</th><td>    <a class="tu ref" href="#gen_op_mov_reg_v" title='gen_op_mov_reg_v' data-use='c' data-ref="gen_op_mov_reg_v">gen_op_mov_reg_v</a>(<a class="local col6 ref" href="#826ot" title='ot' data-ref="826ot">ot</a>, <a class="macro" href="cpu.h.html#59" title="0" data-ref="_M/R_EAX">R_EAX</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="1083">1083</th><td>    <a class="tu ref" href="#gen_op_movl_T0_Dshift" title='gen_op_movl_T0_Dshift' data-use='c' data-ref="gen_op_movl_T0_Dshift">gen_op_movl_T0_Dshift</a>(<a class="local col6 ref" href="#826ot" title='ot' data-ref="826ot">ot</a>);</td></tr>
<tr><th id="1084">1084</th><td>    <a class="tu ref" href="#gen_op_add_reg_T0" title='gen_op_add_reg_T0' data-use='c' data-ref="gen_op_add_reg_T0">gen_op_add_reg_T0</a>(<a class="local col5 ref" href="#825s" title='s' data-ref="825s">s</a>-&gt;<a class="tu ref" href="#DisasContext::aflag" title='DisasContext::aflag' data-use='r' data-ref="DisasContext::aflag">aflag</a>, <a class="macro" href="cpu.h.html#65" title="6" data-ref="_M/R_ESI">R_ESI</a>);</td></tr>
<tr><th id="1085">1085</th><td>}</td></tr>
<tr><th id="1086">1086</th><td></td></tr>
<tr><th id="1087">1087</th><td><em>static</em> <b>inline</b> <em>void</em> <dfn class="tu decl def" id="gen_scas" title='gen_scas' data-type='void gen_scas(DisasContext * s, TCGMemOp ot)' data-ref="gen_scas">gen_scas</dfn>(<a class="typedef" href="#DisasContext" title='DisasContext' data-type='struct DisasContext' data-ref="DisasContext">DisasContext</a> *<dfn class="local col7 decl" id="827s" title='s' data-type='DisasContext *' data-ref="827s">s</dfn>, <a class="typedef" href="../../tcg/tcg.h.html#TCGMemOp" title='TCGMemOp' data-type='enum TCGMemOp' data-ref="TCGMemOp">TCGMemOp</a> <dfn class="local col8 decl" id="828ot" title='ot' data-type='TCGMemOp' data-ref="828ot">ot</dfn>)</td></tr>
<tr><th id="1088">1088</th><td>{</td></tr>
<tr><th id="1089">1089</th><td>    <a class="tu ref" href="#gen_string_movl_A0_EDI" title='gen_string_movl_A0_EDI' data-use='c' data-ref="gen_string_movl_A0_EDI">gen_string_movl_A0_EDI</a>(<a class="local col7 ref" href="#827s" title='s' data-ref="827s">s</a>);</td></tr>
<tr><th id="1090">1090</th><td>    <a class="tu ref" href="#gen_op_ld_v" title='gen_op_ld_v' data-use='c' data-ref="gen_op_ld_v">gen_op_ld_v</a>(<a class="local col7 ref" href="#827s" title='s' data-ref="827s">s</a>, <a class="local col8 ref" href="#828ot" title='ot' data-ref="828ot">ot</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>);</td></tr>
<tr><th id="1091">1091</th><td>    <a class="tu ref" href="#gen_op" title='gen_op' data-use='c' data-ref="gen_op">gen_op</a>(<a class="local col7 ref" href="#827s" title='s' data-ref="827s">s</a>, <a class="enum" href="#OP_CMPL" title='OP_CMPL' data-ref="OP_CMPL">OP_CMPL</a>, <a class="local col8 ref" href="#828ot" title='ot' data-ref="828ot">ot</a>, <a class="macro" href="cpu.h.html#59" title="0" data-ref="_M/R_EAX">R_EAX</a>);</td></tr>
<tr><th id="1092">1092</th><td>    <a class="tu ref" href="#gen_op_movl_T0_Dshift" title='gen_op_movl_T0_Dshift' data-use='c' data-ref="gen_op_movl_T0_Dshift">gen_op_movl_T0_Dshift</a>(<a class="local col8 ref" href="#828ot" title='ot' data-ref="828ot">ot</a>);</td></tr>
<tr><th id="1093">1093</th><td>    <a class="tu ref" href="#gen_op_add_reg_T0" title='gen_op_add_reg_T0' data-use='c' data-ref="gen_op_add_reg_T0">gen_op_add_reg_T0</a>(<a class="local col7 ref" href="#827s" title='s' data-ref="827s">s</a>-&gt;<a class="tu ref" href="#DisasContext::aflag" title='DisasContext::aflag' data-use='r' data-ref="DisasContext::aflag">aflag</a>, <a class="macro" href="cpu.h.html#66" title="7" data-ref="_M/R_EDI">R_EDI</a>);</td></tr>
<tr><th id="1094">1094</th><td>}</td></tr>
<tr><th id="1095">1095</th><td></td></tr>
<tr><th id="1096">1096</th><td><em>static</em> <b>inline</b> <em>void</em> <dfn class="tu decl def" id="gen_cmps" title='gen_cmps' data-type='void gen_cmps(DisasContext * s, TCGMemOp ot)' data-ref="gen_cmps">gen_cmps</dfn>(<a class="typedef" href="#DisasContext" title='DisasContext' data-type='struct DisasContext' data-ref="DisasContext">DisasContext</a> *<dfn class="local col9 decl" id="829s" title='s' data-type='DisasContext *' data-ref="829s">s</dfn>, <a class="typedef" href="../../tcg/tcg.h.html#TCGMemOp" title='TCGMemOp' data-type='enum TCGMemOp' data-ref="TCGMemOp">TCGMemOp</a> <dfn class="local col0 decl" id="830ot" title='ot' data-type='TCGMemOp' data-ref="830ot">ot</dfn>)</td></tr>
<tr><th id="1097">1097</th><td>{</td></tr>
<tr><th id="1098">1098</th><td>    <a class="tu ref" href="#gen_string_movl_A0_EDI" title='gen_string_movl_A0_EDI' data-use='c' data-ref="gen_string_movl_A0_EDI">gen_string_movl_A0_EDI</a>(<a class="local col9 ref" href="#829s" title='s' data-ref="829s">s</a>);</td></tr>
<tr><th id="1099">1099</th><td>    <a class="tu ref" href="#gen_op_ld_v" title='gen_op_ld_v' data-use='c' data-ref="gen_op_ld_v">gen_op_ld_v</a>(<a class="local col9 ref" href="#829s" title='s' data-ref="829s">s</a>, <a class="local col0 ref" href="#830ot" title='ot' data-ref="830ot">ot</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>);</td></tr>
<tr><th id="1100">1100</th><td>    <a class="tu ref" href="#gen_string_movl_A0_ESI" title='gen_string_movl_A0_ESI' data-use='c' data-ref="gen_string_movl_A0_ESI">gen_string_movl_A0_ESI</a>(<a class="local col9 ref" href="#829s" title='s' data-ref="829s">s</a>);</td></tr>
<tr><th id="1101">1101</th><td>    <a class="tu ref" href="#gen_op" title='gen_op' data-use='c' data-ref="gen_op">gen_op</a>(<a class="local col9 ref" href="#829s" title='s' data-ref="829s">s</a>, <a class="enum" href="#OP_CMPL" title='OP_CMPL' data-ref="OP_CMPL">OP_CMPL</a>, <a class="local col0 ref" href="#830ot" title='ot' data-ref="830ot">ot</a>, <a class="enum" href="#OR_TMP0" title='OR_TMP0' data-ref="OR_TMP0">OR_TMP0</a>);</td></tr>
<tr><th id="1102">1102</th><td>    <a class="tu ref" href="#gen_op_movl_T0_Dshift" title='gen_op_movl_T0_Dshift' data-use='c' data-ref="gen_op_movl_T0_Dshift">gen_op_movl_T0_Dshift</a>(<a class="local col0 ref" href="#830ot" title='ot' data-ref="830ot">ot</a>);</td></tr>
<tr><th id="1103">1103</th><td>    <a class="tu ref" href="#gen_op_add_reg_T0" title='gen_op_add_reg_T0' data-use='c' data-ref="gen_op_add_reg_T0">gen_op_add_reg_T0</a>(<a class="local col9 ref" href="#829s" title='s' data-ref="829s">s</a>-&gt;<a class="tu ref" href="#DisasContext::aflag" title='DisasContext::aflag' data-use='r' data-ref="DisasContext::aflag">aflag</a>, <a class="macro" href="cpu.h.html#65" title="6" data-ref="_M/R_ESI">R_ESI</a>);</td></tr>
<tr><th id="1104">1104</th><td>    <a class="tu ref" href="#gen_op_add_reg_T0" title='gen_op_add_reg_T0' data-use='c' data-ref="gen_op_add_reg_T0">gen_op_add_reg_T0</a>(<a class="local col9 ref" href="#829s" title='s' data-ref="829s">s</a>-&gt;<a class="tu ref" href="#DisasContext::aflag" title='DisasContext::aflag' data-use='r' data-ref="DisasContext::aflag">aflag</a>, <a class="macro" href="cpu.h.html#66" title="7" data-ref="_M/R_EDI">R_EDI</a>);</td></tr>
<tr><th id="1105">1105</th><td>}</td></tr>
<tr><th id="1106">1106</th><td></td></tr>
<tr><th id="1107">1107</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="gen_bpt_io" title='gen_bpt_io' data-type='void gen_bpt_io(DisasContext * s, TCGv_i32 t_port, int ot)' data-ref="gen_bpt_io">gen_bpt_io</dfn>(<a class="typedef" href="#DisasContext" title='DisasContext' data-type='struct DisasContext' data-ref="DisasContext">DisasContext</a> *<dfn class="local col1 decl" id="831s" title='s' data-type='DisasContext *' data-ref="831s">s</dfn>, <a class="typedef" href="../../tcg/tcg.h.html#TCGv_i32" title='TCGv_i32' data-type='struct TCGv_i32_d *' data-ref="TCGv_i32">TCGv_i32</a> <dfn class="local col2 decl" id="832t_port" title='t_port' data-type='TCGv_i32' data-ref="832t_port">t_port</dfn>, <em>int</em> <dfn class="local col3 decl" id="833ot" title='ot' data-type='int' data-ref="833ot">ot</dfn>)</td></tr>
<tr><th id="1108">1108</th><td>{</td></tr>
<tr><th id="1109">1109</th><td>    <b>if</b> (<a class="local col1 ref" href="#831s" title='s' data-ref="831s">s</a>-&gt;<a class="tu ref" href="#DisasContext::flags" title='DisasContext::flags' data-use='r' data-ref="DisasContext::flags">flags</a> &amp; <a class="macro" href="cpu.h.html#187" title="(1 &lt;&lt; 24)" data-ref="_M/HF_IOBPT_MASK">HF_IOBPT_MASK</a>) {</td></tr>
<tr><th id="1110">1110</th><td>        <a class="typedef" href="../../tcg/tcg.h.html#TCGv_i32" title='TCGv_i32' data-type='struct TCGv_i32_d *' data-ref="TCGv_i32">TCGv_i32</a> <dfn class="local col4 decl" id="834t_size" title='t_size' data-type='TCGv_i32' data-ref="834t_size">t_size</dfn> = <a class="ref" href="../../tcg/tcg.h.html#tcg_const_i32" title='tcg_const_i32' data-ref="tcg_const_i32">tcg_const_i32</a>(<var>1</var> &lt;&lt; <a class="local col3 ref" href="#833ot" title='ot' data-ref="833ot">ot</a>);</td></tr>
<tr><th id="1111">1111</th><td>        <a class="macro" href="../../tcg/tcg.h.html#438" title="TCGv_i64" data-ref="_M/TCGv">TCGv</a> <dfn class="local col5 decl" id="835t_next" title='t_next' data-type='TCGv_i64' data-ref="835t_next">t_next</dfn> = <a class="macro" href="../../tcg/tcg-op.h.html#998" title="tcg_const_i64" data-ref="_M/tcg_const_tl">tcg_const_tl</a>(<a class="local col1 ref" href="#831s" title='s' data-ref="831s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='r' data-ref="DisasContext::pc">pc</a> - <a class="local col1 ref" href="#831s" title='s' data-ref="831s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>);</td></tr>
<tr><th id="1112">1112</th><td></td></tr>
<tr><th id="1113">1113</th><td>        <a class="ref" href="helper.h.html#99" title='gen_helper_bpt_io' data-ref="gen_helper_bpt_io">gen_helper_bpt_io</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="local col2 ref" href="#832t_port" title='t_port' data-ref="832t_port">t_port</a>, <a class="local col4 ref" href="#834t_size" title='t_size' data-ref="834t_size">t_size</a>, <a class="local col5 ref" href="#835t_next" title='t_next' data-ref="835t_next">t_next</a>);</td></tr>
<tr><th id="1114">1114</th><td>        <a class="ref" href="../../tcg/tcg.h.html#tcg_temp_free_i32" title='tcg_temp_free_i32' data-ref="tcg_temp_free_i32">tcg_temp_free_i32</a>(<a class="local col4 ref" href="#834t_size" title='t_size' data-ref="834t_size">t_size</a>);</td></tr>
<tr><th id="1115">1115</th><td>        <a class="macro" href="../../tcg/tcg-op.h.html#826" title="tcg_temp_free_i64" data-ref="_M/tcg_temp_free">tcg_temp_free</a>(<a class="local col5 ref" href="#835t_next" title='t_next' data-ref="835t_next">t_next</a>);</td></tr>
<tr><th id="1116">1116</th><td>    }</td></tr>
<tr><th id="1117">1117</th><td>}</td></tr>
<tr><th id="1118">1118</th><td></td></tr>
<tr><th id="1119">1119</th><td></td></tr>
<tr><th id="1120">1120</th><td><em>static</em> <b>inline</b> <em>void</em> <dfn class="tu decl def" id="gen_ins" title='gen_ins' data-type='void gen_ins(DisasContext * s, TCGMemOp ot)' data-ref="gen_ins">gen_ins</dfn>(<a class="typedef" href="#DisasContext" title='DisasContext' data-type='struct DisasContext' data-ref="DisasContext">DisasContext</a> *<dfn class="local col6 decl" id="836s" title='s' data-type='DisasContext *' data-ref="836s">s</dfn>, <a class="typedef" href="../../tcg/tcg.h.html#TCGMemOp" title='TCGMemOp' data-type='enum TCGMemOp' data-ref="TCGMemOp">TCGMemOp</a> <dfn class="local col7 decl" id="837ot" title='ot' data-type='TCGMemOp' data-ref="837ot">ot</dfn>)</td></tr>
<tr><th id="1121">1121</th><td>{</td></tr>
<tr><th id="1122">1122</th><td>    <b>if</b> (<a class="local col6 ref" href="#836s" title='s' data-ref="836s">s</a>-&gt;<a class="tu ref" href="#DisasContext::tb" title='DisasContext::tb' data-use='r' data-ref="DisasContext::tb">tb</a>-&gt;<a class="ref" href="../../include/exec/exec-all.h.html#TranslationBlock::cflags" title='TranslationBlock::cflags' data-ref="TranslationBlock::cflags">cflags</a> &amp; <a class="macro" href="../../include/exec/exec-all.h.html#353" title="0x20000" data-ref="_M/CF_USE_ICOUNT">CF_USE_ICOUNT</a>) {</td></tr>
<tr><th id="1123">1123</th><td>        <a class="ref" href="../../include/exec/gen-icount.h.html#gen_io_start" title='gen_io_start' data-ref="gen_io_start">gen_io_start</a>();</td></tr>
<tr><th id="1124">1124</th><td>    }</td></tr>
<tr><th id="1125">1125</th><td>    <a class="tu ref" href="#gen_string_movl_A0_EDI" title='gen_string_movl_A0_EDI' data-use='c' data-ref="gen_string_movl_A0_EDI">gen_string_movl_A0_EDI</a>(<a class="local col6 ref" href="#836s" title='s' data-ref="836s">s</a>);</td></tr>
<tr><th id="1126">1126</th><td>    <i>/* Note: we must do this dummy write first to be restartable in</i></td></tr>
<tr><th id="1127">1127</th><td><i>       case of page fault. */</i></td></tr>
<tr><th id="1128">1128</th><td>    <a class="macro" href="../../tcg/tcg-op.h.html#919" title="tcg_gen_movi_i64" data-ref="_M/tcg_gen_movi_tl">tcg_gen_movi_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <var>0</var>);</td></tr>
<tr><th id="1129">1129</th><td>    <a class="tu ref" href="#gen_op_st_v" title='gen_op_st_v' data-use='c' data-ref="gen_op_st_v">gen_op_st_v</a>(<a class="local col6 ref" href="#836s" title='s' data-ref="836s">s</a>, <a class="local col7 ref" href="#837ot" title='ot' data-ref="837ot">ot</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>);</td></tr>
<tr><th id="1130">1130</th><td>    <a class="macro" href="../../tcg/tcg-op.h.html#962" title="tcg_gen_extrl_i64_i32" data-ref="_M/tcg_gen_trunc_tl_i32">tcg_gen_trunc_tl_i32</a>(<a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="macro" href="cpu.h.html#61" title="2" data-ref="_M/R_EDX">R_EDX</a>]);</td></tr>
<tr><th id="1131">1131</th><td>    <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_andi_i32" title='tcg_gen_andi_i32' data-ref="tcg_gen_andi_i32">tcg_gen_andi_i32</a>(<a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <var>0xffff</var>);</td></tr>
<tr><th id="1132">1132</th><td>    <a class="tu ref" href="#gen_helper_in_func" title='gen_helper_in_func' data-use='c' data-ref="gen_helper_in_func">gen_helper_in_func</a>(<a class="local col7 ref" href="#837ot" title='ot' data-ref="837ot">ot</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>);</td></tr>
<tr><th id="1133">1133</th><td>    <a class="tu ref" href="#gen_op_st_v" title='gen_op_st_v' data-use='c' data-ref="gen_op_st_v">gen_op_st_v</a>(<a class="local col6 ref" href="#836s" title='s' data-ref="836s">s</a>, <a class="local col7 ref" href="#837ot" title='ot' data-ref="837ot">ot</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>);</td></tr>
<tr><th id="1134">1134</th><td>    <a class="tu ref" href="#gen_op_movl_T0_Dshift" title='gen_op_movl_T0_Dshift' data-use='c' data-ref="gen_op_movl_T0_Dshift">gen_op_movl_T0_Dshift</a>(<a class="local col7 ref" href="#837ot" title='ot' data-ref="837ot">ot</a>);</td></tr>
<tr><th id="1135">1135</th><td>    <a class="tu ref" href="#gen_op_add_reg_T0" title='gen_op_add_reg_T0' data-use='c' data-ref="gen_op_add_reg_T0">gen_op_add_reg_T0</a>(<a class="local col6 ref" href="#836s" title='s' data-ref="836s">s</a>-&gt;<a class="tu ref" href="#DisasContext::aflag" title='DisasContext::aflag' data-use='r' data-ref="DisasContext::aflag">aflag</a>, <a class="macro" href="cpu.h.html#66" title="7" data-ref="_M/R_EDI">R_EDI</a>);</td></tr>
<tr><th id="1136">1136</th><td>    <a class="tu ref" href="#gen_bpt_io" title='gen_bpt_io' data-use='c' data-ref="gen_bpt_io">gen_bpt_io</a>(<a class="local col6 ref" href="#836s" title='s' data-ref="836s">s</a>, <a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <a class="local col7 ref" href="#837ot" title='ot' data-ref="837ot">ot</a>);</td></tr>
<tr><th id="1137">1137</th><td>    <b>if</b> (<a class="local col6 ref" href="#836s" title='s' data-ref="836s">s</a>-&gt;<a class="tu ref" href="#DisasContext::tb" title='DisasContext::tb' data-use='r' data-ref="DisasContext::tb">tb</a>-&gt;<a class="ref" href="../../include/exec/exec-all.h.html#TranslationBlock::cflags" title='TranslationBlock::cflags' data-ref="TranslationBlock::cflags">cflags</a> &amp; <a class="macro" href="../../include/exec/exec-all.h.html#353" title="0x20000" data-ref="_M/CF_USE_ICOUNT">CF_USE_ICOUNT</a>) {</td></tr>
<tr><th id="1138">1138</th><td>        <a class="ref" href="../../include/exec/gen-icount.h.html#gen_io_end" title='gen_io_end' data-ref="gen_io_end">gen_io_end</a>();</td></tr>
<tr><th id="1139">1139</th><td>    }</td></tr>
<tr><th id="1140">1140</th><td>}</td></tr>
<tr><th id="1141">1141</th><td></td></tr>
<tr><th id="1142">1142</th><td><em>static</em> <b>inline</b> <em>void</em> <dfn class="tu decl def" id="gen_outs" title='gen_outs' data-type='void gen_outs(DisasContext * s, TCGMemOp ot)' data-ref="gen_outs">gen_outs</dfn>(<a class="typedef" href="#DisasContext" title='DisasContext' data-type='struct DisasContext' data-ref="DisasContext">DisasContext</a> *<dfn class="local col8 decl" id="838s" title='s' data-type='DisasContext *' data-ref="838s">s</dfn>, <a class="typedef" href="../../tcg/tcg.h.html#TCGMemOp" title='TCGMemOp' data-type='enum TCGMemOp' data-ref="TCGMemOp">TCGMemOp</a> <dfn class="local col9 decl" id="839ot" title='ot' data-type='TCGMemOp' data-ref="839ot">ot</dfn>)</td></tr>
<tr><th id="1143">1143</th><td>{</td></tr>
<tr><th id="1144">1144</th><td>    <b>if</b> (<a class="local col8 ref" href="#838s" title='s' data-ref="838s">s</a>-&gt;<a class="tu ref" href="#DisasContext::tb" title='DisasContext::tb' data-use='r' data-ref="DisasContext::tb">tb</a>-&gt;<a class="ref" href="../../include/exec/exec-all.h.html#TranslationBlock::cflags" title='TranslationBlock::cflags' data-ref="TranslationBlock::cflags">cflags</a> &amp; <a class="macro" href="../../include/exec/exec-all.h.html#353" title="0x20000" data-ref="_M/CF_USE_ICOUNT">CF_USE_ICOUNT</a>) {</td></tr>
<tr><th id="1145">1145</th><td>        <a class="ref" href="../../include/exec/gen-icount.h.html#gen_io_start" title='gen_io_start' data-ref="gen_io_start">gen_io_start</a>();</td></tr>
<tr><th id="1146">1146</th><td>    }</td></tr>
<tr><th id="1147">1147</th><td>    <a class="tu ref" href="#gen_string_movl_A0_ESI" title='gen_string_movl_A0_ESI' data-use='c' data-ref="gen_string_movl_A0_ESI">gen_string_movl_A0_ESI</a>(<a class="local col8 ref" href="#838s" title='s' data-ref="838s">s</a>);</td></tr>
<tr><th id="1148">1148</th><td>    <a class="tu ref" href="#gen_op_ld_v" title='gen_op_ld_v' data-use='c' data-ref="gen_op_ld_v">gen_op_ld_v</a>(<a class="local col8 ref" href="#838s" title='s' data-ref="838s">s</a>, <a class="local col9 ref" href="#839ot" title='ot' data-ref="839ot">ot</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>);</td></tr>
<tr><th id="1149">1149</th><td></td></tr>
<tr><th id="1150">1150</th><td>    <a class="macro" href="../../tcg/tcg-op.h.html#962" title="tcg_gen_extrl_i64_i32" data-ref="_M/tcg_gen_trunc_tl_i32">tcg_gen_trunc_tl_i32</a>(<a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="macro" href="cpu.h.html#61" title="2" data-ref="_M/R_EDX">R_EDX</a>]);</td></tr>
<tr><th id="1151">1151</th><td>    <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_andi_i32" title='tcg_gen_andi_i32' data-ref="tcg_gen_andi_i32">tcg_gen_andi_i32</a>(<a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <var>0xffff</var>);</td></tr>
<tr><th id="1152">1152</th><td>    <a class="macro" href="../../tcg/tcg-op.h.html#962" title="tcg_gen_extrl_i64_i32" data-ref="_M/tcg_gen_trunc_tl_i32">tcg_gen_trunc_tl_i32</a>(<a class="tu ref" href="#cpu_tmp3_i32" title='cpu_tmp3_i32' data-use='r' data-ref="cpu_tmp3_i32">cpu_tmp3_i32</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="1153">1153</th><td>    <a class="tu ref" href="#gen_helper_out_func" title='gen_helper_out_func' data-use='c' data-ref="gen_helper_out_func">gen_helper_out_func</a>(<a class="local col9 ref" href="#839ot" title='ot' data-ref="839ot">ot</a>, <a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <a class="tu ref" href="#cpu_tmp3_i32" title='cpu_tmp3_i32' data-use='r' data-ref="cpu_tmp3_i32">cpu_tmp3_i32</a>);</td></tr>
<tr><th id="1154">1154</th><td>    <a class="tu ref" href="#gen_op_movl_T0_Dshift" title='gen_op_movl_T0_Dshift' data-use='c' data-ref="gen_op_movl_T0_Dshift">gen_op_movl_T0_Dshift</a>(<a class="local col9 ref" href="#839ot" title='ot' data-ref="839ot">ot</a>);</td></tr>
<tr><th id="1155">1155</th><td>    <a class="tu ref" href="#gen_op_add_reg_T0" title='gen_op_add_reg_T0' data-use='c' data-ref="gen_op_add_reg_T0">gen_op_add_reg_T0</a>(<a class="local col8 ref" href="#838s" title='s' data-ref="838s">s</a>-&gt;<a class="tu ref" href="#DisasContext::aflag" title='DisasContext::aflag' data-use='r' data-ref="DisasContext::aflag">aflag</a>, <a class="macro" href="cpu.h.html#65" title="6" data-ref="_M/R_ESI">R_ESI</a>);</td></tr>
<tr><th id="1156">1156</th><td>    <a class="tu ref" href="#gen_bpt_io" title='gen_bpt_io' data-use='c' data-ref="gen_bpt_io">gen_bpt_io</a>(<a class="local col8 ref" href="#838s" title='s' data-ref="838s">s</a>, <a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <a class="local col9 ref" href="#839ot" title='ot' data-ref="839ot">ot</a>);</td></tr>
<tr><th id="1157">1157</th><td>    <b>if</b> (<a class="local col8 ref" href="#838s" title='s' data-ref="838s">s</a>-&gt;<a class="tu ref" href="#DisasContext::tb" title='DisasContext::tb' data-use='r' data-ref="DisasContext::tb">tb</a>-&gt;<a class="ref" href="../../include/exec/exec-all.h.html#TranslationBlock::cflags" title='TranslationBlock::cflags' data-ref="TranslationBlock::cflags">cflags</a> &amp; <a class="macro" href="../../include/exec/exec-all.h.html#353" title="0x20000" data-ref="_M/CF_USE_ICOUNT">CF_USE_ICOUNT</a>) {</td></tr>
<tr><th id="1158">1158</th><td>        <a class="ref" href="../../include/exec/gen-icount.h.html#gen_io_end" title='gen_io_end' data-ref="gen_io_end">gen_io_end</a>();</td></tr>
<tr><th id="1159">1159</th><td>    }</td></tr>
<tr><th id="1160">1160</th><td>}</td></tr>
<tr><th id="1161">1161</th><td></td></tr>
<tr><th id="1162">1162</th><td><i>/* same method as Valgrind : we generate jumps to current or next</i></td></tr>
<tr><th id="1163">1163</th><td><i>   instruction */</i></td></tr>
<tr><th id="1164">1164</th><td><u>#define <dfn class="macro" id="_M/GEN_REPZ" data-ref="_M/GEN_REPZ">GEN_REPZ</dfn>(op)                                                          \</u></td></tr>
<tr><th id="1165">1165</th><td><u>static inline void gen_repz_ ## op(<a class="typedef" href="#DisasContext" title='DisasContext' data-type='struct DisasContext' data-ref="DisasContext">DisasContext</a> *<dfn class="local col0 decl" id="840s" title='s' data-type='DisasContext *' data-ref="840s"><dfn class="local col5 decl" id="845s" title='s' data-type='DisasContext *' data-ref="845s"><dfn class="local col0 decl" id="850s" title='s' data-type='DisasContext *' data-ref="850s"><dfn class="local col5 decl" id="855s" title='s' data-type='DisasContext *' data-ref="855s"><dfn class="local col0 decl" id="860s" title='s' data-type='DisasContext *' data-ref="860s">s</dfn></dfn></dfn></dfn></dfn>, <a class="typedef" href="../../tcg/tcg.h.html#TCGMemOp" title='TCGMemOp' data-type='enum TCGMemOp' data-ref="TCGMemOp">TCGMemOp</a> <dfn class="local col1 decl" id="841ot" title='ot' data-type='TCGMemOp' data-ref="841ot"><dfn class="local col6 decl" id="846ot" title='ot' data-type='TCGMemOp' data-ref="846ot"><dfn class="local col1 decl" id="851ot" title='ot' data-type='TCGMemOp' data-ref="851ot"><dfn class="local col6 decl" id="856ot" title='ot' data-type='TCGMemOp' data-ref="856ot"><dfn class="local col1 decl" id="861ot" title='ot' data-type='TCGMemOp' data-ref="861ot">ot</dfn></dfn></dfn></dfn></dfn>,              \</u></td></tr>
<tr><th id="1166">1166</th><td><u>                                 <a class="typedef" href="../../include/exec/cpu-defs.h.html#target_ulong" title='target_ulong' data-type='uint64_t' data-ref="target_ulong">target_ulong</a> <dfn class="local col2 decl" id="842cur_eip" title='cur_eip' data-type='target_ulong' data-ref="842cur_eip"><dfn class="local col7 decl" id="847cur_eip" title='cur_eip' data-type='target_ulong' data-ref="847cur_eip"><dfn class="local col2 decl" id="852cur_eip" title='cur_eip' data-type='target_ulong' data-ref="852cur_eip"><dfn class="local col7 decl" id="857cur_eip" title='cur_eip' data-type='target_ulong' data-ref="857cur_eip"><dfn class="local col2 decl" id="862cur_eip" title='cur_eip' data-type='target_ulong' data-ref="862cur_eip">cur_eip</dfn></dfn></dfn></dfn></dfn>, <a class="typedef" href="../../include/exec/cpu-defs.h.html#target_ulong" title='target_ulong' data-type='uint64_t' data-ref="target_ulong">target_ulong</a> <dfn class="local col3 decl" id="843next_eip" title='next_eip' data-type='target_ulong' data-ref="843next_eip"><dfn class="local col8 decl" id="848next_eip" title='next_eip' data-type='target_ulong' data-ref="848next_eip"><dfn class="local col3 decl" id="853next_eip" title='next_eip' data-type='target_ulong' data-ref="853next_eip"><dfn class="local col8 decl" id="858next_eip" title='next_eip' data-type='target_ulong' data-ref="858next_eip"><dfn class="local col3 decl" id="863next_eip" title='next_eip' data-type='target_ulong' data-ref="863next_eip">next_eip</dfn></dfn></dfn></dfn></dfn>) \</u></td></tr>
<tr><th id="1167">1167</th><td><u>{                                                                             \</u></td></tr>
<tr><th id="1168">1168</th><td><u>    <a class="typedef" href="../../tcg/tcg.h.html#TCGLabel" title='TCGLabel' data-type='struct TCGLabel' data-ref="TCGLabel">TCGLabel</a> *<dfn class="local col4 decl" id="844l2" title='l2' data-type='TCGLabel *' data-ref="844l2"><dfn class="local col9 decl" id="849l2" title='l2' data-type='TCGLabel *' data-ref="849l2"><dfn class="local col4 decl" id="854l2" title='l2' data-type='TCGLabel *' data-ref="854l2"><dfn class="local col9 decl" id="859l2" title='l2' data-type='TCGLabel *' data-ref="859l2"><dfn class="local col4 decl" id="864l2" title='l2' data-type='TCGLabel *' data-ref="864l2">l2</dfn></dfn></dfn></dfn></dfn>;                                                             \</u></td></tr>
<tr><th id="1169">1169</th><td><u>    <a class="tu ref" href="#gen_update_cc_op" title='gen_update_cc_op' data-use='c' data-ref="gen_update_cc_op">gen_update_cc_op</a>(<a class="local col0 ref" href="#1198" title='s' data-ref="840s"><a class="local col5 ref" href="#1199" title='s' data-ref="845s"><a class="local col0 ref" href="#1200" title='s' data-ref="850s"><a class="local col5 ref" href="#1201" title='s' data-ref="855s"><a class="local col0 ref" href="#1202" title='s' data-ref="860s">s</a></a></a></a></a>);                                                      \</u></td></tr>
<tr><th id="1170">1170</th><td><u>    <a class="local col4 ref" href="#1198" title='l2' data-ref="844l2"><a class="local col9 ref" href="#1199" title='l2' data-ref="849l2"><a class="local col4 ref" href="#1200" title='l2' data-ref="854l2"><a class="local col9 ref" href="#1201" title='l2' data-ref="859l2"><a class="local col4 ref" href="#1202" title='l2' data-ref="864l2">l2</a></a></a></a></a> = <a class="tu ref" href="#gen_jz_ecx_string" title='gen_jz_ecx_string' data-use='c' data-ref="gen_jz_ecx_string">gen_jz_ecx_string</a>(<a class="local col0 ref" href="#1198" title='s' data-ref="840s"><a class="local col5 ref" href="#1199" title='s' data-ref="845s"><a class="local col0 ref" href="#1200" title='s' data-ref="850s"><a class="local col5 ref" href="#1201" title='s' data-ref="855s"><a class="local col0 ref" href="#1202" title='s' data-ref="860s">s</a></a></a></a></a>, <a class="local col3 ref" href="#1198" title='next_eip' data-ref="843next_eip"><a class="local col8 ref" href="#1199" title='next_eip' data-ref="848next_eip"><a class="local col3 ref" href="#1200" title='next_eip' data-ref="853next_eip"><a class="local col8 ref" href="#1201" title='next_eip' data-ref="858next_eip"><a class="local col3 ref" href="#1202" title='next_eip' data-ref="863next_eip">next_eip</a></a></a></a></a>);                                      \</u></td></tr>
<tr><th id="1171">1171</th><td><u>    gen_ ## op(<a class="local col0 ref" href="#1198" title='s' data-ref="840s"><a class="local col5 ref" href="#1199" title='s' data-ref="845s"><a class="local col0 ref" href="#1200" title='s' data-ref="850s"><a class="local col5 ref" href="#1201" title='s' data-ref="855s"><a class="local col0 ref" href="#1202" title='s' data-ref="860s">s</a></a></a></a></a>, <a class="local col1 ref" href="#1198" title='ot' data-ref="841ot"><a class="local col6 ref" href="#1199" title='ot' data-ref="846ot"><a class="local col1 ref" href="#1200" title='ot' data-ref="851ot"><a class="local col6 ref" href="#1201" title='ot' data-ref="856ot"><a class="local col1 ref" href="#1202" title='ot' data-ref="861ot">ot</a></a></a></a></a>);                                                        \</u></td></tr>
<tr><th id="1172">1172</th><td><u>    <a class="tu ref" href="#gen_op_add_reg_im" title='gen_op_add_reg_im' data-use='c' data-ref="gen_op_add_reg_im">gen_op_add_reg_im</a>(<a class="local col0 ref" href="#1198" title='s' data-ref="840s"><a class="local col5 ref" href="#1199" title='s' data-ref="845s"><a class="local col0 ref" href="#1200" title='s' data-ref="850s"><a class="local col5 ref" href="#1201" title='s' data-ref="855s"><a class="local col0 ref" href="#1202" title='s' data-ref="860s">s</a></a></a></a></a>-&gt;<a class="tu ref" href="#DisasContext::aflag" title='DisasContext::aflag' data-use='r' data-ref="DisasContext::aflag">aflag</a>, R_ECX, -1);                                   \</u></td></tr>
<tr><th id="1173">1173</th><td><u>    /* a loop would cause two single step exceptions if ECX = 1               \</u></td></tr>
<tr><th id="1174">1174</th><td><u>       before rep string_insn */                                              \</u></td></tr>
<tr><th id="1175">1175</th><td><u>    if (<a class="local col0 ref" href="#1198" title='s' data-ref="840s"><a class="local col5 ref" href="#1199" title='s' data-ref="845s"><a class="local col0 ref" href="#1200" title='s' data-ref="850s"><a class="local col5 ref" href="#1201" title='s' data-ref="855s"><a class="local col0 ref" href="#1202" title='s' data-ref="860s">s</a></a></a></a></a>-&gt;<a class="tu ref" href="#DisasContext::repz_opt" title='DisasContext::repz_opt' data-use='r' data-ref="DisasContext::repz_opt">repz_opt</a>)                                                          \</u></td></tr>
<tr><th id="1176">1176</th><td><u>        <a class="tu ref" href="#gen_op_jz_ecx" title='gen_op_jz_ecx' data-use='c' data-ref="gen_op_jz_ecx">gen_op_jz_ecx</a>(<a class="local col0 ref" href="#1198" title='s' data-ref="840s"><a class="local col5 ref" href="#1199" title='s' data-ref="845s"><a class="local col0 ref" href="#1200" title='s' data-ref="850s"><a class="local col5 ref" href="#1201" title='s' data-ref="855s"><a class="local col0 ref" href="#1202" title='s' data-ref="860s">s</a></a></a></a></a>-&gt;<a class="tu ref" href="#DisasContext::aflag" title='DisasContext::aflag' data-use='r' data-ref="DisasContext::aflag">aflag</a>, <a class="local col4 ref" href="#1198" title='l2' data-ref="844l2"><a class="local col9 ref" href="#1199" title='l2' data-ref="849l2"><a class="local col4 ref" href="#1200" title='l2' data-ref="854l2"><a class="local col9 ref" href="#1201" title='l2' data-ref="859l2"><a class="local col4 ref" href="#1202" title='l2' data-ref="864l2">l2</a></a></a></a></a>);                                          \</u></td></tr>
<tr><th id="1177">1177</th><td><u>    <a class="tu ref" href="#gen_jmp" title='gen_jmp' data-use='c' data-ref="gen_jmp">gen_jmp</a>(<a class="local col0 ref" href="#1198" title='s' data-ref="840s"><a class="local col5 ref" href="#1199" title='s' data-ref="845s"><a class="local col0 ref" href="#1200" title='s' data-ref="850s"><a class="local col5 ref" href="#1201" title='s' data-ref="855s"><a class="local col0 ref" href="#1202" title='s' data-ref="860s">s</a></a></a></a></a>, <a class="local col2 ref" href="#1198" title='cur_eip' data-ref="842cur_eip"><a class="local col7 ref" href="#1199" title='cur_eip' data-ref="847cur_eip"><a class="local col2 ref" href="#1200" title='cur_eip' data-ref="852cur_eip"><a class="local col7 ref" href="#1201" title='cur_eip' data-ref="857cur_eip"><a class="local col2 ref" href="#1202" title='cur_eip' data-ref="862cur_eip">cur_eip</a></a></a></a></a>);                                                      \</u></td></tr>
<tr><th id="1178">1178</th><td><u>}</u></td></tr>
<tr><th id="1179">1179</th><td></td></tr>
<tr><th id="1180">1180</th><td><u>#define <dfn class="macro" id="_M/GEN_REPZ2" data-ref="_M/GEN_REPZ2">GEN_REPZ2</dfn>(op)                                                         \</u></td></tr>
<tr><th id="1181">1181</th><td><u>static inline void gen_repz_ ## op(<a class="typedef" href="#DisasContext" title='DisasContext' data-type='struct DisasContext' data-ref="DisasContext">DisasContext</a> *<dfn class="local col5 decl" id="865s" title='s' data-type='DisasContext *' data-ref="865s"><dfn class="local col1 decl" id="871s" title='s' data-type='DisasContext *' data-ref="871s">s</dfn></dfn>, <a class="typedef" href="../../tcg/tcg.h.html#TCGMemOp" title='TCGMemOp' data-type='enum TCGMemOp' data-ref="TCGMemOp">TCGMemOp</a> <dfn class="local col6 decl" id="866ot" title='ot' data-type='TCGMemOp' data-ref="866ot"><dfn class="local col2 decl" id="872ot" title='ot' data-type='TCGMemOp' data-ref="872ot">ot</dfn></dfn>,              \</u></td></tr>
<tr><th id="1182">1182</th><td><u>                                   <a class="typedef" href="../../include/exec/cpu-defs.h.html#target_ulong" title='target_ulong' data-type='uint64_t' data-ref="target_ulong">target_ulong</a> <dfn class="local col7 decl" id="867cur_eip" title='cur_eip' data-type='target_ulong' data-ref="867cur_eip"><dfn class="local col3 decl" id="873cur_eip" title='cur_eip' data-type='target_ulong' data-ref="873cur_eip">cur_eip</dfn></dfn>,                      \</u></td></tr>
<tr><th id="1183">1183</th><td><u>                                   <a class="typedef" href="../../include/exec/cpu-defs.h.html#target_ulong" title='target_ulong' data-type='uint64_t' data-ref="target_ulong">target_ulong</a> <dfn class="local col8 decl" id="868next_eip" title='next_eip' data-type='target_ulong' data-ref="868next_eip"><dfn class="local col4 decl" id="874next_eip" title='next_eip' data-type='target_ulong' data-ref="874next_eip">next_eip</dfn></dfn>,                     \</u></td></tr>
<tr><th id="1184">1184</th><td><u>                                   int <dfn class="local col9 decl" id="869nz" title='nz' data-type='int' data-ref="869nz"><dfn class="local col5 decl" id="875nz" title='nz' data-type='int' data-ref="875nz">nz</dfn></dfn>)                                    \</u></td></tr>
<tr><th id="1185">1185</th><td><u>{                                                                             \</u></td></tr>
<tr><th id="1186">1186</th><td><u>    <a class="typedef" href="../../tcg/tcg.h.html#TCGLabel" title='TCGLabel' data-type='struct TCGLabel' data-ref="TCGLabel">TCGLabel</a> *<dfn class="local col0 decl" id="870l2" title='l2' data-type='TCGLabel *' data-ref="870l2"><dfn class="local col6 decl" id="876l2" title='l2' data-type='TCGLabel *' data-ref="876l2">l2</dfn></dfn>;                                                             \</u></td></tr>
<tr><th id="1187">1187</th><td><u>    <a class="tu ref" href="#gen_update_cc_op" title='gen_update_cc_op' data-use='c' data-ref="gen_update_cc_op">gen_update_cc_op</a>(<a class="local col5 ref" href="#1203" title='s' data-ref="865s"><a class="local col1 ref" href="#1204" title='s' data-ref="871s">s</a></a>);                                                      \</u></td></tr>
<tr><th id="1188">1188</th><td><u>    <a class="local col0 ref" href="#1203" title='l2' data-ref="870l2"><a class="local col6 ref" href="#1204" title='l2' data-ref="876l2">l2</a></a> = <a class="tu ref" href="#gen_jz_ecx_string" title='gen_jz_ecx_string' data-use='c' data-ref="gen_jz_ecx_string">gen_jz_ecx_string</a>(<a class="local col5 ref" href="#1203" title='s' data-ref="865s"><a class="local col1 ref" href="#1204" title='s' data-ref="871s">s</a></a>, <a class="local col8 ref" href="#1203" title='next_eip' data-ref="868next_eip"><a class="local col4 ref" href="#1204" title='next_eip' data-ref="874next_eip">next_eip</a></a>);                                      \</u></td></tr>
<tr><th id="1189">1189</th><td><u>    gen_ ## op(<a class="local col5 ref" href="#1203" title='s' data-ref="865s"><a class="local col1 ref" href="#1204" title='s' data-ref="871s">s</a></a>, <a class="local col6 ref" href="#1203" title='ot' data-ref="866ot"><a class="local col2 ref" href="#1204" title='ot' data-ref="872ot">ot</a></a>);                                                        \</u></td></tr>
<tr><th id="1190">1190</th><td><u>    <a class="tu ref" href="#gen_op_add_reg_im" title='gen_op_add_reg_im' data-use='c' data-ref="gen_op_add_reg_im">gen_op_add_reg_im</a>(<a class="local col5 ref" href="#1203" title='s' data-ref="865s"><a class="local col1 ref" href="#1204" title='s' data-ref="871s">s</a></a>-&gt;<a class="tu ref" href="#DisasContext::aflag" title='DisasContext::aflag' data-use='r' data-ref="DisasContext::aflag">aflag</a>, R_ECX, -1);                                   \</u></td></tr>
<tr><th id="1191">1191</th><td><u>    <a class="tu ref" href="#gen_update_cc_op" title='gen_update_cc_op' data-use='c' data-ref="gen_update_cc_op">gen_update_cc_op</a>(<a class="local col5 ref" href="#1203" title='s' data-ref="865s"><a class="local col1 ref" href="#1204" title='s' data-ref="871s">s</a></a>);                                                      \</u></td></tr>
<tr><th id="1192">1192</th><td><u>    <a class="tu ref" href="#gen_jcc1" title='gen_jcc1' data-use='c' data-ref="gen_jcc1">gen_jcc1</a>(<a class="local col5 ref" href="#1203" title='s' data-ref="865s"><a class="local col1 ref" href="#1204" title='s' data-ref="871s">s</a></a>, (<a class="enum" href="#JCC_Z" title='JCC_Z' data-ref="JCC_Z">JCC_Z</a> &lt;&lt; 1) | (<a class="local col9 ref" href="#1203" title='nz' data-ref="869nz"><a class="local col5 ref" href="#1204" title='nz' data-ref="875nz">nz</a></a> ^ 1), <a class="local col0 ref" href="#1203" title='l2' data-ref="870l2"><a class="local col6 ref" href="#1204" title='l2' data-ref="876l2">l2</a></a>);                                 \</u></td></tr>
<tr><th id="1193">1193</th><td><u>    if (<a class="local col5 ref" href="#1203" title='s' data-ref="865s"><a class="local col1 ref" href="#1204" title='s' data-ref="871s">s</a></a>-&gt;<a class="tu ref" href="#DisasContext::repz_opt" title='DisasContext::repz_opt' data-use='r' data-ref="DisasContext::repz_opt">repz_opt</a>)                                                          \</u></td></tr>
<tr><th id="1194">1194</th><td><u>        <a class="tu ref" href="#gen_op_jz_ecx" title='gen_op_jz_ecx' data-use='c' data-ref="gen_op_jz_ecx">gen_op_jz_ecx</a>(<a class="local col5 ref" href="#1203" title='s' data-ref="865s"><a class="local col1 ref" href="#1204" title='s' data-ref="871s">s</a></a>-&gt;<a class="tu ref" href="#DisasContext::aflag" title='DisasContext::aflag' data-use='r' data-ref="DisasContext::aflag">aflag</a>, <a class="local col0 ref" href="#1203" title='l2' data-ref="870l2"><a class="local col6 ref" href="#1204" title='l2' data-ref="876l2">l2</a></a>);                                          \</u></td></tr>
<tr><th id="1195">1195</th><td><u>    <a class="tu ref" href="#gen_jmp" title='gen_jmp' data-use='c' data-ref="gen_jmp">gen_jmp</a>(<a class="local col5 ref" href="#1203" title='s' data-ref="865s"><a class="local col1 ref" href="#1204" title='s' data-ref="871s">s</a></a>, <a class="local col7 ref" href="#1203" title='cur_eip' data-ref="867cur_eip"><a class="local col3 ref" href="#1204" title='cur_eip' data-ref="873cur_eip">cur_eip</a></a>);                                                      \</u></td></tr>
<tr><th id="1196">1196</th><td><u>}</u></td></tr>
<tr><th id="1197">1197</th><td></td></tr>
<tr><th id="1198">1198</th><td><a class="macro" href="#1164" title="static inline void gen_repz_movs(DisasContext *s, TCGMemOp ot, target_ulong cur_eip, target_ulong next_eip) { TCGLabel *l2; gen_update_cc_op(s); l2 = gen_jz_ecx_string(s, next_eip); gen_movs(s, ot); gen_op_add_reg_im(s-&gt;aflag, 1, -1); if (s-&gt;repz_opt) gen_op_jz_ecx(s-&gt;aflag, l2); gen_jmp(s, cur_eip); }" data-ref="_M/GEN_REPZ">GEN_REPZ</a>(movs)</td></tr>
<tr><th id="1199">1199</th><td><a class="macro" href="#1164" title="static inline void gen_repz_stos(DisasContext *s, TCGMemOp ot, target_ulong cur_eip, target_ulong next_eip) { TCGLabel *l2; gen_update_cc_op(s); l2 = gen_jz_ecx_string(s, next_eip); gen_stos(s, ot); gen_op_add_reg_im(s-&gt;aflag, 1, -1); if (s-&gt;repz_opt) gen_op_jz_ecx(s-&gt;aflag, l2); gen_jmp(s, cur_eip); }" data-ref="_M/GEN_REPZ">GEN_REPZ</a>(stos)</td></tr>
<tr><th id="1200">1200</th><td><a class="macro" href="#1164" title="static inline void gen_repz_lods(DisasContext *s, TCGMemOp ot, target_ulong cur_eip, target_ulong next_eip) { TCGLabel *l2; gen_update_cc_op(s); l2 = gen_jz_ecx_string(s, next_eip); gen_lods(s, ot); gen_op_add_reg_im(s-&gt;aflag, 1, -1); if (s-&gt;repz_opt) gen_op_jz_ecx(s-&gt;aflag, l2); gen_jmp(s, cur_eip); }" data-ref="_M/GEN_REPZ">GEN_REPZ</a>(lods)</td></tr>
<tr><th id="1201">1201</th><td><a class="macro" href="#1164" title="static inline void gen_repz_ins(DisasContext *s, TCGMemOp ot, target_ulong cur_eip, target_ulong next_eip) { TCGLabel *l2; gen_update_cc_op(s); l2 = gen_jz_ecx_string(s, next_eip); gen_ins(s, ot); gen_op_add_reg_im(s-&gt;aflag, 1, -1); if (s-&gt;repz_opt) gen_op_jz_ecx(s-&gt;aflag, l2); gen_jmp(s, cur_eip); }" data-ref="_M/GEN_REPZ">GEN_REPZ</a>(ins)</td></tr>
<tr><th id="1202">1202</th><td><a class="macro" href="#1164" title="static inline void gen_repz_outs(DisasContext *s, TCGMemOp ot, target_ulong cur_eip, target_ulong next_eip) { TCGLabel *l2; gen_update_cc_op(s); l2 = gen_jz_ecx_string(s, next_eip); gen_outs(s, ot); gen_op_add_reg_im(s-&gt;aflag, 1, -1); if (s-&gt;repz_opt) gen_op_jz_ecx(s-&gt;aflag, l2); gen_jmp(s, cur_eip); }" data-ref="_M/GEN_REPZ">GEN_REPZ</a>(outs)</td></tr>
<tr><th id="1203">1203</th><td><a class="macro" href="#1180" title="static inline void gen_repz_scas(DisasContext *s, TCGMemOp ot, target_ulong cur_eip, target_ulong next_eip, int nz) { TCGLabel *l2; gen_update_cc_op(s); l2 = gen_jz_ecx_string(s, next_eip); gen_scas(s, ot); gen_op_add_reg_im(s-&gt;aflag, 1, -1); gen_update_cc_op(s); gen_jcc1(s, (JCC_Z &lt;&lt; 1) | (nz ^ 1), l2); if (s-&gt;repz_opt) gen_op_jz_ecx(s-&gt;aflag, l2); gen_jmp(s, cur_eip); }" data-ref="_M/GEN_REPZ2">GEN_REPZ2</a>(scas)</td></tr>
<tr><th id="1204">1204</th><td><a class="macro" href="#1180" title="static inline void gen_repz_cmps(DisasContext *s, TCGMemOp ot, target_ulong cur_eip, target_ulong next_eip, int nz) { TCGLabel *l2; gen_update_cc_op(s); l2 = gen_jz_ecx_string(s, next_eip); gen_cmps(s, ot); gen_op_add_reg_im(s-&gt;aflag, 1, -1); gen_update_cc_op(s); gen_jcc1(s, (JCC_Z &lt;&lt; 1) | (nz ^ 1), l2); if (s-&gt;repz_opt) gen_op_jz_ecx(s-&gt;aflag, l2); gen_jmp(s, cur_eip); }" data-ref="_M/GEN_REPZ2">GEN_REPZ2</a>(cmps)</td></tr>
<tr><th id="1205">1205</th><td></td></tr>
<tr><th id="1206">1206</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="gen_helper_fp_arith_ST0_FT0" title='gen_helper_fp_arith_ST0_FT0' data-type='void gen_helper_fp_arith_ST0_FT0(int op)' data-ref="gen_helper_fp_arith_ST0_FT0">gen_helper_fp_arith_ST0_FT0</dfn>(<em>int</em> <dfn class="local col7 decl" id="877op" title='op' data-type='int' data-ref="877op">op</dfn>)</td></tr>
<tr><th id="1207">1207</th><td>{</td></tr>
<tr><th id="1208">1208</th><td>    <b>switch</b> (<a class="local col7 ref" href="#877op" title='op' data-ref="877op">op</a>) {</td></tr>
<tr><th id="1209">1209</th><td>    <b>case</b> <var>0</var>:</td></tr>
<tr><th id="1210">1210</th><td>        <a class="ref" href="helper.h.html#145" title='gen_helper_fadd_ST0_FT0' data-ref="gen_helper_fadd_ST0_FT0">gen_helper_fadd_ST0_FT0</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>);</td></tr>
<tr><th id="1211">1211</th><td>        <b>break</b>;</td></tr>
<tr><th id="1212">1212</th><td>    <b>case</b> <var>1</var>:</td></tr>
<tr><th id="1213">1213</th><td>        <a class="ref" href="helper.h.html#146" title='gen_helper_fmul_ST0_FT0' data-ref="gen_helper_fmul_ST0_FT0">gen_helper_fmul_ST0_FT0</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>);</td></tr>
<tr><th id="1214">1214</th><td>        <b>break</b>;</td></tr>
<tr><th id="1215">1215</th><td>    <b>case</b> <var>2</var>:</td></tr>
<tr><th id="1216">1216</th><td>        <a class="ref" href="helper.h.html#141" title='gen_helper_fcom_ST0_FT0' data-ref="gen_helper_fcom_ST0_FT0">gen_helper_fcom_ST0_FT0</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>);</td></tr>
<tr><th id="1217">1217</th><td>        <b>break</b>;</td></tr>
<tr><th id="1218">1218</th><td>    <b>case</b> <var>3</var>:</td></tr>
<tr><th id="1219">1219</th><td>        <a class="ref" href="helper.h.html#141" title='gen_helper_fcom_ST0_FT0' data-ref="gen_helper_fcom_ST0_FT0">gen_helper_fcom_ST0_FT0</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>);</td></tr>
<tr><th id="1220">1220</th><td>        <b>break</b>;</td></tr>
<tr><th id="1221">1221</th><td>    <b>case</b> <var>4</var>:</td></tr>
<tr><th id="1222">1222</th><td>        <a class="ref" href="helper.h.html#147" title='gen_helper_fsub_ST0_FT0' data-ref="gen_helper_fsub_ST0_FT0">gen_helper_fsub_ST0_FT0</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>);</td></tr>
<tr><th id="1223">1223</th><td>        <b>break</b>;</td></tr>
<tr><th id="1224">1224</th><td>    <b>case</b> <var>5</var>:</td></tr>
<tr><th id="1225">1225</th><td>        <a class="ref" href="helper.h.html#148" title='gen_helper_fsubr_ST0_FT0' data-ref="gen_helper_fsubr_ST0_FT0">gen_helper_fsubr_ST0_FT0</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>);</td></tr>
<tr><th id="1226">1226</th><td>        <b>break</b>;</td></tr>
<tr><th id="1227">1227</th><td>    <b>case</b> <var>6</var>:</td></tr>
<tr><th id="1228">1228</th><td>        <a class="ref" href="helper.h.html#149" title='gen_helper_fdiv_ST0_FT0' data-ref="gen_helper_fdiv_ST0_FT0">gen_helper_fdiv_ST0_FT0</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>);</td></tr>
<tr><th id="1229">1229</th><td>        <b>break</b>;</td></tr>
<tr><th id="1230">1230</th><td>    <b>case</b> <var>7</var>:</td></tr>
<tr><th id="1231">1231</th><td>        <a class="ref" href="helper.h.html#150" title='gen_helper_fdivr_ST0_FT0' data-ref="gen_helper_fdivr_ST0_FT0">gen_helper_fdivr_ST0_FT0</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>);</td></tr>
<tr><th id="1232">1232</th><td>        <b>break</b>;</td></tr>
<tr><th id="1233">1233</th><td>    }</td></tr>
<tr><th id="1234">1234</th><td>}</td></tr>
<tr><th id="1235">1235</th><td></td></tr>
<tr><th id="1236">1236</th><td><i  data-doc="gen_helper_fp_arith_STN_ST0">/* NOTE the exception in "r" op ordering */</i></td></tr>
<tr><th id="1237">1237</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="gen_helper_fp_arith_STN_ST0" title='gen_helper_fp_arith_STN_ST0' data-type='void gen_helper_fp_arith_STN_ST0(int op, int opreg)' data-ref="gen_helper_fp_arith_STN_ST0">gen_helper_fp_arith_STN_ST0</dfn>(<em>int</em> <dfn class="local col8 decl" id="878op" title='op' data-type='int' data-ref="878op">op</dfn>, <em>int</em> <dfn class="local col9 decl" id="879opreg" title='opreg' data-type='int' data-ref="879opreg">opreg</dfn>)</td></tr>
<tr><th id="1238">1238</th><td>{</td></tr>
<tr><th id="1239">1239</th><td>    <a class="typedef" href="../../tcg/tcg.h.html#TCGv_i32" title='TCGv_i32' data-type='struct TCGv_i32_d *' data-ref="TCGv_i32">TCGv_i32</a> <dfn class="local col0 decl" id="880tmp" title='tmp' data-type='TCGv_i32' data-ref="880tmp">tmp</dfn> = <a class="ref" href="../../tcg/tcg.h.html#tcg_const_i32" title='tcg_const_i32' data-ref="tcg_const_i32">tcg_const_i32</a>(<a class="local col9 ref" href="#879opreg" title='opreg' data-ref="879opreg">opreg</a>);</td></tr>
<tr><th id="1240">1240</th><td>    <b>switch</b> (<a class="local col8 ref" href="#878op" title='op' data-ref="878op">op</a>) {</td></tr>
<tr><th id="1241">1241</th><td>    <b>case</b> <var>0</var>:</td></tr>
<tr><th id="1242">1242</th><td>        <a class="ref" href="helper.h.html#151" title='gen_helper_fadd_STN_ST0' data-ref="gen_helper_fadd_STN_ST0">gen_helper_fadd_STN_ST0</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="local col0 ref" href="#880tmp" title='tmp' data-ref="880tmp">tmp</a>);</td></tr>
<tr><th id="1243">1243</th><td>        <b>break</b>;</td></tr>
<tr><th id="1244">1244</th><td>    <b>case</b> <var>1</var>:</td></tr>
<tr><th id="1245">1245</th><td>        <a class="ref" href="helper.h.html#152" title='gen_helper_fmul_STN_ST0' data-ref="gen_helper_fmul_STN_ST0">gen_helper_fmul_STN_ST0</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="local col0 ref" href="#880tmp" title='tmp' data-ref="880tmp">tmp</a>);</td></tr>
<tr><th id="1246">1246</th><td>        <b>break</b>;</td></tr>
<tr><th id="1247">1247</th><td>    <b>case</b> <var>4</var>:</td></tr>
<tr><th id="1248">1248</th><td>        <a class="ref" href="helper.h.html#154" title='gen_helper_fsubr_STN_ST0' data-ref="gen_helper_fsubr_STN_ST0">gen_helper_fsubr_STN_ST0</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="local col0 ref" href="#880tmp" title='tmp' data-ref="880tmp">tmp</a>);</td></tr>
<tr><th id="1249">1249</th><td>        <b>break</b>;</td></tr>
<tr><th id="1250">1250</th><td>    <b>case</b> <var>5</var>:</td></tr>
<tr><th id="1251">1251</th><td>        <a class="ref" href="helper.h.html#153" title='gen_helper_fsub_STN_ST0' data-ref="gen_helper_fsub_STN_ST0">gen_helper_fsub_STN_ST0</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="local col0 ref" href="#880tmp" title='tmp' data-ref="880tmp">tmp</a>);</td></tr>
<tr><th id="1252">1252</th><td>        <b>break</b>;</td></tr>
<tr><th id="1253">1253</th><td>    <b>case</b> <var>6</var>:</td></tr>
<tr><th id="1254">1254</th><td>        <a class="ref" href="helper.h.html#156" title='gen_helper_fdivr_STN_ST0' data-ref="gen_helper_fdivr_STN_ST0">gen_helper_fdivr_STN_ST0</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="local col0 ref" href="#880tmp" title='tmp' data-ref="880tmp">tmp</a>);</td></tr>
<tr><th id="1255">1255</th><td>        <b>break</b>;</td></tr>
<tr><th id="1256">1256</th><td>    <b>case</b> <var>7</var>:</td></tr>
<tr><th id="1257">1257</th><td>        <a class="ref" href="helper.h.html#155" title='gen_helper_fdiv_STN_ST0' data-ref="gen_helper_fdiv_STN_ST0">gen_helper_fdiv_STN_ST0</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="local col0 ref" href="#880tmp" title='tmp' data-ref="880tmp">tmp</a>);</td></tr>
<tr><th id="1258">1258</th><td>        <b>break</b>;</td></tr>
<tr><th id="1259">1259</th><td>    }</td></tr>
<tr><th id="1260">1260</th><td>}</td></tr>
<tr><th id="1261">1261</th><td></td></tr>
<tr><th id="1262">1262</th><td><i  data-doc="gen_op">/* if d == OR_TMP0, it means memory operand (address in A0) */</i></td></tr>
<tr><th id="1263">1263</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="gen_op" title='gen_op' data-type='void gen_op(DisasContext * s1, int op, TCGMemOp ot, int d)' data-ref="gen_op">gen_op</dfn>(<a class="typedef" href="#DisasContext" title='DisasContext' data-type='struct DisasContext' data-ref="DisasContext">DisasContext</a> *<dfn class="local col1 decl" id="881s1" title='s1' data-type='DisasContext *' data-ref="881s1">s1</dfn>, <em>int</em> <dfn class="local col2 decl" id="882op" title='op' data-type='int' data-ref="882op">op</dfn>, <a class="typedef" href="../../tcg/tcg.h.html#TCGMemOp" title='TCGMemOp' data-type='enum TCGMemOp' data-ref="TCGMemOp">TCGMemOp</a> <dfn class="local col3 decl" id="883ot" title='ot' data-type='TCGMemOp' data-ref="883ot">ot</dfn>, <em>int</em> <dfn class="local col4 decl" id="884d" title='d' data-type='int' data-ref="884d">d</dfn>)</td></tr>
<tr><th id="1264">1264</th><td>{</td></tr>
<tr><th id="1265">1265</th><td>    <b>if</b> (<a class="local col4 ref" href="#884d" title='d' data-ref="884d">d</a> != <a class="enum" href="#OR_TMP0" title='OR_TMP0' data-ref="OR_TMP0">OR_TMP0</a>) {</td></tr>
<tr><th id="1266">1266</th><td>        <a class="tu ref" href="#gen_op_mov_v_reg" title='gen_op_mov_v_reg' data-use='c' data-ref="gen_op_mov_v_reg">gen_op_mov_v_reg</a>(<a class="local col3 ref" href="#883ot" title='ot' data-ref="883ot">ot</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="local col4 ref" href="#884d" title='d' data-ref="884d">d</a>);</td></tr>
<tr><th id="1267">1267</th><td>    } <b>else</b> <b>if</b> (!(<a class="local col1 ref" href="#881s1" title='s1' data-ref="881s1">s1</a>-&gt;<a class="tu ref" href="#DisasContext::prefix" title='DisasContext::prefix' data-use='r' data-ref="DisasContext::prefix">prefix</a> &amp; <a class="macro" href="#37" title="0x04" data-ref="_M/PREFIX_LOCK">PREFIX_LOCK</a>)) {</td></tr>
<tr><th id="1268">1268</th><td>        <a class="tu ref" href="#gen_op_ld_v" title='gen_op_ld_v' data-use='c' data-ref="gen_op_ld_v">gen_op_ld_v</a>(<a class="local col1 ref" href="#881s1" title='s1' data-ref="881s1">s1</a>, <a class="local col3 ref" href="#883ot" title='ot' data-ref="883ot">ot</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>);</td></tr>
<tr><th id="1269">1269</th><td>    }</td></tr>
<tr><th id="1270">1270</th><td>    <b>switch</b>(<a class="local col2 ref" href="#882op" title='op' data-ref="882op">op</a>) {</td></tr>
<tr><th id="1271">1271</th><td>    <b>case</b> <a class="enum" href="#OP_ADCL" title='OP_ADCL' data-ref="OP_ADCL">OP_ADCL</a>:</td></tr>
<tr><th id="1272">1272</th><td>        <a class="tu ref" href="#gen_compute_eflags_c" title='gen_compute_eflags_c' data-use='c' data-ref="gen_compute_eflags_c">gen_compute_eflags_c</a>(<a class="local col1 ref" href="#881s1" title='s1' data-ref="881s1">s1</a>, <a class="tu ref" href="#cpu_tmp4" title='cpu_tmp4' data-use='r' data-ref="cpu_tmp4">cpu_tmp4</a>);</td></tr>
<tr><th id="1273">1273</th><td>        <b>if</b> (<a class="local col1 ref" href="#881s1" title='s1' data-ref="881s1">s1</a>-&gt;<a class="tu ref" href="#DisasContext::prefix" title='DisasContext::prefix' data-use='r' data-ref="DisasContext::prefix">prefix</a> &amp; <a class="macro" href="#37" title="0x04" data-ref="_M/PREFIX_LOCK">PREFIX_LOCK</a>) {</td></tr>
<tr><th id="1274">1274</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#932" title="tcg_gen_add_i64" data-ref="_M/tcg_gen_add_tl">tcg_gen_add_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_tmp4" title='cpu_tmp4' data-use='r' data-ref="cpu_tmp4">cpu_tmp4</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>);</td></tr>
<tr><th id="1275">1275</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#1012" title="tcg_gen_atomic_add_fetch_i64" data-ref="_M/tcg_gen_atomic_add_fetch_tl">tcg_gen_atomic_add_fetch_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>,</td></tr>
<tr><th id="1276">1276</th><td>                                        <a class="local col1 ref" href="#881s1" title='s1' data-ref="881s1">s1</a>-&gt;<a class="tu ref" href="#DisasContext::mem_index" title='DisasContext::mem_index' data-use='r' data-ref="DisasContext::mem_index">mem_index</a>, <a class="local col3 ref" href="#883ot" title='ot' data-ref="883ot">ot</a> | <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_LE" title='TCGMemOp::MO_LE' data-ref="TCGMemOp::MO_LE">MO_LE</a>);</td></tr>
<tr><th id="1277">1277</th><td>        } <b>else</b> {</td></tr>
<tr><th id="1278">1278</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#932" title="tcg_gen_add_i64" data-ref="_M/tcg_gen_add_tl">tcg_gen_add_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>);</td></tr>
<tr><th id="1279">1279</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#932" title="tcg_gen_add_i64" data-ref="_M/tcg_gen_add_tl">tcg_gen_add_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_tmp4" title='cpu_tmp4' data-use='r' data-ref="cpu_tmp4">cpu_tmp4</a>);</td></tr>
<tr><th id="1280">1280</th><td>            <a class="tu ref" href="#gen_op_st_rm_T0_A0" title='gen_op_st_rm_T0_A0' data-use='c' data-ref="gen_op_st_rm_T0_A0">gen_op_st_rm_T0_A0</a>(<a class="local col1 ref" href="#881s1" title='s1' data-ref="881s1">s1</a>, <a class="local col3 ref" href="#883ot" title='ot' data-ref="883ot">ot</a>, <a class="local col4 ref" href="#884d" title='d' data-ref="884d">d</a>);</td></tr>
<tr><th id="1281">1281</th><td>        }</td></tr>
<tr><th id="1282">1282</th><td>        <a class="tu ref" href="#gen_op_update3_cc" title='gen_op_update3_cc' data-use='c' data-ref="gen_op_update3_cc">gen_op_update3_cc</a>(<a class="tu ref" href="#cpu_tmp4" title='cpu_tmp4' data-use='r' data-ref="cpu_tmp4">cpu_tmp4</a>);</td></tr>
<tr><th id="1283">1283</th><td>        <a class="tu ref" href="#set_cc_op" title='set_cc_op' data-use='c' data-ref="set_cc_op">set_cc_op</a>(<a class="local col1 ref" href="#881s1" title='s1' data-ref="881s1">s1</a>, <a class="enum" href="cpu.h.html#CC_OP_ADCB" title='CC_OP_ADCB' data-ref="CC_OP_ADCB">CC_OP_ADCB</a> + <a class="local col3 ref" href="#883ot" title='ot' data-ref="883ot">ot</a>);</td></tr>
<tr><th id="1284">1284</th><td>        <b>break</b>;</td></tr>
<tr><th id="1285">1285</th><td>    <b>case</b> <a class="enum" href="#OP_SBBL" title='OP_SBBL' data-ref="OP_SBBL">OP_SBBL</a>:</td></tr>
<tr><th id="1286">1286</th><td>        <a class="tu ref" href="#gen_compute_eflags_c" title='gen_compute_eflags_c' data-use='c' data-ref="gen_compute_eflags_c">gen_compute_eflags_c</a>(<a class="local col1 ref" href="#881s1" title='s1' data-ref="881s1">s1</a>, <a class="tu ref" href="#cpu_tmp4" title='cpu_tmp4' data-use='r' data-ref="cpu_tmp4">cpu_tmp4</a>);</td></tr>
<tr><th id="1287">1287</th><td>        <b>if</b> (<a class="local col1 ref" href="#881s1" title='s1' data-ref="881s1">s1</a>-&gt;<a class="tu ref" href="#DisasContext::prefix" title='DisasContext::prefix' data-use='r' data-ref="DisasContext::prefix">prefix</a> &amp; <a class="macro" href="#37" title="0x04" data-ref="_M/PREFIX_LOCK">PREFIX_LOCK</a>) {</td></tr>
<tr><th id="1288">1288</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#932" title="tcg_gen_add_i64" data-ref="_M/tcg_gen_add_tl">tcg_gen_add_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>, <a class="tu ref" href="#cpu_tmp4" title='cpu_tmp4' data-use='r' data-ref="cpu_tmp4">cpu_tmp4</a>);</td></tr>
<tr><th id="1289">1289</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#935" title="tcg_gen_neg_i64" data-ref="_M/tcg_gen_neg_tl">tcg_gen_neg_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="1290">1290</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#1012" title="tcg_gen_atomic_add_fetch_i64" data-ref="_M/tcg_gen_atomic_add_fetch_tl">tcg_gen_atomic_add_fetch_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>,</td></tr>
<tr><th id="1291">1291</th><td>                                        <a class="local col1 ref" href="#881s1" title='s1' data-ref="881s1">s1</a>-&gt;<a class="tu ref" href="#DisasContext::mem_index" title='DisasContext::mem_index' data-use='r' data-ref="DisasContext::mem_index">mem_index</a>, <a class="local col3 ref" href="#883ot" title='ot' data-ref="883ot">ot</a> | <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_LE" title='TCGMemOp::MO_LE' data-ref="TCGMemOp::MO_LE">MO_LE</a>);</td></tr>
<tr><th id="1292">1292</th><td>        } <b>else</b> {</td></tr>
<tr><th id="1293">1293</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#934" title="tcg_gen_sub_i64" data-ref="_M/tcg_gen_sub_tl">tcg_gen_sub_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>);</td></tr>
<tr><th id="1294">1294</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#934" title="tcg_gen_sub_i64" data-ref="_M/tcg_gen_sub_tl">tcg_gen_sub_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_tmp4" title='cpu_tmp4' data-use='r' data-ref="cpu_tmp4">cpu_tmp4</a>);</td></tr>
<tr><th id="1295">1295</th><td>            <a class="tu ref" href="#gen_op_st_rm_T0_A0" title='gen_op_st_rm_T0_A0' data-use='c' data-ref="gen_op_st_rm_T0_A0">gen_op_st_rm_T0_A0</a>(<a class="local col1 ref" href="#881s1" title='s1' data-ref="881s1">s1</a>, <a class="local col3 ref" href="#883ot" title='ot' data-ref="883ot">ot</a>, <a class="local col4 ref" href="#884d" title='d' data-ref="884d">d</a>);</td></tr>
<tr><th id="1296">1296</th><td>        }</td></tr>
<tr><th id="1297">1297</th><td>        <a class="tu ref" href="#gen_op_update3_cc" title='gen_op_update3_cc' data-use='c' data-ref="gen_op_update3_cc">gen_op_update3_cc</a>(<a class="tu ref" href="#cpu_tmp4" title='cpu_tmp4' data-use='r' data-ref="cpu_tmp4">cpu_tmp4</a>);</td></tr>
<tr><th id="1298">1298</th><td>        <a class="tu ref" href="#set_cc_op" title='set_cc_op' data-use='c' data-ref="set_cc_op">set_cc_op</a>(<a class="local col1 ref" href="#881s1" title='s1' data-ref="881s1">s1</a>, <a class="enum" href="cpu.h.html#CC_OP_SBBB" title='CC_OP_SBBB' data-ref="CC_OP_SBBB">CC_OP_SBBB</a> + <a class="local col3 ref" href="#883ot" title='ot' data-ref="883ot">ot</a>);</td></tr>
<tr><th id="1299">1299</th><td>        <b>break</b>;</td></tr>
<tr><th id="1300">1300</th><td>    <b>case</b> <a class="enum" href="#OP_ADDL" title='OP_ADDL' data-ref="OP_ADDL">OP_ADDL</a>:</td></tr>
<tr><th id="1301">1301</th><td>        <b>if</b> (<a class="local col1 ref" href="#881s1" title='s1' data-ref="881s1">s1</a>-&gt;<a class="tu ref" href="#DisasContext::prefix" title='DisasContext::prefix' data-use='r' data-ref="DisasContext::prefix">prefix</a> &amp; <a class="macro" href="#37" title="0x04" data-ref="_M/PREFIX_LOCK">PREFIX_LOCK</a>) {</td></tr>
<tr><th id="1302">1302</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#1012" title="tcg_gen_atomic_add_fetch_i64" data-ref="_M/tcg_gen_atomic_add_fetch_tl">tcg_gen_atomic_add_fetch_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>,</td></tr>
<tr><th id="1303">1303</th><td>                                        <a class="local col1 ref" href="#881s1" title='s1' data-ref="881s1">s1</a>-&gt;<a class="tu ref" href="#DisasContext::mem_index" title='DisasContext::mem_index' data-use='r' data-ref="DisasContext::mem_index">mem_index</a>, <a class="local col3 ref" href="#883ot" title='ot' data-ref="883ot">ot</a> | <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_LE" title='TCGMemOp::MO_LE' data-ref="TCGMemOp::MO_LE">MO_LE</a>);</td></tr>
<tr><th id="1304">1304</th><td>        } <b>else</b> {</td></tr>
<tr><th id="1305">1305</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#932" title="tcg_gen_add_i64" data-ref="_M/tcg_gen_add_tl">tcg_gen_add_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>);</td></tr>
<tr><th id="1306">1306</th><td>            <a class="tu ref" href="#gen_op_st_rm_T0_A0" title='gen_op_st_rm_T0_A0' data-use='c' data-ref="gen_op_st_rm_T0_A0">gen_op_st_rm_T0_A0</a>(<a class="local col1 ref" href="#881s1" title='s1' data-ref="881s1">s1</a>, <a class="local col3 ref" href="#883ot" title='ot' data-ref="883ot">ot</a>, <a class="local col4 ref" href="#884d" title='d' data-ref="884d">d</a>);</td></tr>
<tr><th id="1307">1307</th><td>        }</td></tr>
<tr><th id="1308">1308</th><td>        <a class="tu ref" href="#gen_op_update2_cc" title='gen_op_update2_cc' data-use='c' data-ref="gen_op_update2_cc">gen_op_update2_cc</a>();</td></tr>
<tr><th id="1309">1309</th><td>        <a class="tu ref" href="#set_cc_op" title='set_cc_op' data-use='c' data-ref="set_cc_op">set_cc_op</a>(<a class="local col1 ref" href="#881s1" title='s1' data-ref="881s1">s1</a>, <a class="enum" href="cpu.h.html#CC_OP_ADDB" title='CC_OP_ADDB' data-ref="CC_OP_ADDB">CC_OP_ADDB</a> + <a class="local col3 ref" href="#883ot" title='ot' data-ref="883ot">ot</a>);</td></tr>
<tr><th id="1310">1310</th><td>        <b>break</b>;</td></tr>
<tr><th id="1311">1311</th><td>    <b>case</b> <a class="enum" href="#OP_SUBL" title='OP_SUBL' data-ref="OP_SUBL">OP_SUBL</a>:</td></tr>
<tr><th id="1312">1312</th><td>        <b>if</b> (<a class="local col1 ref" href="#881s1" title='s1' data-ref="881s1">s1</a>-&gt;<a class="tu ref" href="#DisasContext::prefix" title='DisasContext::prefix' data-use='r' data-ref="DisasContext::prefix">prefix</a> &amp; <a class="macro" href="#37" title="0x04" data-ref="_M/PREFIX_LOCK">PREFIX_LOCK</a>) {</td></tr>
<tr><th id="1313">1313</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#935" title="tcg_gen_neg_i64" data-ref="_M/tcg_gen_neg_tl">tcg_gen_neg_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>);</td></tr>
<tr><th id="1314">1314</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#1008" title="tcg_gen_atomic_fetch_add_i64" data-ref="_M/tcg_gen_atomic_fetch_add_tl">tcg_gen_atomic_fetch_add_tl</a>(<a class="tu ref" href="#cpu_cc_srcT" title='cpu_cc_srcT' data-use='r' data-ref="cpu_cc_srcT">cpu_cc_srcT</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>,</td></tr>
<tr><th id="1315">1315</th><td>                                        <a class="local col1 ref" href="#881s1" title='s1' data-ref="881s1">s1</a>-&gt;<a class="tu ref" href="#DisasContext::mem_index" title='DisasContext::mem_index' data-use='r' data-ref="DisasContext::mem_index">mem_index</a>, <a class="local col3 ref" href="#883ot" title='ot' data-ref="883ot">ot</a> | <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_LE" title='TCGMemOp::MO_LE' data-ref="TCGMemOp::MO_LE">MO_LE</a>);</td></tr>
<tr><th id="1316">1316</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#934" title="tcg_gen_sub_i64" data-ref="_M/tcg_gen_sub_tl">tcg_gen_sub_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_cc_srcT" title='cpu_cc_srcT' data-use='r' data-ref="cpu_cc_srcT">cpu_cc_srcT</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>);</td></tr>
<tr><th id="1317">1317</th><td>        } <b>else</b> {</td></tr>
<tr><th id="1318">1318</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#920" title="tcg_gen_mov_i64" data-ref="_M/tcg_gen_mov_tl">tcg_gen_mov_tl</a>(<a class="tu ref" href="#cpu_cc_srcT" title='cpu_cc_srcT' data-use='r' data-ref="cpu_cc_srcT">cpu_cc_srcT</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="1319">1319</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#934" title="tcg_gen_sub_i64" data-ref="_M/tcg_gen_sub_tl">tcg_gen_sub_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>);</td></tr>
<tr><th id="1320">1320</th><td>            <a class="tu ref" href="#gen_op_st_rm_T0_A0" title='gen_op_st_rm_T0_A0' data-use='c' data-ref="gen_op_st_rm_T0_A0">gen_op_st_rm_T0_A0</a>(<a class="local col1 ref" href="#881s1" title='s1' data-ref="881s1">s1</a>, <a class="local col3 ref" href="#883ot" title='ot' data-ref="883ot">ot</a>, <a class="local col4 ref" href="#884d" title='d' data-ref="884d">d</a>);</td></tr>
<tr><th id="1321">1321</th><td>        }</td></tr>
<tr><th id="1322">1322</th><td>        <a class="tu ref" href="#gen_op_update2_cc" title='gen_op_update2_cc' data-use='c' data-ref="gen_op_update2_cc">gen_op_update2_cc</a>();</td></tr>
<tr><th id="1323">1323</th><td>        <a class="tu ref" href="#set_cc_op" title='set_cc_op' data-use='c' data-ref="set_cc_op">set_cc_op</a>(<a class="local col1 ref" href="#881s1" title='s1' data-ref="881s1">s1</a>, <a class="enum" href="cpu.h.html#CC_OP_SUBB" title='CC_OP_SUBB' data-ref="CC_OP_SUBB">CC_OP_SUBB</a> + <a class="local col3 ref" href="#883ot" title='ot' data-ref="883ot">ot</a>);</td></tr>
<tr><th id="1324">1324</th><td>        <b>break</b>;</td></tr>
<tr><th id="1325">1325</th><td>    <b>default</b>:</td></tr>
<tr><th id="1326">1326</th><td>    <b>case</b> <a class="enum" href="#OP_ANDL" title='OP_ANDL' data-ref="OP_ANDL">OP_ANDL</a>:</td></tr>
<tr><th id="1327">1327</th><td>        <b>if</b> (<a class="local col1 ref" href="#881s1" title='s1' data-ref="881s1">s1</a>-&gt;<a class="tu ref" href="#DisasContext::prefix" title='DisasContext::prefix' data-use='r' data-ref="DisasContext::prefix">prefix</a> &amp; <a class="macro" href="#37" title="0x04" data-ref="_M/PREFIX_LOCK">PREFIX_LOCK</a>) {</td></tr>
<tr><th id="1328">1328</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#1013" title="tcg_gen_atomic_and_fetch_i64" data-ref="_M/tcg_gen_atomic_and_fetch_tl">tcg_gen_atomic_and_fetch_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>,</td></tr>
<tr><th id="1329">1329</th><td>                                        <a class="local col1 ref" href="#881s1" title='s1' data-ref="881s1">s1</a>-&gt;<a class="tu ref" href="#DisasContext::mem_index" title='DisasContext::mem_index' data-use='r' data-ref="DisasContext::mem_index">mem_index</a>, <a class="local col3 ref" href="#883ot" title='ot' data-ref="883ot">ot</a> | <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_LE" title='TCGMemOp::MO_LE' data-ref="TCGMemOp::MO_LE">MO_LE</a>);</td></tr>
<tr><th id="1330">1330</th><td>        } <b>else</b> {</td></tr>
<tr><th id="1331">1331</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#938" title="tcg_gen_and_i64" data-ref="_M/tcg_gen_and_tl">tcg_gen_and_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>);</td></tr>
<tr><th id="1332">1332</th><td>            <a class="tu ref" href="#gen_op_st_rm_T0_A0" title='gen_op_st_rm_T0_A0' data-use='c' data-ref="gen_op_st_rm_T0_A0">gen_op_st_rm_T0_A0</a>(<a class="local col1 ref" href="#881s1" title='s1' data-ref="881s1">s1</a>, <a class="local col3 ref" href="#883ot" title='ot' data-ref="883ot">ot</a>, <a class="local col4 ref" href="#884d" title='d' data-ref="884d">d</a>);</td></tr>
<tr><th id="1333">1333</th><td>        }</td></tr>
<tr><th id="1334">1334</th><td>        <a class="tu ref" href="#gen_op_update1_cc" title='gen_op_update1_cc' data-use='c' data-ref="gen_op_update1_cc">gen_op_update1_cc</a>();</td></tr>
<tr><th id="1335">1335</th><td>        <a class="tu ref" href="#set_cc_op" title='set_cc_op' data-use='c' data-ref="set_cc_op">set_cc_op</a>(<a class="local col1 ref" href="#881s1" title='s1' data-ref="881s1">s1</a>, <a class="enum" href="cpu.h.html#CC_OP_LOGICB" title='CC_OP_LOGICB' data-ref="CC_OP_LOGICB">CC_OP_LOGICB</a> + <a class="local col3 ref" href="#883ot" title='ot' data-ref="883ot">ot</a>);</td></tr>
<tr><th id="1336">1336</th><td>        <b>break</b>;</td></tr>
<tr><th id="1337">1337</th><td>    <b>case</b> <a class="enum" href="#OP_ORL" title='OP_ORL' data-ref="OP_ORL">OP_ORL</a>:</td></tr>
<tr><th id="1338">1338</th><td>        <b>if</b> (<a class="local col1 ref" href="#881s1" title='s1' data-ref="881s1">s1</a>-&gt;<a class="tu ref" href="#DisasContext::prefix" title='DisasContext::prefix' data-use='r' data-ref="DisasContext::prefix">prefix</a> &amp; <a class="macro" href="#37" title="0x04" data-ref="_M/PREFIX_LOCK">PREFIX_LOCK</a>) {</td></tr>
<tr><th id="1339">1339</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#1014" title="tcg_gen_atomic_or_fetch_i64" data-ref="_M/tcg_gen_atomic_or_fetch_tl">tcg_gen_atomic_or_fetch_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>,</td></tr>
<tr><th id="1340">1340</th><td>                                       <a class="local col1 ref" href="#881s1" title='s1' data-ref="881s1">s1</a>-&gt;<a class="tu ref" href="#DisasContext::mem_index" title='DisasContext::mem_index' data-use='r' data-ref="DisasContext::mem_index">mem_index</a>, <a class="local col3 ref" href="#883ot" title='ot' data-ref="883ot">ot</a> | <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_LE" title='TCGMemOp::MO_LE' data-ref="TCGMemOp::MO_LE">MO_LE</a>);</td></tr>
<tr><th id="1341">1341</th><td>        } <b>else</b> {</td></tr>
<tr><th id="1342">1342</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#940" title="tcg_gen_or_i64" data-ref="_M/tcg_gen_or_tl">tcg_gen_or_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>);</td></tr>
<tr><th id="1343">1343</th><td>            <a class="tu ref" href="#gen_op_st_rm_T0_A0" title='gen_op_st_rm_T0_A0' data-use='c' data-ref="gen_op_st_rm_T0_A0">gen_op_st_rm_T0_A0</a>(<a class="local col1 ref" href="#881s1" title='s1' data-ref="881s1">s1</a>, <a class="local col3 ref" href="#883ot" title='ot' data-ref="883ot">ot</a>, <a class="local col4 ref" href="#884d" title='d' data-ref="884d">d</a>);</td></tr>
<tr><th id="1344">1344</th><td>        }</td></tr>
<tr><th id="1345">1345</th><td>        <a class="tu ref" href="#gen_op_update1_cc" title='gen_op_update1_cc' data-use='c' data-ref="gen_op_update1_cc">gen_op_update1_cc</a>();</td></tr>
<tr><th id="1346">1346</th><td>        <a class="tu ref" href="#set_cc_op" title='set_cc_op' data-use='c' data-ref="set_cc_op">set_cc_op</a>(<a class="local col1 ref" href="#881s1" title='s1' data-ref="881s1">s1</a>, <a class="enum" href="cpu.h.html#CC_OP_LOGICB" title='CC_OP_LOGICB' data-ref="CC_OP_LOGICB">CC_OP_LOGICB</a> + <a class="local col3 ref" href="#883ot" title='ot' data-ref="883ot">ot</a>);</td></tr>
<tr><th id="1347">1347</th><td>        <b>break</b>;</td></tr>
<tr><th id="1348">1348</th><td>    <b>case</b> <a class="enum" href="#OP_XORL" title='OP_XORL' data-ref="OP_XORL">OP_XORL</a>:</td></tr>
<tr><th id="1349">1349</th><td>        <b>if</b> (<a class="local col1 ref" href="#881s1" title='s1' data-ref="881s1">s1</a>-&gt;<a class="tu ref" href="#DisasContext::prefix" title='DisasContext::prefix' data-use='r' data-ref="DisasContext::prefix">prefix</a> &amp; <a class="macro" href="#37" title="0x04" data-ref="_M/PREFIX_LOCK">PREFIX_LOCK</a>) {</td></tr>
<tr><th id="1350">1350</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#1015" title="tcg_gen_atomic_xor_fetch_i64" data-ref="_M/tcg_gen_atomic_xor_fetch_tl">tcg_gen_atomic_xor_fetch_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>,</td></tr>
<tr><th id="1351">1351</th><td>                                        <a class="local col1 ref" href="#881s1" title='s1' data-ref="881s1">s1</a>-&gt;<a class="tu ref" href="#DisasContext::mem_index" title='DisasContext::mem_index' data-use='r' data-ref="DisasContext::mem_index">mem_index</a>, <a class="local col3 ref" href="#883ot" title='ot' data-ref="883ot">ot</a> | <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_LE" title='TCGMemOp::MO_LE' data-ref="TCGMemOp::MO_LE">MO_LE</a>);</td></tr>
<tr><th id="1352">1352</th><td>        } <b>else</b> {</td></tr>
<tr><th id="1353">1353</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#942" title="tcg_gen_xor_i64" data-ref="_M/tcg_gen_xor_tl">tcg_gen_xor_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>);</td></tr>
<tr><th id="1354">1354</th><td>            <a class="tu ref" href="#gen_op_st_rm_T0_A0" title='gen_op_st_rm_T0_A0' data-use='c' data-ref="gen_op_st_rm_T0_A0">gen_op_st_rm_T0_A0</a>(<a class="local col1 ref" href="#881s1" title='s1' data-ref="881s1">s1</a>, <a class="local col3 ref" href="#883ot" title='ot' data-ref="883ot">ot</a>, <a class="local col4 ref" href="#884d" title='d' data-ref="884d">d</a>);</td></tr>
<tr><th id="1355">1355</th><td>        }</td></tr>
<tr><th id="1356">1356</th><td>        <a class="tu ref" href="#gen_op_update1_cc" title='gen_op_update1_cc' data-use='c' data-ref="gen_op_update1_cc">gen_op_update1_cc</a>();</td></tr>
<tr><th id="1357">1357</th><td>        <a class="tu ref" href="#set_cc_op" title='set_cc_op' data-use='c' data-ref="set_cc_op">set_cc_op</a>(<a class="local col1 ref" href="#881s1" title='s1' data-ref="881s1">s1</a>, <a class="enum" href="cpu.h.html#CC_OP_LOGICB" title='CC_OP_LOGICB' data-ref="CC_OP_LOGICB">CC_OP_LOGICB</a> + <a class="local col3 ref" href="#883ot" title='ot' data-ref="883ot">ot</a>);</td></tr>
<tr><th id="1358">1358</th><td>        <b>break</b>;</td></tr>
<tr><th id="1359">1359</th><td>    <b>case</b> <a class="enum" href="#OP_CMPL" title='OP_CMPL' data-ref="OP_CMPL">OP_CMPL</a>:</td></tr>
<tr><th id="1360">1360</th><td>        <a class="macro" href="../../tcg/tcg-op.h.html#920" title="tcg_gen_mov_i64" data-ref="_M/tcg_gen_mov_tl">tcg_gen_mov_tl</a>(<a class="tu ref" href="#cpu_cc_src" title='cpu_cc_src' data-use='r' data-ref="cpu_cc_src">cpu_cc_src</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>);</td></tr>
<tr><th id="1361">1361</th><td>        <a class="macro" href="../../tcg/tcg-op.h.html#920" title="tcg_gen_mov_i64" data-ref="_M/tcg_gen_mov_tl">tcg_gen_mov_tl</a>(<a class="tu ref" href="#cpu_cc_srcT" title='cpu_cc_srcT' data-use='r' data-ref="cpu_cc_srcT">cpu_cc_srcT</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="1362">1362</th><td>        <a class="macro" href="../../tcg/tcg-op.h.html#934" title="tcg_gen_sub_i64" data-ref="_M/tcg_gen_sub_tl">tcg_gen_sub_tl</a>(<a class="tu ref" href="#cpu_cc_dst" title='cpu_cc_dst' data-use='r' data-ref="cpu_cc_dst">cpu_cc_dst</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>);</td></tr>
<tr><th id="1363">1363</th><td>        <a class="tu ref" href="#set_cc_op" title='set_cc_op' data-use='c' data-ref="set_cc_op">set_cc_op</a>(<a class="local col1 ref" href="#881s1" title='s1' data-ref="881s1">s1</a>, <a class="enum" href="cpu.h.html#CC_OP_SUBB" title='CC_OP_SUBB' data-ref="CC_OP_SUBB">CC_OP_SUBB</a> + <a class="local col3 ref" href="#883ot" title='ot' data-ref="883ot">ot</a>);</td></tr>
<tr><th id="1364">1364</th><td>        <b>break</b>;</td></tr>
<tr><th id="1365">1365</th><td>    }</td></tr>
<tr><th id="1366">1366</th><td>}</td></tr>
<tr><th id="1367">1367</th><td></td></tr>
<tr><th id="1368">1368</th><td><i  data-doc="gen_inc">/* if d == OR_TMP0, it means memory operand (address in A0) */</i></td></tr>
<tr><th id="1369">1369</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="gen_inc" title='gen_inc' data-type='void gen_inc(DisasContext * s1, TCGMemOp ot, int d, int c)' data-ref="gen_inc">gen_inc</dfn>(<a class="typedef" href="#DisasContext" title='DisasContext' data-type='struct DisasContext' data-ref="DisasContext">DisasContext</a> *<dfn class="local col5 decl" id="885s1" title='s1' data-type='DisasContext *' data-ref="885s1">s1</dfn>, <a class="typedef" href="../../tcg/tcg.h.html#TCGMemOp" title='TCGMemOp' data-type='enum TCGMemOp' data-ref="TCGMemOp">TCGMemOp</a> <dfn class="local col6 decl" id="886ot" title='ot' data-type='TCGMemOp' data-ref="886ot">ot</dfn>, <em>int</em> <dfn class="local col7 decl" id="887d" title='d' data-type='int' data-ref="887d">d</dfn>, <em>int</em> <dfn class="local col8 decl" id="888c" title='c' data-type='int' data-ref="888c">c</dfn>)</td></tr>
<tr><th id="1370">1370</th><td>{</td></tr>
<tr><th id="1371">1371</th><td>    <b>if</b> (<a class="local col5 ref" href="#885s1" title='s1' data-ref="885s1">s1</a>-&gt;<a class="tu ref" href="#DisasContext::prefix" title='DisasContext::prefix' data-use='r' data-ref="DisasContext::prefix">prefix</a> &amp; <a class="macro" href="#37" title="0x04" data-ref="_M/PREFIX_LOCK">PREFIX_LOCK</a>) {</td></tr>
<tr><th id="1372">1372</th><td>        <a class="macro" href="../../tcg/tcg-op.h.html#919" title="tcg_gen_movi_i64" data-ref="_M/tcg_gen_movi_tl">tcg_gen_movi_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="local col8 ref" href="#888c" title='c' data-ref="888c">c</a> &gt; <var>0</var> ? <var>1</var> : -<var>1</var>);</td></tr>
<tr><th id="1373">1373</th><td>        <a class="macro" href="../../tcg/tcg-op.h.html#1012" title="tcg_gen_atomic_add_fetch_i64" data-ref="_M/tcg_gen_atomic_add_fetch_tl">tcg_gen_atomic_add_fetch_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>,</td></tr>
<tr><th id="1374">1374</th><td>                                    <a class="local col5 ref" href="#885s1" title='s1' data-ref="885s1">s1</a>-&gt;<a class="tu ref" href="#DisasContext::mem_index" title='DisasContext::mem_index' data-use='r' data-ref="DisasContext::mem_index">mem_index</a>, <a class="local col6 ref" href="#886ot" title='ot' data-ref="886ot">ot</a> | <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_LE" title='TCGMemOp::MO_LE' data-ref="TCGMemOp::MO_LE">MO_LE</a>);</td></tr>
<tr><th id="1375">1375</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1376">1376</th><td>        <b>if</b> (<a class="local col7 ref" href="#887d" title='d' data-ref="887d">d</a> != <a class="enum" href="#OR_TMP0" title='OR_TMP0' data-ref="OR_TMP0">OR_TMP0</a>) {</td></tr>
<tr><th id="1377">1377</th><td>            <a class="tu ref" href="#gen_op_mov_v_reg" title='gen_op_mov_v_reg' data-use='c' data-ref="gen_op_mov_v_reg">gen_op_mov_v_reg</a>(<a class="local col6 ref" href="#886ot" title='ot' data-ref="886ot">ot</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="local col7 ref" href="#887d" title='d' data-ref="887d">d</a>);</td></tr>
<tr><th id="1378">1378</th><td>        } <b>else</b> {</td></tr>
<tr><th id="1379">1379</th><td>            <a class="tu ref" href="#gen_op_ld_v" title='gen_op_ld_v' data-use='c' data-ref="gen_op_ld_v">gen_op_ld_v</a>(<a class="local col5 ref" href="#885s1" title='s1' data-ref="885s1">s1</a>, <a class="local col6 ref" href="#886ot" title='ot' data-ref="886ot">ot</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>);</td></tr>
<tr><th id="1380">1380</th><td>        }</td></tr>
<tr><th id="1381">1381</th><td>        <a class="macro" href="../../tcg/tcg-op.h.html#933" title="tcg_gen_addi_i64" data-ref="_M/tcg_gen_addi_tl">tcg_gen_addi_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, (<a class="local col8 ref" href="#888c" title='c' data-ref="888c">c</a> &gt; <var>0</var> ? <var>1</var> : -<var>1</var>));</td></tr>
<tr><th id="1382">1382</th><td>        <a class="tu ref" href="#gen_op_st_rm_T0_A0" title='gen_op_st_rm_T0_A0' data-use='c' data-ref="gen_op_st_rm_T0_A0">gen_op_st_rm_T0_A0</a>(<a class="local col5 ref" href="#885s1" title='s1' data-ref="885s1">s1</a>, <a class="local col6 ref" href="#886ot" title='ot' data-ref="886ot">ot</a>, <a class="local col7 ref" href="#887d" title='d' data-ref="887d">d</a>);</td></tr>
<tr><th id="1383">1383</th><td>    }</td></tr>
<tr><th id="1384">1384</th><td></td></tr>
<tr><th id="1385">1385</th><td>    <a class="tu ref" href="#gen_compute_eflags_c" title='gen_compute_eflags_c' data-use='c' data-ref="gen_compute_eflags_c">gen_compute_eflags_c</a>(<a class="local col5 ref" href="#885s1" title='s1' data-ref="885s1">s1</a>, <a class="tu ref" href="#cpu_cc_src" title='cpu_cc_src' data-use='r' data-ref="cpu_cc_src">cpu_cc_src</a>);</td></tr>
<tr><th id="1386">1386</th><td>    <a class="macro" href="../../tcg/tcg-op.h.html#920" title="tcg_gen_mov_i64" data-ref="_M/tcg_gen_mov_tl">tcg_gen_mov_tl</a>(<a class="tu ref" href="#cpu_cc_dst" title='cpu_cc_dst' data-use='r' data-ref="cpu_cc_dst">cpu_cc_dst</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="1387">1387</th><td>    <a class="tu ref" href="#set_cc_op" title='set_cc_op' data-use='c' data-ref="set_cc_op">set_cc_op</a>(<a class="local col5 ref" href="#885s1" title='s1' data-ref="885s1">s1</a>, (<a class="local col8 ref" href="#888c" title='c' data-ref="888c">c</a> &gt; <var>0</var> ? <a class="enum" href="cpu.h.html#CC_OP_INCB" title='CC_OP_INCB' data-ref="CC_OP_INCB">CC_OP_INCB</a> : <a class="enum" href="cpu.h.html#CC_OP_DECB" title='CC_OP_DECB' data-ref="CC_OP_DECB">CC_OP_DECB</a>) + <a class="local col6 ref" href="#886ot" title='ot' data-ref="886ot">ot</a>);</td></tr>
<tr><th id="1388">1388</th><td>}</td></tr>
<tr><th id="1389">1389</th><td></td></tr>
<tr><th id="1390">1390</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="gen_shift_flags" title='gen_shift_flags' data-type='void gen_shift_flags(DisasContext * s, TCGMemOp ot, TCGv_i64 result, TCGv_i64 shm1, TCGv_i64 count, _Bool is_right)' data-ref="gen_shift_flags">gen_shift_flags</dfn>(<a class="typedef" href="#DisasContext" title='DisasContext' data-type='struct DisasContext' data-ref="DisasContext">DisasContext</a> *<dfn class="local col9 decl" id="889s" title='s' data-type='DisasContext *' data-ref="889s">s</dfn>, <a class="typedef" href="../../tcg/tcg.h.html#TCGMemOp" title='TCGMemOp' data-type='enum TCGMemOp' data-ref="TCGMemOp">TCGMemOp</a> <dfn class="local col0 decl" id="890ot" title='ot' data-type='TCGMemOp' data-ref="890ot">ot</dfn>, <a class="macro" href="../../tcg/tcg.h.html#438" title="TCGv_i64" data-ref="_M/TCGv">TCGv</a> <dfn class="local col1 decl" id="891result" title='result' data-type='TCGv_i64' data-ref="891result">result</dfn>,</td></tr>
<tr><th id="1391">1391</th><td>                            <a class="macro" href="../../tcg/tcg.h.html#438" title="TCGv_i64" data-ref="_M/TCGv">TCGv</a> <dfn class="local col2 decl" id="892shm1" title='shm1' data-type='TCGv_i64' data-ref="892shm1">shm1</dfn>, <a class="macro" href="../../tcg/tcg.h.html#438" title="TCGv_i64" data-ref="_M/TCGv">TCGv</a> <dfn class="local col3 decl" id="893count" title='count' data-type='TCGv_i64' data-ref="893count">count</dfn>, <span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="local col4 decl" id="894is_right" title='is_right' data-type='_Bool' data-ref="894is_right">is_right</dfn>)</td></tr>
<tr><th id="1392">1392</th><td>{</td></tr>
<tr><th id="1393">1393</th><td>    <a class="typedef" href="../../tcg/tcg.h.html#TCGv_i32" title='TCGv_i32' data-type='struct TCGv_i32_d *' data-ref="TCGv_i32">TCGv_i32</a> <dfn class="local col5 decl" id="895z32" title='z32' data-type='TCGv_i32' data-ref="895z32">z32</dfn>, <dfn class="local col6 decl" id="896s32" title='s32' data-type='TCGv_i32' data-ref="896s32">s32</dfn>, <dfn class="local col7 decl" id="897oldop" title='oldop' data-type='TCGv_i32' data-ref="897oldop">oldop</dfn>;</td></tr>
<tr><th id="1394">1394</th><td>    <a class="macro" href="../../tcg/tcg.h.html#438" title="TCGv_i64" data-ref="_M/TCGv">TCGv</a> <dfn class="local col8 decl" id="898z_tl" title='z_tl' data-type='TCGv_i64' data-ref="898z_tl">z_tl</dfn>;</td></tr>
<tr><th id="1395">1395</th><td></td></tr>
<tr><th id="1396">1396</th><td>    <i>/* Store the results into the CC variables.  If we know that the</i></td></tr>
<tr><th id="1397">1397</th><td><i>       variable must be dead, store unconditionally.  Otherwise we'll</i></td></tr>
<tr><th id="1398">1398</th><td><i>       need to not disrupt the current contents.  */</i></td></tr>
<tr><th id="1399">1399</th><td>    <a class="local col8 ref" href="#898z_tl" title='z_tl' data-ref="898z_tl">z_tl</a> = <a class="macro" href="../../tcg/tcg-op.h.html#998" title="tcg_const_i64" data-ref="_M/tcg_const_tl">tcg_const_tl</a>(<var>0</var>);</td></tr>
<tr><th id="1400">1400</th><td>    <b>if</b> (<a class="tu ref" href="#cc_op_live" title='cc_op_live' data-use='r' data-ref="cc_op_live">cc_op_live</a>[<a class="local col9 ref" href="#889s" title='s' data-ref="889s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cc_op" title='DisasContext::cc_op' data-use='r' data-ref="DisasContext::cc_op">cc_op</a>] &amp; <a class="enum" href="#USES_CC_DST" title='USES_CC_DST' data-ref="USES_CC_DST">USES_CC_DST</a>) {</td></tr>
<tr><th id="1401">1401</th><td>        <a class="macro" href="../../tcg/tcg-op.h.html#1000" title="tcg_gen_movcond_i64" data-ref="_M/tcg_gen_movcond_tl">tcg_gen_movcond_tl</a>(<a class="enum" href="../../tcg/tcg.h.html#TCG_COND_NE" title='TCG_COND_NE' data-ref="TCG_COND_NE">TCG_COND_NE</a>, <a class="tu ref" href="#cpu_cc_dst" title='cpu_cc_dst' data-use='r' data-ref="cpu_cc_dst">cpu_cc_dst</a>, <a class="local col3 ref" href="#893count" title='count' data-ref="893count">count</a>, <a class="local col8 ref" href="#898z_tl" title='z_tl' data-ref="898z_tl">z_tl</a>,</td></tr>
<tr><th id="1402">1402</th><td>                           <a class="local col1 ref" href="#891result" title='result' data-ref="891result">result</a>, <a class="tu ref" href="#cpu_cc_dst" title='cpu_cc_dst' data-use='r' data-ref="cpu_cc_dst">cpu_cc_dst</a>);</td></tr>
<tr><th id="1403">1403</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1404">1404</th><td>        <a class="macro" href="../../tcg/tcg-op.h.html#920" title="tcg_gen_mov_i64" data-ref="_M/tcg_gen_mov_tl">tcg_gen_mov_tl</a>(<a class="tu ref" href="#cpu_cc_dst" title='cpu_cc_dst' data-use='r' data-ref="cpu_cc_dst">cpu_cc_dst</a>, <a class="local col1 ref" href="#891result" title='result' data-ref="891result">result</a>);</td></tr>
<tr><th id="1405">1405</th><td>    }</td></tr>
<tr><th id="1406">1406</th><td>    <b>if</b> (<a class="tu ref" href="#cc_op_live" title='cc_op_live' data-use='r' data-ref="cc_op_live">cc_op_live</a>[<a class="local col9 ref" href="#889s" title='s' data-ref="889s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cc_op" title='DisasContext::cc_op' data-use='r' data-ref="DisasContext::cc_op">cc_op</a>] &amp; <a class="enum" href="#USES_CC_SRC" title='USES_CC_SRC' data-ref="USES_CC_SRC">USES_CC_SRC</a>) {</td></tr>
<tr><th id="1407">1407</th><td>        <a class="macro" href="../../tcg/tcg-op.h.html#1000" title="tcg_gen_movcond_i64" data-ref="_M/tcg_gen_movcond_tl">tcg_gen_movcond_tl</a>(<a class="enum" href="../../tcg/tcg.h.html#TCG_COND_NE" title='TCG_COND_NE' data-ref="TCG_COND_NE">TCG_COND_NE</a>, <a class="tu ref" href="#cpu_cc_src" title='cpu_cc_src' data-use='r' data-ref="cpu_cc_src">cpu_cc_src</a>, <a class="local col3 ref" href="#893count" title='count' data-ref="893count">count</a>, <a class="local col8 ref" href="#898z_tl" title='z_tl' data-ref="898z_tl">z_tl</a>,</td></tr>
<tr><th id="1408">1408</th><td>                           <a class="local col2 ref" href="#892shm1" title='shm1' data-ref="892shm1">shm1</a>, <a class="tu ref" href="#cpu_cc_src" title='cpu_cc_src' data-use='r' data-ref="cpu_cc_src">cpu_cc_src</a>);</td></tr>
<tr><th id="1409">1409</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1410">1410</th><td>        <a class="macro" href="../../tcg/tcg-op.h.html#920" title="tcg_gen_mov_i64" data-ref="_M/tcg_gen_mov_tl">tcg_gen_mov_tl</a>(<a class="tu ref" href="#cpu_cc_src" title='cpu_cc_src' data-use='r' data-ref="cpu_cc_src">cpu_cc_src</a>, <a class="local col2 ref" href="#892shm1" title='shm1' data-ref="892shm1">shm1</a>);</td></tr>
<tr><th id="1411">1411</th><td>    }</td></tr>
<tr><th id="1412">1412</th><td>    <a class="macro" href="../../tcg/tcg-op.h.html#826" title="tcg_temp_free_i64" data-ref="_M/tcg_temp_free">tcg_temp_free</a>(<a class="local col8 ref" href="#898z_tl" title='z_tl' data-ref="898z_tl">z_tl</a>);</td></tr>
<tr><th id="1413">1413</th><td></td></tr>
<tr><th id="1414">1414</th><td>    <i>/* Get the two potential CC_OP values into temporaries.  */</i></td></tr>
<tr><th id="1415">1415</th><td>    <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_movi_i32" title='tcg_gen_movi_i32' data-ref="tcg_gen_movi_i32">tcg_gen_movi_i32</a>(<a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, (<a class="local col4 ref" href="#894is_right" title='is_right' data-ref="894is_right">is_right</a> ? <a class="enum" href="cpu.h.html#CC_OP_SARB" title='CC_OP_SARB' data-ref="CC_OP_SARB">CC_OP_SARB</a> : <a class="enum" href="cpu.h.html#CC_OP_SHLB" title='CC_OP_SHLB' data-ref="CC_OP_SHLB">CC_OP_SHLB</a>) + <a class="local col0 ref" href="#890ot" title='ot' data-ref="890ot">ot</a>);</td></tr>
<tr><th id="1416">1416</th><td>    <b>if</b> (<a class="local col9 ref" href="#889s" title='s' data-ref="889s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cc_op" title='DisasContext::cc_op' data-use='r' data-ref="DisasContext::cc_op">cc_op</a> == <a class="enum" href="cpu.h.html#CC_OP_DYNAMIC" title='CC_OP_DYNAMIC' data-ref="CC_OP_DYNAMIC">CC_OP_DYNAMIC</a>) {</td></tr>
<tr><th id="1417">1417</th><td>        <a class="local col7 ref" href="#897oldop" title='oldop' data-ref="897oldop">oldop</a> = <a class="tu ref" href="#cpu_cc_op" title='cpu_cc_op' data-use='r' data-ref="cpu_cc_op">cpu_cc_op</a>;</td></tr>
<tr><th id="1418">1418</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1419">1419</th><td>        <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_movi_i32" title='tcg_gen_movi_i32' data-ref="tcg_gen_movi_i32">tcg_gen_movi_i32</a>(<a class="tu ref" href="#cpu_tmp3_i32" title='cpu_tmp3_i32' data-use='r' data-ref="cpu_tmp3_i32">cpu_tmp3_i32</a>, <a class="local col9 ref" href="#889s" title='s' data-ref="889s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cc_op" title='DisasContext::cc_op' data-use='r' data-ref="DisasContext::cc_op">cc_op</a>);</td></tr>
<tr><th id="1420">1420</th><td>        <a class="local col7 ref" href="#897oldop" title='oldop' data-ref="897oldop">oldop</a> = <a class="tu ref" href="#cpu_tmp3_i32" title='cpu_tmp3_i32' data-use='r' data-ref="cpu_tmp3_i32">cpu_tmp3_i32</a>;</td></tr>
<tr><th id="1421">1421</th><td>    }</td></tr>
<tr><th id="1422">1422</th><td></td></tr>
<tr><th id="1423">1423</th><td>    <i>/* Conditionally store the CC_OP value.  */</i></td></tr>
<tr><th id="1424">1424</th><td>    <a class="local col5 ref" href="#895z32" title='z32' data-ref="895z32">z32</a> = <a class="ref" href="../../tcg/tcg.h.html#tcg_const_i32" title='tcg_const_i32' data-ref="tcg_const_i32">tcg_const_i32</a>(<var>0</var>);</td></tr>
<tr><th id="1425">1425</th><td>    <a class="local col6 ref" href="#896s32" title='s32' data-ref="896s32">s32</a> = <a class="ref" href="../../tcg/tcg.h.html#tcg_temp_new_i32" title='tcg_temp_new_i32' data-ref="tcg_temp_new_i32">tcg_temp_new_i32</a>();</td></tr>
<tr><th id="1426">1426</th><td>    <a class="macro" href="../../tcg/tcg-op.h.html#962" title="tcg_gen_extrl_i64_i32" data-ref="_M/tcg_gen_trunc_tl_i32">tcg_gen_trunc_tl_i32</a>(<a class="local col6 ref" href="#896s32" title='s32' data-ref="896s32">s32</a>, <a class="local col3 ref" href="#893count" title='count' data-ref="893count">count</a>);</td></tr>
<tr><th id="1427">1427</th><td>    <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_movcond_i32" title='tcg_gen_movcond_i32' data-ref="tcg_gen_movcond_i32">tcg_gen_movcond_i32</a>(<a class="enum" href="../../tcg/tcg.h.html#TCG_COND_NE" title='TCG_COND_NE' data-ref="TCG_COND_NE">TCG_COND_NE</a>, <a class="tu ref" href="#cpu_cc_op" title='cpu_cc_op' data-use='r' data-ref="cpu_cc_op">cpu_cc_op</a>, <a class="local col6 ref" href="#896s32" title='s32' data-ref="896s32">s32</a>, <a class="local col5 ref" href="#895z32" title='z32' data-ref="895z32">z32</a>, <a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <a class="local col7 ref" href="#897oldop" title='oldop' data-ref="897oldop">oldop</a>);</td></tr>
<tr><th id="1428">1428</th><td>    <a class="ref" href="../../tcg/tcg.h.html#tcg_temp_free_i32" title='tcg_temp_free_i32' data-ref="tcg_temp_free_i32">tcg_temp_free_i32</a>(<a class="local col5 ref" href="#895z32" title='z32' data-ref="895z32">z32</a>);</td></tr>
<tr><th id="1429">1429</th><td>    <a class="ref" href="../../tcg/tcg.h.html#tcg_temp_free_i32" title='tcg_temp_free_i32' data-ref="tcg_temp_free_i32">tcg_temp_free_i32</a>(<a class="local col6 ref" href="#896s32" title='s32' data-ref="896s32">s32</a>);</td></tr>
<tr><th id="1430">1430</th><td></td></tr>
<tr><th id="1431">1431</th><td>    <i>/* The CC_OP value is no longer predictable.  */</i></td></tr>
<tr><th id="1432">1432</th><td>    <a class="tu ref" href="#set_cc_op" title='set_cc_op' data-use='c' data-ref="set_cc_op">set_cc_op</a>(<a class="local col9 ref" href="#889s" title='s' data-ref="889s">s</a>, <a class="enum" href="cpu.h.html#CC_OP_DYNAMIC" title='CC_OP_DYNAMIC' data-ref="CC_OP_DYNAMIC">CC_OP_DYNAMIC</a>);</td></tr>
<tr><th id="1433">1433</th><td>}</td></tr>
<tr><th id="1434">1434</th><td></td></tr>
<tr><th id="1435">1435</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="gen_shift_rm_T1" title='gen_shift_rm_T1' data-type='void gen_shift_rm_T1(DisasContext * s, TCGMemOp ot, int op1, int is_right, int is_arith)' data-ref="gen_shift_rm_T1">gen_shift_rm_T1</dfn>(<a class="typedef" href="#DisasContext" title='DisasContext' data-type='struct DisasContext' data-ref="DisasContext">DisasContext</a> *<dfn class="local col9 decl" id="899s" title='s' data-type='DisasContext *' data-ref="899s">s</dfn>, <a class="typedef" href="../../tcg/tcg.h.html#TCGMemOp" title='TCGMemOp' data-type='enum TCGMemOp' data-ref="TCGMemOp">TCGMemOp</a> <dfn class="local col0 decl" id="900ot" title='ot' data-type='TCGMemOp' data-ref="900ot">ot</dfn>, <em>int</em> <dfn class="local col1 decl" id="901op1" title='op1' data-type='int' data-ref="901op1">op1</dfn>,</td></tr>
<tr><th id="1436">1436</th><td>                            <em>int</em> <dfn class="local col2 decl" id="902is_right" title='is_right' data-type='int' data-ref="902is_right">is_right</dfn>, <em>int</em> <dfn class="local col3 decl" id="903is_arith" title='is_arith' data-type='int' data-ref="903is_arith">is_arith</dfn>)</td></tr>
<tr><th id="1437">1437</th><td>{</td></tr>
<tr><th id="1438">1438</th><td>    <a class="typedef" href="../../include/exec/cpu-defs.h.html#target_ulong" title='target_ulong' data-type='uint64_t' data-ref="target_ulong">target_ulong</a> <dfn class="local col4 decl" id="904mask" title='mask' data-type='target_ulong' data-ref="904mask">mask</dfn> = (<a class="local col0 ref" href="#900ot" title='ot' data-ref="900ot">ot</a> == <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_64" title='TCGMemOp::MO_64' data-ref="TCGMemOp::MO_64">MO_64</a> ? <var>0x3f</var> : <var>0x1f</var>);</td></tr>
<tr><th id="1439">1439</th><td></td></tr>
<tr><th id="1440">1440</th><td>    <i>/* load */</i></td></tr>
<tr><th id="1441">1441</th><td>    <b>if</b> (<a class="local col1 ref" href="#901op1" title='op1' data-ref="901op1">op1</a> == <a class="enum" href="#OR_TMP0" title='OR_TMP0' data-ref="OR_TMP0">OR_TMP0</a>) {</td></tr>
<tr><th id="1442">1442</th><td>        <a class="tu ref" href="#gen_op_ld_v" title='gen_op_ld_v' data-use='c' data-ref="gen_op_ld_v">gen_op_ld_v</a>(<a class="local col9 ref" href="#899s" title='s' data-ref="899s">s</a>, <a class="local col0 ref" href="#900ot" title='ot' data-ref="900ot">ot</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>);</td></tr>
<tr><th id="1443">1443</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1444">1444</th><td>        <a class="tu ref" href="#gen_op_mov_v_reg" title='gen_op_mov_v_reg' data-use='c' data-ref="gen_op_mov_v_reg">gen_op_mov_v_reg</a>(<a class="local col0 ref" href="#900ot" title='ot' data-ref="900ot">ot</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="local col1 ref" href="#901op1" title='op1' data-ref="901op1">op1</a>);</td></tr>
<tr><th id="1445">1445</th><td>    }</td></tr>
<tr><th id="1446">1446</th><td></td></tr>
<tr><th id="1447">1447</th><td>    <a class="macro" href="../../tcg/tcg-op.h.html#939" title="tcg_gen_andi_i64" data-ref="_M/tcg_gen_andi_tl">tcg_gen_andi_tl</a>(<a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>, <a class="local col4 ref" href="#904mask" title='mask' data-ref="904mask">mask</a>);</td></tr>
<tr><th id="1448">1448</th><td>    <a class="macro" href="../../tcg/tcg-op.h.html#937" title="tcg_gen_subi_i64" data-ref="_M/tcg_gen_subi_tl">tcg_gen_subi_tl</a>(<a class="tu ref" href="#cpu_tmp0" title='cpu_tmp0' data-use='r' data-ref="cpu_tmp0">cpu_tmp0</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>, <var>1</var>);</td></tr>
<tr><th id="1449">1449</th><td></td></tr>
<tr><th id="1450">1450</th><td>    <b>if</b> (<a class="local col2 ref" href="#902is_right" title='is_right' data-ref="902is_right">is_right</a>) {</td></tr>
<tr><th id="1451">1451</th><td>        <b>if</b> (<a class="local col3 ref" href="#903is_arith" title='is_arith' data-ref="903is_arith">is_arith</a>) {</td></tr>
<tr><th id="1452">1452</th><td>            <a class="tu ref" href="#gen_exts" title='gen_exts' data-use='c' data-ref="gen_exts">gen_exts</a>(<a class="local col0 ref" href="#900ot" title='ot' data-ref="900ot">ot</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="1453">1453</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#949" title="tcg_gen_sar_i64" data-ref="_M/tcg_gen_sar_tl">tcg_gen_sar_tl</a>(<a class="tu ref" href="#cpu_tmp0" title='cpu_tmp0' data-use='r' data-ref="cpu_tmp0">cpu_tmp0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_tmp0" title='cpu_tmp0' data-use='r' data-ref="cpu_tmp0">cpu_tmp0</a>);</td></tr>
<tr><th id="1454">1454</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#949" title="tcg_gen_sar_i64" data-ref="_M/tcg_gen_sar_tl">tcg_gen_sar_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>);</td></tr>
<tr><th id="1455">1455</th><td>        } <b>else</b> {</td></tr>
<tr><th id="1456">1456</th><td>            <a class="tu ref" href="#gen_extu" title='gen_extu' data-use='c' data-ref="gen_extu">gen_extu</a>(<a class="local col0 ref" href="#900ot" title='ot' data-ref="900ot">ot</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="1457">1457</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#947" title="tcg_gen_shr_i64" data-ref="_M/tcg_gen_shr_tl">tcg_gen_shr_tl</a>(<a class="tu ref" href="#cpu_tmp0" title='cpu_tmp0' data-use='r' data-ref="cpu_tmp0">cpu_tmp0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_tmp0" title='cpu_tmp0' data-use='r' data-ref="cpu_tmp0">cpu_tmp0</a>);</td></tr>
<tr><th id="1458">1458</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#947" title="tcg_gen_shr_i64" data-ref="_M/tcg_gen_shr_tl">tcg_gen_shr_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>);</td></tr>
<tr><th id="1459">1459</th><td>        }</td></tr>
<tr><th id="1460">1460</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1461">1461</th><td>        <a class="macro" href="../../tcg/tcg-op.h.html#945" title="tcg_gen_shl_i64" data-ref="_M/tcg_gen_shl_tl">tcg_gen_shl_tl</a>(<a class="tu ref" href="#cpu_tmp0" title='cpu_tmp0' data-use='r' data-ref="cpu_tmp0">cpu_tmp0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_tmp0" title='cpu_tmp0' data-use='r' data-ref="cpu_tmp0">cpu_tmp0</a>);</td></tr>
<tr><th id="1462">1462</th><td>        <a class="macro" href="../../tcg/tcg-op.h.html#945" title="tcg_gen_shl_i64" data-ref="_M/tcg_gen_shl_tl">tcg_gen_shl_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>);</td></tr>
<tr><th id="1463">1463</th><td>    }</td></tr>
<tr><th id="1464">1464</th><td></td></tr>
<tr><th id="1465">1465</th><td>    <i>/* store */</i></td></tr>
<tr><th id="1466">1466</th><td>    <a class="tu ref" href="#gen_op_st_rm_T0_A0" title='gen_op_st_rm_T0_A0' data-use='c' data-ref="gen_op_st_rm_T0_A0">gen_op_st_rm_T0_A0</a>(<a class="local col9 ref" href="#899s" title='s' data-ref="899s">s</a>, <a class="local col0 ref" href="#900ot" title='ot' data-ref="900ot">ot</a>, <a class="local col1 ref" href="#901op1" title='op1' data-ref="901op1">op1</a>);</td></tr>
<tr><th id="1467">1467</th><td></td></tr>
<tr><th id="1468">1468</th><td>    <a class="tu ref" href="#gen_shift_flags" title='gen_shift_flags' data-use='c' data-ref="gen_shift_flags">gen_shift_flags</a>(<a class="local col9 ref" href="#899s" title='s' data-ref="899s">s</a>, <a class="local col0 ref" href="#900ot" title='ot' data-ref="900ot">ot</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_tmp0" title='cpu_tmp0' data-use='r' data-ref="cpu_tmp0">cpu_tmp0</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>, <a class="local col2 ref" href="#902is_right" title='is_right' data-ref="902is_right">is_right</a>);</td></tr>
<tr><th id="1469">1469</th><td>}</td></tr>
<tr><th id="1470">1470</th><td></td></tr>
<tr><th id="1471">1471</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="gen_shift_rm_im" title='gen_shift_rm_im' data-type='void gen_shift_rm_im(DisasContext * s, TCGMemOp ot, int op1, int op2, int is_right, int is_arith)' data-ref="gen_shift_rm_im">gen_shift_rm_im</dfn>(<a class="typedef" href="#DisasContext" title='DisasContext' data-type='struct DisasContext' data-ref="DisasContext">DisasContext</a> *<dfn class="local col5 decl" id="905s" title='s' data-type='DisasContext *' data-ref="905s">s</dfn>, <a class="typedef" href="../../tcg/tcg.h.html#TCGMemOp" title='TCGMemOp' data-type='enum TCGMemOp' data-ref="TCGMemOp">TCGMemOp</a> <dfn class="local col6 decl" id="906ot" title='ot' data-type='TCGMemOp' data-ref="906ot">ot</dfn>, <em>int</em> <dfn class="local col7 decl" id="907op1" title='op1' data-type='int' data-ref="907op1">op1</dfn>, <em>int</em> <dfn class="local col8 decl" id="908op2" title='op2' data-type='int' data-ref="908op2">op2</dfn>,</td></tr>
<tr><th id="1472">1472</th><td>                            <em>int</em> <dfn class="local col9 decl" id="909is_right" title='is_right' data-type='int' data-ref="909is_right">is_right</dfn>, <em>int</em> <dfn class="local col0 decl" id="910is_arith" title='is_arith' data-type='int' data-ref="910is_arith">is_arith</dfn>)</td></tr>
<tr><th id="1473">1473</th><td>{</td></tr>
<tr><th id="1474">1474</th><td>    <em>int</em> <dfn class="local col1 decl" id="911mask" title='mask' data-type='int' data-ref="911mask">mask</dfn> = (<a class="local col6 ref" href="#906ot" title='ot' data-ref="906ot">ot</a> == <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_64" title='TCGMemOp::MO_64' data-ref="TCGMemOp::MO_64">MO_64</a> ? <var>0x3f</var> : <var>0x1f</var>);</td></tr>
<tr><th id="1475">1475</th><td></td></tr>
<tr><th id="1476">1476</th><td>    <i>/* load */</i></td></tr>
<tr><th id="1477">1477</th><td>    <b>if</b> (<a class="local col7 ref" href="#907op1" title='op1' data-ref="907op1">op1</a> == <a class="enum" href="#OR_TMP0" title='OR_TMP0' data-ref="OR_TMP0">OR_TMP0</a>)</td></tr>
<tr><th id="1478">1478</th><td>        <a class="tu ref" href="#gen_op_ld_v" title='gen_op_ld_v' data-use='c' data-ref="gen_op_ld_v">gen_op_ld_v</a>(<a class="local col5 ref" href="#905s" title='s' data-ref="905s">s</a>, <a class="local col6 ref" href="#906ot" title='ot' data-ref="906ot">ot</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>);</td></tr>
<tr><th id="1479">1479</th><td>    <b>else</b></td></tr>
<tr><th id="1480">1480</th><td>        <a class="tu ref" href="#gen_op_mov_v_reg" title='gen_op_mov_v_reg' data-use='c' data-ref="gen_op_mov_v_reg">gen_op_mov_v_reg</a>(<a class="local col6 ref" href="#906ot" title='ot' data-ref="906ot">ot</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="local col7 ref" href="#907op1" title='op1' data-ref="907op1">op1</a>);</td></tr>
<tr><th id="1481">1481</th><td></td></tr>
<tr><th id="1482">1482</th><td>    <a class="local col8 ref" href="#908op2" title='op2' data-ref="908op2">op2</a> &amp;= <a class="local col1 ref" href="#911mask" title='mask' data-ref="911mask">mask</a>;</td></tr>
<tr><th id="1483">1483</th><td>    <b>if</b> (<a class="local col8 ref" href="#908op2" title='op2' data-ref="908op2">op2</a> != <var>0</var>) {</td></tr>
<tr><th id="1484">1484</th><td>        <b>if</b> (<a class="local col9 ref" href="#909is_right" title='is_right' data-ref="909is_right">is_right</a>) {</td></tr>
<tr><th id="1485">1485</th><td>            <b>if</b> (<a class="local col0 ref" href="#910is_arith" title='is_arith' data-ref="910is_arith">is_arith</a>) {</td></tr>
<tr><th id="1486">1486</th><td>                <a class="tu ref" href="#gen_exts" title='gen_exts' data-use='c' data-ref="gen_exts">gen_exts</a>(<a class="local col6 ref" href="#906ot" title='ot' data-ref="906ot">ot</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="1487">1487</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#950" title="tcg_gen_sari_i64" data-ref="_M/tcg_gen_sari_tl">tcg_gen_sari_tl</a>(<a class="tu ref" href="#cpu_tmp4" title='cpu_tmp4' data-use='r' data-ref="cpu_tmp4">cpu_tmp4</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="local col8 ref" href="#908op2" title='op2' data-ref="908op2">op2</a> - <var>1</var>);</td></tr>
<tr><th id="1488">1488</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#950" title="tcg_gen_sari_i64" data-ref="_M/tcg_gen_sari_tl">tcg_gen_sari_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="local col8 ref" href="#908op2" title='op2' data-ref="908op2">op2</a>);</td></tr>
<tr><th id="1489">1489</th><td>            } <b>else</b> {</td></tr>
<tr><th id="1490">1490</th><td>                <a class="tu ref" href="#gen_extu" title='gen_extu' data-use='c' data-ref="gen_extu">gen_extu</a>(<a class="local col6 ref" href="#906ot" title='ot' data-ref="906ot">ot</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="1491">1491</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#948" title="tcg_gen_shri_i64" data-ref="_M/tcg_gen_shri_tl">tcg_gen_shri_tl</a>(<a class="tu ref" href="#cpu_tmp4" title='cpu_tmp4' data-use='r' data-ref="cpu_tmp4">cpu_tmp4</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="local col8 ref" href="#908op2" title='op2' data-ref="908op2">op2</a> - <var>1</var>);</td></tr>
<tr><th id="1492">1492</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#948" title="tcg_gen_shri_i64" data-ref="_M/tcg_gen_shri_tl">tcg_gen_shri_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="local col8 ref" href="#908op2" title='op2' data-ref="908op2">op2</a>);</td></tr>
<tr><th id="1493">1493</th><td>            }</td></tr>
<tr><th id="1494">1494</th><td>        } <b>else</b> {</td></tr>
<tr><th id="1495">1495</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#946" title="tcg_gen_shli_i64" data-ref="_M/tcg_gen_shli_tl">tcg_gen_shli_tl</a>(<a class="tu ref" href="#cpu_tmp4" title='cpu_tmp4' data-use='r' data-ref="cpu_tmp4">cpu_tmp4</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="local col8 ref" href="#908op2" title='op2' data-ref="908op2">op2</a> - <var>1</var>);</td></tr>
<tr><th id="1496">1496</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#946" title="tcg_gen_shli_i64" data-ref="_M/tcg_gen_shli_tl">tcg_gen_shli_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="local col8 ref" href="#908op2" title='op2' data-ref="908op2">op2</a>);</td></tr>
<tr><th id="1497">1497</th><td>        }</td></tr>
<tr><th id="1498">1498</th><td>    }</td></tr>
<tr><th id="1499">1499</th><td></td></tr>
<tr><th id="1500">1500</th><td>    <i>/* store */</i></td></tr>
<tr><th id="1501">1501</th><td>    <a class="tu ref" href="#gen_op_st_rm_T0_A0" title='gen_op_st_rm_T0_A0' data-use='c' data-ref="gen_op_st_rm_T0_A0">gen_op_st_rm_T0_A0</a>(<a class="local col5 ref" href="#905s" title='s' data-ref="905s">s</a>, <a class="local col6 ref" href="#906ot" title='ot' data-ref="906ot">ot</a>, <a class="local col7 ref" href="#907op1" title='op1' data-ref="907op1">op1</a>);</td></tr>
<tr><th id="1502">1502</th><td></td></tr>
<tr><th id="1503">1503</th><td>    <i>/* update eflags if non zero shift */</i></td></tr>
<tr><th id="1504">1504</th><td>    <b>if</b> (<a class="local col8 ref" href="#908op2" title='op2' data-ref="908op2">op2</a> != <var>0</var>) {</td></tr>
<tr><th id="1505">1505</th><td>        <a class="macro" href="../../tcg/tcg-op.h.html#920" title="tcg_gen_mov_i64" data-ref="_M/tcg_gen_mov_tl">tcg_gen_mov_tl</a>(<a class="tu ref" href="#cpu_cc_src" title='cpu_cc_src' data-use='r' data-ref="cpu_cc_src">cpu_cc_src</a>, <a class="tu ref" href="#cpu_tmp4" title='cpu_tmp4' data-use='r' data-ref="cpu_tmp4">cpu_tmp4</a>);</td></tr>
<tr><th id="1506">1506</th><td>        <a class="macro" href="../../tcg/tcg-op.h.html#920" title="tcg_gen_mov_i64" data-ref="_M/tcg_gen_mov_tl">tcg_gen_mov_tl</a>(<a class="tu ref" href="#cpu_cc_dst" title='cpu_cc_dst' data-use='r' data-ref="cpu_cc_dst">cpu_cc_dst</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="1507">1507</th><td>        <a class="tu ref" href="#set_cc_op" title='set_cc_op' data-use='c' data-ref="set_cc_op">set_cc_op</a>(<a class="local col5 ref" href="#905s" title='s' data-ref="905s">s</a>, (<a class="local col9 ref" href="#909is_right" title='is_right' data-ref="909is_right">is_right</a> ? <a class="enum" href="cpu.h.html#CC_OP_SARB" title='CC_OP_SARB' data-ref="CC_OP_SARB">CC_OP_SARB</a> : <a class="enum" href="cpu.h.html#CC_OP_SHLB" title='CC_OP_SHLB' data-ref="CC_OP_SHLB">CC_OP_SHLB</a>) + <a class="local col6 ref" href="#906ot" title='ot' data-ref="906ot">ot</a>);</td></tr>
<tr><th id="1508">1508</th><td>    }</td></tr>
<tr><th id="1509">1509</th><td>}</td></tr>
<tr><th id="1510">1510</th><td></td></tr>
<tr><th id="1511">1511</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="gen_rot_rm_T1" title='gen_rot_rm_T1' data-type='void gen_rot_rm_T1(DisasContext * s, TCGMemOp ot, int op1, int is_right)' data-ref="gen_rot_rm_T1">gen_rot_rm_T1</dfn>(<a class="typedef" href="#DisasContext" title='DisasContext' data-type='struct DisasContext' data-ref="DisasContext">DisasContext</a> *<dfn class="local col2 decl" id="912s" title='s' data-type='DisasContext *' data-ref="912s">s</dfn>, <a class="typedef" href="../../tcg/tcg.h.html#TCGMemOp" title='TCGMemOp' data-type='enum TCGMemOp' data-ref="TCGMemOp">TCGMemOp</a> <dfn class="local col3 decl" id="913ot" title='ot' data-type='TCGMemOp' data-ref="913ot">ot</dfn>, <em>int</em> <dfn class="local col4 decl" id="914op1" title='op1' data-type='int' data-ref="914op1">op1</dfn>, <em>int</em> <dfn class="local col5 decl" id="915is_right" title='is_right' data-type='int' data-ref="915is_right">is_right</dfn>)</td></tr>
<tr><th id="1512">1512</th><td>{</td></tr>
<tr><th id="1513">1513</th><td>    <a class="typedef" href="../../include/exec/cpu-defs.h.html#target_ulong" title='target_ulong' data-type='uint64_t' data-ref="target_ulong">target_ulong</a> <dfn class="local col6 decl" id="916mask" title='mask' data-type='target_ulong' data-ref="916mask">mask</dfn> = (<a class="local col3 ref" href="#913ot" title='ot' data-ref="913ot">ot</a> == <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_64" title='TCGMemOp::MO_64' data-ref="TCGMemOp::MO_64">MO_64</a> ? <var>0x3f</var> : <var>0x1f</var>);</td></tr>
<tr><th id="1514">1514</th><td>    <a class="typedef" href="../../tcg/tcg.h.html#TCGv_i32" title='TCGv_i32' data-type='struct TCGv_i32_d *' data-ref="TCGv_i32">TCGv_i32</a> <dfn class="local col7 decl" id="917t0" title='t0' data-type='TCGv_i32' data-ref="917t0">t0</dfn>, <dfn class="local col8 decl" id="918t1" title='t1' data-type='TCGv_i32' data-ref="918t1">t1</dfn>;</td></tr>
<tr><th id="1515">1515</th><td></td></tr>
<tr><th id="1516">1516</th><td>    <i>/* load */</i></td></tr>
<tr><th id="1517">1517</th><td>    <b>if</b> (<a class="local col4 ref" href="#914op1" title='op1' data-ref="914op1">op1</a> == <a class="enum" href="#OR_TMP0" title='OR_TMP0' data-ref="OR_TMP0">OR_TMP0</a>) {</td></tr>
<tr><th id="1518">1518</th><td>        <a class="tu ref" href="#gen_op_ld_v" title='gen_op_ld_v' data-use='c' data-ref="gen_op_ld_v">gen_op_ld_v</a>(<a class="local col2 ref" href="#912s" title='s' data-ref="912s">s</a>, <a class="local col3 ref" href="#913ot" title='ot' data-ref="913ot">ot</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>);</td></tr>
<tr><th id="1519">1519</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1520">1520</th><td>        <a class="tu ref" href="#gen_op_mov_v_reg" title='gen_op_mov_v_reg' data-use='c' data-ref="gen_op_mov_v_reg">gen_op_mov_v_reg</a>(<a class="local col3 ref" href="#913ot" title='ot' data-ref="913ot">ot</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="local col4 ref" href="#914op1" title='op1' data-ref="914op1">op1</a>);</td></tr>
<tr><th id="1521">1521</th><td>    }</td></tr>
<tr><th id="1522">1522</th><td></td></tr>
<tr><th id="1523">1523</th><td>    <a class="macro" href="../../tcg/tcg-op.h.html#939" title="tcg_gen_andi_i64" data-ref="_M/tcg_gen_andi_tl">tcg_gen_andi_tl</a>(<a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>, <a class="local col6 ref" href="#916mask" title='mask' data-ref="916mask">mask</a>);</td></tr>
<tr><th id="1524">1524</th><td></td></tr>
<tr><th id="1525">1525</th><td>    <b>switch</b> (<a class="local col3 ref" href="#913ot" title='ot' data-ref="913ot">ot</a>) {</td></tr>
<tr><th id="1526">1526</th><td>    <b>case</b> <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_8" title='TCGMemOp::MO_8' data-ref="TCGMemOp::MO_8">MO_8</a>:</td></tr>
<tr><th id="1527">1527</th><td>        <i>/* Replicate the 8-bit input so that a 32-bit rotate works.  */</i></td></tr>
<tr><th id="1528">1528</th><td>        <a class="macro" href="../../tcg/tcg-op.h.html#968" title="tcg_gen_ext8u_i64" data-ref="_M/tcg_gen_ext8u_tl">tcg_gen_ext8u_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="1529">1529</th><td>        <a class="macro" href="../../tcg/tcg-op.h.html#956" title="tcg_gen_muli_i64" data-ref="_M/tcg_gen_muli_tl">tcg_gen_muli_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <var>0x01010101</var>);</td></tr>
<tr><th id="1530">1530</th><td>        <b>goto</b> <a class="lbl" href="#919do_long" data-ref="919do_long">do_long</a>;</td></tr>
<tr><th id="1531">1531</th><td>    <b>case</b> <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_16" title='TCGMemOp::MO_16' data-ref="TCGMemOp::MO_16">MO_16</a>:</td></tr>
<tr><th id="1532">1532</th><td>        <i>/* Replicate the 16-bit input so that a 32-bit rotate works.  */</i></td></tr>
<tr><th id="1533">1533</th><td>        <a class="macro" href="../../tcg/tcg-op.h.html#994" title="tcg_gen_deposit_i64" data-ref="_M/tcg_gen_deposit_tl">tcg_gen_deposit_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <var>16</var>, <var>16</var>);</td></tr>
<tr><th id="1534">1534</th><td>        <b>goto</b> <a class="lbl" href="#919do_long" data-ref="919do_long">do_long</a>;</td></tr>
<tr><th id="1535">1535</th><td>    <dfn class="lbl" id="919do_long" data-ref="919do_long">do_long</dfn>:</td></tr>
<tr><th id="1536">1536</th><td><u>#<span data-ppcond="1536">ifdef</span> <a class="macro" href="../../x86_64-softmmu/config-target.h.html#2" data-ref="_M/TARGET_X86_64">TARGET_X86_64</a></u></td></tr>
<tr><th id="1537">1537</th><td>    <b>case</b> <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_32" title='TCGMemOp::MO_32' data-ref="TCGMemOp::MO_32">MO_32</a>:</td></tr>
<tr><th id="1538">1538</th><td>        <a class="macro" href="../../tcg/tcg-op.h.html#962" title="tcg_gen_extrl_i64_i32" data-ref="_M/tcg_gen_trunc_tl_i32">tcg_gen_trunc_tl_i32</a>(<a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="1539">1539</th><td>        <a class="macro" href="../../tcg/tcg-op.h.html#962" title="tcg_gen_extrl_i64_i32" data-ref="_M/tcg_gen_trunc_tl_i32">tcg_gen_trunc_tl_i32</a>(<a class="tu ref" href="#cpu_tmp3_i32" title='cpu_tmp3_i32' data-use='r' data-ref="cpu_tmp3_i32">cpu_tmp3_i32</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>);</td></tr>
<tr><th id="1540">1540</th><td>        <b>if</b> (<a class="local col5 ref" href="#915is_right" title='is_right' data-ref="915is_right">is_right</a>) {</td></tr>
<tr><th id="1541">1541</th><td>            <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_rotr_i32" title='tcg_gen_rotr_i32' data-ref="tcg_gen_rotr_i32">tcg_gen_rotr_i32</a>(<a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <a class="tu ref" href="#cpu_tmp3_i32" title='cpu_tmp3_i32' data-use='r' data-ref="cpu_tmp3_i32">cpu_tmp3_i32</a>);</td></tr>
<tr><th id="1542">1542</th><td>        } <b>else</b> {</td></tr>
<tr><th id="1543">1543</th><td>            <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_rotl_i32" title='tcg_gen_rotl_i32' data-ref="tcg_gen_rotl_i32">tcg_gen_rotl_i32</a>(<a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <a class="tu ref" href="#cpu_tmp3_i32" title='cpu_tmp3_i32' data-use='r' data-ref="cpu_tmp3_i32">cpu_tmp3_i32</a>);</td></tr>
<tr><th id="1544">1544</th><td>        }</td></tr>
<tr><th id="1545">1545</th><td>        <a class="macro" href="../../tcg/tcg-op.h.html#964" title="tcg_gen_extu_i32_i64" data-ref="_M/tcg_gen_extu_i32_tl">tcg_gen_extu_i32_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>);</td></tr>
<tr><th id="1546">1546</th><td>        <b>break</b>;</td></tr>
<tr><th id="1547">1547</th><td><u>#<span data-ppcond="1536">endif</span></u></td></tr>
<tr><th id="1548">1548</th><td>    <b>default</b>:</td></tr>
<tr><th id="1549">1549</th><td>        <b>if</b> (<a class="local col5 ref" href="#915is_right" title='is_right' data-ref="915is_right">is_right</a>) {</td></tr>
<tr><th id="1550">1550</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#992" title="tcg_gen_rotr_i64" data-ref="_M/tcg_gen_rotr_tl">tcg_gen_rotr_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>);</td></tr>
<tr><th id="1551">1551</th><td>        } <b>else</b> {</td></tr>
<tr><th id="1552">1552</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#990" title="tcg_gen_rotl_i64" data-ref="_M/tcg_gen_rotl_tl">tcg_gen_rotl_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>);</td></tr>
<tr><th id="1553">1553</th><td>        }</td></tr>
<tr><th id="1554">1554</th><td>        <b>break</b>;</td></tr>
<tr><th id="1555">1555</th><td>    }</td></tr>
<tr><th id="1556">1556</th><td></td></tr>
<tr><th id="1557">1557</th><td>    <i>/* store */</i></td></tr>
<tr><th id="1558">1558</th><td>    <a class="tu ref" href="#gen_op_st_rm_T0_A0" title='gen_op_st_rm_T0_A0' data-use='c' data-ref="gen_op_st_rm_T0_A0">gen_op_st_rm_T0_A0</a>(<a class="local col2 ref" href="#912s" title='s' data-ref="912s">s</a>, <a class="local col3 ref" href="#913ot" title='ot' data-ref="913ot">ot</a>, <a class="local col4 ref" href="#914op1" title='op1' data-ref="914op1">op1</a>);</td></tr>
<tr><th id="1559">1559</th><td></td></tr>
<tr><th id="1560">1560</th><td>    <i>/* We'll need the flags computed into CC_SRC.  */</i></td></tr>
<tr><th id="1561">1561</th><td>    <a class="tu ref" href="#gen_compute_eflags" title='gen_compute_eflags' data-use='c' data-ref="gen_compute_eflags">gen_compute_eflags</a>(<a class="local col2 ref" href="#912s" title='s' data-ref="912s">s</a>);</td></tr>
<tr><th id="1562">1562</th><td></td></tr>
<tr><th id="1563">1563</th><td>    <i>/* The value that was "rotated out" is now present at the other end</i></td></tr>
<tr><th id="1564">1564</th><td><i>       of the word.  Compute C into CC_DST and O into CC_SRC2.  Note that</i></td></tr>
<tr><th id="1565">1565</th><td><i>       since we've computed the flags into CC_SRC, these variables are</i></td></tr>
<tr><th id="1566">1566</th><td><i>       currently dead.  */</i></td></tr>
<tr><th id="1567">1567</th><td>    <b>if</b> (<a class="local col5 ref" href="#915is_right" title='is_right' data-ref="915is_right">is_right</a>) {</td></tr>
<tr><th id="1568">1568</th><td>        <a class="macro" href="../../tcg/tcg-op.h.html#948" title="tcg_gen_shri_i64" data-ref="_M/tcg_gen_shri_tl">tcg_gen_shri_tl</a>(<a class="tu ref" href="#cpu_cc_src2" title='cpu_cc_src2' data-use='r' data-ref="cpu_cc_src2">cpu_cc_src2</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="local col6 ref" href="#916mask" title='mask' data-ref="916mask">mask</a> - <var>1</var>);</td></tr>
<tr><th id="1569">1569</th><td>        <a class="macro" href="../../tcg/tcg-op.h.html#948" title="tcg_gen_shri_i64" data-ref="_M/tcg_gen_shri_tl">tcg_gen_shri_tl</a>(<a class="tu ref" href="#cpu_cc_dst" title='cpu_cc_dst' data-use='r' data-ref="cpu_cc_dst">cpu_cc_dst</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="local col6 ref" href="#916mask" title='mask' data-ref="916mask">mask</a>);</td></tr>
<tr><th id="1570">1570</th><td>        <a class="macro" href="../../tcg/tcg-op.h.html#939" title="tcg_gen_andi_i64" data-ref="_M/tcg_gen_andi_tl">tcg_gen_andi_tl</a>(<a class="tu ref" href="#cpu_cc_dst" title='cpu_cc_dst' data-use='r' data-ref="cpu_cc_dst">cpu_cc_dst</a>, <a class="tu ref" href="#cpu_cc_dst" title='cpu_cc_dst' data-use='r' data-ref="cpu_cc_dst">cpu_cc_dst</a>, <var>1</var>);</td></tr>
<tr><th id="1571">1571</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1572">1572</th><td>        <a class="macro" href="../../tcg/tcg-op.h.html#948" title="tcg_gen_shri_i64" data-ref="_M/tcg_gen_shri_tl">tcg_gen_shri_tl</a>(<a class="tu ref" href="#cpu_cc_src2" title='cpu_cc_src2' data-use='r' data-ref="cpu_cc_src2">cpu_cc_src2</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="local col6 ref" href="#916mask" title='mask' data-ref="916mask">mask</a>);</td></tr>
<tr><th id="1573">1573</th><td>        <a class="macro" href="../../tcg/tcg-op.h.html#939" title="tcg_gen_andi_i64" data-ref="_M/tcg_gen_andi_tl">tcg_gen_andi_tl</a>(<a class="tu ref" href="#cpu_cc_dst" title='cpu_cc_dst' data-use='r' data-ref="cpu_cc_dst">cpu_cc_dst</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <var>1</var>);</td></tr>
<tr><th id="1574">1574</th><td>    }</td></tr>
<tr><th id="1575">1575</th><td>    <a class="macro" href="../../tcg/tcg-op.h.html#939" title="tcg_gen_andi_i64" data-ref="_M/tcg_gen_andi_tl">tcg_gen_andi_tl</a>(<a class="tu ref" href="#cpu_cc_src2" title='cpu_cc_src2' data-use='r' data-ref="cpu_cc_src2">cpu_cc_src2</a>, <a class="tu ref" href="#cpu_cc_src2" title='cpu_cc_src2' data-use='r' data-ref="cpu_cc_src2">cpu_cc_src2</a>, <var>1</var>);</td></tr>
<tr><th id="1576">1576</th><td>    <a class="macro" href="../../tcg/tcg-op.h.html#942" title="tcg_gen_xor_i64" data-ref="_M/tcg_gen_xor_tl">tcg_gen_xor_tl</a>(<a class="tu ref" href="#cpu_cc_src2" title='cpu_cc_src2' data-use='r' data-ref="cpu_cc_src2">cpu_cc_src2</a>, <a class="tu ref" href="#cpu_cc_src2" title='cpu_cc_src2' data-use='r' data-ref="cpu_cc_src2">cpu_cc_src2</a>, <a class="tu ref" href="#cpu_cc_dst" title='cpu_cc_dst' data-use='r' data-ref="cpu_cc_dst">cpu_cc_dst</a>);</td></tr>
<tr><th id="1577">1577</th><td></td></tr>
<tr><th id="1578">1578</th><td>    <i>/* Now conditionally store the new CC_OP value.  If the shift count</i></td></tr>
<tr><th id="1579">1579</th><td><i>       is 0 we keep the CC_OP_EFLAGS setting so that only CC_SRC is live.</i></td></tr>
<tr><th id="1580">1580</th><td><i>       Otherwise reuse CC_OP_ADCOX which have the C and O flags split out</i></td></tr>
<tr><th id="1581">1581</th><td><i>       exactly as we computed above.  */</i></td></tr>
<tr><th id="1582">1582</th><td>    <a class="local col7 ref" href="#917t0" title='t0' data-ref="917t0">t0</a> = <a class="ref" href="../../tcg/tcg.h.html#tcg_const_i32" title='tcg_const_i32' data-ref="tcg_const_i32">tcg_const_i32</a>(<var>0</var>);</td></tr>
<tr><th id="1583">1583</th><td>    <a class="local col8 ref" href="#918t1" title='t1' data-ref="918t1">t1</a> = <a class="ref" href="../../tcg/tcg.h.html#tcg_temp_new_i32" title='tcg_temp_new_i32' data-ref="tcg_temp_new_i32">tcg_temp_new_i32</a>();</td></tr>
<tr><th id="1584">1584</th><td>    <a class="macro" href="../../tcg/tcg-op.h.html#962" title="tcg_gen_extrl_i64_i32" data-ref="_M/tcg_gen_trunc_tl_i32">tcg_gen_trunc_tl_i32</a>(<a class="local col8 ref" href="#918t1" title='t1' data-ref="918t1">t1</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>);</td></tr>
<tr><th id="1585">1585</th><td>    <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_movi_i32" title='tcg_gen_movi_i32' data-ref="tcg_gen_movi_i32">tcg_gen_movi_i32</a>(<a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <a class="enum" href="cpu.h.html#CC_OP_ADCOX" title='CC_OP_ADCOX' data-ref="CC_OP_ADCOX">CC_OP_ADCOX</a>); </td></tr>
<tr><th id="1586">1586</th><td>    <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_movi_i32" title='tcg_gen_movi_i32' data-ref="tcg_gen_movi_i32">tcg_gen_movi_i32</a>(<a class="tu ref" href="#cpu_tmp3_i32" title='cpu_tmp3_i32' data-use='r' data-ref="cpu_tmp3_i32">cpu_tmp3_i32</a>, <a class="enum" href="cpu.h.html#CC_OP_EFLAGS" title='CC_OP_EFLAGS' data-ref="CC_OP_EFLAGS">CC_OP_EFLAGS</a>);</td></tr>
<tr><th id="1587">1587</th><td>    <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_movcond_i32" title='tcg_gen_movcond_i32' data-ref="tcg_gen_movcond_i32">tcg_gen_movcond_i32</a>(<a class="enum" href="../../tcg/tcg.h.html#TCG_COND_NE" title='TCG_COND_NE' data-ref="TCG_COND_NE">TCG_COND_NE</a>, <a class="tu ref" href="#cpu_cc_op" title='cpu_cc_op' data-use='r' data-ref="cpu_cc_op">cpu_cc_op</a>, <a class="local col8 ref" href="#918t1" title='t1' data-ref="918t1">t1</a>, <a class="local col7 ref" href="#917t0" title='t0' data-ref="917t0">t0</a>,</td></tr>
<tr><th id="1588">1588</th><td>                        <a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <a class="tu ref" href="#cpu_tmp3_i32" title='cpu_tmp3_i32' data-use='r' data-ref="cpu_tmp3_i32">cpu_tmp3_i32</a>);</td></tr>
<tr><th id="1589">1589</th><td>    <a class="ref" href="../../tcg/tcg.h.html#tcg_temp_free_i32" title='tcg_temp_free_i32' data-ref="tcg_temp_free_i32">tcg_temp_free_i32</a>(<a class="local col7 ref" href="#917t0" title='t0' data-ref="917t0">t0</a>);</td></tr>
<tr><th id="1590">1590</th><td>    <a class="ref" href="../../tcg/tcg.h.html#tcg_temp_free_i32" title='tcg_temp_free_i32' data-ref="tcg_temp_free_i32">tcg_temp_free_i32</a>(<a class="local col8 ref" href="#918t1" title='t1' data-ref="918t1">t1</a>);</td></tr>
<tr><th id="1591">1591</th><td></td></tr>
<tr><th id="1592">1592</th><td>    <i>/* The CC_OP value is no longer predictable.  */</i> </td></tr>
<tr><th id="1593">1593</th><td>    <a class="tu ref" href="#set_cc_op" title='set_cc_op' data-use='c' data-ref="set_cc_op">set_cc_op</a>(<a class="local col2 ref" href="#912s" title='s' data-ref="912s">s</a>, <a class="enum" href="cpu.h.html#CC_OP_DYNAMIC" title='CC_OP_DYNAMIC' data-ref="CC_OP_DYNAMIC">CC_OP_DYNAMIC</a>);</td></tr>
<tr><th id="1594">1594</th><td>}</td></tr>
<tr><th id="1595">1595</th><td></td></tr>
<tr><th id="1596">1596</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="gen_rot_rm_im" title='gen_rot_rm_im' data-type='void gen_rot_rm_im(DisasContext * s, TCGMemOp ot, int op1, int op2, int is_right)' data-ref="gen_rot_rm_im">gen_rot_rm_im</dfn>(<a class="typedef" href="#DisasContext" title='DisasContext' data-type='struct DisasContext' data-ref="DisasContext">DisasContext</a> *<dfn class="local col0 decl" id="920s" title='s' data-type='DisasContext *' data-ref="920s">s</dfn>, <a class="typedef" href="../../tcg/tcg.h.html#TCGMemOp" title='TCGMemOp' data-type='enum TCGMemOp' data-ref="TCGMemOp">TCGMemOp</a> <dfn class="local col1 decl" id="921ot" title='ot' data-type='TCGMemOp' data-ref="921ot">ot</dfn>, <em>int</em> <dfn class="local col2 decl" id="922op1" title='op1' data-type='int' data-ref="922op1">op1</dfn>, <em>int</em> <dfn class="local col3 decl" id="923op2" title='op2' data-type='int' data-ref="923op2">op2</dfn>,</td></tr>
<tr><th id="1597">1597</th><td>                          <em>int</em> <dfn class="local col4 decl" id="924is_right" title='is_right' data-type='int' data-ref="924is_right">is_right</dfn>)</td></tr>
<tr><th id="1598">1598</th><td>{</td></tr>
<tr><th id="1599">1599</th><td>    <em>int</em> <dfn class="local col5 decl" id="925mask" title='mask' data-type='int' data-ref="925mask">mask</dfn> = (<a class="local col1 ref" href="#921ot" title='ot' data-ref="921ot">ot</a> == <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_64" title='TCGMemOp::MO_64' data-ref="TCGMemOp::MO_64">MO_64</a> ? <var>0x3f</var> : <var>0x1f</var>);</td></tr>
<tr><th id="1600">1600</th><td>    <em>int</em> <dfn class="local col6 decl" id="926shift" title='shift' data-type='int' data-ref="926shift">shift</dfn>;</td></tr>
<tr><th id="1601">1601</th><td></td></tr>
<tr><th id="1602">1602</th><td>    <i>/* load */</i></td></tr>
<tr><th id="1603">1603</th><td>    <b>if</b> (<a class="local col2 ref" href="#922op1" title='op1' data-ref="922op1">op1</a> == <a class="enum" href="#OR_TMP0" title='OR_TMP0' data-ref="OR_TMP0">OR_TMP0</a>) {</td></tr>
<tr><th id="1604">1604</th><td>        <a class="tu ref" href="#gen_op_ld_v" title='gen_op_ld_v' data-use='c' data-ref="gen_op_ld_v">gen_op_ld_v</a>(<a class="local col0 ref" href="#920s" title='s' data-ref="920s">s</a>, <a class="local col1 ref" href="#921ot" title='ot' data-ref="921ot">ot</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>);</td></tr>
<tr><th id="1605">1605</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1606">1606</th><td>        <a class="tu ref" href="#gen_op_mov_v_reg" title='gen_op_mov_v_reg' data-use='c' data-ref="gen_op_mov_v_reg">gen_op_mov_v_reg</a>(<a class="local col1 ref" href="#921ot" title='ot' data-ref="921ot">ot</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="local col2 ref" href="#922op1" title='op1' data-ref="922op1">op1</a>);</td></tr>
<tr><th id="1607">1607</th><td>    }</td></tr>
<tr><th id="1608">1608</th><td></td></tr>
<tr><th id="1609">1609</th><td>    <a class="local col3 ref" href="#923op2" title='op2' data-ref="923op2">op2</a> &amp;= <a class="local col5 ref" href="#925mask" title='mask' data-ref="925mask">mask</a>;</td></tr>
<tr><th id="1610">1610</th><td>    <b>if</b> (<a class="local col3 ref" href="#923op2" title='op2' data-ref="923op2">op2</a> != <var>0</var>) {</td></tr>
<tr><th id="1611">1611</th><td>        <b>switch</b> (<a class="local col1 ref" href="#921ot" title='ot' data-ref="921ot">ot</a>) {</td></tr>
<tr><th id="1612">1612</th><td><u>#<span data-ppcond="1612">ifdef</span> <a class="macro" href="../../x86_64-softmmu/config-target.h.html#2" data-ref="_M/TARGET_X86_64">TARGET_X86_64</a></u></td></tr>
<tr><th id="1613">1613</th><td>        <b>case</b> <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_32" title='TCGMemOp::MO_32' data-ref="TCGMemOp::MO_32">MO_32</a>:</td></tr>
<tr><th id="1614">1614</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#962" title="tcg_gen_extrl_i64_i32" data-ref="_M/tcg_gen_trunc_tl_i32">tcg_gen_trunc_tl_i32</a>(<a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="1615">1615</th><td>            <b>if</b> (<a class="local col4 ref" href="#924is_right" title='is_right' data-ref="924is_right">is_right</a>) {</td></tr>
<tr><th id="1616">1616</th><td>                <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_rotri_i32" title='tcg_gen_rotri_i32' data-ref="tcg_gen_rotri_i32">tcg_gen_rotri_i32</a>(<a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <a class="local col3 ref" href="#923op2" title='op2' data-ref="923op2">op2</a>);</td></tr>
<tr><th id="1617">1617</th><td>            } <b>else</b> {</td></tr>
<tr><th id="1618">1618</th><td>                <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_rotli_i32" title='tcg_gen_rotli_i32' data-ref="tcg_gen_rotli_i32">tcg_gen_rotli_i32</a>(<a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <a class="local col3 ref" href="#923op2" title='op2' data-ref="923op2">op2</a>);</td></tr>
<tr><th id="1619">1619</th><td>            }</td></tr>
<tr><th id="1620">1620</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#964" title="tcg_gen_extu_i32_i64" data-ref="_M/tcg_gen_extu_i32_tl">tcg_gen_extu_i32_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>);</td></tr>
<tr><th id="1621">1621</th><td>            <b>break</b>;</td></tr>
<tr><th id="1622">1622</th><td><u>#<span data-ppcond="1612">endif</span></u></td></tr>
<tr><th id="1623">1623</th><td>        <b>default</b>:</td></tr>
<tr><th id="1624">1624</th><td>            <b>if</b> (<a class="local col4 ref" href="#924is_right" title='is_right' data-ref="924is_right">is_right</a>) {</td></tr>
<tr><th id="1625">1625</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#993" title="tcg_gen_rotri_i64" data-ref="_M/tcg_gen_rotri_tl">tcg_gen_rotri_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="local col3 ref" href="#923op2" title='op2' data-ref="923op2">op2</a>);</td></tr>
<tr><th id="1626">1626</th><td>            } <b>else</b> {</td></tr>
<tr><th id="1627">1627</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#991" title="tcg_gen_rotli_i64" data-ref="_M/tcg_gen_rotli_tl">tcg_gen_rotli_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="local col3 ref" href="#923op2" title='op2' data-ref="923op2">op2</a>);</td></tr>
<tr><th id="1628">1628</th><td>            }</td></tr>
<tr><th id="1629">1629</th><td>            <b>break</b>;</td></tr>
<tr><th id="1630">1630</th><td>        <b>case</b> <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_8" title='TCGMemOp::MO_8' data-ref="TCGMemOp::MO_8">MO_8</a>:</td></tr>
<tr><th id="1631">1631</th><td>            <a class="local col5 ref" href="#925mask" title='mask' data-ref="925mask">mask</a> = <var>7</var>;</td></tr>
<tr><th id="1632">1632</th><td>            <b>goto</b> <a class="lbl" href="#927do_shifts" data-ref="927do_shifts">do_shifts</a>;</td></tr>
<tr><th id="1633">1633</th><td>        <b>case</b> <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_16" title='TCGMemOp::MO_16' data-ref="TCGMemOp::MO_16">MO_16</a>:</td></tr>
<tr><th id="1634">1634</th><td>            <a class="local col5 ref" href="#925mask" title='mask' data-ref="925mask">mask</a> = <var>15</var>;</td></tr>
<tr><th id="1635">1635</th><td>        <dfn class="lbl" id="927do_shifts" data-ref="927do_shifts">do_shifts</dfn>:</td></tr>
<tr><th id="1636">1636</th><td>            <a class="local col6 ref" href="#926shift" title='shift' data-ref="926shift">shift</a> = <a class="local col3 ref" href="#923op2" title='op2' data-ref="923op2">op2</a> &amp; <a class="local col5 ref" href="#925mask" title='mask' data-ref="925mask">mask</a>;</td></tr>
<tr><th id="1637">1637</th><td>            <b>if</b> (<a class="local col4 ref" href="#924is_right" title='is_right' data-ref="924is_right">is_right</a>) {</td></tr>
<tr><th id="1638">1638</th><td>                <a class="local col6 ref" href="#926shift" title='shift' data-ref="926shift">shift</a> = <a class="local col5 ref" href="#925mask" title='mask' data-ref="925mask">mask</a> + <var>1</var> - <a class="local col6 ref" href="#926shift" title='shift' data-ref="926shift">shift</a>;</td></tr>
<tr><th id="1639">1639</th><td>            }</td></tr>
<tr><th id="1640">1640</th><td>            <a class="tu ref" href="#gen_extu" title='gen_extu' data-use='c' data-ref="gen_extu">gen_extu</a>(<a class="local col1 ref" href="#921ot" title='ot' data-ref="921ot">ot</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="1641">1641</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#946" title="tcg_gen_shli_i64" data-ref="_M/tcg_gen_shli_tl">tcg_gen_shli_tl</a>(<a class="tu ref" href="#cpu_tmp0" title='cpu_tmp0' data-use='r' data-ref="cpu_tmp0">cpu_tmp0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="local col6 ref" href="#926shift" title='shift' data-ref="926shift">shift</a>);</td></tr>
<tr><th id="1642">1642</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#948" title="tcg_gen_shri_i64" data-ref="_M/tcg_gen_shri_tl">tcg_gen_shri_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="local col5 ref" href="#925mask" title='mask' data-ref="925mask">mask</a> + <var>1</var> - <a class="local col6 ref" href="#926shift" title='shift' data-ref="926shift">shift</a>);</td></tr>
<tr><th id="1643">1643</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#940" title="tcg_gen_or_i64" data-ref="_M/tcg_gen_or_tl">tcg_gen_or_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_tmp0" title='cpu_tmp0' data-use='r' data-ref="cpu_tmp0">cpu_tmp0</a>);</td></tr>
<tr><th id="1644">1644</th><td>            <b>break</b>;</td></tr>
<tr><th id="1645">1645</th><td>        }</td></tr>
<tr><th id="1646">1646</th><td>    }</td></tr>
<tr><th id="1647">1647</th><td></td></tr>
<tr><th id="1648">1648</th><td>    <i>/* store */</i></td></tr>
<tr><th id="1649">1649</th><td>    <a class="tu ref" href="#gen_op_st_rm_T0_A0" title='gen_op_st_rm_T0_A0' data-use='c' data-ref="gen_op_st_rm_T0_A0">gen_op_st_rm_T0_A0</a>(<a class="local col0 ref" href="#920s" title='s' data-ref="920s">s</a>, <a class="local col1 ref" href="#921ot" title='ot' data-ref="921ot">ot</a>, <a class="local col2 ref" href="#922op1" title='op1' data-ref="922op1">op1</a>);</td></tr>
<tr><th id="1650">1650</th><td></td></tr>
<tr><th id="1651">1651</th><td>    <b>if</b> (<a class="local col3 ref" href="#923op2" title='op2' data-ref="923op2">op2</a> != <var>0</var>) {</td></tr>
<tr><th id="1652">1652</th><td>        <i>/* Compute the flags into CC_SRC.  */</i></td></tr>
<tr><th id="1653">1653</th><td>        <a class="tu ref" href="#gen_compute_eflags" title='gen_compute_eflags' data-use='c' data-ref="gen_compute_eflags">gen_compute_eflags</a>(<a class="local col0 ref" href="#920s" title='s' data-ref="920s">s</a>);</td></tr>
<tr><th id="1654">1654</th><td></td></tr>
<tr><th id="1655">1655</th><td>        <i>/* The value that was "rotated out" is now present at the other end</i></td></tr>
<tr><th id="1656">1656</th><td><i>           of the word.  Compute C into CC_DST and O into CC_SRC2.  Note that</i></td></tr>
<tr><th id="1657">1657</th><td><i>           since we've computed the flags into CC_SRC, these variables are</i></td></tr>
<tr><th id="1658">1658</th><td><i>           currently dead.  */</i></td></tr>
<tr><th id="1659">1659</th><td>        <b>if</b> (<a class="local col4 ref" href="#924is_right" title='is_right' data-ref="924is_right">is_right</a>) {</td></tr>
<tr><th id="1660">1660</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#948" title="tcg_gen_shri_i64" data-ref="_M/tcg_gen_shri_tl">tcg_gen_shri_tl</a>(<a class="tu ref" href="#cpu_cc_src2" title='cpu_cc_src2' data-use='r' data-ref="cpu_cc_src2">cpu_cc_src2</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="local col5 ref" href="#925mask" title='mask' data-ref="925mask">mask</a> - <var>1</var>);</td></tr>
<tr><th id="1661">1661</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#948" title="tcg_gen_shri_i64" data-ref="_M/tcg_gen_shri_tl">tcg_gen_shri_tl</a>(<a class="tu ref" href="#cpu_cc_dst" title='cpu_cc_dst' data-use='r' data-ref="cpu_cc_dst">cpu_cc_dst</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="local col5 ref" href="#925mask" title='mask' data-ref="925mask">mask</a>);</td></tr>
<tr><th id="1662">1662</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#939" title="tcg_gen_andi_i64" data-ref="_M/tcg_gen_andi_tl">tcg_gen_andi_tl</a>(<a class="tu ref" href="#cpu_cc_dst" title='cpu_cc_dst' data-use='r' data-ref="cpu_cc_dst">cpu_cc_dst</a>, <a class="tu ref" href="#cpu_cc_dst" title='cpu_cc_dst' data-use='r' data-ref="cpu_cc_dst">cpu_cc_dst</a>, <var>1</var>);</td></tr>
<tr><th id="1663">1663</th><td>        } <b>else</b> {</td></tr>
<tr><th id="1664">1664</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#948" title="tcg_gen_shri_i64" data-ref="_M/tcg_gen_shri_tl">tcg_gen_shri_tl</a>(<a class="tu ref" href="#cpu_cc_src2" title='cpu_cc_src2' data-use='r' data-ref="cpu_cc_src2">cpu_cc_src2</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="local col5 ref" href="#925mask" title='mask' data-ref="925mask">mask</a>);</td></tr>
<tr><th id="1665">1665</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#939" title="tcg_gen_andi_i64" data-ref="_M/tcg_gen_andi_tl">tcg_gen_andi_tl</a>(<a class="tu ref" href="#cpu_cc_dst" title='cpu_cc_dst' data-use='r' data-ref="cpu_cc_dst">cpu_cc_dst</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <var>1</var>);</td></tr>
<tr><th id="1666">1666</th><td>        }</td></tr>
<tr><th id="1667">1667</th><td>        <a class="macro" href="../../tcg/tcg-op.h.html#939" title="tcg_gen_andi_i64" data-ref="_M/tcg_gen_andi_tl">tcg_gen_andi_tl</a>(<a class="tu ref" href="#cpu_cc_src2" title='cpu_cc_src2' data-use='r' data-ref="cpu_cc_src2">cpu_cc_src2</a>, <a class="tu ref" href="#cpu_cc_src2" title='cpu_cc_src2' data-use='r' data-ref="cpu_cc_src2">cpu_cc_src2</a>, <var>1</var>);</td></tr>
<tr><th id="1668">1668</th><td>        <a class="macro" href="../../tcg/tcg-op.h.html#942" title="tcg_gen_xor_i64" data-ref="_M/tcg_gen_xor_tl">tcg_gen_xor_tl</a>(<a class="tu ref" href="#cpu_cc_src2" title='cpu_cc_src2' data-use='r' data-ref="cpu_cc_src2">cpu_cc_src2</a>, <a class="tu ref" href="#cpu_cc_src2" title='cpu_cc_src2' data-use='r' data-ref="cpu_cc_src2">cpu_cc_src2</a>, <a class="tu ref" href="#cpu_cc_dst" title='cpu_cc_dst' data-use='r' data-ref="cpu_cc_dst">cpu_cc_dst</a>);</td></tr>
<tr><th id="1669">1669</th><td>        <a class="tu ref" href="#set_cc_op" title='set_cc_op' data-use='c' data-ref="set_cc_op">set_cc_op</a>(<a class="local col0 ref" href="#920s" title='s' data-ref="920s">s</a>, <a class="enum" href="cpu.h.html#CC_OP_ADCOX" title='CC_OP_ADCOX' data-ref="CC_OP_ADCOX">CC_OP_ADCOX</a>);</td></tr>
<tr><th id="1670">1670</th><td>    }</td></tr>
<tr><th id="1671">1671</th><td>}</td></tr>
<tr><th id="1672">1672</th><td></td></tr>
<tr><th id="1673">1673</th><td><i  data-doc="gen_rotc_rm_T1">/* XXX: add faster immediate = 1 case */</i></td></tr>
<tr><th id="1674">1674</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="gen_rotc_rm_T1" title='gen_rotc_rm_T1' data-type='void gen_rotc_rm_T1(DisasContext * s, TCGMemOp ot, int op1, int is_right)' data-ref="gen_rotc_rm_T1">gen_rotc_rm_T1</dfn>(<a class="typedef" href="#DisasContext" title='DisasContext' data-type='struct DisasContext' data-ref="DisasContext">DisasContext</a> *<dfn class="local col8 decl" id="928s" title='s' data-type='DisasContext *' data-ref="928s">s</dfn>, <a class="typedef" href="../../tcg/tcg.h.html#TCGMemOp" title='TCGMemOp' data-type='enum TCGMemOp' data-ref="TCGMemOp">TCGMemOp</a> <dfn class="local col9 decl" id="929ot" title='ot' data-type='TCGMemOp' data-ref="929ot">ot</dfn>, <em>int</em> <dfn class="local col0 decl" id="930op1" title='op1' data-type='int' data-ref="930op1">op1</dfn>,</td></tr>
<tr><th id="1675">1675</th><td>                           <em>int</em> <dfn class="local col1 decl" id="931is_right" title='is_right' data-type='int' data-ref="931is_right">is_right</dfn>)</td></tr>
<tr><th id="1676">1676</th><td>{</td></tr>
<tr><th id="1677">1677</th><td>    <a class="tu ref" href="#gen_compute_eflags" title='gen_compute_eflags' data-use='c' data-ref="gen_compute_eflags">gen_compute_eflags</a>(<a class="local col8 ref" href="#928s" title='s' data-ref="928s">s</a>);</td></tr>
<tr><th id="1678">1678</th><td>    <a class="macro" href="../../../include/assert.h.html#88" title="((s-&gt;cc_op == CC_OP_EFLAGS) ? (void) (0) : __assert_fail (&quot;s-&gt;cc_op == CC_OP_EFLAGS&quot;, &quot;/home/jon/workspace/qemu/target/i386/translate.c&quot;, 1678, __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#928s" title='s' data-ref="928s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cc_op" title='DisasContext::cc_op' data-use='r' data-ref="DisasContext::cc_op">cc_op</a> == <a class="enum" href="cpu.h.html#CC_OP_EFLAGS" title='CC_OP_EFLAGS' data-ref="CC_OP_EFLAGS">CC_OP_EFLAGS</a>);</td></tr>
<tr><th id="1679">1679</th><td></td></tr>
<tr><th id="1680">1680</th><td>    <i>/* load */</i></td></tr>
<tr><th id="1681">1681</th><td>    <b>if</b> (<a class="local col0 ref" href="#930op1" title='op1' data-ref="930op1">op1</a> == <a class="enum" href="#OR_TMP0" title='OR_TMP0' data-ref="OR_TMP0">OR_TMP0</a>)</td></tr>
<tr><th id="1682">1682</th><td>        <a class="tu ref" href="#gen_op_ld_v" title='gen_op_ld_v' data-use='c' data-ref="gen_op_ld_v">gen_op_ld_v</a>(<a class="local col8 ref" href="#928s" title='s' data-ref="928s">s</a>, <a class="local col9 ref" href="#929ot" title='ot' data-ref="929ot">ot</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>);</td></tr>
<tr><th id="1683">1683</th><td>    <b>else</b></td></tr>
<tr><th id="1684">1684</th><td>        <a class="tu ref" href="#gen_op_mov_v_reg" title='gen_op_mov_v_reg' data-use='c' data-ref="gen_op_mov_v_reg">gen_op_mov_v_reg</a>(<a class="local col9 ref" href="#929ot" title='ot' data-ref="929ot">ot</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="local col0 ref" href="#930op1" title='op1' data-ref="930op1">op1</a>);</td></tr>
<tr><th id="1685">1685</th><td>    </td></tr>
<tr><th id="1686">1686</th><td>    <b>if</b> (<a class="local col1 ref" href="#931is_right" title='is_right' data-ref="931is_right">is_right</a>) {</td></tr>
<tr><th id="1687">1687</th><td>        <b>switch</b> (<a class="local col9 ref" href="#929ot" title='ot' data-ref="929ot">ot</a>) {</td></tr>
<tr><th id="1688">1688</th><td>        <b>case</b> <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_8" title='TCGMemOp::MO_8' data-ref="TCGMemOp::MO_8">MO_8</a>:</td></tr>
<tr><th id="1689">1689</th><td>            <a class="ref" href="helper.h.html#222" title='gen_helper_rcrb' data-ref="gen_helper_rcrb">gen_helper_rcrb</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>);</td></tr>
<tr><th id="1690">1690</th><td>            <b>break</b>;</td></tr>
<tr><th id="1691">1691</th><td>        <b>case</b> <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_16" title='TCGMemOp::MO_16' data-ref="TCGMemOp::MO_16">MO_16</a>:</td></tr>
<tr><th id="1692">1692</th><td>            <a class="ref" href="helper.h.html#223" title='gen_helper_rcrw' data-ref="gen_helper_rcrw">gen_helper_rcrw</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>);</td></tr>
<tr><th id="1693">1693</th><td>            <b>break</b>;</td></tr>
<tr><th id="1694">1694</th><td>        <b>case</b> <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_32" title='TCGMemOp::MO_32' data-ref="TCGMemOp::MO_32">MO_32</a>:</td></tr>
<tr><th id="1695">1695</th><td>            <a class="ref" href="helper.h.html#224" title='gen_helper_rcrl' data-ref="gen_helper_rcrl">gen_helper_rcrl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>);</td></tr>
<tr><th id="1696">1696</th><td>            <b>break</b>;</td></tr>
<tr><th id="1697">1697</th><td><u>#<span data-ppcond="1697">ifdef</span> <a class="macro" href="../../x86_64-softmmu/config-target.h.html#2" data-ref="_M/TARGET_X86_64">TARGET_X86_64</a></u></td></tr>
<tr><th id="1698">1698</th><td>        <b>case</b> <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_64" title='TCGMemOp::MO_64' data-ref="TCGMemOp::MO_64">MO_64</a>:</td></tr>
<tr><th id="1699">1699</th><td>            <a class="ref" href="helper.h.html#227" title='gen_helper_rcrq' data-ref="gen_helper_rcrq">gen_helper_rcrq</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>);</td></tr>
<tr><th id="1700">1700</th><td>            <b>break</b>;</td></tr>
<tr><th id="1701">1701</th><td><u>#<span data-ppcond="1697">endif</span></u></td></tr>
<tr><th id="1702">1702</th><td>        <b>default</b>:</td></tr>
<tr><th id="1703">1703</th><td>            <a class="macro" href="../../tcg/tcg.h.html#896" title="do { fprintf(stderr, &quot;%s:%d: tcg fatal error\n&quot;, &quot;/home/jon/workspace/qemu/target/i386/translate.c&quot;, 1703); abort();} while (0)" data-ref="_M/tcg_abort">tcg_abort</a>();</td></tr>
<tr><th id="1704">1704</th><td>        }</td></tr>
<tr><th id="1705">1705</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1706">1706</th><td>        <b>switch</b> (<a class="local col9 ref" href="#929ot" title='ot' data-ref="929ot">ot</a>) {</td></tr>
<tr><th id="1707">1707</th><td>        <b>case</b> <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_8" title='TCGMemOp::MO_8' data-ref="TCGMemOp::MO_8">MO_8</a>:</td></tr>
<tr><th id="1708">1708</th><td>            <a class="ref" href="helper.h.html#219" title='gen_helper_rclb' data-ref="gen_helper_rclb">gen_helper_rclb</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>);</td></tr>
<tr><th id="1709">1709</th><td>            <b>break</b>;</td></tr>
<tr><th id="1710">1710</th><td>        <b>case</b> <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_16" title='TCGMemOp::MO_16' data-ref="TCGMemOp::MO_16">MO_16</a>:</td></tr>
<tr><th id="1711">1711</th><td>            <a class="ref" href="helper.h.html#220" title='gen_helper_rclw' data-ref="gen_helper_rclw">gen_helper_rclw</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>);</td></tr>
<tr><th id="1712">1712</th><td>            <b>break</b>;</td></tr>
<tr><th id="1713">1713</th><td>        <b>case</b> <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_32" title='TCGMemOp::MO_32' data-ref="TCGMemOp::MO_32">MO_32</a>:</td></tr>
<tr><th id="1714">1714</th><td>            <a class="ref" href="helper.h.html#221" title='gen_helper_rcll' data-ref="gen_helper_rcll">gen_helper_rcll</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>);</td></tr>
<tr><th id="1715">1715</th><td>            <b>break</b>;</td></tr>
<tr><th id="1716">1716</th><td><u>#<span data-ppcond="1716">ifdef</span> <a class="macro" href="../../x86_64-softmmu/config-target.h.html#2" data-ref="_M/TARGET_X86_64">TARGET_X86_64</a></u></td></tr>
<tr><th id="1717">1717</th><td>        <b>case</b> <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_64" title='TCGMemOp::MO_64' data-ref="TCGMemOp::MO_64">MO_64</a>:</td></tr>
<tr><th id="1718">1718</th><td>            <a class="ref" href="helper.h.html#226" title='gen_helper_rclq' data-ref="gen_helper_rclq">gen_helper_rclq</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>);</td></tr>
<tr><th id="1719">1719</th><td>            <b>break</b>;</td></tr>
<tr><th id="1720">1720</th><td><u>#<span data-ppcond="1716">endif</span></u></td></tr>
<tr><th id="1721">1721</th><td>        <b>default</b>:</td></tr>
<tr><th id="1722">1722</th><td>            <a class="macro" href="../../tcg/tcg.h.html#896" title="do { fprintf(stderr, &quot;%s:%d: tcg fatal error\n&quot;, &quot;/home/jon/workspace/qemu/target/i386/translate.c&quot;, 1722); abort();} while (0)" data-ref="_M/tcg_abort">tcg_abort</a>();</td></tr>
<tr><th id="1723">1723</th><td>        }</td></tr>
<tr><th id="1724">1724</th><td>    }</td></tr>
<tr><th id="1725">1725</th><td>    <i>/* store */</i></td></tr>
<tr><th id="1726">1726</th><td>    <a class="tu ref" href="#gen_op_st_rm_T0_A0" title='gen_op_st_rm_T0_A0' data-use='c' data-ref="gen_op_st_rm_T0_A0">gen_op_st_rm_T0_A0</a>(<a class="local col8 ref" href="#928s" title='s' data-ref="928s">s</a>, <a class="local col9 ref" href="#929ot" title='ot' data-ref="929ot">ot</a>, <a class="local col0 ref" href="#930op1" title='op1' data-ref="930op1">op1</a>);</td></tr>
<tr><th id="1727">1727</th><td>}</td></tr>
<tr><th id="1728">1728</th><td></td></tr>
<tr><th id="1729">1729</th><td><i  data-doc="gen_shiftd_rm_T1">/* XXX: add faster immediate case */</i></td></tr>
<tr><th id="1730">1730</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="gen_shiftd_rm_T1" title='gen_shiftd_rm_T1' data-type='void gen_shiftd_rm_T1(DisasContext * s, TCGMemOp ot, int op1, _Bool is_right, TCGv_i64 count_in)' data-ref="gen_shiftd_rm_T1">gen_shiftd_rm_T1</dfn>(<a class="typedef" href="#DisasContext" title='DisasContext' data-type='struct DisasContext' data-ref="DisasContext">DisasContext</a> *<dfn class="local col2 decl" id="932s" title='s' data-type='DisasContext *' data-ref="932s">s</dfn>, <a class="typedef" href="../../tcg/tcg.h.html#TCGMemOp" title='TCGMemOp' data-type='enum TCGMemOp' data-ref="TCGMemOp">TCGMemOp</a> <dfn class="local col3 decl" id="933ot" title='ot' data-type='TCGMemOp' data-ref="933ot">ot</dfn>, <em>int</em> <dfn class="local col4 decl" id="934op1" title='op1' data-type='int' data-ref="934op1">op1</dfn>,</td></tr>
<tr><th id="1731">1731</th><td>                             <span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="local col5 decl" id="935is_right" title='is_right' data-type='_Bool' data-ref="935is_right">is_right</dfn>, <a class="macro" href="../../tcg/tcg.h.html#438" title="TCGv_i64" data-ref="_M/TCGv">TCGv</a> <dfn class="local col6 decl" id="936count_in" title='count_in' data-type='TCGv_i64' data-ref="936count_in">count_in</dfn>)</td></tr>
<tr><th id="1732">1732</th><td>{</td></tr>
<tr><th id="1733">1733</th><td>    <a class="typedef" href="../../include/exec/cpu-defs.h.html#target_ulong" title='target_ulong' data-type='uint64_t' data-ref="target_ulong">target_ulong</a> <dfn class="local col7 decl" id="937mask" title='mask' data-type='target_ulong' data-ref="937mask">mask</dfn> = (<a class="local col3 ref" href="#933ot" title='ot' data-ref="933ot">ot</a> == <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_64" title='TCGMemOp::MO_64' data-ref="TCGMemOp::MO_64">MO_64</a> ? <var>63</var> : <var>31</var>);</td></tr>
<tr><th id="1734">1734</th><td>    <a class="macro" href="../../tcg/tcg.h.html#438" title="TCGv_i64" data-ref="_M/TCGv">TCGv</a> <dfn class="local col8 decl" id="938count" title='count' data-type='TCGv_i64' data-ref="938count">count</dfn>;</td></tr>
<tr><th id="1735">1735</th><td></td></tr>
<tr><th id="1736">1736</th><td>    <i>/* load */</i></td></tr>
<tr><th id="1737">1737</th><td>    <b>if</b> (<a class="local col4 ref" href="#934op1" title='op1' data-ref="934op1">op1</a> == <a class="enum" href="#OR_TMP0" title='OR_TMP0' data-ref="OR_TMP0">OR_TMP0</a>) {</td></tr>
<tr><th id="1738">1738</th><td>        <a class="tu ref" href="#gen_op_ld_v" title='gen_op_ld_v' data-use='c' data-ref="gen_op_ld_v">gen_op_ld_v</a>(<a class="local col2 ref" href="#932s" title='s' data-ref="932s">s</a>, <a class="local col3 ref" href="#933ot" title='ot' data-ref="933ot">ot</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>);</td></tr>
<tr><th id="1739">1739</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1740">1740</th><td>        <a class="tu ref" href="#gen_op_mov_v_reg" title='gen_op_mov_v_reg' data-use='c' data-ref="gen_op_mov_v_reg">gen_op_mov_v_reg</a>(<a class="local col3 ref" href="#933ot" title='ot' data-ref="933ot">ot</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="local col4 ref" href="#934op1" title='op1' data-ref="934op1">op1</a>);</td></tr>
<tr><th id="1741">1741</th><td>    }</td></tr>
<tr><th id="1742">1742</th><td></td></tr>
<tr><th id="1743">1743</th><td>    <a class="local col8 ref" href="#938count" title='count' data-ref="938count">count</a> = <a class="macro" href="../../tcg/tcg-op.h.html#822" title="tcg_temp_new_i64()" data-ref="_M/tcg_temp_new">tcg_temp_new</a>();</td></tr>
<tr><th id="1744">1744</th><td>    <a class="macro" href="../../tcg/tcg-op.h.html#939" title="tcg_gen_andi_i64" data-ref="_M/tcg_gen_andi_tl">tcg_gen_andi_tl</a>(<a class="local col8 ref" href="#938count" title='count' data-ref="938count">count</a>, <a class="local col6 ref" href="#936count_in" title='count_in' data-ref="936count_in">count_in</a>, <a class="local col7 ref" href="#937mask" title='mask' data-ref="937mask">mask</a>);</td></tr>
<tr><th id="1745">1745</th><td></td></tr>
<tr><th id="1746">1746</th><td>    <b>switch</b> (<a class="local col3 ref" href="#933ot" title='ot' data-ref="933ot">ot</a>) {</td></tr>
<tr><th id="1747">1747</th><td>    <b>case</b> <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_16" title='TCGMemOp::MO_16' data-ref="TCGMemOp::MO_16">MO_16</a>:</td></tr>
<tr><th id="1748">1748</th><td>        <i>/* Note: we implement the Intel behaviour for shift count &gt; 16.</i></td></tr>
<tr><th id="1749">1749</th><td><i>           This means "shrdw C, B, A" shifts A:B:A &gt;&gt; C.  Build the B:A</i></td></tr>
<tr><th id="1750">1750</th><td><i>           portion by constructing it as a 32-bit value.  */</i></td></tr>
<tr><th id="1751">1751</th><td>        <b>if</b> (<a class="local col5 ref" href="#935is_right" title='is_right' data-ref="935is_right">is_right</a>) {</td></tr>
<tr><th id="1752">1752</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#994" title="tcg_gen_deposit_i64" data-ref="_M/tcg_gen_deposit_tl">tcg_gen_deposit_tl</a>(<a class="tu ref" href="#cpu_tmp0" title='cpu_tmp0' data-use='r' data-ref="cpu_tmp0">cpu_tmp0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>, <var>16</var>, <var>16</var>);</td></tr>
<tr><th id="1753">1753</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#920" title="tcg_gen_mov_i64" data-ref="_M/tcg_gen_mov_tl">tcg_gen_mov_tl</a>(<a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="1754">1754</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#920" title="tcg_gen_mov_i64" data-ref="_M/tcg_gen_mov_tl">tcg_gen_mov_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_tmp0" title='cpu_tmp0' data-use='r' data-ref="cpu_tmp0">cpu_tmp0</a>);</td></tr>
<tr><th id="1755">1755</th><td>        } <b>else</b> {</td></tr>
<tr><th id="1756">1756</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#994" title="tcg_gen_deposit_i64" data-ref="_M/tcg_gen_deposit_tl">tcg_gen_deposit_tl</a>(<a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>, <var>16</var>, <var>16</var>);</td></tr>
<tr><th id="1757">1757</th><td>        }</td></tr>
<tr><th id="1758">1758</th><td>        <i>/* FALLTHRU */</i></td></tr>
<tr><th id="1759">1759</th><td><u>#<span data-ppcond="1759">ifdef</span> <a class="macro" href="../../x86_64-softmmu/config-target.h.html#2" data-ref="_M/TARGET_X86_64">TARGET_X86_64</a></u></td></tr>
<tr><th id="1760">1760</th><td>    <b>case</b> <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_32" title='TCGMemOp::MO_32' data-ref="TCGMemOp::MO_32">MO_32</a>:</td></tr>
<tr><th id="1761">1761</th><td>        <i>/* Concatenate the two 32-bit values and use a 64-bit shift.  */</i></td></tr>
<tr><th id="1762">1762</th><td>        <a class="macro" href="../../tcg/tcg-op.h.html#937" title="tcg_gen_subi_i64" data-ref="_M/tcg_gen_subi_tl">tcg_gen_subi_tl</a>(<a class="tu ref" href="#cpu_tmp0" title='cpu_tmp0' data-use='r' data-ref="cpu_tmp0">cpu_tmp0</a>, <a class="local col8 ref" href="#938count" title='count' data-ref="938count">count</a>, <var>1</var>);</td></tr>
<tr><th id="1763">1763</th><td>        <b>if</b> (<a class="local col5 ref" href="#935is_right" title='is_right' data-ref="935is_right">is_right</a>) {</td></tr>
<tr><th id="1764">1764</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#977" title="tcg_gen_concat32_i64" data-ref="_M/tcg_gen_concat_tl_i64">tcg_gen_concat_tl_i64</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>);</td></tr>
<tr><th id="1765">1765</th><td>            <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_shr_i64" title='tcg_gen_shr_i64' data-ref="tcg_gen_shr_i64">tcg_gen_shr_i64</a>(<a class="tu ref" href="#cpu_tmp0" title='cpu_tmp0' data-use='r' data-ref="cpu_tmp0">cpu_tmp0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_tmp0" title='cpu_tmp0' data-use='r' data-ref="cpu_tmp0">cpu_tmp0</a>);</td></tr>
<tr><th id="1766">1766</th><td>            <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_shr_i64" title='tcg_gen_shr_i64' data-ref="tcg_gen_shr_i64">tcg_gen_shr_i64</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="local col8 ref" href="#938count" title='count' data-ref="938count">count</a>);</td></tr>
<tr><th id="1767">1767</th><td>        } <b>else</b> {</td></tr>
<tr><th id="1768">1768</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#977" title="tcg_gen_concat32_i64" data-ref="_M/tcg_gen_concat_tl_i64">tcg_gen_concat_tl_i64</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="1769">1769</th><td>            <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_shl_i64" title='tcg_gen_shl_i64' data-ref="tcg_gen_shl_i64">tcg_gen_shl_i64</a>(<a class="tu ref" href="#cpu_tmp0" title='cpu_tmp0' data-use='r' data-ref="cpu_tmp0">cpu_tmp0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_tmp0" title='cpu_tmp0' data-use='r' data-ref="cpu_tmp0">cpu_tmp0</a>);</td></tr>
<tr><th id="1770">1770</th><td>            <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_shl_i64" title='tcg_gen_shl_i64' data-ref="tcg_gen_shl_i64">tcg_gen_shl_i64</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="local col8 ref" href="#938count" title='count' data-ref="938count">count</a>);</td></tr>
<tr><th id="1771">1771</th><td>            <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_shri_i64" title='tcg_gen_shri_i64' data-ref="tcg_gen_shri_i64">tcg_gen_shri_i64</a>(<a class="tu ref" href="#cpu_tmp0" title='cpu_tmp0' data-use='r' data-ref="cpu_tmp0">cpu_tmp0</a>, <a class="tu ref" href="#cpu_tmp0" title='cpu_tmp0' data-use='r' data-ref="cpu_tmp0">cpu_tmp0</a>, <var>32</var>);</td></tr>
<tr><th id="1772">1772</th><td>            <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_shri_i64" title='tcg_gen_shri_i64' data-ref="tcg_gen_shri_i64">tcg_gen_shri_i64</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <var>32</var>);</td></tr>
<tr><th id="1773">1773</th><td>        }</td></tr>
<tr><th id="1774">1774</th><td>        <b>break</b>;</td></tr>
<tr><th id="1775">1775</th><td><u>#<span data-ppcond="1759">endif</span></u></td></tr>
<tr><th id="1776">1776</th><td>    <b>default</b>:</td></tr>
<tr><th id="1777">1777</th><td>        <a class="macro" href="../../tcg/tcg-op.h.html#937" title="tcg_gen_subi_i64" data-ref="_M/tcg_gen_subi_tl">tcg_gen_subi_tl</a>(<a class="tu ref" href="#cpu_tmp0" title='cpu_tmp0' data-use='r' data-ref="cpu_tmp0">cpu_tmp0</a>, <a class="local col8 ref" href="#938count" title='count' data-ref="938count">count</a>, <var>1</var>);</td></tr>
<tr><th id="1778">1778</th><td>        <b>if</b> (<a class="local col5 ref" href="#935is_right" title='is_right' data-ref="935is_right">is_right</a>) {</td></tr>
<tr><th id="1779">1779</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#947" title="tcg_gen_shr_i64" data-ref="_M/tcg_gen_shr_tl">tcg_gen_shr_tl</a>(<a class="tu ref" href="#cpu_tmp0" title='cpu_tmp0' data-use='r' data-ref="cpu_tmp0">cpu_tmp0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_tmp0" title='cpu_tmp0' data-use='r' data-ref="cpu_tmp0">cpu_tmp0</a>);</td></tr>
<tr><th id="1780">1780</th><td></td></tr>
<tr><th id="1781">1781</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#936" title="tcg_gen_subfi_i64" data-ref="_M/tcg_gen_subfi_tl">tcg_gen_subfi_tl</a>(<a class="tu ref" href="#cpu_tmp4" title='cpu_tmp4' data-use='r' data-ref="cpu_tmp4">cpu_tmp4</a>, <a class="local col7 ref" href="#937mask" title='mask' data-ref="937mask">mask</a> + <var>1</var>, <a class="local col8 ref" href="#938count" title='count' data-ref="938count">count</a>);</td></tr>
<tr><th id="1782">1782</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#947" title="tcg_gen_shr_i64" data-ref="_M/tcg_gen_shr_tl">tcg_gen_shr_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="local col8 ref" href="#938count" title='count' data-ref="938count">count</a>);</td></tr>
<tr><th id="1783">1783</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#945" title="tcg_gen_shl_i64" data-ref="_M/tcg_gen_shl_tl">tcg_gen_shl_tl</a>(<a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>, <a class="tu ref" href="#cpu_tmp4" title='cpu_tmp4' data-use='r' data-ref="cpu_tmp4">cpu_tmp4</a>);</td></tr>
<tr><th id="1784">1784</th><td>        } <b>else</b> {</td></tr>
<tr><th id="1785">1785</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#945" title="tcg_gen_shl_i64" data-ref="_M/tcg_gen_shl_tl">tcg_gen_shl_tl</a>(<a class="tu ref" href="#cpu_tmp0" title='cpu_tmp0' data-use='r' data-ref="cpu_tmp0">cpu_tmp0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_tmp0" title='cpu_tmp0' data-use='r' data-ref="cpu_tmp0">cpu_tmp0</a>);</td></tr>
<tr><th id="1786">1786</th><td>            <b>if</b> (<a class="local col3 ref" href="#933ot" title='ot' data-ref="933ot">ot</a> == <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_16" title='TCGMemOp::MO_16' data-ref="TCGMemOp::MO_16">MO_16</a>) {</td></tr>
<tr><th id="1787">1787</th><td>                <i>/* Only needed if count &gt; 16, for Intel behaviour.  */</i></td></tr>
<tr><th id="1788">1788</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#936" title="tcg_gen_subfi_i64" data-ref="_M/tcg_gen_subfi_tl">tcg_gen_subfi_tl</a>(<a class="tu ref" href="#cpu_tmp4" title='cpu_tmp4' data-use='r' data-ref="cpu_tmp4">cpu_tmp4</a>, <var>33</var>, <a class="local col8 ref" href="#938count" title='count' data-ref="938count">count</a>);</td></tr>
<tr><th id="1789">1789</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#947" title="tcg_gen_shr_i64" data-ref="_M/tcg_gen_shr_tl">tcg_gen_shr_tl</a>(<a class="tu ref" href="#cpu_tmp4" title='cpu_tmp4' data-use='r' data-ref="cpu_tmp4">cpu_tmp4</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>, <a class="tu ref" href="#cpu_tmp4" title='cpu_tmp4' data-use='r' data-ref="cpu_tmp4">cpu_tmp4</a>);</td></tr>
<tr><th id="1790">1790</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#940" title="tcg_gen_or_i64" data-ref="_M/tcg_gen_or_tl">tcg_gen_or_tl</a>(<a class="tu ref" href="#cpu_tmp0" title='cpu_tmp0' data-use='r' data-ref="cpu_tmp0">cpu_tmp0</a>, <a class="tu ref" href="#cpu_tmp0" title='cpu_tmp0' data-use='r' data-ref="cpu_tmp0">cpu_tmp0</a>, <a class="tu ref" href="#cpu_tmp4" title='cpu_tmp4' data-use='r' data-ref="cpu_tmp4">cpu_tmp4</a>);</td></tr>
<tr><th id="1791">1791</th><td>            }</td></tr>
<tr><th id="1792">1792</th><td></td></tr>
<tr><th id="1793">1793</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#936" title="tcg_gen_subfi_i64" data-ref="_M/tcg_gen_subfi_tl">tcg_gen_subfi_tl</a>(<a class="tu ref" href="#cpu_tmp4" title='cpu_tmp4' data-use='r' data-ref="cpu_tmp4">cpu_tmp4</a>, <a class="local col7 ref" href="#937mask" title='mask' data-ref="937mask">mask</a> + <var>1</var>, <a class="local col8 ref" href="#938count" title='count' data-ref="938count">count</a>);</td></tr>
<tr><th id="1794">1794</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#945" title="tcg_gen_shl_i64" data-ref="_M/tcg_gen_shl_tl">tcg_gen_shl_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="local col8 ref" href="#938count" title='count' data-ref="938count">count</a>);</td></tr>
<tr><th id="1795">1795</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#947" title="tcg_gen_shr_i64" data-ref="_M/tcg_gen_shr_tl">tcg_gen_shr_tl</a>(<a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>, <a class="tu ref" href="#cpu_tmp4" title='cpu_tmp4' data-use='r' data-ref="cpu_tmp4">cpu_tmp4</a>);</td></tr>
<tr><th id="1796">1796</th><td>        }</td></tr>
<tr><th id="1797">1797</th><td>        <a class="macro" href="../../tcg/tcg-op.h.html#919" title="tcg_gen_movi_i64" data-ref="_M/tcg_gen_movi_tl">tcg_gen_movi_tl</a>(<a class="tu ref" href="#cpu_tmp4" title='cpu_tmp4' data-use='r' data-ref="cpu_tmp4">cpu_tmp4</a>, <var>0</var>);</td></tr>
<tr><th id="1798">1798</th><td>        <a class="macro" href="../../tcg/tcg-op.h.html#1000" title="tcg_gen_movcond_i64" data-ref="_M/tcg_gen_movcond_tl">tcg_gen_movcond_tl</a>(<a class="enum" href="../../tcg/tcg.h.html#TCG_COND_EQ" title='TCG_COND_EQ' data-ref="TCG_COND_EQ">TCG_COND_EQ</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>, <a class="local col8 ref" href="#938count" title='count' data-ref="938count">count</a>, <a class="tu ref" href="#cpu_tmp4" title='cpu_tmp4' data-use='r' data-ref="cpu_tmp4">cpu_tmp4</a>,</td></tr>
<tr><th id="1799">1799</th><td>                           <a class="tu ref" href="#cpu_tmp4" title='cpu_tmp4' data-use='r' data-ref="cpu_tmp4">cpu_tmp4</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>);</td></tr>
<tr><th id="1800">1800</th><td>        <a class="macro" href="../../tcg/tcg-op.h.html#940" title="tcg_gen_or_i64" data-ref="_M/tcg_gen_or_tl">tcg_gen_or_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>);</td></tr>
<tr><th id="1801">1801</th><td>        <b>break</b>;</td></tr>
<tr><th id="1802">1802</th><td>    }</td></tr>
<tr><th id="1803">1803</th><td></td></tr>
<tr><th id="1804">1804</th><td>    <i>/* store */</i></td></tr>
<tr><th id="1805">1805</th><td>    <a class="tu ref" href="#gen_op_st_rm_T0_A0" title='gen_op_st_rm_T0_A0' data-use='c' data-ref="gen_op_st_rm_T0_A0">gen_op_st_rm_T0_A0</a>(<a class="local col2 ref" href="#932s" title='s' data-ref="932s">s</a>, <a class="local col3 ref" href="#933ot" title='ot' data-ref="933ot">ot</a>, <a class="local col4 ref" href="#934op1" title='op1' data-ref="934op1">op1</a>);</td></tr>
<tr><th id="1806">1806</th><td></td></tr>
<tr><th id="1807">1807</th><td>    <a class="tu ref" href="#gen_shift_flags" title='gen_shift_flags' data-use='c' data-ref="gen_shift_flags">gen_shift_flags</a>(<a class="local col2 ref" href="#932s" title='s' data-ref="932s">s</a>, <a class="local col3 ref" href="#933ot" title='ot' data-ref="933ot">ot</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_tmp0" title='cpu_tmp0' data-use='r' data-ref="cpu_tmp0">cpu_tmp0</a>, <a class="local col8 ref" href="#938count" title='count' data-ref="938count">count</a>, <a class="local col5 ref" href="#935is_right" title='is_right' data-ref="935is_right">is_right</a>);</td></tr>
<tr><th id="1808">1808</th><td>    <a class="macro" href="../../tcg/tcg-op.h.html#826" title="tcg_temp_free_i64" data-ref="_M/tcg_temp_free">tcg_temp_free</a>(<a class="local col8 ref" href="#938count" title='count' data-ref="938count">count</a>);</td></tr>
<tr><th id="1809">1809</th><td>}</td></tr>
<tr><th id="1810">1810</th><td></td></tr>
<tr><th id="1811">1811</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="gen_shift" title='gen_shift' data-type='void gen_shift(DisasContext * s1, int op, TCGMemOp ot, int d, int s)' data-ref="gen_shift">gen_shift</dfn>(<a class="typedef" href="#DisasContext" title='DisasContext' data-type='struct DisasContext' data-ref="DisasContext">DisasContext</a> *<dfn class="local col9 decl" id="939s1" title='s1' data-type='DisasContext *' data-ref="939s1">s1</dfn>, <em>int</em> <dfn class="local col0 decl" id="940op" title='op' data-type='int' data-ref="940op">op</dfn>, <a class="typedef" href="../../tcg/tcg.h.html#TCGMemOp" title='TCGMemOp' data-type='enum TCGMemOp' data-ref="TCGMemOp">TCGMemOp</a> <dfn class="local col1 decl" id="941ot" title='ot' data-type='TCGMemOp' data-ref="941ot">ot</dfn>, <em>int</em> <dfn class="local col2 decl" id="942d" title='d' data-type='int' data-ref="942d">d</dfn>, <em>int</em> <dfn class="local col3 decl" id="943s" title='s' data-type='int' data-ref="943s">s</dfn>)</td></tr>
<tr><th id="1812">1812</th><td>{</td></tr>
<tr><th id="1813">1813</th><td>    <b>if</b> (<a class="local col3 ref" href="#943s" title='s' data-ref="943s">s</a> != <a class="enum" href="#OR_TMP1" title='OR_TMP1' data-ref="OR_TMP1">OR_TMP1</a>)</td></tr>
<tr><th id="1814">1814</th><td>        <a class="tu ref" href="#gen_op_mov_v_reg" title='gen_op_mov_v_reg' data-use='c' data-ref="gen_op_mov_v_reg">gen_op_mov_v_reg</a>(<a class="local col1 ref" href="#941ot" title='ot' data-ref="941ot">ot</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>, <a class="local col3 ref" href="#943s" title='s' data-ref="943s">s</a>);</td></tr>
<tr><th id="1815">1815</th><td>    <b>switch</b>(<a class="local col0 ref" href="#940op" title='op' data-ref="940op">op</a>) {</td></tr>
<tr><th id="1816">1816</th><td>    <b>case</b> <a class="enum" href="#OP_ROL" title='OP_ROL' data-ref="OP_ROL">OP_ROL</a>:</td></tr>
<tr><th id="1817">1817</th><td>        <a class="tu ref" href="#gen_rot_rm_T1" title='gen_rot_rm_T1' data-use='c' data-ref="gen_rot_rm_T1">gen_rot_rm_T1</a>(<a class="local col9 ref" href="#939s1" title='s1' data-ref="939s1">s1</a>, <a class="local col1 ref" href="#941ot" title='ot' data-ref="941ot">ot</a>, <a class="local col2 ref" href="#942d" title='d' data-ref="942d">d</a>, <var>0</var>);</td></tr>
<tr><th id="1818">1818</th><td>        <b>break</b>;</td></tr>
<tr><th id="1819">1819</th><td>    <b>case</b> <a class="enum" href="#OP_ROR" title='OP_ROR' data-ref="OP_ROR">OP_ROR</a>:</td></tr>
<tr><th id="1820">1820</th><td>        <a class="tu ref" href="#gen_rot_rm_T1" title='gen_rot_rm_T1' data-use='c' data-ref="gen_rot_rm_T1">gen_rot_rm_T1</a>(<a class="local col9 ref" href="#939s1" title='s1' data-ref="939s1">s1</a>, <a class="local col1 ref" href="#941ot" title='ot' data-ref="941ot">ot</a>, <a class="local col2 ref" href="#942d" title='d' data-ref="942d">d</a>, <var>1</var>);</td></tr>
<tr><th id="1821">1821</th><td>        <b>break</b>;</td></tr>
<tr><th id="1822">1822</th><td>    <b>case</b> <a class="enum" href="#OP_SHL" title='OP_SHL' data-ref="OP_SHL">OP_SHL</a>:</td></tr>
<tr><th id="1823">1823</th><td>    <b>case</b> <a class="enum" href="#OP_SHL1" title='OP_SHL1' data-ref="OP_SHL1">OP_SHL1</a>:</td></tr>
<tr><th id="1824">1824</th><td>        <a class="tu ref" href="#gen_shift_rm_T1" title='gen_shift_rm_T1' data-use='c' data-ref="gen_shift_rm_T1">gen_shift_rm_T1</a>(<a class="local col9 ref" href="#939s1" title='s1' data-ref="939s1">s1</a>, <a class="local col1 ref" href="#941ot" title='ot' data-ref="941ot">ot</a>, <a class="local col2 ref" href="#942d" title='d' data-ref="942d">d</a>, <var>0</var>, <var>0</var>);</td></tr>
<tr><th id="1825">1825</th><td>        <b>break</b>;</td></tr>
<tr><th id="1826">1826</th><td>    <b>case</b> <a class="enum" href="#OP_SHR" title='OP_SHR' data-ref="OP_SHR">OP_SHR</a>:</td></tr>
<tr><th id="1827">1827</th><td>        <a class="tu ref" href="#gen_shift_rm_T1" title='gen_shift_rm_T1' data-use='c' data-ref="gen_shift_rm_T1">gen_shift_rm_T1</a>(<a class="local col9 ref" href="#939s1" title='s1' data-ref="939s1">s1</a>, <a class="local col1 ref" href="#941ot" title='ot' data-ref="941ot">ot</a>, <a class="local col2 ref" href="#942d" title='d' data-ref="942d">d</a>, <var>1</var>, <var>0</var>);</td></tr>
<tr><th id="1828">1828</th><td>        <b>break</b>;</td></tr>
<tr><th id="1829">1829</th><td>    <b>case</b> <a class="enum" href="#OP_SAR" title='OP_SAR' data-ref="OP_SAR">OP_SAR</a>:</td></tr>
<tr><th id="1830">1830</th><td>        <a class="tu ref" href="#gen_shift_rm_T1" title='gen_shift_rm_T1' data-use='c' data-ref="gen_shift_rm_T1">gen_shift_rm_T1</a>(<a class="local col9 ref" href="#939s1" title='s1' data-ref="939s1">s1</a>, <a class="local col1 ref" href="#941ot" title='ot' data-ref="941ot">ot</a>, <a class="local col2 ref" href="#942d" title='d' data-ref="942d">d</a>, <var>1</var>, <var>1</var>);</td></tr>
<tr><th id="1831">1831</th><td>        <b>break</b>;</td></tr>
<tr><th id="1832">1832</th><td>    <b>case</b> <a class="enum" href="#OP_RCL" title='OP_RCL' data-ref="OP_RCL">OP_RCL</a>:</td></tr>
<tr><th id="1833">1833</th><td>        <a class="tu ref" href="#gen_rotc_rm_T1" title='gen_rotc_rm_T1' data-use='c' data-ref="gen_rotc_rm_T1">gen_rotc_rm_T1</a>(<a class="local col9 ref" href="#939s1" title='s1' data-ref="939s1">s1</a>, <a class="local col1 ref" href="#941ot" title='ot' data-ref="941ot">ot</a>, <a class="local col2 ref" href="#942d" title='d' data-ref="942d">d</a>, <var>0</var>);</td></tr>
<tr><th id="1834">1834</th><td>        <b>break</b>;</td></tr>
<tr><th id="1835">1835</th><td>    <b>case</b> <a class="enum" href="#OP_RCR" title='OP_RCR' data-ref="OP_RCR">OP_RCR</a>:</td></tr>
<tr><th id="1836">1836</th><td>        <a class="tu ref" href="#gen_rotc_rm_T1" title='gen_rotc_rm_T1' data-use='c' data-ref="gen_rotc_rm_T1">gen_rotc_rm_T1</a>(<a class="local col9 ref" href="#939s1" title='s1' data-ref="939s1">s1</a>, <a class="local col1 ref" href="#941ot" title='ot' data-ref="941ot">ot</a>, <a class="local col2 ref" href="#942d" title='d' data-ref="942d">d</a>, <var>1</var>);</td></tr>
<tr><th id="1837">1837</th><td>        <b>break</b>;</td></tr>
<tr><th id="1838">1838</th><td>    }</td></tr>
<tr><th id="1839">1839</th><td>}</td></tr>
<tr><th id="1840">1840</th><td></td></tr>
<tr><th id="1841">1841</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="gen_shifti" title='gen_shifti' data-type='void gen_shifti(DisasContext * s1, int op, TCGMemOp ot, int d, int c)' data-ref="gen_shifti">gen_shifti</dfn>(<a class="typedef" href="#DisasContext" title='DisasContext' data-type='struct DisasContext' data-ref="DisasContext">DisasContext</a> *<dfn class="local col4 decl" id="944s1" title='s1' data-type='DisasContext *' data-ref="944s1">s1</dfn>, <em>int</em> <dfn class="local col5 decl" id="945op" title='op' data-type='int' data-ref="945op">op</dfn>, <a class="typedef" href="../../tcg/tcg.h.html#TCGMemOp" title='TCGMemOp' data-type='enum TCGMemOp' data-ref="TCGMemOp">TCGMemOp</a> <dfn class="local col6 decl" id="946ot" title='ot' data-type='TCGMemOp' data-ref="946ot">ot</dfn>, <em>int</em> <dfn class="local col7 decl" id="947d" title='d' data-type='int' data-ref="947d">d</dfn>, <em>int</em> <dfn class="local col8 decl" id="948c" title='c' data-type='int' data-ref="948c">c</dfn>)</td></tr>
<tr><th id="1842">1842</th><td>{</td></tr>
<tr><th id="1843">1843</th><td>    <b>switch</b>(<a class="local col5 ref" href="#945op" title='op' data-ref="945op">op</a>) {</td></tr>
<tr><th id="1844">1844</th><td>    <b>case</b> <a class="enum" href="#OP_ROL" title='OP_ROL' data-ref="OP_ROL">OP_ROL</a>:</td></tr>
<tr><th id="1845">1845</th><td>        <a class="tu ref" href="#gen_rot_rm_im" title='gen_rot_rm_im' data-use='c' data-ref="gen_rot_rm_im">gen_rot_rm_im</a>(<a class="local col4 ref" href="#944s1" title='s1' data-ref="944s1">s1</a>, <a class="local col6 ref" href="#946ot" title='ot' data-ref="946ot">ot</a>, <a class="local col7 ref" href="#947d" title='d' data-ref="947d">d</a>, <a class="local col8 ref" href="#948c" title='c' data-ref="948c">c</a>, <var>0</var>);</td></tr>
<tr><th id="1846">1846</th><td>        <b>break</b>;</td></tr>
<tr><th id="1847">1847</th><td>    <b>case</b> <a class="enum" href="#OP_ROR" title='OP_ROR' data-ref="OP_ROR">OP_ROR</a>:</td></tr>
<tr><th id="1848">1848</th><td>        <a class="tu ref" href="#gen_rot_rm_im" title='gen_rot_rm_im' data-use='c' data-ref="gen_rot_rm_im">gen_rot_rm_im</a>(<a class="local col4 ref" href="#944s1" title='s1' data-ref="944s1">s1</a>, <a class="local col6 ref" href="#946ot" title='ot' data-ref="946ot">ot</a>, <a class="local col7 ref" href="#947d" title='d' data-ref="947d">d</a>, <a class="local col8 ref" href="#948c" title='c' data-ref="948c">c</a>, <var>1</var>);</td></tr>
<tr><th id="1849">1849</th><td>        <b>break</b>;</td></tr>
<tr><th id="1850">1850</th><td>    <b>case</b> <a class="enum" href="#OP_SHL" title='OP_SHL' data-ref="OP_SHL">OP_SHL</a>:</td></tr>
<tr><th id="1851">1851</th><td>    <b>case</b> <a class="enum" href="#OP_SHL1" title='OP_SHL1' data-ref="OP_SHL1">OP_SHL1</a>:</td></tr>
<tr><th id="1852">1852</th><td>        <a class="tu ref" href="#gen_shift_rm_im" title='gen_shift_rm_im' data-use='c' data-ref="gen_shift_rm_im">gen_shift_rm_im</a>(<a class="local col4 ref" href="#944s1" title='s1' data-ref="944s1">s1</a>, <a class="local col6 ref" href="#946ot" title='ot' data-ref="946ot">ot</a>, <a class="local col7 ref" href="#947d" title='d' data-ref="947d">d</a>, <a class="local col8 ref" href="#948c" title='c' data-ref="948c">c</a>, <var>0</var>, <var>0</var>);</td></tr>
<tr><th id="1853">1853</th><td>        <b>break</b>;</td></tr>
<tr><th id="1854">1854</th><td>    <b>case</b> <a class="enum" href="#OP_SHR" title='OP_SHR' data-ref="OP_SHR">OP_SHR</a>:</td></tr>
<tr><th id="1855">1855</th><td>        <a class="tu ref" href="#gen_shift_rm_im" title='gen_shift_rm_im' data-use='c' data-ref="gen_shift_rm_im">gen_shift_rm_im</a>(<a class="local col4 ref" href="#944s1" title='s1' data-ref="944s1">s1</a>, <a class="local col6 ref" href="#946ot" title='ot' data-ref="946ot">ot</a>, <a class="local col7 ref" href="#947d" title='d' data-ref="947d">d</a>, <a class="local col8 ref" href="#948c" title='c' data-ref="948c">c</a>, <var>1</var>, <var>0</var>);</td></tr>
<tr><th id="1856">1856</th><td>        <b>break</b>;</td></tr>
<tr><th id="1857">1857</th><td>    <b>case</b> <a class="enum" href="#OP_SAR" title='OP_SAR' data-ref="OP_SAR">OP_SAR</a>:</td></tr>
<tr><th id="1858">1858</th><td>        <a class="tu ref" href="#gen_shift_rm_im" title='gen_shift_rm_im' data-use='c' data-ref="gen_shift_rm_im">gen_shift_rm_im</a>(<a class="local col4 ref" href="#944s1" title='s1' data-ref="944s1">s1</a>, <a class="local col6 ref" href="#946ot" title='ot' data-ref="946ot">ot</a>, <a class="local col7 ref" href="#947d" title='d' data-ref="947d">d</a>, <a class="local col8 ref" href="#948c" title='c' data-ref="948c">c</a>, <var>1</var>, <var>1</var>);</td></tr>
<tr><th id="1859">1859</th><td>        <b>break</b>;</td></tr>
<tr><th id="1860">1860</th><td>    <b>default</b>:</td></tr>
<tr><th id="1861">1861</th><td>        <i>/* currently not optimized */</i></td></tr>
<tr><th id="1862">1862</th><td>        <a class="macro" href="../../tcg/tcg-op.h.html#919" title="tcg_gen_movi_i64" data-ref="_M/tcg_gen_movi_tl">tcg_gen_movi_tl</a>(<a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>, <a class="local col8 ref" href="#948c" title='c' data-ref="948c">c</a>);</td></tr>
<tr><th id="1863">1863</th><td>        <a class="tu ref" href="#gen_shift" title='gen_shift' data-use='c' data-ref="gen_shift">gen_shift</a>(<a class="local col4 ref" href="#944s1" title='s1' data-ref="944s1">s1</a>, <a class="local col5 ref" href="#945op" title='op' data-ref="945op">op</a>, <a class="local col6 ref" href="#946ot" title='ot' data-ref="946ot">ot</a>, <a class="local col7 ref" href="#947d" title='d' data-ref="947d">d</a>, <a class="enum" href="#OR_TMP1" title='OR_TMP1' data-ref="OR_TMP1">OR_TMP1</a>);</td></tr>
<tr><th id="1864">1864</th><td>        <b>break</b>;</td></tr>
<tr><th id="1865">1865</th><td>    }</td></tr>
<tr><th id="1866">1866</th><td>}</td></tr>
<tr><th id="1867">1867</th><td></td></tr>
<tr><th id="1868">1868</th><td><i>/* Decompose an address.  */</i></td></tr>
<tr><th id="1869">1869</th><td></td></tr>
<tr><th id="1870">1870</th><td><b>typedef</b> <b>struct</b> <dfn class="type def" id="AddressParts" title='AddressParts' data-ref="AddressParts"><a class="type" href="#AddressParts" title='AddressParts' data-ref="AddressParts">AddressParts</a></dfn> {</td></tr>
<tr><th id="1871">1871</th><td>    <em>int</em> <dfn class="tu decl" id="AddressParts::def_seg" title='AddressParts::def_seg' data-type='int' data-ref="AddressParts::def_seg">def_seg</dfn>;</td></tr>
<tr><th id="1872">1872</th><td>    <em>int</em> <dfn class="tu decl" id="AddressParts::base" title='AddressParts::base' data-type='int' data-ref="AddressParts::base">base</dfn>;</td></tr>
<tr><th id="1873">1873</th><td>    <em>int</em> <dfn class="tu decl" id="AddressParts::index" title='AddressParts::index' data-type='int' data-ref="AddressParts::index">index</dfn>;</td></tr>
<tr><th id="1874">1874</th><td>    <em>int</em> <dfn class="tu decl" id="AddressParts::scale" title='AddressParts::scale' data-type='int' data-ref="AddressParts::scale">scale</dfn>;</td></tr>
<tr><th id="1875">1875</th><td>    <a class="typedef" href="../../include/exec/cpu-defs.h.html#target_long" title='target_long' data-type='int64_t' data-ref="target_long">target_long</a> <dfn class="tu decl" id="AddressParts::disp" title='AddressParts::disp' data-type='target_long' data-ref="AddressParts::disp">disp</dfn>;</td></tr>
<tr><th id="1876">1876</th><td>} <dfn class="typedef" id="AddressParts" title='AddressParts' data-type='struct AddressParts' data-ref="AddressParts">AddressParts</dfn>;</td></tr>
<tr><th id="1877">1877</th><td></td></tr>
<tr><th id="1878">1878</th><td><em>static</em> <a class="typedef" href="#AddressParts" title='AddressParts' data-type='struct AddressParts' data-ref="AddressParts">AddressParts</a> <dfn class="tu decl def" id="gen_lea_modrm_0" title='gen_lea_modrm_0' data-type='AddressParts gen_lea_modrm_0(CPUX86State * env, DisasContext * s, int modrm)' data-ref="gen_lea_modrm_0">gen_lea_modrm_0</dfn>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a> *<dfn class="local col9 decl" id="949env" title='env' data-type='CPUX86State *' data-ref="949env">env</dfn>, <a class="typedef" href="#DisasContext" title='DisasContext' data-type='struct DisasContext' data-ref="DisasContext">DisasContext</a> *<dfn class="local col0 decl" id="950s" title='s' data-type='DisasContext *' data-ref="950s">s</dfn>,</td></tr>
<tr><th id="1879">1879</th><td>                                    <em>int</em> <dfn class="local col1 decl" id="951modrm" title='modrm' data-type='int' data-ref="951modrm">modrm</dfn>)</td></tr>
<tr><th id="1880">1880</th><td>{</td></tr>
<tr><th id="1881">1881</th><td>    <em>int</em> <dfn class="local col2 decl" id="952def_seg" title='def_seg' data-type='int' data-ref="952def_seg">def_seg</dfn>, <dfn class="local col3 decl" id="953base" title='base' data-type='int' data-ref="953base">base</dfn>, <dfn class="local col4 decl" id="954index" title='index' data-type='int' data-ref="954index">index</dfn>, <dfn class="local col5 decl" id="955scale" title='scale' data-type='int' data-ref="955scale">scale</dfn>, <dfn class="local col6 decl" id="956mod" title='mod' data-type='int' data-ref="956mod">mod</dfn>, <dfn class="local col7 decl" id="957rm" title='rm' data-type='int' data-ref="957rm">rm</dfn>;</td></tr>
<tr><th id="1882">1882</th><td>    <a class="typedef" href="../../include/exec/cpu-defs.h.html#target_long" title='target_long' data-type='int64_t' data-ref="target_long">target_long</a> <dfn class="local col8 decl" id="958disp" title='disp' data-type='target_long' data-ref="958disp">disp</dfn>;</td></tr>
<tr><th id="1883">1883</th><td>    <span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="local col9 decl" id="959havesib" title='havesib' data-type='_Bool' data-ref="959havesib">havesib</dfn>;</td></tr>
<tr><th id="1884">1884</th><td></td></tr>
<tr><th id="1885">1885</th><td>    <a class="local col2 ref" href="#952def_seg" title='def_seg' data-ref="952def_seg">def_seg</a> = <a class="macro" href="cpu.h.html#80" title="3" data-ref="_M/R_DS">R_DS</a>;</td></tr>
<tr><th id="1886">1886</th><td>    <a class="local col4 ref" href="#954index" title='index' data-ref="954index">index</a> = -<var>1</var>;</td></tr>
<tr><th id="1887">1887</th><td>    <a class="local col5 ref" href="#955scale" title='scale' data-ref="955scale">scale</a> = <var>0</var>;</td></tr>
<tr><th id="1888">1888</th><td>    <a class="local col8 ref" href="#958disp" title='disp' data-ref="958disp">disp</a> = <var>0</var>;</td></tr>
<tr><th id="1889">1889</th><td></td></tr>
<tr><th id="1890">1890</th><td>    <a class="local col6 ref" href="#956mod" title='mod' data-ref="956mod">mod</a> = (<a class="local col1 ref" href="#951modrm" title='modrm' data-ref="951modrm">modrm</a> &gt;&gt; <var>6</var>) &amp; <var>3</var>;</td></tr>
<tr><th id="1891">1891</th><td>    <a class="local col7 ref" href="#957rm" title='rm' data-ref="957rm">rm</a> = <a class="local col1 ref" href="#951modrm" title='modrm' data-ref="951modrm">modrm</a> &amp; <var>7</var>;</td></tr>
<tr><th id="1892">1892</th><td>    <a class="local col3 ref" href="#953base" title='base' data-ref="953base">base</a> = <a class="local col7 ref" href="#957rm" title='rm' data-ref="957rm">rm</a> | <a class="macro" href="#45" title="((s)-&gt;rex_b)" data-ref="_M/REX_B">REX_B</a>(<a class="local col0 ref" href="#950s" title='s' data-ref="950s">s</a>);</td></tr>
<tr><th id="1893">1893</th><td></td></tr>
<tr><th id="1894">1894</th><td>    <b>if</b> (<a class="local col6 ref" href="#956mod" title='mod' data-ref="956mod">mod</a> == <var>3</var>) {</td></tr>
<tr><th id="1895">1895</th><td>        <i>/* Normally filtered out earlier, but including this path</i></td></tr>
<tr><th id="1896">1896</th><td><i>           simplifies multi-byte nop, as well as bndcl, bndcu, bndcn.  */</i></td></tr>
<tr><th id="1897">1897</th><td>        <b>goto</b> <a class="lbl" href="#960done" data-ref="960done">done</a>;</td></tr>
<tr><th id="1898">1898</th><td>    }</td></tr>
<tr><th id="1899">1899</th><td></td></tr>
<tr><th id="1900">1900</th><td>    <b>switch</b> (<a class="local col0 ref" href="#950s" title='s' data-ref="950s">s</a>-&gt;<a class="tu ref" href="#DisasContext::aflag" title='DisasContext::aflag' data-use='r' data-ref="DisasContext::aflag">aflag</a>) {</td></tr>
<tr><th id="1901">1901</th><td>    <b>case</b> <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_64" title='TCGMemOp::MO_64' data-ref="TCGMemOp::MO_64">MO_64</a>:</td></tr>
<tr><th id="1902">1902</th><td>    <b>case</b> <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_32" title='TCGMemOp::MO_32' data-ref="TCGMemOp::MO_32">MO_32</a>:</td></tr>
<tr><th id="1903">1903</th><td>        <a class="local col9 ref" href="#959havesib" title='havesib' data-ref="959havesib">havesib</a> = <var>0</var>;</td></tr>
<tr><th id="1904">1904</th><td>        <b>if</b> (<a class="local col7 ref" href="#957rm" title='rm' data-ref="957rm">rm</a> == <var>4</var>) {</td></tr>
<tr><th id="1905">1905</th><td>            <em>int</em> <dfn class="local col1 decl" id="961code" title='code' data-type='int' data-ref="961code">code</dfn> = <a class="ref" href="../../include/exec/cpu_ldst_template.h.html#112" title='cpu_ldub_code' data-ref="cpu_ldub_code">cpu_ldub_code</a>(<a class="local col9 ref" href="#949env" title='env' data-ref="949env">env</a>, <a class="local col0 ref" href="#950s" title='s' data-ref="950s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='w' data-ref="DisasContext::pc">pc</a>++);</td></tr>
<tr><th id="1906">1906</th><td>            <a class="local col5 ref" href="#955scale" title='scale' data-ref="955scale">scale</a> = (<a class="local col1 ref" href="#961code" title='code' data-ref="961code">code</a> &gt;&gt; <var>6</var>) &amp; <var>3</var>;</td></tr>
<tr><th id="1907">1907</th><td>            <a class="local col4 ref" href="#954index" title='index' data-ref="954index">index</a> = ((<a class="local col1 ref" href="#961code" title='code' data-ref="961code">code</a> &gt;&gt; <var>3</var>) &amp; <var>7</var>) | <a class="macro" href="#44" title="((s)-&gt;rex_x)" data-ref="_M/REX_X">REX_X</a>(<a class="local col0 ref" href="#950s" title='s' data-ref="950s">s</a>);</td></tr>
<tr><th id="1908">1908</th><td>            <b>if</b> (<a class="local col4 ref" href="#954index" title='index' data-ref="954index">index</a> == <var>4</var>) {</td></tr>
<tr><th id="1909">1909</th><td>                <a class="local col4 ref" href="#954index" title='index' data-ref="954index">index</a> = -<var>1</var>;  <i>/* no index */</i></td></tr>
<tr><th id="1910">1910</th><td>            }</td></tr>
<tr><th id="1911">1911</th><td>            <a class="local col3 ref" href="#953base" title='base' data-ref="953base">base</a> = (<a class="local col1 ref" href="#961code" title='code' data-ref="961code">code</a> &amp; <var>7</var>) | <a class="macro" href="#45" title="((s)-&gt;rex_b)" data-ref="_M/REX_B">REX_B</a>(<a class="local col0 ref" href="#950s" title='s' data-ref="950s">s</a>);</td></tr>
<tr><th id="1912">1912</th><td>            <a class="local col9 ref" href="#959havesib" title='havesib' data-ref="959havesib">havesib</a> = <var>1</var>;</td></tr>
<tr><th id="1913">1913</th><td>        }</td></tr>
<tr><th id="1914">1914</th><td></td></tr>
<tr><th id="1915">1915</th><td>        <b>switch</b> (<a class="local col6 ref" href="#956mod" title='mod' data-ref="956mod">mod</a>) {</td></tr>
<tr><th id="1916">1916</th><td>        <b>case</b> <var>0</var>:</td></tr>
<tr><th id="1917">1917</th><td>            <b>if</b> ((<a class="local col3 ref" href="#953base" title='base' data-ref="953base">base</a> &amp; <var>7</var>) == <var>5</var>) {</td></tr>
<tr><th id="1918">1918</th><td>                <a class="local col3 ref" href="#953base" title='base' data-ref="953base">base</a> = -<var>1</var>;</td></tr>
<tr><th id="1919">1919</th><td>                <a class="local col8 ref" href="#958disp" title='disp' data-ref="958disp">disp</a> = (<a class="typedef" href="../../../include/stdint.h.html#int32_t" title='int32_t' data-type='int' data-ref="int32_t">int32_t</a>)<a class="ref" href="../../include/exec/cpu_ldst_template.h.html#112" title='cpu_ldl_code' data-ref="cpu_ldl_code">cpu_ldl_code</a>(<a class="local col9 ref" href="#949env" title='env' data-ref="949env">env</a>, <a class="local col0 ref" href="#950s" title='s' data-ref="950s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='r' data-ref="DisasContext::pc">pc</a>);</td></tr>
<tr><th id="1920">1920</th><td>                <a class="local col0 ref" href="#950s" title='s' data-ref="950s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='w' data-ref="DisasContext::pc">pc</a> += <var>4</var>;</td></tr>
<tr><th id="1921">1921</th><td>                <b>if</b> (<a class="macro" href="#43" title="((s)-&gt;code64)" data-ref="_M/CODE64">CODE64</a>(<a class="local col0 ref" href="#950s" title='s' data-ref="950s">s</a>) &amp;&amp; !<a class="local col9 ref" href="#959havesib" title='havesib' data-ref="959havesib">havesib</a>) {</td></tr>
<tr><th id="1922">1922</th><td>                    <a class="local col3 ref" href="#953base" title='base' data-ref="953base">base</a> = -<var>2</var>;</td></tr>
<tr><th id="1923">1923</th><td>                    <a class="local col8 ref" href="#958disp" title='disp' data-ref="958disp">disp</a> += <a class="local col0 ref" href="#950s" title='s' data-ref="950s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='r' data-ref="DisasContext::pc">pc</a> + <a class="local col0 ref" href="#950s" title='s' data-ref="950s">s</a>-&gt;<a class="tu ref" href="#DisasContext::rip_offset" title='DisasContext::rip_offset' data-use='r' data-ref="DisasContext::rip_offset">rip_offset</a>;</td></tr>
<tr><th id="1924">1924</th><td>                }</td></tr>
<tr><th id="1925">1925</th><td>            }</td></tr>
<tr><th id="1926">1926</th><td>            <b>break</b>;</td></tr>
<tr><th id="1927">1927</th><td>        <b>case</b> <var>1</var>:</td></tr>
<tr><th id="1928">1928</th><td>            <a class="local col8 ref" href="#958disp" title='disp' data-ref="958disp">disp</a> = (<a class="typedef" href="../../../include/stdint.h.html#int8_t" title='int8_t' data-type='signed char' data-ref="int8_t">int8_t</a>)<a class="ref" href="../../include/exec/cpu_ldst_template.h.html#112" title='cpu_ldub_code' data-ref="cpu_ldub_code">cpu_ldub_code</a>(<a class="local col9 ref" href="#949env" title='env' data-ref="949env">env</a>, <a class="local col0 ref" href="#950s" title='s' data-ref="950s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='w' data-ref="DisasContext::pc">pc</a>++);</td></tr>
<tr><th id="1929">1929</th><td>            <b>break</b>;</td></tr>
<tr><th id="1930">1930</th><td>        <b>default</b>:</td></tr>
<tr><th id="1931">1931</th><td>        <b>case</b> <var>2</var>:</td></tr>
<tr><th id="1932">1932</th><td>            <a class="local col8 ref" href="#958disp" title='disp' data-ref="958disp">disp</a> = (<a class="typedef" href="../../../include/stdint.h.html#int32_t" title='int32_t' data-type='int' data-ref="int32_t">int32_t</a>)<a class="ref" href="../../include/exec/cpu_ldst_template.h.html#112" title='cpu_ldl_code' data-ref="cpu_ldl_code">cpu_ldl_code</a>(<a class="local col9 ref" href="#949env" title='env' data-ref="949env">env</a>, <a class="local col0 ref" href="#950s" title='s' data-ref="950s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='r' data-ref="DisasContext::pc">pc</a>);</td></tr>
<tr><th id="1933">1933</th><td>            <a class="local col0 ref" href="#950s" title='s' data-ref="950s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='w' data-ref="DisasContext::pc">pc</a> += <var>4</var>;</td></tr>
<tr><th id="1934">1934</th><td>            <b>break</b>;</td></tr>
<tr><th id="1935">1935</th><td>        }</td></tr>
<tr><th id="1936">1936</th><td></td></tr>
<tr><th id="1937">1937</th><td>        <i>/* For correct popl handling with esp.  */</i></td></tr>
<tr><th id="1938">1938</th><td>        <b>if</b> (<a class="local col3 ref" href="#953base" title='base' data-ref="953base">base</a> == <a class="macro" href="cpu.h.html#63" title="4" data-ref="_M/R_ESP">R_ESP</a> &amp;&amp; <a class="local col0 ref" href="#950s" title='s' data-ref="950s">s</a>-&gt;<a class="tu ref" href="#DisasContext::popl_esp_hack" title='DisasContext::popl_esp_hack' data-use='r' data-ref="DisasContext::popl_esp_hack">popl_esp_hack</a>) {</td></tr>
<tr><th id="1939">1939</th><td>            <a class="local col8 ref" href="#958disp" title='disp' data-ref="958disp">disp</a> += <a class="local col0 ref" href="#950s" title='s' data-ref="950s">s</a>-&gt;<a class="tu ref" href="#DisasContext::popl_esp_hack" title='DisasContext::popl_esp_hack' data-use='r' data-ref="DisasContext::popl_esp_hack">popl_esp_hack</a>;</td></tr>
<tr><th id="1940">1940</th><td>        }</td></tr>
<tr><th id="1941">1941</th><td>        <b>if</b> (<a class="local col3 ref" href="#953base" title='base' data-ref="953base">base</a> == <a class="macro" href="cpu.h.html#64" title="5" data-ref="_M/R_EBP">R_EBP</a> || <a class="local col3 ref" href="#953base" title='base' data-ref="953base">base</a> == <a class="macro" href="cpu.h.html#63" title="4" data-ref="_M/R_ESP">R_ESP</a>) {</td></tr>
<tr><th id="1942">1942</th><td>            <a class="local col2 ref" href="#952def_seg" title='def_seg' data-ref="952def_seg">def_seg</a> = <a class="macro" href="cpu.h.html#79" title="2" data-ref="_M/R_SS">R_SS</a>;</td></tr>
<tr><th id="1943">1943</th><td>        }</td></tr>
<tr><th id="1944">1944</th><td>        <b>break</b>;</td></tr>
<tr><th id="1945">1945</th><td></td></tr>
<tr><th id="1946">1946</th><td>    <b>case</b> <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_16" title='TCGMemOp::MO_16' data-ref="TCGMemOp::MO_16">MO_16</a>:</td></tr>
<tr><th id="1947">1947</th><td>        <b>if</b> (<a class="local col6 ref" href="#956mod" title='mod' data-ref="956mod">mod</a> == <var>0</var>) {</td></tr>
<tr><th id="1948">1948</th><td>            <b>if</b> (<a class="local col7 ref" href="#957rm" title='rm' data-ref="957rm">rm</a> == <var>6</var>) {</td></tr>
<tr><th id="1949">1949</th><td>                <a class="local col3 ref" href="#953base" title='base' data-ref="953base">base</a> = -<var>1</var>;</td></tr>
<tr><th id="1950">1950</th><td>                <a class="local col8 ref" href="#958disp" title='disp' data-ref="958disp">disp</a> = <a class="ref" href="../../include/exec/cpu_ldst_template.h.html#112" title='cpu_lduw_code' data-ref="cpu_lduw_code">cpu_lduw_code</a>(<a class="local col9 ref" href="#949env" title='env' data-ref="949env">env</a>, <a class="local col0 ref" href="#950s" title='s' data-ref="950s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='r' data-ref="DisasContext::pc">pc</a>);</td></tr>
<tr><th id="1951">1951</th><td>                <a class="local col0 ref" href="#950s" title='s' data-ref="950s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='w' data-ref="DisasContext::pc">pc</a> += <var>2</var>;</td></tr>
<tr><th id="1952">1952</th><td>                <b>break</b>;</td></tr>
<tr><th id="1953">1953</th><td>            }</td></tr>
<tr><th id="1954">1954</th><td>        } <b>else</b> <b>if</b> (<a class="local col6 ref" href="#956mod" title='mod' data-ref="956mod">mod</a> == <var>1</var>) {</td></tr>
<tr><th id="1955">1955</th><td>            <a class="local col8 ref" href="#958disp" title='disp' data-ref="958disp">disp</a> = (<a class="typedef" href="../../../include/stdint.h.html#int8_t" title='int8_t' data-type='signed char' data-ref="int8_t">int8_t</a>)<a class="ref" href="../../include/exec/cpu_ldst_template.h.html#112" title='cpu_ldub_code' data-ref="cpu_ldub_code">cpu_ldub_code</a>(<a class="local col9 ref" href="#949env" title='env' data-ref="949env">env</a>, <a class="local col0 ref" href="#950s" title='s' data-ref="950s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='w' data-ref="DisasContext::pc">pc</a>++);</td></tr>
<tr><th id="1956">1956</th><td>        } <b>else</b> {</td></tr>
<tr><th id="1957">1957</th><td>            <a class="local col8 ref" href="#958disp" title='disp' data-ref="958disp">disp</a> = (<a class="typedef" href="../../../include/stdint.h.html#int16_t" title='int16_t' data-type='short' data-ref="int16_t">int16_t</a>)<a class="ref" href="../../include/exec/cpu_ldst_template.h.html#112" title='cpu_lduw_code' data-ref="cpu_lduw_code">cpu_lduw_code</a>(<a class="local col9 ref" href="#949env" title='env' data-ref="949env">env</a>, <a class="local col0 ref" href="#950s" title='s' data-ref="950s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='r' data-ref="DisasContext::pc">pc</a>);</td></tr>
<tr><th id="1958">1958</th><td>            <a class="local col0 ref" href="#950s" title='s' data-ref="950s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='w' data-ref="DisasContext::pc">pc</a> += <var>2</var>;</td></tr>
<tr><th id="1959">1959</th><td>        }</td></tr>
<tr><th id="1960">1960</th><td></td></tr>
<tr><th id="1961">1961</th><td>        <b>switch</b> (<a class="local col7 ref" href="#957rm" title='rm' data-ref="957rm">rm</a>) {</td></tr>
<tr><th id="1962">1962</th><td>        <b>case</b> <var>0</var>:</td></tr>
<tr><th id="1963">1963</th><td>            <a class="local col3 ref" href="#953base" title='base' data-ref="953base">base</a> = <a class="macro" href="cpu.h.html#62" title="3" data-ref="_M/R_EBX">R_EBX</a>;</td></tr>
<tr><th id="1964">1964</th><td>            <a class="local col4 ref" href="#954index" title='index' data-ref="954index">index</a> = <a class="macro" href="cpu.h.html#65" title="6" data-ref="_M/R_ESI">R_ESI</a>;</td></tr>
<tr><th id="1965">1965</th><td>            <b>break</b>;</td></tr>
<tr><th id="1966">1966</th><td>        <b>case</b> <var>1</var>:</td></tr>
<tr><th id="1967">1967</th><td>            <a class="local col3 ref" href="#953base" title='base' data-ref="953base">base</a> = <a class="macro" href="cpu.h.html#62" title="3" data-ref="_M/R_EBX">R_EBX</a>;</td></tr>
<tr><th id="1968">1968</th><td>            <a class="local col4 ref" href="#954index" title='index' data-ref="954index">index</a> = <a class="macro" href="cpu.h.html#66" title="7" data-ref="_M/R_EDI">R_EDI</a>;</td></tr>
<tr><th id="1969">1969</th><td>            <b>break</b>;</td></tr>
<tr><th id="1970">1970</th><td>        <b>case</b> <var>2</var>:</td></tr>
<tr><th id="1971">1971</th><td>            <a class="local col3 ref" href="#953base" title='base' data-ref="953base">base</a> = <a class="macro" href="cpu.h.html#64" title="5" data-ref="_M/R_EBP">R_EBP</a>;</td></tr>
<tr><th id="1972">1972</th><td>            <a class="local col4 ref" href="#954index" title='index' data-ref="954index">index</a> = <a class="macro" href="cpu.h.html#65" title="6" data-ref="_M/R_ESI">R_ESI</a>;</td></tr>
<tr><th id="1973">1973</th><td>            <a class="local col2 ref" href="#952def_seg" title='def_seg' data-ref="952def_seg">def_seg</a> = <a class="macro" href="cpu.h.html#79" title="2" data-ref="_M/R_SS">R_SS</a>;</td></tr>
<tr><th id="1974">1974</th><td>            <b>break</b>;</td></tr>
<tr><th id="1975">1975</th><td>        <b>case</b> <var>3</var>:</td></tr>
<tr><th id="1976">1976</th><td>            <a class="local col3 ref" href="#953base" title='base' data-ref="953base">base</a> = <a class="macro" href="cpu.h.html#64" title="5" data-ref="_M/R_EBP">R_EBP</a>;</td></tr>
<tr><th id="1977">1977</th><td>            <a class="local col4 ref" href="#954index" title='index' data-ref="954index">index</a> = <a class="macro" href="cpu.h.html#66" title="7" data-ref="_M/R_EDI">R_EDI</a>;</td></tr>
<tr><th id="1978">1978</th><td>            <a class="local col2 ref" href="#952def_seg" title='def_seg' data-ref="952def_seg">def_seg</a> = <a class="macro" href="cpu.h.html#79" title="2" data-ref="_M/R_SS">R_SS</a>;</td></tr>
<tr><th id="1979">1979</th><td>            <b>break</b>;</td></tr>
<tr><th id="1980">1980</th><td>        <b>case</b> <var>4</var>:</td></tr>
<tr><th id="1981">1981</th><td>            <a class="local col3 ref" href="#953base" title='base' data-ref="953base">base</a> = <a class="macro" href="cpu.h.html#65" title="6" data-ref="_M/R_ESI">R_ESI</a>;</td></tr>
<tr><th id="1982">1982</th><td>            <b>break</b>;</td></tr>
<tr><th id="1983">1983</th><td>        <b>case</b> <var>5</var>:</td></tr>
<tr><th id="1984">1984</th><td>            <a class="local col3 ref" href="#953base" title='base' data-ref="953base">base</a> = <a class="macro" href="cpu.h.html#66" title="7" data-ref="_M/R_EDI">R_EDI</a>;</td></tr>
<tr><th id="1985">1985</th><td>            <b>break</b>;</td></tr>
<tr><th id="1986">1986</th><td>        <b>case</b> <var>6</var>:</td></tr>
<tr><th id="1987">1987</th><td>            <a class="local col3 ref" href="#953base" title='base' data-ref="953base">base</a> = <a class="macro" href="cpu.h.html#64" title="5" data-ref="_M/R_EBP">R_EBP</a>;</td></tr>
<tr><th id="1988">1988</th><td>            <a class="local col2 ref" href="#952def_seg" title='def_seg' data-ref="952def_seg">def_seg</a> = <a class="macro" href="cpu.h.html#79" title="2" data-ref="_M/R_SS">R_SS</a>;</td></tr>
<tr><th id="1989">1989</th><td>            <b>break</b>;</td></tr>
<tr><th id="1990">1990</th><td>        <b>default</b>:</td></tr>
<tr><th id="1991">1991</th><td>        <b>case</b> <var>7</var>:</td></tr>
<tr><th id="1992">1992</th><td>            <a class="local col3 ref" href="#953base" title='base' data-ref="953base">base</a> = <a class="macro" href="cpu.h.html#62" title="3" data-ref="_M/R_EBX">R_EBX</a>;</td></tr>
<tr><th id="1993">1993</th><td>            <b>break</b>;</td></tr>
<tr><th id="1994">1994</th><td>        }</td></tr>
<tr><th id="1995">1995</th><td>        <b>break</b>;</td></tr>
<tr><th id="1996">1996</th><td></td></tr>
<tr><th id="1997">1997</th><td>    <b>default</b>:</td></tr>
<tr><th id="1998">1998</th><td>        <a class="macro" href="../../tcg/tcg.h.html#896" title="do { fprintf(stderr, &quot;%s:%d: tcg fatal error\n&quot;, &quot;/home/jon/workspace/qemu/target/i386/translate.c&quot;, 1998); abort();} while (0)" data-ref="_M/tcg_abort">tcg_abort</a>();</td></tr>
<tr><th id="1999">1999</th><td>    }</td></tr>
<tr><th id="2000">2000</th><td></td></tr>
<tr><th id="2001">2001</th><td> <dfn class="lbl" id="960done" data-ref="960done">done</dfn>:</td></tr>
<tr><th id="2002">2002</th><td>    <b>return</b> (<a class="typedef" href="#AddressParts" title='AddressParts' data-type='struct AddressParts' data-ref="AddressParts">AddressParts</a>){ <a class="local col2 ref" href="#952def_seg" title='def_seg' data-ref="952def_seg">def_seg</a>, <a class="local col3 ref" href="#953base" title='base' data-ref="953base">base</a>, <a class="local col4 ref" href="#954index" title='index' data-ref="954index">index</a>, <a class="local col5 ref" href="#955scale" title='scale' data-ref="955scale">scale</a>, <a class="local col8 ref" href="#958disp" title='disp' data-ref="958disp">disp</a> };</td></tr>
<tr><th id="2003">2003</th><td>}</td></tr>
<tr><th id="2004">2004</th><td></td></tr>
<tr><th id="2005">2005</th><td><i  data-doc="gen_lea_modrm_1">/* Compute the address, with a minimum number of TCG ops.  */</i></td></tr>
<tr><th id="2006">2006</th><td><em>static</em> <a class="macro" href="../../tcg/tcg.h.html#438" title="TCGv_i64" data-ref="_M/TCGv">TCGv</a> <dfn class="tu decl def" id="gen_lea_modrm_1" title='gen_lea_modrm_1' data-type='TCGv_i64 gen_lea_modrm_1(AddressParts a)' data-ref="gen_lea_modrm_1">gen_lea_modrm_1</dfn>(<a class="typedef" href="#AddressParts" title='AddressParts' data-type='struct AddressParts' data-ref="AddressParts">AddressParts</a> <dfn class="local col2 decl" id="962a" title='a' data-type='AddressParts' data-ref="962a">a</dfn>)</td></tr>
<tr><th id="2007">2007</th><td>{</td></tr>
<tr><th id="2008">2008</th><td>    <a class="macro" href="../../tcg/tcg.h.html#438" title="TCGv_i64" data-ref="_M/TCGv">TCGv</a> <dfn class="local col3 decl" id="963ea" title='ea' data-type='TCGv_i64' data-ref="963ea">ea</dfn>;</td></tr>
<tr><th id="2009">2009</th><td></td></tr>
<tr><th id="2010">2010</th><td>    <a class="macro" href="../../tcg/tcg-op.h.html#827" title="ea = MAKE_TCGV_I64(-1)" data-ref="_M/TCGV_UNUSED">TCGV_UNUSED</a>(<a class="local col3 ref" href="#963ea" title='ea' data-ref="963ea">ea</a>);</td></tr>
<tr><th id="2011">2011</th><td>    <b>if</b> (<a class="local col2 ref" href="#962a" title='a' data-ref="962a">a</a>.<a class="tu ref" href="#AddressParts::index" title='AddressParts::index' data-use='r' data-ref="AddressParts::index">index</a> &gt;= <var>0</var>) {</td></tr>
<tr><th id="2012">2012</th><td>        <b>if</b> (<a class="local col2 ref" href="#962a" title='a' data-ref="962a">a</a>.<a class="tu ref" href="#AddressParts::scale" title='AddressParts::scale' data-use='r' data-ref="AddressParts::scale">scale</a> == <var>0</var>) {</td></tr>
<tr><th id="2013">2013</th><td>            <a class="local col3 ref" href="#963ea" title='ea' data-ref="963ea">ea</a> = <a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="local col2 ref" href="#962a" title='a' data-ref="962a">a</a>.<a class="tu ref" href="#AddressParts::index" title='AddressParts::index' data-use='r' data-ref="AddressParts::index">index</a>];</td></tr>
<tr><th id="2014">2014</th><td>        } <b>else</b> {</td></tr>
<tr><th id="2015">2015</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#946" title="tcg_gen_shli_i64" data-ref="_M/tcg_gen_shli_tl">tcg_gen_shli_tl</a>(<a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>, <a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="local col2 ref" href="#962a" title='a' data-ref="962a">a</a>.<a class="tu ref" href="#AddressParts::index" title='AddressParts::index' data-use='r' data-ref="AddressParts::index">index</a>], <a class="local col2 ref" href="#962a" title='a' data-ref="962a">a</a>.<a class="tu ref" href="#AddressParts::scale" title='AddressParts::scale' data-use='r' data-ref="AddressParts::scale">scale</a>);</td></tr>
<tr><th id="2016">2016</th><td>            <a class="local col3 ref" href="#963ea" title='ea' data-ref="963ea">ea</a> = <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>;</td></tr>
<tr><th id="2017">2017</th><td>        }</td></tr>
<tr><th id="2018">2018</th><td>        <b>if</b> (<a class="local col2 ref" href="#962a" title='a' data-ref="962a">a</a>.<a class="tu ref" href="#AddressParts::base" title='AddressParts::base' data-use='r' data-ref="AddressParts::base">base</a> &gt;= <var>0</var>) {</td></tr>
<tr><th id="2019">2019</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#932" title="tcg_gen_add_i64" data-ref="_M/tcg_gen_add_tl">tcg_gen_add_tl</a>(<a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>, <a class="local col3 ref" href="#963ea" title='ea' data-ref="963ea">ea</a>, <a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="local col2 ref" href="#962a" title='a' data-ref="962a">a</a>.<a class="tu ref" href="#AddressParts::base" title='AddressParts::base' data-use='r' data-ref="AddressParts::base">base</a>]);</td></tr>
<tr><th id="2020">2020</th><td>            <a class="local col3 ref" href="#963ea" title='ea' data-ref="963ea">ea</a> = <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>;</td></tr>
<tr><th id="2021">2021</th><td>        }</td></tr>
<tr><th id="2022">2022</th><td>    } <b>else</b> <b>if</b> (<a class="local col2 ref" href="#962a" title='a' data-ref="962a">a</a>.<a class="tu ref" href="#AddressParts::base" title='AddressParts::base' data-use='r' data-ref="AddressParts::base">base</a> &gt;= <var>0</var>) {</td></tr>
<tr><th id="2023">2023</th><td>        <a class="local col3 ref" href="#963ea" title='ea' data-ref="963ea">ea</a> = <a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="local col2 ref" href="#962a" title='a' data-ref="962a">a</a>.<a class="tu ref" href="#AddressParts::base" title='AddressParts::base' data-use='r' data-ref="AddressParts::base">base</a>];</td></tr>
<tr><th id="2024">2024</th><td>    }</td></tr>
<tr><th id="2025">2025</th><td>    <b>if</b> (<a class="macro" href="../../tcg/tcg-op.h.html#828" title="(GET_TCGV_I64(ea) == -1)" data-ref="_M/TCGV_IS_UNUSED">TCGV_IS_UNUSED</a>(<a class="local col3 ref" href="#963ea" title='ea' data-ref="963ea">ea</a>)) {</td></tr>
<tr><th id="2026">2026</th><td>        <a class="macro" href="../../tcg/tcg-op.h.html#919" title="tcg_gen_movi_i64" data-ref="_M/tcg_gen_movi_tl">tcg_gen_movi_tl</a>(<a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>, <a class="local col2 ref" href="#962a" title='a' data-ref="962a">a</a>.<a class="tu ref" href="#AddressParts::disp" title='AddressParts::disp' data-use='r' data-ref="AddressParts::disp">disp</a>);</td></tr>
<tr><th id="2027">2027</th><td>        <a class="local col3 ref" href="#963ea" title='ea' data-ref="963ea">ea</a> = <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>;</td></tr>
<tr><th id="2028">2028</th><td>    } <b>else</b> <b>if</b> (<a class="local col2 ref" href="#962a" title='a' data-ref="962a">a</a>.<a class="tu ref" href="#AddressParts::disp" title='AddressParts::disp' data-use='r' data-ref="AddressParts::disp">disp</a> != <var>0</var>) {</td></tr>
<tr><th id="2029">2029</th><td>        <a class="macro" href="../../tcg/tcg-op.h.html#933" title="tcg_gen_addi_i64" data-ref="_M/tcg_gen_addi_tl">tcg_gen_addi_tl</a>(<a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>, <a class="local col3 ref" href="#963ea" title='ea' data-ref="963ea">ea</a>, <a class="local col2 ref" href="#962a" title='a' data-ref="962a">a</a>.<a class="tu ref" href="#AddressParts::disp" title='AddressParts::disp' data-use='r' data-ref="AddressParts::disp">disp</a>);</td></tr>
<tr><th id="2030">2030</th><td>        <a class="local col3 ref" href="#963ea" title='ea' data-ref="963ea">ea</a> = <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>;</td></tr>
<tr><th id="2031">2031</th><td>    }</td></tr>
<tr><th id="2032">2032</th><td></td></tr>
<tr><th id="2033">2033</th><td>    <b>return</b> <a class="local col3 ref" href="#963ea" title='ea' data-ref="963ea">ea</a>;</td></tr>
<tr><th id="2034">2034</th><td>}</td></tr>
<tr><th id="2035">2035</th><td></td></tr>
<tr><th id="2036">2036</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="gen_lea_modrm" title='gen_lea_modrm' data-type='void gen_lea_modrm(CPUX86State * env, DisasContext * s, int modrm)' data-ref="gen_lea_modrm">gen_lea_modrm</dfn>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a> *<dfn class="local col4 decl" id="964env" title='env' data-type='CPUX86State *' data-ref="964env">env</dfn>, <a class="typedef" href="#DisasContext" title='DisasContext' data-type='struct DisasContext' data-ref="DisasContext">DisasContext</a> *<dfn class="local col5 decl" id="965s" title='s' data-type='DisasContext *' data-ref="965s">s</dfn>, <em>int</em> <dfn class="local col6 decl" id="966modrm" title='modrm' data-type='int' data-ref="966modrm">modrm</dfn>)</td></tr>
<tr><th id="2037">2037</th><td>{</td></tr>
<tr><th id="2038">2038</th><td>    <a class="typedef" href="#AddressParts" title='AddressParts' data-type='struct AddressParts' data-ref="AddressParts">AddressParts</a> <dfn class="local col7 decl" id="967a" title='a' data-type='AddressParts' data-ref="967a">a</dfn> = <a class="tu ref" href="#gen_lea_modrm_0" title='gen_lea_modrm_0' data-use='c' data-ref="gen_lea_modrm_0">gen_lea_modrm_0</a>(<a class="local col4 ref" href="#964env" title='env' data-ref="964env">env</a>, <a class="local col5 ref" href="#965s" title='s' data-ref="965s">s</a>, <a class="local col6 ref" href="#966modrm" title='modrm' data-ref="966modrm">modrm</a>);</td></tr>
<tr><th id="2039">2039</th><td>    <a class="macro" href="../../tcg/tcg.h.html#438" title="TCGv_i64" data-ref="_M/TCGv">TCGv</a> <dfn class="local col8 decl" id="968ea" title='ea' data-type='TCGv_i64' data-ref="968ea">ea</dfn> = <a class="tu ref" href="#gen_lea_modrm_1" title='gen_lea_modrm_1' data-use='c' data-ref="gen_lea_modrm_1">gen_lea_modrm_1</a>(<a class="local col7 ref" href="#967a" title='a' data-ref="967a">a</a>);</td></tr>
<tr><th id="2040">2040</th><td>    <a class="tu ref" href="#gen_lea_v_seg" title='gen_lea_v_seg' data-use='c' data-ref="gen_lea_v_seg">gen_lea_v_seg</a>(<a class="local col5 ref" href="#965s" title='s' data-ref="965s">s</a>, <a class="local col5 ref" href="#965s" title='s' data-ref="965s">s</a>-&gt;<a class="tu ref" href="#DisasContext::aflag" title='DisasContext::aflag' data-use='r' data-ref="DisasContext::aflag">aflag</a>, <a class="local col8 ref" href="#968ea" title='ea' data-ref="968ea">ea</a>, <a class="local col7 ref" href="#967a" title='a' data-ref="967a">a</a>.<a class="tu ref" href="#AddressParts::def_seg" title='AddressParts::def_seg' data-use='r' data-ref="AddressParts::def_seg">def_seg</a>, <a class="local col5 ref" href="#965s" title='s' data-ref="965s">s</a>-&gt;<a class="tu ref" href="#DisasContext::override" title='DisasContext::override' data-use='r' data-ref="DisasContext::override">override</a>);</td></tr>
<tr><th id="2041">2041</th><td>}</td></tr>
<tr><th id="2042">2042</th><td></td></tr>
<tr><th id="2043">2043</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="gen_nop_modrm" title='gen_nop_modrm' data-type='void gen_nop_modrm(CPUX86State * env, DisasContext * s, int modrm)' data-ref="gen_nop_modrm">gen_nop_modrm</dfn>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a> *<dfn class="local col9 decl" id="969env" title='env' data-type='CPUX86State *' data-ref="969env">env</dfn>, <a class="typedef" href="#DisasContext" title='DisasContext' data-type='struct DisasContext' data-ref="DisasContext">DisasContext</a> *<dfn class="local col0 decl" id="970s" title='s' data-type='DisasContext *' data-ref="970s">s</dfn>, <em>int</em> <dfn class="local col1 decl" id="971modrm" title='modrm' data-type='int' data-ref="971modrm">modrm</dfn>)</td></tr>
<tr><th id="2044">2044</th><td>{</td></tr>
<tr><th id="2045">2045</th><td>    (<em>void</em>)<a class="tu ref" href="#gen_lea_modrm_0" title='gen_lea_modrm_0' data-use='c' data-ref="gen_lea_modrm_0">gen_lea_modrm_0</a>(<a class="local col9 ref" href="#969env" title='env' data-ref="969env">env</a>, <a class="local col0 ref" href="#970s" title='s' data-ref="970s">s</a>, <a class="local col1 ref" href="#971modrm" title='modrm' data-ref="971modrm">modrm</a>);</td></tr>
<tr><th id="2046">2046</th><td>}</td></tr>
<tr><th id="2047">2047</th><td></td></tr>
<tr><th id="2048">2048</th><td><i  data-doc="gen_bndck">/* Used for BNDCL, BNDCU, BNDCN.  */</i></td></tr>
<tr><th id="2049">2049</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="gen_bndck" title='gen_bndck' data-type='void gen_bndck(CPUX86State * env, DisasContext * s, int modrm, TCGCond cond, TCGv_i64 bndv)' data-ref="gen_bndck">gen_bndck</dfn>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a> *<dfn class="local col2 decl" id="972env" title='env' data-type='CPUX86State *' data-ref="972env">env</dfn>, <a class="typedef" href="#DisasContext" title='DisasContext' data-type='struct DisasContext' data-ref="DisasContext">DisasContext</a> *<dfn class="local col3 decl" id="973s" title='s' data-type='DisasContext *' data-ref="973s">s</dfn>, <em>int</em> <dfn class="local col4 decl" id="974modrm" title='modrm' data-type='int' data-ref="974modrm">modrm</dfn>,</td></tr>
<tr><th id="2050">2050</th><td>                      <a class="typedef" href="../../tcg/tcg.h.html#TCGCond" title='TCGCond' data-type='enum TCGCond' data-ref="TCGCond">TCGCond</a> <dfn class="local col5 decl" id="975cond" title='cond' data-type='TCGCond' data-ref="975cond">cond</dfn>, <a class="typedef" href="../../tcg/tcg.h.html#TCGv_i64" title='TCGv_i64' data-type='struct TCGv_i64_d *' data-ref="TCGv_i64">TCGv_i64</a> <dfn class="local col6 decl" id="976bndv" title='bndv' data-type='TCGv_i64' data-ref="976bndv">bndv</dfn>)</td></tr>
<tr><th id="2051">2051</th><td>{</td></tr>
<tr><th id="2052">2052</th><td>    <a class="macro" href="../../tcg/tcg.h.html#438" title="TCGv_i64" data-ref="_M/TCGv">TCGv</a> <dfn class="local col7 decl" id="977ea" title='ea' data-type='TCGv_i64' data-ref="977ea">ea</dfn> = <a class="tu ref" href="#gen_lea_modrm_1" title='gen_lea_modrm_1' data-use='c' data-ref="gen_lea_modrm_1">gen_lea_modrm_1</a>(<a class="tu ref" href="#gen_lea_modrm_0" title='gen_lea_modrm_0' data-use='c' data-ref="gen_lea_modrm_0">gen_lea_modrm_0</a>(<a class="local col2 ref" href="#972env" title='env' data-ref="972env">env</a>, <a class="local col3 ref" href="#973s" title='s' data-ref="973s">s</a>, <a class="local col4 ref" href="#974modrm" title='modrm' data-ref="974modrm">modrm</a>));</td></tr>
<tr><th id="2053">2053</th><td></td></tr>
<tr><th id="2054">2054</th><td>    <a class="macro" href="../../tcg/tcg-op.h.html#966" title="tcg_gen_mov_i64" data-ref="_M/tcg_gen_extu_tl_i64">tcg_gen_extu_tl_i64</a>(<a class="tu ref" href="#cpu_tmp1_i64" title='cpu_tmp1_i64' data-use='r' data-ref="cpu_tmp1_i64">cpu_tmp1_i64</a>, <a class="local col7 ref" href="#977ea" title='ea' data-ref="977ea">ea</a>);</td></tr>
<tr><th id="2055">2055</th><td>    <b>if</b> (!<a class="macro" href="#43" title="((s)-&gt;code64)" data-ref="_M/CODE64">CODE64</a>(<a class="local col3 ref" href="#973s" title='s' data-ref="973s">s</a>)) {</td></tr>
<tr><th id="2056">2056</th><td>        <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_ext32u_i64" title='tcg_gen_ext32u_i64' data-ref="tcg_gen_ext32u_i64">tcg_gen_ext32u_i64</a>(<a class="tu ref" href="#cpu_tmp1_i64" title='cpu_tmp1_i64' data-use='r' data-ref="cpu_tmp1_i64">cpu_tmp1_i64</a>, <a class="tu ref" href="#cpu_tmp1_i64" title='cpu_tmp1_i64' data-use='r' data-ref="cpu_tmp1_i64">cpu_tmp1_i64</a>);</td></tr>
<tr><th id="2057">2057</th><td>    }</td></tr>
<tr><th id="2058">2058</th><td>    <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_setcond_i64" title='tcg_gen_setcond_i64' data-ref="tcg_gen_setcond_i64">tcg_gen_setcond_i64</a>(<a class="local col5 ref" href="#975cond" title='cond' data-ref="975cond">cond</a>, <a class="tu ref" href="#cpu_tmp1_i64" title='cpu_tmp1_i64' data-use='r' data-ref="cpu_tmp1_i64">cpu_tmp1_i64</a>, <a class="tu ref" href="#cpu_tmp1_i64" title='cpu_tmp1_i64' data-use='r' data-ref="cpu_tmp1_i64">cpu_tmp1_i64</a>, <a class="local col6 ref" href="#976bndv" title='bndv' data-ref="976bndv">bndv</a>);</td></tr>
<tr><th id="2059">2059</th><td>    <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_extrl_i64_i32" title='tcg_gen_extrl_i64_i32' data-ref="tcg_gen_extrl_i64_i32">tcg_gen_extrl_i64_i32</a>(<a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <a class="tu ref" href="#cpu_tmp1_i64" title='cpu_tmp1_i64' data-use='r' data-ref="cpu_tmp1_i64">cpu_tmp1_i64</a>);</td></tr>
<tr><th id="2060">2060</th><td>    <a class="ref" href="helper.h.html#18" title='gen_helper_bndck' data-ref="gen_helper_bndck">gen_helper_bndck</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>);</td></tr>
<tr><th id="2061">2061</th><td>}</td></tr>
<tr><th id="2062">2062</th><td></td></tr>
<tr><th id="2063">2063</th><td><i  data-doc="gen_add_A0_ds_seg">/* used for LEA and MOV AX, mem */</i></td></tr>
<tr><th id="2064">2064</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="gen_add_A0_ds_seg" title='gen_add_A0_ds_seg' data-type='void gen_add_A0_ds_seg(DisasContext * s)' data-ref="gen_add_A0_ds_seg">gen_add_A0_ds_seg</dfn>(<a class="typedef" href="#DisasContext" title='DisasContext' data-type='struct DisasContext' data-ref="DisasContext">DisasContext</a> *<dfn class="local col8 decl" id="978s" title='s' data-type='DisasContext *' data-ref="978s">s</dfn>)</td></tr>
<tr><th id="2065">2065</th><td>{</td></tr>
<tr><th id="2066">2066</th><td>    <a class="tu ref" href="#gen_lea_v_seg" title='gen_lea_v_seg' data-use='c' data-ref="gen_lea_v_seg">gen_lea_v_seg</a>(<a class="local col8 ref" href="#978s" title='s' data-ref="978s">s</a>, <a class="local col8 ref" href="#978s" title='s' data-ref="978s">s</a>-&gt;<a class="tu ref" href="#DisasContext::aflag" title='DisasContext::aflag' data-use='r' data-ref="DisasContext::aflag">aflag</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>, <a class="macro" href="cpu.h.html#80" title="3" data-ref="_M/R_DS">R_DS</a>, <a class="local col8 ref" href="#978s" title='s' data-ref="978s">s</a>-&gt;<a class="tu ref" href="#DisasContext::override" title='DisasContext::override' data-use='r' data-ref="DisasContext::override">override</a>);</td></tr>
<tr><th id="2067">2067</th><td>}</td></tr>
<tr><th id="2068">2068</th><td></td></tr>
<tr><th id="2069">2069</th><td><i  data-doc="gen_ldst_modrm">/* generate modrm memory load or store of 'reg'. TMP0 is used if reg ==</i></td></tr>
<tr><th id="2070">2070</th><td><i  data-doc="gen_ldst_modrm">   OR_TMP0 */</i></td></tr>
<tr><th id="2071">2071</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="gen_ldst_modrm" title='gen_ldst_modrm' data-type='void gen_ldst_modrm(CPUX86State * env, DisasContext * s, int modrm, TCGMemOp ot, int reg, int is_store)' data-ref="gen_ldst_modrm">gen_ldst_modrm</dfn>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a> *<dfn class="local col9 decl" id="979env" title='env' data-type='CPUX86State *' data-ref="979env">env</dfn>, <a class="typedef" href="#DisasContext" title='DisasContext' data-type='struct DisasContext' data-ref="DisasContext">DisasContext</a> *<dfn class="local col0 decl" id="980s" title='s' data-type='DisasContext *' data-ref="980s">s</dfn>, <em>int</em> <dfn class="local col1 decl" id="981modrm" title='modrm' data-type='int' data-ref="981modrm">modrm</dfn>,</td></tr>
<tr><th id="2072">2072</th><td>                           <a class="typedef" href="../../tcg/tcg.h.html#TCGMemOp" title='TCGMemOp' data-type='enum TCGMemOp' data-ref="TCGMemOp">TCGMemOp</a> <dfn class="local col2 decl" id="982ot" title='ot' data-type='TCGMemOp' data-ref="982ot">ot</dfn>, <em>int</em> <dfn class="local col3 decl" id="983reg" title='reg' data-type='int' data-ref="983reg">reg</dfn>, <em>int</em> <dfn class="local col4 decl" id="984is_store" title='is_store' data-type='int' data-ref="984is_store">is_store</dfn>)</td></tr>
<tr><th id="2073">2073</th><td>{</td></tr>
<tr><th id="2074">2074</th><td>    <em>int</em> <dfn class="local col5 decl" id="985mod" title='mod' data-type='int' data-ref="985mod">mod</dfn>, <dfn class="local col6 decl" id="986rm" title='rm' data-type='int' data-ref="986rm">rm</dfn>;</td></tr>
<tr><th id="2075">2075</th><td></td></tr>
<tr><th id="2076">2076</th><td>    <a class="local col5 ref" href="#985mod" title='mod' data-ref="985mod">mod</a> = (<a class="local col1 ref" href="#981modrm" title='modrm' data-ref="981modrm">modrm</a> &gt;&gt; <var>6</var>) &amp; <var>3</var>;</td></tr>
<tr><th id="2077">2077</th><td>    <a class="local col6 ref" href="#986rm" title='rm' data-ref="986rm">rm</a> = (<a class="local col1 ref" href="#981modrm" title='modrm' data-ref="981modrm">modrm</a> &amp; <var>7</var>) | <a class="macro" href="#45" title="((s)-&gt;rex_b)" data-ref="_M/REX_B">REX_B</a>(<a class="local col0 ref" href="#980s" title='s' data-ref="980s">s</a>);</td></tr>
<tr><th id="2078">2078</th><td>    <b>if</b> (<a class="local col5 ref" href="#985mod" title='mod' data-ref="985mod">mod</a> == <var>3</var>) {</td></tr>
<tr><th id="2079">2079</th><td>        <b>if</b> (<a class="local col4 ref" href="#984is_store" title='is_store' data-ref="984is_store">is_store</a>) {</td></tr>
<tr><th id="2080">2080</th><td>            <b>if</b> (<a class="local col3 ref" href="#983reg" title='reg' data-ref="983reg">reg</a> != <a class="enum" href="#OR_TMP0" title='OR_TMP0' data-ref="OR_TMP0">OR_TMP0</a>)</td></tr>
<tr><th id="2081">2081</th><td>                <a class="tu ref" href="#gen_op_mov_v_reg" title='gen_op_mov_v_reg' data-use='c' data-ref="gen_op_mov_v_reg">gen_op_mov_v_reg</a>(<a class="local col2 ref" href="#982ot" title='ot' data-ref="982ot">ot</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="local col3 ref" href="#983reg" title='reg' data-ref="983reg">reg</a>);</td></tr>
<tr><th id="2082">2082</th><td>            <a class="tu ref" href="#gen_op_mov_reg_v" title='gen_op_mov_reg_v' data-use='c' data-ref="gen_op_mov_reg_v">gen_op_mov_reg_v</a>(<a class="local col2 ref" href="#982ot" title='ot' data-ref="982ot">ot</a>, <a class="local col6 ref" href="#986rm" title='rm' data-ref="986rm">rm</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="2083">2083</th><td>        } <b>else</b> {</td></tr>
<tr><th id="2084">2084</th><td>            <a class="tu ref" href="#gen_op_mov_v_reg" title='gen_op_mov_v_reg' data-use='c' data-ref="gen_op_mov_v_reg">gen_op_mov_v_reg</a>(<a class="local col2 ref" href="#982ot" title='ot' data-ref="982ot">ot</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="local col6 ref" href="#986rm" title='rm' data-ref="986rm">rm</a>);</td></tr>
<tr><th id="2085">2085</th><td>            <b>if</b> (<a class="local col3 ref" href="#983reg" title='reg' data-ref="983reg">reg</a> != <a class="enum" href="#OR_TMP0" title='OR_TMP0' data-ref="OR_TMP0">OR_TMP0</a>)</td></tr>
<tr><th id="2086">2086</th><td>                <a class="tu ref" href="#gen_op_mov_reg_v" title='gen_op_mov_reg_v' data-use='c' data-ref="gen_op_mov_reg_v">gen_op_mov_reg_v</a>(<a class="local col2 ref" href="#982ot" title='ot' data-ref="982ot">ot</a>, <a class="local col3 ref" href="#983reg" title='reg' data-ref="983reg">reg</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="2087">2087</th><td>        }</td></tr>
<tr><th id="2088">2088</th><td>    } <b>else</b> {</td></tr>
<tr><th id="2089">2089</th><td>        <a class="tu ref" href="#gen_lea_modrm" title='gen_lea_modrm' data-use='c' data-ref="gen_lea_modrm">gen_lea_modrm</a>(<a class="local col9 ref" href="#979env" title='env' data-ref="979env">env</a>, <a class="local col0 ref" href="#980s" title='s' data-ref="980s">s</a>, <a class="local col1 ref" href="#981modrm" title='modrm' data-ref="981modrm">modrm</a>);</td></tr>
<tr><th id="2090">2090</th><td>        <b>if</b> (<a class="local col4 ref" href="#984is_store" title='is_store' data-ref="984is_store">is_store</a>) {</td></tr>
<tr><th id="2091">2091</th><td>            <b>if</b> (<a class="local col3 ref" href="#983reg" title='reg' data-ref="983reg">reg</a> != <a class="enum" href="#OR_TMP0" title='OR_TMP0' data-ref="OR_TMP0">OR_TMP0</a>)</td></tr>
<tr><th id="2092">2092</th><td>                <a class="tu ref" href="#gen_op_mov_v_reg" title='gen_op_mov_v_reg' data-use='c' data-ref="gen_op_mov_v_reg">gen_op_mov_v_reg</a>(<a class="local col2 ref" href="#982ot" title='ot' data-ref="982ot">ot</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="local col3 ref" href="#983reg" title='reg' data-ref="983reg">reg</a>);</td></tr>
<tr><th id="2093">2093</th><td>            <a class="tu ref" href="#gen_op_st_v" title='gen_op_st_v' data-use='c' data-ref="gen_op_st_v">gen_op_st_v</a>(<a class="local col0 ref" href="#980s" title='s' data-ref="980s">s</a>, <a class="local col2 ref" href="#982ot" title='ot' data-ref="982ot">ot</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>);</td></tr>
<tr><th id="2094">2094</th><td>        } <b>else</b> {</td></tr>
<tr><th id="2095">2095</th><td>            <a class="tu ref" href="#gen_op_ld_v" title='gen_op_ld_v' data-use='c' data-ref="gen_op_ld_v">gen_op_ld_v</a>(<a class="local col0 ref" href="#980s" title='s' data-ref="980s">s</a>, <a class="local col2 ref" href="#982ot" title='ot' data-ref="982ot">ot</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>);</td></tr>
<tr><th id="2096">2096</th><td>            <b>if</b> (<a class="local col3 ref" href="#983reg" title='reg' data-ref="983reg">reg</a> != <a class="enum" href="#OR_TMP0" title='OR_TMP0' data-ref="OR_TMP0">OR_TMP0</a>)</td></tr>
<tr><th id="2097">2097</th><td>                <a class="tu ref" href="#gen_op_mov_reg_v" title='gen_op_mov_reg_v' data-use='c' data-ref="gen_op_mov_reg_v">gen_op_mov_reg_v</a>(<a class="local col2 ref" href="#982ot" title='ot' data-ref="982ot">ot</a>, <a class="local col3 ref" href="#983reg" title='reg' data-ref="983reg">reg</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="2098">2098</th><td>        }</td></tr>
<tr><th id="2099">2099</th><td>    }</td></tr>
<tr><th id="2100">2100</th><td>}</td></tr>
<tr><th id="2101">2101</th><td></td></tr>
<tr><th id="2102">2102</th><td><em>static</em> <b>inline</b> <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="tu decl def" id="insn_get" title='insn_get' data-type='uint32_t insn_get(CPUX86State * env, DisasContext * s, TCGMemOp ot)' data-ref="insn_get">insn_get</dfn>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a> *<dfn class="local col7 decl" id="987env" title='env' data-type='CPUX86State *' data-ref="987env">env</dfn>, <a class="typedef" href="#DisasContext" title='DisasContext' data-type='struct DisasContext' data-ref="DisasContext">DisasContext</a> *<dfn class="local col8 decl" id="988s" title='s' data-type='DisasContext *' data-ref="988s">s</dfn>, <a class="typedef" href="../../tcg/tcg.h.html#TCGMemOp" title='TCGMemOp' data-type='enum TCGMemOp' data-ref="TCGMemOp">TCGMemOp</a> <dfn class="local col9 decl" id="989ot" title='ot' data-type='TCGMemOp' data-ref="989ot">ot</dfn>)</td></tr>
<tr><th id="2103">2103</th><td>{</td></tr>
<tr><th id="2104">2104</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="local col0 decl" id="990ret" title='ret' data-type='uint32_t' data-ref="990ret">ret</dfn>;</td></tr>
<tr><th id="2105">2105</th><td></td></tr>
<tr><th id="2106">2106</th><td>    <b>switch</b> (<a class="local col9 ref" href="#989ot" title='ot' data-ref="989ot">ot</a>) {</td></tr>
<tr><th id="2107">2107</th><td>    <b>case</b> <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_8" title='TCGMemOp::MO_8' data-ref="TCGMemOp::MO_8">MO_8</a>:</td></tr>
<tr><th id="2108">2108</th><td>        <a class="local col0 ref" href="#990ret" title='ret' data-ref="990ret">ret</a> = <a class="ref" href="../../include/exec/cpu_ldst_template.h.html#112" title='cpu_ldub_code' data-ref="cpu_ldub_code">cpu_ldub_code</a>(<a class="local col7 ref" href="#987env" title='env' data-ref="987env">env</a>, <a class="local col8 ref" href="#988s" title='s' data-ref="988s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='r' data-ref="DisasContext::pc">pc</a>);</td></tr>
<tr><th id="2109">2109</th><td>        <a class="local col8 ref" href="#988s" title='s' data-ref="988s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='w' data-ref="DisasContext::pc">pc</a>++;</td></tr>
<tr><th id="2110">2110</th><td>        <b>break</b>;</td></tr>
<tr><th id="2111">2111</th><td>    <b>case</b> <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_16" title='TCGMemOp::MO_16' data-ref="TCGMemOp::MO_16">MO_16</a>:</td></tr>
<tr><th id="2112">2112</th><td>        <a class="local col0 ref" href="#990ret" title='ret' data-ref="990ret">ret</a> = <a class="ref" href="../../include/exec/cpu_ldst_template.h.html#112" title='cpu_lduw_code' data-ref="cpu_lduw_code">cpu_lduw_code</a>(<a class="local col7 ref" href="#987env" title='env' data-ref="987env">env</a>, <a class="local col8 ref" href="#988s" title='s' data-ref="988s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='r' data-ref="DisasContext::pc">pc</a>);</td></tr>
<tr><th id="2113">2113</th><td>        <a class="local col8 ref" href="#988s" title='s' data-ref="988s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='w' data-ref="DisasContext::pc">pc</a> += <var>2</var>;</td></tr>
<tr><th id="2114">2114</th><td>        <b>break</b>;</td></tr>
<tr><th id="2115">2115</th><td>    <b>case</b> <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_32" title='TCGMemOp::MO_32' data-ref="TCGMemOp::MO_32">MO_32</a>:</td></tr>
<tr><th id="2116">2116</th><td><u>#<span data-ppcond="2116">ifdef</span> <a class="macro" href="../../x86_64-softmmu/config-target.h.html#2" data-ref="_M/TARGET_X86_64">TARGET_X86_64</a></u></td></tr>
<tr><th id="2117">2117</th><td>    <b>case</b> <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_64" title='TCGMemOp::MO_64' data-ref="TCGMemOp::MO_64">MO_64</a>:</td></tr>
<tr><th id="2118">2118</th><td><u>#<span data-ppcond="2116">endif</span></u></td></tr>
<tr><th id="2119">2119</th><td>        <a class="local col0 ref" href="#990ret" title='ret' data-ref="990ret">ret</a> = <a class="ref" href="../../include/exec/cpu_ldst_template.h.html#112" title='cpu_ldl_code' data-ref="cpu_ldl_code">cpu_ldl_code</a>(<a class="local col7 ref" href="#987env" title='env' data-ref="987env">env</a>, <a class="local col8 ref" href="#988s" title='s' data-ref="988s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='r' data-ref="DisasContext::pc">pc</a>);</td></tr>
<tr><th id="2120">2120</th><td>        <a class="local col8 ref" href="#988s" title='s' data-ref="988s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='w' data-ref="DisasContext::pc">pc</a> += <var>4</var>;</td></tr>
<tr><th id="2121">2121</th><td>        <b>break</b>;</td></tr>
<tr><th id="2122">2122</th><td>    <b>default</b>:</td></tr>
<tr><th id="2123">2123</th><td>        <a class="macro" href="../../tcg/tcg.h.html#896" title="do { fprintf(stderr, &quot;%s:%d: tcg fatal error\n&quot;, &quot;/home/jon/workspace/qemu/target/i386/translate.c&quot;, 2123); abort();} while (0)" data-ref="_M/tcg_abort">tcg_abort</a>();</td></tr>
<tr><th id="2124">2124</th><td>    }</td></tr>
<tr><th id="2125">2125</th><td>    <b>return</b> <a class="local col0 ref" href="#990ret" title='ret' data-ref="990ret">ret</a>;</td></tr>
<tr><th id="2126">2126</th><td>}</td></tr>
<tr><th id="2127">2127</th><td></td></tr>
<tr><th id="2128">2128</th><td><em>static</em> <b>inline</b> <em>int</em> <dfn class="tu decl def" id="insn_const_size" title='insn_const_size' data-type='int insn_const_size(TCGMemOp ot)' data-ref="insn_const_size">insn_const_size</dfn>(<a class="typedef" href="../../tcg/tcg.h.html#TCGMemOp" title='TCGMemOp' data-type='enum TCGMemOp' data-ref="TCGMemOp">TCGMemOp</a> <dfn class="local col1 decl" id="991ot" title='ot' data-type='TCGMemOp' data-ref="991ot">ot</dfn>)</td></tr>
<tr><th id="2129">2129</th><td>{</td></tr>
<tr><th id="2130">2130</th><td>    <b>if</b> (<a class="local col1 ref" href="#991ot" title='ot' data-ref="991ot">ot</a> &lt;= <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_32" title='TCGMemOp::MO_32' data-ref="TCGMemOp::MO_32">MO_32</a>) {</td></tr>
<tr><th id="2131">2131</th><td>        <b>return</b> <var>1</var> &lt;&lt; <a class="local col1 ref" href="#991ot" title='ot' data-ref="991ot">ot</a>;</td></tr>
<tr><th id="2132">2132</th><td>    } <b>else</b> {</td></tr>
<tr><th id="2133">2133</th><td>        <b>return</b> <var>4</var>;</td></tr>
<tr><th id="2134">2134</th><td>    }</td></tr>
<tr><th id="2135">2135</th><td>}</td></tr>
<tr><th id="2136">2136</th><td></td></tr>
<tr><th id="2137">2137</th><td><em>static</em> <b>inline</b> <span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="tu decl def" id="use_goto_tb" title='use_goto_tb' data-type='_Bool use_goto_tb(DisasContext * s, target_ulong pc)' data-ref="use_goto_tb">use_goto_tb</dfn>(<a class="typedef" href="#DisasContext" title='DisasContext' data-type='struct DisasContext' data-ref="DisasContext">DisasContext</a> *<dfn class="local col2 decl" id="992s" title='s' data-type='DisasContext *' data-ref="992s">s</dfn>, <a class="typedef" href="../../include/exec/cpu-defs.h.html#target_ulong" title='target_ulong' data-type='uint64_t' data-ref="target_ulong">target_ulong</a> <dfn class="local col3 decl" id="993pc" title='pc' data-type='target_ulong' data-ref="993pc">pc</dfn>)</td></tr>
<tr><th id="2138">2138</th><td>{</td></tr>
<tr><th id="2139">2139</th><td><u>#<span data-ppcond="2139">ifndef</span> <span class="macro" data-ref="_M/CONFIG_USER_ONLY">CONFIG_USER_ONLY</span></u></td></tr>
<tr><th id="2140">2140</th><td>    <b>return</b> (<a class="local col3 ref" href="#993pc" title='pc' data-ref="993pc">pc</a> &amp; <a class="macro" href="../../include/exec/cpu-all.h.html#226" title="~((1 &lt;&lt; 12) - 1)" data-ref="_M/TARGET_PAGE_MASK">TARGET_PAGE_MASK</a>) == (<a class="local col2 ref" href="#992s" title='s' data-ref="992s">s</a>-&gt;<a class="tu ref" href="#DisasContext::tb" title='DisasContext::tb' data-use='r' data-ref="DisasContext::tb">tb</a>-&gt;<a class="ref" href="../../include/exec/exec-all.h.html#TranslationBlock::pc" title='TranslationBlock::pc' data-ref="TranslationBlock::pc">pc</a> &amp; <a class="macro" href="../../include/exec/cpu-all.h.html#226" title="~((1 &lt;&lt; 12) - 1)" data-ref="_M/TARGET_PAGE_MASK">TARGET_PAGE_MASK</a>) ||</td></tr>
<tr><th id="2141">2141</th><td>           (<a class="local col3 ref" href="#993pc" title='pc' data-ref="993pc">pc</a> &amp; <a class="macro" href="../../include/exec/cpu-all.h.html#226" title="~((1 &lt;&lt; 12) - 1)" data-ref="_M/TARGET_PAGE_MASK">TARGET_PAGE_MASK</a>) == (<a class="local col2 ref" href="#992s" title='s' data-ref="992s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc_start" title='DisasContext::pc_start' data-use='r' data-ref="DisasContext::pc_start">pc_start</a> &amp; <a class="macro" href="../../include/exec/cpu-all.h.html#226" title="~((1 &lt;&lt; 12) - 1)" data-ref="_M/TARGET_PAGE_MASK">TARGET_PAGE_MASK</a>);</td></tr>
<tr><th id="2142">2142</th><td><u>#<span data-ppcond="2139">else</span></u></td></tr>
<tr><th id="2143">2143</th><td>    <b>return</b> true;</td></tr>
<tr><th id="2144">2144</th><td><u>#<span data-ppcond="2139">endif</span></u></td></tr>
<tr><th id="2145">2145</th><td>}</td></tr>
<tr><th id="2146">2146</th><td></td></tr>
<tr><th id="2147">2147</th><td><em>static</em> <b>inline</b> <em>void</em> <dfn class="tu decl def" id="gen_goto_tb" title='gen_goto_tb' data-type='void gen_goto_tb(DisasContext * s, int tb_num, target_ulong eip)' data-ref="gen_goto_tb">gen_goto_tb</dfn>(<a class="typedef" href="#DisasContext" title='DisasContext' data-type='struct DisasContext' data-ref="DisasContext">DisasContext</a> *<dfn class="local col4 decl" id="994s" title='s' data-type='DisasContext *' data-ref="994s">s</dfn>, <em>int</em> <dfn class="local col5 decl" id="995tb_num" title='tb_num' data-type='int' data-ref="995tb_num">tb_num</dfn>, <a class="typedef" href="../../include/exec/cpu-defs.h.html#target_ulong" title='target_ulong' data-type='uint64_t' data-ref="target_ulong">target_ulong</a> <dfn class="local col6 decl" id="996eip" title='eip' data-type='target_ulong' data-ref="996eip">eip</dfn>)</td></tr>
<tr><th id="2148">2148</th><td>{</td></tr>
<tr><th id="2149">2149</th><td>    <a class="typedef" href="../../include/exec/cpu-defs.h.html#target_ulong" title='target_ulong' data-type='uint64_t' data-ref="target_ulong">target_ulong</a> <dfn class="local col7 decl" id="997pc" title='pc' data-type='target_ulong' data-ref="997pc">pc</dfn> = <a class="local col4 ref" href="#994s" title='s' data-ref="994s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a> + <a class="local col6 ref" href="#996eip" title='eip' data-ref="996eip">eip</a>;</td></tr>
<tr><th id="2150">2150</th><td></td></tr>
<tr><th id="2151">2151</th><td>    <b>if</b> (<a class="tu ref" href="#use_goto_tb" title='use_goto_tb' data-use='c' data-ref="use_goto_tb">use_goto_tb</a>(<a class="local col4 ref" href="#994s" title='s' data-ref="994s">s</a>, <a class="local col7 ref" href="#997pc" title='pc' data-ref="997pc">pc</a>))  {</td></tr>
<tr><th id="2152">2152</th><td>        <i>/* jump to same page: we can use a direct jump */</i></td></tr>
<tr><th id="2153">2153</th><td>        <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_goto_tb" title='tcg_gen_goto_tb' data-ref="tcg_gen_goto_tb">tcg_gen_goto_tb</a>(<a class="local col5 ref" href="#995tb_num" title='tb_num' data-ref="995tb_num">tb_num</a>);</td></tr>
<tr><th id="2154">2154</th><td>        <a class="tu ref" href="#gen_jmp_im" title='gen_jmp_im' data-use='c' data-ref="gen_jmp_im">gen_jmp_im</a>(<a class="local col6 ref" href="#996eip" title='eip' data-ref="996eip">eip</a>);</td></tr>
<tr><th id="2155">2155</th><td>        <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_exit_tb" title='tcg_gen_exit_tb' data-ref="tcg_gen_exit_tb">tcg_gen_exit_tb</a>((<a class="typedef" href="../../../include/stdint.h.html#uintptr_t" title='uintptr_t' data-type='unsigned long' data-ref="uintptr_t">uintptr_t</a>)<a class="local col4 ref" href="#994s" title='s' data-ref="994s">s</a>-&gt;<a class="tu ref" href="#DisasContext::tb" title='DisasContext::tb' data-use='r' data-ref="DisasContext::tb">tb</a> + <a class="local col5 ref" href="#995tb_num" title='tb_num' data-ref="995tb_num">tb_num</a>);</td></tr>
<tr><th id="2156">2156</th><td>    } <b>else</b> {</td></tr>
<tr><th id="2157">2157</th><td>        <i>/* jump to another page */</i></td></tr>
<tr><th id="2158">2158</th><td>        <a class="tu ref" href="#gen_jmp_im" title='gen_jmp_im' data-use='c' data-ref="gen_jmp_im">gen_jmp_im</a>(<a class="local col6 ref" href="#996eip" title='eip' data-ref="996eip">eip</a>);</td></tr>
<tr><th id="2159">2159</th><td>        <a class="tu ref" href="#gen_jr" title='gen_jr' data-use='c' data-ref="gen_jr">gen_jr</a>(<a class="local col4 ref" href="#994s" title='s' data-ref="994s">s</a>, <a class="tu ref" href="#cpu_tmp0" title='cpu_tmp0' data-use='r' data-ref="cpu_tmp0">cpu_tmp0</a>);</td></tr>
<tr><th id="2160">2160</th><td>    }</td></tr>
<tr><th id="2161">2161</th><td>}</td></tr>
<tr><th id="2162">2162</th><td></td></tr>
<tr><th id="2163">2163</th><td><em>static</em> <b>inline</b> <em>void</em> <dfn class="tu decl def" id="gen_jcc" title='gen_jcc' data-type='void gen_jcc(DisasContext * s, int b, target_ulong val, target_ulong next_eip)' data-ref="gen_jcc">gen_jcc</dfn>(<a class="typedef" href="#DisasContext" title='DisasContext' data-type='struct DisasContext' data-ref="DisasContext">DisasContext</a> *<dfn class="local col8 decl" id="998s" title='s' data-type='DisasContext *' data-ref="998s">s</dfn>, <em>int</em> <dfn class="local col9 decl" id="999b" title='b' data-type='int' data-ref="999b">b</dfn>,</td></tr>
<tr><th id="2164">2164</th><td>                           <a class="typedef" href="../../include/exec/cpu-defs.h.html#target_ulong" title='target_ulong' data-type='uint64_t' data-ref="target_ulong">target_ulong</a> <dfn class="local col0 decl" id="1000val" title='val' data-type='target_ulong' data-ref="1000val">val</dfn>, <a class="typedef" href="../../include/exec/cpu-defs.h.html#target_ulong" title='target_ulong' data-type='uint64_t' data-ref="target_ulong">target_ulong</a> <dfn class="local col1 decl" id="1001next_eip" title='next_eip' data-type='target_ulong' data-ref="1001next_eip">next_eip</dfn>)</td></tr>
<tr><th id="2165">2165</th><td>{</td></tr>
<tr><th id="2166">2166</th><td>    <a class="typedef" href="../../tcg/tcg.h.html#TCGLabel" title='TCGLabel' data-type='struct TCGLabel' data-ref="TCGLabel">TCGLabel</a> *<dfn class="local col2 decl" id="1002l1" title='l1' data-type='TCGLabel *' data-ref="1002l1">l1</dfn>, *<dfn class="local col3 decl" id="1003l2" title='l2' data-type='TCGLabel *' data-ref="1003l2">l2</dfn>;</td></tr>
<tr><th id="2167">2167</th><td></td></tr>
<tr><th id="2168">2168</th><td>    <b>if</b> (<a class="local col8 ref" href="#998s" title='s' data-ref="998s">s</a>-&gt;<a class="tu ref" href="#DisasContext::jmp_opt" title='DisasContext::jmp_opt' data-use='r' data-ref="DisasContext::jmp_opt">jmp_opt</a>) {</td></tr>
<tr><th id="2169">2169</th><td>        <a class="local col2 ref" href="#1002l1" title='l1' data-ref="1002l1">l1</a> = <a class="ref" href="../../tcg/tcg.h.html#gen_new_label" title='gen_new_label' data-ref="gen_new_label">gen_new_label</a>();</td></tr>
<tr><th id="2170">2170</th><td>        <a class="tu ref" href="#gen_jcc1" title='gen_jcc1' data-use='c' data-ref="gen_jcc1">gen_jcc1</a>(<a class="local col8 ref" href="#998s" title='s' data-ref="998s">s</a>, <a class="local col9 ref" href="#999b" title='b' data-ref="999b">b</a>, <a class="local col2 ref" href="#1002l1" title='l1' data-ref="1002l1">l1</a>);</td></tr>
<tr><th id="2171">2171</th><td></td></tr>
<tr><th id="2172">2172</th><td>        <a class="tu ref" href="#gen_goto_tb" title='gen_goto_tb' data-use='c' data-ref="gen_goto_tb">gen_goto_tb</a>(<a class="local col8 ref" href="#998s" title='s' data-ref="998s">s</a>, <var>0</var>, <a class="local col1 ref" href="#1001next_eip" title='next_eip' data-ref="1001next_eip">next_eip</a>);</td></tr>
<tr><th id="2173">2173</th><td></td></tr>
<tr><th id="2174">2174</th><td>        <a class="ref" href="../../tcg/tcg-op.h.html#gen_set_label" title='gen_set_label' data-ref="gen_set_label">gen_set_label</a>(<a class="local col2 ref" href="#1002l1" title='l1' data-ref="1002l1">l1</a>);</td></tr>
<tr><th id="2175">2175</th><td>        <a class="tu ref" href="#gen_goto_tb" title='gen_goto_tb' data-use='c' data-ref="gen_goto_tb">gen_goto_tb</a>(<a class="local col8 ref" href="#998s" title='s' data-ref="998s">s</a>, <var>1</var>, <a class="local col0 ref" href="#1000val" title='val' data-ref="1000val">val</a>);</td></tr>
<tr><th id="2176">2176</th><td>        <a class="local col8 ref" href="#998s" title='s' data-ref="998s">s</a>-&gt;<a class="tu ref" href="#DisasContext::is_jmp" title='DisasContext::is_jmp' data-use='w' data-ref="DisasContext::is_jmp">is_jmp</a> = <a class="macro" href="../../include/exec/exec-all.h.html#64" title="2" data-ref="_M/DISAS_TB_JUMP">DISAS_TB_JUMP</a>;</td></tr>
<tr><th id="2177">2177</th><td>    } <b>else</b> {</td></tr>
<tr><th id="2178">2178</th><td>        <a class="local col2 ref" href="#1002l1" title='l1' data-ref="1002l1">l1</a> = <a class="ref" href="../../tcg/tcg.h.html#gen_new_label" title='gen_new_label' data-ref="gen_new_label">gen_new_label</a>();</td></tr>
<tr><th id="2179">2179</th><td>        <a class="local col3 ref" href="#1003l2" title='l2' data-ref="1003l2">l2</a> = <a class="ref" href="../../tcg/tcg.h.html#gen_new_label" title='gen_new_label' data-ref="gen_new_label">gen_new_label</a>();</td></tr>
<tr><th id="2180">2180</th><td>        <a class="tu ref" href="#gen_jcc1" title='gen_jcc1' data-use='c' data-ref="gen_jcc1">gen_jcc1</a>(<a class="local col8 ref" href="#998s" title='s' data-ref="998s">s</a>, <a class="local col9 ref" href="#999b" title='b' data-ref="999b">b</a>, <a class="local col2 ref" href="#1002l1" title='l1' data-ref="1002l1">l1</a>);</td></tr>
<tr><th id="2181">2181</th><td></td></tr>
<tr><th id="2182">2182</th><td>        <a class="tu ref" href="#gen_jmp_im" title='gen_jmp_im' data-use='c' data-ref="gen_jmp_im">gen_jmp_im</a>(<a class="local col1 ref" href="#1001next_eip" title='next_eip' data-ref="1001next_eip">next_eip</a>);</td></tr>
<tr><th id="2183">2183</th><td>        <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_br" title='tcg_gen_br' data-ref="tcg_gen_br">tcg_gen_br</a>(<a class="local col3 ref" href="#1003l2" title='l2' data-ref="1003l2">l2</a>);</td></tr>
<tr><th id="2184">2184</th><td></td></tr>
<tr><th id="2185">2185</th><td>        <a class="ref" href="../../tcg/tcg-op.h.html#gen_set_label" title='gen_set_label' data-ref="gen_set_label">gen_set_label</a>(<a class="local col2 ref" href="#1002l1" title='l1' data-ref="1002l1">l1</a>);</td></tr>
<tr><th id="2186">2186</th><td>        <a class="tu ref" href="#gen_jmp_im" title='gen_jmp_im' data-use='c' data-ref="gen_jmp_im">gen_jmp_im</a>(<a class="local col0 ref" href="#1000val" title='val' data-ref="1000val">val</a>);</td></tr>
<tr><th id="2187">2187</th><td>        <a class="ref" href="../../tcg/tcg-op.h.html#gen_set_label" title='gen_set_label' data-ref="gen_set_label">gen_set_label</a>(<a class="local col3 ref" href="#1003l2" title='l2' data-ref="1003l2">l2</a>);</td></tr>
<tr><th id="2188">2188</th><td>        <a class="tu ref" href="#gen_eob" title='gen_eob' data-use='c' data-ref="gen_eob">gen_eob</a>(<a class="local col8 ref" href="#998s" title='s' data-ref="998s">s</a>);</td></tr>
<tr><th id="2189">2189</th><td>    }</td></tr>
<tr><th id="2190">2190</th><td>}</td></tr>
<tr><th id="2191">2191</th><td></td></tr>
<tr><th id="2192">2192</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="gen_cmovcc1" title='gen_cmovcc1' data-type='void gen_cmovcc1(CPUX86State * env, DisasContext * s, TCGMemOp ot, int b, int modrm, int reg)' data-ref="gen_cmovcc1">gen_cmovcc1</dfn>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a> *<dfn class="local col4 decl" id="1004env" title='env' data-type='CPUX86State *' data-ref="1004env">env</dfn>, <a class="typedef" href="#DisasContext" title='DisasContext' data-type='struct DisasContext' data-ref="DisasContext">DisasContext</a> *<dfn class="local col5 decl" id="1005s" title='s' data-type='DisasContext *' data-ref="1005s">s</dfn>, <a class="typedef" href="../../tcg/tcg.h.html#TCGMemOp" title='TCGMemOp' data-type='enum TCGMemOp' data-ref="TCGMemOp">TCGMemOp</a> <dfn class="local col6 decl" id="1006ot" title='ot' data-type='TCGMemOp' data-ref="1006ot">ot</dfn>, <em>int</em> <dfn class="local col7 decl" id="1007b" title='b' data-type='int' data-ref="1007b">b</dfn>,</td></tr>
<tr><th id="2193">2193</th><td>                        <em>int</em> <dfn class="local col8 decl" id="1008modrm" title='modrm' data-type='int' data-ref="1008modrm">modrm</dfn>, <em>int</em> <dfn class="local col9 decl" id="1009reg" title='reg' data-type='int' data-ref="1009reg">reg</dfn>)</td></tr>
<tr><th id="2194">2194</th><td>{</td></tr>
<tr><th id="2195">2195</th><td>    <a class="typedef" href="#CCPrepare" title='CCPrepare' data-type='struct CCPrepare' data-ref="CCPrepare">CCPrepare</a> <dfn class="local col0 decl" id="1010cc" title='cc' data-type='CCPrepare' data-ref="1010cc">cc</dfn>;</td></tr>
<tr><th id="2196">2196</th><td></td></tr>
<tr><th id="2197">2197</th><td>    <a class="tu ref" href="#gen_ldst_modrm" title='gen_ldst_modrm' data-use='c' data-ref="gen_ldst_modrm">gen_ldst_modrm</a>(<a class="local col4 ref" href="#1004env" title='env' data-ref="1004env">env</a>, <a class="local col5 ref" href="#1005s" title='s' data-ref="1005s">s</a>, <a class="local col8 ref" href="#1008modrm" title='modrm' data-ref="1008modrm">modrm</a>, <a class="local col6 ref" href="#1006ot" title='ot' data-ref="1006ot">ot</a>, <a class="enum" href="#OR_TMP0" title='OR_TMP0' data-ref="OR_TMP0">OR_TMP0</a>, <var>0</var>);</td></tr>
<tr><th id="2198">2198</th><td></td></tr>
<tr><th id="2199">2199</th><td>    <a class="local col0 ref" href="#1010cc" title='cc' data-ref="1010cc">cc</a> = <a class="tu ref" href="#gen_prepare_cc" title='gen_prepare_cc' data-use='c' data-ref="gen_prepare_cc">gen_prepare_cc</a>(<a class="local col5 ref" href="#1005s" title='s' data-ref="1005s">s</a>, <a class="local col7 ref" href="#1007b" title='b' data-ref="1007b">b</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>);</td></tr>
<tr><th id="2200">2200</th><td>    <b>if</b> (<a class="local col0 ref" href="#1010cc" title='cc' data-ref="1010cc">cc</a>.<a class="tu ref" href="#CCPrepare::mask" title='CCPrepare::mask' data-use='r' data-ref="CCPrepare::mask">mask</a> != -<var>1</var>) {</td></tr>
<tr><th id="2201">2201</th><td>        <a class="macro" href="../../tcg/tcg.h.html#438" title="TCGv_i64" data-ref="_M/TCGv">TCGv</a> <dfn class="local col1 decl" id="1011t0" title='t0' data-type='TCGv_i64' data-ref="1011t0">t0</dfn> = <a class="macro" href="../../tcg/tcg-op.h.html#822" title="tcg_temp_new_i64()" data-ref="_M/tcg_temp_new">tcg_temp_new</a>();</td></tr>
<tr><th id="2202">2202</th><td>        <a class="macro" href="../../tcg/tcg-op.h.html#939" title="tcg_gen_andi_i64" data-ref="_M/tcg_gen_andi_tl">tcg_gen_andi_tl</a>(<a class="local col1 ref" href="#1011t0" title='t0' data-ref="1011t0">t0</a>, <a class="local col0 ref" href="#1010cc" title='cc' data-ref="1010cc">cc</a>.<a class="tu ref" href="#CCPrepare::reg" title='CCPrepare::reg' data-use='r' data-ref="CCPrepare::reg">reg</a>, <a class="local col0 ref" href="#1010cc" title='cc' data-ref="1010cc">cc</a>.<a class="tu ref" href="#CCPrepare::mask" title='CCPrepare::mask' data-use='r' data-ref="CCPrepare::mask">mask</a>);</td></tr>
<tr><th id="2203">2203</th><td>        <a class="local col0 ref" href="#1010cc" title='cc' data-ref="1010cc">cc</a>.<a class="tu ref" href="#CCPrepare::reg" title='CCPrepare::reg' data-use='w' data-ref="CCPrepare::reg">reg</a> = <a class="local col1 ref" href="#1011t0" title='t0' data-ref="1011t0">t0</a>;</td></tr>
<tr><th id="2204">2204</th><td>    }</td></tr>
<tr><th id="2205">2205</th><td>    <b>if</b> (!<a class="local col0 ref" href="#1010cc" title='cc' data-ref="1010cc">cc</a>.<a class="tu ref" href="#CCPrepare::use_reg2" title='CCPrepare::use_reg2' data-use='r' data-ref="CCPrepare::use_reg2">use_reg2</a>) {</td></tr>
<tr><th id="2206">2206</th><td>        <a class="local col0 ref" href="#1010cc" title='cc' data-ref="1010cc">cc</a>.<a class="tu ref" href="#CCPrepare::reg2" title='CCPrepare::reg2' data-use='w' data-ref="CCPrepare::reg2">reg2</a> = <a class="macro" href="../../tcg/tcg-op.h.html#998" title="tcg_const_i64" data-ref="_M/tcg_const_tl">tcg_const_tl</a>(<a class="local col0 ref" href="#1010cc" title='cc' data-ref="1010cc">cc</a>.<a class="tu ref" href="#CCPrepare::imm" title='CCPrepare::imm' data-use='r' data-ref="CCPrepare::imm">imm</a>);</td></tr>
<tr><th id="2207">2207</th><td>    }</td></tr>
<tr><th id="2208">2208</th><td></td></tr>
<tr><th id="2209">2209</th><td>    <a class="macro" href="../../tcg/tcg-op.h.html#1000" title="tcg_gen_movcond_i64" data-ref="_M/tcg_gen_movcond_tl">tcg_gen_movcond_tl</a>(<a class="local col0 ref" href="#1010cc" title='cc' data-ref="1010cc">cc</a>.<a class="tu ref" href="#CCPrepare::cond" title='CCPrepare::cond' data-use='r' data-ref="CCPrepare::cond">cond</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="local col0 ref" href="#1010cc" title='cc' data-ref="1010cc">cc</a>.<a class="tu ref" href="#CCPrepare::reg" title='CCPrepare::reg' data-use='r' data-ref="CCPrepare::reg">reg</a>, <a class="local col0 ref" href="#1010cc" title='cc' data-ref="1010cc">cc</a>.<a class="tu ref" href="#CCPrepare::reg2" title='CCPrepare::reg2' data-use='r' data-ref="CCPrepare::reg2">reg2</a>,</td></tr>
<tr><th id="2210">2210</th><td>                       <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="local col9 ref" href="#1009reg" title='reg' data-ref="1009reg">reg</a>]);</td></tr>
<tr><th id="2211">2211</th><td>    <a class="tu ref" href="#gen_op_mov_reg_v" title='gen_op_mov_reg_v' data-use='c' data-ref="gen_op_mov_reg_v">gen_op_mov_reg_v</a>(<a class="local col6 ref" href="#1006ot" title='ot' data-ref="1006ot">ot</a>, <a class="local col9 ref" href="#1009reg" title='reg' data-ref="1009reg">reg</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="2212">2212</th><td></td></tr>
<tr><th id="2213">2213</th><td>    <b>if</b> (<a class="local col0 ref" href="#1010cc" title='cc' data-ref="1010cc">cc</a>.<a class="tu ref" href="#CCPrepare::mask" title='CCPrepare::mask' data-use='r' data-ref="CCPrepare::mask">mask</a> != -<var>1</var>) {</td></tr>
<tr><th id="2214">2214</th><td>        <a class="macro" href="../../tcg/tcg-op.h.html#826" title="tcg_temp_free_i64" data-ref="_M/tcg_temp_free">tcg_temp_free</a>(<a class="local col0 ref" href="#1010cc" title='cc' data-ref="1010cc">cc</a>.<a class="tu ref" href="#CCPrepare::reg" title='CCPrepare::reg' data-use='r' data-ref="CCPrepare::reg">reg</a>);</td></tr>
<tr><th id="2215">2215</th><td>    }</td></tr>
<tr><th id="2216">2216</th><td>    <b>if</b> (!<a class="local col0 ref" href="#1010cc" title='cc' data-ref="1010cc">cc</a>.<a class="tu ref" href="#CCPrepare::use_reg2" title='CCPrepare::use_reg2' data-use='r' data-ref="CCPrepare::use_reg2">use_reg2</a>) {</td></tr>
<tr><th id="2217">2217</th><td>        <a class="macro" href="../../tcg/tcg-op.h.html#826" title="tcg_temp_free_i64" data-ref="_M/tcg_temp_free">tcg_temp_free</a>(<a class="local col0 ref" href="#1010cc" title='cc' data-ref="1010cc">cc</a>.<a class="tu ref" href="#CCPrepare::reg2" title='CCPrepare::reg2' data-use='r' data-ref="CCPrepare::reg2">reg2</a>);</td></tr>
<tr><th id="2218">2218</th><td>    }</td></tr>
<tr><th id="2219">2219</th><td>}</td></tr>
<tr><th id="2220">2220</th><td></td></tr>
<tr><th id="2221">2221</th><td><em>static</em> <b>inline</b> <em>void</em> <dfn class="tu decl def" id="gen_op_movl_T0_seg" title='gen_op_movl_T0_seg' data-type='void gen_op_movl_T0_seg(int seg_reg)' data-ref="gen_op_movl_T0_seg">gen_op_movl_T0_seg</dfn>(<em>int</em> <dfn class="local col2 decl" id="1012seg_reg" title='seg_reg' data-type='int' data-ref="1012seg_reg">seg_reg</dfn>)</td></tr>
<tr><th id="2222">2222</th><td>{</td></tr>
<tr><th id="2223">2223</th><td>    <a class="macro" href="../../tcg/tcg-op.h.html#925" title="tcg_gen_ld32u_i64" data-ref="_M/tcg_gen_ld32u_tl">tcg_gen_ld32u_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>,</td></tr>
<tr><th id="2224">2224</th><td>                     <span class="macro" title="__builtin_offsetof(CPUX86State, segs[seg_reg].selector)" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,segs[<a class="local col2 ref" href="#1012seg_reg" title='seg_reg' data-ref="1012seg_reg">seg_reg</a>].selector));</td></tr>
<tr><th id="2225">2225</th><td>}</td></tr>
<tr><th id="2226">2226</th><td></td></tr>
<tr><th id="2227">2227</th><td><em>static</em> <b>inline</b> <em>void</em> <dfn class="tu decl def" id="gen_op_movl_seg_T0_vm" title='gen_op_movl_seg_T0_vm' data-type='void gen_op_movl_seg_T0_vm(int seg_reg)' data-ref="gen_op_movl_seg_T0_vm">gen_op_movl_seg_T0_vm</dfn>(<em>int</em> <dfn class="local col3 decl" id="1013seg_reg" title='seg_reg' data-type='int' data-ref="1013seg_reg">seg_reg</dfn>)</td></tr>
<tr><th id="2228">2228</th><td>{</td></tr>
<tr><th id="2229">2229</th><td>    <a class="macro" href="../../tcg/tcg-op.h.html#970" title="tcg_gen_ext16u_i64" data-ref="_M/tcg_gen_ext16u_tl">tcg_gen_ext16u_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="2230">2230</th><td>    <a class="macro" href="../../tcg/tcg-op.h.html#930" title="tcg_gen_st32_i64" data-ref="_M/tcg_gen_st32_tl">tcg_gen_st32_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>,</td></tr>
<tr><th id="2231">2231</th><td>                    <span class="macro" title="__builtin_offsetof(CPUX86State, segs[seg_reg].selector)" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,segs[<a class="local col3 ref" href="#1013seg_reg" title='seg_reg' data-ref="1013seg_reg">seg_reg</a>].selector));</td></tr>
<tr><th id="2232">2232</th><td>    <a class="macro" href="../../tcg/tcg-op.h.html#946" title="tcg_gen_shli_i64" data-ref="_M/tcg_gen_shli_tl">tcg_gen_shli_tl</a>(<a class="tu ref" href="#cpu_seg_base" title='cpu_seg_base' data-use='r' data-ref="cpu_seg_base">cpu_seg_base</a>[<a class="local col3 ref" href="#1013seg_reg" title='seg_reg' data-ref="1013seg_reg">seg_reg</a>], <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <var>4</var>);</td></tr>
<tr><th id="2233">2233</th><td>}</td></tr>
<tr><th id="2234">2234</th><td></td></tr>
<tr><th id="2235">2235</th><td><i  data-doc="gen_movl_seg_T0">/* move T0 to seg_reg and compute if the CPU state may change. Never</i></td></tr>
<tr><th id="2236">2236</th><td><i  data-doc="gen_movl_seg_T0">   call this function with seg_reg == R_CS */</i></td></tr>
<tr><th id="2237">2237</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="gen_movl_seg_T0" title='gen_movl_seg_T0' data-type='void gen_movl_seg_T0(DisasContext * s, int seg_reg)' data-ref="gen_movl_seg_T0">gen_movl_seg_T0</dfn>(<a class="typedef" href="#DisasContext" title='DisasContext' data-type='struct DisasContext' data-ref="DisasContext">DisasContext</a> *<dfn class="local col4 decl" id="1014s" title='s' data-type='DisasContext *' data-ref="1014s">s</dfn>, <em>int</em> <dfn class="local col5 decl" id="1015seg_reg" title='seg_reg' data-type='int' data-ref="1015seg_reg">seg_reg</dfn>)</td></tr>
<tr><th id="2238">2238</th><td>{</td></tr>
<tr><th id="2239">2239</th><td>    <b>if</b> (<a class="local col4 ref" href="#1014s" title='s' data-ref="1014s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pe" title='DisasContext::pe' data-use='r' data-ref="DisasContext::pe">pe</a> &amp;&amp; !<a class="local col4 ref" href="#1014s" title='s' data-ref="1014s">s</a>-&gt;<a class="tu ref" href="#DisasContext::vm86" title='DisasContext::vm86' data-use='r' data-ref="DisasContext::vm86">vm86</a>) {</td></tr>
<tr><th id="2240">2240</th><td>        <a class="macro" href="../../tcg/tcg-op.h.html#962" title="tcg_gen_extrl_i64_i32" data-ref="_M/tcg_gen_trunc_tl_i32">tcg_gen_trunc_tl_i32</a>(<a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="2241">2241</th><td>        <a class="ref" href="helper.h.html#38" title='gen_helper_load_seg' data-ref="gen_helper_load_seg">gen_helper_load_seg</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="ref" href="../../tcg/tcg.h.html#tcg_const_i32" title='tcg_const_i32' data-ref="tcg_const_i32">tcg_const_i32</a>(<a class="local col5 ref" href="#1015seg_reg" title='seg_reg' data-ref="1015seg_reg">seg_reg</a>), <a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>);</td></tr>
<tr><th id="2242">2242</th><td>        <i>/* abort translation because the addseg value may change or</i></td></tr>
<tr><th id="2243">2243</th><td><i>           because ss32 may change. For R_SS, translation must always</i></td></tr>
<tr><th id="2244">2244</th><td><i>           stop as a special handling must be done to disable hardware</i></td></tr>
<tr><th id="2245">2245</th><td><i>           interrupts for the next instruction */</i></td></tr>
<tr><th id="2246">2246</th><td>        <b>if</b> (<a class="local col5 ref" href="#1015seg_reg" title='seg_reg' data-ref="1015seg_reg">seg_reg</a> == <a class="macro" href="cpu.h.html#79" title="2" data-ref="_M/R_SS">R_SS</a> || (<a class="local col4 ref" href="#1014s" title='s' data-ref="1014s">s</a>-&gt;<a class="tu ref" href="#DisasContext::code32" title='DisasContext::code32' data-use='r' data-ref="DisasContext::code32">code32</a> &amp;&amp; <a class="local col5 ref" href="#1015seg_reg" title='seg_reg' data-ref="1015seg_reg">seg_reg</a> &lt; <a class="macro" href="cpu.h.html#81" title="4" data-ref="_M/R_FS">R_FS</a>))</td></tr>
<tr><th id="2247">2247</th><td>            <a class="local col4 ref" href="#1014s" title='s' data-ref="1014s">s</a>-&gt;<a class="tu ref" href="#DisasContext::is_jmp" title='DisasContext::is_jmp' data-use='w' data-ref="DisasContext::is_jmp">is_jmp</a> = <a class="macro" href="../../include/exec/exec-all.h.html#64" title="2" data-ref="_M/DISAS_TB_JUMP">DISAS_TB_JUMP</a>;</td></tr>
<tr><th id="2248">2248</th><td>    } <b>else</b> {</td></tr>
<tr><th id="2249">2249</th><td>        <a class="tu ref" href="#gen_op_movl_seg_T0_vm" title='gen_op_movl_seg_T0_vm' data-use='c' data-ref="gen_op_movl_seg_T0_vm">gen_op_movl_seg_T0_vm</a>(<a class="local col5 ref" href="#1015seg_reg" title='seg_reg' data-ref="1015seg_reg">seg_reg</a>);</td></tr>
<tr><th id="2250">2250</th><td>        <b>if</b> (<a class="local col5 ref" href="#1015seg_reg" title='seg_reg' data-ref="1015seg_reg">seg_reg</a> == <a class="macro" href="cpu.h.html#79" title="2" data-ref="_M/R_SS">R_SS</a>)</td></tr>
<tr><th id="2251">2251</th><td>            <a class="local col4 ref" href="#1014s" title='s' data-ref="1014s">s</a>-&gt;<a class="tu ref" href="#DisasContext::is_jmp" title='DisasContext::is_jmp' data-use='w' data-ref="DisasContext::is_jmp">is_jmp</a> = <a class="macro" href="../../include/exec/exec-all.h.html#64" title="2" data-ref="_M/DISAS_TB_JUMP">DISAS_TB_JUMP</a>;</td></tr>
<tr><th id="2252">2252</th><td>    }</td></tr>
<tr><th id="2253">2253</th><td>}</td></tr>
<tr><th id="2254">2254</th><td></td></tr>
<tr><th id="2255">2255</th><td><em>static</em> <b>inline</b> <em>int</em> <dfn class="tu decl def" id="svm_is_rep" title='svm_is_rep' data-type='int svm_is_rep(int prefixes)' data-ref="svm_is_rep">svm_is_rep</dfn>(<em>int</em> <dfn class="local col6 decl" id="1016prefixes" title='prefixes' data-type='int' data-ref="1016prefixes">prefixes</dfn>)</td></tr>
<tr><th id="2256">2256</th><td>{</td></tr>
<tr><th id="2257">2257</th><td>    <b>return</b> ((<a class="local col6 ref" href="#1016prefixes" title='prefixes' data-ref="1016prefixes">prefixes</a> &amp; (<a class="macro" href="#35" title="0x01" data-ref="_M/PREFIX_REPZ">PREFIX_REPZ</a> | <a class="macro" href="#36" title="0x02" data-ref="_M/PREFIX_REPNZ">PREFIX_REPNZ</a>)) ? <var>8</var> : <var>0</var>);</td></tr>
<tr><th id="2258">2258</th><td>}</td></tr>
<tr><th id="2259">2259</th><td></td></tr>
<tr><th id="2260">2260</th><td><em>static</em> <b>inline</b> <em>void</em></td></tr>
<tr><th id="2261">2261</th><td><dfn class="tu decl def" id="gen_svm_check_intercept_param" title='gen_svm_check_intercept_param' data-type='void gen_svm_check_intercept_param(DisasContext * s, target_ulong pc_start, uint32_t type, uint64_t param)' data-ref="gen_svm_check_intercept_param">gen_svm_check_intercept_param</dfn>(<a class="typedef" href="#DisasContext" title='DisasContext' data-type='struct DisasContext' data-ref="DisasContext">DisasContext</a> *<dfn class="local col7 decl" id="1017s" title='s' data-type='DisasContext *' data-ref="1017s">s</dfn>, <a class="typedef" href="../../include/exec/cpu-defs.h.html#target_ulong" title='target_ulong' data-type='uint64_t' data-ref="target_ulong">target_ulong</a> <dfn class="local col8 decl" id="1018pc_start" title='pc_start' data-type='target_ulong' data-ref="1018pc_start">pc_start</dfn>,</td></tr>
<tr><th id="2262">2262</th><td>                              <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="local col9 decl" id="1019type" title='type' data-type='uint32_t' data-ref="1019type">type</dfn>, <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="1020param" title='param' data-type='uint64_t' data-ref="1020param">param</dfn>)</td></tr>
<tr><th id="2263">2263</th><td>{</td></tr>
<tr><th id="2264">2264</th><td>    <i>/* no SVM activated; fast case */</i></td></tr>
<tr><th id="2265">2265</th><td>    <b>if</b> (<a class="macro" href="../../include/qemu/compiler.h.html#57" title="__builtin_expect(!!(!(s-&gt;flags &amp; (1 &lt;&lt; 21))), 1)" data-ref="_M/likely">likely</a>(!(<a class="local col7 ref" href="#1017s" title='s' data-ref="1017s">s</a>-&gt;<a class="tu ref" href="#DisasContext::flags" title='DisasContext::flags' data-use='r' data-ref="DisasContext::flags">flags</a> &amp; <a class="macro" href="cpu.h.html#184" title="(1 &lt;&lt; 21)" data-ref="_M/HF_SVMI_MASK">HF_SVMI_MASK</a>)))</td></tr>
<tr><th id="2266">2266</th><td>        <b>return</b>;</td></tr>
<tr><th id="2267">2267</th><td>    <a class="tu ref" href="#gen_update_cc_op" title='gen_update_cc_op' data-use='c' data-ref="gen_update_cc_op">gen_update_cc_op</a>(<a class="local col7 ref" href="#1017s" title='s' data-ref="1017s">s</a>);</td></tr>
<tr><th id="2268">2268</th><td>    <a class="tu ref" href="#gen_jmp_im" title='gen_jmp_im' data-use='c' data-ref="gen_jmp_im">gen_jmp_im</a>(<a class="local col8 ref" href="#1018pc_start" title='pc_start' data-ref="1018pc_start">pc_start</a> - <a class="local col7 ref" href="#1017s" title='s' data-ref="1017s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>);</td></tr>
<tr><th id="2269">2269</th><td>    <a class="ref" href="helper.h.html#101" title='gen_helper_svm_check_intercept_param' data-ref="gen_helper_svm_check_intercept_param">gen_helper_svm_check_intercept_param</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="ref" href="../../tcg/tcg.h.html#tcg_const_i32" title='tcg_const_i32' data-ref="tcg_const_i32">tcg_const_i32</a>(<a class="local col9 ref" href="#1019type" title='type' data-ref="1019type">type</a>),</td></tr>
<tr><th id="2270">2270</th><td>                                         <a class="ref" href="../../tcg/tcg.h.html#tcg_const_i64" title='tcg_const_i64' data-ref="tcg_const_i64">tcg_const_i64</a>(<a class="local col0 ref" href="#1020param" title='param' data-ref="1020param">param</a>));</td></tr>
<tr><th id="2271">2271</th><td>}</td></tr>
<tr><th id="2272">2272</th><td></td></tr>
<tr><th id="2273">2273</th><td><em>static</em> <b>inline</b> <em>void</em></td></tr>
<tr><th id="2274">2274</th><td><dfn class="tu decl def" id="gen_svm_check_intercept" title='gen_svm_check_intercept' data-type='void gen_svm_check_intercept(DisasContext * s, target_ulong pc_start, uint64_t type)' data-ref="gen_svm_check_intercept">gen_svm_check_intercept</dfn>(<a class="typedef" href="#DisasContext" title='DisasContext' data-type='struct DisasContext' data-ref="DisasContext">DisasContext</a> *<dfn class="local col1 decl" id="1021s" title='s' data-type='DisasContext *' data-ref="1021s">s</dfn>, <a class="typedef" href="../../include/exec/cpu-defs.h.html#target_ulong" title='target_ulong' data-type='uint64_t' data-ref="target_ulong">target_ulong</a> <dfn class="local col2 decl" id="1022pc_start" title='pc_start' data-type='target_ulong' data-ref="1022pc_start">pc_start</dfn>, <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="local col3 decl" id="1023type" title='type' data-type='uint64_t' data-ref="1023type">type</dfn>)</td></tr>
<tr><th id="2275">2275</th><td>{</td></tr>
<tr><th id="2276">2276</th><td>    <a class="tu ref" href="#gen_svm_check_intercept_param" title='gen_svm_check_intercept_param' data-use='c' data-ref="gen_svm_check_intercept_param">gen_svm_check_intercept_param</a>(<a class="local col1 ref" href="#1021s" title='s' data-ref="1021s">s</a>, <a class="local col2 ref" href="#1022pc_start" title='pc_start' data-ref="1022pc_start">pc_start</a>, <a class="local col3 ref" href="#1023type" title='type' data-ref="1023type">type</a>, <var>0</var>);</td></tr>
<tr><th id="2277">2277</th><td>}</td></tr>
<tr><th id="2278">2278</th><td></td></tr>
<tr><th id="2279">2279</th><td><em>static</em> <b>inline</b> <em>void</em> <dfn class="tu decl def" id="gen_stack_update" title='gen_stack_update' data-type='void gen_stack_update(DisasContext * s, int addend)' data-ref="gen_stack_update">gen_stack_update</dfn>(<a class="typedef" href="#DisasContext" title='DisasContext' data-type='struct DisasContext' data-ref="DisasContext">DisasContext</a> *<dfn class="local col4 decl" id="1024s" title='s' data-type='DisasContext *' data-ref="1024s">s</dfn>, <em>int</em> <dfn class="local col5 decl" id="1025addend" title='addend' data-type='int' data-ref="1025addend">addend</dfn>)</td></tr>
<tr><th id="2280">2280</th><td>{</td></tr>
<tr><th id="2281">2281</th><td>    <a class="tu ref" href="#gen_op_add_reg_im" title='gen_op_add_reg_im' data-use='c' data-ref="gen_op_add_reg_im">gen_op_add_reg_im</a>(<a class="tu ref" href="#mo_stacksize" title='mo_stacksize' data-use='c' data-ref="mo_stacksize">mo_stacksize</a>(<a class="local col4 ref" href="#1024s" title='s' data-ref="1024s">s</a>), <a class="macro" href="cpu.h.html#63" title="4" data-ref="_M/R_ESP">R_ESP</a>, <a class="local col5 ref" href="#1025addend" title='addend' data-ref="1025addend">addend</a>);</td></tr>
<tr><th id="2282">2282</th><td>}</td></tr>
<tr><th id="2283">2283</th><td></td></tr>
<tr><th id="2284">2284</th><td><i  data-doc="gen_push_v">/* Generate a push. It depends on ss32, addseg and dflag.  */</i></td></tr>
<tr><th id="2285">2285</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="gen_push_v" title='gen_push_v' data-type='void gen_push_v(DisasContext * s, TCGv_i64 val)' data-ref="gen_push_v">gen_push_v</dfn>(<a class="typedef" href="#DisasContext" title='DisasContext' data-type='struct DisasContext' data-ref="DisasContext">DisasContext</a> *<dfn class="local col6 decl" id="1026s" title='s' data-type='DisasContext *' data-ref="1026s">s</dfn>, <a class="macro" href="../../tcg/tcg.h.html#438" title="TCGv_i64" data-ref="_M/TCGv">TCGv</a> <dfn class="local col7 decl" id="1027val" title='val' data-type='TCGv_i64' data-ref="1027val">val</dfn>)</td></tr>
<tr><th id="2286">2286</th><td>{</td></tr>
<tr><th id="2287">2287</th><td>    <a class="typedef" href="../../tcg/tcg.h.html#TCGMemOp" title='TCGMemOp' data-type='enum TCGMemOp' data-ref="TCGMemOp">TCGMemOp</a> <dfn class="local col8 decl" id="1028d_ot" title='d_ot' data-type='TCGMemOp' data-ref="1028d_ot">d_ot</dfn> = <a class="tu ref" href="#mo_pushpop" title='mo_pushpop' data-use='c' data-ref="mo_pushpop">mo_pushpop</a>(<a class="local col6 ref" href="#1026s" title='s' data-ref="1026s">s</a>, <a class="local col6 ref" href="#1026s" title='s' data-ref="1026s">s</a>-&gt;<a class="tu ref" href="#DisasContext::dflag" title='DisasContext::dflag' data-use='r' data-ref="DisasContext::dflag">dflag</a>);</td></tr>
<tr><th id="2288">2288</th><td>    <a class="typedef" href="../../tcg/tcg.h.html#TCGMemOp" title='TCGMemOp' data-type='enum TCGMemOp' data-ref="TCGMemOp">TCGMemOp</a> <dfn class="local col9 decl" id="1029a_ot" title='a_ot' data-type='TCGMemOp' data-ref="1029a_ot">a_ot</dfn> = <a class="tu ref" href="#mo_stacksize" title='mo_stacksize' data-use='c' data-ref="mo_stacksize">mo_stacksize</a>(<a class="local col6 ref" href="#1026s" title='s' data-ref="1026s">s</a>);</td></tr>
<tr><th id="2289">2289</th><td>    <em>int</em> <dfn class="local col0 decl" id="1030size" title='size' data-type='int' data-ref="1030size">size</dfn> = <var>1</var> &lt;&lt; <a class="local col8 ref" href="#1028d_ot" title='d_ot' data-ref="1028d_ot">d_ot</a>;</td></tr>
<tr><th id="2290">2290</th><td>    <a class="macro" href="../../tcg/tcg.h.html#438" title="TCGv_i64" data-ref="_M/TCGv">TCGv</a> <dfn class="local col1 decl" id="1031new_esp" title='new_esp' data-type='TCGv_i64' data-ref="1031new_esp">new_esp</dfn> = <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>;</td></tr>
<tr><th id="2291">2291</th><td></td></tr>
<tr><th id="2292">2292</th><td>    <a class="macro" href="../../tcg/tcg-op.h.html#937" title="tcg_gen_subi_i64" data-ref="_M/tcg_gen_subi_tl">tcg_gen_subi_tl</a>(<a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>, <a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="macro" href="cpu.h.html#63" title="4" data-ref="_M/R_ESP">R_ESP</a>], <a class="local col0 ref" href="#1030size" title='size' data-ref="1030size">size</a>);</td></tr>
<tr><th id="2293">2293</th><td></td></tr>
<tr><th id="2294">2294</th><td>    <b>if</b> (!<a class="macro" href="#43" title="((s)-&gt;code64)" data-ref="_M/CODE64">CODE64</a>(<a class="local col6 ref" href="#1026s" title='s' data-ref="1026s">s</a>)) {</td></tr>
<tr><th id="2295">2295</th><td>        <b>if</b> (<a class="local col6 ref" href="#1026s" title='s' data-ref="1026s">s</a>-&gt;<a class="tu ref" href="#DisasContext::addseg" title='DisasContext::addseg' data-use='r' data-ref="DisasContext::addseg">addseg</a>) {</td></tr>
<tr><th id="2296">2296</th><td>            <a class="local col1 ref" href="#1031new_esp" title='new_esp' data-ref="1031new_esp">new_esp</a> = <a class="tu ref" href="#cpu_tmp4" title='cpu_tmp4' data-use='r' data-ref="cpu_tmp4">cpu_tmp4</a>;</td></tr>
<tr><th id="2297">2297</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#920" title="tcg_gen_mov_i64" data-ref="_M/tcg_gen_mov_tl">tcg_gen_mov_tl</a>(<a class="local col1 ref" href="#1031new_esp" title='new_esp' data-ref="1031new_esp">new_esp</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>);</td></tr>
<tr><th id="2298">2298</th><td>        }</td></tr>
<tr><th id="2299">2299</th><td>        <a class="tu ref" href="#gen_lea_v_seg" title='gen_lea_v_seg' data-use='c' data-ref="gen_lea_v_seg">gen_lea_v_seg</a>(<a class="local col6 ref" href="#1026s" title='s' data-ref="1026s">s</a>, <a class="local col9 ref" href="#1029a_ot" title='a_ot' data-ref="1029a_ot">a_ot</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>, <a class="macro" href="cpu.h.html#79" title="2" data-ref="_M/R_SS">R_SS</a>, -<var>1</var>);</td></tr>
<tr><th id="2300">2300</th><td>    }</td></tr>
<tr><th id="2301">2301</th><td></td></tr>
<tr><th id="2302">2302</th><td>    <a class="tu ref" href="#gen_op_st_v" title='gen_op_st_v' data-use='c' data-ref="gen_op_st_v">gen_op_st_v</a>(<a class="local col6 ref" href="#1026s" title='s' data-ref="1026s">s</a>, <a class="local col8 ref" href="#1028d_ot" title='d_ot' data-ref="1028d_ot">d_ot</a>, <a class="local col7 ref" href="#1027val" title='val' data-ref="1027val">val</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>);</td></tr>
<tr><th id="2303">2303</th><td>    <a class="tu ref" href="#gen_op_mov_reg_v" title='gen_op_mov_reg_v' data-use='c' data-ref="gen_op_mov_reg_v">gen_op_mov_reg_v</a>(<a class="local col9 ref" href="#1029a_ot" title='a_ot' data-ref="1029a_ot">a_ot</a>, <a class="macro" href="cpu.h.html#63" title="4" data-ref="_M/R_ESP">R_ESP</a>, <a class="local col1 ref" href="#1031new_esp" title='new_esp' data-ref="1031new_esp">new_esp</a>);</td></tr>
<tr><th id="2304">2304</th><td>}</td></tr>
<tr><th id="2305">2305</th><td></td></tr>
<tr><th id="2306">2306</th><td><i  data-doc="gen_pop_T0">/* two step pop is necessary for precise exceptions */</i></td></tr>
<tr><th id="2307">2307</th><td><em>static</em> <a class="typedef" href="../../tcg/tcg.h.html#TCGMemOp" title='TCGMemOp' data-type='enum TCGMemOp' data-ref="TCGMemOp">TCGMemOp</a> <dfn class="tu decl def" id="gen_pop_T0" title='gen_pop_T0' data-type='TCGMemOp gen_pop_T0(DisasContext * s)' data-ref="gen_pop_T0">gen_pop_T0</dfn>(<a class="typedef" href="#DisasContext" title='DisasContext' data-type='struct DisasContext' data-ref="DisasContext">DisasContext</a> *<dfn class="local col2 decl" id="1032s" title='s' data-type='DisasContext *' data-ref="1032s">s</dfn>)</td></tr>
<tr><th id="2308">2308</th><td>{</td></tr>
<tr><th id="2309">2309</th><td>    <a class="typedef" href="../../tcg/tcg.h.html#TCGMemOp" title='TCGMemOp' data-type='enum TCGMemOp' data-ref="TCGMemOp">TCGMemOp</a> <dfn class="local col3 decl" id="1033d_ot" title='d_ot' data-type='TCGMemOp' data-ref="1033d_ot">d_ot</dfn> = <a class="tu ref" href="#mo_pushpop" title='mo_pushpop' data-use='c' data-ref="mo_pushpop">mo_pushpop</a>(<a class="local col2 ref" href="#1032s" title='s' data-ref="1032s">s</a>, <a class="local col2 ref" href="#1032s" title='s' data-ref="1032s">s</a>-&gt;<a class="tu ref" href="#DisasContext::dflag" title='DisasContext::dflag' data-use='r' data-ref="DisasContext::dflag">dflag</a>);</td></tr>
<tr><th id="2310">2310</th><td></td></tr>
<tr><th id="2311">2311</th><td>    <a class="tu ref" href="#gen_lea_v_seg" title='gen_lea_v_seg' data-use='c' data-ref="gen_lea_v_seg">gen_lea_v_seg</a>(<a class="local col2 ref" href="#1032s" title='s' data-ref="1032s">s</a>, <a class="tu ref" href="#mo_stacksize" title='mo_stacksize' data-use='c' data-ref="mo_stacksize">mo_stacksize</a>(<a class="local col2 ref" href="#1032s" title='s' data-ref="1032s">s</a>), <a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="macro" href="cpu.h.html#63" title="4" data-ref="_M/R_ESP">R_ESP</a>], <a class="macro" href="cpu.h.html#79" title="2" data-ref="_M/R_SS">R_SS</a>, -<var>1</var>);</td></tr>
<tr><th id="2312">2312</th><td>    <a class="tu ref" href="#gen_op_ld_v" title='gen_op_ld_v' data-use='c' data-ref="gen_op_ld_v">gen_op_ld_v</a>(<a class="local col2 ref" href="#1032s" title='s' data-ref="1032s">s</a>, <a class="local col3 ref" href="#1033d_ot" title='d_ot' data-ref="1033d_ot">d_ot</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>);</td></tr>
<tr><th id="2313">2313</th><td></td></tr>
<tr><th id="2314">2314</th><td>    <b>return</b> <a class="local col3 ref" href="#1033d_ot" title='d_ot' data-ref="1033d_ot">d_ot</a>;</td></tr>
<tr><th id="2315">2315</th><td>}</td></tr>
<tr><th id="2316">2316</th><td></td></tr>
<tr><th id="2317">2317</th><td><em>static</em> <b>inline</b> <em>void</em> <dfn class="tu decl def" id="gen_pop_update" title='gen_pop_update' data-type='void gen_pop_update(DisasContext * s, TCGMemOp ot)' data-ref="gen_pop_update">gen_pop_update</dfn>(<a class="typedef" href="#DisasContext" title='DisasContext' data-type='struct DisasContext' data-ref="DisasContext">DisasContext</a> *<dfn class="local col4 decl" id="1034s" title='s' data-type='DisasContext *' data-ref="1034s">s</dfn>, <a class="typedef" href="../../tcg/tcg.h.html#TCGMemOp" title='TCGMemOp' data-type='enum TCGMemOp' data-ref="TCGMemOp">TCGMemOp</a> <dfn class="local col5 decl" id="1035ot" title='ot' data-type='TCGMemOp' data-ref="1035ot">ot</dfn>)</td></tr>
<tr><th id="2318">2318</th><td>{</td></tr>
<tr><th id="2319">2319</th><td>    <a class="tu ref" href="#gen_stack_update" title='gen_stack_update' data-use='c' data-ref="gen_stack_update">gen_stack_update</a>(<a class="local col4 ref" href="#1034s" title='s' data-ref="1034s">s</a>, <var>1</var> &lt;&lt; <a class="local col5 ref" href="#1035ot" title='ot' data-ref="1035ot">ot</a>);</td></tr>
<tr><th id="2320">2320</th><td>}</td></tr>
<tr><th id="2321">2321</th><td></td></tr>
<tr><th id="2322">2322</th><td><em>static</em> <b>inline</b> <em>void</em> <dfn class="tu decl def" id="gen_stack_A0" title='gen_stack_A0' data-type='void gen_stack_A0(DisasContext * s)' data-ref="gen_stack_A0">gen_stack_A0</dfn>(<a class="typedef" href="#DisasContext" title='DisasContext' data-type='struct DisasContext' data-ref="DisasContext">DisasContext</a> *<dfn class="local col6 decl" id="1036s" title='s' data-type='DisasContext *' data-ref="1036s">s</dfn>)</td></tr>
<tr><th id="2323">2323</th><td>{</td></tr>
<tr><th id="2324">2324</th><td>    <a class="tu ref" href="#gen_lea_v_seg" title='gen_lea_v_seg' data-use='c' data-ref="gen_lea_v_seg">gen_lea_v_seg</a>(<a class="local col6 ref" href="#1036s" title='s' data-ref="1036s">s</a>, <a class="local col6 ref" href="#1036s" title='s' data-ref="1036s">s</a>-&gt;<a class="tu ref" href="#DisasContext::ss32" title='DisasContext::ss32' data-use='r' data-ref="DisasContext::ss32">ss32</a> ? <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_32" title='TCGMemOp::MO_32' data-ref="TCGMemOp::MO_32">MO_32</a> : <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_16" title='TCGMemOp::MO_16' data-ref="TCGMemOp::MO_16">MO_16</a>, <a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="macro" href="cpu.h.html#63" title="4" data-ref="_M/R_ESP">R_ESP</a>], <a class="macro" href="cpu.h.html#79" title="2" data-ref="_M/R_SS">R_SS</a>, -<var>1</var>);</td></tr>
<tr><th id="2325">2325</th><td>}</td></tr>
<tr><th id="2326">2326</th><td></td></tr>
<tr><th id="2327">2327</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="gen_pusha" title='gen_pusha' data-type='void gen_pusha(DisasContext * s)' data-ref="gen_pusha">gen_pusha</dfn>(<a class="typedef" href="#DisasContext" title='DisasContext' data-type='struct DisasContext' data-ref="DisasContext">DisasContext</a> *<dfn class="local col7 decl" id="1037s" title='s' data-type='DisasContext *' data-ref="1037s">s</dfn>)</td></tr>
<tr><th id="2328">2328</th><td>{</td></tr>
<tr><th id="2329">2329</th><td>    <a class="typedef" href="../../tcg/tcg.h.html#TCGMemOp" title='TCGMemOp' data-type='enum TCGMemOp' data-ref="TCGMemOp">TCGMemOp</a> <dfn class="local col8 decl" id="1038s_ot" title='s_ot' data-type='TCGMemOp' data-ref="1038s_ot">s_ot</dfn> = <a class="local col7 ref" href="#1037s" title='s' data-ref="1037s">s</a>-&gt;<a class="tu ref" href="#DisasContext::ss32" title='DisasContext::ss32' data-use='r' data-ref="DisasContext::ss32">ss32</a> ? <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_32" title='TCGMemOp::MO_32' data-ref="TCGMemOp::MO_32">MO_32</a> : <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_16" title='TCGMemOp::MO_16' data-ref="TCGMemOp::MO_16">MO_16</a>;</td></tr>
<tr><th id="2330">2330</th><td>    <a class="typedef" href="../../tcg/tcg.h.html#TCGMemOp" title='TCGMemOp' data-type='enum TCGMemOp' data-ref="TCGMemOp">TCGMemOp</a> <dfn class="local col9 decl" id="1039d_ot" title='d_ot' data-type='TCGMemOp' data-ref="1039d_ot">d_ot</dfn> = <a class="local col7 ref" href="#1037s" title='s' data-ref="1037s">s</a>-&gt;<a class="tu ref" href="#DisasContext::dflag" title='DisasContext::dflag' data-use='r' data-ref="DisasContext::dflag">dflag</a>;</td></tr>
<tr><th id="2331">2331</th><td>    <em>int</em> <dfn class="local col0 decl" id="1040size" title='size' data-type='int' data-ref="1040size">size</dfn> = <var>1</var> &lt;&lt; <a class="local col9 ref" href="#1039d_ot" title='d_ot' data-ref="1039d_ot">d_ot</a>;</td></tr>
<tr><th id="2332">2332</th><td>    <em>int</em> <dfn class="local col1 decl" id="1041i" title='i' data-type='int' data-ref="1041i">i</dfn>;</td></tr>
<tr><th id="2333">2333</th><td></td></tr>
<tr><th id="2334">2334</th><td>    <b>for</b> (<a class="local col1 ref" href="#1041i" title='i' data-ref="1041i">i</a> = <var>0</var>; <a class="local col1 ref" href="#1041i" title='i' data-ref="1041i">i</a> &lt; <var>8</var>; <a class="local col1 ref" href="#1041i" title='i' data-ref="1041i">i</a>++) {</td></tr>
<tr><th id="2335">2335</th><td>        <a class="macro" href="../../tcg/tcg-op.h.html#933" title="tcg_gen_addi_i64" data-ref="_M/tcg_gen_addi_tl">tcg_gen_addi_tl</a>(<a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>, <a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="macro" href="cpu.h.html#63" title="4" data-ref="_M/R_ESP">R_ESP</a>], (<a class="local col1 ref" href="#1041i" title='i' data-ref="1041i">i</a> - <var>8</var>) * <a class="local col0 ref" href="#1040size" title='size' data-ref="1040size">size</a>);</td></tr>
<tr><th id="2336">2336</th><td>        <a class="tu ref" href="#gen_lea_v_seg" title='gen_lea_v_seg' data-use='c' data-ref="gen_lea_v_seg">gen_lea_v_seg</a>(<a class="local col7 ref" href="#1037s" title='s' data-ref="1037s">s</a>, <a class="local col8 ref" href="#1038s_ot" title='s_ot' data-ref="1038s_ot">s_ot</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>, <a class="macro" href="cpu.h.html#79" title="2" data-ref="_M/R_SS">R_SS</a>, -<var>1</var>);</td></tr>
<tr><th id="2337">2337</th><td>        <a class="tu ref" href="#gen_op_st_v" title='gen_op_st_v' data-use='c' data-ref="gen_op_st_v">gen_op_st_v</a>(<a class="local col7 ref" href="#1037s" title='s' data-ref="1037s">s</a>, <a class="local col9 ref" href="#1039d_ot" title='d_ot' data-ref="1039d_ot">d_ot</a>, <a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<var>7</var> - <a class="local col1 ref" href="#1041i" title='i' data-ref="1041i">i</a>], <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>);</td></tr>
<tr><th id="2338">2338</th><td>    }</td></tr>
<tr><th id="2339">2339</th><td></td></tr>
<tr><th id="2340">2340</th><td>    <a class="tu ref" href="#gen_stack_update" title='gen_stack_update' data-use='c' data-ref="gen_stack_update">gen_stack_update</a>(<a class="local col7 ref" href="#1037s" title='s' data-ref="1037s">s</a>, -<var>8</var> * <a class="local col0 ref" href="#1040size" title='size' data-ref="1040size">size</a>);</td></tr>
<tr><th id="2341">2341</th><td>}</td></tr>
<tr><th id="2342">2342</th><td></td></tr>
<tr><th id="2343">2343</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="gen_popa" title='gen_popa' data-type='void gen_popa(DisasContext * s)' data-ref="gen_popa">gen_popa</dfn>(<a class="typedef" href="#DisasContext" title='DisasContext' data-type='struct DisasContext' data-ref="DisasContext">DisasContext</a> *<dfn class="local col2 decl" id="1042s" title='s' data-type='DisasContext *' data-ref="1042s">s</dfn>)</td></tr>
<tr><th id="2344">2344</th><td>{</td></tr>
<tr><th id="2345">2345</th><td>    <a class="typedef" href="../../tcg/tcg.h.html#TCGMemOp" title='TCGMemOp' data-type='enum TCGMemOp' data-ref="TCGMemOp">TCGMemOp</a> <dfn class="local col3 decl" id="1043s_ot" title='s_ot' data-type='TCGMemOp' data-ref="1043s_ot">s_ot</dfn> = <a class="local col2 ref" href="#1042s" title='s' data-ref="1042s">s</a>-&gt;<a class="tu ref" href="#DisasContext::ss32" title='DisasContext::ss32' data-use='r' data-ref="DisasContext::ss32">ss32</a> ? <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_32" title='TCGMemOp::MO_32' data-ref="TCGMemOp::MO_32">MO_32</a> : <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_16" title='TCGMemOp::MO_16' data-ref="TCGMemOp::MO_16">MO_16</a>;</td></tr>
<tr><th id="2346">2346</th><td>    <a class="typedef" href="../../tcg/tcg.h.html#TCGMemOp" title='TCGMemOp' data-type='enum TCGMemOp' data-ref="TCGMemOp">TCGMemOp</a> <dfn class="local col4 decl" id="1044d_ot" title='d_ot' data-type='TCGMemOp' data-ref="1044d_ot">d_ot</dfn> = <a class="local col2 ref" href="#1042s" title='s' data-ref="1042s">s</a>-&gt;<a class="tu ref" href="#DisasContext::dflag" title='DisasContext::dflag' data-use='r' data-ref="DisasContext::dflag">dflag</a>;</td></tr>
<tr><th id="2347">2347</th><td>    <em>int</em> <dfn class="local col5 decl" id="1045size" title='size' data-type='int' data-ref="1045size">size</dfn> = <var>1</var> &lt;&lt; <a class="local col4 ref" href="#1044d_ot" title='d_ot' data-ref="1044d_ot">d_ot</a>;</td></tr>
<tr><th id="2348">2348</th><td>    <em>int</em> <dfn class="local col6 decl" id="1046i" title='i' data-type='int' data-ref="1046i">i</dfn>;</td></tr>
<tr><th id="2349">2349</th><td></td></tr>
<tr><th id="2350">2350</th><td>    <b>for</b> (<a class="local col6 ref" href="#1046i" title='i' data-ref="1046i">i</a> = <var>0</var>; <a class="local col6 ref" href="#1046i" title='i' data-ref="1046i">i</a> &lt; <var>8</var>; <a class="local col6 ref" href="#1046i" title='i' data-ref="1046i">i</a>++) {</td></tr>
<tr><th id="2351">2351</th><td>        <i>/* ESP is not reloaded */</i></td></tr>
<tr><th id="2352">2352</th><td>        <b>if</b> (<var>7</var> - <a class="local col6 ref" href="#1046i" title='i' data-ref="1046i">i</a> == <a class="macro" href="cpu.h.html#63" title="4" data-ref="_M/R_ESP">R_ESP</a>) {</td></tr>
<tr><th id="2353">2353</th><td>            <b>continue</b>;</td></tr>
<tr><th id="2354">2354</th><td>        }</td></tr>
<tr><th id="2355">2355</th><td>        <a class="macro" href="../../tcg/tcg-op.h.html#933" title="tcg_gen_addi_i64" data-ref="_M/tcg_gen_addi_tl">tcg_gen_addi_tl</a>(<a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>, <a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="macro" href="cpu.h.html#63" title="4" data-ref="_M/R_ESP">R_ESP</a>], <a class="local col6 ref" href="#1046i" title='i' data-ref="1046i">i</a> * <a class="local col5 ref" href="#1045size" title='size' data-ref="1045size">size</a>);</td></tr>
<tr><th id="2356">2356</th><td>        <a class="tu ref" href="#gen_lea_v_seg" title='gen_lea_v_seg' data-use='c' data-ref="gen_lea_v_seg">gen_lea_v_seg</a>(<a class="local col2 ref" href="#1042s" title='s' data-ref="1042s">s</a>, <a class="local col3 ref" href="#1043s_ot" title='s_ot' data-ref="1043s_ot">s_ot</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>, <a class="macro" href="cpu.h.html#79" title="2" data-ref="_M/R_SS">R_SS</a>, -<var>1</var>);</td></tr>
<tr><th id="2357">2357</th><td>        <a class="tu ref" href="#gen_op_ld_v" title='gen_op_ld_v' data-use='c' data-ref="gen_op_ld_v">gen_op_ld_v</a>(<a class="local col2 ref" href="#1042s" title='s' data-ref="1042s">s</a>, <a class="local col4 ref" href="#1044d_ot" title='d_ot' data-ref="1044d_ot">d_ot</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>);</td></tr>
<tr><th id="2358">2358</th><td>        <a class="tu ref" href="#gen_op_mov_reg_v" title='gen_op_mov_reg_v' data-use='c' data-ref="gen_op_mov_reg_v">gen_op_mov_reg_v</a>(<a class="local col4 ref" href="#1044d_ot" title='d_ot' data-ref="1044d_ot">d_ot</a>, <var>7</var> - <a class="local col6 ref" href="#1046i" title='i' data-ref="1046i">i</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="2359">2359</th><td>    }</td></tr>
<tr><th id="2360">2360</th><td></td></tr>
<tr><th id="2361">2361</th><td>    <a class="tu ref" href="#gen_stack_update" title='gen_stack_update' data-use='c' data-ref="gen_stack_update">gen_stack_update</a>(<a class="local col2 ref" href="#1042s" title='s' data-ref="1042s">s</a>, <var>8</var> * <a class="local col5 ref" href="#1045size" title='size' data-ref="1045size">size</a>);</td></tr>
<tr><th id="2362">2362</th><td>}</td></tr>
<tr><th id="2363">2363</th><td></td></tr>
<tr><th id="2364">2364</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="gen_enter" title='gen_enter' data-type='void gen_enter(DisasContext * s, int esp_addend, int level)' data-ref="gen_enter">gen_enter</dfn>(<a class="typedef" href="#DisasContext" title='DisasContext' data-type='struct DisasContext' data-ref="DisasContext">DisasContext</a> *<dfn class="local col7 decl" id="1047s" title='s' data-type='DisasContext *' data-ref="1047s">s</dfn>, <em>int</em> <dfn class="local col8 decl" id="1048esp_addend" title='esp_addend' data-type='int' data-ref="1048esp_addend">esp_addend</dfn>, <em>int</em> <dfn class="local col9 decl" id="1049level" title='level' data-type='int' data-ref="1049level">level</dfn>)</td></tr>
<tr><th id="2365">2365</th><td>{</td></tr>
<tr><th id="2366">2366</th><td>    <a class="typedef" href="../../tcg/tcg.h.html#TCGMemOp" title='TCGMemOp' data-type='enum TCGMemOp' data-ref="TCGMemOp">TCGMemOp</a> <dfn class="local col0 decl" id="1050d_ot" title='d_ot' data-type='TCGMemOp' data-ref="1050d_ot">d_ot</dfn> = <a class="tu ref" href="#mo_pushpop" title='mo_pushpop' data-use='c' data-ref="mo_pushpop">mo_pushpop</a>(<a class="local col7 ref" href="#1047s" title='s' data-ref="1047s">s</a>, <a class="local col7 ref" href="#1047s" title='s' data-ref="1047s">s</a>-&gt;<a class="tu ref" href="#DisasContext::dflag" title='DisasContext::dflag' data-use='r' data-ref="DisasContext::dflag">dflag</a>);</td></tr>
<tr><th id="2367">2367</th><td>    <a class="typedef" href="../../tcg/tcg.h.html#TCGMemOp" title='TCGMemOp' data-type='enum TCGMemOp' data-ref="TCGMemOp">TCGMemOp</a> <dfn class="local col1 decl" id="1051a_ot" title='a_ot' data-type='TCGMemOp' data-ref="1051a_ot">a_ot</dfn> = <a class="macro" href="#43" title="((s)-&gt;code64)" data-ref="_M/CODE64">CODE64</a>(<a class="local col7 ref" href="#1047s" title='s' data-ref="1047s">s</a>) ? <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_64" title='TCGMemOp::MO_64' data-ref="TCGMemOp::MO_64">MO_64</a> : <a class="local col7 ref" href="#1047s" title='s' data-ref="1047s">s</a>-&gt;<a class="tu ref" href="#DisasContext::ss32" title='DisasContext::ss32' data-use='r' data-ref="DisasContext::ss32">ss32</a> ? <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_32" title='TCGMemOp::MO_32' data-ref="TCGMemOp::MO_32">MO_32</a> : <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_16" title='TCGMemOp::MO_16' data-ref="TCGMemOp::MO_16">MO_16</a>;</td></tr>
<tr><th id="2368">2368</th><td>    <em>int</em> <dfn class="local col2 decl" id="1052size" title='size' data-type='int' data-ref="1052size">size</dfn> = <var>1</var> &lt;&lt; <a class="local col0 ref" href="#1050d_ot" title='d_ot' data-ref="1050d_ot">d_ot</a>;</td></tr>
<tr><th id="2369">2369</th><td></td></tr>
<tr><th id="2370">2370</th><td>    <i>/* Push BP; compute FrameTemp into T1.  */</i></td></tr>
<tr><th id="2371">2371</th><td>    <a class="macro" href="../../tcg/tcg-op.h.html#937" title="tcg_gen_subi_i64" data-ref="_M/tcg_gen_subi_tl">tcg_gen_subi_tl</a>(<a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>, <a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="macro" href="cpu.h.html#63" title="4" data-ref="_M/R_ESP">R_ESP</a>], <a class="local col2 ref" href="#1052size" title='size' data-ref="1052size">size</a>);</td></tr>
<tr><th id="2372">2372</th><td>    <a class="tu ref" href="#gen_lea_v_seg" title='gen_lea_v_seg' data-use='c' data-ref="gen_lea_v_seg">gen_lea_v_seg</a>(<a class="local col7 ref" href="#1047s" title='s' data-ref="1047s">s</a>, <a class="local col1 ref" href="#1051a_ot" title='a_ot' data-ref="1051a_ot">a_ot</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>, <a class="macro" href="cpu.h.html#79" title="2" data-ref="_M/R_SS">R_SS</a>, -<var>1</var>);</td></tr>
<tr><th id="2373">2373</th><td>    <a class="tu ref" href="#gen_op_st_v" title='gen_op_st_v' data-use='c' data-ref="gen_op_st_v">gen_op_st_v</a>(<a class="local col7 ref" href="#1047s" title='s' data-ref="1047s">s</a>, <a class="local col0 ref" href="#1050d_ot" title='d_ot' data-ref="1050d_ot">d_ot</a>, <a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="macro" href="cpu.h.html#64" title="5" data-ref="_M/R_EBP">R_EBP</a>], <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>);</td></tr>
<tr><th id="2374">2374</th><td></td></tr>
<tr><th id="2375">2375</th><td>    <a class="local col9 ref" href="#1049level" title='level' data-ref="1049level">level</a> &amp;= <var>31</var>;</td></tr>
<tr><th id="2376">2376</th><td>    <b>if</b> (<a class="local col9 ref" href="#1049level" title='level' data-ref="1049level">level</a> != <var>0</var>) {</td></tr>
<tr><th id="2377">2377</th><td>        <em>int</em> <dfn class="local col3 decl" id="1053i" title='i' data-type='int' data-ref="1053i">i</dfn>;</td></tr>
<tr><th id="2378">2378</th><td></td></tr>
<tr><th id="2379">2379</th><td>        <i>/* Copy level-1 pointers from the previous frame.  */</i></td></tr>
<tr><th id="2380">2380</th><td>        <b>for</b> (<a class="local col3 ref" href="#1053i" title='i' data-ref="1053i">i</a> = <var>1</var>; <a class="local col3 ref" href="#1053i" title='i' data-ref="1053i">i</a> &lt; <a class="local col9 ref" href="#1049level" title='level' data-ref="1049level">level</a>; ++<a class="local col3 ref" href="#1053i" title='i' data-ref="1053i">i</a>) {</td></tr>
<tr><th id="2381">2381</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#937" title="tcg_gen_subi_i64" data-ref="_M/tcg_gen_subi_tl">tcg_gen_subi_tl</a>(<a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>, <a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="macro" href="cpu.h.html#64" title="5" data-ref="_M/R_EBP">R_EBP</a>], <a class="local col2 ref" href="#1052size" title='size' data-ref="1052size">size</a> * <a class="local col3 ref" href="#1053i" title='i' data-ref="1053i">i</a>);</td></tr>
<tr><th id="2382">2382</th><td>            <a class="tu ref" href="#gen_lea_v_seg" title='gen_lea_v_seg' data-use='c' data-ref="gen_lea_v_seg">gen_lea_v_seg</a>(<a class="local col7 ref" href="#1047s" title='s' data-ref="1047s">s</a>, <a class="local col1 ref" href="#1051a_ot" title='a_ot' data-ref="1051a_ot">a_ot</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>, <a class="macro" href="cpu.h.html#79" title="2" data-ref="_M/R_SS">R_SS</a>, -<var>1</var>);</td></tr>
<tr><th id="2383">2383</th><td>            <a class="tu ref" href="#gen_op_ld_v" title='gen_op_ld_v' data-use='c' data-ref="gen_op_ld_v">gen_op_ld_v</a>(<a class="local col7 ref" href="#1047s" title='s' data-ref="1047s">s</a>, <a class="local col0 ref" href="#1050d_ot" title='d_ot' data-ref="1050d_ot">d_ot</a>, <a class="tu ref" href="#cpu_tmp0" title='cpu_tmp0' data-use='r' data-ref="cpu_tmp0">cpu_tmp0</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>);</td></tr>
<tr><th id="2384">2384</th><td></td></tr>
<tr><th id="2385">2385</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#937" title="tcg_gen_subi_i64" data-ref="_M/tcg_gen_subi_tl">tcg_gen_subi_tl</a>(<a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>, <a class="local col2 ref" href="#1052size" title='size' data-ref="1052size">size</a> * <a class="local col3 ref" href="#1053i" title='i' data-ref="1053i">i</a>);</td></tr>
<tr><th id="2386">2386</th><td>            <a class="tu ref" href="#gen_lea_v_seg" title='gen_lea_v_seg' data-use='c' data-ref="gen_lea_v_seg">gen_lea_v_seg</a>(<a class="local col7 ref" href="#1047s" title='s' data-ref="1047s">s</a>, <a class="local col1 ref" href="#1051a_ot" title='a_ot' data-ref="1051a_ot">a_ot</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>, <a class="macro" href="cpu.h.html#79" title="2" data-ref="_M/R_SS">R_SS</a>, -<var>1</var>);</td></tr>
<tr><th id="2387">2387</th><td>            <a class="tu ref" href="#gen_op_st_v" title='gen_op_st_v' data-use='c' data-ref="gen_op_st_v">gen_op_st_v</a>(<a class="local col7 ref" href="#1047s" title='s' data-ref="1047s">s</a>, <a class="local col0 ref" href="#1050d_ot" title='d_ot' data-ref="1050d_ot">d_ot</a>, <a class="tu ref" href="#cpu_tmp0" title='cpu_tmp0' data-use='r' data-ref="cpu_tmp0">cpu_tmp0</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>);</td></tr>
<tr><th id="2388">2388</th><td>        }</td></tr>
<tr><th id="2389">2389</th><td></td></tr>
<tr><th id="2390">2390</th><td>        <i>/* Push the current FrameTemp as the last level.  */</i></td></tr>
<tr><th id="2391">2391</th><td>        <a class="macro" href="../../tcg/tcg-op.h.html#937" title="tcg_gen_subi_i64" data-ref="_M/tcg_gen_subi_tl">tcg_gen_subi_tl</a>(<a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>, <a class="local col2 ref" href="#1052size" title='size' data-ref="1052size">size</a> * <a class="local col9 ref" href="#1049level" title='level' data-ref="1049level">level</a>);</td></tr>
<tr><th id="2392">2392</th><td>        <a class="tu ref" href="#gen_lea_v_seg" title='gen_lea_v_seg' data-use='c' data-ref="gen_lea_v_seg">gen_lea_v_seg</a>(<a class="local col7 ref" href="#1047s" title='s' data-ref="1047s">s</a>, <a class="local col1 ref" href="#1051a_ot" title='a_ot' data-ref="1051a_ot">a_ot</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>, <a class="macro" href="cpu.h.html#79" title="2" data-ref="_M/R_SS">R_SS</a>, -<var>1</var>);</td></tr>
<tr><th id="2393">2393</th><td>        <a class="tu ref" href="#gen_op_st_v" title='gen_op_st_v' data-use='c' data-ref="gen_op_st_v">gen_op_st_v</a>(<a class="local col7 ref" href="#1047s" title='s' data-ref="1047s">s</a>, <a class="local col0 ref" href="#1050d_ot" title='d_ot' data-ref="1050d_ot">d_ot</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>);</td></tr>
<tr><th id="2394">2394</th><td>    }</td></tr>
<tr><th id="2395">2395</th><td></td></tr>
<tr><th id="2396">2396</th><td>    <i>/* Copy the FrameTemp value to EBP.  */</i></td></tr>
<tr><th id="2397">2397</th><td>    <a class="tu ref" href="#gen_op_mov_reg_v" title='gen_op_mov_reg_v' data-use='c' data-ref="gen_op_mov_reg_v">gen_op_mov_reg_v</a>(<a class="local col1 ref" href="#1051a_ot" title='a_ot' data-ref="1051a_ot">a_ot</a>, <a class="macro" href="cpu.h.html#64" title="5" data-ref="_M/R_EBP">R_EBP</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>);</td></tr>
<tr><th id="2398">2398</th><td></td></tr>
<tr><th id="2399">2399</th><td>    <i>/* Compute the final value of ESP.  */</i></td></tr>
<tr><th id="2400">2400</th><td>    <a class="macro" href="../../tcg/tcg-op.h.html#937" title="tcg_gen_subi_i64" data-ref="_M/tcg_gen_subi_tl">tcg_gen_subi_tl</a>(<a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>, <a class="local col8 ref" href="#1048esp_addend" title='esp_addend' data-ref="1048esp_addend">esp_addend</a> + <a class="local col2 ref" href="#1052size" title='size' data-ref="1052size">size</a> * <a class="local col9 ref" href="#1049level" title='level' data-ref="1049level">level</a>);</td></tr>
<tr><th id="2401">2401</th><td>    <a class="tu ref" href="#gen_op_mov_reg_v" title='gen_op_mov_reg_v' data-use='c' data-ref="gen_op_mov_reg_v">gen_op_mov_reg_v</a>(<a class="local col1 ref" href="#1051a_ot" title='a_ot' data-ref="1051a_ot">a_ot</a>, <a class="macro" href="cpu.h.html#63" title="4" data-ref="_M/R_ESP">R_ESP</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>);</td></tr>
<tr><th id="2402">2402</th><td>}</td></tr>
<tr><th id="2403">2403</th><td></td></tr>
<tr><th id="2404">2404</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="gen_leave" title='gen_leave' data-type='void gen_leave(DisasContext * s)' data-ref="gen_leave">gen_leave</dfn>(<a class="typedef" href="#DisasContext" title='DisasContext' data-type='struct DisasContext' data-ref="DisasContext">DisasContext</a> *<dfn class="local col4 decl" id="1054s" title='s' data-type='DisasContext *' data-ref="1054s">s</dfn>)</td></tr>
<tr><th id="2405">2405</th><td>{</td></tr>
<tr><th id="2406">2406</th><td>    <a class="typedef" href="../../tcg/tcg.h.html#TCGMemOp" title='TCGMemOp' data-type='enum TCGMemOp' data-ref="TCGMemOp">TCGMemOp</a> <dfn class="local col5 decl" id="1055d_ot" title='d_ot' data-type='TCGMemOp' data-ref="1055d_ot">d_ot</dfn> = <a class="tu ref" href="#mo_pushpop" title='mo_pushpop' data-use='c' data-ref="mo_pushpop">mo_pushpop</a>(<a class="local col4 ref" href="#1054s" title='s' data-ref="1054s">s</a>, <a class="local col4 ref" href="#1054s" title='s' data-ref="1054s">s</a>-&gt;<a class="tu ref" href="#DisasContext::dflag" title='DisasContext::dflag' data-use='r' data-ref="DisasContext::dflag">dflag</a>);</td></tr>
<tr><th id="2407">2407</th><td>    <a class="typedef" href="../../tcg/tcg.h.html#TCGMemOp" title='TCGMemOp' data-type='enum TCGMemOp' data-ref="TCGMemOp">TCGMemOp</a> <dfn class="local col6 decl" id="1056a_ot" title='a_ot' data-type='TCGMemOp' data-ref="1056a_ot">a_ot</dfn> = <a class="tu ref" href="#mo_stacksize" title='mo_stacksize' data-use='c' data-ref="mo_stacksize">mo_stacksize</a>(<a class="local col4 ref" href="#1054s" title='s' data-ref="1054s">s</a>);</td></tr>
<tr><th id="2408">2408</th><td></td></tr>
<tr><th id="2409">2409</th><td>    <a class="tu ref" href="#gen_lea_v_seg" title='gen_lea_v_seg' data-use='c' data-ref="gen_lea_v_seg">gen_lea_v_seg</a>(<a class="local col4 ref" href="#1054s" title='s' data-ref="1054s">s</a>, <a class="local col6 ref" href="#1056a_ot" title='a_ot' data-ref="1056a_ot">a_ot</a>, <a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="macro" href="cpu.h.html#64" title="5" data-ref="_M/R_EBP">R_EBP</a>], <a class="macro" href="cpu.h.html#79" title="2" data-ref="_M/R_SS">R_SS</a>, -<var>1</var>);</td></tr>
<tr><th id="2410">2410</th><td>    <a class="tu ref" href="#gen_op_ld_v" title='gen_op_ld_v' data-use='c' data-ref="gen_op_ld_v">gen_op_ld_v</a>(<a class="local col4 ref" href="#1054s" title='s' data-ref="1054s">s</a>, <a class="local col5 ref" href="#1055d_ot" title='d_ot' data-ref="1055d_ot">d_ot</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>);</td></tr>
<tr><th id="2411">2411</th><td></td></tr>
<tr><th id="2412">2412</th><td>    <a class="macro" href="../../tcg/tcg-op.h.html#933" title="tcg_gen_addi_i64" data-ref="_M/tcg_gen_addi_tl">tcg_gen_addi_tl</a>(<a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>, <a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="macro" href="cpu.h.html#64" title="5" data-ref="_M/R_EBP">R_EBP</a>], <var>1</var> &lt;&lt; <a class="local col5 ref" href="#1055d_ot" title='d_ot' data-ref="1055d_ot">d_ot</a>);</td></tr>
<tr><th id="2413">2413</th><td></td></tr>
<tr><th id="2414">2414</th><td>    <a class="tu ref" href="#gen_op_mov_reg_v" title='gen_op_mov_reg_v' data-use='c' data-ref="gen_op_mov_reg_v">gen_op_mov_reg_v</a>(<a class="local col5 ref" href="#1055d_ot" title='d_ot' data-ref="1055d_ot">d_ot</a>, <a class="macro" href="cpu.h.html#64" title="5" data-ref="_M/R_EBP">R_EBP</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="2415">2415</th><td>    <a class="tu ref" href="#gen_op_mov_reg_v" title='gen_op_mov_reg_v' data-use='c' data-ref="gen_op_mov_reg_v">gen_op_mov_reg_v</a>(<a class="local col6 ref" href="#1056a_ot" title='a_ot' data-ref="1056a_ot">a_ot</a>, <a class="macro" href="cpu.h.html#63" title="4" data-ref="_M/R_ESP">R_ESP</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>);</td></tr>
<tr><th id="2416">2416</th><td>}</td></tr>
<tr><th id="2417">2417</th><td></td></tr>
<tr><th id="2418">2418</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="gen_exception" title='gen_exception' data-type='void gen_exception(DisasContext * s, int trapno, target_ulong cur_eip)' data-ref="gen_exception">gen_exception</dfn>(<a class="typedef" href="#DisasContext" title='DisasContext' data-type='struct DisasContext' data-ref="DisasContext">DisasContext</a> *<dfn class="local col7 decl" id="1057s" title='s' data-type='DisasContext *' data-ref="1057s">s</dfn>, <em>int</em> <dfn class="local col8 decl" id="1058trapno" title='trapno' data-type='int' data-ref="1058trapno">trapno</dfn>, <a class="typedef" href="../../include/exec/cpu-defs.h.html#target_ulong" title='target_ulong' data-type='uint64_t' data-ref="target_ulong">target_ulong</a> <dfn class="local col9 decl" id="1059cur_eip" title='cur_eip' data-type='target_ulong' data-ref="1059cur_eip">cur_eip</dfn>)</td></tr>
<tr><th id="2419">2419</th><td>{</td></tr>
<tr><th id="2420">2420</th><td>    <a class="tu ref" href="#gen_update_cc_op" title='gen_update_cc_op' data-use='c' data-ref="gen_update_cc_op">gen_update_cc_op</a>(<a class="local col7 ref" href="#1057s" title='s' data-ref="1057s">s</a>);</td></tr>
<tr><th id="2421">2421</th><td>    <a class="tu ref" href="#gen_jmp_im" title='gen_jmp_im' data-use='c' data-ref="gen_jmp_im">gen_jmp_im</a>(<a class="local col9 ref" href="#1059cur_eip" title='cur_eip' data-ref="1059cur_eip">cur_eip</a>);</td></tr>
<tr><th id="2422">2422</th><td>    <a class="ref" href="helper.h.html#66" title='gen_helper_raise_exception' data-ref="gen_helper_raise_exception">gen_helper_raise_exception</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="ref" href="../../tcg/tcg.h.html#tcg_const_i32" title='tcg_const_i32' data-ref="tcg_const_i32">tcg_const_i32</a>(<a class="local col8 ref" href="#1058trapno" title='trapno' data-ref="1058trapno">trapno</a>));</td></tr>
<tr><th id="2423">2423</th><td>    <a class="local col7 ref" href="#1057s" title='s' data-ref="1057s">s</a>-&gt;<a class="tu ref" href="#DisasContext::is_jmp" title='DisasContext::is_jmp' data-use='w' data-ref="DisasContext::is_jmp">is_jmp</a> = <a class="macro" href="../../include/exec/exec-all.h.html#64" title="2" data-ref="_M/DISAS_TB_JUMP">DISAS_TB_JUMP</a>;</td></tr>
<tr><th id="2424">2424</th><td>}</td></tr>
<tr><th id="2425">2425</th><td></td></tr>
<tr><th id="2426">2426</th><td><i  data-doc="gen_illegal_opcode">/* Generate #UD for the current instruction.  The assumption here is that</i></td></tr>
<tr><th id="2427">2427</th><td><i  data-doc="gen_illegal_opcode">   the instruction is known, but it isn't allowed in the current cpu mode.  */</i></td></tr>
<tr><th id="2428">2428</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="gen_illegal_opcode" title='gen_illegal_opcode' data-type='void gen_illegal_opcode(DisasContext * s)' data-ref="gen_illegal_opcode">gen_illegal_opcode</dfn>(<a class="typedef" href="#DisasContext" title='DisasContext' data-type='struct DisasContext' data-ref="DisasContext">DisasContext</a> *<dfn class="local col0 decl" id="1060s" title='s' data-type='DisasContext *' data-ref="1060s">s</dfn>)</td></tr>
<tr><th id="2429">2429</th><td>{</td></tr>
<tr><th id="2430">2430</th><td>    <a class="tu ref" href="#gen_exception" title='gen_exception' data-use='c' data-ref="gen_exception">gen_exception</a>(<a class="local col0 ref" href="#1060s" title='s' data-ref="1060s">s</a>, <a class="macro" href="cpu.h.html#687" title="6" data-ref="_M/EXCP06_ILLOP">EXCP06_ILLOP</a>, <a class="local col0 ref" href="#1060s" title='s' data-ref="1060s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc_start" title='DisasContext::pc_start' data-use='r' data-ref="DisasContext::pc_start">pc_start</a> - <a class="local col0 ref" href="#1060s" title='s' data-ref="1060s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>);</td></tr>
<tr><th id="2431">2431</th><td>}</td></tr>
<tr><th id="2432">2432</th><td></td></tr>
<tr><th id="2433">2433</th><td><i  data-doc="gen_unknown_opcode">/* Similarly, except that the assumption here is that we don't decode</i></td></tr>
<tr><th id="2434">2434</th><td><i  data-doc="gen_unknown_opcode">   the instruction at all -- either a missing opcode, an unimplemented</i></td></tr>
<tr><th id="2435">2435</th><td><i  data-doc="gen_unknown_opcode">   feature, or just a bogus instruction stream.  */</i></td></tr>
<tr><th id="2436">2436</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="gen_unknown_opcode" title='gen_unknown_opcode' data-type='void gen_unknown_opcode(CPUX86State * env, DisasContext * s)' data-ref="gen_unknown_opcode">gen_unknown_opcode</dfn>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a> *<dfn class="local col1 decl" id="1061env" title='env' data-type='CPUX86State *' data-ref="1061env">env</dfn>, <a class="typedef" href="#DisasContext" title='DisasContext' data-type='struct DisasContext' data-ref="DisasContext">DisasContext</a> *<dfn class="local col2 decl" id="1062s" title='s' data-type='DisasContext *' data-ref="1062s">s</dfn>)</td></tr>
<tr><th id="2437">2437</th><td>{</td></tr>
<tr><th id="2438">2438</th><td>    <a class="tu ref" href="#gen_illegal_opcode" title='gen_illegal_opcode' data-use='c' data-ref="gen_illegal_opcode">gen_illegal_opcode</a>(<a class="local col2 ref" href="#1062s" title='s' data-ref="1062s">s</a>);</td></tr>
<tr><th id="2439">2439</th><td></td></tr>
<tr><th id="2440">2440</th><td>    <b>if</b> (<a class="ref" href="../../include/qemu/log.h.html#qemu_loglevel_mask" title='qemu_loglevel_mask' data-ref="qemu_loglevel_mask">qemu_loglevel_mask</a>(<a class="macro" href="../../include/qemu/log.h.html#39" title="(1 &lt;&lt; 10)" data-ref="_M/LOG_UNIMP">LOG_UNIMP</a>)) {</td></tr>
<tr><th id="2441">2441</th><td>        <a class="typedef" href="../../include/exec/cpu-defs.h.html#target_ulong" title='target_ulong' data-type='uint64_t' data-ref="target_ulong">target_ulong</a> <dfn class="local col3 decl" id="1063pc" title='pc' data-type='target_ulong' data-ref="1063pc">pc</dfn> = <a class="local col2 ref" href="#1062s" title='s' data-ref="1062s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc_start" title='DisasContext::pc_start' data-use='r' data-ref="DisasContext::pc_start">pc_start</a>, <dfn class="local col4 decl" id="1064end" title='end' data-type='target_ulong' data-ref="1064end">end</dfn> = <a class="local col2 ref" href="#1062s" title='s' data-ref="1062s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='r' data-ref="DisasContext::pc">pc</a>;</td></tr>
<tr><th id="2442">2442</th><td>        <a class="ref" href="../../include/qemu/log.h.html#qemu_log_lock" title='qemu_log_lock' data-ref="qemu_log_lock">qemu_log_lock</a>();</td></tr>
<tr><th id="2443">2443</th><td>        <a class="ref" href="../../include/qemu/log.h.html#qemu_log" title='qemu_log' data-ref="qemu_log">qemu_log</a>(<q>"ILLOPC: "</q> <a class="macro" href="../../include/exec/cpu-defs.h.html#52" title="&quot;%016&quot; &quot;l&quot; &quot;x&quot;" data-ref="_M/TARGET_FMT_lx">TARGET_FMT_lx</a> <q>":"</q>, <a class="local col3 ref" href="#1063pc" title='pc' data-ref="1063pc">pc</a>);</td></tr>
<tr><th id="2444">2444</th><td>        <b>for</b> (; <a class="local col3 ref" href="#1063pc" title='pc' data-ref="1063pc">pc</a> &lt; <a class="local col4 ref" href="#1064end" title='end' data-ref="1064end">end</a>; ++<a class="local col3 ref" href="#1063pc" title='pc' data-ref="1063pc">pc</a>) {</td></tr>
<tr><th id="2445">2445</th><td>            <a class="ref" href="../../include/qemu/log.h.html#qemu_log" title='qemu_log' data-ref="qemu_log">qemu_log</a>(<q>" %02x"</q>, <a class="ref" href="../../include/exec/cpu_ldst_template.h.html#112" title='cpu_ldub_code' data-ref="cpu_ldub_code">cpu_ldub_code</a>(<a class="local col1 ref" href="#1061env" title='env' data-ref="1061env">env</a>, <a class="local col3 ref" href="#1063pc" title='pc' data-ref="1063pc">pc</a>));</td></tr>
<tr><th id="2446">2446</th><td>        }</td></tr>
<tr><th id="2447">2447</th><td>        <a class="ref" href="../../include/qemu/log.h.html#qemu_log" title='qemu_log' data-ref="qemu_log">qemu_log</a>(<q>"\n"</q>);</td></tr>
<tr><th id="2448">2448</th><td>        <a class="ref" href="../../include/qemu/log.h.html#qemu_log_unlock" title='qemu_log_unlock' data-ref="qemu_log_unlock">qemu_log_unlock</a>();</td></tr>
<tr><th id="2449">2449</th><td>    }</td></tr>
<tr><th id="2450">2450</th><td>}</td></tr>
<tr><th id="2451">2451</th><td></td></tr>
<tr><th id="2452">2452</th><td><i  data-doc="gen_interrupt">/* an interrupt is different from an exception because of the</i></td></tr>
<tr><th id="2453">2453</th><td><i  data-doc="gen_interrupt">   privilege checks */</i></td></tr>
<tr><th id="2454">2454</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="gen_interrupt" title='gen_interrupt' data-type='void gen_interrupt(DisasContext * s, int intno, target_ulong cur_eip, target_ulong next_eip)' data-ref="gen_interrupt">gen_interrupt</dfn>(<a class="typedef" href="#DisasContext" title='DisasContext' data-type='struct DisasContext' data-ref="DisasContext">DisasContext</a> *<dfn class="local col5 decl" id="1065s" title='s' data-type='DisasContext *' data-ref="1065s">s</dfn>, <em>int</em> <dfn class="local col6 decl" id="1066intno" title='intno' data-type='int' data-ref="1066intno">intno</dfn>,</td></tr>
<tr><th id="2455">2455</th><td>                          <a class="typedef" href="../../include/exec/cpu-defs.h.html#target_ulong" title='target_ulong' data-type='uint64_t' data-ref="target_ulong">target_ulong</a> <dfn class="local col7 decl" id="1067cur_eip" title='cur_eip' data-type='target_ulong' data-ref="1067cur_eip">cur_eip</dfn>, <a class="typedef" href="../../include/exec/cpu-defs.h.html#target_ulong" title='target_ulong' data-type='uint64_t' data-ref="target_ulong">target_ulong</a> <dfn class="local col8 decl" id="1068next_eip" title='next_eip' data-type='target_ulong' data-ref="1068next_eip">next_eip</dfn>)</td></tr>
<tr><th id="2456">2456</th><td>{</td></tr>
<tr><th id="2457">2457</th><td>    <a class="tu ref" href="#gen_update_cc_op" title='gen_update_cc_op' data-use='c' data-ref="gen_update_cc_op">gen_update_cc_op</a>(<a class="local col5 ref" href="#1065s" title='s' data-ref="1065s">s</a>);</td></tr>
<tr><th id="2458">2458</th><td>    <a class="tu ref" href="#gen_jmp_im" title='gen_jmp_im' data-use='c' data-ref="gen_jmp_im">gen_jmp_im</a>(<a class="local col7 ref" href="#1067cur_eip" title='cur_eip' data-ref="1067cur_eip">cur_eip</a>);</td></tr>
<tr><th id="2459">2459</th><td>    <a class="ref" href="helper.h.html#65" title='gen_helper_raise_interrupt' data-ref="gen_helper_raise_interrupt">gen_helper_raise_interrupt</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="ref" href="../../tcg/tcg.h.html#tcg_const_i32" title='tcg_const_i32' data-ref="tcg_const_i32">tcg_const_i32</a>(<a class="local col6 ref" href="#1066intno" title='intno' data-ref="1066intno">intno</a>),</td></tr>
<tr><th id="2460">2460</th><td>                               <a class="ref" href="../../tcg/tcg.h.html#tcg_const_i32" title='tcg_const_i32' data-ref="tcg_const_i32">tcg_const_i32</a>(<a class="local col8 ref" href="#1068next_eip" title='next_eip' data-ref="1068next_eip">next_eip</a> - <a class="local col7 ref" href="#1067cur_eip" title='cur_eip' data-ref="1067cur_eip">cur_eip</a>));</td></tr>
<tr><th id="2461">2461</th><td>    <a class="local col5 ref" href="#1065s" title='s' data-ref="1065s">s</a>-&gt;<a class="tu ref" href="#DisasContext::is_jmp" title='DisasContext::is_jmp' data-use='w' data-ref="DisasContext::is_jmp">is_jmp</a> = <a class="macro" href="../../include/exec/exec-all.h.html#64" title="2" data-ref="_M/DISAS_TB_JUMP">DISAS_TB_JUMP</a>;</td></tr>
<tr><th id="2462">2462</th><td>}</td></tr>
<tr><th id="2463">2463</th><td></td></tr>
<tr><th id="2464">2464</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="gen_debug" title='gen_debug' data-type='void gen_debug(DisasContext * s, target_ulong cur_eip)' data-ref="gen_debug">gen_debug</dfn>(<a class="typedef" href="#DisasContext" title='DisasContext' data-type='struct DisasContext' data-ref="DisasContext">DisasContext</a> *<dfn class="local col9 decl" id="1069s" title='s' data-type='DisasContext *' data-ref="1069s">s</dfn>, <a class="typedef" href="../../include/exec/cpu-defs.h.html#target_ulong" title='target_ulong' data-type='uint64_t' data-ref="target_ulong">target_ulong</a> <dfn class="local col0 decl" id="1070cur_eip" title='cur_eip' data-type='target_ulong' data-ref="1070cur_eip">cur_eip</dfn>)</td></tr>
<tr><th id="2465">2465</th><td>{</td></tr>
<tr><th id="2466">2466</th><td>    <a class="tu ref" href="#gen_update_cc_op" title='gen_update_cc_op' data-use='c' data-ref="gen_update_cc_op">gen_update_cc_op</a>(<a class="local col9 ref" href="#1069s" title='s' data-ref="1069s">s</a>);</td></tr>
<tr><th id="2467">2467</th><td>    <a class="tu ref" href="#gen_jmp_im" title='gen_jmp_im' data-use='c' data-ref="gen_jmp_im">gen_jmp_im</a>(<a class="local col0 ref" href="#1070cur_eip" title='cur_eip' data-ref="1070cur_eip">cur_eip</a>);</td></tr>
<tr><th id="2468">2468</th><td>    <a class="ref" href="helper.h.html#63" title='gen_helper_debug' data-ref="gen_helper_debug">gen_helper_debug</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>);</td></tr>
<tr><th id="2469">2469</th><td>    <a class="local col9 ref" href="#1069s" title='s' data-ref="1069s">s</a>-&gt;<a class="tu ref" href="#DisasContext::is_jmp" title='DisasContext::is_jmp' data-use='w' data-ref="DisasContext::is_jmp">is_jmp</a> = <a class="macro" href="../../include/exec/exec-all.h.html#64" title="2" data-ref="_M/DISAS_TB_JUMP">DISAS_TB_JUMP</a>;</td></tr>
<tr><th id="2470">2470</th><td>}</td></tr>
<tr><th id="2471">2471</th><td></td></tr>
<tr><th id="2472">2472</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="gen_set_hflag" title='gen_set_hflag' data-type='void gen_set_hflag(DisasContext * s, uint32_t mask)' data-ref="gen_set_hflag">gen_set_hflag</dfn>(<a class="typedef" href="#DisasContext" title='DisasContext' data-type='struct DisasContext' data-ref="DisasContext">DisasContext</a> *<dfn class="local col1 decl" id="1071s" title='s' data-type='DisasContext *' data-ref="1071s">s</dfn>, <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="local col2 decl" id="1072mask" title='mask' data-type='uint32_t' data-ref="1072mask">mask</dfn>)</td></tr>
<tr><th id="2473">2473</th><td>{</td></tr>
<tr><th id="2474">2474</th><td>    <b>if</b> ((<a class="local col1 ref" href="#1071s" title='s' data-ref="1071s">s</a>-&gt;<a class="tu ref" href="#DisasContext::flags" title='DisasContext::flags' data-use='r' data-ref="DisasContext::flags">flags</a> &amp; <a class="local col2 ref" href="#1072mask" title='mask' data-ref="1072mask">mask</a>) == <var>0</var>) {</td></tr>
<tr><th id="2475">2475</th><td>        <a class="typedef" href="../../tcg/tcg.h.html#TCGv_i32" title='TCGv_i32' data-type='struct TCGv_i32_d *' data-ref="TCGv_i32">TCGv_i32</a> <dfn class="local col3 decl" id="1073t" title='t' data-type='TCGv_i32' data-ref="1073t">t</dfn> = <a class="ref" href="../../tcg/tcg.h.html#tcg_temp_new_i32" title='tcg_temp_new_i32' data-ref="tcg_temp_new_i32">tcg_temp_new_i32</a>();</td></tr>
<tr><th id="2476">2476</th><td>        <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_ld_i32" title='tcg_gen_ld_i32' data-ref="tcg_gen_ld_i32">tcg_gen_ld_i32</a>(<a class="local col3 ref" href="#1073t" title='t' data-ref="1073t">t</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <span class="macro" title="__builtin_offsetof(CPUX86State, hflags)" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>, hflags));</td></tr>
<tr><th id="2477">2477</th><td>        <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_ori_i32" title='tcg_gen_ori_i32' data-ref="tcg_gen_ori_i32">tcg_gen_ori_i32</a>(<a class="local col3 ref" href="#1073t" title='t' data-ref="1073t">t</a>, <a class="local col3 ref" href="#1073t" title='t' data-ref="1073t">t</a>, <a class="local col2 ref" href="#1072mask" title='mask' data-ref="1072mask">mask</a>);</td></tr>
<tr><th id="2478">2478</th><td>        <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_st_i32" title='tcg_gen_st_i32' data-ref="tcg_gen_st_i32">tcg_gen_st_i32</a>(<a class="local col3 ref" href="#1073t" title='t' data-ref="1073t">t</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <span class="macro" title="__builtin_offsetof(CPUX86State, hflags)" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>, hflags));</td></tr>
<tr><th id="2479">2479</th><td>        <a class="ref" href="../../tcg/tcg.h.html#tcg_temp_free_i32" title='tcg_temp_free_i32' data-ref="tcg_temp_free_i32">tcg_temp_free_i32</a>(<a class="local col3 ref" href="#1073t" title='t' data-ref="1073t">t</a>);</td></tr>
<tr><th id="2480">2480</th><td>        <a class="local col1 ref" href="#1071s" title='s' data-ref="1071s">s</a>-&gt;<a class="tu ref" href="#DisasContext::flags" title='DisasContext::flags' data-use='w' data-ref="DisasContext::flags">flags</a> |= <a class="local col2 ref" href="#1072mask" title='mask' data-ref="1072mask">mask</a>;</td></tr>
<tr><th id="2481">2481</th><td>    }</td></tr>
<tr><th id="2482">2482</th><td>}</td></tr>
<tr><th id="2483">2483</th><td></td></tr>
<tr><th id="2484">2484</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="gen_reset_hflag" title='gen_reset_hflag' data-type='void gen_reset_hflag(DisasContext * s, uint32_t mask)' data-ref="gen_reset_hflag">gen_reset_hflag</dfn>(<a class="typedef" href="#DisasContext" title='DisasContext' data-type='struct DisasContext' data-ref="DisasContext">DisasContext</a> *<dfn class="local col4 decl" id="1074s" title='s' data-type='DisasContext *' data-ref="1074s">s</dfn>, <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="local col5 decl" id="1075mask" title='mask' data-type='uint32_t' data-ref="1075mask">mask</dfn>)</td></tr>
<tr><th id="2485">2485</th><td>{</td></tr>
<tr><th id="2486">2486</th><td>    <b>if</b> (<a class="local col4 ref" href="#1074s" title='s' data-ref="1074s">s</a>-&gt;<a class="tu ref" href="#DisasContext::flags" title='DisasContext::flags' data-use='r' data-ref="DisasContext::flags">flags</a> &amp; <a class="local col5 ref" href="#1075mask" title='mask' data-ref="1075mask">mask</a>) {</td></tr>
<tr><th id="2487">2487</th><td>        <a class="typedef" href="../../tcg/tcg.h.html#TCGv_i32" title='TCGv_i32' data-type='struct TCGv_i32_d *' data-ref="TCGv_i32">TCGv_i32</a> <dfn class="local col6 decl" id="1076t" title='t' data-type='TCGv_i32' data-ref="1076t">t</dfn> = <a class="ref" href="../../tcg/tcg.h.html#tcg_temp_new_i32" title='tcg_temp_new_i32' data-ref="tcg_temp_new_i32">tcg_temp_new_i32</a>();</td></tr>
<tr><th id="2488">2488</th><td>        <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_ld_i32" title='tcg_gen_ld_i32' data-ref="tcg_gen_ld_i32">tcg_gen_ld_i32</a>(<a class="local col6 ref" href="#1076t" title='t' data-ref="1076t">t</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <span class="macro" title="__builtin_offsetof(CPUX86State, hflags)" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>, hflags));</td></tr>
<tr><th id="2489">2489</th><td>        <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_andi_i32" title='tcg_gen_andi_i32' data-ref="tcg_gen_andi_i32">tcg_gen_andi_i32</a>(<a class="local col6 ref" href="#1076t" title='t' data-ref="1076t">t</a>, <a class="local col6 ref" href="#1076t" title='t' data-ref="1076t">t</a>, ~<a class="local col5 ref" href="#1075mask" title='mask' data-ref="1075mask">mask</a>);</td></tr>
<tr><th id="2490">2490</th><td>        <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_st_i32" title='tcg_gen_st_i32' data-ref="tcg_gen_st_i32">tcg_gen_st_i32</a>(<a class="local col6 ref" href="#1076t" title='t' data-ref="1076t">t</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <span class="macro" title="__builtin_offsetof(CPUX86State, hflags)" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>, hflags));</td></tr>
<tr><th id="2491">2491</th><td>        <a class="ref" href="../../tcg/tcg.h.html#tcg_temp_free_i32" title='tcg_temp_free_i32' data-ref="tcg_temp_free_i32">tcg_temp_free_i32</a>(<a class="local col6 ref" href="#1076t" title='t' data-ref="1076t">t</a>);</td></tr>
<tr><th id="2492">2492</th><td>        <a class="local col4 ref" href="#1074s" title='s' data-ref="1074s">s</a>-&gt;<a class="tu ref" href="#DisasContext::flags" title='DisasContext::flags' data-use='w' data-ref="DisasContext::flags">flags</a> &amp;= ~<a class="local col5 ref" href="#1075mask" title='mask' data-ref="1075mask">mask</a>;</td></tr>
<tr><th id="2493">2493</th><td>    }</td></tr>
<tr><th id="2494">2494</th><td>}</td></tr>
<tr><th id="2495">2495</th><td></td></tr>
<tr><th id="2496">2496</th><td><i  data-doc="gen_bnd_jmp">/* Clear BND registers during legacy branches.  */</i></td></tr>
<tr><th id="2497">2497</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="gen_bnd_jmp" title='gen_bnd_jmp' data-type='void gen_bnd_jmp(DisasContext * s)' data-ref="gen_bnd_jmp">gen_bnd_jmp</dfn>(<a class="typedef" href="#DisasContext" title='DisasContext' data-type='struct DisasContext' data-ref="DisasContext">DisasContext</a> *<dfn class="local col7 decl" id="1077s" title='s' data-type='DisasContext *' data-ref="1077s">s</dfn>)</td></tr>
<tr><th id="2498">2498</th><td>{</td></tr>
<tr><th id="2499">2499</th><td>    <i>/* Clear the registers only if BND prefix is missing, MPX is enabled,</i></td></tr>
<tr><th id="2500">2500</th><td><i>       and if the BNDREGs are known to be in use (non-zero) already.</i></td></tr>
<tr><th id="2501">2501</th><td><i>       The helper itself will check BNDPRESERVE at runtime.  */</i></td></tr>
<tr><th id="2502">2502</th><td>    <b>if</b> ((<a class="local col7 ref" href="#1077s" title='s' data-ref="1077s">s</a>-&gt;<a class="tu ref" href="#DisasContext::prefix" title='DisasContext::prefix' data-use='r' data-ref="DisasContext::prefix">prefix</a> &amp; <a class="macro" href="#36" title="0x02" data-ref="_M/PREFIX_REPNZ">PREFIX_REPNZ</a>) == <var>0</var></td></tr>
<tr><th id="2503">2503</th><td>        &amp;&amp; (<a class="local col7 ref" href="#1077s" title='s' data-ref="1077s">s</a>-&gt;<a class="tu ref" href="#DisasContext::flags" title='DisasContext::flags' data-use='r' data-ref="DisasContext::flags">flags</a> &amp; <a class="macro" href="cpu.h.html#188" title="(1 &lt;&lt; 25)" data-ref="_M/HF_MPX_EN_MASK">HF_MPX_EN_MASK</a>) != <var>0</var></td></tr>
<tr><th id="2504">2504</th><td>        &amp;&amp; (<a class="local col7 ref" href="#1077s" title='s' data-ref="1077s">s</a>-&gt;<a class="tu ref" href="#DisasContext::flags" title='DisasContext::flags' data-use='r' data-ref="DisasContext::flags">flags</a> &amp; <a class="macro" href="cpu.h.html#189" title="(1 &lt;&lt; 26)" data-ref="_M/HF_MPX_IU_MASK">HF_MPX_IU_MASK</a>) != <var>0</var>) {</td></tr>
<tr><th id="2505">2505</th><td>        <a class="ref" href="helper.h.html#23" title='gen_helper_bnd_jmp' data-ref="gen_helper_bnd_jmp">gen_helper_bnd_jmp</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>);</td></tr>
<tr><th id="2506">2506</th><td>    }</td></tr>
<tr><th id="2507">2507</th><td>}</td></tr>
<tr><th id="2508">2508</th><td></td></tr>
<tr><th id="2509">2509</th><td><i  data-doc="do_gen_eob_worker">/* Generate an end of block. Trace exception is also generated if needed.</i></td></tr>
<tr><th id="2510">2510</th><td><i  data-doc="do_gen_eob_worker">   If INHIBIT, set HF_INHIBIT_IRQ_MASK if it isn't already set.</i></td></tr>
<tr><th id="2511">2511</th><td><i  data-doc="do_gen_eob_worker">   If RECHECK_TF, emit a rechecking helper for #DB, ignoring the state of</i></td></tr>
<tr><th id="2512">2512</th><td><i  data-doc="do_gen_eob_worker">   S-&gt;TF.  This is used by the syscall/sysret insns.  */</i></td></tr>
<tr><th id="2513">2513</th><td><em>static</em> <em>void</em></td></tr>
<tr><th id="2514">2514</th><td><dfn class="tu decl def" id="do_gen_eob_worker" title='do_gen_eob_worker' data-type='void do_gen_eob_worker(DisasContext * s, _Bool inhibit, _Bool recheck_tf, TCGv_i64 jr)' data-ref="do_gen_eob_worker">do_gen_eob_worker</dfn>(<a class="typedef" href="#DisasContext" title='DisasContext' data-type='struct DisasContext' data-ref="DisasContext">DisasContext</a> *<dfn class="local col8 decl" id="1078s" title='s' data-type='DisasContext *' data-ref="1078s">s</dfn>, <span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="local col9 decl" id="1079inhibit" title='inhibit' data-type='_Bool' data-ref="1079inhibit">inhibit</dfn>, <span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="local col0 decl" id="1080recheck_tf" title='recheck_tf' data-type='_Bool' data-ref="1080recheck_tf">recheck_tf</dfn>, <a class="macro" href="../../tcg/tcg.h.html#438" title="TCGv_i64" data-ref="_M/TCGv">TCGv</a> <dfn class="local col1 decl" id="1081jr" title='jr' data-type='TCGv_i64' data-ref="1081jr">jr</dfn>)</td></tr>
<tr><th id="2515">2515</th><td>{</td></tr>
<tr><th id="2516">2516</th><td>    <a class="tu ref" href="#gen_update_cc_op" title='gen_update_cc_op' data-use='c' data-ref="gen_update_cc_op">gen_update_cc_op</a>(<a class="local col8 ref" href="#1078s" title='s' data-ref="1078s">s</a>);</td></tr>
<tr><th id="2517">2517</th><td></td></tr>
<tr><th id="2518">2518</th><td>    <i>/* If several instructions disable interrupts, only the first does it.  */</i></td></tr>
<tr><th id="2519">2519</th><td>    <b>if</b> (<a class="local col9 ref" href="#1079inhibit" title='inhibit' data-ref="1079inhibit">inhibit</a> &amp;&amp; !(<a class="local col8 ref" href="#1078s" title='s' data-ref="1078s">s</a>-&gt;<a class="tu ref" href="#DisasContext::flags" title='DisasContext::flags' data-use='r' data-ref="DisasContext::flags">flags</a> &amp; <a class="macro" href="cpu.h.html#167" title="(1 &lt;&lt; 3)" data-ref="_M/HF_INHIBIT_IRQ_MASK">HF_INHIBIT_IRQ_MASK</a>)) {</td></tr>
<tr><th id="2520">2520</th><td>        <a class="tu ref" href="#gen_set_hflag" title='gen_set_hflag' data-use='c' data-ref="gen_set_hflag">gen_set_hflag</a>(<a class="local col8 ref" href="#1078s" title='s' data-ref="1078s">s</a>, <a class="macro" href="cpu.h.html#167" title="(1 &lt;&lt; 3)" data-ref="_M/HF_INHIBIT_IRQ_MASK">HF_INHIBIT_IRQ_MASK</a>);</td></tr>
<tr><th id="2521">2521</th><td>    } <b>else</b> {</td></tr>
<tr><th id="2522">2522</th><td>        <a class="tu ref" href="#gen_reset_hflag" title='gen_reset_hflag' data-use='c' data-ref="gen_reset_hflag">gen_reset_hflag</a>(<a class="local col8 ref" href="#1078s" title='s' data-ref="1078s">s</a>, <a class="macro" href="cpu.h.html#167" title="(1 &lt;&lt; 3)" data-ref="_M/HF_INHIBIT_IRQ_MASK">HF_INHIBIT_IRQ_MASK</a>);</td></tr>
<tr><th id="2523">2523</th><td>    }</td></tr>
<tr><th id="2524">2524</th><td></td></tr>
<tr><th id="2525">2525</th><td>    <b>if</b> (<a class="local col8 ref" href="#1078s" title='s' data-ref="1078s">s</a>-&gt;<a class="tu ref" href="#DisasContext::tb" title='DisasContext::tb' data-use='r' data-ref="DisasContext::tb">tb</a>-&gt;<a class="ref" href="../../include/exec/exec-all.h.html#TranslationBlock::flags" title='TranslationBlock::flags' data-ref="TranslationBlock::flags">flags</a> &amp; <a class="macro" href="cpu.h.html#179" title="(1 &lt;&lt; 16)" data-ref="_M/HF_RF_MASK">HF_RF_MASK</a>) {</td></tr>
<tr><th id="2526">2526</th><td>        <a class="ref" href="helper.h.html#64" title='gen_helper_reset_rf' data-ref="gen_helper_reset_rf">gen_helper_reset_rf</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>);</td></tr>
<tr><th id="2527">2527</th><td>    }</td></tr>
<tr><th id="2528">2528</th><td>    <b>if</b> (<a class="local col8 ref" href="#1078s" title='s' data-ref="1078s">s</a>-&gt;<a class="tu ref" href="#DisasContext::singlestep_enabled" title='DisasContext::singlestep_enabled' data-use='r' data-ref="DisasContext::singlestep_enabled">singlestep_enabled</a>) {</td></tr>
<tr><th id="2529">2529</th><td>        <a class="ref" href="helper.h.html#63" title='gen_helper_debug' data-ref="gen_helper_debug">gen_helper_debug</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>);</td></tr>
<tr><th id="2530">2530</th><td>    } <b>else</b> <b>if</b> (<a class="local col0 ref" href="#1080recheck_tf" title='recheck_tf' data-ref="1080recheck_tf">recheck_tf</a>) {</td></tr>
<tr><th id="2531">2531</th><td>        <a class="ref" href="helper.h.html#82" title='gen_helper_rechecking_single_step' data-ref="gen_helper_rechecking_single_step">gen_helper_rechecking_single_step</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>);</td></tr>
<tr><th id="2532">2532</th><td>        <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_exit_tb" title='tcg_gen_exit_tb' data-ref="tcg_gen_exit_tb">tcg_gen_exit_tb</a>(<var>0</var>);</td></tr>
<tr><th id="2533">2533</th><td>    } <b>else</b> <b>if</b> (<a class="local col8 ref" href="#1078s" title='s' data-ref="1078s">s</a>-&gt;<a class="tu ref" href="#DisasContext::tf" title='DisasContext::tf' data-use='r' data-ref="DisasContext::tf">tf</a>) {</td></tr>
<tr><th id="2534">2534</th><td>        <a class="ref" href="helper.h.html#81" title='gen_helper_single_step' data-ref="gen_helper_single_step">gen_helper_single_step</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>);</td></tr>
<tr><th id="2535">2535</th><td>    } <b>else</b> <b>if</b> (!<a class="macro" href="../../tcg/tcg-op.h.html#828" title="(GET_TCGV_I64(jr) == -1)" data-ref="_M/TCGV_IS_UNUSED">TCGV_IS_UNUSED</a>(<a class="local col1 ref" href="#1081jr" title='jr' data-ref="1081jr">jr</a>)) {</td></tr>
<tr><th id="2536">2536</th><td>        <a class="macro" href="../../tcg/tcg.h.html#438" title="TCGv_i64" data-ref="_M/TCGv">TCGv</a> <dfn class="local col2 decl" id="1082vaddr" title='vaddr' data-type='TCGv_i64' data-ref="1082vaddr">vaddr</dfn> = <a class="macro" href="../../tcg/tcg-op.h.html#822" title="tcg_temp_new_i64()" data-ref="_M/tcg_temp_new">tcg_temp_new</a>();</td></tr>
<tr><th id="2537">2537</th><td></td></tr>
<tr><th id="2538">2538</th><td>        <a class="macro" href="../../tcg/tcg-op.h.html#932" title="tcg_gen_add_i64" data-ref="_M/tcg_gen_add_tl">tcg_gen_add_tl</a>(<a class="local col2 ref" href="#1082vaddr" title='vaddr' data-ref="1082vaddr">vaddr</a>, <a class="local col1 ref" href="#1081jr" title='jr' data-ref="1081jr">jr</a>, <a class="tu ref" href="#cpu_seg_base" title='cpu_seg_base' data-use='r' data-ref="cpu_seg_base">cpu_seg_base</a>[<a class="macro" href="cpu.h.html#78" title="1" data-ref="_M/R_CS">R_CS</a>]);</td></tr>
<tr><th id="2539">2539</th><td>        <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_lookup_and_goto_ptr" title='tcg_gen_lookup_and_goto_ptr' data-ref="tcg_gen_lookup_and_goto_ptr">tcg_gen_lookup_and_goto_ptr</a>(<a class="local col2 ref" href="#1082vaddr" title='vaddr' data-ref="1082vaddr">vaddr</a>);</td></tr>
<tr><th id="2540">2540</th><td>        <a class="macro" href="../../tcg/tcg-op.h.html#826" title="tcg_temp_free_i64" data-ref="_M/tcg_temp_free">tcg_temp_free</a>(<a class="local col2 ref" href="#1082vaddr" title='vaddr' data-ref="1082vaddr">vaddr</a>);</td></tr>
<tr><th id="2541">2541</th><td>    } <b>else</b> {</td></tr>
<tr><th id="2542">2542</th><td>        <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_exit_tb" title='tcg_gen_exit_tb' data-ref="tcg_gen_exit_tb">tcg_gen_exit_tb</a>(<var>0</var>);</td></tr>
<tr><th id="2543">2543</th><td>    }</td></tr>
<tr><th id="2544">2544</th><td>    <a class="local col8 ref" href="#1078s" title='s' data-ref="1078s">s</a>-&gt;<a class="tu ref" href="#DisasContext::is_jmp" title='DisasContext::is_jmp' data-use='w' data-ref="DisasContext::is_jmp">is_jmp</a> = <a class="macro" href="../../include/exec/exec-all.h.html#64" title="2" data-ref="_M/DISAS_TB_JUMP">DISAS_TB_JUMP</a>;</td></tr>
<tr><th id="2545">2545</th><td>}</td></tr>
<tr><th id="2546">2546</th><td></td></tr>
<tr><th id="2547">2547</th><td><em>static</em> <b>inline</b> <em>void</em></td></tr>
<tr><th id="2548">2548</th><td><dfn class="tu decl def" id="gen_eob_worker" title='gen_eob_worker' data-type='void gen_eob_worker(DisasContext * s, _Bool inhibit, _Bool recheck_tf)' data-ref="gen_eob_worker">gen_eob_worker</dfn>(<a class="typedef" href="#DisasContext" title='DisasContext' data-type='struct DisasContext' data-ref="DisasContext">DisasContext</a> *<dfn class="local col3 decl" id="1083s" title='s' data-type='DisasContext *' data-ref="1083s">s</dfn>, <span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="local col4 decl" id="1084inhibit" title='inhibit' data-type='_Bool' data-ref="1084inhibit">inhibit</dfn>, <span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="local col5 decl" id="1085recheck_tf" title='recheck_tf' data-type='_Bool' data-ref="1085recheck_tf">recheck_tf</dfn>)</td></tr>
<tr><th id="2549">2549</th><td>{</td></tr>
<tr><th id="2550">2550</th><td>    <a class="macro" href="../../tcg/tcg.h.html#438" title="TCGv_i64" data-ref="_M/TCGv">TCGv</a> <dfn class="local col6 decl" id="1086unused" title='unused' data-type='TCGv_i64' data-ref="1086unused">unused</dfn>;</td></tr>
<tr><th id="2551">2551</th><td></td></tr>
<tr><th id="2552">2552</th><td>    <a class="macro" href="../../tcg/tcg-op.h.html#827" title="unused = MAKE_TCGV_I64(-1)" data-ref="_M/TCGV_UNUSED">TCGV_UNUSED</a>(<a class="local col6 ref" href="#1086unused" title='unused' data-ref="1086unused">unused</a>);</td></tr>
<tr><th id="2553">2553</th><td>    <a class="tu ref" href="#do_gen_eob_worker" title='do_gen_eob_worker' data-use='c' data-ref="do_gen_eob_worker">do_gen_eob_worker</a>(<a class="local col3 ref" href="#1083s" title='s' data-ref="1083s">s</a>, <a class="local col4 ref" href="#1084inhibit" title='inhibit' data-ref="1084inhibit">inhibit</a>, <a class="local col5 ref" href="#1085recheck_tf" title='recheck_tf' data-ref="1085recheck_tf">recheck_tf</a>, <a class="local col6 ref" href="#1086unused" title='unused' data-ref="1086unused">unused</a>);</td></tr>
<tr><th id="2554">2554</th><td>}</td></tr>
<tr><th id="2555">2555</th><td></td></tr>
<tr><th id="2556">2556</th><td><i  data-doc="gen_eob_inhibit_irq">/* End of block.</i></td></tr>
<tr><th id="2557">2557</th><td><i  data-doc="gen_eob_inhibit_irq">   If INHIBIT, set HF_INHIBIT_IRQ_MASK if it isn't already set.  */</i></td></tr>
<tr><th id="2558">2558</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="gen_eob_inhibit_irq" title='gen_eob_inhibit_irq' data-type='void gen_eob_inhibit_irq(DisasContext * s, _Bool inhibit)' data-ref="gen_eob_inhibit_irq">gen_eob_inhibit_irq</dfn>(<a class="typedef" href="#DisasContext" title='DisasContext' data-type='struct DisasContext' data-ref="DisasContext">DisasContext</a> *<dfn class="local col7 decl" id="1087s" title='s' data-type='DisasContext *' data-ref="1087s">s</dfn>, <span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="local col8 decl" id="1088inhibit" title='inhibit' data-type='_Bool' data-ref="1088inhibit">inhibit</dfn>)</td></tr>
<tr><th id="2559">2559</th><td>{</td></tr>
<tr><th id="2560">2560</th><td>    <a class="tu ref" href="#gen_eob_worker" title='gen_eob_worker' data-use='c' data-ref="gen_eob_worker">gen_eob_worker</a>(<a class="local col7 ref" href="#1087s" title='s' data-ref="1087s">s</a>, <a class="local col8 ref" href="#1088inhibit" title='inhibit' data-ref="1088inhibit">inhibit</a>, <span class="macro" title="0" data-ref="_M/false">false</span>);</td></tr>
<tr><th id="2561">2561</th><td>}</td></tr>
<tr><th id="2562">2562</th><td></td></tr>
<tr><th id="2563">2563</th><td><i  data-doc="gen_eob">/* End of block, resetting the inhibit irq flag.  */</i></td></tr>
<tr><th id="2564">2564</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="gen_eob" title='gen_eob' data-type='void gen_eob(DisasContext * s)' data-ref="gen_eob">gen_eob</dfn>(<a class="typedef" href="#DisasContext" title='DisasContext' data-type='struct DisasContext' data-ref="DisasContext">DisasContext</a> *<dfn class="local col9 decl" id="1089s" title='s' data-type='DisasContext *' data-ref="1089s">s</dfn>)</td></tr>
<tr><th id="2565">2565</th><td>{</td></tr>
<tr><th id="2566">2566</th><td>    <a class="tu ref" href="#gen_eob_worker" title='gen_eob_worker' data-use='c' data-ref="gen_eob_worker">gen_eob_worker</a>(<a class="local col9 ref" href="#1089s" title='s' data-ref="1089s">s</a>, <span class="macro" title="0" data-ref="_M/false">false</span>, <span class="macro" title="0" data-ref="_M/false">false</span>);</td></tr>
<tr><th id="2567">2567</th><td>}</td></tr>
<tr><th id="2568">2568</th><td></td></tr>
<tr><th id="2569">2569</th><td><i  data-doc="gen_jr">/* Jump to register */</i></td></tr>
<tr><th id="2570">2570</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="gen_jr" title='gen_jr' data-type='void gen_jr(DisasContext * s, TCGv_i64 dest)' data-ref="gen_jr">gen_jr</dfn>(<a class="typedef" href="#DisasContext" title='DisasContext' data-type='struct DisasContext' data-ref="DisasContext">DisasContext</a> *<dfn class="local col0 decl" id="1090s" title='s' data-type='DisasContext *' data-ref="1090s">s</dfn>, <a class="macro" href="../../tcg/tcg.h.html#438" title="TCGv_i64" data-ref="_M/TCGv">TCGv</a> <dfn class="local col1 decl" id="1091dest" title='dest' data-type='TCGv_i64' data-ref="1091dest">dest</dfn>)</td></tr>
<tr><th id="2571">2571</th><td>{</td></tr>
<tr><th id="2572">2572</th><td>    <a class="tu ref" href="#do_gen_eob_worker" title='do_gen_eob_worker' data-use='c' data-ref="do_gen_eob_worker">do_gen_eob_worker</a>(<a class="local col0 ref" href="#1090s" title='s' data-ref="1090s">s</a>, <span class="macro" title="0" data-ref="_M/false">false</span>, <span class="macro" title="0" data-ref="_M/false">false</span>, <a class="local col1 ref" href="#1091dest" title='dest' data-ref="1091dest">dest</a>);</td></tr>
<tr><th id="2573">2573</th><td>}</td></tr>
<tr><th id="2574">2574</th><td></td></tr>
<tr><th id="2575">2575</th><td><i  data-doc="gen_jmp_tb">/* generate a jump to eip. No segment change must happen before as a</i></td></tr>
<tr><th id="2576">2576</th><td><i  data-doc="gen_jmp_tb">   direct call to the next block may occur */</i></td></tr>
<tr><th id="2577">2577</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="gen_jmp_tb" title='gen_jmp_tb' data-type='void gen_jmp_tb(DisasContext * s, target_ulong eip, int tb_num)' data-ref="gen_jmp_tb">gen_jmp_tb</dfn>(<a class="typedef" href="#DisasContext" title='DisasContext' data-type='struct DisasContext' data-ref="DisasContext">DisasContext</a> *<dfn class="local col2 decl" id="1092s" title='s' data-type='DisasContext *' data-ref="1092s">s</dfn>, <a class="typedef" href="../../include/exec/cpu-defs.h.html#target_ulong" title='target_ulong' data-type='uint64_t' data-ref="target_ulong">target_ulong</a> <dfn class="local col3 decl" id="1093eip" title='eip' data-type='target_ulong' data-ref="1093eip">eip</dfn>, <em>int</em> <dfn class="local col4 decl" id="1094tb_num" title='tb_num' data-type='int' data-ref="1094tb_num">tb_num</dfn>)</td></tr>
<tr><th id="2578">2578</th><td>{</td></tr>
<tr><th id="2579">2579</th><td>    <a class="tu ref" href="#gen_update_cc_op" title='gen_update_cc_op' data-use='c' data-ref="gen_update_cc_op">gen_update_cc_op</a>(<a class="local col2 ref" href="#1092s" title='s' data-ref="1092s">s</a>);</td></tr>
<tr><th id="2580">2580</th><td>    <a class="tu ref" href="#set_cc_op" title='set_cc_op' data-use='c' data-ref="set_cc_op">set_cc_op</a>(<a class="local col2 ref" href="#1092s" title='s' data-ref="1092s">s</a>, <a class="enum" href="cpu.h.html#CC_OP_DYNAMIC" title='CC_OP_DYNAMIC' data-ref="CC_OP_DYNAMIC">CC_OP_DYNAMIC</a>);</td></tr>
<tr><th id="2581">2581</th><td>    <b>if</b> (<a class="local col2 ref" href="#1092s" title='s' data-ref="1092s">s</a>-&gt;<a class="tu ref" href="#DisasContext::jmp_opt" title='DisasContext::jmp_opt' data-use='r' data-ref="DisasContext::jmp_opt">jmp_opt</a>) {</td></tr>
<tr><th id="2582">2582</th><td>        <a class="tu ref" href="#gen_goto_tb" title='gen_goto_tb' data-use='c' data-ref="gen_goto_tb">gen_goto_tb</a>(<a class="local col2 ref" href="#1092s" title='s' data-ref="1092s">s</a>, <a class="local col4 ref" href="#1094tb_num" title='tb_num' data-ref="1094tb_num">tb_num</a>, <a class="local col3 ref" href="#1093eip" title='eip' data-ref="1093eip">eip</a>);</td></tr>
<tr><th id="2583">2583</th><td>        <a class="local col2 ref" href="#1092s" title='s' data-ref="1092s">s</a>-&gt;<a class="tu ref" href="#DisasContext::is_jmp" title='DisasContext::is_jmp' data-use='w' data-ref="DisasContext::is_jmp">is_jmp</a> = <a class="macro" href="../../include/exec/exec-all.h.html#64" title="2" data-ref="_M/DISAS_TB_JUMP">DISAS_TB_JUMP</a>;</td></tr>
<tr><th id="2584">2584</th><td>    } <b>else</b> {</td></tr>
<tr><th id="2585">2585</th><td>        <a class="tu ref" href="#gen_jmp_im" title='gen_jmp_im' data-use='c' data-ref="gen_jmp_im">gen_jmp_im</a>(<a class="local col3 ref" href="#1093eip" title='eip' data-ref="1093eip">eip</a>);</td></tr>
<tr><th id="2586">2586</th><td>        <a class="tu ref" href="#gen_eob" title='gen_eob' data-use='c' data-ref="gen_eob">gen_eob</a>(<a class="local col2 ref" href="#1092s" title='s' data-ref="1092s">s</a>);</td></tr>
<tr><th id="2587">2587</th><td>    }</td></tr>
<tr><th id="2588">2588</th><td>}</td></tr>
<tr><th id="2589">2589</th><td></td></tr>
<tr><th id="2590">2590</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="gen_jmp" title='gen_jmp' data-type='void gen_jmp(DisasContext * s, target_ulong eip)' data-ref="gen_jmp">gen_jmp</dfn>(<a class="typedef" href="#DisasContext" title='DisasContext' data-type='struct DisasContext' data-ref="DisasContext">DisasContext</a> *<dfn class="local col5 decl" id="1095s" title='s' data-type='DisasContext *' data-ref="1095s">s</dfn>, <a class="typedef" href="../../include/exec/cpu-defs.h.html#target_ulong" title='target_ulong' data-type='uint64_t' data-ref="target_ulong">target_ulong</a> <dfn class="local col6 decl" id="1096eip" title='eip' data-type='target_ulong' data-ref="1096eip">eip</dfn>)</td></tr>
<tr><th id="2591">2591</th><td>{</td></tr>
<tr><th id="2592">2592</th><td>    <a class="tu ref" href="#gen_jmp_tb" title='gen_jmp_tb' data-use='c' data-ref="gen_jmp_tb">gen_jmp_tb</a>(<a class="local col5 ref" href="#1095s" title='s' data-ref="1095s">s</a>, <a class="local col6 ref" href="#1096eip" title='eip' data-ref="1096eip">eip</a>, <var>0</var>);</td></tr>
<tr><th id="2593">2593</th><td>}</td></tr>
<tr><th id="2594">2594</th><td></td></tr>
<tr><th id="2595">2595</th><td><em>static</em> <b>inline</b> <em>void</em> <dfn class="tu decl def" id="gen_ldq_env_A0" title='gen_ldq_env_A0' data-type='void gen_ldq_env_A0(DisasContext * s, int offset)' data-ref="gen_ldq_env_A0">gen_ldq_env_A0</dfn>(<a class="typedef" href="#DisasContext" title='DisasContext' data-type='struct DisasContext' data-ref="DisasContext">DisasContext</a> *<dfn class="local col7 decl" id="1097s" title='s' data-type='DisasContext *' data-ref="1097s">s</dfn>, <em>int</em> <dfn class="local col8 decl" id="1098offset" title='offset' data-type='int' data-ref="1098offset">offset</dfn>)</td></tr>
<tr><th id="2596">2596</th><td>{</td></tr>
<tr><th id="2597">2597</th><td>    <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_qemu_ld_i64" title='tcg_gen_qemu_ld_i64' data-ref="tcg_gen_qemu_ld_i64">tcg_gen_qemu_ld_i64</a>(<a class="tu ref" href="#cpu_tmp1_i64" title='cpu_tmp1_i64' data-use='r' data-ref="cpu_tmp1_i64">cpu_tmp1_i64</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>, <a class="local col7 ref" href="#1097s" title='s' data-ref="1097s">s</a>-&gt;<a class="tu ref" href="#DisasContext::mem_index" title='DisasContext::mem_index' data-use='r' data-ref="DisasContext::mem_index">mem_index</a>, <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_LEQ" title='TCGMemOp::MO_LEQ' data-ref="TCGMemOp::MO_LEQ">MO_LEQ</a>);</td></tr>
<tr><th id="2598">2598</th><td>    <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_st_i64" title='tcg_gen_st_i64' data-ref="tcg_gen_st_i64">tcg_gen_st_i64</a>(<a class="tu ref" href="#cpu_tmp1_i64" title='cpu_tmp1_i64' data-use='r' data-ref="cpu_tmp1_i64">cpu_tmp1_i64</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="local col8 ref" href="#1098offset" title='offset' data-ref="1098offset">offset</a>);</td></tr>
<tr><th id="2599">2599</th><td>}</td></tr>
<tr><th id="2600">2600</th><td></td></tr>
<tr><th id="2601">2601</th><td><em>static</em> <b>inline</b> <em>void</em> <dfn class="tu decl def" id="gen_stq_env_A0" title='gen_stq_env_A0' data-type='void gen_stq_env_A0(DisasContext * s, int offset)' data-ref="gen_stq_env_A0">gen_stq_env_A0</dfn>(<a class="typedef" href="#DisasContext" title='DisasContext' data-type='struct DisasContext' data-ref="DisasContext">DisasContext</a> *<dfn class="local col9 decl" id="1099s" title='s' data-type='DisasContext *' data-ref="1099s">s</dfn>, <em>int</em> <dfn class="local col0 decl" id="1100offset" title='offset' data-type='int' data-ref="1100offset">offset</dfn>)</td></tr>
<tr><th id="2602">2602</th><td>{</td></tr>
<tr><th id="2603">2603</th><td>    <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_ld_i64" title='tcg_gen_ld_i64' data-ref="tcg_gen_ld_i64">tcg_gen_ld_i64</a>(<a class="tu ref" href="#cpu_tmp1_i64" title='cpu_tmp1_i64' data-use='r' data-ref="cpu_tmp1_i64">cpu_tmp1_i64</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="local col0 ref" href="#1100offset" title='offset' data-ref="1100offset">offset</a>);</td></tr>
<tr><th id="2604">2604</th><td>    <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_qemu_st_i64" title='tcg_gen_qemu_st_i64' data-ref="tcg_gen_qemu_st_i64">tcg_gen_qemu_st_i64</a>(<a class="tu ref" href="#cpu_tmp1_i64" title='cpu_tmp1_i64' data-use='r' data-ref="cpu_tmp1_i64">cpu_tmp1_i64</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>, <a class="local col9 ref" href="#1099s" title='s' data-ref="1099s">s</a>-&gt;<a class="tu ref" href="#DisasContext::mem_index" title='DisasContext::mem_index' data-use='r' data-ref="DisasContext::mem_index">mem_index</a>, <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_LEQ" title='TCGMemOp::MO_LEQ' data-ref="TCGMemOp::MO_LEQ">MO_LEQ</a>);</td></tr>
<tr><th id="2605">2605</th><td>}</td></tr>
<tr><th id="2606">2606</th><td></td></tr>
<tr><th id="2607">2607</th><td><em>static</em> <b>inline</b> <em>void</em> <dfn class="tu decl def" id="gen_ldo_env_A0" title='gen_ldo_env_A0' data-type='void gen_ldo_env_A0(DisasContext * s, int offset)' data-ref="gen_ldo_env_A0">gen_ldo_env_A0</dfn>(<a class="typedef" href="#DisasContext" title='DisasContext' data-type='struct DisasContext' data-ref="DisasContext">DisasContext</a> *<dfn class="local col1 decl" id="1101s" title='s' data-type='DisasContext *' data-ref="1101s">s</dfn>, <em>int</em> <dfn class="local col2 decl" id="1102offset" title='offset' data-type='int' data-ref="1102offset">offset</dfn>)</td></tr>
<tr><th id="2608">2608</th><td>{</td></tr>
<tr><th id="2609">2609</th><td>    <em>int</em> <dfn class="local col3 decl" id="1103mem_index" title='mem_index' data-type='int' data-ref="1103mem_index">mem_index</dfn> = <a class="local col1 ref" href="#1101s" title='s' data-ref="1101s">s</a>-&gt;<a class="tu ref" href="#DisasContext::mem_index" title='DisasContext::mem_index' data-use='r' data-ref="DisasContext::mem_index">mem_index</a>;</td></tr>
<tr><th id="2610">2610</th><td>    <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_qemu_ld_i64" title='tcg_gen_qemu_ld_i64' data-ref="tcg_gen_qemu_ld_i64">tcg_gen_qemu_ld_i64</a>(<a class="tu ref" href="#cpu_tmp1_i64" title='cpu_tmp1_i64' data-use='r' data-ref="cpu_tmp1_i64">cpu_tmp1_i64</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>, <a class="local col3 ref" href="#1103mem_index" title='mem_index' data-ref="1103mem_index">mem_index</a>, <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_LEQ" title='TCGMemOp::MO_LEQ' data-ref="TCGMemOp::MO_LEQ">MO_LEQ</a>);</td></tr>
<tr><th id="2611">2611</th><td>    <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_st_i64" title='tcg_gen_st_i64' data-ref="tcg_gen_st_i64">tcg_gen_st_i64</a>(<a class="tu ref" href="#cpu_tmp1_i64" title='cpu_tmp1_i64' data-use='r' data-ref="cpu_tmp1_i64">cpu_tmp1_i64</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="local col2 ref" href="#1102offset" title='offset' data-ref="1102offset">offset</a> + <span class="macro" title="__builtin_offsetof(ZMMReg, _q_ZMMReg[0])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#ZMMReg" title='ZMMReg' data-type='union ZMMReg' data-ref="ZMMReg">ZMMReg</a>, <a class="macro" href="cpu.h.html#843" title="_q_ZMMReg[0]" data-ref="_M/ZMM_Q">ZMM_Q</a>(<var>0</var>)));</td></tr>
<tr><th id="2612">2612</th><td>    <a class="macro" href="../../tcg/tcg-op.h.html#933" title="tcg_gen_addi_i64" data-ref="_M/tcg_gen_addi_tl">tcg_gen_addi_tl</a>(<a class="tu ref" href="#cpu_tmp0" title='cpu_tmp0' data-use='r' data-ref="cpu_tmp0">cpu_tmp0</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>, <var>8</var>);</td></tr>
<tr><th id="2613">2613</th><td>    <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_qemu_ld_i64" title='tcg_gen_qemu_ld_i64' data-ref="tcg_gen_qemu_ld_i64">tcg_gen_qemu_ld_i64</a>(<a class="tu ref" href="#cpu_tmp1_i64" title='cpu_tmp1_i64' data-use='r' data-ref="cpu_tmp1_i64">cpu_tmp1_i64</a>, <a class="tu ref" href="#cpu_tmp0" title='cpu_tmp0' data-use='r' data-ref="cpu_tmp0">cpu_tmp0</a>, <a class="local col3 ref" href="#1103mem_index" title='mem_index' data-ref="1103mem_index">mem_index</a>, <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_LEQ" title='TCGMemOp::MO_LEQ' data-ref="TCGMemOp::MO_LEQ">MO_LEQ</a>);</td></tr>
<tr><th id="2614">2614</th><td>    <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_st_i64" title='tcg_gen_st_i64' data-ref="tcg_gen_st_i64">tcg_gen_st_i64</a>(<a class="tu ref" href="#cpu_tmp1_i64" title='cpu_tmp1_i64' data-use='r' data-ref="cpu_tmp1_i64">cpu_tmp1_i64</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="local col2 ref" href="#1102offset" title='offset' data-ref="1102offset">offset</a> + <span class="macro" title="__builtin_offsetof(ZMMReg, _q_ZMMReg[1])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#ZMMReg" title='ZMMReg' data-type='union ZMMReg' data-ref="ZMMReg">ZMMReg</a>, <a class="macro" href="cpu.h.html#843" title="_q_ZMMReg[1]" data-ref="_M/ZMM_Q">ZMM_Q</a>(<var>1</var>)));</td></tr>
<tr><th id="2615">2615</th><td>}</td></tr>
<tr><th id="2616">2616</th><td></td></tr>
<tr><th id="2617">2617</th><td><em>static</em> <b>inline</b> <em>void</em> <dfn class="tu decl def" id="gen_sto_env_A0" title='gen_sto_env_A0' data-type='void gen_sto_env_A0(DisasContext * s, int offset)' data-ref="gen_sto_env_A0">gen_sto_env_A0</dfn>(<a class="typedef" href="#DisasContext" title='DisasContext' data-type='struct DisasContext' data-ref="DisasContext">DisasContext</a> *<dfn class="local col4 decl" id="1104s" title='s' data-type='DisasContext *' data-ref="1104s">s</dfn>, <em>int</em> <dfn class="local col5 decl" id="1105offset" title='offset' data-type='int' data-ref="1105offset">offset</dfn>)</td></tr>
<tr><th id="2618">2618</th><td>{</td></tr>
<tr><th id="2619">2619</th><td>    <em>int</em> <dfn class="local col6 decl" id="1106mem_index" title='mem_index' data-type='int' data-ref="1106mem_index">mem_index</dfn> = <a class="local col4 ref" href="#1104s" title='s' data-ref="1104s">s</a>-&gt;<a class="tu ref" href="#DisasContext::mem_index" title='DisasContext::mem_index' data-use='r' data-ref="DisasContext::mem_index">mem_index</a>;</td></tr>
<tr><th id="2620">2620</th><td>    <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_ld_i64" title='tcg_gen_ld_i64' data-ref="tcg_gen_ld_i64">tcg_gen_ld_i64</a>(<a class="tu ref" href="#cpu_tmp1_i64" title='cpu_tmp1_i64' data-use='r' data-ref="cpu_tmp1_i64">cpu_tmp1_i64</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="local col5 ref" href="#1105offset" title='offset' data-ref="1105offset">offset</a> + <span class="macro" title="__builtin_offsetof(ZMMReg, _q_ZMMReg[0])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#ZMMReg" title='ZMMReg' data-type='union ZMMReg' data-ref="ZMMReg">ZMMReg</a>, <a class="macro" href="cpu.h.html#843" title="_q_ZMMReg[0]" data-ref="_M/ZMM_Q">ZMM_Q</a>(<var>0</var>)));</td></tr>
<tr><th id="2621">2621</th><td>    <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_qemu_st_i64" title='tcg_gen_qemu_st_i64' data-ref="tcg_gen_qemu_st_i64">tcg_gen_qemu_st_i64</a>(<a class="tu ref" href="#cpu_tmp1_i64" title='cpu_tmp1_i64' data-use='r' data-ref="cpu_tmp1_i64">cpu_tmp1_i64</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>, <a class="local col6 ref" href="#1106mem_index" title='mem_index' data-ref="1106mem_index">mem_index</a>, <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_LEQ" title='TCGMemOp::MO_LEQ' data-ref="TCGMemOp::MO_LEQ">MO_LEQ</a>);</td></tr>
<tr><th id="2622">2622</th><td>    <a class="macro" href="../../tcg/tcg-op.h.html#933" title="tcg_gen_addi_i64" data-ref="_M/tcg_gen_addi_tl">tcg_gen_addi_tl</a>(<a class="tu ref" href="#cpu_tmp0" title='cpu_tmp0' data-use='r' data-ref="cpu_tmp0">cpu_tmp0</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>, <var>8</var>);</td></tr>
<tr><th id="2623">2623</th><td>    <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_ld_i64" title='tcg_gen_ld_i64' data-ref="tcg_gen_ld_i64">tcg_gen_ld_i64</a>(<a class="tu ref" href="#cpu_tmp1_i64" title='cpu_tmp1_i64' data-use='r' data-ref="cpu_tmp1_i64">cpu_tmp1_i64</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="local col5 ref" href="#1105offset" title='offset' data-ref="1105offset">offset</a> + <span class="macro" title="__builtin_offsetof(ZMMReg, _q_ZMMReg[1])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#ZMMReg" title='ZMMReg' data-type='union ZMMReg' data-ref="ZMMReg">ZMMReg</a>, <a class="macro" href="cpu.h.html#843" title="_q_ZMMReg[1]" data-ref="_M/ZMM_Q">ZMM_Q</a>(<var>1</var>)));</td></tr>
<tr><th id="2624">2624</th><td>    <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_qemu_st_i64" title='tcg_gen_qemu_st_i64' data-ref="tcg_gen_qemu_st_i64">tcg_gen_qemu_st_i64</a>(<a class="tu ref" href="#cpu_tmp1_i64" title='cpu_tmp1_i64' data-use='r' data-ref="cpu_tmp1_i64">cpu_tmp1_i64</a>, <a class="tu ref" href="#cpu_tmp0" title='cpu_tmp0' data-use='r' data-ref="cpu_tmp0">cpu_tmp0</a>, <a class="local col6 ref" href="#1106mem_index" title='mem_index' data-ref="1106mem_index">mem_index</a>, <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_LEQ" title='TCGMemOp::MO_LEQ' data-ref="TCGMemOp::MO_LEQ">MO_LEQ</a>);</td></tr>
<tr><th id="2625">2625</th><td>}</td></tr>
<tr><th id="2626">2626</th><td></td></tr>
<tr><th id="2627">2627</th><td><em>static</em> <b>inline</b> <em>void</em> <dfn class="tu decl def" id="gen_op_movo" title='gen_op_movo' data-type='void gen_op_movo(int d_offset, int s_offset)' data-ref="gen_op_movo">gen_op_movo</dfn>(<em>int</em> <dfn class="local col7 decl" id="1107d_offset" title='d_offset' data-type='int' data-ref="1107d_offset">d_offset</dfn>, <em>int</em> <dfn class="local col8 decl" id="1108s_offset" title='s_offset' data-type='int' data-ref="1108s_offset">s_offset</dfn>)</td></tr>
<tr><th id="2628">2628</th><td>{</td></tr>
<tr><th id="2629">2629</th><td>    <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_ld_i64" title='tcg_gen_ld_i64' data-ref="tcg_gen_ld_i64">tcg_gen_ld_i64</a>(<a class="tu ref" href="#cpu_tmp1_i64" title='cpu_tmp1_i64' data-use='r' data-ref="cpu_tmp1_i64">cpu_tmp1_i64</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="local col8 ref" href="#1108s_offset" title='s_offset' data-ref="1108s_offset">s_offset</a> + <span class="macro" title="__builtin_offsetof(ZMMReg, _q_ZMMReg[0])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#ZMMReg" title='ZMMReg' data-type='union ZMMReg' data-ref="ZMMReg">ZMMReg</a>, <a class="macro" href="cpu.h.html#843" title="_q_ZMMReg[0]" data-ref="_M/ZMM_Q">ZMM_Q</a>(<var>0</var>)));</td></tr>
<tr><th id="2630">2630</th><td>    <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_st_i64" title='tcg_gen_st_i64' data-ref="tcg_gen_st_i64">tcg_gen_st_i64</a>(<a class="tu ref" href="#cpu_tmp1_i64" title='cpu_tmp1_i64' data-use='r' data-ref="cpu_tmp1_i64">cpu_tmp1_i64</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="local col7 ref" href="#1107d_offset" title='d_offset' data-ref="1107d_offset">d_offset</a> + <span class="macro" title="__builtin_offsetof(ZMMReg, _q_ZMMReg[0])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#ZMMReg" title='ZMMReg' data-type='union ZMMReg' data-ref="ZMMReg">ZMMReg</a>, <a class="macro" href="cpu.h.html#843" title="_q_ZMMReg[0]" data-ref="_M/ZMM_Q">ZMM_Q</a>(<var>0</var>)));</td></tr>
<tr><th id="2631">2631</th><td>    <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_ld_i64" title='tcg_gen_ld_i64' data-ref="tcg_gen_ld_i64">tcg_gen_ld_i64</a>(<a class="tu ref" href="#cpu_tmp1_i64" title='cpu_tmp1_i64' data-use='r' data-ref="cpu_tmp1_i64">cpu_tmp1_i64</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="local col8 ref" href="#1108s_offset" title='s_offset' data-ref="1108s_offset">s_offset</a> + <span class="macro" title="__builtin_offsetof(ZMMReg, _q_ZMMReg[1])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#ZMMReg" title='ZMMReg' data-type='union ZMMReg' data-ref="ZMMReg">ZMMReg</a>, <a class="macro" href="cpu.h.html#843" title="_q_ZMMReg[1]" data-ref="_M/ZMM_Q">ZMM_Q</a>(<var>1</var>)));</td></tr>
<tr><th id="2632">2632</th><td>    <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_st_i64" title='tcg_gen_st_i64' data-ref="tcg_gen_st_i64">tcg_gen_st_i64</a>(<a class="tu ref" href="#cpu_tmp1_i64" title='cpu_tmp1_i64' data-use='r' data-ref="cpu_tmp1_i64">cpu_tmp1_i64</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="local col7 ref" href="#1107d_offset" title='d_offset' data-ref="1107d_offset">d_offset</a> + <span class="macro" title="__builtin_offsetof(ZMMReg, _q_ZMMReg[1])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#ZMMReg" title='ZMMReg' data-type='union ZMMReg' data-ref="ZMMReg">ZMMReg</a>, <a class="macro" href="cpu.h.html#843" title="_q_ZMMReg[1]" data-ref="_M/ZMM_Q">ZMM_Q</a>(<var>1</var>)));</td></tr>
<tr><th id="2633">2633</th><td>}</td></tr>
<tr><th id="2634">2634</th><td></td></tr>
<tr><th id="2635">2635</th><td><em>static</em> <b>inline</b> <em>void</em> <dfn class="tu decl def" id="gen_op_movq" title='gen_op_movq' data-type='void gen_op_movq(int d_offset, int s_offset)' data-ref="gen_op_movq">gen_op_movq</dfn>(<em>int</em> <dfn class="local col9 decl" id="1109d_offset" title='d_offset' data-type='int' data-ref="1109d_offset">d_offset</dfn>, <em>int</em> <dfn class="local col0 decl" id="1110s_offset" title='s_offset' data-type='int' data-ref="1110s_offset">s_offset</dfn>)</td></tr>
<tr><th id="2636">2636</th><td>{</td></tr>
<tr><th id="2637">2637</th><td>    <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_ld_i64" title='tcg_gen_ld_i64' data-ref="tcg_gen_ld_i64">tcg_gen_ld_i64</a>(<a class="tu ref" href="#cpu_tmp1_i64" title='cpu_tmp1_i64' data-use='r' data-ref="cpu_tmp1_i64">cpu_tmp1_i64</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="local col0 ref" href="#1110s_offset" title='s_offset' data-ref="1110s_offset">s_offset</a>);</td></tr>
<tr><th id="2638">2638</th><td>    <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_st_i64" title='tcg_gen_st_i64' data-ref="tcg_gen_st_i64">tcg_gen_st_i64</a>(<a class="tu ref" href="#cpu_tmp1_i64" title='cpu_tmp1_i64' data-use='r' data-ref="cpu_tmp1_i64">cpu_tmp1_i64</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="local col9 ref" href="#1109d_offset" title='d_offset' data-ref="1109d_offset">d_offset</a>);</td></tr>
<tr><th id="2639">2639</th><td>}</td></tr>
<tr><th id="2640">2640</th><td></td></tr>
<tr><th id="2641">2641</th><td><em>static</em> <b>inline</b> <em>void</em> <dfn class="tu decl def" id="gen_op_movl" title='gen_op_movl' data-type='void gen_op_movl(int d_offset, int s_offset)' data-ref="gen_op_movl">gen_op_movl</dfn>(<em>int</em> <dfn class="local col1 decl" id="1111d_offset" title='d_offset' data-type='int' data-ref="1111d_offset">d_offset</dfn>, <em>int</em> <dfn class="local col2 decl" id="1112s_offset" title='s_offset' data-type='int' data-ref="1112s_offset">s_offset</dfn>)</td></tr>
<tr><th id="2642">2642</th><td>{</td></tr>
<tr><th id="2643">2643</th><td>    <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_ld_i32" title='tcg_gen_ld_i32' data-ref="tcg_gen_ld_i32">tcg_gen_ld_i32</a>(<a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="local col2 ref" href="#1112s_offset" title='s_offset' data-ref="1112s_offset">s_offset</a>);</td></tr>
<tr><th id="2644">2644</th><td>    <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_st_i32" title='tcg_gen_st_i32' data-ref="tcg_gen_st_i32">tcg_gen_st_i32</a>(<a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="local col1 ref" href="#1111d_offset" title='d_offset' data-ref="1111d_offset">d_offset</a>);</td></tr>
<tr><th id="2645">2645</th><td>}</td></tr>
<tr><th id="2646">2646</th><td></td></tr>
<tr><th id="2647">2647</th><td><em>static</em> <b>inline</b> <em>void</em> <dfn class="tu decl def" id="gen_op_movq_env_0" title='gen_op_movq_env_0' data-type='void gen_op_movq_env_0(int d_offset)' data-ref="gen_op_movq_env_0">gen_op_movq_env_0</dfn>(<em>int</em> <dfn class="local col3 decl" id="1113d_offset" title='d_offset' data-type='int' data-ref="1113d_offset">d_offset</dfn>)</td></tr>
<tr><th id="2648">2648</th><td>{</td></tr>
<tr><th id="2649">2649</th><td>    <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_movi_i64" title='tcg_gen_movi_i64' data-ref="tcg_gen_movi_i64">tcg_gen_movi_i64</a>(<a class="tu ref" href="#cpu_tmp1_i64" title='cpu_tmp1_i64' data-use='r' data-ref="cpu_tmp1_i64">cpu_tmp1_i64</a>, <var>0</var>);</td></tr>
<tr><th id="2650">2650</th><td>    <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_st_i64" title='tcg_gen_st_i64' data-ref="tcg_gen_st_i64">tcg_gen_st_i64</a>(<a class="tu ref" href="#cpu_tmp1_i64" title='cpu_tmp1_i64' data-use='r' data-ref="cpu_tmp1_i64">cpu_tmp1_i64</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="local col3 ref" href="#1113d_offset" title='d_offset' data-ref="1113d_offset">d_offset</a>);</td></tr>
<tr><th id="2651">2651</th><td>}</td></tr>
<tr><th id="2652">2652</th><td></td></tr>
<tr><th id="2653">2653</th><td><b>typedef</b> <em>void</em> (*<dfn class="typedef" id="SSEFunc_i_ep" title='SSEFunc_i_ep' data-type='void (*)(TCGv_i32, TCGv_ptr, TCGv_ptr)' data-ref="SSEFunc_i_ep">SSEFunc_i_ep</dfn>)(<a class="typedef" href="../../tcg/tcg.h.html#TCGv_i32" title='TCGv_i32' data-type='struct TCGv_i32_d *' data-ref="TCGv_i32">TCGv_i32</a> <dfn class="local col4 decl" id="1114val" title='val' data-type='TCGv_i32' data-ref="1114val">val</dfn>, <a class="typedef" href="../../tcg/tcg.h.html#TCGv_ptr" title='TCGv_ptr' data-type='struct TCGv_ptr_d *' data-ref="TCGv_ptr">TCGv_ptr</a> <dfn class="local col5 decl" id="1115env" title='env' data-type='TCGv_ptr' data-ref="1115env">env</dfn>, <a class="typedef" href="../../tcg/tcg.h.html#TCGv_ptr" title='TCGv_ptr' data-type='struct TCGv_ptr_d *' data-ref="TCGv_ptr">TCGv_ptr</a> <dfn class="local col6 decl" id="1116reg" title='reg' data-type='TCGv_ptr' data-ref="1116reg">reg</dfn>);</td></tr>
<tr><th id="2654">2654</th><td><b>typedef</b> <em>void</em> (*<dfn class="typedef" id="SSEFunc_l_ep" title='SSEFunc_l_ep' data-type='void (*)(TCGv_i64, TCGv_ptr, TCGv_ptr)' data-ref="SSEFunc_l_ep">SSEFunc_l_ep</dfn>)(<a class="typedef" href="../../tcg/tcg.h.html#TCGv_i64" title='TCGv_i64' data-type='struct TCGv_i64_d *' data-ref="TCGv_i64">TCGv_i64</a> <dfn class="local col7 decl" id="1117val" title='val' data-type='TCGv_i64' data-ref="1117val">val</dfn>, <a class="typedef" href="../../tcg/tcg.h.html#TCGv_ptr" title='TCGv_ptr' data-type='struct TCGv_ptr_d *' data-ref="TCGv_ptr">TCGv_ptr</a> <dfn class="local col8 decl" id="1118env" title='env' data-type='TCGv_ptr' data-ref="1118env">env</dfn>, <a class="typedef" href="../../tcg/tcg.h.html#TCGv_ptr" title='TCGv_ptr' data-type='struct TCGv_ptr_d *' data-ref="TCGv_ptr">TCGv_ptr</a> <dfn class="local col9 decl" id="1119reg" title='reg' data-type='TCGv_ptr' data-ref="1119reg">reg</dfn>);</td></tr>
<tr><th id="2655">2655</th><td><b>typedef</b> <em>void</em> (*<dfn class="typedef" id="SSEFunc_0_epi" title='SSEFunc_0_epi' data-type='void (*)(TCGv_ptr, TCGv_ptr, TCGv_i32)' data-ref="SSEFunc_0_epi">SSEFunc_0_epi</dfn>)(<a class="typedef" href="../../tcg/tcg.h.html#TCGv_ptr" title='TCGv_ptr' data-type='struct TCGv_ptr_d *' data-ref="TCGv_ptr">TCGv_ptr</a> <dfn class="local col0 decl" id="1120env" title='env' data-type='TCGv_ptr' data-ref="1120env">env</dfn>, <a class="typedef" href="../../tcg/tcg.h.html#TCGv_ptr" title='TCGv_ptr' data-type='struct TCGv_ptr_d *' data-ref="TCGv_ptr">TCGv_ptr</a> <dfn class="local col1 decl" id="1121reg" title='reg' data-type='TCGv_ptr' data-ref="1121reg">reg</dfn>, <a class="typedef" href="../../tcg/tcg.h.html#TCGv_i32" title='TCGv_i32' data-type='struct TCGv_i32_d *' data-ref="TCGv_i32">TCGv_i32</a> <dfn class="local col2 decl" id="1122val" title='val' data-type='TCGv_i32' data-ref="1122val">val</dfn>);</td></tr>
<tr><th id="2656">2656</th><td><b>typedef</b> <em>void</em> (*<dfn class="typedef" id="SSEFunc_0_epl" title='SSEFunc_0_epl' data-type='void (*)(TCGv_ptr, TCGv_ptr, TCGv_i64)' data-ref="SSEFunc_0_epl">SSEFunc_0_epl</dfn>)(<a class="typedef" href="../../tcg/tcg.h.html#TCGv_ptr" title='TCGv_ptr' data-type='struct TCGv_ptr_d *' data-ref="TCGv_ptr">TCGv_ptr</a> <dfn class="local col3 decl" id="1123env" title='env' data-type='TCGv_ptr' data-ref="1123env">env</dfn>, <a class="typedef" href="../../tcg/tcg.h.html#TCGv_ptr" title='TCGv_ptr' data-type='struct TCGv_ptr_d *' data-ref="TCGv_ptr">TCGv_ptr</a> <dfn class="local col4 decl" id="1124reg" title='reg' data-type='TCGv_ptr' data-ref="1124reg">reg</dfn>, <a class="typedef" href="../../tcg/tcg.h.html#TCGv_i64" title='TCGv_i64' data-type='struct TCGv_i64_d *' data-ref="TCGv_i64">TCGv_i64</a> <dfn class="local col5 decl" id="1125val" title='val' data-type='TCGv_i64' data-ref="1125val">val</dfn>);</td></tr>
<tr><th id="2657">2657</th><td><b>typedef</b> <em>void</em> (*<dfn class="typedef" id="SSEFunc_0_epp" title='SSEFunc_0_epp' data-type='void (*)(TCGv_ptr, TCGv_ptr, TCGv_ptr)' data-ref="SSEFunc_0_epp">SSEFunc_0_epp</dfn>)(<a class="typedef" href="../../tcg/tcg.h.html#TCGv_ptr" title='TCGv_ptr' data-type='struct TCGv_ptr_d *' data-ref="TCGv_ptr">TCGv_ptr</a> <dfn class="local col6 decl" id="1126env" title='env' data-type='TCGv_ptr' data-ref="1126env">env</dfn>, <a class="typedef" href="../../tcg/tcg.h.html#TCGv_ptr" title='TCGv_ptr' data-type='struct TCGv_ptr_d *' data-ref="TCGv_ptr">TCGv_ptr</a> <dfn class="local col7 decl" id="1127reg_a" title='reg_a' data-type='TCGv_ptr' data-ref="1127reg_a">reg_a</dfn>, <a class="typedef" href="../../tcg/tcg.h.html#TCGv_ptr" title='TCGv_ptr' data-type='struct TCGv_ptr_d *' data-ref="TCGv_ptr">TCGv_ptr</a> <dfn class="local col8 decl" id="1128reg_b" title='reg_b' data-type='TCGv_ptr' data-ref="1128reg_b">reg_b</dfn>);</td></tr>
<tr><th id="2658">2658</th><td><b>typedef</b> <em>void</em> (*<dfn class="typedef" id="SSEFunc_0_eppi" title='SSEFunc_0_eppi' data-type='void (*)(TCGv_ptr, TCGv_ptr, TCGv_ptr, TCGv_i32)' data-ref="SSEFunc_0_eppi">SSEFunc_0_eppi</dfn>)(<a class="typedef" href="../../tcg/tcg.h.html#TCGv_ptr" title='TCGv_ptr' data-type='struct TCGv_ptr_d *' data-ref="TCGv_ptr">TCGv_ptr</a> <dfn class="local col9 decl" id="1129env" title='env' data-type='TCGv_ptr' data-ref="1129env">env</dfn>, <a class="typedef" href="../../tcg/tcg.h.html#TCGv_ptr" title='TCGv_ptr' data-type='struct TCGv_ptr_d *' data-ref="TCGv_ptr">TCGv_ptr</a> <dfn class="local col0 decl" id="1130reg_a" title='reg_a' data-type='TCGv_ptr' data-ref="1130reg_a">reg_a</dfn>, <a class="typedef" href="../../tcg/tcg.h.html#TCGv_ptr" title='TCGv_ptr' data-type='struct TCGv_ptr_d *' data-ref="TCGv_ptr">TCGv_ptr</a> <dfn class="local col1 decl" id="1131reg_b" title='reg_b' data-type='TCGv_ptr' data-ref="1131reg_b">reg_b</dfn>,</td></tr>
<tr><th id="2659">2659</th><td>                               <a class="typedef" href="../../tcg/tcg.h.html#TCGv_i32" title='TCGv_i32' data-type='struct TCGv_i32_d *' data-ref="TCGv_i32">TCGv_i32</a> <dfn class="local col2 decl" id="1132val" title='val' data-type='TCGv_i32' data-ref="1132val">val</dfn>);</td></tr>
<tr><th id="2660">2660</th><td><b>typedef</b> <em>void</em> (*<dfn class="typedef" id="SSEFunc_0_ppi" title='SSEFunc_0_ppi' data-type='void (*)(TCGv_ptr, TCGv_ptr, TCGv_i32)' data-ref="SSEFunc_0_ppi">SSEFunc_0_ppi</dfn>)(<a class="typedef" href="../../tcg/tcg.h.html#TCGv_ptr" title='TCGv_ptr' data-type='struct TCGv_ptr_d *' data-ref="TCGv_ptr">TCGv_ptr</a> <dfn class="local col3 decl" id="1133reg_a" title='reg_a' data-type='TCGv_ptr' data-ref="1133reg_a">reg_a</dfn>, <a class="typedef" href="../../tcg/tcg.h.html#TCGv_ptr" title='TCGv_ptr' data-type='struct TCGv_ptr_d *' data-ref="TCGv_ptr">TCGv_ptr</a> <dfn class="local col4 decl" id="1134reg_b" title='reg_b' data-type='TCGv_ptr' data-ref="1134reg_b">reg_b</dfn>, <a class="typedef" href="../../tcg/tcg.h.html#TCGv_i32" title='TCGv_i32' data-type='struct TCGv_i32_d *' data-ref="TCGv_i32">TCGv_i32</a> <dfn class="local col5 decl" id="1135val" title='val' data-type='TCGv_i32' data-ref="1135val">val</dfn>);</td></tr>
<tr><th id="2661">2661</th><td><b>typedef</b> <em>void</em> (*<dfn class="typedef" id="SSEFunc_0_eppt" title='SSEFunc_0_eppt' data-type='void (*)(TCGv_ptr, TCGv_ptr, TCGv_ptr, TCGv_i64)' data-ref="SSEFunc_0_eppt">SSEFunc_0_eppt</dfn>)(<a class="typedef" href="../../tcg/tcg.h.html#TCGv_ptr" title='TCGv_ptr' data-type='struct TCGv_ptr_d *' data-ref="TCGv_ptr">TCGv_ptr</a> <dfn class="local col6 decl" id="1136env" title='env' data-type='TCGv_ptr' data-ref="1136env">env</dfn>, <a class="typedef" href="../../tcg/tcg.h.html#TCGv_ptr" title='TCGv_ptr' data-type='struct TCGv_ptr_d *' data-ref="TCGv_ptr">TCGv_ptr</a> <dfn class="local col7 decl" id="1137reg_a" title='reg_a' data-type='TCGv_ptr' data-ref="1137reg_a">reg_a</dfn>, <a class="typedef" href="../../tcg/tcg.h.html#TCGv_ptr" title='TCGv_ptr' data-type='struct TCGv_ptr_d *' data-ref="TCGv_ptr">TCGv_ptr</a> <dfn class="local col8 decl" id="1138reg_b" title='reg_b' data-type='TCGv_ptr' data-ref="1138reg_b">reg_b</dfn>,</td></tr>
<tr><th id="2662">2662</th><td>                               <a class="macro" href="../../tcg/tcg.h.html#438" title="TCGv_i64" data-ref="_M/TCGv">TCGv</a> <dfn class="local col9 decl" id="1139val" title='val' data-type='TCGv_i64' data-ref="1139val">val</dfn>);</td></tr>
<tr><th id="2663">2663</th><td></td></tr>
<tr><th id="2664">2664</th><td><u>#define <dfn class="macro" id="_M/SSE_SPECIAL" data-ref="_M/SSE_SPECIAL">SSE_SPECIAL</dfn> ((void *)1)</u></td></tr>
<tr><th id="2665">2665</th><td><u>#define <dfn class="macro" id="_M/SSE_DUMMY" data-ref="_M/SSE_DUMMY">SSE_DUMMY</dfn> ((void *)2)</u></td></tr>
<tr><th id="2666">2666</th><td></td></tr>
<tr><th id="2667">2667</th><td><u>#define <dfn class="macro" id="_M/MMX_OP2" data-ref="_M/MMX_OP2">MMX_OP2</dfn>(x) { gen_helper_ ## x ## _mmx, gen_helper_ ## x ## _xmm }</u></td></tr>
<tr><th id="2668">2668</th><td><u>#define <dfn class="macro" id="_M/SSE_FOP" data-ref="_M/SSE_FOP">SSE_FOP</dfn>(x) { gen_helper_ ## x ## ps, gen_helper_ ## x ## pd, \</u></td></tr>
<tr><th id="2669">2669</th><td><u>                     gen_helper_ ## x ## ss, gen_helper_ ## x ## sd, }</u></td></tr>
<tr><th id="2670">2670</th><td></td></tr>
<tr><th id="2671">2671</th><td><em>static</em> <em>const</em> <a class="typedef" href="#SSEFunc_0_epp" title='SSEFunc_0_epp' data-type='void (*)(TCGv_ptr, TCGv_ptr, TCGv_ptr)' data-ref="SSEFunc_0_epp">SSEFunc_0_epp</a> <dfn class="tu decl def" id="sse_op_table1" title='sse_op_table1' data-type='const SSEFunc_0_epp [256][4]' data-ref="sse_op_table1">sse_op_table1</dfn>[<var>256</var>][<var>4</var>] = {</td></tr>
<tr><th id="2672">2672</th><td>    <i>/* 3DNow! extensions */</i></td></tr>
<tr><th id="2673">2673</th><td>    [<var>0x0e</var>] = { <a class="macro" href="#2665" title="((void *)2)" data-ref="_M/SSE_DUMMY">SSE_DUMMY</a> }, <i>/* femms */</i></td></tr>
<tr><th id="2674">2674</th><td>    [<var>0x0f</var>] = { <a class="macro" href="#2665" title="((void *)2)" data-ref="_M/SSE_DUMMY">SSE_DUMMY</a> }, <i>/* pf... */</i></td></tr>
<tr><th id="2675">2675</th><td>    <i>/* pure SSE operations */</i></td></tr>
<tr><th id="2676">2676</th><td>    [<var>0x10</var>] = { <a class="macro" href="#2664" title="((void *)1)" data-ref="_M/SSE_SPECIAL">SSE_SPECIAL</a>, <a class="macro" href="#2664" title="((void *)1)" data-ref="_M/SSE_SPECIAL">SSE_SPECIAL</a>, <a class="macro" href="#2664" title="((void *)1)" data-ref="_M/SSE_SPECIAL">SSE_SPECIAL</a>, <a class="macro" href="#2664" title="((void *)1)" data-ref="_M/SSE_SPECIAL">SSE_SPECIAL</a> }, <i>/* movups, movupd, movss, movsd */</i></td></tr>
<tr><th id="2677">2677</th><td>    [<var>0x11</var>] = { <a class="macro" href="#2664" title="((void *)1)" data-ref="_M/SSE_SPECIAL">SSE_SPECIAL</a>, <a class="macro" href="#2664" title="((void *)1)" data-ref="_M/SSE_SPECIAL">SSE_SPECIAL</a>, <a class="macro" href="#2664" title="((void *)1)" data-ref="_M/SSE_SPECIAL">SSE_SPECIAL</a>, <a class="macro" href="#2664" title="((void *)1)" data-ref="_M/SSE_SPECIAL">SSE_SPECIAL</a> }, <i>/* movups, movupd, movss, movsd */</i></td></tr>
<tr><th id="2678">2678</th><td>    [<var>0x12</var>] = { <a class="macro" href="#2664" title="((void *)1)" data-ref="_M/SSE_SPECIAL">SSE_SPECIAL</a>, <a class="macro" href="#2664" title="((void *)1)" data-ref="_M/SSE_SPECIAL">SSE_SPECIAL</a>, <a class="macro" href="#2664" title="((void *)1)" data-ref="_M/SSE_SPECIAL">SSE_SPECIAL</a>, <a class="macro" href="#2664" title="((void *)1)" data-ref="_M/SSE_SPECIAL">SSE_SPECIAL</a> }, <i>/* movlps, movlpd, movsldup, movddup */</i></td></tr>
<tr><th id="2679">2679</th><td>    [<var>0x13</var>] = { <a class="macro" href="#2664" title="((void *)1)" data-ref="_M/SSE_SPECIAL">SSE_SPECIAL</a>, <a class="macro" href="#2664" title="((void *)1)" data-ref="_M/SSE_SPECIAL">SSE_SPECIAL</a> },  <i>/* movlps, movlpd */</i></td></tr>
<tr><th id="2680">2680</th><td>    [<var>0x14</var>] = { <a class="ref" href="ops_sse_header.h.html#236" title='gen_helper_punpckldq_xmm' data-ref="gen_helper_punpckldq_xmm">gen_helper_punpckldq_xmm</a>, <a class="ref" href="ops_sse_header.h.html#240" title='gen_helper_punpcklqdq_xmm' data-ref="gen_helper_punpcklqdq_xmm">gen_helper_punpcklqdq_xmm</a> },</td></tr>
<tr><th id="2681">2681</th><td>    [<var>0x15</var>] = { <a class="ref" href="ops_sse_header.h.html#237" title='gen_helper_punpckhdq_xmm' data-ref="gen_helper_punpckhdq_xmm">gen_helper_punpckhdq_xmm</a>, <a class="ref" href="ops_sse_header.h.html#241" title='gen_helper_punpckhqdq_xmm' data-ref="gen_helper_punpckhqdq_xmm">gen_helper_punpckhqdq_xmm</a> },</td></tr>
<tr><th id="2682">2682</th><td>    [<var>0x16</var>] = { <a class="macro" href="#2664" title="((void *)1)" data-ref="_M/SSE_SPECIAL">SSE_SPECIAL</a>, <a class="macro" href="#2664" title="((void *)1)" data-ref="_M/SSE_SPECIAL">SSE_SPECIAL</a>, <a class="macro" href="#2664" title="((void *)1)" data-ref="_M/SSE_SPECIAL">SSE_SPECIAL</a> },  <i>/* movhps, movhpd, movshdup */</i></td></tr>
<tr><th id="2683">2683</th><td>    [<var>0x17</var>] = { <a class="macro" href="#2664" title="((void *)1)" data-ref="_M/SSE_SPECIAL">SSE_SPECIAL</a>, <a class="macro" href="#2664" title="((void *)1)" data-ref="_M/SSE_SPECIAL">SSE_SPECIAL</a> },  <i>/* movhps, movhpd */</i></td></tr>
<tr><th id="2684">2684</th><td></td></tr>
<tr><th id="2685">2685</th><td>    [<var>0x28</var>] = { <a class="macro" href="#2664" title="((void *)1)" data-ref="_M/SSE_SPECIAL">SSE_SPECIAL</a>, <a class="macro" href="#2664" title="((void *)1)" data-ref="_M/SSE_SPECIAL">SSE_SPECIAL</a> },  <i>/* movaps, movapd */</i></td></tr>
<tr><th id="2686">2686</th><td>    [<var>0x29</var>] = { <a class="macro" href="#2664" title="((void *)1)" data-ref="_M/SSE_SPECIAL">SSE_SPECIAL</a>, <a class="macro" href="#2664" title="((void *)1)" data-ref="_M/SSE_SPECIAL">SSE_SPECIAL</a> },  <i>/* movaps, movapd */</i></td></tr>
<tr><th id="2687">2687</th><td>    [<var>0x2a</var>] = { <a class="macro" href="#2664" title="((void *)1)" data-ref="_M/SSE_SPECIAL">SSE_SPECIAL</a>, <a class="macro" href="#2664" title="((void *)1)" data-ref="_M/SSE_SPECIAL">SSE_SPECIAL</a>, <a class="macro" href="#2664" title="((void *)1)" data-ref="_M/SSE_SPECIAL">SSE_SPECIAL</a>, <a class="macro" href="#2664" title="((void *)1)" data-ref="_M/SSE_SPECIAL">SSE_SPECIAL</a> }, <i>/* cvtpi2ps, cvtpi2pd, cvtsi2ss, cvtsi2sd */</i></td></tr>
<tr><th id="2688">2688</th><td>    [<var>0x2b</var>] = { <a class="macro" href="#2664" title="((void *)1)" data-ref="_M/SSE_SPECIAL">SSE_SPECIAL</a>, <a class="macro" href="#2664" title="((void *)1)" data-ref="_M/SSE_SPECIAL">SSE_SPECIAL</a>, <a class="macro" href="#2664" title="((void *)1)" data-ref="_M/SSE_SPECIAL">SSE_SPECIAL</a>, <a class="macro" href="#2664" title="((void *)1)" data-ref="_M/SSE_SPECIAL">SSE_SPECIAL</a> }, <i>/* movntps, movntpd, movntss, movntsd */</i></td></tr>
<tr><th id="2689">2689</th><td>    [<var>0x2c</var>] = { <a class="macro" href="#2664" title="((void *)1)" data-ref="_M/SSE_SPECIAL">SSE_SPECIAL</a>, <a class="macro" href="#2664" title="((void *)1)" data-ref="_M/SSE_SPECIAL">SSE_SPECIAL</a>, <a class="macro" href="#2664" title="((void *)1)" data-ref="_M/SSE_SPECIAL">SSE_SPECIAL</a>, <a class="macro" href="#2664" title="((void *)1)" data-ref="_M/SSE_SPECIAL">SSE_SPECIAL</a> }, <i>/* cvttps2pi, cvttpd2pi, cvttsd2si, cvttss2si */</i></td></tr>
<tr><th id="2690">2690</th><td>    [<var>0x2d</var>] = { <a class="macro" href="#2664" title="((void *)1)" data-ref="_M/SSE_SPECIAL">SSE_SPECIAL</a>, <a class="macro" href="#2664" title="((void *)1)" data-ref="_M/SSE_SPECIAL">SSE_SPECIAL</a>, <a class="macro" href="#2664" title="((void *)1)" data-ref="_M/SSE_SPECIAL">SSE_SPECIAL</a>, <a class="macro" href="#2664" title="((void *)1)" data-ref="_M/SSE_SPECIAL">SSE_SPECIAL</a> }, <i>/* cvtps2pi, cvtpd2pi, cvtsd2si, cvtss2si */</i></td></tr>
<tr><th id="2691">2691</th><td>    [<var>0x2e</var>] = { <a class="ref" href="ops_sse_header.h.html#219" title='gen_helper_ucomiss' data-ref="gen_helper_ucomiss">gen_helper_ucomiss</a>, <a class="ref" href="ops_sse_header.h.html#221" title='gen_helper_ucomisd' data-ref="gen_helper_ucomisd">gen_helper_ucomisd</a> },</td></tr>
<tr><th id="2692">2692</th><td>    [<var>0x2f</var>] = { <a class="ref" href="ops_sse_header.h.html#220" title='gen_helper_comiss' data-ref="gen_helper_comiss">gen_helper_comiss</a>, <a class="ref" href="ops_sse_header.h.html#222" title='gen_helper_comisd' data-ref="gen_helper_comisd">gen_helper_comisd</a> },</td></tr>
<tr><th id="2693">2693</th><td>    [<var>0x50</var>] = { <a class="macro" href="#2664" title="((void *)1)" data-ref="_M/SSE_SPECIAL">SSE_SPECIAL</a>, <a class="macro" href="#2664" title="((void *)1)" data-ref="_M/SSE_SPECIAL">SSE_SPECIAL</a> }, <i>/* movmskps, movmskpd */</i></td></tr>
<tr><th id="2694">2694</th><td>    [<var>0x51</var>] = <a class="macro" href="#2668" title="{ gen_helper_sqrtps, gen_helper_sqrtpd, gen_helper_sqrtss, gen_helper_sqrtsd, }" data-ref="_M/SSE_FOP">SSE_FOP</a>(sqrt),</td></tr>
<tr><th id="2695">2695</th><td>    [<var>0x52</var>] = { <a class="ref" href="ops_sse_header.h.html#189" title='gen_helper_rsqrtps' data-ref="gen_helper_rsqrtps">gen_helper_rsqrtps</a>, <span class="macro" title="((void*)0)" data-ref="_M/NULL">NULL</span>, <a class="ref" href="ops_sse_header.h.html#190" title='gen_helper_rsqrtss' data-ref="gen_helper_rsqrtss">gen_helper_rsqrtss</a>, <span class="macro" title="((void*)0)" data-ref="_M/NULL">NULL</span> },</td></tr>
<tr><th id="2696">2696</th><td>    [<var>0x53</var>] = { <a class="ref" href="ops_sse_header.h.html#191" title='gen_helper_rcpps' data-ref="gen_helper_rcpps">gen_helper_rcpps</a>, <span class="macro" title="((void*)0)" data-ref="_M/NULL">NULL</span>, <a class="ref" href="ops_sse_header.h.html#192" title='gen_helper_rcpss' data-ref="gen_helper_rcpss">gen_helper_rcpss</a>, <span class="macro" title="((void*)0)" data-ref="_M/NULL">NULL</span> },</td></tr>
<tr><th id="2697">2697</th><td>    [<var>0x54</var>] = { <a class="ref" href="ops_sse_header.h.html#89" title='gen_helper_pand_xmm' data-ref="gen_helper_pand_xmm">gen_helper_pand_xmm</a>, <a class="ref" href="ops_sse_header.h.html#89" title='gen_helper_pand_xmm' data-ref="gen_helper_pand_xmm">gen_helper_pand_xmm</a> }, <i>/* andps, andpd */</i></td></tr>
<tr><th id="2698">2698</th><td>    [<var>0x55</var>] = { <a class="ref" href="ops_sse_header.h.html#90" title='gen_helper_pandn_xmm' data-ref="gen_helper_pandn_xmm">gen_helper_pandn_xmm</a>, <a class="ref" href="ops_sse_header.h.html#90" title='gen_helper_pandn_xmm' data-ref="gen_helper_pandn_xmm">gen_helper_pandn_xmm</a> }, <i>/* andnps, andnpd */</i></td></tr>
<tr><th id="2699">2699</th><td>    [<var>0x56</var>] = { <a class="ref" href="ops_sse_header.h.html#91" title='gen_helper_por_xmm' data-ref="gen_helper_por_xmm">gen_helper_por_xmm</a>, <a class="ref" href="ops_sse_header.h.html#91" title='gen_helper_por_xmm' data-ref="gen_helper_por_xmm">gen_helper_por_xmm</a> }, <i>/* orps, orpd */</i></td></tr>
<tr><th id="2700">2700</th><td>    [<var>0x57</var>] = { <a class="ref" href="ops_sse_header.h.html#92" title='gen_helper_pxor_xmm' data-ref="gen_helper_pxor_xmm">gen_helper_pxor_xmm</a>, <a class="ref" href="ops_sse_header.h.html#92" title='gen_helper_pxor_xmm' data-ref="gen_helper_pxor_xmm">gen_helper_pxor_xmm</a> }, <i>/* xorps, xorpd */</i></td></tr>
<tr><th id="2701">2701</th><td>    [<var>0x58</var>] = <a class="macro" href="#2668" title="{ gen_helper_addps, gen_helper_addpd, gen_helper_addss, gen_helper_addsd, }" data-ref="_M/SSE_FOP">SSE_FOP</a>(add),</td></tr>
<tr><th id="2702">2702</th><td>    [<var>0x59</var>] = <a class="macro" href="#2668" title="{ gen_helper_mulps, gen_helper_mulpd, gen_helper_mulss, gen_helper_mulsd, }" data-ref="_M/SSE_FOP">SSE_FOP</a>(mul),</td></tr>
<tr><th id="2703">2703</th><td>    [<var>0x5a</var>] = { <a class="ref" href="ops_sse_header.h.html#151" title='gen_helper_cvtps2pd' data-ref="gen_helper_cvtps2pd">gen_helper_cvtps2pd</a>, <a class="ref" href="ops_sse_header.h.html#152" title='gen_helper_cvtpd2ps' data-ref="gen_helper_cvtpd2ps">gen_helper_cvtpd2ps</a>,</td></tr>
<tr><th id="2704">2704</th><td>               <a class="ref" href="ops_sse_header.h.html#153" title='gen_helper_cvtss2sd' data-ref="gen_helper_cvtss2sd">gen_helper_cvtss2sd</a>, <a class="ref" href="ops_sse_header.h.html#154" title='gen_helper_cvtsd2ss' data-ref="gen_helper_cvtsd2ss">gen_helper_cvtsd2ss</a> },</td></tr>
<tr><th id="2705">2705</th><td>    [<var>0x5b</var>] = { <a class="ref" href="ops_sse_header.h.html#155" title='gen_helper_cvtdq2ps' data-ref="gen_helper_cvtdq2ps">gen_helper_cvtdq2ps</a>, <a class="ref" href="ops_sse_header.h.html#167" title='gen_helper_cvtps2dq' data-ref="gen_helper_cvtps2dq">gen_helper_cvtps2dq</a>, <a class="ref" href="ops_sse_header.h.html#178" title='gen_helper_cvttps2dq' data-ref="gen_helper_cvttps2dq">gen_helper_cvttps2dq</a> },</td></tr>
<tr><th id="2706">2706</th><td>    [<var>0x5c</var>] = <a class="macro" href="#2668" title="{ gen_helper_subps, gen_helper_subpd, gen_helper_subss, gen_helper_subsd, }" data-ref="_M/SSE_FOP">SSE_FOP</a>(sub),</td></tr>
<tr><th id="2707">2707</th><td>    [<var>0x5d</var>] = <a class="macro" href="#2668" title="{ gen_helper_minps, gen_helper_minpd, gen_helper_minss, gen_helper_minsd, }" data-ref="_M/SSE_FOP">SSE_FOP</a>(min),</td></tr>
<tr><th id="2708">2708</th><td>    [<var>0x5e</var>] = <a class="macro" href="#2668" title="{ gen_helper_divps, gen_helper_divpd, gen_helper_divss, gen_helper_divsd, }" data-ref="_M/SSE_FOP">SSE_FOP</a>(div),</td></tr>
<tr><th id="2709">2709</th><td>    [<var>0x5f</var>] = <a class="macro" href="#2668" title="{ gen_helper_maxps, gen_helper_maxpd, gen_helper_maxss, gen_helper_maxsd, }" data-ref="_M/SSE_FOP">SSE_FOP</a>(max),</td></tr>
<tr><th id="2710">2710</th><td></td></tr>
<tr><th id="2711">2711</th><td>    [<var>0xc2</var>] = <a class="macro" href="#2668" title="{ gen_helper_cmpeqps, gen_helper_cmpeqpd, gen_helper_cmpeqss, gen_helper_cmpeqsd, }" data-ref="_M/SSE_FOP">SSE_FOP</a>(cmpeq),</td></tr>
<tr><th id="2712">2712</th><td>    [<var>0xc6</var>] = { (<a class="typedef" href="#SSEFunc_0_epp" title='SSEFunc_0_epp' data-type='void (*)(TCGv_ptr, TCGv_ptr, TCGv_ptr)' data-ref="SSEFunc_0_epp">SSEFunc_0_epp</a>)<a class="ref" href="ops_sse_header.h.html#125" title='gen_helper_shufps' data-ref="gen_helper_shufps">gen_helper_shufps</a>,</td></tr>
<tr><th id="2713">2713</th><td>               (<a class="typedef" href="#SSEFunc_0_epp" title='SSEFunc_0_epp' data-type='void (*)(TCGv_ptr, TCGv_ptr, TCGv_ptr)' data-ref="SSEFunc_0_epp">SSEFunc_0_epp</a>)<a class="ref" href="ops_sse_header.h.html#126" title='gen_helper_shufpd' data-ref="gen_helper_shufpd">gen_helper_shufpd</a> }, <i>/* XXX: casts */</i></td></tr>
<tr><th id="2714">2714</th><td></td></tr>
<tr><th id="2715">2715</th><td>    <i>/* SSSE3, SSE4, MOVBE, CRC32, BMI1, BMI2, ADX.  */</i></td></tr>
<tr><th id="2716">2716</th><td>    [<var>0x38</var>] = { <a class="macro" href="#2664" title="((void *)1)" data-ref="_M/SSE_SPECIAL">SSE_SPECIAL</a>, <a class="macro" href="#2664" title="((void *)1)" data-ref="_M/SSE_SPECIAL">SSE_SPECIAL</a>, <a class="macro" href="#2664" title="((void *)1)" data-ref="_M/SSE_SPECIAL">SSE_SPECIAL</a>, <a class="macro" href="#2664" title="((void *)1)" data-ref="_M/SSE_SPECIAL">SSE_SPECIAL</a> },</td></tr>
<tr><th id="2717">2717</th><td>    [<var>0x3a</var>] = { <a class="macro" href="#2664" title="((void *)1)" data-ref="_M/SSE_SPECIAL">SSE_SPECIAL</a>, <a class="macro" href="#2664" title="((void *)1)" data-ref="_M/SSE_SPECIAL">SSE_SPECIAL</a>, <a class="macro" href="#2664" title="((void *)1)" data-ref="_M/SSE_SPECIAL">SSE_SPECIAL</a>, <a class="macro" href="#2664" title="((void *)1)" data-ref="_M/SSE_SPECIAL">SSE_SPECIAL</a> },</td></tr>
<tr><th id="2718">2718</th><td></td></tr>
<tr><th id="2719">2719</th><td>    <i>/* MMX ops and their SSE extensions */</i></td></tr>
<tr><th id="2720">2720</th><td>    [<var>0x60</var>] = <a class="macro" href="#2667" title="{ gen_helper_punpcklbw_mmx, gen_helper_punpcklbw_xmm }" data-ref="_M/MMX_OP2">MMX_OP2</a>(punpcklbw),</td></tr>
<tr><th id="2721">2721</th><td>    [<var>0x61</var>] = <a class="macro" href="#2667" title="{ gen_helper_punpcklwd_mmx, gen_helper_punpcklwd_xmm }" data-ref="_M/MMX_OP2">MMX_OP2</a>(punpcklwd),</td></tr>
<tr><th id="2722">2722</th><td>    [<var>0x62</var>] = <a class="macro" href="#2667" title="{ gen_helper_punpckldq_mmx, gen_helper_punpckldq_xmm }" data-ref="_M/MMX_OP2">MMX_OP2</a>(punpckldq),</td></tr>
<tr><th id="2723">2723</th><td>    [<var>0x63</var>] = <a class="macro" href="#2667" title="{ gen_helper_packsswb_mmx, gen_helper_packsswb_xmm }" data-ref="_M/MMX_OP2">MMX_OP2</a>(packsswb),</td></tr>
<tr><th id="2724">2724</th><td>    [<var>0x64</var>] = <a class="macro" href="#2667" title="{ gen_helper_pcmpgtb_mmx, gen_helper_pcmpgtb_xmm }" data-ref="_M/MMX_OP2">MMX_OP2</a>(pcmpgtb),</td></tr>
<tr><th id="2725">2725</th><td>    [<var>0x65</var>] = <a class="macro" href="#2667" title="{ gen_helper_pcmpgtw_mmx, gen_helper_pcmpgtw_xmm }" data-ref="_M/MMX_OP2">MMX_OP2</a>(pcmpgtw),</td></tr>
<tr><th id="2726">2726</th><td>    [<var>0x66</var>] = <a class="macro" href="#2667" title="{ gen_helper_pcmpgtl_mmx, gen_helper_pcmpgtl_xmm }" data-ref="_M/MMX_OP2">MMX_OP2</a>(pcmpgtl),</td></tr>
<tr><th id="2727">2727</th><td>    [<var>0x67</var>] = <a class="macro" href="#2667" title="{ gen_helper_packuswb_mmx, gen_helper_packuswb_xmm }" data-ref="_M/MMX_OP2">MMX_OP2</a>(packuswb),</td></tr>
<tr><th id="2728">2728</th><td>    [<var>0x68</var>] = <a class="macro" href="#2667" title="{ gen_helper_punpckhbw_mmx, gen_helper_punpckhbw_xmm }" data-ref="_M/MMX_OP2">MMX_OP2</a>(punpckhbw),</td></tr>
<tr><th id="2729">2729</th><td>    [<var>0x69</var>] = <a class="macro" href="#2667" title="{ gen_helper_punpckhwd_mmx, gen_helper_punpckhwd_xmm }" data-ref="_M/MMX_OP2">MMX_OP2</a>(punpckhwd),</td></tr>
<tr><th id="2730">2730</th><td>    [<var>0x6a</var>] = <a class="macro" href="#2667" title="{ gen_helper_punpckhdq_mmx, gen_helper_punpckhdq_xmm }" data-ref="_M/MMX_OP2">MMX_OP2</a>(punpckhdq),</td></tr>
<tr><th id="2731">2731</th><td>    [<var>0x6b</var>] = <a class="macro" href="#2667" title="{ gen_helper_packssdw_mmx, gen_helper_packssdw_xmm }" data-ref="_M/MMX_OP2">MMX_OP2</a>(packssdw),</td></tr>
<tr><th id="2732">2732</th><td>    [<var>0x6c</var>] = { <span class="macro" title="((void*)0)" data-ref="_M/NULL">NULL</span>, <a class="ref" href="ops_sse_header.h.html#240" title='gen_helper_punpcklqdq_xmm' data-ref="gen_helper_punpcklqdq_xmm">gen_helper_punpcklqdq_xmm</a> },</td></tr>
<tr><th id="2733">2733</th><td>    [<var>0x6d</var>] = { <span class="macro" title="((void*)0)" data-ref="_M/NULL">NULL</span>, <a class="ref" href="ops_sse_header.h.html#241" title='gen_helper_punpckhqdq_xmm' data-ref="gen_helper_punpckhqdq_xmm">gen_helper_punpckhqdq_xmm</a> },</td></tr>
<tr><th id="2734">2734</th><td>    [<var>0x6e</var>] = { <a class="macro" href="#2664" title="((void *)1)" data-ref="_M/SSE_SPECIAL">SSE_SPECIAL</a>, <a class="macro" href="#2664" title="((void *)1)" data-ref="_M/SSE_SPECIAL">SSE_SPECIAL</a> }, <i>/* movd mm, ea */</i></td></tr>
<tr><th id="2735">2735</th><td>    [<var>0x6f</var>] = { <a class="macro" href="#2664" title="((void *)1)" data-ref="_M/SSE_SPECIAL">SSE_SPECIAL</a>, <a class="macro" href="#2664" title="((void *)1)" data-ref="_M/SSE_SPECIAL">SSE_SPECIAL</a>, <a class="macro" href="#2664" title="((void *)1)" data-ref="_M/SSE_SPECIAL">SSE_SPECIAL</a> }, <i>/* movq, movdqa, , movqdu */</i></td></tr>
<tr><th id="2736">2736</th><td>    [<var>0x70</var>] = { (<a class="typedef" href="#SSEFunc_0_epp" title='SSEFunc_0_epp' data-type='void (*)(TCGv_ptr, TCGv_ptr, TCGv_ptr)' data-ref="SSEFunc_0_epp">SSEFunc_0_epp</a>)<a class="ref" href="ops_sse_header.h.html#123" title='gen_helper_pshufw_mmx' data-ref="gen_helper_pshufw_mmx">gen_helper_pshufw_mmx</a>,</td></tr>
<tr><th id="2737">2737</th><td>               (<a class="typedef" href="#SSEFunc_0_epp" title='SSEFunc_0_epp' data-type='void (*)(TCGv_ptr, TCGv_ptr, TCGv_ptr)' data-ref="SSEFunc_0_epp">SSEFunc_0_epp</a>)<a class="ref" href="ops_sse_header.h.html#127" title='gen_helper_pshufd_xmm' data-ref="gen_helper_pshufd_xmm">gen_helper_pshufd_xmm</a>,</td></tr>
<tr><th id="2738">2738</th><td>               (<a class="typedef" href="#SSEFunc_0_epp" title='SSEFunc_0_epp' data-type='void (*)(TCGv_ptr, TCGv_ptr, TCGv_ptr)' data-ref="SSEFunc_0_epp">SSEFunc_0_epp</a>)<a class="ref" href="ops_sse_header.h.html#129" title='gen_helper_pshufhw_xmm' data-ref="gen_helper_pshufhw_xmm">gen_helper_pshufhw_xmm</a>,</td></tr>
<tr><th id="2739">2739</th><td>               (<a class="typedef" href="#SSEFunc_0_epp" title='SSEFunc_0_epp' data-type='void (*)(TCGv_ptr, TCGv_ptr, TCGv_ptr)' data-ref="SSEFunc_0_epp">SSEFunc_0_epp</a>)<a class="ref" href="ops_sse_header.h.html#128" title='gen_helper_pshuflw_xmm' data-ref="gen_helper_pshuflw_xmm">gen_helper_pshuflw_xmm</a> }, <i>/* XXX: casts */</i></td></tr>
<tr><th id="2740">2740</th><td>    [<var>0x71</var>] = { <a class="macro" href="#2664" title="((void *)1)" data-ref="_M/SSE_SPECIAL">SSE_SPECIAL</a>, <a class="macro" href="#2664" title="((void *)1)" data-ref="_M/SSE_SPECIAL">SSE_SPECIAL</a> }, <i>/* shiftw */</i></td></tr>
<tr><th id="2741">2741</th><td>    [<var>0x72</var>] = { <a class="macro" href="#2664" title="((void *)1)" data-ref="_M/SSE_SPECIAL">SSE_SPECIAL</a>, <a class="macro" href="#2664" title="((void *)1)" data-ref="_M/SSE_SPECIAL">SSE_SPECIAL</a> }, <i>/* shiftd */</i></td></tr>
<tr><th id="2742">2742</th><td>    [<var>0x73</var>] = { <a class="macro" href="#2664" title="((void *)1)" data-ref="_M/SSE_SPECIAL">SSE_SPECIAL</a>, <a class="macro" href="#2664" title="((void *)1)" data-ref="_M/SSE_SPECIAL">SSE_SPECIAL</a> }, <i>/* shiftq */</i></td></tr>
<tr><th id="2743">2743</th><td>    [<var>0x74</var>] = <a class="macro" href="#2667" title="{ gen_helper_pcmpeqb_mmx, gen_helper_pcmpeqb_xmm }" data-ref="_M/MMX_OP2">MMX_OP2</a>(pcmpeqb),</td></tr>
<tr><th id="2744">2744</th><td>    [<var>0x75</var>] = <a class="macro" href="#2667" title="{ gen_helper_pcmpeqw_mmx, gen_helper_pcmpeqw_xmm }" data-ref="_M/MMX_OP2">MMX_OP2</a>(pcmpeqw),</td></tr>
<tr><th id="2745">2745</th><td>    [<var>0x76</var>] = <a class="macro" href="#2667" title="{ gen_helper_pcmpeql_mmx, gen_helper_pcmpeql_xmm }" data-ref="_M/MMX_OP2">MMX_OP2</a>(pcmpeql),</td></tr>
<tr><th id="2746">2746</th><td>    [<var>0x77</var>] = { <a class="macro" href="#2665" title="((void *)2)" data-ref="_M/SSE_DUMMY">SSE_DUMMY</a> }, <i>/* emms */</i></td></tr>
<tr><th id="2747">2747</th><td>    [<var>0x78</var>] = { <span class="macro" title="((void*)0)" data-ref="_M/NULL">NULL</span>, <a class="macro" href="#2664" title="((void *)1)" data-ref="_M/SSE_SPECIAL">SSE_SPECIAL</a>, <span class="macro" title="((void*)0)" data-ref="_M/NULL">NULL</span>, <a class="macro" href="#2664" title="((void *)1)" data-ref="_M/SSE_SPECIAL">SSE_SPECIAL</a> }, <i>/* extrq_i, insertq_i */</i></td></tr>
<tr><th id="2748">2748</th><td>    [<var>0x79</var>] = { <span class="macro" title="((void*)0)" data-ref="_M/NULL">NULL</span>, <a class="ref" href="ops_sse_header.h.html#193" title='gen_helper_extrq_r' data-ref="gen_helper_extrq_r">gen_helper_extrq_r</a>, <span class="macro" title="((void*)0)" data-ref="_M/NULL">NULL</span>, <a class="ref" href="ops_sse_header.h.html#195" title='gen_helper_insertq_r' data-ref="gen_helper_insertq_r">gen_helper_insertq_r</a> },</td></tr>
<tr><th id="2749">2749</th><td>    [<var>0x7c</var>] = { <span class="macro" title="((void*)0)" data-ref="_M/NULL">NULL</span>, <a class="ref" href="ops_sse_header.h.html#198" title='gen_helper_haddpd' data-ref="gen_helper_haddpd">gen_helper_haddpd</a>, <span class="macro" title="((void*)0)" data-ref="_M/NULL">NULL</span>, <a class="ref" href="ops_sse_header.h.html#197" title='gen_helper_haddps' data-ref="gen_helper_haddps">gen_helper_haddps</a> },</td></tr>
<tr><th id="2750">2750</th><td>    [<var>0x7d</var>] = { <span class="macro" title="((void*)0)" data-ref="_M/NULL">NULL</span>, <a class="ref" href="ops_sse_header.h.html#200" title='gen_helper_hsubpd' data-ref="gen_helper_hsubpd">gen_helper_hsubpd</a>, <span class="macro" title="((void*)0)" data-ref="_M/NULL">NULL</span>, <a class="ref" href="ops_sse_header.h.html#199" title='gen_helper_hsubps' data-ref="gen_helper_hsubps">gen_helper_hsubps</a> },</td></tr>
<tr><th id="2751">2751</th><td>    [<var>0x7e</var>] = { <a class="macro" href="#2664" title="((void *)1)" data-ref="_M/SSE_SPECIAL">SSE_SPECIAL</a>, <a class="macro" href="#2664" title="((void *)1)" data-ref="_M/SSE_SPECIAL">SSE_SPECIAL</a>, <a class="macro" href="#2664" title="((void *)1)" data-ref="_M/SSE_SPECIAL">SSE_SPECIAL</a> }, <i>/* movd, movd, , movq */</i></td></tr>
<tr><th id="2752">2752</th><td>    [<var>0x7f</var>] = { <a class="macro" href="#2664" title="((void *)1)" data-ref="_M/SSE_SPECIAL">SSE_SPECIAL</a>, <a class="macro" href="#2664" title="((void *)1)" data-ref="_M/SSE_SPECIAL">SSE_SPECIAL</a>, <a class="macro" href="#2664" title="((void *)1)" data-ref="_M/SSE_SPECIAL">SSE_SPECIAL</a> }, <i>/* movq, movdqa, movdqu */</i></td></tr>
<tr><th id="2753">2753</th><td>    [<var>0xc4</var>] = { <a class="macro" href="#2664" title="((void *)1)" data-ref="_M/SSE_SPECIAL">SSE_SPECIAL</a>, <a class="macro" href="#2664" title="((void *)1)" data-ref="_M/SSE_SPECIAL">SSE_SPECIAL</a> }, <i>/* pinsrw */</i></td></tr>
<tr><th id="2754">2754</th><td>    [<var>0xc5</var>] = { <a class="macro" href="#2664" title="((void *)1)" data-ref="_M/SSE_SPECIAL">SSE_SPECIAL</a>, <a class="macro" href="#2664" title="((void *)1)" data-ref="_M/SSE_SPECIAL">SSE_SPECIAL</a> }, <i>/* pextrw */</i></td></tr>
<tr><th id="2755">2755</th><td>    [<var>0xd0</var>] = { <span class="macro" title="((void*)0)" data-ref="_M/NULL">NULL</span>, <a class="ref" href="ops_sse_header.h.html#202" title='gen_helper_addsubpd' data-ref="gen_helper_addsubpd">gen_helper_addsubpd</a>, <span class="macro" title="((void*)0)" data-ref="_M/NULL">NULL</span>, <a class="ref" href="ops_sse_header.h.html#201" title='gen_helper_addsubps' data-ref="gen_helper_addsubps">gen_helper_addsubps</a> },</td></tr>
<tr><th id="2756">2756</th><td>    [<var>0xd1</var>] = <a class="macro" href="#2667" title="{ gen_helper_psrlw_mmx, gen_helper_psrlw_xmm }" data-ref="_M/MMX_OP2">MMX_OP2</a>(psrlw),</td></tr>
<tr><th id="2757">2757</th><td>    [<var>0xd2</var>] = <a class="macro" href="#2667" title="{ gen_helper_psrld_mmx, gen_helper_psrld_xmm }" data-ref="_M/MMX_OP2">MMX_OP2</a>(psrld),</td></tr>
<tr><th id="2758">2758</th><td>    [<var>0xd3</var>] = <a class="macro" href="#2667" title="{ gen_helper_psrlq_mmx, gen_helper_psrlq_xmm }" data-ref="_M/MMX_OP2">MMX_OP2</a>(psrlq),</td></tr>
<tr><th id="2759">2759</th><td>    [<var>0xd4</var>] = <a class="macro" href="#2667" title="{ gen_helper_paddq_mmx, gen_helper_paddq_xmm }" data-ref="_M/MMX_OP2">MMX_OP2</a>(paddq),</td></tr>
<tr><th id="2760">2760</th><td>    [<var>0xd5</var>] = <a class="macro" href="#2667" title="{ gen_helper_pmullw_mmx, gen_helper_pmullw_xmm }" data-ref="_M/MMX_OP2">MMX_OP2</a>(pmullw),</td></tr>
<tr><th id="2761">2761</th><td>    [<var>0xd6</var>] = { <span class="macro" title="((void*)0)" data-ref="_M/NULL">NULL</span>, <a class="macro" href="#2664" title="((void *)1)" data-ref="_M/SSE_SPECIAL">SSE_SPECIAL</a>, <a class="macro" href="#2664" title="((void *)1)" data-ref="_M/SSE_SPECIAL">SSE_SPECIAL</a>, <a class="macro" href="#2664" title="((void *)1)" data-ref="_M/SSE_SPECIAL">SSE_SPECIAL</a> },</td></tr>
<tr><th id="2762">2762</th><td>    [<var>0xd7</var>] = { <a class="macro" href="#2664" title="((void *)1)" data-ref="_M/SSE_SPECIAL">SSE_SPECIAL</a>, <a class="macro" href="#2664" title="((void *)1)" data-ref="_M/SSE_SPECIAL">SSE_SPECIAL</a> }, <i>/* pmovmskb */</i></td></tr>
<tr><th id="2763">2763</th><td>    [<var>0xd8</var>] = <a class="macro" href="#2667" title="{ gen_helper_psubusb_mmx, gen_helper_psubusb_xmm }" data-ref="_M/MMX_OP2">MMX_OP2</a>(psubusb),</td></tr>
<tr><th id="2764">2764</th><td>    [<var>0xd9</var>] = <a class="macro" href="#2667" title="{ gen_helper_psubusw_mmx, gen_helper_psubusw_xmm }" data-ref="_M/MMX_OP2">MMX_OP2</a>(psubusw),</td></tr>
<tr><th id="2765">2765</th><td>    [<var>0xda</var>] = <a class="macro" href="#2667" title="{ gen_helper_pminub_mmx, gen_helper_pminub_xmm }" data-ref="_M/MMX_OP2">MMX_OP2</a>(pminub),</td></tr>
<tr><th id="2766">2766</th><td>    [<var>0xdb</var>] = <a class="macro" href="#2667" title="{ gen_helper_pand_mmx, gen_helper_pand_xmm }" data-ref="_M/MMX_OP2">MMX_OP2</a>(pand),</td></tr>
<tr><th id="2767">2767</th><td>    [<var>0xdc</var>] = <a class="macro" href="#2667" title="{ gen_helper_paddusb_mmx, gen_helper_paddusb_xmm }" data-ref="_M/MMX_OP2">MMX_OP2</a>(paddusb),</td></tr>
<tr><th id="2768">2768</th><td>    [<var>0xdd</var>] = <a class="macro" href="#2667" title="{ gen_helper_paddusw_mmx, gen_helper_paddusw_xmm }" data-ref="_M/MMX_OP2">MMX_OP2</a>(paddusw),</td></tr>
<tr><th id="2769">2769</th><td>    [<var>0xde</var>] = <a class="macro" href="#2667" title="{ gen_helper_pmaxub_mmx, gen_helper_pmaxub_xmm }" data-ref="_M/MMX_OP2">MMX_OP2</a>(pmaxub),</td></tr>
<tr><th id="2770">2770</th><td>    [<var>0xdf</var>] = <a class="macro" href="#2667" title="{ gen_helper_pandn_mmx, gen_helper_pandn_xmm }" data-ref="_M/MMX_OP2">MMX_OP2</a>(pandn),</td></tr>
<tr><th id="2771">2771</th><td>    [<var>0xe0</var>] = <a class="macro" href="#2667" title="{ gen_helper_pavgb_mmx, gen_helper_pavgb_xmm }" data-ref="_M/MMX_OP2">MMX_OP2</a>(pavgb),</td></tr>
<tr><th id="2772">2772</th><td>    [<var>0xe1</var>] = <a class="macro" href="#2667" title="{ gen_helper_psraw_mmx, gen_helper_psraw_xmm }" data-ref="_M/MMX_OP2">MMX_OP2</a>(psraw),</td></tr>
<tr><th id="2773">2773</th><td>    [<var>0xe2</var>] = <a class="macro" href="#2667" title="{ gen_helper_psrad_mmx, gen_helper_psrad_xmm }" data-ref="_M/MMX_OP2">MMX_OP2</a>(psrad),</td></tr>
<tr><th id="2774">2774</th><td>    [<var>0xe3</var>] = <a class="macro" href="#2667" title="{ gen_helper_pavgw_mmx, gen_helper_pavgw_xmm }" data-ref="_M/MMX_OP2">MMX_OP2</a>(pavgw),</td></tr>
<tr><th id="2775">2775</th><td>    [<var>0xe4</var>] = <a class="macro" href="#2667" title="{ gen_helper_pmulhuw_mmx, gen_helper_pmulhuw_xmm }" data-ref="_M/MMX_OP2">MMX_OP2</a>(pmulhuw),</td></tr>
<tr><th id="2776">2776</th><td>    [<var>0xe5</var>] = <a class="macro" href="#2667" title="{ gen_helper_pmulhw_mmx, gen_helper_pmulhw_xmm }" data-ref="_M/MMX_OP2">MMX_OP2</a>(pmulhw),</td></tr>
<tr><th id="2777">2777</th><td>    [<var>0xe6</var>] = { <span class="macro" title="((void*)0)" data-ref="_M/NULL">NULL</span>, <a class="ref" href="ops_sse_header.h.html#179" title='gen_helper_cvttpd2dq' data-ref="gen_helper_cvttpd2dq">gen_helper_cvttpd2dq</a>, <a class="ref" href="ops_sse_header.h.html#156" title='gen_helper_cvtdq2pd' data-ref="gen_helper_cvtdq2pd">gen_helper_cvtdq2pd</a>, <a class="ref" href="ops_sse_header.h.html#168" title='gen_helper_cvtpd2dq' data-ref="gen_helper_cvtpd2dq">gen_helper_cvtpd2dq</a> },</td></tr>
<tr><th id="2778">2778</th><td>    [<var>0xe7</var>] = { <a class="macro" href="#2664" title="((void *)1)" data-ref="_M/SSE_SPECIAL">SSE_SPECIAL</a> , <a class="macro" href="#2664" title="((void *)1)" data-ref="_M/SSE_SPECIAL">SSE_SPECIAL</a> },  <i>/* movntq, movntq */</i></td></tr>
<tr><th id="2779">2779</th><td>    [<var>0xe8</var>] = <a class="macro" href="#2667" title="{ gen_helper_psubsb_mmx, gen_helper_psubsb_xmm }" data-ref="_M/MMX_OP2">MMX_OP2</a>(psubsb),</td></tr>
<tr><th id="2780">2780</th><td>    [<var>0xe9</var>] = <a class="macro" href="#2667" title="{ gen_helper_psubsw_mmx, gen_helper_psubsw_xmm }" data-ref="_M/MMX_OP2">MMX_OP2</a>(psubsw),</td></tr>
<tr><th id="2781">2781</th><td>    [<var>0xea</var>] = <a class="macro" href="#2667" title="{ gen_helper_pminsw_mmx, gen_helper_pminsw_xmm }" data-ref="_M/MMX_OP2">MMX_OP2</a>(pminsw),</td></tr>
<tr><th id="2782">2782</th><td>    [<var>0xeb</var>] = <a class="macro" href="#2667" title="{ gen_helper_por_mmx, gen_helper_por_xmm }" data-ref="_M/MMX_OP2">MMX_OP2</a>(por),</td></tr>
<tr><th id="2783">2783</th><td>    [<var>0xec</var>] = <a class="macro" href="#2667" title="{ gen_helper_paddsb_mmx, gen_helper_paddsb_xmm }" data-ref="_M/MMX_OP2">MMX_OP2</a>(paddsb),</td></tr>
<tr><th id="2784">2784</th><td>    [<var>0xed</var>] = <a class="macro" href="#2667" title="{ gen_helper_paddsw_mmx, gen_helper_paddsw_xmm }" data-ref="_M/MMX_OP2">MMX_OP2</a>(paddsw),</td></tr>
<tr><th id="2785">2785</th><td>    [<var>0xee</var>] = <a class="macro" href="#2667" title="{ gen_helper_pmaxsw_mmx, gen_helper_pmaxsw_xmm }" data-ref="_M/MMX_OP2">MMX_OP2</a>(pmaxsw),</td></tr>
<tr><th id="2786">2786</th><td>    [<var>0xef</var>] = <a class="macro" href="#2667" title="{ gen_helper_pxor_mmx, gen_helper_pxor_xmm }" data-ref="_M/MMX_OP2">MMX_OP2</a>(pxor),</td></tr>
<tr><th id="2787">2787</th><td>    [<var>0xf0</var>] = { <span class="macro" title="((void*)0)" data-ref="_M/NULL">NULL</span>, <span class="macro" title="((void*)0)" data-ref="_M/NULL">NULL</span>, <span class="macro" title="((void*)0)" data-ref="_M/NULL">NULL</span>, <a class="macro" href="#2664" title="((void *)1)" data-ref="_M/SSE_SPECIAL">SSE_SPECIAL</a> }, <i>/* lddqu */</i></td></tr>
<tr><th id="2788">2788</th><td>    [<var>0xf1</var>] = <a class="macro" href="#2667" title="{ gen_helper_psllw_mmx, gen_helper_psllw_xmm }" data-ref="_M/MMX_OP2">MMX_OP2</a>(psllw),</td></tr>
<tr><th id="2789">2789</th><td>    [<var>0xf2</var>] = <a class="macro" href="#2667" title="{ gen_helper_pslld_mmx, gen_helper_pslld_xmm }" data-ref="_M/MMX_OP2">MMX_OP2</a>(pslld),</td></tr>
<tr><th id="2790">2790</th><td>    [<var>0xf3</var>] = <a class="macro" href="#2667" title="{ gen_helper_psllq_mmx, gen_helper_psllq_xmm }" data-ref="_M/MMX_OP2">MMX_OP2</a>(psllq),</td></tr>
<tr><th id="2791">2791</th><td>    [<var>0xf4</var>] = <a class="macro" href="#2667" title="{ gen_helper_pmuludq_mmx, gen_helper_pmuludq_xmm }" data-ref="_M/MMX_OP2">MMX_OP2</a>(pmuludq),</td></tr>
<tr><th id="2792">2792</th><td>    [<var>0xf5</var>] = <a class="macro" href="#2667" title="{ gen_helper_pmaddwd_mmx, gen_helper_pmaddwd_xmm }" data-ref="_M/MMX_OP2">MMX_OP2</a>(pmaddwd),</td></tr>
<tr><th id="2793">2793</th><td>    [<var>0xf6</var>] = <a class="macro" href="#2667" title="{ gen_helper_psadbw_mmx, gen_helper_psadbw_xmm }" data-ref="_M/MMX_OP2">MMX_OP2</a>(psadbw),</td></tr>
<tr><th id="2794">2794</th><td>    [<var>0xf7</var>] = { (<a class="typedef" href="#SSEFunc_0_epp" title='SSEFunc_0_epp' data-type='void (*)(TCGv_ptr, TCGv_ptr, TCGv_ptr)' data-ref="SSEFunc_0_epp">SSEFunc_0_epp</a>)<a class="ref" href="ops_sse_header.h.html#116" title='gen_helper_maskmov_mmx' data-ref="gen_helper_maskmov_mmx">gen_helper_maskmov_mmx</a>,</td></tr>
<tr><th id="2795">2795</th><td>               (<a class="typedef" href="#SSEFunc_0_epp" title='SSEFunc_0_epp' data-type='void (*)(TCGv_ptr, TCGv_ptr, TCGv_ptr)' data-ref="SSEFunc_0_epp">SSEFunc_0_epp</a>)<a class="ref" href="ops_sse_header.h.html#116" title='gen_helper_maskmov_xmm' data-ref="gen_helper_maskmov_xmm">gen_helper_maskmov_xmm</a> }, <i>/* XXX: casts */</i></td></tr>
<tr><th id="2796">2796</th><td>    [<var>0xf8</var>] = <a class="macro" href="#2667" title="{ gen_helper_psubb_mmx, gen_helper_psubb_xmm }" data-ref="_M/MMX_OP2">MMX_OP2</a>(psubb),</td></tr>
<tr><th id="2797">2797</th><td>    [<var>0xf9</var>] = <a class="macro" href="#2667" title="{ gen_helper_psubw_mmx, gen_helper_psubw_xmm }" data-ref="_M/MMX_OP2">MMX_OP2</a>(psubw),</td></tr>
<tr><th id="2798">2798</th><td>    [<var>0xfa</var>] = <a class="macro" href="#2667" title="{ gen_helper_psubl_mmx, gen_helper_psubl_xmm }" data-ref="_M/MMX_OP2">MMX_OP2</a>(psubl),</td></tr>
<tr><th id="2799">2799</th><td>    [<var>0xfb</var>] = <a class="macro" href="#2667" title="{ gen_helper_psubq_mmx, gen_helper_psubq_xmm }" data-ref="_M/MMX_OP2">MMX_OP2</a>(psubq),</td></tr>
<tr><th id="2800">2800</th><td>    [<var>0xfc</var>] = <a class="macro" href="#2667" title="{ gen_helper_paddb_mmx, gen_helper_paddb_xmm }" data-ref="_M/MMX_OP2">MMX_OP2</a>(paddb),</td></tr>
<tr><th id="2801">2801</th><td>    [<var>0xfd</var>] = <a class="macro" href="#2667" title="{ gen_helper_paddw_mmx, gen_helper_paddw_xmm }" data-ref="_M/MMX_OP2">MMX_OP2</a>(paddw),</td></tr>
<tr><th id="2802">2802</th><td>    [<var>0xfe</var>] = <a class="macro" href="#2667" title="{ gen_helper_paddl_mmx, gen_helper_paddl_xmm }" data-ref="_M/MMX_OP2">MMX_OP2</a>(paddl),</td></tr>
<tr><th id="2803">2803</th><td>};</td></tr>
<tr><th id="2804">2804</th><td></td></tr>
<tr><th id="2805">2805</th><td><em>static</em> <em>const</em> <a class="typedef" href="#SSEFunc_0_epp" title='SSEFunc_0_epp' data-type='void (*)(TCGv_ptr, TCGv_ptr, TCGv_ptr)' data-ref="SSEFunc_0_epp">SSEFunc_0_epp</a> <dfn class="tu decl def" id="sse_op_table2" title='sse_op_table2' data-type='const SSEFunc_0_epp [24][2]' data-ref="sse_op_table2">sse_op_table2</dfn>[<var>3</var> * <var>8</var>][<var>2</var>] = {</td></tr>
<tr><th id="2806">2806</th><td>    [<var>0</var> + <var>2</var>] = <a class="macro" href="#2667" title="{ gen_helper_psrlw_mmx, gen_helper_psrlw_xmm }" data-ref="_M/MMX_OP2">MMX_OP2</a>(psrlw),</td></tr>
<tr><th id="2807">2807</th><td>    [<var>0</var> + <var>4</var>] = <a class="macro" href="#2667" title="{ gen_helper_psraw_mmx, gen_helper_psraw_xmm }" data-ref="_M/MMX_OP2">MMX_OP2</a>(psraw),</td></tr>
<tr><th id="2808">2808</th><td>    [<var>0</var> + <var>6</var>] = <a class="macro" href="#2667" title="{ gen_helper_psllw_mmx, gen_helper_psllw_xmm }" data-ref="_M/MMX_OP2">MMX_OP2</a>(psllw),</td></tr>
<tr><th id="2809">2809</th><td>    [<var>8</var> + <var>2</var>] = <a class="macro" href="#2667" title="{ gen_helper_psrld_mmx, gen_helper_psrld_xmm }" data-ref="_M/MMX_OP2">MMX_OP2</a>(psrld),</td></tr>
<tr><th id="2810">2810</th><td>    [<var>8</var> + <var>4</var>] = <a class="macro" href="#2667" title="{ gen_helper_psrad_mmx, gen_helper_psrad_xmm }" data-ref="_M/MMX_OP2">MMX_OP2</a>(psrad),</td></tr>
<tr><th id="2811">2811</th><td>    [<var>8</var> + <var>6</var>] = <a class="macro" href="#2667" title="{ gen_helper_pslld_mmx, gen_helper_pslld_xmm }" data-ref="_M/MMX_OP2">MMX_OP2</a>(pslld),</td></tr>
<tr><th id="2812">2812</th><td>    [<var>16</var> + <var>2</var>] = <a class="macro" href="#2667" title="{ gen_helper_psrlq_mmx, gen_helper_psrlq_xmm }" data-ref="_M/MMX_OP2">MMX_OP2</a>(psrlq),</td></tr>
<tr><th id="2813">2813</th><td>    [<var>16</var> + <var>3</var>] = { <span class="macro" title="((void*)0)" data-ref="_M/NULL">NULL</span>, <a class="ref" href="ops_sse_header.h.html#47" title='gen_helper_psrldq_xmm' data-ref="gen_helper_psrldq_xmm">gen_helper_psrldq_xmm</a> },</td></tr>
<tr><th id="2814">2814</th><td>    [<var>16</var> + <var>6</var>] = <a class="macro" href="#2667" title="{ gen_helper_psllq_mmx, gen_helper_psllq_xmm }" data-ref="_M/MMX_OP2">MMX_OP2</a>(psllq),</td></tr>
<tr><th id="2815">2815</th><td>    [<var>16</var> + <var>7</var>] = { <span class="macro" title="((void*)0)" data-ref="_M/NULL">NULL</span>, <a class="ref" href="ops_sse_header.h.html#48" title='gen_helper_pslldq_xmm' data-ref="gen_helper_pslldq_xmm">gen_helper_pslldq_xmm</a> },</td></tr>
<tr><th id="2816">2816</th><td>};</td></tr>
<tr><th id="2817">2817</th><td></td></tr>
<tr><th id="2818">2818</th><td><em>static</em> <em>const</em> <a class="typedef" href="#SSEFunc_0_epi" title='SSEFunc_0_epi' data-type='void (*)(TCGv_ptr, TCGv_ptr, TCGv_i32)' data-ref="SSEFunc_0_epi">SSEFunc_0_epi</a> <dfn class="tu decl def" id="sse_op_table3ai" title='sse_op_table3ai' data-type='const SSEFunc_0_epi [2]' data-ref="sse_op_table3ai">sse_op_table3ai</dfn>[] = {</td></tr>
<tr><th id="2819">2819</th><td>    <a class="ref" href="ops_sse_header.h.html#159" title='gen_helper_cvtsi2ss' data-ref="gen_helper_cvtsi2ss">gen_helper_cvtsi2ss</a>,</td></tr>
<tr><th id="2820">2820</th><td>    <a class="ref" href="ops_sse_header.h.html#160" title='gen_helper_cvtsi2sd' data-ref="gen_helper_cvtsi2sd">gen_helper_cvtsi2sd</a></td></tr>
<tr><th id="2821">2821</th><td>};</td></tr>
<tr><th id="2822">2822</th><td></td></tr>
<tr><th id="2823">2823</th><td><u>#<span data-ppcond="2823">ifdef</span> <a class="macro" href="../../x86_64-softmmu/config-target.h.html#2" data-ref="_M/TARGET_X86_64">TARGET_X86_64</a></u></td></tr>
<tr><th id="2824">2824</th><td><em>static</em> <em>const</em> <a class="typedef" href="#SSEFunc_0_epl" title='SSEFunc_0_epl' data-type='void (*)(TCGv_ptr, TCGv_ptr, TCGv_i64)' data-ref="SSEFunc_0_epl">SSEFunc_0_epl</a> <dfn class="tu decl def" id="sse_op_table3aq" title='sse_op_table3aq' data-type='const SSEFunc_0_epl [2]' data-ref="sse_op_table3aq">sse_op_table3aq</dfn>[] = {</td></tr>
<tr><th id="2825">2825</th><td>    <a class="ref" href="ops_sse_header.h.html#163" title='gen_helper_cvtsq2ss' data-ref="gen_helper_cvtsq2ss">gen_helper_cvtsq2ss</a>,</td></tr>
<tr><th id="2826">2826</th><td>    <a class="ref" href="ops_sse_header.h.html#164" title='gen_helper_cvtsq2sd' data-ref="gen_helper_cvtsq2sd">gen_helper_cvtsq2sd</a></td></tr>
<tr><th id="2827">2827</th><td>};</td></tr>
<tr><th id="2828">2828</th><td><u>#<span data-ppcond="2823">endif</span></u></td></tr>
<tr><th id="2829">2829</th><td></td></tr>
<tr><th id="2830">2830</th><td><em>static</em> <em>const</em> <a class="typedef" href="#SSEFunc_i_ep" title='SSEFunc_i_ep' data-type='void (*)(TCGv_i32, TCGv_ptr, TCGv_ptr)' data-ref="SSEFunc_i_ep">SSEFunc_i_ep</a> <dfn class="tu decl def" id="sse_op_table3bi" title='sse_op_table3bi' data-type='const SSEFunc_i_ep [4]' data-ref="sse_op_table3bi">sse_op_table3bi</dfn>[] = {</td></tr>
<tr><th id="2831">2831</th><td>    <a class="ref" href="ops_sse_header.h.html#182" title='gen_helper_cvttss2si' data-ref="gen_helper_cvttss2si">gen_helper_cvttss2si</a>,</td></tr>
<tr><th id="2832">2832</th><td>    <a class="ref" href="ops_sse_header.h.html#171" title='gen_helper_cvtss2si' data-ref="gen_helper_cvtss2si">gen_helper_cvtss2si</a>,</td></tr>
<tr><th id="2833">2833</th><td>    <a class="ref" href="ops_sse_header.h.html#183" title='gen_helper_cvttsd2si' data-ref="gen_helper_cvttsd2si">gen_helper_cvttsd2si</a>,</td></tr>
<tr><th id="2834">2834</th><td>    <a class="ref" href="ops_sse_header.h.html#172" title='gen_helper_cvtsd2si' data-ref="gen_helper_cvtsd2si">gen_helper_cvtsd2si</a></td></tr>
<tr><th id="2835">2835</th><td>};</td></tr>
<tr><th id="2836">2836</th><td></td></tr>
<tr><th id="2837">2837</th><td><u>#<span data-ppcond="2837">ifdef</span> <a class="macro" href="../../x86_64-softmmu/config-target.h.html#2" data-ref="_M/TARGET_X86_64">TARGET_X86_64</a></u></td></tr>
<tr><th id="2838">2838</th><td><em>static</em> <em>const</em> <a class="typedef" href="#SSEFunc_l_ep" title='SSEFunc_l_ep' data-type='void (*)(TCGv_i64, TCGv_ptr, TCGv_ptr)' data-ref="SSEFunc_l_ep">SSEFunc_l_ep</a> <dfn class="tu decl def" id="sse_op_table3bq" title='sse_op_table3bq' data-type='const SSEFunc_l_ep [4]' data-ref="sse_op_table3bq">sse_op_table3bq</dfn>[] = {</td></tr>
<tr><th id="2839">2839</th><td>    <a class="ref" href="ops_sse_header.h.html#185" title='gen_helper_cvttss2sq' data-ref="gen_helper_cvttss2sq">gen_helper_cvttss2sq</a>,</td></tr>
<tr><th id="2840">2840</th><td>    <a class="ref" href="ops_sse_header.h.html#174" title='gen_helper_cvtss2sq' data-ref="gen_helper_cvtss2sq">gen_helper_cvtss2sq</a>,</td></tr>
<tr><th id="2841">2841</th><td>    <a class="ref" href="ops_sse_header.h.html#186" title='gen_helper_cvttsd2sq' data-ref="gen_helper_cvttsd2sq">gen_helper_cvttsd2sq</a>,</td></tr>
<tr><th id="2842">2842</th><td>    <a class="ref" href="ops_sse_header.h.html#175" title='gen_helper_cvtsd2sq' data-ref="gen_helper_cvtsd2sq">gen_helper_cvtsd2sq</a></td></tr>
<tr><th id="2843">2843</th><td>};</td></tr>
<tr><th id="2844">2844</th><td><u>#<span data-ppcond="2837">endif</span></u></td></tr>
<tr><th id="2845">2845</th><td></td></tr>
<tr><th id="2846">2846</th><td><em>static</em> <em>const</em> <a class="typedef" href="#SSEFunc_0_epp" title='SSEFunc_0_epp' data-type='void (*)(TCGv_ptr, TCGv_ptr, TCGv_ptr)' data-ref="SSEFunc_0_epp">SSEFunc_0_epp</a> <dfn class="tu decl def" id="sse_op_table4" title='sse_op_table4' data-type='const SSEFunc_0_epp [8][4]' data-ref="sse_op_table4">sse_op_table4</dfn>[<var>8</var>][<var>4</var>] = {</td></tr>
<tr><th id="2847">2847</th><td>    <a class="macro" href="#2668" title="{ gen_helper_cmpeqps, gen_helper_cmpeqpd, gen_helper_cmpeqss, gen_helper_cmpeqsd, }" data-ref="_M/SSE_FOP">SSE_FOP</a>(cmpeq),</td></tr>
<tr><th id="2848">2848</th><td>    <a class="macro" href="#2668" title="{ gen_helper_cmpltps, gen_helper_cmpltpd, gen_helper_cmpltss, gen_helper_cmpltsd, }" data-ref="_M/SSE_FOP">SSE_FOP</a>(cmplt),</td></tr>
<tr><th id="2849">2849</th><td>    <a class="macro" href="#2668" title="{ gen_helper_cmpleps, gen_helper_cmplepd, gen_helper_cmpless, gen_helper_cmplesd, }" data-ref="_M/SSE_FOP">SSE_FOP</a>(cmple),</td></tr>
<tr><th id="2850">2850</th><td>    <a class="macro" href="#2668" title="{ gen_helper_cmpunordps, gen_helper_cmpunordpd, gen_helper_cmpunordss, gen_helper_cmpunordsd, }" data-ref="_M/SSE_FOP">SSE_FOP</a>(cmpunord),</td></tr>
<tr><th id="2851">2851</th><td>    <a class="macro" href="#2668" title="{ gen_helper_cmpneqps, gen_helper_cmpneqpd, gen_helper_cmpneqss, gen_helper_cmpneqsd, }" data-ref="_M/SSE_FOP">SSE_FOP</a>(cmpneq),</td></tr>
<tr><th id="2852">2852</th><td>    <a class="macro" href="#2668" title="{ gen_helper_cmpnltps, gen_helper_cmpnltpd, gen_helper_cmpnltss, gen_helper_cmpnltsd, }" data-ref="_M/SSE_FOP">SSE_FOP</a>(cmpnlt),</td></tr>
<tr><th id="2853">2853</th><td>    <a class="macro" href="#2668" title="{ gen_helper_cmpnleps, gen_helper_cmpnlepd, gen_helper_cmpnless, gen_helper_cmpnlesd, }" data-ref="_M/SSE_FOP">SSE_FOP</a>(cmpnle),</td></tr>
<tr><th id="2854">2854</th><td>    <a class="macro" href="#2668" title="{ gen_helper_cmpordps, gen_helper_cmpordpd, gen_helper_cmpordss, gen_helper_cmpordsd, }" data-ref="_M/SSE_FOP">SSE_FOP</a>(cmpord),</td></tr>
<tr><th id="2855">2855</th><td>};</td></tr>
<tr><th id="2856">2856</th><td></td></tr>
<tr><th id="2857">2857</th><td><em>static</em> <em>const</em> <a class="typedef" href="#SSEFunc_0_epp" title='SSEFunc_0_epp' data-type='void (*)(TCGv_ptr, TCGv_ptr, TCGv_ptr)' data-ref="SSEFunc_0_epp">SSEFunc_0_epp</a> <dfn class="tu decl def" id="sse_op_table5" title='sse_op_table5' data-type='const SSEFunc_0_epp [256]' data-ref="sse_op_table5">sse_op_table5</dfn>[<var>256</var>] = {</td></tr>
<tr><th id="2858">2858</th><td>    [<var>0x0c</var>] = <a class="ref" href="ops_sse_header.h.html#247" title='gen_helper_pi2fw' data-ref="gen_helper_pi2fw">gen_helper_pi2fw</a>,</td></tr>
<tr><th id="2859">2859</th><td>    [<var>0x0d</var>] = <a class="ref" href="ops_sse_header.h.html#246" title='gen_helper_pi2fd' data-ref="gen_helper_pi2fd">gen_helper_pi2fd</a>,</td></tr>
<tr><th id="2860">2860</th><td>    [<var>0x1c</var>] = <a class="ref" href="ops_sse_header.h.html#249" title='gen_helper_pf2iw' data-ref="gen_helper_pf2iw">gen_helper_pf2iw</a>,</td></tr>
<tr><th id="2861">2861</th><td>    [<var>0x1d</var>] = <a class="ref" href="ops_sse_header.h.html#248" title='gen_helper_pf2id' data-ref="gen_helper_pf2id">gen_helper_pf2id</a>,</td></tr>
<tr><th id="2862">2862</th><td>    [<var>0x8a</var>] = <a class="ref" href="ops_sse_header.h.html#258" title='gen_helper_pfnacc' data-ref="gen_helper_pfnacc">gen_helper_pfnacc</a>,</td></tr>
<tr><th id="2863">2863</th><td>    [<var>0x8e</var>] = <a class="ref" href="ops_sse_header.h.html#259" title='gen_helper_pfpnacc' data-ref="gen_helper_pfpnacc">gen_helper_pfpnacc</a>,</td></tr>
<tr><th id="2864">2864</th><td>    [<var>0x90</var>] = <a class="ref" href="ops_sse_header.h.html#253" title='gen_helper_pfcmpge' data-ref="gen_helper_pfcmpge">gen_helper_pfcmpge</a>,</td></tr>
<tr><th id="2865">2865</th><td>    [<var>0x94</var>] = <a class="ref" href="ops_sse_header.h.html#256" title='gen_helper_pfmin' data-ref="gen_helper_pfmin">gen_helper_pfmin</a>,</td></tr>
<tr><th id="2866">2866</th><td>    [<var>0x96</var>] = <a class="ref" href="ops_sse_header.h.html#260" title='gen_helper_pfrcp' data-ref="gen_helper_pfrcp">gen_helper_pfrcp</a>,</td></tr>
<tr><th id="2867">2867</th><td>    [<var>0x97</var>] = <a class="ref" href="ops_sse_header.h.html#261" title='gen_helper_pfrsqrt' data-ref="gen_helper_pfrsqrt">gen_helper_pfrsqrt</a>,</td></tr>
<tr><th id="2868">2868</th><td>    [<var>0x9a</var>] = <a class="ref" href="ops_sse_header.h.html#262" title='gen_helper_pfsub' data-ref="gen_helper_pfsub">gen_helper_pfsub</a>,</td></tr>
<tr><th id="2869">2869</th><td>    [<var>0x9e</var>] = <a class="ref" href="ops_sse_header.h.html#251" title='gen_helper_pfadd' data-ref="gen_helper_pfadd">gen_helper_pfadd</a>,</td></tr>
<tr><th id="2870">2870</th><td>    [<var>0xa0</var>] = <a class="ref" href="ops_sse_header.h.html#254" title='gen_helper_pfcmpgt' data-ref="gen_helper_pfcmpgt">gen_helper_pfcmpgt</a>,</td></tr>
<tr><th id="2871">2871</th><td>    [<var>0xa4</var>] = <a class="ref" href="ops_sse_header.h.html#255" title='gen_helper_pfmax' data-ref="gen_helper_pfmax">gen_helper_pfmax</a>,</td></tr>
<tr><th id="2872">2872</th><td>    [<var>0xa6</var>] = <a class="ref" href="helper.h.html#212" title='gen_helper_movq' data-ref="gen_helper_movq">gen_helper_movq</a>, <i>/* pfrcpit1; no need to actually increase precision */</i></td></tr>
<tr><th id="2873">2873</th><td>    [<var>0xa7</var>] = <a class="ref" href="helper.h.html#212" title='gen_helper_movq' data-ref="gen_helper_movq">gen_helper_movq</a>, <i>/* pfrsqit1 */</i></td></tr>
<tr><th id="2874">2874</th><td>    [<var>0xaa</var>] = <a class="ref" href="ops_sse_header.h.html#263" title='gen_helper_pfsubr' data-ref="gen_helper_pfsubr">gen_helper_pfsubr</a>,</td></tr>
<tr><th id="2875">2875</th><td>    [<var>0xae</var>] = <a class="ref" href="ops_sse_header.h.html#250" title='gen_helper_pfacc' data-ref="gen_helper_pfacc">gen_helper_pfacc</a>,</td></tr>
<tr><th id="2876">2876</th><td>    [<var>0xb0</var>] = <a class="ref" href="ops_sse_header.h.html#252" title='gen_helper_pfcmpeq' data-ref="gen_helper_pfcmpeq">gen_helper_pfcmpeq</a>,</td></tr>
<tr><th id="2877">2877</th><td>    [<var>0xb4</var>] = <a class="ref" href="ops_sse_header.h.html#257" title='gen_helper_pfmul' data-ref="gen_helper_pfmul">gen_helper_pfmul</a>,</td></tr>
<tr><th id="2878">2878</th><td>    [<var>0xb6</var>] = <a class="ref" href="helper.h.html#212" title='gen_helper_movq' data-ref="gen_helper_movq">gen_helper_movq</a>, <i>/* pfrcpit2 */</i></td></tr>
<tr><th id="2879">2879</th><td>    [<var>0xb7</var>] = <a class="ref" href="ops_sse_header.h.html#104" title='gen_helper_pmulhrw_mmx' data-ref="gen_helper_pmulhrw_mmx">gen_helper_pmulhrw_mmx</a>,</td></tr>
<tr><th id="2880">2880</th><td>    [<var>0xbb</var>] = <a class="ref" href="ops_sse_header.h.html#264" title='gen_helper_pswapd' data-ref="gen_helper_pswapd">gen_helper_pswapd</a>,</td></tr>
<tr><th id="2881">2881</th><td>    [<var>0xbf</var>] = <a class="ref" href="ops_sse_header.h.html#109" title='gen_helper_pavgb_mmx' data-ref="gen_helper_pavgb_mmx">gen_helper_pavgb_mmx</a> <i>/* pavgusb */</i></td></tr>
<tr><th id="2882">2882</th><td>};</td></tr>
<tr><th id="2883">2883</th><td></td></tr>
<tr><th id="2884">2884</th><td><b>struct</b> <dfn class="type def" id="SSEOpHelper_epp" title='SSEOpHelper_epp' data-ref="SSEOpHelper_epp">SSEOpHelper_epp</dfn> {</td></tr>
<tr><th id="2885">2885</th><td>    <a class="typedef" href="#SSEFunc_0_epp" title='SSEFunc_0_epp' data-type='void (*)(TCGv_ptr, TCGv_ptr, TCGv_ptr)' data-ref="SSEFunc_0_epp">SSEFunc_0_epp</a> <dfn class="tu decl" id="SSEOpHelper_epp::op" title='SSEOpHelper_epp::op' data-type='SSEFunc_0_epp [2]' data-ref="SSEOpHelper_epp::op">op</dfn>[<var>2</var>];</td></tr>
<tr><th id="2886">2886</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="tu decl" id="SSEOpHelper_epp::ext_mask" title='SSEOpHelper_epp::ext_mask' data-type='uint32_t' data-ref="SSEOpHelper_epp::ext_mask">ext_mask</dfn>;</td></tr>
<tr><th id="2887">2887</th><td>};</td></tr>
<tr><th id="2888">2888</th><td></td></tr>
<tr><th id="2889">2889</th><td><b>struct</b> <dfn class="type def" id="SSEOpHelper_eppi" title='SSEOpHelper_eppi' data-ref="SSEOpHelper_eppi">SSEOpHelper_eppi</dfn> {</td></tr>
<tr><th id="2890">2890</th><td>    <a class="typedef" href="#SSEFunc_0_eppi" title='SSEFunc_0_eppi' data-type='void (*)(TCGv_ptr, TCGv_ptr, TCGv_ptr, TCGv_i32)' data-ref="SSEFunc_0_eppi">SSEFunc_0_eppi</a> <dfn class="tu decl" id="SSEOpHelper_eppi::op" title='SSEOpHelper_eppi::op' data-type='SSEFunc_0_eppi [2]' data-ref="SSEOpHelper_eppi::op">op</dfn>[<var>2</var>];</td></tr>
<tr><th id="2891">2891</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="tu decl" id="SSEOpHelper_eppi::ext_mask" title='SSEOpHelper_eppi::ext_mask' data-type='uint32_t' data-ref="SSEOpHelper_eppi::ext_mask">ext_mask</dfn>;</td></tr>
<tr><th id="2892">2892</th><td>};</td></tr>
<tr><th id="2893">2893</th><td></td></tr>
<tr><th id="2894">2894</th><td><u>#define <dfn class="macro" id="_M/SSSE3_OP" data-ref="_M/SSSE3_OP">SSSE3_OP</dfn>(x) { MMX_OP2(x), CPUID_EXT_SSSE3 }</u></td></tr>
<tr><th id="2895">2895</th><td><u>#define <dfn class="macro" id="_M/SSE41_OP" data-ref="_M/SSE41_OP">SSE41_OP</dfn>(x) { { NULL, gen_helper_ ## x ## _xmm }, CPUID_EXT_SSE41 }</u></td></tr>
<tr><th id="2896">2896</th><td><u>#define <dfn class="macro" id="_M/SSE42_OP" data-ref="_M/SSE42_OP">SSE42_OP</dfn>(x) { { NULL, gen_helper_ ## x ## _xmm }, CPUID_EXT_SSE42 }</u></td></tr>
<tr><th id="2897">2897</th><td><u>#define <dfn class="macro" id="_M/SSE41_SPECIAL" data-ref="_M/SSE41_SPECIAL">SSE41_SPECIAL</dfn> { { NULL, SSE_SPECIAL }, CPUID_EXT_SSE41 }</u></td></tr>
<tr><th id="2898">2898</th><td><u>#define <dfn class="macro" id="_M/PCLMULQDQ_OP" data-ref="_M/PCLMULQDQ_OP">PCLMULQDQ_OP</dfn>(x) { { NULL, gen_helper_ ## x ## _xmm }, \</u></td></tr>
<tr><th id="2899">2899</th><td><u>        CPUID_EXT_PCLMULQDQ }</u></td></tr>
<tr><th id="2900">2900</th><td><u>#define <dfn class="macro" id="_M/AESNI_OP" data-ref="_M/AESNI_OP">AESNI_OP</dfn>(x) { { NULL, gen_helper_ ## x ## _xmm }, CPUID_EXT_AES }</u></td></tr>
<tr><th id="2901">2901</th><td></td></tr>
<tr><th id="2902">2902</th><td><em>static</em> <em>const</em> <b>struct</b> <a class="type" href="#SSEOpHelper_epp" title='SSEOpHelper_epp' data-ref="SSEOpHelper_epp">SSEOpHelper_epp</a> <dfn class="tu decl def" id="sse_op_table6" title='sse_op_table6' data-type='const struct SSEOpHelper_epp [256]' data-ref="sse_op_table6">sse_op_table6</dfn>[<var>256</var>] = {</td></tr>
<tr><th id="2903">2903</th><td>    [<var>0x00</var>] = <a class="macro" href="#2894" title="{ { gen_helper_pshufb_mmx, gen_helper_pshufb_xmm }, (1U &lt;&lt; 9) }" data-ref="_M/SSSE3_OP">SSSE3_OP</a>(pshufb),</td></tr>
<tr><th id="2904">2904</th><td>    [<var>0x01</var>] = <a class="macro" href="#2894" title="{ { gen_helper_phaddw_mmx, gen_helper_phaddw_xmm }, (1U &lt;&lt; 9) }" data-ref="_M/SSSE3_OP">SSSE3_OP</a>(phaddw),</td></tr>
<tr><th id="2905">2905</th><td>    [<var>0x02</var>] = <a class="macro" href="#2894" title="{ { gen_helper_phaddd_mmx, gen_helper_phaddd_xmm }, (1U &lt;&lt; 9) }" data-ref="_M/SSSE3_OP">SSSE3_OP</a>(phaddd),</td></tr>
<tr><th id="2906">2906</th><td>    [<var>0x03</var>] = <a class="macro" href="#2894" title="{ { gen_helper_phaddsw_mmx, gen_helper_phaddsw_xmm }, (1U &lt;&lt; 9) }" data-ref="_M/SSSE3_OP">SSSE3_OP</a>(phaddsw),</td></tr>
<tr><th id="2907">2907</th><td>    [<var>0x04</var>] = <a class="macro" href="#2894" title="{ { gen_helper_pmaddubsw_mmx, gen_helper_pmaddubsw_xmm }, (1U &lt;&lt; 9) }" data-ref="_M/SSSE3_OP">SSSE3_OP</a>(pmaddubsw),</td></tr>
<tr><th id="2908">2908</th><td>    [<var>0x05</var>] = <a class="macro" href="#2894" title="{ { gen_helper_phsubw_mmx, gen_helper_phsubw_xmm }, (1U &lt;&lt; 9) }" data-ref="_M/SSSE3_OP">SSSE3_OP</a>(phsubw),</td></tr>
<tr><th id="2909">2909</th><td>    [<var>0x06</var>] = <a class="macro" href="#2894" title="{ { gen_helper_phsubd_mmx, gen_helper_phsubd_xmm }, (1U &lt;&lt; 9) }" data-ref="_M/SSSE3_OP">SSSE3_OP</a>(phsubd),</td></tr>
<tr><th id="2910">2910</th><td>    [<var>0x07</var>] = <a class="macro" href="#2894" title="{ { gen_helper_phsubsw_mmx, gen_helper_phsubsw_xmm }, (1U &lt;&lt; 9) }" data-ref="_M/SSSE3_OP">SSSE3_OP</a>(phsubsw),</td></tr>
<tr><th id="2911">2911</th><td>    [<var>0x08</var>] = <a class="macro" href="#2894" title="{ { gen_helper_psignb_mmx, gen_helper_psignb_xmm }, (1U &lt;&lt; 9) }" data-ref="_M/SSSE3_OP">SSSE3_OP</a>(psignb),</td></tr>
<tr><th id="2912">2912</th><td>    [<var>0x09</var>] = <a class="macro" href="#2894" title="{ { gen_helper_psignw_mmx, gen_helper_psignw_xmm }, (1U &lt;&lt; 9) }" data-ref="_M/SSSE3_OP">SSSE3_OP</a>(psignw),</td></tr>
<tr><th id="2913">2913</th><td>    [<var>0x0a</var>] = <a class="macro" href="#2894" title="{ { gen_helper_psignd_mmx, gen_helper_psignd_xmm }, (1U &lt;&lt; 9) }" data-ref="_M/SSSE3_OP">SSSE3_OP</a>(psignd),</td></tr>
<tr><th id="2914">2914</th><td>    [<var>0x0b</var>] = <a class="macro" href="#2894" title="{ { gen_helper_pmulhrsw_mmx, gen_helper_pmulhrsw_xmm }, (1U &lt;&lt; 9) }" data-ref="_M/SSSE3_OP">SSSE3_OP</a>(pmulhrsw),</td></tr>
<tr><th id="2915">2915</th><td>    [<var>0x10</var>] = <a class="macro" href="#2895" title="{ { ((void*)0), gen_helper_pblendvb_xmm }, (1U &lt;&lt; 19) }" data-ref="_M/SSE41_OP">SSE41_OP</a>(pblendvb),</td></tr>
<tr><th id="2916">2916</th><td>    [<var>0x14</var>] = <a class="macro" href="#2895" title="{ { ((void*)0), gen_helper_blendvps_xmm }, (1U &lt;&lt; 19) }" data-ref="_M/SSE41_OP">SSE41_OP</a>(blendvps),</td></tr>
<tr><th id="2917">2917</th><td>    [<var>0x15</var>] = <a class="macro" href="#2895" title="{ { ((void*)0), gen_helper_blendvpd_xmm }, (1U &lt;&lt; 19) }" data-ref="_M/SSE41_OP">SSE41_OP</a>(blendvpd),</td></tr>
<tr><th id="2918">2918</th><td>    [<var>0x17</var>] = <a class="macro" href="#2895" title="{ { ((void*)0), gen_helper_ptest_xmm }, (1U &lt;&lt; 19) }" data-ref="_M/SSE41_OP">SSE41_OP</a>(ptest),</td></tr>
<tr><th id="2919">2919</th><td>    [<var>0x1c</var>] = <a class="macro" href="#2894" title="{ { gen_helper_pabsb_mmx, gen_helper_pabsb_xmm }, (1U &lt;&lt; 9) }" data-ref="_M/SSSE3_OP">SSSE3_OP</a>(pabsb),</td></tr>
<tr><th id="2920">2920</th><td>    [<var>0x1d</var>] = <a class="macro" href="#2894" title="{ { gen_helper_pabsw_mmx, gen_helper_pabsw_xmm }, (1U &lt;&lt; 9) }" data-ref="_M/SSSE3_OP">SSSE3_OP</a>(pabsw),</td></tr>
<tr><th id="2921">2921</th><td>    [<var>0x1e</var>] = <a class="macro" href="#2894" title="{ { gen_helper_pabsd_mmx, gen_helper_pabsd_xmm }, (1U &lt;&lt; 9) }" data-ref="_M/SSSE3_OP">SSSE3_OP</a>(pabsd),</td></tr>
<tr><th id="2922">2922</th><td>    [<var>0x20</var>] = <a class="macro" href="#2895" title="{ { ((void*)0), gen_helper_pmovsxbw_xmm }, (1U &lt;&lt; 19) }" data-ref="_M/SSE41_OP">SSE41_OP</a>(pmovsxbw),</td></tr>
<tr><th id="2923">2923</th><td>    [<var>0x21</var>] = <a class="macro" href="#2895" title="{ { ((void*)0), gen_helper_pmovsxbd_xmm }, (1U &lt;&lt; 19) }" data-ref="_M/SSE41_OP">SSE41_OP</a>(pmovsxbd),</td></tr>
<tr><th id="2924">2924</th><td>    [<var>0x22</var>] = <a class="macro" href="#2895" title="{ { ((void*)0), gen_helper_pmovsxbq_xmm }, (1U &lt;&lt; 19) }" data-ref="_M/SSE41_OP">SSE41_OP</a>(pmovsxbq),</td></tr>
<tr><th id="2925">2925</th><td>    [<var>0x23</var>] = <a class="macro" href="#2895" title="{ { ((void*)0), gen_helper_pmovsxwd_xmm }, (1U &lt;&lt; 19) }" data-ref="_M/SSE41_OP">SSE41_OP</a>(pmovsxwd),</td></tr>
<tr><th id="2926">2926</th><td>    [<var>0x24</var>] = <a class="macro" href="#2895" title="{ { ((void*)0), gen_helper_pmovsxwq_xmm }, (1U &lt;&lt; 19) }" data-ref="_M/SSE41_OP">SSE41_OP</a>(pmovsxwq),</td></tr>
<tr><th id="2927">2927</th><td>    [<var>0x25</var>] = <a class="macro" href="#2895" title="{ { ((void*)0), gen_helper_pmovsxdq_xmm }, (1U &lt;&lt; 19) }" data-ref="_M/SSE41_OP">SSE41_OP</a>(pmovsxdq),</td></tr>
<tr><th id="2928">2928</th><td>    [<var>0x28</var>] = <a class="macro" href="#2895" title="{ { ((void*)0), gen_helper_pmuldq_xmm }, (1U &lt;&lt; 19) }" data-ref="_M/SSE41_OP">SSE41_OP</a>(pmuldq),</td></tr>
<tr><th id="2929">2929</th><td>    [<var>0x29</var>] = <a class="macro" href="#2895" title="{ { ((void*)0), gen_helper_pcmpeqq_xmm }, (1U &lt;&lt; 19) }" data-ref="_M/SSE41_OP">SSE41_OP</a>(pcmpeqq),</td></tr>
<tr><th id="2930">2930</th><td>    [<var>0x2a</var>] = <a class="macro" href="#2897" title="{ { ((void*)0), ((void *)1) }, (1U &lt;&lt; 19) }" data-ref="_M/SSE41_SPECIAL">SSE41_SPECIAL</a>, <i>/* movntqda */</i></td></tr>
<tr><th id="2931">2931</th><td>    [<var>0x2b</var>] = <a class="macro" href="#2895" title="{ { ((void*)0), gen_helper_packusdw_xmm }, (1U &lt;&lt; 19) }" data-ref="_M/SSE41_OP">SSE41_OP</a>(packusdw),</td></tr>
<tr><th id="2932">2932</th><td>    [<var>0x30</var>] = <a class="macro" href="#2895" title="{ { ((void*)0), gen_helper_pmovzxbw_xmm }, (1U &lt;&lt; 19) }" data-ref="_M/SSE41_OP">SSE41_OP</a>(pmovzxbw),</td></tr>
<tr><th id="2933">2933</th><td>    [<var>0x31</var>] = <a class="macro" href="#2895" title="{ { ((void*)0), gen_helper_pmovzxbd_xmm }, (1U &lt;&lt; 19) }" data-ref="_M/SSE41_OP">SSE41_OP</a>(pmovzxbd),</td></tr>
<tr><th id="2934">2934</th><td>    [<var>0x32</var>] = <a class="macro" href="#2895" title="{ { ((void*)0), gen_helper_pmovzxbq_xmm }, (1U &lt;&lt; 19) }" data-ref="_M/SSE41_OP">SSE41_OP</a>(pmovzxbq),</td></tr>
<tr><th id="2935">2935</th><td>    [<var>0x33</var>] = <a class="macro" href="#2895" title="{ { ((void*)0), gen_helper_pmovzxwd_xmm }, (1U &lt;&lt; 19) }" data-ref="_M/SSE41_OP">SSE41_OP</a>(pmovzxwd),</td></tr>
<tr><th id="2936">2936</th><td>    [<var>0x34</var>] = <a class="macro" href="#2895" title="{ { ((void*)0), gen_helper_pmovzxwq_xmm }, (1U &lt;&lt; 19) }" data-ref="_M/SSE41_OP">SSE41_OP</a>(pmovzxwq),</td></tr>
<tr><th id="2937">2937</th><td>    [<var>0x35</var>] = <a class="macro" href="#2895" title="{ { ((void*)0), gen_helper_pmovzxdq_xmm }, (1U &lt;&lt; 19) }" data-ref="_M/SSE41_OP">SSE41_OP</a>(pmovzxdq),</td></tr>
<tr><th id="2938">2938</th><td>    [<var>0x37</var>] = <a class="macro" href="#2896" title="{ { ((void*)0), gen_helper_pcmpgtq_xmm }, (1U &lt;&lt; 20) }" data-ref="_M/SSE42_OP">SSE42_OP</a>(pcmpgtq),</td></tr>
<tr><th id="2939">2939</th><td>    [<var>0x38</var>] = <a class="macro" href="#2895" title="{ { ((void*)0), gen_helper_pminsb_xmm }, (1U &lt;&lt; 19) }" data-ref="_M/SSE41_OP">SSE41_OP</a>(pminsb),</td></tr>
<tr><th id="2940">2940</th><td>    [<var>0x39</var>] = <a class="macro" href="#2895" title="{ { ((void*)0), gen_helper_pminsd_xmm }, (1U &lt;&lt; 19) }" data-ref="_M/SSE41_OP">SSE41_OP</a>(pminsd),</td></tr>
<tr><th id="2941">2941</th><td>    [<var>0x3a</var>] = <a class="macro" href="#2895" title="{ { ((void*)0), gen_helper_pminuw_xmm }, (1U &lt;&lt; 19) }" data-ref="_M/SSE41_OP">SSE41_OP</a>(pminuw),</td></tr>
<tr><th id="2942">2942</th><td>    [<var>0x3b</var>] = <a class="macro" href="#2895" title="{ { ((void*)0), gen_helper_pminud_xmm }, (1U &lt;&lt; 19) }" data-ref="_M/SSE41_OP">SSE41_OP</a>(pminud),</td></tr>
<tr><th id="2943">2943</th><td>    [<var>0x3c</var>] = <a class="macro" href="#2895" title="{ { ((void*)0), gen_helper_pmaxsb_xmm }, (1U &lt;&lt; 19) }" data-ref="_M/SSE41_OP">SSE41_OP</a>(pmaxsb),</td></tr>
<tr><th id="2944">2944</th><td>    [<var>0x3d</var>] = <a class="macro" href="#2895" title="{ { ((void*)0), gen_helper_pmaxsd_xmm }, (1U &lt;&lt; 19) }" data-ref="_M/SSE41_OP">SSE41_OP</a>(pmaxsd),</td></tr>
<tr><th id="2945">2945</th><td>    [<var>0x3e</var>] = <a class="macro" href="#2895" title="{ { ((void*)0), gen_helper_pmaxuw_xmm }, (1U &lt;&lt; 19) }" data-ref="_M/SSE41_OP">SSE41_OP</a>(pmaxuw),</td></tr>
<tr><th id="2946">2946</th><td>    [<var>0x3f</var>] = <a class="macro" href="#2895" title="{ { ((void*)0), gen_helper_pmaxud_xmm }, (1U &lt;&lt; 19) }" data-ref="_M/SSE41_OP">SSE41_OP</a>(pmaxud),</td></tr>
<tr><th id="2947">2947</th><td>    [<var>0x40</var>] = <a class="macro" href="#2895" title="{ { ((void*)0), gen_helper_pmulld_xmm }, (1U &lt;&lt; 19) }" data-ref="_M/SSE41_OP">SSE41_OP</a>(pmulld),</td></tr>
<tr><th id="2948">2948</th><td>    [<var>0x41</var>] = <a class="macro" href="#2895" title="{ { ((void*)0), gen_helper_phminposuw_xmm }, (1U &lt;&lt; 19) }" data-ref="_M/SSE41_OP">SSE41_OP</a>(phminposuw),</td></tr>
<tr><th id="2949">2949</th><td>    [<var>0xdb</var>] = <a class="macro" href="#2900" title="{ { ((void*)0), gen_helper_aesimc_xmm }, (1U &lt;&lt; 25) }" data-ref="_M/AESNI_OP">AESNI_OP</a>(aesimc),</td></tr>
<tr><th id="2950">2950</th><td>    [<var>0xdc</var>] = <a class="macro" href="#2900" title="{ { ((void*)0), gen_helper_aesenc_xmm }, (1U &lt;&lt; 25) }" data-ref="_M/AESNI_OP">AESNI_OP</a>(aesenc),</td></tr>
<tr><th id="2951">2951</th><td>    [<var>0xdd</var>] = <a class="macro" href="#2900" title="{ { ((void*)0), gen_helper_aesenclast_xmm }, (1U &lt;&lt; 25) }" data-ref="_M/AESNI_OP">AESNI_OP</a>(aesenclast),</td></tr>
<tr><th id="2952">2952</th><td>    [<var>0xde</var>] = <a class="macro" href="#2900" title="{ { ((void*)0), gen_helper_aesdec_xmm }, (1U &lt;&lt; 25) }" data-ref="_M/AESNI_OP">AESNI_OP</a>(aesdec),</td></tr>
<tr><th id="2953">2953</th><td>    [<var>0xdf</var>] = <a class="macro" href="#2900" title="{ { ((void*)0), gen_helper_aesdeclast_xmm }, (1U &lt;&lt; 25) }" data-ref="_M/AESNI_OP">AESNI_OP</a>(aesdeclast),</td></tr>
<tr><th id="2954">2954</th><td>};</td></tr>
<tr><th id="2955">2955</th><td></td></tr>
<tr><th id="2956">2956</th><td><em>static</em> <em>const</em> <b>struct</b> <a class="type" href="#SSEOpHelper_eppi" title='SSEOpHelper_eppi' data-ref="SSEOpHelper_eppi">SSEOpHelper_eppi</a> <dfn class="tu decl def" id="sse_op_table7" title='sse_op_table7' data-type='const struct SSEOpHelper_eppi [256]' data-ref="sse_op_table7">sse_op_table7</dfn>[<var>256</var>] = {</td></tr>
<tr><th id="2957">2957</th><td>    [<var>0x08</var>] = <a class="macro" href="#2895" title="{ { ((void*)0), gen_helper_roundps_xmm }, (1U &lt;&lt; 19) }" data-ref="_M/SSE41_OP">SSE41_OP</a>(roundps),</td></tr>
<tr><th id="2958">2958</th><td>    [<var>0x09</var>] = <a class="macro" href="#2895" title="{ { ((void*)0), gen_helper_roundpd_xmm }, (1U &lt;&lt; 19) }" data-ref="_M/SSE41_OP">SSE41_OP</a>(roundpd),</td></tr>
<tr><th id="2959">2959</th><td>    [<var>0x0a</var>] = <a class="macro" href="#2895" title="{ { ((void*)0), gen_helper_roundss_xmm }, (1U &lt;&lt; 19) }" data-ref="_M/SSE41_OP">SSE41_OP</a>(roundss),</td></tr>
<tr><th id="2960">2960</th><td>    [<var>0x0b</var>] = <a class="macro" href="#2895" title="{ { ((void*)0), gen_helper_roundsd_xmm }, (1U &lt;&lt; 19) }" data-ref="_M/SSE41_OP">SSE41_OP</a>(roundsd),</td></tr>
<tr><th id="2961">2961</th><td>    [<var>0x0c</var>] = <a class="macro" href="#2895" title="{ { ((void*)0), gen_helper_blendps_xmm }, (1U &lt;&lt; 19) }" data-ref="_M/SSE41_OP">SSE41_OP</a>(blendps),</td></tr>
<tr><th id="2962">2962</th><td>    [<var>0x0d</var>] = <a class="macro" href="#2895" title="{ { ((void*)0), gen_helper_blendpd_xmm }, (1U &lt;&lt; 19) }" data-ref="_M/SSE41_OP">SSE41_OP</a>(blendpd),</td></tr>
<tr><th id="2963">2963</th><td>    [<var>0x0e</var>] = <a class="macro" href="#2895" title="{ { ((void*)0), gen_helper_pblendw_xmm }, (1U &lt;&lt; 19) }" data-ref="_M/SSE41_OP">SSE41_OP</a>(pblendw),</td></tr>
<tr><th id="2964">2964</th><td>    [<var>0x0f</var>] = <a class="macro" href="#2894" title="{ { gen_helper_palignr_mmx, gen_helper_palignr_xmm }, (1U &lt;&lt; 9) }" data-ref="_M/SSSE3_OP">SSSE3_OP</a>(palignr),</td></tr>
<tr><th id="2965">2965</th><td>    [<var>0x14</var>] = <a class="macro" href="#2897" title="{ { ((void*)0), ((void *)1) }, (1U &lt;&lt; 19) }" data-ref="_M/SSE41_SPECIAL">SSE41_SPECIAL</a>, <i>/* pextrb */</i></td></tr>
<tr><th id="2966">2966</th><td>    [<var>0x15</var>] = <a class="macro" href="#2897" title="{ { ((void*)0), ((void *)1) }, (1U &lt;&lt; 19) }" data-ref="_M/SSE41_SPECIAL">SSE41_SPECIAL</a>, <i>/* pextrw */</i></td></tr>
<tr><th id="2967">2967</th><td>    [<var>0x16</var>] = <a class="macro" href="#2897" title="{ { ((void*)0), ((void *)1) }, (1U &lt;&lt; 19) }" data-ref="_M/SSE41_SPECIAL">SSE41_SPECIAL</a>, <i>/* pextrd/pextrq */</i></td></tr>
<tr><th id="2968">2968</th><td>    [<var>0x17</var>] = <a class="macro" href="#2897" title="{ { ((void*)0), ((void *)1) }, (1U &lt;&lt; 19) }" data-ref="_M/SSE41_SPECIAL">SSE41_SPECIAL</a>, <i>/* extractps */</i></td></tr>
<tr><th id="2969">2969</th><td>    [<var>0x20</var>] = <a class="macro" href="#2897" title="{ { ((void*)0), ((void *)1) }, (1U &lt;&lt; 19) }" data-ref="_M/SSE41_SPECIAL">SSE41_SPECIAL</a>, <i>/* pinsrb */</i></td></tr>
<tr><th id="2970">2970</th><td>    [<var>0x21</var>] = <a class="macro" href="#2897" title="{ { ((void*)0), ((void *)1) }, (1U &lt;&lt; 19) }" data-ref="_M/SSE41_SPECIAL">SSE41_SPECIAL</a>, <i>/* insertps */</i></td></tr>
<tr><th id="2971">2971</th><td>    [<var>0x22</var>] = <a class="macro" href="#2897" title="{ { ((void*)0), ((void *)1) }, (1U &lt;&lt; 19) }" data-ref="_M/SSE41_SPECIAL">SSE41_SPECIAL</a>, <i>/* pinsrd/pinsrq */</i></td></tr>
<tr><th id="2972">2972</th><td>    [<var>0x40</var>] = <a class="macro" href="#2895" title="{ { ((void*)0), gen_helper_dpps_xmm }, (1U &lt;&lt; 19) }" data-ref="_M/SSE41_OP">SSE41_OP</a>(dpps),</td></tr>
<tr><th id="2973">2973</th><td>    [<var>0x41</var>] = <a class="macro" href="#2895" title="{ { ((void*)0), gen_helper_dppd_xmm }, (1U &lt;&lt; 19) }" data-ref="_M/SSE41_OP">SSE41_OP</a>(dppd),</td></tr>
<tr><th id="2974">2974</th><td>    [<var>0x42</var>] = <a class="macro" href="#2895" title="{ { ((void*)0), gen_helper_mpsadbw_xmm }, (1U &lt;&lt; 19) }" data-ref="_M/SSE41_OP">SSE41_OP</a>(mpsadbw),</td></tr>
<tr><th id="2975">2975</th><td>    [<var>0x44</var>] = <a class="macro" href="#2898" title="{ { ((void*)0), gen_helper_pclmulqdq_xmm }, (1U &lt;&lt; 1) }" data-ref="_M/PCLMULQDQ_OP">PCLMULQDQ_OP</a>(pclmulqdq),</td></tr>
<tr><th id="2976">2976</th><td>    [<var>0x60</var>] = <a class="macro" href="#2896" title="{ { ((void*)0), gen_helper_pcmpestrm_xmm }, (1U &lt;&lt; 20) }" data-ref="_M/SSE42_OP">SSE42_OP</a>(pcmpestrm),</td></tr>
<tr><th id="2977">2977</th><td>    [<var>0x61</var>] = <a class="macro" href="#2896" title="{ { ((void*)0), gen_helper_pcmpestri_xmm }, (1U &lt;&lt; 20) }" data-ref="_M/SSE42_OP">SSE42_OP</a>(pcmpestri),</td></tr>
<tr><th id="2978">2978</th><td>    [<var>0x62</var>] = <a class="macro" href="#2896" title="{ { ((void*)0), gen_helper_pcmpistrm_xmm }, (1U &lt;&lt; 20) }" data-ref="_M/SSE42_OP">SSE42_OP</a>(pcmpistrm),</td></tr>
<tr><th id="2979">2979</th><td>    [<var>0x63</var>] = <a class="macro" href="#2896" title="{ { ((void*)0), gen_helper_pcmpistri_xmm }, (1U &lt;&lt; 20) }" data-ref="_M/SSE42_OP">SSE42_OP</a>(pcmpistri),</td></tr>
<tr><th id="2980">2980</th><td>    [<var>0xdf</var>] = <a class="macro" href="#2900" title="{ { ((void*)0), gen_helper_aeskeygenassist_xmm }, (1U &lt;&lt; 25) }" data-ref="_M/AESNI_OP">AESNI_OP</a>(aeskeygenassist),</td></tr>
<tr><th id="2981">2981</th><td>};</td></tr>
<tr><th id="2982">2982</th><td></td></tr>
<tr><th id="2983">2983</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="gen_sse" title='gen_sse' data-type='void gen_sse(CPUX86State * env, DisasContext * s, int b, target_ulong pc_start, int rex_r)' data-ref="gen_sse">gen_sse</dfn>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a> *<dfn class="local col0 decl" id="1140env" title='env' data-type='CPUX86State *' data-ref="1140env">env</dfn>, <a class="typedef" href="#DisasContext" title='DisasContext' data-type='struct DisasContext' data-ref="DisasContext">DisasContext</a> *<dfn class="local col1 decl" id="1141s" title='s' data-type='DisasContext *' data-ref="1141s">s</dfn>, <em>int</em> <dfn class="local col2 decl" id="1142b" title='b' data-type='int' data-ref="1142b">b</dfn>,</td></tr>
<tr><th id="2984">2984</th><td>                    <a class="typedef" href="../../include/exec/cpu-defs.h.html#target_ulong" title='target_ulong' data-type='uint64_t' data-ref="target_ulong">target_ulong</a> <dfn class="local col3 decl" id="1143pc_start" title='pc_start' data-type='target_ulong' data-ref="1143pc_start">pc_start</dfn>, <em>int</em> <dfn class="local col4 decl" id="1144rex_r" title='rex_r' data-type='int' data-ref="1144rex_r">rex_r</dfn>)</td></tr>
<tr><th id="2985">2985</th><td>{</td></tr>
<tr><th id="2986">2986</th><td>    <em>int</em> <dfn class="local col5 decl" id="1145b1" title='b1' data-type='int' data-ref="1145b1">b1</dfn>, <dfn class="local col6 decl" id="1146op1_offset" title='op1_offset' data-type='int' data-ref="1146op1_offset">op1_offset</dfn>, <dfn class="local col7 decl" id="1147op2_offset" title='op2_offset' data-type='int' data-ref="1147op2_offset">op2_offset</dfn>, <dfn class="local col8 decl" id="1148is_xmm" title='is_xmm' data-type='int' data-ref="1148is_xmm">is_xmm</dfn>, <dfn class="local col9 decl" id="1149val" title='val' data-type='int' data-ref="1149val">val</dfn>;</td></tr>
<tr><th id="2987">2987</th><td>    <em>int</em> <dfn class="local col0 decl" id="1150modrm" title='modrm' data-type='int' data-ref="1150modrm">modrm</dfn>, <dfn class="local col1 decl" id="1151mod" title='mod' data-type='int' data-ref="1151mod">mod</dfn>, <dfn class="local col2 decl" id="1152rm" title='rm' data-type='int' data-ref="1152rm">rm</dfn>, <dfn class="local col3 decl" id="1153reg" title='reg' data-type='int' data-ref="1153reg">reg</dfn>;</td></tr>
<tr><th id="2988">2988</th><td>    <a class="typedef" href="#SSEFunc_0_epp" title='SSEFunc_0_epp' data-type='void (*)(TCGv_ptr, TCGv_ptr, TCGv_ptr)' data-ref="SSEFunc_0_epp">SSEFunc_0_epp</a> <dfn class="local col4 decl" id="1154sse_fn_epp" title='sse_fn_epp' data-type='SSEFunc_0_epp' data-ref="1154sse_fn_epp">sse_fn_epp</dfn>;</td></tr>
<tr><th id="2989">2989</th><td>    <a class="typedef" href="#SSEFunc_0_eppi" title='SSEFunc_0_eppi' data-type='void (*)(TCGv_ptr, TCGv_ptr, TCGv_ptr, TCGv_i32)' data-ref="SSEFunc_0_eppi">SSEFunc_0_eppi</a> <dfn class="local col5 decl" id="1155sse_fn_eppi" title='sse_fn_eppi' data-type='SSEFunc_0_eppi' data-ref="1155sse_fn_eppi">sse_fn_eppi</dfn>;</td></tr>
<tr><th id="2990">2990</th><td>    <a class="typedef" href="#SSEFunc_0_ppi" title='SSEFunc_0_ppi' data-type='void (*)(TCGv_ptr, TCGv_ptr, TCGv_i32)' data-ref="SSEFunc_0_ppi">SSEFunc_0_ppi</a> <dfn class="local col6 decl" id="1156sse_fn_ppi" title='sse_fn_ppi' data-type='SSEFunc_0_ppi' data-ref="1156sse_fn_ppi">sse_fn_ppi</dfn>;</td></tr>
<tr><th id="2991">2991</th><td>    <a class="typedef" href="#SSEFunc_0_eppt" title='SSEFunc_0_eppt' data-type='void (*)(TCGv_ptr, TCGv_ptr, TCGv_ptr, TCGv_i64)' data-ref="SSEFunc_0_eppt">SSEFunc_0_eppt</a> <dfn class="local col7 decl" id="1157sse_fn_eppt" title='sse_fn_eppt' data-type='SSEFunc_0_eppt' data-ref="1157sse_fn_eppt">sse_fn_eppt</dfn>;</td></tr>
<tr><th id="2992">2992</th><td>    <a class="typedef" href="../../tcg/tcg.h.html#TCGMemOp" title='TCGMemOp' data-type='enum TCGMemOp' data-ref="TCGMemOp">TCGMemOp</a> <dfn class="local col8 decl" id="1158ot" title='ot' data-type='TCGMemOp' data-ref="1158ot">ot</dfn>;</td></tr>
<tr><th id="2993">2993</th><td></td></tr>
<tr><th id="2994">2994</th><td>    <a class="local col2 ref" href="#1142b" title='b' data-ref="1142b">b</a> &amp;= <var>0xff</var>;</td></tr>
<tr><th id="2995">2995</th><td>    <b>if</b> (<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>-&gt;<a class="tu ref" href="#DisasContext::prefix" title='DisasContext::prefix' data-use='r' data-ref="DisasContext::prefix">prefix</a> &amp; <a class="macro" href="#38" title="0x08" data-ref="_M/PREFIX_DATA">PREFIX_DATA</a>)</td></tr>
<tr><th id="2996">2996</th><td>        <a class="local col5 ref" href="#1145b1" title='b1' data-ref="1145b1">b1</a> = <var>1</var>;</td></tr>
<tr><th id="2997">2997</th><td>    <b>else</b> <b>if</b> (<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>-&gt;<a class="tu ref" href="#DisasContext::prefix" title='DisasContext::prefix' data-use='r' data-ref="DisasContext::prefix">prefix</a> &amp; <a class="macro" href="#35" title="0x01" data-ref="_M/PREFIX_REPZ">PREFIX_REPZ</a>)</td></tr>
<tr><th id="2998">2998</th><td>        <a class="local col5 ref" href="#1145b1" title='b1' data-ref="1145b1">b1</a> = <var>2</var>;</td></tr>
<tr><th id="2999">2999</th><td>    <b>else</b> <b>if</b> (<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>-&gt;<a class="tu ref" href="#DisasContext::prefix" title='DisasContext::prefix' data-use='r' data-ref="DisasContext::prefix">prefix</a> &amp; <a class="macro" href="#36" title="0x02" data-ref="_M/PREFIX_REPNZ">PREFIX_REPNZ</a>)</td></tr>
<tr><th id="3000">3000</th><td>        <a class="local col5 ref" href="#1145b1" title='b1' data-ref="1145b1">b1</a> = <var>3</var>;</td></tr>
<tr><th id="3001">3001</th><td>    <b>else</b></td></tr>
<tr><th id="3002">3002</th><td>        <a class="local col5 ref" href="#1145b1" title='b1' data-ref="1145b1">b1</a> = <var>0</var>;</td></tr>
<tr><th id="3003">3003</th><td>    <a class="local col4 ref" href="#1154sse_fn_epp" title='sse_fn_epp' data-ref="1154sse_fn_epp">sse_fn_epp</a> = <a class="tu ref" href="#sse_op_table1" title='sse_op_table1' data-use='r' data-ref="sse_op_table1">sse_op_table1</a>[<a class="local col2 ref" href="#1142b" title='b' data-ref="1142b">b</a>][<a class="local col5 ref" href="#1145b1" title='b1' data-ref="1145b1">b1</a>];</td></tr>
<tr><th id="3004">3004</th><td>    <b>if</b> (!<a class="local col4 ref" href="#1154sse_fn_epp" title='sse_fn_epp' data-ref="1154sse_fn_epp">sse_fn_epp</a>) {</td></tr>
<tr><th id="3005">3005</th><td>        <b>goto</b> <a class="lbl" href="#1159unknown_op" data-ref="1159unknown_op">unknown_op</a>;</td></tr>
<tr><th id="3006">3006</th><td>    }</td></tr>
<tr><th id="3007">3007</th><td>    <b>if</b> ((<a class="local col2 ref" href="#1142b" title='b' data-ref="1142b">b</a> &lt;= <var>0x5f</var> &amp;&amp; <a class="local col2 ref" href="#1142b" title='b' data-ref="1142b">b</a> &gt;= <var>0x10</var>) || <a class="local col2 ref" href="#1142b" title='b' data-ref="1142b">b</a> == <var>0xc6</var> || <a class="local col2 ref" href="#1142b" title='b' data-ref="1142b">b</a> == <var>0xc2</var>) {</td></tr>
<tr><th id="3008">3008</th><td>        <a class="local col8 ref" href="#1148is_xmm" title='is_xmm' data-ref="1148is_xmm">is_xmm</a> = <var>1</var>;</td></tr>
<tr><th id="3009">3009</th><td>    } <b>else</b> {</td></tr>
<tr><th id="3010">3010</th><td>        <b>if</b> (<a class="local col5 ref" href="#1145b1" title='b1' data-ref="1145b1">b1</a> == <var>0</var>) {</td></tr>
<tr><th id="3011">3011</th><td>            <i>/* MMX case */</i></td></tr>
<tr><th id="3012">3012</th><td>            <a class="local col8 ref" href="#1148is_xmm" title='is_xmm' data-ref="1148is_xmm">is_xmm</a> = <var>0</var>;</td></tr>
<tr><th id="3013">3013</th><td>        } <b>else</b> {</td></tr>
<tr><th id="3014">3014</th><td>            <a class="local col8 ref" href="#1148is_xmm" title='is_xmm' data-ref="1148is_xmm">is_xmm</a> = <var>1</var>;</td></tr>
<tr><th id="3015">3015</th><td>        }</td></tr>
<tr><th id="3016">3016</th><td>    }</td></tr>
<tr><th id="3017">3017</th><td>    <i>/* simple MMX/SSE operation */</i></td></tr>
<tr><th id="3018">3018</th><td>    <b>if</b> (<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>-&gt;<a class="tu ref" href="#DisasContext::flags" title='DisasContext::flags' data-use='r' data-ref="DisasContext::flags">flags</a> &amp; <a class="macro" href="cpu.h.html#175" title="(1 &lt;&lt; 11)" data-ref="_M/HF_TS_MASK">HF_TS_MASK</a>) {</td></tr>
<tr><th id="3019">3019</th><td>        <a class="tu ref" href="#gen_exception" title='gen_exception' data-use='c' data-ref="gen_exception">gen_exception</a>(<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>, <a class="macro" href="cpu.h.html#688" title="7" data-ref="_M/EXCP07_PREX">EXCP07_PREX</a>, <a class="local col3 ref" href="#1143pc_start" title='pc_start' data-ref="1143pc_start">pc_start</a> - <a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>);</td></tr>
<tr><th id="3020">3020</th><td>        <b>return</b>;</td></tr>
<tr><th id="3021">3021</th><td>    }</td></tr>
<tr><th id="3022">3022</th><td>    <b>if</b> (<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>-&gt;<a class="tu ref" href="#DisasContext::flags" title='DisasContext::flags' data-use='r' data-ref="DisasContext::flags">flags</a> &amp; <a class="macro" href="cpu.h.html#174" title="(1 &lt;&lt; 10)" data-ref="_M/HF_EM_MASK">HF_EM_MASK</a>) {</td></tr>
<tr><th id="3023">3023</th><td>    <dfn class="lbl" id="1160illegal_op" data-ref="1160illegal_op">illegal_op</dfn>:</td></tr>
<tr><th id="3024">3024</th><td>        <a class="tu ref" href="#gen_illegal_opcode" title='gen_illegal_opcode' data-use='c' data-ref="gen_illegal_opcode">gen_illegal_opcode</a>(<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>);</td></tr>
<tr><th id="3025">3025</th><td>        <b>return</b>;</td></tr>
<tr><th id="3026">3026</th><td>    }</td></tr>
<tr><th id="3027">3027</th><td>    <b>if</b> (<a class="local col8 ref" href="#1148is_xmm" title='is_xmm' data-ref="1148is_xmm">is_xmm</a></td></tr>
<tr><th id="3028">3028</th><td>        &amp;&amp; !(<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>-&gt;<a class="tu ref" href="#DisasContext::flags" title='DisasContext::flags' data-use='r' data-ref="DisasContext::flags">flags</a> &amp; <a class="macro" href="cpu.h.html#185" title="(1 &lt;&lt; 22)" data-ref="_M/HF_OSFXSR_MASK">HF_OSFXSR_MASK</a>)</td></tr>
<tr><th id="3029">3029</th><td>        &amp;&amp; ((<a class="local col2 ref" href="#1142b" title='b' data-ref="1142b">b</a> != <var>0x38</var> &amp;&amp; <a class="local col2 ref" href="#1142b" title='b' data-ref="1142b">b</a> != <var>0x3a</var>) || (<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>-&gt;<a class="tu ref" href="#DisasContext::prefix" title='DisasContext::prefix' data-use='r' data-ref="DisasContext::prefix">prefix</a> &amp; <a class="macro" href="#38" title="0x08" data-ref="_M/PREFIX_DATA">PREFIX_DATA</a>))) {</td></tr>
<tr><th id="3030">3030</th><td>        <b>goto</b> <a class="lbl" href="#1159unknown_op" data-ref="1159unknown_op">unknown_op</a>;</td></tr>
<tr><th id="3031">3031</th><td>    }</td></tr>
<tr><th id="3032">3032</th><td>    <b>if</b> (<a class="local col2 ref" href="#1142b" title='b' data-ref="1142b">b</a> == <var>0x0e</var>) {</td></tr>
<tr><th id="3033">3033</th><td>        <b>if</b> (!(<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cpuid_ext2_features" title='DisasContext::cpuid_ext2_features' data-use='r' data-ref="DisasContext::cpuid_ext2_features">cpuid_ext2_features</a> &amp; <a class="macro" href="cpu.h.html#561" title="(1U &lt;&lt; 31)" data-ref="_M/CPUID_EXT2_3DNOW">CPUID_EXT2_3DNOW</a>)) {</td></tr>
<tr><th id="3034">3034</th><td>            <i>/* If we were fully decoding this we might use illegal_op.  */</i></td></tr>
<tr><th id="3035">3035</th><td>            <b>goto</b> <a class="lbl" href="#1159unknown_op" data-ref="1159unknown_op">unknown_op</a>;</td></tr>
<tr><th id="3036">3036</th><td>        }</td></tr>
<tr><th id="3037">3037</th><td>        <i>/* femms */</i></td></tr>
<tr><th id="3038">3038</th><td>        <a class="ref" href="helper.h.html#211" title='gen_helper_emms' data-ref="gen_helper_emms">gen_helper_emms</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>);</td></tr>
<tr><th id="3039">3039</th><td>        <b>return</b>;</td></tr>
<tr><th id="3040">3040</th><td>    }</td></tr>
<tr><th id="3041">3041</th><td>    <b>if</b> (<a class="local col2 ref" href="#1142b" title='b' data-ref="1142b">b</a> == <var>0x77</var>) {</td></tr>
<tr><th id="3042">3042</th><td>        <i>/* emms */</i></td></tr>
<tr><th id="3043">3043</th><td>        <a class="ref" href="helper.h.html#211" title='gen_helper_emms' data-ref="gen_helper_emms">gen_helper_emms</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>);</td></tr>
<tr><th id="3044">3044</th><td>        <b>return</b>;</td></tr>
<tr><th id="3045">3045</th><td>    }</td></tr>
<tr><th id="3046">3046</th><td>    <i>/* prepare MMX state (XXX: optimize by storing fptt and fptags in</i></td></tr>
<tr><th id="3047">3047</th><td><i>       the static cpu state) */</i></td></tr>
<tr><th id="3048">3048</th><td>    <b>if</b> (!<a class="local col8 ref" href="#1148is_xmm" title='is_xmm' data-ref="1148is_xmm">is_xmm</a>) {</td></tr>
<tr><th id="3049">3049</th><td>        <a class="ref" href="helper.h.html#210" title='gen_helper_enter_mmx' data-ref="gen_helper_enter_mmx">gen_helper_enter_mmx</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>);</td></tr>
<tr><th id="3050">3050</th><td>    }</td></tr>
<tr><th id="3051">3051</th><td></td></tr>
<tr><th id="3052">3052</th><td>    <a class="local col0 ref" href="#1150modrm" title='modrm' data-ref="1150modrm">modrm</a> = <a class="ref" href="../../include/exec/cpu_ldst_template.h.html#112" title='cpu_ldub_code' data-ref="cpu_ldub_code">cpu_ldub_code</a>(<a class="local col0 ref" href="#1140env" title='env' data-ref="1140env">env</a>, <a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='w' data-ref="DisasContext::pc">pc</a>++);</td></tr>
<tr><th id="3053">3053</th><td>    <a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a> = ((<a class="local col0 ref" href="#1150modrm" title='modrm' data-ref="1150modrm">modrm</a> &gt;&gt; <var>3</var>) &amp; <var>7</var>);</td></tr>
<tr><th id="3054">3054</th><td>    <b>if</b> (<a class="local col8 ref" href="#1148is_xmm" title='is_xmm' data-ref="1148is_xmm">is_xmm</a>)</td></tr>
<tr><th id="3055">3055</th><td>        <a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a> |= <a class="local col4 ref" href="#1144rex_r" title='rex_r' data-ref="1144rex_r">rex_r</a>;</td></tr>
<tr><th id="3056">3056</th><td>    <a class="local col1 ref" href="#1151mod" title='mod' data-ref="1151mod">mod</a> = (<a class="local col0 ref" href="#1150modrm" title='modrm' data-ref="1150modrm">modrm</a> &gt;&gt; <var>6</var>) &amp; <var>3</var>;</td></tr>
<tr><th id="3057">3057</th><td>    <b>if</b> (<a class="local col4 ref" href="#1154sse_fn_epp" title='sse_fn_epp' data-ref="1154sse_fn_epp">sse_fn_epp</a> == <a class="macro" href="#2664" title="((void *)1)" data-ref="_M/SSE_SPECIAL">SSE_SPECIAL</a>) {</td></tr>
<tr><th id="3058">3058</th><td>        <a class="local col2 ref" href="#1142b" title='b' data-ref="1142b">b</a> |= (<a class="local col5 ref" href="#1145b1" title='b1' data-ref="1145b1">b1</a> &lt;&lt; <var>8</var>);</td></tr>
<tr><th id="3059">3059</th><td>        <b>switch</b>(<a class="local col2 ref" href="#1142b" title='b' data-ref="1142b">b</a>) {</td></tr>
<tr><th id="3060">3060</th><td>        <b>case</b> <var>0x0e7</var>: <i>/* movntq */</i></td></tr>
<tr><th id="3061">3061</th><td>            <b>if</b> (<a class="local col1 ref" href="#1151mod" title='mod' data-ref="1151mod">mod</a> == <var>3</var>) {</td></tr>
<tr><th id="3062">3062</th><td>                <b>goto</b> <a class="lbl" href="#1160illegal_op" data-ref="1160illegal_op">illegal_op</a>;</td></tr>
<tr><th id="3063">3063</th><td>            }</td></tr>
<tr><th id="3064">3064</th><td>            <a class="tu ref" href="#gen_lea_modrm" title='gen_lea_modrm' data-use='c' data-ref="gen_lea_modrm">gen_lea_modrm</a>(<a class="local col0 ref" href="#1140env" title='env' data-ref="1140env">env</a>, <a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>, <a class="local col0 ref" href="#1150modrm" title='modrm' data-ref="1150modrm">modrm</a>);</td></tr>
<tr><th id="3065">3065</th><td>            <a class="tu ref" href="#gen_stq_env_A0" title='gen_stq_env_A0' data-use='c' data-ref="gen_stq_env_A0">gen_stq_env_A0</a>(<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>, <span class="macro" title="__builtin_offsetof(CPUX86State, fpregs[reg].mmx)" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>, fpregs[<a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a>].mmx));</td></tr>
<tr><th id="3066">3066</th><td>            <b>break</b>;</td></tr>
<tr><th id="3067">3067</th><td>        <b>case</b> <var>0x1e7</var>: <i>/* movntdq */</i></td></tr>
<tr><th id="3068">3068</th><td>        <b>case</b> <var>0x02b</var>: <i>/* movntps */</i></td></tr>
<tr><th id="3069">3069</th><td>        <b>case</b> <var>0x12b</var>: <i>/* movntps */</i></td></tr>
<tr><th id="3070">3070</th><td>            <b>if</b> (<a class="local col1 ref" href="#1151mod" title='mod' data-ref="1151mod">mod</a> == <var>3</var>)</td></tr>
<tr><th id="3071">3071</th><td>                <b>goto</b> <a class="lbl" href="#1160illegal_op" data-ref="1160illegal_op">illegal_op</a>;</td></tr>
<tr><th id="3072">3072</th><td>            <a class="tu ref" href="#gen_lea_modrm" title='gen_lea_modrm' data-use='c' data-ref="gen_lea_modrm">gen_lea_modrm</a>(<a class="local col0 ref" href="#1140env" title='env' data-ref="1140env">env</a>, <a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>, <a class="local col0 ref" href="#1150modrm" title='modrm' data-ref="1150modrm">modrm</a>);</td></tr>
<tr><th id="3073">3073</th><td>            <a class="tu ref" href="#gen_sto_env_A0" title='gen_sto_env_A0' data-use='c' data-ref="gen_sto_env_A0">gen_sto_env_A0</a>(<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>, <span class="macro" title="__builtin_offsetof(CPUX86State, xmm_regs[reg])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>, xmm_regs[<a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a>]));</td></tr>
<tr><th id="3074">3074</th><td>            <b>break</b>;</td></tr>
<tr><th id="3075">3075</th><td>        <b>case</b> <var>0x3f0</var>: <i>/* lddqu */</i></td></tr>
<tr><th id="3076">3076</th><td>            <b>if</b> (<a class="local col1 ref" href="#1151mod" title='mod' data-ref="1151mod">mod</a> == <var>3</var>)</td></tr>
<tr><th id="3077">3077</th><td>                <b>goto</b> <a class="lbl" href="#1160illegal_op" data-ref="1160illegal_op">illegal_op</a>;</td></tr>
<tr><th id="3078">3078</th><td>            <a class="tu ref" href="#gen_lea_modrm" title='gen_lea_modrm' data-use='c' data-ref="gen_lea_modrm">gen_lea_modrm</a>(<a class="local col0 ref" href="#1140env" title='env' data-ref="1140env">env</a>, <a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>, <a class="local col0 ref" href="#1150modrm" title='modrm' data-ref="1150modrm">modrm</a>);</td></tr>
<tr><th id="3079">3079</th><td>            <a class="tu ref" href="#gen_ldo_env_A0" title='gen_ldo_env_A0' data-use='c' data-ref="gen_ldo_env_A0">gen_ldo_env_A0</a>(<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>, <span class="macro" title="__builtin_offsetof(CPUX86State, xmm_regs[reg])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>, xmm_regs[<a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a>]));</td></tr>
<tr><th id="3080">3080</th><td>            <b>break</b>;</td></tr>
<tr><th id="3081">3081</th><td>        <b>case</b> <var>0x22b</var>: <i>/* movntss */</i></td></tr>
<tr><th id="3082">3082</th><td>        <b>case</b> <var>0x32b</var>: <i>/* movntsd */</i></td></tr>
<tr><th id="3083">3083</th><td>            <b>if</b> (<a class="local col1 ref" href="#1151mod" title='mod' data-ref="1151mod">mod</a> == <var>3</var>)</td></tr>
<tr><th id="3084">3084</th><td>                <b>goto</b> <a class="lbl" href="#1160illegal_op" data-ref="1160illegal_op">illegal_op</a>;</td></tr>
<tr><th id="3085">3085</th><td>            <a class="tu ref" href="#gen_lea_modrm" title='gen_lea_modrm' data-use='c' data-ref="gen_lea_modrm">gen_lea_modrm</a>(<a class="local col0 ref" href="#1140env" title='env' data-ref="1140env">env</a>, <a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>, <a class="local col0 ref" href="#1150modrm" title='modrm' data-ref="1150modrm">modrm</a>);</td></tr>
<tr><th id="3086">3086</th><td>            <b>if</b> (<a class="local col5 ref" href="#1145b1" title='b1' data-ref="1145b1">b1</a> &amp; <var>1</var>) {</td></tr>
<tr><th id="3087">3087</th><td>                <a class="tu ref" href="#gen_stq_env_A0" title='gen_stq_env_A0' data-use='c' data-ref="gen_stq_env_A0">gen_stq_env_A0</a>(<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>, <span class="macro" title="__builtin_offsetof(CPUX86State, xmm_regs[reg]._q_ZMMReg[0])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,</td></tr>
<tr><th id="3088">3088</th><td>                                           xmm_regs[<a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a>].<a class="macro" href="cpu.h.html#843" title="_q_ZMMReg[0]" data-ref="_M/ZMM_Q">ZMM_Q</a>(<var>0</var>)));</td></tr>
<tr><th id="3089">3089</th><td>            } <b>else</b> {</td></tr>
<tr><th id="3090">3090</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#925" title="tcg_gen_ld32u_i64" data-ref="_M/tcg_gen_ld32u_tl">tcg_gen_ld32u_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <span class="macro" title="__builtin_offsetof(CPUX86State, xmm_regs[reg]._l_ZMMReg[0])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,</td></tr>
<tr><th id="3091">3091</th><td>                    xmm_regs[<a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a>].<a class="macro" href="cpu.h.html#841" title="_l_ZMMReg[0]" data-ref="_M/ZMM_L">ZMM_L</a>(<var>0</var>)));</td></tr>
<tr><th id="3092">3092</th><td>                <a class="tu ref" href="#gen_op_st_v" title='gen_op_st_v' data-use='c' data-ref="gen_op_st_v">gen_op_st_v</a>(<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>, <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_32" title='TCGMemOp::MO_32' data-ref="TCGMemOp::MO_32">MO_32</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>);</td></tr>
<tr><th id="3093">3093</th><td>            }</td></tr>
<tr><th id="3094">3094</th><td>            <b>break</b>;</td></tr>
<tr><th id="3095">3095</th><td>        <b>case</b> <var>0x6e</var>: <i>/* movd mm, ea */</i></td></tr>
<tr><th id="3096">3096</th><td><u>#<span data-ppcond="3096">ifdef</span> <a class="macro" href="../../x86_64-softmmu/config-target.h.html#2" data-ref="_M/TARGET_X86_64">TARGET_X86_64</a></u></td></tr>
<tr><th id="3097">3097</th><td>            <b>if</b> (<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>-&gt;<a class="tu ref" href="#DisasContext::dflag" title='DisasContext::dflag' data-use='r' data-ref="DisasContext::dflag">dflag</a> == <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_64" title='TCGMemOp::MO_64' data-ref="TCGMemOp::MO_64">MO_64</a>) {</td></tr>
<tr><th id="3098">3098</th><td>                <a class="tu ref" href="#gen_ldst_modrm" title='gen_ldst_modrm' data-use='c' data-ref="gen_ldst_modrm">gen_ldst_modrm</a>(<a class="local col0 ref" href="#1140env" title='env' data-ref="1140env">env</a>, <a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>, <a class="local col0 ref" href="#1150modrm" title='modrm' data-ref="1150modrm">modrm</a>, <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_64" title='TCGMemOp::MO_64' data-ref="TCGMemOp::MO_64">MO_64</a>, <a class="enum" href="#OR_TMP0" title='OR_TMP0' data-ref="OR_TMP0">OR_TMP0</a>, <var>0</var>);</td></tr>
<tr><th id="3099">3099</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#931" title="tcg_gen_st_i64" data-ref="_M/tcg_gen_st_tl">tcg_gen_st_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <span class="macro" title="__builtin_offsetof(CPUX86State, fpregs[reg].mmx)" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,fpregs[<a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a>].mmx));</td></tr>
<tr><th id="3100">3100</th><td>            } <b>else</b></td></tr>
<tr><th id="3101">3101</th><td><u>#<span data-ppcond="3096">endif</span></u></td></tr>
<tr><th id="3102">3102</th><td>            {</td></tr>
<tr><th id="3103">3103</th><td>                <a class="tu ref" href="#gen_ldst_modrm" title='gen_ldst_modrm' data-use='c' data-ref="gen_ldst_modrm">gen_ldst_modrm</a>(<a class="local col0 ref" href="#1140env" title='env' data-ref="1140env">env</a>, <a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>, <a class="local col0 ref" href="#1150modrm" title='modrm' data-ref="1150modrm">modrm</a>, <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_32" title='TCGMemOp::MO_32' data-ref="TCGMemOp::MO_32">MO_32</a>, <a class="enum" href="#OR_TMP0" title='OR_TMP0' data-ref="OR_TMP0">OR_TMP0</a>, <var>0</var>);</td></tr>
<tr><th id="3104">3104</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#1133" title="tcg_gen_addi_i64(MAKE_TCGV_I64(GET_TCGV_PTR(cpu_ptr0)), MAKE_TCGV_I64(GET_TCGV_PTR(cpu_env)), (__builtin_offsetof(CPUX86State, fpregs[reg].mmx)))" data-ref="_M/tcg_gen_addi_ptr">tcg_gen_addi_ptr</a>(<a class="tu ref" href="#cpu_ptr0" title='cpu_ptr0' data-use='r' data-ref="cpu_ptr0">cpu_ptr0</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, </td></tr>
<tr><th id="3105">3105</th><td>                                 <span class="macro" title="__builtin_offsetof(CPUX86State, fpregs[reg].mmx)" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,fpregs[<a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a>].mmx));</td></tr>
<tr><th id="3106">3106</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#962" title="tcg_gen_extrl_i64_i32" data-ref="_M/tcg_gen_trunc_tl_i32">tcg_gen_trunc_tl_i32</a>(<a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="3107">3107</th><td>                <a class="ref" href="ops_sse_header.h.html#117" title='gen_helper_movl_mm_T0_mmx' data-ref="gen_helper_movl_mm_T0_mmx">gen_helper_movl_mm_T0_mmx</a>(<a class="tu ref" href="#cpu_ptr0" title='cpu_ptr0' data-use='r' data-ref="cpu_ptr0">cpu_ptr0</a>, <a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>);</td></tr>
<tr><th id="3108">3108</th><td>            }</td></tr>
<tr><th id="3109">3109</th><td>            <b>break</b>;</td></tr>
<tr><th id="3110">3110</th><td>        <b>case</b> <var>0x16e</var>: <i>/* movd xmm, ea */</i></td></tr>
<tr><th id="3111">3111</th><td><u>#<span data-ppcond="3111">ifdef</span> <a class="macro" href="../../x86_64-softmmu/config-target.h.html#2" data-ref="_M/TARGET_X86_64">TARGET_X86_64</a></u></td></tr>
<tr><th id="3112">3112</th><td>            <b>if</b> (<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>-&gt;<a class="tu ref" href="#DisasContext::dflag" title='DisasContext::dflag' data-use='r' data-ref="DisasContext::dflag">dflag</a> == <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_64" title='TCGMemOp::MO_64' data-ref="TCGMemOp::MO_64">MO_64</a>) {</td></tr>
<tr><th id="3113">3113</th><td>                <a class="tu ref" href="#gen_ldst_modrm" title='gen_ldst_modrm' data-use='c' data-ref="gen_ldst_modrm">gen_ldst_modrm</a>(<a class="local col0 ref" href="#1140env" title='env' data-ref="1140env">env</a>, <a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>, <a class="local col0 ref" href="#1150modrm" title='modrm' data-ref="1150modrm">modrm</a>, <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_64" title='TCGMemOp::MO_64' data-ref="TCGMemOp::MO_64">MO_64</a>, <a class="enum" href="#OR_TMP0" title='OR_TMP0' data-ref="OR_TMP0">OR_TMP0</a>, <var>0</var>);</td></tr>
<tr><th id="3114">3114</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#1133" title="tcg_gen_addi_i64(MAKE_TCGV_I64(GET_TCGV_PTR(cpu_ptr0)), MAKE_TCGV_I64(GET_TCGV_PTR(cpu_env)), (__builtin_offsetof(CPUX86State, xmm_regs[reg])))" data-ref="_M/tcg_gen_addi_ptr">tcg_gen_addi_ptr</a>(<a class="tu ref" href="#cpu_ptr0" title='cpu_ptr0' data-use='r' data-ref="cpu_ptr0">cpu_ptr0</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, </td></tr>
<tr><th id="3115">3115</th><td>                                 <span class="macro" title="__builtin_offsetof(CPUX86State, xmm_regs[reg])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,xmm_regs[<a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a>]));</td></tr>
<tr><th id="3116">3116</th><td>                <a class="ref" href="ops_sse_header.h.html#119" title='gen_helper_movq_mm_T0_xmm' data-ref="gen_helper_movq_mm_T0_xmm">gen_helper_movq_mm_T0_xmm</a>(<a class="tu ref" href="#cpu_ptr0" title='cpu_ptr0' data-use='r' data-ref="cpu_ptr0">cpu_ptr0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="3117">3117</th><td>            } <b>else</b></td></tr>
<tr><th id="3118">3118</th><td><u>#<span data-ppcond="3111">endif</span></u></td></tr>
<tr><th id="3119">3119</th><td>            {</td></tr>
<tr><th id="3120">3120</th><td>                <a class="tu ref" href="#gen_ldst_modrm" title='gen_ldst_modrm' data-use='c' data-ref="gen_ldst_modrm">gen_ldst_modrm</a>(<a class="local col0 ref" href="#1140env" title='env' data-ref="1140env">env</a>, <a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>, <a class="local col0 ref" href="#1150modrm" title='modrm' data-ref="1150modrm">modrm</a>, <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_32" title='TCGMemOp::MO_32' data-ref="TCGMemOp::MO_32">MO_32</a>, <a class="enum" href="#OR_TMP0" title='OR_TMP0' data-ref="OR_TMP0">OR_TMP0</a>, <var>0</var>);</td></tr>
<tr><th id="3121">3121</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#1133" title="tcg_gen_addi_i64(MAKE_TCGV_I64(GET_TCGV_PTR(cpu_ptr0)), MAKE_TCGV_I64(GET_TCGV_PTR(cpu_env)), (__builtin_offsetof(CPUX86State, xmm_regs[reg])))" data-ref="_M/tcg_gen_addi_ptr">tcg_gen_addi_ptr</a>(<a class="tu ref" href="#cpu_ptr0" title='cpu_ptr0' data-use='r' data-ref="cpu_ptr0">cpu_ptr0</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, </td></tr>
<tr><th id="3122">3122</th><td>                                 <span class="macro" title="__builtin_offsetof(CPUX86State, xmm_regs[reg])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,xmm_regs[<a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a>]));</td></tr>
<tr><th id="3123">3123</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#962" title="tcg_gen_extrl_i64_i32" data-ref="_M/tcg_gen_trunc_tl_i32">tcg_gen_trunc_tl_i32</a>(<a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="3124">3124</th><td>                <a class="ref" href="ops_sse_header.h.html#117" title='gen_helper_movl_mm_T0_xmm' data-ref="gen_helper_movl_mm_T0_xmm">gen_helper_movl_mm_T0_xmm</a>(<a class="tu ref" href="#cpu_ptr0" title='cpu_ptr0' data-use='r' data-ref="cpu_ptr0">cpu_ptr0</a>, <a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>);</td></tr>
<tr><th id="3125">3125</th><td>            }</td></tr>
<tr><th id="3126">3126</th><td>            <b>break</b>;</td></tr>
<tr><th id="3127">3127</th><td>        <b>case</b> <var>0x6f</var>: <i>/* movq mm, ea */</i></td></tr>
<tr><th id="3128">3128</th><td>            <b>if</b> (<a class="local col1 ref" href="#1151mod" title='mod' data-ref="1151mod">mod</a> != <var>3</var>) {</td></tr>
<tr><th id="3129">3129</th><td>                <a class="tu ref" href="#gen_lea_modrm" title='gen_lea_modrm' data-use='c' data-ref="gen_lea_modrm">gen_lea_modrm</a>(<a class="local col0 ref" href="#1140env" title='env' data-ref="1140env">env</a>, <a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>, <a class="local col0 ref" href="#1150modrm" title='modrm' data-ref="1150modrm">modrm</a>);</td></tr>
<tr><th id="3130">3130</th><td>                <a class="tu ref" href="#gen_ldq_env_A0" title='gen_ldq_env_A0' data-use='c' data-ref="gen_ldq_env_A0">gen_ldq_env_A0</a>(<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>, <span class="macro" title="__builtin_offsetof(CPUX86State, fpregs[reg].mmx)" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>, fpregs[<a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a>].mmx));</td></tr>
<tr><th id="3131">3131</th><td>            } <b>else</b> {</td></tr>
<tr><th id="3132">3132</th><td>                <a class="local col2 ref" href="#1152rm" title='rm' data-ref="1152rm">rm</a> = (<a class="local col0 ref" href="#1150modrm" title='modrm' data-ref="1150modrm">modrm</a> &amp; <var>7</var>);</td></tr>
<tr><th id="3133">3133</th><td>                <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_ld_i64" title='tcg_gen_ld_i64' data-ref="tcg_gen_ld_i64">tcg_gen_ld_i64</a>(<a class="tu ref" href="#cpu_tmp1_i64" title='cpu_tmp1_i64' data-use='r' data-ref="cpu_tmp1_i64">cpu_tmp1_i64</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>,</td></tr>
<tr><th id="3134">3134</th><td>                               <span class="macro" title="__builtin_offsetof(CPUX86State, fpregs[rm].mmx)" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,fpregs[<a class="local col2 ref" href="#1152rm" title='rm' data-ref="1152rm">rm</a>].mmx));</td></tr>
<tr><th id="3135">3135</th><td>                <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_st_i64" title='tcg_gen_st_i64' data-ref="tcg_gen_st_i64">tcg_gen_st_i64</a>(<a class="tu ref" href="#cpu_tmp1_i64" title='cpu_tmp1_i64' data-use='r' data-ref="cpu_tmp1_i64">cpu_tmp1_i64</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>,</td></tr>
<tr><th id="3136">3136</th><td>                               <span class="macro" title="__builtin_offsetof(CPUX86State, fpregs[reg].mmx)" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,fpregs[<a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a>].mmx));</td></tr>
<tr><th id="3137">3137</th><td>            }</td></tr>
<tr><th id="3138">3138</th><td>            <b>break</b>;</td></tr>
<tr><th id="3139">3139</th><td>        <b>case</b> <var>0x010</var>: <i>/* movups */</i></td></tr>
<tr><th id="3140">3140</th><td>        <b>case</b> <var>0x110</var>: <i>/* movupd */</i></td></tr>
<tr><th id="3141">3141</th><td>        <b>case</b> <var>0x028</var>: <i>/* movaps */</i></td></tr>
<tr><th id="3142">3142</th><td>        <b>case</b> <var>0x128</var>: <i>/* movapd */</i></td></tr>
<tr><th id="3143">3143</th><td>        <b>case</b> <var>0x16f</var>: <i>/* movdqa xmm, ea */</i></td></tr>
<tr><th id="3144">3144</th><td>        <b>case</b> <var>0x26f</var>: <i>/* movdqu xmm, ea */</i></td></tr>
<tr><th id="3145">3145</th><td>            <b>if</b> (<a class="local col1 ref" href="#1151mod" title='mod' data-ref="1151mod">mod</a> != <var>3</var>) {</td></tr>
<tr><th id="3146">3146</th><td>                <a class="tu ref" href="#gen_lea_modrm" title='gen_lea_modrm' data-use='c' data-ref="gen_lea_modrm">gen_lea_modrm</a>(<a class="local col0 ref" href="#1140env" title='env' data-ref="1140env">env</a>, <a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>, <a class="local col0 ref" href="#1150modrm" title='modrm' data-ref="1150modrm">modrm</a>);</td></tr>
<tr><th id="3147">3147</th><td>                <a class="tu ref" href="#gen_ldo_env_A0" title='gen_ldo_env_A0' data-use='c' data-ref="gen_ldo_env_A0">gen_ldo_env_A0</a>(<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>, <span class="macro" title="__builtin_offsetof(CPUX86State, xmm_regs[reg])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>, xmm_regs[<a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a>]));</td></tr>
<tr><th id="3148">3148</th><td>            } <b>else</b> {</td></tr>
<tr><th id="3149">3149</th><td>                <a class="local col2 ref" href="#1152rm" title='rm' data-ref="1152rm">rm</a> = (<a class="local col0 ref" href="#1150modrm" title='modrm' data-ref="1150modrm">modrm</a> &amp; <var>7</var>) | <a class="macro" href="#45" title="((s)-&gt;rex_b)" data-ref="_M/REX_B">REX_B</a>(<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>);</td></tr>
<tr><th id="3150">3150</th><td>                <a class="tu ref" href="#gen_op_movo" title='gen_op_movo' data-use='c' data-ref="gen_op_movo">gen_op_movo</a>(<span class="macro" title="__builtin_offsetof(CPUX86State, xmm_regs[reg])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,xmm_regs[<a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a>]),</td></tr>
<tr><th id="3151">3151</th><td>                            <span class="macro" title="__builtin_offsetof(CPUX86State, xmm_regs[rm])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,xmm_regs[<a class="local col2 ref" href="#1152rm" title='rm' data-ref="1152rm">rm</a>]));</td></tr>
<tr><th id="3152">3152</th><td>            }</td></tr>
<tr><th id="3153">3153</th><td>            <b>break</b>;</td></tr>
<tr><th id="3154">3154</th><td>        <b>case</b> <var>0x210</var>: <i>/* movss xmm, ea */</i></td></tr>
<tr><th id="3155">3155</th><td>            <b>if</b> (<a class="local col1 ref" href="#1151mod" title='mod' data-ref="1151mod">mod</a> != <var>3</var>) {</td></tr>
<tr><th id="3156">3156</th><td>                <a class="tu ref" href="#gen_lea_modrm" title='gen_lea_modrm' data-use='c' data-ref="gen_lea_modrm">gen_lea_modrm</a>(<a class="local col0 ref" href="#1140env" title='env' data-ref="1140env">env</a>, <a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>, <a class="local col0 ref" href="#1150modrm" title='modrm' data-ref="1150modrm">modrm</a>);</td></tr>
<tr><th id="3157">3157</th><td>                <a class="tu ref" href="#gen_op_ld_v" title='gen_op_ld_v' data-use='c' data-ref="gen_op_ld_v">gen_op_ld_v</a>(<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>, <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_32" title='TCGMemOp::MO_32' data-ref="TCGMemOp::MO_32">MO_32</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>);</td></tr>
<tr><th id="3158">3158</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#930" title="tcg_gen_st32_i64" data-ref="_M/tcg_gen_st32_tl">tcg_gen_st32_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <span class="macro" title="__builtin_offsetof(CPUX86State, xmm_regs[reg]._l_ZMMReg[0])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,xmm_regs[<a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a>].<a class="macro" href="cpu.h.html#841" title="_l_ZMMReg[0]" data-ref="_M/ZMM_L">ZMM_L</a>(<var>0</var>)));</td></tr>
<tr><th id="3159">3159</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#919" title="tcg_gen_movi_i64" data-ref="_M/tcg_gen_movi_tl">tcg_gen_movi_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <var>0</var>);</td></tr>
<tr><th id="3160">3160</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#930" title="tcg_gen_st32_i64" data-ref="_M/tcg_gen_st32_tl">tcg_gen_st32_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <span class="macro" title="__builtin_offsetof(CPUX86State, xmm_regs[reg]._l_ZMMReg[1])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,xmm_regs[<a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a>].<a class="macro" href="cpu.h.html#841" title="_l_ZMMReg[1]" data-ref="_M/ZMM_L">ZMM_L</a>(<var>1</var>)));</td></tr>
<tr><th id="3161">3161</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#930" title="tcg_gen_st32_i64" data-ref="_M/tcg_gen_st32_tl">tcg_gen_st32_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <span class="macro" title="__builtin_offsetof(CPUX86State, xmm_regs[reg]._l_ZMMReg[2])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,xmm_regs[<a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a>].<a class="macro" href="cpu.h.html#841" title="_l_ZMMReg[2]" data-ref="_M/ZMM_L">ZMM_L</a>(<var>2</var>)));</td></tr>
<tr><th id="3162">3162</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#930" title="tcg_gen_st32_i64" data-ref="_M/tcg_gen_st32_tl">tcg_gen_st32_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <span class="macro" title="__builtin_offsetof(CPUX86State, xmm_regs[reg]._l_ZMMReg[3])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,xmm_regs[<a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a>].<a class="macro" href="cpu.h.html#841" title="_l_ZMMReg[3]" data-ref="_M/ZMM_L">ZMM_L</a>(<var>3</var>)));</td></tr>
<tr><th id="3163">3163</th><td>            } <b>else</b> {</td></tr>
<tr><th id="3164">3164</th><td>                <a class="local col2 ref" href="#1152rm" title='rm' data-ref="1152rm">rm</a> = (<a class="local col0 ref" href="#1150modrm" title='modrm' data-ref="1150modrm">modrm</a> &amp; <var>7</var>) | <a class="macro" href="#45" title="((s)-&gt;rex_b)" data-ref="_M/REX_B">REX_B</a>(<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>);</td></tr>
<tr><th id="3165">3165</th><td>                <a class="tu ref" href="#gen_op_movl" title='gen_op_movl' data-use='c' data-ref="gen_op_movl">gen_op_movl</a>(<span class="macro" title="__builtin_offsetof(CPUX86State, xmm_regs[reg]._l_ZMMReg[0])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,xmm_regs[<a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a>].<a class="macro" href="cpu.h.html#841" title="_l_ZMMReg[0]" data-ref="_M/ZMM_L">ZMM_L</a>(<var>0</var>)),</td></tr>
<tr><th id="3166">3166</th><td>                            <span class="macro" title="__builtin_offsetof(CPUX86State, xmm_regs[rm]._l_ZMMReg[0])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,xmm_regs[<a class="local col2 ref" href="#1152rm" title='rm' data-ref="1152rm">rm</a>].<a class="macro" href="cpu.h.html#841" title="_l_ZMMReg[0]" data-ref="_M/ZMM_L">ZMM_L</a>(<var>0</var>)));</td></tr>
<tr><th id="3167">3167</th><td>            }</td></tr>
<tr><th id="3168">3168</th><td>            <b>break</b>;</td></tr>
<tr><th id="3169">3169</th><td>        <b>case</b> <var>0x310</var>: <i>/* movsd xmm, ea */</i></td></tr>
<tr><th id="3170">3170</th><td>            <b>if</b> (<a class="local col1 ref" href="#1151mod" title='mod' data-ref="1151mod">mod</a> != <var>3</var>) {</td></tr>
<tr><th id="3171">3171</th><td>                <a class="tu ref" href="#gen_lea_modrm" title='gen_lea_modrm' data-use='c' data-ref="gen_lea_modrm">gen_lea_modrm</a>(<a class="local col0 ref" href="#1140env" title='env' data-ref="1140env">env</a>, <a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>, <a class="local col0 ref" href="#1150modrm" title='modrm' data-ref="1150modrm">modrm</a>);</td></tr>
<tr><th id="3172">3172</th><td>                <a class="tu ref" href="#gen_ldq_env_A0" title='gen_ldq_env_A0' data-use='c' data-ref="gen_ldq_env_A0">gen_ldq_env_A0</a>(<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>, <span class="macro" title="__builtin_offsetof(CPUX86State, xmm_regs[reg]._q_ZMMReg[0])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,</td></tr>
<tr><th id="3173">3173</th><td>                                           xmm_regs[<a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a>].<a class="macro" href="cpu.h.html#843" title="_q_ZMMReg[0]" data-ref="_M/ZMM_Q">ZMM_Q</a>(<var>0</var>)));</td></tr>
<tr><th id="3174">3174</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#919" title="tcg_gen_movi_i64" data-ref="_M/tcg_gen_movi_tl">tcg_gen_movi_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <var>0</var>);</td></tr>
<tr><th id="3175">3175</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#930" title="tcg_gen_st32_i64" data-ref="_M/tcg_gen_st32_tl">tcg_gen_st32_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <span class="macro" title="__builtin_offsetof(CPUX86State, xmm_regs[reg]._l_ZMMReg[2])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,xmm_regs[<a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a>].<a class="macro" href="cpu.h.html#841" title="_l_ZMMReg[2]" data-ref="_M/ZMM_L">ZMM_L</a>(<var>2</var>)));</td></tr>
<tr><th id="3176">3176</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#930" title="tcg_gen_st32_i64" data-ref="_M/tcg_gen_st32_tl">tcg_gen_st32_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <span class="macro" title="__builtin_offsetof(CPUX86State, xmm_regs[reg]._l_ZMMReg[3])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,xmm_regs[<a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a>].<a class="macro" href="cpu.h.html#841" title="_l_ZMMReg[3]" data-ref="_M/ZMM_L">ZMM_L</a>(<var>3</var>)));</td></tr>
<tr><th id="3177">3177</th><td>            } <b>else</b> {</td></tr>
<tr><th id="3178">3178</th><td>                <a class="local col2 ref" href="#1152rm" title='rm' data-ref="1152rm">rm</a> = (<a class="local col0 ref" href="#1150modrm" title='modrm' data-ref="1150modrm">modrm</a> &amp; <var>7</var>) | <a class="macro" href="#45" title="((s)-&gt;rex_b)" data-ref="_M/REX_B">REX_B</a>(<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>);</td></tr>
<tr><th id="3179">3179</th><td>                <a class="tu ref" href="#gen_op_movq" title='gen_op_movq' data-use='c' data-ref="gen_op_movq">gen_op_movq</a>(<span class="macro" title="__builtin_offsetof(CPUX86State, xmm_regs[reg]._q_ZMMReg[0])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,xmm_regs[<a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a>].<a class="macro" href="cpu.h.html#843" title="_q_ZMMReg[0]" data-ref="_M/ZMM_Q">ZMM_Q</a>(<var>0</var>)),</td></tr>
<tr><th id="3180">3180</th><td>                            <span class="macro" title="__builtin_offsetof(CPUX86State, xmm_regs[rm]._q_ZMMReg[0])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,xmm_regs[<a class="local col2 ref" href="#1152rm" title='rm' data-ref="1152rm">rm</a>].<a class="macro" href="cpu.h.html#843" title="_q_ZMMReg[0]" data-ref="_M/ZMM_Q">ZMM_Q</a>(<var>0</var>)));</td></tr>
<tr><th id="3181">3181</th><td>            }</td></tr>
<tr><th id="3182">3182</th><td>            <b>break</b>;</td></tr>
<tr><th id="3183">3183</th><td>        <b>case</b> <var>0x012</var>: <i>/* movlps */</i></td></tr>
<tr><th id="3184">3184</th><td>        <b>case</b> <var>0x112</var>: <i>/* movlpd */</i></td></tr>
<tr><th id="3185">3185</th><td>            <b>if</b> (<a class="local col1 ref" href="#1151mod" title='mod' data-ref="1151mod">mod</a> != <var>3</var>) {</td></tr>
<tr><th id="3186">3186</th><td>                <a class="tu ref" href="#gen_lea_modrm" title='gen_lea_modrm' data-use='c' data-ref="gen_lea_modrm">gen_lea_modrm</a>(<a class="local col0 ref" href="#1140env" title='env' data-ref="1140env">env</a>, <a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>, <a class="local col0 ref" href="#1150modrm" title='modrm' data-ref="1150modrm">modrm</a>);</td></tr>
<tr><th id="3187">3187</th><td>                <a class="tu ref" href="#gen_ldq_env_A0" title='gen_ldq_env_A0' data-use='c' data-ref="gen_ldq_env_A0">gen_ldq_env_A0</a>(<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>, <span class="macro" title="__builtin_offsetof(CPUX86State, xmm_regs[reg]._q_ZMMReg[0])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,</td></tr>
<tr><th id="3188">3188</th><td>                                           xmm_regs[<a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a>].<a class="macro" href="cpu.h.html#843" title="_q_ZMMReg[0]" data-ref="_M/ZMM_Q">ZMM_Q</a>(<var>0</var>)));</td></tr>
<tr><th id="3189">3189</th><td>            } <b>else</b> {</td></tr>
<tr><th id="3190">3190</th><td>                <i>/* movhlps */</i></td></tr>
<tr><th id="3191">3191</th><td>                <a class="local col2 ref" href="#1152rm" title='rm' data-ref="1152rm">rm</a> = (<a class="local col0 ref" href="#1150modrm" title='modrm' data-ref="1150modrm">modrm</a> &amp; <var>7</var>) | <a class="macro" href="#45" title="((s)-&gt;rex_b)" data-ref="_M/REX_B">REX_B</a>(<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>);</td></tr>
<tr><th id="3192">3192</th><td>                <a class="tu ref" href="#gen_op_movq" title='gen_op_movq' data-use='c' data-ref="gen_op_movq">gen_op_movq</a>(<span class="macro" title="__builtin_offsetof(CPUX86State, xmm_regs[reg]._q_ZMMReg[0])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,xmm_regs[<a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a>].<a class="macro" href="cpu.h.html#843" title="_q_ZMMReg[0]" data-ref="_M/ZMM_Q">ZMM_Q</a>(<var>0</var>)),</td></tr>
<tr><th id="3193">3193</th><td>                            <span class="macro" title="__builtin_offsetof(CPUX86State, xmm_regs[rm]._q_ZMMReg[1])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,xmm_regs[<a class="local col2 ref" href="#1152rm" title='rm' data-ref="1152rm">rm</a>].<a class="macro" href="cpu.h.html#843" title="_q_ZMMReg[1]" data-ref="_M/ZMM_Q">ZMM_Q</a>(<var>1</var>)));</td></tr>
<tr><th id="3194">3194</th><td>            }</td></tr>
<tr><th id="3195">3195</th><td>            <b>break</b>;</td></tr>
<tr><th id="3196">3196</th><td>        <b>case</b> <var>0x212</var>: <i>/* movsldup */</i></td></tr>
<tr><th id="3197">3197</th><td>            <b>if</b> (<a class="local col1 ref" href="#1151mod" title='mod' data-ref="1151mod">mod</a> != <var>3</var>) {</td></tr>
<tr><th id="3198">3198</th><td>                <a class="tu ref" href="#gen_lea_modrm" title='gen_lea_modrm' data-use='c' data-ref="gen_lea_modrm">gen_lea_modrm</a>(<a class="local col0 ref" href="#1140env" title='env' data-ref="1140env">env</a>, <a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>, <a class="local col0 ref" href="#1150modrm" title='modrm' data-ref="1150modrm">modrm</a>);</td></tr>
<tr><th id="3199">3199</th><td>                <a class="tu ref" href="#gen_ldo_env_A0" title='gen_ldo_env_A0' data-use='c' data-ref="gen_ldo_env_A0">gen_ldo_env_A0</a>(<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>, <span class="macro" title="__builtin_offsetof(CPUX86State, xmm_regs[reg])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>, xmm_regs[<a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a>]));</td></tr>
<tr><th id="3200">3200</th><td>            } <b>else</b> {</td></tr>
<tr><th id="3201">3201</th><td>                <a class="local col2 ref" href="#1152rm" title='rm' data-ref="1152rm">rm</a> = (<a class="local col0 ref" href="#1150modrm" title='modrm' data-ref="1150modrm">modrm</a> &amp; <var>7</var>) | <a class="macro" href="#45" title="((s)-&gt;rex_b)" data-ref="_M/REX_B">REX_B</a>(<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>);</td></tr>
<tr><th id="3202">3202</th><td>                <a class="tu ref" href="#gen_op_movl" title='gen_op_movl' data-use='c' data-ref="gen_op_movl">gen_op_movl</a>(<span class="macro" title="__builtin_offsetof(CPUX86State, xmm_regs[reg]._l_ZMMReg[0])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,xmm_regs[<a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a>].<a class="macro" href="cpu.h.html#841" title="_l_ZMMReg[0]" data-ref="_M/ZMM_L">ZMM_L</a>(<var>0</var>)),</td></tr>
<tr><th id="3203">3203</th><td>                            <span class="macro" title="__builtin_offsetof(CPUX86State, xmm_regs[rm]._l_ZMMReg[0])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,xmm_regs[<a class="local col2 ref" href="#1152rm" title='rm' data-ref="1152rm">rm</a>].<a class="macro" href="cpu.h.html#841" title="_l_ZMMReg[0]" data-ref="_M/ZMM_L">ZMM_L</a>(<var>0</var>)));</td></tr>
<tr><th id="3204">3204</th><td>                <a class="tu ref" href="#gen_op_movl" title='gen_op_movl' data-use='c' data-ref="gen_op_movl">gen_op_movl</a>(<span class="macro" title="__builtin_offsetof(CPUX86State, xmm_regs[reg]._l_ZMMReg[2])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,xmm_regs[<a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a>].<a class="macro" href="cpu.h.html#841" title="_l_ZMMReg[2]" data-ref="_M/ZMM_L">ZMM_L</a>(<var>2</var>)),</td></tr>
<tr><th id="3205">3205</th><td>                            <span class="macro" title="__builtin_offsetof(CPUX86State, xmm_regs[rm]._l_ZMMReg[2])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,xmm_regs[<a class="local col2 ref" href="#1152rm" title='rm' data-ref="1152rm">rm</a>].<a class="macro" href="cpu.h.html#841" title="_l_ZMMReg[2]" data-ref="_M/ZMM_L">ZMM_L</a>(<var>2</var>)));</td></tr>
<tr><th id="3206">3206</th><td>            }</td></tr>
<tr><th id="3207">3207</th><td>            <a class="tu ref" href="#gen_op_movl" title='gen_op_movl' data-use='c' data-ref="gen_op_movl">gen_op_movl</a>(<span class="macro" title="__builtin_offsetof(CPUX86State, xmm_regs[reg]._l_ZMMReg[1])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,xmm_regs[<a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a>].<a class="macro" href="cpu.h.html#841" title="_l_ZMMReg[1]" data-ref="_M/ZMM_L">ZMM_L</a>(<var>1</var>)),</td></tr>
<tr><th id="3208">3208</th><td>                        <span class="macro" title="__builtin_offsetof(CPUX86State, xmm_regs[reg]._l_ZMMReg[0])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,xmm_regs[<a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a>].<a class="macro" href="cpu.h.html#841" title="_l_ZMMReg[0]" data-ref="_M/ZMM_L">ZMM_L</a>(<var>0</var>)));</td></tr>
<tr><th id="3209">3209</th><td>            <a class="tu ref" href="#gen_op_movl" title='gen_op_movl' data-use='c' data-ref="gen_op_movl">gen_op_movl</a>(<span class="macro" title="__builtin_offsetof(CPUX86State, xmm_regs[reg]._l_ZMMReg[3])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,xmm_regs[<a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a>].<a class="macro" href="cpu.h.html#841" title="_l_ZMMReg[3]" data-ref="_M/ZMM_L">ZMM_L</a>(<var>3</var>)),</td></tr>
<tr><th id="3210">3210</th><td>                        <span class="macro" title="__builtin_offsetof(CPUX86State, xmm_regs[reg]._l_ZMMReg[2])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,xmm_regs[<a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a>].<a class="macro" href="cpu.h.html#841" title="_l_ZMMReg[2]" data-ref="_M/ZMM_L">ZMM_L</a>(<var>2</var>)));</td></tr>
<tr><th id="3211">3211</th><td>            <b>break</b>;</td></tr>
<tr><th id="3212">3212</th><td>        <b>case</b> <var>0x312</var>: <i>/* movddup */</i></td></tr>
<tr><th id="3213">3213</th><td>            <b>if</b> (<a class="local col1 ref" href="#1151mod" title='mod' data-ref="1151mod">mod</a> != <var>3</var>) {</td></tr>
<tr><th id="3214">3214</th><td>                <a class="tu ref" href="#gen_lea_modrm" title='gen_lea_modrm' data-use='c' data-ref="gen_lea_modrm">gen_lea_modrm</a>(<a class="local col0 ref" href="#1140env" title='env' data-ref="1140env">env</a>, <a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>, <a class="local col0 ref" href="#1150modrm" title='modrm' data-ref="1150modrm">modrm</a>);</td></tr>
<tr><th id="3215">3215</th><td>                <a class="tu ref" href="#gen_ldq_env_A0" title='gen_ldq_env_A0' data-use='c' data-ref="gen_ldq_env_A0">gen_ldq_env_A0</a>(<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>, <span class="macro" title="__builtin_offsetof(CPUX86State, xmm_regs[reg]._q_ZMMReg[0])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,</td></tr>
<tr><th id="3216">3216</th><td>                                           xmm_regs[<a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a>].<a class="macro" href="cpu.h.html#843" title="_q_ZMMReg[0]" data-ref="_M/ZMM_Q">ZMM_Q</a>(<var>0</var>)));</td></tr>
<tr><th id="3217">3217</th><td>            } <b>else</b> {</td></tr>
<tr><th id="3218">3218</th><td>                <a class="local col2 ref" href="#1152rm" title='rm' data-ref="1152rm">rm</a> = (<a class="local col0 ref" href="#1150modrm" title='modrm' data-ref="1150modrm">modrm</a> &amp; <var>7</var>) | <a class="macro" href="#45" title="((s)-&gt;rex_b)" data-ref="_M/REX_B">REX_B</a>(<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>);</td></tr>
<tr><th id="3219">3219</th><td>                <a class="tu ref" href="#gen_op_movq" title='gen_op_movq' data-use='c' data-ref="gen_op_movq">gen_op_movq</a>(<span class="macro" title="__builtin_offsetof(CPUX86State, xmm_regs[reg]._q_ZMMReg[0])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,xmm_regs[<a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a>].<a class="macro" href="cpu.h.html#843" title="_q_ZMMReg[0]" data-ref="_M/ZMM_Q">ZMM_Q</a>(<var>0</var>)),</td></tr>
<tr><th id="3220">3220</th><td>                            <span class="macro" title="__builtin_offsetof(CPUX86State, xmm_regs[rm]._q_ZMMReg[0])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,xmm_regs[<a class="local col2 ref" href="#1152rm" title='rm' data-ref="1152rm">rm</a>].<a class="macro" href="cpu.h.html#843" title="_q_ZMMReg[0]" data-ref="_M/ZMM_Q">ZMM_Q</a>(<var>0</var>)));</td></tr>
<tr><th id="3221">3221</th><td>            }</td></tr>
<tr><th id="3222">3222</th><td>            <a class="tu ref" href="#gen_op_movq" title='gen_op_movq' data-use='c' data-ref="gen_op_movq">gen_op_movq</a>(<span class="macro" title="__builtin_offsetof(CPUX86State, xmm_regs[reg]._q_ZMMReg[1])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,xmm_regs[<a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a>].<a class="macro" href="cpu.h.html#843" title="_q_ZMMReg[1]" data-ref="_M/ZMM_Q">ZMM_Q</a>(<var>1</var>)),</td></tr>
<tr><th id="3223">3223</th><td>                        <span class="macro" title="__builtin_offsetof(CPUX86State, xmm_regs[reg]._q_ZMMReg[0])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,xmm_regs[<a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a>].<a class="macro" href="cpu.h.html#843" title="_q_ZMMReg[0]" data-ref="_M/ZMM_Q">ZMM_Q</a>(<var>0</var>)));</td></tr>
<tr><th id="3224">3224</th><td>            <b>break</b>;</td></tr>
<tr><th id="3225">3225</th><td>        <b>case</b> <var>0x016</var>: <i>/* movhps */</i></td></tr>
<tr><th id="3226">3226</th><td>        <b>case</b> <var>0x116</var>: <i>/* movhpd */</i></td></tr>
<tr><th id="3227">3227</th><td>            <b>if</b> (<a class="local col1 ref" href="#1151mod" title='mod' data-ref="1151mod">mod</a> != <var>3</var>) {</td></tr>
<tr><th id="3228">3228</th><td>                <a class="tu ref" href="#gen_lea_modrm" title='gen_lea_modrm' data-use='c' data-ref="gen_lea_modrm">gen_lea_modrm</a>(<a class="local col0 ref" href="#1140env" title='env' data-ref="1140env">env</a>, <a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>, <a class="local col0 ref" href="#1150modrm" title='modrm' data-ref="1150modrm">modrm</a>);</td></tr>
<tr><th id="3229">3229</th><td>                <a class="tu ref" href="#gen_ldq_env_A0" title='gen_ldq_env_A0' data-use='c' data-ref="gen_ldq_env_A0">gen_ldq_env_A0</a>(<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>, <span class="macro" title="__builtin_offsetof(CPUX86State, xmm_regs[reg]._q_ZMMReg[1])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,</td></tr>
<tr><th id="3230">3230</th><td>                                           xmm_regs[<a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a>].<a class="macro" href="cpu.h.html#843" title="_q_ZMMReg[1]" data-ref="_M/ZMM_Q">ZMM_Q</a>(<var>1</var>)));</td></tr>
<tr><th id="3231">3231</th><td>            } <b>else</b> {</td></tr>
<tr><th id="3232">3232</th><td>                <i>/* movlhps */</i></td></tr>
<tr><th id="3233">3233</th><td>                <a class="local col2 ref" href="#1152rm" title='rm' data-ref="1152rm">rm</a> = (<a class="local col0 ref" href="#1150modrm" title='modrm' data-ref="1150modrm">modrm</a> &amp; <var>7</var>) | <a class="macro" href="#45" title="((s)-&gt;rex_b)" data-ref="_M/REX_B">REX_B</a>(<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>);</td></tr>
<tr><th id="3234">3234</th><td>                <a class="tu ref" href="#gen_op_movq" title='gen_op_movq' data-use='c' data-ref="gen_op_movq">gen_op_movq</a>(<span class="macro" title="__builtin_offsetof(CPUX86State, xmm_regs[reg]._q_ZMMReg[1])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,xmm_regs[<a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a>].<a class="macro" href="cpu.h.html#843" title="_q_ZMMReg[1]" data-ref="_M/ZMM_Q">ZMM_Q</a>(<var>1</var>)),</td></tr>
<tr><th id="3235">3235</th><td>                            <span class="macro" title="__builtin_offsetof(CPUX86State, xmm_regs[rm]._q_ZMMReg[0])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,xmm_regs[<a class="local col2 ref" href="#1152rm" title='rm' data-ref="1152rm">rm</a>].<a class="macro" href="cpu.h.html#843" title="_q_ZMMReg[0]" data-ref="_M/ZMM_Q">ZMM_Q</a>(<var>0</var>)));</td></tr>
<tr><th id="3236">3236</th><td>            }</td></tr>
<tr><th id="3237">3237</th><td>            <b>break</b>;</td></tr>
<tr><th id="3238">3238</th><td>        <b>case</b> <var>0x216</var>: <i>/* movshdup */</i></td></tr>
<tr><th id="3239">3239</th><td>            <b>if</b> (<a class="local col1 ref" href="#1151mod" title='mod' data-ref="1151mod">mod</a> != <var>3</var>) {</td></tr>
<tr><th id="3240">3240</th><td>                <a class="tu ref" href="#gen_lea_modrm" title='gen_lea_modrm' data-use='c' data-ref="gen_lea_modrm">gen_lea_modrm</a>(<a class="local col0 ref" href="#1140env" title='env' data-ref="1140env">env</a>, <a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>, <a class="local col0 ref" href="#1150modrm" title='modrm' data-ref="1150modrm">modrm</a>);</td></tr>
<tr><th id="3241">3241</th><td>                <a class="tu ref" href="#gen_ldo_env_A0" title='gen_ldo_env_A0' data-use='c' data-ref="gen_ldo_env_A0">gen_ldo_env_A0</a>(<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>, <span class="macro" title="__builtin_offsetof(CPUX86State, xmm_regs[reg])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>, xmm_regs[<a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a>]));</td></tr>
<tr><th id="3242">3242</th><td>            } <b>else</b> {</td></tr>
<tr><th id="3243">3243</th><td>                <a class="local col2 ref" href="#1152rm" title='rm' data-ref="1152rm">rm</a> = (<a class="local col0 ref" href="#1150modrm" title='modrm' data-ref="1150modrm">modrm</a> &amp; <var>7</var>) | <a class="macro" href="#45" title="((s)-&gt;rex_b)" data-ref="_M/REX_B">REX_B</a>(<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>);</td></tr>
<tr><th id="3244">3244</th><td>                <a class="tu ref" href="#gen_op_movl" title='gen_op_movl' data-use='c' data-ref="gen_op_movl">gen_op_movl</a>(<span class="macro" title="__builtin_offsetof(CPUX86State, xmm_regs[reg]._l_ZMMReg[1])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,xmm_regs[<a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a>].<a class="macro" href="cpu.h.html#841" title="_l_ZMMReg[1]" data-ref="_M/ZMM_L">ZMM_L</a>(<var>1</var>)),</td></tr>
<tr><th id="3245">3245</th><td>                            <span class="macro" title="__builtin_offsetof(CPUX86State, xmm_regs[rm]._l_ZMMReg[1])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,xmm_regs[<a class="local col2 ref" href="#1152rm" title='rm' data-ref="1152rm">rm</a>].<a class="macro" href="cpu.h.html#841" title="_l_ZMMReg[1]" data-ref="_M/ZMM_L">ZMM_L</a>(<var>1</var>)));</td></tr>
<tr><th id="3246">3246</th><td>                <a class="tu ref" href="#gen_op_movl" title='gen_op_movl' data-use='c' data-ref="gen_op_movl">gen_op_movl</a>(<span class="macro" title="__builtin_offsetof(CPUX86State, xmm_regs[reg]._l_ZMMReg[3])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,xmm_regs[<a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a>].<a class="macro" href="cpu.h.html#841" title="_l_ZMMReg[3]" data-ref="_M/ZMM_L">ZMM_L</a>(<var>3</var>)),</td></tr>
<tr><th id="3247">3247</th><td>                            <span class="macro" title="__builtin_offsetof(CPUX86State, xmm_regs[rm]._l_ZMMReg[3])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,xmm_regs[<a class="local col2 ref" href="#1152rm" title='rm' data-ref="1152rm">rm</a>].<a class="macro" href="cpu.h.html#841" title="_l_ZMMReg[3]" data-ref="_M/ZMM_L">ZMM_L</a>(<var>3</var>)));</td></tr>
<tr><th id="3248">3248</th><td>            }</td></tr>
<tr><th id="3249">3249</th><td>            <a class="tu ref" href="#gen_op_movl" title='gen_op_movl' data-use='c' data-ref="gen_op_movl">gen_op_movl</a>(<span class="macro" title="__builtin_offsetof(CPUX86State, xmm_regs[reg]._l_ZMMReg[0])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,xmm_regs[<a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a>].<a class="macro" href="cpu.h.html#841" title="_l_ZMMReg[0]" data-ref="_M/ZMM_L">ZMM_L</a>(<var>0</var>)),</td></tr>
<tr><th id="3250">3250</th><td>                        <span class="macro" title="__builtin_offsetof(CPUX86State, xmm_regs[reg]._l_ZMMReg[1])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,xmm_regs[<a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a>].<a class="macro" href="cpu.h.html#841" title="_l_ZMMReg[1]" data-ref="_M/ZMM_L">ZMM_L</a>(<var>1</var>)));</td></tr>
<tr><th id="3251">3251</th><td>            <a class="tu ref" href="#gen_op_movl" title='gen_op_movl' data-use='c' data-ref="gen_op_movl">gen_op_movl</a>(<span class="macro" title="__builtin_offsetof(CPUX86State, xmm_regs[reg]._l_ZMMReg[2])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,xmm_regs[<a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a>].<a class="macro" href="cpu.h.html#841" title="_l_ZMMReg[2]" data-ref="_M/ZMM_L">ZMM_L</a>(<var>2</var>)),</td></tr>
<tr><th id="3252">3252</th><td>                        <span class="macro" title="__builtin_offsetof(CPUX86State, xmm_regs[reg]._l_ZMMReg[3])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,xmm_regs[<a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a>].<a class="macro" href="cpu.h.html#841" title="_l_ZMMReg[3]" data-ref="_M/ZMM_L">ZMM_L</a>(<var>3</var>)));</td></tr>
<tr><th id="3253">3253</th><td>            <b>break</b>;</td></tr>
<tr><th id="3254">3254</th><td>        <b>case</b> <var>0x178</var>:</td></tr>
<tr><th id="3255">3255</th><td>        <b>case</b> <var>0x378</var>:</td></tr>
<tr><th id="3256">3256</th><td>            {</td></tr>
<tr><th id="3257">3257</th><td>                <em>int</em> <dfn class="local col1 decl" id="1161bit_index" title='bit_index' data-type='int' data-ref="1161bit_index">bit_index</dfn>, <dfn class="local col2 decl" id="1162field_length" title='field_length' data-type='int' data-ref="1162field_length">field_length</dfn>;</td></tr>
<tr><th id="3258">3258</th><td></td></tr>
<tr><th id="3259">3259</th><td>                <b>if</b> (<a class="local col5 ref" href="#1145b1" title='b1' data-ref="1145b1">b1</a> == <var>1</var> &amp;&amp; <a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a> != <var>0</var>)</td></tr>
<tr><th id="3260">3260</th><td>                    <b>goto</b> <a class="lbl" href="#1160illegal_op" data-ref="1160illegal_op">illegal_op</a>;</td></tr>
<tr><th id="3261">3261</th><td>                <a class="local col2 ref" href="#1162field_length" title='field_length' data-ref="1162field_length">field_length</a> = <a class="ref" href="../../include/exec/cpu_ldst_template.h.html#112" title='cpu_ldub_code' data-ref="cpu_ldub_code">cpu_ldub_code</a>(<a class="local col0 ref" href="#1140env" title='env' data-ref="1140env">env</a>, <a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='w' data-ref="DisasContext::pc">pc</a>++) &amp; <var>0x3F</var>;</td></tr>
<tr><th id="3262">3262</th><td>                <a class="local col1 ref" href="#1161bit_index" title='bit_index' data-ref="1161bit_index">bit_index</a> = <a class="ref" href="../../include/exec/cpu_ldst_template.h.html#112" title='cpu_ldub_code' data-ref="cpu_ldub_code">cpu_ldub_code</a>(<a class="local col0 ref" href="#1140env" title='env' data-ref="1140env">env</a>, <a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='w' data-ref="DisasContext::pc">pc</a>++) &amp; <var>0x3F</var>;</td></tr>
<tr><th id="3263">3263</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#1133" title="tcg_gen_addi_i64(MAKE_TCGV_I64(GET_TCGV_PTR(cpu_ptr0)), MAKE_TCGV_I64(GET_TCGV_PTR(cpu_env)), (__builtin_offsetof(CPUX86State, xmm_regs[reg])))" data-ref="_M/tcg_gen_addi_ptr">tcg_gen_addi_ptr</a>(<a class="tu ref" href="#cpu_ptr0" title='cpu_ptr0' data-use='r' data-ref="cpu_ptr0">cpu_ptr0</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>,</td></tr>
<tr><th id="3264">3264</th><td>                    <span class="macro" title="__builtin_offsetof(CPUX86State, xmm_regs[reg])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,xmm_regs[<a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a>]));</td></tr>
<tr><th id="3265">3265</th><td>                <b>if</b> (<a class="local col5 ref" href="#1145b1" title='b1' data-ref="1145b1">b1</a> == <var>1</var>)</td></tr>
<tr><th id="3266">3266</th><td>                    <a class="ref" href="ops_sse_header.h.html#194" title='gen_helper_extrq_i' data-ref="gen_helper_extrq_i">gen_helper_extrq_i</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="tu ref" href="#cpu_ptr0" title='cpu_ptr0' data-use='r' data-ref="cpu_ptr0">cpu_ptr0</a>,</td></tr>
<tr><th id="3267">3267</th><td>                                       <a class="ref" href="../../tcg/tcg.h.html#tcg_const_i32" title='tcg_const_i32' data-ref="tcg_const_i32">tcg_const_i32</a>(<a class="local col1 ref" href="#1161bit_index" title='bit_index' data-ref="1161bit_index">bit_index</a>),</td></tr>
<tr><th id="3268">3268</th><td>                                       <a class="ref" href="../../tcg/tcg.h.html#tcg_const_i32" title='tcg_const_i32' data-ref="tcg_const_i32">tcg_const_i32</a>(<a class="local col2 ref" href="#1162field_length" title='field_length' data-ref="1162field_length">field_length</a>));</td></tr>
<tr><th id="3269">3269</th><td>                <b>else</b></td></tr>
<tr><th id="3270">3270</th><td>                    <a class="ref" href="ops_sse_header.h.html#196" title='gen_helper_insertq_i' data-ref="gen_helper_insertq_i">gen_helper_insertq_i</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="tu ref" href="#cpu_ptr0" title='cpu_ptr0' data-use='r' data-ref="cpu_ptr0">cpu_ptr0</a>,</td></tr>
<tr><th id="3271">3271</th><td>                                         <a class="ref" href="../../tcg/tcg.h.html#tcg_const_i32" title='tcg_const_i32' data-ref="tcg_const_i32">tcg_const_i32</a>(<a class="local col1 ref" href="#1161bit_index" title='bit_index' data-ref="1161bit_index">bit_index</a>),</td></tr>
<tr><th id="3272">3272</th><td>                                         <a class="ref" href="../../tcg/tcg.h.html#tcg_const_i32" title='tcg_const_i32' data-ref="tcg_const_i32">tcg_const_i32</a>(<a class="local col2 ref" href="#1162field_length" title='field_length' data-ref="1162field_length">field_length</a>));</td></tr>
<tr><th id="3273">3273</th><td>            }</td></tr>
<tr><th id="3274">3274</th><td>            <b>break</b>;</td></tr>
<tr><th id="3275">3275</th><td>        <b>case</b> <var>0x7e</var>: <i>/* movd ea, mm */</i></td></tr>
<tr><th id="3276">3276</th><td><u>#<span data-ppcond="3276">ifdef</span> <a class="macro" href="../../x86_64-softmmu/config-target.h.html#2" data-ref="_M/TARGET_X86_64">TARGET_X86_64</a></u></td></tr>
<tr><th id="3277">3277</th><td>            <b>if</b> (<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>-&gt;<a class="tu ref" href="#DisasContext::dflag" title='DisasContext::dflag' data-use='r' data-ref="DisasContext::dflag">dflag</a> == <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_64" title='TCGMemOp::MO_64' data-ref="TCGMemOp::MO_64">MO_64</a>) {</td></tr>
<tr><th id="3278">3278</th><td>                <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_ld_i64" title='tcg_gen_ld_i64' data-ref="tcg_gen_ld_i64">tcg_gen_ld_i64</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>,</td></tr>
<tr><th id="3279">3279</th><td>                               <span class="macro" title="__builtin_offsetof(CPUX86State, fpregs[reg].mmx)" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,fpregs[<a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a>].mmx));</td></tr>
<tr><th id="3280">3280</th><td>                <a class="tu ref" href="#gen_ldst_modrm" title='gen_ldst_modrm' data-use='c' data-ref="gen_ldst_modrm">gen_ldst_modrm</a>(<a class="local col0 ref" href="#1140env" title='env' data-ref="1140env">env</a>, <a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>, <a class="local col0 ref" href="#1150modrm" title='modrm' data-ref="1150modrm">modrm</a>, <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_64" title='TCGMemOp::MO_64' data-ref="TCGMemOp::MO_64">MO_64</a>, <a class="enum" href="#OR_TMP0" title='OR_TMP0' data-ref="OR_TMP0">OR_TMP0</a>, <var>1</var>);</td></tr>
<tr><th id="3281">3281</th><td>            } <b>else</b></td></tr>
<tr><th id="3282">3282</th><td><u>#<span data-ppcond="3276">endif</span></u></td></tr>
<tr><th id="3283">3283</th><td>            {</td></tr>
<tr><th id="3284">3284</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#925" title="tcg_gen_ld32u_i64" data-ref="_M/tcg_gen_ld32u_tl">tcg_gen_ld32u_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>,</td></tr>
<tr><th id="3285">3285</th><td>                                 <span class="macro" title="__builtin_offsetof(CPUX86State, fpregs[reg].mmx._l_MMXReg[0])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,fpregs[<a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a>].mmx.<a class="macro" href="cpu.h.html#848" title="_l_MMXReg[0]" data-ref="_M/MMX_L">MMX_L</a>(<var>0</var>)));</td></tr>
<tr><th id="3286">3286</th><td>                <a class="tu ref" href="#gen_ldst_modrm" title='gen_ldst_modrm' data-use='c' data-ref="gen_ldst_modrm">gen_ldst_modrm</a>(<a class="local col0 ref" href="#1140env" title='env' data-ref="1140env">env</a>, <a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>, <a class="local col0 ref" href="#1150modrm" title='modrm' data-ref="1150modrm">modrm</a>, <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_32" title='TCGMemOp::MO_32' data-ref="TCGMemOp::MO_32">MO_32</a>, <a class="enum" href="#OR_TMP0" title='OR_TMP0' data-ref="OR_TMP0">OR_TMP0</a>, <var>1</var>);</td></tr>
<tr><th id="3287">3287</th><td>            }</td></tr>
<tr><th id="3288">3288</th><td>            <b>break</b>;</td></tr>
<tr><th id="3289">3289</th><td>        <b>case</b> <var>0x17e</var>: <i>/* movd ea, xmm */</i></td></tr>
<tr><th id="3290">3290</th><td><u>#<span data-ppcond="3290">ifdef</span> <a class="macro" href="../../x86_64-softmmu/config-target.h.html#2" data-ref="_M/TARGET_X86_64">TARGET_X86_64</a></u></td></tr>
<tr><th id="3291">3291</th><td>            <b>if</b> (<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>-&gt;<a class="tu ref" href="#DisasContext::dflag" title='DisasContext::dflag' data-use='r' data-ref="DisasContext::dflag">dflag</a> == <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_64" title='TCGMemOp::MO_64' data-ref="TCGMemOp::MO_64">MO_64</a>) {</td></tr>
<tr><th id="3292">3292</th><td>                <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_ld_i64" title='tcg_gen_ld_i64' data-ref="tcg_gen_ld_i64">tcg_gen_ld_i64</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>,</td></tr>
<tr><th id="3293">3293</th><td>                               <span class="macro" title="__builtin_offsetof(CPUX86State, xmm_regs[reg]._q_ZMMReg[0])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,xmm_regs[<a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a>].<a class="macro" href="cpu.h.html#843" title="_q_ZMMReg[0]" data-ref="_M/ZMM_Q">ZMM_Q</a>(<var>0</var>)));</td></tr>
<tr><th id="3294">3294</th><td>                <a class="tu ref" href="#gen_ldst_modrm" title='gen_ldst_modrm' data-use='c' data-ref="gen_ldst_modrm">gen_ldst_modrm</a>(<a class="local col0 ref" href="#1140env" title='env' data-ref="1140env">env</a>, <a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>, <a class="local col0 ref" href="#1150modrm" title='modrm' data-ref="1150modrm">modrm</a>, <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_64" title='TCGMemOp::MO_64' data-ref="TCGMemOp::MO_64">MO_64</a>, <a class="enum" href="#OR_TMP0" title='OR_TMP0' data-ref="OR_TMP0">OR_TMP0</a>, <var>1</var>);</td></tr>
<tr><th id="3295">3295</th><td>            } <b>else</b></td></tr>
<tr><th id="3296">3296</th><td><u>#<span data-ppcond="3290">endif</span></u></td></tr>
<tr><th id="3297">3297</th><td>            {</td></tr>
<tr><th id="3298">3298</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#925" title="tcg_gen_ld32u_i64" data-ref="_M/tcg_gen_ld32u_tl">tcg_gen_ld32u_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>,</td></tr>
<tr><th id="3299">3299</th><td>                                 <span class="macro" title="__builtin_offsetof(CPUX86State, xmm_regs[reg]._l_ZMMReg[0])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,xmm_regs[<a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a>].<a class="macro" href="cpu.h.html#841" title="_l_ZMMReg[0]" data-ref="_M/ZMM_L">ZMM_L</a>(<var>0</var>)));</td></tr>
<tr><th id="3300">3300</th><td>                <a class="tu ref" href="#gen_ldst_modrm" title='gen_ldst_modrm' data-use='c' data-ref="gen_ldst_modrm">gen_ldst_modrm</a>(<a class="local col0 ref" href="#1140env" title='env' data-ref="1140env">env</a>, <a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>, <a class="local col0 ref" href="#1150modrm" title='modrm' data-ref="1150modrm">modrm</a>, <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_32" title='TCGMemOp::MO_32' data-ref="TCGMemOp::MO_32">MO_32</a>, <a class="enum" href="#OR_TMP0" title='OR_TMP0' data-ref="OR_TMP0">OR_TMP0</a>, <var>1</var>);</td></tr>
<tr><th id="3301">3301</th><td>            }</td></tr>
<tr><th id="3302">3302</th><td>            <b>break</b>;</td></tr>
<tr><th id="3303">3303</th><td>        <b>case</b> <var>0x27e</var>: <i>/* movq xmm, ea */</i></td></tr>
<tr><th id="3304">3304</th><td>            <b>if</b> (<a class="local col1 ref" href="#1151mod" title='mod' data-ref="1151mod">mod</a> != <var>3</var>) {</td></tr>
<tr><th id="3305">3305</th><td>                <a class="tu ref" href="#gen_lea_modrm" title='gen_lea_modrm' data-use='c' data-ref="gen_lea_modrm">gen_lea_modrm</a>(<a class="local col0 ref" href="#1140env" title='env' data-ref="1140env">env</a>, <a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>, <a class="local col0 ref" href="#1150modrm" title='modrm' data-ref="1150modrm">modrm</a>);</td></tr>
<tr><th id="3306">3306</th><td>                <a class="tu ref" href="#gen_ldq_env_A0" title='gen_ldq_env_A0' data-use='c' data-ref="gen_ldq_env_A0">gen_ldq_env_A0</a>(<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>, <span class="macro" title="__builtin_offsetof(CPUX86State, xmm_regs[reg]._q_ZMMReg[0])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,</td></tr>
<tr><th id="3307">3307</th><td>                                           xmm_regs[<a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a>].<a class="macro" href="cpu.h.html#843" title="_q_ZMMReg[0]" data-ref="_M/ZMM_Q">ZMM_Q</a>(<var>0</var>)));</td></tr>
<tr><th id="3308">3308</th><td>            } <b>else</b> {</td></tr>
<tr><th id="3309">3309</th><td>                <a class="local col2 ref" href="#1152rm" title='rm' data-ref="1152rm">rm</a> = (<a class="local col0 ref" href="#1150modrm" title='modrm' data-ref="1150modrm">modrm</a> &amp; <var>7</var>) | <a class="macro" href="#45" title="((s)-&gt;rex_b)" data-ref="_M/REX_B">REX_B</a>(<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>);</td></tr>
<tr><th id="3310">3310</th><td>                <a class="tu ref" href="#gen_op_movq" title='gen_op_movq' data-use='c' data-ref="gen_op_movq">gen_op_movq</a>(<span class="macro" title="__builtin_offsetof(CPUX86State, xmm_regs[reg]._q_ZMMReg[0])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,xmm_regs[<a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a>].<a class="macro" href="cpu.h.html#843" title="_q_ZMMReg[0]" data-ref="_M/ZMM_Q">ZMM_Q</a>(<var>0</var>)),</td></tr>
<tr><th id="3311">3311</th><td>                            <span class="macro" title="__builtin_offsetof(CPUX86State, xmm_regs[rm]._q_ZMMReg[0])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,xmm_regs[<a class="local col2 ref" href="#1152rm" title='rm' data-ref="1152rm">rm</a>].<a class="macro" href="cpu.h.html#843" title="_q_ZMMReg[0]" data-ref="_M/ZMM_Q">ZMM_Q</a>(<var>0</var>)));</td></tr>
<tr><th id="3312">3312</th><td>            }</td></tr>
<tr><th id="3313">3313</th><td>            <a class="tu ref" href="#gen_op_movq_env_0" title='gen_op_movq_env_0' data-use='c' data-ref="gen_op_movq_env_0">gen_op_movq_env_0</a>(<span class="macro" title="__builtin_offsetof(CPUX86State, xmm_regs[reg]._q_ZMMReg[1])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,xmm_regs[<a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a>].<a class="macro" href="cpu.h.html#843" title="_q_ZMMReg[1]" data-ref="_M/ZMM_Q">ZMM_Q</a>(<var>1</var>)));</td></tr>
<tr><th id="3314">3314</th><td>            <b>break</b>;</td></tr>
<tr><th id="3315">3315</th><td>        <b>case</b> <var>0x7f</var>: <i>/* movq ea, mm */</i></td></tr>
<tr><th id="3316">3316</th><td>            <b>if</b> (<a class="local col1 ref" href="#1151mod" title='mod' data-ref="1151mod">mod</a> != <var>3</var>) {</td></tr>
<tr><th id="3317">3317</th><td>                <a class="tu ref" href="#gen_lea_modrm" title='gen_lea_modrm' data-use='c' data-ref="gen_lea_modrm">gen_lea_modrm</a>(<a class="local col0 ref" href="#1140env" title='env' data-ref="1140env">env</a>, <a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>, <a class="local col0 ref" href="#1150modrm" title='modrm' data-ref="1150modrm">modrm</a>);</td></tr>
<tr><th id="3318">3318</th><td>                <a class="tu ref" href="#gen_stq_env_A0" title='gen_stq_env_A0' data-use='c' data-ref="gen_stq_env_A0">gen_stq_env_A0</a>(<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>, <span class="macro" title="__builtin_offsetof(CPUX86State, fpregs[reg].mmx)" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>, fpregs[<a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a>].mmx));</td></tr>
<tr><th id="3319">3319</th><td>            } <b>else</b> {</td></tr>
<tr><th id="3320">3320</th><td>                <a class="local col2 ref" href="#1152rm" title='rm' data-ref="1152rm">rm</a> = (<a class="local col0 ref" href="#1150modrm" title='modrm' data-ref="1150modrm">modrm</a> &amp; <var>7</var>);</td></tr>
<tr><th id="3321">3321</th><td>                <a class="tu ref" href="#gen_op_movq" title='gen_op_movq' data-use='c' data-ref="gen_op_movq">gen_op_movq</a>(<span class="macro" title="__builtin_offsetof(CPUX86State, fpregs[rm].mmx)" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,fpregs[<a class="local col2 ref" href="#1152rm" title='rm' data-ref="1152rm">rm</a>].mmx),</td></tr>
<tr><th id="3322">3322</th><td>                            <span class="macro" title="__builtin_offsetof(CPUX86State, fpregs[reg].mmx)" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,fpregs[<a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a>].mmx));</td></tr>
<tr><th id="3323">3323</th><td>            }</td></tr>
<tr><th id="3324">3324</th><td>            <b>break</b>;</td></tr>
<tr><th id="3325">3325</th><td>        <b>case</b> <var>0x011</var>: <i>/* movups */</i></td></tr>
<tr><th id="3326">3326</th><td>        <b>case</b> <var>0x111</var>: <i>/* movupd */</i></td></tr>
<tr><th id="3327">3327</th><td>        <b>case</b> <var>0x029</var>: <i>/* movaps */</i></td></tr>
<tr><th id="3328">3328</th><td>        <b>case</b> <var>0x129</var>: <i>/* movapd */</i></td></tr>
<tr><th id="3329">3329</th><td>        <b>case</b> <var>0x17f</var>: <i>/* movdqa ea, xmm */</i></td></tr>
<tr><th id="3330">3330</th><td>        <b>case</b> <var>0x27f</var>: <i>/* movdqu ea, xmm */</i></td></tr>
<tr><th id="3331">3331</th><td>            <b>if</b> (<a class="local col1 ref" href="#1151mod" title='mod' data-ref="1151mod">mod</a> != <var>3</var>) {</td></tr>
<tr><th id="3332">3332</th><td>                <a class="tu ref" href="#gen_lea_modrm" title='gen_lea_modrm' data-use='c' data-ref="gen_lea_modrm">gen_lea_modrm</a>(<a class="local col0 ref" href="#1140env" title='env' data-ref="1140env">env</a>, <a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>, <a class="local col0 ref" href="#1150modrm" title='modrm' data-ref="1150modrm">modrm</a>);</td></tr>
<tr><th id="3333">3333</th><td>                <a class="tu ref" href="#gen_sto_env_A0" title='gen_sto_env_A0' data-use='c' data-ref="gen_sto_env_A0">gen_sto_env_A0</a>(<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>, <span class="macro" title="__builtin_offsetof(CPUX86State, xmm_regs[reg])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>, xmm_regs[<a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a>]));</td></tr>
<tr><th id="3334">3334</th><td>            } <b>else</b> {</td></tr>
<tr><th id="3335">3335</th><td>                <a class="local col2 ref" href="#1152rm" title='rm' data-ref="1152rm">rm</a> = (<a class="local col0 ref" href="#1150modrm" title='modrm' data-ref="1150modrm">modrm</a> &amp; <var>7</var>) | <a class="macro" href="#45" title="((s)-&gt;rex_b)" data-ref="_M/REX_B">REX_B</a>(<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>);</td></tr>
<tr><th id="3336">3336</th><td>                <a class="tu ref" href="#gen_op_movo" title='gen_op_movo' data-use='c' data-ref="gen_op_movo">gen_op_movo</a>(<span class="macro" title="__builtin_offsetof(CPUX86State, xmm_regs[rm])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,xmm_regs[<a class="local col2 ref" href="#1152rm" title='rm' data-ref="1152rm">rm</a>]),</td></tr>
<tr><th id="3337">3337</th><td>                            <span class="macro" title="__builtin_offsetof(CPUX86State, xmm_regs[reg])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,xmm_regs[<a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a>]));</td></tr>
<tr><th id="3338">3338</th><td>            }</td></tr>
<tr><th id="3339">3339</th><td>            <b>break</b>;</td></tr>
<tr><th id="3340">3340</th><td>        <b>case</b> <var>0x211</var>: <i>/* movss ea, xmm */</i></td></tr>
<tr><th id="3341">3341</th><td>            <b>if</b> (<a class="local col1 ref" href="#1151mod" title='mod' data-ref="1151mod">mod</a> != <var>3</var>) {</td></tr>
<tr><th id="3342">3342</th><td>                <a class="tu ref" href="#gen_lea_modrm" title='gen_lea_modrm' data-use='c' data-ref="gen_lea_modrm">gen_lea_modrm</a>(<a class="local col0 ref" href="#1140env" title='env' data-ref="1140env">env</a>, <a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>, <a class="local col0 ref" href="#1150modrm" title='modrm' data-ref="1150modrm">modrm</a>);</td></tr>
<tr><th id="3343">3343</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#925" title="tcg_gen_ld32u_i64" data-ref="_M/tcg_gen_ld32u_tl">tcg_gen_ld32u_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <span class="macro" title="__builtin_offsetof(CPUX86State, xmm_regs[reg]._l_ZMMReg[0])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,xmm_regs[<a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a>].<a class="macro" href="cpu.h.html#841" title="_l_ZMMReg[0]" data-ref="_M/ZMM_L">ZMM_L</a>(<var>0</var>)));</td></tr>
<tr><th id="3344">3344</th><td>                <a class="tu ref" href="#gen_op_st_v" title='gen_op_st_v' data-use='c' data-ref="gen_op_st_v">gen_op_st_v</a>(<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>, <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_32" title='TCGMemOp::MO_32' data-ref="TCGMemOp::MO_32">MO_32</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>);</td></tr>
<tr><th id="3345">3345</th><td>            } <b>else</b> {</td></tr>
<tr><th id="3346">3346</th><td>                <a class="local col2 ref" href="#1152rm" title='rm' data-ref="1152rm">rm</a> = (<a class="local col0 ref" href="#1150modrm" title='modrm' data-ref="1150modrm">modrm</a> &amp; <var>7</var>) | <a class="macro" href="#45" title="((s)-&gt;rex_b)" data-ref="_M/REX_B">REX_B</a>(<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>);</td></tr>
<tr><th id="3347">3347</th><td>                <a class="tu ref" href="#gen_op_movl" title='gen_op_movl' data-use='c' data-ref="gen_op_movl">gen_op_movl</a>(<span class="macro" title="__builtin_offsetof(CPUX86State, xmm_regs[rm]._l_ZMMReg[0])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,xmm_regs[<a class="local col2 ref" href="#1152rm" title='rm' data-ref="1152rm">rm</a>].<a class="macro" href="cpu.h.html#841" title="_l_ZMMReg[0]" data-ref="_M/ZMM_L">ZMM_L</a>(<var>0</var>)),</td></tr>
<tr><th id="3348">3348</th><td>                            <span class="macro" title="__builtin_offsetof(CPUX86State, xmm_regs[reg]._l_ZMMReg[0])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,xmm_regs[<a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a>].<a class="macro" href="cpu.h.html#841" title="_l_ZMMReg[0]" data-ref="_M/ZMM_L">ZMM_L</a>(<var>0</var>)));</td></tr>
<tr><th id="3349">3349</th><td>            }</td></tr>
<tr><th id="3350">3350</th><td>            <b>break</b>;</td></tr>
<tr><th id="3351">3351</th><td>        <b>case</b> <var>0x311</var>: <i>/* movsd ea, xmm */</i></td></tr>
<tr><th id="3352">3352</th><td>            <b>if</b> (<a class="local col1 ref" href="#1151mod" title='mod' data-ref="1151mod">mod</a> != <var>3</var>) {</td></tr>
<tr><th id="3353">3353</th><td>                <a class="tu ref" href="#gen_lea_modrm" title='gen_lea_modrm' data-use='c' data-ref="gen_lea_modrm">gen_lea_modrm</a>(<a class="local col0 ref" href="#1140env" title='env' data-ref="1140env">env</a>, <a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>, <a class="local col0 ref" href="#1150modrm" title='modrm' data-ref="1150modrm">modrm</a>);</td></tr>
<tr><th id="3354">3354</th><td>                <a class="tu ref" href="#gen_stq_env_A0" title='gen_stq_env_A0' data-use='c' data-ref="gen_stq_env_A0">gen_stq_env_A0</a>(<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>, <span class="macro" title="__builtin_offsetof(CPUX86State, xmm_regs[reg]._q_ZMMReg[0])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,</td></tr>
<tr><th id="3355">3355</th><td>                                           xmm_regs[<a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a>].<a class="macro" href="cpu.h.html#843" title="_q_ZMMReg[0]" data-ref="_M/ZMM_Q">ZMM_Q</a>(<var>0</var>)));</td></tr>
<tr><th id="3356">3356</th><td>            } <b>else</b> {</td></tr>
<tr><th id="3357">3357</th><td>                <a class="local col2 ref" href="#1152rm" title='rm' data-ref="1152rm">rm</a> = (<a class="local col0 ref" href="#1150modrm" title='modrm' data-ref="1150modrm">modrm</a> &amp; <var>7</var>) | <a class="macro" href="#45" title="((s)-&gt;rex_b)" data-ref="_M/REX_B">REX_B</a>(<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>);</td></tr>
<tr><th id="3358">3358</th><td>                <a class="tu ref" href="#gen_op_movq" title='gen_op_movq' data-use='c' data-ref="gen_op_movq">gen_op_movq</a>(<span class="macro" title="__builtin_offsetof(CPUX86State, xmm_regs[rm]._q_ZMMReg[0])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,xmm_regs[<a class="local col2 ref" href="#1152rm" title='rm' data-ref="1152rm">rm</a>].<a class="macro" href="cpu.h.html#843" title="_q_ZMMReg[0]" data-ref="_M/ZMM_Q">ZMM_Q</a>(<var>0</var>)),</td></tr>
<tr><th id="3359">3359</th><td>                            <span class="macro" title="__builtin_offsetof(CPUX86State, xmm_regs[reg]._q_ZMMReg[0])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,xmm_regs[<a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a>].<a class="macro" href="cpu.h.html#843" title="_q_ZMMReg[0]" data-ref="_M/ZMM_Q">ZMM_Q</a>(<var>0</var>)));</td></tr>
<tr><th id="3360">3360</th><td>            }</td></tr>
<tr><th id="3361">3361</th><td>            <b>break</b>;</td></tr>
<tr><th id="3362">3362</th><td>        <b>case</b> <var>0x013</var>: <i>/* movlps */</i></td></tr>
<tr><th id="3363">3363</th><td>        <b>case</b> <var>0x113</var>: <i>/* movlpd */</i></td></tr>
<tr><th id="3364">3364</th><td>            <b>if</b> (<a class="local col1 ref" href="#1151mod" title='mod' data-ref="1151mod">mod</a> != <var>3</var>) {</td></tr>
<tr><th id="3365">3365</th><td>                <a class="tu ref" href="#gen_lea_modrm" title='gen_lea_modrm' data-use='c' data-ref="gen_lea_modrm">gen_lea_modrm</a>(<a class="local col0 ref" href="#1140env" title='env' data-ref="1140env">env</a>, <a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>, <a class="local col0 ref" href="#1150modrm" title='modrm' data-ref="1150modrm">modrm</a>);</td></tr>
<tr><th id="3366">3366</th><td>                <a class="tu ref" href="#gen_stq_env_A0" title='gen_stq_env_A0' data-use='c' data-ref="gen_stq_env_A0">gen_stq_env_A0</a>(<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>, <span class="macro" title="__builtin_offsetof(CPUX86State, xmm_regs[reg]._q_ZMMReg[0])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,</td></tr>
<tr><th id="3367">3367</th><td>                                           xmm_regs[<a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a>].<a class="macro" href="cpu.h.html#843" title="_q_ZMMReg[0]" data-ref="_M/ZMM_Q">ZMM_Q</a>(<var>0</var>)));</td></tr>
<tr><th id="3368">3368</th><td>            } <b>else</b> {</td></tr>
<tr><th id="3369">3369</th><td>                <b>goto</b> <a class="lbl" href="#1160illegal_op" data-ref="1160illegal_op">illegal_op</a>;</td></tr>
<tr><th id="3370">3370</th><td>            }</td></tr>
<tr><th id="3371">3371</th><td>            <b>break</b>;</td></tr>
<tr><th id="3372">3372</th><td>        <b>case</b> <var>0x017</var>: <i>/* movhps */</i></td></tr>
<tr><th id="3373">3373</th><td>        <b>case</b> <var>0x117</var>: <i>/* movhpd */</i></td></tr>
<tr><th id="3374">3374</th><td>            <b>if</b> (<a class="local col1 ref" href="#1151mod" title='mod' data-ref="1151mod">mod</a> != <var>3</var>) {</td></tr>
<tr><th id="3375">3375</th><td>                <a class="tu ref" href="#gen_lea_modrm" title='gen_lea_modrm' data-use='c' data-ref="gen_lea_modrm">gen_lea_modrm</a>(<a class="local col0 ref" href="#1140env" title='env' data-ref="1140env">env</a>, <a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>, <a class="local col0 ref" href="#1150modrm" title='modrm' data-ref="1150modrm">modrm</a>);</td></tr>
<tr><th id="3376">3376</th><td>                <a class="tu ref" href="#gen_stq_env_A0" title='gen_stq_env_A0' data-use='c' data-ref="gen_stq_env_A0">gen_stq_env_A0</a>(<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>, <span class="macro" title="__builtin_offsetof(CPUX86State, xmm_regs[reg]._q_ZMMReg[1])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,</td></tr>
<tr><th id="3377">3377</th><td>                                           xmm_regs[<a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a>].<a class="macro" href="cpu.h.html#843" title="_q_ZMMReg[1]" data-ref="_M/ZMM_Q">ZMM_Q</a>(<var>1</var>)));</td></tr>
<tr><th id="3378">3378</th><td>            } <b>else</b> {</td></tr>
<tr><th id="3379">3379</th><td>                <b>goto</b> <a class="lbl" href="#1160illegal_op" data-ref="1160illegal_op">illegal_op</a>;</td></tr>
<tr><th id="3380">3380</th><td>            }</td></tr>
<tr><th id="3381">3381</th><td>            <b>break</b>;</td></tr>
<tr><th id="3382">3382</th><td>        <b>case</b> <var>0x71</var>: <i>/* shift mm, im */</i></td></tr>
<tr><th id="3383">3383</th><td>        <b>case</b> <var>0x72</var>:</td></tr>
<tr><th id="3384">3384</th><td>        <b>case</b> <var>0x73</var>:</td></tr>
<tr><th id="3385">3385</th><td>        <b>case</b> <var>0x171</var>: <i>/* shift xmm, im */</i></td></tr>
<tr><th id="3386">3386</th><td>        <b>case</b> <var>0x172</var>:</td></tr>
<tr><th id="3387">3387</th><td>        <b>case</b> <var>0x173</var>:</td></tr>
<tr><th id="3388">3388</th><td>            <b>if</b> (<a class="local col5 ref" href="#1145b1" title='b1' data-ref="1145b1">b1</a> &gt;= <var>2</var>) {</td></tr>
<tr><th id="3389">3389</th><td>	        <b>goto</b> <a class="lbl" href="#1159unknown_op" data-ref="1159unknown_op">unknown_op</a>;</td></tr>
<tr><th id="3390">3390</th><td>            }</td></tr>
<tr><th id="3391">3391</th><td>            <a class="local col9 ref" href="#1149val" title='val' data-ref="1149val">val</a> = <a class="ref" href="../../include/exec/cpu_ldst_template.h.html#112" title='cpu_ldub_code' data-ref="cpu_ldub_code">cpu_ldub_code</a>(<a class="local col0 ref" href="#1140env" title='env' data-ref="1140env">env</a>, <a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='w' data-ref="DisasContext::pc">pc</a>++);</td></tr>
<tr><th id="3392">3392</th><td>            <b>if</b> (<a class="local col8 ref" href="#1148is_xmm" title='is_xmm' data-ref="1148is_xmm">is_xmm</a>) {</td></tr>
<tr><th id="3393">3393</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#919" title="tcg_gen_movi_i64" data-ref="_M/tcg_gen_movi_tl">tcg_gen_movi_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="local col9 ref" href="#1149val" title='val' data-ref="1149val">val</a>);</td></tr>
<tr><th id="3394">3394</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#930" title="tcg_gen_st32_i64" data-ref="_M/tcg_gen_st32_tl">tcg_gen_st32_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <span class="macro" title="__builtin_offsetof(CPUX86State, xmm_t0._l_ZMMReg[0])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,xmm_t0.<a class="macro" href="cpu.h.html#841" title="_l_ZMMReg[0]" data-ref="_M/ZMM_L">ZMM_L</a>(<var>0</var>)));</td></tr>
<tr><th id="3395">3395</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#919" title="tcg_gen_movi_i64" data-ref="_M/tcg_gen_movi_tl">tcg_gen_movi_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <var>0</var>);</td></tr>
<tr><th id="3396">3396</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#930" title="tcg_gen_st32_i64" data-ref="_M/tcg_gen_st32_tl">tcg_gen_st32_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <span class="macro" title="__builtin_offsetof(CPUX86State, xmm_t0._l_ZMMReg[1])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,xmm_t0.<a class="macro" href="cpu.h.html#841" title="_l_ZMMReg[1]" data-ref="_M/ZMM_L">ZMM_L</a>(<var>1</var>)));</td></tr>
<tr><th id="3397">3397</th><td>                <a class="local col6 ref" href="#1146op1_offset" title='op1_offset' data-ref="1146op1_offset">op1_offset</a> = <span class="macro" title="__builtin_offsetof(CPUX86State, xmm_t0)" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,xmm_t0);</td></tr>
<tr><th id="3398">3398</th><td>            } <b>else</b> {</td></tr>
<tr><th id="3399">3399</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#919" title="tcg_gen_movi_i64" data-ref="_M/tcg_gen_movi_tl">tcg_gen_movi_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="local col9 ref" href="#1149val" title='val' data-ref="1149val">val</a>);</td></tr>
<tr><th id="3400">3400</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#930" title="tcg_gen_st32_i64" data-ref="_M/tcg_gen_st32_tl">tcg_gen_st32_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <span class="macro" title="__builtin_offsetof(CPUX86State, mmx_t0._l_MMXReg[0])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,mmx_t0.<a class="macro" href="cpu.h.html#848" title="_l_MMXReg[0]" data-ref="_M/MMX_L">MMX_L</a>(<var>0</var>)));</td></tr>
<tr><th id="3401">3401</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#919" title="tcg_gen_movi_i64" data-ref="_M/tcg_gen_movi_tl">tcg_gen_movi_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <var>0</var>);</td></tr>
<tr><th id="3402">3402</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#930" title="tcg_gen_st32_i64" data-ref="_M/tcg_gen_st32_tl">tcg_gen_st32_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <span class="macro" title="__builtin_offsetof(CPUX86State, mmx_t0._l_MMXReg[1])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,mmx_t0.<a class="macro" href="cpu.h.html#848" title="_l_MMXReg[1]" data-ref="_M/MMX_L">MMX_L</a>(<var>1</var>)));</td></tr>
<tr><th id="3403">3403</th><td>                <a class="local col6 ref" href="#1146op1_offset" title='op1_offset' data-ref="1146op1_offset">op1_offset</a> = <span class="macro" title="__builtin_offsetof(CPUX86State, mmx_t0)" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,mmx_t0);</td></tr>
<tr><th id="3404">3404</th><td>            }</td></tr>
<tr><th id="3405">3405</th><td>            <a class="local col4 ref" href="#1154sse_fn_epp" title='sse_fn_epp' data-ref="1154sse_fn_epp">sse_fn_epp</a> = <a class="tu ref" href="#sse_op_table2" title='sse_op_table2' data-use='r' data-ref="sse_op_table2">sse_op_table2</a>[((<a class="local col2 ref" href="#1142b" title='b' data-ref="1142b">b</a> - <var>1</var>) &amp; <var>3</var>) * <var>8</var> +</td></tr>
<tr><th id="3406">3406</th><td>                                       (((<a class="local col0 ref" href="#1150modrm" title='modrm' data-ref="1150modrm">modrm</a> &gt;&gt; <var>3</var>)) &amp; <var>7</var>)][<a class="local col5 ref" href="#1145b1" title='b1' data-ref="1145b1">b1</a>];</td></tr>
<tr><th id="3407">3407</th><td>            <b>if</b> (!<a class="local col4 ref" href="#1154sse_fn_epp" title='sse_fn_epp' data-ref="1154sse_fn_epp">sse_fn_epp</a>) {</td></tr>
<tr><th id="3408">3408</th><td>                <b>goto</b> <a class="lbl" href="#1159unknown_op" data-ref="1159unknown_op">unknown_op</a>;</td></tr>
<tr><th id="3409">3409</th><td>            }</td></tr>
<tr><th id="3410">3410</th><td>            <b>if</b> (<a class="local col8 ref" href="#1148is_xmm" title='is_xmm' data-ref="1148is_xmm">is_xmm</a>) {</td></tr>
<tr><th id="3411">3411</th><td>                <a class="local col2 ref" href="#1152rm" title='rm' data-ref="1152rm">rm</a> = (<a class="local col0 ref" href="#1150modrm" title='modrm' data-ref="1150modrm">modrm</a> &amp; <var>7</var>) | <a class="macro" href="#45" title="((s)-&gt;rex_b)" data-ref="_M/REX_B">REX_B</a>(<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>);</td></tr>
<tr><th id="3412">3412</th><td>                <a class="local col7 ref" href="#1147op2_offset" title='op2_offset' data-ref="1147op2_offset">op2_offset</a> = <span class="macro" title="__builtin_offsetof(CPUX86State, xmm_regs[rm])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,xmm_regs[<a class="local col2 ref" href="#1152rm" title='rm' data-ref="1152rm">rm</a>]);</td></tr>
<tr><th id="3413">3413</th><td>            } <b>else</b> {</td></tr>
<tr><th id="3414">3414</th><td>                <a class="local col2 ref" href="#1152rm" title='rm' data-ref="1152rm">rm</a> = (<a class="local col0 ref" href="#1150modrm" title='modrm' data-ref="1150modrm">modrm</a> &amp; <var>7</var>);</td></tr>
<tr><th id="3415">3415</th><td>                <a class="local col7 ref" href="#1147op2_offset" title='op2_offset' data-ref="1147op2_offset">op2_offset</a> = <span class="macro" title="__builtin_offsetof(CPUX86State, fpregs[rm].mmx)" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,fpregs[<a class="local col2 ref" href="#1152rm" title='rm' data-ref="1152rm">rm</a>].mmx);</td></tr>
<tr><th id="3416">3416</th><td>            }</td></tr>
<tr><th id="3417">3417</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#1133" title="tcg_gen_addi_i64(MAKE_TCGV_I64(GET_TCGV_PTR(cpu_ptr0)), MAKE_TCGV_I64(GET_TCGV_PTR(cpu_env)), (op2_offset))" data-ref="_M/tcg_gen_addi_ptr">tcg_gen_addi_ptr</a>(<a class="tu ref" href="#cpu_ptr0" title='cpu_ptr0' data-use='r' data-ref="cpu_ptr0">cpu_ptr0</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="local col7 ref" href="#1147op2_offset" title='op2_offset' data-ref="1147op2_offset">op2_offset</a>);</td></tr>
<tr><th id="3418">3418</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#1133" title="tcg_gen_addi_i64(MAKE_TCGV_I64(GET_TCGV_PTR(cpu_ptr1)), MAKE_TCGV_I64(GET_TCGV_PTR(cpu_env)), (op1_offset))" data-ref="_M/tcg_gen_addi_ptr">tcg_gen_addi_ptr</a>(<a class="tu ref" href="#cpu_ptr1" title='cpu_ptr1' data-use='r' data-ref="cpu_ptr1">cpu_ptr1</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="local col6 ref" href="#1146op1_offset" title='op1_offset' data-ref="1146op1_offset">op1_offset</a>);</td></tr>
<tr><th id="3419">3419</th><td>            <a class="local col4 ref" href="#1154sse_fn_epp" title='sse_fn_epp' data-ref="1154sse_fn_epp">sse_fn_epp</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="tu ref" href="#cpu_ptr0" title='cpu_ptr0' data-use='r' data-ref="cpu_ptr0">cpu_ptr0</a>, <a class="tu ref" href="#cpu_ptr1" title='cpu_ptr1' data-use='r' data-ref="cpu_ptr1">cpu_ptr1</a>);</td></tr>
<tr><th id="3420">3420</th><td>            <b>break</b>;</td></tr>
<tr><th id="3421">3421</th><td>        <b>case</b> <var>0x050</var>: <i>/* movmskps */</i></td></tr>
<tr><th id="3422">3422</th><td>            <a class="local col2 ref" href="#1152rm" title='rm' data-ref="1152rm">rm</a> = (<a class="local col0 ref" href="#1150modrm" title='modrm' data-ref="1150modrm">modrm</a> &amp; <var>7</var>) | <a class="macro" href="#45" title="((s)-&gt;rex_b)" data-ref="_M/REX_B">REX_B</a>(<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>);</td></tr>
<tr><th id="3423">3423</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#1133" title="tcg_gen_addi_i64(MAKE_TCGV_I64(GET_TCGV_PTR(cpu_ptr0)), MAKE_TCGV_I64(GET_TCGV_PTR(cpu_env)), (__builtin_offsetof(CPUX86State, xmm_regs[rm])))" data-ref="_M/tcg_gen_addi_ptr">tcg_gen_addi_ptr</a>(<a class="tu ref" href="#cpu_ptr0" title='cpu_ptr0' data-use='r' data-ref="cpu_ptr0">cpu_ptr0</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, </td></tr>
<tr><th id="3424">3424</th><td>                             <span class="macro" title="__builtin_offsetof(CPUX86State, xmm_regs[rm])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,xmm_regs[<a class="local col2 ref" href="#1152rm" title='rm' data-ref="1152rm">rm</a>]));</td></tr>
<tr><th id="3425">3425</th><td>            <a class="ref" href="ops_sse_header.h.html#223" title='gen_helper_movmskps' data-ref="gen_helper_movmskps">gen_helper_movmskps</a>(<a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="tu ref" href="#cpu_ptr0" title='cpu_ptr0' data-use='r' data-ref="cpu_ptr0">cpu_ptr0</a>);</td></tr>
<tr><th id="3426">3426</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#964" title="tcg_gen_extu_i32_i64" data-ref="_M/tcg_gen_extu_i32_tl">tcg_gen_extu_i32_tl</a>(<a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a>], <a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>);</td></tr>
<tr><th id="3427">3427</th><td>            <b>break</b>;</td></tr>
<tr><th id="3428">3428</th><td>        <b>case</b> <var>0x150</var>: <i>/* movmskpd */</i></td></tr>
<tr><th id="3429">3429</th><td>            <a class="local col2 ref" href="#1152rm" title='rm' data-ref="1152rm">rm</a> = (<a class="local col0 ref" href="#1150modrm" title='modrm' data-ref="1150modrm">modrm</a> &amp; <var>7</var>) | <a class="macro" href="#45" title="((s)-&gt;rex_b)" data-ref="_M/REX_B">REX_B</a>(<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>);</td></tr>
<tr><th id="3430">3430</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#1133" title="tcg_gen_addi_i64(MAKE_TCGV_I64(GET_TCGV_PTR(cpu_ptr0)), MAKE_TCGV_I64(GET_TCGV_PTR(cpu_env)), (__builtin_offsetof(CPUX86State, xmm_regs[rm])))" data-ref="_M/tcg_gen_addi_ptr">tcg_gen_addi_ptr</a>(<a class="tu ref" href="#cpu_ptr0" title='cpu_ptr0' data-use='r' data-ref="cpu_ptr0">cpu_ptr0</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, </td></tr>
<tr><th id="3431">3431</th><td>                             <span class="macro" title="__builtin_offsetof(CPUX86State, xmm_regs[rm])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,xmm_regs[<a class="local col2 ref" href="#1152rm" title='rm' data-ref="1152rm">rm</a>]));</td></tr>
<tr><th id="3432">3432</th><td>            <a class="ref" href="ops_sse_header.h.html#224" title='gen_helper_movmskpd' data-ref="gen_helper_movmskpd">gen_helper_movmskpd</a>(<a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="tu ref" href="#cpu_ptr0" title='cpu_ptr0' data-use='r' data-ref="cpu_ptr0">cpu_ptr0</a>);</td></tr>
<tr><th id="3433">3433</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#964" title="tcg_gen_extu_i32_i64" data-ref="_M/tcg_gen_extu_i32_tl">tcg_gen_extu_i32_tl</a>(<a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a>], <a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>);</td></tr>
<tr><th id="3434">3434</th><td>            <b>break</b>;</td></tr>
<tr><th id="3435">3435</th><td>        <b>case</b> <var>0x02a</var>: <i>/* cvtpi2ps */</i></td></tr>
<tr><th id="3436">3436</th><td>        <b>case</b> <var>0x12a</var>: <i>/* cvtpi2pd */</i></td></tr>
<tr><th id="3437">3437</th><td>            <a class="ref" href="helper.h.html#210" title='gen_helper_enter_mmx' data-ref="gen_helper_enter_mmx">gen_helper_enter_mmx</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>);</td></tr>
<tr><th id="3438">3438</th><td>            <b>if</b> (<a class="local col1 ref" href="#1151mod" title='mod' data-ref="1151mod">mod</a> != <var>3</var>) {</td></tr>
<tr><th id="3439">3439</th><td>                <a class="tu ref" href="#gen_lea_modrm" title='gen_lea_modrm' data-use='c' data-ref="gen_lea_modrm">gen_lea_modrm</a>(<a class="local col0 ref" href="#1140env" title='env' data-ref="1140env">env</a>, <a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>, <a class="local col0 ref" href="#1150modrm" title='modrm' data-ref="1150modrm">modrm</a>);</td></tr>
<tr><th id="3440">3440</th><td>                <a class="local col7 ref" href="#1147op2_offset" title='op2_offset' data-ref="1147op2_offset">op2_offset</a> = <span class="macro" title="__builtin_offsetof(CPUX86State, mmx_t0)" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,mmx_t0);</td></tr>
<tr><th id="3441">3441</th><td>                <a class="tu ref" href="#gen_ldq_env_A0" title='gen_ldq_env_A0' data-use='c' data-ref="gen_ldq_env_A0">gen_ldq_env_A0</a>(<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>, <a class="local col7 ref" href="#1147op2_offset" title='op2_offset' data-ref="1147op2_offset">op2_offset</a>);</td></tr>
<tr><th id="3442">3442</th><td>            } <b>else</b> {</td></tr>
<tr><th id="3443">3443</th><td>                <a class="local col2 ref" href="#1152rm" title='rm' data-ref="1152rm">rm</a> = (<a class="local col0 ref" href="#1150modrm" title='modrm' data-ref="1150modrm">modrm</a> &amp; <var>7</var>);</td></tr>
<tr><th id="3444">3444</th><td>                <a class="local col7 ref" href="#1147op2_offset" title='op2_offset' data-ref="1147op2_offset">op2_offset</a> = <span class="macro" title="__builtin_offsetof(CPUX86State, fpregs[rm].mmx)" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,fpregs[<a class="local col2 ref" href="#1152rm" title='rm' data-ref="1152rm">rm</a>].mmx);</td></tr>
<tr><th id="3445">3445</th><td>            }</td></tr>
<tr><th id="3446">3446</th><td>            <a class="local col6 ref" href="#1146op1_offset" title='op1_offset' data-ref="1146op1_offset">op1_offset</a> = <span class="macro" title="__builtin_offsetof(CPUX86State, xmm_regs[reg])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,xmm_regs[<a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a>]);</td></tr>
<tr><th id="3447">3447</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#1133" title="tcg_gen_addi_i64(MAKE_TCGV_I64(GET_TCGV_PTR(cpu_ptr0)), MAKE_TCGV_I64(GET_TCGV_PTR(cpu_env)), (op1_offset))" data-ref="_M/tcg_gen_addi_ptr">tcg_gen_addi_ptr</a>(<a class="tu ref" href="#cpu_ptr0" title='cpu_ptr0' data-use='r' data-ref="cpu_ptr0">cpu_ptr0</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="local col6 ref" href="#1146op1_offset" title='op1_offset' data-ref="1146op1_offset">op1_offset</a>);</td></tr>
<tr><th id="3448">3448</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#1133" title="tcg_gen_addi_i64(MAKE_TCGV_I64(GET_TCGV_PTR(cpu_ptr1)), MAKE_TCGV_I64(GET_TCGV_PTR(cpu_env)), (op2_offset))" data-ref="_M/tcg_gen_addi_ptr">tcg_gen_addi_ptr</a>(<a class="tu ref" href="#cpu_ptr1" title='cpu_ptr1' data-use='r' data-ref="cpu_ptr1">cpu_ptr1</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="local col7 ref" href="#1147op2_offset" title='op2_offset' data-ref="1147op2_offset">op2_offset</a>);</td></tr>
<tr><th id="3449">3449</th><td>            <b>switch</b>(<a class="local col2 ref" href="#1142b" title='b' data-ref="1142b">b</a> &gt;&gt; <var>8</var>) {</td></tr>
<tr><th id="3450">3450</th><td>            <b>case</b> <var>0x0</var>:</td></tr>
<tr><th id="3451">3451</th><td>                <a class="ref" href="ops_sse_header.h.html#157" title='gen_helper_cvtpi2ps' data-ref="gen_helper_cvtpi2ps">gen_helper_cvtpi2ps</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="tu ref" href="#cpu_ptr0" title='cpu_ptr0' data-use='r' data-ref="cpu_ptr0">cpu_ptr0</a>, <a class="tu ref" href="#cpu_ptr1" title='cpu_ptr1' data-use='r' data-ref="cpu_ptr1">cpu_ptr1</a>);</td></tr>
<tr><th id="3452">3452</th><td>                <b>break</b>;</td></tr>
<tr><th id="3453">3453</th><td>            <b>default</b>:</td></tr>
<tr><th id="3454">3454</th><td>            <b>case</b> <var>0x1</var>:</td></tr>
<tr><th id="3455">3455</th><td>                <a class="ref" href="ops_sse_header.h.html#158" title='gen_helper_cvtpi2pd' data-ref="gen_helper_cvtpi2pd">gen_helper_cvtpi2pd</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="tu ref" href="#cpu_ptr0" title='cpu_ptr0' data-use='r' data-ref="cpu_ptr0">cpu_ptr0</a>, <a class="tu ref" href="#cpu_ptr1" title='cpu_ptr1' data-use='r' data-ref="cpu_ptr1">cpu_ptr1</a>);</td></tr>
<tr><th id="3456">3456</th><td>                <b>break</b>;</td></tr>
<tr><th id="3457">3457</th><td>            }</td></tr>
<tr><th id="3458">3458</th><td>            <b>break</b>;</td></tr>
<tr><th id="3459">3459</th><td>        <b>case</b> <var>0x22a</var>: <i>/* cvtsi2ss */</i></td></tr>
<tr><th id="3460">3460</th><td>        <b>case</b> <var>0x32a</var>: <i>/* cvtsi2sd */</i></td></tr>
<tr><th id="3461">3461</th><td>            <a class="local col8 ref" href="#1158ot" title='ot' data-ref="1158ot">ot</a> = <a class="tu ref" href="#mo_64_32" title='mo_64_32' data-use='c' data-ref="mo_64_32">mo_64_32</a>(<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>-&gt;<a class="tu ref" href="#DisasContext::dflag" title='DisasContext::dflag' data-use='r' data-ref="DisasContext::dflag">dflag</a>);</td></tr>
<tr><th id="3462">3462</th><td>            <a class="tu ref" href="#gen_ldst_modrm" title='gen_ldst_modrm' data-use='c' data-ref="gen_ldst_modrm">gen_ldst_modrm</a>(<a class="local col0 ref" href="#1140env" title='env' data-ref="1140env">env</a>, <a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>, <a class="local col0 ref" href="#1150modrm" title='modrm' data-ref="1150modrm">modrm</a>, <a class="local col8 ref" href="#1158ot" title='ot' data-ref="1158ot">ot</a>, <a class="enum" href="#OR_TMP0" title='OR_TMP0' data-ref="OR_TMP0">OR_TMP0</a>, <var>0</var>);</td></tr>
<tr><th id="3463">3463</th><td>            <a class="local col6 ref" href="#1146op1_offset" title='op1_offset' data-ref="1146op1_offset">op1_offset</a> = <span class="macro" title="__builtin_offsetof(CPUX86State, xmm_regs[reg])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,xmm_regs[<a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a>]);</td></tr>
<tr><th id="3464">3464</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#1133" title="tcg_gen_addi_i64(MAKE_TCGV_I64(GET_TCGV_PTR(cpu_ptr0)), MAKE_TCGV_I64(GET_TCGV_PTR(cpu_env)), (op1_offset))" data-ref="_M/tcg_gen_addi_ptr">tcg_gen_addi_ptr</a>(<a class="tu ref" href="#cpu_ptr0" title='cpu_ptr0' data-use='r' data-ref="cpu_ptr0">cpu_ptr0</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="local col6 ref" href="#1146op1_offset" title='op1_offset' data-ref="1146op1_offset">op1_offset</a>);</td></tr>
<tr><th id="3465">3465</th><td>            <b>if</b> (<a class="local col8 ref" href="#1158ot" title='ot' data-ref="1158ot">ot</a> == <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_32" title='TCGMemOp::MO_32' data-ref="TCGMemOp::MO_32">MO_32</a>) {</td></tr>
<tr><th id="3466">3466</th><td>                <a class="typedef" href="#SSEFunc_0_epi" title='SSEFunc_0_epi' data-type='void (*)(TCGv_ptr, TCGv_ptr, TCGv_i32)' data-ref="SSEFunc_0_epi">SSEFunc_0_epi</a> <dfn class="local col3 decl" id="1163sse_fn_epi" title='sse_fn_epi' data-type='SSEFunc_0_epi' data-ref="1163sse_fn_epi">sse_fn_epi</dfn> = <a class="tu ref" href="#sse_op_table3ai" title='sse_op_table3ai' data-use='r' data-ref="sse_op_table3ai">sse_op_table3ai</a>[(<a class="local col2 ref" href="#1142b" title='b' data-ref="1142b">b</a> &gt;&gt; <var>8</var>) &amp; <var>1</var>];</td></tr>
<tr><th id="3467">3467</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#962" title="tcg_gen_extrl_i64_i32" data-ref="_M/tcg_gen_trunc_tl_i32">tcg_gen_trunc_tl_i32</a>(<a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="3468">3468</th><td>                <a class="local col3 ref" href="#1163sse_fn_epi" title='sse_fn_epi' data-ref="1163sse_fn_epi">sse_fn_epi</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="tu ref" href="#cpu_ptr0" title='cpu_ptr0' data-use='r' data-ref="cpu_ptr0">cpu_ptr0</a>, <a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>);</td></tr>
<tr><th id="3469">3469</th><td>            } <b>else</b> {</td></tr>
<tr><th id="3470">3470</th><td><u>#<span data-ppcond="3470">ifdef</span> <a class="macro" href="../../x86_64-softmmu/config-target.h.html#2" data-ref="_M/TARGET_X86_64">TARGET_X86_64</a></u></td></tr>
<tr><th id="3471">3471</th><td>                <a class="typedef" href="#SSEFunc_0_epl" title='SSEFunc_0_epl' data-type='void (*)(TCGv_ptr, TCGv_ptr, TCGv_i64)' data-ref="SSEFunc_0_epl">SSEFunc_0_epl</a> <dfn class="local col4 decl" id="1164sse_fn_epl" title='sse_fn_epl' data-type='SSEFunc_0_epl' data-ref="1164sse_fn_epl">sse_fn_epl</dfn> = <a class="tu ref" href="#sse_op_table3aq" title='sse_op_table3aq' data-use='r' data-ref="sse_op_table3aq">sse_op_table3aq</a>[(<a class="local col2 ref" href="#1142b" title='b' data-ref="1142b">b</a> &gt;&gt; <var>8</var>) &amp; <var>1</var>];</td></tr>
<tr><th id="3472">3472</th><td>                <a class="local col4 ref" href="#1164sse_fn_epl" title='sse_fn_epl' data-ref="1164sse_fn_epl">sse_fn_epl</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="tu ref" href="#cpu_ptr0" title='cpu_ptr0' data-use='r' data-ref="cpu_ptr0">cpu_ptr0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="3473">3473</th><td><u>#<span data-ppcond="3470">else</span></u></td></tr>
<tr><th id="3474">3474</th><td>                <b>goto</b> illegal_op;</td></tr>
<tr><th id="3475">3475</th><td><u>#<span data-ppcond="3470">endif</span></u></td></tr>
<tr><th id="3476">3476</th><td>            }</td></tr>
<tr><th id="3477">3477</th><td>            <b>break</b>;</td></tr>
<tr><th id="3478">3478</th><td>        <b>case</b> <var>0x02c</var>: <i>/* cvttps2pi */</i></td></tr>
<tr><th id="3479">3479</th><td>        <b>case</b> <var>0x12c</var>: <i>/* cvttpd2pi */</i></td></tr>
<tr><th id="3480">3480</th><td>        <b>case</b> <var>0x02d</var>: <i>/* cvtps2pi */</i></td></tr>
<tr><th id="3481">3481</th><td>        <b>case</b> <var>0x12d</var>: <i>/* cvtpd2pi */</i></td></tr>
<tr><th id="3482">3482</th><td>            <a class="ref" href="helper.h.html#210" title='gen_helper_enter_mmx' data-ref="gen_helper_enter_mmx">gen_helper_enter_mmx</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>);</td></tr>
<tr><th id="3483">3483</th><td>            <b>if</b> (<a class="local col1 ref" href="#1151mod" title='mod' data-ref="1151mod">mod</a> != <var>3</var>) {</td></tr>
<tr><th id="3484">3484</th><td>                <a class="tu ref" href="#gen_lea_modrm" title='gen_lea_modrm' data-use='c' data-ref="gen_lea_modrm">gen_lea_modrm</a>(<a class="local col0 ref" href="#1140env" title='env' data-ref="1140env">env</a>, <a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>, <a class="local col0 ref" href="#1150modrm" title='modrm' data-ref="1150modrm">modrm</a>);</td></tr>
<tr><th id="3485">3485</th><td>                <a class="local col7 ref" href="#1147op2_offset" title='op2_offset' data-ref="1147op2_offset">op2_offset</a> = <span class="macro" title="__builtin_offsetof(CPUX86State, xmm_t0)" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,xmm_t0);</td></tr>
<tr><th id="3486">3486</th><td>                <a class="tu ref" href="#gen_ldo_env_A0" title='gen_ldo_env_A0' data-use='c' data-ref="gen_ldo_env_A0">gen_ldo_env_A0</a>(<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>, <a class="local col7 ref" href="#1147op2_offset" title='op2_offset' data-ref="1147op2_offset">op2_offset</a>);</td></tr>
<tr><th id="3487">3487</th><td>            } <b>else</b> {</td></tr>
<tr><th id="3488">3488</th><td>                <a class="local col2 ref" href="#1152rm" title='rm' data-ref="1152rm">rm</a> = (<a class="local col0 ref" href="#1150modrm" title='modrm' data-ref="1150modrm">modrm</a> &amp; <var>7</var>) | <a class="macro" href="#45" title="((s)-&gt;rex_b)" data-ref="_M/REX_B">REX_B</a>(<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>);</td></tr>
<tr><th id="3489">3489</th><td>                <a class="local col7 ref" href="#1147op2_offset" title='op2_offset' data-ref="1147op2_offset">op2_offset</a> = <span class="macro" title="__builtin_offsetof(CPUX86State, xmm_regs[rm])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,xmm_regs[<a class="local col2 ref" href="#1152rm" title='rm' data-ref="1152rm">rm</a>]);</td></tr>
<tr><th id="3490">3490</th><td>            }</td></tr>
<tr><th id="3491">3491</th><td>            <a class="local col6 ref" href="#1146op1_offset" title='op1_offset' data-ref="1146op1_offset">op1_offset</a> = <span class="macro" title="__builtin_offsetof(CPUX86State, fpregs[reg &amp; 7].mmx)" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,fpregs[<a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a> &amp; <var>7</var>].mmx);</td></tr>
<tr><th id="3492">3492</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#1133" title="tcg_gen_addi_i64(MAKE_TCGV_I64(GET_TCGV_PTR(cpu_ptr0)), MAKE_TCGV_I64(GET_TCGV_PTR(cpu_env)), (op1_offset))" data-ref="_M/tcg_gen_addi_ptr">tcg_gen_addi_ptr</a>(<a class="tu ref" href="#cpu_ptr0" title='cpu_ptr0' data-use='r' data-ref="cpu_ptr0">cpu_ptr0</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="local col6 ref" href="#1146op1_offset" title='op1_offset' data-ref="1146op1_offset">op1_offset</a>);</td></tr>
<tr><th id="3493">3493</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#1133" title="tcg_gen_addi_i64(MAKE_TCGV_I64(GET_TCGV_PTR(cpu_ptr1)), MAKE_TCGV_I64(GET_TCGV_PTR(cpu_env)), (op2_offset))" data-ref="_M/tcg_gen_addi_ptr">tcg_gen_addi_ptr</a>(<a class="tu ref" href="#cpu_ptr1" title='cpu_ptr1' data-use='r' data-ref="cpu_ptr1">cpu_ptr1</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="local col7 ref" href="#1147op2_offset" title='op2_offset' data-ref="1147op2_offset">op2_offset</a>);</td></tr>
<tr><th id="3494">3494</th><td>            <b>switch</b>(<a class="local col2 ref" href="#1142b" title='b' data-ref="1142b">b</a>) {</td></tr>
<tr><th id="3495">3495</th><td>            <b>case</b> <var>0x02c</var>:</td></tr>
<tr><th id="3496">3496</th><td>                <a class="ref" href="ops_sse_header.h.html#180" title='gen_helper_cvttps2pi' data-ref="gen_helper_cvttps2pi">gen_helper_cvttps2pi</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="tu ref" href="#cpu_ptr0" title='cpu_ptr0' data-use='r' data-ref="cpu_ptr0">cpu_ptr0</a>, <a class="tu ref" href="#cpu_ptr1" title='cpu_ptr1' data-use='r' data-ref="cpu_ptr1">cpu_ptr1</a>);</td></tr>
<tr><th id="3497">3497</th><td>                <b>break</b>;</td></tr>
<tr><th id="3498">3498</th><td>            <b>case</b> <var>0x12c</var>:</td></tr>
<tr><th id="3499">3499</th><td>                <a class="ref" href="ops_sse_header.h.html#181" title='gen_helper_cvttpd2pi' data-ref="gen_helper_cvttpd2pi">gen_helper_cvttpd2pi</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="tu ref" href="#cpu_ptr0" title='cpu_ptr0' data-use='r' data-ref="cpu_ptr0">cpu_ptr0</a>, <a class="tu ref" href="#cpu_ptr1" title='cpu_ptr1' data-use='r' data-ref="cpu_ptr1">cpu_ptr1</a>);</td></tr>
<tr><th id="3500">3500</th><td>                <b>break</b>;</td></tr>
<tr><th id="3501">3501</th><td>            <b>case</b> <var>0x02d</var>:</td></tr>
<tr><th id="3502">3502</th><td>                <a class="ref" href="ops_sse_header.h.html#169" title='gen_helper_cvtps2pi' data-ref="gen_helper_cvtps2pi">gen_helper_cvtps2pi</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="tu ref" href="#cpu_ptr0" title='cpu_ptr0' data-use='r' data-ref="cpu_ptr0">cpu_ptr0</a>, <a class="tu ref" href="#cpu_ptr1" title='cpu_ptr1' data-use='r' data-ref="cpu_ptr1">cpu_ptr1</a>);</td></tr>
<tr><th id="3503">3503</th><td>                <b>break</b>;</td></tr>
<tr><th id="3504">3504</th><td>            <b>case</b> <var>0x12d</var>:</td></tr>
<tr><th id="3505">3505</th><td>                <a class="ref" href="ops_sse_header.h.html#170" title='gen_helper_cvtpd2pi' data-ref="gen_helper_cvtpd2pi">gen_helper_cvtpd2pi</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="tu ref" href="#cpu_ptr0" title='cpu_ptr0' data-use='r' data-ref="cpu_ptr0">cpu_ptr0</a>, <a class="tu ref" href="#cpu_ptr1" title='cpu_ptr1' data-use='r' data-ref="cpu_ptr1">cpu_ptr1</a>);</td></tr>
<tr><th id="3506">3506</th><td>                <b>break</b>;</td></tr>
<tr><th id="3507">3507</th><td>            }</td></tr>
<tr><th id="3508">3508</th><td>            <b>break</b>;</td></tr>
<tr><th id="3509">3509</th><td>        <b>case</b> <var>0x22c</var>: <i>/* cvttss2si */</i></td></tr>
<tr><th id="3510">3510</th><td>        <b>case</b> <var>0x32c</var>: <i>/* cvttsd2si */</i></td></tr>
<tr><th id="3511">3511</th><td>        <b>case</b> <var>0x22d</var>: <i>/* cvtss2si */</i></td></tr>
<tr><th id="3512">3512</th><td>        <b>case</b> <var>0x32d</var>: <i>/* cvtsd2si */</i></td></tr>
<tr><th id="3513">3513</th><td>            <a class="local col8 ref" href="#1158ot" title='ot' data-ref="1158ot">ot</a> = <a class="tu ref" href="#mo_64_32" title='mo_64_32' data-use='c' data-ref="mo_64_32">mo_64_32</a>(<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>-&gt;<a class="tu ref" href="#DisasContext::dflag" title='DisasContext::dflag' data-use='r' data-ref="DisasContext::dflag">dflag</a>);</td></tr>
<tr><th id="3514">3514</th><td>            <b>if</b> (<a class="local col1 ref" href="#1151mod" title='mod' data-ref="1151mod">mod</a> != <var>3</var>) {</td></tr>
<tr><th id="3515">3515</th><td>                <a class="tu ref" href="#gen_lea_modrm" title='gen_lea_modrm' data-use='c' data-ref="gen_lea_modrm">gen_lea_modrm</a>(<a class="local col0 ref" href="#1140env" title='env' data-ref="1140env">env</a>, <a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>, <a class="local col0 ref" href="#1150modrm" title='modrm' data-ref="1150modrm">modrm</a>);</td></tr>
<tr><th id="3516">3516</th><td>                <b>if</b> ((<a class="local col2 ref" href="#1142b" title='b' data-ref="1142b">b</a> &gt;&gt; <var>8</var>) &amp; <var>1</var>) {</td></tr>
<tr><th id="3517">3517</th><td>                    <a class="tu ref" href="#gen_ldq_env_A0" title='gen_ldq_env_A0' data-use='c' data-ref="gen_ldq_env_A0">gen_ldq_env_A0</a>(<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>, <span class="macro" title="__builtin_offsetof(CPUX86State, xmm_t0._q_ZMMReg[0])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>, xmm_t0.<a class="macro" href="cpu.h.html#843" title="_q_ZMMReg[0]" data-ref="_M/ZMM_Q">ZMM_Q</a>(<var>0</var>)));</td></tr>
<tr><th id="3518">3518</th><td>                } <b>else</b> {</td></tr>
<tr><th id="3519">3519</th><td>                    <a class="tu ref" href="#gen_op_ld_v" title='gen_op_ld_v' data-use='c' data-ref="gen_op_ld_v">gen_op_ld_v</a>(<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>, <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_32" title='TCGMemOp::MO_32' data-ref="TCGMemOp::MO_32">MO_32</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>);</td></tr>
<tr><th id="3520">3520</th><td>                    <a class="macro" href="../../tcg/tcg-op.h.html#930" title="tcg_gen_st32_i64" data-ref="_M/tcg_gen_st32_tl">tcg_gen_st32_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <span class="macro" title="__builtin_offsetof(CPUX86State, xmm_t0._l_ZMMReg[0])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,xmm_t0.<a class="macro" href="cpu.h.html#841" title="_l_ZMMReg[0]" data-ref="_M/ZMM_L">ZMM_L</a>(<var>0</var>)));</td></tr>
<tr><th id="3521">3521</th><td>                }</td></tr>
<tr><th id="3522">3522</th><td>                <a class="local col7 ref" href="#1147op2_offset" title='op2_offset' data-ref="1147op2_offset">op2_offset</a> = <span class="macro" title="__builtin_offsetof(CPUX86State, xmm_t0)" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,xmm_t0);</td></tr>
<tr><th id="3523">3523</th><td>            } <b>else</b> {</td></tr>
<tr><th id="3524">3524</th><td>                <a class="local col2 ref" href="#1152rm" title='rm' data-ref="1152rm">rm</a> = (<a class="local col0 ref" href="#1150modrm" title='modrm' data-ref="1150modrm">modrm</a> &amp; <var>7</var>) | <a class="macro" href="#45" title="((s)-&gt;rex_b)" data-ref="_M/REX_B">REX_B</a>(<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>);</td></tr>
<tr><th id="3525">3525</th><td>                <a class="local col7 ref" href="#1147op2_offset" title='op2_offset' data-ref="1147op2_offset">op2_offset</a> = <span class="macro" title="__builtin_offsetof(CPUX86State, xmm_regs[rm])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,xmm_regs[<a class="local col2 ref" href="#1152rm" title='rm' data-ref="1152rm">rm</a>]);</td></tr>
<tr><th id="3526">3526</th><td>            }</td></tr>
<tr><th id="3527">3527</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#1133" title="tcg_gen_addi_i64(MAKE_TCGV_I64(GET_TCGV_PTR(cpu_ptr0)), MAKE_TCGV_I64(GET_TCGV_PTR(cpu_env)), (op2_offset))" data-ref="_M/tcg_gen_addi_ptr">tcg_gen_addi_ptr</a>(<a class="tu ref" href="#cpu_ptr0" title='cpu_ptr0' data-use='r' data-ref="cpu_ptr0">cpu_ptr0</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="local col7 ref" href="#1147op2_offset" title='op2_offset' data-ref="1147op2_offset">op2_offset</a>);</td></tr>
<tr><th id="3528">3528</th><td>            <b>if</b> (<a class="local col8 ref" href="#1158ot" title='ot' data-ref="1158ot">ot</a> == <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_32" title='TCGMemOp::MO_32' data-ref="TCGMemOp::MO_32">MO_32</a>) {</td></tr>
<tr><th id="3529">3529</th><td>                <a class="typedef" href="#SSEFunc_i_ep" title='SSEFunc_i_ep' data-type='void (*)(TCGv_i32, TCGv_ptr, TCGv_ptr)' data-ref="SSEFunc_i_ep">SSEFunc_i_ep</a> <dfn class="local col5 decl" id="1165sse_fn_i_ep" title='sse_fn_i_ep' data-type='SSEFunc_i_ep' data-ref="1165sse_fn_i_ep">sse_fn_i_ep</dfn> =</td></tr>
<tr><th id="3530">3530</th><td>                    <a class="tu ref" href="#sse_op_table3bi" title='sse_op_table3bi' data-use='r' data-ref="sse_op_table3bi">sse_op_table3bi</a>[((<a class="local col2 ref" href="#1142b" title='b' data-ref="1142b">b</a> &gt;&gt; <var>7</var>) &amp; <var>2</var>) | (<a class="local col2 ref" href="#1142b" title='b' data-ref="1142b">b</a> &amp; <var>1</var>)];</td></tr>
<tr><th id="3531">3531</th><td>                <a class="local col5 ref" href="#1165sse_fn_i_ep" title='sse_fn_i_ep' data-ref="1165sse_fn_i_ep">sse_fn_i_ep</a>(<a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="tu ref" href="#cpu_ptr0" title='cpu_ptr0' data-use='r' data-ref="cpu_ptr0">cpu_ptr0</a>);</td></tr>
<tr><th id="3532">3532</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#964" title="tcg_gen_extu_i32_i64" data-ref="_M/tcg_gen_extu_i32_tl">tcg_gen_extu_i32_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>);</td></tr>
<tr><th id="3533">3533</th><td>            } <b>else</b> {</td></tr>
<tr><th id="3534">3534</th><td><u>#<span data-ppcond="3534">ifdef</span> <a class="macro" href="../../x86_64-softmmu/config-target.h.html#2" data-ref="_M/TARGET_X86_64">TARGET_X86_64</a></u></td></tr>
<tr><th id="3535">3535</th><td>                <a class="typedef" href="#SSEFunc_l_ep" title='SSEFunc_l_ep' data-type='void (*)(TCGv_i64, TCGv_ptr, TCGv_ptr)' data-ref="SSEFunc_l_ep">SSEFunc_l_ep</a> <dfn class="local col6 decl" id="1166sse_fn_l_ep" title='sse_fn_l_ep' data-type='SSEFunc_l_ep' data-ref="1166sse_fn_l_ep">sse_fn_l_ep</dfn> =</td></tr>
<tr><th id="3536">3536</th><td>                    <a class="tu ref" href="#sse_op_table3bq" title='sse_op_table3bq' data-use='r' data-ref="sse_op_table3bq">sse_op_table3bq</a>[((<a class="local col2 ref" href="#1142b" title='b' data-ref="1142b">b</a> &gt;&gt; <var>7</var>) &amp; <var>2</var>) | (<a class="local col2 ref" href="#1142b" title='b' data-ref="1142b">b</a> &amp; <var>1</var>)];</td></tr>
<tr><th id="3537">3537</th><td>                <a class="local col6 ref" href="#1166sse_fn_l_ep" title='sse_fn_l_ep' data-ref="1166sse_fn_l_ep">sse_fn_l_ep</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="tu ref" href="#cpu_ptr0" title='cpu_ptr0' data-use='r' data-ref="cpu_ptr0">cpu_ptr0</a>);</td></tr>
<tr><th id="3538">3538</th><td><u>#<span data-ppcond="3534">else</span></u></td></tr>
<tr><th id="3539">3539</th><td>                <b>goto</b> illegal_op;</td></tr>
<tr><th id="3540">3540</th><td><u>#<span data-ppcond="3534">endif</span></u></td></tr>
<tr><th id="3541">3541</th><td>            }</td></tr>
<tr><th id="3542">3542</th><td>            <a class="tu ref" href="#gen_op_mov_reg_v" title='gen_op_mov_reg_v' data-use='c' data-ref="gen_op_mov_reg_v">gen_op_mov_reg_v</a>(<a class="local col8 ref" href="#1158ot" title='ot' data-ref="1158ot">ot</a>, <a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="3543">3543</th><td>            <b>break</b>;</td></tr>
<tr><th id="3544">3544</th><td>        <b>case</b> <var>0xc4</var>: <i>/* pinsrw */</i></td></tr>
<tr><th id="3545">3545</th><td>        <b>case</b> <var>0x1c4</var>:</td></tr>
<tr><th id="3546">3546</th><td>            <a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>-&gt;<a class="tu ref" href="#DisasContext::rip_offset" title='DisasContext::rip_offset' data-use='w' data-ref="DisasContext::rip_offset">rip_offset</a> = <var>1</var>;</td></tr>
<tr><th id="3547">3547</th><td>            <a class="tu ref" href="#gen_ldst_modrm" title='gen_ldst_modrm' data-use='c' data-ref="gen_ldst_modrm">gen_ldst_modrm</a>(<a class="local col0 ref" href="#1140env" title='env' data-ref="1140env">env</a>, <a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>, <a class="local col0 ref" href="#1150modrm" title='modrm' data-ref="1150modrm">modrm</a>, <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_16" title='TCGMemOp::MO_16' data-ref="TCGMemOp::MO_16">MO_16</a>, <a class="enum" href="#OR_TMP0" title='OR_TMP0' data-ref="OR_TMP0">OR_TMP0</a>, <var>0</var>);</td></tr>
<tr><th id="3548">3548</th><td>            <a class="local col9 ref" href="#1149val" title='val' data-ref="1149val">val</a> = <a class="ref" href="../../include/exec/cpu_ldst_template.h.html#112" title='cpu_ldub_code' data-ref="cpu_ldub_code">cpu_ldub_code</a>(<a class="local col0 ref" href="#1140env" title='env' data-ref="1140env">env</a>, <a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='w' data-ref="DisasContext::pc">pc</a>++);</td></tr>
<tr><th id="3549">3549</th><td>            <b>if</b> (<a class="local col5 ref" href="#1145b1" title='b1' data-ref="1145b1">b1</a>) {</td></tr>
<tr><th id="3550">3550</th><td>                <a class="local col9 ref" href="#1149val" title='val' data-ref="1149val">val</a> &amp;= <var>7</var>;</td></tr>
<tr><th id="3551">3551</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#929" title="tcg_gen_st16_i64" data-ref="_M/tcg_gen_st16_tl">tcg_gen_st16_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>,</td></tr>
<tr><th id="3552">3552</th><td>                                <span class="macro" title="__builtin_offsetof(CPUX86State, xmm_regs[reg]._w_ZMMReg[val])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,xmm_regs[<a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a>].<a class="macro" href="cpu.h.html#840" title="_w_ZMMReg[val]" data-ref="_M/ZMM_W">ZMM_W</a>(<a class="local col9 ref" href="#1149val" title='val' data-ref="1149val">val</a>)));</td></tr>
<tr><th id="3553">3553</th><td>            } <b>else</b> {</td></tr>
<tr><th id="3554">3554</th><td>                <a class="local col9 ref" href="#1149val" title='val' data-ref="1149val">val</a> &amp;= <var>3</var>;</td></tr>
<tr><th id="3555">3555</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#929" title="tcg_gen_st16_i64" data-ref="_M/tcg_gen_st16_tl">tcg_gen_st16_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>,</td></tr>
<tr><th id="3556">3556</th><td>                                <span class="macro" title="__builtin_offsetof(CPUX86State, fpregs[reg].mmx._w_MMXReg[val])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,fpregs[<a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a>].mmx.<a class="macro" href="cpu.h.html#847" title="_w_MMXReg[val]" data-ref="_M/MMX_W">MMX_W</a>(<a class="local col9 ref" href="#1149val" title='val' data-ref="1149val">val</a>)));</td></tr>
<tr><th id="3557">3557</th><td>            }</td></tr>
<tr><th id="3558">3558</th><td>            <b>break</b>;</td></tr>
<tr><th id="3559">3559</th><td>        <b>case</b> <var>0xc5</var>: <i>/* pextrw */</i></td></tr>
<tr><th id="3560">3560</th><td>        <b>case</b> <var>0x1c5</var>:</td></tr>
<tr><th id="3561">3561</th><td>            <b>if</b> (<a class="local col1 ref" href="#1151mod" title='mod' data-ref="1151mod">mod</a> != <var>3</var>)</td></tr>
<tr><th id="3562">3562</th><td>                <b>goto</b> <a class="lbl" href="#1160illegal_op" data-ref="1160illegal_op">illegal_op</a>;</td></tr>
<tr><th id="3563">3563</th><td>            <a class="local col8 ref" href="#1158ot" title='ot' data-ref="1158ot">ot</a> = <a class="tu ref" href="#mo_64_32" title='mo_64_32' data-use='c' data-ref="mo_64_32">mo_64_32</a>(<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>-&gt;<a class="tu ref" href="#DisasContext::dflag" title='DisasContext::dflag' data-use='r' data-ref="DisasContext::dflag">dflag</a>);</td></tr>
<tr><th id="3564">3564</th><td>            <a class="local col9 ref" href="#1149val" title='val' data-ref="1149val">val</a> = <a class="ref" href="../../include/exec/cpu_ldst_template.h.html#112" title='cpu_ldub_code' data-ref="cpu_ldub_code">cpu_ldub_code</a>(<a class="local col0 ref" href="#1140env" title='env' data-ref="1140env">env</a>, <a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='w' data-ref="DisasContext::pc">pc</a>++);</td></tr>
<tr><th id="3565">3565</th><td>            <b>if</b> (<a class="local col5 ref" href="#1145b1" title='b1' data-ref="1145b1">b1</a>) {</td></tr>
<tr><th id="3566">3566</th><td>                <a class="local col9 ref" href="#1149val" title='val' data-ref="1149val">val</a> &amp;= <var>7</var>;</td></tr>
<tr><th id="3567">3567</th><td>                <a class="local col2 ref" href="#1152rm" title='rm' data-ref="1152rm">rm</a> = (<a class="local col0 ref" href="#1150modrm" title='modrm' data-ref="1150modrm">modrm</a> &amp; <var>7</var>) | <a class="macro" href="#45" title="((s)-&gt;rex_b)" data-ref="_M/REX_B">REX_B</a>(<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>);</td></tr>
<tr><th id="3568">3568</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#923" title="tcg_gen_ld16u_i64" data-ref="_M/tcg_gen_ld16u_tl">tcg_gen_ld16u_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>,</td></tr>
<tr><th id="3569">3569</th><td>                                 <span class="macro" title="__builtin_offsetof(CPUX86State, xmm_regs[rm]._w_ZMMReg[val])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,xmm_regs[<a class="local col2 ref" href="#1152rm" title='rm' data-ref="1152rm">rm</a>].<a class="macro" href="cpu.h.html#840" title="_w_ZMMReg[val]" data-ref="_M/ZMM_W">ZMM_W</a>(<a class="local col9 ref" href="#1149val" title='val' data-ref="1149val">val</a>)));</td></tr>
<tr><th id="3570">3570</th><td>            } <b>else</b> {</td></tr>
<tr><th id="3571">3571</th><td>                <a class="local col9 ref" href="#1149val" title='val' data-ref="1149val">val</a> &amp;= <var>3</var>;</td></tr>
<tr><th id="3572">3572</th><td>                <a class="local col2 ref" href="#1152rm" title='rm' data-ref="1152rm">rm</a> = (<a class="local col0 ref" href="#1150modrm" title='modrm' data-ref="1150modrm">modrm</a> &amp; <var>7</var>);</td></tr>
<tr><th id="3573">3573</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#923" title="tcg_gen_ld16u_i64" data-ref="_M/tcg_gen_ld16u_tl">tcg_gen_ld16u_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>,</td></tr>
<tr><th id="3574">3574</th><td>                                <span class="macro" title="__builtin_offsetof(CPUX86State, fpregs[rm].mmx._w_MMXReg[val])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,fpregs[<a class="local col2 ref" href="#1152rm" title='rm' data-ref="1152rm">rm</a>].mmx.<a class="macro" href="cpu.h.html#847" title="_w_MMXReg[val]" data-ref="_M/MMX_W">MMX_W</a>(<a class="local col9 ref" href="#1149val" title='val' data-ref="1149val">val</a>)));</td></tr>
<tr><th id="3575">3575</th><td>            }</td></tr>
<tr><th id="3576">3576</th><td>            <a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a> = ((<a class="local col0 ref" href="#1150modrm" title='modrm' data-ref="1150modrm">modrm</a> &gt;&gt; <var>3</var>) &amp; <var>7</var>) | <a class="local col4 ref" href="#1144rex_r" title='rex_r' data-ref="1144rex_r">rex_r</a>;</td></tr>
<tr><th id="3577">3577</th><td>            <a class="tu ref" href="#gen_op_mov_reg_v" title='gen_op_mov_reg_v' data-use='c' data-ref="gen_op_mov_reg_v">gen_op_mov_reg_v</a>(<a class="local col8 ref" href="#1158ot" title='ot' data-ref="1158ot">ot</a>, <a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="3578">3578</th><td>            <b>break</b>;</td></tr>
<tr><th id="3579">3579</th><td>        <b>case</b> <var>0x1d6</var>: <i>/* movq ea, xmm */</i></td></tr>
<tr><th id="3580">3580</th><td>            <b>if</b> (<a class="local col1 ref" href="#1151mod" title='mod' data-ref="1151mod">mod</a> != <var>3</var>) {</td></tr>
<tr><th id="3581">3581</th><td>                <a class="tu ref" href="#gen_lea_modrm" title='gen_lea_modrm' data-use='c' data-ref="gen_lea_modrm">gen_lea_modrm</a>(<a class="local col0 ref" href="#1140env" title='env' data-ref="1140env">env</a>, <a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>, <a class="local col0 ref" href="#1150modrm" title='modrm' data-ref="1150modrm">modrm</a>);</td></tr>
<tr><th id="3582">3582</th><td>                <a class="tu ref" href="#gen_stq_env_A0" title='gen_stq_env_A0' data-use='c' data-ref="gen_stq_env_A0">gen_stq_env_A0</a>(<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>, <span class="macro" title="__builtin_offsetof(CPUX86State, xmm_regs[reg]._q_ZMMReg[0])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,</td></tr>
<tr><th id="3583">3583</th><td>                                           xmm_regs[<a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a>].<a class="macro" href="cpu.h.html#843" title="_q_ZMMReg[0]" data-ref="_M/ZMM_Q">ZMM_Q</a>(<var>0</var>)));</td></tr>
<tr><th id="3584">3584</th><td>            } <b>else</b> {</td></tr>
<tr><th id="3585">3585</th><td>                <a class="local col2 ref" href="#1152rm" title='rm' data-ref="1152rm">rm</a> = (<a class="local col0 ref" href="#1150modrm" title='modrm' data-ref="1150modrm">modrm</a> &amp; <var>7</var>) | <a class="macro" href="#45" title="((s)-&gt;rex_b)" data-ref="_M/REX_B">REX_B</a>(<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>);</td></tr>
<tr><th id="3586">3586</th><td>                <a class="tu ref" href="#gen_op_movq" title='gen_op_movq' data-use='c' data-ref="gen_op_movq">gen_op_movq</a>(<span class="macro" title="__builtin_offsetof(CPUX86State, xmm_regs[rm]._q_ZMMReg[0])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,xmm_regs[<a class="local col2 ref" href="#1152rm" title='rm' data-ref="1152rm">rm</a>].<a class="macro" href="cpu.h.html#843" title="_q_ZMMReg[0]" data-ref="_M/ZMM_Q">ZMM_Q</a>(<var>0</var>)),</td></tr>
<tr><th id="3587">3587</th><td>                            <span class="macro" title="__builtin_offsetof(CPUX86State, xmm_regs[reg]._q_ZMMReg[0])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,xmm_regs[<a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a>].<a class="macro" href="cpu.h.html#843" title="_q_ZMMReg[0]" data-ref="_M/ZMM_Q">ZMM_Q</a>(<var>0</var>)));</td></tr>
<tr><th id="3588">3588</th><td>                <a class="tu ref" href="#gen_op_movq_env_0" title='gen_op_movq_env_0' data-use='c' data-ref="gen_op_movq_env_0">gen_op_movq_env_0</a>(<span class="macro" title="__builtin_offsetof(CPUX86State, xmm_regs[rm]._q_ZMMReg[1])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,xmm_regs[<a class="local col2 ref" href="#1152rm" title='rm' data-ref="1152rm">rm</a>].<a class="macro" href="cpu.h.html#843" title="_q_ZMMReg[1]" data-ref="_M/ZMM_Q">ZMM_Q</a>(<var>1</var>)));</td></tr>
<tr><th id="3589">3589</th><td>            }</td></tr>
<tr><th id="3590">3590</th><td>            <b>break</b>;</td></tr>
<tr><th id="3591">3591</th><td>        <b>case</b> <var>0x2d6</var>: <i>/* movq2dq */</i></td></tr>
<tr><th id="3592">3592</th><td>            <a class="ref" href="helper.h.html#210" title='gen_helper_enter_mmx' data-ref="gen_helper_enter_mmx">gen_helper_enter_mmx</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>);</td></tr>
<tr><th id="3593">3593</th><td>            <a class="local col2 ref" href="#1152rm" title='rm' data-ref="1152rm">rm</a> = (<a class="local col0 ref" href="#1150modrm" title='modrm' data-ref="1150modrm">modrm</a> &amp; <var>7</var>);</td></tr>
<tr><th id="3594">3594</th><td>            <a class="tu ref" href="#gen_op_movq" title='gen_op_movq' data-use='c' data-ref="gen_op_movq">gen_op_movq</a>(<span class="macro" title="__builtin_offsetof(CPUX86State, xmm_regs[reg]._q_ZMMReg[0])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,xmm_regs[<a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a>].<a class="macro" href="cpu.h.html#843" title="_q_ZMMReg[0]" data-ref="_M/ZMM_Q">ZMM_Q</a>(<var>0</var>)),</td></tr>
<tr><th id="3595">3595</th><td>                        <span class="macro" title="__builtin_offsetof(CPUX86State, fpregs[rm].mmx)" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,fpregs[<a class="local col2 ref" href="#1152rm" title='rm' data-ref="1152rm">rm</a>].mmx));</td></tr>
<tr><th id="3596">3596</th><td>            <a class="tu ref" href="#gen_op_movq_env_0" title='gen_op_movq_env_0' data-use='c' data-ref="gen_op_movq_env_0">gen_op_movq_env_0</a>(<span class="macro" title="__builtin_offsetof(CPUX86State, xmm_regs[reg]._q_ZMMReg[1])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,xmm_regs[<a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a>].<a class="macro" href="cpu.h.html#843" title="_q_ZMMReg[1]" data-ref="_M/ZMM_Q">ZMM_Q</a>(<var>1</var>)));</td></tr>
<tr><th id="3597">3597</th><td>            <b>break</b>;</td></tr>
<tr><th id="3598">3598</th><td>        <b>case</b> <var>0x3d6</var>: <i>/* movdq2q */</i></td></tr>
<tr><th id="3599">3599</th><td>            <a class="ref" href="helper.h.html#210" title='gen_helper_enter_mmx' data-ref="gen_helper_enter_mmx">gen_helper_enter_mmx</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>);</td></tr>
<tr><th id="3600">3600</th><td>            <a class="local col2 ref" href="#1152rm" title='rm' data-ref="1152rm">rm</a> = (<a class="local col0 ref" href="#1150modrm" title='modrm' data-ref="1150modrm">modrm</a> &amp; <var>7</var>) | <a class="macro" href="#45" title="((s)-&gt;rex_b)" data-ref="_M/REX_B">REX_B</a>(<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>);</td></tr>
<tr><th id="3601">3601</th><td>            <a class="tu ref" href="#gen_op_movq" title='gen_op_movq' data-use='c' data-ref="gen_op_movq">gen_op_movq</a>(<span class="macro" title="__builtin_offsetof(CPUX86State, fpregs[reg &amp; 7].mmx)" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,fpregs[<a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a> &amp; <var>7</var>].mmx),</td></tr>
<tr><th id="3602">3602</th><td>                        <span class="macro" title="__builtin_offsetof(CPUX86State, xmm_regs[rm]._q_ZMMReg[0])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,xmm_regs[<a class="local col2 ref" href="#1152rm" title='rm' data-ref="1152rm">rm</a>].<a class="macro" href="cpu.h.html#843" title="_q_ZMMReg[0]" data-ref="_M/ZMM_Q">ZMM_Q</a>(<var>0</var>)));</td></tr>
<tr><th id="3603">3603</th><td>            <b>break</b>;</td></tr>
<tr><th id="3604">3604</th><td>        <b>case</b> <var>0xd7</var>: <i>/* pmovmskb */</i></td></tr>
<tr><th id="3605">3605</th><td>        <b>case</b> <var>0x1d7</var>:</td></tr>
<tr><th id="3606">3606</th><td>            <b>if</b> (<a class="local col1 ref" href="#1151mod" title='mod' data-ref="1151mod">mod</a> != <var>3</var>)</td></tr>
<tr><th id="3607">3607</th><td>                <b>goto</b> <a class="lbl" href="#1160illegal_op" data-ref="1160illegal_op">illegal_op</a>;</td></tr>
<tr><th id="3608">3608</th><td>            <b>if</b> (<a class="local col5 ref" href="#1145b1" title='b1' data-ref="1145b1">b1</a>) {</td></tr>
<tr><th id="3609">3609</th><td>                <a class="local col2 ref" href="#1152rm" title='rm' data-ref="1152rm">rm</a> = (<a class="local col0 ref" href="#1150modrm" title='modrm' data-ref="1150modrm">modrm</a> &amp; <var>7</var>) | <a class="macro" href="#45" title="((s)-&gt;rex_b)" data-ref="_M/REX_B">REX_B</a>(<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>);</td></tr>
<tr><th id="3610">3610</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#1133" title="tcg_gen_addi_i64(MAKE_TCGV_I64(GET_TCGV_PTR(cpu_ptr0)), MAKE_TCGV_I64(GET_TCGV_PTR(cpu_env)), (__builtin_offsetof(CPUX86State, xmm_regs[rm])))" data-ref="_M/tcg_gen_addi_ptr">tcg_gen_addi_ptr</a>(<a class="tu ref" href="#cpu_ptr0" title='cpu_ptr0' data-use='r' data-ref="cpu_ptr0">cpu_ptr0</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <span class="macro" title="__builtin_offsetof(CPUX86State, xmm_regs[rm])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,xmm_regs[<a class="local col2 ref" href="#1152rm" title='rm' data-ref="1152rm">rm</a>]));</td></tr>
<tr><th id="3611">3611</th><td>                <a class="ref" href="ops_sse_header.h.html#227" title='gen_helper_pmovmskb_xmm' data-ref="gen_helper_pmovmskb_xmm">gen_helper_pmovmskb_xmm</a>(<a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="tu ref" href="#cpu_ptr0" title='cpu_ptr0' data-use='r' data-ref="cpu_ptr0">cpu_ptr0</a>);</td></tr>
<tr><th id="3612">3612</th><td>            } <b>else</b> {</td></tr>
<tr><th id="3613">3613</th><td>                <a class="local col2 ref" href="#1152rm" title='rm' data-ref="1152rm">rm</a> = (<a class="local col0 ref" href="#1150modrm" title='modrm' data-ref="1150modrm">modrm</a> &amp; <var>7</var>);</td></tr>
<tr><th id="3614">3614</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#1133" title="tcg_gen_addi_i64(MAKE_TCGV_I64(GET_TCGV_PTR(cpu_ptr0)), MAKE_TCGV_I64(GET_TCGV_PTR(cpu_env)), (__builtin_offsetof(CPUX86State, fpregs[rm].mmx)))" data-ref="_M/tcg_gen_addi_ptr">tcg_gen_addi_ptr</a>(<a class="tu ref" href="#cpu_ptr0" title='cpu_ptr0' data-use='r' data-ref="cpu_ptr0">cpu_ptr0</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <span class="macro" title="__builtin_offsetof(CPUX86State, fpregs[rm].mmx)" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,fpregs[<a class="local col2 ref" href="#1152rm" title='rm' data-ref="1152rm">rm</a>].mmx));</td></tr>
<tr><th id="3615">3615</th><td>                <a class="ref" href="ops_sse_header.h.html#227" title='gen_helper_pmovmskb_mmx' data-ref="gen_helper_pmovmskb_mmx">gen_helper_pmovmskb_mmx</a>(<a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="tu ref" href="#cpu_ptr0" title='cpu_ptr0' data-use='r' data-ref="cpu_ptr0">cpu_ptr0</a>);</td></tr>
<tr><th id="3616">3616</th><td>            }</td></tr>
<tr><th id="3617">3617</th><td>            <a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a> = ((<a class="local col0 ref" href="#1150modrm" title='modrm' data-ref="1150modrm">modrm</a> &gt;&gt; <var>3</var>) &amp; <var>7</var>) | <a class="local col4 ref" href="#1144rex_r" title='rex_r' data-ref="1144rex_r">rex_r</a>;</td></tr>
<tr><th id="3618">3618</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#964" title="tcg_gen_extu_i32_i64" data-ref="_M/tcg_gen_extu_i32_tl">tcg_gen_extu_i32_tl</a>(<a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a>], <a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>);</td></tr>
<tr><th id="3619">3619</th><td>            <b>break</b>;</td></tr>
<tr><th id="3620">3620</th><td></td></tr>
<tr><th id="3621">3621</th><td>        <b>case</b> <var>0x138</var>:</td></tr>
<tr><th id="3622">3622</th><td>        <b>case</b> <var>0x038</var>:</td></tr>
<tr><th id="3623">3623</th><td>            <a class="local col2 ref" href="#1142b" title='b' data-ref="1142b">b</a> = <a class="local col0 ref" href="#1150modrm" title='modrm' data-ref="1150modrm">modrm</a>;</td></tr>
<tr><th id="3624">3624</th><td>            <b>if</b> ((<a class="local col2 ref" href="#1142b" title='b' data-ref="1142b">b</a> &amp; <var>0xf0</var>) == <var>0xf0</var>) {</td></tr>
<tr><th id="3625">3625</th><td>                <b>goto</b> <a class="lbl" href="#1167do_0f_38_fx" data-ref="1167do_0f_38_fx">do_0f_38_fx</a>;</td></tr>
<tr><th id="3626">3626</th><td>            }</td></tr>
<tr><th id="3627">3627</th><td>            <a class="local col0 ref" href="#1150modrm" title='modrm' data-ref="1150modrm">modrm</a> = <a class="ref" href="../../include/exec/cpu_ldst_template.h.html#112" title='cpu_ldub_code' data-ref="cpu_ldub_code">cpu_ldub_code</a>(<a class="local col0 ref" href="#1140env" title='env' data-ref="1140env">env</a>, <a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='w' data-ref="DisasContext::pc">pc</a>++);</td></tr>
<tr><th id="3628">3628</th><td>            <a class="local col2 ref" href="#1152rm" title='rm' data-ref="1152rm">rm</a> = <a class="local col0 ref" href="#1150modrm" title='modrm' data-ref="1150modrm">modrm</a> &amp; <var>7</var>;</td></tr>
<tr><th id="3629">3629</th><td>            <a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a> = ((<a class="local col0 ref" href="#1150modrm" title='modrm' data-ref="1150modrm">modrm</a> &gt;&gt; <var>3</var>) &amp; <var>7</var>) | <a class="local col4 ref" href="#1144rex_r" title='rex_r' data-ref="1144rex_r">rex_r</a>;</td></tr>
<tr><th id="3630">3630</th><td>            <a class="local col1 ref" href="#1151mod" title='mod' data-ref="1151mod">mod</a> = (<a class="local col0 ref" href="#1150modrm" title='modrm' data-ref="1150modrm">modrm</a> &gt;&gt; <var>6</var>) &amp; <var>3</var>;</td></tr>
<tr><th id="3631">3631</th><td>            <b>if</b> (<a class="local col5 ref" href="#1145b1" title='b1' data-ref="1145b1">b1</a> &gt;= <var>2</var>) {</td></tr>
<tr><th id="3632">3632</th><td>                <b>goto</b> <a class="lbl" href="#1159unknown_op" data-ref="1159unknown_op">unknown_op</a>;</td></tr>
<tr><th id="3633">3633</th><td>            }</td></tr>
<tr><th id="3634">3634</th><td></td></tr>
<tr><th id="3635">3635</th><td>            <a class="local col4 ref" href="#1154sse_fn_epp" title='sse_fn_epp' data-ref="1154sse_fn_epp">sse_fn_epp</a> = <a class="tu ref" href="#sse_op_table6" title='sse_op_table6' data-use='m' data-ref="sse_op_table6">sse_op_table6</a>[<a class="local col2 ref" href="#1142b" title='b' data-ref="1142b">b</a>].<a class="tu ref" href="#SSEOpHelper_epp::op" title='SSEOpHelper_epp::op' data-use='r' data-ref="SSEOpHelper_epp::op">op</a>[<a class="local col5 ref" href="#1145b1" title='b1' data-ref="1145b1">b1</a>];</td></tr>
<tr><th id="3636">3636</th><td>            <b>if</b> (!<a class="local col4 ref" href="#1154sse_fn_epp" title='sse_fn_epp' data-ref="1154sse_fn_epp">sse_fn_epp</a>) {</td></tr>
<tr><th id="3637">3637</th><td>                <b>goto</b> <a class="lbl" href="#1159unknown_op" data-ref="1159unknown_op">unknown_op</a>;</td></tr>
<tr><th id="3638">3638</th><td>            }</td></tr>
<tr><th id="3639">3639</th><td>            <b>if</b> (!(<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cpuid_ext_features" title='DisasContext::cpuid_ext_features' data-use='r' data-ref="DisasContext::cpuid_ext_features">cpuid_ext_features</a> &amp; <a class="tu ref" href="#sse_op_table6" title='sse_op_table6' data-use='m' data-ref="sse_op_table6">sse_op_table6</a>[<a class="local col2 ref" href="#1142b" title='b' data-ref="1142b">b</a>].<a class="tu ref" href="#SSEOpHelper_epp::ext_mask" title='SSEOpHelper_epp::ext_mask' data-use='r' data-ref="SSEOpHelper_epp::ext_mask">ext_mask</a>))</td></tr>
<tr><th id="3640">3640</th><td>                <b>goto</b> <a class="lbl" href="#1160illegal_op" data-ref="1160illegal_op">illegal_op</a>;</td></tr>
<tr><th id="3641">3641</th><td></td></tr>
<tr><th id="3642">3642</th><td>            <b>if</b> (<a class="local col5 ref" href="#1145b1" title='b1' data-ref="1145b1">b1</a>) {</td></tr>
<tr><th id="3643">3643</th><td>                <a class="local col6 ref" href="#1146op1_offset" title='op1_offset' data-ref="1146op1_offset">op1_offset</a> = <span class="macro" title="__builtin_offsetof(CPUX86State, xmm_regs[reg])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,xmm_regs[<a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a>]);</td></tr>
<tr><th id="3644">3644</th><td>                <b>if</b> (<a class="local col1 ref" href="#1151mod" title='mod' data-ref="1151mod">mod</a> == <var>3</var>) {</td></tr>
<tr><th id="3645">3645</th><td>                    <a class="local col7 ref" href="#1147op2_offset" title='op2_offset' data-ref="1147op2_offset">op2_offset</a> = <span class="macro" title="__builtin_offsetof(CPUX86State, xmm_regs[rm | ((s)-&gt;rex_b)])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,xmm_regs[<a class="local col2 ref" href="#1152rm" title='rm' data-ref="1152rm">rm</a> | <a class="macro" href="#45" title="((s)-&gt;rex_b)" data-ref="_M/REX_B">REX_B</a>(<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>)]);</td></tr>
<tr><th id="3646">3646</th><td>                } <b>else</b> {</td></tr>
<tr><th id="3647">3647</th><td>                    <a class="local col7 ref" href="#1147op2_offset" title='op2_offset' data-ref="1147op2_offset">op2_offset</a> = <span class="macro" title="__builtin_offsetof(CPUX86State, xmm_t0)" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,xmm_t0);</td></tr>
<tr><th id="3648">3648</th><td>                    <a class="tu ref" href="#gen_lea_modrm" title='gen_lea_modrm' data-use='c' data-ref="gen_lea_modrm">gen_lea_modrm</a>(<a class="local col0 ref" href="#1140env" title='env' data-ref="1140env">env</a>, <a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>, <a class="local col0 ref" href="#1150modrm" title='modrm' data-ref="1150modrm">modrm</a>);</td></tr>
<tr><th id="3649">3649</th><td>                    <b>switch</b> (<a class="local col2 ref" href="#1142b" title='b' data-ref="1142b">b</a>) {</td></tr>
<tr><th id="3650">3650</th><td>                    <b>case</b> <var>0x20</var>: <b>case</b> <var>0x30</var>: <i>/* pmovsxbw, pmovzxbw */</i></td></tr>
<tr><th id="3651">3651</th><td>                    <b>case</b> <var>0x23</var>: <b>case</b> <var>0x33</var>: <i>/* pmovsxwd, pmovzxwd */</i></td></tr>
<tr><th id="3652">3652</th><td>                    <b>case</b> <var>0x25</var>: <b>case</b> <var>0x35</var>: <i>/* pmovsxdq, pmovzxdq */</i></td></tr>
<tr><th id="3653">3653</th><td>                        <a class="tu ref" href="#gen_ldq_env_A0" title='gen_ldq_env_A0' data-use='c' data-ref="gen_ldq_env_A0">gen_ldq_env_A0</a>(<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>, <a class="local col7 ref" href="#1147op2_offset" title='op2_offset' data-ref="1147op2_offset">op2_offset</a> +</td></tr>
<tr><th id="3654">3654</th><td>                                        <span class="macro" title="__builtin_offsetof(ZMMReg, _q_ZMMReg[0])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#ZMMReg" title='ZMMReg' data-type='union ZMMReg' data-ref="ZMMReg">ZMMReg</a>, <a class="macro" href="cpu.h.html#843" title="_q_ZMMReg[0]" data-ref="_M/ZMM_Q">ZMM_Q</a>(<var>0</var>)));</td></tr>
<tr><th id="3655">3655</th><td>                        <b>break</b>;</td></tr>
<tr><th id="3656">3656</th><td>                    <b>case</b> <var>0x21</var>: <b>case</b> <var>0x31</var>: <i>/* pmovsxbd, pmovzxbd */</i></td></tr>
<tr><th id="3657">3657</th><td>                    <b>case</b> <var>0x24</var>: <b>case</b> <var>0x34</var>: <i>/* pmovsxwq, pmovzxwq */</i></td></tr>
<tr><th id="3658">3658</th><td>                        <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_qemu_ld_i32" title='tcg_gen_qemu_ld_i32' data-ref="tcg_gen_qemu_ld_i32">tcg_gen_qemu_ld_i32</a>(<a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>,</td></tr>
<tr><th id="3659">3659</th><td>                                            <a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>-&gt;<a class="tu ref" href="#DisasContext::mem_index" title='DisasContext::mem_index' data-use='r' data-ref="DisasContext::mem_index">mem_index</a>, <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_LEUL" title='TCGMemOp::MO_LEUL' data-ref="TCGMemOp::MO_LEUL">MO_LEUL</a>);</td></tr>
<tr><th id="3660">3660</th><td>                        <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_st_i32" title='tcg_gen_st_i32' data-ref="tcg_gen_st_i32">tcg_gen_st_i32</a>(<a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="local col7 ref" href="#1147op2_offset" title='op2_offset' data-ref="1147op2_offset">op2_offset</a> +</td></tr>
<tr><th id="3661">3661</th><td>                                        <span class="macro" title="__builtin_offsetof(ZMMReg, _l_ZMMReg[0])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#ZMMReg" title='ZMMReg' data-type='union ZMMReg' data-ref="ZMMReg">ZMMReg</a>, <a class="macro" href="cpu.h.html#841" title="_l_ZMMReg[0]" data-ref="_M/ZMM_L">ZMM_L</a>(<var>0</var>)));</td></tr>
<tr><th id="3662">3662</th><td>                        <b>break</b>;</td></tr>
<tr><th id="3663">3663</th><td>                    <b>case</b> <var>0x22</var>: <b>case</b> <var>0x32</var>: <i>/* pmovsxbq, pmovzxbq */</i></td></tr>
<tr><th id="3664">3664</th><td>                        <a class="macro" href="../../tcg/tcg-op.h.html#830" title="tcg_gen_qemu_ld_i64" data-ref="_M/tcg_gen_qemu_ld_tl">tcg_gen_qemu_ld_tl</a>(<a class="tu ref" href="#cpu_tmp0" title='cpu_tmp0' data-use='r' data-ref="cpu_tmp0">cpu_tmp0</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>,</td></tr>
<tr><th id="3665">3665</th><td>                                           <a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>-&gt;<a class="tu ref" href="#DisasContext::mem_index" title='DisasContext::mem_index' data-use='r' data-ref="DisasContext::mem_index">mem_index</a>, <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_LEUW" title='TCGMemOp::MO_LEUW' data-ref="TCGMemOp::MO_LEUW">MO_LEUW</a>);</td></tr>
<tr><th id="3666">3666</th><td>                        <a class="macro" href="../../tcg/tcg-op.h.html#929" title="tcg_gen_st16_i64" data-ref="_M/tcg_gen_st16_tl">tcg_gen_st16_tl</a>(<a class="tu ref" href="#cpu_tmp0" title='cpu_tmp0' data-use='r' data-ref="cpu_tmp0">cpu_tmp0</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="local col7 ref" href="#1147op2_offset" title='op2_offset' data-ref="1147op2_offset">op2_offset</a> +</td></tr>
<tr><th id="3667">3667</th><td>                                        <span class="macro" title="__builtin_offsetof(ZMMReg, _w_ZMMReg[0])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#ZMMReg" title='ZMMReg' data-type='union ZMMReg' data-ref="ZMMReg">ZMMReg</a>, <a class="macro" href="cpu.h.html#840" title="_w_ZMMReg[0]" data-ref="_M/ZMM_W">ZMM_W</a>(<var>0</var>)));</td></tr>
<tr><th id="3668">3668</th><td>                        <b>break</b>;</td></tr>
<tr><th id="3669">3669</th><td>                    <b>case</b> <var>0x2a</var>:            <i>/* movntqda */</i></td></tr>
<tr><th id="3670">3670</th><td>                        <a class="tu ref" href="#gen_ldo_env_A0" title='gen_ldo_env_A0' data-use='c' data-ref="gen_ldo_env_A0">gen_ldo_env_A0</a>(<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>, <a class="local col6 ref" href="#1146op1_offset" title='op1_offset' data-ref="1146op1_offset">op1_offset</a>);</td></tr>
<tr><th id="3671">3671</th><td>                        <b>return</b>;</td></tr>
<tr><th id="3672">3672</th><td>                    <b>default</b>:</td></tr>
<tr><th id="3673">3673</th><td>                        <a class="tu ref" href="#gen_ldo_env_A0" title='gen_ldo_env_A0' data-use='c' data-ref="gen_ldo_env_A0">gen_ldo_env_A0</a>(<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>, <a class="local col7 ref" href="#1147op2_offset" title='op2_offset' data-ref="1147op2_offset">op2_offset</a>);</td></tr>
<tr><th id="3674">3674</th><td>                    }</td></tr>
<tr><th id="3675">3675</th><td>                }</td></tr>
<tr><th id="3676">3676</th><td>            } <b>else</b> {</td></tr>
<tr><th id="3677">3677</th><td>                <a class="local col6 ref" href="#1146op1_offset" title='op1_offset' data-ref="1146op1_offset">op1_offset</a> = <span class="macro" title="__builtin_offsetof(CPUX86State, fpregs[reg].mmx)" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,fpregs[<a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a>].mmx);</td></tr>
<tr><th id="3678">3678</th><td>                <b>if</b> (<a class="local col1 ref" href="#1151mod" title='mod' data-ref="1151mod">mod</a> == <var>3</var>) {</td></tr>
<tr><th id="3679">3679</th><td>                    <a class="local col7 ref" href="#1147op2_offset" title='op2_offset' data-ref="1147op2_offset">op2_offset</a> = <span class="macro" title="__builtin_offsetof(CPUX86State, fpregs[rm].mmx)" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,fpregs[<a class="local col2 ref" href="#1152rm" title='rm' data-ref="1152rm">rm</a>].mmx);</td></tr>
<tr><th id="3680">3680</th><td>                } <b>else</b> {</td></tr>
<tr><th id="3681">3681</th><td>                    <a class="local col7 ref" href="#1147op2_offset" title='op2_offset' data-ref="1147op2_offset">op2_offset</a> = <span class="macro" title="__builtin_offsetof(CPUX86State, mmx_t0)" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,mmx_t0);</td></tr>
<tr><th id="3682">3682</th><td>                    <a class="tu ref" href="#gen_lea_modrm" title='gen_lea_modrm' data-use='c' data-ref="gen_lea_modrm">gen_lea_modrm</a>(<a class="local col0 ref" href="#1140env" title='env' data-ref="1140env">env</a>, <a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>, <a class="local col0 ref" href="#1150modrm" title='modrm' data-ref="1150modrm">modrm</a>);</td></tr>
<tr><th id="3683">3683</th><td>                    <a class="tu ref" href="#gen_ldq_env_A0" title='gen_ldq_env_A0' data-use='c' data-ref="gen_ldq_env_A0">gen_ldq_env_A0</a>(<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>, <a class="local col7 ref" href="#1147op2_offset" title='op2_offset' data-ref="1147op2_offset">op2_offset</a>);</td></tr>
<tr><th id="3684">3684</th><td>                }</td></tr>
<tr><th id="3685">3685</th><td>            }</td></tr>
<tr><th id="3686">3686</th><td>            <b>if</b> (<a class="local col4 ref" href="#1154sse_fn_epp" title='sse_fn_epp' data-ref="1154sse_fn_epp">sse_fn_epp</a> == <a class="macro" href="#2664" title="((void *)1)" data-ref="_M/SSE_SPECIAL">SSE_SPECIAL</a>) {</td></tr>
<tr><th id="3687">3687</th><td>                <b>goto</b> <a class="lbl" href="#1159unknown_op" data-ref="1159unknown_op">unknown_op</a>;</td></tr>
<tr><th id="3688">3688</th><td>            }</td></tr>
<tr><th id="3689">3689</th><td></td></tr>
<tr><th id="3690">3690</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#1133" title="tcg_gen_addi_i64(MAKE_TCGV_I64(GET_TCGV_PTR(cpu_ptr0)), MAKE_TCGV_I64(GET_TCGV_PTR(cpu_env)), (op1_offset))" data-ref="_M/tcg_gen_addi_ptr">tcg_gen_addi_ptr</a>(<a class="tu ref" href="#cpu_ptr0" title='cpu_ptr0' data-use='r' data-ref="cpu_ptr0">cpu_ptr0</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="local col6 ref" href="#1146op1_offset" title='op1_offset' data-ref="1146op1_offset">op1_offset</a>);</td></tr>
<tr><th id="3691">3691</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#1133" title="tcg_gen_addi_i64(MAKE_TCGV_I64(GET_TCGV_PTR(cpu_ptr1)), MAKE_TCGV_I64(GET_TCGV_PTR(cpu_env)), (op2_offset))" data-ref="_M/tcg_gen_addi_ptr">tcg_gen_addi_ptr</a>(<a class="tu ref" href="#cpu_ptr1" title='cpu_ptr1' data-use='r' data-ref="cpu_ptr1">cpu_ptr1</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="local col7 ref" href="#1147op2_offset" title='op2_offset' data-ref="1147op2_offset">op2_offset</a>);</td></tr>
<tr><th id="3692">3692</th><td>            <a class="local col4 ref" href="#1154sse_fn_epp" title='sse_fn_epp' data-ref="1154sse_fn_epp">sse_fn_epp</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="tu ref" href="#cpu_ptr0" title='cpu_ptr0' data-use='r' data-ref="cpu_ptr0">cpu_ptr0</a>, <a class="tu ref" href="#cpu_ptr1" title='cpu_ptr1' data-use='r' data-ref="cpu_ptr1">cpu_ptr1</a>);</td></tr>
<tr><th id="3693">3693</th><td></td></tr>
<tr><th id="3694">3694</th><td>            <b>if</b> (<a class="local col2 ref" href="#1142b" title='b' data-ref="1142b">b</a> == <var>0x17</var>) {</td></tr>
<tr><th id="3695">3695</th><td>                <a class="tu ref" href="#set_cc_op" title='set_cc_op' data-use='c' data-ref="set_cc_op">set_cc_op</a>(<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>, <a class="enum" href="cpu.h.html#CC_OP_EFLAGS" title='CC_OP_EFLAGS' data-ref="CC_OP_EFLAGS">CC_OP_EFLAGS</a>);</td></tr>
<tr><th id="3696">3696</th><td>            }</td></tr>
<tr><th id="3697">3697</th><td>            <b>break</b>;</td></tr>
<tr><th id="3698">3698</th><td></td></tr>
<tr><th id="3699">3699</th><td>        <b>case</b> <var>0x238</var>:</td></tr>
<tr><th id="3700">3700</th><td>        <b>case</b> <var>0x338</var>:</td></tr>
<tr><th id="3701">3701</th><td>        <dfn class="lbl" id="1167do_0f_38_fx" data-ref="1167do_0f_38_fx">do_0f_38_fx</dfn>:</td></tr>
<tr><th id="3702">3702</th><td>            <i>/* Various integer extensions at 0f 38 f[0-f].  */</i></td></tr>
<tr><th id="3703">3703</th><td>            <a class="local col2 ref" href="#1142b" title='b' data-ref="1142b">b</a> = <a class="local col0 ref" href="#1150modrm" title='modrm' data-ref="1150modrm">modrm</a> | (<a class="local col5 ref" href="#1145b1" title='b1' data-ref="1145b1">b1</a> &lt;&lt; <var>8</var>);</td></tr>
<tr><th id="3704">3704</th><td>            <a class="local col0 ref" href="#1150modrm" title='modrm' data-ref="1150modrm">modrm</a> = <a class="ref" href="../../include/exec/cpu_ldst_template.h.html#112" title='cpu_ldub_code' data-ref="cpu_ldub_code">cpu_ldub_code</a>(<a class="local col0 ref" href="#1140env" title='env' data-ref="1140env">env</a>, <a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='w' data-ref="DisasContext::pc">pc</a>++);</td></tr>
<tr><th id="3705">3705</th><td>            <a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a> = ((<a class="local col0 ref" href="#1150modrm" title='modrm' data-ref="1150modrm">modrm</a> &gt;&gt; <var>3</var>) &amp; <var>7</var>) | <a class="local col4 ref" href="#1144rex_r" title='rex_r' data-ref="1144rex_r">rex_r</a>;</td></tr>
<tr><th id="3706">3706</th><td></td></tr>
<tr><th id="3707">3707</th><td>            <b>switch</b> (<a class="local col2 ref" href="#1142b" title='b' data-ref="1142b">b</a>) {</td></tr>
<tr><th id="3708">3708</th><td>            <b>case</b> <var>0x3f0</var>: <i>/* crc32 Gd,Eb */</i></td></tr>
<tr><th id="3709">3709</th><td>            <b>case</b> <var>0x3f1</var>: <i>/* crc32 Gd,Ey */</i></td></tr>
<tr><th id="3710">3710</th><td>            <dfn class="lbl" id="1168do_crc32" data-ref="1168do_crc32">do_crc32</dfn>:</td></tr>
<tr><th id="3711">3711</th><td>                <b>if</b> (!(<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cpuid_ext_features" title='DisasContext::cpuid_ext_features' data-use='r' data-ref="DisasContext::cpuid_ext_features">cpuid_ext_features</a> &amp; <a class="macro" href="cpu.h.html#521" title="(1U &lt;&lt; 20)" data-ref="_M/CPUID_EXT_SSE42">CPUID_EXT_SSE42</a>)) {</td></tr>
<tr><th id="3712">3712</th><td>                    <b>goto</b> <a class="lbl" href="#1160illegal_op" data-ref="1160illegal_op">illegal_op</a>;</td></tr>
<tr><th id="3713">3713</th><td>                }</td></tr>
<tr><th id="3714">3714</th><td>                <b>if</b> ((<a class="local col2 ref" href="#1142b" title='b' data-ref="1142b">b</a> &amp; <var>0xff</var>) == <var>0xf0</var>) {</td></tr>
<tr><th id="3715">3715</th><td>                    <a class="local col8 ref" href="#1158ot" title='ot' data-ref="1158ot">ot</a> = <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_8" title='TCGMemOp::MO_8' data-ref="TCGMemOp::MO_8">MO_8</a>;</td></tr>
<tr><th id="3716">3716</th><td>                } <b>else</b> <b>if</b> (<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>-&gt;<a class="tu ref" href="#DisasContext::dflag" title='DisasContext::dflag' data-use='r' data-ref="DisasContext::dflag">dflag</a> != <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_64" title='TCGMemOp::MO_64' data-ref="TCGMemOp::MO_64">MO_64</a>) {</td></tr>
<tr><th id="3717">3717</th><td>                    <a class="local col8 ref" href="#1158ot" title='ot' data-ref="1158ot">ot</a> = (<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>-&gt;<a class="tu ref" href="#DisasContext::prefix" title='DisasContext::prefix' data-use='r' data-ref="DisasContext::prefix">prefix</a> &amp; <a class="macro" href="#38" title="0x08" data-ref="_M/PREFIX_DATA">PREFIX_DATA</a> ? <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_16" title='TCGMemOp::MO_16' data-ref="TCGMemOp::MO_16">MO_16</a> : <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_32" title='TCGMemOp::MO_32' data-ref="TCGMemOp::MO_32">MO_32</a>);</td></tr>
<tr><th id="3718">3718</th><td>                } <b>else</b> {</td></tr>
<tr><th id="3719">3719</th><td>                    <a class="local col8 ref" href="#1158ot" title='ot' data-ref="1158ot">ot</a> = <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_64" title='TCGMemOp::MO_64' data-ref="TCGMemOp::MO_64">MO_64</a>;</td></tr>
<tr><th id="3720">3720</th><td>                }</td></tr>
<tr><th id="3721">3721</th><td></td></tr>
<tr><th id="3722">3722</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#962" title="tcg_gen_extrl_i64_i32" data-ref="_M/tcg_gen_trunc_tl_i32">tcg_gen_trunc_tl_i32</a>(<a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a>]);</td></tr>
<tr><th id="3723">3723</th><td>                <a class="tu ref" href="#gen_ldst_modrm" title='gen_ldst_modrm' data-use='c' data-ref="gen_ldst_modrm">gen_ldst_modrm</a>(<a class="local col0 ref" href="#1140env" title='env' data-ref="1140env">env</a>, <a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>, <a class="local col0 ref" href="#1150modrm" title='modrm' data-ref="1150modrm">modrm</a>, <a class="local col8 ref" href="#1158ot" title='ot' data-ref="1158ot">ot</a>, <a class="enum" href="#OR_TMP0" title='OR_TMP0' data-ref="OR_TMP0">OR_TMP0</a>, <var>0</var>);</td></tr>
<tr><th id="3724">3724</th><td>                <a class="ref" href="ops_sse_header.h.html#335" title='gen_helper_crc32' data-ref="gen_helper_crc32">gen_helper_crc32</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>,</td></tr>
<tr><th id="3725">3725</th><td>                                 <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="ref" href="../../tcg/tcg.h.html#tcg_const_i32" title='tcg_const_i32' data-ref="tcg_const_i32">tcg_const_i32</a>(<var>8</var> &lt;&lt; <a class="local col8 ref" href="#1158ot" title='ot' data-ref="1158ot">ot</a>));</td></tr>
<tr><th id="3726">3726</th><td></td></tr>
<tr><th id="3727">3727</th><td>                <a class="local col8 ref" href="#1158ot" title='ot' data-ref="1158ot">ot</a> = <a class="tu ref" href="#mo_64_32" title='mo_64_32' data-use='c' data-ref="mo_64_32">mo_64_32</a>(<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>-&gt;<a class="tu ref" href="#DisasContext::dflag" title='DisasContext::dflag' data-use='r' data-ref="DisasContext::dflag">dflag</a>);</td></tr>
<tr><th id="3728">3728</th><td>                <a class="tu ref" href="#gen_op_mov_reg_v" title='gen_op_mov_reg_v' data-use='c' data-ref="gen_op_mov_reg_v">gen_op_mov_reg_v</a>(<a class="local col8 ref" href="#1158ot" title='ot' data-ref="1158ot">ot</a>, <a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="3729">3729</th><td>                <b>break</b>;</td></tr>
<tr><th id="3730">3730</th><td></td></tr>
<tr><th id="3731">3731</th><td>            <b>case</b> <var>0x1f0</var>: <i>/* crc32 or movbe */</i></td></tr>
<tr><th id="3732">3732</th><td>            <b>case</b> <var>0x1f1</var>:</td></tr>
<tr><th id="3733">3733</th><td>                <i>/* For these insns, the f3 prefix is supposed to have priority</i></td></tr>
<tr><th id="3734">3734</th><td><i>                   over the 66 prefix, but that's not what we implement above</i></td></tr>
<tr><th id="3735">3735</th><td><i>                   setting b1.  */</i></td></tr>
<tr><th id="3736">3736</th><td>                <b>if</b> (<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>-&gt;<a class="tu ref" href="#DisasContext::prefix" title='DisasContext::prefix' data-use='r' data-ref="DisasContext::prefix">prefix</a> &amp; <a class="macro" href="#36" title="0x02" data-ref="_M/PREFIX_REPNZ">PREFIX_REPNZ</a>) {</td></tr>
<tr><th id="3737">3737</th><td>                    <b>goto</b> <a class="lbl" href="#1168do_crc32" data-ref="1168do_crc32">do_crc32</a>;</td></tr>
<tr><th id="3738">3738</th><td>                }</td></tr>
<tr><th id="3739">3739</th><td>                <i>/* FALLTHRU */</i></td></tr>
<tr><th id="3740">3740</th><td>            <b>case</b> <var>0x0f0</var>: <i>/* movbe Gy,My */</i></td></tr>
<tr><th id="3741">3741</th><td>            <b>case</b> <var>0x0f1</var>: <i>/* movbe My,Gy */</i></td></tr>
<tr><th id="3742">3742</th><td>                <b>if</b> (!(<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cpuid_ext_features" title='DisasContext::cpuid_ext_features' data-use='r' data-ref="DisasContext::cpuid_ext_features">cpuid_ext_features</a> &amp; <a class="macro" href="cpu.h.html#523" title="(1U &lt;&lt; 22)" data-ref="_M/CPUID_EXT_MOVBE">CPUID_EXT_MOVBE</a>)) {</td></tr>
<tr><th id="3743">3743</th><td>                    <b>goto</b> <a class="lbl" href="#1160illegal_op" data-ref="1160illegal_op">illegal_op</a>;</td></tr>
<tr><th id="3744">3744</th><td>                }</td></tr>
<tr><th id="3745">3745</th><td>                <b>if</b> (<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>-&gt;<a class="tu ref" href="#DisasContext::dflag" title='DisasContext::dflag' data-use='r' data-ref="DisasContext::dflag">dflag</a> != <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_64" title='TCGMemOp::MO_64' data-ref="TCGMemOp::MO_64">MO_64</a>) {</td></tr>
<tr><th id="3746">3746</th><td>                    <a class="local col8 ref" href="#1158ot" title='ot' data-ref="1158ot">ot</a> = (<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>-&gt;<a class="tu ref" href="#DisasContext::prefix" title='DisasContext::prefix' data-use='r' data-ref="DisasContext::prefix">prefix</a> &amp; <a class="macro" href="#38" title="0x08" data-ref="_M/PREFIX_DATA">PREFIX_DATA</a> ? <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_16" title='TCGMemOp::MO_16' data-ref="TCGMemOp::MO_16">MO_16</a> : <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_32" title='TCGMemOp::MO_32' data-ref="TCGMemOp::MO_32">MO_32</a>);</td></tr>
<tr><th id="3747">3747</th><td>                } <b>else</b> {</td></tr>
<tr><th id="3748">3748</th><td>                    <a class="local col8 ref" href="#1158ot" title='ot' data-ref="1158ot">ot</a> = <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_64" title='TCGMemOp::MO_64' data-ref="TCGMemOp::MO_64">MO_64</a>;</td></tr>
<tr><th id="3749">3749</th><td>                }</td></tr>
<tr><th id="3750">3750</th><td></td></tr>
<tr><th id="3751">3751</th><td>                <a class="tu ref" href="#gen_lea_modrm" title='gen_lea_modrm' data-use='c' data-ref="gen_lea_modrm">gen_lea_modrm</a>(<a class="local col0 ref" href="#1140env" title='env' data-ref="1140env">env</a>, <a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>, <a class="local col0 ref" href="#1150modrm" title='modrm' data-ref="1150modrm">modrm</a>);</td></tr>
<tr><th id="3752">3752</th><td>                <b>if</b> ((<a class="local col2 ref" href="#1142b" title='b' data-ref="1142b">b</a> &amp; <var>1</var>) == <var>0</var>) {</td></tr>
<tr><th id="3753">3753</th><td>                    <a class="macro" href="../../tcg/tcg-op.h.html#830" title="tcg_gen_qemu_ld_i64" data-ref="_M/tcg_gen_qemu_ld_tl">tcg_gen_qemu_ld_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>,</td></tr>
<tr><th id="3754">3754</th><td>                                       <a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>-&gt;<a class="tu ref" href="#DisasContext::mem_index" title='DisasContext::mem_index' data-use='r' data-ref="DisasContext::mem_index">mem_index</a>, <a class="local col8 ref" href="#1158ot" title='ot' data-ref="1158ot">ot</a> | <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_BE" title='TCGMemOp::MO_BE' data-ref="TCGMemOp::MO_BE">MO_BE</a>);</td></tr>
<tr><th id="3755">3755</th><td>                    <a class="tu ref" href="#gen_op_mov_reg_v" title='gen_op_mov_reg_v' data-use='c' data-ref="gen_op_mov_reg_v">gen_op_mov_reg_v</a>(<a class="local col8 ref" href="#1158ot" title='ot' data-ref="1158ot">ot</a>, <a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="3756">3756</th><td>                } <b>else</b> {</td></tr>
<tr><th id="3757">3757</th><td>                    <a class="macro" href="../../tcg/tcg-op.h.html#831" title="tcg_gen_qemu_st_i64" data-ref="_M/tcg_gen_qemu_st_tl">tcg_gen_qemu_st_tl</a>(<a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a>], <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>,</td></tr>
<tr><th id="3758">3758</th><td>                                       <a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>-&gt;<a class="tu ref" href="#DisasContext::mem_index" title='DisasContext::mem_index' data-use='r' data-ref="DisasContext::mem_index">mem_index</a>, <a class="local col8 ref" href="#1158ot" title='ot' data-ref="1158ot">ot</a> | <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_BE" title='TCGMemOp::MO_BE' data-ref="TCGMemOp::MO_BE">MO_BE</a>);</td></tr>
<tr><th id="3759">3759</th><td>                }</td></tr>
<tr><th id="3760">3760</th><td>                <b>break</b>;</td></tr>
<tr><th id="3761">3761</th><td></td></tr>
<tr><th id="3762">3762</th><td>            <b>case</b> <var>0x0f2</var>: <i>/* andn Gy, By, Ey */</i></td></tr>
<tr><th id="3763">3763</th><td>                <b>if</b> (!(<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cpuid_7_0_ebx_features" title='DisasContext::cpuid_7_0_ebx_features' data-use='r' data-ref="DisasContext::cpuid_7_0_ebx_features">cpuid_7_0_ebx_features</a> &amp; <a class="macro" href="cpu.h.html#609" title="(1U &lt;&lt; 3)" data-ref="_M/CPUID_7_0_EBX_BMI1">CPUID_7_0_EBX_BMI1</a>)</td></tr>
<tr><th id="3764">3764</th><td>                    || !(<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>-&gt;<a class="tu ref" href="#DisasContext::prefix" title='DisasContext::prefix' data-use='r' data-ref="DisasContext::prefix">prefix</a> &amp; <a class="macro" href="#40" title="0x20" data-ref="_M/PREFIX_VEX">PREFIX_VEX</a>)</td></tr>
<tr><th id="3765">3765</th><td>                    || <a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>-&gt;<a class="tu ref" href="#DisasContext::vex_l" title='DisasContext::vex_l' data-use='r' data-ref="DisasContext::vex_l">vex_l</a> != <var>0</var>) {</td></tr>
<tr><th id="3766">3766</th><td>                    <b>goto</b> <a class="lbl" href="#1160illegal_op" data-ref="1160illegal_op">illegal_op</a>;</td></tr>
<tr><th id="3767">3767</th><td>                }</td></tr>
<tr><th id="3768">3768</th><td>                <a class="local col8 ref" href="#1158ot" title='ot' data-ref="1158ot">ot</a> = <a class="tu ref" href="#mo_64_32" title='mo_64_32' data-use='c' data-ref="mo_64_32">mo_64_32</a>(<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>-&gt;<a class="tu ref" href="#DisasContext::dflag" title='DisasContext::dflag' data-use='r' data-ref="DisasContext::dflag">dflag</a>);</td></tr>
<tr><th id="3769">3769</th><td>                <a class="tu ref" href="#gen_ldst_modrm" title='gen_ldst_modrm' data-use='c' data-ref="gen_ldst_modrm">gen_ldst_modrm</a>(<a class="local col0 ref" href="#1140env" title='env' data-ref="1140env">env</a>, <a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>, <a class="local col0 ref" href="#1150modrm" title='modrm' data-ref="1150modrm">modrm</a>, <a class="local col8 ref" href="#1158ot" title='ot' data-ref="1158ot">ot</a>, <a class="enum" href="#OR_TMP0" title='OR_TMP0' data-ref="OR_TMP0">OR_TMP0</a>, <var>0</var>);</td></tr>
<tr><th id="3770">3770</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#979" title="tcg_gen_andc_i64" data-ref="_M/tcg_gen_andc_tl">tcg_gen_andc_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>-&gt;<a class="tu ref" href="#DisasContext::vex_v" title='DisasContext::vex_v' data-use='r' data-ref="DisasContext::vex_v">vex_v</a>], <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="3771">3771</th><td>                <a class="tu ref" href="#gen_op_mov_reg_v" title='gen_op_mov_reg_v' data-use='c' data-ref="gen_op_mov_reg_v">gen_op_mov_reg_v</a>(<a class="local col8 ref" href="#1158ot" title='ot' data-ref="1158ot">ot</a>, <a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="3772">3772</th><td>                <a class="tu ref" href="#gen_op_update1_cc" title='gen_op_update1_cc' data-use='c' data-ref="gen_op_update1_cc">gen_op_update1_cc</a>();</td></tr>
<tr><th id="3773">3773</th><td>                <a class="tu ref" href="#set_cc_op" title='set_cc_op' data-use='c' data-ref="set_cc_op">set_cc_op</a>(<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>, <a class="enum" href="cpu.h.html#CC_OP_LOGICB" title='CC_OP_LOGICB' data-ref="CC_OP_LOGICB">CC_OP_LOGICB</a> + <a class="local col8 ref" href="#1158ot" title='ot' data-ref="1158ot">ot</a>);</td></tr>
<tr><th id="3774">3774</th><td>                <b>break</b>;</td></tr>
<tr><th id="3775">3775</th><td></td></tr>
<tr><th id="3776">3776</th><td>            <b>case</b> <var>0x0f7</var>: <i>/* bextr Gy, Ey, By */</i></td></tr>
<tr><th id="3777">3777</th><td>                <b>if</b> (!(<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cpuid_7_0_ebx_features" title='DisasContext::cpuid_7_0_ebx_features' data-use='r' data-ref="DisasContext::cpuid_7_0_ebx_features">cpuid_7_0_ebx_features</a> &amp; <a class="macro" href="cpu.h.html#609" title="(1U &lt;&lt; 3)" data-ref="_M/CPUID_7_0_EBX_BMI1">CPUID_7_0_EBX_BMI1</a>)</td></tr>
<tr><th id="3778">3778</th><td>                    || !(<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>-&gt;<a class="tu ref" href="#DisasContext::prefix" title='DisasContext::prefix' data-use='r' data-ref="DisasContext::prefix">prefix</a> &amp; <a class="macro" href="#40" title="0x20" data-ref="_M/PREFIX_VEX">PREFIX_VEX</a>)</td></tr>
<tr><th id="3779">3779</th><td>                    || <a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>-&gt;<a class="tu ref" href="#DisasContext::vex_l" title='DisasContext::vex_l' data-use='r' data-ref="DisasContext::vex_l">vex_l</a> != <var>0</var>) {</td></tr>
<tr><th id="3780">3780</th><td>                    <b>goto</b> <a class="lbl" href="#1160illegal_op" data-ref="1160illegal_op">illegal_op</a>;</td></tr>
<tr><th id="3781">3781</th><td>                }</td></tr>
<tr><th id="3782">3782</th><td>                <a class="local col8 ref" href="#1158ot" title='ot' data-ref="1158ot">ot</a> = <a class="tu ref" href="#mo_64_32" title='mo_64_32' data-use='c' data-ref="mo_64_32">mo_64_32</a>(<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>-&gt;<a class="tu ref" href="#DisasContext::dflag" title='DisasContext::dflag' data-use='r' data-ref="DisasContext::dflag">dflag</a>);</td></tr>
<tr><th id="3783">3783</th><td>                {</td></tr>
<tr><th id="3784">3784</th><td>                    <a class="macro" href="../../tcg/tcg.h.html#438" title="TCGv_i64" data-ref="_M/TCGv">TCGv</a> <dfn class="local col9 decl" id="1169bound" title='bound' data-type='TCGv_i64' data-ref="1169bound">bound</dfn>, <dfn class="local col0 decl" id="1170zero" title='zero' data-type='TCGv_i64' data-ref="1170zero">zero</dfn>;</td></tr>
<tr><th id="3785">3785</th><td></td></tr>
<tr><th id="3786">3786</th><td>                    <a class="tu ref" href="#gen_ldst_modrm" title='gen_ldst_modrm' data-use='c' data-ref="gen_ldst_modrm">gen_ldst_modrm</a>(<a class="local col0 ref" href="#1140env" title='env' data-ref="1140env">env</a>, <a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>, <a class="local col0 ref" href="#1150modrm" title='modrm' data-ref="1150modrm">modrm</a>, <a class="local col8 ref" href="#1158ot" title='ot' data-ref="1158ot">ot</a>, <a class="enum" href="#OR_TMP0" title='OR_TMP0' data-ref="OR_TMP0">OR_TMP0</a>, <var>0</var>);</td></tr>
<tr><th id="3787">3787</th><td>                    <i>/* Extract START, and shift the operand.</i></td></tr>
<tr><th id="3788">3788</th><td><i>                       Shifts larger than operand size get zeros.  */</i></td></tr>
<tr><th id="3789">3789</th><td>                    <a class="macro" href="../../tcg/tcg-op.h.html#968" title="tcg_gen_ext8u_i64" data-ref="_M/tcg_gen_ext8u_tl">tcg_gen_ext8u_tl</a>(<a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>, <a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>-&gt;<a class="tu ref" href="#DisasContext::vex_v" title='DisasContext::vex_v' data-use='r' data-ref="DisasContext::vex_v">vex_v</a>]);</td></tr>
<tr><th id="3790">3790</th><td>                    <a class="macro" href="../../tcg/tcg-op.h.html#947" title="tcg_gen_shr_i64" data-ref="_M/tcg_gen_shr_tl">tcg_gen_shr_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>);</td></tr>
<tr><th id="3791">3791</th><td></td></tr>
<tr><th id="3792">3792</th><td>                    <a class="local col9 ref" href="#1169bound" title='bound' data-ref="1169bound">bound</a> = <a class="macro" href="../../tcg/tcg-op.h.html#998" title="tcg_const_i64" data-ref="_M/tcg_const_tl">tcg_const_tl</a>(<a class="local col8 ref" href="#1158ot" title='ot' data-ref="1158ot">ot</a> == <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_64" title='TCGMemOp::MO_64' data-ref="TCGMemOp::MO_64">MO_64</a> ? <var>63</var> : <var>31</var>);</td></tr>
<tr><th id="3793">3793</th><td>                    <a class="local col0 ref" href="#1170zero" title='zero' data-ref="1170zero">zero</a> = <a class="macro" href="../../tcg/tcg-op.h.html#998" title="tcg_const_i64" data-ref="_M/tcg_const_tl">tcg_const_tl</a>(<var>0</var>);</td></tr>
<tr><th id="3794">3794</th><td>                    <a class="macro" href="../../tcg/tcg-op.h.html#1000" title="tcg_gen_movcond_i64" data-ref="_M/tcg_gen_movcond_tl">tcg_gen_movcond_tl</a>(<a class="enum" href="../../tcg/tcg.h.html#TCG_COND_LEU" title='TCG_COND_LEU' data-ref="TCG_COND_LEU">TCG_COND_LEU</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>, <a class="local col9 ref" href="#1169bound" title='bound' data-ref="1169bound">bound</a>,</td></tr>
<tr><th id="3795">3795</th><td>                                       <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="local col0 ref" href="#1170zero" title='zero' data-ref="1170zero">zero</a>);</td></tr>
<tr><th id="3796">3796</th><td>                    <a class="macro" href="../../tcg/tcg-op.h.html#826" title="tcg_temp_free_i64" data-ref="_M/tcg_temp_free">tcg_temp_free</a>(<a class="local col0 ref" href="#1170zero" title='zero' data-ref="1170zero">zero</a>);</td></tr>
<tr><th id="3797">3797</th><td></td></tr>
<tr><th id="3798">3798</th><td>                    <i>/* Extract the LEN into a mask.  Lengths larger than</i></td></tr>
<tr><th id="3799">3799</th><td><i>                       operand size get all ones.  */</i></td></tr>
<tr><th id="3800">3800</th><td>                    <a class="macro" href="../../tcg/tcg-op.h.html#996" title="tcg_gen_extract_i64" data-ref="_M/tcg_gen_extract_tl">tcg_gen_extract_tl</a>(<a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>, <a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>-&gt;<a class="tu ref" href="#DisasContext::vex_v" title='DisasContext::vex_v' data-use='r' data-ref="DisasContext::vex_v">vex_v</a>], <var>8</var>, <var>8</var>);</td></tr>
<tr><th id="3801">3801</th><td>                    <a class="macro" href="../../tcg/tcg-op.h.html#1000" title="tcg_gen_movcond_i64" data-ref="_M/tcg_gen_movcond_tl">tcg_gen_movcond_tl</a>(<a class="enum" href="../../tcg/tcg.h.html#TCG_COND_LEU" title='TCG_COND_LEU' data-ref="TCG_COND_LEU">TCG_COND_LEU</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>, <a class="local col9 ref" href="#1169bound" title='bound' data-ref="1169bound">bound</a>,</td></tr>
<tr><th id="3802">3802</th><td>                                       <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>, <a class="local col9 ref" href="#1169bound" title='bound' data-ref="1169bound">bound</a>);</td></tr>
<tr><th id="3803">3803</th><td>                    <a class="macro" href="../../tcg/tcg-op.h.html#826" title="tcg_temp_free_i64" data-ref="_M/tcg_temp_free">tcg_temp_free</a>(<a class="local col9 ref" href="#1169bound" title='bound' data-ref="1169bound">bound</a>);</td></tr>
<tr><th id="3804">3804</th><td>                    <a class="macro" href="../../tcg/tcg-op.h.html#919" title="tcg_gen_movi_i64" data-ref="_M/tcg_gen_movi_tl">tcg_gen_movi_tl</a>(<a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>, <var>1</var>);</td></tr>
<tr><th id="3805">3805</th><td>                    <a class="macro" href="../../tcg/tcg-op.h.html#945" title="tcg_gen_shl_i64" data-ref="_M/tcg_gen_shl_tl">tcg_gen_shl_tl</a>(<a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>);</td></tr>
<tr><th id="3806">3806</th><td>                    <a class="macro" href="../../tcg/tcg-op.h.html#937" title="tcg_gen_subi_i64" data-ref="_M/tcg_gen_subi_tl">tcg_gen_subi_tl</a>(<a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>, <var>1</var>);</td></tr>
<tr><th id="3807">3807</th><td>                    <a class="macro" href="../../tcg/tcg-op.h.html#938" title="tcg_gen_and_i64" data-ref="_M/tcg_gen_and_tl">tcg_gen_and_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>);</td></tr>
<tr><th id="3808">3808</th><td></td></tr>
<tr><th id="3809">3809</th><td>                    <a class="tu ref" href="#gen_op_mov_reg_v" title='gen_op_mov_reg_v' data-use='c' data-ref="gen_op_mov_reg_v">gen_op_mov_reg_v</a>(<a class="local col8 ref" href="#1158ot" title='ot' data-ref="1158ot">ot</a>, <a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="3810">3810</th><td>                    <a class="tu ref" href="#gen_op_update1_cc" title='gen_op_update1_cc' data-use='c' data-ref="gen_op_update1_cc">gen_op_update1_cc</a>();</td></tr>
<tr><th id="3811">3811</th><td>                    <a class="tu ref" href="#set_cc_op" title='set_cc_op' data-use='c' data-ref="set_cc_op">set_cc_op</a>(<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>, <a class="enum" href="cpu.h.html#CC_OP_LOGICB" title='CC_OP_LOGICB' data-ref="CC_OP_LOGICB">CC_OP_LOGICB</a> + <a class="local col8 ref" href="#1158ot" title='ot' data-ref="1158ot">ot</a>);</td></tr>
<tr><th id="3812">3812</th><td>                }</td></tr>
<tr><th id="3813">3813</th><td>                <b>break</b>;</td></tr>
<tr><th id="3814">3814</th><td></td></tr>
<tr><th id="3815">3815</th><td>            <b>case</b> <var>0x0f5</var>: <i>/* bzhi Gy, Ey, By */</i></td></tr>
<tr><th id="3816">3816</th><td>                <b>if</b> (!(<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cpuid_7_0_ebx_features" title='DisasContext::cpuid_7_0_ebx_features' data-use='r' data-ref="DisasContext::cpuid_7_0_ebx_features">cpuid_7_0_ebx_features</a> &amp; <a class="macro" href="cpu.h.html#613" title="(1U &lt;&lt; 8)" data-ref="_M/CPUID_7_0_EBX_BMI2">CPUID_7_0_EBX_BMI2</a>)</td></tr>
<tr><th id="3817">3817</th><td>                    || !(<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>-&gt;<a class="tu ref" href="#DisasContext::prefix" title='DisasContext::prefix' data-use='r' data-ref="DisasContext::prefix">prefix</a> &amp; <a class="macro" href="#40" title="0x20" data-ref="_M/PREFIX_VEX">PREFIX_VEX</a>)</td></tr>
<tr><th id="3818">3818</th><td>                    || <a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>-&gt;<a class="tu ref" href="#DisasContext::vex_l" title='DisasContext::vex_l' data-use='r' data-ref="DisasContext::vex_l">vex_l</a> != <var>0</var>) {</td></tr>
<tr><th id="3819">3819</th><td>                    <b>goto</b> <a class="lbl" href="#1160illegal_op" data-ref="1160illegal_op">illegal_op</a>;</td></tr>
<tr><th id="3820">3820</th><td>                }</td></tr>
<tr><th id="3821">3821</th><td>                <a class="local col8 ref" href="#1158ot" title='ot' data-ref="1158ot">ot</a> = <a class="tu ref" href="#mo_64_32" title='mo_64_32' data-use='c' data-ref="mo_64_32">mo_64_32</a>(<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>-&gt;<a class="tu ref" href="#DisasContext::dflag" title='DisasContext::dflag' data-use='r' data-ref="DisasContext::dflag">dflag</a>);</td></tr>
<tr><th id="3822">3822</th><td>                <a class="tu ref" href="#gen_ldst_modrm" title='gen_ldst_modrm' data-use='c' data-ref="gen_ldst_modrm">gen_ldst_modrm</a>(<a class="local col0 ref" href="#1140env" title='env' data-ref="1140env">env</a>, <a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>, <a class="local col0 ref" href="#1150modrm" title='modrm' data-ref="1150modrm">modrm</a>, <a class="local col8 ref" href="#1158ot" title='ot' data-ref="1158ot">ot</a>, <a class="enum" href="#OR_TMP0" title='OR_TMP0' data-ref="OR_TMP0">OR_TMP0</a>, <var>0</var>);</td></tr>
<tr><th id="3823">3823</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#968" title="tcg_gen_ext8u_i64" data-ref="_M/tcg_gen_ext8u_tl">tcg_gen_ext8u_tl</a>(<a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>, <a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>-&gt;<a class="tu ref" href="#DisasContext::vex_v" title='DisasContext::vex_v' data-use='r' data-ref="DisasContext::vex_v">vex_v</a>]);</td></tr>
<tr><th id="3824">3824</th><td>                {</td></tr>
<tr><th id="3825">3825</th><td>                    <a class="macro" href="../../tcg/tcg.h.html#438" title="TCGv_i64" data-ref="_M/TCGv">TCGv</a> <dfn class="local col1 decl" id="1171bound" title='bound' data-type='TCGv_i64' data-ref="1171bound">bound</dfn> = <a class="macro" href="../../tcg/tcg-op.h.html#998" title="tcg_const_i64" data-ref="_M/tcg_const_tl">tcg_const_tl</a>(<a class="local col8 ref" href="#1158ot" title='ot' data-ref="1158ot">ot</a> == <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_64" title='TCGMemOp::MO_64' data-ref="TCGMemOp::MO_64">MO_64</a> ? <var>63</var> : <var>31</var>);</td></tr>
<tr><th id="3826">3826</th><td>                    <i>/* Note that since we're using BMILG (in order to get O</i></td></tr>
<tr><th id="3827">3827</th><td><i>                       cleared) we need to store the inverse into C.  */</i></td></tr>
<tr><th id="3828">3828</th><td>                    <a class="macro" href="../../tcg/tcg-op.h.html#953" title="tcg_gen_setcond_i64" data-ref="_M/tcg_gen_setcond_tl">tcg_gen_setcond_tl</a>(<a class="enum" href="../../tcg/tcg.h.html#TCG_COND_LT" title='TCG_COND_LT' data-ref="TCG_COND_LT">TCG_COND_LT</a>, <a class="tu ref" href="#cpu_cc_src" title='cpu_cc_src' data-use='r' data-ref="cpu_cc_src">cpu_cc_src</a>,</td></tr>
<tr><th id="3829">3829</th><td>                                       <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>, <a class="local col1 ref" href="#1171bound" title='bound' data-ref="1171bound">bound</a>);</td></tr>
<tr><th id="3830">3830</th><td>                    <a class="macro" href="../../tcg/tcg-op.h.html#1000" title="tcg_gen_movcond_i64" data-ref="_M/tcg_gen_movcond_tl">tcg_gen_movcond_tl</a>(<a class="enum" href="../../tcg/tcg.h.html#TCG_COND_GT" title='TCG_COND_GT' data-ref="TCG_COND_GT">TCG_COND_GT</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>,</td></tr>
<tr><th id="3831">3831</th><td>                                       <a class="local col1 ref" href="#1171bound" title='bound' data-ref="1171bound">bound</a>, <a class="local col1 ref" href="#1171bound" title='bound' data-ref="1171bound">bound</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>);</td></tr>
<tr><th id="3832">3832</th><td>                    <a class="macro" href="../../tcg/tcg-op.h.html#826" title="tcg_temp_free_i64" data-ref="_M/tcg_temp_free">tcg_temp_free</a>(<a class="local col1 ref" href="#1171bound" title='bound' data-ref="1171bound">bound</a>);</td></tr>
<tr><th id="3833">3833</th><td>                }</td></tr>
<tr><th id="3834">3834</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#919" title="tcg_gen_movi_i64" data-ref="_M/tcg_gen_movi_tl">tcg_gen_movi_tl</a>(<a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>, -<var>1</var>);</td></tr>
<tr><th id="3835">3835</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#945" title="tcg_gen_shl_i64" data-ref="_M/tcg_gen_shl_tl">tcg_gen_shl_tl</a>(<a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>);</td></tr>
<tr><th id="3836">3836</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#979" title="tcg_gen_andc_i64" data-ref="_M/tcg_gen_andc_tl">tcg_gen_andc_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>);</td></tr>
<tr><th id="3837">3837</th><td>                <a class="tu ref" href="#gen_op_mov_reg_v" title='gen_op_mov_reg_v' data-use='c' data-ref="gen_op_mov_reg_v">gen_op_mov_reg_v</a>(<a class="local col8 ref" href="#1158ot" title='ot' data-ref="1158ot">ot</a>, <a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="3838">3838</th><td>                <a class="tu ref" href="#gen_op_update1_cc" title='gen_op_update1_cc' data-use='c' data-ref="gen_op_update1_cc">gen_op_update1_cc</a>();</td></tr>
<tr><th id="3839">3839</th><td>                <a class="tu ref" href="#set_cc_op" title='set_cc_op' data-use='c' data-ref="set_cc_op">set_cc_op</a>(<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>, <a class="enum" href="cpu.h.html#CC_OP_BMILGB" title='CC_OP_BMILGB' data-ref="CC_OP_BMILGB">CC_OP_BMILGB</a> + <a class="local col8 ref" href="#1158ot" title='ot' data-ref="1158ot">ot</a>);</td></tr>
<tr><th id="3840">3840</th><td>                <b>break</b>;</td></tr>
<tr><th id="3841">3841</th><td></td></tr>
<tr><th id="3842">3842</th><td>            <b>case</b> <var>0x3f6</var>: <i>/* mulx By, Gy, rdx, Ey */</i></td></tr>
<tr><th id="3843">3843</th><td>                <b>if</b> (!(<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cpuid_7_0_ebx_features" title='DisasContext::cpuid_7_0_ebx_features' data-use='r' data-ref="DisasContext::cpuid_7_0_ebx_features">cpuid_7_0_ebx_features</a> &amp; <a class="macro" href="cpu.h.html#613" title="(1U &lt;&lt; 8)" data-ref="_M/CPUID_7_0_EBX_BMI2">CPUID_7_0_EBX_BMI2</a>)</td></tr>
<tr><th id="3844">3844</th><td>                    || !(<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>-&gt;<a class="tu ref" href="#DisasContext::prefix" title='DisasContext::prefix' data-use='r' data-ref="DisasContext::prefix">prefix</a> &amp; <a class="macro" href="#40" title="0x20" data-ref="_M/PREFIX_VEX">PREFIX_VEX</a>)</td></tr>
<tr><th id="3845">3845</th><td>                    || <a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>-&gt;<a class="tu ref" href="#DisasContext::vex_l" title='DisasContext::vex_l' data-use='r' data-ref="DisasContext::vex_l">vex_l</a> != <var>0</var>) {</td></tr>
<tr><th id="3846">3846</th><td>                    <b>goto</b> <a class="lbl" href="#1160illegal_op" data-ref="1160illegal_op">illegal_op</a>;</td></tr>
<tr><th id="3847">3847</th><td>                }</td></tr>
<tr><th id="3848">3848</th><td>                <a class="local col8 ref" href="#1158ot" title='ot' data-ref="1158ot">ot</a> = <a class="tu ref" href="#mo_64_32" title='mo_64_32' data-use='c' data-ref="mo_64_32">mo_64_32</a>(<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>-&gt;<a class="tu ref" href="#DisasContext::dflag" title='DisasContext::dflag' data-use='r' data-ref="DisasContext::dflag">dflag</a>);</td></tr>
<tr><th id="3849">3849</th><td>                <a class="tu ref" href="#gen_ldst_modrm" title='gen_ldst_modrm' data-use='c' data-ref="gen_ldst_modrm">gen_ldst_modrm</a>(<a class="local col0 ref" href="#1140env" title='env' data-ref="1140env">env</a>, <a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>, <a class="local col0 ref" href="#1150modrm" title='modrm' data-ref="1150modrm">modrm</a>, <a class="local col8 ref" href="#1158ot" title='ot' data-ref="1158ot">ot</a>, <a class="enum" href="#OR_TMP0" title='OR_TMP0' data-ref="OR_TMP0">OR_TMP0</a>, <var>0</var>);</td></tr>
<tr><th id="3850">3850</th><td>                <b>switch</b> (<a class="local col8 ref" href="#1158ot" title='ot' data-ref="1158ot">ot</a>) {</td></tr>
<tr><th id="3851">3851</th><td>                <b>default</b>:</td></tr>
<tr><th id="3852">3852</th><td>                    <a class="macro" href="../../tcg/tcg-op.h.html#962" title="tcg_gen_extrl_i64_i32" data-ref="_M/tcg_gen_trunc_tl_i32">tcg_gen_trunc_tl_i32</a>(<a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="3853">3853</th><td>                    <a class="macro" href="../../tcg/tcg-op.h.html#962" title="tcg_gen_extrl_i64_i32" data-ref="_M/tcg_gen_trunc_tl_i32">tcg_gen_trunc_tl_i32</a>(<a class="tu ref" href="#cpu_tmp3_i32" title='cpu_tmp3_i32' data-use='r' data-ref="cpu_tmp3_i32">cpu_tmp3_i32</a>, <a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="macro" href="cpu.h.html#61" title="2" data-ref="_M/R_EDX">R_EDX</a>]);</td></tr>
<tr><th id="3854">3854</th><td>                    <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_mulu2_i32" title='tcg_gen_mulu2_i32' data-ref="tcg_gen_mulu2_i32">tcg_gen_mulu2_i32</a>(<a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <a class="tu ref" href="#cpu_tmp3_i32" title='cpu_tmp3_i32' data-use='r' data-ref="cpu_tmp3_i32">cpu_tmp3_i32</a>,</td></tr>
<tr><th id="3855">3855</th><td>                                      <a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <a class="tu ref" href="#cpu_tmp3_i32" title='cpu_tmp3_i32' data-use='r' data-ref="cpu_tmp3_i32">cpu_tmp3_i32</a>);</td></tr>
<tr><th id="3856">3856</th><td>                    <a class="macro" href="../../tcg/tcg-op.h.html#964" title="tcg_gen_extu_i32_i64" data-ref="_M/tcg_gen_extu_i32_tl">tcg_gen_extu_i32_tl</a>(<a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>-&gt;<a class="tu ref" href="#DisasContext::vex_v" title='DisasContext::vex_v' data-use='r' data-ref="DisasContext::vex_v">vex_v</a>], <a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>);</td></tr>
<tr><th id="3857">3857</th><td>                    <a class="macro" href="../../tcg/tcg-op.h.html#964" title="tcg_gen_extu_i32_i64" data-ref="_M/tcg_gen_extu_i32_tl">tcg_gen_extu_i32_tl</a>(<a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a>], <a class="tu ref" href="#cpu_tmp3_i32" title='cpu_tmp3_i32' data-use='r' data-ref="cpu_tmp3_i32">cpu_tmp3_i32</a>);</td></tr>
<tr><th id="3858">3858</th><td>                    <b>break</b>;</td></tr>
<tr><th id="3859">3859</th><td><u>#<span data-ppcond="3859">ifdef</span> <a class="macro" href="../../x86_64-softmmu/config-target.h.html#2" data-ref="_M/TARGET_X86_64">TARGET_X86_64</a></u></td></tr>
<tr><th id="3860">3860</th><td>                <b>case</b> <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_64" title='TCGMemOp::MO_64' data-ref="TCGMemOp::MO_64">MO_64</a>:</td></tr>
<tr><th id="3861">3861</th><td>                    <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_mulu2_i64" title='tcg_gen_mulu2_i64' data-ref="tcg_gen_mulu2_i64">tcg_gen_mulu2_i64</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>,</td></tr>
<tr><th id="3862">3862</th><td>                                      <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="macro" href="cpu.h.html#61" title="2" data-ref="_M/R_EDX">R_EDX</a>]);</td></tr>
<tr><th id="3863">3863</th><td>                    <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_mov_i64" title='tcg_gen_mov_i64' data-ref="tcg_gen_mov_i64">tcg_gen_mov_i64</a>(<a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>-&gt;<a class="tu ref" href="#DisasContext::vex_v" title='DisasContext::vex_v' data-use='r' data-ref="DisasContext::vex_v">vex_v</a>], <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="3864">3864</th><td>                    <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_mov_i64" title='tcg_gen_mov_i64' data-ref="tcg_gen_mov_i64">tcg_gen_mov_i64</a>(<a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a>], <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>);</td></tr>
<tr><th id="3865">3865</th><td>                    <b>break</b>;</td></tr>
<tr><th id="3866">3866</th><td><u>#<span data-ppcond="3859">endif</span></u></td></tr>
<tr><th id="3867">3867</th><td>                }</td></tr>
<tr><th id="3868">3868</th><td>                <b>break</b>;</td></tr>
<tr><th id="3869">3869</th><td></td></tr>
<tr><th id="3870">3870</th><td>            <b>case</b> <var>0x3f5</var>: <i>/* pdep Gy, By, Ey */</i></td></tr>
<tr><th id="3871">3871</th><td>                <b>if</b> (!(<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cpuid_7_0_ebx_features" title='DisasContext::cpuid_7_0_ebx_features' data-use='r' data-ref="DisasContext::cpuid_7_0_ebx_features">cpuid_7_0_ebx_features</a> &amp; <a class="macro" href="cpu.h.html#613" title="(1U &lt;&lt; 8)" data-ref="_M/CPUID_7_0_EBX_BMI2">CPUID_7_0_EBX_BMI2</a>)</td></tr>
<tr><th id="3872">3872</th><td>                    || !(<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>-&gt;<a class="tu ref" href="#DisasContext::prefix" title='DisasContext::prefix' data-use='r' data-ref="DisasContext::prefix">prefix</a> &amp; <a class="macro" href="#40" title="0x20" data-ref="_M/PREFIX_VEX">PREFIX_VEX</a>)</td></tr>
<tr><th id="3873">3873</th><td>                    || <a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>-&gt;<a class="tu ref" href="#DisasContext::vex_l" title='DisasContext::vex_l' data-use='r' data-ref="DisasContext::vex_l">vex_l</a> != <var>0</var>) {</td></tr>
<tr><th id="3874">3874</th><td>                    <b>goto</b> <a class="lbl" href="#1160illegal_op" data-ref="1160illegal_op">illegal_op</a>;</td></tr>
<tr><th id="3875">3875</th><td>                }</td></tr>
<tr><th id="3876">3876</th><td>                <a class="local col8 ref" href="#1158ot" title='ot' data-ref="1158ot">ot</a> = <a class="tu ref" href="#mo_64_32" title='mo_64_32' data-use='c' data-ref="mo_64_32">mo_64_32</a>(<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>-&gt;<a class="tu ref" href="#DisasContext::dflag" title='DisasContext::dflag' data-use='r' data-ref="DisasContext::dflag">dflag</a>);</td></tr>
<tr><th id="3877">3877</th><td>                <a class="tu ref" href="#gen_ldst_modrm" title='gen_ldst_modrm' data-use='c' data-ref="gen_ldst_modrm">gen_ldst_modrm</a>(<a class="local col0 ref" href="#1140env" title='env' data-ref="1140env">env</a>, <a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>, <a class="local col0 ref" href="#1150modrm" title='modrm' data-ref="1150modrm">modrm</a>, <a class="local col8 ref" href="#1158ot" title='ot' data-ref="1158ot">ot</a>, <a class="enum" href="#OR_TMP0" title='OR_TMP0' data-ref="OR_TMP0">OR_TMP0</a>, <var>0</var>);</td></tr>
<tr><th id="3878">3878</th><td>                <i>/* Note that by zero-extending the mask operand, we</i></td></tr>
<tr><th id="3879">3879</th><td><i>                   automatically handle zero-extending the result.  */</i></td></tr>
<tr><th id="3880">3880</th><td>                <b>if</b> (<a class="local col8 ref" href="#1158ot" title='ot' data-ref="1158ot">ot</a> == <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_64" title='TCGMemOp::MO_64' data-ref="TCGMemOp::MO_64">MO_64</a>) {</td></tr>
<tr><th id="3881">3881</th><td>                    <a class="macro" href="../../tcg/tcg-op.h.html#920" title="tcg_gen_mov_i64" data-ref="_M/tcg_gen_mov_tl">tcg_gen_mov_tl</a>(<a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>, <a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>-&gt;<a class="tu ref" href="#DisasContext::vex_v" title='DisasContext::vex_v' data-use='r' data-ref="DisasContext::vex_v">vex_v</a>]);</td></tr>
<tr><th id="3882">3882</th><td>                } <b>else</b> {</td></tr>
<tr><th id="3883">3883</th><td>                    <a class="macro" href="../../tcg/tcg-op.h.html#972" title="tcg_gen_ext32u_i64" data-ref="_M/tcg_gen_ext32u_tl">tcg_gen_ext32u_tl</a>(<a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>, <a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>-&gt;<a class="tu ref" href="#DisasContext::vex_v" title='DisasContext::vex_v' data-use='r' data-ref="DisasContext::vex_v">vex_v</a>]);</td></tr>
<tr><th id="3884">3884</th><td>                }</td></tr>
<tr><th id="3885">3885</th><td>                <a class="ref" href="helper.h.html#204" title='gen_helper_pdep' data-ref="gen_helper_pdep">gen_helper_pdep</a>(<a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a>], <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>);</td></tr>
<tr><th id="3886">3886</th><td>                <b>break</b>;</td></tr>
<tr><th id="3887">3887</th><td></td></tr>
<tr><th id="3888">3888</th><td>            <b>case</b> <var>0x2f5</var>: <i>/* pext Gy, By, Ey */</i></td></tr>
<tr><th id="3889">3889</th><td>                <b>if</b> (!(<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cpuid_7_0_ebx_features" title='DisasContext::cpuid_7_0_ebx_features' data-use='r' data-ref="DisasContext::cpuid_7_0_ebx_features">cpuid_7_0_ebx_features</a> &amp; <a class="macro" href="cpu.h.html#613" title="(1U &lt;&lt; 8)" data-ref="_M/CPUID_7_0_EBX_BMI2">CPUID_7_0_EBX_BMI2</a>)</td></tr>
<tr><th id="3890">3890</th><td>                    || !(<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>-&gt;<a class="tu ref" href="#DisasContext::prefix" title='DisasContext::prefix' data-use='r' data-ref="DisasContext::prefix">prefix</a> &amp; <a class="macro" href="#40" title="0x20" data-ref="_M/PREFIX_VEX">PREFIX_VEX</a>)</td></tr>
<tr><th id="3891">3891</th><td>                    || <a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>-&gt;<a class="tu ref" href="#DisasContext::vex_l" title='DisasContext::vex_l' data-use='r' data-ref="DisasContext::vex_l">vex_l</a> != <var>0</var>) {</td></tr>
<tr><th id="3892">3892</th><td>                    <b>goto</b> <a class="lbl" href="#1160illegal_op" data-ref="1160illegal_op">illegal_op</a>;</td></tr>
<tr><th id="3893">3893</th><td>                }</td></tr>
<tr><th id="3894">3894</th><td>                <a class="local col8 ref" href="#1158ot" title='ot' data-ref="1158ot">ot</a> = <a class="tu ref" href="#mo_64_32" title='mo_64_32' data-use='c' data-ref="mo_64_32">mo_64_32</a>(<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>-&gt;<a class="tu ref" href="#DisasContext::dflag" title='DisasContext::dflag' data-use='r' data-ref="DisasContext::dflag">dflag</a>);</td></tr>
<tr><th id="3895">3895</th><td>                <a class="tu ref" href="#gen_ldst_modrm" title='gen_ldst_modrm' data-use='c' data-ref="gen_ldst_modrm">gen_ldst_modrm</a>(<a class="local col0 ref" href="#1140env" title='env' data-ref="1140env">env</a>, <a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>, <a class="local col0 ref" href="#1150modrm" title='modrm' data-ref="1150modrm">modrm</a>, <a class="local col8 ref" href="#1158ot" title='ot' data-ref="1158ot">ot</a>, <a class="enum" href="#OR_TMP0" title='OR_TMP0' data-ref="OR_TMP0">OR_TMP0</a>, <var>0</var>);</td></tr>
<tr><th id="3896">3896</th><td>                <i>/* Note that by zero-extending the mask operand, we</i></td></tr>
<tr><th id="3897">3897</th><td><i>                   automatically handle zero-extending the result.  */</i></td></tr>
<tr><th id="3898">3898</th><td>                <b>if</b> (<a class="local col8 ref" href="#1158ot" title='ot' data-ref="1158ot">ot</a> == <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_64" title='TCGMemOp::MO_64' data-ref="TCGMemOp::MO_64">MO_64</a>) {</td></tr>
<tr><th id="3899">3899</th><td>                    <a class="macro" href="../../tcg/tcg-op.h.html#920" title="tcg_gen_mov_i64" data-ref="_M/tcg_gen_mov_tl">tcg_gen_mov_tl</a>(<a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>, <a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>-&gt;<a class="tu ref" href="#DisasContext::vex_v" title='DisasContext::vex_v' data-use='r' data-ref="DisasContext::vex_v">vex_v</a>]);</td></tr>
<tr><th id="3900">3900</th><td>                } <b>else</b> {</td></tr>
<tr><th id="3901">3901</th><td>                    <a class="macro" href="../../tcg/tcg-op.h.html#972" title="tcg_gen_ext32u_i64" data-ref="_M/tcg_gen_ext32u_tl">tcg_gen_ext32u_tl</a>(<a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>, <a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>-&gt;<a class="tu ref" href="#DisasContext::vex_v" title='DisasContext::vex_v' data-use='r' data-ref="DisasContext::vex_v">vex_v</a>]);</td></tr>
<tr><th id="3902">3902</th><td>                }</td></tr>
<tr><th id="3903">3903</th><td>                <a class="ref" href="helper.h.html#205" title='gen_helper_pext' data-ref="gen_helper_pext">gen_helper_pext</a>(<a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a>], <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>);</td></tr>
<tr><th id="3904">3904</th><td>                <b>break</b>;</td></tr>
<tr><th id="3905">3905</th><td></td></tr>
<tr><th id="3906">3906</th><td>            <b>case</b> <var>0x1f6</var>: <i>/* adcx Gy, Ey */</i></td></tr>
<tr><th id="3907">3907</th><td>            <b>case</b> <var>0x2f6</var>: <i>/* adox Gy, Ey */</i></td></tr>
<tr><th id="3908">3908</th><td>                <b>if</b> (!(<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cpuid_7_0_ebx_features" title='DisasContext::cpuid_7_0_ebx_features' data-use='r' data-ref="DisasContext::cpuid_7_0_ebx_features">cpuid_7_0_ebx_features</a> &amp; <a class="macro" href="cpu.h.html#621" title="(1U &lt;&lt; 19)" data-ref="_M/CPUID_7_0_EBX_ADX">CPUID_7_0_EBX_ADX</a>)) {</td></tr>
<tr><th id="3909">3909</th><td>                    <b>goto</b> <a class="lbl" href="#1160illegal_op" data-ref="1160illegal_op">illegal_op</a>;</td></tr>
<tr><th id="3910">3910</th><td>                } <b>else</b> {</td></tr>
<tr><th id="3911">3911</th><td>                    <a class="macro" href="../../tcg/tcg.h.html#438" title="TCGv_i64" data-ref="_M/TCGv">TCGv</a> <dfn class="local col2 decl" id="1172carry_in" title='carry_in' data-type='TCGv_i64' data-ref="1172carry_in">carry_in</dfn>, <dfn class="local col3 decl" id="1173carry_out" title='carry_out' data-type='TCGv_i64' data-ref="1173carry_out">carry_out</dfn>, <dfn class="local col4 decl" id="1174zero" title='zero' data-type='TCGv_i64' data-ref="1174zero">zero</dfn>;</td></tr>
<tr><th id="3912">3912</th><td>                    <em>int</em> <dfn class="local col5 decl" id="1175end_op" title='end_op' data-type='int' data-ref="1175end_op">end_op</dfn>;</td></tr>
<tr><th id="3913">3913</th><td></td></tr>
<tr><th id="3914">3914</th><td>                    <a class="local col8 ref" href="#1158ot" title='ot' data-ref="1158ot">ot</a> = <a class="tu ref" href="#mo_64_32" title='mo_64_32' data-use='c' data-ref="mo_64_32">mo_64_32</a>(<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>-&gt;<a class="tu ref" href="#DisasContext::dflag" title='DisasContext::dflag' data-use='r' data-ref="DisasContext::dflag">dflag</a>);</td></tr>
<tr><th id="3915">3915</th><td>                    <a class="tu ref" href="#gen_ldst_modrm" title='gen_ldst_modrm' data-use='c' data-ref="gen_ldst_modrm">gen_ldst_modrm</a>(<a class="local col0 ref" href="#1140env" title='env' data-ref="1140env">env</a>, <a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>, <a class="local col0 ref" href="#1150modrm" title='modrm' data-ref="1150modrm">modrm</a>, <a class="local col8 ref" href="#1158ot" title='ot' data-ref="1158ot">ot</a>, <a class="enum" href="#OR_TMP0" title='OR_TMP0' data-ref="OR_TMP0">OR_TMP0</a>, <var>0</var>);</td></tr>
<tr><th id="3916">3916</th><td></td></tr>
<tr><th id="3917">3917</th><td>                    <i>/* Re-use the carry-out from a previous round.  */</i></td></tr>
<tr><th id="3918">3918</th><td>                    <a class="macro" href="../../tcg/tcg-op.h.html#827" title="carry_in = MAKE_TCGV_I64(-1)" data-ref="_M/TCGV_UNUSED">TCGV_UNUSED</a>(<a class="local col2 ref" href="#1172carry_in" title='carry_in' data-ref="1172carry_in">carry_in</a>);</td></tr>
<tr><th id="3919">3919</th><td>                    <a class="local col3 ref" href="#1173carry_out" title='carry_out' data-ref="1173carry_out">carry_out</a> = (<a class="local col2 ref" href="#1142b" title='b' data-ref="1142b">b</a> == <var>0x1f6</var> ? <a class="tu ref" href="#cpu_cc_dst" title='cpu_cc_dst' data-use='r' data-ref="cpu_cc_dst">cpu_cc_dst</a> : <a class="tu ref" href="#cpu_cc_src2" title='cpu_cc_src2' data-use='r' data-ref="cpu_cc_src2">cpu_cc_src2</a>);</td></tr>
<tr><th id="3920">3920</th><td>                    <b>switch</b> (<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cc_op" title='DisasContext::cc_op' data-use='r' data-ref="DisasContext::cc_op">cc_op</a>) {</td></tr>
<tr><th id="3921">3921</th><td>                    <b>case</b> <a class="enum" href="cpu.h.html#CC_OP_ADCX" title='CC_OP_ADCX' data-ref="CC_OP_ADCX">CC_OP_ADCX</a>:</td></tr>
<tr><th id="3922">3922</th><td>                        <b>if</b> (<a class="local col2 ref" href="#1142b" title='b' data-ref="1142b">b</a> == <var>0x1f6</var>) {</td></tr>
<tr><th id="3923">3923</th><td>                            <a class="local col2 ref" href="#1172carry_in" title='carry_in' data-ref="1172carry_in">carry_in</a> = <a class="tu ref" href="#cpu_cc_dst" title='cpu_cc_dst' data-use='r' data-ref="cpu_cc_dst">cpu_cc_dst</a>;</td></tr>
<tr><th id="3924">3924</th><td>                            <a class="local col5 ref" href="#1175end_op" title='end_op' data-ref="1175end_op">end_op</a> = <a class="enum" href="cpu.h.html#CC_OP_ADCX" title='CC_OP_ADCX' data-ref="CC_OP_ADCX">CC_OP_ADCX</a>;</td></tr>
<tr><th id="3925">3925</th><td>                        } <b>else</b> {</td></tr>
<tr><th id="3926">3926</th><td>                            <a class="local col5 ref" href="#1175end_op" title='end_op' data-ref="1175end_op">end_op</a> = <a class="enum" href="cpu.h.html#CC_OP_ADCOX" title='CC_OP_ADCOX' data-ref="CC_OP_ADCOX">CC_OP_ADCOX</a>;</td></tr>
<tr><th id="3927">3927</th><td>                        }</td></tr>
<tr><th id="3928">3928</th><td>                        <b>break</b>;</td></tr>
<tr><th id="3929">3929</th><td>                    <b>case</b> <a class="enum" href="cpu.h.html#CC_OP_ADOX" title='CC_OP_ADOX' data-ref="CC_OP_ADOX">CC_OP_ADOX</a>:</td></tr>
<tr><th id="3930">3930</th><td>                        <b>if</b> (<a class="local col2 ref" href="#1142b" title='b' data-ref="1142b">b</a> == <var>0x1f6</var>) {</td></tr>
<tr><th id="3931">3931</th><td>                            <a class="local col5 ref" href="#1175end_op" title='end_op' data-ref="1175end_op">end_op</a> = <a class="enum" href="cpu.h.html#CC_OP_ADCOX" title='CC_OP_ADCOX' data-ref="CC_OP_ADCOX">CC_OP_ADCOX</a>;</td></tr>
<tr><th id="3932">3932</th><td>                        } <b>else</b> {</td></tr>
<tr><th id="3933">3933</th><td>                            <a class="local col2 ref" href="#1172carry_in" title='carry_in' data-ref="1172carry_in">carry_in</a> = <a class="tu ref" href="#cpu_cc_src2" title='cpu_cc_src2' data-use='r' data-ref="cpu_cc_src2">cpu_cc_src2</a>;</td></tr>
<tr><th id="3934">3934</th><td>                            <a class="local col5 ref" href="#1175end_op" title='end_op' data-ref="1175end_op">end_op</a> = <a class="enum" href="cpu.h.html#CC_OP_ADOX" title='CC_OP_ADOX' data-ref="CC_OP_ADOX">CC_OP_ADOX</a>;</td></tr>
<tr><th id="3935">3935</th><td>                        }</td></tr>
<tr><th id="3936">3936</th><td>                        <b>break</b>;</td></tr>
<tr><th id="3937">3937</th><td>                    <b>case</b> <a class="enum" href="cpu.h.html#CC_OP_ADCOX" title='CC_OP_ADCOX' data-ref="CC_OP_ADCOX">CC_OP_ADCOX</a>:</td></tr>
<tr><th id="3938">3938</th><td>                        <a class="local col5 ref" href="#1175end_op" title='end_op' data-ref="1175end_op">end_op</a> = <a class="enum" href="cpu.h.html#CC_OP_ADCOX" title='CC_OP_ADCOX' data-ref="CC_OP_ADCOX">CC_OP_ADCOX</a>;</td></tr>
<tr><th id="3939">3939</th><td>                        <a class="local col2 ref" href="#1172carry_in" title='carry_in' data-ref="1172carry_in">carry_in</a> = <a class="local col3 ref" href="#1173carry_out" title='carry_out' data-ref="1173carry_out">carry_out</a>;</td></tr>
<tr><th id="3940">3940</th><td>                        <b>break</b>;</td></tr>
<tr><th id="3941">3941</th><td>                    <b>default</b>:</td></tr>
<tr><th id="3942">3942</th><td>                        <a class="local col5 ref" href="#1175end_op" title='end_op' data-ref="1175end_op">end_op</a> = (<a class="local col2 ref" href="#1142b" title='b' data-ref="1142b">b</a> == <var>0x1f6</var> ? <a class="enum" href="cpu.h.html#CC_OP_ADCX" title='CC_OP_ADCX' data-ref="CC_OP_ADCX">CC_OP_ADCX</a> : <a class="enum" href="cpu.h.html#CC_OP_ADOX" title='CC_OP_ADOX' data-ref="CC_OP_ADOX">CC_OP_ADOX</a>);</td></tr>
<tr><th id="3943">3943</th><td>                        <b>break</b>;</td></tr>
<tr><th id="3944">3944</th><td>                    }</td></tr>
<tr><th id="3945">3945</th><td>                    <i>/* If we can't reuse carry-out, get it out of EFLAGS.  */</i></td></tr>
<tr><th id="3946">3946</th><td>                    <b>if</b> (<a class="macro" href="../../tcg/tcg-op.h.html#828" title="(GET_TCGV_I64(carry_in) == -1)" data-ref="_M/TCGV_IS_UNUSED">TCGV_IS_UNUSED</a>(<a class="local col2 ref" href="#1172carry_in" title='carry_in' data-ref="1172carry_in">carry_in</a>)) {</td></tr>
<tr><th id="3947">3947</th><td>                        <b>if</b> (<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cc_op" title='DisasContext::cc_op' data-use='r' data-ref="DisasContext::cc_op">cc_op</a> != <a class="enum" href="cpu.h.html#CC_OP_ADCX" title='CC_OP_ADCX' data-ref="CC_OP_ADCX">CC_OP_ADCX</a> &amp;&amp; <a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cc_op" title='DisasContext::cc_op' data-use='r' data-ref="DisasContext::cc_op">cc_op</a> != <a class="enum" href="cpu.h.html#CC_OP_ADOX" title='CC_OP_ADOX' data-ref="CC_OP_ADOX">CC_OP_ADOX</a>) {</td></tr>
<tr><th id="3948">3948</th><td>                            <a class="tu ref" href="#gen_compute_eflags" title='gen_compute_eflags' data-use='c' data-ref="gen_compute_eflags">gen_compute_eflags</a>(<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>);</td></tr>
<tr><th id="3949">3949</th><td>                        }</td></tr>
<tr><th id="3950">3950</th><td>                        <a class="local col2 ref" href="#1172carry_in" title='carry_in' data-ref="1172carry_in">carry_in</a> = <a class="tu ref" href="#cpu_tmp0" title='cpu_tmp0' data-use='r' data-ref="cpu_tmp0">cpu_tmp0</a>;</td></tr>
<tr><th id="3951">3951</th><td>                        <a class="macro" href="../../tcg/tcg-op.h.html#996" title="tcg_gen_extract_i64" data-ref="_M/tcg_gen_extract_tl">tcg_gen_extract_tl</a>(<a class="local col2 ref" href="#1172carry_in" title='carry_in' data-ref="1172carry_in">carry_in</a>, <a class="tu ref" href="#cpu_cc_src" title='cpu_cc_src' data-use='r' data-ref="cpu_cc_src">cpu_cc_src</a>,</td></tr>
<tr><th id="3952">3952</th><td>                                           <a class="ref" href="../../include/qemu/host-utils.h.html#ctz32" title='ctz32' data-ref="ctz32">ctz32</a>(<a class="local col2 ref" href="#1142b" title='b' data-ref="1142b">b</a> == <var>0x1f6</var> ? <a class="macro" href="cpu.h.html#109" title="0x0001" data-ref="_M/CC_C">CC_C</a> : <a class="macro" href="cpu.h.html#114" title="0x0800" data-ref="_M/CC_O">CC_O</a>), <var>1</var>);</td></tr>
<tr><th id="3953">3953</th><td>                    }</td></tr>
<tr><th id="3954">3954</th><td></td></tr>
<tr><th id="3955">3955</th><td>                    <b>switch</b> (<a class="local col8 ref" href="#1158ot" title='ot' data-ref="1158ot">ot</a>) {</td></tr>
<tr><th id="3956">3956</th><td><u>#<span data-ppcond="3956">ifdef</span> <a class="macro" href="../../x86_64-softmmu/config-target.h.html#2" data-ref="_M/TARGET_X86_64">TARGET_X86_64</a></u></td></tr>
<tr><th id="3957">3957</th><td>                    <b>case</b> <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_32" title='TCGMemOp::MO_32' data-ref="TCGMemOp::MO_32">MO_32</a>:</td></tr>
<tr><th id="3958">3958</th><td>                        <i>/* If we know TL is 64-bit, and we want a 32-bit</i></td></tr>
<tr><th id="3959">3959</th><td><i>                           result, just do everything in 64-bit arithmetic.  */</i></td></tr>
<tr><th id="3960">3960</th><td>                        <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_ext32u_i64" title='tcg_gen_ext32u_i64' data-ref="tcg_gen_ext32u_i64">tcg_gen_ext32u_i64</a>(<a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a>], <a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a>]);</td></tr>
<tr><th id="3961">3961</th><td>                        <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_ext32u_i64" title='tcg_gen_ext32u_i64' data-ref="tcg_gen_ext32u_i64">tcg_gen_ext32u_i64</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="3962">3962</th><td>                        <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_add_i64" title='tcg_gen_add_i64' data-ref="tcg_gen_add_i64">tcg_gen_add_i64</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a>]);</td></tr>
<tr><th id="3963">3963</th><td>                        <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_add_i64" title='tcg_gen_add_i64' data-ref="tcg_gen_add_i64">tcg_gen_add_i64</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="local col2 ref" href="#1172carry_in" title='carry_in' data-ref="1172carry_in">carry_in</a>);</td></tr>
<tr><th id="3964">3964</th><td>                        <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_ext32u_i64" title='tcg_gen_ext32u_i64' data-ref="tcg_gen_ext32u_i64">tcg_gen_ext32u_i64</a>(<a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a>], <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="3965">3965</th><td>                        <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_shri_i64" title='tcg_gen_shri_i64' data-ref="tcg_gen_shri_i64">tcg_gen_shri_i64</a>(<a class="local col3 ref" href="#1173carry_out" title='carry_out' data-ref="1173carry_out">carry_out</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <var>32</var>);</td></tr>
<tr><th id="3966">3966</th><td>                        <b>break</b>;</td></tr>
<tr><th id="3967">3967</th><td><u>#<span data-ppcond="3956">endif</span></u></td></tr>
<tr><th id="3968">3968</th><td>                    <b>default</b>:</td></tr>
<tr><th id="3969">3969</th><td>                        <i>/* Otherwise compute the carry-out in two steps.  */</i></td></tr>
<tr><th id="3970">3970</th><td>                        <a class="local col4 ref" href="#1174zero" title='zero' data-ref="1174zero">zero</a> = <a class="macro" href="../../tcg/tcg-op.h.html#998" title="tcg_const_i64" data-ref="_M/tcg_const_tl">tcg_const_tl</a>(<var>0</var>);</td></tr>
<tr><th id="3971">3971</th><td>                        <a class="macro" href="../../tcg/tcg-op.h.html#1001" title="tcg_gen_add2_i64" data-ref="_M/tcg_gen_add2_tl">tcg_gen_add2_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="local col3 ref" href="#1173carry_out" title='carry_out' data-ref="1173carry_out">carry_out</a>,</td></tr>
<tr><th id="3972">3972</th><td>                                        <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="local col4 ref" href="#1174zero" title='zero' data-ref="1174zero">zero</a>,</td></tr>
<tr><th id="3973">3973</th><td>                                        <a class="local col2 ref" href="#1172carry_in" title='carry_in' data-ref="1172carry_in">carry_in</a>, <a class="local col4 ref" href="#1174zero" title='zero' data-ref="1174zero">zero</a>);</td></tr>
<tr><th id="3974">3974</th><td>                        <a class="macro" href="../../tcg/tcg-op.h.html#1001" title="tcg_gen_add2_i64" data-ref="_M/tcg_gen_add2_tl">tcg_gen_add2_tl</a>(<a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a>], <a class="local col3 ref" href="#1173carry_out" title='carry_out' data-ref="1173carry_out">carry_out</a>,</td></tr>
<tr><th id="3975">3975</th><td>                                        <a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a>], <a class="local col3 ref" href="#1173carry_out" title='carry_out' data-ref="1173carry_out">carry_out</a>,</td></tr>
<tr><th id="3976">3976</th><td>                                        <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="local col4 ref" href="#1174zero" title='zero' data-ref="1174zero">zero</a>);</td></tr>
<tr><th id="3977">3977</th><td>                        <a class="macro" href="../../tcg/tcg-op.h.html#826" title="tcg_temp_free_i64" data-ref="_M/tcg_temp_free">tcg_temp_free</a>(<a class="local col4 ref" href="#1174zero" title='zero' data-ref="1174zero">zero</a>);</td></tr>
<tr><th id="3978">3978</th><td>                        <b>break</b>;</td></tr>
<tr><th id="3979">3979</th><td>                    }</td></tr>
<tr><th id="3980">3980</th><td>                    <a class="tu ref" href="#set_cc_op" title='set_cc_op' data-use='c' data-ref="set_cc_op">set_cc_op</a>(<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>, <a class="local col5 ref" href="#1175end_op" title='end_op' data-ref="1175end_op">end_op</a>);</td></tr>
<tr><th id="3981">3981</th><td>                }</td></tr>
<tr><th id="3982">3982</th><td>                <b>break</b>;</td></tr>
<tr><th id="3983">3983</th><td></td></tr>
<tr><th id="3984">3984</th><td>            <b>case</b> <var>0x1f7</var>: <i>/* shlx Gy, Ey, By */</i></td></tr>
<tr><th id="3985">3985</th><td>            <b>case</b> <var>0x2f7</var>: <i>/* sarx Gy, Ey, By */</i></td></tr>
<tr><th id="3986">3986</th><td>            <b>case</b> <var>0x3f7</var>: <i>/* shrx Gy, Ey, By */</i></td></tr>
<tr><th id="3987">3987</th><td>                <b>if</b> (!(<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cpuid_7_0_ebx_features" title='DisasContext::cpuid_7_0_ebx_features' data-use='r' data-ref="DisasContext::cpuid_7_0_ebx_features">cpuid_7_0_ebx_features</a> &amp; <a class="macro" href="cpu.h.html#613" title="(1U &lt;&lt; 8)" data-ref="_M/CPUID_7_0_EBX_BMI2">CPUID_7_0_EBX_BMI2</a>)</td></tr>
<tr><th id="3988">3988</th><td>                    || !(<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>-&gt;<a class="tu ref" href="#DisasContext::prefix" title='DisasContext::prefix' data-use='r' data-ref="DisasContext::prefix">prefix</a> &amp; <a class="macro" href="#40" title="0x20" data-ref="_M/PREFIX_VEX">PREFIX_VEX</a>)</td></tr>
<tr><th id="3989">3989</th><td>                    || <a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>-&gt;<a class="tu ref" href="#DisasContext::vex_l" title='DisasContext::vex_l' data-use='r' data-ref="DisasContext::vex_l">vex_l</a> != <var>0</var>) {</td></tr>
<tr><th id="3990">3990</th><td>                    <b>goto</b> <a class="lbl" href="#1160illegal_op" data-ref="1160illegal_op">illegal_op</a>;</td></tr>
<tr><th id="3991">3991</th><td>                }</td></tr>
<tr><th id="3992">3992</th><td>                <a class="local col8 ref" href="#1158ot" title='ot' data-ref="1158ot">ot</a> = <a class="tu ref" href="#mo_64_32" title='mo_64_32' data-use='c' data-ref="mo_64_32">mo_64_32</a>(<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>-&gt;<a class="tu ref" href="#DisasContext::dflag" title='DisasContext::dflag' data-use='r' data-ref="DisasContext::dflag">dflag</a>);</td></tr>
<tr><th id="3993">3993</th><td>                <a class="tu ref" href="#gen_ldst_modrm" title='gen_ldst_modrm' data-use='c' data-ref="gen_ldst_modrm">gen_ldst_modrm</a>(<a class="local col0 ref" href="#1140env" title='env' data-ref="1140env">env</a>, <a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>, <a class="local col0 ref" href="#1150modrm" title='modrm' data-ref="1150modrm">modrm</a>, <a class="local col8 ref" href="#1158ot" title='ot' data-ref="1158ot">ot</a>, <a class="enum" href="#OR_TMP0" title='OR_TMP0' data-ref="OR_TMP0">OR_TMP0</a>, <var>0</var>);</td></tr>
<tr><th id="3994">3994</th><td>                <b>if</b> (<a class="local col8 ref" href="#1158ot" title='ot' data-ref="1158ot">ot</a> == <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_64" title='TCGMemOp::MO_64' data-ref="TCGMemOp::MO_64">MO_64</a>) {</td></tr>
<tr><th id="3995">3995</th><td>                    <a class="macro" href="../../tcg/tcg-op.h.html#939" title="tcg_gen_andi_i64" data-ref="_M/tcg_gen_andi_tl">tcg_gen_andi_tl</a>(<a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>, <a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>-&gt;<a class="tu ref" href="#DisasContext::vex_v" title='DisasContext::vex_v' data-use='r' data-ref="DisasContext::vex_v">vex_v</a>], <var>63</var>);</td></tr>
<tr><th id="3996">3996</th><td>                } <b>else</b> {</td></tr>
<tr><th id="3997">3997</th><td>                    <a class="macro" href="../../tcg/tcg-op.h.html#939" title="tcg_gen_andi_i64" data-ref="_M/tcg_gen_andi_tl">tcg_gen_andi_tl</a>(<a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>, <a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>-&gt;<a class="tu ref" href="#DisasContext::vex_v" title='DisasContext::vex_v' data-use='r' data-ref="DisasContext::vex_v">vex_v</a>], <var>31</var>);</td></tr>
<tr><th id="3998">3998</th><td>                }</td></tr>
<tr><th id="3999">3999</th><td>                <b>if</b> (<a class="local col2 ref" href="#1142b" title='b' data-ref="1142b">b</a> == <var>0x1f7</var>) {</td></tr>
<tr><th id="4000">4000</th><td>                    <a class="macro" href="../../tcg/tcg-op.h.html#945" title="tcg_gen_shl_i64" data-ref="_M/tcg_gen_shl_tl">tcg_gen_shl_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>);</td></tr>
<tr><th id="4001">4001</th><td>                } <b>else</b> <b>if</b> (<a class="local col2 ref" href="#1142b" title='b' data-ref="1142b">b</a> == <var>0x2f7</var>) {</td></tr>
<tr><th id="4002">4002</th><td>                    <b>if</b> (<a class="local col8 ref" href="#1158ot" title='ot' data-ref="1158ot">ot</a> != <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_64" title='TCGMemOp::MO_64' data-ref="TCGMemOp::MO_64">MO_64</a>) {</td></tr>
<tr><th id="4003">4003</th><td>                        <a class="macro" href="../../tcg/tcg-op.h.html#973" title="tcg_gen_ext32s_i64" data-ref="_M/tcg_gen_ext32s_tl">tcg_gen_ext32s_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="4004">4004</th><td>                    }</td></tr>
<tr><th id="4005">4005</th><td>                    <a class="macro" href="../../tcg/tcg-op.h.html#949" title="tcg_gen_sar_i64" data-ref="_M/tcg_gen_sar_tl">tcg_gen_sar_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>);</td></tr>
<tr><th id="4006">4006</th><td>                } <b>else</b> {</td></tr>
<tr><th id="4007">4007</th><td>                    <b>if</b> (<a class="local col8 ref" href="#1158ot" title='ot' data-ref="1158ot">ot</a> != <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_64" title='TCGMemOp::MO_64' data-ref="TCGMemOp::MO_64">MO_64</a>) {</td></tr>
<tr><th id="4008">4008</th><td>                        <a class="macro" href="../../tcg/tcg-op.h.html#972" title="tcg_gen_ext32u_i64" data-ref="_M/tcg_gen_ext32u_tl">tcg_gen_ext32u_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="4009">4009</th><td>                    }</td></tr>
<tr><th id="4010">4010</th><td>                    <a class="macro" href="../../tcg/tcg-op.h.html#947" title="tcg_gen_shr_i64" data-ref="_M/tcg_gen_shr_tl">tcg_gen_shr_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>);</td></tr>
<tr><th id="4011">4011</th><td>                }</td></tr>
<tr><th id="4012">4012</th><td>                <a class="tu ref" href="#gen_op_mov_reg_v" title='gen_op_mov_reg_v' data-use='c' data-ref="gen_op_mov_reg_v">gen_op_mov_reg_v</a>(<a class="local col8 ref" href="#1158ot" title='ot' data-ref="1158ot">ot</a>, <a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="4013">4013</th><td>                <b>break</b>;</td></tr>
<tr><th id="4014">4014</th><td></td></tr>
<tr><th id="4015">4015</th><td>            <b>case</b> <var>0x0f3</var>:</td></tr>
<tr><th id="4016">4016</th><td>            <b>case</b> <var>0x1f3</var>:</td></tr>
<tr><th id="4017">4017</th><td>            <b>case</b> <var>0x2f3</var>:</td></tr>
<tr><th id="4018">4018</th><td>            <b>case</b> <var>0x3f3</var>: <i>/* Group 17 */</i></td></tr>
<tr><th id="4019">4019</th><td>                <b>if</b> (!(<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cpuid_7_0_ebx_features" title='DisasContext::cpuid_7_0_ebx_features' data-use='r' data-ref="DisasContext::cpuid_7_0_ebx_features">cpuid_7_0_ebx_features</a> &amp; <a class="macro" href="cpu.h.html#609" title="(1U &lt;&lt; 3)" data-ref="_M/CPUID_7_0_EBX_BMI1">CPUID_7_0_EBX_BMI1</a>)</td></tr>
<tr><th id="4020">4020</th><td>                    || !(<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>-&gt;<a class="tu ref" href="#DisasContext::prefix" title='DisasContext::prefix' data-use='r' data-ref="DisasContext::prefix">prefix</a> &amp; <a class="macro" href="#40" title="0x20" data-ref="_M/PREFIX_VEX">PREFIX_VEX</a>)</td></tr>
<tr><th id="4021">4021</th><td>                    || <a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>-&gt;<a class="tu ref" href="#DisasContext::vex_l" title='DisasContext::vex_l' data-use='r' data-ref="DisasContext::vex_l">vex_l</a> != <var>0</var>) {</td></tr>
<tr><th id="4022">4022</th><td>                    <b>goto</b> <a class="lbl" href="#1160illegal_op" data-ref="1160illegal_op">illegal_op</a>;</td></tr>
<tr><th id="4023">4023</th><td>                }</td></tr>
<tr><th id="4024">4024</th><td>                <a class="local col8 ref" href="#1158ot" title='ot' data-ref="1158ot">ot</a> = <a class="tu ref" href="#mo_64_32" title='mo_64_32' data-use='c' data-ref="mo_64_32">mo_64_32</a>(<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>-&gt;<a class="tu ref" href="#DisasContext::dflag" title='DisasContext::dflag' data-use='r' data-ref="DisasContext::dflag">dflag</a>);</td></tr>
<tr><th id="4025">4025</th><td>                <a class="tu ref" href="#gen_ldst_modrm" title='gen_ldst_modrm' data-use='c' data-ref="gen_ldst_modrm">gen_ldst_modrm</a>(<a class="local col0 ref" href="#1140env" title='env' data-ref="1140env">env</a>, <a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>, <a class="local col0 ref" href="#1150modrm" title='modrm' data-ref="1150modrm">modrm</a>, <a class="local col8 ref" href="#1158ot" title='ot' data-ref="1158ot">ot</a>, <a class="enum" href="#OR_TMP0" title='OR_TMP0' data-ref="OR_TMP0">OR_TMP0</a>, <var>0</var>);</td></tr>
<tr><th id="4026">4026</th><td></td></tr>
<tr><th id="4027">4027</th><td>                <b>switch</b> (<a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a> &amp; <var>7</var>) {</td></tr>
<tr><th id="4028">4028</th><td>                <b>case</b> <var>1</var>: <i>/* blsr By,Ey */</i></td></tr>
<tr><th id="4029">4029</th><td>                    <a class="macro" href="../../tcg/tcg-op.h.html#935" title="tcg_gen_neg_i64" data-ref="_M/tcg_gen_neg_tl">tcg_gen_neg_tl</a>(<a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="4030">4030</th><td>                    <a class="macro" href="../../tcg/tcg-op.h.html#938" title="tcg_gen_and_i64" data-ref="_M/tcg_gen_and_tl">tcg_gen_and_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>);</td></tr>
<tr><th id="4031">4031</th><td>                    <a class="tu ref" href="#gen_op_mov_reg_v" title='gen_op_mov_reg_v' data-use='c' data-ref="gen_op_mov_reg_v">gen_op_mov_reg_v</a>(<a class="local col8 ref" href="#1158ot" title='ot' data-ref="1158ot">ot</a>, <a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>-&gt;<a class="tu ref" href="#DisasContext::vex_v" title='DisasContext::vex_v' data-use='r' data-ref="DisasContext::vex_v">vex_v</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="4032">4032</th><td>                    <a class="tu ref" href="#gen_op_update2_cc" title='gen_op_update2_cc' data-use='c' data-ref="gen_op_update2_cc">gen_op_update2_cc</a>();</td></tr>
<tr><th id="4033">4033</th><td>                    <a class="tu ref" href="#set_cc_op" title='set_cc_op' data-use='c' data-ref="set_cc_op">set_cc_op</a>(<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>, <a class="enum" href="cpu.h.html#CC_OP_BMILGB" title='CC_OP_BMILGB' data-ref="CC_OP_BMILGB">CC_OP_BMILGB</a> + <a class="local col8 ref" href="#1158ot" title='ot' data-ref="1158ot">ot</a>);</td></tr>
<tr><th id="4034">4034</th><td>                    <b>break</b>;</td></tr>
<tr><th id="4035">4035</th><td></td></tr>
<tr><th id="4036">4036</th><td>                <b>case</b> <var>2</var>: <i>/* blsmsk By,Ey */</i></td></tr>
<tr><th id="4037">4037</th><td>                    <a class="macro" href="../../tcg/tcg-op.h.html#920" title="tcg_gen_mov_i64" data-ref="_M/tcg_gen_mov_tl">tcg_gen_mov_tl</a>(<a class="tu ref" href="#cpu_cc_src" title='cpu_cc_src' data-use='r' data-ref="cpu_cc_src">cpu_cc_src</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="4038">4038</th><td>                    <a class="macro" href="../../tcg/tcg-op.h.html#937" title="tcg_gen_subi_i64" data-ref="_M/tcg_gen_subi_tl">tcg_gen_subi_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <var>1</var>);</td></tr>
<tr><th id="4039">4039</th><td>                    <a class="macro" href="../../tcg/tcg-op.h.html#942" title="tcg_gen_xor_i64" data-ref="_M/tcg_gen_xor_tl">tcg_gen_xor_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_cc_src" title='cpu_cc_src' data-use='r' data-ref="cpu_cc_src">cpu_cc_src</a>);</td></tr>
<tr><th id="4040">4040</th><td>                    <a class="macro" href="../../tcg/tcg-op.h.html#920" title="tcg_gen_mov_i64" data-ref="_M/tcg_gen_mov_tl">tcg_gen_mov_tl</a>(<a class="tu ref" href="#cpu_cc_dst" title='cpu_cc_dst' data-use='r' data-ref="cpu_cc_dst">cpu_cc_dst</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="4041">4041</th><td>                    <a class="tu ref" href="#set_cc_op" title='set_cc_op' data-use='c' data-ref="set_cc_op">set_cc_op</a>(<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>, <a class="enum" href="cpu.h.html#CC_OP_BMILGB" title='CC_OP_BMILGB' data-ref="CC_OP_BMILGB">CC_OP_BMILGB</a> + <a class="local col8 ref" href="#1158ot" title='ot' data-ref="1158ot">ot</a>);</td></tr>
<tr><th id="4042">4042</th><td>                    <b>break</b>;</td></tr>
<tr><th id="4043">4043</th><td></td></tr>
<tr><th id="4044">4044</th><td>                <b>case</b> <var>3</var>: <i>/* blsi By, Ey */</i></td></tr>
<tr><th id="4045">4045</th><td>                    <a class="macro" href="../../tcg/tcg-op.h.html#920" title="tcg_gen_mov_i64" data-ref="_M/tcg_gen_mov_tl">tcg_gen_mov_tl</a>(<a class="tu ref" href="#cpu_cc_src" title='cpu_cc_src' data-use='r' data-ref="cpu_cc_src">cpu_cc_src</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="4046">4046</th><td>                    <a class="macro" href="../../tcg/tcg-op.h.html#937" title="tcg_gen_subi_i64" data-ref="_M/tcg_gen_subi_tl">tcg_gen_subi_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <var>1</var>);</td></tr>
<tr><th id="4047">4047</th><td>                    <a class="macro" href="../../tcg/tcg-op.h.html#938" title="tcg_gen_and_i64" data-ref="_M/tcg_gen_and_tl">tcg_gen_and_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_cc_src" title='cpu_cc_src' data-use='r' data-ref="cpu_cc_src">cpu_cc_src</a>);</td></tr>
<tr><th id="4048">4048</th><td>                    <a class="macro" href="../../tcg/tcg-op.h.html#920" title="tcg_gen_mov_i64" data-ref="_M/tcg_gen_mov_tl">tcg_gen_mov_tl</a>(<a class="tu ref" href="#cpu_cc_dst" title='cpu_cc_dst' data-use='r' data-ref="cpu_cc_dst">cpu_cc_dst</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="4049">4049</th><td>                    <a class="tu ref" href="#set_cc_op" title='set_cc_op' data-use='c' data-ref="set_cc_op">set_cc_op</a>(<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>, <a class="enum" href="cpu.h.html#CC_OP_BMILGB" title='CC_OP_BMILGB' data-ref="CC_OP_BMILGB">CC_OP_BMILGB</a> + <a class="local col8 ref" href="#1158ot" title='ot' data-ref="1158ot">ot</a>);</td></tr>
<tr><th id="4050">4050</th><td>                    <b>break</b>;</td></tr>
<tr><th id="4051">4051</th><td></td></tr>
<tr><th id="4052">4052</th><td>                <b>default</b>:</td></tr>
<tr><th id="4053">4053</th><td>                    <b>goto</b> <a class="lbl" href="#1159unknown_op" data-ref="1159unknown_op">unknown_op</a>;</td></tr>
<tr><th id="4054">4054</th><td>                }</td></tr>
<tr><th id="4055">4055</th><td>                <b>break</b>;</td></tr>
<tr><th id="4056">4056</th><td></td></tr>
<tr><th id="4057">4057</th><td>            <b>default</b>:</td></tr>
<tr><th id="4058">4058</th><td>                <b>goto</b> <a class="lbl" href="#1159unknown_op" data-ref="1159unknown_op">unknown_op</a>;</td></tr>
<tr><th id="4059">4059</th><td>            }</td></tr>
<tr><th id="4060">4060</th><td>            <b>break</b>;</td></tr>
<tr><th id="4061">4061</th><td></td></tr>
<tr><th id="4062">4062</th><td>        <b>case</b> <var>0x03a</var>:</td></tr>
<tr><th id="4063">4063</th><td>        <b>case</b> <var>0x13a</var>:</td></tr>
<tr><th id="4064">4064</th><td>            <a class="local col2 ref" href="#1142b" title='b' data-ref="1142b">b</a> = <a class="local col0 ref" href="#1150modrm" title='modrm' data-ref="1150modrm">modrm</a>;</td></tr>
<tr><th id="4065">4065</th><td>            <a class="local col0 ref" href="#1150modrm" title='modrm' data-ref="1150modrm">modrm</a> = <a class="ref" href="../../include/exec/cpu_ldst_template.h.html#112" title='cpu_ldub_code' data-ref="cpu_ldub_code">cpu_ldub_code</a>(<a class="local col0 ref" href="#1140env" title='env' data-ref="1140env">env</a>, <a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='w' data-ref="DisasContext::pc">pc</a>++);</td></tr>
<tr><th id="4066">4066</th><td>            <a class="local col2 ref" href="#1152rm" title='rm' data-ref="1152rm">rm</a> = <a class="local col0 ref" href="#1150modrm" title='modrm' data-ref="1150modrm">modrm</a> &amp; <var>7</var>;</td></tr>
<tr><th id="4067">4067</th><td>            <a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a> = ((<a class="local col0 ref" href="#1150modrm" title='modrm' data-ref="1150modrm">modrm</a> &gt;&gt; <var>3</var>) &amp; <var>7</var>) | <a class="local col4 ref" href="#1144rex_r" title='rex_r' data-ref="1144rex_r">rex_r</a>;</td></tr>
<tr><th id="4068">4068</th><td>            <a class="local col1 ref" href="#1151mod" title='mod' data-ref="1151mod">mod</a> = (<a class="local col0 ref" href="#1150modrm" title='modrm' data-ref="1150modrm">modrm</a> &gt;&gt; <var>6</var>) &amp; <var>3</var>;</td></tr>
<tr><th id="4069">4069</th><td>            <b>if</b> (<a class="local col5 ref" href="#1145b1" title='b1' data-ref="1145b1">b1</a> &gt;= <var>2</var>) {</td></tr>
<tr><th id="4070">4070</th><td>                <b>goto</b> <a class="lbl" href="#1159unknown_op" data-ref="1159unknown_op">unknown_op</a>;</td></tr>
<tr><th id="4071">4071</th><td>            }</td></tr>
<tr><th id="4072">4072</th><td></td></tr>
<tr><th id="4073">4073</th><td>            <a class="local col5 ref" href="#1155sse_fn_eppi" title='sse_fn_eppi' data-ref="1155sse_fn_eppi">sse_fn_eppi</a> = <a class="tu ref" href="#sse_op_table7" title='sse_op_table7' data-use='m' data-ref="sse_op_table7">sse_op_table7</a>[<a class="local col2 ref" href="#1142b" title='b' data-ref="1142b">b</a>].<a class="tu ref" href="#SSEOpHelper_eppi::op" title='SSEOpHelper_eppi::op' data-use='r' data-ref="SSEOpHelper_eppi::op">op</a>[<a class="local col5 ref" href="#1145b1" title='b1' data-ref="1145b1">b1</a>];</td></tr>
<tr><th id="4074">4074</th><td>            <b>if</b> (!<a class="local col5 ref" href="#1155sse_fn_eppi" title='sse_fn_eppi' data-ref="1155sse_fn_eppi">sse_fn_eppi</a>) {</td></tr>
<tr><th id="4075">4075</th><td>                <b>goto</b> <a class="lbl" href="#1159unknown_op" data-ref="1159unknown_op">unknown_op</a>;</td></tr>
<tr><th id="4076">4076</th><td>            }</td></tr>
<tr><th id="4077">4077</th><td>            <b>if</b> (!(<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cpuid_ext_features" title='DisasContext::cpuid_ext_features' data-use='r' data-ref="DisasContext::cpuid_ext_features">cpuid_ext_features</a> &amp; <a class="tu ref" href="#sse_op_table7" title='sse_op_table7' data-use='m' data-ref="sse_op_table7">sse_op_table7</a>[<a class="local col2 ref" href="#1142b" title='b' data-ref="1142b">b</a>].<a class="tu ref" href="#SSEOpHelper_eppi::ext_mask" title='SSEOpHelper_eppi::ext_mask' data-use='r' data-ref="SSEOpHelper_eppi::ext_mask">ext_mask</a>))</td></tr>
<tr><th id="4078">4078</th><td>                <b>goto</b> <a class="lbl" href="#1160illegal_op" data-ref="1160illegal_op">illegal_op</a>;</td></tr>
<tr><th id="4079">4079</th><td></td></tr>
<tr><th id="4080">4080</th><td>            <b>if</b> (<a class="local col5 ref" href="#1155sse_fn_eppi" title='sse_fn_eppi' data-ref="1155sse_fn_eppi">sse_fn_eppi</a> == <a class="macro" href="#2664" title="((void *)1)" data-ref="_M/SSE_SPECIAL">SSE_SPECIAL</a>) {</td></tr>
<tr><th id="4081">4081</th><td>                <a class="local col8 ref" href="#1158ot" title='ot' data-ref="1158ot">ot</a> = <a class="tu ref" href="#mo_64_32" title='mo_64_32' data-use='c' data-ref="mo_64_32">mo_64_32</a>(<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>-&gt;<a class="tu ref" href="#DisasContext::dflag" title='DisasContext::dflag' data-use='r' data-ref="DisasContext::dflag">dflag</a>);</td></tr>
<tr><th id="4082">4082</th><td>                <a class="local col2 ref" href="#1152rm" title='rm' data-ref="1152rm">rm</a> = (<a class="local col0 ref" href="#1150modrm" title='modrm' data-ref="1150modrm">modrm</a> &amp; <var>7</var>) | <a class="macro" href="#45" title="((s)-&gt;rex_b)" data-ref="_M/REX_B">REX_B</a>(<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>);</td></tr>
<tr><th id="4083">4083</th><td>                <b>if</b> (<a class="local col1 ref" href="#1151mod" title='mod' data-ref="1151mod">mod</a> != <var>3</var>)</td></tr>
<tr><th id="4084">4084</th><td>                    <a class="tu ref" href="#gen_lea_modrm" title='gen_lea_modrm' data-use='c' data-ref="gen_lea_modrm">gen_lea_modrm</a>(<a class="local col0 ref" href="#1140env" title='env' data-ref="1140env">env</a>, <a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>, <a class="local col0 ref" href="#1150modrm" title='modrm' data-ref="1150modrm">modrm</a>);</td></tr>
<tr><th id="4085">4085</th><td>                <a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a> = ((<a class="local col0 ref" href="#1150modrm" title='modrm' data-ref="1150modrm">modrm</a> &gt;&gt; <var>3</var>) &amp; <var>7</var>) | <a class="local col4 ref" href="#1144rex_r" title='rex_r' data-ref="1144rex_r">rex_r</a>;</td></tr>
<tr><th id="4086">4086</th><td>                <a class="local col9 ref" href="#1149val" title='val' data-ref="1149val">val</a> = <a class="ref" href="../../include/exec/cpu_ldst_template.h.html#112" title='cpu_ldub_code' data-ref="cpu_ldub_code">cpu_ldub_code</a>(<a class="local col0 ref" href="#1140env" title='env' data-ref="1140env">env</a>, <a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='w' data-ref="DisasContext::pc">pc</a>++);</td></tr>
<tr><th id="4087">4087</th><td>                <b>switch</b> (<a class="local col2 ref" href="#1142b" title='b' data-ref="1142b">b</a>) {</td></tr>
<tr><th id="4088">4088</th><td>                <b>case</b> <var>0x14</var>: <i>/* pextrb */</i></td></tr>
<tr><th id="4089">4089</th><td>                    <a class="macro" href="../../tcg/tcg-op.h.html#921" title="tcg_gen_ld8u_i64" data-ref="_M/tcg_gen_ld8u_tl">tcg_gen_ld8u_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <span class="macro" title="__builtin_offsetof(CPUX86State, xmm_regs[reg]._b_ZMMReg[val &amp; 15])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,</td></tr>
<tr><th id="4090">4090</th><td>                                            xmm_regs[<a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a>].<a class="macro" href="cpu.h.html#839" title="_b_ZMMReg[val &amp; 15]" data-ref="_M/ZMM_B">ZMM_B</a>(<a class="local col9 ref" href="#1149val" title='val' data-ref="1149val">val</a> &amp; <var>15</var>)));</td></tr>
<tr><th id="4091">4091</th><td>                    <b>if</b> (<a class="local col1 ref" href="#1151mod" title='mod' data-ref="1151mod">mod</a> == <var>3</var>) {</td></tr>
<tr><th id="4092">4092</th><td>                        <a class="tu ref" href="#gen_op_mov_reg_v" title='gen_op_mov_reg_v' data-use='c' data-ref="gen_op_mov_reg_v">gen_op_mov_reg_v</a>(<a class="local col8 ref" href="#1158ot" title='ot' data-ref="1158ot">ot</a>, <a class="local col2 ref" href="#1152rm" title='rm' data-ref="1152rm">rm</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="4093">4093</th><td>                    } <b>else</b> {</td></tr>
<tr><th id="4094">4094</th><td>                        <a class="macro" href="../../tcg/tcg-op.h.html#831" title="tcg_gen_qemu_st_i64" data-ref="_M/tcg_gen_qemu_st_tl">tcg_gen_qemu_st_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>,</td></tr>
<tr><th id="4095">4095</th><td>                                           <a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>-&gt;<a class="tu ref" href="#DisasContext::mem_index" title='DisasContext::mem_index' data-use='r' data-ref="DisasContext::mem_index">mem_index</a>, <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_UB" title='TCGMemOp::MO_UB' data-ref="TCGMemOp::MO_UB">MO_UB</a>);</td></tr>
<tr><th id="4096">4096</th><td>                    }</td></tr>
<tr><th id="4097">4097</th><td>                    <b>break</b>;</td></tr>
<tr><th id="4098">4098</th><td>                <b>case</b> <var>0x15</var>: <i>/* pextrw */</i></td></tr>
<tr><th id="4099">4099</th><td>                    <a class="macro" href="../../tcg/tcg-op.h.html#923" title="tcg_gen_ld16u_i64" data-ref="_M/tcg_gen_ld16u_tl">tcg_gen_ld16u_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <span class="macro" title="__builtin_offsetof(CPUX86State, xmm_regs[reg]._w_ZMMReg[val &amp; 7])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,</td></tr>
<tr><th id="4100">4100</th><td>                                            xmm_regs[<a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a>].<a class="macro" href="cpu.h.html#840" title="_w_ZMMReg[val &amp; 7]" data-ref="_M/ZMM_W">ZMM_W</a>(<a class="local col9 ref" href="#1149val" title='val' data-ref="1149val">val</a> &amp; <var>7</var>)));</td></tr>
<tr><th id="4101">4101</th><td>                    <b>if</b> (<a class="local col1 ref" href="#1151mod" title='mod' data-ref="1151mod">mod</a> == <var>3</var>) {</td></tr>
<tr><th id="4102">4102</th><td>                        <a class="tu ref" href="#gen_op_mov_reg_v" title='gen_op_mov_reg_v' data-use='c' data-ref="gen_op_mov_reg_v">gen_op_mov_reg_v</a>(<a class="local col8 ref" href="#1158ot" title='ot' data-ref="1158ot">ot</a>, <a class="local col2 ref" href="#1152rm" title='rm' data-ref="1152rm">rm</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="4103">4103</th><td>                    } <b>else</b> {</td></tr>
<tr><th id="4104">4104</th><td>                        <a class="macro" href="../../tcg/tcg-op.h.html#831" title="tcg_gen_qemu_st_i64" data-ref="_M/tcg_gen_qemu_st_tl">tcg_gen_qemu_st_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>,</td></tr>
<tr><th id="4105">4105</th><td>                                           <a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>-&gt;<a class="tu ref" href="#DisasContext::mem_index" title='DisasContext::mem_index' data-use='r' data-ref="DisasContext::mem_index">mem_index</a>, <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_LEUW" title='TCGMemOp::MO_LEUW' data-ref="TCGMemOp::MO_LEUW">MO_LEUW</a>);</td></tr>
<tr><th id="4106">4106</th><td>                    }</td></tr>
<tr><th id="4107">4107</th><td>                    <b>break</b>;</td></tr>
<tr><th id="4108">4108</th><td>                <b>case</b> <var>0x16</var>:</td></tr>
<tr><th id="4109">4109</th><td>                    <b>if</b> (<a class="local col8 ref" href="#1158ot" title='ot' data-ref="1158ot">ot</a> == <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_32" title='TCGMemOp::MO_32' data-ref="TCGMemOp::MO_32">MO_32</a>) { <i>/* pextrd */</i></td></tr>
<tr><th id="4110">4110</th><td>                        <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_ld_i32" title='tcg_gen_ld_i32' data-ref="tcg_gen_ld_i32">tcg_gen_ld_i32</a>(<a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>,</td></tr>
<tr><th id="4111">4111</th><td>                                        <span class="macro" title="__builtin_offsetof(CPUX86State, xmm_regs[reg]._l_ZMMReg[val &amp; 3])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,</td></tr>
<tr><th id="4112">4112</th><td>                                                xmm_regs[<a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a>].<a class="macro" href="cpu.h.html#841" title="_l_ZMMReg[val &amp; 3]" data-ref="_M/ZMM_L">ZMM_L</a>(<a class="local col9 ref" href="#1149val" title='val' data-ref="1149val">val</a> &amp; <var>3</var>)));</td></tr>
<tr><th id="4113">4113</th><td>                        <b>if</b> (<a class="local col1 ref" href="#1151mod" title='mod' data-ref="1151mod">mod</a> == <var>3</var>) {</td></tr>
<tr><th id="4114">4114</th><td>                            <a class="macro" href="../../tcg/tcg-op.h.html#964" title="tcg_gen_extu_i32_i64" data-ref="_M/tcg_gen_extu_i32_tl">tcg_gen_extu_i32_tl</a>(<a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="local col2 ref" href="#1152rm" title='rm' data-ref="1152rm">rm</a>], <a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>);</td></tr>
<tr><th id="4115">4115</th><td>                        } <b>else</b> {</td></tr>
<tr><th id="4116">4116</th><td>                            <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_qemu_st_i32" title='tcg_gen_qemu_st_i32' data-ref="tcg_gen_qemu_st_i32">tcg_gen_qemu_st_i32</a>(<a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>,</td></tr>
<tr><th id="4117">4117</th><td>                                                <a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>-&gt;<a class="tu ref" href="#DisasContext::mem_index" title='DisasContext::mem_index' data-use='r' data-ref="DisasContext::mem_index">mem_index</a>, <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_LEUL" title='TCGMemOp::MO_LEUL' data-ref="TCGMemOp::MO_LEUL">MO_LEUL</a>);</td></tr>
<tr><th id="4118">4118</th><td>                        }</td></tr>
<tr><th id="4119">4119</th><td>                    } <b>else</b> { <i>/* pextrq */</i></td></tr>
<tr><th id="4120">4120</th><td><u>#<span data-ppcond="4120">ifdef</span> <a class="macro" href="../../x86_64-softmmu/config-target.h.html#2" data-ref="_M/TARGET_X86_64">TARGET_X86_64</a></u></td></tr>
<tr><th id="4121">4121</th><td>                        <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_ld_i64" title='tcg_gen_ld_i64' data-ref="tcg_gen_ld_i64">tcg_gen_ld_i64</a>(<a class="tu ref" href="#cpu_tmp1_i64" title='cpu_tmp1_i64' data-use='r' data-ref="cpu_tmp1_i64">cpu_tmp1_i64</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>,</td></tr>
<tr><th id="4122">4122</th><td>                                        <span class="macro" title="__builtin_offsetof(CPUX86State, xmm_regs[reg]._q_ZMMReg[val &amp; 1])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,</td></tr>
<tr><th id="4123">4123</th><td>                                                xmm_regs[<a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a>].<a class="macro" href="cpu.h.html#843" title="_q_ZMMReg[val &amp; 1]" data-ref="_M/ZMM_Q">ZMM_Q</a>(<a class="local col9 ref" href="#1149val" title='val' data-ref="1149val">val</a> &amp; <var>1</var>)));</td></tr>
<tr><th id="4124">4124</th><td>                        <b>if</b> (<a class="local col1 ref" href="#1151mod" title='mod' data-ref="1151mod">mod</a> == <var>3</var>) {</td></tr>
<tr><th id="4125">4125</th><td>                            <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_mov_i64" title='tcg_gen_mov_i64' data-ref="tcg_gen_mov_i64">tcg_gen_mov_i64</a>(<a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="local col2 ref" href="#1152rm" title='rm' data-ref="1152rm">rm</a>], <a class="tu ref" href="#cpu_tmp1_i64" title='cpu_tmp1_i64' data-use='r' data-ref="cpu_tmp1_i64">cpu_tmp1_i64</a>);</td></tr>
<tr><th id="4126">4126</th><td>                        } <b>else</b> {</td></tr>
<tr><th id="4127">4127</th><td>                            <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_qemu_st_i64" title='tcg_gen_qemu_st_i64' data-ref="tcg_gen_qemu_st_i64">tcg_gen_qemu_st_i64</a>(<a class="tu ref" href="#cpu_tmp1_i64" title='cpu_tmp1_i64' data-use='r' data-ref="cpu_tmp1_i64">cpu_tmp1_i64</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>,</td></tr>
<tr><th id="4128">4128</th><td>                                                <a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>-&gt;<a class="tu ref" href="#DisasContext::mem_index" title='DisasContext::mem_index' data-use='r' data-ref="DisasContext::mem_index">mem_index</a>, <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_LEQ" title='TCGMemOp::MO_LEQ' data-ref="TCGMemOp::MO_LEQ">MO_LEQ</a>);</td></tr>
<tr><th id="4129">4129</th><td>                        }</td></tr>
<tr><th id="4130">4130</th><td><u>#<span data-ppcond="4120">else</span></u></td></tr>
<tr><th id="4131">4131</th><td>                        <b>goto</b> illegal_op;</td></tr>
<tr><th id="4132">4132</th><td><u>#<span data-ppcond="4120">endif</span></u></td></tr>
<tr><th id="4133">4133</th><td>                    }</td></tr>
<tr><th id="4134">4134</th><td>                    <b>break</b>;</td></tr>
<tr><th id="4135">4135</th><td>                <b>case</b> <var>0x17</var>: <i>/* extractps */</i></td></tr>
<tr><th id="4136">4136</th><td>                    <a class="macro" href="../../tcg/tcg-op.h.html#925" title="tcg_gen_ld32u_i64" data-ref="_M/tcg_gen_ld32u_tl">tcg_gen_ld32u_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <span class="macro" title="__builtin_offsetof(CPUX86State, xmm_regs[reg]._l_ZMMReg[val &amp; 3])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,</td></tr>
<tr><th id="4137">4137</th><td>                                            xmm_regs[<a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a>].<a class="macro" href="cpu.h.html#841" title="_l_ZMMReg[val &amp; 3]" data-ref="_M/ZMM_L">ZMM_L</a>(<a class="local col9 ref" href="#1149val" title='val' data-ref="1149val">val</a> &amp; <var>3</var>)));</td></tr>
<tr><th id="4138">4138</th><td>                    <b>if</b> (<a class="local col1 ref" href="#1151mod" title='mod' data-ref="1151mod">mod</a> == <var>3</var>) {</td></tr>
<tr><th id="4139">4139</th><td>                        <a class="tu ref" href="#gen_op_mov_reg_v" title='gen_op_mov_reg_v' data-use='c' data-ref="gen_op_mov_reg_v">gen_op_mov_reg_v</a>(<a class="local col8 ref" href="#1158ot" title='ot' data-ref="1158ot">ot</a>, <a class="local col2 ref" href="#1152rm" title='rm' data-ref="1152rm">rm</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="4140">4140</th><td>                    } <b>else</b> {</td></tr>
<tr><th id="4141">4141</th><td>                        <a class="macro" href="../../tcg/tcg-op.h.html#831" title="tcg_gen_qemu_st_i64" data-ref="_M/tcg_gen_qemu_st_tl">tcg_gen_qemu_st_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>,</td></tr>
<tr><th id="4142">4142</th><td>                                           <a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>-&gt;<a class="tu ref" href="#DisasContext::mem_index" title='DisasContext::mem_index' data-use='r' data-ref="DisasContext::mem_index">mem_index</a>, <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_LEUL" title='TCGMemOp::MO_LEUL' data-ref="TCGMemOp::MO_LEUL">MO_LEUL</a>);</td></tr>
<tr><th id="4143">4143</th><td>                    }</td></tr>
<tr><th id="4144">4144</th><td>                    <b>break</b>;</td></tr>
<tr><th id="4145">4145</th><td>                <b>case</b> <var>0x20</var>: <i>/* pinsrb */</i></td></tr>
<tr><th id="4146">4146</th><td>                    <b>if</b> (<a class="local col1 ref" href="#1151mod" title='mod' data-ref="1151mod">mod</a> == <var>3</var>) {</td></tr>
<tr><th id="4147">4147</th><td>                        <a class="tu ref" href="#gen_op_mov_v_reg" title='gen_op_mov_v_reg' data-use='c' data-ref="gen_op_mov_v_reg">gen_op_mov_v_reg</a>(<a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_32" title='TCGMemOp::MO_32' data-ref="TCGMemOp::MO_32">MO_32</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="local col2 ref" href="#1152rm" title='rm' data-ref="1152rm">rm</a>);</td></tr>
<tr><th id="4148">4148</th><td>                    } <b>else</b> {</td></tr>
<tr><th id="4149">4149</th><td>                        <a class="macro" href="../../tcg/tcg-op.h.html#830" title="tcg_gen_qemu_ld_i64" data-ref="_M/tcg_gen_qemu_ld_tl">tcg_gen_qemu_ld_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>,</td></tr>
<tr><th id="4150">4150</th><td>                                           <a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>-&gt;<a class="tu ref" href="#DisasContext::mem_index" title='DisasContext::mem_index' data-use='r' data-ref="DisasContext::mem_index">mem_index</a>, <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_UB" title='TCGMemOp::MO_UB' data-ref="TCGMemOp::MO_UB">MO_UB</a>);</td></tr>
<tr><th id="4151">4151</th><td>                    }</td></tr>
<tr><th id="4152">4152</th><td>                    <a class="macro" href="../../tcg/tcg-op.h.html#928" title="tcg_gen_st8_i64" data-ref="_M/tcg_gen_st8_tl">tcg_gen_st8_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <span class="macro" title="__builtin_offsetof(CPUX86State, xmm_regs[reg]._b_ZMMReg[val &amp; 15])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,</td></tr>
<tr><th id="4153">4153</th><td>                                            xmm_regs[<a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a>].<a class="macro" href="cpu.h.html#839" title="_b_ZMMReg[val &amp; 15]" data-ref="_M/ZMM_B">ZMM_B</a>(<a class="local col9 ref" href="#1149val" title='val' data-ref="1149val">val</a> &amp; <var>15</var>)));</td></tr>
<tr><th id="4154">4154</th><td>                    <b>break</b>;</td></tr>
<tr><th id="4155">4155</th><td>                <b>case</b> <var>0x21</var>: <i>/* insertps */</i></td></tr>
<tr><th id="4156">4156</th><td>                    <b>if</b> (<a class="local col1 ref" href="#1151mod" title='mod' data-ref="1151mod">mod</a> == <var>3</var>) {</td></tr>
<tr><th id="4157">4157</th><td>                        <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_ld_i32" title='tcg_gen_ld_i32' data-ref="tcg_gen_ld_i32">tcg_gen_ld_i32</a>(<a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>,</td></tr>
<tr><th id="4158">4158</th><td>                                        <span class="macro" title="__builtin_offsetof(CPUX86State, xmm_regs[rm] ._l_ZMMReg[(val &gt;&gt; 6) &amp; 3])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,xmm_regs[<a class="local col2 ref" href="#1152rm" title='rm' data-ref="1152rm">rm</a>]</td></tr>
<tr><th id="4159">4159</th><td>                                                .<a class="macro" href="cpu.h.html#841" title="_l_ZMMReg[(val &gt;&gt; 6) &amp; 3]" data-ref="_M/ZMM_L">ZMM_L</a>((<a class="local col9 ref" href="#1149val" title='val' data-ref="1149val">val</a> &gt;&gt; <var>6</var>) &amp; <var>3</var>)));</td></tr>
<tr><th id="4160">4160</th><td>                    } <b>else</b> {</td></tr>
<tr><th id="4161">4161</th><td>                        <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_qemu_ld_i32" title='tcg_gen_qemu_ld_i32' data-ref="tcg_gen_qemu_ld_i32">tcg_gen_qemu_ld_i32</a>(<a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>,</td></tr>
<tr><th id="4162">4162</th><td>                                            <a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>-&gt;<a class="tu ref" href="#DisasContext::mem_index" title='DisasContext::mem_index' data-use='r' data-ref="DisasContext::mem_index">mem_index</a>, <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_LEUL" title='TCGMemOp::MO_LEUL' data-ref="TCGMemOp::MO_LEUL">MO_LEUL</a>);</td></tr>
<tr><th id="4163">4163</th><td>                    }</td></tr>
<tr><th id="4164">4164</th><td>                    <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_st_i32" title='tcg_gen_st_i32' data-ref="tcg_gen_st_i32">tcg_gen_st_i32</a>(<a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>,</td></tr>
<tr><th id="4165">4165</th><td>                                    <span class="macro" title="__builtin_offsetof(CPUX86State, xmm_regs[reg] ._l_ZMMReg[(val &gt;&gt; 4) &amp; 3])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,xmm_regs[<a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a>]</td></tr>
<tr><th id="4166">4166</th><td>                                            .<a class="macro" href="cpu.h.html#841" title="_l_ZMMReg[(val &gt;&gt; 4) &amp; 3]" data-ref="_M/ZMM_L">ZMM_L</a>((<a class="local col9 ref" href="#1149val" title='val' data-ref="1149val">val</a> &gt;&gt; <var>4</var>) &amp; <var>3</var>)));</td></tr>
<tr><th id="4167">4167</th><td>                    <b>if</b> ((<a class="local col9 ref" href="#1149val" title='val' data-ref="1149val">val</a> &gt;&gt; <var>0</var>) &amp; <var>1</var>)</td></tr>
<tr><th id="4168">4168</th><td>                        <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_st_i32" title='tcg_gen_st_i32' data-ref="tcg_gen_st_i32">tcg_gen_st_i32</a>(<a class="ref" href="../../tcg/tcg.h.html#tcg_const_i32" title='tcg_const_i32' data-ref="tcg_const_i32">tcg_const_i32</a>(<var>0</var> <i>/*float32_zero*/</i>),</td></tr>
<tr><th id="4169">4169</th><td>                                        <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <span class="macro" title="__builtin_offsetof(CPUX86State, xmm_regs[reg]._l_ZMMReg[0])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,</td></tr>
<tr><th id="4170">4170</th><td>                                                xmm_regs[<a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a>].<a class="macro" href="cpu.h.html#841" title="_l_ZMMReg[0]" data-ref="_M/ZMM_L">ZMM_L</a>(<var>0</var>)));</td></tr>
<tr><th id="4171">4171</th><td>                    <b>if</b> ((<a class="local col9 ref" href="#1149val" title='val' data-ref="1149val">val</a> &gt;&gt; <var>1</var>) &amp; <var>1</var>)</td></tr>
<tr><th id="4172">4172</th><td>                        <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_st_i32" title='tcg_gen_st_i32' data-ref="tcg_gen_st_i32">tcg_gen_st_i32</a>(<a class="ref" href="../../tcg/tcg.h.html#tcg_const_i32" title='tcg_const_i32' data-ref="tcg_const_i32">tcg_const_i32</a>(<var>0</var> <i>/*float32_zero*/</i>),</td></tr>
<tr><th id="4173">4173</th><td>                                        <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <span class="macro" title="__builtin_offsetof(CPUX86State, xmm_regs[reg]._l_ZMMReg[1])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,</td></tr>
<tr><th id="4174">4174</th><td>                                                xmm_regs[<a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a>].<a class="macro" href="cpu.h.html#841" title="_l_ZMMReg[1]" data-ref="_M/ZMM_L">ZMM_L</a>(<var>1</var>)));</td></tr>
<tr><th id="4175">4175</th><td>                    <b>if</b> ((<a class="local col9 ref" href="#1149val" title='val' data-ref="1149val">val</a> &gt;&gt; <var>2</var>) &amp; <var>1</var>)</td></tr>
<tr><th id="4176">4176</th><td>                        <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_st_i32" title='tcg_gen_st_i32' data-ref="tcg_gen_st_i32">tcg_gen_st_i32</a>(<a class="ref" href="../../tcg/tcg.h.html#tcg_const_i32" title='tcg_const_i32' data-ref="tcg_const_i32">tcg_const_i32</a>(<var>0</var> <i>/*float32_zero*/</i>),</td></tr>
<tr><th id="4177">4177</th><td>                                        <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <span class="macro" title="__builtin_offsetof(CPUX86State, xmm_regs[reg]._l_ZMMReg[2])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,</td></tr>
<tr><th id="4178">4178</th><td>                                                xmm_regs[<a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a>].<a class="macro" href="cpu.h.html#841" title="_l_ZMMReg[2]" data-ref="_M/ZMM_L">ZMM_L</a>(<var>2</var>)));</td></tr>
<tr><th id="4179">4179</th><td>                    <b>if</b> ((<a class="local col9 ref" href="#1149val" title='val' data-ref="1149val">val</a> &gt;&gt; <var>3</var>) &amp; <var>1</var>)</td></tr>
<tr><th id="4180">4180</th><td>                        <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_st_i32" title='tcg_gen_st_i32' data-ref="tcg_gen_st_i32">tcg_gen_st_i32</a>(<a class="ref" href="../../tcg/tcg.h.html#tcg_const_i32" title='tcg_const_i32' data-ref="tcg_const_i32">tcg_const_i32</a>(<var>0</var> <i>/*float32_zero*/</i>),</td></tr>
<tr><th id="4181">4181</th><td>                                        <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <span class="macro" title="__builtin_offsetof(CPUX86State, xmm_regs[reg]._l_ZMMReg[3])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,</td></tr>
<tr><th id="4182">4182</th><td>                                                xmm_regs[<a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a>].<a class="macro" href="cpu.h.html#841" title="_l_ZMMReg[3]" data-ref="_M/ZMM_L">ZMM_L</a>(<var>3</var>)));</td></tr>
<tr><th id="4183">4183</th><td>                    <b>break</b>;</td></tr>
<tr><th id="4184">4184</th><td>                <b>case</b> <var>0x22</var>:</td></tr>
<tr><th id="4185">4185</th><td>                    <b>if</b> (<a class="local col8 ref" href="#1158ot" title='ot' data-ref="1158ot">ot</a> == <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_32" title='TCGMemOp::MO_32' data-ref="TCGMemOp::MO_32">MO_32</a>) { <i>/* pinsrd */</i></td></tr>
<tr><th id="4186">4186</th><td>                        <b>if</b> (<a class="local col1 ref" href="#1151mod" title='mod' data-ref="1151mod">mod</a> == <var>3</var>) {</td></tr>
<tr><th id="4187">4187</th><td>                            <a class="macro" href="../../tcg/tcg-op.h.html#962" title="tcg_gen_extrl_i64_i32" data-ref="_M/tcg_gen_trunc_tl_i32">tcg_gen_trunc_tl_i32</a>(<a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="local col2 ref" href="#1152rm" title='rm' data-ref="1152rm">rm</a>]);</td></tr>
<tr><th id="4188">4188</th><td>                        } <b>else</b> {</td></tr>
<tr><th id="4189">4189</th><td>                            <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_qemu_ld_i32" title='tcg_gen_qemu_ld_i32' data-ref="tcg_gen_qemu_ld_i32">tcg_gen_qemu_ld_i32</a>(<a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>,</td></tr>
<tr><th id="4190">4190</th><td>                                                <a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>-&gt;<a class="tu ref" href="#DisasContext::mem_index" title='DisasContext::mem_index' data-use='r' data-ref="DisasContext::mem_index">mem_index</a>, <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_LEUL" title='TCGMemOp::MO_LEUL' data-ref="TCGMemOp::MO_LEUL">MO_LEUL</a>);</td></tr>
<tr><th id="4191">4191</th><td>                        }</td></tr>
<tr><th id="4192">4192</th><td>                        <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_st_i32" title='tcg_gen_st_i32' data-ref="tcg_gen_st_i32">tcg_gen_st_i32</a>(<a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>,</td></tr>
<tr><th id="4193">4193</th><td>                                        <span class="macro" title="__builtin_offsetof(CPUX86State, xmm_regs[reg]._l_ZMMReg[val &amp; 3])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,</td></tr>
<tr><th id="4194">4194</th><td>                                                xmm_regs[<a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a>].<a class="macro" href="cpu.h.html#841" title="_l_ZMMReg[val &amp; 3]" data-ref="_M/ZMM_L">ZMM_L</a>(<a class="local col9 ref" href="#1149val" title='val' data-ref="1149val">val</a> &amp; <var>3</var>)));</td></tr>
<tr><th id="4195">4195</th><td>                    } <b>else</b> { <i>/* pinsrq */</i></td></tr>
<tr><th id="4196">4196</th><td><u>#<span data-ppcond="4196">ifdef</span> <a class="macro" href="../../x86_64-softmmu/config-target.h.html#2" data-ref="_M/TARGET_X86_64">TARGET_X86_64</a></u></td></tr>
<tr><th id="4197">4197</th><td>                        <b>if</b> (<a class="local col1 ref" href="#1151mod" title='mod' data-ref="1151mod">mod</a> == <var>3</var>) {</td></tr>
<tr><th id="4198">4198</th><td>                            <a class="tu ref" href="#gen_op_mov_v_reg" title='gen_op_mov_v_reg' data-use='c' data-ref="gen_op_mov_v_reg">gen_op_mov_v_reg</a>(<a class="local col8 ref" href="#1158ot" title='ot' data-ref="1158ot">ot</a>, <a class="tu ref" href="#cpu_tmp1_i64" title='cpu_tmp1_i64' data-use='r' data-ref="cpu_tmp1_i64">cpu_tmp1_i64</a>, <a class="local col2 ref" href="#1152rm" title='rm' data-ref="1152rm">rm</a>);</td></tr>
<tr><th id="4199">4199</th><td>                        } <b>else</b> {</td></tr>
<tr><th id="4200">4200</th><td>                            <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_qemu_ld_i64" title='tcg_gen_qemu_ld_i64' data-ref="tcg_gen_qemu_ld_i64">tcg_gen_qemu_ld_i64</a>(<a class="tu ref" href="#cpu_tmp1_i64" title='cpu_tmp1_i64' data-use='r' data-ref="cpu_tmp1_i64">cpu_tmp1_i64</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>,</td></tr>
<tr><th id="4201">4201</th><td>                                                <a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>-&gt;<a class="tu ref" href="#DisasContext::mem_index" title='DisasContext::mem_index' data-use='r' data-ref="DisasContext::mem_index">mem_index</a>, <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_LEQ" title='TCGMemOp::MO_LEQ' data-ref="TCGMemOp::MO_LEQ">MO_LEQ</a>);</td></tr>
<tr><th id="4202">4202</th><td>                        }</td></tr>
<tr><th id="4203">4203</th><td>                        <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_st_i64" title='tcg_gen_st_i64' data-ref="tcg_gen_st_i64">tcg_gen_st_i64</a>(<a class="tu ref" href="#cpu_tmp1_i64" title='cpu_tmp1_i64' data-use='r' data-ref="cpu_tmp1_i64">cpu_tmp1_i64</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>,</td></tr>
<tr><th id="4204">4204</th><td>                                        <span class="macro" title="__builtin_offsetof(CPUX86State, xmm_regs[reg]._q_ZMMReg[val &amp; 1])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,</td></tr>
<tr><th id="4205">4205</th><td>                                                xmm_regs[<a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a>].<a class="macro" href="cpu.h.html#843" title="_q_ZMMReg[val &amp; 1]" data-ref="_M/ZMM_Q">ZMM_Q</a>(<a class="local col9 ref" href="#1149val" title='val' data-ref="1149val">val</a> &amp; <var>1</var>)));</td></tr>
<tr><th id="4206">4206</th><td><u>#<span data-ppcond="4196">else</span></u></td></tr>
<tr><th id="4207">4207</th><td>                        <b>goto</b> illegal_op;</td></tr>
<tr><th id="4208">4208</th><td><u>#<span data-ppcond="4196">endif</span></u></td></tr>
<tr><th id="4209">4209</th><td>                    }</td></tr>
<tr><th id="4210">4210</th><td>                    <b>break</b>;</td></tr>
<tr><th id="4211">4211</th><td>                }</td></tr>
<tr><th id="4212">4212</th><td>                <b>return</b>;</td></tr>
<tr><th id="4213">4213</th><td>            }</td></tr>
<tr><th id="4214">4214</th><td></td></tr>
<tr><th id="4215">4215</th><td>            <b>if</b> (<a class="local col5 ref" href="#1145b1" title='b1' data-ref="1145b1">b1</a>) {</td></tr>
<tr><th id="4216">4216</th><td>                <a class="local col6 ref" href="#1146op1_offset" title='op1_offset' data-ref="1146op1_offset">op1_offset</a> = <span class="macro" title="__builtin_offsetof(CPUX86State, xmm_regs[reg])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,xmm_regs[<a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a>]);</td></tr>
<tr><th id="4217">4217</th><td>                <b>if</b> (<a class="local col1 ref" href="#1151mod" title='mod' data-ref="1151mod">mod</a> == <var>3</var>) {</td></tr>
<tr><th id="4218">4218</th><td>                    <a class="local col7 ref" href="#1147op2_offset" title='op2_offset' data-ref="1147op2_offset">op2_offset</a> = <span class="macro" title="__builtin_offsetof(CPUX86State, xmm_regs[rm | ((s)-&gt;rex_b)])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,xmm_regs[<a class="local col2 ref" href="#1152rm" title='rm' data-ref="1152rm">rm</a> | <a class="macro" href="#45" title="((s)-&gt;rex_b)" data-ref="_M/REX_B">REX_B</a>(<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>)]);</td></tr>
<tr><th id="4219">4219</th><td>                } <b>else</b> {</td></tr>
<tr><th id="4220">4220</th><td>                    <a class="local col7 ref" href="#1147op2_offset" title='op2_offset' data-ref="1147op2_offset">op2_offset</a> = <span class="macro" title="__builtin_offsetof(CPUX86State, xmm_t0)" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,xmm_t0);</td></tr>
<tr><th id="4221">4221</th><td>                    <a class="tu ref" href="#gen_lea_modrm" title='gen_lea_modrm' data-use='c' data-ref="gen_lea_modrm">gen_lea_modrm</a>(<a class="local col0 ref" href="#1140env" title='env' data-ref="1140env">env</a>, <a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>, <a class="local col0 ref" href="#1150modrm" title='modrm' data-ref="1150modrm">modrm</a>);</td></tr>
<tr><th id="4222">4222</th><td>                    <a class="tu ref" href="#gen_ldo_env_A0" title='gen_ldo_env_A0' data-use='c' data-ref="gen_ldo_env_A0">gen_ldo_env_A0</a>(<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>, <a class="local col7 ref" href="#1147op2_offset" title='op2_offset' data-ref="1147op2_offset">op2_offset</a>);</td></tr>
<tr><th id="4223">4223</th><td>                }</td></tr>
<tr><th id="4224">4224</th><td>            } <b>else</b> {</td></tr>
<tr><th id="4225">4225</th><td>                <a class="local col6 ref" href="#1146op1_offset" title='op1_offset' data-ref="1146op1_offset">op1_offset</a> = <span class="macro" title="__builtin_offsetof(CPUX86State, fpregs[reg].mmx)" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,fpregs[<a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a>].mmx);</td></tr>
<tr><th id="4226">4226</th><td>                <b>if</b> (<a class="local col1 ref" href="#1151mod" title='mod' data-ref="1151mod">mod</a> == <var>3</var>) {</td></tr>
<tr><th id="4227">4227</th><td>                    <a class="local col7 ref" href="#1147op2_offset" title='op2_offset' data-ref="1147op2_offset">op2_offset</a> = <span class="macro" title="__builtin_offsetof(CPUX86State, fpregs[rm].mmx)" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,fpregs[<a class="local col2 ref" href="#1152rm" title='rm' data-ref="1152rm">rm</a>].mmx);</td></tr>
<tr><th id="4228">4228</th><td>                } <b>else</b> {</td></tr>
<tr><th id="4229">4229</th><td>                    <a class="local col7 ref" href="#1147op2_offset" title='op2_offset' data-ref="1147op2_offset">op2_offset</a> = <span class="macro" title="__builtin_offsetof(CPUX86State, mmx_t0)" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,mmx_t0);</td></tr>
<tr><th id="4230">4230</th><td>                    <a class="tu ref" href="#gen_lea_modrm" title='gen_lea_modrm' data-use='c' data-ref="gen_lea_modrm">gen_lea_modrm</a>(<a class="local col0 ref" href="#1140env" title='env' data-ref="1140env">env</a>, <a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>, <a class="local col0 ref" href="#1150modrm" title='modrm' data-ref="1150modrm">modrm</a>);</td></tr>
<tr><th id="4231">4231</th><td>                    <a class="tu ref" href="#gen_ldq_env_A0" title='gen_ldq_env_A0' data-use='c' data-ref="gen_ldq_env_A0">gen_ldq_env_A0</a>(<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>, <a class="local col7 ref" href="#1147op2_offset" title='op2_offset' data-ref="1147op2_offset">op2_offset</a>);</td></tr>
<tr><th id="4232">4232</th><td>                }</td></tr>
<tr><th id="4233">4233</th><td>            }</td></tr>
<tr><th id="4234">4234</th><td>            <a class="local col9 ref" href="#1149val" title='val' data-ref="1149val">val</a> = <a class="ref" href="../../include/exec/cpu_ldst_template.h.html#112" title='cpu_ldub_code' data-ref="cpu_ldub_code">cpu_ldub_code</a>(<a class="local col0 ref" href="#1140env" title='env' data-ref="1140env">env</a>, <a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='w' data-ref="DisasContext::pc">pc</a>++);</td></tr>
<tr><th id="4235">4235</th><td></td></tr>
<tr><th id="4236">4236</th><td>            <b>if</b> ((<a class="local col2 ref" href="#1142b" title='b' data-ref="1142b">b</a> &amp; <var>0xfc</var>) == <var>0x60</var>) { <i>/* pcmpXstrX */</i></td></tr>
<tr><th id="4237">4237</th><td>                <a class="tu ref" href="#set_cc_op" title='set_cc_op' data-use='c' data-ref="set_cc_op">set_cc_op</a>(<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>, <a class="enum" href="cpu.h.html#CC_OP_EFLAGS" title='CC_OP_EFLAGS' data-ref="CC_OP_EFLAGS">CC_OP_EFLAGS</a>);</td></tr>
<tr><th id="4238">4238</th><td></td></tr>
<tr><th id="4239">4239</th><td>                <b>if</b> (<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>-&gt;<a class="tu ref" href="#DisasContext::dflag" title='DisasContext::dflag' data-use='r' data-ref="DisasContext::dflag">dflag</a> == <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_64" title='TCGMemOp::MO_64' data-ref="TCGMemOp::MO_64">MO_64</a>) {</td></tr>
<tr><th id="4240">4240</th><td>                    <i>/* The helper must use entire 64-bit gp registers */</i></td></tr>
<tr><th id="4241">4241</th><td>                    <a class="local col9 ref" href="#1149val" title='val' data-ref="1149val">val</a> |= <var>1</var> &lt;&lt; <var>8</var>;</td></tr>
<tr><th id="4242">4242</th><td>                }</td></tr>
<tr><th id="4243">4243</th><td>            }</td></tr>
<tr><th id="4244">4244</th><td></td></tr>
<tr><th id="4245">4245</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#1133" title="tcg_gen_addi_i64(MAKE_TCGV_I64(GET_TCGV_PTR(cpu_ptr0)), MAKE_TCGV_I64(GET_TCGV_PTR(cpu_env)), (op1_offset))" data-ref="_M/tcg_gen_addi_ptr">tcg_gen_addi_ptr</a>(<a class="tu ref" href="#cpu_ptr0" title='cpu_ptr0' data-use='r' data-ref="cpu_ptr0">cpu_ptr0</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="local col6 ref" href="#1146op1_offset" title='op1_offset' data-ref="1146op1_offset">op1_offset</a>);</td></tr>
<tr><th id="4246">4246</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#1133" title="tcg_gen_addi_i64(MAKE_TCGV_I64(GET_TCGV_PTR(cpu_ptr1)), MAKE_TCGV_I64(GET_TCGV_PTR(cpu_env)), (op2_offset))" data-ref="_M/tcg_gen_addi_ptr">tcg_gen_addi_ptr</a>(<a class="tu ref" href="#cpu_ptr1" title='cpu_ptr1' data-use='r' data-ref="cpu_ptr1">cpu_ptr1</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="local col7 ref" href="#1147op2_offset" title='op2_offset' data-ref="1147op2_offset">op2_offset</a>);</td></tr>
<tr><th id="4247">4247</th><td>            <a class="local col5 ref" href="#1155sse_fn_eppi" title='sse_fn_eppi' data-ref="1155sse_fn_eppi">sse_fn_eppi</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="tu ref" href="#cpu_ptr0" title='cpu_ptr0' data-use='r' data-ref="cpu_ptr0">cpu_ptr0</a>, <a class="tu ref" href="#cpu_ptr1" title='cpu_ptr1' data-use='r' data-ref="cpu_ptr1">cpu_ptr1</a>, <a class="ref" href="../../tcg/tcg.h.html#tcg_const_i32" title='tcg_const_i32' data-ref="tcg_const_i32">tcg_const_i32</a>(<a class="local col9 ref" href="#1149val" title='val' data-ref="1149val">val</a>));</td></tr>
<tr><th id="4248">4248</th><td>            <b>break</b>;</td></tr>
<tr><th id="4249">4249</th><td></td></tr>
<tr><th id="4250">4250</th><td>        <b>case</b> <var>0x33a</var>:</td></tr>
<tr><th id="4251">4251</th><td>            <i>/* Various integer extensions at 0f 3a f[0-f].  */</i></td></tr>
<tr><th id="4252">4252</th><td>            <a class="local col2 ref" href="#1142b" title='b' data-ref="1142b">b</a> = <a class="local col0 ref" href="#1150modrm" title='modrm' data-ref="1150modrm">modrm</a> | (<a class="local col5 ref" href="#1145b1" title='b1' data-ref="1145b1">b1</a> &lt;&lt; <var>8</var>);</td></tr>
<tr><th id="4253">4253</th><td>            <a class="local col0 ref" href="#1150modrm" title='modrm' data-ref="1150modrm">modrm</a> = <a class="ref" href="../../include/exec/cpu_ldst_template.h.html#112" title='cpu_ldub_code' data-ref="cpu_ldub_code">cpu_ldub_code</a>(<a class="local col0 ref" href="#1140env" title='env' data-ref="1140env">env</a>, <a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='w' data-ref="DisasContext::pc">pc</a>++);</td></tr>
<tr><th id="4254">4254</th><td>            <a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a> = ((<a class="local col0 ref" href="#1150modrm" title='modrm' data-ref="1150modrm">modrm</a> &gt;&gt; <var>3</var>) &amp; <var>7</var>) | <a class="local col4 ref" href="#1144rex_r" title='rex_r' data-ref="1144rex_r">rex_r</a>;</td></tr>
<tr><th id="4255">4255</th><td></td></tr>
<tr><th id="4256">4256</th><td>            <b>switch</b> (<a class="local col2 ref" href="#1142b" title='b' data-ref="1142b">b</a>) {</td></tr>
<tr><th id="4257">4257</th><td>            <b>case</b> <var>0x3f0</var>: <i>/* rorx Gy,Ey, Ib */</i></td></tr>
<tr><th id="4258">4258</th><td>                <b>if</b> (!(<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cpuid_7_0_ebx_features" title='DisasContext::cpuid_7_0_ebx_features' data-use='r' data-ref="DisasContext::cpuid_7_0_ebx_features">cpuid_7_0_ebx_features</a> &amp; <a class="macro" href="cpu.h.html#613" title="(1U &lt;&lt; 8)" data-ref="_M/CPUID_7_0_EBX_BMI2">CPUID_7_0_EBX_BMI2</a>)</td></tr>
<tr><th id="4259">4259</th><td>                    || !(<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>-&gt;<a class="tu ref" href="#DisasContext::prefix" title='DisasContext::prefix' data-use='r' data-ref="DisasContext::prefix">prefix</a> &amp; <a class="macro" href="#40" title="0x20" data-ref="_M/PREFIX_VEX">PREFIX_VEX</a>)</td></tr>
<tr><th id="4260">4260</th><td>                    || <a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>-&gt;<a class="tu ref" href="#DisasContext::vex_l" title='DisasContext::vex_l' data-use='r' data-ref="DisasContext::vex_l">vex_l</a> != <var>0</var>) {</td></tr>
<tr><th id="4261">4261</th><td>                    <b>goto</b> <a class="lbl" href="#1160illegal_op" data-ref="1160illegal_op">illegal_op</a>;</td></tr>
<tr><th id="4262">4262</th><td>                }</td></tr>
<tr><th id="4263">4263</th><td>                <a class="local col8 ref" href="#1158ot" title='ot' data-ref="1158ot">ot</a> = <a class="tu ref" href="#mo_64_32" title='mo_64_32' data-use='c' data-ref="mo_64_32">mo_64_32</a>(<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>-&gt;<a class="tu ref" href="#DisasContext::dflag" title='DisasContext::dflag' data-use='r' data-ref="DisasContext::dflag">dflag</a>);</td></tr>
<tr><th id="4264">4264</th><td>                <a class="tu ref" href="#gen_ldst_modrm" title='gen_ldst_modrm' data-use='c' data-ref="gen_ldst_modrm">gen_ldst_modrm</a>(<a class="local col0 ref" href="#1140env" title='env' data-ref="1140env">env</a>, <a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>, <a class="local col0 ref" href="#1150modrm" title='modrm' data-ref="1150modrm">modrm</a>, <a class="local col8 ref" href="#1158ot" title='ot' data-ref="1158ot">ot</a>, <a class="enum" href="#OR_TMP0" title='OR_TMP0' data-ref="OR_TMP0">OR_TMP0</a>, <var>0</var>);</td></tr>
<tr><th id="4265">4265</th><td>                <a class="local col2 ref" href="#1142b" title='b' data-ref="1142b">b</a> = <a class="ref" href="../../include/exec/cpu_ldst_template.h.html#112" title='cpu_ldub_code' data-ref="cpu_ldub_code">cpu_ldub_code</a>(<a class="local col0 ref" href="#1140env" title='env' data-ref="1140env">env</a>, <a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='w' data-ref="DisasContext::pc">pc</a>++);</td></tr>
<tr><th id="4266">4266</th><td>                <b>if</b> (<a class="local col8 ref" href="#1158ot" title='ot' data-ref="1158ot">ot</a> == <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_64" title='TCGMemOp::MO_64' data-ref="TCGMemOp::MO_64">MO_64</a>) {</td></tr>
<tr><th id="4267">4267</th><td>                    <a class="macro" href="../../tcg/tcg-op.h.html#993" title="tcg_gen_rotri_i64" data-ref="_M/tcg_gen_rotri_tl">tcg_gen_rotri_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="local col2 ref" href="#1142b" title='b' data-ref="1142b">b</a> &amp; <var>63</var>);</td></tr>
<tr><th id="4268">4268</th><td>                } <b>else</b> {</td></tr>
<tr><th id="4269">4269</th><td>                    <a class="macro" href="../../tcg/tcg-op.h.html#962" title="tcg_gen_extrl_i64_i32" data-ref="_M/tcg_gen_trunc_tl_i32">tcg_gen_trunc_tl_i32</a>(<a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="4270">4270</th><td>                    <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_rotri_i32" title='tcg_gen_rotri_i32' data-ref="tcg_gen_rotri_i32">tcg_gen_rotri_i32</a>(<a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <a class="local col2 ref" href="#1142b" title='b' data-ref="1142b">b</a> &amp; <var>31</var>);</td></tr>
<tr><th id="4271">4271</th><td>                    <a class="macro" href="../../tcg/tcg-op.h.html#964" title="tcg_gen_extu_i32_i64" data-ref="_M/tcg_gen_extu_i32_tl">tcg_gen_extu_i32_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>);</td></tr>
<tr><th id="4272">4272</th><td>                }</td></tr>
<tr><th id="4273">4273</th><td>                <a class="tu ref" href="#gen_op_mov_reg_v" title='gen_op_mov_reg_v' data-use='c' data-ref="gen_op_mov_reg_v">gen_op_mov_reg_v</a>(<a class="local col8 ref" href="#1158ot" title='ot' data-ref="1158ot">ot</a>, <a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="4274">4274</th><td>                <b>break</b>;</td></tr>
<tr><th id="4275">4275</th><td></td></tr>
<tr><th id="4276">4276</th><td>            <b>default</b>:</td></tr>
<tr><th id="4277">4277</th><td>                <b>goto</b> <a class="lbl" href="#1159unknown_op" data-ref="1159unknown_op">unknown_op</a>;</td></tr>
<tr><th id="4278">4278</th><td>            }</td></tr>
<tr><th id="4279">4279</th><td>            <b>break</b>;</td></tr>
<tr><th id="4280">4280</th><td></td></tr>
<tr><th id="4281">4281</th><td>        <b>default</b>:</td></tr>
<tr><th id="4282">4282</th><td>        <dfn class="lbl" id="1159unknown_op" data-ref="1159unknown_op">unknown_op</dfn>:</td></tr>
<tr><th id="4283">4283</th><td>            <a class="tu ref" href="#gen_unknown_opcode" title='gen_unknown_opcode' data-use='c' data-ref="gen_unknown_opcode">gen_unknown_opcode</a>(<a class="local col0 ref" href="#1140env" title='env' data-ref="1140env">env</a>, <a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>);</td></tr>
<tr><th id="4284">4284</th><td>            <b>return</b>;</td></tr>
<tr><th id="4285">4285</th><td>        }</td></tr>
<tr><th id="4286">4286</th><td>    } <b>else</b> {</td></tr>
<tr><th id="4287">4287</th><td>        <i>/* generic MMX or SSE operation */</i></td></tr>
<tr><th id="4288">4288</th><td>        <b>switch</b>(<a class="local col2 ref" href="#1142b" title='b' data-ref="1142b">b</a>) {</td></tr>
<tr><th id="4289">4289</th><td>        <b>case</b> <var>0x70</var>: <i>/* pshufx insn */</i></td></tr>
<tr><th id="4290">4290</th><td>        <b>case</b> <var>0xc6</var>: <i>/* pshufx insn */</i></td></tr>
<tr><th id="4291">4291</th><td>        <b>case</b> <var>0xc2</var>: <i>/* compare insns */</i></td></tr>
<tr><th id="4292">4292</th><td>            <a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>-&gt;<a class="tu ref" href="#DisasContext::rip_offset" title='DisasContext::rip_offset' data-use='w' data-ref="DisasContext::rip_offset">rip_offset</a> = <var>1</var>;</td></tr>
<tr><th id="4293">4293</th><td>            <b>break</b>;</td></tr>
<tr><th id="4294">4294</th><td>        <b>default</b>:</td></tr>
<tr><th id="4295">4295</th><td>            <b>break</b>;</td></tr>
<tr><th id="4296">4296</th><td>        }</td></tr>
<tr><th id="4297">4297</th><td>        <b>if</b> (<a class="local col8 ref" href="#1148is_xmm" title='is_xmm' data-ref="1148is_xmm">is_xmm</a>) {</td></tr>
<tr><th id="4298">4298</th><td>            <a class="local col6 ref" href="#1146op1_offset" title='op1_offset' data-ref="1146op1_offset">op1_offset</a> = <span class="macro" title="__builtin_offsetof(CPUX86State, xmm_regs[reg])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,xmm_regs[<a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a>]);</td></tr>
<tr><th id="4299">4299</th><td>            <b>if</b> (<a class="local col1 ref" href="#1151mod" title='mod' data-ref="1151mod">mod</a> != <var>3</var>) {</td></tr>
<tr><th id="4300">4300</th><td>                <em>int</em> <dfn class="local col6 decl" id="1176sz" title='sz' data-type='int' data-ref="1176sz">sz</dfn> = <var>4</var>;</td></tr>
<tr><th id="4301">4301</th><td></td></tr>
<tr><th id="4302">4302</th><td>                <a class="tu ref" href="#gen_lea_modrm" title='gen_lea_modrm' data-use='c' data-ref="gen_lea_modrm">gen_lea_modrm</a>(<a class="local col0 ref" href="#1140env" title='env' data-ref="1140env">env</a>, <a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>, <a class="local col0 ref" href="#1150modrm" title='modrm' data-ref="1150modrm">modrm</a>);</td></tr>
<tr><th id="4303">4303</th><td>                <a class="local col7 ref" href="#1147op2_offset" title='op2_offset' data-ref="1147op2_offset">op2_offset</a> = <span class="macro" title="__builtin_offsetof(CPUX86State, xmm_t0)" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,xmm_t0);</td></tr>
<tr><th id="4304">4304</th><td></td></tr>
<tr><th id="4305">4305</th><td>                <b>switch</b> (<a class="local col2 ref" href="#1142b" title='b' data-ref="1142b">b</a>) {</td></tr>
<tr><th id="4306">4306</th><td>                <b>case</b> <var>0x50</var> ... <var>0x5a</var>:</td></tr>
<tr><th id="4307">4307</th><td>                <b>case</b> <var>0x5c</var> ... <var>0x5f</var>:</td></tr>
<tr><th id="4308">4308</th><td>                <b>case</b> <var>0xc2</var>:</td></tr>
<tr><th id="4309">4309</th><td>                    <i>/* Most sse scalar operations.  */</i></td></tr>
<tr><th id="4310">4310</th><td>                    <b>if</b> (<a class="local col5 ref" href="#1145b1" title='b1' data-ref="1145b1">b1</a> == <var>2</var>) {</td></tr>
<tr><th id="4311">4311</th><td>                        <a class="local col6 ref" href="#1176sz" title='sz' data-ref="1176sz">sz</a> = <var>2</var>;</td></tr>
<tr><th id="4312">4312</th><td>                    } <b>else</b> <b>if</b> (<a class="local col5 ref" href="#1145b1" title='b1' data-ref="1145b1">b1</a> == <var>3</var>) {</td></tr>
<tr><th id="4313">4313</th><td>                        <a class="local col6 ref" href="#1176sz" title='sz' data-ref="1176sz">sz</a> = <var>3</var>;</td></tr>
<tr><th id="4314">4314</th><td>                    }</td></tr>
<tr><th id="4315">4315</th><td>                    <b>break</b>;</td></tr>
<tr><th id="4316">4316</th><td></td></tr>
<tr><th id="4317">4317</th><td>                <b>case</b> <var>0x2e</var>:  <i>/* ucomis[sd] */</i></td></tr>
<tr><th id="4318">4318</th><td>                <b>case</b> <var>0x2f</var>:  <i>/* comis[sd] */</i></td></tr>
<tr><th id="4319">4319</th><td>                    <b>if</b> (<a class="local col5 ref" href="#1145b1" title='b1' data-ref="1145b1">b1</a> == <var>0</var>) {</td></tr>
<tr><th id="4320">4320</th><td>                        <a class="local col6 ref" href="#1176sz" title='sz' data-ref="1176sz">sz</a> = <var>2</var>;</td></tr>
<tr><th id="4321">4321</th><td>                    } <b>else</b> {</td></tr>
<tr><th id="4322">4322</th><td>                        <a class="local col6 ref" href="#1176sz" title='sz' data-ref="1176sz">sz</a> = <var>3</var>;</td></tr>
<tr><th id="4323">4323</th><td>                    }</td></tr>
<tr><th id="4324">4324</th><td>                    <b>break</b>;</td></tr>
<tr><th id="4325">4325</th><td>                }</td></tr>
<tr><th id="4326">4326</th><td></td></tr>
<tr><th id="4327">4327</th><td>                <b>switch</b> (<a class="local col6 ref" href="#1176sz" title='sz' data-ref="1176sz">sz</a>) {</td></tr>
<tr><th id="4328">4328</th><td>                <b>case</b> <var>2</var>:</td></tr>
<tr><th id="4329">4329</th><td>                    <i>/* 32 bit access */</i></td></tr>
<tr><th id="4330">4330</th><td>                    <a class="tu ref" href="#gen_op_ld_v" title='gen_op_ld_v' data-use='c' data-ref="gen_op_ld_v">gen_op_ld_v</a>(<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>, <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_32" title='TCGMemOp::MO_32' data-ref="TCGMemOp::MO_32">MO_32</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>);</td></tr>
<tr><th id="4331">4331</th><td>                    <a class="macro" href="../../tcg/tcg-op.h.html#930" title="tcg_gen_st32_i64" data-ref="_M/tcg_gen_st32_tl">tcg_gen_st32_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>,</td></tr>
<tr><th id="4332">4332</th><td>                                    <span class="macro" title="__builtin_offsetof(CPUX86State, xmm_t0._l_ZMMReg[0])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,xmm_t0.<a class="macro" href="cpu.h.html#841" title="_l_ZMMReg[0]" data-ref="_M/ZMM_L">ZMM_L</a>(<var>0</var>)));</td></tr>
<tr><th id="4333">4333</th><td>                    <b>break</b>;</td></tr>
<tr><th id="4334">4334</th><td>                <b>case</b> <var>3</var>:</td></tr>
<tr><th id="4335">4335</th><td>                    <i>/* 64 bit access */</i></td></tr>
<tr><th id="4336">4336</th><td>                    <a class="tu ref" href="#gen_ldq_env_A0" title='gen_ldq_env_A0' data-use='c' data-ref="gen_ldq_env_A0">gen_ldq_env_A0</a>(<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>, <span class="macro" title="__builtin_offsetof(CPUX86State, xmm_t0._d_ZMMReg[0])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>, xmm_t0.<a class="macro" href="cpu.h.html#844" title="_d_ZMMReg[0]" data-ref="_M/ZMM_D">ZMM_D</a>(<var>0</var>)));</td></tr>
<tr><th id="4337">4337</th><td>                    <b>break</b>;</td></tr>
<tr><th id="4338">4338</th><td>                <b>default</b>:</td></tr>
<tr><th id="4339">4339</th><td>                    <i>/* 128 bit access */</i></td></tr>
<tr><th id="4340">4340</th><td>                    <a class="tu ref" href="#gen_ldo_env_A0" title='gen_ldo_env_A0' data-use='c' data-ref="gen_ldo_env_A0">gen_ldo_env_A0</a>(<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>, <a class="local col7 ref" href="#1147op2_offset" title='op2_offset' data-ref="1147op2_offset">op2_offset</a>);</td></tr>
<tr><th id="4341">4341</th><td>                    <b>break</b>;</td></tr>
<tr><th id="4342">4342</th><td>                }</td></tr>
<tr><th id="4343">4343</th><td>            } <b>else</b> {</td></tr>
<tr><th id="4344">4344</th><td>                <a class="local col2 ref" href="#1152rm" title='rm' data-ref="1152rm">rm</a> = (<a class="local col0 ref" href="#1150modrm" title='modrm' data-ref="1150modrm">modrm</a> &amp; <var>7</var>) | <a class="macro" href="#45" title="((s)-&gt;rex_b)" data-ref="_M/REX_B">REX_B</a>(<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>);</td></tr>
<tr><th id="4345">4345</th><td>                <a class="local col7 ref" href="#1147op2_offset" title='op2_offset' data-ref="1147op2_offset">op2_offset</a> = <span class="macro" title="__builtin_offsetof(CPUX86State, xmm_regs[rm])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,xmm_regs[<a class="local col2 ref" href="#1152rm" title='rm' data-ref="1152rm">rm</a>]);</td></tr>
<tr><th id="4346">4346</th><td>            }</td></tr>
<tr><th id="4347">4347</th><td>        } <b>else</b> {</td></tr>
<tr><th id="4348">4348</th><td>            <a class="local col6 ref" href="#1146op1_offset" title='op1_offset' data-ref="1146op1_offset">op1_offset</a> = <span class="macro" title="__builtin_offsetof(CPUX86State, fpregs[reg].mmx)" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,fpregs[<a class="local col3 ref" href="#1153reg" title='reg' data-ref="1153reg">reg</a>].mmx);</td></tr>
<tr><th id="4349">4349</th><td>            <b>if</b> (<a class="local col1 ref" href="#1151mod" title='mod' data-ref="1151mod">mod</a> != <var>3</var>) {</td></tr>
<tr><th id="4350">4350</th><td>                <a class="tu ref" href="#gen_lea_modrm" title='gen_lea_modrm' data-use='c' data-ref="gen_lea_modrm">gen_lea_modrm</a>(<a class="local col0 ref" href="#1140env" title='env' data-ref="1140env">env</a>, <a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>, <a class="local col0 ref" href="#1150modrm" title='modrm' data-ref="1150modrm">modrm</a>);</td></tr>
<tr><th id="4351">4351</th><td>                <a class="local col7 ref" href="#1147op2_offset" title='op2_offset' data-ref="1147op2_offset">op2_offset</a> = <span class="macro" title="__builtin_offsetof(CPUX86State, mmx_t0)" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,mmx_t0);</td></tr>
<tr><th id="4352">4352</th><td>                <a class="tu ref" href="#gen_ldq_env_A0" title='gen_ldq_env_A0' data-use='c' data-ref="gen_ldq_env_A0">gen_ldq_env_A0</a>(<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>, <a class="local col7 ref" href="#1147op2_offset" title='op2_offset' data-ref="1147op2_offset">op2_offset</a>);</td></tr>
<tr><th id="4353">4353</th><td>            } <b>else</b> {</td></tr>
<tr><th id="4354">4354</th><td>                <a class="local col2 ref" href="#1152rm" title='rm' data-ref="1152rm">rm</a> = (<a class="local col0 ref" href="#1150modrm" title='modrm' data-ref="1150modrm">modrm</a> &amp; <var>7</var>);</td></tr>
<tr><th id="4355">4355</th><td>                <a class="local col7 ref" href="#1147op2_offset" title='op2_offset' data-ref="1147op2_offset">op2_offset</a> = <span class="macro" title="__builtin_offsetof(CPUX86State, fpregs[rm].mmx)" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>,fpregs[<a class="local col2 ref" href="#1152rm" title='rm' data-ref="1152rm">rm</a>].mmx);</td></tr>
<tr><th id="4356">4356</th><td>            }</td></tr>
<tr><th id="4357">4357</th><td>        }</td></tr>
<tr><th id="4358">4358</th><td>        <b>switch</b>(<a class="local col2 ref" href="#1142b" title='b' data-ref="1142b">b</a>) {</td></tr>
<tr><th id="4359">4359</th><td>        <b>case</b> <var>0x0f</var>: <i>/* 3DNow! data insns */</i></td></tr>
<tr><th id="4360">4360</th><td>            <a class="local col9 ref" href="#1149val" title='val' data-ref="1149val">val</a> = <a class="ref" href="../../include/exec/cpu_ldst_template.h.html#112" title='cpu_ldub_code' data-ref="cpu_ldub_code">cpu_ldub_code</a>(<a class="local col0 ref" href="#1140env" title='env' data-ref="1140env">env</a>, <a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='w' data-ref="DisasContext::pc">pc</a>++);</td></tr>
<tr><th id="4361">4361</th><td>            <a class="local col4 ref" href="#1154sse_fn_epp" title='sse_fn_epp' data-ref="1154sse_fn_epp">sse_fn_epp</a> = <a class="tu ref" href="#sse_op_table5" title='sse_op_table5' data-use='r' data-ref="sse_op_table5">sse_op_table5</a>[<a class="local col9 ref" href="#1149val" title='val' data-ref="1149val">val</a>];</td></tr>
<tr><th id="4362">4362</th><td>            <b>if</b> (!<a class="local col4 ref" href="#1154sse_fn_epp" title='sse_fn_epp' data-ref="1154sse_fn_epp">sse_fn_epp</a>) {</td></tr>
<tr><th id="4363">4363</th><td>                <b>goto</b> <a class="lbl" href="#1159unknown_op" data-ref="1159unknown_op">unknown_op</a>;</td></tr>
<tr><th id="4364">4364</th><td>            }</td></tr>
<tr><th id="4365">4365</th><td>            <b>if</b> (!(<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cpuid_ext2_features" title='DisasContext::cpuid_ext2_features' data-use='r' data-ref="DisasContext::cpuid_ext2_features">cpuid_ext2_features</a> &amp; <a class="macro" href="cpu.h.html#561" title="(1U &lt;&lt; 31)" data-ref="_M/CPUID_EXT2_3DNOW">CPUID_EXT2_3DNOW</a>)) {</td></tr>
<tr><th id="4366">4366</th><td>                <b>goto</b> <a class="lbl" href="#1160illegal_op" data-ref="1160illegal_op">illegal_op</a>;</td></tr>
<tr><th id="4367">4367</th><td>            }</td></tr>
<tr><th id="4368">4368</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#1133" title="tcg_gen_addi_i64(MAKE_TCGV_I64(GET_TCGV_PTR(cpu_ptr0)), MAKE_TCGV_I64(GET_TCGV_PTR(cpu_env)), (op1_offset))" data-ref="_M/tcg_gen_addi_ptr">tcg_gen_addi_ptr</a>(<a class="tu ref" href="#cpu_ptr0" title='cpu_ptr0' data-use='r' data-ref="cpu_ptr0">cpu_ptr0</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="local col6 ref" href="#1146op1_offset" title='op1_offset' data-ref="1146op1_offset">op1_offset</a>);</td></tr>
<tr><th id="4369">4369</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#1133" title="tcg_gen_addi_i64(MAKE_TCGV_I64(GET_TCGV_PTR(cpu_ptr1)), MAKE_TCGV_I64(GET_TCGV_PTR(cpu_env)), (op2_offset))" data-ref="_M/tcg_gen_addi_ptr">tcg_gen_addi_ptr</a>(<a class="tu ref" href="#cpu_ptr1" title='cpu_ptr1' data-use='r' data-ref="cpu_ptr1">cpu_ptr1</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="local col7 ref" href="#1147op2_offset" title='op2_offset' data-ref="1147op2_offset">op2_offset</a>);</td></tr>
<tr><th id="4370">4370</th><td>            <a class="local col4 ref" href="#1154sse_fn_epp" title='sse_fn_epp' data-ref="1154sse_fn_epp">sse_fn_epp</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="tu ref" href="#cpu_ptr0" title='cpu_ptr0' data-use='r' data-ref="cpu_ptr0">cpu_ptr0</a>, <a class="tu ref" href="#cpu_ptr1" title='cpu_ptr1' data-use='r' data-ref="cpu_ptr1">cpu_ptr1</a>);</td></tr>
<tr><th id="4371">4371</th><td>            <b>break</b>;</td></tr>
<tr><th id="4372">4372</th><td>        <b>case</b> <var>0x70</var>: <i>/* pshufx insn */</i></td></tr>
<tr><th id="4373">4373</th><td>        <b>case</b> <var>0xc6</var>: <i>/* pshufx insn */</i></td></tr>
<tr><th id="4374">4374</th><td>            <a class="local col9 ref" href="#1149val" title='val' data-ref="1149val">val</a> = <a class="ref" href="../../include/exec/cpu_ldst_template.h.html#112" title='cpu_ldub_code' data-ref="cpu_ldub_code">cpu_ldub_code</a>(<a class="local col0 ref" href="#1140env" title='env' data-ref="1140env">env</a>, <a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='w' data-ref="DisasContext::pc">pc</a>++);</td></tr>
<tr><th id="4375">4375</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#1133" title="tcg_gen_addi_i64(MAKE_TCGV_I64(GET_TCGV_PTR(cpu_ptr0)), MAKE_TCGV_I64(GET_TCGV_PTR(cpu_env)), (op1_offset))" data-ref="_M/tcg_gen_addi_ptr">tcg_gen_addi_ptr</a>(<a class="tu ref" href="#cpu_ptr0" title='cpu_ptr0' data-use='r' data-ref="cpu_ptr0">cpu_ptr0</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="local col6 ref" href="#1146op1_offset" title='op1_offset' data-ref="1146op1_offset">op1_offset</a>);</td></tr>
<tr><th id="4376">4376</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#1133" title="tcg_gen_addi_i64(MAKE_TCGV_I64(GET_TCGV_PTR(cpu_ptr1)), MAKE_TCGV_I64(GET_TCGV_PTR(cpu_env)), (op2_offset))" data-ref="_M/tcg_gen_addi_ptr">tcg_gen_addi_ptr</a>(<a class="tu ref" href="#cpu_ptr1" title='cpu_ptr1' data-use='r' data-ref="cpu_ptr1">cpu_ptr1</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="local col7 ref" href="#1147op2_offset" title='op2_offset' data-ref="1147op2_offset">op2_offset</a>);</td></tr>
<tr><th id="4377">4377</th><td>            <i>/* XXX: introduce a new table? */</i></td></tr>
<tr><th id="4378">4378</th><td>            <a class="local col6 ref" href="#1156sse_fn_ppi" title='sse_fn_ppi' data-ref="1156sse_fn_ppi">sse_fn_ppi</a> = (<a class="typedef" href="#SSEFunc_0_ppi" title='SSEFunc_0_ppi' data-type='void (*)(TCGv_ptr, TCGv_ptr, TCGv_i32)' data-ref="SSEFunc_0_ppi">SSEFunc_0_ppi</a>)<a class="local col4 ref" href="#1154sse_fn_epp" title='sse_fn_epp' data-ref="1154sse_fn_epp">sse_fn_epp</a>;</td></tr>
<tr><th id="4379">4379</th><td>            <a class="local col6 ref" href="#1156sse_fn_ppi" title='sse_fn_ppi' data-ref="1156sse_fn_ppi">sse_fn_ppi</a>(<a class="tu ref" href="#cpu_ptr0" title='cpu_ptr0' data-use='r' data-ref="cpu_ptr0">cpu_ptr0</a>, <a class="tu ref" href="#cpu_ptr1" title='cpu_ptr1' data-use='r' data-ref="cpu_ptr1">cpu_ptr1</a>, <a class="ref" href="../../tcg/tcg.h.html#tcg_const_i32" title='tcg_const_i32' data-ref="tcg_const_i32">tcg_const_i32</a>(<a class="local col9 ref" href="#1149val" title='val' data-ref="1149val">val</a>));</td></tr>
<tr><th id="4380">4380</th><td>            <b>break</b>;</td></tr>
<tr><th id="4381">4381</th><td>        <b>case</b> <var>0xc2</var>:</td></tr>
<tr><th id="4382">4382</th><td>            <i>/* compare insns */</i></td></tr>
<tr><th id="4383">4383</th><td>            <a class="local col9 ref" href="#1149val" title='val' data-ref="1149val">val</a> = <a class="ref" href="../../include/exec/cpu_ldst_template.h.html#112" title='cpu_ldub_code' data-ref="cpu_ldub_code">cpu_ldub_code</a>(<a class="local col0 ref" href="#1140env" title='env' data-ref="1140env">env</a>, <a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='w' data-ref="DisasContext::pc">pc</a>++);</td></tr>
<tr><th id="4384">4384</th><td>            <b>if</b> (<a class="local col9 ref" href="#1149val" title='val' data-ref="1149val">val</a> &gt;= <var>8</var>)</td></tr>
<tr><th id="4385">4385</th><td>                <b>goto</b> <a class="lbl" href="#1159unknown_op" data-ref="1159unknown_op">unknown_op</a>;</td></tr>
<tr><th id="4386">4386</th><td>            <a class="local col4 ref" href="#1154sse_fn_epp" title='sse_fn_epp' data-ref="1154sse_fn_epp">sse_fn_epp</a> = <a class="tu ref" href="#sse_op_table4" title='sse_op_table4' data-use='r' data-ref="sse_op_table4">sse_op_table4</a>[<a class="local col9 ref" href="#1149val" title='val' data-ref="1149val">val</a>][<a class="local col5 ref" href="#1145b1" title='b1' data-ref="1145b1">b1</a>];</td></tr>
<tr><th id="4387">4387</th><td></td></tr>
<tr><th id="4388">4388</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#1133" title="tcg_gen_addi_i64(MAKE_TCGV_I64(GET_TCGV_PTR(cpu_ptr0)), MAKE_TCGV_I64(GET_TCGV_PTR(cpu_env)), (op1_offset))" data-ref="_M/tcg_gen_addi_ptr">tcg_gen_addi_ptr</a>(<a class="tu ref" href="#cpu_ptr0" title='cpu_ptr0' data-use='r' data-ref="cpu_ptr0">cpu_ptr0</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="local col6 ref" href="#1146op1_offset" title='op1_offset' data-ref="1146op1_offset">op1_offset</a>);</td></tr>
<tr><th id="4389">4389</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#1133" title="tcg_gen_addi_i64(MAKE_TCGV_I64(GET_TCGV_PTR(cpu_ptr1)), MAKE_TCGV_I64(GET_TCGV_PTR(cpu_env)), (op2_offset))" data-ref="_M/tcg_gen_addi_ptr">tcg_gen_addi_ptr</a>(<a class="tu ref" href="#cpu_ptr1" title='cpu_ptr1' data-use='r' data-ref="cpu_ptr1">cpu_ptr1</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="local col7 ref" href="#1147op2_offset" title='op2_offset' data-ref="1147op2_offset">op2_offset</a>);</td></tr>
<tr><th id="4390">4390</th><td>            <a class="local col4 ref" href="#1154sse_fn_epp" title='sse_fn_epp' data-ref="1154sse_fn_epp">sse_fn_epp</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="tu ref" href="#cpu_ptr0" title='cpu_ptr0' data-use='r' data-ref="cpu_ptr0">cpu_ptr0</a>, <a class="tu ref" href="#cpu_ptr1" title='cpu_ptr1' data-use='r' data-ref="cpu_ptr1">cpu_ptr1</a>);</td></tr>
<tr><th id="4391">4391</th><td>            <b>break</b>;</td></tr>
<tr><th id="4392">4392</th><td>        <b>case</b> <var>0xf7</var>:</td></tr>
<tr><th id="4393">4393</th><td>            <i>/* maskmov : we must prepare A0 */</i></td></tr>
<tr><th id="4394">4394</th><td>            <b>if</b> (<a class="local col1 ref" href="#1151mod" title='mod' data-ref="1151mod">mod</a> != <var>3</var>)</td></tr>
<tr><th id="4395">4395</th><td>                <b>goto</b> <a class="lbl" href="#1160illegal_op" data-ref="1160illegal_op">illegal_op</a>;</td></tr>
<tr><th id="4396">4396</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#920" title="tcg_gen_mov_i64" data-ref="_M/tcg_gen_mov_tl">tcg_gen_mov_tl</a>(<a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>, <a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="macro" href="cpu.h.html#66" title="7" data-ref="_M/R_EDI">R_EDI</a>]);</td></tr>
<tr><th id="4397">4397</th><td>            <a class="tu ref" href="#gen_extu" title='gen_extu' data-use='c' data-ref="gen_extu">gen_extu</a>(<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>-&gt;<a class="tu ref" href="#DisasContext::aflag" title='DisasContext::aflag' data-use='r' data-ref="DisasContext::aflag">aflag</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>);</td></tr>
<tr><th id="4398">4398</th><td>            <a class="tu ref" href="#gen_add_A0_ds_seg" title='gen_add_A0_ds_seg' data-use='c' data-ref="gen_add_A0_ds_seg">gen_add_A0_ds_seg</a>(<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>);</td></tr>
<tr><th id="4399">4399</th><td></td></tr>
<tr><th id="4400">4400</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#1133" title="tcg_gen_addi_i64(MAKE_TCGV_I64(GET_TCGV_PTR(cpu_ptr0)), MAKE_TCGV_I64(GET_TCGV_PTR(cpu_env)), (op1_offset))" data-ref="_M/tcg_gen_addi_ptr">tcg_gen_addi_ptr</a>(<a class="tu ref" href="#cpu_ptr0" title='cpu_ptr0' data-use='r' data-ref="cpu_ptr0">cpu_ptr0</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="local col6 ref" href="#1146op1_offset" title='op1_offset' data-ref="1146op1_offset">op1_offset</a>);</td></tr>
<tr><th id="4401">4401</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#1133" title="tcg_gen_addi_i64(MAKE_TCGV_I64(GET_TCGV_PTR(cpu_ptr1)), MAKE_TCGV_I64(GET_TCGV_PTR(cpu_env)), (op2_offset))" data-ref="_M/tcg_gen_addi_ptr">tcg_gen_addi_ptr</a>(<a class="tu ref" href="#cpu_ptr1" title='cpu_ptr1' data-use='r' data-ref="cpu_ptr1">cpu_ptr1</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="local col7 ref" href="#1147op2_offset" title='op2_offset' data-ref="1147op2_offset">op2_offset</a>);</td></tr>
<tr><th id="4402">4402</th><td>            <i>/* XXX: introduce a new table? */</i></td></tr>
<tr><th id="4403">4403</th><td>            <a class="local col7 ref" href="#1157sse_fn_eppt" title='sse_fn_eppt' data-ref="1157sse_fn_eppt">sse_fn_eppt</a> = (<a class="typedef" href="#SSEFunc_0_eppt" title='SSEFunc_0_eppt' data-type='void (*)(TCGv_ptr, TCGv_ptr, TCGv_ptr, TCGv_i64)' data-ref="SSEFunc_0_eppt">SSEFunc_0_eppt</a>)<a class="local col4 ref" href="#1154sse_fn_epp" title='sse_fn_epp' data-ref="1154sse_fn_epp">sse_fn_epp</a>;</td></tr>
<tr><th id="4404">4404</th><td>            <a class="local col7 ref" href="#1157sse_fn_eppt" title='sse_fn_eppt' data-ref="1157sse_fn_eppt">sse_fn_eppt</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="tu ref" href="#cpu_ptr0" title='cpu_ptr0' data-use='r' data-ref="cpu_ptr0">cpu_ptr0</a>, <a class="tu ref" href="#cpu_ptr1" title='cpu_ptr1' data-use='r' data-ref="cpu_ptr1">cpu_ptr1</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>);</td></tr>
<tr><th id="4405">4405</th><td>            <b>break</b>;</td></tr>
<tr><th id="4406">4406</th><td>        <b>default</b>:</td></tr>
<tr><th id="4407">4407</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#1133" title="tcg_gen_addi_i64(MAKE_TCGV_I64(GET_TCGV_PTR(cpu_ptr0)), MAKE_TCGV_I64(GET_TCGV_PTR(cpu_env)), (op1_offset))" data-ref="_M/tcg_gen_addi_ptr">tcg_gen_addi_ptr</a>(<a class="tu ref" href="#cpu_ptr0" title='cpu_ptr0' data-use='r' data-ref="cpu_ptr0">cpu_ptr0</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="local col6 ref" href="#1146op1_offset" title='op1_offset' data-ref="1146op1_offset">op1_offset</a>);</td></tr>
<tr><th id="4408">4408</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#1133" title="tcg_gen_addi_i64(MAKE_TCGV_I64(GET_TCGV_PTR(cpu_ptr1)), MAKE_TCGV_I64(GET_TCGV_PTR(cpu_env)), (op2_offset))" data-ref="_M/tcg_gen_addi_ptr">tcg_gen_addi_ptr</a>(<a class="tu ref" href="#cpu_ptr1" title='cpu_ptr1' data-use='r' data-ref="cpu_ptr1">cpu_ptr1</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="local col7 ref" href="#1147op2_offset" title='op2_offset' data-ref="1147op2_offset">op2_offset</a>);</td></tr>
<tr><th id="4409">4409</th><td>            <a class="local col4 ref" href="#1154sse_fn_epp" title='sse_fn_epp' data-ref="1154sse_fn_epp">sse_fn_epp</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="tu ref" href="#cpu_ptr0" title='cpu_ptr0' data-use='r' data-ref="cpu_ptr0">cpu_ptr0</a>, <a class="tu ref" href="#cpu_ptr1" title='cpu_ptr1' data-use='r' data-ref="cpu_ptr1">cpu_ptr1</a>);</td></tr>
<tr><th id="4410">4410</th><td>            <b>break</b>;</td></tr>
<tr><th id="4411">4411</th><td>        }</td></tr>
<tr><th id="4412">4412</th><td>        <b>if</b> (<a class="local col2 ref" href="#1142b" title='b' data-ref="1142b">b</a> == <var>0x2e</var> || <a class="local col2 ref" href="#1142b" title='b' data-ref="1142b">b</a> == <var>0x2f</var>) {</td></tr>
<tr><th id="4413">4413</th><td>            <a class="tu ref" href="#set_cc_op" title='set_cc_op' data-use='c' data-ref="set_cc_op">set_cc_op</a>(<a class="local col1 ref" href="#1141s" title='s' data-ref="1141s">s</a>, <a class="enum" href="cpu.h.html#CC_OP_EFLAGS" title='CC_OP_EFLAGS' data-ref="CC_OP_EFLAGS">CC_OP_EFLAGS</a>);</td></tr>
<tr><th id="4414">4414</th><td>        }</td></tr>
<tr><th id="4415">4415</th><td>    }</td></tr>
<tr><th id="4416">4416</th><td>}</td></tr>
<tr><th id="4417">4417</th><td></td></tr>
<tr><th id="4418">4418</th><td><i  data-doc="disas_insn">/* convert one instruction. s-&gt;is_jmp is set if the translation must</i></td></tr>
<tr><th id="4419">4419</th><td><i  data-doc="disas_insn">   be stopped. Return the next pc value */</i></td></tr>
<tr><th id="4420">4420</th><td><em>static</em> <a class="typedef" href="../../include/exec/cpu-defs.h.html#target_ulong" title='target_ulong' data-type='uint64_t' data-ref="target_ulong">target_ulong</a> <dfn class="tu decl def" id="disas_insn" title='disas_insn' data-type='target_ulong disas_insn(CPUX86State * env, DisasContext * s, target_ulong pc_start)' data-ref="disas_insn">disas_insn</dfn>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a> *<dfn class="local col7 decl" id="1177env" title='env' data-type='CPUX86State *' data-ref="1177env">env</dfn>, <a class="typedef" href="#DisasContext" title='DisasContext' data-type='struct DisasContext' data-ref="DisasContext">DisasContext</a> *<dfn class="local col8 decl" id="1178s" title='s' data-type='DisasContext *' data-ref="1178s">s</dfn>,</td></tr>
<tr><th id="4421">4421</th><td>                               <a class="typedef" href="../../include/exec/cpu-defs.h.html#target_ulong" title='target_ulong' data-type='uint64_t' data-ref="target_ulong">target_ulong</a> <dfn class="local col9 decl" id="1179pc_start" title='pc_start' data-type='target_ulong' data-ref="1179pc_start">pc_start</dfn>)</td></tr>
<tr><th id="4422">4422</th><td>{</td></tr>
<tr><th id="4423">4423</th><td>    <em>int</em> <dfn class="local col0 decl" id="1180b" title='b' data-type='int' data-ref="1180b">b</dfn>, <dfn class="local col1 decl" id="1181prefixes" title='prefixes' data-type='int' data-ref="1181prefixes">prefixes</dfn>;</td></tr>
<tr><th id="4424">4424</th><td>    <em>int</em> <dfn class="local col2 decl" id="1182shift" title='shift' data-type='int' data-ref="1182shift">shift</dfn>;</td></tr>
<tr><th id="4425">4425</th><td>    <a class="typedef" href="../../tcg/tcg.h.html#TCGMemOp" title='TCGMemOp' data-type='enum TCGMemOp' data-ref="TCGMemOp">TCGMemOp</a> <dfn class="local col3 decl" id="1183ot" title='ot' data-type='TCGMemOp' data-ref="1183ot">ot</dfn>, <dfn class="local col4 decl" id="1184aflag" title='aflag' data-type='TCGMemOp' data-ref="1184aflag">aflag</dfn>, <dfn class="local col5 decl" id="1185dflag" title='dflag' data-type='TCGMemOp' data-ref="1185dflag">dflag</dfn>;</td></tr>
<tr><th id="4426">4426</th><td>    <em>int</em> <dfn class="local col6 decl" id="1186modrm" title='modrm' data-type='int' data-ref="1186modrm">modrm</dfn>, <dfn class="local col7 decl" id="1187reg" title='reg' data-type='int' data-ref="1187reg">reg</dfn>, <dfn class="local col8 decl" id="1188rm" title='rm' data-type='int' data-ref="1188rm">rm</dfn>, <dfn class="local col9 decl" id="1189mod" title='mod' data-type='int' data-ref="1189mod">mod</dfn>, <dfn class="local col0 decl" id="1190op" title='op' data-type='int' data-ref="1190op">op</dfn>, <dfn class="local col1 decl" id="1191opreg" title='opreg' data-type='int' data-ref="1191opreg">opreg</dfn>, <dfn class="local col2 decl" id="1192val" title='val' data-type='int' data-ref="1192val">val</dfn>;</td></tr>
<tr><th id="4427">4427</th><td>    <a class="typedef" href="../../include/exec/cpu-defs.h.html#target_ulong" title='target_ulong' data-type='uint64_t' data-ref="target_ulong">target_ulong</a> <dfn class="local col3 decl" id="1193next_eip" title='next_eip' data-type='target_ulong' data-ref="1193next_eip">next_eip</dfn>, <dfn class="local col4 decl" id="1194tval" title='tval' data-type='target_ulong' data-ref="1194tval">tval</dfn>;</td></tr>
<tr><th id="4428">4428</th><td>    <em>int</em> <dfn class="local col5 decl" id="1195rex_w" title='rex_w' data-type='int' data-ref="1195rex_w">rex_w</dfn>, <dfn class="local col6 decl" id="1196rex_r" title='rex_r' data-type='int' data-ref="1196rex_r">rex_r</dfn>;</td></tr>
<tr><th id="4429">4429</th><td></td></tr>
<tr><th id="4430">4430</th><td>    <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc_start" title='DisasContext::pc_start' data-use='w' data-ref="DisasContext::pc_start">pc_start</a> = <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='w' data-ref="DisasContext::pc">pc</a> = <a class="local col9 ref" href="#1179pc_start" title='pc_start' data-ref="1179pc_start">pc_start</a>;</td></tr>
<tr><th id="4431">4431</th><td>    <a class="local col1 ref" href="#1181prefixes" title='prefixes' data-ref="1181prefixes">prefixes</a> = <var>0</var>;</td></tr>
<tr><th id="4432">4432</th><td>    <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::override" title='DisasContext::override' data-use='w' data-ref="DisasContext::override">override</a> = -<var>1</var>;</td></tr>
<tr><th id="4433">4433</th><td>    <a class="local col5 ref" href="#1195rex_w" title='rex_w' data-ref="1195rex_w">rex_w</a> = -<var>1</var>;</td></tr>
<tr><th id="4434">4434</th><td>    <a class="local col6 ref" href="#1196rex_r" title='rex_r' data-ref="1196rex_r">rex_r</a> = <var>0</var>;</td></tr>
<tr><th id="4435">4435</th><td><u>#<span data-ppcond="4435">ifdef</span> <a class="macro" href="../../x86_64-softmmu/config-target.h.html#2" data-ref="_M/TARGET_X86_64">TARGET_X86_64</a></u></td></tr>
<tr><th id="4436">4436</th><td>    <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::rex_x" title='DisasContext::rex_x' data-use='w' data-ref="DisasContext::rex_x">rex_x</a> = <var>0</var>;</td></tr>
<tr><th id="4437">4437</th><td>    <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::rex_b" title='DisasContext::rex_b' data-use='w' data-ref="DisasContext::rex_b">rex_b</a> = <var>0</var>;</td></tr>
<tr><th id="4438">4438</th><td>    <a class="tu ref" href="#x86_64_hregs" title='x86_64_hregs' data-use='w' data-ref="x86_64_hregs">x86_64_hregs</a> = <var>0</var>;</td></tr>
<tr><th id="4439">4439</th><td><u>#<span data-ppcond="4435">endif</span></u></td></tr>
<tr><th id="4440">4440</th><td>    <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::rip_offset" title='DisasContext::rip_offset' data-use='w' data-ref="DisasContext::rip_offset">rip_offset</a> = <var>0</var>; <i>/* for relative ip address */</i></td></tr>
<tr><th id="4441">4441</th><td>    <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::vex_l" title='DisasContext::vex_l' data-use='w' data-ref="DisasContext::vex_l">vex_l</a> = <var>0</var>;</td></tr>
<tr><th id="4442">4442</th><td>    <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::vex_v" title='DisasContext::vex_v' data-use='w' data-ref="DisasContext::vex_v">vex_v</a> = <var>0</var>;</td></tr>
<tr><th id="4443">4443</th><td> <dfn class="lbl" id="1197next_byte" data-ref="1197next_byte">next_byte</dfn>:</td></tr>
<tr><th id="4444">4444</th><td>    <i>/* x86 has an upper limit of 15 bytes for an instruction. Since we</i></td></tr>
<tr><th id="4445">4445</th><td><i>     * do not want to decode and generate IR for an illegal</i></td></tr>
<tr><th id="4446">4446</th><td><i>     * instruction, the following check limits the instruction size to</i></td></tr>
<tr><th id="4447">4447</th><td><i>     * 25 bytes: 14 prefix + 1 opc + 6 (modrm+sib+ofs) + 4 imm */</i></td></tr>
<tr><th id="4448">4448</th><td>    <b>if</b> (<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='r' data-ref="DisasContext::pc">pc</a> - <a class="local col9 ref" href="#1179pc_start" title='pc_start' data-ref="1179pc_start">pc_start</a> &gt; <var>14</var>) {</td></tr>
<tr><th id="4449">4449</th><td>        <b>goto</b> <a class="lbl" href="#1198illegal_op" data-ref="1198illegal_op">illegal_op</a>;</td></tr>
<tr><th id="4450">4450</th><td>    }</td></tr>
<tr><th id="4451">4451</th><td>    <a class="local col0 ref" href="#1180b" title='b' data-ref="1180b">b</a> = <a class="ref" href="../../include/exec/cpu_ldst_template.h.html#112" title='cpu_ldub_code' data-ref="cpu_ldub_code">cpu_ldub_code</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='r' data-ref="DisasContext::pc">pc</a>);</td></tr>
<tr><th id="4452">4452</th><td>    <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='w' data-ref="DisasContext::pc">pc</a>++;</td></tr>
<tr><th id="4453">4453</th><td>    <i>/* Collect prefixes.  */</i></td></tr>
<tr><th id="4454">4454</th><td>    <b>switch</b> (<a class="local col0 ref" href="#1180b" title='b' data-ref="1180b">b</a>) {</td></tr>
<tr><th id="4455">4455</th><td>    <b>case</b> <var>0xf3</var>:</td></tr>
<tr><th id="4456">4456</th><td>        <a class="local col1 ref" href="#1181prefixes" title='prefixes' data-ref="1181prefixes">prefixes</a> |= <a class="macro" href="#35" title="0x01" data-ref="_M/PREFIX_REPZ">PREFIX_REPZ</a>;</td></tr>
<tr><th id="4457">4457</th><td>        <b>goto</b> <a class="lbl" href="#1197next_byte" data-ref="1197next_byte">next_byte</a>;</td></tr>
<tr><th id="4458">4458</th><td>    <b>case</b> <var>0xf2</var>:</td></tr>
<tr><th id="4459">4459</th><td>        <a class="local col1 ref" href="#1181prefixes" title='prefixes' data-ref="1181prefixes">prefixes</a> |= <a class="macro" href="#36" title="0x02" data-ref="_M/PREFIX_REPNZ">PREFIX_REPNZ</a>;</td></tr>
<tr><th id="4460">4460</th><td>        <b>goto</b> <a class="lbl" href="#1197next_byte" data-ref="1197next_byte">next_byte</a>;</td></tr>
<tr><th id="4461">4461</th><td>    <b>case</b> <var>0xf0</var>:</td></tr>
<tr><th id="4462">4462</th><td>        <a class="local col1 ref" href="#1181prefixes" title='prefixes' data-ref="1181prefixes">prefixes</a> |= <a class="macro" href="#37" title="0x04" data-ref="_M/PREFIX_LOCK">PREFIX_LOCK</a>;</td></tr>
<tr><th id="4463">4463</th><td>        <b>goto</b> <a class="lbl" href="#1197next_byte" data-ref="1197next_byte">next_byte</a>;</td></tr>
<tr><th id="4464">4464</th><td>    <b>case</b> <var>0x2e</var>:</td></tr>
<tr><th id="4465">4465</th><td>        <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::override" title='DisasContext::override' data-use='w' data-ref="DisasContext::override">override</a> = <a class="macro" href="cpu.h.html#78" title="1" data-ref="_M/R_CS">R_CS</a>;</td></tr>
<tr><th id="4466">4466</th><td>        <b>goto</b> <a class="lbl" href="#1197next_byte" data-ref="1197next_byte">next_byte</a>;</td></tr>
<tr><th id="4467">4467</th><td>    <b>case</b> <var>0x36</var>:</td></tr>
<tr><th id="4468">4468</th><td>        <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::override" title='DisasContext::override' data-use='w' data-ref="DisasContext::override">override</a> = <a class="macro" href="cpu.h.html#79" title="2" data-ref="_M/R_SS">R_SS</a>;</td></tr>
<tr><th id="4469">4469</th><td>        <b>goto</b> <a class="lbl" href="#1197next_byte" data-ref="1197next_byte">next_byte</a>;</td></tr>
<tr><th id="4470">4470</th><td>    <b>case</b> <var>0x3e</var>:</td></tr>
<tr><th id="4471">4471</th><td>        <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::override" title='DisasContext::override' data-use='w' data-ref="DisasContext::override">override</a> = <a class="macro" href="cpu.h.html#80" title="3" data-ref="_M/R_DS">R_DS</a>;</td></tr>
<tr><th id="4472">4472</th><td>        <b>goto</b> <a class="lbl" href="#1197next_byte" data-ref="1197next_byte">next_byte</a>;</td></tr>
<tr><th id="4473">4473</th><td>    <b>case</b> <var>0x26</var>:</td></tr>
<tr><th id="4474">4474</th><td>        <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::override" title='DisasContext::override' data-use='w' data-ref="DisasContext::override">override</a> = <a class="macro" href="cpu.h.html#77" title="0" data-ref="_M/R_ES">R_ES</a>;</td></tr>
<tr><th id="4475">4475</th><td>        <b>goto</b> <a class="lbl" href="#1197next_byte" data-ref="1197next_byte">next_byte</a>;</td></tr>
<tr><th id="4476">4476</th><td>    <b>case</b> <var>0x64</var>:</td></tr>
<tr><th id="4477">4477</th><td>        <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::override" title='DisasContext::override' data-use='w' data-ref="DisasContext::override">override</a> = <a class="macro" href="cpu.h.html#81" title="4" data-ref="_M/R_FS">R_FS</a>;</td></tr>
<tr><th id="4478">4478</th><td>        <b>goto</b> <a class="lbl" href="#1197next_byte" data-ref="1197next_byte">next_byte</a>;</td></tr>
<tr><th id="4479">4479</th><td>    <b>case</b> <var>0x65</var>:</td></tr>
<tr><th id="4480">4480</th><td>        <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::override" title='DisasContext::override' data-use='w' data-ref="DisasContext::override">override</a> = <a class="macro" href="cpu.h.html#82" title="5" data-ref="_M/R_GS">R_GS</a>;</td></tr>
<tr><th id="4481">4481</th><td>        <b>goto</b> <a class="lbl" href="#1197next_byte" data-ref="1197next_byte">next_byte</a>;</td></tr>
<tr><th id="4482">4482</th><td>    <b>case</b> <var>0x66</var>:</td></tr>
<tr><th id="4483">4483</th><td>        <a class="local col1 ref" href="#1181prefixes" title='prefixes' data-ref="1181prefixes">prefixes</a> |= <a class="macro" href="#38" title="0x08" data-ref="_M/PREFIX_DATA">PREFIX_DATA</a>;</td></tr>
<tr><th id="4484">4484</th><td>        <b>goto</b> <a class="lbl" href="#1197next_byte" data-ref="1197next_byte">next_byte</a>;</td></tr>
<tr><th id="4485">4485</th><td>    <b>case</b> <var>0x67</var>:</td></tr>
<tr><th id="4486">4486</th><td>        <a class="local col1 ref" href="#1181prefixes" title='prefixes' data-ref="1181prefixes">prefixes</a> |= <a class="macro" href="#39" title="0x10" data-ref="_M/PREFIX_ADR">PREFIX_ADR</a>;</td></tr>
<tr><th id="4487">4487</th><td>        <b>goto</b> <a class="lbl" href="#1197next_byte" data-ref="1197next_byte">next_byte</a>;</td></tr>
<tr><th id="4488">4488</th><td><u>#<span data-ppcond="4488">ifdef</span> <a class="macro" href="../../x86_64-softmmu/config-target.h.html#2" data-ref="_M/TARGET_X86_64">TARGET_X86_64</a></u></td></tr>
<tr><th id="4489">4489</th><td>    <b>case</b> <var>0x40</var> ... <var>0x4f</var>:</td></tr>
<tr><th id="4490">4490</th><td>        <b>if</b> (<a class="macro" href="#43" title="((s)-&gt;code64)" data-ref="_M/CODE64">CODE64</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>)) {</td></tr>
<tr><th id="4491">4491</th><td>            <i>/* REX prefix */</i></td></tr>
<tr><th id="4492">4492</th><td>            <a class="local col5 ref" href="#1195rex_w" title='rex_w' data-ref="1195rex_w">rex_w</a> = (<a class="local col0 ref" href="#1180b" title='b' data-ref="1180b">b</a> &gt;&gt; <var>3</var>) &amp; <var>1</var>;</td></tr>
<tr><th id="4493">4493</th><td>            <a class="local col6 ref" href="#1196rex_r" title='rex_r' data-ref="1196rex_r">rex_r</a> = (<a class="local col0 ref" href="#1180b" title='b' data-ref="1180b">b</a> &amp; <var>0x4</var>) &lt;&lt; <var>1</var>;</td></tr>
<tr><th id="4494">4494</th><td>            <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::rex_x" title='DisasContext::rex_x' data-use='w' data-ref="DisasContext::rex_x">rex_x</a> = (<a class="local col0 ref" href="#1180b" title='b' data-ref="1180b">b</a> &amp; <var>0x2</var>) &lt;&lt; <var>2</var>;</td></tr>
<tr><th id="4495">4495</th><td>            <a class="macro" href="#45" title="((s)-&gt;rex_b)" data-ref="_M/REX_B">REX_B</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>) = (<a class="local col0 ref" href="#1180b" title='b' data-ref="1180b">b</a> &amp; <var>0x1</var>) &lt;&lt; <var>3</var>;</td></tr>
<tr><th id="4496">4496</th><td>            <a class="tu ref" href="#x86_64_hregs" title='x86_64_hregs' data-use='w' data-ref="x86_64_hregs">x86_64_hregs</a> = <var>1</var>; <i>/* select uniform byte register addressing */</i></td></tr>
<tr><th id="4497">4497</th><td>            <b>goto</b> <a class="lbl" href="#1197next_byte" data-ref="1197next_byte">next_byte</a>;</td></tr>
<tr><th id="4498">4498</th><td>        }</td></tr>
<tr><th id="4499">4499</th><td>        <b>break</b>;</td></tr>
<tr><th id="4500">4500</th><td><u>#<span data-ppcond="4488">endif</span></u></td></tr>
<tr><th id="4501">4501</th><td>    <b>case</b> <var>0xc5</var>: <i>/* 2-byte VEX */</i></td></tr>
<tr><th id="4502">4502</th><td>    <b>case</b> <var>0xc4</var>: <i>/* 3-byte VEX */</i></td></tr>
<tr><th id="4503">4503</th><td>        <i>/* VEX prefixes cannot be used except in 32-bit mode.</i></td></tr>
<tr><th id="4504">4504</th><td><i>           Otherwise the instruction is LES or LDS.  */</i></td></tr>
<tr><th id="4505">4505</th><td>        <b>if</b> (<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::code32" title='DisasContext::code32' data-use='r' data-ref="DisasContext::code32">code32</a> &amp;&amp; !<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::vm86" title='DisasContext::vm86' data-use='r' data-ref="DisasContext::vm86">vm86</a>) {</td></tr>
<tr><th id="4506">4506</th><td>            <em>static</em> <em>const</em> <em>int</em> <dfn class="local col9 decl" id="1199pp_prefix" title='pp_prefix' data-type='const int [4]' data-ref="1199pp_prefix">pp_prefix</dfn>[<var>4</var>] = {</td></tr>
<tr><th id="4507">4507</th><td>                <var>0</var>, <a class="macro" href="#38" title="0x08" data-ref="_M/PREFIX_DATA">PREFIX_DATA</a>, <a class="macro" href="#35" title="0x01" data-ref="_M/PREFIX_REPZ">PREFIX_REPZ</a>, <a class="macro" href="#36" title="0x02" data-ref="_M/PREFIX_REPNZ">PREFIX_REPNZ</a></td></tr>
<tr><th id="4508">4508</th><td>            };</td></tr>
<tr><th id="4509">4509</th><td>            <em>int</em> <dfn class="local col0 decl" id="1200vex3" title='vex3' data-type='int' data-ref="1200vex3">vex3</dfn>, <dfn class="local col1 decl" id="1201vex2" title='vex2' data-type='int' data-ref="1201vex2">vex2</dfn> = <a class="ref" href="../../include/exec/cpu_ldst_template.h.html#112" title='cpu_ldub_code' data-ref="cpu_ldub_code">cpu_ldub_code</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='r' data-ref="DisasContext::pc">pc</a>);</td></tr>
<tr><th id="4510">4510</th><td></td></tr>
<tr><th id="4511">4511</th><td>            <b>if</b> (!<a class="macro" href="#43" title="((s)-&gt;code64)" data-ref="_M/CODE64">CODE64</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>) &amp;&amp; (<a class="local col1 ref" href="#1201vex2" title='vex2' data-ref="1201vex2">vex2</a> &amp; <var>0xc0</var>) != <var>0xc0</var>) {</td></tr>
<tr><th id="4512">4512</th><td>                <i>/* 4.1.4.6: In 32-bit mode, bits [7:6] must be 11b,</i></td></tr>
<tr><th id="4513">4513</th><td><i>                   otherwise the instruction is LES or LDS.  */</i></td></tr>
<tr><th id="4514">4514</th><td>                <b>break</b>;</td></tr>
<tr><th id="4515">4515</th><td>            }</td></tr>
<tr><th id="4516">4516</th><td>            <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='w' data-ref="DisasContext::pc">pc</a>++;</td></tr>
<tr><th id="4517">4517</th><td></td></tr>
<tr><th id="4518">4518</th><td>            <i>/* 4.1.1-4.1.3: No preceding lock, 66, f2, f3, or rex prefixes. */</i></td></tr>
<tr><th id="4519">4519</th><td>            <b>if</b> (<a class="local col1 ref" href="#1181prefixes" title='prefixes' data-ref="1181prefixes">prefixes</a> &amp; (<a class="macro" href="#35" title="0x01" data-ref="_M/PREFIX_REPZ">PREFIX_REPZ</a> | <a class="macro" href="#36" title="0x02" data-ref="_M/PREFIX_REPNZ">PREFIX_REPNZ</a></td></tr>
<tr><th id="4520">4520</th><td>                            | <a class="macro" href="#37" title="0x04" data-ref="_M/PREFIX_LOCK">PREFIX_LOCK</a> | <a class="macro" href="#38" title="0x08" data-ref="_M/PREFIX_DATA">PREFIX_DATA</a>)) {</td></tr>
<tr><th id="4521">4521</th><td>                <b>goto</b> <a class="lbl" href="#1198illegal_op" data-ref="1198illegal_op">illegal_op</a>;</td></tr>
<tr><th id="4522">4522</th><td>            }</td></tr>
<tr><th id="4523">4523</th><td><u>#<span data-ppcond="4523">ifdef</span> <a class="macro" href="../../x86_64-softmmu/config-target.h.html#2" data-ref="_M/TARGET_X86_64">TARGET_X86_64</a></u></td></tr>
<tr><th id="4524">4524</th><td>            <b>if</b> (<a class="tu ref" href="#x86_64_hregs" title='x86_64_hregs' data-use='r' data-ref="x86_64_hregs">x86_64_hregs</a>) {</td></tr>
<tr><th id="4525">4525</th><td>                <b>goto</b> <a class="lbl" href="#1198illegal_op" data-ref="1198illegal_op">illegal_op</a>;</td></tr>
<tr><th id="4526">4526</th><td>            }</td></tr>
<tr><th id="4527">4527</th><td><u>#<span data-ppcond="4523">endif</span></u></td></tr>
<tr><th id="4528">4528</th><td>            <a class="local col6 ref" href="#1196rex_r" title='rex_r' data-ref="1196rex_r">rex_r</a> = (~<a class="local col1 ref" href="#1201vex2" title='vex2' data-ref="1201vex2">vex2</a> &gt;&gt; <var>4</var>) &amp; <var>8</var>;</td></tr>
<tr><th id="4529">4529</th><td>            <b>if</b> (<a class="local col0 ref" href="#1180b" title='b' data-ref="1180b">b</a> == <var>0xc5</var>) {</td></tr>
<tr><th id="4530">4530</th><td>                <a class="local col0 ref" href="#1200vex3" title='vex3' data-ref="1200vex3">vex3</a> = <a class="local col1 ref" href="#1201vex2" title='vex2' data-ref="1201vex2">vex2</a>;</td></tr>
<tr><th id="4531">4531</th><td>                <a class="local col0 ref" href="#1180b" title='b' data-ref="1180b">b</a> = <a class="ref" href="../../include/exec/cpu_ldst_template.h.html#112" title='cpu_ldub_code' data-ref="cpu_ldub_code">cpu_ldub_code</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='w' data-ref="DisasContext::pc">pc</a>++);</td></tr>
<tr><th id="4532">4532</th><td>            } <b>else</b> {</td></tr>
<tr><th id="4533">4533</th><td><u>#<span data-ppcond="4533">ifdef</span> <a class="macro" href="../../x86_64-softmmu/config-target.h.html#2" data-ref="_M/TARGET_X86_64">TARGET_X86_64</a></u></td></tr>
<tr><th id="4534">4534</th><td>                <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::rex_x" title='DisasContext::rex_x' data-use='w' data-ref="DisasContext::rex_x">rex_x</a> = (~<a class="local col1 ref" href="#1201vex2" title='vex2' data-ref="1201vex2">vex2</a> &gt;&gt; <var>3</var>) &amp; <var>8</var>;</td></tr>
<tr><th id="4535">4535</th><td>                <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::rex_b" title='DisasContext::rex_b' data-use='w' data-ref="DisasContext::rex_b">rex_b</a> = (~<a class="local col1 ref" href="#1201vex2" title='vex2' data-ref="1201vex2">vex2</a> &gt;&gt; <var>2</var>) &amp; <var>8</var>;</td></tr>
<tr><th id="4536">4536</th><td><u>#<span data-ppcond="4533">endif</span></u></td></tr>
<tr><th id="4537">4537</th><td>                <a class="local col0 ref" href="#1200vex3" title='vex3' data-ref="1200vex3">vex3</a> = <a class="ref" href="../../include/exec/cpu_ldst_template.h.html#112" title='cpu_ldub_code' data-ref="cpu_ldub_code">cpu_ldub_code</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='w' data-ref="DisasContext::pc">pc</a>++);</td></tr>
<tr><th id="4538">4538</th><td>                <a class="local col5 ref" href="#1195rex_w" title='rex_w' data-ref="1195rex_w">rex_w</a> = (<a class="local col0 ref" href="#1200vex3" title='vex3' data-ref="1200vex3">vex3</a> &gt;&gt; <var>7</var>) &amp; <var>1</var>;</td></tr>
<tr><th id="4539">4539</th><td>                <b>switch</b> (<a class="local col1 ref" href="#1201vex2" title='vex2' data-ref="1201vex2">vex2</a> &amp; <var>0x1f</var>) {</td></tr>
<tr><th id="4540">4540</th><td>                <b>case</b> <var>0x01</var>: <i>/* Implied 0f leading opcode bytes.  */</i></td></tr>
<tr><th id="4541">4541</th><td>                    <a class="local col0 ref" href="#1180b" title='b' data-ref="1180b">b</a> = <a class="ref" href="../../include/exec/cpu_ldst_template.h.html#112" title='cpu_ldub_code' data-ref="cpu_ldub_code">cpu_ldub_code</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='w' data-ref="DisasContext::pc">pc</a>++) | <var>0x100</var>;</td></tr>
<tr><th id="4542">4542</th><td>                    <b>break</b>;</td></tr>
<tr><th id="4543">4543</th><td>                <b>case</b> <var>0x02</var>: <i>/* Implied 0f 38 leading opcode bytes.  */</i></td></tr>
<tr><th id="4544">4544</th><td>                    <a class="local col0 ref" href="#1180b" title='b' data-ref="1180b">b</a> = <var>0x138</var>;</td></tr>
<tr><th id="4545">4545</th><td>                    <b>break</b>;</td></tr>
<tr><th id="4546">4546</th><td>                <b>case</b> <var>0x03</var>: <i>/* Implied 0f 3a leading opcode bytes.  */</i></td></tr>
<tr><th id="4547">4547</th><td>                    <a class="local col0 ref" href="#1180b" title='b' data-ref="1180b">b</a> = <var>0x13a</var>;</td></tr>
<tr><th id="4548">4548</th><td>                    <b>break</b>;</td></tr>
<tr><th id="4549">4549</th><td>                <b>default</b>:   <i>/* Reserved for future use.  */</i></td></tr>
<tr><th id="4550">4550</th><td>                    <b>goto</b> <a class="lbl" href="#1202unknown_op" data-ref="1202unknown_op">unknown_op</a>;</td></tr>
<tr><th id="4551">4551</th><td>                }</td></tr>
<tr><th id="4552">4552</th><td>            }</td></tr>
<tr><th id="4553">4553</th><td>            <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::vex_v" title='DisasContext::vex_v' data-use='w' data-ref="DisasContext::vex_v">vex_v</a> = (~<a class="local col0 ref" href="#1200vex3" title='vex3' data-ref="1200vex3">vex3</a> &gt;&gt; <var>3</var>) &amp; <var>0xf</var>;</td></tr>
<tr><th id="4554">4554</th><td>            <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::vex_l" title='DisasContext::vex_l' data-use='w' data-ref="DisasContext::vex_l">vex_l</a> = (<a class="local col0 ref" href="#1200vex3" title='vex3' data-ref="1200vex3">vex3</a> &gt;&gt; <var>2</var>) &amp; <var>1</var>;</td></tr>
<tr><th id="4555">4555</th><td>            <a class="local col1 ref" href="#1181prefixes" title='prefixes' data-ref="1181prefixes">prefixes</a> |= <a class="local col9 ref" href="#1199pp_prefix" title='pp_prefix' data-ref="1199pp_prefix">pp_prefix</a>[<a class="local col0 ref" href="#1200vex3" title='vex3' data-ref="1200vex3">vex3</a> &amp; <var>3</var>] | <a class="macro" href="#40" title="0x20" data-ref="_M/PREFIX_VEX">PREFIX_VEX</a>;</td></tr>
<tr><th id="4556">4556</th><td>        }</td></tr>
<tr><th id="4557">4557</th><td>        <b>break</b>;</td></tr>
<tr><th id="4558">4558</th><td>    }</td></tr>
<tr><th id="4559">4559</th><td></td></tr>
<tr><th id="4560">4560</th><td>    <i>/* Post-process prefixes.  */</i></td></tr>
<tr><th id="4561">4561</th><td>    <b>if</b> (<a class="macro" href="#43" title="((s)-&gt;code64)" data-ref="_M/CODE64">CODE64</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>)) {</td></tr>
<tr><th id="4562">4562</th><td>        <i>/* In 64-bit mode, the default data size is 32-bit.  Select 64-bit</i></td></tr>
<tr><th id="4563">4563</th><td><i>           data with rex_w, and 16-bit data with 0x66; rex_w takes precedence</i></td></tr>
<tr><th id="4564">4564</th><td><i>           over 0x66 if both are present.  */</i></td></tr>
<tr><th id="4565">4565</th><td>        <a class="local col5 ref" href="#1185dflag" title='dflag' data-ref="1185dflag">dflag</a> = (<a class="local col5 ref" href="#1195rex_w" title='rex_w' data-ref="1195rex_w">rex_w</a> &gt; <var>0</var> ? <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_64" title='TCGMemOp::MO_64' data-ref="TCGMemOp::MO_64">MO_64</a> : <a class="local col1 ref" href="#1181prefixes" title='prefixes' data-ref="1181prefixes">prefixes</a> &amp; <a class="macro" href="#38" title="0x08" data-ref="_M/PREFIX_DATA">PREFIX_DATA</a> ? <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_16" title='TCGMemOp::MO_16' data-ref="TCGMemOp::MO_16">MO_16</a> : <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_32" title='TCGMemOp::MO_32' data-ref="TCGMemOp::MO_32">MO_32</a>);</td></tr>
<tr><th id="4566">4566</th><td>        <i>/* In 64-bit mode, 0x67 selects 32-bit addressing.  */</i></td></tr>
<tr><th id="4567">4567</th><td>        <a class="local col4 ref" href="#1184aflag" title='aflag' data-ref="1184aflag">aflag</a> = (<a class="local col1 ref" href="#1181prefixes" title='prefixes' data-ref="1181prefixes">prefixes</a> &amp; <a class="macro" href="#39" title="0x10" data-ref="_M/PREFIX_ADR">PREFIX_ADR</a> ? <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_32" title='TCGMemOp::MO_32' data-ref="TCGMemOp::MO_32">MO_32</a> : <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_64" title='TCGMemOp::MO_64' data-ref="TCGMemOp::MO_64">MO_64</a>);</td></tr>
<tr><th id="4568">4568</th><td>    } <b>else</b> {</td></tr>
<tr><th id="4569">4569</th><td>        <i>/* In 16/32-bit mode, 0x66 selects the opposite data size.  */</i></td></tr>
<tr><th id="4570">4570</th><td>        <b>if</b> (<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::code32" title='DisasContext::code32' data-use='r' data-ref="DisasContext::code32">code32</a> ^ ((<a class="local col1 ref" href="#1181prefixes" title='prefixes' data-ref="1181prefixes">prefixes</a> &amp; <a class="macro" href="#38" title="0x08" data-ref="_M/PREFIX_DATA">PREFIX_DATA</a>) != <var>0</var>)) {</td></tr>
<tr><th id="4571">4571</th><td>            <a class="local col5 ref" href="#1185dflag" title='dflag' data-ref="1185dflag">dflag</a> = <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_32" title='TCGMemOp::MO_32' data-ref="TCGMemOp::MO_32">MO_32</a>;</td></tr>
<tr><th id="4572">4572</th><td>        } <b>else</b> {</td></tr>
<tr><th id="4573">4573</th><td>            <a class="local col5 ref" href="#1185dflag" title='dflag' data-ref="1185dflag">dflag</a> = <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_16" title='TCGMemOp::MO_16' data-ref="TCGMemOp::MO_16">MO_16</a>;</td></tr>
<tr><th id="4574">4574</th><td>        }</td></tr>
<tr><th id="4575">4575</th><td>        <i>/* In 16/32-bit mode, 0x67 selects the opposite addressing.  */</i></td></tr>
<tr><th id="4576">4576</th><td>        <b>if</b> (<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::code32" title='DisasContext::code32' data-use='r' data-ref="DisasContext::code32">code32</a> ^ ((<a class="local col1 ref" href="#1181prefixes" title='prefixes' data-ref="1181prefixes">prefixes</a> &amp; <a class="macro" href="#39" title="0x10" data-ref="_M/PREFIX_ADR">PREFIX_ADR</a>) != <var>0</var>)) {</td></tr>
<tr><th id="4577">4577</th><td>            <a class="local col4 ref" href="#1184aflag" title='aflag' data-ref="1184aflag">aflag</a> = <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_32" title='TCGMemOp::MO_32' data-ref="TCGMemOp::MO_32">MO_32</a>;</td></tr>
<tr><th id="4578">4578</th><td>        }  <b>else</b> {</td></tr>
<tr><th id="4579">4579</th><td>            <a class="local col4 ref" href="#1184aflag" title='aflag' data-ref="1184aflag">aflag</a> = <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_16" title='TCGMemOp::MO_16' data-ref="TCGMemOp::MO_16">MO_16</a>;</td></tr>
<tr><th id="4580">4580</th><td>        }</td></tr>
<tr><th id="4581">4581</th><td>    }</td></tr>
<tr><th id="4582">4582</th><td></td></tr>
<tr><th id="4583">4583</th><td>    <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::prefix" title='DisasContext::prefix' data-use='w' data-ref="DisasContext::prefix">prefix</a> = <a class="local col1 ref" href="#1181prefixes" title='prefixes' data-ref="1181prefixes">prefixes</a>;</td></tr>
<tr><th id="4584">4584</th><td>    <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::aflag" title='DisasContext::aflag' data-use='w' data-ref="DisasContext::aflag">aflag</a> = <a class="local col4 ref" href="#1184aflag" title='aflag' data-ref="1184aflag">aflag</a>;</td></tr>
<tr><th id="4585">4585</th><td>    <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::dflag" title='DisasContext::dflag' data-use='w' data-ref="DisasContext::dflag">dflag</a> = <a class="local col5 ref" href="#1185dflag" title='dflag' data-ref="1185dflag">dflag</a>;</td></tr>
<tr><th id="4586">4586</th><td></td></tr>
<tr><th id="4587">4587</th><td>    <i>/* now check op code */</i></td></tr>
<tr><th id="4588">4588</th><td> <dfn class="lbl" id="1203reswitch" data-ref="1203reswitch">reswitch</dfn>:</td></tr>
<tr><th id="4589">4589</th><td>    <b>switch</b>(<a class="local col0 ref" href="#1180b" title='b' data-ref="1180b">b</a>) {</td></tr>
<tr><th id="4590">4590</th><td>    <b>case</b> <var>0x0f</var>:</td></tr>
<tr><th id="4591">4591</th><td>        <i>/**************************/</i></td></tr>
<tr><th id="4592">4592</th><td>        <i>/* extended op code */</i></td></tr>
<tr><th id="4593">4593</th><td>        <a class="local col0 ref" href="#1180b" title='b' data-ref="1180b">b</a> = <a class="ref" href="../../include/exec/cpu_ldst_template.h.html#112" title='cpu_ldub_code' data-ref="cpu_ldub_code">cpu_ldub_code</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='w' data-ref="DisasContext::pc">pc</a>++) | <var>0x100</var>;</td></tr>
<tr><th id="4594">4594</th><td>        <b>goto</b> <a class="lbl" href="#1203reswitch" data-ref="1203reswitch">reswitch</a>;</td></tr>
<tr><th id="4595">4595</th><td></td></tr>
<tr><th id="4596">4596</th><td>        <i>/**************************/</i></td></tr>
<tr><th id="4597">4597</th><td>        <i>/* arith &amp; logic */</i></td></tr>
<tr><th id="4598">4598</th><td>    <b>case</b> <var>0x00</var> ... <var>0x05</var>:</td></tr>
<tr><th id="4599">4599</th><td>    <b>case</b> <var>0x08</var> ... <var>0x0d</var>:</td></tr>
<tr><th id="4600">4600</th><td>    <b>case</b> <var>0x10</var> ... <var>0x15</var>:</td></tr>
<tr><th id="4601">4601</th><td>    <b>case</b> <var>0x18</var> ... <var>0x1d</var>:</td></tr>
<tr><th id="4602">4602</th><td>    <b>case</b> <var>0x20</var> ... <var>0x25</var>:</td></tr>
<tr><th id="4603">4603</th><td>    <b>case</b> <var>0x28</var> ... <var>0x2d</var>:</td></tr>
<tr><th id="4604">4604</th><td>    <b>case</b> <var>0x30</var> ... <var>0x35</var>:</td></tr>
<tr><th id="4605">4605</th><td>    <b>case</b> <var>0x38</var> ... <var>0x3d</var>:</td></tr>
<tr><th id="4606">4606</th><td>        {</td></tr>
<tr><th id="4607">4607</th><td>            <em>int</em> <dfn class="local col4 decl" id="1204op" title='op' data-type='int' data-ref="1204op">op</dfn>, <dfn class="local col5 decl" id="1205f" title='f' data-type='int' data-ref="1205f">f</dfn>, <dfn class="local col6 decl" id="1206val" title='val' data-type='int' data-ref="1206val">val</dfn>;</td></tr>
<tr><th id="4608">4608</th><td>            <a class="local col4 ref" href="#1204op" title='op' data-ref="1204op">op</a> = (<a class="local col0 ref" href="#1180b" title='b' data-ref="1180b">b</a> &gt;&gt; <var>3</var>) &amp; <var>7</var>;</td></tr>
<tr><th id="4609">4609</th><td>            <a class="local col5 ref" href="#1205f" title='f' data-ref="1205f">f</a> = (<a class="local col0 ref" href="#1180b" title='b' data-ref="1180b">b</a> &gt;&gt; <var>1</var>) &amp; <var>3</var>;</td></tr>
<tr><th id="4610">4610</th><td></td></tr>
<tr><th id="4611">4611</th><td>            <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a> = <a class="tu ref" href="#mo_b_d" title='mo_b_d' data-use='c' data-ref="mo_b_d">mo_b_d</a>(<a class="local col0 ref" href="#1180b" title='b' data-ref="1180b">b</a>, <a class="local col5 ref" href="#1185dflag" title='dflag' data-ref="1185dflag">dflag</a>);</td></tr>
<tr><th id="4612">4612</th><td></td></tr>
<tr><th id="4613">4613</th><td>            <b>switch</b>(<a class="local col5 ref" href="#1205f" title='f' data-ref="1205f">f</a>) {</td></tr>
<tr><th id="4614">4614</th><td>            <b>case</b> <var>0</var>: <i>/* OP Ev, Gv */</i></td></tr>
<tr><th id="4615">4615</th><td>                <a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> = <a class="ref" href="../../include/exec/cpu_ldst_template.h.html#112" title='cpu_ldub_code' data-ref="cpu_ldub_code">cpu_ldub_code</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='w' data-ref="DisasContext::pc">pc</a>++);</td></tr>
<tr><th id="4616">4616</th><td>                <a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a> = ((<a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> &gt;&gt; <var>3</var>) &amp; <var>7</var>) | <a class="local col6 ref" href="#1196rex_r" title='rex_r' data-ref="1196rex_r">rex_r</a>;</td></tr>
<tr><th id="4617">4617</th><td>                <a class="local col9 ref" href="#1189mod" title='mod' data-ref="1189mod">mod</a> = (<a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> &gt;&gt; <var>6</var>) &amp; <var>3</var>;</td></tr>
<tr><th id="4618">4618</th><td>                <a class="local col8 ref" href="#1188rm" title='rm' data-ref="1188rm">rm</a> = (<a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> &amp; <var>7</var>) | <a class="macro" href="#45" title="((s)-&gt;rex_b)" data-ref="_M/REX_B">REX_B</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>);</td></tr>
<tr><th id="4619">4619</th><td>                <b>if</b> (<a class="local col9 ref" href="#1189mod" title='mod' data-ref="1189mod">mod</a> != <var>3</var>) {</td></tr>
<tr><th id="4620">4620</th><td>                    <a class="tu ref" href="#gen_lea_modrm" title='gen_lea_modrm' data-use='c' data-ref="gen_lea_modrm">gen_lea_modrm</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a>);</td></tr>
<tr><th id="4621">4621</th><td>                    <a class="local col1 ref" href="#1191opreg" title='opreg' data-ref="1191opreg">opreg</a> = <a class="enum" href="#OR_TMP0" title='OR_TMP0' data-ref="OR_TMP0">OR_TMP0</a>;</td></tr>
<tr><th id="4622">4622</th><td>                } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#1204op" title='op' data-ref="1204op">op</a> == <a class="enum" href="#OP_XORL" title='OP_XORL' data-ref="OP_XORL">OP_XORL</a> &amp;&amp; <a class="local col8 ref" href="#1188rm" title='rm' data-ref="1188rm">rm</a> == <a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a>) {</td></tr>
<tr><th id="4623">4623</th><td>                <dfn class="lbl" id="1207xor_zero" data-ref="1207xor_zero">xor_zero</dfn>:</td></tr>
<tr><th id="4624">4624</th><td>                    <i>/* xor reg, reg optimisation */</i></td></tr>
<tr><th id="4625">4625</th><td>                    <a class="tu ref" href="#set_cc_op" title='set_cc_op' data-use='c' data-ref="set_cc_op">set_cc_op</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="enum" href="cpu.h.html#CC_OP_CLR" title='CC_OP_CLR' data-ref="CC_OP_CLR">CC_OP_CLR</a>);</td></tr>
<tr><th id="4626">4626</th><td>                    <a class="macro" href="../../tcg/tcg-op.h.html#919" title="tcg_gen_movi_i64" data-ref="_M/tcg_gen_movi_tl">tcg_gen_movi_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <var>0</var>);</td></tr>
<tr><th id="4627">4627</th><td>                    <a class="tu ref" href="#gen_op_mov_reg_v" title='gen_op_mov_reg_v' data-use='c' data-ref="gen_op_mov_reg_v">gen_op_mov_reg_v</a>(<a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="4628">4628</th><td>                    <b>break</b>;</td></tr>
<tr><th id="4629">4629</th><td>                } <b>else</b> {</td></tr>
<tr><th id="4630">4630</th><td>                    <a class="local col1 ref" href="#1191opreg" title='opreg' data-ref="1191opreg">opreg</a> = <a class="local col8 ref" href="#1188rm" title='rm' data-ref="1188rm">rm</a>;</td></tr>
<tr><th id="4631">4631</th><td>                }</td></tr>
<tr><th id="4632">4632</th><td>                <a class="tu ref" href="#gen_op_mov_v_reg" title='gen_op_mov_v_reg' data-use='c' data-ref="gen_op_mov_v_reg">gen_op_mov_v_reg</a>(<a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>, <a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a>);</td></tr>
<tr><th id="4633">4633</th><td>                <a class="tu ref" href="#gen_op" title='gen_op' data-use='c' data-ref="gen_op">gen_op</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col4 ref" href="#1204op" title='op' data-ref="1204op">op</a>, <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="local col1 ref" href="#1191opreg" title='opreg' data-ref="1191opreg">opreg</a>);</td></tr>
<tr><th id="4634">4634</th><td>                <b>break</b>;</td></tr>
<tr><th id="4635">4635</th><td>            <b>case</b> <var>1</var>: <i>/* OP Gv, Ev */</i></td></tr>
<tr><th id="4636">4636</th><td>                <a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> = <a class="ref" href="../../include/exec/cpu_ldst_template.h.html#112" title='cpu_ldub_code' data-ref="cpu_ldub_code">cpu_ldub_code</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='w' data-ref="DisasContext::pc">pc</a>++);</td></tr>
<tr><th id="4637">4637</th><td>                <a class="local col9 ref" href="#1189mod" title='mod' data-ref="1189mod">mod</a> = (<a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> &gt;&gt; <var>6</var>) &amp; <var>3</var>;</td></tr>
<tr><th id="4638">4638</th><td>                <a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a> = ((<a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> &gt;&gt; <var>3</var>) &amp; <var>7</var>) | <a class="local col6 ref" href="#1196rex_r" title='rex_r' data-ref="1196rex_r">rex_r</a>;</td></tr>
<tr><th id="4639">4639</th><td>                <a class="local col8 ref" href="#1188rm" title='rm' data-ref="1188rm">rm</a> = (<a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> &amp; <var>7</var>) | <a class="macro" href="#45" title="((s)-&gt;rex_b)" data-ref="_M/REX_B">REX_B</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>);</td></tr>
<tr><th id="4640">4640</th><td>                <b>if</b> (<a class="local col9 ref" href="#1189mod" title='mod' data-ref="1189mod">mod</a> != <var>3</var>) {</td></tr>
<tr><th id="4641">4641</th><td>                    <a class="tu ref" href="#gen_lea_modrm" title='gen_lea_modrm' data-use='c' data-ref="gen_lea_modrm">gen_lea_modrm</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a>);</td></tr>
<tr><th id="4642">4642</th><td>                    <a class="tu ref" href="#gen_op_ld_v" title='gen_op_ld_v' data-use='c' data-ref="gen_op_ld_v">gen_op_ld_v</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>);</td></tr>
<tr><th id="4643">4643</th><td>                } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#1204op" title='op' data-ref="1204op">op</a> == <a class="enum" href="#OP_XORL" title='OP_XORL' data-ref="OP_XORL">OP_XORL</a> &amp;&amp; <a class="local col8 ref" href="#1188rm" title='rm' data-ref="1188rm">rm</a> == <a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a>) {</td></tr>
<tr><th id="4644">4644</th><td>                    <b>goto</b> <a class="lbl" href="#1207xor_zero" data-ref="1207xor_zero">xor_zero</a>;</td></tr>
<tr><th id="4645">4645</th><td>                } <b>else</b> {</td></tr>
<tr><th id="4646">4646</th><td>                    <a class="tu ref" href="#gen_op_mov_v_reg" title='gen_op_mov_v_reg' data-use='c' data-ref="gen_op_mov_v_reg">gen_op_mov_v_reg</a>(<a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>, <a class="local col8 ref" href="#1188rm" title='rm' data-ref="1188rm">rm</a>);</td></tr>
<tr><th id="4647">4647</th><td>                }</td></tr>
<tr><th id="4648">4648</th><td>                <a class="tu ref" href="#gen_op" title='gen_op' data-use='c' data-ref="gen_op">gen_op</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col4 ref" href="#1204op" title='op' data-ref="1204op">op</a>, <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a>);</td></tr>
<tr><th id="4649">4649</th><td>                <b>break</b>;</td></tr>
<tr><th id="4650">4650</th><td>            <b>case</b> <var>2</var>: <i>/* OP A, Iv */</i></td></tr>
<tr><th id="4651">4651</th><td>                <a class="local col6 ref" href="#1206val" title='val' data-ref="1206val">val</a> = <a class="tu ref" href="#insn_get" title='insn_get' data-use='c' data-ref="insn_get">insn_get</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>);</td></tr>
<tr><th id="4652">4652</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#919" title="tcg_gen_movi_i64" data-ref="_M/tcg_gen_movi_tl">tcg_gen_movi_tl</a>(<a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>, <a class="local col6 ref" href="#1206val" title='val' data-ref="1206val">val</a>);</td></tr>
<tr><th id="4653">4653</th><td>                <a class="tu ref" href="#gen_op" title='gen_op' data-use='c' data-ref="gen_op">gen_op</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col4 ref" href="#1204op" title='op' data-ref="1204op">op</a>, <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="enum" href="#OR_EAX" title='OR_EAX' data-ref="OR_EAX">OR_EAX</a>);</td></tr>
<tr><th id="4654">4654</th><td>                <b>break</b>;</td></tr>
<tr><th id="4655">4655</th><td>            }</td></tr>
<tr><th id="4656">4656</th><td>        }</td></tr>
<tr><th id="4657">4657</th><td>        <b>break</b>;</td></tr>
<tr><th id="4658">4658</th><td></td></tr>
<tr><th id="4659">4659</th><td>    <b>case</b> <var>0x82</var>:</td></tr>
<tr><th id="4660">4660</th><td>        <b>if</b> (<a class="macro" href="#43" title="((s)-&gt;code64)" data-ref="_M/CODE64">CODE64</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>))</td></tr>
<tr><th id="4661">4661</th><td>            <b>goto</b> <a class="lbl" href="#1198illegal_op" data-ref="1198illegal_op">illegal_op</a>;</td></tr>
<tr><th id="4662">4662</th><td>    <b>case</b> <var>0x80</var>: <i>/* GRP1 */</i></td></tr>
<tr><th id="4663">4663</th><td>    <b>case</b> <var>0x81</var>:</td></tr>
<tr><th id="4664">4664</th><td>    <b>case</b> <var>0x83</var>:</td></tr>
<tr><th id="4665">4665</th><td>        {</td></tr>
<tr><th id="4666">4666</th><td>            <em>int</em> <dfn class="local col8 decl" id="1208val" title='val' data-type='int' data-ref="1208val">val</dfn>;</td></tr>
<tr><th id="4667">4667</th><td></td></tr>
<tr><th id="4668">4668</th><td>            <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a> = <a class="tu ref" href="#mo_b_d" title='mo_b_d' data-use='c' data-ref="mo_b_d">mo_b_d</a>(<a class="local col0 ref" href="#1180b" title='b' data-ref="1180b">b</a>, <a class="local col5 ref" href="#1185dflag" title='dflag' data-ref="1185dflag">dflag</a>);</td></tr>
<tr><th id="4669">4669</th><td></td></tr>
<tr><th id="4670">4670</th><td>            <a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> = <a class="ref" href="../../include/exec/cpu_ldst_template.h.html#112" title='cpu_ldub_code' data-ref="cpu_ldub_code">cpu_ldub_code</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='w' data-ref="DisasContext::pc">pc</a>++);</td></tr>
<tr><th id="4671">4671</th><td>            <a class="local col9 ref" href="#1189mod" title='mod' data-ref="1189mod">mod</a> = (<a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> &gt;&gt; <var>6</var>) &amp; <var>3</var>;</td></tr>
<tr><th id="4672">4672</th><td>            <a class="local col8 ref" href="#1188rm" title='rm' data-ref="1188rm">rm</a> = (<a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> &amp; <var>7</var>) | <a class="macro" href="#45" title="((s)-&gt;rex_b)" data-ref="_M/REX_B">REX_B</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>);</td></tr>
<tr><th id="4673">4673</th><td>            <a class="local col0 ref" href="#1190op" title='op' data-ref="1190op">op</a> = (<a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> &gt;&gt; <var>3</var>) &amp; <var>7</var>;</td></tr>
<tr><th id="4674">4674</th><td></td></tr>
<tr><th id="4675">4675</th><td>            <b>if</b> (<a class="local col9 ref" href="#1189mod" title='mod' data-ref="1189mod">mod</a> != <var>3</var>) {</td></tr>
<tr><th id="4676">4676</th><td>                <b>if</b> (<a class="local col0 ref" href="#1180b" title='b' data-ref="1180b">b</a> == <var>0x83</var>)</td></tr>
<tr><th id="4677">4677</th><td>                    <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::rip_offset" title='DisasContext::rip_offset' data-use='w' data-ref="DisasContext::rip_offset">rip_offset</a> = <var>1</var>;</td></tr>
<tr><th id="4678">4678</th><td>                <b>else</b></td></tr>
<tr><th id="4679">4679</th><td>                    <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::rip_offset" title='DisasContext::rip_offset' data-use='w' data-ref="DisasContext::rip_offset">rip_offset</a> = <a class="tu ref" href="#insn_const_size" title='insn_const_size' data-use='c' data-ref="insn_const_size">insn_const_size</a>(<a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>);</td></tr>
<tr><th id="4680">4680</th><td>                <a class="tu ref" href="#gen_lea_modrm" title='gen_lea_modrm' data-use='c' data-ref="gen_lea_modrm">gen_lea_modrm</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a>);</td></tr>
<tr><th id="4681">4681</th><td>                <a class="local col1 ref" href="#1191opreg" title='opreg' data-ref="1191opreg">opreg</a> = <a class="enum" href="#OR_TMP0" title='OR_TMP0' data-ref="OR_TMP0">OR_TMP0</a>;</td></tr>
<tr><th id="4682">4682</th><td>            } <b>else</b> {</td></tr>
<tr><th id="4683">4683</th><td>                <a class="local col1 ref" href="#1191opreg" title='opreg' data-ref="1191opreg">opreg</a> = <a class="local col8 ref" href="#1188rm" title='rm' data-ref="1188rm">rm</a>;</td></tr>
<tr><th id="4684">4684</th><td>            }</td></tr>
<tr><th id="4685">4685</th><td></td></tr>
<tr><th id="4686">4686</th><td>            <b>switch</b>(<a class="local col0 ref" href="#1180b" title='b' data-ref="1180b">b</a>) {</td></tr>
<tr><th id="4687">4687</th><td>            <b>default</b>:</td></tr>
<tr><th id="4688">4688</th><td>            <b>case</b> <var>0x80</var>:</td></tr>
<tr><th id="4689">4689</th><td>            <b>case</b> <var>0x81</var>:</td></tr>
<tr><th id="4690">4690</th><td>            <b>case</b> <var>0x82</var>:</td></tr>
<tr><th id="4691">4691</th><td>                <a class="local col8 ref" href="#1208val" title='val' data-ref="1208val">val</a> = <a class="tu ref" href="#insn_get" title='insn_get' data-use='c' data-ref="insn_get">insn_get</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>);</td></tr>
<tr><th id="4692">4692</th><td>                <b>break</b>;</td></tr>
<tr><th id="4693">4693</th><td>            <b>case</b> <var>0x83</var>:</td></tr>
<tr><th id="4694">4694</th><td>                <a class="local col8 ref" href="#1208val" title='val' data-ref="1208val">val</a> = (<a class="typedef" href="../../../include/stdint.h.html#int8_t" title='int8_t' data-type='signed char' data-ref="int8_t">int8_t</a>)<a class="tu ref" href="#insn_get" title='insn_get' data-use='c' data-ref="insn_get">insn_get</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_8" title='TCGMemOp::MO_8' data-ref="TCGMemOp::MO_8">MO_8</a>);</td></tr>
<tr><th id="4695">4695</th><td>                <b>break</b>;</td></tr>
<tr><th id="4696">4696</th><td>            }</td></tr>
<tr><th id="4697">4697</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#919" title="tcg_gen_movi_i64" data-ref="_M/tcg_gen_movi_tl">tcg_gen_movi_tl</a>(<a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>, <a class="local col8 ref" href="#1208val" title='val' data-ref="1208val">val</a>);</td></tr>
<tr><th id="4698">4698</th><td>            <a class="tu ref" href="#gen_op" title='gen_op' data-use='c' data-ref="gen_op">gen_op</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col0 ref" href="#1190op" title='op' data-ref="1190op">op</a>, <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="local col1 ref" href="#1191opreg" title='opreg' data-ref="1191opreg">opreg</a>);</td></tr>
<tr><th id="4699">4699</th><td>        }</td></tr>
<tr><th id="4700">4700</th><td>        <b>break</b>;</td></tr>
<tr><th id="4701">4701</th><td></td></tr>
<tr><th id="4702">4702</th><td>        <i>/**************************/</i></td></tr>
<tr><th id="4703">4703</th><td>        <i>/* inc, dec, and other misc arith */</i></td></tr>
<tr><th id="4704">4704</th><td>    <b>case</b> <var>0x40</var> ... <var>0x47</var>: <i>/* inc Gv */</i></td></tr>
<tr><th id="4705">4705</th><td>        <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a> = <a class="local col5 ref" href="#1185dflag" title='dflag' data-ref="1185dflag">dflag</a>;</td></tr>
<tr><th id="4706">4706</th><td>        <a class="tu ref" href="#gen_inc" title='gen_inc' data-use='c' data-ref="gen_inc">gen_inc</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="enum" href="#OR_EAX" title='OR_EAX' data-ref="OR_EAX">OR_EAX</a> + (<a class="local col0 ref" href="#1180b" title='b' data-ref="1180b">b</a> &amp; <var>7</var>), <var>1</var>);</td></tr>
<tr><th id="4707">4707</th><td>        <b>break</b>;</td></tr>
<tr><th id="4708">4708</th><td>    <b>case</b> <var>0x48</var> ... <var>0x4f</var>: <i>/* dec Gv */</i></td></tr>
<tr><th id="4709">4709</th><td>        <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a> = <a class="local col5 ref" href="#1185dflag" title='dflag' data-ref="1185dflag">dflag</a>;</td></tr>
<tr><th id="4710">4710</th><td>        <a class="tu ref" href="#gen_inc" title='gen_inc' data-use='c' data-ref="gen_inc">gen_inc</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="enum" href="#OR_EAX" title='OR_EAX' data-ref="OR_EAX">OR_EAX</a> + (<a class="local col0 ref" href="#1180b" title='b' data-ref="1180b">b</a> &amp; <var>7</var>), -<var>1</var>);</td></tr>
<tr><th id="4711">4711</th><td>        <b>break</b>;</td></tr>
<tr><th id="4712">4712</th><td>    <b>case</b> <var>0xf6</var>: <i>/* GRP3 */</i></td></tr>
<tr><th id="4713">4713</th><td>    <b>case</b> <var>0xf7</var>:</td></tr>
<tr><th id="4714">4714</th><td>        <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a> = <a class="tu ref" href="#mo_b_d" title='mo_b_d' data-use='c' data-ref="mo_b_d">mo_b_d</a>(<a class="local col0 ref" href="#1180b" title='b' data-ref="1180b">b</a>, <a class="local col5 ref" href="#1185dflag" title='dflag' data-ref="1185dflag">dflag</a>);</td></tr>
<tr><th id="4715">4715</th><td></td></tr>
<tr><th id="4716">4716</th><td>        <a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> = <a class="ref" href="../../include/exec/cpu_ldst_template.h.html#112" title='cpu_ldub_code' data-ref="cpu_ldub_code">cpu_ldub_code</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='w' data-ref="DisasContext::pc">pc</a>++);</td></tr>
<tr><th id="4717">4717</th><td>        <a class="local col9 ref" href="#1189mod" title='mod' data-ref="1189mod">mod</a> = (<a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> &gt;&gt; <var>6</var>) &amp; <var>3</var>;</td></tr>
<tr><th id="4718">4718</th><td>        <a class="local col8 ref" href="#1188rm" title='rm' data-ref="1188rm">rm</a> = (<a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> &amp; <var>7</var>) | <a class="macro" href="#45" title="((s)-&gt;rex_b)" data-ref="_M/REX_B">REX_B</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>);</td></tr>
<tr><th id="4719">4719</th><td>        <a class="local col0 ref" href="#1190op" title='op' data-ref="1190op">op</a> = (<a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> &gt;&gt; <var>3</var>) &amp; <var>7</var>;</td></tr>
<tr><th id="4720">4720</th><td>        <b>if</b> (<a class="local col9 ref" href="#1189mod" title='mod' data-ref="1189mod">mod</a> != <var>3</var>) {</td></tr>
<tr><th id="4721">4721</th><td>            <b>if</b> (<a class="local col0 ref" href="#1190op" title='op' data-ref="1190op">op</a> == <var>0</var>) {</td></tr>
<tr><th id="4722">4722</th><td>                <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::rip_offset" title='DisasContext::rip_offset' data-use='w' data-ref="DisasContext::rip_offset">rip_offset</a> = <a class="tu ref" href="#insn_const_size" title='insn_const_size' data-use='c' data-ref="insn_const_size">insn_const_size</a>(<a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>);</td></tr>
<tr><th id="4723">4723</th><td>            }</td></tr>
<tr><th id="4724">4724</th><td>            <a class="tu ref" href="#gen_lea_modrm" title='gen_lea_modrm' data-use='c' data-ref="gen_lea_modrm">gen_lea_modrm</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a>);</td></tr>
<tr><th id="4725">4725</th><td>            <i>/* For those below that handle locked memory, don't load here.  */</i></td></tr>
<tr><th id="4726">4726</th><td>            <b>if</b> (!(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::prefix" title='DisasContext::prefix' data-use='r' data-ref="DisasContext::prefix">prefix</a> &amp; <a class="macro" href="#37" title="0x04" data-ref="_M/PREFIX_LOCK">PREFIX_LOCK</a>)</td></tr>
<tr><th id="4727">4727</th><td>                || <a class="local col0 ref" href="#1190op" title='op' data-ref="1190op">op</a> != <var>2</var>) {</td></tr>
<tr><th id="4728">4728</th><td>                <a class="tu ref" href="#gen_op_ld_v" title='gen_op_ld_v' data-use='c' data-ref="gen_op_ld_v">gen_op_ld_v</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>);</td></tr>
<tr><th id="4729">4729</th><td>            }</td></tr>
<tr><th id="4730">4730</th><td>        } <b>else</b> {</td></tr>
<tr><th id="4731">4731</th><td>            <a class="tu ref" href="#gen_op_mov_v_reg" title='gen_op_mov_v_reg' data-use='c' data-ref="gen_op_mov_v_reg">gen_op_mov_v_reg</a>(<a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="local col8 ref" href="#1188rm" title='rm' data-ref="1188rm">rm</a>);</td></tr>
<tr><th id="4732">4732</th><td>        }</td></tr>
<tr><th id="4733">4733</th><td></td></tr>
<tr><th id="4734">4734</th><td>        <b>switch</b>(<a class="local col0 ref" href="#1190op" title='op' data-ref="1190op">op</a>) {</td></tr>
<tr><th id="4735">4735</th><td>        <b>case</b> <var>0</var>: <i>/* test */</i></td></tr>
<tr><th id="4736">4736</th><td>            <a class="local col2 ref" href="#1192val" title='val' data-ref="1192val">val</a> = <a class="tu ref" href="#insn_get" title='insn_get' data-use='c' data-ref="insn_get">insn_get</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>);</td></tr>
<tr><th id="4737">4737</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#919" title="tcg_gen_movi_i64" data-ref="_M/tcg_gen_movi_tl">tcg_gen_movi_tl</a>(<a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>, <a class="local col2 ref" href="#1192val" title='val' data-ref="1192val">val</a>);</td></tr>
<tr><th id="4738">4738</th><td>            <a class="tu ref" href="#gen_op_testl_T0_T1_cc" title='gen_op_testl_T0_T1_cc' data-use='c' data-ref="gen_op_testl_T0_T1_cc">gen_op_testl_T0_T1_cc</a>();</td></tr>
<tr><th id="4739">4739</th><td>            <a class="tu ref" href="#set_cc_op" title='set_cc_op' data-use='c' data-ref="set_cc_op">set_cc_op</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="enum" href="cpu.h.html#CC_OP_LOGICB" title='CC_OP_LOGICB' data-ref="CC_OP_LOGICB">CC_OP_LOGICB</a> + <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>);</td></tr>
<tr><th id="4740">4740</th><td>            <b>break</b>;</td></tr>
<tr><th id="4741">4741</th><td>        <b>case</b> <var>2</var>: <i>/* not */</i></td></tr>
<tr><th id="4742">4742</th><td>            <b>if</b> (<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::prefix" title='DisasContext::prefix' data-use='r' data-ref="DisasContext::prefix">prefix</a> &amp; <a class="macro" href="#37" title="0x04" data-ref="_M/PREFIX_LOCK">PREFIX_LOCK</a>) {</td></tr>
<tr><th id="4743">4743</th><td>                <b>if</b> (<a class="local col9 ref" href="#1189mod" title='mod' data-ref="1189mod">mod</a> == <var>3</var>) {</td></tr>
<tr><th id="4744">4744</th><td>                    <b>goto</b> <a class="lbl" href="#1198illegal_op" data-ref="1198illegal_op">illegal_op</a>;</td></tr>
<tr><th id="4745">4745</th><td>                }</td></tr>
<tr><th id="4746">4746</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#919" title="tcg_gen_movi_i64" data-ref="_M/tcg_gen_movi_tl">tcg_gen_movi_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, ~<var>0</var>);</td></tr>
<tr><th id="4747">4747</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#1015" title="tcg_gen_atomic_xor_fetch_i64" data-ref="_M/tcg_gen_atomic_xor_fetch_tl">tcg_gen_atomic_xor_fetch_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>,</td></tr>
<tr><th id="4748">4748</th><td>                                            <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::mem_index" title='DisasContext::mem_index' data-use='r' data-ref="DisasContext::mem_index">mem_index</a>, <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a> | <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_LE" title='TCGMemOp::MO_LE' data-ref="TCGMemOp::MO_LE">MO_LE</a>);</td></tr>
<tr><th id="4749">4749</th><td>            } <b>else</b> {</td></tr>
<tr><th id="4750">4750</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#944" title="tcg_gen_not_i64" data-ref="_M/tcg_gen_not_tl">tcg_gen_not_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="4751">4751</th><td>                <b>if</b> (<a class="local col9 ref" href="#1189mod" title='mod' data-ref="1189mod">mod</a> != <var>3</var>) {</td></tr>
<tr><th id="4752">4752</th><td>                    <a class="tu ref" href="#gen_op_st_v" title='gen_op_st_v' data-use='c' data-ref="gen_op_st_v">gen_op_st_v</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>);</td></tr>
<tr><th id="4753">4753</th><td>                } <b>else</b> {</td></tr>
<tr><th id="4754">4754</th><td>                    <a class="tu ref" href="#gen_op_mov_reg_v" title='gen_op_mov_reg_v' data-use='c' data-ref="gen_op_mov_reg_v">gen_op_mov_reg_v</a>(<a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="local col8 ref" href="#1188rm" title='rm' data-ref="1188rm">rm</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="4755">4755</th><td>                }</td></tr>
<tr><th id="4756">4756</th><td>            }</td></tr>
<tr><th id="4757">4757</th><td>            <b>break</b>;</td></tr>
<tr><th id="4758">4758</th><td>        <b>case</b> <var>3</var>: <i>/* neg */</i></td></tr>
<tr><th id="4759">4759</th><td>            <b>if</b> (<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::prefix" title='DisasContext::prefix' data-use='r' data-ref="DisasContext::prefix">prefix</a> &amp; <a class="macro" href="#37" title="0x04" data-ref="_M/PREFIX_LOCK">PREFIX_LOCK</a>) {</td></tr>
<tr><th id="4760">4760</th><td>                <a class="typedef" href="../../tcg/tcg.h.html#TCGLabel" title='TCGLabel' data-type='struct TCGLabel' data-ref="TCGLabel">TCGLabel</a> *<dfn class="local col9 decl" id="1209label1" title='label1' data-type='TCGLabel *' data-ref="1209label1">label1</dfn>;</td></tr>
<tr><th id="4761">4761</th><td>                <a class="macro" href="../../tcg/tcg.h.html#438" title="TCGv_i64" data-ref="_M/TCGv">TCGv</a> <dfn class="local col0 decl" id="1210a0" title='a0' data-type='TCGv_i64' data-ref="1210a0">a0</dfn>, <dfn class="local col1 decl" id="1211t0" title='t0' data-type='TCGv_i64' data-ref="1211t0">t0</dfn>, <dfn class="local col2 decl" id="1212t1" title='t1' data-type='TCGv_i64' data-ref="1212t1">t1</dfn>, <dfn class="local col3 decl" id="1213t2" title='t2' data-type='TCGv_i64' data-ref="1213t2">t2</dfn>;</td></tr>
<tr><th id="4762">4762</th><td></td></tr>
<tr><th id="4763">4763</th><td>                <b>if</b> (<a class="local col9 ref" href="#1189mod" title='mod' data-ref="1189mod">mod</a> == <var>3</var>) {</td></tr>
<tr><th id="4764">4764</th><td>                    <b>goto</b> <a class="lbl" href="#1198illegal_op" data-ref="1198illegal_op">illegal_op</a>;</td></tr>
<tr><th id="4765">4765</th><td>                }</td></tr>
<tr><th id="4766">4766</th><td>                <a class="local col0 ref" href="#1210a0" title='a0' data-ref="1210a0">a0</a> = <a class="macro" href="../../tcg/tcg-op.h.html#825" title="tcg_temp_local_new_i64()" data-ref="_M/tcg_temp_local_new">tcg_temp_local_new</a>();</td></tr>
<tr><th id="4767">4767</th><td>                <a class="local col1 ref" href="#1211t0" title='t0' data-ref="1211t0">t0</a> = <a class="macro" href="../../tcg/tcg-op.h.html#825" title="tcg_temp_local_new_i64()" data-ref="_M/tcg_temp_local_new">tcg_temp_local_new</a>();</td></tr>
<tr><th id="4768">4768</th><td>                <a class="local col9 ref" href="#1209label1" title='label1' data-ref="1209label1">label1</a> = <a class="ref" href="../../tcg/tcg.h.html#gen_new_label" title='gen_new_label' data-ref="gen_new_label">gen_new_label</a>();</td></tr>
<tr><th id="4769">4769</th><td></td></tr>
<tr><th id="4770">4770</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#920" title="tcg_gen_mov_i64" data-ref="_M/tcg_gen_mov_tl">tcg_gen_mov_tl</a>(<a class="local col0 ref" href="#1210a0" title='a0' data-ref="1210a0">a0</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>);</td></tr>
<tr><th id="4771">4771</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#920" title="tcg_gen_mov_i64" data-ref="_M/tcg_gen_mov_tl">tcg_gen_mov_tl</a>(<a class="local col1 ref" href="#1211t0" title='t0' data-ref="1211t0">t0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="4772">4772</th><td></td></tr>
<tr><th id="4773">4773</th><td>                <a class="ref" href="../../tcg/tcg-op.h.html#gen_set_label" title='gen_set_label' data-ref="gen_set_label">gen_set_label</a>(<a class="local col9 ref" href="#1209label1" title='label1' data-ref="1209label1">label1</a>);</td></tr>
<tr><th id="4774">4774</th><td>                <a class="local col2 ref" href="#1212t1" title='t1' data-ref="1212t1">t1</a> = <a class="macro" href="../../tcg/tcg-op.h.html#822" title="tcg_temp_new_i64()" data-ref="_M/tcg_temp_new">tcg_temp_new</a>();</td></tr>
<tr><th id="4775">4775</th><td>                <a class="local col3 ref" href="#1213t2" title='t2' data-ref="1213t2">t2</a> = <a class="macro" href="../../tcg/tcg-op.h.html#822" title="tcg_temp_new_i64()" data-ref="_M/tcg_temp_new">tcg_temp_new</a>();</td></tr>
<tr><th id="4776">4776</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#920" title="tcg_gen_mov_i64" data-ref="_M/tcg_gen_mov_tl">tcg_gen_mov_tl</a>(<a class="local col3 ref" href="#1213t2" title='t2' data-ref="1213t2">t2</a>, <a class="local col1 ref" href="#1211t0" title='t0' data-ref="1211t0">t0</a>);</td></tr>
<tr><th id="4777">4777</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#935" title="tcg_gen_neg_i64" data-ref="_M/tcg_gen_neg_tl">tcg_gen_neg_tl</a>(<a class="local col2 ref" href="#1212t1" title='t1' data-ref="1212t1">t1</a>, <a class="local col1 ref" href="#1211t0" title='t0' data-ref="1211t0">t0</a>);</td></tr>
<tr><th id="4778">4778</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#1006" title="tcg_gen_atomic_cmpxchg_i64" data-ref="_M/tcg_gen_atomic_cmpxchg_tl">tcg_gen_atomic_cmpxchg_tl</a>(<a class="local col1 ref" href="#1211t0" title='t0' data-ref="1211t0">t0</a>, <a class="local col0 ref" href="#1210a0" title='a0' data-ref="1210a0">a0</a>, <a class="local col1 ref" href="#1211t0" title='t0' data-ref="1211t0">t0</a>, <a class="local col2 ref" href="#1212t1" title='t1' data-ref="1212t1">t1</a>,</td></tr>
<tr><th id="4779">4779</th><td>                                          <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::mem_index" title='DisasContext::mem_index' data-use='r' data-ref="DisasContext::mem_index">mem_index</a>, <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a> | <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_LE" title='TCGMemOp::MO_LE' data-ref="TCGMemOp::MO_LE">MO_LE</a>);</td></tr>
<tr><th id="4780">4780</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#826" title="tcg_temp_free_i64" data-ref="_M/tcg_temp_free">tcg_temp_free</a>(<a class="local col2 ref" href="#1212t1" title='t1' data-ref="1212t1">t1</a>);</td></tr>
<tr><th id="4781">4781</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#951" title="tcg_gen_brcond_i64" data-ref="_M/tcg_gen_brcond_tl">tcg_gen_brcond_tl</a>(<a class="enum" href="../../tcg/tcg.h.html#TCG_COND_NE" title='TCG_COND_NE' data-ref="TCG_COND_NE">TCG_COND_NE</a>, <a class="local col1 ref" href="#1211t0" title='t0' data-ref="1211t0">t0</a>, <a class="local col3 ref" href="#1213t2" title='t2' data-ref="1213t2">t2</a>, <a class="local col9 ref" href="#1209label1" title='label1' data-ref="1209label1">label1</a>);</td></tr>
<tr><th id="4782">4782</th><td></td></tr>
<tr><th id="4783">4783</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#826" title="tcg_temp_free_i64" data-ref="_M/tcg_temp_free">tcg_temp_free</a>(<a class="local col3 ref" href="#1213t2" title='t2' data-ref="1213t2">t2</a>);</td></tr>
<tr><th id="4784">4784</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#826" title="tcg_temp_free_i64" data-ref="_M/tcg_temp_free">tcg_temp_free</a>(<a class="local col0 ref" href="#1210a0" title='a0' data-ref="1210a0">a0</a>);</td></tr>
<tr><th id="4785">4785</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#920" title="tcg_gen_mov_i64" data-ref="_M/tcg_gen_mov_tl">tcg_gen_mov_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="local col1 ref" href="#1211t0" title='t0' data-ref="1211t0">t0</a>);</td></tr>
<tr><th id="4786">4786</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#826" title="tcg_temp_free_i64" data-ref="_M/tcg_temp_free">tcg_temp_free</a>(<a class="local col1 ref" href="#1211t0" title='t0' data-ref="1211t0">t0</a>);</td></tr>
<tr><th id="4787">4787</th><td>            } <b>else</b> {</td></tr>
<tr><th id="4788">4788</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#935" title="tcg_gen_neg_i64" data-ref="_M/tcg_gen_neg_tl">tcg_gen_neg_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="4789">4789</th><td>                <b>if</b> (<a class="local col9 ref" href="#1189mod" title='mod' data-ref="1189mod">mod</a> != <var>3</var>) {</td></tr>
<tr><th id="4790">4790</th><td>                    <a class="tu ref" href="#gen_op_st_v" title='gen_op_st_v' data-use='c' data-ref="gen_op_st_v">gen_op_st_v</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>);</td></tr>
<tr><th id="4791">4791</th><td>                } <b>else</b> {</td></tr>
<tr><th id="4792">4792</th><td>                    <a class="tu ref" href="#gen_op_mov_reg_v" title='gen_op_mov_reg_v' data-use='c' data-ref="gen_op_mov_reg_v">gen_op_mov_reg_v</a>(<a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="local col8 ref" href="#1188rm" title='rm' data-ref="1188rm">rm</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="4793">4793</th><td>                }</td></tr>
<tr><th id="4794">4794</th><td>            }</td></tr>
<tr><th id="4795">4795</th><td>            <a class="tu ref" href="#gen_op_update_neg_cc" title='gen_op_update_neg_cc' data-use='c' data-ref="gen_op_update_neg_cc">gen_op_update_neg_cc</a>();</td></tr>
<tr><th id="4796">4796</th><td>            <a class="tu ref" href="#set_cc_op" title='set_cc_op' data-use='c' data-ref="set_cc_op">set_cc_op</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="enum" href="cpu.h.html#CC_OP_SUBB" title='CC_OP_SUBB' data-ref="CC_OP_SUBB">CC_OP_SUBB</a> + <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>);</td></tr>
<tr><th id="4797">4797</th><td>            <b>break</b>;</td></tr>
<tr><th id="4798">4798</th><td>        <b>case</b> <var>4</var>: <i>/* mul */</i></td></tr>
<tr><th id="4799">4799</th><td>            <b>switch</b>(<a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>) {</td></tr>
<tr><th id="4800">4800</th><td>            <b>case</b> <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_8" title='TCGMemOp::MO_8' data-ref="TCGMemOp::MO_8">MO_8</a>:</td></tr>
<tr><th id="4801">4801</th><td>                <a class="tu ref" href="#gen_op_mov_v_reg" title='gen_op_mov_v_reg' data-use='c' data-ref="gen_op_mov_v_reg">gen_op_mov_v_reg</a>(<a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_8" title='TCGMemOp::MO_8' data-ref="TCGMemOp::MO_8">MO_8</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>, <a class="macro" href="cpu.h.html#59" title="0" data-ref="_M/R_EAX">R_EAX</a>);</td></tr>
<tr><th id="4802">4802</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#968" title="tcg_gen_ext8u_i64" data-ref="_M/tcg_gen_ext8u_tl">tcg_gen_ext8u_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="4803">4803</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#968" title="tcg_gen_ext8u_i64" data-ref="_M/tcg_gen_ext8u_tl">tcg_gen_ext8u_tl</a>(<a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>);</td></tr>
<tr><th id="4804">4804</th><td>                <i>/* XXX: use 32 bit mul which could be faster */</i></td></tr>
<tr><th id="4805">4805</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#955" title="tcg_gen_mul_i64" data-ref="_M/tcg_gen_mul_tl">tcg_gen_mul_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>);</td></tr>
<tr><th id="4806">4806</th><td>                <a class="tu ref" href="#gen_op_mov_reg_v" title='gen_op_mov_reg_v' data-use='c' data-ref="gen_op_mov_reg_v">gen_op_mov_reg_v</a>(<a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_16" title='TCGMemOp::MO_16' data-ref="TCGMemOp::MO_16">MO_16</a>, <a class="macro" href="cpu.h.html#59" title="0" data-ref="_M/R_EAX">R_EAX</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="4807">4807</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#920" title="tcg_gen_mov_i64" data-ref="_M/tcg_gen_mov_tl">tcg_gen_mov_tl</a>(<a class="tu ref" href="#cpu_cc_dst" title='cpu_cc_dst' data-use='r' data-ref="cpu_cc_dst">cpu_cc_dst</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="4808">4808</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#939" title="tcg_gen_andi_i64" data-ref="_M/tcg_gen_andi_tl">tcg_gen_andi_tl</a>(<a class="tu ref" href="#cpu_cc_src" title='cpu_cc_src' data-use='r' data-ref="cpu_cc_src">cpu_cc_src</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <var>0xff00</var>);</td></tr>
<tr><th id="4809">4809</th><td>                <a class="tu ref" href="#set_cc_op" title='set_cc_op' data-use='c' data-ref="set_cc_op">set_cc_op</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="enum" href="cpu.h.html#CC_OP_MULB" title='CC_OP_MULB' data-ref="CC_OP_MULB">CC_OP_MULB</a>);</td></tr>
<tr><th id="4810">4810</th><td>                <b>break</b>;</td></tr>
<tr><th id="4811">4811</th><td>            <b>case</b> <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_16" title='TCGMemOp::MO_16' data-ref="TCGMemOp::MO_16">MO_16</a>:</td></tr>
<tr><th id="4812">4812</th><td>                <a class="tu ref" href="#gen_op_mov_v_reg" title='gen_op_mov_v_reg' data-use='c' data-ref="gen_op_mov_v_reg">gen_op_mov_v_reg</a>(<a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_16" title='TCGMemOp::MO_16' data-ref="TCGMemOp::MO_16">MO_16</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>, <a class="macro" href="cpu.h.html#59" title="0" data-ref="_M/R_EAX">R_EAX</a>);</td></tr>
<tr><th id="4813">4813</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#970" title="tcg_gen_ext16u_i64" data-ref="_M/tcg_gen_ext16u_tl">tcg_gen_ext16u_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="4814">4814</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#970" title="tcg_gen_ext16u_i64" data-ref="_M/tcg_gen_ext16u_tl">tcg_gen_ext16u_tl</a>(<a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>);</td></tr>
<tr><th id="4815">4815</th><td>                <i>/* XXX: use 32 bit mul which could be faster */</i></td></tr>
<tr><th id="4816">4816</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#955" title="tcg_gen_mul_i64" data-ref="_M/tcg_gen_mul_tl">tcg_gen_mul_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>);</td></tr>
<tr><th id="4817">4817</th><td>                <a class="tu ref" href="#gen_op_mov_reg_v" title='gen_op_mov_reg_v' data-use='c' data-ref="gen_op_mov_reg_v">gen_op_mov_reg_v</a>(<a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_16" title='TCGMemOp::MO_16' data-ref="TCGMemOp::MO_16">MO_16</a>, <a class="macro" href="cpu.h.html#59" title="0" data-ref="_M/R_EAX">R_EAX</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="4818">4818</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#920" title="tcg_gen_mov_i64" data-ref="_M/tcg_gen_mov_tl">tcg_gen_mov_tl</a>(<a class="tu ref" href="#cpu_cc_dst" title='cpu_cc_dst' data-use='r' data-ref="cpu_cc_dst">cpu_cc_dst</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="4819">4819</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#948" title="tcg_gen_shri_i64" data-ref="_M/tcg_gen_shri_tl">tcg_gen_shri_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <var>16</var>);</td></tr>
<tr><th id="4820">4820</th><td>                <a class="tu ref" href="#gen_op_mov_reg_v" title='gen_op_mov_reg_v' data-use='c' data-ref="gen_op_mov_reg_v">gen_op_mov_reg_v</a>(<a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_16" title='TCGMemOp::MO_16' data-ref="TCGMemOp::MO_16">MO_16</a>, <a class="macro" href="cpu.h.html#61" title="2" data-ref="_M/R_EDX">R_EDX</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="4821">4821</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#920" title="tcg_gen_mov_i64" data-ref="_M/tcg_gen_mov_tl">tcg_gen_mov_tl</a>(<a class="tu ref" href="#cpu_cc_src" title='cpu_cc_src' data-use='r' data-ref="cpu_cc_src">cpu_cc_src</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="4822">4822</th><td>                <a class="tu ref" href="#set_cc_op" title='set_cc_op' data-use='c' data-ref="set_cc_op">set_cc_op</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="enum" href="cpu.h.html#CC_OP_MULW" title='CC_OP_MULW' data-ref="CC_OP_MULW">CC_OP_MULW</a>);</td></tr>
<tr><th id="4823">4823</th><td>                <b>break</b>;</td></tr>
<tr><th id="4824">4824</th><td>            <b>default</b>:</td></tr>
<tr><th id="4825">4825</th><td>            <b>case</b> <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_32" title='TCGMemOp::MO_32' data-ref="TCGMemOp::MO_32">MO_32</a>:</td></tr>
<tr><th id="4826">4826</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#962" title="tcg_gen_extrl_i64_i32" data-ref="_M/tcg_gen_trunc_tl_i32">tcg_gen_trunc_tl_i32</a>(<a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="4827">4827</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#962" title="tcg_gen_extrl_i64_i32" data-ref="_M/tcg_gen_trunc_tl_i32">tcg_gen_trunc_tl_i32</a>(<a class="tu ref" href="#cpu_tmp3_i32" title='cpu_tmp3_i32' data-use='r' data-ref="cpu_tmp3_i32">cpu_tmp3_i32</a>, <a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="macro" href="cpu.h.html#59" title="0" data-ref="_M/R_EAX">R_EAX</a>]);</td></tr>
<tr><th id="4828">4828</th><td>                <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_mulu2_i32" title='tcg_gen_mulu2_i32' data-ref="tcg_gen_mulu2_i32">tcg_gen_mulu2_i32</a>(<a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <a class="tu ref" href="#cpu_tmp3_i32" title='cpu_tmp3_i32' data-use='r' data-ref="cpu_tmp3_i32">cpu_tmp3_i32</a>,</td></tr>
<tr><th id="4829">4829</th><td>                                  <a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <a class="tu ref" href="#cpu_tmp3_i32" title='cpu_tmp3_i32' data-use='r' data-ref="cpu_tmp3_i32">cpu_tmp3_i32</a>);</td></tr>
<tr><th id="4830">4830</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#964" title="tcg_gen_extu_i32_i64" data-ref="_M/tcg_gen_extu_i32_tl">tcg_gen_extu_i32_tl</a>(<a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="macro" href="cpu.h.html#59" title="0" data-ref="_M/R_EAX">R_EAX</a>], <a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>);</td></tr>
<tr><th id="4831">4831</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#964" title="tcg_gen_extu_i32_i64" data-ref="_M/tcg_gen_extu_i32_tl">tcg_gen_extu_i32_tl</a>(<a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="macro" href="cpu.h.html#61" title="2" data-ref="_M/R_EDX">R_EDX</a>], <a class="tu ref" href="#cpu_tmp3_i32" title='cpu_tmp3_i32' data-use='r' data-ref="cpu_tmp3_i32">cpu_tmp3_i32</a>);</td></tr>
<tr><th id="4832">4832</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#920" title="tcg_gen_mov_i64" data-ref="_M/tcg_gen_mov_tl">tcg_gen_mov_tl</a>(<a class="tu ref" href="#cpu_cc_dst" title='cpu_cc_dst' data-use='r' data-ref="cpu_cc_dst">cpu_cc_dst</a>, <a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="macro" href="cpu.h.html#59" title="0" data-ref="_M/R_EAX">R_EAX</a>]);</td></tr>
<tr><th id="4833">4833</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#920" title="tcg_gen_mov_i64" data-ref="_M/tcg_gen_mov_tl">tcg_gen_mov_tl</a>(<a class="tu ref" href="#cpu_cc_src" title='cpu_cc_src' data-use='r' data-ref="cpu_cc_src">cpu_cc_src</a>, <a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="macro" href="cpu.h.html#61" title="2" data-ref="_M/R_EDX">R_EDX</a>]);</td></tr>
<tr><th id="4834">4834</th><td>                <a class="tu ref" href="#set_cc_op" title='set_cc_op' data-use='c' data-ref="set_cc_op">set_cc_op</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="enum" href="cpu.h.html#CC_OP_MULL" title='CC_OP_MULL' data-ref="CC_OP_MULL">CC_OP_MULL</a>);</td></tr>
<tr><th id="4835">4835</th><td>                <b>break</b>;</td></tr>
<tr><th id="4836">4836</th><td><u>#<span data-ppcond="4836">ifdef</span> <a class="macro" href="../../x86_64-softmmu/config-target.h.html#2" data-ref="_M/TARGET_X86_64">TARGET_X86_64</a></u></td></tr>
<tr><th id="4837">4837</th><td>            <b>case</b> <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_64" title='TCGMemOp::MO_64' data-ref="TCGMemOp::MO_64">MO_64</a>:</td></tr>
<tr><th id="4838">4838</th><td>                <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_mulu2_i64" title='tcg_gen_mulu2_i64' data-ref="tcg_gen_mulu2_i64">tcg_gen_mulu2_i64</a>(<a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="macro" href="cpu.h.html#59" title="0" data-ref="_M/R_EAX">R_EAX</a>], <a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="macro" href="cpu.h.html#61" title="2" data-ref="_M/R_EDX">R_EDX</a>],</td></tr>
<tr><th id="4839">4839</th><td>                                  <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="macro" href="cpu.h.html#59" title="0" data-ref="_M/R_EAX">R_EAX</a>]);</td></tr>
<tr><th id="4840">4840</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#920" title="tcg_gen_mov_i64" data-ref="_M/tcg_gen_mov_tl">tcg_gen_mov_tl</a>(<a class="tu ref" href="#cpu_cc_dst" title='cpu_cc_dst' data-use='r' data-ref="cpu_cc_dst">cpu_cc_dst</a>, <a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="macro" href="cpu.h.html#59" title="0" data-ref="_M/R_EAX">R_EAX</a>]);</td></tr>
<tr><th id="4841">4841</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#920" title="tcg_gen_mov_i64" data-ref="_M/tcg_gen_mov_tl">tcg_gen_mov_tl</a>(<a class="tu ref" href="#cpu_cc_src" title='cpu_cc_src' data-use='r' data-ref="cpu_cc_src">cpu_cc_src</a>, <a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="macro" href="cpu.h.html#61" title="2" data-ref="_M/R_EDX">R_EDX</a>]);</td></tr>
<tr><th id="4842">4842</th><td>                <a class="tu ref" href="#set_cc_op" title='set_cc_op' data-use='c' data-ref="set_cc_op">set_cc_op</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="enum" href="cpu.h.html#CC_OP_MULQ" title='CC_OP_MULQ' data-ref="CC_OP_MULQ">CC_OP_MULQ</a>);</td></tr>
<tr><th id="4843">4843</th><td>                <b>break</b>;</td></tr>
<tr><th id="4844">4844</th><td><u>#<span data-ppcond="4836">endif</span></u></td></tr>
<tr><th id="4845">4845</th><td>            }</td></tr>
<tr><th id="4846">4846</th><td>            <b>break</b>;</td></tr>
<tr><th id="4847">4847</th><td>        <b>case</b> <var>5</var>: <i>/* imul */</i></td></tr>
<tr><th id="4848">4848</th><td>            <b>switch</b>(<a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>) {</td></tr>
<tr><th id="4849">4849</th><td>            <b>case</b> <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_8" title='TCGMemOp::MO_8' data-ref="TCGMemOp::MO_8">MO_8</a>:</td></tr>
<tr><th id="4850">4850</th><td>                <a class="tu ref" href="#gen_op_mov_v_reg" title='gen_op_mov_v_reg' data-use='c' data-ref="gen_op_mov_v_reg">gen_op_mov_v_reg</a>(<a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_8" title='TCGMemOp::MO_8' data-ref="TCGMemOp::MO_8">MO_8</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>, <a class="macro" href="cpu.h.html#59" title="0" data-ref="_M/R_EAX">R_EAX</a>);</td></tr>
<tr><th id="4851">4851</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#969" title="tcg_gen_ext8s_i64" data-ref="_M/tcg_gen_ext8s_tl">tcg_gen_ext8s_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="4852">4852</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#969" title="tcg_gen_ext8s_i64" data-ref="_M/tcg_gen_ext8s_tl">tcg_gen_ext8s_tl</a>(<a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>);</td></tr>
<tr><th id="4853">4853</th><td>                <i>/* XXX: use 32 bit mul which could be faster */</i></td></tr>
<tr><th id="4854">4854</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#955" title="tcg_gen_mul_i64" data-ref="_M/tcg_gen_mul_tl">tcg_gen_mul_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>);</td></tr>
<tr><th id="4855">4855</th><td>                <a class="tu ref" href="#gen_op_mov_reg_v" title='gen_op_mov_reg_v' data-use='c' data-ref="gen_op_mov_reg_v">gen_op_mov_reg_v</a>(<a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_16" title='TCGMemOp::MO_16' data-ref="TCGMemOp::MO_16">MO_16</a>, <a class="macro" href="cpu.h.html#59" title="0" data-ref="_M/R_EAX">R_EAX</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="4856">4856</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#920" title="tcg_gen_mov_i64" data-ref="_M/tcg_gen_mov_tl">tcg_gen_mov_tl</a>(<a class="tu ref" href="#cpu_cc_dst" title='cpu_cc_dst' data-use='r' data-ref="cpu_cc_dst">cpu_cc_dst</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="4857">4857</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#969" title="tcg_gen_ext8s_i64" data-ref="_M/tcg_gen_ext8s_tl">tcg_gen_ext8s_tl</a>(<a class="tu ref" href="#cpu_tmp0" title='cpu_tmp0' data-use='r' data-ref="cpu_tmp0">cpu_tmp0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="4858">4858</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#934" title="tcg_gen_sub_i64" data-ref="_M/tcg_gen_sub_tl">tcg_gen_sub_tl</a>(<a class="tu ref" href="#cpu_cc_src" title='cpu_cc_src' data-use='r' data-ref="cpu_cc_src">cpu_cc_src</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_tmp0" title='cpu_tmp0' data-use='r' data-ref="cpu_tmp0">cpu_tmp0</a>);</td></tr>
<tr><th id="4859">4859</th><td>                <a class="tu ref" href="#set_cc_op" title='set_cc_op' data-use='c' data-ref="set_cc_op">set_cc_op</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="enum" href="cpu.h.html#CC_OP_MULB" title='CC_OP_MULB' data-ref="CC_OP_MULB">CC_OP_MULB</a>);</td></tr>
<tr><th id="4860">4860</th><td>                <b>break</b>;</td></tr>
<tr><th id="4861">4861</th><td>            <b>case</b> <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_16" title='TCGMemOp::MO_16' data-ref="TCGMemOp::MO_16">MO_16</a>:</td></tr>
<tr><th id="4862">4862</th><td>                <a class="tu ref" href="#gen_op_mov_v_reg" title='gen_op_mov_v_reg' data-use='c' data-ref="gen_op_mov_v_reg">gen_op_mov_v_reg</a>(<a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_16" title='TCGMemOp::MO_16' data-ref="TCGMemOp::MO_16">MO_16</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>, <a class="macro" href="cpu.h.html#59" title="0" data-ref="_M/R_EAX">R_EAX</a>);</td></tr>
<tr><th id="4863">4863</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#971" title="tcg_gen_ext16s_i64" data-ref="_M/tcg_gen_ext16s_tl">tcg_gen_ext16s_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="4864">4864</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#971" title="tcg_gen_ext16s_i64" data-ref="_M/tcg_gen_ext16s_tl">tcg_gen_ext16s_tl</a>(<a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>);</td></tr>
<tr><th id="4865">4865</th><td>                <i>/* XXX: use 32 bit mul which could be faster */</i></td></tr>
<tr><th id="4866">4866</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#955" title="tcg_gen_mul_i64" data-ref="_M/tcg_gen_mul_tl">tcg_gen_mul_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>);</td></tr>
<tr><th id="4867">4867</th><td>                <a class="tu ref" href="#gen_op_mov_reg_v" title='gen_op_mov_reg_v' data-use='c' data-ref="gen_op_mov_reg_v">gen_op_mov_reg_v</a>(<a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_16" title='TCGMemOp::MO_16' data-ref="TCGMemOp::MO_16">MO_16</a>, <a class="macro" href="cpu.h.html#59" title="0" data-ref="_M/R_EAX">R_EAX</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="4868">4868</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#920" title="tcg_gen_mov_i64" data-ref="_M/tcg_gen_mov_tl">tcg_gen_mov_tl</a>(<a class="tu ref" href="#cpu_cc_dst" title='cpu_cc_dst' data-use='r' data-ref="cpu_cc_dst">cpu_cc_dst</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="4869">4869</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#971" title="tcg_gen_ext16s_i64" data-ref="_M/tcg_gen_ext16s_tl">tcg_gen_ext16s_tl</a>(<a class="tu ref" href="#cpu_tmp0" title='cpu_tmp0' data-use='r' data-ref="cpu_tmp0">cpu_tmp0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="4870">4870</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#934" title="tcg_gen_sub_i64" data-ref="_M/tcg_gen_sub_tl">tcg_gen_sub_tl</a>(<a class="tu ref" href="#cpu_cc_src" title='cpu_cc_src' data-use='r' data-ref="cpu_cc_src">cpu_cc_src</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_tmp0" title='cpu_tmp0' data-use='r' data-ref="cpu_tmp0">cpu_tmp0</a>);</td></tr>
<tr><th id="4871">4871</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#948" title="tcg_gen_shri_i64" data-ref="_M/tcg_gen_shri_tl">tcg_gen_shri_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <var>16</var>);</td></tr>
<tr><th id="4872">4872</th><td>                <a class="tu ref" href="#gen_op_mov_reg_v" title='gen_op_mov_reg_v' data-use='c' data-ref="gen_op_mov_reg_v">gen_op_mov_reg_v</a>(<a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_16" title='TCGMemOp::MO_16' data-ref="TCGMemOp::MO_16">MO_16</a>, <a class="macro" href="cpu.h.html#61" title="2" data-ref="_M/R_EDX">R_EDX</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="4873">4873</th><td>                <a class="tu ref" href="#set_cc_op" title='set_cc_op' data-use='c' data-ref="set_cc_op">set_cc_op</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="enum" href="cpu.h.html#CC_OP_MULW" title='CC_OP_MULW' data-ref="CC_OP_MULW">CC_OP_MULW</a>);</td></tr>
<tr><th id="4874">4874</th><td>                <b>break</b>;</td></tr>
<tr><th id="4875">4875</th><td>            <b>default</b>:</td></tr>
<tr><th id="4876">4876</th><td>            <b>case</b> <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_32" title='TCGMemOp::MO_32' data-ref="TCGMemOp::MO_32">MO_32</a>:</td></tr>
<tr><th id="4877">4877</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#962" title="tcg_gen_extrl_i64_i32" data-ref="_M/tcg_gen_trunc_tl_i32">tcg_gen_trunc_tl_i32</a>(<a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="4878">4878</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#962" title="tcg_gen_extrl_i64_i32" data-ref="_M/tcg_gen_trunc_tl_i32">tcg_gen_trunc_tl_i32</a>(<a class="tu ref" href="#cpu_tmp3_i32" title='cpu_tmp3_i32' data-use='r' data-ref="cpu_tmp3_i32">cpu_tmp3_i32</a>, <a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="macro" href="cpu.h.html#59" title="0" data-ref="_M/R_EAX">R_EAX</a>]);</td></tr>
<tr><th id="4879">4879</th><td>                <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_muls2_i32" title='tcg_gen_muls2_i32' data-ref="tcg_gen_muls2_i32">tcg_gen_muls2_i32</a>(<a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <a class="tu ref" href="#cpu_tmp3_i32" title='cpu_tmp3_i32' data-use='r' data-ref="cpu_tmp3_i32">cpu_tmp3_i32</a>,</td></tr>
<tr><th id="4880">4880</th><td>                                  <a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <a class="tu ref" href="#cpu_tmp3_i32" title='cpu_tmp3_i32' data-use='r' data-ref="cpu_tmp3_i32">cpu_tmp3_i32</a>);</td></tr>
<tr><th id="4881">4881</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#964" title="tcg_gen_extu_i32_i64" data-ref="_M/tcg_gen_extu_i32_tl">tcg_gen_extu_i32_tl</a>(<a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="macro" href="cpu.h.html#59" title="0" data-ref="_M/R_EAX">R_EAX</a>], <a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>);</td></tr>
<tr><th id="4882">4882</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#964" title="tcg_gen_extu_i32_i64" data-ref="_M/tcg_gen_extu_i32_tl">tcg_gen_extu_i32_tl</a>(<a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="macro" href="cpu.h.html#61" title="2" data-ref="_M/R_EDX">R_EDX</a>], <a class="tu ref" href="#cpu_tmp3_i32" title='cpu_tmp3_i32' data-use='r' data-ref="cpu_tmp3_i32">cpu_tmp3_i32</a>);</td></tr>
<tr><th id="4883">4883</th><td>                <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_sari_i32" title='tcg_gen_sari_i32' data-ref="tcg_gen_sari_i32">tcg_gen_sari_i32</a>(<a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <var>31</var>);</td></tr>
<tr><th id="4884">4884</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#920" title="tcg_gen_mov_i64" data-ref="_M/tcg_gen_mov_tl">tcg_gen_mov_tl</a>(<a class="tu ref" href="#cpu_cc_dst" title='cpu_cc_dst' data-use='r' data-ref="cpu_cc_dst">cpu_cc_dst</a>, <a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="macro" href="cpu.h.html#59" title="0" data-ref="_M/R_EAX">R_EAX</a>]);</td></tr>
<tr><th id="4885">4885</th><td>                <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_sub_i32" title='tcg_gen_sub_i32' data-ref="tcg_gen_sub_i32">tcg_gen_sub_i32</a>(<a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <a class="tu ref" href="#cpu_tmp3_i32" title='cpu_tmp3_i32' data-use='r' data-ref="cpu_tmp3_i32">cpu_tmp3_i32</a>);</td></tr>
<tr><th id="4886">4886</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#964" title="tcg_gen_extu_i32_i64" data-ref="_M/tcg_gen_extu_i32_tl">tcg_gen_extu_i32_tl</a>(<a class="tu ref" href="#cpu_cc_src" title='cpu_cc_src' data-use='r' data-ref="cpu_cc_src">cpu_cc_src</a>, <a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>);</td></tr>
<tr><th id="4887">4887</th><td>                <a class="tu ref" href="#set_cc_op" title='set_cc_op' data-use='c' data-ref="set_cc_op">set_cc_op</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="enum" href="cpu.h.html#CC_OP_MULL" title='CC_OP_MULL' data-ref="CC_OP_MULL">CC_OP_MULL</a>);</td></tr>
<tr><th id="4888">4888</th><td>                <b>break</b>;</td></tr>
<tr><th id="4889">4889</th><td><u>#<span data-ppcond="4889">ifdef</span> <a class="macro" href="../../x86_64-softmmu/config-target.h.html#2" data-ref="_M/TARGET_X86_64">TARGET_X86_64</a></u></td></tr>
<tr><th id="4890">4890</th><td>            <b>case</b> <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_64" title='TCGMemOp::MO_64' data-ref="TCGMemOp::MO_64">MO_64</a>:</td></tr>
<tr><th id="4891">4891</th><td>                <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_muls2_i64" title='tcg_gen_muls2_i64' data-ref="tcg_gen_muls2_i64">tcg_gen_muls2_i64</a>(<a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="macro" href="cpu.h.html#59" title="0" data-ref="_M/R_EAX">R_EAX</a>], <a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="macro" href="cpu.h.html#61" title="2" data-ref="_M/R_EDX">R_EDX</a>],</td></tr>
<tr><th id="4892">4892</th><td>                                  <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="macro" href="cpu.h.html#59" title="0" data-ref="_M/R_EAX">R_EAX</a>]);</td></tr>
<tr><th id="4893">4893</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#920" title="tcg_gen_mov_i64" data-ref="_M/tcg_gen_mov_tl">tcg_gen_mov_tl</a>(<a class="tu ref" href="#cpu_cc_dst" title='cpu_cc_dst' data-use='r' data-ref="cpu_cc_dst">cpu_cc_dst</a>, <a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="macro" href="cpu.h.html#59" title="0" data-ref="_M/R_EAX">R_EAX</a>]);</td></tr>
<tr><th id="4894">4894</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#950" title="tcg_gen_sari_i64" data-ref="_M/tcg_gen_sari_tl">tcg_gen_sari_tl</a>(<a class="tu ref" href="#cpu_cc_src" title='cpu_cc_src' data-use='r' data-ref="cpu_cc_src">cpu_cc_src</a>, <a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="macro" href="cpu.h.html#59" title="0" data-ref="_M/R_EAX">R_EAX</a>], <var>63</var>);</td></tr>
<tr><th id="4895">4895</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#934" title="tcg_gen_sub_i64" data-ref="_M/tcg_gen_sub_tl">tcg_gen_sub_tl</a>(<a class="tu ref" href="#cpu_cc_src" title='cpu_cc_src' data-use='r' data-ref="cpu_cc_src">cpu_cc_src</a>, <a class="tu ref" href="#cpu_cc_src" title='cpu_cc_src' data-use='r' data-ref="cpu_cc_src">cpu_cc_src</a>, <a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="macro" href="cpu.h.html#61" title="2" data-ref="_M/R_EDX">R_EDX</a>]);</td></tr>
<tr><th id="4896">4896</th><td>                <a class="tu ref" href="#set_cc_op" title='set_cc_op' data-use='c' data-ref="set_cc_op">set_cc_op</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="enum" href="cpu.h.html#CC_OP_MULQ" title='CC_OP_MULQ' data-ref="CC_OP_MULQ">CC_OP_MULQ</a>);</td></tr>
<tr><th id="4897">4897</th><td>                <b>break</b>;</td></tr>
<tr><th id="4898">4898</th><td><u>#<span data-ppcond="4889">endif</span></u></td></tr>
<tr><th id="4899">4899</th><td>            }</td></tr>
<tr><th id="4900">4900</th><td>            <b>break</b>;</td></tr>
<tr><th id="4901">4901</th><td>        <b>case</b> <var>6</var>: <i>/* div */</i></td></tr>
<tr><th id="4902">4902</th><td>            <b>switch</b>(<a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>) {</td></tr>
<tr><th id="4903">4903</th><td>            <b>case</b> <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_8" title='TCGMemOp::MO_8' data-ref="TCGMemOp::MO_8">MO_8</a>:</td></tr>
<tr><th id="4904">4904</th><td>                <a class="ref" href="helper.h.html#6" title='gen_helper_divb_AL' data-ref="gen_helper_divb_AL">gen_helper_divb_AL</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="4905">4905</th><td>                <b>break</b>;</td></tr>
<tr><th id="4906">4906</th><td>            <b>case</b> <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_16" title='TCGMemOp::MO_16' data-ref="TCGMemOp::MO_16">MO_16</a>:</td></tr>
<tr><th id="4907">4907</th><td>                <a class="ref" href="helper.h.html#8" title='gen_helper_divw_AX' data-ref="gen_helper_divw_AX">gen_helper_divw_AX</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="4908">4908</th><td>                <b>break</b>;</td></tr>
<tr><th id="4909">4909</th><td>            <b>default</b>:</td></tr>
<tr><th id="4910">4910</th><td>            <b>case</b> <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_32" title='TCGMemOp::MO_32' data-ref="TCGMemOp::MO_32">MO_32</a>:</td></tr>
<tr><th id="4911">4911</th><td>                <a class="ref" href="helper.h.html#10" title='gen_helper_divl_EAX' data-ref="gen_helper_divl_EAX">gen_helper_divl_EAX</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="4912">4912</th><td>                <b>break</b>;</td></tr>
<tr><th id="4913">4913</th><td><u>#<span data-ppcond="4913">ifdef</span> <a class="macro" href="../../x86_64-softmmu/config-target.h.html#2" data-ref="_M/TARGET_X86_64">TARGET_X86_64</a></u></td></tr>
<tr><th id="4914">4914</th><td>            <b>case</b> <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_64" title='TCGMemOp::MO_64' data-ref="TCGMemOp::MO_64">MO_64</a>:</td></tr>
<tr><th id="4915">4915</th><td>                <a class="ref" href="helper.h.html#13" title='gen_helper_divq_EAX' data-ref="gen_helper_divq_EAX">gen_helper_divq_EAX</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="4916">4916</th><td>                <b>break</b>;</td></tr>
<tr><th id="4917">4917</th><td><u>#<span data-ppcond="4913">endif</span></u></td></tr>
<tr><th id="4918">4918</th><td>            }</td></tr>
<tr><th id="4919">4919</th><td>            <b>break</b>;</td></tr>
<tr><th id="4920">4920</th><td>        <b>case</b> <var>7</var>: <i>/* idiv */</i></td></tr>
<tr><th id="4921">4921</th><td>            <b>switch</b>(<a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>) {</td></tr>
<tr><th id="4922">4922</th><td>            <b>case</b> <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_8" title='TCGMemOp::MO_8' data-ref="TCGMemOp::MO_8">MO_8</a>:</td></tr>
<tr><th id="4923">4923</th><td>                <a class="ref" href="helper.h.html#7" title='gen_helper_idivb_AL' data-ref="gen_helper_idivb_AL">gen_helper_idivb_AL</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="4924">4924</th><td>                <b>break</b>;</td></tr>
<tr><th id="4925">4925</th><td>            <b>case</b> <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_16" title='TCGMemOp::MO_16' data-ref="TCGMemOp::MO_16">MO_16</a>:</td></tr>
<tr><th id="4926">4926</th><td>                <a class="ref" href="helper.h.html#9" title='gen_helper_idivw_AX' data-ref="gen_helper_idivw_AX">gen_helper_idivw_AX</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="4927">4927</th><td>                <b>break</b>;</td></tr>
<tr><th id="4928">4928</th><td>            <b>default</b>:</td></tr>
<tr><th id="4929">4929</th><td>            <b>case</b> <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_32" title='TCGMemOp::MO_32' data-ref="TCGMemOp::MO_32">MO_32</a>:</td></tr>
<tr><th id="4930">4930</th><td>                <a class="ref" href="helper.h.html#11" title='gen_helper_idivl_EAX' data-ref="gen_helper_idivl_EAX">gen_helper_idivl_EAX</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="4931">4931</th><td>                <b>break</b>;</td></tr>
<tr><th id="4932">4932</th><td><u>#<span data-ppcond="4932">ifdef</span> <a class="macro" href="../../x86_64-softmmu/config-target.h.html#2" data-ref="_M/TARGET_X86_64">TARGET_X86_64</a></u></td></tr>
<tr><th id="4933">4933</th><td>            <b>case</b> <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_64" title='TCGMemOp::MO_64' data-ref="TCGMemOp::MO_64">MO_64</a>:</td></tr>
<tr><th id="4934">4934</th><td>                <a class="ref" href="helper.h.html#14" title='gen_helper_idivq_EAX' data-ref="gen_helper_idivq_EAX">gen_helper_idivq_EAX</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="4935">4935</th><td>                <b>break</b>;</td></tr>
<tr><th id="4936">4936</th><td><u>#<span data-ppcond="4932">endif</span></u></td></tr>
<tr><th id="4937">4937</th><td>            }</td></tr>
<tr><th id="4938">4938</th><td>            <b>break</b>;</td></tr>
<tr><th id="4939">4939</th><td>        <b>default</b>:</td></tr>
<tr><th id="4940">4940</th><td>            <b>goto</b> <a class="lbl" href="#1202unknown_op" data-ref="1202unknown_op">unknown_op</a>;</td></tr>
<tr><th id="4941">4941</th><td>        }</td></tr>
<tr><th id="4942">4942</th><td>        <b>break</b>;</td></tr>
<tr><th id="4943">4943</th><td></td></tr>
<tr><th id="4944">4944</th><td>    <b>case</b> <var>0xfe</var>: <i>/* GRP4 */</i></td></tr>
<tr><th id="4945">4945</th><td>    <b>case</b> <var>0xff</var>: <i>/* GRP5 */</i></td></tr>
<tr><th id="4946">4946</th><td>        <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a> = <a class="tu ref" href="#mo_b_d" title='mo_b_d' data-use='c' data-ref="mo_b_d">mo_b_d</a>(<a class="local col0 ref" href="#1180b" title='b' data-ref="1180b">b</a>, <a class="local col5 ref" href="#1185dflag" title='dflag' data-ref="1185dflag">dflag</a>);</td></tr>
<tr><th id="4947">4947</th><td></td></tr>
<tr><th id="4948">4948</th><td>        <a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> = <a class="ref" href="../../include/exec/cpu_ldst_template.h.html#112" title='cpu_ldub_code' data-ref="cpu_ldub_code">cpu_ldub_code</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='w' data-ref="DisasContext::pc">pc</a>++);</td></tr>
<tr><th id="4949">4949</th><td>        <a class="local col9 ref" href="#1189mod" title='mod' data-ref="1189mod">mod</a> = (<a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> &gt;&gt; <var>6</var>) &amp; <var>3</var>;</td></tr>
<tr><th id="4950">4950</th><td>        <a class="local col8 ref" href="#1188rm" title='rm' data-ref="1188rm">rm</a> = (<a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> &amp; <var>7</var>) | <a class="macro" href="#45" title="((s)-&gt;rex_b)" data-ref="_M/REX_B">REX_B</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>);</td></tr>
<tr><th id="4951">4951</th><td>        <a class="local col0 ref" href="#1190op" title='op' data-ref="1190op">op</a> = (<a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> &gt;&gt; <var>3</var>) &amp; <var>7</var>;</td></tr>
<tr><th id="4952">4952</th><td>        <b>if</b> (<a class="local col0 ref" href="#1190op" title='op' data-ref="1190op">op</a> &gt;= <var>2</var> &amp;&amp; <a class="local col0 ref" href="#1180b" title='b' data-ref="1180b">b</a> == <var>0xfe</var>) {</td></tr>
<tr><th id="4953">4953</th><td>            <b>goto</b> <a class="lbl" href="#1202unknown_op" data-ref="1202unknown_op">unknown_op</a>;</td></tr>
<tr><th id="4954">4954</th><td>        }</td></tr>
<tr><th id="4955">4955</th><td>        <b>if</b> (<a class="macro" href="#43" title="((s)-&gt;code64)" data-ref="_M/CODE64">CODE64</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>)) {</td></tr>
<tr><th id="4956">4956</th><td>            <b>if</b> (<a class="local col0 ref" href="#1190op" title='op' data-ref="1190op">op</a> == <var>2</var> || <a class="local col0 ref" href="#1190op" title='op' data-ref="1190op">op</a> == <var>4</var>) {</td></tr>
<tr><th id="4957">4957</th><td>                <i>/* operand size for jumps is 64 bit */</i></td></tr>
<tr><th id="4958">4958</th><td>                <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a> = <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_64" title='TCGMemOp::MO_64' data-ref="TCGMemOp::MO_64">MO_64</a>;</td></tr>
<tr><th id="4959">4959</th><td>            } <b>else</b> <b>if</b> (<a class="local col0 ref" href="#1190op" title='op' data-ref="1190op">op</a> == <var>3</var> || <a class="local col0 ref" href="#1190op" title='op' data-ref="1190op">op</a> == <var>5</var>) {</td></tr>
<tr><th id="4960">4960</th><td>                <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a> = <a class="local col5 ref" href="#1185dflag" title='dflag' data-ref="1185dflag">dflag</a> != <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_16" title='TCGMemOp::MO_16' data-ref="TCGMemOp::MO_16">MO_16</a> ? <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_32" title='TCGMemOp::MO_32' data-ref="TCGMemOp::MO_32">MO_32</a> + (<a class="local col5 ref" href="#1195rex_w" title='rex_w' data-ref="1195rex_w">rex_w</a> == <var>1</var>) : <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_16" title='TCGMemOp::MO_16' data-ref="TCGMemOp::MO_16">MO_16</a>;</td></tr>
<tr><th id="4961">4961</th><td>            } <b>else</b> <b>if</b> (<a class="local col0 ref" href="#1190op" title='op' data-ref="1190op">op</a> == <var>6</var>) {</td></tr>
<tr><th id="4962">4962</th><td>                <i>/* default push size is 64 bit */</i></td></tr>
<tr><th id="4963">4963</th><td>                <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a> = <a class="tu ref" href="#mo_pushpop" title='mo_pushpop' data-use='c' data-ref="mo_pushpop">mo_pushpop</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col5 ref" href="#1185dflag" title='dflag' data-ref="1185dflag">dflag</a>);</td></tr>
<tr><th id="4964">4964</th><td>            }</td></tr>
<tr><th id="4965">4965</th><td>        }</td></tr>
<tr><th id="4966">4966</th><td>        <b>if</b> (<a class="local col9 ref" href="#1189mod" title='mod' data-ref="1189mod">mod</a> != <var>3</var>) {</td></tr>
<tr><th id="4967">4967</th><td>            <a class="tu ref" href="#gen_lea_modrm" title='gen_lea_modrm' data-use='c' data-ref="gen_lea_modrm">gen_lea_modrm</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a>);</td></tr>
<tr><th id="4968">4968</th><td>            <b>if</b> (<a class="local col0 ref" href="#1190op" title='op' data-ref="1190op">op</a> &gt;= <var>2</var> &amp;&amp; <a class="local col0 ref" href="#1190op" title='op' data-ref="1190op">op</a> != <var>3</var> &amp;&amp; <a class="local col0 ref" href="#1190op" title='op' data-ref="1190op">op</a> != <var>5</var>)</td></tr>
<tr><th id="4969">4969</th><td>                <a class="tu ref" href="#gen_op_ld_v" title='gen_op_ld_v' data-use='c' data-ref="gen_op_ld_v">gen_op_ld_v</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>);</td></tr>
<tr><th id="4970">4970</th><td>        } <b>else</b> {</td></tr>
<tr><th id="4971">4971</th><td>            <a class="tu ref" href="#gen_op_mov_v_reg" title='gen_op_mov_v_reg' data-use='c' data-ref="gen_op_mov_v_reg">gen_op_mov_v_reg</a>(<a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="local col8 ref" href="#1188rm" title='rm' data-ref="1188rm">rm</a>);</td></tr>
<tr><th id="4972">4972</th><td>        }</td></tr>
<tr><th id="4973">4973</th><td></td></tr>
<tr><th id="4974">4974</th><td>        <b>switch</b>(<a class="local col0 ref" href="#1190op" title='op' data-ref="1190op">op</a>) {</td></tr>
<tr><th id="4975">4975</th><td>        <b>case</b> <var>0</var>: <i>/* inc Ev */</i></td></tr>
<tr><th id="4976">4976</th><td>            <b>if</b> (<a class="local col9 ref" href="#1189mod" title='mod' data-ref="1189mod">mod</a> != <var>3</var>)</td></tr>
<tr><th id="4977">4977</th><td>                <a class="local col1 ref" href="#1191opreg" title='opreg' data-ref="1191opreg">opreg</a> = <a class="enum" href="#OR_TMP0" title='OR_TMP0' data-ref="OR_TMP0">OR_TMP0</a>;</td></tr>
<tr><th id="4978">4978</th><td>            <b>else</b></td></tr>
<tr><th id="4979">4979</th><td>                <a class="local col1 ref" href="#1191opreg" title='opreg' data-ref="1191opreg">opreg</a> = <a class="local col8 ref" href="#1188rm" title='rm' data-ref="1188rm">rm</a>;</td></tr>
<tr><th id="4980">4980</th><td>            <a class="tu ref" href="#gen_inc" title='gen_inc' data-use='c' data-ref="gen_inc">gen_inc</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="local col1 ref" href="#1191opreg" title='opreg' data-ref="1191opreg">opreg</a>, <var>1</var>);</td></tr>
<tr><th id="4981">4981</th><td>            <b>break</b>;</td></tr>
<tr><th id="4982">4982</th><td>        <b>case</b> <var>1</var>: <i>/* dec Ev */</i></td></tr>
<tr><th id="4983">4983</th><td>            <b>if</b> (<a class="local col9 ref" href="#1189mod" title='mod' data-ref="1189mod">mod</a> != <var>3</var>)</td></tr>
<tr><th id="4984">4984</th><td>                <a class="local col1 ref" href="#1191opreg" title='opreg' data-ref="1191opreg">opreg</a> = <a class="enum" href="#OR_TMP0" title='OR_TMP0' data-ref="OR_TMP0">OR_TMP0</a>;</td></tr>
<tr><th id="4985">4985</th><td>            <b>else</b></td></tr>
<tr><th id="4986">4986</th><td>                <a class="local col1 ref" href="#1191opreg" title='opreg' data-ref="1191opreg">opreg</a> = <a class="local col8 ref" href="#1188rm" title='rm' data-ref="1188rm">rm</a>;</td></tr>
<tr><th id="4987">4987</th><td>            <a class="tu ref" href="#gen_inc" title='gen_inc' data-use='c' data-ref="gen_inc">gen_inc</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="local col1 ref" href="#1191opreg" title='opreg' data-ref="1191opreg">opreg</a>, -<var>1</var>);</td></tr>
<tr><th id="4988">4988</th><td>            <b>break</b>;</td></tr>
<tr><th id="4989">4989</th><td>        <b>case</b> <var>2</var>: <i>/* call Ev */</i></td></tr>
<tr><th id="4990">4990</th><td>            <i>/* XXX: optimize if memory (no 'and' is necessary) */</i></td></tr>
<tr><th id="4991">4991</th><td>            <b>if</b> (<a class="local col5 ref" href="#1185dflag" title='dflag' data-ref="1185dflag">dflag</a> == <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_16" title='TCGMemOp::MO_16' data-ref="TCGMemOp::MO_16">MO_16</a>) {</td></tr>
<tr><th id="4992">4992</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#970" title="tcg_gen_ext16u_i64" data-ref="_M/tcg_gen_ext16u_tl">tcg_gen_ext16u_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="4993">4993</th><td>            }</td></tr>
<tr><th id="4994">4994</th><td>            <a class="local col3 ref" href="#1193next_eip" title='next_eip' data-ref="1193next_eip">next_eip</a> = <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='r' data-ref="DisasContext::pc">pc</a> - <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>;</td></tr>
<tr><th id="4995">4995</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#919" title="tcg_gen_movi_i64" data-ref="_M/tcg_gen_movi_tl">tcg_gen_movi_tl</a>(<a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>, <a class="local col3 ref" href="#1193next_eip" title='next_eip' data-ref="1193next_eip">next_eip</a>);</td></tr>
<tr><th id="4996">4996</th><td>            <a class="tu ref" href="#gen_push_v" title='gen_push_v' data-use='c' data-ref="gen_push_v">gen_push_v</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>);</td></tr>
<tr><th id="4997">4997</th><td>            <a class="tu ref" href="#gen_op_jmp_v" title='gen_op_jmp_v' data-use='c' data-ref="gen_op_jmp_v">gen_op_jmp_v</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="4998">4998</th><td>            <a class="tu ref" href="#gen_bnd_jmp" title='gen_bnd_jmp' data-use='c' data-ref="gen_bnd_jmp">gen_bnd_jmp</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>);</td></tr>
<tr><th id="4999">4999</th><td>            <a class="tu ref" href="#gen_jr" title='gen_jr' data-use='c' data-ref="gen_jr">gen_jr</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="5000">5000</th><td>            <b>break</b>;</td></tr>
<tr><th id="5001">5001</th><td>        <b>case</b> <var>3</var>: <i>/* lcall Ev */</i></td></tr>
<tr><th id="5002">5002</th><td>            <a class="tu ref" href="#gen_op_ld_v" title='gen_op_ld_v' data-use='c' data-ref="gen_op_ld_v">gen_op_ld_v</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>);</td></tr>
<tr><th id="5003">5003</th><td>            <a class="tu ref" href="#gen_add_A0_im" title='gen_add_A0_im' data-use='c' data-ref="gen_add_A0_im">gen_add_A0_im</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <var>1</var> &lt;&lt; <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>);</td></tr>
<tr><th id="5004">5004</th><td>            <a class="tu ref" href="#gen_op_ld_v" title='gen_op_ld_v' data-use='c' data-ref="gen_op_ld_v">gen_op_ld_v</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_16" title='TCGMemOp::MO_16' data-ref="TCGMemOp::MO_16">MO_16</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>);</td></tr>
<tr><th id="5005">5005</th><td>        <dfn class="lbl" id="1214do_lcall" data-ref="1214do_lcall">do_lcall</dfn>:</td></tr>
<tr><th id="5006">5006</th><td>            <b>if</b> (<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pe" title='DisasContext::pe' data-use='r' data-ref="DisasContext::pe">pe</a> &amp;&amp; !<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::vm86" title='DisasContext::vm86' data-use='r' data-ref="DisasContext::vm86">vm86</a>) {</td></tr>
<tr><th id="5007">5007</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#962" title="tcg_gen_extrl_i64_i32" data-ref="_M/tcg_gen_trunc_tl_i32">tcg_gen_trunc_tl_i32</a>(<a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="5008">5008</th><td>                <a class="ref" href="helper.h.html#41" title='gen_helper_lcall_protected' data-ref="gen_helper_lcall_protected">gen_helper_lcall_protected</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>,</td></tr>
<tr><th id="5009">5009</th><td>                                           <a class="ref" href="../../tcg/tcg.h.html#tcg_const_i32" title='tcg_const_i32' data-ref="tcg_const_i32">tcg_const_i32</a>(<a class="local col5 ref" href="#1185dflag" title='dflag' data-ref="1185dflag">dflag</a> - <var>1</var>),</td></tr>
<tr><th id="5010">5010</th><td>                                           <a class="macro" href="../../tcg/tcg-op.h.html#998" title="tcg_const_i64" data-ref="_M/tcg_const_tl">tcg_const_tl</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='r' data-ref="DisasContext::pc">pc</a> - <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>));</td></tr>
<tr><th id="5011">5011</th><td>            } <b>else</b> {</td></tr>
<tr><th id="5012">5012</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#962" title="tcg_gen_extrl_i64_i32" data-ref="_M/tcg_gen_trunc_tl_i32">tcg_gen_trunc_tl_i32</a>(<a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="5013">5013</th><td>                <a class="ref" href="helper.h.html#40" title='gen_helper_lcall_real' data-ref="gen_helper_lcall_real">gen_helper_lcall_real</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>,</td></tr>
<tr><th id="5014">5014</th><td>                                      <a class="ref" href="../../tcg/tcg.h.html#tcg_const_i32" title='tcg_const_i32' data-ref="tcg_const_i32">tcg_const_i32</a>(<a class="local col5 ref" href="#1185dflag" title='dflag' data-ref="1185dflag">dflag</a> - <var>1</var>),</td></tr>
<tr><th id="5015">5015</th><td>                                      <a class="ref" href="../../tcg/tcg.h.html#tcg_const_i32" title='tcg_const_i32' data-ref="tcg_const_i32">tcg_const_i32</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='r' data-ref="DisasContext::pc">pc</a> - <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>));</td></tr>
<tr><th id="5016">5016</th><td>            }</td></tr>
<tr><th id="5017">5017</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#927" title="tcg_gen_ld_i64" data-ref="_M/tcg_gen_ld_tl">tcg_gen_ld_tl</a>(<a class="tu ref" href="#cpu_tmp4" title='cpu_tmp4' data-use='r' data-ref="cpu_tmp4">cpu_tmp4</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <span class="macro" title="__builtin_offsetof(CPUX86State, eip)" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>, eip));</td></tr>
<tr><th id="5018">5018</th><td>            <a class="tu ref" href="#gen_jr" title='gen_jr' data-use='c' data-ref="gen_jr">gen_jr</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="tu ref" href="#cpu_tmp4" title='cpu_tmp4' data-use='r' data-ref="cpu_tmp4">cpu_tmp4</a>);</td></tr>
<tr><th id="5019">5019</th><td>            <b>break</b>;</td></tr>
<tr><th id="5020">5020</th><td>        <b>case</b> <var>4</var>: <i>/* jmp Ev */</i></td></tr>
<tr><th id="5021">5021</th><td>            <b>if</b> (<a class="local col5 ref" href="#1185dflag" title='dflag' data-ref="1185dflag">dflag</a> == <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_16" title='TCGMemOp::MO_16' data-ref="TCGMemOp::MO_16">MO_16</a>) {</td></tr>
<tr><th id="5022">5022</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#970" title="tcg_gen_ext16u_i64" data-ref="_M/tcg_gen_ext16u_tl">tcg_gen_ext16u_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="5023">5023</th><td>            }</td></tr>
<tr><th id="5024">5024</th><td>            <a class="tu ref" href="#gen_op_jmp_v" title='gen_op_jmp_v' data-use='c' data-ref="gen_op_jmp_v">gen_op_jmp_v</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="5025">5025</th><td>            <a class="tu ref" href="#gen_bnd_jmp" title='gen_bnd_jmp' data-use='c' data-ref="gen_bnd_jmp">gen_bnd_jmp</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>);</td></tr>
<tr><th id="5026">5026</th><td>            <a class="tu ref" href="#gen_jr" title='gen_jr' data-use='c' data-ref="gen_jr">gen_jr</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="5027">5027</th><td>            <b>break</b>;</td></tr>
<tr><th id="5028">5028</th><td>        <b>case</b> <var>5</var>: <i>/* ljmp Ev */</i></td></tr>
<tr><th id="5029">5029</th><td>            <a class="tu ref" href="#gen_op_ld_v" title='gen_op_ld_v' data-use='c' data-ref="gen_op_ld_v">gen_op_ld_v</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>);</td></tr>
<tr><th id="5030">5030</th><td>            <a class="tu ref" href="#gen_add_A0_im" title='gen_add_A0_im' data-use='c' data-ref="gen_add_A0_im">gen_add_A0_im</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <var>1</var> &lt;&lt; <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>);</td></tr>
<tr><th id="5031">5031</th><td>            <a class="tu ref" href="#gen_op_ld_v" title='gen_op_ld_v' data-use='c' data-ref="gen_op_ld_v">gen_op_ld_v</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_16" title='TCGMemOp::MO_16' data-ref="TCGMemOp::MO_16">MO_16</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>);</td></tr>
<tr><th id="5032">5032</th><td>        <dfn class="lbl" id="1215do_ljmp" data-ref="1215do_ljmp">do_ljmp</dfn>:</td></tr>
<tr><th id="5033">5033</th><td>            <b>if</b> (<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pe" title='DisasContext::pe' data-use='r' data-ref="DisasContext::pe">pe</a> &amp;&amp; !<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::vm86" title='DisasContext::vm86' data-use='r' data-ref="DisasContext::vm86">vm86</a>) {</td></tr>
<tr><th id="5034">5034</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#962" title="tcg_gen_extrl_i64_i32" data-ref="_M/tcg_gen_trunc_tl_i32">tcg_gen_trunc_tl_i32</a>(<a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="5035">5035</th><td>                <a class="ref" href="helper.h.html#39" title='gen_helper_ljmp_protected' data-ref="gen_helper_ljmp_protected">gen_helper_ljmp_protected</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>,</td></tr>
<tr><th id="5036">5036</th><td>                                          <a class="macro" href="../../tcg/tcg-op.h.html#998" title="tcg_const_i64" data-ref="_M/tcg_const_tl">tcg_const_tl</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='r' data-ref="DisasContext::pc">pc</a> - <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>));</td></tr>
<tr><th id="5037">5037</th><td>            } <b>else</b> {</td></tr>
<tr><th id="5038">5038</th><td>                <a class="tu ref" href="#gen_op_movl_seg_T0_vm" title='gen_op_movl_seg_T0_vm' data-use='c' data-ref="gen_op_movl_seg_T0_vm">gen_op_movl_seg_T0_vm</a>(<a class="macro" href="cpu.h.html#78" title="1" data-ref="_M/R_CS">R_CS</a>);</td></tr>
<tr><th id="5039">5039</th><td>                <a class="tu ref" href="#gen_op_jmp_v" title='gen_op_jmp_v' data-use='c' data-ref="gen_op_jmp_v">gen_op_jmp_v</a>(<a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>);</td></tr>
<tr><th id="5040">5040</th><td>            }</td></tr>
<tr><th id="5041">5041</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#927" title="tcg_gen_ld_i64" data-ref="_M/tcg_gen_ld_tl">tcg_gen_ld_tl</a>(<a class="tu ref" href="#cpu_tmp4" title='cpu_tmp4' data-use='r' data-ref="cpu_tmp4">cpu_tmp4</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <span class="macro" title="__builtin_offsetof(CPUX86State, eip)" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>, eip));</td></tr>
<tr><th id="5042">5042</th><td>            <a class="tu ref" href="#gen_jr" title='gen_jr' data-use='c' data-ref="gen_jr">gen_jr</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="tu ref" href="#cpu_tmp4" title='cpu_tmp4' data-use='r' data-ref="cpu_tmp4">cpu_tmp4</a>);</td></tr>
<tr><th id="5043">5043</th><td>            <b>break</b>;</td></tr>
<tr><th id="5044">5044</th><td>        <b>case</b> <var>6</var>: <i>/* push Ev */</i></td></tr>
<tr><th id="5045">5045</th><td>            <a class="tu ref" href="#gen_push_v" title='gen_push_v' data-use='c' data-ref="gen_push_v">gen_push_v</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="5046">5046</th><td>            <b>break</b>;</td></tr>
<tr><th id="5047">5047</th><td>        <b>default</b>:</td></tr>
<tr><th id="5048">5048</th><td>            <b>goto</b> <a class="lbl" href="#1202unknown_op" data-ref="1202unknown_op">unknown_op</a>;</td></tr>
<tr><th id="5049">5049</th><td>        }</td></tr>
<tr><th id="5050">5050</th><td>        <b>break</b>;</td></tr>
<tr><th id="5051">5051</th><td></td></tr>
<tr><th id="5052">5052</th><td>    <b>case</b> <var>0x84</var>: <i>/* test Ev, Gv */</i></td></tr>
<tr><th id="5053">5053</th><td>    <b>case</b> <var>0x85</var>:</td></tr>
<tr><th id="5054">5054</th><td>        <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a> = <a class="tu ref" href="#mo_b_d" title='mo_b_d' data-use='c' data-ref="mo_b_d">mo_b_d</a>(<a class="local col0 ref" href="#1180b" title='b' data-ref="1180b">b</a>, <a class="local col5 ref" href="#1185dflag" title='dflag' data-ref="1185dflag">dflag</a>);</td></tr>
<tr><th id="5055">5055</th><td></td></tr>
<tr><th id="5056">5056</th><td>        <a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> = <a class="ref" href="../../include/exec/cpu_ldst_template.h.html#112" title='cpu_ldub_code' data-ref="cpu_ldub_code">cpu_ldub_code</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='w' data-ref="DisasContext::pc">pc</a>++);</td></tr>
<tr><th id="5057">5057</th><td>        <a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a> = ((<a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> &gt;&gt; <var>3</var>) &amp; <var>7</var>) | <a class="local col6 ref" href="#1196rex_r" title='rex_r' data-ref="1196rex_r">rex_r</a>;</td></tr>
<tr><th id="5058">5058</th><td></td></tr>
<tr><th id="5059">5059</th><td>        <a class="tu ref" href="#gen_ldst_modrm" title='gen_ldst_modrm' data-use='c' data-ref="gen_ldst_modrm">gen_ldst_modrm</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a>, <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="enum" href="#OR_TMP0" title='OR_TMP0' data-ref="OR_TMP0">OR_TMP0</a>, <var>0</var>);</td></tr>
<tr><th id="5060">5060</th><td>        <a class="tu ref" href="#gen_op_mov_v_reg" title='gen_op_mov_v_reg' data-use='c' data-ref="gen_op_mov_v_reg">gen_op_mov_v_reg</a>(<a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>, <a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a>);</td></tr>
<tr><th id="5061">5061</th><td>        <a class="tu ref" href="#gen_op_testl_T0_T1_cc" title='gen_op_testl_T0_T1_cc' data-use='c' data-ref="gen_op_testl_T0_T1_cc">gen_op_testl_T0_T1_cc</a>();</td></tr>
<tr><th id="5062">5062</th><td>        <a class="tu ref" href="#set_cc_op" title='set_cc_op' data-use='c' data-ref="set_cc_op">set_cc_op</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="enum" href="cpu.h.html#CC_OP_LOGICB" title='CC_OP_LOGICB' data-ref="CC_OP_LOGICB">CC_OP_LOGICB</a> + <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>);</td></tr>
<tr><th id="5063">5063</th><td>        <b>break</b>;</td></tr>
<tr><th id="5064">5064</th><td></td></tr>
<tr><th id="5065">5065</th><td>    <b>case</b> <var>0xa8</var>: <i>/* test eAX, Iv */</i></td></tr>
<tr><th id="5066">5066</th><td>    <b>case</b> <var>0xa9</var>:</td></tr>
<tr><th id="5067">5067</th><td>        <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a> = <a class="tu ref" href="#mo_b_d" title='mo_b_d' data-use='c' data-ref="mo_b_d">mo_b_d</a>(<a class="local col0 ref" href="#1180b" title='b' data-ref="1180b">b</a>, <a class="local col5 ref" href="#1185dflag" title='dflag' data-ref="1185dflag">dflag</a>);</td></tr>
<tr><th id="5068">5068</th><td>        <a class="local col2 ref" href="#1192val" title='val' data-ref="1192val">val</a> = <a class="tu ref" href="#insn_get" title='insn_get' data-use='c' data-ref="insn_get">insn_get</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>);</td></tr>
<tr><th id="5069">5069</th><td></td></tr>
<tr><th id="5070">5070</th><td>        <a class="tu ref" href="#gen_op_mov_v_reg" title='gen_op_mov_v_reg' data-use='c' data-ref="gen_op_mov_v_reg">gen_op_mov_v_reg</a>(<a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="enum" href="#OR_EAX" title='OR_EAX' data-ref="OR_EAX">OR_EAX</a>);</td></tr>
<tr><th id="5071">5071</th><td>        <a class="macro" href="../../tcg/tcg-op.h.html#919" title="tcg_gen_movi_i64" data-ref="_M/tcg_gen_movi_tl">tcg_gen_movi_tl</a>(<a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>, <a class="local col2 ref" href="#1192val" title='val' data-ref="1192val">val</a>);</td></tr>
<tr><th id="5072">5072</th><td>        <a class="tu ref" href="#gen_op_testl_T0_T1_cc" title='gen_op_testl_T0_T1_cc' data-use='c' data-ref="gen_op_testl_T0_T1_cc">gen_op_testl_T0_T1_cc</a>();</td></tr>
<tr><th id="5073">5073</th><td>        <a class="tu ref" href="#set_cc_op" title='set_cc_op' data-use='c' data-ref="set_cc_op">set_cc_op</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="enum" href="cpu.h.html#CC_OP_LOGICB" title='CC_OP_LOGICB' data-ref="CC_OP_LOGICB">CC_OP_LOGICB</a> + <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>);</td></tr>
<tr><th id="5074">5074</th><td>        <b>break</b>;</td></tr>
<tr><th id="5075">5075</th><td></td></tr>
<tr><th id="5076">5076</th><td>    <b>case</b> <var>0x98</var>: <i>/* CWDE/CBW */</i></td></tr>
<tr><th id="5077">5077</th><td>        <b>switch</b> (<a class="local col5 ref" href="#1185dflag" title='dflag' data-ref="1185dflag">dflag</a>) {</td></tr>
<tr><th id="5078">5078</th><td><u>#<span data-ppcond="5078">ifdef</span> <a class="macro" href="../../x86_64-softmmu/config-target.h.html#2" data-ref="_M/TARGET_X86_64">TARGET_X86_64</a></u></td></tr>
<tr><th id="5079">5079</th><td>        <b>case</b> <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_64" title='TCGMemOp::MO_64' data-ref="TCGMemOp::MO_64">MO_64</a>:</td></tr>
<tr><th id="5080">5080</th><td>            <a class="tu ref" href="#gen_op_mov_v_reg" title='gen_op_mov_v_reg' data-use='c' data-ref="gen_op_mov_v_reg">gen_op_mov_v_reg</a>(<a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_32" title='TCGMemOp::MO_32' data-ref="TCGMemOp::MO_32">MO_32</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="macro" href="cpu.h.html#59" title="0" data-ref="_M/R_EAX">R_EAX</a>);</td></tr>
<tr><th id="5081">5081</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#973" title="tcg_gen_ext32s_i64" data-ref="_M/tcg_gen_ext32s_tl">tcg_gen_ext32s_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="5082">5082</th><td>            <a class="tu ref" href="#gen_op_mov_reg_v" title='gen_op_mov_reg_v' data-use='c' data-ref="gen_op_mov_reg_v">gen_op_mov_reg_v</a>(<a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_64" title='TCGMemOp::MO_64' data-ref="TCGMemOp::MO_64">MO_64</a>, <a class="macro" href="cpu.h.html#59" title="0" data-ref="_M/R_EAX">R_EAX</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="5083">5083</th><td>            <b>break</b>;</td></tr>
<tr><th id="5084">5084</th><td><u>#<span data-ppcond="5078">endif</span></u></td></tr>
<tr><th id="5085">5085</th><td>        <b>case</b> <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_32" title='TCGMemOp::MO_32' data-ref="TCGMemOp::MO_32">MO_32</a>:</td></tr>
<tr><th id="5086">5086</th><td>            <a class="tu ref" href="#gen_op_mov_v_reg" title='gen_op_mov_v_reg' data-use='c' data-ref="gen_op_mov_v_reg">gen_op_mov_v_reg</a>(<a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_16" title='TCGMemOp::MO_16' data-ref="TCGMemOp::MO_16">MO_16</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="macro" href="cpu.h.html#59" title="0" data-ref="_M/R_EAX">R_EAX</a>);</td></tr>
<tr><th id="5087">5087</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#971" title="tcg_gen_ext16s_i64" data-ref="_M/tcg_gen_ext16s_tl">tcg_gen_ext16s_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="5088">5088</th><td>            <a class="tu ref" href="#gen_op_mov_reg_v" title='gen_op_mov_reg_v' data-use='c' data-ref="gen_op_mov_reg_v">gen_op_mov_reg_v</a>(<a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_32" title='TCGMemOp::MO_32' data-ref="TCGMemOp::MO_32">MO_32</a>, <a class="macro" href="cpu.h.html#59" title="0" data-ref="_M/R_EAX">R_EAX</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="5089">5089</th><td>            <b>break</b>;</td></tr>
<tr><th id="5090">5090</th><td>        <b>case</b> <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_16" title='TCGMemOp::MO_16' data-ref="TCGMemOp::MO_16">MO_16</a>:</td></tr>
<tr><th id="5091">5091</th><td>            <a class="tu ref" href="#gen_op_mov_v_reg" title='gen_op_mov_v_reg' data-use='c' data-ref="gen_op_mov_v_reg">gen_op_mov_v_reg</a>(<a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_8" title='TCGMemOp::MO_8' data-ref="TCGMemOp::MO_8">MO_8</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="macro" href="cpu.h.html#59" title="0" data-ref="_M/R_EAX">R_EAX</a>);</td></tr>
<tr><th id="5092">5092</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#969" title="tcg_gen_ext8s_i64" data-ref="_M/tcg_gen_ext8s_tl">tcg_gen_ext8s_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="5093">5093</th><td>            <a class="tu ref" href="#gen_op_mov_reg_v" title='gen_op_mov_reg_v' data-use='c' data-ref="gen_op_mov_reg_v">gen_op_mov_reg_v</a>(<a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_16" title='TCGMemOp::MO_16' data-ref="TCGMemOp::MO_16">MO_16</a>, <a class="macro" href="cpu.h.html#59" title="0" data-ref="_M/R_EAX">R_EAX</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="5094">5094</th><td>            <b>break</b>;</td></tr>
<tr><th id="5095">5095</th><td>        <b>default</b>:</td></tr>
<tr><th id="5096">5096</th><td>            <a class="macro" href="../../tcg/tcg.h.html#896" title="do { fprintf(stderr, &quot;%s:%d: tcg fatal error\n&quot;, &quot;/home/jon/workspace/qemu/target/i386/translate.c&quot;, 5096); abort();} while (0)" data-ref="_M/tcg_abort">tcg_abort</a>();</td></tr>
<tr><th id="5097">5097</th><td>        }</td></tr>
<tr><th id="5098">5098</th><td>        <b>break</b>;</td></tr>
<tr><th id="5099">5099</th><td>    <b>case</b> <var>0x99</var>: <i>/* CDQ/CWD */</i></td></tr>
<tr><th id="5100">5100</th><td>        <b>switch</b> (<a class="local col5 ref" href="#1185dflag" title='dflag' data-ref="1185dflag">dflag</a>) {</td></tr>
<tr><th id="5101">5101</th><td><u>#<span data-ppcond="5101">ifdef</span> <a class="macro" href="../../x86_64-softmmu/config-target.h.html#2" data-ref="_M/TARGET_X86_64">TARGET_X86_64</a></u></td></tr>
<tr><th id="5102">5102</th><td>        <b>case</b> <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_64" title='TCGMemOp::MO_64' data-ref="TCGMemOp::MO_64">MO_64</a>:</td></tr>
<tr><th id="5103">5103</th><td>            <a class="tu ref" href="#gen_op_mov_v_reg" title='gen_op_mov_v_reg' data-use='c' data-ref="gen_op_mov_v_reg">gen_op_mov_v_reg</a>(<a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_64" title='TCGMemOp::MO_64' data-ref="TCGMemOp::MO_64">MO_64</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="macro" href="cpu.h.html#59" title="0" data-ref="_M/R_EAX">R_EAX</a>);</td></tr>
<tr><th id="5104">5104</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#950" title="tcg_gen_sari_i64" data-ref="_M/tcg_gen_sari_tl">tcg_gen_sari_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <var>63</var>);</td></tr>
<tr><th id="5105">5105</th><td>            <a class="tu ref" href="#gen_op_mov_reg_v" title='gen_op_mov_reg_v' data-use='c' data-ref="gen_op_mov_reg_v">gen_op_mov_reg_v</a>(<a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_64" title='TCGMemOp::MO_64' data-ref="TCGMemOp::MO_64">MO_64</a>, <a class="macro" href="cpu.h.html#61" title="2" data-ref="_M/R_EDX">R_EDX</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="5106">5106</th><td>            <b>break</b>;</td></tr>
<tr><th id="5107">5107</th><td><u>#<span data-ppcond="5101">endif</span></u></td></tr>
<tr><th id="5108">5108</th><td>        <b>case</b> <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_32" title='TCGMemOp::MO_32' data-ref="TCGMemOp::MO_32">MO_32</a>:</td></tr>
<tr><th id="5109">5109</th><td>            <a class="tu ref" href="#gen_op_mov_v_reg" title='gen_op_mov_v_reg' data-use='c' data-ref="gen_op_mov_v_reg">gen_op_mov_v_reg</a>(<a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_32" title='TCGMemOp::MO_32' data-ref="TCGMemOp::MO_32">MO_32</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="macro" href="cpu.h.html#59" title="0" data-ref="_M/R_EAX">R_EAX</a>);</td></tr>
<tr><th id="5110">5110</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#973" title="tcg_gen_ext32s_i64" data-ref="_M/tcg_gen_ext32s_tl">tcg_gen_ext32s_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="5111">5111</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#950" title="tcg_gen_sari_i64" data-ref="_M/tcg_gen_sari_tl">tcg_gen_sari_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <var>31</var>);</td></tr>
<tr><th id="5112">5112</th><td>            <a class="tu ref" href="#gen_op_mov_reg_v" title='gen_op_mov_reg_v' data-use='c' data-ref="gen_op_mov_reg_v">gen_op_mov_reg_v</a>(<a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_32" title='TCGMemOp::MO_32' data-ref="TCGMemOp::MO_32">MO_32</a>, <a class="macro" href="cpu.h.html#61" title="2" data-ref="_M/R_EDX">R_EDX</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="5113">5113</th><td>            <b>break</b>;</td></tr>
<tr><th id="5114">5114</th><td>        <b>case</b> <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_16" title='TCGMemOp::MO_16' data-ref="TCGMemOp::MO_16">MO_16</a>:</td></tr>
<tr><th id="5115">5115</th><td>            <a class="tu ref" href="#gen_op_mov_v_reg" title='gen_op_mov_v_reg' data-use='c' data-ref="gen_op_mov_v_reg">gen_op_mov_v_reg</a>(<a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_16" title='TCGMemOp::MO_16' data-ref="TCGMemOp::MO_16">MO_16</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="macro" href="cpu.h.html#59" title="0" data-ref="_M/R_EAX">R_EAX</a>);</td></tr>
<tr><th id="5116">5116</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#971" title="tcg_gen_ext16s_i64" data-ref="_M/tcg_gen_ext16s_tl">tcg_gen_ext16s_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="5117">5117</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#950" title="tcg_gen_sari_i64" data-ref="_M/tcg_gen_sari_tl">tcg_gen_sari_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <var>15</var>);</td></tr>
<tr><th id="5118">5118</th><td>            <a class="tu ref" href="#gen_op_mov_reg_v" title='gen_op_mov_reg_v' data-use='c' data-ref="gen_op_mov_reg_v">gen_op_mov_reg_v</a>(<a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_16" title='TCGMemOp::MO_16' data-ref="TCGMemOp::MO_16">MO_16</a>, <a class="macro" href="cpu.h.html#61" title="2" data-ref="_M/R_EDX">R_EDX</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="5119">5119</th><td>            <b>break</b>;</td></tr>
<tr><th id="5120">5120</th><td>        <b>default</b>:</td></tr>
<tr><th id="5121">5121</th><td>            <a class="macro" href="../../tcg/tcg.h.html#896" title="do { fprintf(stderr, &quot;%s:%d: tcg fatal error\n&quot;, &quot;/home/jon/workspace/qemu/target/i386/translate.c&quot;, 5121); abort();} while (0)" data-ref="_M/tcg_abort">tcg_abort</a>();</td></tr>
<tr><th id="5122">5122</th><td>        }</td></tr>
<tr><th id="5123">5123</th><td>        <b>break</b>;</td></tr>
<tr><th id="5124">5124</th><td>    <b>case</b> <var>0x1af</var>: <i>/* imul Gv, Ev */</i></td></tr>
<tr><th id="5125">5125</th><td>    <b>case</b> <var>0x69</var>: <i>/* imul Gv, Ev, I */</i></td></tr>
<tr><th id="5126">5126</th><td>    <b>case</b> <var>0x6b</var>:</td></tr>
<tr><th id="5127">5127</th><td>        <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a> = <a class="local col5 ref" href="#1185dflag" title='dflag' data-ref="1185dflag">dflag</a>;</td></tr>
<tr><th id="5128">5128</th><td>        <a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> = <a class="ref" href="../../include/exec/cpu_ldst_template.h.html#112" title='cpu_ldub_code' data-ref="cpu_ldub_code">cpu_ldub_code</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='w' data-ref="DisasContext::pc">pc</a>++);</td></tr>
<tr><th id="5129">5129</th><td>        <a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a> = ((<a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> &gt;&gt; <var>3</var>) &amp; <var>7</var>) | <a class="local col6 ref" href="#1196rex_r" title='rex_r' data-ref="1196rex_r">rex_r</a>;</td></tr>
<tr><th id="5130">5130</th><td>        <b>if</b> (<a class="local col0 ref" href="#1180b" title='b' data-ref="1180b">b</a> == <var>0x69</var>)</td></tr>
<tr><th id="5131">5131</th><td>            <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::rip_offset" title='DisasContext::rip_offset' data-use='w' data-ref="DisasContext::rip_offset">rip_offset</a> = <a class="tu ref" href="#insn_const_size" title='insn_const_size' data-use='c' data-ref="insn_const_size">insn_const_size</a>(<a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>);</td></tr>
<tr><th id="5132">5132</th><td>        <b>else</b> <b>if</b> (<a class="local col0 ref" href="#1180b" title='b' data-ref="1180b">b</a> == <var>0x6b</var>)</td></tr>
<tr><th id="5133">5133</th><td>            <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::rip_offset" title='DisasContext::rip_offset' data-use='w' data-ref="DisasContext::rip_offset">rip_offset</a> = <var>1</var>;</td></tr>
<tr><th id="5134">5134</th><td>        <a class="tu ref" href="#gen_ldst_modrm" title='gen_ldst_modrm' data-use='c' data-ref="gen_ldst_modrm">gen_ldst_modrm</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a>, <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="enum" href="#OR_TMP0" title='OR_TMP0' data-ref="OR_TMP0">OR_TMP0</a>, <var>0</var>);</td></tr>
<tr><th id="5135">5135</th><td>        <b>if</b> (<a class="local col0 ref" href="#1180b" title='b' data-ref="1180b">b</a> == <var>0x69</var>) {</td></tr>
<tr><th id="5136">5136</th><td>            <a class="local col2 ref" href="#1192val" title='val' data-ref="1192val">val</a> = <a class="tu ref" href="#insn_get" title='insn_get' data-use='c' data-ref="insn_get">insn_get</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>);</td></tr>
<tr><th id="5137">5137</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#919" title="tcg_gen_movi_i64" data-ref="_M/tcg_gen_movi_tl">tcg_gen_movi_tl</a>(<a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>, <a class="local col2 ref" href="#1192val" title='val' data-ref="1192val">val</a>);</td></tr>
<tr><th id="5138">5138</th><td>        } <b>else</b> <b>if</b> (<a class="local col0 ref" href="#1180b" title='b' data-ref="1180b">b</a> == <var>0x6b</var>) {</td></tr>
<tr><th id="5139">5139</th><td>            <a class="local col2 ref" href="#1192val" title='val' data-ref="1192val">val</a> = (<a class="typedef" href="../../../include/stdint.h.html#int8_t" title='int8_t' data-type='signed char' data-ref="int8_t">int8_t</a>)<a class="tu ref" href="#insn_get" title='insn_get' data-use='c' data-ref="insn_get">insn_get</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_8" title='TCGMemOp::MO_8' data-ref="TCGMemOp::MO_8">MO_8</a>);</td></tr>
<tr><th id="5140">5140</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#919" title="tcg_gen_movi_i64" data-ref="_M/tcg_gen_movi_tl">tcg_gen_movi_tl</a>(<a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>, <a class="local col2 ref" href="#1192val" title='val' data-ref="1192val">val</a>);</td></tr>
<tr><th id="5141">5141</th><td>        } <b>else</b> {</td></tr>
<tr><th id="5142">5142</th><td>            <a class="tu ref" href="#gen_op_mov_v_reg" title='gen_op_mov_v_reg' data-use='c' data-ref="gen_op_mov_v_reg">gen_op_mov_v_reg</a>(<a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>, <a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a>);</td></tr>
<tr><th id="5143">5143</th><td>        }</td></tr>
<tr><th id="5144">5144</th><td>        <b>switch</b> (<a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>) {</td></tr>
<tr><th id="5145">5145</th><td><u>#<span data-ppcond="5145">ifdef</span> <a class="macro" href="../../x86_64-softmmu/config-target.h.html#2" data-ref="_M/TARGET_X86_64">TARGET_X86_64</a></u></td></tr>
<tr><th id="5146">5146</th><td>        <b>case</b> <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_64" title='TCGMemOp::MO_64' data-ref="TCGMemOp::MO_64">MO_64</a>:</td></tr>
<tr><th id="5147">5147</th><td>            <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_muls2_i64" title='tcg_gen_muls2_i64' data-ref="tcg_gen_muls2_i64">tcg_gen_muls2_i64</a>(<a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a>], <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>);</td></tr>
<tr><th id="5148">5148</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#920" title="tcg_gen_mov_i64" data-ref="_M/tcg_gen_mov_tl">tcg_gen_mov_tl</a>(<a class="tu ref" href="#cpu_cc_dst" title='cpu_cc_dst' data-use='r' data-ref="cpu_cc_dst">cpu_cc_dst</a>, <a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a>]);</td></tr>
<tr><th id="5149">5149</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#950" title="tcg_gen_sari_i64" data-ref="_M/tcg_gen_sari_tl">tcg_gen_sari_tl</a>(<a class="tu ref" href="#cpu_cc_src" title='cpu_cc_src' data-use='r' data-ref="cpu_cc_src">cpu_cc_src</a>, <a class="tu ref" href="#cpu_cc_dst" title='cpu_cc_dst' data-use='r' data-ref="cpu_cc_dst">cpu_cc_dst</a>, <var>63</var>);</td></tr>
<tr><th id="5150">5150</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#934" title="tcg_gen_sub_i64" data-ref="_M/tcg_gen_sub_tl">tcg_gen_sub_tl</a>(<a class="tu ref" href="#cpu_cc_src" title='cpu_cc_src' data-use='r' data-ref="cpu_cc_src">cpu_cc_src</a>, <a class="tu ref" href="#cpu_cc_src" title='cpu_cc_src' data-use='r' data-ref="cpu_cc_src">cpu_cc_src</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>);</td></tr>
<tr><th id="5151">5151</th><td>            <b>break</b>;</td></tr>
<tr><th id="5152">5152</th><td><u>#<span data-ppcond="5145">endif</span></u></td></tr>
<tr><th id="5153">5153</th><td>        <b>case</b> <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_32" title='TCGMemOp::MO_32' data-ref="TCGMemOp::MO_32">MO_32</a>:</td></tr>
<tr><th id="5154">5154</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#962" title="tcg_gen_extrl_i64_i32" data-ref="_M/tcg_gen_trunc_tl_i32">tcg_gen_trunc_tl_i32</a>(<a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="5155">5155</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#962" title="tcg_gen_extrl_i64_i32" data-ref="_M/tcg_gen_trunc_tl_i32">tcg_gen_trunc_tl_i32</a>(<a class="tu ref" href="#cpu_tmp3_i32" title='cpu_tmp3_i32' data-use='r' data-ref="cpu_tmp3_i32">cpu_tmp3_i32</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>);</td></tr>
<tr><th id="5156">5156</th><td>            <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_muls2_i32" title='tcg_gen_muls2_i32' data-ref="tcg_gen_muls2_i32">tcg_gen_muls2_i32</a>(<a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <a class="tu ref" href="#cpu_tmp3_i32" title='cpu_tmp3_i32' data-use='r' data-ref="cpu_tmp3_i32">cpu_tmp3_i32</a>,</td></tr>
<tr><th id="5157">5157</th><td>                              <a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <a class="tu ref" href="#cpu_tmp3_i32" title='cpu_tmp3_i32' data-use='r' data-ref="cpu_tmp3_i32">cpu_tmp3_i32</a>);</td></tr>
<tr><th id="5158">5158</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#964" title="tcg_gen_extu_i32_i64" data-ref="_M/tcg_gen_extu_i32_tl">tcg_gen_extu_i32_tl</a>(<a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a>], <a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>);</td></tr>
<tr><th id="5159">5159</th><td>            <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_sari_i32" title='tcg_gen_sari_i32' data-ref="tcg_gen_sari_i32">tcg_gen_sari_i32</a>(<a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <var>31</var>);</td></tr>
<tr><th id="5160">5160</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#920" title="tcg_gen_mov_i64" data-ref="_M/tcg_gen_mov_tl">tcg_gen_mov_tl</a>(<a class="tu ref" href="#cpu_cc_dst" title='cpu_cc_dst' data-use='r' data-ref="cpu_cc_dst">cpu_cc_dst</a>, <a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a>]);</td></tr>
<tr><th id="5161">5161</th><td>            <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_sub_i32" title='tcg_gen_sub_i32' data-ref="tcg_gen_sub_i32">tcg_gen_sub_i32</a>(<a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <a class="tu ref" href="#cpu_tmp3_i32" title='cpu_tmp3_i32' data-use='r' data-ref="cpu_tmp3_i32">cpu_tmp3_i32</a>);</td></tr>
<tr><th id="5162">5162</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#964" title="tcg_gen_extu_i32_i64" data-ref="_M/tcg_gen_extu_i32_tl">tcg_gen_extu_i32_tl</a>(<a class="tu ref" href="#cpu_cc_src" title='cpu_cc_src' data-use='r' data-ref="cpu_cc_src">cpu_cc_src</a>, <a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>);</td></tr>
<tr><th id="5163">5163</th><td>            <b>break</b>;</td></tr>
<tr><th id="5164">5164</th><td>        <b>default</b>:</td></tr>
<tr><th id="5165">5165</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#971" title="tcg_gen_ext16s_i64" data-ref="_M/tcg_gen_ext16s_tl">tcg_gen_ext16s_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="5166">5166</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#971" title="tcg_gen_ext16s_i64" data-ref="_M/tcg_gen_ext16s_tl">tcg_gen_ext16s_tl</a>(<a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>);</td></tr>
<tr><th id="5167">5167</th><td>            <i>/* XXX: use 32 bit mul which could be faster */</i></td></tr>
<tr><th id="5168">5168</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#955" title="tcg_gen_mul_i64" data-ref="_M/tcg_gen_mul_tl">tcg_gen_mul_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>);</td></tr>
<tr><th id="5169">5169</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#920" title="tcg_gen_mov_i64" data-ref="_M/tcg_gen_mov_tl">tcg_gen_mov_tl</a>(<a class="tu ref" href="#cpu_cc_dst" title='cpu_cc_dst' data-use='r' data-ref="cpu_cc_dst">cpu_cc_dst</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="5170">5170</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#971" title="tcg_gen_ext16s_i64" data-ref="_M/tcg_gen_ext16s_tl">tcg_gen_ext16s_tl</a>(<a class="tu ref" href="#cpu_tmp0" title='cpu_tmp0' data-use='r' data-ref="cpu_tmp0">cpu_tmp0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="5171">5171</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#934" title="tcg_gen_sub_i64" data-ref="_M/tcg_gen_sub_tl">tcg_gen_sub_tl</a>(<a class="tu ref" href="#cpu_cc_src" title='cpu_cc_src' data-use='r' data-ref="cpu_cc_src">cpu_cc_src</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_tmp0" title='cpu_tmp0' data-use='r' data-ref="cpu_tmp0">cpu_tmp0</a>);</td></tr>
<tr><th id="5172">5172</th><td>            <a class="tu ref" href="#gen_op_mov_reg_v" title='gen_op_mov_reg_v' data-use='c' data-ref="gen_op_mov_reg_v">gen_op_mov_reg_v</a>(<a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="5173">5173</th><td>            <b>break</b>;</td></tr>
<tr><th id="5174">5174</th><td>        }</td></tr>
<tr><th id="5175">5175</th><td>        <a class="tu ref" href="#set_cc_op" title='set_cc_op' data-use='c' data-ref="set_cc_op">set_cc_op</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="enum" href="cpu.h.html#CC_OP_MULB" title='CC_OP_MULB' data-ref="CC_OP_MULB">CC_OP_MULB</a> + <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>);</td></tr>
<tr><th id="5176">5176</th><td>        <b>break</b>;</td></tr>
<tr><th id="5177">5177</th><td>    <b>case</b> <var>0x1c0</var>:</td></tr>
<tr><th id="5178">5178</th><td>    <b>case</b> <var>0x1c1</var>: <i>/* xadd Ev, Gv */</i></td></tr>
<tr><th id="5179">5179</th><td>        <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a> = <a class="tu ref" href="#mo_b_d" title='mo_b_d' data-use='c' data-ref="mo_b_d">mo_b_d</a>(<a class="local col0 ref" href="#1180b" title='b' data-ref="1180b">b</a>, <a class="local col5 ref" href="#1185dflag" title='dflag' data-ref="1185dflag">dflag</a>);</td></tr>
<tr><th id="5180">5180</th><td>        <a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> = <a class="ref" href="../../include/exec/cpu_ldst_template.h.html#112" title='cpu_ldub_code' data-ref="cpu_ldub_code">cpu_ldub_code</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='w' data-ref="DisasContext::pc">pc</a>++);</td></tr>
<tr><th id="5181">5181</th><td>        <a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a> = ((<a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> &gt;&gt; <var>3</var>) &amp; <var>7</var>) | <a class="local col6 ref" href="#1196rex_r" title='rex_r' data-ref="1196rex_r">rex_r</a>;</td></tr>
<tr><th id="5182">5182</th><td>        <a class="local col9 ref" href="#1189mod" title='mod' data-ref="1189mod">mod</a> = (<a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> &gt;&gt; <var>6</var>) &amp; <var>3</var>;</td></tr>
<tr><th id="5183">5183</th><td>        <a class="tu ref" href="#gen_op_mov_v_reg" title='gen_op_mov_v_reg' data-use='c' data-ref="gen_op_mov_v_reg">gen_op_mov_v_reg</a>(<a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a>);</td></tr>
<tr><th id="5184">5184</th><td>        <b>if</b> (<a class="local col9 ref" href="#1189mod" title='mod' data-ref="1189mod">mod</a> == <var>3</var>) {</td></tr>
<tr><th id="5185">5185</th><td>            <a class="local col8 ref" href="#1188rm" title='rm' data-ref="1188rm">rm</a> = (<a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> &amp; <var>7</var>) | <a class="macro" href="#45" title="((s)-&gt;rex_b)" data-ref="_M/REX_B">REX_B</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>);</td></tr>
<tr><th id="5186">5186</th><td>            <a class="tu ref" href="#gen_op_mov_v_reg" title='gen_op_mov_v_reg' data-use='c' data-ref="gen_op_mov_v_reg">gen_op_mov_v_reg</a>(<a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>, <a class="local col8 ref" href="#1188rm" title='rm' data-ref="1188rm">rm</a>);</td></tr>
<tr><th id="5187">5187</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#932" title="tcg_gen_add_i64" data-ref="_M/tcg_gen_add_tl">tcg_gen_add_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>);</td></tr>
<tr><th id="5188">5188</th><td>            <a class="tu ref" href="#gen_op_mov_reg_v" title='gen_op_mov_reg_v' data-use='c' data-ref="gen_op_mov_reg_v">gen_op_mov_reg_v</a>(<a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>);</td></tr>
<tr><th id="5189">5189</th><td>            <a class="tu ref" href="#gen_op_mov_reg_v" title='gen_op_mov_reg_v' data-use='c' data-ref="gen_op_mov_reg_v">gen_op_mov_reg_v</a>(<a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="local col8 ref" href="#1188rm" title='rm' data-ref="1188rm">rm</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="5190">5190</th><td>        } <b>else</b> {</td></tr>
<tr><th id="5191">5191</th><td>            <a class="tu ref" href="#gen_lea_modrm" title='gen_lea_modrm' data-use='c' data-ref="gen_lea_modrm">gen_lea_modrm</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a>);</td></tr>
<tr><th id="5192">5192</th><td>            <b>if</b> (<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::prefix" title='DisasContext::prefix' data-use='r' data-ref="DisasContext::prefix">prefix</a> &amp; <a class="macro" href="#37" title="0x04" data-ref="_M/PREFIX_LOCK">PREFIX_LOCK</a>) {</td></tr>
<tr><th id="5193">5193</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#1008" title="tcg_gen_atomic_fetch_add_i64" data-ref="_M/tcg_gen_atomic_fetch_add_tl">tcg_gen_atomic_fetch_add_tl</a>(<a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>,</td></tr>
<tr><th id="5194">5194</th><td>                                            <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::mem_index" title='DisasContext::mem_index' data-use='r' data-ref="DisasContext::mem_index">mem_index</a>, <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a> | <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_LE" title='TCGMemOp::MO_LE' data-ref="TCGMemOp::MO_LE">MO_LE</a>);</td></tr>
<tr><th id="5195">5195</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#932" title="tcg_gen_add_i64" data-ref="_M/tcg_gen_add_tl">tcg_gen_add_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>);</td></tr>
<tr><th id="5196">5196</th><td>            } <b>else</b> {</td></tr>
<tr><th id="5197">5197</th><td>                <a class="tu ref" href="#gen_op_ld_v" title='gen_op_ld_v' data-use='c' data-ref="gen_op_ld_v">gen_op_ld_v</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>);</td></tr>
<tr><th id="5198">5198</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#932" title="tcg_gen_add_i64" data-ref="_M/tcg_gen_add_tl">tcg_gen_add_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>);</td></tr>
<tr><th id="5199">5199</th><td>                <a class="tu ref" href="#gen_op_st_v" title='gen_op_st_v' data-use='c' data-ref="gen_op_st_v">gen_op_st_v</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>);</td></tr>
<tr><th id="5200">5200</th><td>            }</td></tr>
<tr><th id="5201">5201</th><td>            <a class="tu ref" href="#gen_op_mov_reg_v" title='gen_op_mov_reg_v' data-use='c' data-ref="gen_op_mov_reg_v">gen_op_mov_reg_v</a>(<a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>);</td></tr>
<tr><th id="5202">5202</th><td>        }</td></tr>
<tr><th id="5203">5203</th><td>        <a class="tu ref" href="#gen_op_update2_cc" title='gen_op_update2_cc' data-use='c' data-ref="gen_op_update2_cc">gen_op_update2_cc</a>();</td></tr>
<tr><th id="5204">5204</th><td>        <a class="tu ref" href="#set_cc_op" title='set_cc_op' data-use='c' data-ref="set_cc_op">set_cc_op</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="enum" href="cpu.h.html#CC_OP_ADDB" title='CC_OP_ADDB' data-ref="CC_OP_ADDB">CC_OP_ADDB</a> + <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>);</td></tr>
<tr><th id="5205">5205</th><td>        <b>break</b>;</td></tr>
<tr><th id="5206">5206</th><td>    <b>case</b> <var>0x1b0</var>:</td></tr>
<tr><th id="5207">5207</th><td>    <b>case</b> <var>0x1b1</var>: <i>/* cmpxchg Ev, Gv */</i></td></tr>
<tr><th id="5208">5208</th><td>        {</td></tr>
<tr><th id="5209">5209</th><td>            <a class="macro" href="../../tcg/tcg.h.html#438" title="TCGv_i64" data-ref="_M/TCGv">TCGv</a> <dfn class="local col6 decl" id="1216oldv" title='oldv' data-type='TCGv_i64' data-ref="1216oldv">oldv</dfn>, <dfn class="local col7 decl" id="1217newv" title='newv' data-type='TCGv_i64' data-ref="1217newv">newv</dfn>, <dfn class="local col8 decl" id="1218cmpv" title='cmpv' data-type='TCGv_i64' data-ref="1218cmpv">cmpv</dfn>;</td></tr>
<tr><th id="5210">5210</th><td></td></tr>
<tr><th id="5211">5211</th><td>            <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a> = <a class="tu ref" href="#mo_b_d" title='mo_b_d' data-use='c' data-ref="mo_b_d">mo_b_d</a>(<a class="local col0 ref" href="#1180b" title='b' data-ref="1180b">b</a>, <a class="local col5 ref" href="#1185dflag" title='dflag' data-ref="1185dflag">dflag</a>);</td></tr>
<tr><th id="5212">5212</th><td>            <a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> = <a class="ref" href="../../include/exec/cpu_ldst_template.h.html#112" title='cpu_ldub_code' data-ref="cpu_ldub_code">cpu_ldub_code</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='w' data-ref="DisasContext::pc">pc</a>++);</td></tr>
<tr><th id="5213">5213</th><td>            <a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a> = ((<a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> &gt;&gt; <var>3</var>) &amp; <var>7</var>) | <a class="local col6 ref" href="#1196rex_r" title='rex_r' data-ref="1196rex_r">rex_r</a>;</td></tr>
<tr><th id="5214">5214</th><td>            <a class="local col9 ref" href="#1189mod" title='mod' data-ref="1189mod">mod</a> = (<a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> &gt;&gt; <var>6</var>) &amp; <var>3</var>;</td></tr>
<tr><th id="5215">5215</th><td>            <a class="local col6 ref" href="#1216oldv" title='oldv' data-ref="1216oldv">oldv</a> = <a class="macro" href="../../tcg/tcg-op.h.html#822" title="tcg_temp_new_i64()" data-ref="_M/tcg_temp_new">tcg_temp_new</a>();</td></tr>
<tr><th id="5216">5216</th><td>            <a class="local col7 ref" href="#1217newv" title='newv' data-ref="1217newv">newv</a> = <a class="macro" href="../../tcg/tcg-op.h.html#822" title="tcg_temp_new_i64()" data-ref="_M/tcg_temp_new">tcg_temp_new</a>();</td></tr>
<tr><th id="5217">5217</th><td>            <a class="local col8 ref" href="#1218cmpv" title='cmpv' data-ref="1218cmpv">cmpv</a> = <a class="macro" href="../../tcg/tcg-op.h.html#822" title="tcg_temp_new_i64()" data-ref="_M/tcg_temp_new">tcg_temp_new</a>();</td></tr>
<tr><th id="5218">5218</th><td>            <a class="tu ref" href="#gen_op_mov_v_reg" title='gen_op_mov_v_reg' data-use='c' data-ref="gen_op_mov_v_reg">gen_op_mov_v_reg</a>(<a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="local col7 ref" href="#1217newv" title='newv' data-ref="1217newv">newv</a>, <a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a>);</td></tr>
<tr><th id="5219">5219</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#920" title="tcg_gen_mov_i64" data-ref="_M/tcg_gen_mov_tl">tcg_gen_mov_tl</a>(<a class="local col8 ref" href="#1218cmpv" title='cmpv' data-ref="1218cmpv">cmpv</a>, <a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="macro" href="cpu.h.html#59" title="0" data-ref="_M/R_EAX">R_EAX</a>]);</td></tr>
<tr><th id="5220">5220</th><td></td></tr>
<tr><th id="5221">5221</th><td>            <b>if</b> (<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::prefix" title='DisasContext::prefix' data-use='r' data-ref="DisasContext::prefix">prefix</a> &amp; <a class="macro" href="#37" title="0x04" data-ref="_M/PREFIX_LOCK">PREFIX_LOCK</a>) {</td></tr>
<tr><th id="5222">5222</th><td>                <b>if</b> (<a class="local col9 ref" href="#1189mod" title='mod' data-ref="1189mod">mod</a> == <var>3</var>) {</td></tr>
<tr><th id="5223">5223</th><td>                    <b>goto</b> <a class="lbl" href="#1198illegal_op" data-ref="1198illegal_op">illegal_op</a>;</td></tr>
<tr><th id="5224">5224</th><td>                }</td></tr>
<tr><th id="5225">5225</th><td>                <a class="tu ref" href="#gen_lea_modrm" title='gen_lea_modrm' data-use='c' data-ref="gen_lea_modrm">gen_lea_modrm</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a>);</td></tr>
<tr><th id="5226">5226</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#1006" title="tcg_gen_atomic_cmpxchg_i64" data-ref="_M/tcg_gen_atomic_cmpxchg_tl">tcg_gen_atomic_cmpxchg_tl</a>(<a class="local col6 ref" href="#1216oldv" title='oldv' data-ref="1216oldv">oldv</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>, <a class="local col8 ref" href="#1218cmpv" title='cmpv' data-ref="1218cmpv">cmpv</a>, <a class="local col7 ref" href="#1217newv" title='newv' data-ref="1217newv">newv</a>,</td></tr>
<tr><th id="5227">5227</th><td>                                          <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::mem_index" title='DisasContext::mem_index' data-use='r' data-ref="DisasContext::mem_index">mem_index</a>, <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a> | <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_LE" title='TCGMemOp::MO_LE' data-ref="TCGMemOp::MO_LE">MO_LE</a>);</td></tr>
<tr><th id="5228">5228</th><td>                <a class="tu ref" href="#gen_op_mov_reg_v" title='gen_op_mov_reg_v' data-use='c' data-ref="gen_op_mov_reg_v">gen_op_mov_reg_v</a>(<a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="macro" href="cpu.h.html#59" title="0" data-ref="_M/R_EAX">R_EAX</a>, <a class="local col6 ref" href="#1216oldv" title='oldv' data-ref="1216oldv">oldv</a>);</td></tr>
<tr><th id="5229">5229</th><td>            } <b>else</b> {</td></tr>
<tr><th id="5230">5230</th><td>                <b>if</b> (<a class="local col9 ref" href="#1189mod" title='mod' data-ref="1189mod">mod</a> == <var>3</var>) {</td></tr>
<tr><th id="5231">5231</th><td>                    <a class="local col8 ref" href="#1188rm" title='rm' data-ref="1188rm">rm</a> = (<a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> &amp; <var>7</var>) | <a class="macro" href="#45" title="((s)-&gt;rex_b)" data-ref="_M/REX_B">REX_B</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>);</td></tr>
<tr><th id="5232">5232</th><td>                    <a class="tu ref" href="#gen_op_mov_v_reg" title='gen_op_mov_v_reg' data-use='c' data-ref="gen_op_mov_v_reg">gen_op_mov_v_reg</a>(<a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="local col6 ref" href="#1216oldv" title='oldv' data-ref="1216oldv">oldv</a>, <a class="local col8 ref" href="#1188rm" title='rm' data-ref="1188rm">rm</a>);</td></tr>
<tr><th id="5233">5233</th><td>                } <b>else</b> {</td></tr>
<tr><th id="5234">5234</th><td>                    <a class="tu ref" href="#gen_lea_modrm" title='gen_lea_modrm' data-use='c' data-ref="gen_lea_modrm">gen_lea_modrm</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a>);</td></tr>
<tr><th id="5235">5235</th><td>                    <a class="tu ref" href="#gen_op_ld_v" title='gen_op_ld_v' data-use='c' data-ref="gen_op_ld_v">gen_op_ld_v</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="local col6 ref" href="#1216oldv" title='oldv' data-ref="1216oldv">oldv</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>);</td></tr>
<tr><th id="5236">5236</th><td>                    <a class="local col8 ref" href="#1188rm" title='rm' data-ref="1188rm">rm</a> = <var>0</var>; <i>/* avoid warning */</i></td></tr>
<tr><th id="5237">5237</th><td>                }</td></tr>
<tr><th id="5238">5238</th><td>                <a class="tu ref" href="#gen_extu" title='gen_extu' data-use='c' data-ref="gen_extu">gen_extu</a>(<a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="local col6 ref" href="#1216oldv" title='oldv' data-ref="1216oldv">oldv</a>);</td></tr>
<tr><th id="5239">5239</th><td>                <a class="tu ref" href="#gen_extu" title='gen_extu' data-use='c' data-ref="gen_extu">gen_extu</a>(<a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="local col8 ref" href="#1218cmpv" title='cmpv' data-ref="1218cmpv">cmpv</a>);</td></tr>
<tr><th id="5240">5240</th><td>                <i>/* store value = (old == cmp ? new : old);  */</i></td></tr>
<tr><th id="5241">5241</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#1000" title="tcg_gen_movcond_i64" data-ref="_M/tcg_gen_movcond_tl">tcg_gen_movcond_tl</a>(<a class="enum" href="../../tcg/tcg.h.html#TCG_COND_EQ" title='TCG_COND_EQ' data-ref="TCG_COND_EQ">TCG_COND_EQ</a>, <a class="local col7 ref" href="#1217newv" title='newv' data-ref="1217newv">newv</a>, <a class="local col6 ref" href="#1216oldv" title='oldv' data-ref="1216oldv">oldv</a>, <a class="local col8 ref" href="#1218cmpv" title='cmpv' data-ref="1218cmpv">cmpv</a>, <a class="local col7 ref" href="#1217newv" title='newv' data-ref="1217newv">newv</a>, <a class="local col6 ref" href="#1216oldv" title='oldv' data-ref="1216oldv">oldv</a>);</td></tr>
<tr><th id="5242">5242</th><td>                <b>if</b> (<a class="local col9 ref" href="#1189mod" title='mod' data-ref="1189mod">mod</a> == <var>3</var>) {</td></tr>
<tr><th id="5243">5243</th><td>                    <a class="tu ref" href="#gen_op_mov_reg_v" title='gen_op_mov_reg_v' data-use='c' data-ref="gen_op_mov_reg_v">gen_op_mov_reg_v</a>(<a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="macro" href="cpu.h.html#59" title="0" data-ref="_M/R_EAX">R_EAX</a>, <a class="local col6 ref" href="#1216oldv" title='oldv' data-ref="1216oldv">oldv</a>);</td></tr>
<tr><th id="5244">5244</th><td>                    <a class="tu ref" href="#gen_op_mov_reg_v" title='gen_op_mov_reg_v' data-use='c' data-ref="gen_op_mov_reg_v">gen_op_mov_reg_v</a>(<a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="local col8 ref" href="#1188rm" title='rm' data-ref="1188rm">rm</a>, <a class="local col7 ref" href="#1217newv" title='newv' data-ref="1217newv">newv</a>);</td></tr>
<tr><th id="5245">5245</th><td>                } <b>else</b> {</td></tr>
<tr><th id="5246">5246</th><td>                    <i>/* Perform an unconditional store cycle like physical cpu;</i></td></tr>
<tr><th id="5247">5247</th><td><i>                       must be before changing accumulator to ensure</i></td></tr>
<tr><th id="5248">5248</th><td><i>                       idempotency if the store faults and the instruction</i></td></tr>
<tr><th id="5249">5249</th><td><i>                       is restarted */</i></td></tr>
<tr><th id="5250">5250</th><td>                    <a class="tu ref" href="#gen_op_st_v" title='gen_op_st_v' data-use='c' data-ref="gen_op_st_v">gen_op_st_v</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="local col7 ref" href="#1217newv" title='newv' data-ref="1217newv">newv</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>);</td></tr>
<tr><th id="5251">5251</th><td>                    <a class="tu ref" href="#gen_op_mov_reg_v" title='gen_op_mov_reg_v' data-use='c' data-ref="gen_op_mov_reg_v">gen_op_mov_reg_v</a>(<a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="macro" href="cpu.h.html#59" title="0" data-ref="_M/R_EAX">R_EAX</a>, <a class="local col6 ref" href="#1216oldv" title='oldv' data-ref="1216oldv">oldv</a>);</td></tr>
<tr><th id="5252">5252</th><td>                }</td></tr>
<tr><th id="5253">5253</th><td>            }</td></tr>
<tr><th id="5254">5254</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#920" title="tcg_gen_mov_i64" data-ref="_M/tcg_gen_mov_tl">tcg_gen_mov_tl</a>(<a class="tu ref" href="#cpu_cc_src" title='cpu_cc_src' data-use='r' data-ref="cpu_cc_src">cpu_cc_src</a>, <a class="local col6 ref" href="#1216oldv" title='oldv' data-ref="1216oldv">oldv</a>);</td></tr>
<tr><th id="5255">5255</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#920" title="tcg_gen_mov_i64" data-ref="_M/tcg_gen_mov_tl">tcg_gen_mov_tl</a>(<a class="tu ref" href="#cpu_cc_srcT" title='cpu_cc_srcT' data-use='r' data-ref="cpu_cc_srcT">cpu_cc_srcT</a>, <a class="local col8 ref" href="#1218cmpv" title='cmpv' data-ref="1218cmpv">cmpv</a>);</td></tr>
<tr><th id="5256">5256</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#934" title="tcg_gen_sub_i64" data-ref="_M/tcg_gen_sub_tl">tcg_gen_sub_tl</a>(<a class="tu ref" href="#cpu_cc_dst" title='cpu_cc_dst' data-use='r' data-ref="cpu_cc_dst">cpu_cc_dst</a>, <a class="local col8 ref" href="#1218cmpv" title='cmpv' data-ref="1218cmpv">cmpv</a>, <a class="local col6 ref" href="#1216oldv" title='oldv' data-ref="1216oldv">oldv</a>);</td></tr>
<tr><th id="5257">5257</th><td>            <a class="tu ref" href="#set_cc_op" title='set_cc_op' data-use='c' data-ref="set_cc_op">set_cc_op</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="enum" href="cpu.h.html#CC_OP_SUBB" title='CC_OP_SUBB' data-ref="CC_OP_SUBB">CC_OP_SUBB</a> + <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>);</td></tr>
<tr><th id="5258">5258</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#826" title="tcg_temp_free_i64" data-ref="_M/tcg_temp_free">tcg_temp_free</a>(<a class="local col6 ref" href="#1216oldv" title='oldv' data-ref="1216oldv">oldv</a>);</td></tr>
<tr><th id="5259">5259</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#826" title="tcg_temp_free_i64" data-ref="_M/tcg_temp_free">tcg_temp_free</a>(<a class="local col7 ref" href="#1217newv" title='newv' data-ref="1217newv">newv</a>);</td></tr>
<tr><th id="5260">5260</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#826" title="tcg_temp_free_i64" data-ref="_M/tcg_temp_free">tcg_temp_free</a>(<a class="local col8 ref" href="#1218cmpv" title='cmpv' data-ref="1218cmpv">cmpv</a>);</td></tr>
<tr><th id="5261">5261</th><td>        }</td></tr>
<tr><th id="5262">5262</th><td>        <b>break</b>;</td></tr>
<tr><th id="5263">5263</th><td>    <b>case</b> <var>0x1c7</var>: <i>/* cmpxchg8b */</i></td></tr>
<tr><th id="5264">5264</th><td>        <a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> = <a class="ref" href="../../include/exec/cpu_ldst_template.h.html#112" title='cpu_ldub_code' data-ref="cpu_ldub_code">cpu_ldub_code</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='w' data-ref="DisasContext::pc">pc</a>++);</td></tr>
<tr><th id="5265">5265</th><td>        <a class="local col9 ref" href="#1189mod" title='mod' data-ref="1189mod">mod</a> = (<a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> &gt;&gt; <var>6</var>) &amp; <var>3</var>;</td></tr>
<tr><th id="5266">5266</th><td>        <b>if</b> ((<a class="local col9 ref" href="#1189mod" title='mod' data-ref="1189mod">mod</a> == <var>3</var>) || ((<a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> &amp; <var>0x38</var>) != <var>0x8</var>))</td></tr>
<tr><th id="5267">5267</th><td>            <b>goto</b> <a class="lbl" href="#1198illegal_op" data-ref="1198illegal_op">illegal_op</a>;</td></tr>
<tr><th id="5268">5268</th><td><u>#<span data-ppcond="5268">ifdef</span> <a class="macro" href="../../x86_64-softmmu/config-target.h.html#2" data-ref="_M/TARGET_X86_64">TARGET_X86_64</a></u></td></tr>
<tr><th id="5269">5269</th><td>        <b>if</b> (<a class="local col5 ref" href="#1185dflag" title='dflag' data-ref="1185dflag">dflag</a> == <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_64" title='TCGMemOp::MO_64' data-ref="TCGMemOp::MO_64">MO_64</a>) {</td></tr>
<tr><th id="5270">5270</th><td>            <b>if</b> (!(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cpuid_ext_features" title='DisasContext::cpuid_ext_features' data-use='r' data-ref="DisasContext::cpuid_ext_features">cpuid_ext_features</a> &amp; <a class="macro" href="cpu.h.html#515" title="(1U &lt;&lt; 13)" data-ref="_M/CPUID_EXT_CX16">CPUID_EXT_CX16</a>))</td></tr>
<tr><th id="5271">5271</th><td>                <b>goto</b> <a class="lbl" href="#1198illegal_op" data-ref="1198illegal_op">illegal_op</a>;</td></tr>
<tr><th id="5272">5272</th><td>            <a class="tu ref" href="#gen_lea_modrm" title='gen_lea_modrm' data-use='c' data-ref="gen_lea_modrm">gen_lea_modrm</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a>);</td></tr>
<tr><th id="5273">5273</th><td>            <b>if</b> ((<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::prefix" title='DisasContext::prefix' data-use='r' data-ref="DisasContext::prefix">prefix</a> &amp; <a class="macro" href="#37" title="0x04" data-ref="_M/PREFIX_LOCK">PREFIX_LOCK</a>) &amp;&amp; <a class="ref" href="../../tcg/tcg.h.html#parallel_cpus" title='parallel_cpus' data-ref="parallel_cpus">parallel_cpus</a>) {</td></tr>
<tr><th id="5274">5274</th><td>                <a class="ref" href="helper.h.html#79" title='gen_helper_cmpxchg16b' data-ref="gen_helper_cmpxchg16b">gen_helper_cmpxchg16b</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>);</td></tr>
<tr><th id="5275">5275</th><td>            } <b>else</b> {</td></tr>
<tr><th id="5276">5276</th><td>                <a class="ref" href="helper.h.html#78" title='gen_helper_cmpxchg16b_unlocked' data-ref="gen_helper_cmpxchg16b_unlocked">gen_helper_cmpxchg16b_unlocked</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>);</td></tr>
<tr><th id="5277">5277</th><td>            }</td></tr>
<tr><th id="5278">5278</th><td>        } <b>else</b></td></tr>
<tr><th id="5279">5279</th><td><u>#<span data-ppcond="5268">endif</span></u>        </td></tr>
<tr><th id="5280">5280</th><td>        {</td></tr>
<tr><th id="5281">5281</th><td>            <b>if</b> (!(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cpuid_features" title='DisasContext::cpuid_features' data-use='r' data-ref="DisasContext::cpuid_features">cpuid_features</a> &amp; <a class="macro" href="cpu.h.html#480" title="(1U &lt;&lt; 8)" data-ref="_M/CPUID_CX8">CPUID_CX8</a>))</td></tr>
<tr><th id="5282">5282</th><td>                <b>goto</b> <a class="lbl" href="#1198illegal_op" data-ref="1198illegal_op">illegal_op</a>;</td></tr>
<tr><th id="5283">5283</th><td>            <a class="tu ref" href="#gen_lea_modrm" title='gen_lea_modrm' data-use='c' data-ref="gen_lea_modrm">gen_lea_modrm</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a>);</td></tr>
<tr><th id="5284">5284</th><td>            <b>if</b> ((<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::prefix" title='DisasContext::prefix' data-use='r' data-ref="DisasContext::prefix">prefix</a> &amp; <a class="macro" href="#37" title="0x04" data-ref="_M/PREFIX_LOCK">PREFIX_LOCK</a>) &amp;&amp; <a class="ref" href="../../tcg/tcg.h.html#parallel_cpus" title='parallel_cpus' data-ref="parallel_cpus">parallel_cpus</a>) {</td></tr>
<tr><th id="5285">5285</th><td>                <a class="ref" href="helper.h.html#76" title='gen_helper_cmpxchg8b' data-ref="gen_helper_cmpxchg8b">gen_helper_cmpxchg8b</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>);</td></tr>
<tr><th id="5286">5286</th><td>            } <b>else</b> {</td></tr>
<tr><th id="5287">5287</th><td>                <a class="ref" href="helper.h.html#75" title='gen_helper_cmpxchg8b_unlocked' data-ref="gen_helper_cmpxchg8b_unlocked">gen_helper_cmpxchg8b_unlocked</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>);</td></tr>
<tr><th id="5288">5288</th><td>            }</td></tr>
<tr><th id="5289">5289</th><td>        }</td></tr>
<tr><th id="5290">5290</th><td>        <a class="tu ref" href="#set_cc_op" title='set_cc_op' data-use='c' data-ref="set_cc_op">set_cc_op</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="enum" href="cpu.h.html#CC_OP_EFLAGS" title='CC_OP_EFLAGS' data-ref="CC_OP_EFLAGS">CC_OP_EFLAGS</a>);</td></tr>
<tr><th id="5291">5291</th><td>        <b>break</b>;</td></tr>
<tr><th id="5292">5292</th><td></td></tr>
<tr><th id="5293">5293</th><td>        <i>/**************************/</i></td></tr>
<tr><th id="5294">5294</th><td>        <i>/* push/pop */</i></td></tr>
<tr><th id="5295">5295</th><td>    <b>case</b> <var>0x50</var> ... <var>0x57</var>: <i>/* push */</i></td></tr>
<tr><th id="5296">5296</th><td>        <a class="tu ref" href="#gen_op_mov_v_reg" title='gen_op_mov_v_reg' data-use='c' data-ref="gen_op_mov_v_reg">gen_op_mov_v_reg</a>(<a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_32" title='TCGMemOp::MO_32' data-ref="TCGMemOp::MO_32">MO_32</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, (<a class="local col0 ref" href="#1180b" title='b' data-ref="1180b">b</a> &amp; <var>7</var>) | <a class="macro" href="#45" title="((s)-&gt;rex_b)" data-ref="_M/REX_B">REX_B</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>));</td></tr>
<tr><th id="5297">5297</th><td>        <a class="tu ref" href="#gen_push_v" title='gen_push_v' data-use='c' data-ref="gen_push_v">gen_push_v</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="5298">5298</th><td>        <b>break</b>;</td></tr>
<tr><th id="5299">5299</th><td>    <b>case</b> <var>0x58</var> ... <var>0x5f</var>: <i>/* pop */</i></td></tr>
<tr><th id="5300">5300</th><td>        <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a> = <a class="tu ref" href="#gen_pop_T0" title='gen_pop_T0' data-use='c' data-ref="gen_pop_T0">gen_pop_T0</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>);</td></tr>
<tr><th id="5301">5301</th><td>        <i>/* NOTE: order is important for pop %sp */</i></td></tr>
<tr><th id="5302">5302</th><td>        <a class="tu ref" href="#gen_pop_update" title='gen_pop_update' data-use='c' data-ref="gen_pop_update">gen_pop_update</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>);</td></tr>
<tr><th id="5303">5303</th><td>        <a class="tu ref" href="#gen_op_mov_reg_v" title='gen_op_mov_reg_v' data-use='c' data-ref="gen_op_mov_reg_v">gen_op_mov_reg_v</a>(<a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, (<a class="local col0 ref" href="#1180b" title='b' data-ref="1180b">b</a> &amp; <var>7</var>) | <a class="macro" href="#45" title="((s)-&gt;rex_b)" data-ref="_M/REX_B">REX_B</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>), <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="5304">5304</th><td>        <b>break</b>;</td></tr>
<tr><th id="5305">5305</th><td>    <b>case</b> <var>0x60</var>: <i>/* pusha */</i></td></tr>
<tr><th id="5306">5306</th><td>        <b>if</b> (<a class="macro" href="#43" title="((s)-&gt;code64)" data-ref="_M/CODE64">CODE64</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>))</td></tr>
<tr><th id="5307">5307</th><td>            <b>goto</b> <a class="lbl" href="#1198illegal_op" data-ref="1198illegal_op">illegal_op</a>;</td></tr>
<tr><th id="5308">5308</th><td>        <a class="tu ref" href="#gen_pusha" title='gen_pusha' data-use='c' data-ref="gen_pusha">gen_pusha</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>);</td></tr>
<tr><th id="5309">5309</th><td>        <b>break</b>;</td></tr>
<tr><th id="5310">5310</th><td>    <b>case</b> <var>0x61</var>: <i>/* popa */</i></td></tr>
<tr><th id="5311">5311</th><td>        <b>if</b> (<a class="macro" href="#43" title="((s)-&gt;code64)" data-ref="_M/CODE64">CODE64</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>))</td></tr>
<tr><th id="5312">5312</th><td>            <b>goto</b> <a class="lbl" href="#1198illegal_op" data-ref="1198illegal_op">illegal_op</a>;</td></tr>
<tr><th id="5313">5313</th><td>        <a class="tu ref" href="#gen_popa" title='gen_popa' data-use='c' data-ref="gen_popa">gen_popa</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>);</td></tr>
<tr><th id="5314">5314</th><td>        <b>break</b>;</td></tr>
<tr><th id="5315">5315</th><td>    <b>case</b> <var>0x68</var>: <i>/* push Iv */</i></td></tr>
<tr><th id="5316">5316</th><td>    <b>case</b> <var>0x6a</var>:</td></tr>
<tr><th id="5317">5317</th><td>        <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a> = <a class="tu ref" href="#mo_pushpop" title='mo_pushpop' data-use='c' data-ref="mo_pushpop">mo_pushpop</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col5 ref" href="#1185dflag" title='dflag' data-ref="1185dflag">dflag</a>);</td></tr>
<tr><th id="5318">5318</th><td>        <b>if</b> (<a class="local col0 ref" href="#1180b" title='b' data-ref="1180b">b</a> == <var>0x68</var>)</td></tr>
<tr><th id="5319">5319</th><td>            <a class="local col2 ref" href="#1192val" title='val' data-ref="1192val">val</a> = <a class="tu ref" href="#insn_get" title='insn_get' data-use='c' data-ref="insn_get">insn_get</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>);</td></tr>
<tr><th id="5320">5320</th><td>        <b>else</b></td></tr>
<tr><th id="5321">5321</th><td>            <a class="local col2 ref" href="#1192val" title='val' data-ref="1192val">val</a> = (<a class="typedef" href="../../../include/stdint.h.html#int8_t" title='int8_t' data-type='signed char' data-ref="int8_t">int8_t</a>)<a class="tu ref" href="#insn_get" title='insn_get' data-use='c' data-ref="insn_get">insn_get</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_8" title='TCGMemOp::MO_8' data-ref="TCGMemOp::MO_8">MO_8</a>);</td></tr>
<tr><th id="5322">5322</th><td>        <a class="macro" href="../../tcg/tcg-op.h.html#919" title="tcg_gen_movi_i64" data-ref="_M/tcg_gen_movi_tl">tcg_gen_movi_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="local col2 ref" href="#1192val" title='val' data-ref="1192val">val</a>);</td></tr>
<tr><th id="5323">5323</th><td>        <a class="tu ref" href="#gen_push_v" title='gen_push_v' data-use='c' data-ref="gen_push_v">gen_push_v</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="5324">5324</th><td>        <b>break</b>;</td></tr>
<tr><th id="5325">5325</th><td>    <b>case</b> <var>0x8f</var>: <i>/* pop Ev */</i></td></tr>
<tr><th id="5326">5326</th><td>        <a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> = <a class="ref" href="../../include/exec/cpu_ldst_template.h.html#112" title='cpu_ldub_code' data-ref="cpu_ldub_code">cpu_ldub_code</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='w' data-ref="DisasContext::pc">pc</a>++);</td></tr>
<tr><th id="5327">5327</th><td>        <a class="local col9 ref" href="#1189mod" title='mod' data-ref="1189mod">mod</a> = (<a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> &gt;&gt; <var>6</var>) &amp; <var>3</var>;</td></tr>
<tr><th id="5328">5328</th><td>        <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a> = <a class="tu ref" href="#gen_pop_T0" title='gen_pop_T0' data-use='c' data-ref="gen_pop_T0">gen_pop_T0</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>);</td></tr>
<tr><th id="5329">5329</th><td>        <b>if</b> (<a class="local col9 ref" href="#1189mod" title='mod' data-ref="1189mod">mod</a> == <var>3</var>) {</td></tr>
<tr><th id="5330">5330</th><td>            <i>/* NOTE: order is important for pop %sp */</i></td></tr>
<tr><th id="5331">5331</th><td>            <a class="tu ref" href="#gen_pop_update" title='gen_pop_update' data-use='c' data-ref="gen_pop_update">gen_pop_update</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>);</td></tr>
<tr><th id="5332">5332</th><td>            <a class="local col8 ref" href="#1188rm" title='rm' data-ref="1188rm">rm</a> = (<a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> &amp; <var>7</var>) | <a class="macro" href="#45" title="((s)-&gt;rex_b)" data-ref="_M/REX_B">REX_B</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>);</td></tr>
<tr><th id="5333">5333</th><td>            <a class="tu ref" href="#gen_op_mov_reg_v" title='gen_op_mov_reg_v' data-use='c' data-ref="gen_op_mov_reg_v">gen_op_mov_reg_v</a>(<a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="local col8 ref" href="#1188rm" title='rm' data-ref="1188rm">rm</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="5334">5334</th><td>        } <b>else</b> {</td></tr>
<tr><th id="5335">5335</th><td>            <i>/* NOTE: order is important too for MMU exceptions */</i></td></tr>
<tr><th id="5336">5336</th><td>            <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::popl_esp_hack" title='DisasContext::popl_esp_hack' data-use='w' data-ref="DisasContext::popl_esp_hack">popl_esp_hack</a> = <var>1</var> &lt;&lt; <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>;</td></tr>
<tr><th id="5337">5337</th><td>            <a class="tu ref" href="#gen_ldst_modrm" title='gen_ldst_modrm' data-use='c' data-ref="gen_ldst_modrm">gen_ldst_modrm</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a>, <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="enum" href="#OR_TMP0" title='OR_TMP0' data-ref="OR_TMP0">OR_TMP0</a>, <var>1</var>);</td></tr>
<tr><th id="5338">5338</th><td>            <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::popl_esp_hack" title='DisasContext::popl_esp_hack' data-use='w' data-ref="DisasContext::popl_esp_hack">popl_esp_hack</a> = <var>0</var>;</td></tr>
<tr><th id="5339">5339</th><td>            <a class="tu ref" href="#gen_pop_update" title='gen_pop_update' data-use='c' data-ref="gen_pop_update">gen_pop_update</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>);</td></tr>
<tr><th id="5340">5340</th><td>        }</td></tr>
<tr><th id="5341">5341</th><td>        <b>break</b>;</td></tr>
<tr><th id="5342">5342</th><td>    <b>case</b> <var>0xc8</var>: <i>/* enter */</i></td></tr>
<tr><th id="5343">5343</th><td>        {</td></tr>
<tr><th id="5344">5344</th><td>            <em>int</em> <dfn class="local col9 decl" id="1219level" title='level' data-type='int' data-ref="1219level">level</dfn>;</td></tr>
<tr><th id="5345">5345</th><td>            <a class="local col2 ref" href="#1192val" title='val' data-ref="1192val">val</a> = <a class="ref" href="../../include/exec/cpu_ldst_template.h.html#112" title='cpu_lduw_code' data-ref="cpu_lduw_code">cpu_lduw_code</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='r' data-ref="DisasContext::pc">pc</a>);</td></tr>
<tr><th id="5346">5346</th><td>            <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='w' data-ref="DisasContext::pc">pc</a> += <var>2</var>;</td></tr>
<tr><th id="5347">5347</th><td>            <a class="local col9 ref" href="#1219level" title='level' data-ref="1219level">level</a> = <a class="ref" href="../../include/exec/cpu_ldst_template.h.html#112" title='cpu_ldub_code' data-ref="cpu_ldub_code">cpu_ldub_code</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='w' data-ref="DisasContext::pc">pc</a>++);</td></tr>
<tr><th id="5348">5348</th><td>            <a class="tu ref" href="#gen_enter" title='gen_enter' data-use='c' data-ref="gen_enter">gen_enter</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col2 ref" href="#1192val" title='val' data-ref="1192val">val</a>, <a class="local col9 ref" href="#1219level" title='level' data-ref="1219level">level</a>);</td></tr>
<tr><th id="5349">5349</th><td>        }</td></tr>
<tr><th id="5350">5350</th><td>        <b>break</b>;</td></tr>
<tr><th id="5351">5351</th><td>    <b>case</b> <var>0xc9</var>: <i>/* leave */</i></td></tr>
<tr><th id="5352">5352</th><td>        <a class="tu ref" href="#gen_leave" title='gen_leave' data-use='c' data-ref="gen_leave">gen_leave</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>);</td></tr>
<tr><th id="5353">5353</th><td>        <b>break</b>;</td></tr>
<tr><th id="5354">5354</th><td>    <b>case</b> <var>0x06</var>: <i>/* push es */</i></td></tr>
<tr><th id="5355">5355</th><td>    <b>case</b> <var>0x0e</var>: <i>/* push cs */</i></td></tr>
<tr><th id="5356">5356</th><td>    <b>case</b> <var>0x16</var>: <i>/* push ss */</i></td></tr>
<tr><th id="5357">5357</th><td>    <b>case</b> <var>0x1e</var>: <i>/* push ds */</i></td></tr>
<tr><th id="5358">5358</th><td>        <b>if</b> (<a class="macro" href="#43" title="((s)-&gt;code64)" data-ref="_M/CODE64">CODE64</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>))</td></tr>
<tr><th id="5359">5359</th><td>            <b>goto</b> <a class="lbl" href="#1198illegal_op" data-ref="1198illegal_op">illegal_op</a>;</td></tr>
<tr><th id="5360">5360</th><td>        <a class="tu ref" href="#gen_op_movl_T0_seg" title='gen_op_movl_T0_seg' data-use='c' data-ref="gen_op_movl_T0_seg">gen_op_movl_T0_seg</a>(<a class="local col0 ref" href="#1180b" title='b' data-ref="1180b">b</a> &gt;&gt; <var>3</var>);</td></tr>
<tr><th id="5361">5361</th><td>        <a class="tu ref" href="#gen_push_v" title='gen_push_v' data-use='c' data-ref="gen_push_v">gen_push_v</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="5362">5362</th><td>        <b>break</b>;</td></tr>
<tr><th id="5363">5363</th><td>    <b>case</b> <var>0x1a0</var>: <i>/* push fs */</i></td></tr>
<tr><th id="5364">5364</th><td>    <b>case</b> <var>0x1a8</var>: <i>/* push gs */</i></td></tr>
<tr><th id="5365">5365</th><td>        <a class="tu ref" href="#gen_op_movl_T0_seg" title='gen_op_movl_T0_seg' data-use='c' data-ref="gen_op_movl_T0_seg">gen_op_movl_T0_seg</a>((<a class="local col0 ref" href="#1180b" title='b' data-ref="1180b">b</a> &gt;&gt; <var>3</var>) &amp; <var>7</var>);</td></tr>
<tr><th id="5366">5366</th><td>        <a class="tu ref" href="#gen_push_v" title='gen_push_v' data-use='c' data-ref="gen_push_v">gen_push_v</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="5367">5367</th><td>        <b>break</b>;</td></tr>
<tr><th id="5368">5368</th><td>    <b>case</b> <var>0x07</var>: <i>/* pop es */</i></td></tr>
<tr><th id="5369">5369</th><td>    <b>case</b> <var>0x17</var>: <i>/* pop ss */</i></td></tr>
<tr><th id="5370">5370</th><td>    <b>case</b> <var>0x1f</var>: <i>/* pop ds */</i></td></tr>
<tr><th id="5371">5371</th><td>        <b>if</b> (<a class="macro" href="#43" title="((s)-&gt;code64)" data-ref="_M/CODE64">CODE64</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>))</td></tr>
<tr><th id="5372">5372</th><td>            <b>goto</b> <a class="lbl" href="#1198illegal_op" data-ref="1198illegal_op">illegal_op</a>;</td></tr>
<tr><th id="5373">5373</th><td>        <a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a> = <a class="local col0 ref" href="#1180b" title='b' data-ref="1180b">b</a> &gt;&gt; <var>3</var>;</td></tr>
<tr><th id="5374">5374</th><td>        <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a> = <a class="tu ref" href="#gen_pop_T0" title='gen_pop_T0' data-use='c' data-ref="gen_pop_T0">gen_pop_T0</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>);</td></tr>
<tr><th id="5375">5375</th><td>        <a class="tu ref" href="#gen_movl_seg_T0" title='gen_movl_seg_T0' data-use='c' data-ref="gen_movl_seg_T0">gen_movl_seg_T0</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a>);</td></tr>
<tr><th id="5376">5376</th><td>        <a class="tu ref" href="#gen_pop_update" title='gen_pop_update' data-use='c' data-ref="gen_pop_update">gen_pop_update</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>);</td></tr>
<tr><th id="5377">5377</th><td>        <i>/* Note that reg == R_SS in gen_movl_seg_T0 always sets is_jmp.  */</i></td></tr>
<tr><th id="5378">5378</th><td>        <b>if</b> (<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::is_jmp" title='DisasContext::is_jmp' data-use='r' data-ref="DisasContext::is_jmp">is_jmp</a>) {</td></tr>
<tr><th id="5379">5379</th><td>            <a class="tu ref" href="#gen_jmp_im" title='gen_jmp_im' data-use='c' data-ref="gen_jmp_im">gen_jmp_im</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='r' data-ref="DisasContext::pc">pc</a> - <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>);</td></tr>
<tr><th id="5380">5380</th><td>            <b>if</b> (<a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a> == <a class="macro" href="cpu.h.html#79" title="2" data-ref="_M/R_SS">R_SS</a>) {</td></tr>
<tr><th id="5381">5381</th><td>                <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::tf" title='DisasContext::tf' data-use='w' data-ref="DisasContext::tf">tf</a> = <var>0</var>;</td></tr>
<tr><th id="5382">5382</th><td>                <a class="tu ref" href="#gen_eob_inhibit_irq" title='gen_eob_inhibit_irq' data-use='c' data-ref="gen_eob_inhibit_irq">gen_eob_inhibit_irq</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <span class="macro" title="1" data-ref="_M/true">true</span>);</td></tr>
<tr><th id="5383">5383</th><td>            } <b>else</b> {</td></tr>
<tr><th id="5384">5384</th><td>                <a class="tu ref" href="#gen_eob" title='gen_eob' data-use='c' data-ref="gen_eob">gen_eob</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>);</td></tr>
<tr><th id="5385">5385</th><td>            }</td></tr>
<tr><th id="5386">5386</th><td>        }</td></tr>
<tr><th id="5387">5387</th><td>        <b>break</b>;</td></tr>
<tr><th id="5388">5388</th><td>    <b>case</b> <var>0x1a1</var>: <i>/* pop fs */</i></td></tr>
<tr><th id="5389">5389</th><td>    <b>case</b> <var>0x1a9</var>: <i>/* pop gs */</i></td></tr>
<tr><th id="5390">5390</th><td>        <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a> = <a class="tu ref" href="#gen_pop_T0" title='gen_pop_T0' data-use='c' data-ref="gen_pop_T0">gen_pop_T0</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>);</td></tr>
<tr><th id="5391">5391</th><td>        <a class="tu ref" href="#gen_movl_seg_T0" title='gen_movl_seg_T0' data-use='c' data-ref="gen_movl_seg_T0">gen_movl_seg_T0</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, (<a class="local col0 ref" href="#1180b" title='b' data-ref="1180b">b</a> &gt;&gt; <var>3</var>) &amp; <var>7</var>);</td></tr>
<tr><th id="5392">5392</th><td>        <a class="tu ref" href="#gen_pop_update" title='gen_pop_update' data-use='c' data-ref="gen_pop_update">gen_pop_update</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>);</td></tr>
<tr><th id="5393">5393</th><td>        <b>if</b> (<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::is_jmp" title='DisasContext::is_jmp' data-use='r' data-ref="DisasContext::is_jmp">is_jmp</a>) {</td></tr>
<tr><th id="5394">5394</th><td>            <a class="tu ref" href="#gen_jmp_im" title='gen_jmp_im' data-use='c' data-ref="gen_jmp_im">gen_jmp_im</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='r' data-ref="DisasContext::pc">pc</a> - <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>);</td></tr>
<tr><th id="5395">5395</th><td>            <a class="tu ref" href="#gen_eob" title='gen_eob' data-use='c' data-ref="gen_eob">gen_eob</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>);</td></tr>
<tr><th id="5396">5396</th><td>        }</td></tr>
<tr><th id="5397">5397</th><td>        <b>break</b>;</td></tr>
<tr><th id="5398">5398</th><td></td></tr>
<tr><th id="5399">5399</th><td>        <i>/**************************/</i></td></tr>
<tr><th id="5400">5400</th><td>        <i>/* mov */</i></td></tr>
<tr><th id="5401">5401</th><td>    <b>case</b> <var>0x88</var>:</td></tr>
<tr><th id="5402">5402</th><td>    <b>case</b> <var>0x89</var>: <i>/* mov Gv, Ev */</i></td></tr>
<tr><th id="5403">5403</th><td>        <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a> = <a class="tu ref" href="#mo_b_d" title='mo_b_d' data-use='c' data-ref="mo_b_d">mo_b_d</a>(<a class="local col0 ref" href="#1180b" title='b' data-ref="1180b">b</a>, <a class="local col5 ref" href="#1185dflag" title='dflag' data-ref="1185dflag">dflag</a>);</td></tr>
<tr><th id="5404">5404</th><td>        <a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> = <a class="ref" href="../../include/exec/cpu_ldst_template.h.html#112" title='cpu_ldub_code' data-ref="cpu_ldub_code">cpu_ldub_code</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='w' data-ref="DisasContext::pc">pc</a>++);</td></tr>
<tr><th id="5405">5405</th><td>        <a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a> = ((<a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> &gt;&gt; <var>3</var>) &amp; <var>7</var>) | <a class="local col6 ref" href="#1196rex_r" title='rex_r' data-ref="1196rex_r">rex_r</a>;</td></tr>
<tr><th id="5406">5406</th><td></td></tr>
<tr><th id="5407">5407</th><td>        <i>/* generate a generic store */</i></td></tr>
<tr><th id="5408">5408</th><td>        <a class="tu ref" href="#gen_ldst_modrm" title='gen_ldst_modrm' data-use='c' data-ref="gen_ldst_modrm">gen_ldst_modrm</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a>, <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a>, <var>1</var>);</td></tr>
<tr><th id="5409">5409</th><td>        <b>break</b>;</td></tr>
<tr><th id="5410">5410</th><td>    <b>case</b> <var>0xc6</var>:</td></tr>
<tr><th id="5411">5411</th><td>    <b>case</b> <var>0xc7</var>: <i>/* mov Ev, Iv */</i></td></tr>
<tr><th id="5412">5412</th><td>        <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a> = <a class="tu ref" href="#mo_b_d" title='mo_b_d' data-use='c' data-ref="mo_b_d">mo_b_d</a>(<a class="local col0 ref" href="#1180b" title='b' data-ref="1180b">b</a>, <a class="local col5 ref" href="#1185dflag" title='dflag' data-ref="1185dflag">dflag</a>);</td></tr>
<tr><th id="5413">5413</th><td>        <a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> = <a class="ref" href="../../include/exec/cpu_ldst_template.h.html#112" title='cpu_ldub_code' data-ref="cpu_ldub_code">cpu_ldub_code</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='w' data-ref="DisasContext::pc">pc</a>++);</td></tr>
<tr><th id="5414">5414</th><td>        <a class="local col9 ref" href="#1189mod" title='mod' data-ref="1189mod">mod</a> = (<a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> &gt;&gt; <var>6</var>) &amp; <var>3</var>;</td></tr>
<tr><th id="5415">5415</th><td>        <b>if</b> (<a class="local col9 ref" href="#1189mod" title='mod' data-ref="1189mod">mod</a> != <var>3</var>) {</td></tr>
<tr><th id="5416">5416</th><td>            <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::rip_offset" title='DisasContext::rip_offset' data-use='w' data-ref="DisasContext::rip_offset">rip_offset</a> = <a class="tu ref" href="#insn_const_size" title='insn_const_size' data-use='c' data-ref="insn_const_size">insn_const_size</a>(<a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>);</td></tr>
<tr><th id="5417">5417</th><td>            <a class="tu ref" href="#gen_lea_modrm" title='gen_lea_modrm' data-use='c' data-ref="gen_lea_modrm">gen_lea_modrm</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a>);</td></tr>
<tr><th id="5418">5418</th><td>        }</td></tr>
<tr><th id="5419">5419</th><td>        <a class="local col2 ref" href="#1192val" title='val' data-ref="1192val">val</a> = <a class="tu ref" href="#insn_get" title='insn_get' data-use='c' data-ref="insn_get">insn_get</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>);</td></tr>
<tr><th id="5420">5420</th><td>        <a class="macro" href="../../tcg/tcg-op.h.html#919" title="tcg_gen_movi_i64" data-ref="_M/tcg_gen_movi_tl">tcg_gen_movi_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="local col2 ref" href="#1192val" title='val' data-ref="1192val">val</a>);</td></tr>
<tr><th id="5421">5421</th><td>        <b>if</b> (<a class="local col9 ref" href="#1189mod" title='mod' data-ref="1189mod">mod</a> != <var>3</var>) {</td></tr>
<tr><th id="5422">5422</th><td>            <a class="tu ref" href="#gen_op_st_v" title='gen_op_st_v' data-use='c' data-ref="gen_op_st_v">gen_op_st_v</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>);</td></tr>
<tr><th id="5423">5423</th><td>        } <b>else</b> {</td></tr>
<tr><th id="5424">5424</th><td>            <a class="tu ref" href="#gen_op_mov_reg_v" title='gen_op_mov_reg_v' data-use='c' data-ref="gen_op_mov_reg_v">gen_op_mov_reg_v</a>(<a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, (<a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> &amp; <var>7</var>) | <a class="macro" href="#45" title="((s)-&gt;rex_b)" data-ref="_M/REX_B">REX_B</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>), <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="5425">5425</th><td>        }</td></tr>
<tr><th id="5426">5426</th><td>        <b>break</b>;</td></tr>
<tr><th id="5427">5427</th><td>    <b>case</b> <var>0x8a</var>:</td></tr>
<tr><th id="5428">5428</th><td>    <b>case</b> <var>0x8b</var>: <i>/* mov Ev, Gv */</i></td></tr>
<tr><th id="5429">5429</th><td>        <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a> = <a class="tu ref" href="#mo_b_d" title='mo_b_d' data-use='c' data-ref="mo_b_d">mo_b_d</a>(<a class="local col0 ref" href="#1180b" title='b' data-ref="1180b">b</a>, <a class="local col5 ref" href="#1185dflag" title='dflag' data-ref="1185dflag">dflag</a>);</td></tr>
<tr><th id="5430">5430</th><td>        <a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> = <a class="ref" href="../../include/exec/cpu_ldst_template.h.html#112" title='cpu_ldub_code' data-ref="cpu_ldub_code">cpu_ldub_code</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='w' data-ref="DisasContext::pc">pc</a>++);</td></tr>
<tr><th id="5431">5431</th><td>        <a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a> = ((<a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> &gt;&gt; <var>3</var>) &amp; <var>7</var>) | <a class="local col6 ref" href="#1196rex_r" title='rex_r' data-ref="1196rex_r">rex_r</a>;</td></tr>
<tr><th id="5432">5432</th><td></td></tr>
<tr><th id="5433">5433</th><td>        <a class="tu ref" href="#gen_ldst_modrm" title='gen_ldst_modrm' data-use='c' data-ref="gen_ldst_modrm">gen_ldst_modrm</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a>, <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="enum" href="#OR_TMP0" title='OR_TMP0' data-ref="OR_TMP0">OR_TMP0</a>, <var>0</var>);</td></tr>
<tr><th id="5434">5434</th><td>        <a class="tu ref" href="#gen_op_mov_reg_v" title='gen_op_mov_reg_v' data-use='c' data-ref="gen_op_mov_reg_v">gen_op_mov_reg_v</a>(<a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="5435">5435</th><td>        <b>break</b>;</td></tr>
<tr><th id="5436">5436</th><td>    <b>case</b> <var>0x8e</var>: <i>/* mov seg, Gv */</i></td></tr>
<tr><th id="5437">5437</th><td>        <a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> = <a class="ref" href="../../include/exec/cpu_ldst_template.h.html#112" title='cpu_ldub_code' data-ref="cpu_ldub_code">cpu_ldub_code</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='w' data-ref="DisasContext::pc">pc</a>++);</td></tr>
<tr><th id="5438">5438</th><td>        <a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a> = (<a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> &gt;&gt; <var>3</var>) &amp; <var>7</var>;</td></tr>
<tr><th id="5439">5439</th><td>        <b>if</b> (<a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a> &gt;= <var>6</var> || <a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a> == <a class="macro" href="cpu.h.html#78" title="1" data-ref="_M/R_CS">R_CS</a>)</td></tr>
<tr><th id="5440">5440</th><td>            <b>goto</b> <a class="lbl" href="#1198illegal_op" data-ref="1198illegal_op">illegal_op</a>;</td></tr>
<tr><th id="5441">5441</th><td>        <a class="tu ref" href="#gen_ldst_modrm" title='gen_ldst_modrm' data-use='c' data-ref="gen_ldst_modrm">gen_ldst_modrm</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a>, <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_16" title='TCGMemOp::MO_16' data-ref="TCGMemOp::MO_16">MO_16</a>, <a class="enum" href="#OR_TMP0" title='OR_TMP0' data-ref="OR_TMP0">OR_TMP0</a>, <var>0</var>);</td></tr>
<tr><th id="5442">5442</th><td>        <a class="tu ref" href="#gen_movl_seg_T0" title='gen_movl_seg_T0' data-use='c' data-ref="gen_movl_seg_T0">gen_movl_seg_T0</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a>);</td></tr>
<tr><th id="5443">5443</th><td>        <i>/* Note that reg == R_SS in gen_movl_seg_T0 always sets is_jmp.  */</i></td></tr>
<tr><th id="5444">5444</th><td>        <b>if</b> (<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::is_jmp" title='DisasContext::is_jmp' data-use='r' data-ref="DisasContext::is_jmp">is_jmp</a>) {</td></tr>
<tr><th id="5445">5445</th><td>            <a class="tu ref" href="#gen_jmp_im" title='gen_jmp_im' data-use='c' data-ref="gen_jmp_im">gen_jmp_im</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='r' data-ref="DisasContext::pc">pc</a> - <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>);</td></tr>
<tr><th id="5446">5446</th><td>            <b>if</b> (<a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a> == <a class="macro" href="cpu.h.html#79" title="2" data-ref="_M/R_SS">R_SS</a>) {</td></tr>
<tr><th id="5447">5447</th><td>                <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::tf" title='DisasContext::tf' data-use='w' data-ref="DisasContext::tf">tf</a> = <var>0</var>;</td></tr>
<tr><th id="5448">5448</th><td>                <a class="tu ref" href="#gen_eob_inhibit_irq" title='gen_eob_inhibit_irq' data-use='c' data-ref="gen_eob_inhibit_irq">gen_eob_inhibit_irq</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <span class="macro" title="1" data-ref="_M/true">true</span>);</td></tr>
<tr><th id="5449">5449</th><td>            } <b>else</b> {</td></tr>
<tr><th id="5450">5450</th><td>                <a class="tu ref" href="#gen_eob" title='gen_eob' data-use='c' data-ref="gen_eob">gen_eob</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>);</td></tr>
<tr><th id="5451">5451</th><td>            }</td></tr>
<tr><th id="5452">5452</th><td>        }</td></tr>
<tr><th id="5453">5453</th><td>        <b>break</b>;</td></tr>
<tr><th id="5454">5454</th><td>    <b>case</b> <var>0x8c</var>: <i>/* mov Gv, seg */</i></td></tr>
<tr><th id="5455">5455</th><td>        <a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> = <a class="ref" href="../../include/exec/cpu_ldst_template.h.html#112" title='cpu_ldub_code' data-ref="cpu_ldub_code">cpu_ldub_code</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='w' data-ref="DisasContext::pc">pc</a>++);</td></tr>
<tr><th id="5456">5456</th><td>        <a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a> = (<a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> &gt;&gt; <var>3</var>) &amp; <var>7</var>;</td></tr>
<tr><th id="5457">5457</th><td>        <a class="local col9 ref" href="#1189mod" title='mod' data-ref="1189mod">mod</a> = (<a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> &gt;&gt; <var>6</var>) &amp; <var>3</var>;</td></tr>
<tr><th id="5458">5458</th><td>        <b>if</b> (<a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a> &gt;= <var>6</var>)</td></tr>
<tr><th id="5459">5459</th><td>            <b>goto</b> <a class="lbl" href="#1198illegal_op" data-ref="1198illegal_op">illegal_op</a>;</td></tr>
<tr><th id="5460">5460</th><td>        <a class="tu ref" href="#gen_op_movl_T0_seg" title='gen_op_movl_T0_seg' data-use='c' data-ref="gen_op_movl_T0_seg">gen_op_movl_T0_seg</a>(<a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a>);</td></tr>
<tr><th id="5461">5461</th><td>        <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a> = <a class="local col9 ref" href="#1189mod" title='mod' data-ref="1189mod">mod</a> == <var>3</var> ? <a class="local col5 ref" href="#1185dflag" title='dflag' data-ref="1185dflag">dflag</a> : <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_16" title='TCGMemOp::MO_16' data-ref="TCGMemOp::MO_16">MO_16</a>;</td></tr>
<tr><th id="5462">5462</th><td>        <a class="tu ref" href="#gen_ldst_modrm" title='gen_ldst_modrm' data-use='c' data-ref="gen_ldst_modrm">gen_ldst_modrm</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a>, <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="enum" href="#OR_TMP0" title='OR_TMP0' data-ref="OR_TMP0">OR_TMP0</a>, <var>1</var>);</td></tr>
<tr><th id="5463">5463</th><td>        <b>break</b>;</td></tr>
<tr><th id="5464">5464</th><td></td></tr>
<tr><th id="5465">5465</th><td>    <b>case</b> <var>0x1b6</var>: <i>/* movzbS Gv, Eb */</i></td></tr>
<tr><th id="5466">5466</th><td>    <b>case</b> <var>0x1b7</var>: <i>/* movzwS Gv, Eb */</i></td></tr>
<tr><th id="5467">5467</th><td>    <b>case</b> <var>0x1be</var>: <i>/* movsbS Gv, Eb */</i></td></tr>
<tr><th id="5468">5468</th><td>    <b>case</b> <var>0x1bf</var>: <i>/* movswS Gv, Eb */</i></td></tr>
<tr><th id="5469">5469</th><td>        {</td></tr>
<tr><th id="5470">5470</th><td>            <a class="typedef" href="../../tcg/tcg.h.html#TCGMemOp" title='TCGMemOp' data-type='enum TCGMemOp' data-ref="TCGMemOp">TCGMemOp</a> <dfn class="local col0 decl" id="1220d_ot" title='d_ot' data-type='TCGMemOp' data-ref="1220d_ot">d_ot</dfn>;</td></tr>
<tr><th id="5471">5471</th><td>            <a class="typedef" href="../../tcg/tcg.h.html#TCGMemOp" title='TCGMemOp' data-type='enum TCGMemOp' data-ref="TCGMemOp">TCGMemOp</a> <dfn class="local col1 decl" id="1221s_ot" title='s_ot' data-type='TCGMemOp' data-ref="1221s_ot">s_ot</dfn>;</td></tr>
<tr><th id="5472">5472</th><td></td></tr>
<tr><th id="5473">5473</th><td>            <i>/* d_ot is the size of destination */</i></td></tr>
<tr><th id="5474">5474</th><td>            <a class="local col0 ref" href="#1220d_ot" title='d_ot' data-ref="1220d_ot">d_ot</a> = <a class="local col5 ref" href="#1185dflag" title='dflag' data-ref="1185dflag">dflag</a>;</td></tr>
<tr><th id="5475">5475</th><td>            <i>/* ot is the size of source */</i></td></tr>
<tr><th id="5476">5476</th><td>            <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a> = (<a class="local col0 ref" href="#1180b" title='b' data-ref="1180b">b</a> &amp; <var>1</var>) + <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_8" title='TCGMemOp::MO_8' data-ref="TCGMemOp::MO_8">MO_8</a>;</td></tr>
<tr><th id="5477">5477</th><td>            <i>/* s_ot is the sign+size of source */</i></td></tr>
<tr><th id="5478">5478</th><td>            <a class="local col1 ref" href="#1221s_ot" title='s_ot' data-ref="1221s_ot">s_ot</a> = <a class="local col0 ref" href="#1180b" title='b' data-ref="1180b">b</a> &amp; <var>8</var> ? <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_SIGN" title='TCGMemOp::MO_SIGN' data-ref="TCGMemOp::MO_SIGN">MO_SIGN</a> | <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a> : <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>;</td></tr>
<tr><th id="5479">5479</th><td></td></tr>
<tr><th id="5480">5480</th><td>            <a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> = <a class="ref" href="../../include/exec/cpu_ldst_template.h.html#112" title='cpu_ldub_code' data-ref="cpu_ldub_code">cpu_ldub_code</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='w' data-ref="DisasContext::pc">pc</a>++);</td></tr>
<tr><th id="5481">5481</th><td>            <a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a> = ((<a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> &gt;&gt; <var>3</var>) &amp; <var>7</var>) | <a class="local col6 ref" href="#1196rex_r" title='rex_r' data-ref="1196rex_r">rex_r</a>;</td></tr>
<tr><th id="5482">5482</th><td>            <a class="local col9 ref" href="#1189mod" title='mod' data-ref="1189mod">mod</a> = (<a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> &gt;&gt; <var>6</var>) &amp; <var>3</var>;</td></tr>
<tr><th id="5483">5483</th><td>            <a class="local col8 ref" href="#1188rm" title='rm' data-ref="1188rm">rm</a> = (<a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> &amp; <var>7</var>) | <a class="macro" href="#45" title="((s)-&gt;rex_b)" data-ref="_M/REX_B">REX_B</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>);</td></tr>
<tr><th id="5484">5484</th><td></td></tr>
<tr><th id="5485">5485</th><td>            <b>if</b> (<a class="local col9 ref" href="#1189mod" title='mod' data-ref="1189mod">mod</a> == <var>3</var>) {</td></tr>
<tr><th id="5486">5486</th><td>                <b>if</b> (<a class="local col1 ref" href="#1221s_ot" title='s_ot' data-ref="1221s_ot">s_ot</a> == <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_SB" title='TCGMemOp::MO_SB' data-ref="TCGMemOp::MO_SB">MO_SB</a> &amp;&amp; <a class="tu ref" href="#byte_reg_is_xH" title='byte_reg_is_xH' data-use='c' data-ref="byte_reg_is_xH">byte_reg_is_xH</a>(<a class="local col8 ref" href="#1188rm" title='rm' data-ref="1188rm">rm</a>)) {</td></tr>
<tr><th id="5487">5487</th><td>                    <a class="macro" href="../../tcg/tcg-op.h.html#997" title="tcg_gen_sextract_i64" data-ref="_M/tcg_gen_sextract_tl">tcg_gen_sextract_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="local col8 ref" href="#1188rm" title='rm' data-ref="1188rm">rm</a> - <var>4</var>], <var>8</var>, <var>8</var>);</td></tr>
<tr><th id="5488">5488</th><td>                } <b>else</b> {</td></tr>
<tr><th id="5489">5489</th><td>                    <a class="tu ref" href="#gen_op_mov_v_reg" title='gen_op_mov_v_reg' data-use='c' data-ref="gen_op_mov_v_reg">gen_op_mov_v_reg</a>(<a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="local col8 ref" href="#1188rm" title='rm' data-ref="1188rm">rm</a>);</td></tr>
<tr><th id="5490">5490</th><td>                    <b>switch</b> (<a class="local col1 ref" href="#1221s_ot" title='s_ot' data-ref="1221s_ot">s_ot</a>) {</td></tr>
<tr><th id="5491">5491</th><td>                    <b>case</b> <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_UB" title='TCGMemOp::MO_UB' data-ref="TCGMemOp::MO_UB">MO_UB</a>:</td></tr>
<tr><th id="5492">5492</th><td>                        <a class="macro" href="../../tcg/tcg-op.h.html#968" title="tcg_gen_ext8u_i64" data-ref="_M/tcg_gen_ext8u_tl">tcg_gen_ext8u_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="5493">5493</th><td>                        <b>break</b>;</td></tr>
<tr><th id="5494">5494</th><td>                    <b>case</b> <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_SB" title='TCGMemOp::MO_SB' data-ref="TCGMemOp::MO_SB">MO_SB</a>:</td></tr>
<tr><th id="5495">5495</th><td>                        <a class="macro" href="../../tcg/tcg-op.h.html#969" title="tcg_gen_ext8s_i64" data-ref="_M/tcg_gen_ext8s_tl">tcg_gen_ext8s_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="5496">5496</th><td>                        <b>break</b>;</td></tr>
<tr><th id="5497">5497</th><td>                    <b>case</b> <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_UW" title='TCGMemOp::MO_UW' data-ref="TCGMemOp::MO_UW">MO_UW</a>:</td></tr>
<tr><th id="5498">5498</th><td>                        <a class="macro" href="../../tcg/tcg-op.h.html#970" title="tcg_gen_ext16u_i64" data-ref="_M/tcg_gen_ext16u_tl">tcg_gen_ext16u_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="5499">5499</th><td>                        <b>break</b>;</td></tr>
<tr><th id="5500">5500</th><td>                    <b>default</b>:</td></tr>
<tr><th id="5501">5501</th><td>                    <b>case</b> <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_SW" title='TCGMemOp::MO_SW' data-ref="TCGMemOp::MO_SW">MO_SW</a>:</td></tr>
<tr><th id="5502">5502</th><td>                        <a class="macro" href="../../tcg/tcg-op.h.html#971" title="tcg_gen_ext16s_i64" data-ref="_M/tcg_gen_ext16s_tl">tcg_gen_ext16s_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="5503">5503</th><td>                        <b>break</b>;</td></tr>
<tr><th id="5504">5504</th><td>                    }</td></tr>
<tr><th id="5505">5505</th><td>                }</td></tr>
<tr><th id="5506">5506</th><td>                <a class="tu ref" href="#gen_op_mov_reg_v" title='gen_op_mov_reg_v' data-use='c' data-ref="gen_op_mov_reg_v">gen_op_mov_reg_v</a>(<a class="local col0 ref" href="#1220d_ot" title='d_ot' data-ref="1220d_ot">d_ot</a>, <a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="5507">5507</th><td>            } <b>else</b> {</td></tr>
<tr><th id="5508">5508</th><td>                <a class="tu ref" href="#gen_lea_modrm" title='gen_lea_modrm' data-use='c' data-ref="gen_lea_modrm">gen_lea_modrm</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a>);</td></tr>
<tr><th id="5509">5509</th><td>                <a class="tu ref" href="#gen_op_ld_v" title='gen_op_ld_v' data-use='c' data-ref="gen_op_ld_v">gen_op_ld_v</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col1 ref" href="#1221s_ot" title='s_ot' data-ref="1221s_ot">s_ot</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>);</td></tr>
<tr><th id="5510">5510</th><td>                <a class="tu ref" href="#gen_op_mov_reg_v" title='gen_op_mov_reg_v' data-use='c' data-ref="gen_op_mov_reg_v">gen_op_mov_reg_v</a>(<a class="local col0 ref" href="#1220d_ot" title='d_ot' data-ref="1220d_ot">d_ot</a>, <a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="5511">5511</th><td>            }</td></tr>
<tr><th id="5512">5512</th><td>        }</td></tr>
<tr><th id="5513">5513</th><td>        <b>break</b>;</td></tr>
<tr><th id="5514">5514</th><td></td></tr>
<tr><th id="5515">5515</th><td>    <b>case</b> <var>0x8d</var>: <i>/* lea */</i></td></tr>
<tr><th id="5516">5516</th><td>        <a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> = <a class="ref" href="../../include/exec/cpu_ldst_template.h.html#112" title='cpu_ldub_code' data-ref="cpu_ldub_code">cpu_ldub_code</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='w' data-ref="DisasContext::pc">pc</a>++);</td></tr>
<tr><th id="5517">5517</th><td>        <a class="local col9 ref" href="#1189mod" title='mod' data-ref="1189mod">mod</a> = (<a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> &gt;&gt; <var>6</var>) &amp; <var>3</var>;</td></tr>
<tr><th id="5518">5518</th><td>        <b>if</b> (<a class="local col9 ref" href="#1189mod" title='mod' data-ref="1189mod">mod</a> == <var>3</var>)</td></tr>
<tr><th id="5519">5519</th><td>            <b>goto</b> <a class="lbl" href="#1198illegal_op" data-ref="1198illegal_op">illegal_op</a>;</td></tr>
<tr><th id="5520">5520</th><td>        <a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a> = ((<a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> &gt;&gt; <var>3</var>) &amp; <var>7</var>) | <a class="local col6 ref" href="#1196rex_r" title='rex_r' data-ref="1196rex_r">rex_r</a>;</td></tr>
<tr><th id="5521">5521</th><td>        {</td></tr>
<tr><th id="5522">5522</th><td>            <a class="typedef" href="#AddressParts" title='AddressParts' data-type='struct AddressParts' data-ref="AddressParts">AddressParts</a> <dfn class="local col2 decl" id="1222a" title='a' data-type='AddressParts' data-ref="1222a">a</dfn> = <a class="tu ref" href="#gen_lea_modrm_0" title='gen_lea_modrm_0' data-use='c' data-ref="gen_lea_modrm_0">gen_lea_modrm_0</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a>);</td></tr>
<tr><th id="5523">5523</th><td>            <a class="macro" href="../../tcg/tcg.h.html#438" title="TCGv_i64" data-ref="_M/TCGv">TCGv</a> <dfn class="local col3 decl" id="1223ea" title='ea' data-type='TCGv_i64' data-ref="1223ea">ea</dfn> = <a class="tu ref" href="#gen_lea_modrm_1" title='gen_lea_modrm_1' data-use='c' data-ref="gen_lea_modrm_1">gen_lea_modrm_1</a>(<a class="local col2 ref" href="#1222a" title='a' data-ref="1222a">a</a>);</td></tr>
<tr><th id="5524">5524</th><td>            <a class="tu ref" href="#gen_lea_v_seg" title='gen_lea_v_seg' data-use='c' data-ref="gen_lea_v_seg">gen_lea_v_seg</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::aflag" title='DisasContext::aflag' data-use='r' data-ref="DisasContext::aflag">aflag</a>, <a class="local col3 ref" href="#1223ea" title='ea' data-ref="1223ea">ea</a>, -<var>1</var>, -<var>1</var>);</td></tr>
<tr><th id="5525">5525</th><td>            <a class="tu ref" href="#gen_op_mov_reg_v" title='gen_op_mov_reg_v' data-use='c' data-ref="gen_op_mov_reg_v">gen_op_mov_reg_v</a>(<a class="local col5 ref" href="#1185dflag" title='dflag' data-ref="1185dflag">dflag</a>, <a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>);</td></tr>
<tr><th id="5526">5526</th><td>        }</td></tr>
<tr><th id="5527">5527</th><td>        <b>break</b>;</td></tr>
<tr><th id="5528">5528</th><td></td></tr>
<tr><th id="5529">5529</th><td>    <b>case</b> <var>0xa0</var>: <i>/* mov EAX, Ov */</i></td></tr>
<tr><th id="5530">5530</th><td>    <b>case</b> <var>0xa1</var>:</td></tr>
<tr><th id="5531">5531</th><td>    <b>case</b> <var>0xa2</var>: <i>/* mov Ov, EAX */</i></td></tr>
<tr><th id="5532">5532</th><td>    <b>case</b> <var>0xa3</var>:</td></tr>
<tr><th id="5533">5533</th><td>        {</td></tr>
<tr><th id="5534">5534</th><td>            <a class="typedef" href="../../include/exec/cpu-defs.h.html#target_ulong" title='target_ulong' data-type='uint64_t' data-ref="target_ulong">target_ulong</a> <dfn class="local col4 decl" id="1224offset_addr" title='offset_addr' data-type='target_ulong' data-ref="1224offset_addr">offset_addr</dfn>;</td></tr>
<tr><th id="5535">5535</th><td></td></tr>
<tr><th id="5536">5536</th><td>            <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a> = <a class="tu ref" href="#mo_b_d" title='mo_b_d' data-use='c' data-ref="mo_b_d">mo_b_d</a>(<a class="local col0 ref" href="#1180b" title='b' data-ref="1180b">b</a>, <a class="local col5 ref" href="#1185dflag" title='dflag' data-ref="1185dflag">dflag</a>);</td></tr>
<tr><th id="5537">5537</th><td>            <b>switch</b> (<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::aflag" title='DisasContext::aflag' data-use='r' data-ref="DisasContext::aflag">aflag</a>) {</td></tr>
<tr><th id="5538">5538</th><td><u>#<span data-ppcond="5538">ifdef</span> <a class="macro" href="../../x86_64-softmmu/config-target.h.html#2" data-ref="_M/TARGET_X86_64">TARGET_X86_64</a></u></td></tr>
<tr><th id="5539">5539</th><td>            <b>case</b> <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_64" title='TCGMemOp::MO_64' data-ref="TCGMemOp::MO_64">MO_64</a>:</td></tr>
<tr><th id="5540">5540</th><td>                <a class="local col4 ref" href="#1224offset_addr" title='offset_addr' data-ref="1224offset_addr">offset_addr</a> = <a class="ref" href="../../include/exec/cpu_ldst_template.h.html#112" title='cpu_ldq_code' data-ref="cpu_ldq_code">cpu_ldq_code</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='r' data-ref="DisasContext::pc">pc</a>);</td></tr>
<tr><th id="5541">5541</th><td>                <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='w' data-ref="DisasContext::pc">pc</a> += <var>8</var>;</td></tr>
<tr><th id="5542">5542</th><td>                <b>break</b>;</td></tr>
<tr><th id="5543">5543</th><td><u>#<span data-ppcond="5538">endif</span></u></td></tr>
<tr><th id="5544">5544</th><td>            <b>default</b>:</td></tr>
<tr><th id="5545">5545</th><td>                <a class="local col4 ref" href="#1224offset_addr" title='offset_addr' data-ref="1224offset_addr">offset_addr</a> = <a class="tu ref" href="#insn_get" title='insn_get' data-use='c' data-ref="insn_get">insn_get</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::aflag" title='DisasContext::aflag' data-use='r' data-ref="DisasContext::aflag">aflag</a>);</td></tr>
<tr><th id="5546">5546</th><td>                <b>break</b>;</td></tr>
<tr><th id="5547">5547</th><td>            }</td></tr>
<tr><th id="5548">5548</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#919" title="tcg_gen_movi_i64" data-ref="_M/tcg_gen_movi_tl">tcg_gen_movi_tl</a>(<a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>, <a class="local col4 ref" href="#1224offset_addr" title='offset_addr' data-ref="1224offset_addr">offset_addr</a>);</td></tr>
<tr><th id="5549">5549</th><td>            <a class="tu ref" href="#gen_add_A0_ds_seg" title='gen_add_A0_ds_seg' data-use='c' data-ref="gen_add_A0_ds_seg">gen_add_A0_ds_seg</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>);</td></tr>
<tr><th id="5550">5550</th><td>            <b>if</b> ((<a class="local col0 ref" href="#1180b" title='b' data-ref="1180b">b</a> &amp; <var>2</var>) == <var>0</var>) {</td></tr>
<tr><th id="5551">5551</th><td>                <a class="tu ref" href="#gen_op_ld_v" title='gen_op_ld_v' data-use='c' data-ref="gen_op_ld_v">gen_op_ld_v</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>);</td></tr>
<tr><th id="5552">5552</th><td>                <a class="tu ref" href="#gen_op_mov_reg_v" title='gen_op_mov_reg_v' data-use='c' data-ref="gen_op_mov_reg_v">gen_op_mov_reg_v</a>(<a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="macro" href="cpu.h.html#59" title="0" data-ref="_M/R_EAX">R_EAX</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="5553">5553</th><td>            } <b>else</b> {</td></tr>
<tr><th id="5554">5554</th><td>                <a class="tu ref" href="#gen_op_mov_v_reg" title='gen_op_mov_v_reg' data-use='c' data-ref="gen_op_mov_v_reg">gen_op_mov_v_reg</a>(<a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="macro" href="cpu.h.html#59" title="0" data-ref="_M/R_EAX">R_EAX</a>);</td></tr>
<tr><th id="5555">5555</th><td>                <a class="tu ref" href="#gen_op_st_v" title='gen_op_st_v' data-use='c' data-ref="gen_op_st_v">gen_op_st_v</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>);</td></tr>
<tr><th id="5556">5556</th><td>            }</td></tr>
<tr><th id="5557">5557</th><td>        }</td></tr>
<tr><th id="5558">5558</th><td>        <b>break</b>;</td></tr>
<tr><th id="5559">5559</th><td>    <b>case</b> <var>0xd7</var>: <i>/* xlat */</i></td></tr>
<tr><th id="5560">5560</th><td>        <a class="macro" href="../../tcg/tcg-op.h.html#920" title="tcg_gen_mov_i64" data-ref="_M/tcg_gen_mov_tl">tcg_gen_mov_tl</a>(<a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>, <a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="macro" href="cpu.h.html#62" title="3" data-ref="_M/R_EBX">R_EBX</a>]);</td></tr>
<tr><th id="5561">5561</th><td>        <a class="macro" href="../../tcg/tcg-op.h.html#968" title="tcg_gen_ext8u_i64" data-ref="_M/tcg_gen_ext8u_tl">tcg_gen_ext8u_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="macro" href="cpu.h.html#59" title="0" data-ref="_M/R_EAX">R_EAX</a>]);</td></tr>
<tr><th id="5562">5562</th><td>        <a class="macro" href="../../tcg/tcg-op.h.html#932" title="tcg_gen_add_i64" data-ref="_M/tcg_gen_add_tl">tcg_gen_add_tl</a>(<a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="5563">5563</th><td>        <a class="tu ref" href="#gen_extu" title='gen_extu' data-use='c' data-ref="gen_extu">gen_extu</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::aflag" title='DisasContext::aflag' data-use='r' data-ref="DisasContext::aflag">aflag</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>);</td></tr>
<tr><th id="5564">5564</th><td>        <a class="tu ref" href="#gen_add_A0_ds_seg" title='gen_add_A0_ds_seg' data-use='c' data-ref="gen_add_A0_ds_seg">gen_add_A0_ds_seg</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>);</td></tr>
<tr><th id="5565">5565</th><td>        <a class="tu ref" href="#gen_op_ld_v" title='gen_op_ld_v' data-use='c' data-ref="gen_op_ld_v">gen_op_ld_v</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_8" title='TCGMemOp::MO_8' data-ref="TCGMemOp::MO_8">MO_8</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>);</td></tr>
<tr><th id="5566">5566</th><td>        <a class="tu ref" href="#gen_op_mov_reg_v" title='gen_op_mov_reg_v' data-use='c' data-ref="gen_op_mov_reg_v">gen_op_mov_reg_v</a>(<a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_8" title='TCGMemOp::MO_8' data-ref="TCGMemOp::MO_8">MO_8</a>, <a class="macro" href="cpu.h.html#59" title="0" data-ref="_M/R_EAX">R_EAX</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="5567">5567</th><td>        <b>break</b>;</td></tr>
<tr><th id="5568">5568</th><td>    <b>case</b> <var>0xb0</var> ... <var>0xb7</var>: <i>/* mov R, Ib */</i></td></tr>
<tr><th id="5569">5569</th><td>        <a class="local col2 ref" href="#1192val" title='val' data-ref="1192val">val</a> = <a class="tu ref" href="#insn_get" title='insn_get' data-use='c' data-ref="insn_get">insn_get</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_8" title='TCGMemOp::MO_8' data-ref="TCGMemOp::MO_8">MO_8</a>);</td></tr>
<tr><th id="5570">5570</th><td>        <a class="macro" href="../../tcg/tcg-op.h.html#919" title="tcg_gen_movi_i64" data-ref="_M/tcg_gen_movi_tl">tcg_gen_movi_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="local col2 ref" href="#1192val" title='val' data-ref="1192val">val</a>);</td></tr>
<tr><th id="5571">5571</th><td>        <a class="tu ref" href="#gen_op_mov_reg_v" title='gen_op_mov_reg_v' data-use='c' data-ref="gen_op_mov_reg_v">gen_op_mov_reg_v</a>(<a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_8" title='TCGMemOp::MO_8' data-ref="TCGMemOp::MO_8">MO_8</a>, (<a class="local col0 ref" href="#1180b" title='b' data-ref="1180b">b</a> &amp; <var>7</var>) | <a class="macro" href="#45" title="((s)-&gt;rex_b)" data-ref="_M/REX_B">REX_B</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>), <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="5572">5572</th><td>        <b>break</b>;</td></tr>
<tr><th id="5573">5573</th><td>    <b>case</b> <var>0xb8</var> ... <var>0xbf</var>: <i>/* mov R, Iv */</i></td></tr>
<tr><th id="5574">5574</th><td><u>#<span data-ppcond="5574">ifdef</span> <a class="macro" href="../../x86_64-softmmu/config-target.h.html#2" data-ref="_M/TARGET_X86_64">TARGET_X86_64</a></u></td></tr>
<tr><th id="5575">5575</th><td>        <b>if</b> (<a class="local col5 ref" href="#1185dflag" title='dflag' data-ref="1185dflag">dflag</a> == <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_64" title='TCGMemOp::MO_64' data-ref="TCGMemOp::MO_64">MO_64</a>) {</td></tr>
<tr><th id="5576">5576</th><td>            <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="local col5 decl" id="1225tmp" title='tmp' data-type='uint64_t' data-ref="1225tmp">tmp</dfn>;</td></tr>
<tr><th id="5577">5577</th><td>            <i>/* 64 bit case */</i></td></tr>
<tr><th id="5578">5578</th><td>            <a class="local col5 ref" href="#1225tmp" title='tmp' data-ref="1225tmp">tmp</a> = <a class="ref" href="../../include/exec/cpu_ldst_template.h.html#112" title='cpu_ldq_code' data-ref="cpu_ldq_code">cpu_ldq_code</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='r' data-ref="DisasContext::pc">pc</a>);</td></tr>
<tr><th id="5579">5579</th><td>            <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='w' data-ref="DisasContext::pc">pc</a> += <var>8</var>;</td></tr>
<tr><th id="5580">5580</th><td>            <a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a> = (<a class="local col0 ref" href="#1180b" title='b' data-ref="1180b">b</a> &amp; <var>7</var>) | <a class="macro" href="#45" title="((s)-&gt;rex_b)" data-ref="_M/REX_B">REX_B</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>);</td></tr>
<tr><th id="5581">5581</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#919" title="tcg_gen_movi_i64" data-ref="_M/tcg_gen_movi_tl">tcg_gen_movi_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="local col5 ref" href="#1225tmp" title='tmp' data-ref="1225tmp">tmp</a>);</td></tr>
<tr><th id="5582">5582</th><td>            <a class="tu ref" href="#gen_op_mov_reg_v" title='gen_op_mov_reg_v' data-use='c' data-ref="gen_op_mov_reg_v">gen_op_mov_reg_v</a>(<a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_64" title='TCGMemOp::MO_64' data-ref="TCGMemOp::MO_64">MO_64</a>, <a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="5583">5583</th><td>        } <b>else</b></td></tr>
<tr><th id="5584">5584</th><td><u>#<span data-ppcond="5574">endif</span></u></td></tr>
<tr><th id="5585">5585</th><td>        {</td></tr>
<tr><th id="5586">5586</th><td>            <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a> = <a class="local col5 ref" href="#1185dflag" title='dflag' data-ref="1185dflag">dflag</a>;</td></tr>
<tr><th id="5587">5587</th><td>            <a class="local col2 ref" href="#1192val" title='val' data-ref="1192val">val</a> = <a class="tu ref" href="#insn_get" title='insn_get' data-use='c' data-ref="insn_get">insn_get</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>);</td></tr>
<tr><th id="5588">5588</th><td>            <a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a> = (<a class="local col0 ref" href="#1180b" title='b' data-ref="1180b">b</a> &amp; <var>7</var>) | <a class="macro" href="#45" title="((s)-&gt;rex_b)" data-ref="_M/REX_B">REX_B</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>);</td></tr>
<tr><th id="5589">5589</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#919" title="tcg_gen_movi_i64" data-ref="_M/tcg_gen_movi_tl">tcg_gen_movi_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="local col2 ref" href="#1192val" title='val' data-ref="1192val">val</a>);</td></tr>
<tr><th id="5590">5590</th><td>            <a class="tu ref" href="#gen_op_mov_reg_v" title='gen_op_mov_reg_v' data-use='c' data-ref="gen_op_mov_reg_v">gen_op_mov_reg_v</a>(<a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="5591">5591</th><td>        }</td></tr>
<tr><th id="5592">5592</th><td>        <b>break</b>;</td></tr>
<tr><th id="5593">5593</th><td></td></tr>
<tr><th id="5594">5594</th><td>    <b>case</b> <var>0x91</var> ... <var>0x97</var>: <i>/* xchg R, EAX */</i></td></tr>
<tr><th id="5595">5595</th><td>    <dfn class="lbl" id="1226do_xchg_reg_eax" data-ref="1226do_xchg_reg_eax">do_xchg_reg_eax</dfn>:</td></tr>
<tr><th id="5596">5596</th><td>        <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a> = <a class="local col5 ref" href="#1185dflag" title='dflag' data-ref="1185dflag">dflag</a>;</td></tr>
<tr><th id="5597">5597</th><td>        <a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a> = (<a class="local col0 ref" href="#1180b" title='b' data-ref="1180b">b</a> &amp; <var>7</var>) | <a class="macro" href="#45" title="((s)-&gt;rex_b)" data-ref="_M/REX_B">REX_B</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>);</td></tr>
<tr><th id="5598">5598</th><td>        <a class="local col8 ref" href="#1188rm" title='rm' data-ref="1188rm">rm</a> = <a class="macro" href="cpu.h.html#59" title="0" data-ref="_M/R_EAX">R_EAX</a>;</td></tr>
<tr><th id="5599">5599</th><td>        <b>goto</b> <a class="lbl" href="#1227do_xchg_reg" data-ref="1227do_xchg_reg">do_xchg_reg</a>;</td></tr>
<tr><th id="5600">5600</th><td>    <b>case</b> <var>0x86</var>:</td></tr>
<tr><th id="5601">5601</th><td>    <b>case</b> <var>0x87</var>: <i>/* xchg Ev, Gv */</i></td></tr>
<tr><th id="5602">5602</th><td>        <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a> = <a class="tu ref" href="#mo_b_d" title='mo_b_d' data-use='c' data-ref="mo_b_d">mo_b_d</a>(<a class="local col0 ref" href="#1180b" title='b' data-ref="1180b">b</a>, <a class="local col5 ref" href="#1185dflag" title='dflag' data-ref="1185dflag">dflag</a>);</td></tr>
<tr><th id="5603">5603</th><td>        <a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> = <a class="ref" href="../../include/exec/cpu_ldst_template.h.html#112" title='cpu_ldub_code' data-ref="cpu_ldub_code">cpu_ldub_code</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='w' data-ref="DisasContext::pc">pc</a>++);</td></tr>
<tr><th id="5604">5604</th><td>        <a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a> = ((<a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> &gt;&gt; <var>3</var>) &amp; <var>7</var>) | <a class="local col6 ref" href="#1196rex_r" title='rex_r' data-ref="1196rex_r">rex_r</a>;</td></tr>
<tr><th id="5605">5605</th><td>        <a class="local col9 ref" href="#1189mod" title='mod' data-ref="1189mod">mod</a> = (<a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> &gt;&gt; <var>6</var>) &amp; <var>3</var>;</td></tr>
<tr><th id="5606">5606</th><td>        <b>if</b> (<a class="local col9 ref" href="#1189mod" title='mod' data-ref="1189mod">mod</a> == <var>3</var>) {</td></tr>
<tr><th id="5607">5607</th><td>            <a class="local col8 ref" href="#1188rm" title='rm' data-ref="1188rm">rm</a> = (<a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> &amp; <var>7</var>) | <a class="macro" href="#45" title="((s)-&gt;rex_b)" data-ref="_M/REX_B">REX_B</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>);</td></tr>
<tr><th id="5608">5608</th><td>        <dfn class="lbl" id="1227do_xchg_reg" data-ref="1227do_xchg_reg">do_xchg_reg</dfn>:</td></tr>
<tr><th id="5609">5609</th><td>            <a class="tu ref" href="#gen_op_mov_v_reg" title='gen_op_mov_v_reg' data-use='c' data-ref="gen_op_mov_v_reg">gen_op_mov_v_reg</a>(<a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a>);</td></tr>
<tr><th id="5610">5610</th><td>            <a class="tu ref" href="#gen_op_mov_v_reg" title='gen_op_mov_v_reg' data-use='c' data-ref="gen_op_mov_v_reg">gen_op_mov_v_reg</a>(<a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>, <a class="local col8 ref" href="#1188rm" title='rm' data-ref="1188rm">rm</a>);</td></tr>
<tr><th id="5611">5611</th><td>            <a class="tu ref" href="#gen_op_mov_reg_v" title='gen_op_mov_reg_v' data-use='c' data-ref="gen_op_mov_reg_v">gen_op_mov_reg_v</a>(<a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="local col8 ref" href="#1188rm" title='rm' data-ref="1188rm">rm</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="5612">5612</th><td>            <a class="tu ref" href="#gen_op_mov_reg_v" title='gen_op_mov_reg_v' data-use='c' data-ref="gen_op_mov_reg_v">gen_op_mov_reg_v</a>(<a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>);</td></tr>
<tr><th id="5613">5613</th><td>        } <b>else</b> {</td></tr>
<tr><th id="5614">5614</th><td>            <a class="tu ref" href="#gen_lea_modrm" title='gen_lea_modrm' data-use='c' data-ref="gen_lea_modrm">gen_lea_modrm</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a>);</td></tr>
<tr><th id="5615">5615</th><td>            <a class="tu ref" href="#gen_op_mov_v_reg" title='gen_op_mov_v_reg' data-use='c' data-ref="gen_op_mov_v_reg">gen_op_mov_v_reg</a>(<a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a>);</td></tr>
<tr><th id="5616">5616</th><td>            <i>/* for xchg, lock is implicit */</i></td></tr>
<tr><th id="5617">5617</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#1007" title="tcg_gen_atomic_xchg_i64" data-ref="_M/tcg_gen_atomic_xchg_tl">tcg_gen_atomic_xchg_tl</a>(<a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>,</td></tr>
<tr><th id="5618">5618</th><td>                                   <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::mem_index" title='DisasContext::mem_index' data-use='r' data-ref="DisasContext::mem_index">mem_index</a>, <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a> | <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_LE" title='TCGMemOp::MO_LE' data-ref="TCGMemOp::MO_LE">MO_LE</a>);</td></tr>
<tr><th id="5619">5619</th><td>            <a class="tu ref" href="#gen_op_mov_reg_v" title='gen_op_mov_reg_v' data-use='c' data-ref="gen_op_mov_reg_v">gen_op_mov_reg_v</a>(<a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>);</td></tr>
<tr><th id="5620">5620</th><td>        }</td></tr>
<tr><th id="5621">5621</th><td>        <b>break</b>;</td></tr>
<tr><th id="5622">5622</th><td>    <b>case</b> <var>0xc4</var>: <i>/* les Gv */</i></td></tr>
<tr><th id="5623">5623</th><td>        <i>/* In CODE64 this is VEX3; see above.  */</i></td></tr>
<tr><th id="5624">5624</th><td>        <a class="local col0 ref" href="#1190op" title='op' data-ref="1190op">op</a> = <a class="macro" href="cpu.h.html#77" title="0" data-ref="_M/R_ES">R_ES</a>;</td></tr>
<tr><th id="5625">5625</th><td>        <b>goto</b> <a class="lbl" href="#1228do_lxx" data-ref="1228do_lxx">do_lxx</a>;</td></tr>
<tr><th id="5626">5626</th><td>    <b>case</b> <var>0xc5</var>: <i>/* lds Gv */</i></td></tr>
<tr><th id="5627">5627</th><td>        <i>/* In CODE64 this is VEX2; see above.  */</i></td></tr>
<tr><th id="5628">5628</th><td>        <a class="local col0 ref" href="#1190op" title='op' data-ref="1190op">op</a> = <a class="macro" href="cpu.h.html#80" title="3" data-ref="_M/R_DS">R_DS</a>;</td></tr>
<tr><th id="5629">5629</th><td>        <b>goto</b> <a class="lbl" href="#1228do_lxx" data-ref="1228do_lxx">do_lxx</a>;</td></tr>
<tr><th id="5630">5630</th><td>    <b>case</b> <var>0x1b2</var>: <i>/* lss Gv */</i></td></tr>
<tr><th id="5631">5631</th><td>        <a class="local col0 ref" href="#1190op" title='op' data-ref="1190op">op</a> = <a class="macro" href="cpu.h.html#79" title="2" data-ref="_M/R_SS">R_SS</a>;</td></tr>
<tr><th id="5632">5632</th><td>        <b>goto</b> <a class="lbl" href="#1228do_lxx" data-ref="1228do_lxx">do_lxx</a>;</td></tr>
<tr><th id="5633">5633</th><td>    <b>case</b> <var>0x1b4</var>: <i>/* lfs Gv */</i></td></tr>
<tr><th id="5634">5634</th><td>        <a class="local col0 ref" href="#1190op" title='op' data-ref="1190op">op</a> = <a class="macro" href="cpu.h.html#81" title="4" data-ref="_M/R_FS">R_FS</a>;</td></tr>
<tr><th id="5635">5635</th><td>        <b>goto</b> <a class="lbl" href="#1228do_lxx" data-ref="1228do_lxx">do_lxx</a>;</td></tr>
<tr><th id="5636">5636</th><td>    <b>case</b> <var>0x1b5</var>: <i>/* lgs Gv */</i></td></tr>
<tr><th id="5637">5637</th><td>        <a class="local col0 ref" href="#1190op" title='op' data-ref="1190op">op</a> = <a class="macro" href="cpu.h.html#82" title="5" data-ref="_M/R_GS">R_GS</a>;</td></tr>
<tr><th id="5638">5638</th><td>    <dfn class="lbl" id="1228do_lxx" data-ref="1228do_lxx">do_lxx</dfn>:</td></tr>
<tr><th id="5639">5639</th><td>        <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a> = <a class="local col5 ref" href="#1185dflag" title='dflag' data-ref="1185dflag">dflag</a> != <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_16" title='TCGMemOp::MO_16' data-ref="TCGMemOp::MO_16">MO_16</a> ? <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_32" title='TCGMemOp::MO_32' data-ref="TCGMemOp::MO_32">MO_32</a> : <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_16" title='TCGMemOp::MO_16' data-ref="TCGMemOp::MO_16">MO_16</a>;</td></tr>
<tr><th id="5640">5640</th><td>        <a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> = <a class="ref" href="../../include/exec/cpu_ldst_template.h.html#112" title='cpu_ldub_code' data-ref="cpu_ldub_code">cpu_ldub_code</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='w' data-ref="DisasContext::pc">pc</a>++);</td></tr>
<tr><th id="5641">5641</th><td>        <a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a> = ((<a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> &gt;&gt; <var>3</var>) &amp; <var>7</var>) | <a class="local col6 ref" href="#1196rex_r" title='rex_r' data-ref="1196rex_r">rex_r</a>;</td></tr>
<tr><th id="5642">5642</th><td>        <a class="local col9 ref" href="#1189mod" title='mod' data-ref="1189mod">mod</a> = (<a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> &gt;&gt; <var>6</var>) &amp; <var>3</var>;</td></tr>
<tr><th id="5643">5643</th><td>        <b>if</b> (<a class="local col9 ref" href="#1189mod" title='mod' data-ref="1189mod">mod</a> == <var>3</var>)</td></tr>
<tr><th id="5644">5644</th><td>            <b>goto</b> <a class="lbl" href="#1198illegal_op" data-ref="1198illegal_op">illegal_op</a>;</td></tr>
<tr><th id="5645">5645</th><td>        <a class="tu ref" href="#gen_lea_modrm" title='gen_lea_modrm' data-use='c' data-ref="gen_lea_modrm">gen_lea_modrm</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a>);</td></tr>
<tr><th id="5646">5646</th><td>        <a class="tu ref" href="#gen_op_ld_v" title='gen_op_ld_v' data-use='c' data-ref="gen_op_ld_v">gen_op_ld_v</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>);</td></tr>
<tr><th id="5647">5647</th><td>        <a class="tu ref" href="#gen_add_A0_im" title='gen_add_A0_im' data-use='c' data-ref="gen_add_A0_im">gen_add_A0_im</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <var>1</var> &lt;&lt; <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>);</td></tr>
<tr><th id="5648">5648</th><td>        <i>/* load the segment first to handle exceptions properly */</i></td></tr>
<tr><th id="5649">5649</th><td>        <a class="tu ref" href="#gen_op_ld_v" title='gen_op_ld_v' data-use='c' data-ref="gen_op_ld_v">gen_op_ld_v</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_16" title='TCGMemOp::MO_16' data-ref="TCGMemOp::MO_16">MO_16</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>);</td></tr>
<tr><th id="5650">5650</th><td>        <a class="tu ref" href="#gen_movl_seg_T0" title='gen_movl_seg_T0' data-use='c' data-ref="gen_movl_seg_T0">gen_movl_seg_T0</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col0 ref" href="#1190op" title='op' data-ref="1190op">op</a>);</td></tr>
<tr><th id="5651">5651</th><td>        <i>/* then put the data */</i></td></tr>
<tr><th id="5652">5652</th><td>        <a class="tu ref" href="#gen_op_mov_reg_v" title='gen_op_mov_reg_v' data-use='c' data-ref="gen_op_mov_reg_v">gen_op_mov_reg_v</a>(<a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>);</td></tr>
<tr><th id="5653">5653</th><td>        <b>if</b> (<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::is_jmp" title='DisasContext::is_jmp' data-use='r' data-ref="DisasContext::is_jmp">is_jmp</a>) {</td></tr>
<tr><th id="5654">5654</th><td>            <a class="tu ref" href="#gen_jmp_im" title='gen_jmp_im' data-use='c' data-ref="gen_jmp_im">gen_jmp_im</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='r' data-ref="DisasContext::pc">pc</a> - <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>);</td></tr>
<tr><th id="5655">5655</th><td>            <a class="tu ref" href="#gen_eob" title='gen_eob' data-use='c' data-ref="gen_eob">gen_eob</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>);</td></tr>
<tr><th id="5656">5656</th><td>        }</td></tr>
<tr><th id="5657">5657</th><td>        <b>break</b>;</td></tr>
<tr><th id="5658">5658</th><td></td></tr>
<tr><th id="5659">5659</th><td>        <i>/************************/</i></td></tr>
<tr><th id="5660">5660</th><td>        <i>/* shifts */</i></td></tr>
<tr><th id="5661">5661</th><td>    <b>case</b> <var>0xc0</var>:</td></tr>
<tr><th id="5662">5662</th><td>    <b>case</b> <var>0xc1</var>:</td></tr>
<tr><th id="5663">5663</th><td>        <i>/* shift Ev,Ib */</i></td></tr>
<tr><th id="5664">5664</th><td>        <a class="local col2 ref" href="#1182shift" title='shift' data-ref="1182shift">shift</a> = <var>2</var>;</td></tr>
<tr><th id="5665">5665</th><td>    <dfn class="lbl" id="1229grp2" data-ref="1229grp2">grp2</dfn>:</td></tr>
<tr><th id="5666">5666</th><td>        {</td></tr>
<tr><th id="5667">5667</th><td>            <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a> = <a class="tu ref" href="#mo_b_d" title='mo_b_d' data-use='c' data-ref="mo_b_d">mo_b_d</a>(<a class="local col0 ref" href="#1180b" title='b' data-ref="1180b">b</a>, <a class="local col5 ref" href="#1185dflag" title='dflag' data-ref="1185dflag">dflag</a>);</td></tr>
<tr><th id="5668">5668</th><td>            <a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> = <a class="ref" href="../../include/exec/cpu_ldst_template.h.html#112" title='cpu_ldub_code' data-ref="cpu_ldub_code">cpu_ldub_code</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='w' data-ref="DisasContext::pc">pc</a>++);</td></tr>
<tr><th id="5669">5669</th><td>            <a class="local col9 ref" href="#1189mod" title='mod' data-ref="1189mod">mod</a> = (<a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> &gt;&gt; <var>6</var>) &amp; <var>3</var>;</td></tr>
<tr><th id="5670">5670</th><td>            <a class="local col0 ref" href="#1190op" title='op' data-ref="1190op">op</a> = (<a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> &gt;&gt; <var>3</var>) &amp; <var>7</var>;</td></tr>
<tr><th id="5671">5671</th><td></td></tr>
<tr><th id="5672">5672</th><td>            <b>if</b> (<a class="local col9 ref" href="#1189mod" title='mod' data-ref="1189mod">mod</a> != <var>3</var>) {</td></tr>
<tr><th id="5673">5673</th><td>                <b>if</b> (<a class="local col2 ref" href="#1182shift" title='shift' data-ref="1182shift">shift</a> == <var>2</var>) {</td></tr>
<tr><th id="5674">5674</th><td>                    <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::rip_offset" title='DisasContext::rip_offset' data-use='w' data-ref="DisasContext::rip_offset">rip_offset</a> = <var>1</var>;</td></tr>
<tr><th id="5675">5675</th><td>                }</td></tr>
<tr><th id="5676">5676</th><td>                <a class="tu ref" href="#gen_lea_modrm" title='gen_lea_modrm' data-use='c' data-ref="gen_lea_modrm">gen_lea_modrm</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a>);</td></tr>
<tr><th id="5677">5677</th><td>                <a class="local col1 ref" href="#1191opreg" title='opreg' data-ref="1191opreg">opreg</a> = <a class="enum" href="#OR_TMP0" title='OR_TMP0' data-ref="OR_TMP0">OR_TMP0</a>;</td></tr>
<tr><th id="5678">5678</th><td>            } <b>else</b> {</td></tr>
<tr><th id="5679">5679</th><td>                <a class="local col1 ref" href="#1191opreg" title='opreg' data-ref="1191opreg">opreg</a> = (<a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> &amp; <var>7</var>) | <a class="macro" href="#45" title="((s)-&gt;rex_b)" data-ref="_M/REX_B">REX_B</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>);</td></tr>
<tr><th id="5680">5680</th><td>            }</td></tr>
<tr><th id="5681">5681</th><td></td></tr>
<tr><th id="5682">5682</th><td>            <i>/* simpler op */</i></td></tr>
<tr><th id="5683">5683</th><td>            <b>if</b> (<a class="local col2 ref" href="#1182shift" title='shift' data-ref="1182shift">shift</a> == <var>0</var>) {</td></tr>
<tr><th id="5684">5684</th><td>                <a class="tu ref" href="#gen_shift" title='gen_shift' data-use='c' data-ref="gen_shift">gen_shift</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col0 ref" href="#1190op" title='op' data-ref="1190op">op</a>, <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="local col1 ref" href="#1191opreg" title='opreg' data-ref="1191opreg">opreg</a>, <a class="enum" href="#OR_ECX" title='OR_ECX' data-ref="OR_ECX">OR_ECX</a>);</td></tr>
<tr><th id="5685">5685</th><td>            } <b>else</b> {</td></tr>
<tr><th id="5686">5686</th><td>                <b>if</b> (<a class="local col2 ref" href="#1182shift" title='shift' data-ref="1182shift">shift</a> == <var>2</var>) {</td></tr>
<tr><th id="5687">5687</th><td>                    <a class="local col2 ref" href="#1182shift" title='shift' data-ref="1182shift">shift</a> = <a class="ref" href="../../include/exec/cpu_ldst_template.h.html#112" title='cpu_ldub_code' data-ref="cpu_ldub_code">cpu_ldub_code</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='w' data-ref="DisasContext::pc">pc</a>++);</td></tr>
<tr><th id="5688">5688</th><td>                }</td></tr>
<tr><th id="5689">5689</th><td>                <a class="tu ref" href="#gen_shifti" title='gen_shifti' data-use='c' data-ref="gen_shifti">gen_shifti</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col0 ref" href="#1190op" title='op' data-ref="1190op">op</a>, <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="local col1 ref" href="#1191opreg" title='opreg' data-ref="1191opreg">opreg</a>, <a class="local col2 ref" href="#1182shift" title='shift' data-ref="1182shift">shift</a>);</td></tr>
<tr><th id="5690">5690</th><td>            }</td></tr>
<tr><th id="5691">5691</th><td>        }</td></tr>
<tr><th id="5692">5692</th><td>        <b>break</b>;</td></tr>
<tr><th id="5693">5693</th><td>    <b>case</b> <var>0xd0</var>:</td></tr>
<tr><th id="5694">5694</th><td>    <b>case</b> <var>0xd1</var>:</td></tr>
<tr><th id="5695">5695</th><td>        <i>/* shift Ev,1 */</i></td></tr>
<tr><th id="5696">5696</th><td>        <a class="local col2 ref" href="#1182shift" title='shift' data-ref="1182shift">shift</a> = <var>1</var>;</td></tr>
<tr><th id="5697">5697</th><td>        <b>goto</b> <a class="lbl" href="#1229grp2" data-ref="1229grp2">grp2</a>;</td></tr>
<tr><th id="5698">5698</th><td>    <b>case</b> <var>0xd2</var>:</td></tr>
<tr><th id="5699">5699</th><td>    <b>case</b> <var>0xd3</var>:</td></tr>
<tr><th id="5700">5700</th><td>        <i>/* shift Ev,cl */</i></td></tr>
<tr><th id="5701">5701</th><td>        <a class="local col2 ref" href="#1182shift" title='shift' data-ref="1182shift">shift</a> = <var>0</var>;</td></tr>
<tr><th id="5702">5702</th><td>        <b>goto</b> <a class="lbl" href="#1229grp2" data-ref="1229grp2">grp2</a>;</td></tr>
<tr><th id="5703">5703</th><td></td></tr>
<tr><th id="5704">5704</th><td>    <b>case</b> <var>0x1a4</var>: <i>/* shld imm */</i></td></tr>
<tr><th id="5705">5705</th><td>        <a class="local col0 ref" href="#1190op" title='op' data-ref="1190op">op</a> = <var>0</var>;</td></tr>
<tr><th id="5706">5706</th><td>        <a class="local col2 ref" href="#1182shift" title='shift' data-ref="1182shift">shift</a> = <var>1</var>;</td></tr>
<tr><th id="5707">5707</th><td>        <b>goto</b> <a class="lbl" href="#1230do_shiftd" data-ref="1230do_shiftd">do_shiftd</a>;</td></tr>
<tr><th id="5708">5708</th><td>    <b>case</b> <var>0x1a5</var>: <i>/* shld cl */</i></td></tr>
<tr><th id="5709">5709</th><td>        <a class="local col0 ref" href="#1190op" title='op' data-ref="1190op">op</a> = <var>0</var>;</td></tr>
<tr><th id="5710">5710</th><td>        <a class="local col2 ref" href="#1182shift" title='shift' data-ref="1182shift">shift</a> = <var>0</var>;</td></tr>
<tr><th id="5711">5711</th><td>        <b>goto</b> <a class="lbl" href="#1230do_shiftd" data-ref="1230do_shiftd">do_shiftd</a>;</td></tr>
<tr><th id="5712">5712</th><td>    <b>case</b> <var>0x1ac</var>: <i>/* shrd imm */</i></td></tr>
<tr><th id="5713">5713</th><td>        <a class="local col0 ref" href="#1190op" title='op' data-ref="1190op">op</a> = <var>1</var>;</td></tr>
<tr><th id="5714">5714</th><td>        <a class="local col2 ref" href="#1182shift" title='shift' data-ref="1182shift">shift</a> = <var>1</var>;</td></tr>
<tr><th id="5715">5715</th><td>        <b>goto</b> <a class="lbl" href="#1230do_shiftd" data-ref="1230do_shiftd">do_shiftd</a>;</td></tr>
<tr><th id="5716">5716</th><td>    <b>case</b> <var>0x1ad</var>: <i>/* shrd cl */</i></td></tr>
<tr><th id="5717">5717</th><td>        <a class="local col0 ref" href="#1190op" title='op' data-ref="1190op">op</a> = <var>1</var>;</td></tr>
<tr><th id="5718">5718</th><td>        <a class="local col2 ref" href="#1182shift" title='shift' data-ref="1182shift">shift</a> = <var>0</var>;</td></tr>
<tr><th id="5719">5719</th><td>    <dfn class="lbl" id="1230do_shiftd" data-ref="1230do_shiftd">do_shiftd</dfn>:</td></tr>
<tr><th id="5720">5720</th><td>        <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a> = <a class="local col5 ref" href="#1185dflag" title='dflag' data-ref="1185dflag">dflag</a>;</td></tr>
<tr><th id="5721">5721</th><td>        <a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> = <a class="ref" href="../../include/exec/cpu_ldst_template.h.html#112" title='cpu_ldub_code' data-ref="cpu_ldub_code">cpu_ldub_code</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='w' data-ref="DisasContext::pc">pc</a>++);</td></tr>
<tr><th id="5722">5722</th><td>        <a class="local col9 ref" href="#1189mod" title='mod' data-ref="1189mod">mod</a> = (<a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> &gt;&gt; <var>6</var>) &amp; <var>3</var>;</td></tr>
<tr><th id="5723">5723</th><td>        <a class="local col8 ref" href="#1188rm" title='rm' data-ref="1188rm">rm</a> = (<a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> &amp; <var>7</var>) | <a class="macro" href="#45" title="((s)-&gt;rex_b)" data-ref="_M/REX_B">REX_B</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>);</td></tr>
<tr><th id="5724">5724</th><td>        <a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a> = ((<a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> &gt;&gt; <var>3</var>) &amp; <var>7</var>) | <a class="local col6 ref" href="#1196rex_r" title='rex_r' data-ref="1196rex_r">rex_r</a>;</td></tr>
<tr><th id="5725">5725</th><td>        <b>if</b> (<a class="local col9 ref" href="#1189mod" title='mod' data-ref="1189mod">mod</a> != <var>3</var>) {</td></tr>
<tr><th id="5726">5726</th><td>            <a class="tu ref" href="#gen_lea_modrm" title='gen_lea_modrm' data-use='c' data-ref="gen_lea_modrm">gen_lea_modrm</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a>);</td></tr>
<tr><th id="5727">5727</th><td>            <a class="local col1 ref" href="#1191opreg" title='opreg' data-ref="1191opreg">opreg</a> = <a class="enum" href="#OR_TMP0" title='OR_TMP0' data-ref="OR_TMP0">OR_TMP0</a>;</td></tr>
<tr><th id="5728">5728</th><td>        } <b>else</b> {</td></tr>
<tr><th id="5729">5729</th><td>            <a class="local col1 ref" href="#1191opreg" title='opreg' data-ref="1191opreg">opreg</a> = <a class="local col8 ref" href="#1188rm" title='rm' data-ref="1188rm">rm</a>;</td></tr>
<tr><th id="5730">5730</th><td>        }</td></tr>
<tr><th id="5731">5731</th><td>        <a class="tu ref" href="#gen_op_mov_v_reg" title='gen_op_mov_v_reg' data-use='c' data-ref="gen_op_mov_v_reg">gen_op_mov_v_reg</a>(<a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>, <a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a>);</td></tr>
<tr><th id="5732">5732</th><td></td></tr>
<tr><th id="5733">5733</th><td>        <b>if</b> (<a class="local col2 ref" href="#1182shift" title='shift' data-ref="1182shift">shift</a>) {</td></tr>
<tr><th id="5734">5734</th><td>            <a class="macro" href="../../tcg/tcg.h.html#438" title="TCGv_i64" data-ref="_M/TCGv">TCGv</a> <dfn class="local col1 decl" id="1231imm" title='imm' data-type='TCGv_i64' data-ref="1231imm">imm</dfn> = <a class="macro" href="../../tcg/tcg-op.h.html#998" title="tcg_const_i64" data-ref="_M/tcg_const_tl">tcg_const_tl</a>(<a class="ref" href="../../include/exec/cpu_ldst_template.h.html#112" title='cpu_ldub_code' data-ref="cpu_ldub_code">cpu_ldub_code</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='w' data-ref="DisasContext::pc">pc</a>++));</td></tr>
<tr><th id="5735">5735</th><td>            <a class="tu ref" href="#gen_shiftd_rm_T1" title='gen_shiftd_rm_T1' data-use='c' data-ref="gen_shiftd_rm_T1">gen_shiftd_rm_T1</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="local col1 ref" href="#1191opreg" title='opreg' data-ref="1191opreg">opreg</a>, <a class="local col0 ref" href="#1190op" title='op' data-ref="1190op">op</a>, <a class="local col1 ref" href="#1231imm" title='imm' data-ref="1231imm">imm</a>);</td></tr>
<tr><th id="5736">5736</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#826" title="tcg_temp_free_i64" data-ref="_M/tcg_temp_free">tcg_temp_free</a>(<a class="local col1 ref" href="#1231imm" title='imm' data-ref="1231imm">imm</a>);</td></tr>
<tr><th id="5737">5737</th><td>        } <b>else</b> {</td></tr>
<tr><th id="5738">5738</th><td>            <a class="tu ref" href="#gen_shiftd_rm_T1" title='gen_shiftd_rm_T1' data-use='c' data-ref="gen_shiftd_rm_T1">gen_shiftd_rm_T1</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="local col1 ref" href="#1191opreg" title='opreg' data-ref="1191opreg">opreg</a>, <a class="local col0 ref" href="#1190op" title='op' data-ref="1190op">op</a>, <a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="macro" href="cpu.h.html#60" title="1" data-ref="_M/R_ECX">R_ECX</a>]);</td></tr>
<tr><th id="5739">5739</th><td>        }</td></tr>
<tr><th id="5740">5740</th><td>        <b>break</b>;</td></tr>
<tr><th id="5741">5741</th><td></td></tr>
<tr><th id="5742">5742</th><td>        <i>/************************/</i></td></tr>
<tr><th id="5743">5743</th><td>        <i>/* floats */</i></td></tr>
<tr><th id="5744">5744</th><td>    <b>case</b> <var>0xd8</var> ... <var>0xdf</var>:</td></tr>
<tr><th id="5745">5745</th><td>        <b>if</b> (<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::flags" title='DisasContext::flags' data-use='r' data-ref="DisasContext::flags">flags</a> &amp; (<a class="macro" href="cpu.h.html#174" title="(1 &lt;&lt; 10)" data-ref="_M/HF_EM_MASK">HF_EM_MASK</a> | <a class="macro" href="cpu.h.html#175" title="(1 &lt;&lt; 11)" data-ref="_M/HF_TS_MASK">HF_TS_MASK</a>)) {</td></tr>
<tr><th id="5746">5746</th><td>            <i>/* if CR0.EM or CR0.TS are set, generate an FPU exception */</i></td></tr>
<tr><th id="5747">5747</th><td>            <i>/* XXX: what to do if illegal op ? */</i></td></tr>
<tr><th id="5748">5748</th><td>            <a class="tu ref" href="#gen_exception" title='gen_exception' data-use='c' data-ref="gen_exception">gen_exception</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="macro" href="cpu.h.html#688" title="7" data-ref="_M/EXCP07_PREX">EXCP07_PREX</a>, <a class="local col9 ref" href="#1179pc_start" title='pc_start' data-ref="1179pc_start">pc_start</a> - <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>);</td></tr>
<tr><th id="5749">5749</th><td>            <b>break</b>;</td></tr>
<tr><th id="5750">5750</th><td>        }</td></tr>
<tr><th id="5751">5751</th><td>        <a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> = <a class="ref" href="../../include/exec/cpu_ldst_template.h.html#112" title='cpu_ldub_code' data-ref="cpu_ldub_code">cpu_ldub_code</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='w' data-ref="DisasContext::pc">pc</a>++);</td></tr>
<tr><th id="5752">5752</th><td>        <a class="local col9 ref" href="#1189mod" title='mod' data-ref="1189mod">mod</a> = (<a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> &gt;&gt; <var>6</var>) &amp; <var>3</var>;</td></tr>
<tr><th id="5753">5753</th><td>        <a class="local col8 ref" href="#1188rm" title='rm' data-ref="1188rm">rm</a> = <a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> &amp; <var>7</var>;</td></tr>
<tr><th id="5754">5754</th><td>        <a class="local col0 ref" href="#1190op" title='op' data-ref="1190op">op</a> = ((<a class="local col0 ref" href="#1180b" title='b' data-ref="1180b">b</a> &amp; <var>7</var>) &lt;&lt; <var>3</var>) | ((<a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> &gt;&gt; <var>3</var>) &amp; <var>7</var>);</td></tr>
<tr><th id="5755">5755</th><td>        <b>if</b> (<a class="local col9 ref" href="#1189mod" title='mod' data-ref="1189mod">mod</a> != <var>3</var>) {</td></tr>
<tr><th id="5756">5756</th><td>            <i>/* memory op */</i></td></tr>
<tr><th id="5757">5757</th><td>            <a class="tu ref" href="#gen_lea_modrm" title='gen_lea_modrm' data-use='c' data-ref="gen_lea_modrm">gen_lea_modrm</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a>);</td></tr>
<tr><th id="5758">5758</th><td>            <b>switch</b>(<a class="local col0 ref" href="#1190op" title='op' data-ref="1190op">op</a>) {</td></tr>
<tr><th id="5759">5759</th><td>            <b>case</b> <var>0x00</var> ... <var>0x07</var>: <i>/* fxxxs */</i></td></tr>
<tr><th id="5760">5760</th><td>            <b>case</b> <var>0x10</var> ... <var>0x17</var>: <i>/* fixxxl */</i></td></tr>
<tr><th id="5761">5761</th><td>            <b>case</b> <var>0x20</var> ... <var>0x27</var>: <i>/* fxxxl */</i></td></tr>
<tr><th id="5762">5762</th><td>            <b>case</b> <var>0x30</var> ... <var>0x37</var>: <i>/* fixxx */</i></td></tr>
<tr><th id="5763">5763</th><td>                {</td></tr>
<tr><th id="5764">5764</th><td>                    <em>int</em> <dfn class="local col2 decl" id="1232op1" title='op1' data-type='int' data-ref="1232op1">op1</dfn>;</td></tr>
<tr><th id="5765">5765</th><td>                    <a class="local col2 ref" href="#1232op1" title='op1' data-ref="1232op1">op1</a> = <a class="local col0 ref" href="#1190op" title='op' data-ref="1190op">op</a> &amp; <var>7</var>;</td></tr>
<tr><th id="5766">5766</th><td></td></tr>
<tr><th id="5767">5767</th><td>                    <b>switch</b>(<a class="local col0 ref" href="#1190op" title='op' data-ref="1190op">op</a> &gt;&gt; <var>4</var>) {</td></tr>
<tr><th id="5768">5768</th><td>                    <b>case</b> <var>0</var>:</td></tr>
<tr><th id="5769">5769</th><td>                        <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_qemu_ld_i32" title='tcg_gen_qemu_ld_i32' data-ref="tcg_gen_qemu_ld_i32">tcg_gen_qemu_ld_i32</a>(<a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>,</td></tr>
<tr><th id="5770">5770</th><td>                                            <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::mem_index" title='DisasContext::mem_index' data-use='r' data-ref="DisasContext::mem_index">mem_index</a>, <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_LEUL" title='TCGMemOp::MO_LEUL' data-ref="TCGMemOp::MO_LEUL">MO_LEUL</a>);</td></tr>
<tr><th id="5771">5771</th><td>                        <a class="ref" href="helper.h.html#114" title='gen_helper_flds_FT0' data-ref="gen_helper_flds_FT0">gen_helper_flds_FT0</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>);</td></tr>
<tr><th id="5772">5772</th><td>                        <b>break</b>;</td></tr>
<tr><th id="5773">5773</th><td>                    <b>case</b> <var>1</var>:</td></tr>
<tr><th id="5774">5774</th><td>                        <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_qemu_ld_i32" title='tcg_gen_qemu_ld_i32' data-ref="tcg_gen_qemu_ld_i32">tcg_gen_qemu_ld_i32</a>(<a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>,</td></tr>
<tr><th id="5775">5775</th><td>                                            <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::mem_index" title='DisasContext::mem_index' data-use='r' data-ref="DisasContext::mem_index">mem_index</a>, <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_LEUL" title='TCGMemOp::MO_LEUL' data-ref="TCGMemOp::MO_LEUL">MO_LEUL</a>);</td></tr>
<tr><th id="5776">5776</th><td>                        <a class="ref" href="helper.h.html#116" title='gen_helper_fildl_FT0' data-ref="gen_helper_fildl_FT0">gen_helper_fildl_FT0</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>);</td></tr>
<tr><th id="5777">5777</th><td>                        <b>break</b>;</td></tr>
<tr><th id="5778">5778</th><td>                    <b>case</b> <var>2</var>:</td></tr>
<tr><th id="5779">5779</th><td>                        <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_qemu_ld_i64" title='tcg_gen_qemu_ld_i64' data-ref="tcg_gen_qemu_ld_i64">tcg_gen_qemu_ld_i64</a>(<a class="tu ref" href="#cpu_tmp1_i64" title='cpu_tmp1_i64' data-use='r' data-ref="cpu_tmp1_i64">cpu_tmp1_i64</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>,</td></tr>
<tr><th id="5780">5780</th><td>                                            <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::mem_index" title='DisasContext::mem_index' data-use='r' data-ref="DisasContext::mem_index">mem_index</a>, <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_LEQ" title='TCGMemOp::MO_LEQ' data-ref="TCGMemOp::MO_LEQ">MO_LEQ</a>);</td></tr>
<tr><th id="5781">5781</th><td>                        <a class="ref" href="helper.h.html#115" title='gen_helper_fldl_FT0' data-ref="gen_helper_fldl_FT0">gen_helper_fldl_FT0</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="tu ref" href="#cpu_tmp1_i64" title='cpu_tmp1_i64' data-use='r' data-ref="cpu_tmp1_i64">cpu_tmp1_i64</a>);</td></tr>
<tr><th id="5782">5782</th><td>                        <b>break</b>;</td></tr>
<tr><th id="5783">5783</th><td>                    <b>case</b> <var>3</var>:</td></tr>
<tr><th id="5784">5784</th><td>                    <b>default</b>:</td></tr>
<tr><th id="5785">5785</th><td>                        <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_qemu_ld_i32" title='tcg_gen_qemu_ld_i32' data-ref="tcg_gen_qemu_ld_i32">tcg_gen_qemu_ld_i32</a>(<a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>,</td></tr>
<tr><th id="5786">5786</th><td>                                            <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::mem_index" title='DisasContext::mem_index' data-use='r' data-ref="DisasContext::mem_index">mem_index</a>, <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_LESW" title='TCGMemOp::MO_LESW' data-ref="TCGMemOp::MO_LESW">MO_LESW</a>);</td></tr>
<tr><th id="5787">5787</th><td>                        <a class="ref" href="helper.h.html#116" title='gen_helper_fildl_FT0' data-ref="gen_helper_fildl_FT0">gen_helper_fildl_FT0</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>);</td></tr>
<tr><th id="5788">5788</th><td>                        <b>break</b>;</td></tr>
<tr><th id="5789">5789</th><td>                    }</td></tr>
<tr><th id="5790">5790</th><td></td></tr>
<tr><th id="5791">5791</th><td>                    <a class="tu ref" href="#gen_helper_fp_arith_ST0_FT0" title='gen_helper_fp_arith_ST0_FT0' data-use='c' data-ref="gen_helper_fp_arith_ST0_FT0">gen_helper_fp_arith_ST0_FT0</a>(<a class="local col2 ref" href="#1232op1" title='op1' data-ref="1232op1">op1</a>);</td></tr>
<tr><th id="5792">5792</th><td>                    <b>if</b> (<a class="local col2 ref" href="#1232op1" title='op1' data-ref="1232op1">op1</a> == <var>3</var>) {</td></tr>
<tr><th id="5793">5793</th><td>                        <i>/* fcomp needs pop */</i></td></tr>
<tr><th id="5794">5794</th><td>                        <a class="ref" href="helper.h.html#132" title='gen_helper_fpop' data-ref="gen_helper_fpop">gen_helper_fpop</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>);</td></tr>
<tr><th id="5795">5795</th><td>                    }</td></tr>
<tr><th id="5796">5796</th><td>                }</td></tr>
<tr><th id="5797">5797</th><td>                <b>break</b>;</td></tr>
<tr><th id="5798">5798</th><td>            <b>case</b> <var>0x08</var>: <i>/* flds */</i></td></tr>
<tr><th id="5799">5799</th><td>            <b>case</b> <var>0x0a</var>: <i>/* fsts */</i></td></tr>
<tr><th id="5800">5800</th><td>            <b>case</b> <var>0x0b</var>: <i>/* fstps */</i></td></tr>
<tr><th id="5801">5801</th><td>            <b>case</b> <var>0x18</var> ... <var>0x1b</var>: <i>/* fildl, fisttpl, fistl, fistpl */</i></td></tr>
<tr><th id="5802">5802</th><td>            <b>case</b> <var>0x28</var> ... <var>0x2b</var>: <i>/* fldl, fisttpll, fstl, fstpl */</i></td></tr>
<tr><th id="5803">5803</th><td>            <b>case</b> <var>0x38</var> ... <var>0x3b</var>: <i>/* filds, fisttps, fists, fistps */</i></td></tr>
<tr><th id="5804">5804</th><td>                <b>switch</b>(<a class="local col0 ref" href="#1190op" title='op' data-ref="1190op">op</a> &amp; <var>7</var>) {</td></tr>
<tr><th id="5805">5805</th><td>                <b>case</b> <var>0</var>:</td></tr>
<tr><th id="5806">5806</th><td>                    <b>switch</b>(<a class="local col0 ref" href="#1190op" title='op' data-ref="1190op">op</a> &gt;&gt; <var>4</var>) {</td></tr>
<tr><th id="5807">5807</th><td>                    <b>case</b> <var>0</var>:</td></tr>
<tr><th id="5808">5808</th><td>                        <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_qemu_ld_i32" title='tcg_gen_qemu_ld_i32' data-ref="tcg_gen_qemu_ld_i32">tcg_gen_qemu_ld_i32</a>(<a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>,</td></tr>
<tr><th id="5809">5809</th><td>                                            <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::mem_index" title='DisasContext::mem_index' data-use='r' data-ref="DisasContext::mem_index">mem_index</a>, <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_LEUL" title='TCGMemOp::MO_LEUL' data-ref="TCGMemOp::MO_LEUL">MO_LEUL</a>);</td></tr>
<tr><th id="5810">5810</th><td>                        <a class="ref" href="helper.h.html#117" title='gen_helper_flds_ST0' data-ref="gen_helper_flds_ST0">gen_helper_flds_ST0</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>);</td></tr>
<tr><th id="5811">5811</th><td>                        <b>break</b>;</td></tr>
<tr><th id="5812">5812</th><td>                    <b>case</b> <var>1</var>:</td></tr>
<tr><th id="5813">5813</th><td>                        <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_qemu_ld_i32" title='tcg_gen_qemu_ld_i32' data-ref="tcg_gen_qemu_ld_i32">tcg_gen_qemu_ld_i32</a>(<a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>,</td></tr>
<tr><th id="5814">5814</th><td>                                            <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::mem_index" title='DisasContext::mem_index' data-use='r' data-ref="DisasContext::mem_index">mem_index</a>, <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_LEUL" title='TCGMemOp::MO_LEUL' data-ref="TCGMemOp::MO_LEUL">MO_LEUL</a>);</td></tr>
<tr><th id="5815">5815</th><td>                        <a class="ref" href="helper.h.html#119" title='gen_helper_fildl_ST0' data-ref="gen_helper_fildl_ST0">gen_helper_fildl_ST0</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>);</td></tr>
<tr><th id="5816">5816</th><td>                        <b>break</b>;</td></tr>
<tr><th id="5817">5817</th><td>                    <b>case</b> <var>2</var>:</td></tr>
<tr><th id="5818">5818</th><td>                        <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_qemu_ld_i64" title='tcg_gen_qemu_ld_i64' data-ref="tcg_gen_qemu_ld_i64">tcg_gen_qemu_ld_i64</a>(<a class="tu ref" href="#cpu_tmp1_i64" title='cpu_tmp1_i64' data-use='r' data-ref="cpu_tmp1_i64">cpu_tmp1_i64</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>,</td></tr>
<tr><th id="5819">5819</th><td>                                            <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::mem_index" title='DisasContext::mem_index' data-use='r' data-ref="DisasContext::mem_index">mem_index</a>, <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_LEQ" title='TCGMemOp::MO_LEQ' data-ref="TCGMemOp::MO_LEQ">MO_LEQ</a>);</td></tr>
<tr><th id="5820">5820</th><td>                        <a class="ref" href="helper.h.html#118" title='gen_helper_fldl_ST0' data-ref="gen_helper_fldl_ST0">gen_helper_fldl_ST0</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="tu ref" href="#cpu_tmp1_i64" title='cpu_tmp1_i64' data-use='r' data-ref="cpu_tmp1_i64">cpu_tmp1_i64</a>);</td></tr>
<tr><th id="5821">5821</th><td>                        <b>break</b>;</td></tr>
<tr><th id="5822">5822</th><td>                    <b>case</b> <var>3</var>:</td></tr>
<tr><th id="5823">5823</th><td>                    <b>default</b>:</td></tr>
<tr><th id="5824">5824</th><td>                        <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_qemu_ld_i32" title='tcg_gen_qemu_ld_i32' data-ref="tcg_gen_qemu_ld_i32">tcg_gen_qemu_ld_i32</a>(<a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>,</td></tr>
<tr><th id="5825">5825</th><td>                                            <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::mem_index" title='DisasContext::mem_index' data-use='r' data-ref="DisasContext::mem_index">mem_index</a>, <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_LESW" title='TCGMemOp::MO_LESW' data-ref="TCGMemOp::MO_LESW">MO_LESW</a>);</td></tr>
<tr><th id="5826">5826</th><td>                        <a class="ref" href="helper.h.html#119" title='gen_helper_fildl_ST0' data-ref="gen_helper_fildl_ST0">gen_helper_fildl_ST0</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>);</td></tr>
<tr><th id="5827">5827</th><td>                        <b>break</b>;</td></tr>
<tr><th id="5828">5828</th><td>                    }</td></tr>
<tr><th id="5829">5829</th><td>                    <b>break</b>;</td></tr>
<tr><th id="5830">5830</th><td>                <b>case</b> <var>1</var>:</td></tr>
<tr><th id="5831">5831</th><td>                    <i>/* XXX: the corresponding CPUID bit must be tested ! */</i></td></tr>
<tr><th id="5832">5832</th><td>                    <b>switch</b>(<a class="local col0 ref" href="#1190op" title='op' data-ref="1190op">op</a> &gt;&gt; <var>4</var>) {</td></tr>
<tr><th id="5833">5833</th><td>                    <b>case</b> <var>1</var>:</td></tr>
<tr><th id="5834">5834</th><td>                        <a class="ref" href="helper.h.html#127" title='gen_helper_fisttl_ST0' data-ref="gen_helper_fisttl_ST0">gen_helper_fisttl_ST0</a>(<a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>);</td></tr>
<tr><th id="5835">5835</th><td>                        <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_qemu_st_i32" title='tcg_gen_qemu_st_i32' data-ref="tcg_gen_qemu_st_i32">tcg_gen_qemu_st_i32</a>(<a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>,</td></tr>
<tr><th id="5836">5836</th><td>                                            <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::mem_index" title='DisasContext::mem_index' data-use='r' data-ref="DisasContext::mem_index">mem_index</a>, <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_LEUL" title='TCGMemOp::MO_LEUL' data-ref="TCGMemOp::MO_LEUL">MO_LEUL</a>);</td></tr>
<tr><th id="5837">5837</th><td>                        <b>break</b>;</td></tr>
<tr><th id="5838">5838</th><td>                    <b>case</b> <var>2</var>:</td></tr>
<tr><th id="5839">5839</th><td>                        <a class="ref" href="helper.h.html#128" title='gen_helper_fisttll_ST0' data-ref="gen_helper_fisttll_ST0">gen_helper_fisttll_ST0</a>(<a class="tu ref" href="#cpu_tmp1_i64" title='cpu_tmp1_i64' data-use='r' data-ref="cpu_tmp1_i64">cpu_tmp1_i64</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>);</td></tr>
<tr><th id="5840">5840</th><td>                        <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_qemu_st_i64" title='tcg_gen_qemu_st_i64' data-ref="tcg_gen_qemu_st_i64">tcg_gen_qemu_st_i64</a>(<a class="tu ref" href="#cpu_tmp1_i64" title='cpu_tmp1_i64' data-use='r' data-ref="cpu_tmp1_i64">cpu_tmp1_i64</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>,</td></tr>
<tr><th id="5841">5841</th><td>                                            <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::mem_index" title='DisasContext::mem_index' data-use='r' data-ref="DisasContext::mem_index">mem_index</a>, <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_LEQ" title='TCGMemOp::MO_LEQ' data-ref="TCGMemOp::MO_LEQ">MO_LEQ</a>);</td></tr>
<tr><th id="5842">5842</th><td>                        <b>break</b>;</td></tr>
<tr><th id="5843">5843</th><td>                    <b>case</b> <var>3</var>:</td></tr>
<tr><th id="5844">5844</th><td>                    <b>default</b>:</td></tr>
<tr><th id="5845">5845</th><td>                        <a class="ref" href="helper.h.html#126" title='gen_helper_fistt_ST0' data-ref="gen_helper_fistt_ST0">gen_helper_fistt_ST0</a>(<a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>);</td></tr>
<tr><th id="5846">5846</th><td>                        <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_qemu_st_i32" title='tcg_gen_qemu_st_i32' data-ref="tcg_gen_qemu_st_i32">tcg_gen_qemu_st_i32</a>(<a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>,</td></tr>
<tr><th id="5847">5847</th><td>                                            <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::mem_index" title='DisasContext::mem_index' data-use='r' data-ref="DisasContext::mem_index">mem_index</a>, <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_LEUW" title='TCGMemOp::MO_LEUW' data-ref="TCGMemOp::MO_LEUW">MO_LEUW</a>);</td></tr>
<tr><th id="5848">5848</th><td>                        <b>break</b>;</td></tr>
<tr><th id="5849">5849</th><td>                    }</td></tr>
<tr><th id="5850">5850</th><td>                    <a class="ref" href="helper.h.html#132" title='gen_helper_fpop' data-ref="gen_helper_fpop">gen_helper_fpop</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>);</td></tr>
<tr><th id="5851">5851</th><td>                    <b>break</b>;</td></tr>
<tr><th id="5852">5852</th><td>                <b>default</b>:</td></tr>
<tr><th id="5853">5853</th><td>                    <b>switch</b>(<a class="local col0 ref" href="#1190op" title='op' data-ref="1190op">op</a> &gt;&gt; <var>4</var>) {</td></tr>
<tr><th id="5854">5854</th><td>                    <b>case</b> <var>0</var>:</td></tr>
<tr><th id="5855">5855</th><td>                        <a class="ref" href="helper.h.html#121" title='gen_helper_fsts_ST0' data-ref="gen_helper_fsts_ST0">gen_helper_fsts_ST0</a>(<a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>);</td></tr>
<tr><th id="5856">5856</th><td>                        <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_qemu_st_i32" title='tcg_gen_qemu_st_i32' data-ref="tcg_gen_qemu_st_i32">tcg_gen_qemu_st_i32</a>(<a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>,</td></tr>
<tr><th id="5857">5857</th><td>                                            <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::mem_index" title='DisasContext::mem_index' data-use='r' data-ref="DisasContext::mem_index">mem_index</a>, <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_LEUL" title='TCGMemOp::MO_LEUL' data-ref="TCGMemOp::MO_LEUL">MO_LEUL</a>);</td></tr>
<tr><th id="5858">5858</th><td>                        <b>break</b>;</td></tr>
<tr><th id="5859">5859</th><td>                    <b>case</b> <var>1</var>:</td></tr>
<tr><th id="5860">5860</th><td>                        <a class="ref" href="helper.h.html#124" title='gen_helper_fistl_ST0' data-ref="gen_helper_fistl_ST0">gen_helper_fistl_ST0</a>(<a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>);</td></tr>
<tr><th id="5861">5861</th><td>                        <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_qemu_st_i32" title='tcg_gen_qemu_st_i32' data-ref="tcg_gen_qemu_st_i32">tcg_gen_qemu_st_i32</a>(<a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>,</td></tr>
<tr><th id="5862">5862</th><td>                                            <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::mem_index" title='DisasContext::mem_index' data-use='r' data-ref="DisasContext::mem_index">mem_index</a>, <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_LEUL" title='TCGMemOp::MO_LEUL' data-ref="TCGMemOp::MO_LEUL">MO_LEUL</a>);</td></tr>
<tr><th id="5863">5863</th><td>                        <b>break</b>;</td></tr>
<tr><th id="5864">5864</th><td>                    <b>case</b> <var>2</var>:</td></tr>
<tr><th id="5865">5865</th><td>                        <a class="ref" href="helper.h.html#122" title='gen_helper_fstl_ST0' data-ref="gen_helper_fstl_ST0">gen_helper_fstl_ST0</a>(<a class="tu ref" href="#cpu_tmp1_i64" title='cpu_tmp1_i64' data-use='r' data-ref="cpu_tmp1_i64">cpu_tmp1_i64</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>);</td></tr>
<tr><th id="5866">5866</th><td>                        <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_qemu_st_i64" title='tcg_gen_qemu_st_i64' data-ref="tcg_gen_qemu_st_i64">tcg_gen_qemu_st_i64</a>(<a class="tu ref" href="#cpu_tmp1_i64" title='cpu_tmp1_i64' data-use='r' data-ref="cpu_tmp1_i64">cpu_tmp1_i64</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>,</td></tr>
<tr><th id="5867">5867</th><td>                                            <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::mem_index" title='DisasContext::mem_index' data-use='r' data-ref="DisasContext::mem_index">mem_index</a>, <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_LEQ" title='TCGMemOp::MO_LEQ' data-ref="TCGMemOp::MO_LEQ">MO_LEQ</a>);</td></tr>
<tr><th id="5868">5868</th><td>                        <b>break</b>;</td></tr>
<tr><th id="5869">5869</th><td>                    <b>case</b> <var>3</var>:</td></tr>
<tr><th id="5870">5870</th><td>                    <b>default</b>:</td></tr>
<tr><th id="5871">5871</th><td>                        <a class="ref" href="helper.h.html#123" title='gen_helper_fist_ST0' data-ref="gen_helper_fist_ST0">gen_helper_fist_ST0</a>(<a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>);</td></tr>
<tr><th id="5872">5872</th><td>                        <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_qemu_st_i32" title='tcg_gen_qemu_st_i32' data-ref="tcg_gen_qemu_st_i32">tcg_gen_qemu_st_i32</a>(<a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>,</td></tr>
<tr><th id="5873">5873</th><td>                                            <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::mem_index" title='DisasContext::mem_index' data-use='r' data-ref="DisasContext::mem_index">mem_index</a>, <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_LEUW" title='TCGMemOp::MO_LEUW' data-ref="TCGMemOp::MO_LEUW">MO_LEUW</a>);</td></tr>
<tr><th id="5874">5874</th><td>                        <b>break</b>;</td></tr>
<tr><th id="5875">5875</th><td>                    }</td></tr>
<tr><th id="5876">5876</th><td>                    <b>if</b> ((<a class="local col0 ref" href="#1190op" title='op' data-ref="1190op">op</a> &amp; <var>7</var>) == <var>3</var>)</td></tr>
<tr><th id="5877">5877</th><td>                        <a class="ref" href="helper.h.html#132" title='gen_helper_fpop' data-ref="gen_helper_fpop">gen_helper_fpop</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>);</td></tr>
<tr><th id="5878">5878</th><td>                    <b>break</b>;</td></tr>
<tr><th id="5879">5879</th><td>                }</td></tr>
<tr><th id="5880">5880</th><td>                <b>break</b>;</td></tr>
<tr><th id="5881">5881</th><td>            <b>case</b> <var>0x0c</var>: <i>/* fldenv mem */</i></td></tr>
<tr><th id="5882">5882</th><td>                <a class="ref" href="helper.h.html#191" title='gen_helper_fldenv' data-ref="gen_helper_fldenv">gen_helper_fldenv</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>, <a class="ref" href="../../tcg/tcg.h.html#tcg_const_i32" title='tcg_const_i32' data-ref="tcg_const_i32">tcg_const_i32</a>(<a class="local col5 ref" href="#1185dflag" title='dflag' data-ref="1185dflag">dflag</a> - <var>1</var>));</td></tr>
<tr><th id="5883">5883</th><td>                <b>break</b>;</td></tr>
<tr><th id="5884">5884</th><td>            <b>case</b> <var>0x0d</var>: <i>/* fldcw mem */</i></td></tr>
<tr><th id="5885">5885</th><td>                <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_qemu_ld_i32" title='tcg_gen_qemu_ld_i32' data-ref="tcg_gen_qemu_ld_i32">tcg_gen_qemu_ld_i32</a>(<a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>,</td></tr>
<tr><th id="5886">5886</th><td>                                    <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::mem_index" title='DisasContext::mem_index' data-use='r' data-ref="DisasContext::mem_index">mem_index</a>, <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_LEUW" title='TCGMemOp::MO_LEUW' data-ref="TCGMemOp::MO_LEUW">MO_LEUW</a>);</td></tr>
<tr><th id="5887">5887</th><td>                <a class="ref" href="helper.h.html#170" title='gen_helper_fldcw' data-ref="gen_helper_fldcw">gen_helper_fldcw</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>);</td></tr>
<tr><th id="5888">5888</th><td>                <b>break</b>;</td></tr>
<tr><th id="5889">5889</th><td>            <b>case</b> <var>0x0e</var>: <i>/* fnstenv mem */</i></td></tr>
<tr><th id="5890">5890</th><td>                <a class="ref" href="helper.h.html#190" title='gen_helper_fstenv' data-ref="gen_helper_fstenv">gen_helper_fstenv</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>, <a class="ref" href="../../tcg/tcg.h.html#tcg_const_i32" title='tcg_const_i32' data-ref="tcg_const_i32">tcg_const_i32</a>(<a class="local col5 ref" href="#1185dflag" title='dflag' data-ref="1185dflag">dflag</a> - <var>1</var>));</td></tr>
<tr><th id="5891">5891</th><td>                <b>break</b>;</td></tr>
<tr><th id="5892">5892</th><td>            <b>case</b> <var>0x0f</var>: <i>/* fnstcw mem */</i></td></tr>
<tr><th id="5893">5893</th><td>                <a class="ref" href="helper.h.html#169" title='gen_helper_fnstcw' data-ref="gen_helper_fnstcw">gen_helper_fnstcw</a>(<a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>);</td></tr>
<tr><th id="5894">5894</th><td>                <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_qemu_st_i32" title='tcg_gen_qemu_st_i32' data-ref="tcg_gen_qemu_st_i32">tcg_gen_qemu_st_i32</a>(<a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>,</td></tr>
<tr><th id="5895">5895</th><td>                                    <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::mem_index" title='DisasContext::mem_index' data-use='r' data-ref="DisasContext::mem_index">mem_index</a>, <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_LEUW" title='TCGMemOp::MO_LEUW' data-ref="TCGMemOp::MO_LEUW">MO_LEUW</a>);</td></tr>
<tr><th id="5896">5896</th><td>                <b>break</b>;</td></tr>
<tr><th id="5897">5897</th><td>            <b>case</b> <var>0x1d</var>: <i>/* fldt mem */</i></td></tr>
<tr><th id="5898">5898</th><td>                <a class="ref" href="helper.h.html#129" title='gen_helper_fldt_ST0' data-ref="gen_helper_fldt_ST0">gen_helper_fldt_ST0</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>);</td></tr>
<tr><th id="5899">5899</th><td>                <b>break</b>;</td></tr>
<tr><th id="5900">5900</th><td>            <b>case</b> <var>0x1f</var>: <i>/* fstpt mem */</i></td></tr>
<tr><th id="5901">5901</th><td>                <a class="ref" href="helper.h.html#130" title='gen_helper_fstt_ST0' data-ref="gen_helper_fstt_ST0">gen_helper_fstt_ST0</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>);</td></tr>
<tr><th id="5902">5902</th><td>                <a class="ref" href="helper.h.html#132" title='gen_helper_fpop' data-ref="gen_helper_fpop">gen_helper_fpop</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>);</td></tr>
<tr><th id="5903">5903</th><td>                <b>break</b>;</td></tr>
<tr><th id="5904">5904</th><td>            <b>case</b> <var>0x2c</var>: <i>/* frstor mem */</i></td></tr>
<tr><th id="5905">5905</th><td>                <a class="ref" href="helper.h.html#193" title='gen_helper_frstor' data-ref="gen_helper_frstor">gen_helper_frstor</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>, <a class="ref" href="../../tcg/tcg.h.html#tcg_const_i32" title='tcg_const_i32' data-ref="tcg_const_i32">tcg_const_i32</a>(<a class="local col5 ref" href="#1185dflag" title='dflag' data-ref="1185dflag">dflag</a> - <var>1</var>));</td></tr>
<tr><th id="5906">5906</th><td>                <b>break</b>;</td></tr>
<tr><th id="5907">5907</th><td>            <b>case</b> <var>0x2e</var>: <i>/* fnsave mem */</i></td></tr>
<tr><th id="5908">5908</th><td>                <a class="ref" href="helper.h.html#192" title='gen_helper_fsave' data-ref="gen_helper_fsave">gen_helper_fsave</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>, <a class="ref" href="../../tcg/tcg.h.html#tcg_const_i32" title='tcg_const_i32' data-ref="tcg_const_i32">tcg_const_i32</a>(<a class="local col5 ref" href="#1185dflag" title='dflag' data-ref="1185dflag">dflag</a> - <var>1</var>));</td></tr>
<tr><th id="5909">5909</th><td>                <b>break</b>;</td></tr>
<tr><th id="5910">5910</th><td>            <b>case</b> <var>0x2f</var>: <i>/* fnstsw mem */</i></td></tr>
<tr><th id="5911">5911</th><td>                <a class="ref" href="helper.h.html#168" title='gen_helper_fnstsw' data-ref="gen_helper_fnstsw">gen_helper_fnstsw</a>(<a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>);</td></tr>
<tr><th id="5912">5912</th><td>                <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_qemu_st_i32" title='tcg_gen_qemu_st_i32' data-ref="tcg_gen_qemu_st_i32">tcg_gen_qemu_st_i32</a>(<a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>,</td></tr>
<tr><th id="5913">5913</th><td>                                    <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::mem_index" title='DisasContext::mem_index' data-use='r' data-ref="DisasContext::mem_index">mem_index</a>, <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_LEUW" title='TCGMemOp::MO_LEUW' data-ref="TCGMemOp::MO_LEUW">MO_LEUW</a>);</td></tr>
<tr><th id="5914">5914</th><td>                <b>break</b>;</td></tr>
<tr><th id="5915">5915</th><td>            <b>case</b> <var>0x3c</var>: <i>/* fbld */</i></td></tr>
<tr><th id="5916">5916</th><td>                <a class="ref" href="helper.h.html#174" title='gen_helper_fbld_ST0' data-ref="gen_helper_fbld_ST0">gen_helper_fbld_ST0</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>);</td></tr>
<tr><th id="5917">5917</th><td>                <b>break</b>;</td></tr>
<tr><th id="5918">5918</th><td>            <b>case</b> <var>0x3e</var>: <i>/* fbstp */</i></td></tr>
<tr><th id="5919">5919</th><td>                <a class="ref" href="helper.h.html#175" title='gen_helper_fbst_ST0' data-ref="gen_helper_fbst_ST0">gen_helper_fbst_ST0</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>);</td></tr>
<tr><th id="5920">5920</th><td>                <a class="ref" href="helper.h.html#132" title='gen_helper_fpop' data-ref="gen_helper_fpop">gen_helper_fpop</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>);</td></tr>
<tr><th id="5921">5921</th><td>                <b>break</b>;</td></tr>
<tr><th id="5922">5922</th><td>            <b>case</b> <var>0x3d</var>: <i>/* fildll */</i></td></tr>
<tr><th id="5923">5923</th><td>                <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_qemu_ld_i64" title='tcg_gen_qemu_ld_i64' data-ref="tcg_gen_qemu_ld_i64">tcg_gen_qemu_ld_i64</a>(<a class="tu ref" href="#cpu_tmp1_i64" title='cpu_tmp1_i64' data-use='r' data-ref="cpu_tmp1_i64">cpu_tmp1_i64</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::mem_index" title='DisasContext::mem_index' data-use='r' data-ref="DisasContext::mem_index">mem_index</a>, <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_LEQ" title='TCGMemOp::MO_LEQ' data-ref="TCGMemOp::MO_LEQ">MO_LEQ</a>);</td></tr>
<tr><th id="5924">5924</th><td>                <a class="ref" href="helper.h.html#120" title='gen_helper_fildll_ST0' data-ref="gen_helper_fildll_ST0">gen_helper_fildll_ST0</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="tu ref" href="#cpu_tmp1_i64" title='cpu_tmp1_i64' data-use='r' data-ref="cpu_tmp1_i64">cpu_tmp1_i64</a>);</td></tr>
<tr><th id="5925">5925</th><td>                <b>break</b>;</td></tr>
<tr><th id="5926">5926</th><td>            <b>case</b> <var>0x3f</var>: <i>/* fistpll */</i></td></tr>
<tr><th id="5927">5927</th><td>                <a class="ref" href="helper.h.html#125" title='gen_helper_fistll_ST0' data-ref="gen_helper_fistll_ST0">gen_helper_fistll_ST0</a>(<a class="tu ref" href="#cpu_tmp1_i64" title='cpu_tmp1_i64' data-use='r' data-ref="cpu_tmp1_i64">cpu_tmp1_i64</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>);</td></tr>
<tr><th id="5928">5928</th><td>                <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_qemu_st_i64" title='tcg_gen_qemu_st_i64' data-ref="tcg_gen_qemu_st_i64">tcg_gen_qemu_st_i64</a>(<a class="tu ref" href="#cpu_tmp1_i64" title='cpu_tmp1_i64' data-use='r' data-ref="cpu_tmp1_i64">cpu_tmp1_i64</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::mem_index" title='DisasContext::mem_index' data-use='r' data-ref="DisasContext::mem_index">mem_index</a>, <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_LEQ" title='TCGMemOp::MO_LEQ' data-ref="TCGMemOp::MO_LEQ">MO_LEQ</a>);</td></tr>
<tr><th id="5929">5929</th><td>                <a class="ref" href="helper.h.html#132" title='gen_helper_fpop' data-ref="gen_helper_fpop">gen_helper_fpop</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>);</td></tr>
<tr><th id="5930">5930</th><td>                <b>break</b>;</td></tr>
<tr><th id="5931">5931</th><td>            <b>default</b>:</td></tr>
<tr><th id="5932">5932</th><td>                <b>goto</b> <a class="lbl" href="#1202unknown_op" data-ref="1202unknown_op">unknown_op</a>;</td></tr>
<tr><th id="5933">5933</th><td>            }</td></tr>
<tr><th id="5934">5934</th><td>        } <b>else</b> {</td></tr>
<tr><th id="5935">5935</th><td>            <i>/* register float ops */</i></td></tr>
<tr><th id="5936">5936</th><td>            <a class="local col1 ref" href="#1191opreg" title='opreg' data-ref="1191opreg">opreg</a> = <a class="local col8 ref" href="#1188rm" title='rm' data-ref="1188rm">rm</a>;</td></tr>
<tr><th id="5937">5937</th><td></td></tr>
<tr><th id="5938">5938</th><td>            <b>switch</b>(<a class="local col0 ref" href="#1190op" title='op' data-ref="1190op">op</a>) {</td></tr>
<tr><th id="5939">5939</th><td>            <b>case</b> <var>0x08</var>: <i>/* fld sti */</i></td></tr>
<tr><th id="5940">5940</th><td>                <a class="ref" href="helper.h.html#131" title='gen_helper_fpush' data-ref="gen_helper_fpush">gen_helper_fpush</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>);</td></tr>
<tr><th id="5941">5941</th><td>                <a class="ref" href="helper.h.html#138" title='gen_helper_fmov_ST0_STN' data-ref="gen_helper_fmov_ST0_STN">gen_helper_fmov_ST0_STN</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>,</td></tr>
<tr><th id="5942">5942</th><td>                                        <a class="ref" href="../../tcg/tcg.h.html#tcg_const_i32" title='tcg_const_i32' data-ref="tcg_const_i32">tcg_const_i32</a>((<a class="local col1 ref" href="#1191opreg" title='opreg' data-ref="1191opreg">opreg</a> + <var>1</var>) &amp; <var>7</var>));</td></tr>
<tr><th id="5943">5943</th><td>                <b>break</b>;</td></tr>
<tr><th id="5944">5944</th><td>            <b>case</b> <var>0x09</var>: <i>/* fxchg sti */</i></td></tr>
<tr><th id="5945">5945</th><td>            <b>case</b> <var>0x29</var>: <i>/* fxchg4 sti, undocumented op */</i></td></tr>
<tr><th id="5946">5946</th><td>            <b>case</b> <var>0x39</var>: <i>/* fxchg7 sti, undocumented op */</i></td></tr>
<tr><th id="5947">5947</th><td>                <a class="ref" href="helper.h.html#140" title='gen_helper_fxchg_ST0_STN' data-ref="gen_helper_fxchg_ST0_STN">gen_helper_fxchg_ST0_STN</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="ref" href="../../tcg/tcg.h.html#tcg_const_i32" title='tcg_const_i32' data-ref="tcg_const_i32">tcg_const_i32</a>(<a class="local col1 ref" href="#1191opreg" title='opreg' data-ref="1191opreg">opreg</a>));</td></tr>
<tr><th id="5948">5948</th><td>                <b>break</b>;</td></tr>
<tr><th id="5949">5949</th><td>            <b>case</b> <var>0x0a</var>: <i>/* grp d9/2 */</i></td></tr>
<tr><th id="5950">5950</th><td>                <b>switch</b>(<a class="local col8 ref" href="#1188rm" title='rm' data-ref="1188rm">rm</a>) {</td></tr>
<tr><th id="5951">5951</th><td>                <b>case</b> <var>0</var>: <i>/* fnop */</i></td></tr>
<tr><th id="5952">5952</th><td>                    <i>/* check exceptions (FreeBSD FPU probe) */</i></td></tr>
<tr><th id="5953">5953</th><td>                    <a class="ref" href="helper.h.html#172" title='gen_helper_fwait' data-ref="gen_helper_fwait">gen_helper_fwait</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>);</td></tr>
<tr><th id="5954">5954</th><td>                    <b>break</b>;</td></tr>
<tr><th id="5955">5955</th><td>                <b>default</b>:</td></tr>
<tr><th id="5956">5956</th><td>                    <b>goto</b> <a class="lbl" href="#1202unknown_op" data-ref="1202unknown_op">unknown_op</a>;</td></tr>
<tr><th id="5957">5957</th><td>                }</td></tr>
<tr><th id="5958">5958</th><td>                <b>break</b>;</td></tr>
<tr><th id="5959">5959</th><td>            <b>case</b> <var>0x0c</var>: <i>/* grp d9/4 */</i></td></tr>
<tr><th id="5960">5960</th><td>                <b>switch</b>(<a class="local col8 ref" href="#1188rm" title='rm' data-ref="1188rm">rm</a>) {</td></tr>
<tr><th id="5961">5961</th><td>                <b>case</b> <var>0</var>: <i>/* fchs */</i></td></tr>
<tr><th id="5962">5962</th><td>                    <a class="ref" href="helper.h.html#157" title='gen_helper_fchs_ST0' data-ref="gen_helper_fchs_ST0">gen_helper_fchs_ST0</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>);</td></tr>
<tr><th id="5963">5963</th><td>                    <b>break</b>;</td></tr>
<tr><th id="5964">5964</th><td>                <b>case</b> <var>1</var>: <i>/* fabs */</i></td></tr>
<tr><th id="5965">5965</th><td>                    <a class="ref" href="helper.h.html#158" title='gen_helper_fabs_ST0' data-ref="gen_helper_fabs_ST0">gen_helper_fabs_ST0</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>);</td></tr>
<tr><th id="5966">5966</th><td>                    <b>break</b>;</td></tr>
<tr><th id="5967">5967</th><td>                <b>case</b> <var>4</var>: <i>/* ftst */</i></td></tr>
<tr><th id="5968">5968</th><td>                    <a class="ref" href="helper.h.html#167" title='gen_helper_fldz_FT0' data-ref="gen_helper_fldz_FT0">gen_helper_fldz_FT0</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>);</td></tr>
<tr><th id="5969">5969</th><td>                    <a class="ref" href="helper.h.html#141" title='gen_helper_fcom_ST0_FT0' data-ref="gen_helper_fcom_ST0_FT0">gen_helper_fcom_ST0_FT0</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>);</td></tr>
<tr><th id="5970">5970</th><td>                    <b>break</b>;</td></tr>
<tr><th id="5971">5971</th><td>                <b>case</b> <var>5</var>: <i>/* fxam */</i></td></tr>
<tr><th id="5972">5972</th><td>                    <a class="ref" href="helper.h.html#159" title='gen_helper_fxam_ST0' data-ref="gen_helper_fxam_ST0">gen_helper_fxam_ST0</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>);</td></tr>
<tr><th id="5973">5973</th><td>                    <b>break</b>;</td></tr>
<tr><th id="5974">5974</th><td>                <b>default</b>:</td></tr>
<tr><th id="5975">5975</th><td>                    <b>goto</b> <a class="lbl" href="#1202unknown_op" data-ref="1202unknown_op">unknown_op</a>;</td></tr>
<tr><th id="5976">5976</th><td>                }</td></tr>
<tr><th id="5977">5977</th><td>                <b>break</b>;</td></tr>
<tr><th id="5978">5978</th><td>            <b>case</b> <var>0x0d</var>: <i>/* grp d9/5 */</i></td></tr>
<tr><th id="5979">5979</th><td>                {</td></tr>
<tr><th id="5980">5980</th><td>                    <b>switch</b>(<a class="local col8 ref" href="#1188rm" title='rm' data-ref="1188rm">rm</a>) {</td></tr>
<tr><th id="5981">5981</th><td>                    <b>case</b> <var>0</var>:</td></tr>
<tr><th id="5982">5982</th><td>                        <a class="ref" href="helper.h.html#131" title='gen_helper_fpush' data-ref="gen_helper_fpush">gen_helper_fpush</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>);</td></tr>
<tr><th id="5983">5983</th><td>                        <a class="ref" href="helper.h.html#160" title='gen_helper_fld1_ST0' data-ref="gen_helper_fld1_ST0">gen_helper_fld1_ST0</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>);</td></tr>
<tr><th id="5984">5984</th><td>                        <b>break</b>;</td></tr>
<tr><th id="5985">5985</th><td>                    <b>case</b> <var>1</var>:</td></tr>
<tr><th id="5986">5986</th><td>                        <a class="ref" href="helper.h.html#131" title='gen_helper_fpush' data-ref="gen_helper_fpush">gen_helper_fpush</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>);</td></tr>
<tr><th id="5987">5987</th><td>                        <a class="ref" href="helper.h.html#161" title='gen_helper_fldl2t_ST0' data-ref="gen_helper_fldl2t_ST0">gen_helper_fldl2t_ST0</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>);</td></tr>
<tr><th id="5988">5988</th><td>                        <b>break</b>;</td></tr>
<tr><th id="5989">5989</th><td>                    <b>case</b> <var>2</var>:</td></tr>
<tr><th id="5990">5990</th><td>                        <a class="ref" href="helper.h.html#131" title='gen_helper_fpush' data-ref="gen_helper_fpush">gen_helper_fpush</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>);</td></tr>
<tr><th id="5991">5991</th><td>                        <a class="ref" href="helper.h.html#162" title='gen_helper_fldl2e_ST0' data-ref="gen_helper_fldl2e_ST0">gen_helper_fldl2e_ST0</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>);</td></tr>
<tr><th id="5992">5992</th><td>                        <b>break</b>;</td></tr>
<tr><th id="5993">5993</th><td>                    <b>case</b> <var>3</var>:</td></tr>
<tr><th id="5994">5994</th><td>                        <a class="ref" href="helper.h.html#131" title='gen_helper_fpush' data-ref="gen_helper_fpush">gen_helper_fpush</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>);</td></tr>
<tr><th id="5995">5995</th><td>                        <a class="ref" href="helper.h.html#163" title='gen_helper_fldpi_ST0' data-ref="gen_helper_fldpi_ST0">gen_helper_fldpi_ST0</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>);</td></tr>
<tr><th id="5996">5996</th><td>                        <b>break</b>;</td></tr>
<tr><th id="5997">5997</th><td>                    <b>case</b> <var>4</var>:</td></tr>
<tr><th id="5998">5998</th><td>                        <a class="ref" href="helper.h.html#131" title='gen_helper_fpush' data-ref="gen_helper_fpush">gen_helper_fpush</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>);</td></tr>
<tr><th id="5999">5999</th><td>                        <a class="ref" href="helper.h.html#164" title='gen_helper_fldlg2_ST0' data-ref="gen_helper_fldlg2_ST0">gen_helper_fldlg2_ST0</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>);</td></tr>
<tr><th id="6000">6000</th><td>                        <b>break</b>;</td></tr>
<tr><th id="6001">6001</th><td>                    <b>case</b> <var>5</var>:</td></tr>
<tr><th id="6002">6002</th><td>                        <a class="ref" href="helper.h.html#131" title='gen_helper_fpush' data-ref="gen_helper_fpush">gen_helper_fpush</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>);</td></tr>
<tr><th id="6003">6003</th><td>                        <a class="ref" href="helper.h.html#165" title='gen_helper_fldln2_ST0' data-ref="gen_helper_fldln2_ST0">gen_helper_fldln2_ST0</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>);</td></tr>
<tr><th id="6004">6004</th><td>                        <b>break</b>;</td></tr>
<tr><th id="6005">6005</th><td>                    <b>case</b> <var>6</var>:</td></tr>
<tr><th id="6006">6006</th><td>                        <a class="ref" href="helper.h.html#131" title='gen_helper_fpush' data-ref="gen_helper_fpush">gen_helper_fpush</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>);</td></tr>
<tr><th id="6007">6007</th><td>                        <a class="ref" href="helper.h.html#166" title='gen_helper_fldz_ST0' data-ref="gen_helper_fldz_ST0">gen_helper_fldz_ST0</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>);</td></tr>
<tr><th id="6008">6008</th><td>                        <b>break</b>;</td></tr>
<tr><th id="6009">6009</th><td>                    <b>default</b>:</td></tr>
<tr><th id="6010">6010</th><td>                        <b>goto</b> <a class="lbl" href="#1202unknown_op" data-ref="1202unknown_op">unknown_op</a>;</td></tr>
<tr><th id="6011">6011</th><td>                    }</td></tr>
<tr><th id="6012">6012</th><td>                }</td></tr>
<tr><th id="6013">6013</th><td>                <b>break</b>;</td></tr>
<tr><th id="6014">6014</th><td>            <b>case</b> <var>0x0e</var>: <i>/* grp d9/6 */</i></td></tr>
<tr><th id="6015">6015</th><td>                <b>switch</b>(<a class="local col8 ref" href="#1188rm" title='rm' data-ref="1188rm">rm</a>) {</td></tr>
<tr><th id="6016">6016</th><td>                <b>case</b> <var>0</var>: <i>/* f2xm1 */</i></td></tr>
<tr><th id="6017">6017</th><td>                    <a class="ref" href="helper.h.html#176" title='gen_helper_f2xm1' data-ref="gen_helper_f2xm1">gen_helper_f2xm1</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>);</td></tr>
<tr><th id="6018">6018</th><td>                    <b>break</b>;</td></tr>
<tr><th id="6019">6019</th><td>                <b>case</b> <var>1</var>: <i>/* fyl2x */</i></td></tr>
<tr><th id="6020">6020</th><td>                    <a class="ref" href="helper.h.html#177" title='gen_helper_fyl2x' data-ref="gen_helper_fyl2x">gen_helper_fyl2x</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>);</td></tr>
<tr><th id="6021">6021</th><td>                    <b>break</b>;</td></tr>
<tr><th id="6022">6022</th><td>                <b>case</b> <var>2</var>: <i>/* fptan */</i></td></tr>
<tr><th id="6023">6023</th><td>                    <a class="ref" href="helper.h.html#178" title='gen_helper_fptan' data-ref="gen_helper_fptan">gen_helper_fptan</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>);</td></tr>
<tr><th id="6024">6024</th><td>                    <b>break</b>;</td></tr>
<tr><th id="6025">6025</th><td>                <b>case</b> <var>3</var>: <i>/* fpatan */</i></td></tr>
<tr><th id="6026">6026</th><td>                    <a class="ref" href="helper.h.html#179" title='gen_helper_fpatan' data-ref="gen_helper_fpatan">gen_helper_fpatan</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>);</td></tr>
<tr><th id="6027">6027</th><td>                    <b>break</b>;</td></tr>
<tr><th id="6028">6028</th><td>                <b>case</b> <var>4</var>: <i>/* fxtract */</i></td></tr>
<tr><th id="6029">6029</th><td>                    <a class="ref" href="helper.h.html#180" title='gen_helper_fxtract' data-ref="gen_helper_fxtract">gen_helper_fxtract</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>);</td></tr>
<tr><th id="6030">6030</th><td>                    <b>break</b>;</td></tr>
<tr><th id="6031">6031</th><td>                <b>case</b> <var>5</var>: <i>/* fprem1 */</i></td></tr>
<tr><th id="6032">6032</th><td>                    <a class="ref" href="helper.h.html#181" title='gen_helper_fprem1' data-ref="gen_helper_fprem1">gen_helper_fprem1</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>);</td></tr>
<tr><th id="6033">6033</th><td>                    <b>break</b>;</td></tr>
<tr><th id="6034">6034</th><td>                <b>case</b> <var>6</var>: <i>/* fdecstp */</i></td></tr>
<tr><th id="6035">6035</th><td>                    <a class="ref" href="helper.h.html#133" title='gen_helper_fdecstp' data-ref="gen_helper_fdecstp">gen_helper_fdecstp</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>);</td></tr>
<tr><th id="6036">6036</th><td>                    <b>break</b>;</td></tr>
<tr><th id="6037">6037</th><td>                <b>default</b>:</td></tr>
<tr><th id="6038">6038</th><td>                <b>case</b> <var>7</var>: <i>/* fincstp */</i></td></tr>
<tr><th id="6039">6039</th><td>                    <a class="ref" href="helper.h.html#134" title='gen_helper_fincstp' data-ref="gen_helper_fincstp">gen_helper_fincstp</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>);</td></tr>
<tr><th id="6040">6040</th><td>                    <b>break</b>;</td></tr>
<tr><th id="6041">6041</th><td>                }</td></tr>
<tr><th id="6042">6042</th><td>                <b>break</b>;</td></tr>
<tr><th id="6043">6043</th><td>            <b>case</b> <var>0x0f</var>: <i>/* grp d9/7 */</i></td></tr>
<tr><th id="6044">6044</th><td>                <b>switch</b>(<a class="local col8 ref" href="#1188rm" title='rm' data-ref="1188rm">rm</a>) {</td></tr>
<tr><th id="6045">6045</th><td>                <b>case</b> <var>0</var>: <i>/* fprem */</i></td></tr>
<tr><th id="6046">6046</th><td>                    <a class="ref" href="helper.h.html#182" title='gen_helper_fprem' data-ref="gen_helper_fprem">gen_helper_fprem</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>);</td></tr>
<tr><th id="6047">6047</th><td>                    <b>break</b>;</td></tr>
<tr><th id="6048">6048</th><td>                <b>case</b> <var>1</var>: <i>/* fyl2xp1 */</i></td></tr>
<tr><th id="6049">6049</th><td>                    <a class="ref" href="helper.h.html#183" title='gen_helper_fyl2xp1' data-ref="gen_helper_fyl2xp1">gen_helper_fyl2xp1</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>);</td></tr>
<tr><th id="6050">6050</th><td>                    <b>break</b>;</td></tr>
<tr><th id="6051">6051</th><td>                <b>case</b> <var>2</var>: <i>/* fsqrt */</i></td></tr>
<tr><th id="6052">6052</th><td>                    <a class="ref" href="helper.h.html#184" title='gen_helper_fsqrt' data-ref="gen_helper_fsqrt">gen_helper_fsqrt</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>);</td></tr>
<tr><th id="6053">6053</th><td>                    <b>break</b>;</td></tr>
<tr><th id="6054">6054</th><td>                <b>case</b> <var>3</var>: <i>/* fsincos */</i></td></tr>
<tr><th id="6055">6055</th><td>                    <a class="ref" href="helper.h.html#185" title='gen_helper_fsincos' data-ref="gen_helper_fsincos">gen_helper_fsincos</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>);</td></tr>
<tr><th id="6056">6056</th><td>                    <b>break</b>;</td></tr>
<tr><th id="6057">6057</th><td>                <b>case</b> <var>5</var>: <i>/* fscale */</i></td></tr>
<tr><th id="6058">6058</th><td>                    <a class="ref" href="helper.h.html#187" title='gen_helper_fscale' data-ref="gen_helper_fscale">gen_helper_fscale</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>);</td></tr>
<tr><th id="6059">6059</th><td>                    <b>break</b>;</td></tr>
<tr><th id="6060">6060</th><td>                <b>case</b> <var>4</var>: <i>/* frndint */</i></td></tr>
<tr><th id="6061">6061</th><td>                    <a class="ref" href="helper.h.html#186" title='gen_helper_frndint' data-ref="gen_helper_frndint">gen_helper_frndint</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>);</td></tr>
<tr><th id="6062">6062</th><td>                    <b>break</b>;</td></tr>
<tr><th id="6063">6063</th><td>                <b>case</b> <var>6</var>: <i>/* fsin */</i></td></tr>
<tr><th id="6064">6064</th><td>                    <a class="ref" href="helper.h.html#188" title='gen_helper_fsin' data-ref="gen_helper_fsin">gen_helper_fsin</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>);</td></tr>
<tr><th id="6065">6065</th><td>                    <b>break</b>;</td></tr>
<tr><th id="6066">6066</th><td>                <b>default</b>:</td></tr>
<tr><th id="6067">6067</th><td>                <b>case</b> <var>7</var>: <i>/* fcos */</i></td></tr>
<tr><th id="6068">6068</th><td>                    <a class="ref" href="helper.h.html#189" title='gen_helper_fcos' data-ref="gen_helper_fcos">gen_helper_fcos</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>);</td></tr>
<tr><th id="6069">6069</th><td>                    <b>break</b>;</td></tr>
<tr><th id="6070">6070</th><td>                }</td></tr>
<tr><th id="6071">6071</th><td>                <b>break</b>;</td></tr>
<tr><th id="6072">6072</th><td>            <b>case</b> <var>0x00</var>: <b>case</b> <var>0x01</var>: <b>case</b> <var>0x04</var> ... <var>0x07</var>: <i>/* fxxx st, sti */</i></td></tr>
<tr><th id="6073">6073</th><td>            <b>case</b> <var>0x20</var>: <b>case</b> <var>0x21</var>: <b>case</b> <var>0x24</var> ... <var>0x27</var>: <i>/* fxxx sti, st */</i></td></tr>
<tr><th id="6074">6074</th><td>            <b>case</b> <var>0x30</var>: <b>case</b> <var>0x31</var>: <b>case</b> <var>0x34</var> ... <var>0x37</var>: <i>/* fxxxp sti, st */</i></td></tr>
<tr><th id="6075">6075</th><td>                {</td></tr>
<tr><th id="6076">6076</th><td>                    <em>int</em> <dfn class="local col3 decl" id="1233op1" title='op1' data-type='int' data-ref="1233op1">op1</dfn>;</td></tr>
<tr><th id="6077">6077</th><td></td></tr>
<tr><th id="6078">6078</th><td>                    <a class="local col3 ref" href="#1233op1" title='op1' data-ref="1233op1">op1</a> = <a class="local col0 ref" href="#1190op" title='op' data-ref="1190op">op</a> &amp; <var>7</var>;</td></tr>
<tr><th id="6079">6079</th><td>                    <b>if</b> (<a class="local col0 ref" href="#1190op" title='op' data-ref="1190op">op</a> &gt;= <var>0x20</var>) {</td></tr>
<tr><th id="6080">6080</th><td>                        <a class="tu ref" href="#gen_helper_fp_arith_STN_ST0" title='gen_helper_fp_arith_STN_ST0' data-use='c' data-ref="gen_helper_fp_arith_STN_ST0">gen_helper_fp_arith_STN_ST0</a>(<a class="local col3 ref" href="#1233op1" title='op1' data-ref="1233op1">op1</a>, <a class="local col1 ref" href="#1191opreg" title='opreg' data-ref="1191opreg">opreg</a>);</td></tr>
<tr><th id="6081">6081</th><td>                        <b>if</b> (<a class="local col0 ref" href="#1190op" title='op' data-ref="1190op">op</a> &gt;= <var>0x30</var>)</td></tr>
<tr><th id="6082">6082</th><td>                            <a class="ref" href="helper.h.html#132" title='gen_helper_fpop' data-ref="gen_helper_fpop">gen_helper_fpop</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>);</td></tr>
<tr><th id="6083">6083</th><td>                    } <b>else</b> {</td></tr>
<tr><th id="6084">6084</th><td>                        <a class="ref" href="helper.h.html#137" title='gen_helper_fmov_FT0_STN' data-ref="gen_helper_fmov_FT0_STN">gen_helper_fmov_FT0_STN</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="ref" href="../../tcg/tcg.h.html#tcg_const_i32" title='tcg_const_i32' data-ref="tcg_const_i32">tcg_const_i32</a>(<a class="local col1 ref" href="#1191opreg" title='opreg' data-ref="1191opreg">opreg</a>));</td></tr>
<tr><th id="6085">6085</th><td>                        <a class="tu ref" href="#gen_helper_fp_arith_ST0_FT0" title='gen_helper_fp_arith_ST0_FT0' data-use='c' data-ref="gen_helper_fp_arith_ST0_FT0">gen_helper_fp_arith_ST0_FT0</a>(<a class="local col3 ref" href="#1233op1" title='op1' data-ref="1233op1">op1</a>);</td></tr>
<tr><th id="6086">6086</th><td>                    }</td></tr>
<tr><th id="6087">6087</th><td>                }</td></tr>
<tr><th id="6088">6088</th><td>                <b>break</b>;</td></tr>
<tr><th id="6089">6089</th><td>            <b>case</b> <var>0x02</var>: <i>/* fcom */</i></td></tr>
<tr><th id="6090">6090</th><td>            <b>case</b> <var>0x22</var>: <i>/* fcom2, undocumented op */</i></td></tr>
<tr><th id="6091">6091</th><td>                <a class="ref" href="helper.h.html#137" title='gen_helper_fmov_FT0_STN' data-ref="gen_helper_fmov_FT0_STN">gen_helper_fmov_FT0_STN</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="ref" href="../../tcg/tcg.h.html#tcg_const_i32" title='tcg_const_i32' data-ref="tcg_const_i32">tcg_const_i32</a>(<a class="local col1 ref" href="#1191opreg" title='opreg' data-ref="1191opreg">opreg</a>));</td></tr>
<tr><th id="6092">6092</th><td>                <a class="ref" href="helper.h.html#141" title='gen_helper_fcom_ST0_FT0' data-ref="gen_helper_fcom_ST0_FT0">gen_helper_fcom_ST0_FT0</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>);</td></tr>
<tr><th id="6093">6093</th><td>                <b>break</b>;</td></tr>
<tr><th id="6094">6094</th><td>            <b>case</b> <var>0x03</var>: <i>/* fcomp */</i></td></tr>
<tr><th id="6095">6095</th><td>            <b>case</b> <var>0x23</var>: <i>/* fcomp3, undocumented op */</i></td></tr>
<tr><th id="6096">6096</th><td>            <b>case</b> <var>0x32</var>: <i>/* fcomp5, undocumented op */</i></td></tr>
<tr><th id="6097">6097</th><td>                <a class="ref" href="helper.h.html#137" title='gen_helper_fmov_FT0_STN' data-ref="gen_helper_fmov_FT0_STN">gen_helper_fmov_FT0_STN</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="ref" href="../../tcg/tcg.h.html#tcg_const_i32" title='tcg_const_i32' data-ref="tcg_const_i32">tcg_const_i32</a>(<a class="local col1 ref" href="#1191opreg" title='opreg' data-ref="1191opreg">opreg</a>));</td></tr>
<tr><th id="6098">6098</th><td>                <a class="ref" href="helper.h.html#141" title='gen_helper_fcom_ST0_FT0' data-ref="gen_helper_fcom_ST0_FT0">gen_helper_fcom_ST0_FT0</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>);</td></tr>
<tr><th id="6099">6099</th><td>                <a class="ref" href="helper.h.html#132" title='gen_helper_fpop' data-ref="gen_helper_fpop">gen_helper_fpop</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>);</td></tr>
<tr><th id="6100">6100</th><td>                <b>break</b>;</td></tr>
<tr><th id="6101">6101</th><td>            <b>case</b> <var>0x15</var>: <i>/* da/5 */</i></td></tr>
<tr><th id="6102">6102</th><td>                <b>switch</b>(<a class="local col8 ref" href="#1188rm" title='rm' data-ref="1188rm">rm</a>) {</td></tr>
<tr><th id="6103">6103</th><td>                <b>case</b> <var>1</var>: <i>/* fucompp */</i></td></tr>
<tr><th id="6104">6104</th><td>                    <a class="ref" href="helper.h.html#137" title='gen_helper_fmov_FT0_STN' data-ref="gen_helper_fmov_FT0_STN">gen_helper_fmov_FT0_STN</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="ref" href="../../tcg/tcg.h.html#tcg_const_i32" title='tcg_const_i32' data-ref="tcg_const_i32">tcg_const_i32</a>(<var>1</var>));</td></tr>
<tr><th id="6105">6105</th><td>                    <a class="ref" href="helper.h.html#142" title='gen_helper_fucom_ST0_FT0' data-ref="gen_helper_fucom_ST0_FT0">gen_helper_fucom_ST0_FT0</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>);</td></tr>
<tr><th id="6106">6106</th><td>                    <a class="ref" href="helper.h.html#132" title='gen_helper_fpop' data-ref="gen_helper_fpop">gen_helper_fpop</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>);</td></tr>
<tr><th id="6107">6107</th><td>                    <a class="ref" href="helper.h.html#132" title='gen_helper_fpop' data-ref="gen_helper_fpop">gen_helper_fpop</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>);</td></tr>
<tr><th id="6108">6108</th><td>                    <b>break</b>;</td></tr>
<tr><th id="6109">6109</th><td>                <b>default</b>:</td></tr>
<tr><th id="6110">6110</th><td>                    <b>goto</b> <a class="lbl" href="#1202unknown_op" data-ref="1202unknown_op">unknown_op</a>;</td></tr>
<tr><th id="6111">6111</th><td>                }</td></tr>
<tr><th id="6112">6112</th><td>                <b>break</b>;</td></tr>
<tr><th id="6113">6113</th><td>            <b>case</b> <var>0x1c</var>:</td></tr>
<tr><th id="6114">6114</th><td>                <b>switch</b>(<a class="local col8 ref" href="#1188rm" title='rm' data-ref="1188rm">rm</a>) {</td></tr>
<tr><th id="6115">6115</th><td>                <b>case</b> <var>0</var>: <i>/* feni (287 only, just do nop here) */</i></td></tr>
<tr><th id="6116">6116</th><td>                    <b>break</b>;</td></tr>
<tr><th id="6117">6117</th><td>                <b>case</b> <var>1</var>: <i>/* fdisi (287 only, just do nop here) */</i></td></tr>
<tr><th id="6118">6118</th><td>                    <b>break</b>;</td></tr>
<tr><th id="6119">6119</th><td>                <b>case</b> <var>2</var>: <i>/* fclex */</i></td></tr>
<tr><th id="6120">6120</th><td>                    <a class="ref" href="helper.h.html#171" title='gen_helper_fclex' data-ref="gen_helper_fclex">gen_helper_fclex</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>);</td></tr>
<tr><th id="6121">6121</th><td>                    <b>break</b>;</td></tr>
<tr><th id="6122">6122</th><td>                <b>case</b> <var>3</var>: <i>/* fninit */</i></td></tr>
<tr><th id="6123">6123</th><td>                    <a class="ref" href="helper.h.html#173" title='gen_helper_fninit' data-ref="gen_helper_fninit">gen_helper_fninit</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>);</td></tr>
<tr><th id="6124">6124</th><td>                    <b>break</b>;</td></tr>
<tr><th id="6125">6125</th><td>                <b>case</b> <var>4</var>: <i>/* fsetpm (287 only, just do nop here) */</i></td></tr>
<tr><th id="6126">6126</th><td>                    <b>break</b>;</td></tr>
<tr><th id="6127">6127</th><td>                <b>default</b>:</td></tr>
<tr><th id="6128">6128</th><td>                    <b>goto</b> <a class="lbl" href="#1202unknown_op" data-ref="1202unknown_op">unknown_op</a>;</td></tr>
<tr><th id="6129">6129</th><td>                }</td></tr>
<tr><th id="6130">6130</th><td>                <b>break</b>;</td></tr>
<tr><th id="6131">6131</th><td>            <b>case</b> <var>0x1d</var>: <i>/* fucomi */</i></td></tr>
<tr><th id="6132">6132</th><td>                <b>if</b> (!(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cpuid_features" title='DisasContext::cpuid_features' data-use='r' data-ref="DisasContext::cpuid_features">cpuid_features</a> &amp; <a class="macro" href="cpu.h.html#486" title="(1U &lt;&lt; 15)" data-ref="_M/CPUID_CMOV">CPUID_CMOV</a>)) {</td></tr>
<tr><th id="6133">6133</th><td>                    <b>goto</b> <a class="lbl" href="#1198illegal_op" data-ref="1198illegal_op">illegal_op</a>;</td></tr>
<tr><th id="6134">6134</th><td>                }</td></tr>
<tr><th id="6135">6135</th><td>                <a class="tu ref" href="#gen_update_cc_op" title='gen_update_cc_op' data-use='c' data-ref="gen_update_cc_op">gen_update_cc_op</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>);</td></tr>
<tr><th id="6136">6136</th><td>                <a class="ref" href="helper.h.html#137" title='gen_helper_fmov_FT0_STN' data-ref="gen_helper_fmov_FT0_STN">gen_helper_fmov_FT0_STN</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="ref" href="../../tcg/tcg.h.html#tcg_const_i32" title='tcg_const_i32' data-ref="tcg_const_i32">tcg_const_i32</a>(<a class="local col1 ref" href="#1191opreg" title='opreg' data-ref="1191opreg">opreg</a>));</td></tr>
<tr><th id="6137">6137</th><td>                <a class="ref" href="helper.h.html#144" title='gen_helper_fucomi_ST0_FT0' data-ref="gen_helper_fucomi_ST0_FT0">gen_helper_fucomi_ST0_FT0</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>);</td></tr>
<tr><th id="6138">6138</th><td>                <a class="tu ref" href="#set_cc_op" title='set_cc_op' data-use='c' data-ref="set_cc_op">set_cc_op</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="enum" href="cpu.h.html#CC_OP_EFLAGS" title='CC_OP_EFLAGS' data-ref="CC_OP_EFLAGS">CC_OP_EFLAGS</a>);</td></tr>
<tr><th id="6139">6139</th><td>                <b>break</b>;</td></tr>
<tr><th id="6140">6140</th><td>            <b>case</b> <var>0x1e</var>: <i>/* fcomi */</i></td></tr>
<tr><th id="6141">6141</th><td>                <b>if</b> (!(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cpuid_features" title='DisasContext::cpuid_features' data-use='r' data-ref="DisasContext::cpuid_features">cpuid_features</a> &amp; <a class="macro" href="cpu.h.html#486" title="(1U &lt;&lt; 15)" data-ref="_M/CPUID_CMOV">CPUID_CMOV</a>)) {</td></tr>
<tr><th id="6142">6142</th><td>                    <b>goto</b> <a class="lbl" href="#1198illegal_op" data-ref="1198illegal_op">illegal_op</a>;</td></tr>
<tr><th id="6143">6143</th><td>                }</td></tr>
<tr><th id="6144">6144</th><td>                <a class="tu ref" href="#gen_update_cc_op" title='gen_update_cc_op' data-use='c' data-ref="gen_update_cc_op">gen_update_cc_op</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>);</td></tr>
<tr><th id="6145">6145</th><td>                <a class="ref" href="helper.h.html#137" title='gen_helper_fmov_FT0_STN' data-ref="gen_helper_fmov_FT0_STN">gen_helper_fmov_FT0_STN</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="ref" href="../../tcg/tcg.h.html#tcg_const_i32" title='tcg_const_i32' data-ref="tcg_const_i32">tcg_const_i32</a>(<a class="local col1 ref" href="#1191opreg" title='opreg' data-ref="1191opreg">opreg</a>));</td></tr>
<tr><th id="6146">6146</th><td>                <a class="ref" href="helper.h.html#143" title='gen_helper_fcomi_ST0_FT0' data-ref="gen_helper_fcomi_ST0_FT0">gen_helper_fcomi_ST0_FT0</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>);</td></tr>
<tr><th id="6147">6147</th><td>                <a class="tu ref" href="#set_cc_op" title='set_cc_op' data-use='c' data-ref="set_cc_op">set_cc_op</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="enum" href="cpu.h.html#CC_OP_EFLAGS" title='CC_OP_EFLAGS' data-ref="CC_OP_EFLAGS">CC_OP_EFLAGS</a>);</td></tr>
<tr><th id="6148">6148</th><td>                <b>break</b>;</td></tr>
<tr><th id="6149">6149</th><td>            <b>case</b> <var>0x28</var>: <i>/* ffree sti */</i></td></tr>
<tr><th id="6150">6150</th><td>                <a class="ref" href="helper.h.html#135" title='gen_helper_ffree_STN' data-ref="gen_helper_ffree_STN">gen_helper_ffree_STN</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="ref" href="../../tcg/tcg.h.html#tcg_const_i32" title='tcg_const_i32' data-ref="tcg_const_i32">tcg_const_i32</a>(<a class="local col1 ref" href="#1191opreg" title='opreg' data-ref="1191opreg">opreg</a>));</td></tr>
<tr><th id="6151">6151</th><td>                <b>break</b>;</td></tr>
<tr><th id="6152">6152</th><td>            <b>case</b> <var>0x2a</var>: <i>/* fst sti */</i></td></tr>
<tr><th id="6153">6153</th><td>                <a class="ref" href="helper.h.html#139" title='gen_helper_fmov_STN_ST0' data-ref="gen_helper_fmov_STN_ST0">gen_helper_fmov_STN_ST0</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="ref" href="../../tcg/tcg.h.html#tcg_const_i32" title='tcg_const_i32' data-ref="tcg_const_i32">tcg_const_i32</a>(<a class="local col1 ref" href="#1191opreg" title='opreg' data-ref="1191opreg">opreg</a>));</td></tr>
<tr><th id="6154">6154</th><td>                <b>break</b>;</td></tr>
<tr><th id="6155">6155</th><td>            <b>case</b> <var>0x2b</var>: <i>/* fstp sti */</i></td></tr>
<tr><th id="6156">6156</th><td>            <b>case</b> <var>0x0b</var>: <i>/* fstp1 sti, undocumented op */</i></td></tr>
<tr><th id="6157">6157</th><td>            <b>case</b> <var>0x3a</var>: <i>/* fstp8 sti, undocumented op */</i></td></tr>
<tr><th id="6158">6158</th><td>            <b>case</b> <var>0x3b</var>: <i>/* fstp9 sti, undocumented op */</i></td></tr>
<tr><th id="6159">6159</th><td>                <a class="ref" href="helper.h.html#139" title='gen_helper_fmov_STN_ST0' data-ref="gen_helper_fmov_STN_ST0">gen_helper_fmov_STN_ST0</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="ref" href="../../tcg/tcg.h.html#tcg_const_i32" title='tcg_const_i32' data-ref="tcg_const_i32">tcg_const_i32</a>(<a class="local col1 ref" href="#1191opreg" title='opreg' data-ref="1191opreg">opreg</a>));</td></tr>
<tr><th id="6160">6160</th><td>                <a class="ref" href="helper.h.html#132" title='gen_helper_fpop' data-ref="gen_helper_fpop">gen_helper_fpop</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>);</td></tr>
<tr><th id="6161">6161</th><td>                <b>break</b>;</td></tr>
<tr><th id="6162">6162</th><td>            <b>case</b> <var>0x2c</var>: <i>/* fucom st(i) */</i></td></tr>
<tr><th id="6163">6163</th><td>                <a class="ref" href="helper.h.html#137" title='gen_helper_fmov_FT0_STN' data-ref="gen_helper_fmov_FT0_STN">gen_helper_fmov_FT0_STN</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="ref" href="../../tcg/tcg.h.html#tcg_const_i32" title='tcg_const_i32' data-ref="tcg_const_i32">tcg_const_i32</a>(<a class="local col1 ref" href="#1191opreg" title='opreg' data-ref="1191opreg">opreg</a>));</td></tr>
<tr><th id="6164">6164</th><td>                <a class="ref" href="helper.h.html#142" title='gen_helper_fucom_ST0_FT0' data-ref="gen_helper_fucom_ST0_FT0">gen_helper_fucom_ST0_FT0</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>);</td></tr>
<tr><th id="6165">6165</th><td>                <b>break</b>;</td></tr>
<tr><th id="6166">6166</th><td>            <b>case</b> <var>0x2d</var>: <i>/* fucomp st(i) */</i></td></tr>
<tr><th id="6167">6167</th><td>                <a class="ref" href="helper.h.html#137" title='gen_helper_fmov_FT0_STN' data-ref="gen_helper_fmov_FT0_STN">gen_helper_fmov_FT0_STN</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="ref" href="../../tcg/tcg.h.html#tcg_const_i32" title='tcg_const_i32' data-ref="tcg_const_i32">tcg_const_i32</a>(<a class="local col1 ref" href="#1191opreg" title='opreg' data-ref="1191opreg">opreg</a>));</td></tr>
<tr><th id="6168">6168</th><td>                <a class="ref" href="helper.h.html#142" title='gen_helper_fucom_ST0_FT0' data-ref="gen_helper_fucom_ST0_FT0">gen_helper_fucom_ST0_FT0</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>);</td></tr>
<tr><th id="6169">6169</th><td>                <a class="ref" href="helper.h.html#132" title='gen_helper_fpop' data-ref="gen_helper_fpop">gen_helper_fpop</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>);</td></tr>
<tr><th id="6170">6170</th><td>                <b>break</b>;</td></tr>
<tr><th id="6171">6171</th><td>            <b>case</b> <var>0x33</var>: <i>/* de/3 */</i></td></tr>
<tr><th id="6172">6172</th><td>                <b>switch</b>(<a class="local col8 ref" href="#1188rm" title='rm' data-ref="1188rm">rm</a>) {</td></tr>
<tr><th id="6173">6173</th><td>                <b>case</b> <var>1</var>: <i>/* fcompp */</i></td></tr>
<tr><th id="6174">6174</th><td>                    <a class="ref" href="helper.h.html#137" title='gen_helper_fmov_FT0_STN' data-ref="gen_helper_fmov_FT0_STN">gen_helper_fmov_FT0_STN</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="ref" href="../../tcg/tcg.h.html#tcg_const_i32" title='tcg_const_i32' data-ref="tcg_const_i32">tcg_const_i32</a>(<var>1</var>));</td></tr>
<tr><th id="6175">6175</th><td>                    <a class="ref" href="helper.h.html#141" title='gen_helper_fcom_ST0_FT0' data-ref="gen_helper_fcom_ST0_FT0">gen_helper_fcom_ST0_FT0</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>);</td></tr>
<tr><th id="6176">6176</th><td>                    <a class="ref" href="helper.h.html#132" title='gen_helper_fpop' data-ref="gen_helper_fpop">gen_helper_fpop</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>);</td></tr>
<tr><th id="6177">6177</th><td>                    <a class="ref" href="helper.h.html#132" title='gen_helper_fpop' data-ref="gen_helper_fpop">gen_helper_fpop</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>);</td></tr>
<tr><th id="6178">6178</th><td>                    <b>break</b>;</td></tr>
<tr><th id="6179">6179</th><td>                <b>default</b>:</td></tr>
<tr><th id="6180">6180</th><td>                    <b>goto</b> <a class="lbl" href="#1202unknown_op" data-ref="1202unknown_op">unknown_op</a>;</td></tr>
<tr><th id="6181">6181</th><td>                }</td></tr>
<tr><th id="6182">6182</th><td>                <b>break</b>;</td></tr>
<tr><th id="6183">6183</th><td>            <b>case</b> <var>0x38</var>: <i>/* ffreep sti, undocumented op */</i></td></tr>
<tr><th id="6184">6184</th><td>                <a class="ref" href="helper.h.html#135" title='gen_helper_ffree_STN' data-ref="gen_helper_ffree_STN">gen_helper_ffree_STN</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="ref" href="../../tcg/tcg.h.html#tcg_const_i32" title='tcg_const_i32' data-ref="tcg_const_i32">tcg_const_i32</a>(<a class="local col1 ref" href="#1191opreg" title='opreg' data-ref="1191opreg">opreg</a>));</td></tr>
<tr><th id="6185">6185</th><td>                <a class="ref" href="helper.h.html#132" title='gen_helper_fpop' data-ref="gen_helper_fpop">gen_helper_fpop</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>);</td></tr>
<tr><th id="6186">6186</th><td>                <b>break</b>;</td></tr>
<tr><th id="6187">6187</th><td>            <b>case</b> <var>0x3c</var>: <i>/* df/4 */</i></td></tr>
<tr><th id="6188">6188</th><td>                <b>switch</b>(<a class="local col8 ref" href="#1188rm" title='rm' data-ref="1188rm">rm</a>) {</td></tr>
<tr><th id="6189">6189</th><td>                <b>case</b> <var>0</var>:</td></tr>
<tr><th id="6190">6190</th><td>                    <a class="ref" href="helper.h.html#168" title='gen_helper_fnstsw' data-ref="gen_helper_fnstsw">gen_helper_fnstsw</a>(<a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>);</td></tr>
<tr><th id="6191">6191</th><td>                    <a class="macro" href="../../tcg/tcg-op.h.html#964" title="tcg_gen_extu_i32_i64" data-ref="_M/tcg_gen_extu_i32_tl">tcg_gen_extu_i32_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>);</td></tr>
<tr><th id="6192">6192</th><td>                    <a class="tu ref" href="#gen_op_mov_reg_v" title='gen_op_mov_reg_v' data-use='c' data-ref="gen_op_mov_reg_v">gen_op_mov_reg_v</a>(<a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_16" title='TCGMemOp::MO_16' data-ref="TCGMemOp::MO_16">MO_16</a>, <a class="macro" href="cpu.h.html#59" title="0" data-ref="_M/R_EAX">R_EAX</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="6193">6193</th><td>                    <b>break</b>;</td></tr>
<tr><th id="6194">6194</th><td>                <b>default</b>:</td></tr>
<tr><th id="6195">6195</th><td>                    <b>goto</b> <a class="lbl" href="#1202unknown_op" data-ref="1202unknown_op">unknown_op</a>;</td></tr>
<tr><th id="6196">6196</th><td>                }</td></tr>
<tr><th id="6197">6197</th><td>                <b>break</b>;</td></tr>
<tr><th id="6198">6198</th><td>            <b>case</b> <var>0x3d</var>: <i>/* fucomip */</i></td></tr>
<tr><th id="6199">6199</th><td>                <b>if</b> (!(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cpuid_features" title='DisasContext::cpuid_features' data-use='r' data-ref="DisasContext::cpuid_features">cpuid_features</a> &amp; <a class="macro" href="cpu.h.html#486" title="(1U &lt;&lt; 15)" data-ref="_M/CPUID_CMOV">CPUID_CMOV</a>)) {</td></tr>
<tr><th id="6200">6200</th><td>                    <b>goto</b> <a class="lbl" href="#1198illegal_op" data-ref="1198illegal_op">illegal_op</a>;</td></tr>
<tr><th id="6201">6201</th><td>                }</td></tr>
<tr><th id="6202">6202</th><td>                <a class="tu ref" href="#gen_update_cc_op" title='gen_update_cc_op' data-use='c' data-ref="gen_update_cc_op">gen_update_cc_op</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>);</td></tr>
<tr><th id="6203">6203</th><td>                <a class="ref" href="helper.h.html#137" title='gen_helper_fmov_FT0_STN' data-ref="gen_helper_fmov_FT0_STN">gen_helper_fmov_FT0_STN</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="ref" href="../../tcg/tcg.h.html#tcg_const_i32" title='tcg_const_i32' data-ref="tcg_const_i32">tcg_const_i32</a>(<a class="local col1 ref" href="#1191opreg" title='opreg' data-ref="1191opreg">opreg</a>));</td></tr>
<tr><th id="6204">6204</th><td>                <a class="ref" href="helper.h.html#144" title='gen_helper_fucomi_ST0_FT0' data-ref="gen_helper_fucomi_ST0_FT0">gen_helper_fucomi_ST0_FT0</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>);</td></tr>
<tr><th id="6205">6205</th><td>                <a class="ref" href="helper.h.html#132" title='gen_helper_fpop' data-ref="gen_helper_fpop">gen_helper_fpop</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>);</td></tr>
<tr><th id="6206">6206</th><td>                <a class="tu ref" href="#set_cc_op" title='set_cc_op' data-use='c' data-ref="set_cc_op">set_cc_op</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="enum" href="cpu.h.html#CC_OP_EFLAGS" title='CC_OP_EFLAGS' data-ref="CC_OP_EFLAGS">CC_OP_EFLAGS</a>);</td></tr>
<tr><th id="6207">6207</th><td>                <b>break</b>;</td></tr>
<tr><th id="6208">6208</th><td>            <b>case</b> <var>0x3e</var>: <i>/* fcomip */</i></td></tr>
<tr><th id="6209">6209</th><td>                <b>if</b> (!(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cpuid_features" title='DisasContext::cpuid_features' data-use='r' data-ref="DisasContext::cpuid_features">cpuid_features</a> &amp; <a class="macro" href="cpu.h.html#486" title="(1U &lt;&lt; 15)" data-ref="_M/CPUID_CMOV">CPUID_CMOV</a>)) {</td></tr>
<tr><th id="6210">6210</th><td>                    <b>goto</b> <a class="lbl" href="#1198illegal_op" data-ref="1198illegal_op">illegal_op</a>;</td></tr>
<tr><th id="6211">6211</th><td>                }</td></tr>
<tr><th id="6212">6212</th><td>                <a class="tu ref" href="#gen_update_cc_op" title='gen_update_cc_op' data-use='c' data-ref="gen_update_cc_op">gen_update_cc_op</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>);</td></tr>
<tr><th id="6213">6213</th><td>                <a class="ref" href="helper.h.html#137" title='gen_helper_fmov_FT0_STN' data-ref="gen_helper_fmov_FT0_STN">gen_helper_fmov_FT0_STN</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="ref" href="../../tcg/tcg.h.html#tcg_const_i32" title='tcg_const_i32' data-ref="tcg_const_i32">tcg_const_i32</a>(<a class="local col1 ref" href="#1191opreg" title='opreg' data-ref="1191opreg">opreg</a>));</td></tr>
<tr><th id="6214">6214</th><td>                <a class="ref" href="helper.h.html#143" title='gen_helper_fcomi_ST0_FT0' data-ref="gen_helper_fcomi_ST0_FT0">gen_helper_fcomi_ST0_FT0</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>);</td></tr>
<tr><th id="6215">6215</th><td>                <a class="ref" href="helper.h.html#132" title='gen_helper_fpop' data-ref="gen_helper_fpop">gen_helper_fpop</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>);</td></tr>
<tr><th id="6216">6216</th><td>                <a class="tu ref" href="#set_cc_op" title='set_cc_op' data-use='c' data-ref="set_cc_op">set_cc_op</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="enum" href="cpu.h.html#CC_OP_EFLAGS" title='CC_OP_EFLAGS' data-ref="CC_OP_EFLAGS">CC_OP_EFLAGS</a>);</td></tr>
<tr><th id="6217">6217</th><td>                <b>break</b>;</td></tr>
<tr><th id="6218">6218</th><td>            <b>case</b> <var>0x10</var> ... <var>0x13</var>: <i>/* fcmovxx */</i></td></tr>
<tr><th id="6219">6219</th><td>            <b>case</b> <var>0x18</var> ... <var>0x1b</var>:</td></tr>
<tr><th id="6220">6220</th><td>                {</td></tr>
<tr><th id="6221">6221</th><td>                    <em>int</em> <dfn class="local col4 decl" id="1234op1" title='op1' data-type='int' data-ref="1234op1">op1</dfn>;</td></tr>
<tr><th id="6222">6222</th><td>                    <a class="typedef" href="../../tcg/tcg.h.html#TCGLabel" title='TCGLabel' data-type='struct TCGLabel' data-ref="TCGLabel">TCGLabel</a> *<dfn class="local col5 decl" id="1235l1" title='l1' data-type='TCGLabel *' data-ref="1235l1">l1</dfn>;</td></tr>
<tr><th id="6223">6223</th><td>                    <em>static</em> <em>const</em> <a class="typedef" href="../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> <dfn class="local col6 decl" id="1236fcmov_cc" title='fcmov_cc' data-type='const uint8_t [8]' data-ref="1236fcmov_cc">fcmov_cc</dfn>[<var>8</var>] = {</td></tr>
<tr><th id="6224">6224</th><td>                        (<a class="enum" href="#JCC_B" title='JCC_B' data-ref="JCC_B">JCC_B</a> &lt;&lt; <var>1</var>),</td></tr>
<tr><th id="6225">6225</th><td>                        (<a class="enum" href="#JCC_Z" title='JCC_Z' data-ref="JCC_Z">JCC_Z</a> &lt;&lt; <var>1</var>),</td></tr>
<tr><th id="6226">6226</th><td>                        (<a class="enum" href="#JCC_BE" title='JCC_BE' data-ref="JCC_BE">JCC_BE</a> &lt;&lt; <var>1</var>),</td></tr>
<tr><th id="6227">6227</th><td>                        (<a class="enum" href="#JCC_P" title='JCC_P' data-ref="JCC_P">JCC_P</a> &lt;&lt; <var>1</var>),</td></tr>
<tr><th id="6228">6228</th><td>                    };</td></tr>
<tr><th id="6229">6229</th><td></td></tr>
<tr><th id="6230">6230</th><td>                    <b>if</b> (!(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cpuid_features" title='DisasContext::cpuid_features' data-use='r' data-ref="DisasContext::cpuid_features">cpuid_features</a> &amp; <a class="macro" href="cpu.h.html#486" title="(1U &lt;&lt; 15)" data-ref="_M/CPUID_CMOV">CPUID_CMOV</a>)) {</td></tr>
<tr><th id="6231">6231</th><td>                        <b>goto</b> <a class="lbl" href="#1198illegal_op" data-ref="1198illegal_op">illegal_op</a>;</td></tr>
<tr><th id="6232">6232</th><td>                    }</td></tr>
<tr><th id="6233">6233</th><td>                    <a class="local col4 ref" href="#1234op1" title='op1' data-ref="1234op1">op1</a> = <a class="local col6 ref" href="#1236fcmov_cc" title='fcmov_cc' data-ref="1236fcmov_cc">fcmov_cc</a>[<a class="local col0 ref" href="#1190op" title='op' data-ref="1190op">op</a> &amp; <var>3</var>] | (((<a class="local col0 ref" href="#1190op" title='op' data-ref="1190op">op</a> &gt;&gt; <var>3</var>) &amp; <var>1</var>) ^ <var>1</var>);</td></tr>
<tr><th id="6234">6234</th><td>                    <a class="local col5 ref" href="#1235l1" title='l1' data-ref="1235l1">l1</a> = <a class="ref" href="../../tcg/tcg.h.html#gen_new_label" title='gen_new_label' data-ref="gen_new_label">gen_new_label</a>();</td></tr>
<tr><th id="6235">6235</th><td>                    <a class="tu ref" href="#gen_jcc1_noeob" title='gen_jcc1_noeob' data-use='c' data-ref="gen_jcc1_noeob">gen_jcc1_noeob</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col4 ref" href="#1234op1" title='op1' data-ref="1234op1">op1</a>, <a class="local col5 ref" href="#1235l1" title='l1' data-ref="1235l1">l1</a>);</td></tr>
<tr><th id="6236">6236</th><td>                    <a class="ref" href="helper.h.html#138" title='gen_helper_fmov_ST0_STN' data-ref="gen_helper_fmov_ST0_STN">gen_helper_fmov_ST0_STN</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="ref" href="../../tcg/tcg.h.html#tcg_const_i32" title='tcg_const_i32' data-ref="tcg_const_i32">tcg_const_i32</a>(<a class="local col1 ref" href="#1191opreg" title='opreg' data-ref="1191opreg">opreg</a>));</td></tr>
<tr><th id="6237">6237</th><td>                    <a class="ref" href="../../tcg/tcg-op.h.html#gen_set_label" title='gen_set_label' data-ref="gen_set_label">gen_set_label</a>(<a class="local col5 ref" href="#1235l1" title='l1' data-ref="1235l1">l1</a>);</td></tr>
<tr><th id="6238">6238</th><td>                }</td></tr>
<tr><th id="6239">6239</th><td>                <b>break</b>;</td></tr>
<tr><th id="6240">6240</th><td>            <b>default</b>:</td></tr>
<tr><th id="6241">6241</th><td>                <b>goto</b> <a class="lbl" href="#1202unknown_op" data-ref="1202unknown_op">unknown_op</a>;</td></tr>
<tr><th id="6242">6242</th><td>            }</td></tr>
<tr><th id="6243">6243</th><td>        }</td></tr>
<tr><th id="6244">6244</th><td>        <b>break</b>;</td></tr>
<tr><th id="6245">6245</th><td>        <i>/************************/</i></td></tr>
<tr><th id="6246">6246</th><td>        <i>/* string ops */</i></td></tr>
<tr><th id="6247">6247</th><td></td></tr>
<tr><th id="6248">6248</th><td>    <b>case</b> <var>0xa4</var>: <i>/* movsS */</i></td></tr>
<tr><th id="6249">6249</th><td>    <b>case</b> <var>0xa5</var>:</td></tr>
<tr><th id="6250">6250</th><td>        <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a> = <a class="tu ref" href="#mo_b_d" title='mo_b_d' data-use='c' data-ref="mo_b_d">mo_b_d</a>(<a class="local col0 ref" href="#1180b" title='b' data-ref="1180b">b</a>, <a class="local col5 ref" href="#1185dflag" title='dflag' data-ref="1185dflag">dflag</a>);</td></tr>
<tr><th id="6251">6251</th><td>        <b>if</b> (<a class="local col1 ref" href="#1181prefixes" title='prefixes' data-ref="1181prefixes">prefixes</a> &amp; (<a class="macro" href="#35" title="0x01" data-ref="_M/PREFIX_REPZ">PREFIX_REPZ</a> | <a class="macro" href="#36" title="0x02" data-ref="_M/PREFIX_REPNZ">PREFIX_REPNZ</a>)) {</td></tr>
<tr><th id="6252">6252</th><td>            <a class="tu ref" href="#1198" title='gen_repz_movs' data-use='c' data-ref="gen_repz_movs">gen_repz_movs</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="local col9 ref" href="#1179pc_start" title='pc_start' data-ref="1179pc_start">pc_start</a> - <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='r' data-ref="DisasContext::pc">pc</a> - <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>);</td></tr>
<tr><th id="6253">6253</th><td>        } <b>else</b> {</td></tr>
<tr><th id="6254">6254</th><td>            <a class="tu ref" href="#gen_movs" title='gen_movs' data-use='c' data-ref="gen_movs">gen_movs</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>);</td></tr>
<tr><th id="6255">6255</th><td>        }</td></tr>
<tr><th id="6256">6256</th><td>        <b>break</b>;</td></tr>
<tr><th id="6257">6257</th><td></td></tr>
<tr><th id="6258">6258</th><td>    <b>case</b> <var>0xaa</var>: <i>/* stosS */</i></td></tr>
<tr><th id="6259">6259</th><td>    <b>case</b> <var>0xab</var>:</td></tr>
<tr><th id="6260">6260</th><td>        <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a> = <a class="tu ref" href="#mo_b_d" title='mo_b_d' data-use='c' data-ref="mo_b_d">mo_b_d</a>(<a class="local col0 ref" href="#1180b" title='b' data-ref="1180b">b</a>, <a class="local col5 ref" href="#1185dflag" title='dflag' data-ref="1185dflag">dflag</a>);</td></tr>
<tr><th id="6261">6261</th><td>        <b>if</b> (<a class="local col1 ref" href="#1181prefixes" title='prefixes' data-ref="1181prefixes">prefixes</a> &amp; (<a class="macro" href="#35" title="0x01" data-ref="_M/PREFIX_REPZ">PREFIX_REPZ</a> | <a class="macro" href="#36" title="0x02" data-ref="_M/PREFIX_REPNZ">PREFIX_REPNZ</a>)) {</td></tr>
<tr><th id="6262">6262</th><td>            <a class="tu ref" href="#1199" title='gen_repz_stos' data-use='c' data-ref="gen_repz_stos">gen_repz_stos</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="local col9 ref" href="#1179pc_start" title='pc_start' data-ref="1179pc_start">pc_start</a> - <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='r' data-ref="DisasContext::pc">pc</a> - <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>);</td></tr>
<tr><th id="6263">6263</th><td>        } <b>else</b> {</td></tr>
<tr><th id="6264">6264</th><td>            <a class="tu ref" href="#gen_stos" title='gen_stos' data-use='c' data-ref="gen_stos">gen_stos</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>);</td></tr>
<tr><th id="6265">6265</th><td>        }</td></tr>
<tr><th id="6266">6266</th><td>        <b>break</b>;</td></tr>
<tr><th id="6267">6267</th><td>    <b>case</b> <var>0xac</var>: <i>/* lodsS */</i></td></tr>
<tr><th id="6268">6268</th><td>    <b>case</b> <var>0xad</var>:</td></tr>
<tr><th id="6269">6269</th><td>        <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a> = <a class="tu ref" href="#mo_b_d" title='mo_b_d' data-use='c' data-ref="mo_b_d">mo_b_d</a>(<a class="local col0 ref" href="#1180b" title='b' data-ref="1180b">b</a>, <a class="local col5 ref" href="#1185dflag" title='dflag' data-ref="1185dflag">dflag</a>);</td></tr>
<tr><th id="6270">6270</th><td>        <b>if</b> (<a class="local col1 ref" href="#1181prefixes" title='prefixes' data-ref="1181prefixes">prefixes</a> &amp; (<a class="macro" href="#35" title="0x01" data-ref="_M/PREFIX_REPZ">PREFIX_REPZ</a> | <a class="macro" href="#36" title="0x02" data-ref="_M/PREFIX_REPNZ">PREFIX_REPNZ</a>)) {</td></tr>
<tr><th id="6271">6271</th><td>            <a class="tu ref" href="#1200" title='gen_repz_lods' data-use='c' data-ref="gen_repz_lods">gen_repz_lods</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="local col9 ref" href="#1179pc_start" title='pc_start' data-ref="1179pc_start">pc_start</a> - <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='r' data-ref="DisasContext::pc">pc</a> - <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>);</td></tr>
<tr><th id="6272">6272</th><td>        } <b>else</b> {</td></tr>
<tr><th id="6273">6273</th><td>            <a class="tu ref" href="#gen_lods" title='gen_lods' data-use='c' data-ref="gen_lods">gen_lods</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>);</td></tr>
<tr><th id="6274">6274</th><td>        }</td></tr>
<tr><th id="6275">6275</th><td>        <b>break</b>;</td></tr>
<tr><th id="6276">6276</th><td>    <b>case</b> <var>0xae</var>: <i>/* scasS */</i></td></tr>
<tr><th id="6277">6277</th><td>    <b>case</b> <var>0xaf</var>:</td></tr>
<tr><th id="6278">6278</th><td>        <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a> = <a class="tu ref" href="#mo_b_d" title='mo_b_d' data-use='c' data-ref="mo_b_d">mo_b_d</a>(<a class="local col0 ref" href="#1180b" title='b' data-ref="1180b">b</a>, <a class="local col5 ref" href="#1185dflag" title='dflag' data-ref="1185dflag">dflag</a>);</td></tr>
<tr><th id="6279">6279</th><td>        <b>if</b> (<a class="local col1 ref" href="#1181prefixes" title='prefixes' data-ref="1181prefixes">prefixes</a> &amp; <a class="macro" href="#36" title="0x02" data-ref="_M/PREFIX_REPNZ">PREFIX_REPNZ</a>) {</td></tr>
<tr><th id="6280">6280</th><td>            <a class="tu ref" href="#1203" title='gen_repz_scas' data-use='c' data-ref="gen_repz_scas">gen_repz_scas</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="local col9 ref" href="#1179pc_start" title='pc_start' data-ref="1179pc_start">pc_start</a> - <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='r' data-ref="DisasContext::pc">pc</a> - <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>, <var>1</var>);</td></tr>
<tr><th id="6281">6281</th><td>        } <b>else</b> <b>if</b> (<a class="local col1 ref" href="#1181prefixes" title='prefixes' data-ref="1181prefixes">prefixes</a> &amp; <a class="macro" href="#35" title="0x01" data-ref="_M/PREFIX_REPZ">PREFIX_REPZ</a>) {</td></tr>
<tr><th id="6282">6282</th><td>            <a class="tu ref" href="#1203" title='gen_repz_scas' data-use='c' data-ref="gen_repz_scas">gen_repz_scas</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="local col9 ref" href="#1179pc_start" title='pc_start' data-ref="1179pc_start">pc_start</a> - <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='r' data-ref="DisasContext::pc">pc</a> - <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>, <var>0</var>);</td></tr>
<tr><th id="6283">6283</th><td>        } <b>else</b> {</td></tr>
<tr><th id="6284">6284</th><td>            <a class="tu ref" href="#gen_scas" title='gen_scas' data-use='c' data-ref="gen_scas">gen_scas</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>);</td></tr>
<tr><th id="6285">6285</th><td>        }</td></tr>
<tr><th id="6286">6286</th><td>        <b>break</b>;</td></tr>
<tr><th id="6287">6287</th><td></td></tr>
<tr><th id="6288">6288</th><td>    <b>case</b> <var>0xa6</var>: <i>/* cmpsS */</i></td></tr>
<tr><th id="6289">6289</th><td>    <b>case</b> <var>0xa7</var>:</td></tr>
<tr><th id="6290">6290</th><td>        <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a> = <a class="tu ref" href="#mo_b_d" title='mo_b_d' data-use='c' data-ref="mo_b_d">mo_b_d</a>(<a class="local col0 ref" href="#1180b" title='b' data-ref="1180b">b</a>, <a class="local col5 ref" href="#1185dflag" title='dflag' data-ref="1185dflag">dflag</a>);</td></tr>
<tr><th id="6291">6291</th><td>        <b>if</b> (<a class="local col1 ref" href="#1181prefixes" title='prefixes' data-ref="1181prefixes">prefixes</a> &amp; <a class="macro" href="#36" title="0x02" data-ref="_M/PREFIX_REPNZ">PREFIX_REPNZ</a>) {</td></tr>
<tr><th id="6292">6292</th><td>            <a class="tu ref" href="#1204" title='gen_repz_cmps' data-use='c' data-ref="gen_repz_cmps">gen_repz_cmps</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="local col9 ref" href="#1179pc_start" title='pc_start' data-ref="1179pc_start">pc_start</a> - <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='r' data-ref="DisasContext::pc">pc</a> - <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>, <var>1</var>);</td></tr>
<tr><th id="6293">6293</th><td>        } <b>else</b> <b>if</b> (<a class="local col1 ref" href="#1181prefixes" title='prefixes' data-ref="1181prefixes">prefixes</a> &amp; <a class="macro" href="#35" title="0x01" data-ref="_M/PREFIX_REPZ">PREFIX_REPZ</a>) {</td></tr>
<tr><th id="6294">6294</th><td>            <a class="tu ref" href="#1204" title='gen_repz_cmps' data-use='c' data-ref="gen_repz_cmps">gen_repz_cmps</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="local col9 ref" href="#1179pc_start" title='pc_start' data-ref="1179pc_start">pc_start</a> - <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='r' data-ref="DisasContext::pc">pc</a> - <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>, <var>0</var>);</td></tr>
<tr><th id="6295">6295</th><td>        } <b>else</b> {</td></tr>
<tr><th id="6296">6296</th><td>            <a class="tu ref" href="#gen_cmps" title='gen_cmps' data-use='c' data-ref="gen_cmps">gen_cmps</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>);</td></tr>
<tr><th id="6297">6297</th><td>        }</td></tr>
<tr><th id="6298">6298</th><td>        <b>break</b>;</td></tr>
<tr><th id="6299">6299</th><td>    <b>case</b> <var>0x6c</var>: <i>/* insS */</i></td></tr>
<tr><th id="6300">6300</th><td>    <b>case</b> <var>0x6d</var>:</td></tr>
<tr><th id="6301">6301</th><td>        <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a> = <a class="tu ref" href="#mo_b_d32" title='mo_b_d32' data-use='c' data-ref="mo_b_d32">mo_b_d32</a>(<a class="local col0 ref" href="#1180b" title='b' data-ref="1180b">b</a>, <a class="local col5 ref" href="#1185dflag" title='dflag' data-ref="1185dflag">dflag</a>);</td></tr>
<tr><th id="6302">6302</th><td>        <a class="macro" href="../../tcg/tcg-op.h.html#970" title="tcg_gen_ext16u_i64" data-ref="_M/tcg_gen_ext16u_tl">tcg_gen_ext16u_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="macro" href="cpu.h.html#61" title="2" data-ref="_M/R_EDX">R_EDX</a>]);</td></tr>
<tr><th id="6303">6303</th><td>        <a class="tu ref" href="#gen_check_io" title='gen_check_io' data-use='c' data-ref="gen_check_io">gen_check_io</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="local col9 ref" href="#1179pc_start" title='pc_start' data-ref="1179pc_start">pc_start</a> - <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>, </td></tr>
<tr><th id="6304">6304</th><td>                     <a class="macro" href="svm.h.html#28" title="1" data-ref="_M/SVM_IOIO_TYPE_MASK">SVM_IOIO_TYPE_MASK</a> | <a class="tu ref" href="#svm_is_rep" title='svm_is_rep' data-use='c' data-ref="svm_is_rep">svm_is_rep</a>(<a class="local col1 ref" href="#1181prefixes" title='prefixes' data-ref="1181prefixes">prefixes</a>) | <var>4</var>);</td></tr>
<tr><th id="6305">6305</th><td>        <b>if</b> (<a class="local col1 ref" href="#1181prefixes" title='prefixes' data-ref="1181prefixes">prefixes</a> &amp; (<a class="macro" href="#35" title="0x01" data-ref="_M/PREFIX_REPZ">PREFIX_REPZ</a> | <a class="macro" href="#36" title="0x02" data-ref="_M/PREFIX_REPNZ">PREFIX_REPNZ</a>)) {</td></tr>
<tr><th id="6306">6306</th><td>            <a class="tu ref" href="#1201" title='gen_repz_ins' data-use='c' data-ref="gen_repz_ins">gen_repz_ins</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="local col9 ref" href="#1179pc_start" title='pc_start' data-ref="1179pc_start">pc_start</a> - <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='r' data-ref="DisasContext::pc">pc</a> - <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>);</td></tr>
<tr><th id="6307">6307</th><td>        } <b>else</b> {</td></tr>
<tr><th id="6308">6308</th><td>            <a class="tu ref" href="#gen_ins" title='gen_ins' data-use='c' data-ref="gen_ins">gen_ins</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>);</td></tr>
<tr><th id="6309">6309</th><td>            <b>if</b> (<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::tb" title='DisasContext::tb' data-use='r' data-ref="DisasContext::tb">tb</a>-&gt;<a class="ref" href="../../include/exec/exec-all.h.html#TranslationBlock::cflags" title='TranslationBlock::cflags' data-ref="TranslationBlock::cflags">cflags</a> &amp; <a class="macro" href="../../include/exec/exec-all.h.html#353" title="0x20000" data-ref="_M/CF_USE_ICOUNT">CF_USE_ICOUNT</a>) {</td></tr>
<tr><th id="6310">6310</th><td>                <a class="tu ref" href="#gen_jmp" title='gen_jmp' data-use='c' data-ref="gen_jmp">gen_jmp</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='r' data-ref="DisasContext::pc">pc</a> - <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>);</td></tr>
<tr><th id="6311">6311</th><td>            }</td></tr>
<tr><th id="6312">6312</th><td>        }</td></tr>
<tr><th id="6313">6313</th><td>        <b>break</b>;</td></tr>
<tr><th id="6314">6314</th><td>    <b>case</b> <var>0x6e</var>: <i>/* outsS */</i></td></tr>
<tr><th id="6315">6315</th><td>    <b>case</b> <var>0x6f</var>:</td></tr>
<tr><th id="6316">6316</th><td>        <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a> = <a class="tu ref" href="#mo_b_d32" title='mo_b_d32' data-use='c' data-ref="mo_b_d32">mo_b_d32</a>(<a class="local col0 ref" href="#1180b" title='b' data-ref="1180b">b</a>, <a class="local col5 ref" href="#1185dflag" title='dflag' data-ref="1185dflag">dflag</a>);</td></tr>
<tr><th id="6317">6317</th><td>        <a class="macro" href="../../tcg/tcg-op.h.html#970" title="tcg_gen_ext16u_i64" data-ref="_M/tcg_gen_ext16u_tl">tcg_gen_ext16u_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="macro" href="cpu.h.html#61" title="2" data-ref="_M/R_EDX">R_EDX</a>]);</td></tr>
<tr><th id="6318">6318</th><td>        <a class="tu ref" href="#gen_check_io" title='gen_check_io' data-use='c' data-ref="gen_check_io">gen_check_io</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="local col9 ref" href="#1179pc_start" title='pc_start' data-ref="1179pc_start">pc_start</a> - <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>,</td></tr>
<tr><th id="6319">6319</th><td>                     <a class="tu ref" href="#svm_is_rep" title='svm_is_rep' data-use='c' data-ref="svm_is_rep">svm_is_rep</a>(<a class="local col1 ref" href="#1181prefixes" title='prefixes' data-ref="1181prefixes">prefixes</a>) | <var>4</var>);</td></tr>
<tr><th id="6320">6320</th><td>        <b>if</b> (<a class="local col1 ref" href="#1181prefixes" title='prefixes' data-ref="1181prefixes">prefixes</a> &amp; (<a class="macro" href="#35" title="0x01" data-ref="_M/PREFIX_REPZ">PREFIX_REPZ</a> | <a class="macro" href="#36" title="0x02" data-ref="_M/PREFIX_REPNZ">PREFIX_REPNZ</a>)) {</td></tr>
<tr><th id="6321">6321</th><td>            <a class="tu ref" href="#1202" title='gen_repz_outs' data-use='c' data-ref="gen_repz_outs">gen_repz_outs</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="local col9 ref" href="#1179pc_start" title='pc_start' data-ref="1179pc_start">pc_start</a> - <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='r' data-ref="DisasContext::pc">pc</a> - <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>);</td></tr>
<tr><th id="6322">6322</th><td>        } <b>else</b> {</td></tr>
<tr><th id="6323">6323</th><td>            <a class="tu ref" href="#gen_outs" title='gen_outs' data-use='c' data-ref="gen_outs">gen_outs</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>);</td></tr>
<tr><th id="6324">6324</th><td>            <b>if</b> (<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::tb" title='DisasContext::tb' data-use='r' data-ref="DisasContext::tb">tb</a>-&gt;<a class="ref" href="../../include/exec/exec-all.h.html#TranslationBlock::cflags" title='TranslationBlock::cflags' data-ref="TranslationBlock::cflags">cflags</a> &amp; <a class="macro" href="../../include/exec/exec-all.h.html#353" title="0x20000" data-ref="_M/CF_USE_ICOUNT">CF_USE_ICOUNT</a>) {</td></tr>
<tr><th id="6325">6325</th><td>                <a class="tu ref" href="#gen_jmp" title='gen_jmp' data-use='c' data-ref="gen_jmp">gen_jmp</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='r' data-ref="DisasContext::pc">pc</a> - <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>);</td></tr>
<tr><th id="6326">6326</th><td>            }</td></tr>
<tr><th id="6327">6327</th><td>        }</td></tr>
<tr><th id="6328">6328</th><td>        <b>break</b>;</td></tr>
<tr><th id="6329">6329</th><td></td></tr>
<tr><th id="6330">6330</th><td>        <i>/************************/</i></td></tr>
<tr><th id="6331">6331</th><td>        <i>/* port I/O */</i></td></tr>
<tr><th id="6332">6332</th><td></td></tr>
<tr><th id="6333">6333</th><td>    <b>case</b> <var>0xe4</var>:</td></tr>
<tr><th id="6334">6334</th><td>    <b>case</b> <var>0xe5</var>:</td></tr>
<tr><th id="6335">6335</th><td>        <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a> = <a class="tu ref" href="#mo_b_d32" title='mo_b_d32' data-use='c' data-ref="mo_b_d32">mo_b_d32</a>(<a class="local col0 ref" href="#1180b" title='b' data-ref="1180b">b</a>, <a class="local col5 ref" href="#1185dflag" title='dflag' data-ref="1185dflag">dflag</a>);</td></tr>
<tr><th id="6336">6336</th><td>        <a class="local col2 ref" href="#1192val" title='val' data-ref="1192val">val</a> = <a class="ref" href="../../include/exec/cpu_ldst_template.h.html#112" title='cpu_ldub_code' data-ref="cpu_ldub_code">cpu_ldub_code</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='w' data-ref="DisasContext::pc">pc</a>++);</td></tr>
<tr><th id="6337">6337</th><td>        <a class="macro" href="../../tcg/tcg-op.h.html#919" title="tcg_gen_movi_i64" data-ref="_M/tcg_gen_movi_tl">tcg_gen_movi_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="local col2 ref" href="#1192val" title='val' data-ref="1192val">val</a>);</td></tr>
<tr><th id="6338">6338</th><td>        <a class="tu ref" href="#gen_check_io" title='gen_check_io' data-use='c' data-ref="gen_check_io">gen_check_io</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="local col9 ref" href="#1179pc_start" title='pc_start' data-ref="1179pc_start">pc_start</a> - <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>,</td></tr>
<tr><th id="6339">6339</th><td>                     <a class="macro" href="svm.h.html#28" title="1" data-ref="_M/SVM_IOIO_TYPE_MASK">SVM_IOIO_TYPE_MASK</a> | <a class="tu ref" href="#svm_is_rep" title='svm_is_rep' data-use='c' data-ref="svm_is_rep">svm_is_rep</a>(<a class="local col1 ref" href="#1181prefixes" title='prefixes' data-ref="1181prefixes">prefixes</a>));</td></tr>
<tr><th id="6340">6340</th><td>        <b>if</b> (<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::tb" title='DisasContext::tb' data-use='r' data-ref="DisasContext::tb">tb</a>-&gt;<a class="ref" href="../../include/exec/exec-all.h.html#TranslationBlock::cflags" title='TranslationBlock::cflags' data-ref="TranslationBlock::cflags">cflags</a> &amp; <a class="macro" href="../../include/exec/exec-all.h.html#353" title="0x20000" data-ref="_M/CF_USE_ICOUNT">CF_USE_ICOUNT</a>) {</td></tr>
<tr><th id="6341">6341</th><td>            <a class="ref" href="../../include/exec/gen-icount.h.html#gen_io_start" title='gen_io_start' data-ref="gen_io_start">gen_io_start</a>();</td></tr>
<tr><th id="6342">6342</th><td>	}</td></tr>
<tr><th id="6343">6343</th><td>        <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_movi_i32" title='tcg_gen_movi_i32' data-ref="tcg_gen_movi_i32">tcg_gen_movi_i32</a>(<a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <a class="local col2 ref" href="#1192val" title='val' data-ref="1192val">val</a>);</td></tr>
<tr><th id="6344">6344</th><td>        <a class="tu ref" href="#gen_helper_in_func" title='gen_helper_in_func' data-use='c' data-ref="gen_helper_in_func">gen_helper_in_func</a>(<a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>, <a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>);</td></tr>
<tr><th id="6345">6345</th><td>        <a class="tu ref" href="#gen_op_mov_reg_v" title='gen_op_mov_reg_v' data-use='c' data-ref="gen_op_mov_reg_v">gen_op_mov_reg_v</a>(<a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="macro" href="cpu.h.html#59" title="0" data-ref="_M/R_EAX">R_EAX</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>);</td></tr>
<tr><th id="6346">6346</th><td>        <a class="tu ref" href="#gen_bpt_io" title='gen_bpt_io' data-use='c' data-ref="gen_bpt_io">gen_bpt_io</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>);</td></tr>
<tr><th id="6347">6347</th><td>        <b>if</b> (<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::tb" title='DisasContext::tb' data-use='r' data-ref="DisasContext::tb">tb</a>-&gt;<a class="ref" href="../../include/exec/exec-all.h.html#TranslationBlock::cflags" title='TranslationBlock::cflags' data-ref="TranslationBlock::cflags">cflags</a> &amp; <a class="macro" href="../../include/exec/exec-all.h.html#353" title="0x20000" data-ref="_M/CF_USE_ICOUNT">CF_USE_ICOUNT</a>) {</td></tr>
<tr><th id="6348">6348</th><td>            <a class="ref" href="../../include/exec/gen-icount.h.html#gen_io_end" title='gen_io_end' data-ref="gen_io_end">gen_io_end</a>();</td></tr>
<tr><th id="6349">6349</th><td>            <a class="tu ref" href="#gen_jmp" title='gen_jmp' data-use='c' data-ref="gen_jmp">gen_jmp</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='r' data-ref="DisasContext::pc">pc</a> - <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>);</td></tr>
<tr><th id="6350">6350</th><td>        }</td></tr>
<tr><th id="6351">6351</th><td>        <b>break</b>;</td></tr>
<tr><th id="6352">6352</th><td>    <b>case</b> <var>0xe6</var>:</td></tr>
<tr><th id="6353">6353</th><td>    <b>case</b> <var>0xe7</var>:</td></tr>
<tr><th id="6354">6354</th><td>        <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a> = <a class="tu ref" href="#mo_b_d32" title='mo_b_d32' data-use='c' data-ref="mo_b_d32">mo_b_d32</a>(<a class="local col0 ref" href="#1180b" title='b' data-ref="1180b">b</a>, <a class="local col5 ref" href="#1185dflag" title='dflag' data-ref="1185dflag">dflag</a>);</td></tr>
<tr><th id="6355">6355</th><td>        <a class="local col2 ref" href="#1192val" title='val' data-ref="1192val">val</a> = <a class="ref" href="../../include/exec/cpu_ldst_template.h.html#112" title='cpu_ldub_code' data-ref="cpu_ldub_code">cpu_ldub_code</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='w' data-ref="DisasContext::pc">pc</a>++);</td></tr>
<tr><th id="6356">6356</th><td>        <a class="macro" href="../../tcg/tcg-op.h.html#919" title="tcg_gen_movi_i64" data-ref="_M/tcg_gen_movi_tl">tcg_gen_movi_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="local col2 ref" href="#1192val" title='val' data-ref="1192val">val</a>);</td></tr>
<tr><th id="6357">6357</th><td>        <a class="tu ref" href="#gen_check_io" title='gen_check_io' data-use='c' data-ref="gen_check_io">gen_check_io</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="local col9 ref" href="#1179pc_start" title='pc_start' data-ref="1179pc_start">pc_start</a> - <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>,</td></tr>
<tr><th id="6358">6358</th><td>                     <a class="tu ref" href="#svm_is_rep" title='svm_is_rep' data-use='c' data-ref="svm_is_rep">svm_is_rep</a>(<a class="local col1 ref" href="#1181prefixes" title='prefixes' data-ref="1181prefixes">prefixes</a>));</td></tr>
<tr><th id="6359">6359</th><td>        <a class="tu ref" href="#gen_op_mov_v_reg" title='gen_op_mov_v_reg' data-use='c' data-ref="gen_op_mov_v_reg">gen_op_mov_v_reg</a>(<a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>, <a class="macro" href="cpu.h.html#59" title="0" data-ref="_M/R_EAX">R_EAX</a>);</td></tr>
<tr><th id="6360">6360</th><td></td></tr>
<tr><th id="6361">6361</th><td>        <b>if</b> (<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::tb" title='DisasContext::tb' data-use='r' data-ref="DisasContext::tb">tb</a>-&gt;<a class="ref" href="../../include/exec/exec-all.h.html#TranslationBlock::cflags" title='TranslationBlock::cflags' data-ref="TranslationBlock::cflags">cflags</a> &amp; <a class="macro" href="../../include/exec/exec-all.h.html#353" title="0x20000" data-ref="_M/CF_USE_ICOUNT">CF_USE_ICOUNT</a>) {</td></tr>
<tr><th id="6362">6362</th><td>            <a class="ref" href="../../include/exec/gen-icount.h.html#gen_io_start" title='gen_io_start' data-ref="gen_io_start">gen_io_start</a>();</td></tr>
<tr><th id="6363">6363</th><td>	}</td></tr>
<tr><th id="6364">6364</th><td>        <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_movi_i32" title='tcg_gen_movi_i32' data-ref="tcg_gen_movi_i32">tcg_gen_movi_i32</a>(<a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <a class="local col2 ref" href="#1192val" title='val' data-ref="1192val">val</a>);</td></tr>
<tr><th id="6365">6365</th><td>        <a class="macro" href="../../tcg/tcg-op.h.html#962" title="tcg_gen_extrl_i64_i32" data-ref="_M/tcg_gen_trunc_tl_i32">tcg_gen_trunc_tl_i32</a>(<a class="tu ref" href="#cpu_tmp3_i32" title='cpu_tmp3_i32' data-use='r' data-ref="cpu_tmp3_i32">cpu_tmp3_i32</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>);</td></tr>
<tr><th id="6366">6366</th><td>        <a class="tu ref" href="#gen_helper_out_func" title='gen_helper_out_func' data-use='c' data-ref="gen_helper_out_func">gen_helper_out_func</a>(<a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <a class="tu ref" href="#cpu_tmp3_i32" title='cpu_tmp3_i32' data-use='r' data-ref="cpu_tmp3_i32">cpu_tmp3_i32</a>);</td></tr>
<tr><th id="6367">6367</th><td>        <a class="tu ref" href="#gen_bpt_io" title='gen_bpt_io' data-use='c' data-ref="gen_bpt_io">gen_bpt_io</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>);</td></tr>
<tr><th id="6368">6368</th><td>        <b>if</b> (<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::tb" title='DisasContext::tb' data-use='r' data-ref="DisasContext::tb">tb</a>-&gt;<a class="ref" href="../../include/exec/exec-all.h.html#TranslationBlock::cflags" title='TranslationBlock::cflags' data-ref="TranslationBlock::cflags">cflags</a> &amp; <a class="macro" href="../../include/exec/exec-all.h.html#353" title="0x20000" data-ref="_M/CF_USE_ICOUNT">CF_USE_ICOUNT</a>) {</td></tr>
<tr><th id="6369">6369</th><td>            <a class="ref" href="../../include/exec/gen-icount.h.html#gen_io_end" title='gen_io_end' data-ref="gen_io_end">gen_io_end</a>();</td></tr>
<tr><th id="6370">6370</th><td>            <a class="tu ref" href="#gen_jmp" title='gen_jmp' data-use='c' data-ref="gen_jmp">gen_jmp</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='r' data-ref="DisasContext::pc">pc</a> - <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>);</td></tr>
<tr><th id="6371">6371</th><td>        }</td></tr>
<tr><th id="6372">6372</th><td>        <b>break</b>;</td></tr>
<tr><th id="6373">6373</th><td>    <b>case</b> <var>0xec</var>:</td></tr>
<tr><th id="6374">6374</th><td>    <b>case</b> <var>0xed</var>:</td></tr>
<tr><th id="6375">6375</th><td>        <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a> = <a class="tu ref" href="#mo_b_d32" title='mo_b_d32' data-use='c' data-ref="mo_b_d32">mo_b_d32</a>(<a class="local col0 ref" href="#1180b" title='b' data-ref="1180b">b</a>, <a class="local col5 ref" href="#1185dflag" title='dflag' data-ref="1185dflag">dflag</a>);</td></tr>
<tr><th id="6376">6376</th><td>        <a class="macro" href="../../tcg/tcg-op.h.html#970" title="tcg_gen_ext16u_i64" data-ref="_M/tcg_gen_ext16u_tl">tcg_gen_ext16u_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="macro" href="cpu.h.html#61" title="2" data-ref="_M/R_EDX">R_EDX</a>]);</td></tr>
<tr><th id="6377">6377</th><td>        <a class="tu ref" href="#gen_check_io" title='gen_check_io' data-use='c' data-ref="gen_check_io">gen_check_io</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="local col9 ref" href="#1179pc_start" title='pc_start' data-ref="1179pc_start">pc_start</a> - <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>,</td></tr>
<tr><th id="6378">6378</th><td>                     <a class="macro" href="svm.h.html#28" title="1" data-ref="_M/SVM_IOIO_TYPE_MASK">SVM_IOIO_TYPE_MASK</a> | <a class="tu ref" href="#svm_is_rep" title='svm_is_rep' data-use='c' data-ref="svm_is_rep">svm_is_rep</a>(<a class="local col1 ref" href="#1181prefixes" title='prefixes' data-ref="1181prefixes">prefixes</a>));</td></tr>
<tr><th id="6379">6379</th><td>        <b>if</b> (<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::tb" title='DisasContext::tb' data-use='r' data-ref="DisasContext::tb">tb</a>-&gt;<a class="ref" href="../../include/exec/exec-all.h.html#TranslationBlock::cflags" title='TranslationBlock::cflags' data-ref="TranslationBlock::cflags">cflags</a> &amp; <a class="macro" href="../../include/exec/exec-all.h.html#353" title="0x20000" data-ref="_M/CF_USE_ICOUNT">CF_USE_ICOUNT</a>) {</td></tr>
<tr><th id="6380">6380</th><td>            <a class="ref" href="../../include/exec/gen-icount.h.html#gen_io_start" title='gen_io_start' data-ref="gen_io_start">gen_io_start</a>();</td></tr>
<tr><th id="6381">6381</th><td>	}</td></tr>
<tr><th id="6382">6382</th><td>        <a class="macro" href="../../tcg/tcg-op.h.html#962" title="tcg_gen_extrl_i64_i32" data-ref="_M/tcg_gen_trunc_tl_i32">tcg_gen_trunc_tl_i32</a>(<a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="6383">6383</th><td>        <a class="tu ref" href="#gen_helper_in_func" title='gen_helper_in_func' data-use='c' data-ref="gen_helper_in_func">gen_helper_in_func</a>(<a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>, <a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>);</td></tr>
<tr><th id="6384">6384</th><td>        <a class="tu ref" href="#gen_op_mov_reg_v" title='gen_op_mov_reg_v' data-use='c' data-ref="gen_op_mov_reg_v">gen_op_mov_reg_v</a>(<a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="macro" href="cpu.h.html#59" title="0" data-ref="_M/R_EAX">R_EAX</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>);</td></tr>
<tr><th id="6385">6385</th><td>        <a class="tu ref" href="#gen_bpt_io" title='gen_bpt_io' data-use='c' data-ref="gen_bpt_io">gen_bpt_io</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>);</td></tr>
<tr><th id="6386">6386</th><td>        <b>if</b> (<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::tb" title='DisasContext::tb' data-use='r' data-ref="DisasContext::tb">tb</a>-&gt;<a class="ref" href="../../include/exec/exec-all.h.html#TranslationBlock::cflags" title='TranslationBlock::cflags' data-ref="TranslationBlock::cflags">cflags</a> &amp; <a class="macro" href="../../include/exec/exec-all.h.html#353" title="0x20000" data-ref="_M/CF_USE_ICOUNT">CF_USE_ICOUNT</a>) {</td></tr>
<tr><th id="6387">6387</th><td>            <a class="ref" href="../../include/exec/gen-icount.h.html#gen_io_end" title='gen_io_end' data-ref="gen_io_end">gen_io_end</a>();</td></tr>
<tr><th id="6388">6388</th><td>            <a class="tu ref" href="#gen_jmp" title='gen_jmp' data-use='c' data-ref="gen_jmp">gen_jmp</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='r' data-ref="DisasContext::pc">pc</a> - <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>);</td></tr>
<tr><th id="6389">6389</th><td>        }</td></tr>
<tr><th id="6390">6390</th><td>        <b>break</b>;</td></tr>
<tr><th id="6391">6391</th><td>    <b>case</b> <var>0xee</var>:</td></tr>
<tr><th id="6392">6392</th><td>    <b>case</b> <var>0xef</var>:</td></tr>
<tr><th id="6393">6393</th><td>        <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a> = <a class="tu ref" href="#mo_b_d32" title='mo_b_d32' data-use='c' data-ref="mo_b_d32">mo_b_d32</a>(<a class="local col0 ref" href="#1180b" title='b' data-ref="1180b">b</a>, <a class="local col5 ref" href="#1185dflag" title='dflag' data-ref="1185dflag">dflag</a>);</td></tr>
<tr><th id="6394">6394</th><td>        <a class="macro" href="../../tcg/tcg-op.h.html#970" title="tcg_gen_ext16u_i64" data-ref="_M/tcg_gen_ext16u_tl">tcg_gen_ext16u_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="macro" href="cpu.h.html#61" title="2" data-ref="_M/R_EDX">R_EDX</a>]);</td></tr>
<tr><th id="6395">6395</th><td>        <a class="tu ref" href="#gen_check_io" title='gen_check_io' data-use='c' data-ref="gen_check_io">gen_check_io</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="local col9 ref" href="#1179pc_start" title='pc_start' data-ref="1179pc_start">pc_start</a> - <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>,</td></tr>
<tr><th id="6396">6396</th><td>                     <a class="tu ref" href="#svm_is_rep" title='svm_is_rep' data-use='c' data-ref="svm_is_rep">svm_is_rep</a>(<a class="local col1 ref" href="#1181prefixes" title='prefixes' data-ref="1181prefixes">prefixes</a>));</td></tr>
<tr><th id="6397">6397</th><td>        <a class="tu ref" href="#gen_op_mov_v_reg" title='gen_op_mov_v_reg' data-use='c' data-ref="gen_op_mov_v_reg">gen_op_mov_v_reg</a>(<a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>, <a class="macro" href="cpu.h.html#59" title="0" data-ref="_M/R_EAX">R_EAX</a>);</td></tr>
<tr><th id="6398">6398</th><td></td></tr>
<tr><th id="6399">6399</th><td>        <b>if</b> (<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::tb" title='DisasContext::tb' data-use='r' data-ref="DisasContext::tb">tb</a>-&gt;<a class="ref" href="../../include/exec/exec-all.h.html#TranslationBlock::cflags" title='TranslationBlock::cflags' data-ref="TranslationBlock::cflags">cflags</a> &amp; <a class="macro" href="../../include/exec/exec-all.h.html#353" title="0x20000" data-ref="_M/CF_USE_ICOUNT">CF_USE_ICOUNT</a>) {</td></tr>
<tr><th id="6400">6400</th><td>            <a class="ref" href="../../include/exec/gen-icount.h.html#gen_io_start" title='gen_io_start' data-ref="gen_io_start">gen_io_start</a>();</td></tr>
<tr><th id="6401">6401</th><td>	}</td></tr>
<tr><th id="6402">6402</th><td>        <a class="macro" href="../../tcg/tcg-op.h.html#962" title="tcg_gen_extrl_i64_i32" data-ref="_M/tcg_gen_trunc_tl_i32">tcg_gen_trunc_tl_i32</a>(<a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="6403">6403</th><td>        <a class="macro" href="../../tcg/tcg-op.h.html#962" title="tcg_gen_extrl_i64_i32" data-ref="_M/tcg_gen_trunc_tl_i32">tcg_gen_trunc_tl_i32</a>(<a class="tu ref" href="#cpu_tmp3_i32" title='cpu_tmp3_i32' data-use='r' data-ref="cpu_tmp3_i32">cpu_tmp3_i32</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>);</td></tr>
<tr><th id="6404">6404</th><td>        <a class="tu ref" href="#gen_helper_out_func" title='gen_helper_out_func' data-use='c' data-ref="gen_helper_out_func">gen_helper_out_func</a>(<a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <a class="tu ref" href="#cpu_tmp3_i32" title='cpu_tmp3_i32' data-use='r' data-ref="cpu_tmp3_i32">cpu_tmp3_i32</a>);</td></tr>
<tr><th id="6405">6405</th><td>        <a class="tu ref" href="#gen_bpt_io" title='gen_bpt_io' data-use='c' data-ref="gen_bpt_io">gen_bpt_io</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>);</td></tr>
<tr><th id="6406">6406</th><td>        <b>if</b> (<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::tb" title='DisasContext::tb' data-use='r' data-ref="DisasContext::tb">tb</a>-&gt;<a class="ref" href="../../include/exec/exec-all.h.html#TranslationBlock::cflags" title='TranslationBlock::cflags' data-ref="TranslationBlock::cflags">cflags</a> &amp; <a class="macro" href="../../include/exec/exec-all.h.html#353" title="0x20000" data-ref="_M/CF_USE_ICOUNT">CF_USE_ICOUNT</a>) {</td></tr>
<tr><th id="6407">6407</th><td>            <a class="ref" href="../../include/exec/gen-icount.h.html#gen_io_end" title='gen_io_end' data-ref="gen_io_end">gen_io_end</a>();</td></tr>
<tr><th id="6408">6408</th><td>            <a class="tu ref" href="#gen_jmp" title='gen_jmp' data-use='c' data-ref="gen_jmp">gen_jmp</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='r' data-ref="DisasContext::pc">pc</a> - <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>);</td></tr>
<tr><th id="6409">6409</th><td>        }</td></tr>
<tr><th id="6410">6410</th><td>        <b>break</b>;</td></tr>
<tr><th id="6411">6411</th><td></td></tr>
<tr><th id="6412">6412</th><td>        <i>/************************/</i></td></tr>
<tr><th id="6413">6413</th><td>        <i>/* control */</i></td></tr>
<tr><th id="6414">6414</th><td>    <b>case</b> <var>0xc2</var>: <i>/* ret im */</i></td></tr>
<tr><th id="6415">6415</th><td>        <a class="local col2 ref" href="#1192val" title='val' data-ref="1192val">val</a> = <a class="ref" href="../../include/exec/cpu_ldst_template.h.html#150" title='cpu_ldsw_code' data-ref="cpu_ldsw_code">cpu_ldsw_code</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='r' data-ref="DisasContext::pc">pc</a>);</td></tr>
<tr><th id="6416">6416</th><td>        <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='w' data-ref="DisasContext::pc">pc</a> += <var>2</var>;</td></tr>
<tr><th id="6417">6417</th><td>        <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a> = <a class="tu ref" href="#gen_pop_T0" title='gen_pop_T0' data-use='c' data-ref="gen_pop_T0">gen_pop_T0</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>);</td></tr>
<tr><th id="6418">6418</th><td>        <a class="tu ref" href="#gen_stack_update" title='gen_stack_update' data-use='c' data-ref="gen_stack_update">gen_stack_update</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col2 ref" href="#1192val" title='val' data-ref="1192val">val</a> + (<var>1</var> &lt;&lt; <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>));</td></tr>
<tr><th id="6419">6419</th><td>        <i>/* Note that gen_pop_T0 uses a zero-extending load.  */</i></td></tr>
<tr><th id="6420">6420</th><td>        <a class="tu ref" href="#gen_op_jmp_v" title='gen_op_jmp_v' data-use='c' data-ref="gen_op_jmp_v">gen_op_jmp_v</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="6421">6421</th><td>        <a class="tu ref" href="#gen_bnd_jmp" title='gen_bnd_jmp' data-use='c' data-ref="gen_bnd_jmp">gen_bnd_jmp</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>);</td></tr>
<tr><th id="6422">6422</th><td>        <a class="tu ref" href="#gen_jr" title='gen_jr' data-use='c' data-ref="gen_jr">gen_jr</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="6423">6423</th><td>        <b>break</b>;</td></tr>
<tr><th id="6424">6424</th><td>    <b>case</b> <var>0xc3</var>: <i>/* ret */</i></td></tr>
<tr><th id="6425">6425</th><td>        <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a> = <a class="tu ref" href="#gen_pop_T0" title='gen_pop_T0' data-use='c' data-ref="gen_pop_T0">gen_pop_T0</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>);</td></tr>
<tr><th id="6426">6426</th><td>        <a class="tu ref" href="#gen_pop_update" title='gen_pop_update' data-use='c' data-ref="gen_pop_update">gen_pop_update</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>);</td></tr>
<tr><th id="6427">6427</th><td>        <i>/* Note that gen_pop_T0 uses a zero-extending load.  */</i></td></tr>
<tr><th id="6428">6428</th><td>        <a class="tu ref" href="#gen_op_jmp_v" title='gen_op_jmp_v' data-use='c' data-ref="gen_op_jmp_v">gen_op_jmp_v</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="6429">6429</th><td>        <a class="tu ref" href="#gen_bnd_jmp" title='gen_bnd_jmp' data-use='c' data-ref="gen_bnd_jmp">gen_bnd_jmp</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>);</td></tr>
<tr><th id="6430">6430</th><td>        <a class="tu ref" href="#gen_jr" title='gen_jr' data-use='c' data-ref="gen_jr">gen_jr</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="6431">6431</th><td>        <b>break</b>;</td></tr>
<tr><th id="6432">6432</th><td>    <b>case</b> <var>0xca</var>: <i>/* lret im */</i></td></tr>
<tr><th id="6433">6433</th><td>        <a class="local col2 ref" href="#1192val" title='val' data-ref="1192val">val</a> = <a class="ref" href="../../include/exec/cpu_ldst_template.h.html#150" title='cpu_ldsw_code' data-ref="cpu_ldsw_code">cpu_ldsw_code</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='r' data-ref="DisasContext::pc">pc</a>);</td></tr>
<tr><th id="6434">6434</th><td>        <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='w' data-ref="DisasContext::pc">pc</a> += <var>2</var>;</td></tr>
<tr><th id="6435">6435</th><td>    <dfn class="lbl" id="1237do_lret" data-ref="1237do_lret">do_lret</dfn>:</td></tr>
<tr><th id="6436">6436</th><td>        <b>if</b> (<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pe" title='DisasContext::pe' data-use='r' data-ref="DisasContext::pe">pe</a> &amp;&amp; !<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::vm86" title='DisasContext::vm86' data-use='r' data-ref="DisasContext::vm86">vm86</a>) {</td></tr>
<tr><th id="6437">6437</th><td>            <a class="tu ref" href="#gen_update_cc_op" title='gen_update_cc_op' data-use='c' data-ref="gen_update_cc_op">gen_update_cc_op</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>);</td></tr>
<tr><th id="6438">6438</th><td>            <a class="tu ref" href="#gen_jmp_im" title='gen_jmp_im' data-use='c' data-ref="gen_jmp_im">gen_jmp_im</a>(<a class="local col9 ref" href="#1179pc_start" title='pc_start' data-ref="1179pc_start">pc_start</a> - <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>);</td></tr>
<tr><th id="6439">6439</th><td>            <a class="ref" href="helper.h.html#44" title='gen_helper_lret_protected' data-ref="gen_helper_lret_protected">gen_helper_lret_protected</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="ref" href="../../tcg/tcg.h.html#tcg_const_i32" title='tcg_const_i32' data-ref="tcg_const_i32">tcg_const_i32</a>(<a class="local col5 ref" href="#1185dflag" title='dflag' data-ref="1185dflag">dflag</a> - <var>1</var>),</td></tr>
<tr><th id="6440">6440</th><td>                                      <a class="ref" href="../../tcg/tcg.h.html#tcg_const_i32" title='tcg_const_i32' data-ref="tcg_const_i32">tcg_const_i32</a>(<a class="local col2 ref" href="#1192val" title='val' data-ref="1192val">val</a>));</td></tr>
<tr><th id="6441">6441</th><td>        } <b>else</b> {</td></tr>
<tr><th id="6442">6442</th><td>            <a class="tu ref" href="#gen_stack_A0" title='gen_stack_A0' data-use='c' data-ref="gen_stack_A0">gen_stack_A0</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>);</td></tr>
<tr><th id="6443">6443</th><td>            <i>/* pop offset */</i></td></tr>
<tr><th id="6444">6444</th><td>            <a class="tu ref" href="#gen_op_ld_v" title='gen_op_ld_v' data-use='c' data-ref="gen_op_ld_v">gen_op_ld_v</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col5 ref" href="#1185dflag" title='dflag' data-ref="1185dflag">dflag</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>);</td></tr>
<tr><th id="6445">6445</th><td>            <i>/* NOTE: keeping EIP updated is not a problem in case of</i></td></tr>
<tr><th id="6446">6446</th><td><i>               exception */</i></td></tr>
<tr><th id="6447">6447</th><td>            <a class="tu ref" href="#gen_op_jmp_v" title='gen_op_jmp_v' data-use='c' data-ref="gen_op_jmp_v">gen_op_jmp_v</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="6448">6448</th><td>            <i>/* pop selector */</i></td></tr>
<tr><th id="6449">6449</th><td>            <a class="tu ref" href="#gen_add_A0_im" title='gen_add_A0_im' data-use='c' data-ref="gen_add_A0_im">gen_add_A0_im</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <var>1</var> &lt;&lt; <a class="local col5 ref" href="#1185dflag" title='dflag' data-ref="1185dflag">dflag</a>);</td></tr>
<tr><th id="6450">6450</th><td>            <a class="tu ref" href="#gen_op_ld_v" title='gen_op_ld_v' data-use='c' data-ref="gen_op_ld_v">gen_op_ld_v</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col5 ref" href="#1185dflag" title='dflag' data-ref="1185dflag">dflag</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>);</td></tr>
<tr><th id="6451">6451</th><td>            <a class="tu ref" href="#gen_op_movl_seg_T0_vm" title='gen_op_movl_seg_T0_vm' data-use='c' data-ref="gen_op_movl_seg_T0_vm">gen_op_movl_seg_T0_vm</a>(<a class="macro" href="cpu.h.html#78" title="1" data-ref="_M/R_CS">R_CS</a>);</td></tr>
<tr><th id="6452">6452</th><td>            <i>/* add stack offset */</i></td></tr>
<tr><th id="6453">6453</th><td>            <a class="tu ref" href="#gen_stack_update" title='gen_stack_update' data-use='c' data-ref="gen_stack_update">gen_stack_update</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col2 ref" href="#1192val" title='val' data-ref="1192val">val</a> + (<var>2</var> &lt;&lt; <a class="local col5 ref" href="#1185dflag" title='dflag' data-ref="1185dflag">dflag</a>));</td></tr>
<tr><th id="6454">6454</th><td>        }</td></tr>
<tr><th id="6455">6455</th><td>        <a class="tu ref" href="#gen_eob" title='gen_eob' data-use='c' data-ref="gen_eob">gen_eob</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>);</td></tr>
<tr><th id="6456">6456</th><td>        <b>break</b>;</td></tr>
<tr><th id="6457">6457</th><td>    <b>case</b> <var>0xcb</var>: <i>/* lret */</i></td></tr>
<tr><th id="6458">6458</th><td>        <a class="local col2 ref" href="#1192val" title='val' data-ref="1192val">val</a> = <var>0</var>;</td></tr>
<tr><th id="6459">6459</th><td>        <b>goto</b> <a class="lbl" href="#1237do_lret" data-ref="1237do_lret">do_lret</a>;</td></tr>
<tr><th id="6460">6460</th><td>    <b>case</b> <var>0xcf</var>: <i>/* iret */</i></td></tr>
<tr><th id="6461">6461</th><td>        <a class="tu ref" href="#gen_svm_check_intercept" title='gen_svm_check_intercept' data-use='c' data-ref="gen_svm_check_intercept">gen_svm_check_intercept</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col9 ref" href="#1179pc_start" title='pc_start' data-ref="1179pc_start">pc_start</a>, <a class="macro" href="svm.h.html#102" title="0x074" data-ref="_M/SVM_EXIT_IRET">SVM_EXIT_IRET</a>);</td></tr>
<tr><th id="6462">6462</th><td>        <b>if</b> (!<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pe" title='DisasContext::pe' data-use='r' data-ref="DisasContext::pe">pe</a>) {</td></tr>
<tr><th id="6463">6463</th><td>            <i>/* real mode */</i></td></tr>
<tr><th id="6464">6464</th><td>            <a class="ref" href="helper.h.html#42" title='gen_helper_iret_real' data-ref="gen_helper_iret_real">gen_helper_iret_real</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="ref" href="../../tcg/tcg.h.html#tcg_const_i32" title='tcg_const_i32' data-ref="tcg_const_i32">tcg_const_i32</a>(<a class="local col5 ref" href="#1185dflag" title='dflag' data-ref="1185dflag">dflag</a> - <var>1</var>));</td></tr>
<tr><th id="6465">6465</th><td>            <a class="tu ref" href="#set_cc_op" title='set_cc_op' data-use='c' data-ref="set_cc_op">set_cc_op</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="enum" href="cpu.h.html#CC_OP_EFLAGS" title='CC_OP_EFLAGS' data-ref="CC_OP_EFLAGS">CC_OP_EFLAGS</a>);</td></tr>
<tr><th id="6466">6466</th><td>        } <b>else</b> <b>if</b> (<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::vm86" title='DisasContext::vm86' data-use='r' data-ref="DisasContext::vm86">vm86</a>) {</td></tr>
<tr><th id="6467">6467</th><td>            <b>if</b> (<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::iopl" title='DisasContext::iopl' data-use='r' data-ref="DisasContext::iopl">iopl</a> != <var>3</var>) {</td></tr>
<tr><th id="6468">6468</th><td>                <a class="tu ref" href="#gen_exception" title='gen_exception' data-use='c' data-ref="gen_exception">gen_exception</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="macro" href="cpu.h.html#694" title="13" data-ref="_M/EXCP0D_GPF">EXCP0D_GPF</a>, <a class="local col9 ref" href="#1179pc_start" title='pc_start' data-ref="1179pc_start">pc_start</a> - <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>);</td></tr>
<tr><th id="6469">6469</th><td>            } <b>else</b> {</td></tr>
<tr><th id="6470">6470</th><td>                <a class="ref" href="helper.h.html#42" title='gen_helper_iret_real' data-ref="gen_helper_iret_real">gen_helper_iret_real</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="ref" href="../../tcg/tcg.h.html#tcg_const_i32" title='tcg_const_i32' data-ref="tcg_const_i32">tcg_const_i32</a>(<a class="local col5 ref" href="#1185dflag" title='dflag' data-ref="1185dflag">dflag</a> - <var>1</var>));</td></tr>
<tr><th id="6471">6471</th><td>                <a class="tu ref" href="#set_cc_op" title='set_cc_op' data-use='c' data-ref="set_cc_op">set_cc_op</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="enum" href="cpu.h.html#CC_OP_EFLAGS" title='CC_OP_EFLAGS' data-ref="CC_OP_EFLAGS">CC_OP_EFLAGS</a>);</td></tr>
<tr><th id="6472">6472</th><td>            }</td></tr>
<tr><th id="6473">6473</th><td>        } <b>else</b> {</td></tr>
<tr><th id="6474">6474</th><td>            <a class="ref" href="helper.h.html#43" title='gen_helper_iret_protected' data-ref="gen_helper_iret_protected">gen_helper_iret_protected</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="ref" href="../../tcg/tcg.h.html#tcg_const_i32" title='tcg_const_i32' data-ref="tcg_const_i32">tcg_const_i32</a>(<a class="local col5 ref" href="#1185dflag" title='dflag' data-ref="1185dflag">dflag</a> - <var>1</var>),</td></tr>
<tr><th id="6475">6475</th><td>                                      <a class="ref" href="../../tcg/tcg.h.html#tcg_const_i32" title='tcg_const_i32' data-ref="tcg_const_i32">tcg_const_i32</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='r' data-ref="DisasContext::pc">pc</a> - <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>));</td></tr>
<tr><th id="6476">6476</th><td>            <a class="tu ref" href="#set_cc_op" title='set_cc_op' data-use='c' data-ref="set_cc_op">set_cc_op</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="enum" href="cpu.h.html#CC_OP_EFLAGS" title='CC_OP_EFLAGS' data-ref="CC_OP_EFLAGS">CC_OP_EFLAGS</a>);</td></tr>
<tr><th id="6477">6477</th><td>        }</td></tr>
<tr><th id="6478">6478</th><td>        <a class="tu ref" href="#gen_eob" title='gen_eob' data-use='c' data-ref="gen_eob">gen_eob</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>);</td></tr>
<tr><th id="6479">6479</th><td>        <b>break</b>;</td></tr>
<tr><th id="6480">6480</th><td>    <b>case</b> <var>0xe8</var>: <i>/* call im */</i></td></tr>
<tr><th id="6481">6481</th><td>        {</td></tr>
<tr><th id="6482">6482</th><td>            <b>if</b> (<a class="local col5 ref" href="#1185dflag" title='dflag' data-ref="1185dflag">dflag</a> != <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_16" title='TCGMemOp::MO_16' data-ref="TCGMemOp::MO_16">MO_16</a>) {</td></tr>
<tr><th id="6483">6483</th><td>                <a class="local col4 ref" href="#1194tval" title='tval' data-ref="1194tval">tval</a> = (<a class="typedef" href="../../../include/stdint.h.html#int32_t" title='int32_t' data-type='int' data-ref="int32_t">int32_t</a>)<a class="tu ref" href="#insn_get" title='insn_get' data-use='c' data-ref="insn_get">insn_get</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_32" title='TCGMemOp::MO_32' data-ref="TCGMemOp::MO_32">MO_32</a>);</td></tr>
<tr><th id="6484">6484</th><td>            } <b>else</b> {</td></tr>
<tr><th id="6485">6485</th><td>                <a class="local col4 ref" href="#1194tval" title='tval' data-ref="1194tval">tval</a> = (<a class="typedef" href="../../../include/stdint.h.html#int16_t" title='int16_t' data-type='short' data-ref="int16_t">int16_t</a>)<a class="tu ref" href="#insn_get" title='insn_get' data-use='c' data-ref="insn_get">insn_get</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_16" title='TCGMemOp::MO_16' data-ref="TCGMemOp::MO_16">MO_16</a>);</td></tr>
<tr><th id="6486">6486</th><td>            }</td></tr>
<tr><th id="6487">6487</th><td>            <a class="local col3 ref" href="#1193next_eip" title='next_eip' data-ref="1193next_eip">next_eip</a> = <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='r' data-ref="DisasContext::pc">pc</a> - <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>;</td></tr>
<tr><th id="6488">6488</th><td>            <a class="local col4 ref" href="#1194tval" title='tval' data-ref="1194tval">tval</a> += <a class="local col3 ref" href="#1193next_eip" title='next_eip' data-ref="1193next_eip">next_eip</a>;</td></tr>
<tr><th id="6489">6489</th><td>            <b>if</b> (<a class="local col5 ref" href="#1185dflag" title='dflag' data-ref="1185dflag">dflag</a> == <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_16" title='TCGMemOp::MO_16' data-ref="TCGMemOp::MO_16">MO_16</a>) {</td></tr>
<tr><th id="6490">6490</th><td>                <a class="local col4 ref" href="#1194tval" title='tval' data-ref="1194tval">tval</a> &amp;= <var>0xffff</var>;</td></tr>
<tr><th id="6491">6491</th><td>            } <b>else</b> <b>if</b> (!<a class="macro" href="#43" title="((s)-&gt;code64)" data-ref="_M/CODE64">CODE64</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>)) {</td></tr>
<tr><th id="6492">6492</th><td>                <a class="local col4 ref" href="#1194tval" title='tval' data-ref="1194tval">tval</a> &amp;= <var>0xffffffff</var>;</td></tr>
<tr><th id="6493">6493</th><td>            }</td></tr>
<tr><th id="6494">6494</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#919" title="tcg_gen_movi_i64" data-ref="_M/tcg_gen_movi_tl">tcg_gen_movi_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="local col3 ref" href="#1193next_eip" title='next_eip' data-ref="1193next_eip">next_eip</a>);</td></tr>
<tr><th id="6495">6495</th><td>            <a class="tu ref" href="#gen_push_v" title='gen_push_v' data-use='c' data-ref="gen_push_v">gen_push_v</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="6496">6496</th><td>            <a class="tu ref" href="#gen_bnd_jmp" title='gen_bnd_jmp' data-use='c' data-ref="gen_bnd_jmp">gen_bnd_jmp</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>);</td></tr>
<tr><th id="6497">6497</th><td>            <a class="tu ref" href="#gen_jmp" title='gen_jmp' data-use='c' data-ref="gen_jmp">gen_jmp</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col4 ref" href="#1194tval" title='tval' data-ref="1194tval">tval</a>);</td></tr>
<tr><th id="6498">6498</th><td>        }</td></tr>
<tr><th id="6499">6499</th><td>        <b>break</b>;</td></tr>
<tr><th id="6500">6500</th><td>    <b>case</b> <var>0x9a</var>: <i>/* lcall im */</i></td></tr>
<tr><th id="6501">6501</th><td>        {</td></tr>
<tr><th id="6502">6502</th><td>            <em>unsigned</em> <em>int</em> <dfn class="local col8 decl" id="1238selector" title='selector' data-type='unsigned int' data-ref="1238selector">selector</dfn>, <dfn class="local col9 decl" id="1239offset" title='offset' data-type='unsigned int' data-ref="1239offset">offset</dfn>;</td></tr>
<tr><th id="6503">6503</th><td></td></tr>
<tr><th id="6504">6504</th><td>            <b>if</b> (<a class="macro" href="#43" title="((s)-&gt;code64)" data-ref="_M/CODE64">CODE64</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>))</td></tr>
<tr><th id="6505">6505</th><td>                <b>goto</b> <a class="lbl" href="#1198illegal_op" data-ref="1198illegal_op">illegal_op</a>;</td></tr>
<tr><th id="6506">6506</th><td>            <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a> = <a class="local col5 ref" href="#1185dflag" title='dflag' data-ref="1185dflag">dflag</a>;</td></tr>
<tr><th id="6507">6507</th><td>            <a class="local col9 ref" href="#1239offset" title='offset' data-ref="1239offset">offset</a> = <a class="tu ref" href="#insn_get" title='insn_get' data-use='c' data-ref="insn_get">insn_get</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>);</td></tr>
<tr><th id="6508">6508</th><td>            <a class="local col8 ref" href="#1238selector" title='selector' data-ref="1238selector">selector</a> = <a class="tu ref" href="#insn_get" title='insn_get' data-use='c' data-ref="insn_get">insn_get</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_16" title='TCGMemOp::MO_16' data-ref="TCGMemOp::MO_16">MO_16</a>);</td></tr>
<tr><th id="6509">6509</th><td></td></tr>
<tr><th id="6510">6510</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#919" title="tcg_gen_movi_i64" data-ref="_M/tcg_gen_movi_tl">tcg_gen_movi_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="local col8 ref" href="#1238selector" title='selector' data-ref="1238selector">selector</a>);</td></tr>
<tr><th id="6511">6511</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#919" title="tcg_gen_movi_i64" data-ref="_M/tcg_gen_movi_tl">tcg_gen_movi_tl</a>(<a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>, <a class="local col9 ref" href="#1239offset" title='offset' data-ref="1239offset">offset</a>);</td></tr>
<tr><th id="6512">6512</th><td>        }</td></tr>
<tr><th id="6513">6513</th><td>        <b>goto</b> <a class="lbl" href="#1214do_lcall" data-ref="1214do_lcall">do_lcall</a>;</td></tr>
<tr><th id="6514">6514</th><td>    <b>case</b> <var>0xe9</var>: <i>/* jmp im */</i></td></tr>
<tr><th id="6515">6515</th><td>        <b>if</b> (<a class="local col5 ref" href="#1185dflag" title='dflag' data-ref="1185dflag">dflag</a> != <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_16" title='TCGMemOp::MO_16' data-ref="TCGMemOp::MO_16">MO_16</a>) {</td></tr>
<tr><th id="6516">6516</th><td>            <a class="local col4 ref" href="#1194tval" title='tval' data-ref="1194tval">tval</a> = (<a class="typedef" href="../../../include/stdint.h.html#int32_t" title='int32_t' data-type='int' data-ref="int32_t">int32_t</a>)<a class="tu ref" href="#insn_get" title='insn_get' data-use='c' data-ref="insn_get">insn_get</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_32" title='TCGMemOp::MO_32' data-ref="TCGMemOp::MO_32">MO_32</a>);</td></tr>
<tr><th id="6517">6517</th><td>        } <b>else</b> {</td></tr>
<tr><th id="6518">6518</th><td>            <a class="local col4 ref" href="#1194tval" title='tval' data-ref="1194tval">tval</a> = (<a class="typedef" href="../../../include/stdint.h.html#int16_t" title='int16_t' data-type='short' data-ref="int16_t">int16_t</a>)<a class="tu ref" href="#insn_get" title='insn_get' data-use='c' data-ref="insn_get">insn_get</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_16" title='TCGMemOp::MO_16' data-ref="TCGMemOp::MO_16">MO_16</a>);</td></tr>
<tr><th id="6519">6519</th><td>        }</td></tr>
<tr><th id="6520">6520</th><td>        <a class="local col4 ref" href="#1194tval" title='tval' data-ref="1194tval">tval</a> += <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='r' data-ref="DisasContext::pc">pc</a> - <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>;</td></tr>
<tr><th id="6521">6521</th><td>        <b>if</b> (<a class="local col5 ref" href="#1185dflag" title='dflag' data-ref="1185dflag">dflag</a> == <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_16" title='TCGMemOp::MO_16' data-ref="TCGMemOp::MO_16">MO_16</a>) {</td></tr>
<tr><th id="6522">6522</th><td>            <a class="local col4 ref" href="#1194tval" title='tval' data-ref="1194tval">tval</a> &amp;= <var>0xffff</var>;</td></tr>
<tr><th id="6523">6523</th><td>        } <b>else</b> <b>if</b> (!<a class="macro" href="#43" title="((s)-&gt;code64)" data-ref="_M/CODE64">CODE64</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>)) {</td></tr>
<tr><th id="6524">6524</th><td>            <a class="local col4 ref" href="#1194tval" title='tval' data-ref="1194tval">tval</a> &amp;= <var>0xffffffff</var>;</td></tr>
<tr><th id="6525">6525</th><td>        }</td></tr>
<tr><th id="6526">6526</th><td>        <a class="tu ref" href="#gen_bnd_jmp" title='gen_bnd_jmp' data-use='c' data-ref="gen_bnd_jmp">gen_bnd_jmp</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>);</td></tr>
<tr><th id="6527">6527</th><td>        <a class="tu ref" href="#gen_jmp" title='gen_jmp' data-use='c' data-ref="gen_jmp">gen_jmp</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col4 ref" href="#1194tval" title='tval' data-ref="1194tval">tval</a>);</td></tr>
<tr><th id="6528">6528</th><td>        <b>break</b>;</td></tr>
<tr><th id="6529">6529</th><td>    <b>case</b> <var>0xea</var>: <i>/* ljmp im */</i></td></tr>
<tr><th id="6530">6530</th><td>        {</td></tr>
<tr><th id="6531">6531</th><td>            <em>unsigned</em> <em>int</em> <dfn class="local col0 decl" id="1240selector" title='selector' data-type='unsigned int' data-ref="1240selector">selector</dfn>, <dfn class="local col1 decl" id="1241offset" title='offset' data-type='unsigned int' data-ref="1241offset">offset</dfn>;</td></tr>
<tr><th id="6532">6532</th><td></td></tr>
<tr><th id="6533">6533</th><td>            <b>if</b> (<a class="macro" href="#43" title="((s)-&gt;code64)" data-ref="_M/CODE64">CODE64</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>))</td></tr>
<tr><th id="6534">6534</th><td>                <b>goto</b> <a class="lbl" href="#1198illegal_op" data-ref="1198illegal_op">illegal_op</a>;</td></tr>
<tr><th id="6535">6535</th><td>            <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a> = <a class="local col5 ref" href="#1185dflag" title='dflag' data-ref="1185dflag">dflag</a>;</td></tr>
<tr><th id="6536">6536</th><td>            <a class="local col1 ref" href="#1241offset" title='offset' data-ref="1241offset">offset</a> = <a class="tu ref" href="#insn_get" title='insn_get' data-use='c' data-ref="insn_get">insn_get</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>);</td></tr>
<tr><th id="6537">6537</th><td>            <a class="local col0 ref" href="#1240selector" title='selector' data-ref="1240selector">selector</a> = <a class="tu ref" href="#insn_get" title='insn_get' data-use='c' data-ref="insn_get">insn_get</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_16" title='TCGMemOp::MO_16' data-ref="TCGMemOp::MO_16">MO_16</a>);</td></tr>
<tr><th id="6538">6538</th><td></td></tr>
<tr><th id="6539">6539</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#919" title="tcg_gen_movi_i64" data-ref="_M/tcg_gen_movi_tl">tcg_gen_movi_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="local col0 ref" href="#1240selector" title='selector' data-ref="1240selector">selector</a>);</td></tr>
<tr><th id="6540">6540</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#919" title="tcg_gen_movi_i64" data-ref="_M/tcg_gen_movi_tl">tcg_gen_movi_tl</a>(<a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>, <a class="local col1 ref" href="#1241offset" title='offset' data-ref="1241offset">offset</a>);</td></tr>
<tr><th id="6541">6541</th><td>        }</td></tr>
<tr><th id="6542">6542</th><td>        <b>goto</b> <a class="lbl" href="#1215do_ljmp" data-ref="1215do_ljmp">do_ljmp</a>;</td></tr>
<tr><th id="6543">6543</th><td>    <b>case</b> <var>0xeb</var>: <i>/* jmp Jb */</i></td></tr>
<tr><th id="6544">6544</th><td>        <a class="local col4 ref" href="#1194tval" title='tval' data-ref="1194tval">tval</a> = (<a class="typedef" href="../../../include/stdint.h.html#int8_t" title='int8_t' data-type='signed char' data-ref="int8_t">int8_t</a>)<a class="tu ref" href="#insn_get" title='insn_get' data-use='c' data-ref="insn_get">insn_get</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_8" title='TCGMemOp::MO_8' data-ref="TCGMemOp::MO_8">MO_8</a>);</td></tr>
<tr><th id="6545">6545</th><td>        <a class="local col4 ref" href="#1194tval" title='tval' data-ref="1194tval">tval</a> += <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='r' data-ref="DisasContext::pc">pc</a> - <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>;</td></tr>
<tr><th id="6546">6546</th><td>        <b>if</b> (<a class="local col5 ref" href="#1185dflag" title='dflag' data-ref="1185dflag">dflag</a> == <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_16" title='TCGMemOp::MO_16' data-ref="TCGMemOp::MO_16">MO_16</a>) {</td></tr>
<tr><th id="6547">6547</th><td>            <a class="local col4 ref" href="#1194tval" title='tval' data-ref="1194tval">tval</a> &amp;= <var>0xffff</var>;</td></tr>
<tr><th id="6548">6548</th><td>        }</td></tr>
<tr><th id="6549">6549</th><td>        <a class="tu ref" href="#gen_jmp" title='gen_jmp' data-use='c' data-ref="gen_jmp">gen_jmp</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col4 ref" href="#1194tval" title='tval' data-ref="1194tval">tval</a>);</td></tr>
<tr><th id="6550">6550</th><td>        <b>break</b>;</td></tr>
<tr><th id="6551">6551</th><td>    <b>case</b> <var>0x70</var> ... <var>0x7f</var>: <i>/* jcc Jb */</i></td></tr>
<tr><th id="6552">6552</th><td>        <a class="local col4 ref" href="#1194tval" title='tval' data-ref="1194tval">tval</a> = (<a class="typedef" href="../../../include/stdint.h.html#int8_t" title='int8_t' data-type='signed char' data-ref="int8_t">int8_t</a>)<a class="tu ref" href="#insn_get" title='insn_get' data-use='c' data-ref="insn_get">insn_get</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_8" title='TCGMemOp::MO_8' data-ref="TCGMemOp::MO_8">MO_8</a>);</td></tr>
<tr><th id="6553">6553</th><td>        <b>goto</b> <a class="lbl" href="#1242do_jcc" data-ref="1242do_jcc">do_jcc</a>;</td></tr>
<tr><th id="6554">6554</th><td>    <b>case</b> <var>0x180</var> ... <var>0x18f</var>: <i>/* jcc Jv */</i></td></tr>
<tr><th id="6555">6555</th><td>        <b>if</b> (<a class="local col5 ref" href="#1185dflag" title='dflag' data-ref="1185dflag">dflag</a> != <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_16" title='TCGMemOp::MO_16' data-ref="TCGMemOp::MO_16">MO_16</a>) {</td></tr>
<tr><th id="6556">6556</th><td>            <a class="local col4 ref" href="#1194tval" title='tval' data-ref="1194tval">tval</a> = (<a class="typedef" href="../../../include/stdint.h.html#int32_t" title='int32_t' data-type='int' data-ref="int32_t">int32_t</a>)<a class="tu ref" href="#insn_get" title='insn_get' data-use='c' data-ref="insn_get">insn_get</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_32" title='TCGMemOp::MO_32' data-ref="TCGMemOp::MO_32">MO_32</a>);</td></tr>
<tr><th id="6557">6557</th><td>        } <b>else</b> {</td></tr>
<tr><th id="6558">6558</th><td>            <a class="local col4 ref" href="#1194tval" title='tval' data-ref="1194tval">tval</a> = (<a class="typedef" href="../../../include/stdint.h.html#int16_t" title='int16_t' data-type='short' data-ref="int16_t">int16_t</a>)<a class="tu ref" href="#insn_get" title='insn_get' data-use='c' data-ref="insn_get">insn_get</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_16" title='TCGMemOp::MO_16' data-ref="TCGMemOp::MO_16">MO_16</a>);</td></tr>
<tr><th id="6559">6559</th><td>        }</td></tr>
<tr><th id="6560">6560</th><td>    <dfn class="lbl" id="1242do_jcc" data-ref="1242do_jcc">do_jcc</dfn>:</td></tr>
<tr><th id="6561">6561</th><td>        <a class="local col3 ref" href="#1193next_eip" title='next_eip' data-ref="1193next_eip">next_eip</a> = <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='r' data-ref="DisasContext::pc">pc</a> - <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>;</td></tr>
<tr><th id="6562">6562</th><td>        <a class="local col4 ref" href="#1194tval" title='tval' data-ref="1194tval">tval</a> += <a class="local col3 ref" href="#1193next_eip" title='next_eip' data-ref="1193next_eip">next_eip</a>;</td></tr>
<tr><th id="6563">6563</th><td>        <b>if</b> (<a class="local col5 ref" href="#1185dflag" title='dflag' data-ref="1185dflag">dflag</a> == <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_16" title='TCGMemOp::MO_16' data-ref="TCGMemOp::MO_16">MO_16</a>) {</td></tr>
<tr><th id="6564">6564</th><td>            <a class="local col4 ref" href="#1194tval" title='tval' data-ref="1194tval">tval</a> &amp;= <var>0xffff</var>;</td></tr>
<tr><th id="6565">6565</th><td>        }</td></tr>
<tr><th id="6566">6566</th><td>        <a class="tu ref" href="#gen_bnd_jmp" title='gen_bnd_jmp' data-use='c' data-ref="gen_bnd_jmp">gen_bnd_jmp</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>);</td></tr>
<tr><th id="6567">6567</th><td>        <a class="tu ref" href="#gen_jcc" title='gen_jcc' data-use='c' data-ref="gen_jcc">gen_jcc</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col0 ref" href="#1180b" title='b' data-ref="1180b">b</a>, <a class="local col4 ref" href="#1194tval" title='tval' data-ref="1194tval">tval</a>, <a class="local col3 ref" href="#1193next_eip" title='next_eip' data-ref="1193next_eip">next_eip</a>);</td></tr>
<tr><th id="6568">6568</th><td>        <b>break</b>;</td></tr>
<tr><th id="6569">6569</th><td></td></tr>
<tr><th id="6570">6570</th><td>    <b>case</b> <var>0x190</var> ... <var>0x19f</var>: <i>/* setcc Gv */</i></td></tr>
<tr><th id="6571">6571</th><td>        <a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> = <a class="ref" href="../../include/exec/cpu_ldst_template.h.html#112" title='cpu_ldub_code' data-ref="cpu_ldub_code">cpu_ldub_code</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='w' data-ref="DisasContext::pc">pc</a>++);</td></tr>
<tr><th id="6572">6572</th><td>        <a class="tu ref" href="#gen_setcc1" title='gen_setcc1' data-use='c' data-ref="gen_setcc1">gen_setcc1</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col0 ref" href="#1180b" title='b' data-ref="1180b">b</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="6573">6573</th><td>        <a class="tu ref" href="#gen_ldst_modrm" title='gen_ldst_modrm' data-use='c' data-ref="gen_ldst_modrm">gen_ldst_modrm</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a>, <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_8" title='TCGMemOp::MO_8' data-ref="TCGMemOp::MO_8">MO_8</a>, <a class="enum" href="#OR_TMP0" title='OR_TMP0' data-ref="OR_TMP0">OR_TMP0</a>, <var>1</var>);</td></tr>
<tr><th id="6574">6574</th><td>        <b>break</b>;</td></tr>
<tr><th id="6575">6575</th><td>    <b>case</b> <var>0x140</var> ... <var>0x14f</var>: <i>/* cmov Gv, Ev */</i></td></tr>
<tr><th id="6576">6576</th><td>        <b>if</b> (!(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cpuid_features" title='DisasContext::cpuid_features' data-use='r' data-ref="DisasContext::cpuid_features">cpuid_features</a> &amp; <a class="macro" href="cpu.h.html#486" title="(1U &lt;&lt; 15)" data-ref="_M/CPUID_CMOV">CPUID_CMOV</a>)) {</td></tr>
<tr><th id="6577">6577</th><td>            <b>goto</b> <a class="lbl" href="#1198illegal_op" data-ref="1198illegal_op">illegal_op</a>;</td></tr>
<tr><th id="6578">6578</th><td>        }</td></tr>
<tr><th id="6579">6579</th><td>        <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a> = <a class="local col5 ref" href="#1185dflag" title='dflag' data-ref="1185dflag">dflag</a>;</td></tr>
<tr><th id="6580">6580</th><td>        <a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> = <a class="ref" href="../../include/exec/cpu_ldst_template.h.html#112" title='cpu_ldub_code' data-ref="cpu_ldub_code">cpu_ldub_code</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='w' data-ref="DisasContext::pc">pc</a>++);</td></tr>
<tr><th id="6581">6581</th><td>        <a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a> = ((<a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> &gt;&gt; <var>3</var>) &amp; <var>7</var>) | <a class="local col6 ref" href="#1196rex_r" title='rex_r' data-ref="1196rex_r">rex_r</a>;</td></tr>
<tr><th id="6582">6582</th><td>        <a class="tu ref" href="#gen_cmovcc1" title='gen_cmovcc1' data-use='c' data-ref="gen_cmovcc1">gen_cmovcc1</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="local col0 ref" href="#1180b" title='b' data-ref="1180b">b</a>, <a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a>, <a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a>);</td></tr>
<tr><th id="6583">6583</th><td>        <b>break</b>;</td></tr>
<tr><th id="6584">6584</th><td></td></tr>
<tr><th id="6585">6585</th><td>        <i>/************************/</i></td></tr>
<tr><th id="6586">6586</th><td>        <i>/* flags */</i></td></tr>
<tr><th id="6587">6587</th><td>    <b>case</b> <var>0x9c</var>: <i>/* pushf */</i></td></tr>
<tr><th id="6588">6588</th><td>        <a class="tu ref" href="#gen_svm_check_intercept" title='gen_svm_check_intercept' data-use='c' data-ref="gen_svm_check_intercept">gen_svm_check_intercept</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col9 ref" href="#1179pc_start" title='pc_start' data-ref="1179pc_start">pc_start</a>, <a class="macro" href="svm.h.html#98" title="0x070" data-ref="_M/SVM_EXIT_PUSHF">SVM_EXIT_PUSHF</a>);</td></tr>
<tr><th id="6589">6589</th><td>        <b>if</b> (<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::vm86" title='DisasContext::vm86' data-use='r' data-ref="DisasContext::vm86">vm86</a> &amp;&amp; <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::iopl" title='DisasContext::iopl' data-use='r' data-ref="DisasContext::iopl">iopl</a> != <var>3</var>) {</td></tr>
<tr><th id="6590">6590</th><td>            <a class="tu ref" href="#gen_exception" title='gen_exception' data-use='c' data-ref="gen_exception">gen_exception</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="macro" href="cpu.h.html#694" title="13" data-ref="_M/EXCP0D_GPF">EXCP0D_GPF</a>, <a class="local col9 ref" href="#1179pc_start" title='pc_start' data-ref="1179pc_start">pc_start</a> - <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>);</td></tr>
<tr><th id="6591">6591</th><td>        } <b>else</b> {</td></tr>
<tr><th id="6592">6592</th><td>            <a class="tu ref" href="#gen_update_cc_op" title='gen_update_cc_op' data-use='c' data-ref="gen_update_cc_op">gen_update_cc_op</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>);</td></tr>
<tr><th id="6593">6593</th><td>            <a class="ref" href="helper.h.html#5" title='gen_helper_read_eflags' data-ref="gen_helper_read_eflags">gen_helper_read_eflags</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>);</td></tr>
<tr><th id="6594">6594</th><td>            <a class="tu ref" href="#gen_push_v" title='gen_push_v' data-use='c' data-ref="gen_push_v">gen_push_v</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="6595">6595</th><td>        }</td></tr>
<tr><th id="6596">6596</th><td>        <b>break</b>;</td></tr>
<tr><th id="6597">6597</th><td>    <b>case</b> <var>0x9d</var>: <i>/* popf */</i></td></tr>
<tr><th id="6598">6598</th><td>        <a class="tu ref" href="#gen_svm_check_intercept" title='gen_svm_check_intercept' data-use='c' data-ref="gen_svm_check_intercept">gen_svm_check_intercept</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col9 ref" href="#1179pc_start" title='pc_start' data-ref="1179pc_start">pc_start</a>, <a class="macro" href="svm.h.html#99" title="0x071" data-ref="_M/SVM_EXIT_POPF">SVM_EXIT_POPF</a>);</td></tr>
<tr><th id="6599">6599</th><td>        <b>if</b> (<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::vm86" title='DisasContext::vm86' data-use='r' data-ref="DisasContext::vm86">vm86</a> &amp;&amp; <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::iopl" title='DisasContext::iopl' data-use='r' data-ref="DisasContext::iopl">iopl</a> != <var>3</var>) {</td></tr>
<tr><th id="6600">6600</th><td>            <a class="tu ref" href="#gen_exception" title='gen_exception' data-use='c' data-ref="gen_exception">gen_exception</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="macro" href="cpu.h.html#694" title="13" data-ref="_M/EXCP0D_GPF">EXCP0D_GPF</a>, <a class="local col9 ref" href="#1179pc_start" title='pc_start' data-ref="1179pc_start">pc_start</a> - <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>);</td></tr>
<tr><th id="6601">6601</th><td>        } <b>else</b> {</td></tr>
<tr><th id="6602">6602</th><td>            <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a> = <a class="tu ref" href="#gen_pop_T0" title='gen_pop_T0' data-use='c' data-ref="gen_pop_T0">gen_pop_T0</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>);</td></tr>
<tr><th id="6603">6603</th><td>            <b>if</b> (<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cpl" title='DisasContext::cpl' data-use='r' data-ref="DisasContext::cpl">cpl</a> == <var>0</var>) {</td></tr>
<tr><th id="6604">6604</th><td>                <b>if</b> (<a class="local col5 ref" href="#1185dflag" title='dflag' data-ref="1185dflag">dflag</a> != <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_16" title='TCGMemOp::MO_16' data-ref="TCGMemOp::MO_16">MO_16</a>) {</td></tr>
<tr><th id="6605">6605</th><td>                    <a class="ref" href="helper.h.html#4" title='gen_helper_write_eflags' data-ref="gen_helper_write_eflags">gen_helper_write_eflags</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>,</td></tr>
<tr><th id="6606">6606</th><td>                                            <a class="ref" href="../../tcg/tcg.h.html#tcg_const_i32" title='tcg_const_i32' data-ref="tcg_const_i32">tcg_const_i32</a>((<a class="macro" href="cpu.h.html#120" title="0x00000100" data-ref="_M/TF_MASK">TF_MASK</a> | <a class="macro" href="cpu.h.html#127" title="0x00040000" data-ref="_M/AC_MASK">AC_MASK</a> |</td></tr>
<tr><th id="6607">6607</th><td>                                                           <a class="macro" href="cpu.h.html#130" title="0x00200000" data-ref="_M/ID_MASK">ID_MASK</a> | <a class="macro" href="cpu.h.html#124" title="0x00004000" data-ref="_M/NT_MASK">NT_MASK</a> |</td></tr>
<tr><th id="6608">6608</th><td>                                                           <a class="macro" href="cpu.h.html#121" title="0x00000200" data-ref="_M/IF_MASK">IF_MASK</a> |</td></tr>
<tr><th id="6609">6609</th><td>                                                           <a class="macro" href="cpu.h.html#123" title="0x00003000" data-ref="_M/IOPL_MASK">IOPL_MASK</a>)));</td></tr>
<tr><th id="6610">6610</th><td>                } <b>else</b> {</td></tr>
<tr><th id="6611">6611</th><td>                    <a class="ref" href="helper.h.html#4" title='gen_helper_write_eflags' data-ref="gen_helper_write_eflags">gen_helper_write_eflags</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>,</td></tr>
<tr><th id="6612">6612</th><td>                                            <a class="ref" href="../../tcg/tcg.h.html#tcg_const_i32" title='tcg_const_i32' data-ref="tcg_const_i32">tcg_const_i32</a>((<a class="macro" href="cpu.h.html#120" title="0x00000100" data-ref="_M/TF_MASK">TF_MASK</a> | <a class="macro" href="cpu.h.html#127" title="0x00040000" data-ref="_M/AC_MASK">AC_MASK</a> |</td></tr>
<tr><th id="6613">6613</th><td>                                                           <a class="macro" href="cpu.h.html#130" title="0x00200000" data-ref="_M/ID_MASK">ID_MASK</a> | <a class="macro" href="cpu.h.html#124" title="0x00004000" data-ref="_M/NT_MASK">NT_MASK</a> |</td></tr>
<tr><th id="6614">6614</th><td>                                                           <a class="macro" href="cpu.h.html#121" title="0x00000200" data-ref="_M/IF_MASK">IF_MASK</a> | <a class="macro" href="cpu.h.html#123" title="0x00003000" data-ref="_M/IOPL_MASK">IOPL_MASK</a>)</td></tr>
<tr><th id="6615">6615</th><td>                                                          &amp; <var>0xffff</var>));</td></tr>
<tr><th id="6616">6616</th><td>                }</td></tr>
<tr><th id="6617">6617</th><td>            } <b>else</b> {</td></tr>
<tr><th id="6618">6618</th><td>                <b>if</b> (<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cpl" title='DisasContext::cpl' data-use='r' data-ref="DisasContext::cpl">cpl</a> &lt;= <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::iopl" title='DisasContext::iopl' data-use='r' data-ref="DisasContext::iopl">iopl</a>) {</td></tr>
<tr><th id="6619">6619</th><td>                    <b>if</b> (<a class="local col5 ref" href="#1185dflag" title='dflag' data-ref="1185dflag">dflag</a> != <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_16" title='TCGMemOp::MO_16' data-ref="TCGMemOp::MO_16">MO_16</a>) {</td></tr>
<tr><th id="6620">6620</th><td>                        <a class="ref" href="helper.h.html#4" title='gen_helper_write_eflags' data-ref="gen_helper_write_eflags">gen_helper_write_eflags</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>,</td></tr>
<tr><th id="6621">6621</th><td>                                                <a class="ref" href="../../tcg/tcg.h.html#tcg_const_i32" title='tcg_const_i32' data-ref="tcg_const_i32">tcg_const_i32</a>((<a class="macro" href="cpu.h.html#120" title="0x00000100" data-ref="_M/TF_MASK">TF_MASK</a> |</td></tr>
<tr><th id="6622">6622</th><td>                                                               <a class="macro" href="cpu.h.html#127" title="0x00040000" data-ref="_M/AC_MASK">AC_MASK</a> |</td></tr>
<tr><th id="6623">6623</th><td>                                                               <a class="macro" href="cpu.h.html#130" title="0x00200000" data-ref="_M/ID_MASK">ID_MASK</a> |</td></tr>
<tr><th id="6624">6624</th><td>                                                               <a class="macro" href="cpu.h.html#124" title="0x00004000" data-ref="_M/NT_MASK">NT_MASK</a> |</td></tr>
<tr><th id="6625">6625</th><td>                                                               <a class="macro" href="cpu.h.html#121" title="0x00000200" data-ref="_M/IF_MASK">IF_MASK</a>)));</td></tr>
<tr><th id="6626">6626</th><td>                    } <b>else</b> {</td></tr>
<tr><th id="6627">6627</th><td>                        <a class="ref" href="helper.h.html#4" title='gen_helper_write_eflags' data-ref="gen_helper_write_eflags">gen_helper_write_eflags</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>,</td></tr>
<tr><th id="6628">6628</th><td>                                                <a class="ref" href="../../tcg/tcg.h.html#tcg_const_i32" title='tcg_const_i32' data-ref="tcg_const_i32">tcg_const_i32</a>((<a class="macro" href="cpu.h.html#120" title="0x00000100" data-ref="_M/TF_MASK">TF_MASK</a> |</td></tr>
<tr><th id="6629">6629</th><td>                                                               <a class="macro" href="cpu.h.html#127" title="0x00040000" data-ref="_M/AC_MASK">AC_MASK</a> |</td></tr>
<tr><th id="6630">6630</th><td>                                                               <a class="macro" href="cpu.h.html#130" title="0x00200000" data-ref="_M/ID_MASK">ID_MASK</a> |</td></tr>
<tr><th id="6631">6631</th><td>                                                               <a class="macro" href="cpu.h.html#124" title="0x00004000" data-ref="_M/NT_MASK">NT_MASK</a> |</td></tr>
<tr><th id="6632">6632</th><td>                                                               <a class="macro" href="cpu.h.html#121" title="0x00000200" data-ref="_M/IF_MASK">IF_MASK</a>)</td></tr>
<tr><th id="6633">6633</th><td>                                                              &amp; <var>0xffff</var>));</td></tr>
<tr><th id="6634">6634</th><td>                    }</td></tr>
<tr><th id="6635">6635</th><td>                } <b>else</b> {</td></tr>
<tr><th id="6636">6636</th><td>                    <b>if</b> (<a class="local col5 ref" href="#1185dflag" title='dflag' data-ref="1185dflag">dflag</a> != <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_16" title='TCGMemOp::MO_16' data-ref="TCGMemOp::MO_16">MO_16</a>) {</td></tr>
<tr><th id="6637">6637</th><td>                        <a class="ref" href="helper.h.html#4" title='gen_helper_write_eflags' data-ref="gen_helper_write_eflags">gen_helper_write_eflags</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>,</td></tr>
<tr><th id="6638">6638</th><td>                                           <a class="ref" href="../../tcg/tcg.h.html#tcg_const_i32" title='tcg_const_i32' data-ref="tcg_const_i32">tcg_const_i32</a>((<a class="macro" href="cpu.h.html#120" title="0x00000100" data-ref="_M/TF_MASK">TF_MASK</a> | <a class="macro" href="cpu.h.html#127" title="0x00040000" data-ref="_M/AC_MASK">AC_MASK</a> |</td></tr>
<tr><th id="6639">6639</th><td>                                                          <a class="macro" href="cpu.h.html#130" title="0x00200000" data-ref="_M/ID_MASK">ID_MASK</a> | <a class="macro" href="cpu.h.html#124" title="0x00004000" data-ref="_M/NT_MASK">NT_MASK</a>)));</td></tr>
<tr><th id="6640">6640</th><td>                    } <b>else</b> {</td></tr>
<tr><th id="6641">6641</th><td>                        <a class="ref" href="helper.h.html#4" title='gen_helper_write_eflags' data-ref="gen_helper_write_eflags">gen_helper_write_eflags</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>,</td></tr>
<tr><th id="6642">6642</th><td>                                           <a class="ref" href="../../tcg/tcg.h.html#tcg_const_i32" title='tcg_const_i32' data-ref="tcg_const_i32">tcg_const_i32</a>((<a class="macro" href="cpu.h.html#120" title="0x00000100" data-ref="_M/TF_MASK">TF_MASK</a> | <a class="macro" href="cpu.h.html#127" title="0x00040000" data-ref="_M/AC_MASK">AC_MASK</a> |</td></tr>
<tr><th id="6643">6643</th><td>                                                          <a class="macro" href="cpu.h.html#130" title="0x00200000" data-ref="_M/ID_MASK">ID_MASK</a> | <a class="macro" href="cpu.h.html#124" title="0x00004000" data-ref="_M/NT_MASK">NT_MASK</a>)</td></tr>
<tr><th id="6644">6644</th><td>                                                         &amp; <var>0xffff</var>));</td></tr>
<tr><th id="6645">6645</th><td>                    }</td></tr>
<tr><th id="6646">6646</th><td>                }</td></tr>
<tr><th id="6647">6647</th><td>            }</td></tr>
<tr><th id="6648">6648</th><td>            <a class="tu ref" href="#gen_pop_update" title='gen_pop_update' data-use='c' data-ref="gen_pop_update">gen_pop_update</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>);</td></tr>
<tr><th id="6649">6649</th><td>            <a class="tu ref" href="#set_cc_op" title='set_cc_op' data-use='c' data-ref="set_cc_op">set_cc_op</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="enum" href="cpu.h.html#CC_OP_EFLAGS" title='CC_OP_EFLAGS' data-ref="CC_OP_EFLAGS">CC_OP_EFLAGS</a>);</td></tr>
<tr><th id="6650">6650</th><td>            <i>/* abort translation because TF/AC flag may change */</i></td></tr>
<tr><th id="6651">6651</th><td>            <a class="tu ref" href="#gen_jmp_im" title='gen_jmp_im' data-use='c' data-ref="gen_jmp_im">gen_jmp_im</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='r' data-ref="DisasContext::pc">pc</a> - <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>);</td></tr>
<tr><th id="6652">6652</th><td>            <a class="tu ref" href="#gen_eob" title='gen_eob' data-use='c' data-ref="gen_eob">gen_eob</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>);</td></tr>
<tr><th id="6653">6653</th><td>        }</td></tr>
<tr><th id="6654">6654</th><td>        <b>break</b>;</td></tr>
<tr><th id="6655">6655</th><td>    <b>case</b> <var>0x9e</var>: <i>/* sahf */</i></td></tr>
<tr><th id="6656">6656</th><td>        <b>if</b> (<a class="macro" href="#43" title="((s)-&gt;code64)" data-ref="_M/CODE64">CODE64</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>) &amp;&amp; !(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cpuid_ext3_features" title='DisasContext::cpuid_ext3_features' data-use='r' data-ref="DisasContext::cpuid_ext3_features">cpuid_ext3_features</a> &amp; <a class="macro" href="cpu.h.html#574" title="(1U &lt;&lt; 0)" data-ref="_M/CPUID_EXT3_LAHF_LM">CPUID_EXT3_LAHF_LM</a>))</td></tr>
<tr><th id="6657">6657</th><td>            <b>goto</b> <a class="lbl" href="#1198illegal_op" data-ref="1198illegal_op">illegal_op</a>;</td></tr>
<tr><th id="6658">6658</th><td>        <a class="tu ref" href="#gen_op_mov_v_reg" title='gen_op_mov_v_reg' data-use='c' data-ref="gen_op_mov_v_reg">gen_op_mov_v_reg</a>(<a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_8" title='TCGMemOp::MO_8' data-ref="TCGMemOp::MO_8">MO_8</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="macro" href="cpu.h.html#72" title="4" data-ref="_M/R_AH">R_AH</a>);</td></tr>
<tr><th id="6659">6659</th><td>        <a class="tu ref" href="#gen_compute_eflags" title='gen_compute_eflags' data-use='c' data-ref="gen_compute_eflags">gen_compute_eflags</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>);</td></tr>
<tr><th id="6660">6660</th><td>        <a class="macro" href="../../tcg/tcg-op.h.html#939" title="tcg_gen_andi_i64" data-ref="_M/tcg_gen_andi_tl">tcg_gen_andi_tl</a>(<a class="tu ref" href="#cpu_cc_src" title='cpu_cc_src' data-use='r' data-ref="cpu_cc_src">cpu_cc_src</a>, <a class="tu ref" href="#cpu_cc_src" title='cpu_cc_src' data-use='r' data-ref="cpu_cc_src">cpu_cc_src</a>, <a class="macro" href="cpu.h.html#114" title="0x0800" data-ref="_M/CC_O">CC_O</a>);</td></tr>
<tr><th id="6661">6661</th><td>        <a class="macro" href="../../tcg/tcg-op.h.html#939" title="tcg_gen_andi_i64" data-ref="_M/tcg_gen_andi_tl">tcg_gen_andi_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="macro" href="cpu.h.html#113" title="0x0080" data-ref="_M/CC_S">CC_S</a> | <a class="macro" href="cpu.h.html#112" title="0x0040" data-ref="_M/CC_Z">CC_Z</a> | <a class="macro" href="cpu.h.html#111" title="0x0010" data-ref="_M/CC_A">CC_A</a> | <a class="macro" href="cpu.h.html#110" title="0x0004" data-ref="_M/CC_P">CC_P</a> | <a class="macro" href="cpu.h.html#109" title="0x0001" data-ref="_M/CC_C">CC_C</a>);</td></tr>
<tr><th id="6662">6662</th><td>        <a class="macro" href="../../tcg/tcg-op.h.html#940" title="tcg_gen_or_i64" data-ref="_M/tcg_gen_or_tl">tcg_gen_or_tl</a>(<a class="tu ref" href="#cpu_cc_src" title='cpu_cc_src' data-use='r' data-ref="cpu_cc_src">cpu_cc_src</a>, <a class="tu ref" href="#cpu_cc_src" title='cpu_cc_src' data-use='r' data-ref="cpu_cc_src">cpu_cc_src</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="6663">6663</th><td>        <b>break</b>;</td></tr>
<tr><th id="6664">6664</th><td>    <b>case</b> <var>0x9f</var>: <i>/* lahf */</i></td></tr>
<tr><th id="6665">6665</th><td>        <b>if</b> (<a class="macro" href="#43" title="((s)-&gt;code64)" data-ref="_M/CODE64">CODE64</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>) &amp;&amp; !(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cpuid_ext3_features" title='DisasContext::cpuid_ext3_features' data-use='r' data-ref="DisasContext::cpuid_ext3_features">cpuid_ext3_features</a> &amp; <a class="macro" href="cpu.h.html#574" title="(1U &lt;&lt; 0)" data-ref="_M/CPUID_EXT3_LAHF_LM">CPUID_EXT3_LAHF_LM</a>))</td></tr>
<tr><th id="6666">6666</th><td>            <b>goto</b> <a class="lbl" href="#1198illegal_op" data-ref="1198illegal_op">illegal_op</a>;</td></tr>
<tr><th id="6667">6667</th><td>        <a class="tu ref" href="#gen_compute_eflags" title='gen_compute_eflags' data-use='c' data-ref="gen_compute_eflags">gen_compute_eflags</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>);</td></tr>
<tr><th id="6668">6668</th><td>        <i>/* Note: gen_compute_eflags() only gives the condition codes */</i></td></tr>
<tr><th id="6669">6669</th><td>        <a class="macro" href="../../tcg/tcg-op.h.html#941" title="tcg_gen_ori_i64" data-ref="_M/tcg_gen_ori_tl">tcg_gen_ori_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_cc_src" title='cpu_cc_src' data-use='r' data-ref="cpu_cc_src">cpu_cc_src</a>, <var>0x02</var>);</td></tr>
<tr><th id="6670">6670</th><td>        <a class="tu ref" href="#gen_op_mov_reg_v" title='gen_op_mov_reg_v' data-use='c' data-ref="gen_op_mov_reg_v">gen_op_mov_reg_v</a>(<a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_8" title='TCGMemOp::MO_8' data-ref="TCGMemOp::MO_8">MO_8</a>, <a class="macro" href="cpu.h.html#72" title="4" data-ref="_M/R_AH">R_AH</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="6671">6671</th><td>        <b>break</b>;</td></tr>
<tr><th id="6672">6672</th><td>    <b>case</b> <var>0xf5</var>: <i>/* cmc */</i></td></tr>
<tr><th id="6673">6673</th><td>        <a class="tu ref" href="#gen_compute_eflags" title='gen_compute_eflags' data-use='c' data-ref="gen_compute_eflags">gen_compute_eflags</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>);</td></tr>
<tr><th id="6674">6674</th><td>        <a class="macro" href="../../tcg/tcg-op.h.html#943" title="tcg_gen_xori_i64" data-ref="_M/tcg_gen_xori_tl">tcg_gen_xori_tl</a>(<a class="tu ref" href="#cpu_cc_src" title='cpu_cc_src' data-use='r' data-ref="cpu_cc_src">cpu_cc_src</a>, <a class="tu ref" href="#cpu_cc_src" title='cpu_cc_src' data-use='r' data-ref="cpu_cc_src">cpu_cc_src</a>, <a class="macro" href="cpu.h.html#109" title="0x0001" data-ref="_M/CC_C">CC_C</a>);</td></tr>
<tr><th id="6675">6675</th><td>        <b>break</b>;</td></tr>
<tr><th id="6676">6676</th><td>    <b>case</b> <var>0xf8</var>: <i>/* clc */</i></td></tr>
<tr><th id="6677">6677</th><td>        <a class="tu ref" href="#gen_compute_eflags" title='gen_compute_eflags' data-use='c' data-ref="gen_compute_eflags">gen_compute_eflags</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>);</td></tr>
<tr><th id="6678">6678</th><td>        <a class="macro" href="../../tcg/tcg-op.h.html#939" title="tcg_gen_andi_i64" data-ref="_M/tcg_gen_andi_tl">tcg_gen_andi_tl</a>(<a class="tu ref" href="#cpu_cc_src" title='cpu_cc_src' data-use='r' data-ref="cpu_cc_src">cpu_cc_src</a>, <a class="tu ref" href="#cpu_cc_src" title='cpu_cc_src' data-use='r' data-ref="cpu_cc_src">cpu_cc_src</a>, ~<a class="macro" href="cpu.h.html#109" title="0x0001" data-ref="_M/CC_C">CC_C</a>);</td></tr>
<tr><th id="6679">6679</th><td>        <b>break</b>;</td></tr>
<tr><th id="6680">6680</th><td>    <b>case</b> <var>0xf9</var>: <i>/* stc */</i></td></tr>
<tr><th id="6681">6681</th><td>        <a class="tu ref" href="#gen_compute_eflags" title='gen_compute_eflags' data-use='c' data-ref="gen_compute_eflags">gen_compute_eflags</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>);</td></tr>
<tr><th id="6682">6682</th><td>        <a class="macro" href="../../tcg/tcg-op.h.html#941" title="tcg_gen_ori_i64" data-ref="_M/tcg_gen_ori_tl">tcg_gen_ori_tl</a>(<a class="tu ref" href="#cpu_cc_src" title='cpu_cc_src' data-use='r' data-ref="cpu_cc_src">cpu_cc_src</a>, <a class="tu ref" href="#cpu_cc_src" title='cpu_cc_src' data-use='r' data-ref="cpu_cc_src">cpu_cc_src</a>, <a class="macro" href="cpu.h.html#109" title="0x0001" data-ref="_M/CC_C">CC_C</a>);</td></tr>
<tr><th id="6683">6683</th><td>        <b>break</b>;</td></tr>
<tr><th id="6684">6684</th><td>    <b>case</b> <var>0xfc</var>: <i>/* cld */</i></td></tr>
<tr><th id="6685">6685</th><td>        <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_movi_i32" title='tcg_gen_movi_i32' data-ref="tcg_gen_movi_i32">tcg_gen_movi_i32</a>(<a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <var>1</var>);</td></tr>
<tr><th id="6686">6686</th><td>        <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_st_i32" title='tcg_gen_st_i32' data-ref="tcg_gen_st_i32">tcg_gen_st_i32</a>(<a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <span class="macro" title="__builtin_offsetof(CPUX86State, df)" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>, df));</td></tr>
<tr><th id="6687">6687</th><td>        <b>break</b>;</td></tr>
<tr><th id="6688">6688</th><td>    <b>case</b> <var>0xfd</var>: <i>/* std */</i></td></tr>
<tr><th id="6689">6689</th><td>        <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_movi_i32" title='tcg_gen_movi_i32' data-ref="tcg_gen_movi_i32">tcg_gen_movi_i32</a>(<a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, -<var>1</var>);</td></tr>
<tr><th id="6690">6690</th><td>        <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_st_i32" title='tcg_gen_st_i32' data-ref="tcg_gen_st_i32">tcg_gen_st_i32</a>(<a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <span class="macro" title="__builtin_offsetof(CPUX86State, df)" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>, df));</td></tr>
<tr><th id="6691">6691</th><td>        <b>break</b>;</td></tr>
<tr><th id="6692">6692</th><td></td></tr>
<tr><th id="6693">6693</th><td>        <i>/************************/</i></td></tr>
<tr><th id="6694">6694</th><td>        <i>/* bit operations */</i></td></tr>
<tr><th id="6695">6695</th><td>    <b>case</b> <var>0x1ba</var>: <i>/* bt/bts/btr/btc Gv, im */</i></td></tr>
<tr><th id="6696">6696</th><td>        <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a> = <a class="local col5 ref" href="#1185dflag" title='dflag' data-ref="1185dflag">dflag</a>;</td></tr>
<tr><th id="6697">6697</th><td>        <a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> = <a class="ref" href="../../include/exec/cpu_ldst_template.h.html#112" title='cpu_ldub_code' data-ref="cpu_ldub_code">cpu_ldub_code</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='w' data-ref="DisasContext::pc">pc</a>++);</td></tr>
<tr><th id="6698">6698</th><td>        <a class="local col0 ref" href="#1190op" title='op' data-ref="1190op">op</a> = (<a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> &gt;&gt; <var>3</var>) &amp; <var>7</var>;</td></tr>
<tr><th id="6699">6699</th><td>        <a class="local col9 ref" href="#1189mod" title='mod' data-ref="1189mod">mod</a> = (<a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> &gt;&gt; <var>6</var>) &amp; <var>3</var>;</td></tr>
<tr><th id="6700">6700</th><td>        <a class="local col8 ref" href="#1188rm" title='rm' data-ref="1188rm">rm</a> = (<a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> &amp; <var>7</var>) | <a class="macro" href="#45" title="((s)-&gt;rex_b)" data-ref="_M/REX_B">REX_B</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>);</td></tr>
<tr><th id="6701">6701</th><td>        <b>if</b> (<a class="local col9 ref" href="#1189mod" title='mod' data-ref="1189mod">mod</a> != <var>3</var>) {</td></tr>
<tr><th id="6702">6702</th><td>            <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::rip_offset" title='DisasContext::rip_offset' data-use='w' data-ref="DisasContext::rip_offset">rip_offset</a> = <var>1</var>;</td></tr>
<tr><th id="6703">6703</th><td>            <a class="tu ref" href="#gen_lea_modrm" title='gen_lea_modrm' data-use='c' data-ref="gen_lea_modrm">gen_lea_modrm</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a>);</td></tr>
<tr><th id="6704">6704</th><td>            <b>if</b> (!(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::prefix" title='DisasContext::prefix' data-use='r' data-ref="DisasContext::prefix">prefix</a> &amp; <a class="macro" href="#37" title="0x04" data-ref="_M/PREFIX_LOCK">PREFIX_LOCK</a>)) {</td></tr>
<tr><th id="6705">6705</th><td>                <a class="tu ref" href="#gen_op_ld_v" title='gen_op_ld_v' data-use='c' data-ref="gen_op_ld_v">gen_op_ld_v</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>);</td></tr>
<tr><th id="6706">6706</th><td>            }</td></tr>
<tr><th id="6707">6707</th><td>        } <b>else</b> {</td></tr>
<tr><th id="6708">6708</th><td>            <a class="tu ref" href="#gen_op_mov_v_reg" title='gen_op_mov_v_reg' data-use='c' data-ref="gen_op_mov_v_reg">gen_op_mov_v_reg</a>(<a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="local col8 ref" href="#1188rm" title='rm' data-ref="1188rm">rm</a>);</td></tr>
<tr><th id="6709">6709</th><td>        }</td></tr>
<tr><th id="6710">6710</th><td>        <i>/* load shift */</i></td></tr>
<tr><th id="6711">6711</th><td>        <a class="local col2 ref" href="#1192val" title='val' data-ref="1192val">val</a> = <a class="ref" href="../../include/exec/cpu_ldst_template.h.html#112" title='cpu_ldub_code' data-ref="cpu_ldub_code">cpu_ldub_code</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='w' data-ref="DisasContext::pc">pc</a>++);</td></tr>
<tr><th id="6712">6712</th><td>        <a class="macro" href="../../tcg/tcg-op.h.html#919" title="tcg_gen_movi_i64" data-ref="_M/tcg_gen_movi_tl">tcg_gen_movi_tl</a>(<a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>, <a class="local col2 ref" href="#1192val" title='val' data-ref="1192val">val</a>);</td></tr>
<tr><th id="6713">6713</th><td>        <b>if</b> (<a class="local col0 ref" href="#1190op" title='op' data-ref="1190op">op</a> &lt; <var>4</var>)</td></tr>
<tr><th id="6714">6714</th><td>            <b>goto</b> <a class="lbl" href="#1202unknown_op" data-ref="1202unknown_op">unknown_op</a>;</td></tr>
<tr><th id="6715">6715</th><td>        <a class="local col0 ref" href="#1190op" title='op' data-ref="1190op">op</a> -= <var>4</var>;</td></tr>
<tr><th id="6716">6716</th><td>        <b>goto</b> <a class="lbl" href="#1243bt_op" data-ref="1243bt_op">bt_op</a>;</td></tr>
<tr><th id="6717">6717</th><td>    <b>case</b> <var>0x1a3</var>: <i>/* bt Gv, Ev */</i></td></tr>
<tr><th id="6718">6718</th><td>        <a class="local col0 ref" href="#1190op" title='op' data-ref="1190op">op</a> = <var>0</var>;</td></tr>
<tr><th id="6719">6719</th><td>        <b>goto</b> <a class="lbl" href="#1244do_btx" data-ref="1244do_btx">do_btx</a>;</td></tr>
<tr><th id="6720">6720</th><td>    <b>case</b> <var>0x1ab</var>: <i>/* bts */</i></td></tr>
<tr><th id="6721">6721</th><td>        <a class="local col0 ref" href="#1190op" title='op' data-ref="1190op">op</a> = <var>1</var>;</td></tr>
<tr><th id="6722">6722</th><td>        <b>goto</b> <a class="lbl" href="#1244do_btx" data-ref="1244do_btx">do_btx</a>;</td></tr>
<tr><th id="6723">6723</th><td>    <b>case</b> <var>0x1b3</var>: <i>/* btr */</i></td></tr>
<tr><th id="6724">6724</th><td>        <a class="local col0 ref" href="#1190op" title='op' data-ref="1190op">op</a> = <var>2</var>;</td></tr>
<tr><th id="6725">6725</th><td>        <b>goto</b> <a class="lbl" href="#1244do_btx" data-ref="1244do_btx">do_btx</a>;</td></tr>
<tr><th id="6726">6726</th><td>    <b>case</b> <var>0x1bb</var>: <i>/* btc */</i></td></tr>
<tr><th id="6727">6727</th><td>        <a class="local col0 ref" href="#1190op" title='op' data-ref="1190op">op</a> = <var>3</var>;</td></tr>
<tr><th id="6728">6728</th><td>    <dfn class="lbl" id="1244do_btx" data-ref="1244do_btx">do_btx</dfn>:</td></tr>
<tr><th id="6729">6729</th><td>        <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a> = <a class="local col5 ref" href="#1185dflag" title='dflag' data-ref="1185dflag">dflag</a>;</td></tr>
<tr><th id="6730">6730</th><td>        <a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> = <a class="ref" href="../../include/exec/cpu_ldst_template.h.html#112" title='cpu_ldub_code' data-ref="cpu_ldub_code">cpu_ldub_code</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='w' data-ref="DisasContext::pc">pc</a>++);</td></tr>
<tr><th id="6731">6731</th><td>        <a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a> = ((<a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> &gt;&gt; <var>3</var>) &amp; <var>7</var>) | <a class="local col6 ref" href="#1196rex_r" title='rex_r' data-ref="1196rex_r">rex_r</a>;</td></tr>
<tr><th id="6732">6732</th><td>        <a class="local col9 ref" href="#1189mod" title='mod' data-ref="1189mod">mod</a> = (<a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> &gt;&gt; <var>6</var>) &amp; <var>3</var>;</td></tr>
<tr><th id="6733">6733</th><td>        <a class="local col8 ref" href="#1188rm" title='rm' data-ref="1188rm">rm</a> = (<a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> &amp; <var>7</var>) | <a class="macro" href="#45" title="((s)-&gt;rex_b)" data-ref="_M/REX_B">REX_B</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>);</td></tr>
<tr><th id="6734">6734</th><td>        <a class="tu ref" href="#gen_op_mov_v_reg" title='gen_op_mov_v_reg' data-use='c' data-ref="gen_op_mov_v_reg">gen_op_mov_v_reg</a>(<a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_32" title='TCGMemOp::MO_32' data-ref="TCGMemOp::MO_32">MO_32</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>, <a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a>);</td></tr>
<tr><th id="6735">6735</th><td>        <b>if</b> (<a class="local col9 ref" href="#1189mod" title='mod' data-ref="1189mod">mod</a> != <var>3</var>) {</td></tr>
<tr><th id="6736">6736</th><td>            <a class="typedef" href="#AddressParts" title='AddressParts' data-type='struct AddressParts' data-ref="AddressParts">AddressParts</a> <dfn class="local col5 decl" id="1245a" title='a' data-type='AddressParts' data-ref="1245a">a</dfn> = <a class="tu ref" href="#gen_lea_modrm_0" title='gen_lea_modrm_0' data-use='c' data-ref="gen_lea_modrm_0">gen_lea_modrm_0</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a>);</td></tr>
<tr><th id="6737">6737</th><td>            <i>/* specific case: we need to add a displacement */</i></td></tr>
<tr><th id="6738">6738</th><td>            <a class="tu ref" href="#gen_exts" title='gen_exts' data-use='c' data-ref="gen_exts">gen_exts</a>(<a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>);</td></tr>
<tr><th id="6739">6739</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#950" title="tcg_gen_sari_i64" data-ref="_M/tcg_gen_sari_tl">tcg_gen_sari_tl</a>(<a class="tu ref" href="#cpu_tmp0" title='cpu_tmp0' data-use='r' data-ref="cpu_tmp0">cpu_tmp0</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>, <var>3</var> + <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>);</td></tr>
<tr><th id="6740">6740</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#946" title="tcg_gen_shli_i64" data-ref="_M/tcg_gen_shli_tl">tcg_gen_shli_tl</a>(<a class="tu ref" href="#cpu_tmp0" title='cpu_tmp0' data-use='r' data-ref="cpu_tmp0">cpu_tmp0</a>, <a class="tu ref" href="#cpu_tmp0" title='cpu_tmp0' data-use='r' data-ref="cpu_tmp0">cpu_tmp0</a>, <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>);</td></tr>
<tr><th id="6741">6741</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#932" title="tcg_gen_add_i64" data-ref="_M/tcg_gen_add_tl">tcg_gen_add_tl</a>(<a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>, <a class="tu ref" href="#gen_lea_modrm_1" title='gen_lea_modrm_1' data-use='c' data-ref="gen_lea_modrm_1">gen_lea_modrm_1</a>(<a class="local col5 ref" href="#1245a" title='a' data-ref="1245a">a</a>), <a class="tu ref" href="#cpu_tmp0" title='cpu_tmp0' data-use='r' data-ref="cpu_tmp0">cpu_tmp0</a>);</td></tr>
<tr><th id="6742">6742</th><td>            <a class="tu ref" href="#gen_lea_v_seg" title='gen_lea_v_seg' data-use='c' data-ref="gen_lea_v_seg">gen_lea_v_seg</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::aflag" title='DisasContext::aflag' data-use='r' data-ref="DisasContext::aflag">aflag</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>, <a class="local col5 ref" href="#1245a" title='a' data-ref="1245a">a</a>.<a class="tu ref" href="#AddressParts::def_seg" title='AddressParts::def_seg' data-use='r' data-ref="AddressParts::def_seg">def_seg</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::override" title='DisasContext::override' data-use='r' data-ref="DisasContext::override">override</a>);</td></tr>
<tr><th id="6743">6743</th><td>            <b>if</b> (!(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::prefix" title='DisasContext::prefix' data-use='r' data-ref="DisasContext::prefix">prefix</a> &amp; <a class="macro" href="#37" title="0x04" data-ref="_M/PREFIX_LOCK">PREFIX_LOCK</a>)) {</td></tr>
<tr><th id="6744">6744</th><td>                <a class="tu ref" href="#gen_op_ld_v" title='gen_op_ld_v' data-use='c' data-ref="gen_op_ld_v">gen_op_ld_v</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>);</td></tr>
<tr><th id="6745">6745</th><td>            }</td></tr>
<tr><th id="6746">6746</th><td>        } <b>else</b> {</td></tr>
<tr><th id="6747">6747</th><td>            <a class="tu ref" href="#gen_op_mov_v_reg" title='gen_op_mov_v_reg' data-use='c' data-ref="gen_op_mov_v_reg">gen_op_mov_v_reg</a>(<a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="local col8 ref" href="#1188rm" title='rm' data-ref="1188rm">rm</a>);</td></tr>
<tr><th id="6748">6748</th><td>        }</td></tr>
<tr><th id="6749">6749</th><td>    <dfn class="lbl" id="1243bt_op" data-ref="1243bt_op">bt_op</dfn>:</td></tr>
<tr><th id="6750">6750</th><td>        <a class="macro" href="../../tcg/tcg-op.h.html#939" title="tcg_gen_andi_i64" data-ref="_M/tcg_gen_andi_tl">tcg_gen_andi_tl</a>(<a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>, (<var>1</var> &lt;&lt; (<var>3</var> + <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>)) - <var>1</var>);</td></tr>
<tr><th id="6751">6751</th><td>        <a class="macro" href="../../tcg/tcg-op.h.html#919" title="tcg_gen_movi_i64" data-ref="_M/tcg_gen_movi_tl">tcg_gen_movi_tl</a>(<a class="tu ref" href="#cpu_tmp0" title='cpu_tmp0' data-use='r' data-ref="cpu_tmp0">cpu_tmp0</a>, <var>1</var>);</td></tr>
<tr><th id="6752">6752</th><td>        <a class="macro" href="../../tcg/tcg-op.h.html#945" title="tcg_gen_shl_i64" data-ref="_M/tcg_gen_shl_tl">tcg_gen_shl_tl</a>(<a class="tu ref" href="#cpu_tmp0" title='cpu_tmp0' data-use='r' data-ref="cpu_tmp0">cpu_tmp0</a>, <a class="tu ref" href="#cpu_tmp0" title='cpu_tmp0' data-use='r' data-ref="cpu_tmp0">cpu_tmp0</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>);</td></tr>
<tr><th id="6753">6753</th><td>        <b>if</b> (<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::prefix" title='DisasContext::prefix' data-use='r' data-ref="DisasContext::prefix">prefix</a> &amp; <a class="macro" href="#37" title="0x04" data-ref="_M/PREFIX_LOCK">PREFIX_LOCK</a>) {</td></tr>
<tr><th id="6754">6754</th><td>            <b>switch</b> (<a class="local col0 ref" href="#1190op" title='op' data-ref="1190op">op</a>) {</td></tr>
<tr><th id="6755">6755</th><td>            <b>case</b> <var>0</var>: <i>/* bt */</i></td></tr>
<tr><th id="6756">6756</th><td>                <i>/* Needs no atomic ops; we surpressed the normal</i></td></tr>
<tr><th id="6757">6757</th><td><i>                   memory load for LOCK above so do it now.  */</i></td></tr>
<tr><th id="6758">6758</th><td>                <a class="tu ref" href="#gen_op_ld_v" title='gen_op_ld_v' data-use='c' data-ref="gen_op_ld_v">gen_op_ld_v</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>);</td></tr>
<tr><th id="6759">6759</th><td>                <b>break</b>;</td></tr>
<tr><th id="6760">6760</th><td>            <b>case</b> <var>1</var>: <i>/* bts */</i></td></tr>
<tr><th id="6761">6761</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#1010" title="tcg_gen_atomic_fetch_or_i64" data-ref="_M/tcg_gen_atomic_fetch_or_tl">tcg_gen_atomic_fetch_or_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>, <a class="tu ref" href="#cpu_tmp0" title='cpu_tmp0' data-use='r' data-ref="cpu_tmp0">cpu_tmp0</a>,</td></tr>
<tr><th id="6762">6762</th><td>                                           <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::mem_index" title='DisasContext::mem_index' data-use='r' data-ref="DisasContext::mem_index">mem_index</a>, <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a> | <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_LE" title='TCGMemOp::MO_LE' data-ref="TCGMemOp::MO_LE">MO_LE</a>);</td></tr>
<tr><th id="6763">6763</th><td>                <b>break</b>;</td></tr>
<tr><th id="6764">6764</th><td>            <b>case</b> <var>2</var>: <i>/* btr */</i></td></tr>
<tr><th id="6765">6765</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#944" title="tcg_gen_not_i64" data-ref="_M/tcg_gen_not_tl">tcg_gen_not_tl</a>(<a class="tu ref" href="#cpu_tmp0" title='cpu_tmp0' data-use='r' data-ref="cpu_tmp0">cpu_tmp0</a>, <a class="tu ref" href="#cpu_tmp0" title='cpu_tmp0' data-use='r' data-ref="cpu_tmp0">cpu_tmp0</a>);</td></tr>
<tr><th id="6766">6766</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#1009" title="tcg_gen_atomic_fetch_and_i64" data-ref="_M/tcg_gen_atomic_fetch_and_tl">tcg_gen_atomic_fetch_and_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>, <a class="tu ref" href="#cpu_tmp0" title='cpu_tmp0' data-use='r' data-ref="cpu_tmp0">cpu_tmp0</a>,</td></tr>
<tr><th id="6767">6767</th><td>                                            <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::mem_index" title='DisasContext::mem_index' data-use='r' data-ref="DisasContext::mem_index">mem_index</a>, <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a> | <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_LE" title='TCGMemOp::MO_LE' data-ref="TCGMemOp::MO_LE">MO_LE</a>);</td></tr>
<tr><th id="6768">6768</th><td>                <b>break</b>;</td></tr>
<tr><th id="6769">6769</th><td>            <b>default</b>:</td></tr>
<tr><th id="6770">6770</th><td>            <b>case</b> <var>3</var>: <i>/* btc */</i></td></tr>
<tr><th id="6771">6771</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#1011" title="tcg_gen_atomic_fetch_xor_i64" data-ref="_M/tcg_gen_atomic_fetch_xor_tl">tcg_gen_atomic_fetch_xor_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>, <a class="tu ref" href="#cpu_tmp0" title='cpu_tmp0' data-use='r' data-ref="cpu_tmp0">cpu_tmp0</a>,</td></tr>
<tr><th id="6772">6772</th><td>                                            <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::mem_index" title='DisasContext::mem_index' data-use='r' data-ref="DisasContext::mem_index">mem_index</a>, <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a> | <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_LE" title='TCGMemOp::MO_LE' data-ref="TCGMemOp::MO_LE">MO_LE</a>);</td></tr>
<tr><th id="6773">6773</th><td>                <b>break</b>;</td></tr>
<tr><th id="6774">6774</th><td>            }</td></tr>
<tr><th id="6775">6775</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#947" title="tcg_gen_shr_i64" data-ref="_M/tcg_gen_shr_tl">tcg_gen_shr_tl</a>(<a class="tu ref" href="#cpu_tmp4" title='cpu_tmp4' data-use='r' data-ref="cpu_tmp4">cpu_tmp4</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>);</td></tr>
<tr><th id="6776">6776</th><td>        } <b>else</b> {</td></tr>
<tr><th id="6777">6777</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#947" title="tcg_gen_shr_i64" data-ref="_M/tcg_gen_shr_tl">tcg_gen_shr_tl</a>(<a class="tu ref" href="#cpu_tmp4" title='cpu_tmp4' data-use='r' data-ref="cpu_tmp4">cpu_tmp4</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>);</td></tr>
<tr><th id="6778">6778</th><td>            <b>switch</b> (<a class="local col0 ref" href="#1190op" title='op' data-ref="1190op">op</a>) {</td></tr>
<tr><th id="6779">6779</th><td>            <b>case</b> <var>0</var>: <i>/* bt */</i></td></tr>
<tr><th id="6780">6780</th><td>                <i>/* Data already loaded; nothing to do.  */</i></td></tr>
<tr><th id="6781">6781</th><td>                <b>break</b>;</td></tr>
<tr><th id="6782">6782</th><td>            <b>case</b> <var>1</var>: <i>/* bts */</i></td></tr>
<tr><th id="6783">6783</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#940" title="tcg_gen_or_i64" data-ref="_M/tcg_gen_or_tl">tcg_gen_or_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_tmp0" title='cpu_tmp0' data-use='r' data-ref="cpu_tmp0">cpu_tmp0</a>);</td></tr>
<tr><th id="6784">6784</th><td>                <b>break</b>;</td></tr>
<tr><th id="6785">6785</th><td>            <b>case</b> <var>2</var>: <i>/* btr */</i></td></tr>
<tr><th id="6786">6786</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#979" title="tcg_gen_andc_i64" data-ref="_M/tcg_gen_andc_tl">tcg_gen_andc_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_tmp0" title='cpu_tmp0' data-use='r' data-ref="cpu_tmp0">cpu_tmp0</a>);</td></tr>
<tr><th id="6787">6787</th><td>                <b>break</b>;</td></tr>
<tr><th id="6788">6788</th><td>            <b>default</b>:</td></tr>
<tr><th id="6789">6789</th><td>            <b>case</b> <var>3</var>: <i>/* btc */</i></td></tr>
<tr><th id="6790">6790</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#942" title="tcg_gen_xor_i64" data-ref="_M/tcg_gen_xor_tl">tcg_gen_xor_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_tmp0" title='cpu_tmp0' data-use='r' data-ref="cpu_tmp0">cpu_tmp0</a>);</td></tr>
<tr><th id="6791">6791</th><td>                <b>break</b>;</td></tr>
<tr><th id="6792">6792</th><td>            }</td></tr>
<tr><th id="6793">6793</th><td>            <b>if</b> (<a class="local col0 ref" href="#1190op" title='op' data-ref="1190op">op</a> != <var>0</var>) {</td></tr>
<tr><th id="6794">6794</th><td>                <b>if</b> (<a class="local col9 ref" href="#1189mod" title='mod' data-ref="1189mod">mod</a> != <var>3</var>) {</td></tr>
<tr><th id="6795">6795</th><td>                    <a class="tu ref" href="#gen_op_st_v" title='gen_op_st_v' data-use='c' data-ref="gen_op_st_v">gen_op_st_v</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>);</td></tr>
<tr><th id="6796">6796</th><td>                } <b>else</b> {</td></tr>
<tr><th id="6797">6797</th><td>                    <a class="tu ref" href="#gen_op_mov_reg_v" title='gen_op_mov_reg_v' data-use='c' data-ref="gen_op_mov_reg_v">gen_op_mov_reg_v</a>(<a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="local col8 ref" href="#1188rm" title='rm' data-ref="1188rm">rm</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="6798">6798</th><td>                }</td></tr>
<tr><th id="6799">6799</th><td>            }</td></tr>
<tr><th id="6800">6800</th><td>        }</td></tr>
<tr><th id="6801">6801</th><td></td></tr>
<tr><th id="6802">6802</th><td>        <i>/* Delay all CC updates until after the store above.  Note that</i></td></tr>
<tr><th id="6803">6803</th><td><i>           C is the result of the test, Z is unchanged, and the others</i></td></tr>
<tr><th id="6804">6804</th><td><i>           are all undefined.  */</i></td></tr>
<tr><th id="6805">6805</th><td>        <b>switch</b> (<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cc_op" title='DisasContext::cc_op' data-use='r' data-ref="DisasContext::cc_op">cc_op</a>) {</td></tr>
<tr><th id="6806">6806</th><td>        <b>case</b> <a class="enum" href="cpu.h.html#CC_OP_MULB" title='CC_OP_MULB' data-ref="CC_OP_MULB">CC_OP_MULB</a> ... <a class="enum" href="cpu.h.html#CC_OP_MULQ" title='CC_OP_MULQ' data-ref="CC_OP_MULQ">CC_OP_MULQ</a>:</td></tr>
<tr><th id="6807">6807</th><td>        <b>case</b> <a class="enum" href="cpu.h.html#CC_OP_ADDB" title='CC_OP_ADDB' data-ref="CC_OP_ADDB">CC_OP_ADDB</a> ... <a class="enum" href="cpu.h.html#CC_OP_ADDQ" title='CC_OP_ADDQ' data-ref="CC_OP_ADDQ">CC_OP_ADDQ</a>:</td></tr>
<tr><th id="6808">6808</th><td>        <b>case</b> <a class="enum" href="cpu.h.html#CC_OP_ADCB" title='CC_OP_ADCB' data-ref="CC_OP_ADCB">CC_OP_ADCB</a> ... <a class="enum" href="cpu.h.html#CC_OP_ADCQ" title='CC_OP_ADCQ' data-ref="CC_OP_ADCQ">CC_OP_ADCQ</a>:</td></tr>
<tr><th id="6809">6809</th><td>        <b>case</b> <a class="enum" href="cpu.h.html#CC_OP_SUBB" title='CC_OP_SUBB' data-ref="CC_OP_SUBB">CC_OP_SUBB</a> ... <a class="enum" href="cpu.h.html#CC_OP_SUBQ" title='CC_OP_SUBQ' data-ref="CC_OP_SUBQ">CC_OP_SUBQ</a>:</td></tr>
<tr><th id="6810">6810</th><td>        <b>case</b> <a class="enum" href="cpu.h.html#CC_OP_SBBB" title='CC_OP_SBBB' data-ref="CC_OP_SBBB">CC_OP_SBBB</a> ... <a class="enum" href="cpu.h.html#CC_OP_SBBQ" title='CC_OP_SBBQ' data-ref="CC_OP_SBBQ">CC_OP_SBBQ</a>:</td></tr>
<tr><th id="6811">6811</th><td>        <b>case</b> <a class="enum" href="cpu.h.html#CC_OP_LOGICB" title='CC_OP_LOGICB' data-ref="CC_OP_LOGICB">CC_OP_LOGICB</a> ... <a class="enum" href="cpu.h.html#CC_OP_LOGICQ" title='CC_OP_LOGICQ' data-ref="CC_OP_LOGICQ">CC_OP_LOGICQ</a>:</td></tr>
<tr><th id="6812">6812</th><td>        <b>case</b> <a class="enum" href="cpu.h.html#CC_OP_INCB" title='CC_OP_INCB' data-ref="CC_OP_INCB">CC_OP_INCB</a> ... <a class="enum" href="cpu.h.html#CC_OP_INCQ" title='CC_OP_INCQ' data-ref="CC_OP_INCQ">CC_OP_INCQ</a>:</td></tr>
<tr><th id="6813">6813</th><td>        <b>case</b> <a class="enum" href="cpu.h.html#CC_OP_DECB" title='CC_OP_DECB' data-ref="CC_OP_DECB">CC_OP_DECB</a> ... <a class="enum" href="cpu.h.html#CC_OP_DECQ" title='CC_OP_DECQ' data-ref="CC_OP_DECQ">CC_OP_DECQ</a>:</td></tr>
<tr><th id="6814">6814</th><td>        <b>case</b> <a class="enum" href="cpu.h.html#CC_OP_SHLB" title='CC_OP_SHLB' data-ref="CC_OP_SHLB">CC_OP_SHLB</a> ... <a class="enum" href="cpu.h.html#CC_OP_SHLQ" title='CC_OP_SHLQ' data-ref="CC_OP_SHLQ">CC_OP_SHLQ</a>:</td></tr>
<tr><th id="6815">6815</th><td>        <b>case</b> <a class="enum" href="cpu.h.html#CC_OP_SARB" title='CC_OP_SARB' data-ref="CC_OP_SARB">CC_OP_SARB</a> ... <a class="enum" href="cpu.h.html#CC_OP_SARQ" title='CC_OP_SARQ' data-ref="CC_OP_SARQ">CC_OP_SARQ</a>:</td></tr>
<tr><th id="6816">6816</th><td>        <b>case</b> <a class="enum" href="cpu.h.html#CC_OP_BMILGB" title='CC_OP_BMILGB' data-ref="CC_OP_BMILGB">CC_OP_BMILGB</a> ... <a class="enum" href="cpu.h.html#CC_OP_BMILGQ" title='CC_OP_BMILGQ' data-ref="CC_OP_BMILGQ">CC_OP_BMILGQ</a>:</td></tr>
<tr><th id="6817">6817</th><td>            <i>/* Z was going to be computed from the non-zero status of CC_DST.</i></td></tr>
<tr><th id="6818">6818</th><td><i>               We can get that same Z value (and the new C value) by leaving</i></td></tr>
<tr><th id="6819">6819</th><td><i>               CC_DST alone, setting CC_SRC, and using a CC_OP_SAR of the</i></td></tr>
<tr><th id="6820">6820</th><td><i>               same width.  */</i></td></tr>
<tr><th id="6821">6821</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#920" title="tcg_gen_mov_i64" data-ref="_M/tcg_gen_mov_tl">tcg_gen_mov_tl</a>(<a class="tu ref" href="#cpu_cc_src" title='cpu_cc_src' data-use='r' data-ref="cpu_cc_src">cpu_cc_src</a>, <a class="tu ref" href="#cpu_tmp4" title='cpu_tmp4' data-use='r' data-ref="cpu_tmp4">cpu_tmp4</a>);</td></tr>
<tr><th id="6822">6822</th><td>            <a class="tu ref" href="#set_cc_op" title='set_cc_op' data-use='c' data-ref="set_cc_op">set_cc_op</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, ((<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cc_op" title='DisasContext::cc_op' data-use='r' data-ref="DisasContext::cc_op">cc_op</a> - <a class="enum" href="cpu.h.html#CC_OP_MULB" title='CC_OP_MULB' data-ref="CC_OP_MULB">CC_OP_MULB</a>) &amp; <var>3</var>) + <a class="enum" href="cpu.h.html#CC_OP_SARB" title='CC_OP_SARB' data-ref="CC_OP_SARB">CC_OP_SARB</a>);</td></tr>
<tr><th id="6823">6823</th><td>            <b>break</b>;</td></tr>
<tr><th id="6824">6824</th><td>        <b>default</b>:</td></tr>
<tr><th id="6825">6825</th><td>            <i>/* Otherwise, generate EFLAGS and replace the C bit.  */</i></td></tr>
<tr><th id="6826">6826</th><td>            <a class="tu ref" href="#gen_compute_eflags" title='gen_compute_eflags' data-use='c' data-ref="gen_compute_eflags">gen_compute_eflags</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>);</td></tr>
<tr><th id="6827">6827</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#994" title="tcg_gen_deposit_i64" data-ref="_M/tcg_gen_deposit_tl">tcg_gen_deposit_tl</a>(<a class="tu ref" href="#cpu_cc_src" title='cpu_cc_src' data-use='r' data-ref="cpu_cc_src">cpu_cc_src</a>, <a class="tu ref" href="#cpu_cc_src" title='cpu_cc_src' data-use='r' data-ref="cpu_cc_src">cpu_cc_src</a>, <a class="tu ref" href="#cpu_tmp4" title='cpu_tmp4' data-use='r' data-ref="cpu_tmp4">cpu_tmp4</a>,</td></tr>
<tr><th id="6828">6828</th><td>                               <a class="ref" href="../../include/qemu/host-utils.h.html#ctz32" title='ctz32' data-ref="ctz32">ctz32</a>(<a class="macro" href="cpu.h.html#109" title="0x0001" data-ref="_M/CC_C">CC_C</a>), <var>1</var>);</td></tr>
<tr><th id="6829">6829</th><td>            <b>break</b>;</td></tr>
<tr><th id="6830">6830</th><td>        }</td></tr>
<tr><th id="6831">6831</th><td>        <b>break</b>;</td></tr>
<tr><th id="6832">6832</th><td>    <b>case</b> <var>0x1bc</var>: <i>/* bsf / tzcnt */</i></td></tr>
<tr><th id="6833">6833</th><td>    <b>case</b> <var>0x1bd</var>: <i>/* bsr / lzcnt */</i></td></tr>
<tr><th id="6834">6834</th><td>        <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a> = <a class="local col5 ref" href="#1185dflag" title='dflag' data-ref="1185dflag">dflag</a>;</td></tr>
<tr><th id="6835">6835</th><td>        <a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> = <a class="ref" href="../../include/exec/cpu_ldst_template.h.html#112" title='cpu_ldub_code' data-ref="cpu_ldub_code">cpu_ldub_code</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='w' data-ref="DisasContext::pc">pc</a>++);</td></tr>
<tr><th id="6836">6836</th><td>        <a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a> = ((<a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> &gt;&gt; <var>3</var>) &amp; <var>7</var>) | <a class="local col6 ref" href="#1196rex_r" title='rex_r' data-ref="1196rex_r">rex_r</a>;</td></tr>
<tr><th id="6837">6837</th><td>        <a class="tu ref" href="#gen_ldst_modrm" title='gen_ldst_modrm' data-use='c' data-ref="gen_ldst_modrm">gen_ldst_modrm</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a>, <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="enum" href="#OR_TMP0" title='OR_TMP0' data-ref="OR_TMP0">OR_TMP0</a>, <var>0</var>);</td></tr>
<tr><th id="6838">6838</th><td>        <a class="tu ref" href="#gen_extu" title='gen_extu' data-use='c' data-ref="gen_extu">gen_extu</a>(<a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="6839">6839</th><td></td></tr>
<tr><th id="6840">6840</th><td>        <i>/* Note that lzcnt and tzcnt are in different extensions.  */</i></td></tr>
<tr><th id="6841">6841</th><td>        <b>if</b> ((<a class="local col1 ref" href="#1181prefixes" title='prefixes' data-ref="1181prefixes">prefixes</a> &amp; <a class="macro" href="#35" title="0x01" data-ref="_M/PREFIX_REPZ">PREFIX_REPZ</a>)</td></tr>
<tr><th id="6842">6842</th><td>            &amp;&amp; (<a class="local col0 ref" href="#1180b" title='b' data-ref="1180b">b</a> &amp; <var>1</var></td></tr>
<tr><th id="6843">6843</th><td>                ? <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cpuid_ext3_features" title='DisasContext::cpuid_ext3_features' data-use='r' data-ref="DisasContext::cpuid_ext3_features">cpuid_ext3_features</a> &amp; <a class="macro" href="cpu.h.html#579" title="(1U &lt;&lt; 5)" data-ref="_M/CPUID_EXT3_ABM">CPUID_EXT3_ABM</a></td></tr>
<tr><th id="6844">6844</th><td>                : <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cpuid_7_0_ebx_features" title='DisasContext::cpuid_7_0_ebx_features' data-use='r' data-ref="DisasContext::cpuid_7_0_ebx_features">cpuid_7_0_ebx_features</a> &amp; <a class="macro" href="cpu.h.html#609" title="(1U &lt;&lt; 3)" data-ref="_M/CPUID_7_0_EBX_BMI1">CPUID_7_0_EBX_BMI1</a>)) {</td></tr>
<tr><th id="6845">6845</th><td>            <em>int</em> <dfn class="local col6 decl" id="1246size" title='size' data-type='int' data-ref="1246size">size</dfn> = <var>8</var> &lt;&lt; <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>;</td></tr>
<tr><th id="6846">6846</th><td>            <i>/* For lzcnt/tzcnt, C bit is defined related to the input. */</i></td></tr>
<tr><th id="6847">6847</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#920" title="tcg_gen_mov_i64" data-ref="_M/tcg_gen_mov_tl">tcg_gen_mov_tl</a>(<a class="tu ref" href="#cpu_cc_src" title='cpu_cc_src' data-use='r' data-ref="cpu_cc_src">cpu_cc_src</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="6848">6848</th><td>            <b>if</b> (<a class="local col0 ref" href="#1180b" title='b' data-ref="1180b">b</a> &amp; <var>1</var>) {</td></tr>
<tr><th id="6849">6849</th><td>                <i>/* For lzcnt, reduce the target_ulong result by the</i></td></tr>
<tr><th id="6850">6850</th><td><i>                   number of zeros that we expect to find at the top.  */</i></td></tr>
<tr><th id="6851">6851</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#986" title="tcg_gen_clzi_i64" data-ref="_M/tcg_gen_clzi_tl">tcg_gen_clzi_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="macro" href="cpu.h.html#28" title="64" data-ref="_M/TARGET_LONG_BITS">TARGET_LONG_BITS</a>);</td></tr>
<tr><th id="6852">6852</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#937" title="tcg_gen_subi_i64" data-ref="_M/tcg_gen_subi_tl">tcg_gen_subi_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="macro" href="cpu.h.html#28" title="64" data-ref="_M/TARGET_LONG_BITS">TARGET_LONG_BITS</a> - <a class="local col6 ref" href="#1246size" title='size' data-ref="1246size">size</a>);</td></tr>
<tr><th id="6853">6853</th><td>            } <b>else</b> {</td></tr>
<tr><th id="6854">6854</th><td>                <i>/* For tzcnt, a zero input must return the operand size.  */</i></td></tr>
<tr><th id="6855">6855</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#987" title="tcg_gen_ctzi_i64" data-ref="_M/tcg_gen_ctzi_tl">tcg_gen_ctzi_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="local col6 ref" href="#1246size" title='size' data-ref="1246size">size</a>);</td></tr>
<tr><th id="6856">6856</th><td>            }</td></tr>
<tr><th id="6857">6857</th><td>            <i>/* For lzcnt/tzcnt, Z bit is defined related to the result.  */</i></td></tr>
<tr><th id="6858">6858</th><td>            <a class="tu ref" href="#gen_op_update1_cc" title='gen_op_update1_cc' data-use='c' data-ref="gen_op_update1_cc">gen_op_update1_cc</a>();</td></tr>
<tr><th id="6859">6859</th><td>            <a class="tu ref" href="#set_cc_op" title='set_cc_op' data-use='c' data-ref="set_cc_op">set_cc_op</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="enum" href="cpu.h.html#CC_OP_BMILGB" title='CC_OP_BMILGB' data-ref="CC_OP_BMILGB">CC_OP_BMILGB</a> + <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>);</td></tr>
<tr><th id="6860">6860</th><td>        } <b>else</b> {</td></tr>
<tr><th id="6861">6861</th><td>            <i>/* For bsr/bsf, only the Z bit is defined and it is related</i></td></tr>
<tr><th id="6862">6862</th><td><i>               to the input and not the result.  */</i></td></tr>
<tr><th id="6863">6863</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#920" title="tcg_gen_mov_i64" data-ref="_M/tcg_gen_mov_tl">tcg_gen_mov_tl</a>(<a class="tu ref" href="#cpu_cc_dst" title='cpu_cc_dst' data-use='r' data-ref="cpu_cc_dst">cpu_cc_dst</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="6864">6864</th><td>            <a class="tu ref" href="#set_cc_op" title='set_cc_op' data-use='c' data-ref="set_cc_op">set_cc_op</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="enum" href="cpu.h.html#CC_OP_LOGICB" title='CC_OP_LOGICB' data-ref="CC_OP_LOGICB">CC_OP_LOGICB</a> + <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>);</td></tr>
<tr><th id="6865">6865</th><td></td></tr>
<tr><th id="6866">6866</th><td>            <i>/* ??? The manual says that the output is undefined when the</i></td></tr>
<tr><th id="6867">6867</th><td><i>               input is zero, but real hardware leaves it unchanged, and</i></td></tr>
<tr><th id="6868">6868</th><td><i>               real programs appear to depend on that.  Accomplish this</i></td></tr>
<tr><th id="6869">6869</th><td><i>               by passing the output as the value to return upon zero.  */</i></td></tr>
<tr><th id="6870">6870</th><td>            <b>if</b> (<a class="local col0 ref" href="#1180b" title='b' data-ref="1180b">b</a> &amp; <var>1</var>) {</td></tr>
<tr><th id="6871">6871</th><td>                <i>/* For bsr, return the bit index of the first 1 bit,</i></td></tr>
<tr><th id="6872">6872</th><td><i>                   not the count of leading zeros.  */</i></td></tr>
<tr><th id="6873">6873</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#943" title="tcg_gen_xori_i64" data-ref="_M/tcg_gen_xori_tl">tcg_gen_xori_tl</a>(<a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>, <a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a>], <a class="macro" href="cpu.h.html#28" title="64" data-ref="_M/TARGET_LONG_BITS">TARGET_LONG_BITS</a> - <var>1</var>);</td></tr>
<tr><th id="6874">6874</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#984" title="tcg_gen_clz_i64" data-ref="_M/tcg_gen_clz_tl">tcg_gen_clz_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>);</td></tr>
<tr><th id="6875">6875</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#943" title="tcg_gen_xori_i64" data-ref="_M/tcg_gen_xori_tl">tcg_gen_xori_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="macro" href="cpu.h.html#28" title="64" data-ref="_M/TARGET_LONG_BITS">TARGET_LONG_BITS</a> - <var>1</var>);</td></tr>
<tr><th id="6876">6876</th><td>            } <b>else</b> {</td></tr>
<tr><th id="6877">6877</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#985" title="tcg_gen_ctz_i64" data-ref="_M/tcg_gen_ctz_tl">tcg_gen_ctz_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a>]);</td></tr>
<tr><th id="6878">6878</th><td>            }</td></tr>
<tr><th id="6879">6879</th><td>        }</td></tr>
<tr><th id="6880">6880</th><td>        <a class="tu ref" href="#gen_op_mov_reg_v" title='gen_op_mov_reg_v' data-use='c' data-ref="gen_op_mov_reg_v">gen_op_mov_reg_v</a>(<a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="6881">6881</th><td>        <b>break</b>;</td></tr>
<tr><th id="6882">6882</th><td>        <i>/************************/</i></td></tr>
<tr><th id="6883">6883</th><td>        <i>/* bcd */</i></td></tr>
<tr><th id="6884">6884</th><td>    <b>case</b> <var>0x27</var>: <i>/* daa */</i></td></tr>
<tr><th id="6885">6885</th><td>        <b>if</b> (<a class="macro" href="#43" title="((s)-&gt;code64)" data-ref="_M/CODE64">CODE64</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>))</td></tr>
<tr><th id="6886">6886</th><td>            <b>goto</b> <a class="lbl" href="#1198illegal_op" data-ref="1198illegal_op">illegal_op</a>;</td></tr>
<tr><th id="6887">6887</th><td>        <a class="tu ref" href="#gen_update_cc_op" title='gen_update_cc_op' data-use='c' data-ref="gen_update_cc_op">gen_update_cc_op</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>);</td></tr>
<tr><th id="6888">6888</th><td>        <a class="ref" href="helper.h.html#29" title='gen_helper_daa' data-ref="gen_helper_daa">gen_helper_daa</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>);</td></tr>
<tr><th id="6889">6889</th><td>        <a class="tu ref" href="#set_cc_op" title='set_cc_op' data-use='c' data-ref="set_cc_op">set_cc_op</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="enum" href="cpu.h.html#CC_OP_EFLAGS" title='CC_OP_EFLAGS' data-ref="CC_OP_EFLAGS">CC_OP_EFLAGS</a>);</td></tr>
<tr><th id="6890">6890</th><td>        <b>break</b>;</td></tr>
<tr><th id="6891">6891</th><td>    <b>case</b> <var>0x2f</var>: <i>/* das */</i></td></tr>
<tr><th id="6892">6892</th><td>        <b>if</b> (<a class="macro" href="#43" title="((s)-&gt;code64)" data-ref="_M/CODE64">CODE64</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>))</td></tr>
<tr><th id="6893">6893</th><td>            <b>goto</b> <a class="lbl" href="#1198illegal_op" data-ref="1198illegal_op">illegal_op</a>;</td></tr>
<tr><th id="6894">6894</th><td>        <a class="tu ref" href="#gen_update_cc_op" title='gen_update_cc_op' data-use='c' data-ref="gen_update_cc_op">gen_update_cc_op</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>);</td></tr>
<tr><th id="6895">6895</th><td>        <a class="ref" href="helper.h.html#30" title='gen_helper_das' data-ref="gen_helper_das">gen_helper_das</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>);</td></tr>
<tr><th id="6896">6896</th><td>        <a class="tu ref" href="#set_cc_op" title='set_cc_op' data-use='c' data-ref="set_cc_op">set_cc_op</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="enum" href="cpu.h.html#CC_OP_EFLAGS" title='CC_OP_EFLAGS' data-ref="CC_OP_EFLAGS">CC_OP_EFLAGS</a>);</td></tr>
<tr><th id="6897">6897</th><td>        <b>break</b>;</td></tr>
<tr><th id="6898">6898</th><td>    <b>case</b> <var>0x37</var>: <i>/* aaa */</i></td></tr>
<tr><th id="6899">6899</th><td>        <b>if</b> (<a class="macro" href="#43" title="((s)-&gt;code64)" data-ref="_M/CODE64">CODE64</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>))</td></tr>
<tr><th id="6900">6900</th><td>            <b>goto</b> <a class="lbl" href="#1198illegal_op" data-ref="1198illegal_op">illegal_op</a>;</td></tr>
<tr><th id="6901">6901</th><td>        <a class="tu ref" href="#gen_update_cc_op" title='gen_update_cc_op' data-use='c' data-ref="gen_update_cc_op">gen_update_cc_op</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>);</td></tr>
<tr><th id="6902">6902</th><td>        <a class="ref" href="helper.h.html#27" title='gen_helper_aaa' data-ref="gen_helper_aaa">gen_helper_aaa</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>);</td></tr>
<tr><th id="6903">6903</th><td>        <a class="tu ref" href="#set_cc_op" title='set_cc_op' data-use='c' data-ref="set_cc_op">set_cc_op</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="enum" href="cpu.h.html#CC_OP_EFLAGS" title='CC_OP_EFLAGS' data-ref="CC_OP_EFLAGS">CC_OP_EFLAGS</a>);</td></tr>
<tr><th id="6904">6904</th><td>        <b>break</b>;</td></tr>
<tr><th id="6905">6905</th><td>    <b>case</b> <var>0x3f</var>: <i>/* aas */</i></td></tr>
<tr><th id="6906">6906</th><td>        <b>if</b> (<a class="macro" href="#43" title="((s)-&gt;code64)" data-ref="_M/CODE64">CODE64</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>))</td></tr>
<tr><th id="6907">6907</th><td>            <b>goto</b> <a class="lbl" href="#1198illegal_op" data-ref="1198illegal_op">illegal_op</a>;</td></tr>
<tr><th id="6908">6908</th><td>        <a class="tu ref" href="#gen_update_cc_op" title='gen_update_cc_op' data-use='c' data-ref="gen_update_cc_op">gen_update_cc_op</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>);</td></tr>
<tr><th id="6909">6909</th><td>        <a class="ref" href="helper.h.html#28" title='gen_helper_aas' data-ref="gen_helper_aas">gen_helper_aas</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>);</td></tr>
<tr><th id="6910">6910</th><td>        <a class="tu ref" href="#set_cc_op" title='set_cc_op' data-use='c' data-ref="set_cc_op">set_cc_op</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="enum" href="cpu.h.html#CC_OP_EFLAGS" title='CC_OP_EFLAGS' data-ref="CC_OP_EFLAGS">CC_OP_EFLAGS</a>);</td></tr>
<tr><th id="6911">6911</th><td>        <b>break</b>;</td></tr>
<tr><th id="6912">6912</th><td>    <b>case</b> <var>0xd4</var>: <i>/* aam */</i></td></tr>
<tr><th id="6913">6913</th><td>        <b>if</b> (<a class="macro" href="#43" title="((s)-&gt;code64)" data-ref="_M/CODE64">CODE64</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>))</td></tr>
<tr><th id="6914">6914</th><td>            <b>goto</b> <a class="lbl" href="#1198illegal_op" data-ref="1198illegal_op">illegal_op</a>;</td></tr>
<tr><th id="6915">6915</th><td>        <a class="local col2 ref" href="#1192val" title='val' data-ref="1192val">val</a> = <a class="ref" href="../../include/exec/cpu_ldst_template.h.html#112" title='cpu_ldub_code' data-ref="cpu_ldub_code">cpu_ldub_code</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='w' data-ref="DisasContext::pc">pc</a>++);</td></tr>
<tr><th id="6916">6916</th><td>        <b>if</b> (<a class="local col2 ref" href="#1192val" title='val' data-ref="1192val">val</a> == <var>0</var>) {</td></tr>
<tr><th id="6917">6917</th><td>            <a class="tu ref" href="#gen_exception" title='gen_exception' data-use='c' data-ref="gen_exception">gen_exception</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="macro" href="cpu.h.html#681" title="0" data-ref="_M/EXCP00_DIVZ">EXCP00_DIVZ</a>, <a class="local col9 ref" href="#1179pc_start" title='pc_start' data-ref="1179pc_start">pc_start</a> - <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>);</td></tr>
<tr><th id="6918">6918</th><td>        } <b>else</b> {</td></tr>
<tr><th id="6919">6919</th><td>            <a class="ref" href="helper.h.html#25" title='gen_helper_aam' data-ref="gen_helper_aam">gen_helper_aam</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="ref" href="../../tcg/tcg.h.html#tcg_const_i32" title='tcg_const_i32' data-ref="tcg_const_i32">tcg_const_i32</a>(<a class="local col2 ref" href="#1192val" title='val' data-ref="1192val">val</a>));</td></tr>
<tr><th id="6920">6920</th><td>            <a class="tu ref" href="#set_cc_op" title='set_cc_op' data-use='c' data-ref="set_cc_op">set_cc_op</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="enum" href="cpu.h.html#CC_OP_LOGICB" title='CC_OP_LOGICB' data-ref="CC_OP_LOGICB">CC_OP_LOGICB</a>);</td></tr>
<tr><th id="6921">6921</th><td>        }</td></tr>
<tr><th id="6922">6922</th><td>        <b>break</b>;</td></tr>
<tr><th id="6923">6923</th><td>    <b>case</b> <var>0xd5</var>: <i>/* aad */</i></td></tr>
<tr><th id="6924">6924</th><td>        <b>if</b> (<a class="macro" href="#43" title="((s)-&gt;code64)" data-ref="_M/CODE64">CODE64</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>))</td></tr>
<tr><th id="6925">6925</th><td>            <b>goto</b> <a class="lbl" href="#1198illegal_op" data-ref="1198illegal_op">illegal_op</a>;</td></tr>
<tr><th id="6926">6926</th><td>        <a class="local col2 ref" href="#1192val" title='val' data-ref="1192val">val</a> = <a class="ref" href="../../include/exec/cpu_ldst_template.h.html#112" title='cpu_ldub_code' data-ref="cpu_ldub_code">cpu_ldub_code</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='w' data-ref="DisasContext::pc">pc</a>++);</td></tr>
<tr><th id="6927">6927</th><td>        <a class="ref" href="helper.h.html#26" title='gen_helper_aad' data-ref="gen_helper_aad">gen_helper_aad</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="ref" href="../../tcg/tcg.h.html#tcg_const_i32" title='tcg_const_i32' data-ref="tcg_const_i32">tcg_const_i32</a>(<a class="local col2 ref" href="#1192val" title='val' data-ref="1192val">val</a>));</td></tr>
<tr><th id="6928">6928</th><td>        <a class="tu ref" href="#set_cc_op" title='set_cc_op' data-use='c' data-ref="set_cc_op">set_cc_op</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="enum" href="cpu.h.html#CC_OP_LOGICB" title='CC_OP_LOGICB' data-ref="CC_OP_LOGICB">CC_OP_LOGICB</a>);</td></tr>
<tr><th id="6929">6929</th><td>        <b>break</b>;</td></tr>
<tr><th id="6930">6930</th><td>        <i>/************************/</i></td></tr>
<tr><th id="6931">6931</th><td>        <i>/* misc */</i></td></tr>
<tr><th id="6932">6932</th><td>    <b>case</b> <var>0x90</var>: <i>/* nop */</i></td></tr>
<tr><th id="6933">6933</th><td>        <i>/* XXX: correct lock test for all insn */</i></td></tr>
<tr><th id="6934">6934</th><td>        <b>if</b> (<a class="local col1 ref" href="#1181prefixes" title='prefixes' data-ref="1181prefixes">prefixes</a> &amp; <a class="macro" href="#37" title="0x04" data-ref="_M/PREFIX_LOCK">PREFIX_LOCK</a>) {</td></tr>
<tr><th id="6935">6935</th><td>            <b>goto</b> <a class="lbl" href="#1198illegal_op" data-ref="1198illegal_op">illegal_op</a>;</td></tr>
<tr><th id="6936">6936</th><td>        }</td></tr>
<tr><th id="6937">6937</th><td>        <i>/* If REX_B is set, then this is xchg eax, r8d, not a nop.  */</i></td></tr>
<tr><th id="6938">6938</th><td>        <b>if</b> (<a class="macro" href="#45" title="((s)-&gt;rex_b)" data-ref="_M/REX_B">REX_B</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>)) {</td></tr>
<tr><th id="6939">6939</th><td>            <b>goto</b> <a class="lbl" href="#1226do_xchg_reg_eax" data-ref="1226do_xchg_reg_eax">do_xchg_reg_eax</a>;</td></tr>
<tr><th id="6940">6940</th><td>        }</td></tr>
<tr><th id="6941">6941</th><td>        <b>if</b> (<a class="local col1 ref" href="#1181prefixes" title='prefixes' data-ref="1181prefixes">prefixes</a> &amp; <a class="macro" href="#35" title="0x01" data-ref="_M/PREFIX_REPZ">PREFIX_REPZ</a>) {</td></tr>
<tr><th id="6942">6942</th><td>            <a class="tu ref" href="#gen_update_cc_op" title='gen_update_cc_op' data-use='c' data-ref="gen_update_cc_op">gen_update_cc_op</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>);</td></tr>
<tr><th id="6943">6943</th><td>            <a class="tu ref" href="#gen_jmp_im" title='gen_jmp_im' data-use='c' data-ref="gen_jmp_im">gen_jmp_im</a>(<a class="local col9 ref" href="#1179pc_start" title='pc_start' data-ref="1179pc_start">pc_start</a> - <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>);</td></tr>
<tr><th id="6944">6944</th><td>            <a class="ref" href="helper.h.html#62" title='gen_helper_pause' data-ref="gen_helper_pause">gen_helper_pause</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="ref" href="../../tcg/tcg.h.html#tcg_const_i32" title='tcg_const_i32' data-ref="tcg_const_i32">tcg_const_i32</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='r' data-ref="DisasContext::pc">pc</a> - <a class="local col9 ref" href="#1179pc_start" title='pc_start' data-ref="1179pc_start">pc_start</a>));</td></tr>
<tr><th id="6945">6945</th><td>            <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::is_jmp" title='DisasContext::is_jmp' data-use='w' data-ref="DisasContext::is_jmp">is_jmp</a> = <a class="macro" href="../../include/exec/exec-all.h.html#64" title="2" data-ref="_M/DISAS_TB_JUMP">DISAS_TB_JUMP</a>;</td></tr>
<tr><th id="6946">6946</th><td>        }</td></tr>
<tr><th id="6947">6947</th><td>        <b>break</b>;</td></tr>
<tr><th id="6948">6948</th><td>    <b>case</b> <var>0x9b</var>: <i>/* fwait */</i></td></tr>
<tr><th id="6949">6949</th><td>        <b>if</b> ((<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::flags" title='DisasContext::flags' data-use='r' data-ref="DisasContext::flags">flags</a> &amp; (<a class="macro" href="cpu.h.html#173" title="(1 &lt;&lt; 9)" data-ref="_M/HF_MP_MASK">HF_MP_MASK</a> | <a class="macro" href="cpu.h.html#175" title="(1 &lt;&lt; 11)" data-ref="_M/HF_TS_MASK">HF_TS_MASK</a>)) ==</td></tr>
<tr><th id="6950">6950</th><td>            (<a class="macro" href="cpu.h.html#173" title="(1 &lt;&lt; 9)" data-ref="_M/HF_MP_MASK">HF_MP_MASK</a> | <a class="macro" href="cpu.h.html#175" title="(1 &lt;&lt; 11)" data-ref="_M/HF_TS_MASK">HF_TS_MASK</a>)) {</td></tr>
<tr><th id="6951">6951</th><td>            <a class="tu ref" href="#gen_exception" title='gen_exception' data-use='c' data-ref="gen_exception">gen_exception</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="macro" href="cpu.h.html#688" title="7" data-ref="_M/EXCP07_PREX">EXCP07_PREX</a>, <a class="local col9 ref" href="#1179pc_start" title='pc_start' data-ref="1179pc_start">pc_start</a> - <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>);</td></tr>
<tr><th id="6952">6952</th><td>        } <b>else</b> {</td></tr>
<tr><th id="6953">6953</th><td>            <a class="ref" href="helper.h.html#172" title='gen_helper_fwait' data-ref="gen_helper_fwait">gen_helper_fwait</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>);</td></tr>
<tr><th id="6954">6954</th><td>        }</td></tr>
<tr><th id="6955">6955</th><td>        <b>break</b>;</td></tr>
<tr><th id="6956">6956</th><td>    <b>case</b> <var>0xcc</var>: <i>/* int3 */</i></td></tr>
<tr><th id="6957">6957</th><td>        <a class="tu ref" href="#gen_interrupt" title='gen_interrupt' data-use='c' data-ref="gen_interrupt">gen_interrupt</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="macro" href="cpu.h.html#684" title="3" data-ref="_M/EXCP03_INT3">EXCP03_INT3</a>, <a class="local col9 ref" href="#1179pc_start" title='pc_start' data-ref="1179pc_start">pc_start</a> - <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='r' data-ref="DisasContext::pc">pc</a> - <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>);</td></tr>
<tr><th id="6958">6958</th><td>        <b>break</b>;</td></tr>
<tr><th id="6959">6959</th><td>    <b>case</b> <var>0xcd</var>: <i>/* int N */</i></td></tr>
<tr><th id="6960">6960</th><td>        <a class="local col2 ref" href="#1192val" title='val' data-ref="1192val">val</a> = <a class="ref" href="../../include/exec/cpu_ldst_template.h.html#112" title='cpu_ldub_code' data-ref="cpu_ldub_code">cpu_ldub_code</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='w' data-ref="DisasContext::pc">pc</a>++);</td></tr>
<tr><th id="6961">6961</th><td>        <b>if</b> (<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::vm86" title='DisasContext::vm86' data-use='r' data-ref="DisasContext::vm86">vm86</a> &amp;&amp; <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::iopl" title='DisasContext::iopl' data-use='r' data-ref="DisasContext::iopl">iopl</a> != <var>3</var>) {</td></tr>
<tr><th id="6962">6962</th><td>            <a class="tu ref" href="#gen_exception" title='gen_exception' data-use='c' data-ref="gen_exception">gen_exception</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="macro" href="cpu.h.html#694" title="13" data-ref="_M/EXCP0D_GPF">EXCP0D_GPF</a>, <a class="local col9 ref" href="#1179pc_start" title='pc_start' data-ref="1179pc_start">pc_start</a> - <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>);</td></tr>
<tr><th id="6963">6963</th><td>        } <b>else</b> {</td></tr>
<tr><th id="6964">6964</th><td>            <a class="tu ref" href="#gen_interrupt" title='gen_interrupt' data-use='c' data-ref="gen_interrupt">gen_interrupt</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col2 ref" href="#1192val" title='val' data-ref="1192val">val</a>, <a class="local col9 ref" href="#1179pc_start" title='pc_start' data-ref="1179pc_start">pc_start</a> - <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='r' data-ref="DisasContext::pc">pc</a> - <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>);</td></tr>
<tr><th id="6965">6965</th><td>        }</td></tr>
<tr><th id="6966">6966</th><td>        <b>break</b>;</td></tr>
<tr><th id="6967">6967</th><td>    <b>case</b> <var>0xce</var>: <i>/* into */</i></td></tr>
<tr><th id="6968">6968</th><td>        <b>if</b> (<a class="macro" href="#43" title="((s)-&gt;code64)" data-ref="_M/CODE64">CODE64</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>))</td></tr>
<tr><th id="6969">6969</th><td>            <b>goto</b> <a class="lbl" href="#1198illegal_op" data-ref="1198illegal_op">illegal_op</a>;</td></tr>
<tr><th id="6970">6970</th><td>        <a class="tu ref" href="#gen_update_cc_op" title='gen_update_cc_op' data-use='c' data-ref="gen_update_cc_op">gen_update_cc_op</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>);</td></tr>
<tr><th id="6971">6971</th><td>        <a class="tu ref" href="#gen_jmp_im" title='gen_jmp_im' data-use='c' data-ref="gen_jmp_im">gen_jmp_im</a>(<a class="local col9 ref" href="#1179pc_start" title='pc_start' data-ref="1179pc_start">pc_start</a> - <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>);</td></tr>
<tr><th id="6972">6972</th><td>        <a class="ref" href="helper.h.html#74" title='gen_helper_into' data-ref="gen_helper_into">gen_helper_into</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="ref" href="../../tcg/tcg.h.html#tcg_const_i32" title='tcg_const_i32' data-ref="tcg_const_i32">tcg_const_i32</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='r' data-ref="DisasContext::pc">pc</a> - <a class="local col9 ref" href="#1179pc_start" title='pc_start' data-ref="1179pc_start">pc_start</a>));</td></tr>
<tr><th id="6973">6973</th><td>        <b>break</b>;</td></tr>
<tr><th id="6974">6974</th><td><u>#<span data-ppcond="6974">ifdef</span> <span class="macro" data-ref="_M/WANT_ICEBP">WANT_ICEBP</span></u></td></tr>
<tr><th id="6975">6975</th><td>    <b>case</b> <var>0xf1</var>: <i>/* icebp (undocumented, exits to external debugger) */</i></td></tr>
<tr><th id="6976">6976</th><td>        gen_svm_check_intercept(s, pc_start, SVM_EXIT_ICEBP);</td></tr>
<tr><th id="6977">6977</th><td><u>#if 1</u></td></tr>
<tr><th id="6978">6978</th><td>        gen_debug(s, pc_start - s-&gt;cs_base);</td></tr>
<tr><th id="6979">6979</th><td><u>#else</u></td></tr>
<tr><th id="6980">6980</th><td>        <i>/* start debug */</i></td></tr>
<tr><th id="6981">6981</th><td>        tb_flush(CPU(x86_env_get_cpu(env)));</td></tr>
<tr><th id="6982">6982</th><td>        qemu_set_log(CPU_LOG_INT | CPU_LOG_TB_IN_ASM);</td></tr>
<tr><th id="6983">6983</th><td><u>#endif</u></td></tr>
<tr><th id="6984">6984</th><td>        <b>break</b>;</td></tr>
<tr><th id="6985">6985</th><td><u>#<span data-ppcond="6974">endif</span></u></td></tr>
<tr><th id="6986">6986</th><td>    <b>case</b> <var>0xfa</var>: <i>/* cli */</i></td></tr>
<tr><th id="6987">6987</th><td>        <b>if</b> (!<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::vm86" title='DisasContext::vm86' data-use='r' data-ref="DisasContext::vm86">vm86</a>) {</td></tr>
<tr><th id="6988">6988</th><td>            <b>if</b> (<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cpl" title='DisasContext::cpl' data-use='r' data-ref="DisasContext::cpl">cpl</a> &lt;= <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::iopl" title='DisasContext::iopl' data-use='r' data-ref="DisasContext::iopl">iopl</a>) {</td></tr>
<tr><th id="6989">6989</th><td>                <a class="ref" href="helper.h.html#67" title='gen_helper_cli' data-ref="gen_helper_cli">gen_helper_cli</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>);</td></tr>
<tr><th id="6990">6990</th><td>            } <b>else</b> {</td></tr>
<tr><th id="6991">6991</th><td>                <a class="tu ref" href="#gen_exception" title='gen_exception' data-use='c' data-ref="gen_exception">gen_exception</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="macro" href="cpu.h.html#694" title="13" data-ref="_M/EXCP0D_GPF">EXCP0D_GPF</a>, <a class="local col9 ref" href="#1179pc_start" title='pc_start' data-ref="1179pc_start">pc_start</a> - <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>);</td></tr>
<tr><th id="6992">6992</th><td>            }</td></tr>
<tr><th id="6993">6993</th><td>        } <b>else</b> {</td></tr>
<tr><th id="6994">6994</th><td>            <b>if</b> (<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::iopl" title='DisasContext::iopl' data-use='r' data-ref="DisasContext::iopl">iopl</a> == <var>3</var>) {</td></tr>
<tr><th id="6995">6995</th><td>                <a class="ref" href="helper.h.html#67" title='gen_helper_cli' data-ref="gen_helper_cli">gen_helper_cli</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>);</td></tr>
<tr><th id="6996">6996</th><td>            } <b>else</b> {</td></tr>
<tr><th id="6997">6997</th><td>                <a class="tu ref" href="#gen_exception" title='gen_exception' data-use='c' data-ref="gen_exception">gen_exception</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="macro" href="cpu.h.html#694" title="13" data-ref="_M/EXCP0D_GPF">EXCP0D_GPF</a>, <a class="local col9 ref" href="#1179pc_start" title='pc_start' data-ref="1179pc_start">pc_start</a> - <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>);</td></tr>
<tr><th id="6998">6998</th><td>            }</td></tr>
<tr><th id="6999">6999</th><td>        }</td></tr>
<tr><th id="7000">7000</th><td>        <b>break</b>;</td></tr>
<tr><th id="7001">7001</th><td>    <b>case</b> <var>0xfb</var>: <i>/* sti */</i></td></tr>
<tr><th id="7002">7002</th><td>        <b>if</b> (<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::vm86" title='DisasContext::vm86' data-use='r' data-ref="DisasContext::vm86">vm86</a> ? <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::iopl" title='DisasContext::iopl' data-use='r' data-ref="DisasContext::iopl">iopl</a> == <var>3</var> : <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cpl" title='DisasContext::cpl' data-use='r' data-ref="DisasContext::cpl">cpl</a> &lt;= <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::iopl" title='DisasContext::iopl' data-use='r' data-ref="DisasContext::iopl">iopl</a>) {</td></tr>
<tr><th id="7003">7003</th><td>            <a class="ref" href="helper.h.html#68" title='gen_helper_sti' data-ref="gen_helper_sti">gen_helper_sti</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>);</td></tr>
<tr><th id="7004">7004</th><td>            <i>/* interruptions are enabled only the first insn after sti */</i></td></tr>
<tr><th id="7005">7005</th><td>            <a class="tu ref" href="#gen_jmp_im" title='gen_jmp_im' data-use='c' data-ref="gen_jmp_im">gen_jmp_im</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='r' data-ref="DisasContext::pc">pc</a> - <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>);</td></tr>
<tr><th id="7006">7006</th><td>            <a class="tu ref" href="#gen_eob_inhibit_irq" title='gen_eob_inhibit_irq' data-use='c' data-ref="gen_eob_inhibit_irq">gen_eob_inhibit_irq</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <span class="macro" title="1" data-ref="_M/true">true</span>);</td></tr>
<tr><th id="7007">7007</th><td>        } <b>else</b> {</td></tr>
<tr><th id="7008">7008</th><td>            <a class="tu ref" href="#gen_exception" title='gen_exception' data-use='c' data-ref="gen_exception">gen_exception</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="macro" href="cpu.h.html#694" title="13" data-ref="_M/EXCP0D_GPF">EXCP0D_GPF</a>, <a class="local col9 ref" href="#1179pc_start" title='pc_start' data-ref="1179pc_start">pc_start</a> - <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>);</td></tr>
<tr><th id="7009">7009</th><td>        }</td></tr>
<tr><th id="7010">7010</th><td>        <b>break</b>;</td></tr>
<tr><th id="7011">7011</th><td>    <b>case</b> <var>0x62</var>: <i>/* bound */</i></td></tr>
<tr><th id="7012">7012</th><td>        <b>if</b> (<a class="macro" href="#43" title="((s)-&gt;code64)" data-ref="_M/CODE64">CODE64</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>))</td></tr>
<tr><th id="7013">7013</th><td>            <b>goto</b> <a class="lbl" href="#1198illegal_op" data-ref="1198illegal_op">illegal_op</a>;</td></tr>
<tr><th id="7014">7014</th><td>        <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a> = <a class="local col5 ref" href="#1185dflag" title='dflag' data-ref="1185dflag">dflag</a>;</td></tr>
<tr><th id="7015">7015</th><td>        <a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> = <a class="ref" href="../../include/exec/cpu_ldst_template.h.html#112" title='cpu_ldub_code' data-ref="cpu_ldub_code">cpu_ldub_code</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='w' data-ref="DisasContext::pc">pc</a>++);</td></tr>
<tr><th id="7016">7016</th><td>        <a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a> = (<a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> &gt;&gt; <var>3</var>) &amp; <var>7</var>;</td></tr>
<tr><th id="7017">7017</th><td>        <a class="local col9 ref" href="#1189mod" title='mod' data-ref="1189mod">mod</a> = (<a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> &gt;&gt; <var>6</var>) &amp; <var>3</var>;</td></tr>
<tr><th id="7018">7018</th><td>        <b>if</b> (<a class="local col9 ref" href="#1189mod" title='mod' data-ref="1189mod">mod</a> == <var>3</var>)</td></tr>
<tr><th id="7019">7019</th><td>            <b>goto</b> <a class="lbl" href="#1198illegal_op" data-ref="1198illegal_op">illegal_op</a>;</td></tr>
<tr><th id="7020">7020</th><td>        <a class="tu ref" href="#gen_op_mov_v_reg" title='gen_op_mov_v_reg' data-use='c' data-ref="gen_op_mov_v_reg">gen_op_mov_v_reg</a>(<a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a>);</td></tr>
<tr><th id="7021">7021</th><td>        <a class="tu ref" href="#gen_lea_modrm" title='gen_lea_modrm' data-use='c' data-ref="gen_lea_modrm">gen_lea_modrm</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a>);</td></tr>
<tr><th id="7022">7022</th><td>        <a class="macro" href="../../tcg/tcg-op.h.html#962" title="tcg_gen_extrl_i64_i32" data-ref="_M/tcg_gen_trunc_tl_i32">tcg_gen_trunc_tl_i32</a>(<a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="7023">7023</th><td>        <b>if</b> (<a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a> == <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_16" title='TCGMemOp::MO_16' data-ref="TCGMemOp::MO_16">MO_16</a>) {</td></tr>
<tr><th id="7024">7024</th><td>            <a class="ref" href="helper.h.html#71" title='gen_helper_boundw' data-ref="gen_helper_boundw">gen_helper_boundw</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>, <a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>);</td></tr>
<tr><th id="7025">7025</th><td>        } <b>else</b> {</td></tr>
<tr><th id="7026">7026</th><td>            <a class="ref" href="helper.h.html#72" title='gen_helper_boundl' data-ref="gen_helper_boundl">gen_helper_boundl</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>, <a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>);</td></tr>
<tr><th id="7027">7027</th><td>        }</td></tr>
<tr><th id="7028">7028</th><td>        <b>break</b>;</td></tr>
<tr><th id="7029">7029</th><td>    <b>case</b> <var>0x1c8</var> ... <var>0x1cf</var>: <i>/* bswap reg */</i></td></tr>
<tr><th id="7030">7030</th><td>        <a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a> = (<a class="local col0 ref" href="#1180b" title='b' data-ref="1180b">b</a> &amp; <var>7</var>) | <a class="macro" href="#45" title="((s)-&gt;rex_b)" data-ref="_M/REX_B">REX_B</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>);</td></tr>
<tr><th id="7031">7031</th><td><u>#<span data-ppcond="7031">ifdef</span> <a class="macro" href="../../x86_64-softmmu/config-target.h.html#2" data-ref="_M/TARGET_X86_64">TARGET_X86_64</a></u></td></tr>
<tr><th id="7032">7032</th><td>        <b>if</b> (<a class="local col5 ref" href="#1185dflag" title='dflag' data-ref="1185dflag">dflag</a> == <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_64" title='TCGMemOp::MO_64' data-ref="TCGMemOp::MO_64">MO_64</a>) {</td></tr>
<tr><th id="7033">7033</th><td>            <a class="tu ref" href="#gen_op_mov_v_reg" title='gen_op_mov_v_reg' data-use='c' data-ref="gen_op_mov_v_reg">gen_op_mov_v_reg</a>(<a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_64" title='TCGMemOp::MO_64' data-ref="TCGMemOp::MO_64">MO_64</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a>);</td></tr>
<tr><th id="7034">7034</th><td>            <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_bswap64_i64" title='tcg_gen_bswap64_i64' data-ref="tcg_gen_bswap64_i64">tcg_gen_bswap64_i64</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="7035">7035</th><td>            <a class="tu ref" href="#gen_op_mov_reg_v" title='gen_op_mov_reg_v' data-use='c' data-ref="gen_op_mov_reg_v">gen_op_mov_reg_v</a>(<a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_64" title='TCGMemOp::MO_64' data-ref="TCGMemOp::MO_64">MO_64</a>, <a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="7036">7036</th><td>        } <b>else</b></td></tr>
<tr><th id="7037">7037</th><td><u>#<span data-ppcond="7031">endif</span></u></td></tr>
<tr><th id="7038">7038</th><td>        {</td></tr>
<tr><th id="7039">7039</th><td>            <a class="tu ref" href="#gen_op_mov_v_reg" title='gen_op_mov_v_reg' data-use='c' data-ref="gen_op_mov_v_reg">gen_op_mov_v_reg</a>(<a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_32" title='TCGMemOp::MO_32' data-ref="TCGMemOp::MO_32">MO_32</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a>);</td></tr>
<tr><th id="7040">7040</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#972" title="tcg_gen_ext32u_i64" data-ref="_M/tcg_gen_ext32u_tl">tcg_gen_ext32u_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="7041">7041</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#975" title="tcg_gen_bswap32_i64" data-ref="_M/tcg_gen_bswap32_tl">tcg_gen_bswap32_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="7042">7042</th><td>            <a class="tu ref" href="#gen_op_mov_reg_v" title='gen_op_mov_reg_v' data-use='c' data-ref="gen_op_mov_reg_v">gen_op_mov_reg_v</a>(<a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_32" title='TCGMemOp::MO_32' data-ref="TCGMemOp::MO_32">MO_32</a>, <a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="7043">7043</th><td>        }</td></tr>
<tr><th id="7044">7044</th><td>        <b>break</b>;</td></tr>
<tr><th id="7045">7045</th><td>    <b>case</b> <var>0xd6</var>: <i>/* salc */</i></td></tr>
<tr><th id="7046">7046</th><td>        <b>if</b> (<a class="macro" href="#43" title="((s)-&gt;code64)" data-ref="_M/CODE64">CODE64</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>))</td></tr>
<tr><th id="7047">7047</th><td>            <b>goto</b> <a class="lbl" href="#1198illegal_op" data-ref="1198illegal_op">illegal_op</a>;</td></tr>
<tr><th id="7048">7048</th><td>        <a class="tu ref" href="#gen_compute_eflags_c" title='gen_compute_eflags_c' data-use='c' data-ref="gen_compute_eflags_c">gen_compute_eflags_c</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="7049">7049</th><td>        <a class="macro" href="../../tcg/tcg-op.h.html#935" title="tcg_gen_neg_i64" data-ref="_M/tcg_gen_neg_tl">tcg_gen_neg_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="7050">7050</th><td>        <a class="tu ref" href="#gen_op_mov_reg_v" title='gen_op_mov_reg_v' data-use='c' data-ref="gen_op_mov_reg_v">gen_op_mov_reg_v</a>(<a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_8" title='TCGMemOp::MO_8' data-ref="TCGMemOp::MO_8">MO_8</a>, <a class="macro" href="cpu.h.html#59" title="0" data-ref="_M/R_EAX">R_EAX</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="7051">7051</th><td>        <b>break</b>;</td></tr>
<tr><th id="7052">7052</th><td>    <b>case</b> <var>0xe0</var>: <i>/* loopnz */</i></td></tr>
<tr><th id="7053">7053</th><td>    <b>case</b> <var>0xe1</var>: <i>/* loopz */</i></td></tr>
<tr><th id="7054">7054</th><td>    <b>case</b> <var>0xe2</var>: <i>/* loop */</i></td></tr>
<tr><th id="7055">7055</th><td>    <b>case</b> <var>0xe3</var>: <i>/* jecxz */</i></td></tr>
<tr><th id="7056">7056</th><td>        {</td></tr>
<tr><th id="7057">7057</th><td>            <a class="typedef" href="../../tcg/tcg.h.html#TCGLabel" title='TCGLabel' data-type='struct TCGLabel' data-ref="TCGLabel">TCGLabel</a> *<dfn class="local col7 decl" id="1247l1" title='l1' data-type='TCGLabel *' data-ref="1247l1">l1</dfn>, *<dfn class="local col8 decl" id="1248l2" title='l2' data-type='TCGLabel *' data-ref="1248l2">l2</dfn>, *<dfn class="local col9 decl" id="1249l3" title='l3' data-type='TCGLabel *' data-ref="1249l3">l3</dfn>;</td></tr>
<tr><th id="7058">7058</th><td></td></tr>
<tr><th id="7059">7059</th><td>            <a class="local col4 ref" href="#1194tval" title='tval' data-ref="1194tval">tval</a> = (<a class="typedef" href="../../../include/stdint.h.html#int8_t" title='int8_t' data-type='signed char' data-ref="int8_t">int8_t</a>)<a class="tu ref" href="#insn_get" title='insn_get' data-use='c' data-ref="insn_get">insn_get</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_8" title='TCGMemOp::MO_8' data-ref="TCGMemOp::MO_8">MO_8</a>);</td></tr>
<tr><th id="7060">7060</th><td>            <a class="local col3 ref" href="#1193next_eip" title='next_eip' data-ref="1193next_eip">next_eip</a> = <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='r' data-ref="DisasContext::pc">pc</a> - <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>;</td></tr>
<tr><th id="7061">7061</th><td>            <a class="local col4 ref" href="#1194tval" title='tval' data-ref="1194tval">tval</a> += <a class="local col3 ref" href="#1193next_eip" title='next_eip' data-ref="1193next_eip">next_eip</a>;</td></tr>
<tr><th id="7062">7062</th><td>            <b>if</b> (<a class="local col5 ref" href="#1185dflag" title='dflag' data-ref="1185dflag">dflag</a> == <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_16" title='TCGMemOp::MO_16' data-ref="TCGMemOp::MO_16">MO_16</a>) {</td></tr>
<tr><th id="7063">7063</th><td>                <a class="local col4 ref" href="#1194tval" title='tval' data-ref="1194tval">tval</a> &amp;= <var>0xffff</var>;</td></tr>
<tr><th id="7064">7064</th><td>            }</td></tr>
<tr><th id="7065">7065</th><td></td></tr>
<tr><th id="7066">7066</th><td>            <a class="local col7 ref" href="#1247l1" title='l1' data-ref="1247l1">l1</a> = <a class="ref" href="../../tcg/tcg.h.html#gen_new_label" title='gen_new_label' data-ref="gen_new_label">gen_new_label</a>();</td></tr>
<tr><th id="7067">7067</th><td>            <a class="local col8 ref" href="#1248l2" title='l2' data-ref="1248l2">l2</a> = <a class="ref" href="../../tcg/tcg.h.html#gen_new_label" title='gen_new_label' data-ref="gen_new_label">gen_new_label</a>();</td></tr>
<tr><th id="7068">7068</th><td>            <a class="local col9 ref" href="#1249l3" title='l3' data-ref="1249l3">l3</a> = <a class="ref" href="../../tcg/tcg.h.html#gen_new_label" title='gen_new_label' data-ref="gen_new_label">gen_new_label</a>();</td></tr>
<tr><th id="7069">7069</th><td>            <a class="local col0 ref" href="#1180b" title='b' data-ref="1180b">b</a> &amp;= <var>3</var>;</td></tr>
<tr><th id="7070">7070</th><td>            <b>switch</b>(<a class="local col0 ref" href="#1180b" title='b' data-ref="1180b">b</a>) {</td></tr>
<tr><th id="7071">7071</th><td>            <b>case</b> <var>0</var>: <i>/* loopnz */</i></td></tr>
<tr><th id="7072">7072</th><td>            <b>case</b> <var>1</var>: <i>/* loopz */</i></td></tr>
<tr><th id="7073">7073</th><td>                <a class="tu ref" href="#gen_op_add_reg_im" title='gen_op_add_reg_im' data-use='c' data-ref="gen_op_add_reg_im">gen_op_add_reg_im</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::aflag" title='DisasContext::aflag' data-use='r' data-ref="DisasContext::aflag">aflag</a>, <a class="macro" href="cpu.h.html#60" title="1" data-ref="_M/R_ECX">R_ECX</a>, -<var>1</var>);</td></tr>
<tr><th id="7074">7074</th><td>                <a class="tu ref" href="#gen_op_jz_ecx" title='gen_op_jz_ecx' data-use='c' data-ref="gen_op_jz_ecx">gen_op_jz_ecx</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::aflag" title='DisasContext::aflag' data-use='r' data-ref="DisasContext::aflag">aflag</a>, <a class="local col9 ref" href="#1249l3" title='l3' data-ref="1249l3">l3</a>);</td></tr>
<tr><th id="7075">7075</th><td>                <a class="tu ref" href="#gen_jcc1" title='gen_jcc1' data-use='c' data-ref="gen_jcc1">gen_jcc1</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, (<a class="enum" href="#JCC_Z" title='JCC_Z' data-ref="JCC_Z">JCC_Z</a> &lt;&lt; <var>1</var>) | (<a class="local col0 ref" href="#1180b" title='b' data-ref="1180b">b</a> ^ <var>1</var>), <a class="local col7 ref" href="#1247l1" title='l1' data-ref="1247l1">l1</a>);</td></tr>
<tr><th id="7076">7076</th><td>                <b>break</b>;</td></tr>
<tr><th id="7077">7077</th><td>            <b>case</b> <var>2</var>: <i>/* loop */</i></td></tr>
<tr><th id="7078">7078</th><td>                <a class="tu ref" href="#gen_op_add_reg_im" title='gen_op_add_reg_im' data-use='c' data-ref="gen_op_add_reg_im">gen_op_add_reg_im</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::aflag" title='DisasContext::aflag' data-use='r' data-ref="DisasContext::aflag">aflag</a>, <a class="macro" href="cpu.h.html#60" title="1" data-ref="_M/R_ECX">R_ECX</a>, -<var>1</var>);</td></tr>
<tr><th id="7079">7079</th><td>                <a class="tu ref" href="#gen_op_jnz_ecx" title='gen_op_jnz_ecx' data-use='c' data-ref="gen_op_jnz_ecx">gen_op_jnz_ecx</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::aflag" title='DisasContext::aflag' data-use='r' data-ref="DisasContext::aflag">aflag</a>, <a class="local col7 ref" href="#1247l1" title='l1' data-ref="1247l1">l1</a>);</td></tr>
<tr><th id="7080">7080</th><td>                <b>break</b>;</td></tr>
<tr><th id="7081">7081</th><td>            <b>default</b>:</td></tr>
<tr><th id="7082">7082</th><td>            <b>case</b> <var>3</var>: <i>/* jcxz */</i></td></tr>
<tr><th id="7083">7083</th><td>                <a class="tu ref" href="#gen_op_jz_ecx" title='gen_op_jz_ecx' data-use='c' data-ref="gen_op_jz_ecx">gen_op_jz_ecx</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::aflag" title='DisasContext::aflag' data-use='r' data-ref="DisasContext::aflag">aflag</a>, <a class="local col7 ref" href="#1247l1" title='l1' data-ref="1247l1">l1</a>);</td></tr>
<tr><th id="7084">7084</th><td>                <b>break</b>;</td></tr>
<tr><th id="7085">7085</th><td>            }</td></tr>
<tr><th id="7086">7086</th><td></td></tr>
<tr><th id="7087">7087</th><td>            <a class="ref" href="../../tcg/tcg-op.h.html#gen_set_label" title='gen_set_label' data-ref="gen_set_label">gen_set_label</a>(<a class="local col9 ref" href="#1249l3" title='l3' data-ref="1249l3">l3</a>);</td></tr>
<tr><th id="7088">7088</th><td>            <a class="tu ref" href="#gen_jmp_im" title='gen_jmp_im' data-use='c' data-ref="gen_jmp_im">gen_jmp_im</a>(<a class="local col3 ref" href="#1193next_eip" title='next_eip' data-ref="1193next_eip">next_eip</a>);</td></tr>
<tr><th id="7089">7089</th><td>            <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_br" title='tcg_gen_br' data-ref="tcg_gen_br">tcg_gen_br</a>(<a class="local col8 ref" href="#1248l2" title='l2' data-ref="1248l2">l2</a>);</td></tr>
<tr><th id="7090">7090</th><td></td></tr>
<tr><th id="7091">7091</th><td>            <a class="ref" href="../../tcg/tcg-op.h.html#gen_set_label" title='gen_set_label' data-ref="gen_set_label">gen_set_label</a>(<a class="local col7 ref" href="#1247l1" title='l1' data-ref="1247l1">l1</a>);</td></tr>
<tr><th id="7092">7092</th><td>            <a class="tu ref" href="#gen_jmp_im" title='gen_jmp_im' data-use='c' data-ref="gen_jmp_im">gen_jmp_im</a>(<a class="local col4 ref" href="#1194tval" title='tval' data-ref="1194tval">tval</a>);</td></tr>
<tr><th id="7093">7093</th><td>            <a class="ref" href="../../tcg/tcg-op.h.html#gen_set_label" title='gen_set_label' data-ref="gen_set_label">gen_set_label</a>(<a class="local col8 ref" href="#1248l2" title='l2' data-ref="1248l2">l2</a>);</td></tr>
<tr><th id="7094">7094</th><td>            <a class="tu ref" href="#gen_eob" title='gen_eob' data-use='c' data-ref="gen_eob">gen_eob</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>);</td></tr>
<tr><th id="7095">7095</th><td>        }</td></tr>
<tr><th id="7096">7096</th><td>        <b>break</b>;</td></tr>
<tr><th id="7097">7097</th><td>    <b>case</b> <var>0x130</var>: <i>/* wrmsr */</i></td></tr>
<tr><th id="7098">7098</th><td>    <b>case</b> <var>0x132</var>: <i>/* rdmsr */</i></td></tr>
<tr><th id="7099">7099</th><td>        <b>if</b> (<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cpl" title='DisasContext::cpl' data-use='r' data-ref="DisasContext::cpl">cpl</a> != <var>0</var>) {</td></tr>
<tr><th id="7100">7100</th><td>            <a class="tu ref" href="#gen_exception" title='gen_exception' data-use='c' data-ref="gen_exception">gen_exception</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="macro" href="cpu.h.html#694" title="13" data-ref="_M/EXCP0D_GPF">EXCP0D_GPF</a>, <a class="local col9 ref" href="#1179pc_start" title='pc_start' data-ref="1179pc_start">pc_start</a> - <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>);</td></tr>
<tr><th id="7101">7101</th><td>        } <b>else</b> {</td></tr>
<tr><th id="7102">7102</th><td>            <a class="tu ref" href="#gen_update_cc_op" title='gen_update_cc_op' data-use='c' data-ref="gen_update_cc_op">gen_update_cc_op</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>);</td></tr>
<tr><th id="7103">7103</th><td>            <a class="tu ref" href="#gen_jmp_im" title='gen_jmp_im' data-use='c' data-ref="gen_jmp_im">gen_jmp_im</a>(<a class="local col9 ref" href="#1179pc_start" title='pc_start' data-ref="1179pc_start">pc_start</a> - <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>);</td></tr>
<tr><th id="7104">7104</th><td>            <b>if</b> (<a class="local col0 ref" href="#1180b" title='b' data-ref="1180b">b</a> &amp; <var>2</var>) {</td></tr>
<tr><th id="7105">7105</th><td>                <a class="ref" href="helper.h.html#87" title='gen_helper_rdmsr' data-ref="gen_helper_rdmsr">gen_helper_rdmsr</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>);</td></tr>
<tr><th id="7106">7106</th><td>            } <b>else</b> {</td></tr>
<tr><th id="7107">7107</th><td>                <a class="ref" href="helper.h.html#88" title='gen_helper_wrmsr' data-ref="gen_helper_wrmsr">gen_helper_wrmsr</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>);</td></tr>
<tr><th id="7108">7108</th><td>            }</td></tr>
<tr><th id="7109">7109</th><td>        }</td></tr>
<tr><th id="7110">7110</th><td>        <b>break</b>;</td></tr>
<tr><th id="7111">7111</th><td>    <b>case</b> <var>0x131</var>: <i>/* rdtsc */</i></td></tr>
<tr><th id="7112">7112</th><td>        <a class="tu ref" href="#gen_update_cc_op" title='gen_update_cc_op' data-use='c' data-ref="gen_update_cc_op">gen_update_cc_op</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>);</td></tr>
<tr><th id="7113">7113</th><td>        <a class="tu ref" href="#gen_jmp_im" title='gen_jmp_im' data-use='c' data-ref="gen_jmp_im">gen_jmp_im</a>(<a class="local col9 ref" href="#1179pc_start" title='pc_start' data-ref="1179pc_start">pc_start</a> - <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>);</td></tr>
<tr><th id="7114">7114</th><td>        <b>if</b> (<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::tb" title='DisasContext::tb' data-use='r' data-ref="DisasContext::tb">tb</a>-&gt;<a class="ref" href="../../include/exec/exec-all.h.html#TranslationBlock::cflags" title='TranslationBlock::cflags' data-ref="TranslationBlock::cflags">cflags</a> &amp; <a class="macro" href="../../include/exec/exec-all.h.html#353" title="0x20000" data-ref="_M/CF_USE_ICOUNT">CF_USE_ICOUNT</a>) {</td></tr>
<tr><th id="7115">7115</th><td>            <a class="ref" href="../../include/exec/gen-icount.h.html#gen_io_start" title='gen_io_start' data-ref="gen_io_start">gen_io_start</a>();</td></tr>
<tr><th id="7116">7116</th><td>	}</td></tr>
<tr><th id="7117">7117</th><td>        <a class="ref" href="helper.h.html#84" title='gen_helper_rdtsc' data-ref="gen_helper_rdtsc">gen_helper_rdtsc</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>);</td></tr>
<tr><th id="7118">7118</th><td>        <b>if</b> (<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::tb" title='DisasContext::tb' data-use='r' data-ref="DisasContext::tb">tb</a>-&gt;<a class="ref" href="../../include/exec/exec-all.h.html#TranslationBlock::cflags" title='TranslationBlock::cflags' data-ref="TranslationBlock::cflags">cflags</a> &amp; <a class="macro" href="../../include/exec/exec-all.h.html#353" title="0x20000" data-ref="_M/CF_USE_ICOUNT">CF_USE_ICOUNT</a>) {</td></tr>
<tr><th id="7119">7119</th><td>            <a class="ref" href="../../include/exec/gen-icount.h.html#gen_io_end" title='gen_io_end' data-ref="gen_io_end">gen_io_end</a>();</td></tr>
<tr><th id="7120">7120</th><td>            <a class="tu ref" href="#gen_jmp" title='gen_jmp' data-use='c' data-ref="gen_jmp">gen_jmp</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='r' data-ref="DisasContext::pc">pc</a> - <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>);</td></tr>
<tr><th id="7121">7121</th><td>        }</td></tr>
<tr><th id="7122">7122</th><td>        <b>break</b>;</td></tr>
<tr><th id="7123">7123</th><td>    <b>case</b> <var>0x133</var>: <i>/* rdpmc */</i></td></tr>
<tr><th id="7124">7124</th><td>        <a class="tu ref" href="#gen_update_cc_op" title='gen_update_cc_op' data-use='c' data-ref="gen_update_cc_op">gen_update_cc_op</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>);</td></tr>
<tr><th id="7125">7125</th><td>        <a class="tu ref" href="#gen_jmp_im" title='gen_jmp_im' data-use='c' data-ref="gen_jmp_im">gen_jmp_im</a>(<a class="local col9 ref" href="#1179pc_start" title='pc_start' data-ref="1179pc_start">pc_start</a> - <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>);</td></tr>
<tr><th id="7126">7126</th><td>        <a class="ref" href="helper.h.html#86" title='gen_helper_rdpmc' data-ref="gen_helper_rdpmc">gen_helper_rdpmc</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>);</td></tr>
<tr><th id="7127">7127</th><td>        <b>break</b>;</td></tr>
<tr><th id="7128">7128</th><td>    <b>case</b> <var>0x134</var>: <i>/* sysenter */</i></td></tr>
<tr><th id="7129">7129</th><td>        <i>/* For Intel SYSENTER is valid on 64-bit */</i></td></tr>
<tr><th id="7130">7130</th><td>        <b>if</b> (<a class="macro" href="#43" title="((s)-&gt;code64)" data-ref="_M/CODE64">CODE64</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>) &amp;&amp; <a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>-&gt;<a class="ref" href="cpu.h.html#CPUX86State::cpuid_vendor1" title='CPUX86State::cpuid_vendor1' data-ref="CPUX86State::cpuid_vendor1">cpuid_vendor1</a> != <a class="macro" href="cpu.h.html#657" title="0x756e6547" data-ref="_M/CPUID_VENDOR_INTEL_1">CPUID_VENDOR_INTEL_1</a>)</td></tr>
<tr><th id="7131">7131</th><td>            <b>goto</b> <a class="lbl" href="#1198illegal_op" data-ref="1198illegal_op">illegal_op</a>;</td></tr>
<tr><th id="7132">7132</th><td>        <b>if</b> (!<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pe" title='DisasContext::pe' data-use='r' data-ref="DisasContext::pe">pe</a>) {</td></tr>
<tr><th id="7133">7133</th><td>            <a class="tu ref" href="#gen_exception" title='gen_exception' data-use='c' data-ref="gen_exception">gen_exception</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="macro" href="cpu.h.html#694" title="13" data-ref="_M/EXCP0D_GPF">EXCP0D_GPF</a>, <a class="local col9 ref" href="#1179pc_start" title='pc_start' data-ref="1179pc_start">pc_start</a> - <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>);</td></tr>
<tr><th id="7134">7134</th><td>        } <b>else</b> {</td></tr>
<tr><th id="7135">7135</th><td>            <a class="ref" href="helper.h.html#53" title='gen_helper_sysenter' data-ref="gen_helper_sysenter">gen_helper_sysenter</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>);</td></tr>
<tr><th id="7136">7136</th><td>            <a class="tu ref" href="#gen_eob" title='gen_eob' data-use='c' data-ref="gen_eob">gen_eob</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>);</td></tr>
<tr><th id="7137">7137</th><td>        }</td></tr>
<tr><th id="7138">7138</th><td>        <b>break</b>;</td></tr>
<tr><th id="7139">7139</th><td>    <b>case</b> <var>0x135</var>: <i>/* sysexit */</i></td></tr>
<tr><th id="7140">7140</th><td>        <i>/* For Intel SYSEXIT is valid on 64-bit */</i></td></tr>
<tr><th id="7141">7141</th><td>        <b>if</b> (<a class="macro" href="#43" title="((s)-&gt;code64)" data-ref="_M/CODE64">CODE64</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>) &amp;&amp; <a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>-&gt;<a class="ref" href="cpu.h.html#CPUX86State::cpuid_vendor1" title='CPUX86State::cpuid_vendor1' data-ref="CPUX86State::cpuid_vendor1">cpuid_vendor1</a> != <a class="macro" href="cpu.h.html#657" title="0x756e6547" data-ref="_M/CPUID_VENDOR_INTEL_1">CPUID_VENDOR_INTEL_1</a>)</td></tr>
<tr><th id="7142">7142</th><td>            <b>goto</b> <a class="lbl" href="#1198illegal_op" data-ref="1198illegal_op">illegal_op</a>;</td></tr>
<tr><th id="7143">7143</th><td>        <b>if</b> (!<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pe" title='DisasContext::pe' data-use='r' data-ref="DisasContext::pe">pe</a>) {</td></tr>
<tr><th id="7144">7144</th><td>            <a class="tu ref" href="#gen_exception" title='gen_exception' data-use='c' data-ref="gen_exception">gen_exception</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="macro" href="cpu.h.html#694" title="13" data-ref="_M/EXCP0D_GPF">EXCP0D_GPF</a>, <a class="local col9 ref" href="#1179pc_start" title='pc_start' data-ref="1179pc_start">pc_start</a> - <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>);</td></tr>
<tr><th id="7145">7145</th><td>        } <b>else</b> {</td></tr>
<tr><th id="7146">7146</th><td>            <a class="ref" href="helper.h.html#54" title='gen_helper_sysexit' data-ref="gen_helper_sysexit">gen_helper_sysexit</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="ref" href="../../tcg/tcg.h.html#tcg_const_i32" title='tcg_const_i32' data-ref="tcg_const_i32">tcg_const_i32</a>(<a class="local col5 ref" href="#1185dflag" title='dflag' data-ref="1185dflag">dflag</a> - <var>1</var>));</td></tr>
<tr><th id="7147">7147</th><td>            <a class="tu ref" href="#gen_eob" title='gen_eob' data-use='c' data-ref="gen_eob">gen_eob</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>);</td></tr>
<tr><th id="7148">7148</th><td>        }</td></tr>
<tr><th id="7149">7149</th><td>        <b>break</b>;</td></tr>
<tr><th id="7150">7150</th><td><u>#<span data-ppcond="7150">ifdef</span> <a class="macro" href="../../x86_64-softmmu/config-target.h.html#2" data-ref="_M/TARGET_X86_64">TARGET_X86_64</a></u></td></tr>
<tr><th id="7151">7151</th><td>    <b>case</b> <var>0x105</var>: <i>/* syscall */</i></td></tr>
<tr><th id="7152">7152</th><td>        <i>/* XXX: is it usable in real mode ? */</i></td></tr>
<tr><th id="7153">7153</th><td>        <a class="tu ref" href="#gen_update_cc_op" title='gen_update_cc_op' data-use='c' data-ref="gen_update_cc_op">gen_update_cc_op</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>);</td></tr>
<tr><th id="7154">7154</th><td>        <a class="tu ref" href="#gen_jmp_im" title='gen_jmp_im' data-use='c' data-ref="gen_jmp_im">gen_jmp_im</a>(<a class="local col9 ref" href="#1179pc_start" title='pc_start' data-ref="1179pc_start">pc_start</a> - <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>);</td></tr>
<tr><th id="7155">7155</th><td>        <a class="ref" href="helper.h.html#56" title='gen_helper_syscall' data-ref="gen_helper_syscall">gen_helper_syscall</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="ref" href="../../tcg/tcg.h.html#tcg_const_i32" title='tcg_const_i32' data-ref="tcg_const_i32">tcg_const_i32</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='r' data-ref="DisasContext::pc">pc</a> - <a class="local col9 ref" href="#1179pc_start" title='pc_start' data-ref="1179pc_start">pc_start</a>));</td></tr>
<tr><th id="7156">7156</th><td>        <i>/* TF handling for the syscall insn is different. The TF bit is  checked</i></td></tr>
<tr><th id="7157">7157</th><td><i>           after the syscall insn completes. This allows #DB to not be</i></td></tr>
<tr><th id="7158">7158</th><td><i>           generated after one has entered CPL0 if TF is set in FMASK.  */</i></td></tr>
<tr><th id="7159">7159</th><td>        <a class="tu ref" href="#gen_eob_worker" title='gen_eob_worker' data-use='c' data-ref="gen_eob_worker">gen_eob_worker</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <span class="macro" title="0" data-ref="_M/false">false</span>, <span class="macro" title="1" data-ref="_M/true">true</span>);</td></tr>
<tr><th id="7160">7160</th><td>        <b>break</b>;</td></tr>
<tr><th id="7161">7161</th><td>    <b>case</b> <var>0x107</var>: <i>/* sysret */</i></td></tr>
<tr><th id="7162">7162</th><td>        <b>if</b> (!<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pe" title='DisasContext::pe' data-use='r' data-ref="DisasContext::pe">pe</a>) {</td></tr>
<tr><th id="7163">7163</th><td>            <a class="tu ref" href="#gen_exception" title='gen_exception' data-use='c' data-ref="gen_exception">gen_exception</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="macro" href="cpu.h.html#694" title="13" data-ref="_M/EXCP0D_GPF">EXCP0D_GPF</a>, <a class="local col9 ref" href="#1179pc_start" title='pc_start' data-ref="1179pc_start">pc_start</a> - <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>);</td></tr>
<tr><th id="7164">7164</th><td>        } <b>else</b> {</td></tr>
<tr><th id="7165">7165</th><td>            <a class="ref" href="helper.h.html#57" title='gen_helper_sysret' data-ref="gen_helper_sysret">gen_helper_sysret</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="ref" href="../../tcg/tcg.h.html#tcg_const_i32" title='tcg_const_i32' data-ref="tcg_const_i32">tcg_const_i32</a>(<a class="local col5 ref" href="#1185dflag" title='dflag' data-ref="1185dflag">dflag</a> - <var>1</var>));</td></tr>
<tr><th id="7166">7166</th><td>            <i>/* condition codes are modified only in long mode */</i></td></tr>
<tr><th id="7167">7167</th><td>            <b>if</b> (<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::lma" title='DisasContext::lma' data-use='r' data-ref="DisasContext::lma">lma</a>) {</td></tr>
<tr><th id="7168">7168</th><td>                <a class="tu ref" href="#set_cc_op" title='set_cc_op' data-use='c' data-ref="set_cc_op">set_cc_op</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="enum" href="cpu.h.html#CC_OP_EFLAGS" title='CC_OP_EFLAGS' data-ref="CC_OP_EFLAGS">CC_OP_EFLAGS</a>);</td></tr>
<tr><th id="7169">7169</th><td>            }</td></tr>
<tr><th id="7170">7170</th><td>            <i>/* TF handling for the sysret insn is different. The TF bit is</i></td></tr>
<tr><th id="7171">7171</th><td><i>               checked after the sysret insn completes. This allows #DB to be</i></td></tr>
<tr><th id="7172">7172</th><td><i>               generated "as if" the syscall insn in userspace has just</i></td></tr>
<tr><th id="7173">7173</th><td><i>               completed.  */</i></td></tr>
<tr><th id="7174">7174</th><td>            <a class="tu ref" href="#gen_eob_worker" title='gen_eob_worker' data-use='c' data-ref="gen_eob_worker">gen_eob_worker</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <span class="macro" title="0" data-ref="_M/false">false</span>, <span class="macro" title="1" data-ref="_M/true">true</span>);</td></tr>
<tr><th id="7175">7175</th><td>        }</td></tr>
<tr><th id="7176">7176</th><td>        <b>break</b>;</td></tr>
<tr><th id="7177">7177</th><td><u>#<span data-ppcond="7150">endif</span></u></td></tr>
<tr><th id="7178">7178</th><td>    <b>case</b> <var>0x1a2</var>: <i>/* cpuid */</i></td></tr>
<tr><th id="7179">7179</th><td>        <a class="tu ref" href="#gen_update_cc_op" title='gen_update_cc_op' data-use='c' data-ref="gen_update_cc_op">gen_update_cc_op</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>);</td></tr>
<tr><th id="7180">7180</th><td>        <a class="tu ref" href="#gen_jmp_im" title='gen_jmp_im' data-use='c' data-ref="gen_jmp_im">gen_jmp_im</a>(<a class="local col9 ref" href="#1179pc_start" title='pc_start' data-ref="1179pc_start">pc_start</a> - <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>);</td></tr>
<tr><th id="7181">7181</th><td>        <a class="ref" href="helper.h.html#83" title='gen_helper_cpuid' data-ref="gen_helper_cpuid">gen_helper_cpuid</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>);</td></tr>
<tr><th id="7182">7182</th><td>        <b>break</b>;</td></tr>
<tr><th id="7183">7183</th><td>    <b>case</b> <var>0xf4</var>: <i>/* hlt */</i></td></tr>
<tr><th id="7184">7184</th><td>        <b>if</b> (<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cpl" title='DisasContext::cpl' data-use='r' data-ref="DisasContext::cpl">cpl</a> != <var>0</var>) {</td></tr>
<tr><th id="7185">7185</th><td>            <a class="tu ref" href="#gen_exception" title='gen_exception' data-use='c' data-ref="gen_exception">gen_exception</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="macro" href="cpu.h.html#694" title="13" data-ref="_M/EXCP0D_GPF">EXCP0D_GPF</a>, <a class="local col9 ref" href="#1179pc_start" title='pc_start' data-ref="1179pc_start">pc_start</a> - <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>);</td></tr>
<tr><th id="7186">7186</th><td>        } <b>else</b> {</td></tr>
<tr><th id="7187">7187</th><td>            <a class="tu ref" href="#gen_update_cc_op" title='gen_update_cc_op' data-use='c' data-ref="gen_update_cc_op">gen_update_cc_op</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>);</td></tr>
<tr><th id="7188">7188</th><td>            <a class="tu ref" href="#gen_jmp_im" title='gen_jmp_im' data-use='c' data-ref="gen_jmp_im">gen_jmp_im</a>(<a class="local col9 ref" href="#1179pc_start" title='pc_start' data-ref="1179pc_start">pc_start</a> - <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>);</td></tr>
<tr><th id="7189">7189</th><td>            <a class="ref" href="helper.h.html#59" title='gen_helper_hlt' data-ref="gen_helper_hlt">gen_helper_hlt</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="ref" href="../../tcg/tcg.h.html#tcg_const_i32" title='tcg_const_i32' data-ref="tcg_const_i32">tcg_const_i32</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='r' data-ref="DisasContext::pc">pc</a> - <a class="local col9 ref" href="#1179pc_start" title='pc_start' data-ref="1179pc_start">pc_start</a>));</td></tr>
<tr><th id="7190">7190</th><td>            <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::is_jmp" title='DisasContext::is_jmp' data-use='w' data-ref="DisasContext::is_jmp">is_jmp</a> = <a class="macro" href="../../include/exec/exec-all.h.html#64" title="2" data-ref="_M/DISAS_TB_JUMP">DISAS_TB_JUMP</a>;</td></tr>
<tr><th id="7191">7191</th><td>        }</td></tr>
<tr><th id="7192">7192</th><td>        <b>break</b>;</td></tr>
<tr><th id="7193">7193</th><td>    <b>case</b> <var>0x100</var>:</td></tr>
<tr><th id="7194">7194</th><td>        <a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> = <a class="ref" href="../../include/exec/cpu_ldst_template.h.html#112" title='cpu_ldub_code' data-ref="cpu_ldub_code">cpu_ldub_code</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='w' data-ref="DisasContext::pc">pc</a>++);</td></tr>
<tr><th id="7195">7195</th><td>        <a class="local col9 ref" href="#1189mod" title='mod' data-ref="1189mod">mod</a> = (<a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> &gt;&gt; <var>6</var>) &amp; <var>3</var>;</td></tr>
<tr><th id="7196">7196</th><td>        <a class="local col0 ref" href="#1190op" title='op' data-ref="1190op">op</a> = (<a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> &gt;&gt; <var>3</var>) &amp; <var>7</var>;</td></tr>
<tr><th id="7197">7197</th><td>        <b>switch</b>(<a class="local col0 ref" href="#1190op" title='op' data-ref="1190op">op</a>) {</td></tr>
<tr><th id="7198">7198</th><td>        <b>case</b> <var>0</var>: <i>/* sldt */</i></td></tr>
<tr><th id="7199">7199</th><td>            <b>if</b> (!<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pe" title='DisasContext::pe' data-use='r' data-ref="DisasContext::pe">pe</a> || <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::vm86" title='DisasContext::vm86' data-use='r' data-ref="DisasContext::vm86">vm86</a>)</td></tr>
<tr><th id="7200">7200</th><td>                <b>goto</b> <a class="lbl" href="#1198illegal_op" data-ref="1198illegal_op">illegal_op</a>;</td></tr>
<tr><th id="7201">7201</th><td>            <a class="tu ref" href="#gen_svm_check_intercept" title='gen_svm_check_intercept' data-use='c' data-ref="gen_svm_check_intercept">gen_svm_check_intercept</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col9 ref" href="#1179pc_start" title='pc_start' data-ref="1179pc_start">pc_start</a>, <a class="macro" href="svm.h.html#90" title="0x068" data-ref="_M/SVM_EXIT_LDTR_READ">SVM_EXIT_LDTR_READ</a>);</td></tr>
<tr><th id="7202">7202</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#925" title="tcg_gen_ld32u_i64" data-ref="_M/tcg_gen_ld32u_tl">tcg_gen_ld32u_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>,</td></tr>
<tr><th id="7203">7203</th><td>                             <span class="macro" title="__builtin_offsetof(CPUX86State, ldt.selector)" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>, ldt.selector));</td></tr>
<tr><th id="7204">7204</th><td>            <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a> = <a class="local col9 ref" href="#1189mod" title='mod' data-ref="1189mod">mod</a> == <var>3</var> ? <a class="local col5 ref" href="#1185dflag" title='dflag' data-ref="1185dflag">dflag</a> : <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_16" title='TCGMemOp::MO_16' data-ref="TCGMemOp::MO_16">MO_16</a>;</td></tr>
<tr><th id="7205">7205</th><td>            <a class="tu ref" href="#gen_ldst_modrm" title='gen_ldst_modrm' data-use='c' data-ref="gen_ldst_modrm">gen_ldst_modrm</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a>, <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="enum" href="#OR_TMP0" title='OR_TMP0' data-ref="OR_TMP0">OR_TMP0</a>, <var>1</var>);</td></tr>
<tr><th id="7206">7206</th><td>            <b>break</b>;</td></tr>
<tr><th id="7207">7207</th><td>        <b>case</b> <var>2</var>: <i>/* lldt */</i></td></tr>
<tr><th id="7208">7208</th><td>            <b>if</b> (!<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pe" title='DisasContext::pe' data-use='r' data-ref="DisasContext::pe">pe</a> || <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::vm86" title='DisasContext::vm86' data-use='r' data-ref="DisasContext::vm86">vm86</a>)</td></tr>
<tr><th id="7209">7209</th><td>                <b>goto</b> <a class="lbl" href="#1198illegal_op" data-ref="1198illegal_op">illegal_op</a>;</td></tr>
<tr><th id="7210">7210</th><td>            <b>if</b> (<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cpl" title='DisasContext::cpl' data-use='r' data-ref="DisasContext::cpl">cpl</a> != <var>0</var>) {</td></tr>
<tr><th id="7211">7211</th><td>                <a class="tu ref" href="#gen_exception" title='gen_exception' data-use='c' data-ref="gen_exception">gen_exception</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="macro" href="cpu.h.html#694" title="13" data-ref="_M/EXCP0D_GPF">EXCP0D_GPF</a>, <a class="local col9 ref" href="#1179pc_start" title='pc_start' data-ref="1179pc_start">pc_start</a> - <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>);</td></tr>
<tr><th id="7212">7212</th><td>            } <b>else</b> {</td></tr>
<tr><th id="7213">7213</th><td>                <a class="tu ref" href="#gen_svm_check_intercept" title='gen_svm_check_intercept' data-use='c' data-ref="gen_svm_check_intercept">gen_svm_check_intercept</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col9 ref" href="#1179pc_start" title='pc_start' data-ref="1179pc_start">pc_start</a>, <a class="macro" href="svm.h.html#94" title="0x06c" data-ref="_M/SVM_EXIT_LDTR_WRITE">SVM_EXIT_LDTR_WRITE</a>);</td></tr>
<tr><th id="7214">7214</th><td>                <a class="tu ref" href="#gen_ldst_modrm" title='gen_ldst_modrm' data-use='c' data-ref="gen_ldst_modrm">gen_ldst_modrm</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a>, <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_16" title='TCGMemOp::MO_16' data-ref="TCGMemOp::MO_16">MO_16</a>, <a class="enum" href="#OR_TMP0" title='OR_TMP0' data-ref="OR_TMP0">OR_TMP0</a>, <var>0</var>);</td></tr>
<tr><th id="7215">7215</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#962" title="tcg_gen_extrl_i64_i32" data-ref="_M/tcg_gen_trunc_tl_i32">tcg_gen_trunc_tl_i32</a>(<a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="7216">7216</th><td>                <a class="ref" href="helper.h.html#36" title='gen_helper_lldt' data-ref="gen_helper_lldt">gen_helper_lldt</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>);</td></tr>
<tr><th id="7217">7217</th><td>            }</td></tr>
<tr><th id="7218">7218</th><td>            <b>break</b>;</td></tr>
<tr><th id="7219">7219</th><td>        <b>case</b> <var>1</var>: <i>/* str */</i></td></tr>
<tr><th id="7220">7220</th><td>            <b>if</b> (!<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pe" title='DisasContext::pe' data-use='r' data-ref="DisasContext::pe">pe</a> || <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::vm86" title='DisasContext::vm86' data-use='r' data-ref="DisasContext::vm86">vm86</a>)</td></tr>
<tr><th id="7221">7221</th><td>                <b>goto</b> <a class="lbl" href="#1198illegal_op" data-ref="1198illegal_op">illegal_op</a>;</td></tr>
<tr><th id="7222">7222</th><td>            <a class="tu ref" href="#gen_svm_check_intercept" title='gen_svm_check_intercept' data-use='c' data-ref="gen_svm_check_intercept">gen_svm_check_intercept</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col9 ref" href="#1179pc_start" title='pc_start' data-ref="1179pc_start">pc_start</a>, <a class="macro" href="svm.h.html#91" title="0x069" data-ref="_M/SVM_EXIT_TR_READ">SVM_EXIT_TR_READ</a>);</td></tr>
<tr><th id="7223">7223</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#925" title="tcg_gen_ld32u_i64" data-ref="_M/tcg_gen_ld32u_tl">tcg_gen_ld32u_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>,</td></tr>
<tr><th id="7224">7224</th><td>                             <span class="macro" title="__builtin_offsetof(CPUX86State, tr.selector)" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>, tr.selector));</td></tr>
<tr><th id="7225">7225</th><td>            <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a> = <a class="local col9 ref" href="#1189mod" title='mod' data-ref="1189mod">mod</a> == <var>3</var> ? <a class="local col5 ref" href="#1185dflag" title='dflag' data-ref="1185dflag">dflag</a> : <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_16" title='TCGMemOp::MO_16' data-ref="TCGMemOp::MO_16">MO_16</a>;</td></tr>
<tr><th id="7226">7226</th><td>            <a class="tu ref" href="#gen_ldst_modrm" title='gen_ldst_modrm' data-use='c' data-ref="gen_ldst_modrm">gen_ldst_modrm</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a>, <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="enum" href="#OR_TMP0" title='OR_TMP0' data-ref="OR_TMP0">OR_TMP0</a>, <var>1</var>);</td></tr>
<tr><th id="7227">7227</th><td>            <b>break</b>;</td></tr>
<tr><th id="7228">7228</th><td>        <b>case</b> <var>3</var>: <i>/* ltr */</i></td></tr>
<tr><th id="7229">7229</th><td>            <b>if</b> (!<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pe" title='DisasContext::pe' data-use='r' data-ref="DisasContext::pe">pe</a> || <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::vm86" title='DisasContext::vm86' data-use='r' data-ref="DisasContext::vm86">vm86</a>)</td></tr>
<tr><th id="7230">7230</th><td>                <b>goto</b> <a class="lbl" href="#1198illegal_op" data-ref="1198illegal_op">illegal_op</a>;</td></tr>
<tr><th id="7231">7231</th><td>            <b>if</b> (<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cpl" title='DisasContext::cpl' data-use='r' data-ref="DisasContext::cpl">cpl</a> != <var>0</var>) {</td></tr>
<tr><th id="7232">7232</th><td>                <a class="tu ref" href="#gen_exception" title='gen_exception' data-use='c' data-ref="gen_exception">gen_exception</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="macro" href="cpu.h.html#694" title="13" data-ref="_M/EXCP0D_GPF">EXCP0D_GPF</a>, <a class="local col9 ref" href="#1179pc_start" title='pc_start' data-ref="1179pc_start">pc_start</a> - <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>);</td></tr>
<tr><th id="7233">7233</th><td>            } <b>else</b> {</td></tr>
<tr><th id="7234">7234</th><td>                <a class="tu ref" href="#gen_svm_check_intercept" title='gen_svm_check_intercept' data-use='c' data-ref="gen_svm_check_intercept">gen_svm_check_intercept</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col9 ref" href="#1179pc_start" title='pc_start' data-ref="1179pc_start">pc_start</a>, <a class="macro" href="svm.h.html#95" title="0x06d" data-ref="_M/SVM_EXIT_TR_WRITE">SVM_EXIT_TR_WRITE</a>);</td></tr>
<tr><th id="7235">7235</th><td>                <a class="tu ref" href="#gen_ldst_modrm" title='gen_ldst_modrm' data-use='c' data-ref="gen_ldst_modrm">gen_ldst_modrm</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a>, <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_16" title='TCGMemOp::MO_16' data-ref="TCGMemOp::MO_16">MO_16</a>, <a class="enum" href="#OR_TMP0" title='OR_TMP0' data-ref="OR_TMP0">OR_TMP0</a>, <var>0</var>);</td></tr>
<tr><th id="7236">7236</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#962" title="tcg_gen_extrl_i64_i32" data-ref="_M/tcg_gen_trunc_tl_i32">tcg_gen_trunc_tl_i32</a>(<a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="7237">7237</th><td>                <a class="ref" href="helper.h.html#37" title='gen_helper_ltr' data-ref="gen_helper_ltr">gen_helper_ltr</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>);</td></tr>
<tr><th id="7238">7238</th><td>            }</td></tr>
<tr><th id="7239">7239</th><td>            <b>break</b>;</td></tr>
<tr><th id="7240">7240</th><td>        <b>case</b> <var>4</var>: <i>/* verr */</i></td></tr>
<tr><th id="7241">7241</th><td>        <b>case</b> <var>5</var>: <i>/* verw */</i></td></tr>
<tr><th id="7242">7242</th><td>            <b>if</b> (!<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pe" title='DisasContext::pe' data-use='r' data-ref="DisasContext::pe">pe</a> || <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::vm86" title='DisasContext::vm86' data-use='r' data-ref="DisasContext::vm86">vm86</a>)</td></tr>
<tr><th id="7243">7243</th><td>                <b>goto</b> <a class="lbl" href="#1198illegal_op" data-ref="1198illegal_op">illegal_op</a>;</td></tr>
<tr><th id="7244">7244</th><td>            <a class="tu ref" href="#gen_ldst_modrm" title='gen_ldst_modrm' data-use='c' data-ref="gen_ldst_modrm">gen_ldst_modrm</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a>, <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_16" title='TCGMemOp::MO_16' data-ref="TCGMemOp::MO_16">MO_16</a>, <a class="enum" href="#OR_TMP0" title='OR_TMP0' data-ref="OR_TMP0">OR_TMP0</a>, <var>0</var>);</td></tr>
<tr><th id="7245">7245</th><td>            <a class="tu ref" href="#gen_update_cc_op" title='gen_update_cc_op' data-use='c' data-ref="gen_update_cc_op">gen_update_cc_op</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>);</td></tr>
<tr><th id="7246">7246</th><td>            <b>if</b> (<a class="local col0 ref" href="#1190op" title='op' data-ref="1190op">op</a> == <var>4</var>) {</td></tr>
<tr><th id="7247">7247</th><td>                <a class="ref" href="helper.h.html#34" title='gen_helper_verr' data-ref="gen_helper_verr">gen_helper_verr</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="7248">7248</th><td>            } <b>else</b> {</td></tr>
<tr><th id="7249">7249</th><td>                <a class="ref" href="helper.h.html#35" title='gen_helper_verw' data-ref="gen_helper_verw">gen_helper_verw</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="7250">7250</th><td>            }</td></tr>
<tr><th id="7251">7251</th><td>            <a class="tu ref" href="#set_cc_op" title='set_cc_op' data-use='c' data-ref="set_cc_op">set_cc_op</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="enum" href="cpu.h.html#CC_OP_EFLAGS" title='CC_OP_EFLAGS' data-ref="CC_OP_EFLAGS">CC_OP_EFLAGS</a>);</td></tr>
<tr><th id="7252">7252</th><td>            <b>break</b>;</td></tr>
<tr><th id="7253">7253</th><td>        <b>default</b>:</td></tr>
<tr><th id="7254">7254</th><td>            <b>goto</b> <a class="lbl" href="#1202unknown_op" data-ref="1202unknown_op">unknown_op</a>;</td></tr>
<tr><th id="7255">7255</th><td>        }</td></tr>
<tr><th id="7256">7256</th><td>        <b>break</b>;</td></tr>
<tr><th id="7257">7257</th><td></td></tr>
<tr><th id="7258">7258</th><td>    <b>case</b> <var>0x101</var>:</td></tr>
<tr><th id="7259">7259</th><td>        <a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> = <a class="ref" href="../../include/exec/cpu_ldst_template.h.html#112" title='cpu_ldub_code' data-ref="cpu_ldub_code">cpu_ldub_code</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='w' data-ref="DisasContext::pc">pc</a>++);</td></tr>
<tr><th id="7260">7260</th><td>        <b>switch</b> (<a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a>) {</td></tr>
<tr><th id="7261">7261</th><td>        <a class="macro" href="#61" title="case (0 &lt;&lt; 6) | (0 &lt;&lt; 3) | 0 ... (0 &lt;&lt; 6) | (0 &lt;&lt; 3) | 7: case (1 &lt;&lt; 6) | (0 &lt;&lt; 3) | 0 ... (1 &lt;&lt; 6) | (0 &lt;&lt; 3) | 7: case (2 &lt;&lt; 6) | (0 &lt;&lt; 3) | 0 ... (2 &lt;&lt; 6) | (0 &lt;&lt; 3) | 7" data-ref="_M/CASE_MODRM_MEM_OP">CASE_MODRM_MEM_OP</a>(<var>0</var>): <i>/* sgdt */</i></td></tr>
<tr><th id="7262">7262</th><td>            <a class="tu ref" href="#gen_svm_check_intercept" title='gen_svm_check_intercept' data-use='c' data-ref="gen_svm_check_intercept">gen_svm_check_intercept</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col9 ref" href="#1179pc_start" title='pc_start' data-ref="1179pc_start">pc_start</a>, <a class="macro" href="svm.h.html#89" title="0x067" data-ref="_M/SVM_EXIT_GDTR_READ">SVM_EXIT_GDTR_READ</a>);</td></tr>
<tr><th id="7263">7263</th><td>            <a class="tu ref" href="#gen_lea_modrm" title='gen_lea_modrm' data-use='c' data-ref="gen_lea_modrm">gen_lea_modrm</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a>);</td></tr>
<tr><th id="7264">7264</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#925" title="tcg_gen_ld32u_i64" data-ref="_M/tcg_gen_ld32u_tl">tcg_gen_ld32u_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>,</td></tr>
<tr><th id="7265">7265</th><td>                             <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <span class="macro" title="__builtin_offsetof(CPUX86State, gdt.limit)" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>, gdt.limit));</td></tr>
<tr><th id="7266">7266</th><td>            <a class="tu ref" href="#gen_op_st_v" title='gen_op_st_v' data-use='c' data-ref="gen_op_st_v">gen_op_st_v</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_16" title='TCGMemOp::MO_16' data-ref="TCGMemOp::MO_16">MO_16</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>);</td></tr>
<tr><th id="7267">7267</th><td>            <a class="tu ref" href="#gen_add_A0_im" title='gen_add_A0_im' data-use='c' data-ref="gen_add_A0_im">gen_add_A0_im</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <var>2</var>);</td></tr>
<tr><th id="7268">7268</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#927" title="tcg_gen_ld_i64" data-ref="_M/tcg_gen_ld_tl">tcg_gen_ld_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <span class="macro" title="__builtin_offsetof(CPUX86State, gdt.base)" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>, gdt.base));</td></tr>
<tr><th id="7269">7269</th><td>            <b>if</b> (<a class="local col5 ref" href="#1185dflag" title='dflag' data-ref="1185dflag">dflag</a> == <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_16" title='TCGMemOp::MO_16' data-ref="TCGMemOp::MO_16">MO_16</a>) {</td></tr>
<tr><th id="7270">7270</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#939" title="tcg_gen_andi_i64" data-ref="_M/tcg_gen_andi_tl">tcg_gen_andi_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <var>0xffffff</var>);</td></tr>
<tr><th id="7271">7271</th><td>            }</td></tr>
<tr><th id="7272">7272</th><td>            <a class="tu ref" href="#gen_op_st_v" title='gen_op_st_v' data-use='c' data-ref="gen_op_st_v">gen_op_st_v</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="macro" href="#43" title="((s)-&gt;code64)" data-ref="_M/CODE64">CODE64</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>) + <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_32" title='TCGMemOp::MO_32' data-ref="TCGMemOp::MO_32">MO_32</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>);</td></tr>
<tr><th id="7273">7273</th><td>            <b>break</b>;</td></tr>
<tr><th id="7274">7274</th><td></td></tr>
<tr><th id="7275">7275</th><td>        <b>case</b> <var>0xc8</var>: <i>/* monitor */</i></td></tr>
<tr><th id="7276">7276</th><td>            <b>if</b> (!(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cpuid_ext_features" title='DisasContext::cpuid_ext_features' data-use='r' data-ref="DisasContext::cpuid_ext_features">cpuid_ext_features</a> &amp; <a class="macro" href="cpu.h.html#506" title="(1U &lt;&lt; 3)" data-ref="_M/CPUID_EXT_MONITOR">CPUID_EXT_MONITOR</a>) || <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cpl" title='DisasContext::cpl' data-use='r' data-ref="DisasContext::cpl">cpl</a> != <var>0</var>) {</td></tr>
<tr><th id="7277">7277</th><td>                <b>goto</b> <a class="lbl" href="#1198illegal_op" data-ref="1198illegal_op">illegal_op</a>;</td></tr>
<tr><th id="7278">7278</th><td>            }</td></tr>
<tr><th id="7279">7279</th><td>            <a class="tu ref" href="#gen_update_cc_op" title='gen_update_cc_op' data-use='c' data-ref="gen_update_cc_op">gen_update_cc_op</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>);</td></tr>
<tr><th id="7280">7280</th><td>            <a class="tu ref" href="#gen_jmp_im" title='gen_jmp_im' data-use='c' data-ref="gen_jmp_im">gen_jmp_im</a>(<a class="local col9 ref" href="#1179pc_start" title='pc_start' data-ref="1179pc_start">pc_start</a> - <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>);</td></tr>
<tr><th id="7281">7281</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#920" title="tcg_gen_mov_i64" data-ref="_M/tcg_gen_mov_tl">tcg_gen_mov_tl</a>(<a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>, <a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="macro" href="cpu.h.html#59" title="0" data-ref="_M/R_EAX">R_EAX</a>]);</td></tr>
<tr><th id="7282">7282</th><td>            <a class="tu ref" href="#gen_extu" title='gen_extu' data-use='c' data-ref="gen_extu">gen_extu</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::aflag" title='DisasContext::aflag' data-use='r' data-ref="DisasContext::aflag">aflag</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>);</td></tr>
<tr><th id="7283">7283</th><td>            <a class="tu ref" href="#gen_add_A0_ds_seg" title='gen_add_A0_ds_seg' data-use='c' data-ref="gen_add_A0_ds_seg">gen_add_A0_ds_seg</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>);</td></tr>
<tr><th id="7284">7284</th><td>            <a class="ref" href="helper.h.html#60" title='gen_helper_monitor' data-ref="gen_helper_monitor">gen_helper_monitor</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>);</td></tr>
<tr><th id="7285">7285</th><td>            <b>break</b>;</td></tr>
<tr><th id="7286">7286</th><td></td></tr>
<tr><th id="7287">7287</th><td>        <b>case</b> <var>0xc9</var>: <i>/* mwait */</i></td></tr>
<tr><th id="7288">7288</th><td>            <b>if</b> (!(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cpuid_ext_features" title='DisasContext::cpuid_ext_features' data-use='r' data-ref="DisasContext::cpuid_ext_features">cpuid_ext_features</a> &amp; <a class="macro" href="cpu.h.html#506" title="(1U &lt;&lt; 3)" data-ref="_M/CPUID_EXT_MONITOR">CPUID_EXT_MONITOR</a>) || <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cpl" title='DisasContext::cpl' data-use='r' data-ref="DisasContext::cpl">cpl</a> != <var>0</var>) {</td></tr>
<tr><th id="7289">7289</th><td>                <b>goto</b> <a class="lbl" href="#1198illegal_op" data-ref="1198illegal_op">illegal_op</a>;</td></tr>
<tr><th id="7290">7290</th><td>            }</td></tr>
<tr><th id="7291">7291</th><td>            <a class="tu ref" href="#gen_update_cc_op" title='gen_update_cc_op' data-use='c' data-ref="gen_update_cc_op">gen_update_cc_op</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>);</td></tr>
<tr><th id="7292">7292</th><td>            <a class="tu ref" href="#gen_jmp_im" title='gen_jmp_im' data-use='c' data-ref="gen_jmp_im">gen_jmp_im</a>(<a class="local col9 ref" href="#1179pc_start" title='pc_start' data-ref="1179pc_start">pc_start</a> - <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>);</td></tr>
<tr><th id="7293">7293</th><td>            <a class="ref" href="helper.h.html#61" title='gen_helper_mwait' data-ref="gen_helper_mwait">gen_helper_mwait</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="ref" href="../../tcg/tcg.h.html#tcg_const_i32" title='tcg_const_i32' data-ref="tcg_const_i32">tcg_const_i32</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='r' data-ref="DisasContext::pc">pc</a> - <a class="local col9 ref" href="#1179pc_start" title='pc_start' data-ref="1179pc_start">pc_start</a>));</td></tr>
<tr><th id="7294">7294</th><td>            <a class="tu ref" href="#gen_eob" title='gen_eob' data-use='c' data-ref="gen_eob">gen_eob</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>);</td></tr>
<tr><th id="7295">7295</th><td>            <b>break</b>;</td></tr>
<tr><th id="7296">7296</th><td></td></tr>
<tr><th id="7297">7297</th><td>        <b>case</b> <var>0xca</var>: <i>/* clac */</i></td></tr>
<tr><th id="7298">7298</th><td>            <b>if</b> (!(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cpuid_7_0_ebx_features" title='DisasContext::cpuid_7_0_ebx_features' data-use='r' data-ref="DisasContext::cpuid_7_0_ebx_features">cpuid_7_0_ebx_features</a> &amp; <a class="macro" href="cpu.h.html#622" title="(1U &lt;&lt; 20)" data-ref="_M/CPUID_7_0_EBX_SMAP">CPUID_7_0_EBX_SMAP</a>)</td></tr>
<tr><th id="7299">7299</th><td>                || <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cpl" title='DisasContext::cpl' data-use='r' data-ref="DisasContext::cpl">cpl</a> != <var>0</var>) {</td></tr>
<tr><th id="7300">7300</th><td>                <b>goto</b> <a class="lbl" href="#1198illegal_op" data-ref="1198illegal_op">illegal_op</a>;</td></tr>
<tr><th id="7301">7301</th><td>            }</td></tr>
<tr><th id="7302">7302</th><td>            <a class="ref" href="helper.h.html#69" title='gen_helper_clac' data-ref="gen_helper_clac">gen_helper_clac</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>);</td></tr>
<tr><th id="7303">7303</th><td>            <a class="tu ref" href="#gen_jmp_im" title='gen_jmp_im' data-use='c' data-ref="gen_jmp_im">gen_jmp_im</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='r' data-ref="DisasContext::pc">pc</a> - <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>);</td></tr>
<tr><th id="7304">7304</th><td>            <a class="tu ref" href="#gen_eob" title='gen_eob' data-use='c' data-ref="gen_eob">gen_eob</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>);</td></tr>
<tr><th id="7305">7305</th><td>            <b>break</b>;</td></tr>
<tr><th id="7306">7306</th><td></td></tr>
<tr><th id="7307">7307</th><td>        <b>case</b> <var>0xcb</var>: <i>/* stac */</i></td></tr>
<tr><th id="7308">7308</th><td>            <b>if</b> (!(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cpuid_7_0_ebx_features" title='DisasContext::cpuid_7_0_ebx_features' data-use='r' data-ref="DisasContext::cpuid_7_0_ebx_features">cpuid_7_0_ebx_features</a> &amp; <a class="macro" href="cpu.h.html#622" title="(1U &lt;&lt; 20)" data-ref="_M/CPUID_7_0_EBX_SMAP">CPUID_7_0_EBX_SMAP</a>)</td></tr>
<tr><th id="7309">7309</th><td>                || <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cpl" title='DisasContext::cpl' data-use='r' data-ref="DisasContext::cpl">cpl</a> != <var>0</var>) {</td></tr>
<tr><th id="7310">7310</th><td>                <b>goto</b> <a class="lbl" href="#1198illegal_op" data-ref="1198illegal_op">illegal_op</a>;</td></tr>
<tr><th id="7311">7311</th><td>            }</td></tr>
<tr><th id="7312">7312</th><td>            <a class="ref" href="helper.h.html#70" title='gen_helper_stac' data-ref="gen_helper_stac">gen_helper_stac</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>);</td></tr>
<tr><th id="7313">7313</th><td>            <a class="tu ref" href="#gen_jmp_im" title='gen_jmp_im' data-use='c' data-ref="gen_jmp_im">gen_jmp_im</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='r' data-ref="DisasContext::pc">pc</a> - <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>);</td></tr>
<tr><th id="7314">7314</th><td>            <a class="tu ref" href="#gen_eob" title='gen_eob' data-use='c' data-ref="gen_eob">gen_eob</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>);</td></tr>
<tr><th id="7315">7315</th><td>            <b>break</b>;</td></tr>
<tr><th id="7316">7316</th><td></td></tr>
<tr><th id="7317">7317</th><td>        <a class="macro" href="#61" title="case (0 &lt;&lt; 6) | (1 &lt;&lt; 3) | 0 ... (0 &lt;&lt; 6) | (1 &lt;&lt; 3) | 7: case (1 &lt;&lt; 6) | (1 &lt;&lt; 3) | 0 ... (1 &lt;&lt; 6) | (1 &lt;&lt; 3) | 7: case (2 &lt;&lt; 6) | (1 &lt;&lt; 3) | 0 ... (2 &lt;&lt; 6) | (1 &lt;&lt; 3) | 7" data-ref="_M/CASE_MODRM_MEM_OP">CASE_MODRM_MEM_OP</a>(<var>1</var>): <i>/* sidt */</i></td></tr>
<tr><th id="7318">7318</th><td>            <a class="tu ref" href="#gen_svm_check_intercept" title='gen_svm_check_intercept' data-use='c' data-ref="gen_svm_check_intercept">gen_svm_check_intercept</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col9 ref" href="#1179pc_start" title='pc_start' data-ref="1179pc_start">pc_start</a>, <a class="macro" href="svm.h.html#88" title="0x066" data-ref="_M/SVM_EXIT_IDTR_READ">SVM_EXIT_IDTR_READ</a>);</td></tr>
<tr><th id="7319">7319</th><td>            <a class="tu ref" href="#gen_lea_modrm" title='gen_lea_modrm' data-use='c' data-ref="gen_lea_modrm">gen_lea_modrm</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a>);</td></tr>
<tr><th id="7320">7320</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#925" title="tcg_gen_ld32u_i64" data-ref="_M/tcg_gen_ld32u_tl">tcg_gen_ld32u_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <span class="macro" title="__builtin_offsetof(CPUX86State, idt.limit)" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>, idt.limit));</td></tr>
<tr><th id="7321">7321</th><td>            <a class="tu ref" href="#gen_op_st_v" title='gen_op_st_v' data-use='c' data-ref="gen_op_st_v">gen_op_st_v</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_16" title='TCGMemOp::MO_16' data-ref="TCGMemOp::MO_16">MO_16</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>);</td></tr>
<tr><th id="7322">7322</th><td>            <a class="tu ref" href="#gen_add_A0_im" title='gen_add_A0_im' data-use='c' data-ref="gen_add_A0_im">gen_add_A0_im</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <var>2</var>);</td></tr>
<tr><th id="7323">7323</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#927" title="tcg_gen_ld_i64" data-ref="_M/tcg_gen_ld_tl">tcg_gen_ld_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <span class="macro" title="__builtin_offsetof(CPUX86State, idt.base)" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>, idt.base));</td></tr>
<tr><th id="7324">7324</th><td>            <b>if</b> (<a class="local col5 ref" href="#1185dflag" title='dflag' data-ref="1185dflag">dflag</a> == <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_16" title='TCGMemOp::MO_16' data-ref="TCGMemOp::MO_16">MO_16</a>) {</td></tr>
<tr><th id="7325">7325</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#939" title="tcg_gen_andi_i64" data-ref="_M/tcg_gen_andi_tl">tcg_gen_andi_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <var>0xffffff</var>);</td></tr>
<tr><th id="7326">7326</th><td>            }</td></tr>
<tr><th id="7327">7327</th><td>            <a class="tu ref" href="#gen_op_st_v" title='gen_op_st_v' data-use='c' data-ref="gen_op_st_v">gen_op_st_v</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="macro" href="#43" title="((s)-&gt;code64)" data-ref="_M/CODE64">CODE64</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>) + <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_32" title='TCGMemOp::MO_32' data-ref="TCGMemOp::MO_32">MO_32</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>);</td></tr>
<tr><th id="7328">7328</th><td>            <b>break</b>;</td></tr>
<tr><th id="7329">7329</th><td></td></tr>
<tr><th id="7330">7330</th><td>        <b>case</b> <var>0xd0</var>: <i>/* xgetbv */</i></td></tr>
<tr><th id="7331">7331</th><td>            <b>if</b> ((<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cpuid_ext_features" title='DisasContext::cpuid_ext_features' data-use='r' data-ref="DisasContext::cpuid_ext_features">cpuid_ext_features</a> &amp; <a class="macro" href="cpu.h.html#527" title="(1U &lt;&lt; 26)" data-ref="_M/CPUID_EXT_XSAVE">CPUID_EXT_XSAVE</a>) == <var>0</var></td></tr>
<tr><th id="7332">7332</th><td>                || (<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::prefix" title='DisasContext::prefix' data-use='r' data-ref="DisasContext::prefix">prefix</a> &amp; (<a class="macro" href="#37" title="0x04" data-ref="_M/PREFIX_LOCK">PREFIX_LOCK</a> | <a class="macro" href="#38" title="0x08" data-ref="_M/PREFIX_DATA">PREFIX_DATA</a></td></tr>
<tr><th id="7333">7333</th><td>                                 | <a class="macro" href="#35" title="0x01" data-ref="_M/PREFIX_REPZ">PREFIX_REPZ</a> | <a class="macro" href="#36" title="0x02" data-ref="_M/PREFIX_REPNZ">PREFIX_REPNZ</a>))) {</td></tr>
<tr><th id="7334">7334</th><td>                <b>goto</b> <a class="lbl" href="#1198illegal_op" data-ref="1198illegal_op">illegal_op</a>;</td></tr>
<tr><th id="7335">7335</th><td>            }</td></tr>
<tr><th id="7336">7336</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#962" title="tcg_gen_extrl_i64_i32" data-ref="_M/tcg_gen_trunc_tl_i32">tcg_gen_trunc_tl_i32</a>(<a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="macro" href="cpu.h.html#60" title="1" data-ref="_M/R_ECX">R_ECX</a>]);</td></tr>
<tr><th id="7337">7337</th><td>            <a class="ref" href="helper.h.html#199" title='gen_helper_xgetbv' data-ref="gen_helper_xgetbv">gen_helper_xgetbv</a>(<a class="tu ref" href="#cpu_tmp1_i64" title='cpu_tmp1_i64' data-use='r' data-ref="cpu_tmp1_i64">cpu_tmp1_i64</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>);</td></tr>
<tr><th id="7338">7338</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#978" title="tcg_gen_extr32_i64" data-ref="_M/tcg_gen_extr_i64_tl">tcg_gen_extr_i64_tl</a>(<a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="macro" href="cpu.h.html#59" title="0" data-ref="_M/R_EAX">R_EAX</a>], <a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="macro" href="cpu.h.html#61" title="2" data-ref="_M/R_EDX">R_EDX</a>], <a class="tu ref" href="#cpu_tmp1_i64" title='cpu_tmp1_i64' data-use='r' data-ref="cpu_tmp1_i64">cpu_tmp1_i64</a>);</td></tr>
<tr><th id="7339">7339</th><td>            <b>break</b>;</td></tr>
<tr><th id="7340">7340</th><td></td></tr>
<tr><th id="7341">7341</th><td>        <b>case</b> <var>0xd1</var>: <i>/* xsetbv */</i></td></tr>
<tr><th id="7342">7342</th><td>            <b>if</b> ((<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cpuid_ext_features" title='DisasContext::cpuid_ext_features' data-use='r' data-ref="DisasContext::cpuid_ext_features">cpuid_ext_features</a> &amp; <a class="macro" href="cpu.h.html#527" title="(1U &lt;&lt; 26)" data-ref="_M/CPUID_EXT_XSAVE">CPUID_EXT_XSAVE</a>) == <var>0</var></td></tr>
<tr><th id="7343">7343</th><td>                || (<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::prefix" title='DisasContext::prefix' data-use='r' data-ref="DisasContext::prefix">prefix</a> &amp; (<a class="macro" href="#37" title="0x04" data-ref="_M/PREFIX_LOCK">PREFIX_LOCK</a> | <a class="macro" href="#38" title="0x08" data-ref="_M/PREFIX_DATA">PREFIX_DATA</a></td></tr>
<tr><th id="7344">7344</th><td>                                 | <a class="macro" href="#35" title="0x01" data-ref="_M/PREFIX_REPZ">PREFIX_REPZ</a> | <a class="macro" href="#36" title="0x02" data-ref="_M/PREFIX_REPNZ">PREFIX_REPNZ</a>))) {</td></tr>
<tr><th id="7345">7345</th><td>                <b>goto</b> <a class="lbl" href="#1198illegal_op" data-ref="1198illegal_op">illegal_op</a>;</td></tr>
<tr><th id="7346">7346</th><td>            }</td></tr>
<tr><th id="7347">7347</th><td>            <b>if</b> (<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cpl" title='DisasContext::cpl' data-use='r' data-ref="DisasContext::cpl">cpl</a> != <var>0</var>) {</td></tr>
<tr><th id="7348">7348</th><td>                <a class="tu ref" href="#gen_exception" title='gen_exception' data-use='c' data-ref="gen_exception">gen_exception</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="macro" href="cpu.h.html#694" title="13" data-ref="_M/EXCP0D_GPF">EXCP0D_GPF</a>, <a class="local col9 ref" href="#1179pc_start" title='pc_start' data-ref="1179pc_start">pc_start</a> - <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>);</td></tr>
<tr><th id="7349">7349</th><td>                <b>break</b>;</td></tr>
<tr><th id="7350">7350</th><td>            }</td></tr>
<tr><th id="7351">7351</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#977" title="tcg_gen_concat32_i64" data-ref="_M/tcg_gen_concat_tl_i64">tcg_gen_concat_tl_i64</a>(<a class="tu ref" href="#cpu_tmp1_i64" title='cpu_tmp1_i64' data-use='r' data-ref="cpu_tmp1_i64">cpu_tmp1_i64</a>, <a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="macro" href="cpu.h.html#59" title="0" data-ref="_M/R_EAX">R_EAX</a>],</td></tr>
<tr><th id="7352">7352</th><td>                                  <a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="macro" href="cpu.h.html#61" title="2" data-ref="_M/R_EDX">R_EDX</a>]);</td></tr>
<tr><th id="7353">7353</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#962" title="tcg_gen_extrl_i64_i32" data-ref="_M/tcg_gen_trunc_tl_i32">tcg_gen_trunc_tl_i32</a>(<a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="macro" href="cpu.h.html#60" title="1" data-ref="_M/R_ECX">R_ECX</a>]);</td></tr>
<tr><th id="7354">7354</th><td>            <a class="ref" href="helper.h.html#200" title='gen_helper_xsetbv' data-ref="gen_helper_xsetbv">gen_helper_xsetbv</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <a class="tu ref" href="#cpu_tmp1_i64" title='cpu_tmp1_i64' data-use='r' data-ref="cpu_tmp1_i64">cpu_tmp1_i64</a>);</td></tr>
<tr><th id="7355">7355</th><td>            <i>/* End TB because translation flags may change.  */</i></td></tr>
<tr><th id="7356">7356</th><td>            <a class="tu ref" href="#gen_jmp_im" title='gen_jmp_im' data-use='c' data-ref="gen_jmp_im">gen_jmp_im</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='r' data-ref="DisasContext::pc">pc</a> - <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>);</td></tr>
<tr><th id="7357">7357</th><td>            <a class="tu ref" href="#gen_eob" title='gen_eob' data-use='c' data-ref="gen_eob">gen_eob</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>);</td></tr>
<tr><th id="7358">7358</th><td>            <b>break</b>;</td></tr>
<tr><th id="7359">7359</th><td></td></tr>
<tr><th id="7360">7360</th><td>        <b>case</b> <var>0xd8</var>: <i>/* VMRUN */</i></td></tr>
<tr><th id="7361">7361</th><td>            <b>if</b> (!(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::flags" title='DisasContext::flags' data-use='r' data-ref="DisasContext::flags">flags</a> &amp; <a class="macro" href="cpu.h.html#183" title="(1 &lt;&lt; 20)" data-ref="_M/HF_SVME_MASK">HF_SVME_MASK</a>) || !<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pe" title='DisasContext::pe' data-use='r' data-ref="DisasContext::pe">pe</a>) {</td></tr>
<tr><th id="7362">7362</th><td>                <b>goto</b> <a class="lbl" href="#1198illegal_op" data-ref="1198illegal_op">illegal_op</a>;</td></tr>
<tr><th id="7363">7363</th><td>            }</td></tr>
<tr><th id="7364">7364</th><td>            <b>if</b> (<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cpl" title='DisasContext::cpl' data-use='r' data-ref="DisasContext::cpl">cpl</a> != <var>0</var>) {</td></tr>
<tr><th id="7365">7365</th><td>                <a class="tu ref" href="#gen_exception" title='gen_exception' data-use='c' data-ref="gen_exception">gen_exception</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="macro" href="cpu.h.html#694" title="13" data-ref="_M/EXCP0D_GPF">EXCP0D_GPF</a>, <a class="local col9 ref" href="#1179pc_start" title='pc_start' data-ref="1179pc_start">pc_start</a> - <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>);</td></tr>
<tr><th id="7366">7366</th><td>                <b>break</b>;</td></tr>
<tr><th id="7367">7367</th><td>            }</td></tr>
<tr><th id="7368">7368</th><td>            <a class="tu ref" href="#gen_update_cc_op" title='gen_update_cc_op' data-use='c' data-ref="gen_update_cc_op">gen_update_cc_op</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>);</td></tr>
<tr><th id="7369">7369</th><td>            <a class="tu ref" href="#gen_jmp_im" title='gen_jmp_im' data-use='c' data-ref="gen_jmp_im">gen_jmp_im</a>(<a class="local col9 ref" href="#1179pc_start" title='pc_start' data-ref="1179pc_start">pc_start</a> - <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>);</td></tr>
<tr><th id="7370">7370</th><td>            <a class="ref" href="helper.h.html#103" title='gen_helper_vmrun' data-ref="gen_helper_vmrun">gen_helper_vmrun</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="ref" href="../../tcg/tcg.h.html#tcg_const_i32" title='tcg_const_i32' data-ref="tcg_const_i32">tcg_const_i32</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::aflag" title='DisasContext::aflag' data-use='r' data-ref="DisasContext::aflag">aflag</a> - <var>1</var>),</td></tr>
<tr><th id="7371">7371</th><td>                             <a class="ref" href="../../tcg/tcg.h.html#tcg_const_i32" title='tcg_const_i32' data-ref="tcg_const_i32">tcg_const_i32</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='r' data-ref="DisasContext::pc">pc</a> - <a class="local col9 ref" href="#1179pc_start" title='pc_start' data-ref="1179pc_start">pc_start</a>));</td></tr>
<tr><th id="7372">7372</th><td>            <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_exit_tb" title='tcg_gen_exit_tb' data-ref="tcg_gen_exit_tb">tcg_gen_exit_tb</a>(<var>0</var>);</td></tr>
<tr><th id="7373">7373</th><td>            <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::is_jmp" title='DisasContext::is_jmp' data-use='w' data-ref="DisasContext::is_jmp">is_jmp</a> = <a class="macro" href="../../include/exec/exec-all.h.html#64" title="2" data-ref="_M/DISAS_TB_JUMP">DISAS_TB_JUMP</a>;</td></tr>
<tr><th id="7374">7374</th><td>            <b>break</b>;</td></tr>
<tr><th id="7375">7375</th><td></td></tr>
<tr><th id="7376">7376</th><td>        <b>case</b> <var>0xd9</var>: <i>/* VMMCALL */</i></td></tr>
<tr><th id="7377">7377</th><td>            <b>if</b> (!(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::flags" title='DisasContext::flags' data-use='r' data-ref="DisasContext::flags">flags</a> &amp; <a class="macro" href="cpu.h.html#183" title="(1 &lt;&lt; 20)" data-ref="_M/HF_SVME_MASK">HF_SVME_MASK</a>)) {</td></tr>
<tr><th id="7378">7378</th><td>                <b>goto</b> <a class="lbl" href="#1198illegal_op" data-ref="1198illegal_op">illegal_op</a>;</td></tr>
<tr><th id="7379">7379</th><td>            }</td></tr>
<tr><th id="7380">7380</th><td>            <a class="tu ref" href="#gen_update_cc_op" title='gen_update_cc_op' data-use='c' data-ref="gen_update_cc_op">gen_update_cc_op</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>);</td></tr>
<tr><th id="7381">7381</th><td>            <a class="tu ref" href="#gen_jmp_im" title='gen_jmp_im' data-use='c' data-ref="gen_jmp_im">gen_jmp_im</a>(<a class="local col9 ref" href="#1179pc_start" title='pc_start' data-ref="1179pc_start">pc_start</a> - <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>);</td></tr>
<tr><th id="7382">7382</th><td>            <a class="ref" href="helper.h.html#104" title='gen_helper_vmmcall' data-ref="gen_helper_vmmcall">gen_helper_vmmcall</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>);</td></tr>
<tr><th id="7383">7383</th><td>            <b>break</b>;</td></tr>
<tr><th id="7384">7384</th><td></td></tr>
<tr><th id="7385">7385</th><td>        <b>case</b> <var>0xda</var>: <i>/* VMLOAD */</i></td></tr>
<tr><th id="7386">7386</th><td>            <b>if</b> (!(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::flags" title='DisasContext::flags' data-use='r' data-ref="DisasContext::flags">flags</a> &amp; <a class="macro" href="cpu.h.html#183" title="(1 &lt;&lt; 20)" data-ref="_M/HF_SVME_MASK">HF_SVME_MASK</a>) || !<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pe" title='DisasContext::pe' data-use='r' data-ref="DisasContext::pe">pe</a>) {</td></tr>
<tr><th id="7387">7387</th><td>                <b>goto</b> <a class="lbl" href="#1198illegal_op" data-ref="1198illegal_op">illegal_op</a>;</td></tr>
<tr><th id="7388">7388</th><td>            }</td></tr>
<tr><th id="7389">7389</th><td>            <b>if</b> (<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cpl" title='DisasContext::cpl' data-use='r' data-ref="DisasContext::cpl">cpl</a> != <var>0</var>) {</td></tr>
<tr><th id="7390">7390</th><td>                <a class="tu ref" href="#gen_exception" title='gen_exception' data-use='c' data-ref="gen_exception">gen_exception</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="macro" href="cpu.h.html#694" title="13" data-ref="_M/EXCP0D_GPF">EXCP0D_GPF</a>, <a class="local col9 ref" href="#1179pc_start" title='pc_start' data-ref="1179pc_start">pc_start</a> - <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>);</td></tr>
<tr><th id="7391">7391</th><td>                <b>break</b>;</td></tr>
<tr><th id="7392">7392</th><td>            }</td></tr>
<tr><th id="7393">7393</th><td>            <a class="tu ref" href="#gen_update_cc_op" title='gen_update_cc_op' data-use='c' data-ref="gen_update_cc_op">gen_update_cc_op</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>);</td></tr>
<tr><th id="7394">7394</th><td>            <a class="tu ref" href="#gen_jmp_im" title='gen_jmp_im' data-use='c' data-ref="gen_jmp_im">gen_jmp_im</a>(<a class="local col9 ref" href="#1179pc_start" title='pc_start' data-ref="1179pc_start">pc_start</a> - <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>);</td></tr>
<tr><th id="7395">7395</th><td>            <a class="ref" href="helper.h.html#105" title='gen_helper_vmload' data-ref="gen_helper_vmload">gen_helper_vmload</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="ref" href="../../tcg/tcg.h.html#tcg_const_i32" title='tcg_const_i32' data-ref="tcg_const_i32">tcg_const_i32</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::aflag" title='DisasContext::aflag' data-use='r' data-ref="DisasContext::aflag">aflag</a> - <var>1</var>));</td></tr>
<tr><th id="7396">7396</th><td>            <b>break</b>;</td></tr>
<tr><th id="7397">7397</th><td></td></tr>
<tr><th id="7398">7398</th><td>        <b>case</b> <var>0xdb</var>: <i>/* VMSAVE */</i></td></tr>
<tr><th id="7399">7399</th><td>            <b>if</b> (!(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::flags" title='DisasContext::flags' data-use='r' data-ref="DisasContext::flags">flags</a> &amp; <a class="macro" href="cpu.h.html#183" title="(1 &lt;&lt; 20)" data-ref="_M/HF_SVME_MASK">HF_SVME_MASK</a>) || !<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pe" title='DisasContext::pe' data-use='r' data-ref="DisasContext::pe">pe</a>) {</td></tr>
<tr><th id="7400">7400</th><td>                <b>goto</b> <a class="lbl" href="#1198illegal_op" data-ref="1198illegal_op">illegal_op</a>;</td></tr>
<tr><th id="7401">7401</th><td>            }</td></tr>
<tr><th id="7402">7402</th><td>            <b>if</b> (<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cpl" title='DisasContext::cpl' data-use='r' data-ref="DisasContext::cpl">cpl</a> != <var>0</var>) {</td></tr>
<tr><th id="7403">7403</th><td>                <a class="tu ref" href="#gen_exception" title='gen_exception' data-use='c' data-ref="gen_exception">gen_exception</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="macro" href="cpu.h.html#694" title="13" data-ref="_M/EXCP0D_GPF">EXCP0D_GPF</a>, <a class="local col9 ref" href="#1179pc_start" title='pc_start' data-ref="1179pc_start">pc_start</a> - <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>);</td></tr>
<tr><th id="7404">7404</th><td>                <b>break</b>;</td></tr>
<tr><th id="7405">7405</th><td>            }</td></tr>
<tr><th id="7406">7406</th><td>            <a class="tu ref" href="#gen_update_cc_op" title='gen_update_cc_op' data-use='c' data-ref="gen_update_cc_op">gen_update_cc_op</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>);</td></tr>
<tr><th id="7407">7407</th><td>            <a class="tu ref" href="#gen_jmp_im" title='gen_jmp_im' data-use='c' data-ref="gen_jmp_im">gen_jmp_im</a>(<a class="local col9 ref" href="#1179pc_start" title='pc_start' data-ref="1179pc_start">pc_start</a> - <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>);</td></tr>
<tr><th id="7408">7408</th><td>            <a class="ref" href="helper.h.html#106" title='gen_helper_vmsave' data-ref="gen_helper_vmsave">gen_helper_vmsave</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="ref" href="../../tcg/tcg.h.html#tcg_const_i32" title='tcg_const_i32' data-ref="tcg_const_i32">tcg_const_i32</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::aflag" title='DisasContext::aflag' data-use='r' data-ref="DisasContext::aflag">aflag</a> - <var>1</var>));</td></tr>
<tr><th id="7409">7409</th><td>            <b>break</b>;</td></tr>
<tr><th id="7410">7410</th><td></td></tr>
<tr><th id="7411">7411</th><td>        <b>case</b> <var>0xdc</var>: <i>/* STGI */</i></td></tr>
<tr><th id="7412">7412</th><td>            <b>if</b> ((!(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::flags" title='DisasContext::flags' data-use='r' data-ref="DisasContext::flags">flags</a> &amp; <a class="macro" href="cpu.h.html#183" title="(1 &lt;&lt; 20)" data-ref="_M/HF_SVME_MASK">HF_SVME_MASK</a>)</td></tr>
<tr><th id="7413">7413</th><td>                   &amp;&amp; !(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cpuid_ext3_features" title='DisasContext::cpuid_ext3_features' data-use='r' data-ref="DisasContext::cpuid_ext3_features">cpuid_ext3_features</a> &amp; <a class="macro" href="cpu.h.html#586" title="(1U &lt;&lt; 12)" data-ref="_M/CPUID_EXT3_SKINIT">CPUID_EXT3_SKINIT</a>))</td></tr>
<tr><th id="7414">7414</th><td>                || !<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pe" title='DisasContext::pe' data-use='r' data-ref="DisasContext::pe">pe</a>) {</td></tr>
<tr><th id="7415">7415</th><td>                <b>goto</b> <a class="lbl" href="#1198illegal_op" data-ref="1198illegal_op">illegal_op</a>;</td></tr>
<tr><th id="7416">7416</th><td>            }</td></tr>
<tr><th id="7417">7417</th><td>            <b>if</b> (<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cpl" title='DisasContext::cpl' data-use='r' data-ref="DisasContext::cpl">cpl</a> != <var>0</var>) {</td></tr>
<tr><th id="7418">7418</th><td>                <a class="tu ref" href="#gen_exception" title='gen_exception' data-use='c' data-ref="gen_exception">gen_exception</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="macro" href="cpu.h.html#694" title="13" data-ref="_M/EXCP0D_GPF">EXCP0D_GPF</a>, <a class="local col9 ref" href="#1179pc_start" title='pc_start' data-ref="1179pc_start">pc_start</a> - <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>);</td></tr>
<tr><th id="7419">7419</th><td>                <b>break</b>;</td></tr>
<tr><th id="7420">7420</th><td>            }</td></tr>
<tr><th id="7421">7421</th><td>            <a class="tu ref" href="#gen_update_cc_op" title='gen_update_cc_op' data-use='c' data-ref="gen_update_cc_op">gen_update_cc_op</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>);</td></tr>
<tr><th id="7422">7422</th><td>            <a class="tu ref" href="#gen_jmp_im" title='gen_jmp_im' data-use='c' data-ref="gen_jmp_im">gen_jmp_im</a>(<a class="local col9 ref" href="#1179pc_start" title='pc_start' data-ref="1179pc_start">pc_start</a> - <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>);</td></tr>
<tr><th id="7423">7423</th><td>            <a class="ref" href="helper.h.html#107" title='gen_helper_stgi' data-ref="gen_helper_stgi">gen_helper_stgi</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>);</td></tr>
<tr><th id="7424">7424</th><td>            <b>break</b>;</td></tr>
<tr><th id="7425">7425</th><td></td></tr>
<tr><th id="7426">7426</th><td>        <b>case</b> <var>0xdd</var>: <i>/* CLGI */</i></td></tr>
<tr><th id="7427">7427</th><td>            <b>if</b> (!(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::flags" title='DisasContext::flags' data-use='r' data-ref="DisasContext::flags">flags</a> &amp; <a class="macro" href="cpu.h.html#183" title="(1 &lt;&lt; 20)" data-ref="_M/HF_SVME_MASK">HF_SVME_MASK</a>) || !<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pe" title='DisasContext::pe' data-use='r' data-ref="DisasContext::pe">pe</a>) {</td></tr>
<tr><th id="7428">7428</th><td>                <b>goto</b> <a class="lbl" href="#1198illegal_op" data-ref="1198illegal_op">illegal_op</a>;</td></tr>
<tr><th id="7429">7429</th><td>            }</td></tr>
<tr><th id="7430">7430</th><td>            <b>if</b> (<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cpl" title='DisasContext::cpl' data-use='r' data-ref="DisasContext::cpl">cpl</a> != <var>0</var>) {</td></tr>
<tr><th id="7431">7431</th><td>                <a class="tu ref" href="#gen_exception" title='gen_exception' data-use='c' data-ref="gen_exception">gen_exception</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="macro" href="cpu.h.html#694" title="13" data-ref="_M/EXCP0D_GPF">EXCP0D_GPF</a>, <a class="local col9 ref" href="#1179pc_start" title='pc_start' data-ref="1179pc_start">pc_start</a> - <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>);</td></tr>
<tr><th id="7432">7432</th><td>                <b>break</b>;</td></tr>
<tr><th id="7433">7433</th><td>            }</td></tr>
<tr><th id="7434">7434</th><td>            <a class="tu ref" href="#gen_update_cc_op" title='gen_update_cc_op' data-use='c' data-ref="gen_update_cc_op">gen_update_cc_op</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>);</td></tr>
<tr><th id="7435">7435</th><td>            <a class="tu ref" href="#gen_jmp_im" title='gen_jmp_im' data-use='c' data-ref="gen_jmp_im">gen_jmp_im</a>(<a class="local col9 ref" href="#1179pc_start" title='pc_start' data-ref="1179pc_start">pc_start</a> - <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>);</td></tr>
<tr><th id="7436">7436</th><td>            <a class="ref" href="helper.h.html#108" title='gen_helper_clgi' data-ref="gen_helper_clgi">gen_helper_clgi</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>);</td></tr>
<tr><th id="7437">7437</th><td>            <b>break</b>;</td></tr>
<tr><th id="7438">7438</th><td></td></tr>
<tr><th id="7439">7439</th><td>        <b>case</b> <var>0xde</var>: <i>/* SKINIT */</i></td></tr>
<tr><th id="7440">7440</th><td>            <b>if</b> ((!(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::flags" title='DisasContext::flags' data-use='r' data-ref="DisasContext::flags">flags</a> &amp; <a class="macro" href="cpu.h.html#183" title="(1 &lt;&lt; 20)" data-ref="_M/HF_SVME_MASK">HF_SVME_MASK</a>)</td></tr>
<tr><th id="7441">7441</th><td>                 &amp;&amp; !(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cpuid_ext3_features" title='DisasContext::cpuid_ext3_features' data-use='r' data-ref="DisasContext::cpuid_ext3_features">cpuid_ext3_features</a> &amp; <a class="macro" href="cpu.h.html#586" title="(1U &lt;&lt; 12)" data-ref="_M/CPUID_EXT3_SKINIT">CPUID_EXT3_SKINIT</a>))</td></tr>
<tr><th id="7442">7442</th><td>                || !<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pe" title='DisasContext::pe' data-use='r' data-ref="DisasContext::pe">pe</a>) {</td></tr>
<tr><th id="7443">7443</th><td>                <b>goto</b> <a class="lbl" href="#1198illegal_op" data-ref="1198illegal_op">illegal_op</a>;</td></tr>
<tr><th id="7444">7444</th><td>            }</td></tr>
<tr><th id="7445">7445</th><td>            <a class="tu ref" href="#gen_update_cc_op" title='gen_update_cc_op' data-use='c' data-ref="gen_update_cc_op">gen_update_cc_op</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>);</td></tr>
<tr><th id="7446">7446</th><td>            <a class="tu ref" href="#gen_jmp_im" title='gen_jmp_im' data-use='c' data-ref="gen_jmp_im">gen_jmp_im</a>(<a class="local col9 ref" href="#1179pc_start" title='pc_start' data-ref="1179pc_start">pc_start</a> - <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>);</td></tr>
<tr><th id="7447">7447</th><td>            <a class="ref" href="helper.h.html#109" title='gen_helper_skinit' data-ref="gen_helper_skinit">gen_helper_skinit</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>);</td></tr>
<tr><th id="7448">7448</th><td>            <b>break</b>;</td></tr>
<tr><th id="7449">7449</th><td></td></tr>
<tr><th id="7450">7450</th><td>        <b>case</b> <var>0xdf</var>: <i>/* INVLPGA */</i></td></tr>
<tr><th id="7451">7451</th><td>            <b>if</b> (!(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::flags" title='DisasContext::flags' data-use='r' data-ref="DisasContext::flags">flags</a> &amp; <a class="macro" href="cpu.h.html#183" title="(1 &lt;&lt; 20)" data-ref="_M/HF_SVME_MASK">HF_SVME_MASK</a>) || !<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pe" title='DisasContext::pe' data-use='r' data-ref="DisasContext::pe">pe</a>) {</td></tr>
<tr><th id="7452">7452</th><td>                <b>goto</b> <a class="lbl" href="#1198illegal_op" data-ref="1198illegal_op">illegal_op</a>;</td></tr>
<tr><th id="7453">7453</th><td>            }</td></tr>
<tr><th id="7454">7454</th><td>            <b>if</b> (<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cpl" title='DisasContext::cpl' data-use='r' data-ref="DisasContext::cpl">cpl</a> != <var>0</var>) {</td></tr>
<tr><th id="7455">7455</th><td>                <a class="tu ref" href="#gen_exception" title='gen_exception' data-use='c' data-ref="gen_exception">gen_exception</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="macro" href="cpu.h.html#694" title="13" data-ref="_M/EXCP0D_GPF">EXCP0D_GPF</a>, <a class="local col9 ref" href="#1179pc_start" title='pc_start' data-ref="1179pc_start">pc_start</a> - <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>);</td></tr>
<tr><th id="7456">7456</th><td>                <b>break</b>;</td></tr>
<tr><th id="7457">7457</th><td>            }</td></tr>
<tr><th id="7458">7458</th><td>            <a class="tu ref" href="#gen_update_cc_op" title='gen_update_cc_op' data-use='c' data-ref="gen_update_cc_op">gen_update_cc_op</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>);</td></tr>
<tr><th id="7459">7459</th><td>            <a class="tu ref" href="#gen_jmp_im" title='gen_jmp_im' data-use='c' data-ref="gen_jmp_im">gen_jmp_im</a>(<a class="local col9 ref" href="#1179pc_start" title='pc_start' data-ref="1179pc_start">pc_start</a> - <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>);</td></tr>
<tr><th id="7460">7460</th><td>            <a class="ref" href="helper.h.html#110" title='gen_helper_invlpga' data-ref="gen_helper_invlpga">gen_helper_invlpga</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="ref" href="../../tcg/tcg.h.html#tcg_const_i32" title='tcg_const_i32' data-ref="tcg_const_i32">tcg_const_i32</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::aflag" title='DisasContext::aflag' data-use='r' data-ref="DisasContext::aflag">aflag</a> - <var>1</var>));</td></tr>
<tr><th id="7461">7461</th><td>            <b>break</b>;</td></tr>
<tr><th id="7462">7462</th><td></td></tr>
<tr><th id="7463">7463</th><td>        <a class="macro" href="#61" title="case (0 &lt;&lt; 6) | (2 &lt;&lt; 3) | 0 ... (0 &lt;&lt; 6) | (2 &lt;&lt; 3) | 7: case (1 &lt;&lt; 6) | (2 &lt;&lt; 3) | 0 ... (1 &lt;&lt; 6) | (2 &lt;&lt; 3) | 7: case (2 &lt;&lt; 6) | (2 &lt;&lt; 3) | 0 ... (2 &lt;&lt; 6) | (2 &lt;&lt; 3) | 7" data-ref="_M/CASE_MODRM_MEM_OP">CASE_MODRM_MEM_OP</a>(<var>2</var>): <i>/* lgdt */</i></td></tr>
<tr><th id="7464">7464</th><td>            <b>if</b> (<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cpl" title='DisasContext::cpl' data-use='r' data-ref="DisasContext::cpl">cpl</a> != <var>0</var>) {</td></tr>
<tr><th id="7465">7465</th><td>                <a class="tu ref" href="#gen_exception" title='gen_exception' data-use='c' data-ref="gen_exception">gen_exception</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="macro" href="cpu.h.html#694" title="13" data-ref="_M/EXCP0D_GPF">EXCP0D_GPF</a>, <a class="local col9 ref" href="#1179pc_start" title='pc_start' data-ref="1179pc_start">pc_start</a> - <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>);</td></tr>
<tr><th id="7466">7466</th><td>                <b>break</b>;</td></tr>
<tr><th id="7467">7467</th><td>            }</td></tr>
<tr><th id="7468">7468</th><td>            <a class="tu ref" href="#gen_svm_check_intercept" title='gen_svm_check_intercept' data-use='c' data-ref="gen_svm_check_intercept">gen_svm_check_intercept</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col9 ref" href="#1179pc_start" title='pc_start' data-ref="1179pc_start">pc_start</a>, <a class="macro" href="svm.h.html#93" title="0x06b" data-ref="_M/SVM_EXIT_GDTR_WRITE">SVM_EXIT_GDTR_WRITE</a>);</td></tr>
<tr><th id="7469">7469</th><td>            <a class="tu ref" href="#gen_lea_modrm" title='gen_lea_modrm' data-use='c' data-ref="gen_lea_modrm">gen_lea_modrm</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a>);</td></tr>
<tr><th id="7470">7470</th><td>            <a class="tu ref" href="#gen_op_ld_v" title='gen_op_ld_v' data-use='c' data-ref="gen_op_ld_v">gen_op_ld_v</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_16" title='TCGMemOp::MO_16' data-ref="TCGMemOp::MO_16">MO_16</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>);</td></tr>
<tr><th id="7471">7471</th><td>            <a class="tu ref" href="#gen_add_A0_im" title='gen_add_A0_im' data-use='c' data-ref="gen_add_A0_im">gen_add_A0_im</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <var>2</var>);</td></tr>
<tr><th id="7472">7472</th><td>            <a class="tu ref" href="#gen_op_ld_v" title='gen_op_ld_v' data-use='c' data-ref="gen_op_ld_v">gen_op_ld_v</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="macro" href="#43" title="((s)-&gt;code64)" data-ref="_M/CODE64">CODE64</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>) + <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_32" title='TCGMemOp::MO_32' data-ref="TCGMemOp::MO_32">MO_32</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>);</td></tr>
<tr><th id="7473">7473</th><td>            <b>if</b> (<a class="local col5 ref" href="#1185dflag" title='dflag' data-ref="1185dflag">dflag</a> == <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_16" title='TCGMemOp::MO_16' data-ref="TCGMemOp::MO_16">MO_16</a>) {</td></tr>
<tr><th id="7474">7474</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#939" title="tcg_gen_andi_i64" data-ref="_M/tcg_gen_andi_tl">tcg_gen_andi_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <var>0xffffff</var>);</td></tr>
<tr><th id="7475">7475</th><td>            }</td></tr>
<tr><th id="7476">7476</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#931" title="tcg_gen_st_i64" data-ref="_M/tcg_gen_st_tl">tcg_gen_st_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <span class="macro" title="__builtin_offsetof(CPUX86State, gdt.base)" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>, gdt.base));</td></tr>
<tr><th id="7477">7477</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#930" title="tcg_gen_st32_i64" data-ref="_M/tcg_gen_st32_tl">tcg_gen_st32_tl</a>(<a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <span class="macro" title="__builtin_offsetof(CPUX86State, gdt.limit)" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>, gdt.limit));</td></tr>
<tr><th id="7478">7478</th><td>            <b>break</b>;</td></tr>
<tr><th id="7479">7479</th><td></td></tr>
<tr><th id="7480">7480</th><td>        <a class="macro" href="#61" title="case (0 &lt;&lt; 6) | (3 &lt;&lt; 3) | 0 ... (0 &lt;&lt; 6) | (3 &lt;&lt; 3) | 7: case (1 &lt;&lt; 6) | (3 &lt;&lt; 3) | 0 ... (1 &lt;&lt; 6) | (3 &lt;&lt; 3) | 7: case (2 &lt;&lt; 6) | (3 &lt;&lt; 3) | 0 ... (2 &lt;&lt; 6) | (3 &lt;&lt; 3) | 7" data-ref="_M/CASE_MODRM_MEM_OP">CASE_MODRM_MEM_OP</a>(<var>3</var>): <i>/* lidt */</i></td></tr>
<tr><th id="7481">7481</th><td>            <b>if</b> (<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cpl" title='DisasContext::cpl' data-use='r' data-ref="DisasContext::cpl">cpl</a> != <var>0</var>) {</td></tr>
<tr><th id="7482">7482</th><td>                <a class="tu ref" href="#gen_exception" title='gen_exception' data-use='c' data-ref="gen_exception">gen_exception</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="macro" href="cpu.h.html#694" title="13" data-ref="_M/EXCP0D_GPF">EXCP0D_GPF</a>, <a class="local col9 ref" href="#1179pc_start" title='pc_start' data-ref="1179pc_start">pc_start</a> - <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>);</td></tr>
<tr><th id="7483">7483</th><td>                <b>break</b>;</td></tr>
<tr><th id="7484">7484</th><td>            }</td></tr>
<tr><th id="7485">7485</th><td>            <a class="tu ref" href="#gen_svm_check_intercept" title='gen_svm_check_intercept' data-use='c' data-ref="gen_svm_check_intercept">gen_svm_check_intercept</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col9 ref" href="#1179pc_start" title='pc_start' data-ref="1179pc_start">pc_start</a>, <a class="macro" href="svm.h.html#92" title="0x06a" data-ref="_M/SVM_EXIT_IDTR_WRITE">SVM_EXIT_IDTR_WRITE</a>);</td></tr>
<tr><th id="7486">7486</th><td>            <a class="tu ref" href="#gen_lea_modrm" title='gen_lea_modrm' data-use='c' data-ref="gen_lea_modrm">gen_lea_modrm</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a>);</td></tr>
<tr><th id="7487">7487</th><td>            <a class="tu ref" href="#gen_op_ld_v" title='gen_op_ld_v' data-use='c' data-ref="gen_op_ld_v">gen_op_ld_v</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_16" title='TCGMemOp::MO_16' data-ref="TCGMemOp::MO_16">MO_16</a>, <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>);</td></tr>
<tr><th id="7488">7488</th><td>            <a class="tu ref" href="#gen_add_A0_im" title='gen_add_A0_im' data-use='c' data-ref="gen_add_A0_im">gen_add_A0_im</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <var>2</var>);</td></tr>
<tr><th id="7489">7489</th><td>            <a class="tu ref" href="#gen_op_ld_v" title='gen_op_ld_v' data-use='c' data-ref="gen_op_ld_v">gen_op_ld_v</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="macro" href="#43" title="((s)-&gt;code64)" data-ref="_M/CODE64">CODE64</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>) + <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_32" title='TCGMemOp::MO_32' data-ref="TCGMemOp::MO_32">MO_32</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>);</td></tr>
<tr><th id="7490">7490</th><td>            <b>if</b> (<a class="local col5 ref" href="#1185dflag" title='dflag' data-ref="1185dflag">dflag</a> == <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_16" title='TCGMemOp::MO_16' data-ref="TCGMemOp::MO_16">MO_16</a>) {</td></tr>
<tr><th id="7491">7491</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#939" title="tcg_gen_andi_i64" data-ref="_M/tcg_gen_andi_tl">tcg_gen_andi_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <var>0xffffff</var>);</td></tr>
<tr><th id="7492">7492</th><td>            }</td></tr>
<tr><th id="7493">7493</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#931" title="tcg_gen_st_i64" data-ref="_M/tcg_gen_st_tl">tcg_gen_st_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <span class="macro" title="__builtin_offsetof(CPUX86State, idt.base)" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>, idt.base));</td></tr>
<tr><th id="7494">7494</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#930" title="tcg_gen_st32_i64" data-ref="_M/tcg_gen_st32_tl">tcg_gen_st32_tl</a>(<a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='r' data-ref="cpu_T1">cpu_T1</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <span class="macro" title="__builtin_offsetof(CPUX86State, idt.limit)" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>, idt.limit));</td></tr>
<tr><th id="7495">7495</th><td>            <b>break</b>;</td></tr>
<tr><th id="7496">7496</th><td></td></tr>
<tr><th id="7497">7497</th><td>        <a class="macro" href="#66" title="case (0 &lt;&lt; 6) | (4 &lt;&lt; 3) | 0 ... (0 &lt;&lt; 6) | (4 &lt;&lt; 3) | 7: case (1 &lt;&lt; 6) | (4 &lt;&lt; 3) | 0 ... (1 &lt;&lt; 6) | (4 &lt;&lt; 3) | 7: case (2 &lt;&lt; 6) | (4 &lt;&lt; 3) | 0 ... (2 &lt;&lt; 6) | (4 &lt;&lt; 3) | 7: case (3 &lt;&lt; 6) | (4 &lt;&lt; 3) | 0 ... (3 &lt;&lt; 6) | (4 &lt;&lt; 3) | 7" data-ref="_M/CASE_MODRM_OP">CASE_MODRM_OP</a>(<var>4</var>): <i>/* smsw */</i></td></tr>
<tr><th id="7498">7498</th><td>            <a class="tu ref" href="#gen_svm_check_intercept" title='gen_svm_check_intercept' data-use='c' data-ref="gen_svm_check_intercept">gen_svm_check_intercept</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col9 ref" href="#1179pc_start" title='pc_start' data-ref="1179pc_start">pc_start</a>, <a class="macro" href="svm.h.html#57" title="0x000" data-ref="_M/SVM_EXIT_READ_CR0">SVM_EXIT_READ_CR0</a>);</td></tr>
<tr><th id="7499">7499</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#927" title="tcg_gen_ld_i64" data-ref="_M/tcg_gen_ld_tl">tcg_gen_ld_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <span class="macro" title="__builtin_offsetof(CPUX86State, cr[0])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>, cr[<var>0</var>]));</td></tr>
<tr><th id="7500">7500</th><td>            <b>if</b> (<a class="macro" href="#43" title="((s)-&gt;code64)" data-ref="_M/CODE64">CODE64</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>)) {</td></tr>
<tr><th id="7501">7501</th><td>                <a class="local col9 ref" href="#1189mod" title='mod' data-ref="1189mod">mod</a> = (<a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> &gt;&gt; <var>6</var>) &amp; <var>3</var>;</td></tr>
<tr><th id="7502">7502</th><td>                <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a> = (<a class="local col9 ref" href="#1189mod" title='mod' data-ref="1189mod">mod</a> != <var>3</var> ? <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_16" title='TCGMemOp::MO_16' data-ref="TCGMemOp::MO_16">MO_16</a> : <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::dflag" title='DisasContext::dflag' data-use='r' data-ref="DisasContext::dflag">dflag</a>);</td></tr>
<tr><th id="7503">7503</th><td>            } <b>else</b> {</td></tr>
<tr><th id="7504">7504</th><td>                <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a> = <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_16" title='TCGMemOp::MO_16' data-ref="TCGMemOp::MO_16">MO_16</a>;</td></tr>
<tr><th id="7505">7505</th><td>            }</td></tr>
<tr><th id="7506">7506</th><td>            <a class="tu ref" href="#gen_ldst_modrm" title='gen_ldst_modrm' data-use='c' data-ref="gen_ldst_modrm">gen_ldst_modrm</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a>, <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="enum" href="#OR_TMP0" title='OR_TMP0' data-ref="OR_TMP0">OR_TMP0</a>, <var>1</var>);</td></tr>
<tr><th id="7507">7507</th><td>            <b>break</b>;</td></tr>
<tr><th id="7508">7508</th><td>        <b>case</b> <var>0xee</var>: <i>/* rdpkru */</i></td></tr>
<tr><th id="7509">7509</th><td>            <b>if</b> (<a class="local col1 ref" href="#1181prefixes" title='prefixes' data-ref="1181prefixes">prefixes</a> &amp; <a class="macro" href="#37" title="0x04" data-ref="_M/PREFIX_LOCK">PREFIX_LOCK</a>) {</td></tr>
<tr><th id="7510">7510</th><td>                <b>goto</b> <a class="lbl" href="#1198illegal_op" data-ref="1198illegal_op">illegal_op</a>;</td></tr>
<tr><th id="7511">7511</th><td>            }</td></tr>
<tr><th id="7512">7512</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#962" title="tcg_gen_extrl_i64_i32" data-ref="_M/tcg_gen_trunc_tl_i32">tcg_gen_trunc_tl_i32</a>(<a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="macro" href="cpu.h.html#60" title="1" data-ref="_M/R_ECX">R_ECX</a>]);</td></tr>
<tr><th id="7513">7513</th><td>            <a class="ref" href="helper.h.html#201" title='gen_helper_rdpkru' data-ref="gen_helper_rdpkru">gen_helper_rdpkru</a>(<a class="tu ref" href="#cpu_tmp1_i64" title='cpu_tmp1_i64' data-use='r' data-ref="cpu_tmp1_i64">cpu_tmp1_i64</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>);</td></tr>
<tr><th id="7514">7514</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#978" title="tcg_gen_extr32_i64" data-ref="_M/tcg_gen_extr_i64_tl">tcg_gen_extr_i64_tl</a>(<a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="macro" href="cpu.h.html#59" title="0" data-ref="_M/R_EAX">R_EAX</a>], <a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="macro" href="cpu.h.html#61" title="2" data-ref="_M/R_EDX">R_EDX</a>], <a class="tu ref" href="#cpu_tmp1_i64" title='cpu_tmp1_i64' data-use='r' data-ref="cpu_tmp1_i64">cpu_tmp1_i64</a>);</td></tr>
<tr><th id="7515">7515</th><td>            <b>break</b>;</td></tr>
<tr><th id="7516">7516</th><td>        <b>case</b> <var>0xef</var>: <i>/* wrpkru */</i></td></tr>
<tr><th id="7517">7517</th><td>            <b>if</b> (<a class="local col1 ref" href="#1181prefixes" title='prefixes' data-ref="1181prefixes">prefixes</a> &amp; <a class="macro" href="#37" title="0x04" data-ref="_M/PREFIX_LOCK">PREFIX_LOCK</a>) {</td></tr>
<tr><th id="7518">7518</th><td>                <b>goto</b> <a class="lbl" href="#1198illegal_op" data-ref="1198illegal_op">illegal_op</a>;</td></tr>
<tr><th id="7519">7519</th><td>            }</td></tr>
<tr><th id="7520">7520</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#977" title="tcg_gen_concat32_i64" data-ref="_M/tcg_gen_concat_tl_i64">tcg_gen_concat_tl_i64</a>(<a class="tu ref" href="#cpu_tmp1_i64" title='cpu_tmp1_i64' data-use='r' data-ref="cpu_tmp1_i64">cpu_tmp1_i64</a>, <a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="macro" href="cpu.h.html#59" title="0" data-ref="_M/R_EAX">R_EAX</a>],</td></tr>
<tr><th id="7521">7521</th><td>                                  <a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="macro" href="cpu.h.html#61" title="2" data-ref="_M/R_EDX">R_EDX</a>]);</td></tr>
<tr><th id="7522">7522</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#962" title="tcg_gen_extrl_i64_i32" data-ref="_M/tcg_gen_trunc_tl_i32">tcg_gen_trunc_tl_i32</a>(<a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="macro" href="cpu.h.html#60" title="1" data-ref="_M/R_ECX">R_ECX</a>]);</td></tr>
<tr><th id="7523">7523</th><td>            <a class="ref" href="helper.h.html#202" title='gen_helper_wrpkru' data-ref="gen_helper_wrpkru">gen_helper_wrpkru</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <a class="tu ref" href="#cpu_tmp1_i64" title='cpu_tmp1_i64' data-use='r' data-ref="cpu_tmp1_i64">cpu_tmp1_i64</a>);</td></tr>
<tr><th id="7524">7524</th><td>            <b>break</b>;</td></tr>
<tr><th id="7525">7525</th><td>        <a class="macro" href="#66" title="case (0 &lt;&lt; 6) | (6 &lt;&lt; 3) | 0 ... (0 &lt;&lt; 6) | (6 &lt;&lt; 3) | 7: case (1 &lt;&lt; 6) | (6 &lt;&lt; 3) | 0 ... (1 &lt;&lt; 6) | (6 &lt;&lt; 3) | 7: case (2 &lt;&lt; 6) | (6 &lt;&lt; 3) | 0 ... (2 &lt;&lt; 6) | (6 &lt;&lt; 3) | 7: case (3 &lt;&lt; 6) | (6 &lt;&lt; 3) | 0 ... (3 &lt;&lt; 6) | (6 &lt;&lt; 3) | 7" data-ref="_M/CASE_MODRM_OP">CASE_MODRM_OP</a>(<var>6</var>): <i>/* lmsw */</i></td></tr>
<tr><th id="7526">7526</th><td>            <b>if</b> (<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cpl" title='DisasContext::cpl' data-use='r' data-ref="DisasContext::cpl">cpl</a> != <var>0</var>) {</td></tr>
<tr><th id="7527">7527</th><td>                <a class="tu ref" href="#gen_exception" title='gen_exception' data-use='c' data-ref="gen_exception">gen_exception</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="macro" href="cpu.h.html#694" title="13" data-ref="_M/EXCP0D_GPF">EXCP0D_GPF</a>, <a class="local col9 ref" href="#1179pc_start" title='pc_start' data-ref="1179pc_start">pc_start</a> - <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>);</td></tr>
<tr><th id="7528">7528</th><td>                <b>break</b>;</td></tr>
<tr><th id="7529">7529</th><td>            }</td></tr>
<tr><th id="7530">7530</th><td>            <a class="tu ref" href="#gen_svm_check_intercept" title='gen_svm_check_intercept' data-use='c' data-ref="gen_svm_check_intercept">gen_svm_check_intercept</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col9 ref" href="#1179pc_start" title='pc_start' data-ref="1179pc_start">pc_start</a>, <a class="macro" href="svm.h.html#61" title="0x010" data-ref="_M/SVM_EXIT_WRITE_CR0">SVM_EXIT_WRITE_CR0</a>);</td></tr>
<tr><th id="7531">7531</th><td>            <a class="tu ref" href="#gen_ldst_modrm" title='gen_ldst_modrm' data-use='c' data-ref="gen_ldst_modrm">gen_ldst_modrm</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a>, <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_16" title='TCGMemOp::MO_16' data-ref="TCGMemOp::MO_16">MO_16</a>, <a class="enum" href="#OR_TMP0" title='OR_TMP0' data-ref="OR_TMP0">OR_TMP0</a>, <var>0</var>);</td></tr>
<tr><th id="7532">7532</th><td>            <a class="ref" href="helper.h.html#47" title='gen_helper_lmsw' data-ref="gen_helper_lmsw">gen_helper_lmsw</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="7533">7533</th><td>            <a class="tu ref" href="#gen_jmp_im" title='gen_jmp_im' data-use='c' data-ref="gen_jmp_im">gen_jmp_im</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='r' data-ref="DisasContext::pc">pc</a> - <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>);</td></tr>
<tr><th id="7534">7534</th><td>            <a class="tu ref" href="#gen_eob" title='gen_eob' data-use='c' data-ref="gen_eob">gen_eob</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>);</td></tr>
<tr><th id="7535">7535</th><td>            <b>break</b>;</td></tr>
<tr><th id="7536">7536</th><td></td></tr>
<tr><th id="7537">7537</th><td>        <a class="macro" href="#61" title="case (0 &lt;&lt; 6) | (7 &lt;&lt; 3) | 0 ... (0 &lt;&lt; 6) | (7 &lt;&lt; 3) | 7: case (1 &lt;&lt; 6) | (7 &lt;&lt; 3) | 0 ... (1 &lt;&lt; 6) | (7 &lt;&lt; 3) | 7: case (2 &lt;&lt; 6) | (7 &lt;&lt; 3) | 0 ... (2 &lt;&lt; 6) | (7 &lt;&lt; 3) | 7" data-ref="_M/CASE_MODRM_MEM_OP">CASE_MODRM_MEM_OP</a>(<var>7</var>): <i>/* invlpg */</i></td></tr>
<tr><th id="7538">7538</th><td>            <b>if</b> (<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cpl" title='DisasContext::cpl' data-use='r' data-ref="DisasContext::cpl">cpl</a> != <var>0</var>) {</td></tr>
<tr><th id="7539">7539</th><td>                <a class="tu ref" href="#gen_exception" title='gen_exception' data-use='c' data-ref="gen_exception">gen_exception</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="macro" href="cpu.h.html#694" title="13" data-ref="_M/EXCP0D_GPF">EXCP0D_GPF</a>, <a class="local col9 ref" href="#1179pc_start" title='pc_start' data-ref="1179pc_start">pc_start</a> - <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>);</td></tr>
<tr><th id="7540">7540</th><td>                <b>break</b>;</td></tr>
<tr><th id="7541">7541</th><td>            }</td></tr>
<tr><th id="7542">7542</th><td>            <a class="tu ref" href="#gen_update_cc_op" title='gen_update_cc_op' data-use='c' data-ref="gen_update_cc_op">gen_update_cc_op</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>);</td></tr>
<tr><th id="7543">7543</th><td>            <a class="tu ref" href="#gen_jmp_im" title='gen_jmp_im' data-use='c' data-ref="gen_jmp_im">gen_jmp_im</a>(<a class="local col9 ref" href="#1179pc_start" title='pc_start' data-ref="1179pc_start">pc_start</a> - <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>);</td></tr>
<tr><th id="7544">7544</th><td>            <a class="tu ref" href="#gen_lea_modrm" title='gen_lea_modrm' data-use='c' data-ref="gen_lea_modrm">gen_lea_modrm</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a>);</td></tr>
<tr><th id="7545">7545</th><td>            <a class="ref" href="helper.h.html#51" title='gen_helper_invlpg' data-ref="gen_helper_invlpg">gen_helper_invlpg</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>);</td></tr>
<tr><th id="7546">7546</th><td>            <a class="tu ref" href="#gen_jmp_im" title='gen_jmp_im' data-use='c' data-ref="gen_jmp_im">gen_jmp_im</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='r' data-ref="DisasContext::pc">pc</a> - <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>);</td></tr>
<tr><th id="7547">7547</th><td>            <a class="tu ref" href="#gen_eob" title='gen_eob' data-use='c' data-ref="gen_eob">gen_eob</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>);</td></tr>
<tr><th id="7548">7548</th><td>            <b>break</b>;</td></tr>
<tr><th id="7549">7549</th><td></td></tr>
<tr><th id="7550">7550</th><td>        <b>case</b> <var>0xf8</var>: <i>/* swapgs */</i></td></tr>
<tr><th id="7551">7551</th><td><u>#<span data-ppcond="7551">ifdef</span> <a class="macro" href="../../x86_64-softmmu/config-target.h.html#2" data-ref="_M/TARGET_X86_64">TARGET_X86_64</a></u></td></tr>
<tr><th id="7552">7552</th><td>            <b>if</b> (<a class="macro" href="#43" title="((s)-&gt;code64)" data-ref="_M/CODE64">CODE64</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>)) {</td></tr>
<tr><th id="7553">7553</th><td>                <b>if</b> (<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cpl" title='DisasContext::cpl' data-use='r' data-ref="DisasContext::cpl">cpl</a> != <var>0</var>) {</td></tr>
<tr><th id="7554">7554</th><td>                    <a class="tu ref" href="#gen_exception" title='gen_exception' data-use='c' data-ref="gen_exception">gen_exception</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="macro" href="cpu.h.html#694" title="13" data-ref="_M/EXCP0D_GPF">EXCP0D_GPF</a>, <a class="local col9 ref" href="#1179pc_start" title='pc_start' data-ref="1179pc_start">pc_start</a> - <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>);</td></tr>
<tr><th id="7555">7555</th><td>                } <b>else</b> {</td></tr>
<tr><th id="7556">7556</th><td>                    <a class="macro" href="../../tcg/tcg-op.h.html#920" title="tcg_gen_mov_i64" data-ref="_M/tcg_gen_mov_tl">tcg_gen_mov_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_seg_base" title='cpu_seg_base' data-use='r' data-ref="cpu_seg_base">cpu_seg_base</a>[<a class="macro" href="cpu.h.html#82" title="5" data-ref="_M/R_GS">R_GS</a>]);</td></tr>
<tr><th id="7557">7557</th><td>                    <a class="macro" href="../../tcg/tcg-op.h.html#927" title="tcg_gen_ld_i64" data-ref="_M/tcg_gen_ld_tl">tcg_gen_ld_tl</a>(<a class="tu ref" href="#cpu_seg_base" title='cpu_seg_base' data-use='r' data-ref="cpu_seg_base">cpu_seg_base</a>[<a class="macro" href="cpu.h.html#82" title="5" data-ref="_M/R_GS">R_GS</a>], <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>,</td></tr>
<tr><th id="7558">7558</th><td>                                  <span class="macro" title="__builtin_offsetof(CPUX86State, kernelgsbase)" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>, kernelgsbase));</td></tr>
<tr><th id="7559">7559</th><td>                    <a class="macro" href="../../tcg/tcg-op.h.html#931" title="tcg_gen_st_i64" data-ref="_M/tcg_gen_st_tl">tcg_gen_st_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>,</td></tr>
<tr><th id="7560">7560</th><td>                                  <span class="macro" title="__builtin_offsetof(CPUX86State, kernelgsbase)" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>, kernelgsbase));</td></tr>
<tr><th id="7561">7561</th><td>                }</td></tr>
<tr><th id="7562">7562</th><td>                <b>break</b>;</td></tr>
<tr><th id="7563">7563</th><td>            }</td></tr>
<tr><th id="7564">7564</th><td><u>#<span data-ppcond="7551">endif</span></u></td></tr>
<tr><th id="7565">7565</th><td>            <b>goto</b> <a class="lbl" href="#1198illegal_op" data-ref="1198illegal_op">illegal_op</a>;</td></tr>
<tr><th id="7566">7566</th><td></td></tr>
<tr><th id="7567">7567</th><td>        <b>case</b> <var>0xf9</var>: <i>/* rdtscp */</i></td></tr>
<tr><th id="7568">7568</th><td>            <b>if</b> (!(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cpuid_ext2_features" title='DisasContext::cpuid_ext2_features' data-use='r' data-ref="DisasContext::cpuid_ext2_features">cpuid_ext2_features</a> &amp; <a class="macro" href="cpu.h.html#558" title="(1U &lt;&lt; 27)" data-ref="_M/CPUID_EXT2_RDTSCP">CPUID_EXT2_RDTSCP</a>)) {</td></tr>
<tr><th id="7569">7569</th><td>                <b>goto</b> <a class="lbl" href="#1198illegal_op" data-ref="1198illegal_op">illegal_op</a>;</td></tr>
<tr><th id="7570">7570</th><td>            }</td></tr>
<tr><th id="7571">7571</th><td>            <a class="tu ref" href="#gen_update_cc_op" title='gen_update_cc_op' data-use='c' data-ref="gen_update_cc_op">gen_update_cc_op</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>);</td></tr>
<tr><th id="7572">7572</th><td>            <a class="tu ref" href="#gen_jmp_im" title='gen_jmp_im' data-use='c' data-ref="gen_jmp_im">gen_jmp_im</a>(<a class="local col9 ref" href="#1179pc_start" title='pc_start' data-ref="1179pc_start">pc_start</a> - <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>);</td></tr>
<tr><th id="7573">7573</th><td>            <b>if</b> (<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::tb" title='DisasContext::tb' data-use='r' data-ref="DisasContext::tb">tb</a>-&gt;<a class="ref" href="../../include/exec/exec-all.h.html#TranslationBlock::cflags" title='TranslationBlock::cflags' data-ref="TranslationBlock::cflags">cflags</a> &amp; <a class="macro" href="../../include/exec/exec-all.h.html#353" title="0x20000" data-ref="_M/CF_USE_ICOUNT">CF_USE_ICOUNT</a>) {</td></tr>
<tr><th id="7574">7574</th><td>                <a class="ref" href="../../include/exec/gen-icount.h.html#gen_io_start" title='gen_io_start' data-ref="gen_io_start">gen_io_start</a>();</td></tr>
<tr><th id="7575">7575</th><td>            }</td></tr>
<tr><th id="7576">7576</th><td>            <a class="ref" href="helper.h.html#85" title='gen_helper_rdtscp' data-ref="gen_helper_rdtscp">gen_helper_rdtscp</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>);</td></tr>
<tr><th id="7577">7577</th><td>            <b>if</b> (<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::tb" title='DisasContext::tb' data-use='r' data-ref="DisasContext::tb">tb</a>-&gt;<a class="ref" href="../../include/exec/exec-all.h.html#TranslationBlock::cflags" title='TranslationBlock::cflags' data-ref="TranslationBlock::cflags">cflags</a> &amp; <a class="macro" href="../../include/exec/exec-all.h.html#353" title="0x20000" data-ref="_M/CF_USE_ICOUNT">CF_USE_ICOUNT</a>) {</td></tr>
<tr><th id="7578">7578</th><td>                <a class="ref" href="../../include/exec/gen-icount.h.html#gen_io_end" title='gen_io_end' data-ref="gen_io_end">gen_io_end</a>();</td></tr>
<tr><th id="7579">7579</th><td>                <a class="tu ref" href="#gen_jmp" title='gen_jmp' data-use='c' data-ref="gen_jmp">gen_jmp</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='r' data-ref="DisasContext::pc">pc</a> - <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>);</td></tr>
<tr><th id="7580">7580</th><td>            }</td></tr>
<tr><th id="7581">7581</th><td>            <b>break</b>;</td></tr>
<tr><th id="7582">7582</th><td></td></tr>
<tr><th id="7583">7583</th><td>        <b>default</b>:</td></tr>
<tr><th id="7584">7584</th><td>            <b>goto</b> <a class="lbl" href="#1202unknown_op" data-ref="1202unknown_op">unknown_op</a>;</td></tr>
<tr><th id="7585">7585</th><td>        }</td></tr>
<tr><th id="7586">7586</th><td>        <b>break</b>;</td></tr>
<tr><th id="7587">7587</th><td></td></tr>
<tr><th id="7588">7588</th><td>    <b>case</b> <var>0x108</var>: <i>/* invd */</i></td></tr>
<tr><th id="7589">7589</th><td>    <b>case</b> <var>0x109</var>: <i>/* wbinvd */</i></td></tr>
<tr><th id="7590">7590</th><td>        <b>if</b> (<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cpl" title='DisasContext::cpl' data-use='r' data-ref="DisasContext::cpl">cpl</a> != <var>0</var>) {</td></tr>
<tr><th id="7591">7591</th><td>            <a class="tu ref" href="#gen_exception" title='gen_exception' data-use='c' data-ref="gen_exception">gen_exception</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="macro" href="cpu.h.html#694" title="13" data-ref="_M/EXCP0D_GPF">EXCP0D_GPF</a>, <a class="local col9 ref" href="#1179pc_start" title='pc_start' data-ref="1179pc_start">pc_start</a> - <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>);</td></tr>
<tr><th id="7592">7592</th><td>        } <b>else</b> {</td></tr>
<tr><th id="7593">7593</th><td>            <a class="tu ref" href="#gen_svm_check_intercept" title='gen_svm_check_intercept' data-use='c' data-ref="gen_svm_check_intercept">gen_svm_check_intercept</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col9 ref" href="#1179pc_start" title='pc_start' data-ref="1179pc_start">pc_start</a>, (<a class="local col0 ref" href="#1180b" title='b' data-ref="1180b">b</a> &amp; <var>2</var>) ? <a class="macro" href="svm.h.html#104" title="0x076" data-ref="_M/SVM_EXIT_INVD">SVM_EXIT_INVD</a> : <a class="macro" href="svm.h.html#123" title="0x089" data-ref="_M/SVM_EXIT_WBINVD">SVM_EXIT_WBINVD</a>);</td></tr>
<tr><th id="7594">7594</th><td>            <i>/* nothing to do */</i></td></tr>
<tr><th id="7595">7595</th><td>        }</td></tr>
<tr><th id="7596">7596</th><td>        <b>break</b>;</td></tr>
<tr><th id="7597">7597</th><td>    <b>case</b> <var>0x63</var>: <i>/* arpl or movslS (x86_64) */</i></td></tr>
<tr><th id="7598">7598</th><td><u>#<span data-ppcond="7598">ifdef</span> <a class="macro" href="../../x86_64-softmmu/config-target.h.html#2" data-ref="_M/TARGET_X86_64">TARGET_X86_64</a></u></td></tr>
<tr><th id="7599">7599</th><td>        <b>if</b> (<a class="macro" href="#43" title="((s)-&gt;code64)" data-ref="_M/CODE64">CODE64</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>)) {</td></tr>
<tr><th id="7600">7600</th><td>            <em>int</em> <dfn class="local col0 decl" id="1250d_ot" title='d_ot' data-type='int' data-ref="1250d_ot">d_ot</dfn>;</td></tr>
<tr><th id="7601">7601</th><td>            <i>/* d_ot is the size of destination */</i></td></tr>
<tr><th id="7602">7602</th><td>            <a class="local col0 ref" href="#1250d_ot" title='d_ot' data-ref="1250d_ot">d_ot</a> = <a class="local col5 ref" href="#1185dflag" title='dflag' data-ref="1185dflag">dflag</a>;</td></tr>
<tr><th id="7603">7603</th><td></td></tr>
<tr><th id="7604">7604</th><td>            <a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> = <a class="ref" href="../../include/exec/cpu_ldst_template.h.html#112" title='cpu_ldub_code' data-ref="cpu_ldub_code">cpu_ldub_code</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='w' data-ref="DisasContext::pc">pc</a>++);</td></tr>
<tr><th id="7605">7605</th><td>            <a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a> = ((<a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> &gt;&gt; <var>3</var>) &amp; <var>7</var>) | <a class="local col6 ref" href="#1196rex_r" title='rex_r' data-ref="1196rex_r">rex_r</a>;</td></tr>
<tr><th id="7606">7606</th><td>            <a class="local col9 ref" href="#1189mod" title='mod' data-ref="1189mod">mod</a> = (<a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> &gt;&gt; <var>6</var>) &amp; <var>3</var>;</td></tr>
<tr><th id="7607">7607</th><td>            <a class="local col8 ref" href="#1188rm" title='rm' data-ref="1188rm">rm</a> = (<a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> &amp; <var>7</var>) | <a class="macro" href="#45" title="((s)-&gt;rex_b)" data-ref="_M/REX_B">REX_B</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>);</td></tr>
<tr><th id="7608">7608</th><td></td></tr>
<tr><th id="7609">7609</th><td>            <b>if</b> (<a class="local col9 ref" href="#1189mod" title='mod' data-ref="1189mod">mod</a> == <var>3</var>) {</td></tr>
<tr><th id="7610">7610</th><td>                <a class="tu ref" href="#gen_op_mov_v_reg" title='gen_op_mov_v_reg' data-use='c' data-ref="gen_op_mov_v_reg">gen_op_mov_v_reg</a>(<a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_32" title='TCGMemOp::MO_32' data-ref="TCGMemOp::MO_32">MO_32</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="local col8 ref" href="#1188rm" title='rm' data-ref="1188rm">rm</a>);</td></tr>
<tr><th id="7611">7611</th><td>                <i>/* sign extend */</i></td></tr>
<tr><th id="7612">7612</th><td>                <b>if</b> (<a class="local col0 ref" href="#1250d_ot" title='d_ot' data-ref="1250d_ot">d_ot</a> == <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_64" title='TCGMemOp::MO_64' data-ref="TCGMemOp::MO_64">MO_64</a>) {</td></tr>
<tr><th id="7613">7613</th><td>                    <a class="macro" href="../../tcg/tcg-op.h.html#973" title="tcg_gen_ext32s_i64" data-ref="_M/tcg_gen_ext32s_tl">tcg_gen_ext32s_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="7614">7614</th><td>                }</td></tr>
<tr><th id="7615">7615</th><td>                <a class="tu ref" href="#gen_op_mov_reg_v" title='gen_op_mov_reg_v' data-use='c' data-ref="gen_op_mov_reg_v">gen_op_mov_reg_v</a>(<a class="local col0 ref" href="#1250d_ot" title='d_ot' data-ref="1250d_ot">d_ot</a>, <a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="7616">7616</th><td>            } <b>else</b> {</td></tr>
<tr><th id="7617">7617</th><td>                <a class="tu ref" href="#gen_lea_modrm" title='gen_lea_modrm' data-use='c' data-ref="gen_lea_modrm">gen_lea_modrm</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a>);</td></tr>
<tr><th id="7618">7618</th><td>                <a class="tu ref" href="#gen_op_ld_v" title='gen_op_ld_v' data-use='c' data-ref="gen_op_ld_v">gen_op_ld_v</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_32" title='TCGMemOp::MO_32' data-ref="TCGMemOp::MO_32">MO_32</a> | <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_SIGN" title='TCGMemOp::MO_SIGN' data-ref="TCGMemOp::MO_SIGN">MO_SIGN</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>);</td></tr>
<tr><th id="7619">7619</th><td>                <a class="tu ref" href="#gen_op_mov_reg_v" title='gen_op_mov_reg_v' data-use='c' data-ref="gen_op_mov_reg_v">gen_op_mov_reg_v</a>(<a class="local col0 ref" href="#1250d_ot" title='d_ot' data-ref="1250d_ot">d_ot</a>, <a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="7620">7620</th><td>            }</td></tr>
<tr><th id="7621">7621</th><td>        } <b>else</b></td></tr>
<tr><th id="7622">7622</th><td><u>#<span data-ppcond="7598">endif</span></u></td></tr>
<tr><th id="7623">7623</th><td>        {</td></tr>
<tr><th id="7624">7624</th><td>            <a class="typedef" href="../../tcg/tcg.h.html#TCGLabel" title='TCGLabel' data-type='struct TCGLabel' data-ref="TCGLabel">TCGLabel</a> *<dfn class="local col1 decl" id="1251label1" title='label1' data-type='TCGLabel *' data-ref="1251label1">label1</dfn>;</td></tr>
<tr><th id="7625">7625</th><td>            <a class="macro" href="../../tcg/tcg.h.html#438" title="TCGv_i64" data-ref="_M/TCGv">TCGv</a> <dfn class="local col2 decl" id="1252t0" title='t0' data-type='TCGv_i64' data-ref="1252t0">t0</dfn>, <dfn class="local col3 decl" id="1253t1" title='t1' data-type='TCGv_i64' data-ref="1253t1">t1</dfn>, <dfn class="local col4 decl" id="1254t2" title='t2' data-type='TCGv_i64' data-ref="1254t2">t2</dfn>, <dfn class="local col5 decl" id="1255a0" title='a0' data-type='TCGv_i64' data-ref="1255a0">a0</dfn>;</td></tr>
<tr><th id="7626">7626</th><td></td></tr>
<tr><th id="7627">7627</th><td>            <b>if</b> (!<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pe" title='DisasContext::pe' data-use='r' data-ref="DisasContext::pe">pe</a> || <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::vm86" title='DisasContext::vm86' data-use='r' data-ref="DisasContext::vm86">vm86</a>)</td></tr>
<tr><th id="7628">7628</th><td>                <b>goto</b> <a class="lbl" href="#1198illegal_op" data-ref="1198illegal_op">illegal_op</a>;</td></tr>
<tr><th id="7629">7629</th><td>            <a class="local col2 ref" href="#1252t0" title='t0' data-ref="1252t0">t0</a> = <a class="macro" href="../../tcg/tcg-op.h.html#825" title="tcg_temp_local_new_i64()" data-ref="_M/tcg_temp_local_new">tcg_temp_local_new</a>();</td></tr>
<tr><th id="7630">7630</th><td>            <a class="local col3 ref" href="#1253t1" title='t1' data-ref="1253t1">t1</a> = <a class="macro" href="../../tcg/tcg-op.h.html#825" title="tcg_temp_local_new_i64()" data-ref="_M/tcg_temp_local_new">tcg_temp_local_new</a>();</td></tr>
<tr><th id="7631">7631</th><td>            <a class="local col4 ref" href="#1254t2" title='t2' data-ref="1254t2">t2</a> = <a class="macro" href="../../tcg/tcg-op.h.html#825" title="tcg_temp_local_new_i64()" data-ref="_M/tcg_temp_local_new">tcg_temp_local_new</a>();</td></tr>
<tr><th id="7632">7632</th><td>            <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a> = <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_16" title='TCGMemOp::MO_16' data-ref="TCGMemOp::MO_16">MO_16</a>;</td></tr>
<tr><th id="7633">7633</th><td>            <a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> = <a class="ref" href="../../include/exec/cpu_ldst_template.h.html#112" title='cpu_ldub_code' data-ref="cpu_ldub_code">cpu_ldub_code</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='w' data-ref="DisasContext::pc">pc</a>++);</td></tr>
<tr><th id="7634">7634</th><td>            <a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a> = (<a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> &gt;&gt; <var>3</var>) &amp; <var>7</var>;</td></tr>
<tr><th id="7635">7635</th><td>            <a class="local col9 ref" href="#1189mod" title='mod' data-ref="1189mod">mod</a> = (<a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> &gt;&gt; <var>6</var>) &amp; <var>3</var>;</td></tr>
<tr><th id="7636">7636</th><td>            <a class="local col8 ref" href="#1188rm" title='rm' data-ref="1188rm">rm</a> = <a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> &amp; <var>7</var>;</td></tr>
<tr><th id="7637">7637</th><td>            <b>if</b> (<a class="local col9 ref" href="#1189mod" title='mod' data-ref="1189mod">mod</a> != <var>3</var>) {</td></tr>
<tr><th id="7638">7638</th><td>                <a class="tu ref" href="#gen_lea_modrm" title='gen_lea_modrm' data-use='c' data-ref="gen_lea_modrm">gen_lea_modrm</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a>);</td></tr>
<tr><th id="7639">7639</th><td>                <a class="tu ref" href="#gen_op_ld_v" title='gen_op_ld_v' data-use='c' data-ref="gen_op_ld_v">gen_op_ld_v</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="local col2 ref" href="#1252t0" title='t0' data-ref="1252t0">t0</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>);</td></tr>
<tr><th id="7640">7640</th><td>                <a class="local col5 ref" href="#1255a0" title='a0' data-ref="1255a0">a0</a> = <a class="macro" href="../../tcg/tcg-op.h.html#825" title="tcg_temp_local_new_i64()" data-ref="_M/tcg_temp_local_new">tcg_temp_local_new</a>();</td></tr>
<tr><th id="7641">7641</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#920" title="tcg_gen_mov_i64" data-ref="_M/tcg_gen_mov_tl">tcg_gen_mov_tl</a>(<a class="local col5 ref" href="#1255a0" title='a0' data-ref="1255a0">a0</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>);</td></tr>
<tr><th id="7642">7642</th><td>            } <b>else</b> {</td></tr>
<tr><th id="7643">7643</th><td>                <a class="tu ref" href="#gen_op_mov_v_reg" title='gen_op_mov_v_reg' data-use='c' data-ref="gen_op_mov_v_reg">gen_op_mov_v_reg</a>(<a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="local col2 ref" href="#1252t0" title='t0' data-ref="1252t0">t0</a>, <a class="local col8 ref" href="#1188rm" title='rm' data-ref="1188rm">rm</a>);</td></tr>
<tr><th id="7644">7644</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#827" title="a0 = MAKE_TCGV_I64(-1)" data-ref="_M/TCGV_UNUSED">TCGV_UNUSED</a>(<a class="local col5 ref" href="#1255a0" title='a0' data-ref="1255a0">a0</a>);</td></tr>
<tr><th id="7645">7645</th><td>            }</td></tr>
<tr><th id="7646">7646</th><td>            <a class="tu ref" href="#gen_op_mov_v_reg" title='gen_op_mov_v_reg' data-use='c' data-ref="gen_op_mov_v_reg">gen_op_mov_v_reg</a>(<a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="local col3 ref" href="#1253t1" title='t1' data-ref="1253t1">t1</a>, <a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a>);</td></tr>
<tr><th id="7647">7647</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#939" title="tcg_gen_andi_i64" data-ref="_M/tcg_gen_andi_tl">tcg_gen_andi_tl</a>(<a class="tu ref" href="#cpu_tmp0" title='cpu_tmp0' data-use='r' data-ref="cpu_tmp0">cpu_tmp0</a>, <a class="local col2 ref" href="#1252t0" title='t0' data-ref="1252t0">t0</a>, <var>3</var>);</td></tr>
<tr><th id="7648">7648</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#939" title="tcg_gen_andi_i64" data-ref="_M/tcg_gen_andi_tl">tcg_gen_andi_tl</a>(<a class="local col3 ref" href="#1253t1" title='t1' data-ref="1253t1">t1</a>, <a class="local col3 ref" href="#1253t1" title='t1' data-ref="1253t1">t1</a>, <var>3</var>);</td></tr>
<tr><th id="7649">7649</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#919" title="tcg_gen_movi_i64" data-ref="_M/tcg_gen_movi_tl">tcg_gen_movi_tl</a>(<a class="local col4 ref" href="#1254t2" title='t2' data-ref="1254t2">t2</a>, <var>0</var>);</td></tr>
<tr><th id="7650">7650</th><td>            <a class="local col1 ref" href="#1251label1" title='label1' data-ref="1251label1">label1</a> = <a class="ref" href="../../tcg/tcg.h.html#gen_new_label" title='gen_new_label' data-ref="gen_new_label">gen_new_label</a>();</td></tr>
<tr><th id="7651">7651</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#951" title="tcg_gen_brcond_i64" data-ref="_M/tcg_gen_brcond_tl">tcg_gen_brcond_tl</a>(<a class="enum" href="../../tcg/tcg.h.html#TCG_COND_GE" title='TCG_COND_GE' data-ref="TCG_COND_GE">TCG_COND_GE</a>, <a class="tu ref" href="#cpu_tmp0" title='cpu_tmp0' data-use='r' data-ref="cpu_tmp0">cpu_tmp0</a>, <a class="local col3 ref" href="#1253t1" title='t1' data-ref="1253t1">t1</a>, <a class="local col1 ref" href="#1251label1" title='label1' data-ref="1251label1">label1</a>);</td></tr>
<tr><th id="7652">7652</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#939" title="tcg_gen_andi_i64" data-ref="_M/tcg_gen_andi_tl">tcg_gen_andi_tl</a>(<a class="local col2 ref" href="#1252t0" title='t0' data-ref="1252t0">t0</a>, <a class="local col2 ref" href="#1252t0" title='t0' data-ref="1252t0">t0</a>, ~<var>3</var>);</td></tr>
<tr><th id="7653">7653</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#940" title="tcg_gen_or_i64" data-ref="_M/tcg_gen_or_tl">tcg_gen_or_tl</a>(<a class="local col2 ref" href="#1252t0" title='t0' data-ref="1252t0">t0</a>, <a class="local col2 ref" href="#1252t0" title='t0' data-ref="1252t0">t0</a>, <a class="local col3 ref" href="#1253t1" title='t1' data-ref="1253t1">t1</a>);</td></tr>
<tr><th id="7654">7654</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#919" title="tcg_gen_movi_i64" data-ref="_M/tcg_gen_movi_tl">tcg_gen_movi_tl</a>(<a class="local col4 ref" href="#1254t2" title='t2' data-ref="1254t2">t2</a>, <a class="macro" href="cpu.h.html#112" title="0x0040" data-ref="_M/CC_Z">CC_Z</a>);</td></tr>
<tr><th id="7655">7655</th><td>            <a class="ref" href="../../tcg/tcg-op.h.html#gen_set_label" title='gen_set_label' data-ref="gen_set_label">gen_set_label</a>(<a class="local col1 ref" href="#1251label1" title='label1' data-ref="1251label1">label1</a>);</td></tr>
<tr><th id="7656">7656</th><td>            <b>if</b> (<a class="local col9 ref" href="#1189mod" title='mod' data-ref="1189mod">mod</a> != <var>3</var>) {</td></tr>
<tr><th id="7657">7657</th><td>                <a class="tu ref" href="#gen_op_st_v" title='gen_op_st_v' data-use='c' data-ref="gen_op_st_v">gen_op_st_v</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="local col2 ref" href="#1252t0" title='t0' data-ref="1252t0">t0</a>, <a class="local col5 ref" href="#1255a0" title='a0' data-ref="1255a0">a0</a>);</td></tr>
<tr><th id="7658">7658</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#826" title="tcg_temp_free_i64" data-ref="_M/tcg_temp_free">tcg_temp_free</a>(<a class="local col5 ref" href="#1255a0" title='a0' data-ref="1255a0">a0</a>);</td></tr>
<tr><th id="7659">7659</th><td>           } <b>else</b> {</td></tr>
<tr><th id="7660">7660</th><td>                <a class="tu ref" href="#gen_op_mov_reg_v" title='gen_op_mov_reg_v' data-use='c' data-ref="gen_op_mov_reg_v">gen_op_mov_reg_v</a>(<a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="local col8 ref" href="#1188rm" title='rm' data-ref="1188rm">rm</a>, <a class="local col2 ref" href="#1252t0" title='t0' data-ref="1252t0">t0</a>);</td></tr>
<tr><th id="7661">7661</th><td>            }</td></tr>
<tr><th id="7662">7662</th><td>            <a class="tu ref" href="#gen_compute_eflags" title='gen_compute_eflags' data-use='c' data-ref="gen_compute_eflags">gen_compute_eflags</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>);</td></tr>
<tr><th id="7663">7663</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#939" title="tcg_gen_andi_i64" data-ref="_M/tcg_gen_andi_tl">tcg_gen_andi_tl</a>(<a class="tu ref" href="#cpu_cc_src" title='cpu_cc_src' data-use='r' data-ref="cpu_cc_src">cpu_cc_src</a>, <a class="tu ref" href="#cpu_cc_src" title='cpu_cc_src' data-use='r' data-ref="cpu_cc_src">cpu_cc_src</a>, ~<a class="macro" href="cpu.h.html#112" title="0x0040" data-ref="_M/CC_Z">CC_Z</a>);</td></tr>
<tr><th id="7664">7664</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#940" title="tcg_gen_or_i64" data-ref="_M/tcg_gen_or_tl">tcg_gen_or_tl</a>(<a class="tu ref" href="#cpu_cc_src" title='cpu_cc_src' data-use='r' data-ref="cpu_cc_src">cpu_cc_src</a>, <a class="tu ref" href="#cpu_cc_src" title='cpu_cc_src' data-use='r' data-ref="cpu_cc_src">cpu_cc_src</a>, <a class="local col4 ref" href="#1254t2" title='t2' data-ref="1254t2">t2</a>);</td></tr>
<tr><th id="7665">7665</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#826" title="tcg_temp_free_i64" data-ref="_M/tcg_temp_free">tcg_temp_free</a>(<a class="local col2 ref" href="#1252t0" title='t0' data-ref="1252t0">t0</a>);</td></tr>
<tr><th id="7666">7666</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#826" title="tcg_temp_free_i64" data-ref="_M/tcg_temp_free">tcg_temp_free</a>(<a class="local col3 ref" href="#1253t1" title='t1' data-ref="1253t1">t1</a>);</td></tr>
<tr><th id="7667">7667</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#826" title="tcg_temp_free_i64" data-ref="_M/tcg_temp_free">tcg_temp_free</a>(<a class="local col4 ref" href="#1254t2" title='t2' data-ref="1254t2">t2</a>);</td></tr>
<tr><th id="7668">7668</th><td>        }</td></tr>
<tr><th id="7669">7669</th><td>        <b>break</b>;</td></tr>
<tr><th id="7670">7670</th><td>    <b>case</b> <var>0x102</var>: <i>/* lar */</i></td></tr>
<tr><th id="7671">7671</th><td>    <b>case</b> <var>0x103</var>: <i>/* lsl */</i></td></tr>
<tr><th id="7672">7672</th><td>        {</td></tr>
<tr><th id="7673">7673</th><td>            <a class="typedef" href="../../tcg/tcg.h.html#TCGLabel" title='TCGLabel' data-type='struct TCGLabel' data-ref="TCGLabel">TCGLabel</a> *<dfn class="local col6 decl" id="1256label1" title='label1' data-type='TCGLabel *' data-ref="1256label1">label1</dfn>;</td></tr>
<tr><th id="7674">7674</th><td>            <a class="macro" href="../../tcg/tcg.h.html#438" title="TCGv_i64" data-ref="_M/TCGv">TCGv</a> <dfn class="local col7 decl" id="1257t0" title='t0' data-type='TCGv_i64' data-ref="1257t0">t0</dfn>;</td></tr>
<tr><th id="7675">7675</th><td>            <b>if</b> (!<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pe" title='DisasContext::pe' data-use='r' data-ref="DisasContext::pe">pe</a> || <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::vm86" title='DisasContext::vm86' data-use='r' data-ref="DisasContext::vm86">vm86</a>)</td></tr>
<tr><th id="7676">7676</th><td>                <b>goto</b> <a class="lbl" href="#1198illegal_op" data-ref="1198illegal_op">illegal_op</a>;</td></tr>
<tr><th id="7677">7677</th><td>            <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a> = <a class="local col5 ref" href="#1185dflag" title='dflag' data-ref="1185dflag">dflag</a> != <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_16" title='TCGMemOp::MO_16' data-ref="TCGMemOp::MO_16">MO_16</a> ? <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_32" title='TCGMemOp::MO_32' data-ref="TCGMemOp::MO_32">MO_32</a> : <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_16" title='TCGMemOp::MO_16' data-ref="TCGMemOp::MO_16">MO_16</a>;</td></tr>
<tr><th id="7678">7678</th><td>            <a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> = <a class="ref" href="../../include/exec/cpu_ldst_template.h.html#112" title='cpu_ldub_code' data-ref="cpu_ldub_code">cpu_ldub_code</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='w' data-ref="DisasContext::pc">pc</a>++);</td></tr>
<tr><th id="7679">7679</th><td>            <a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a> = ((<a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> &gt;&gt; <var>3</var>) &amp; <var>7</var>) | <a class="local col6 ref" href="#1196rex_r" title='rex_r' data-ref="1196rex_r">rex_r</a>;</td></tr>
<tr><th id="7680">7680</th><td>            <a class="tu ref" href="#gen_ldst_modrm" title='gen_ldst_modrm' data-use='c' data-ref="gen_ldst_modrm">gen_ldst_modrm</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a>, <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_16" title='TCGMemOp::MO_16' data-ref="TCGMemOp::MO_16">MO_16</a>, <a class="enum" href="#OR_TMP0" title='OR_TMP0' data-ref="OR_TMP0">OR_TMP0</a>, <var>0</var>);</td></tr>
<tr><th id="7681">7681</th><td>            <a class="local col7 ref" href="#1257t0" title='t0' data-ref="1257t0">t0</a> = <a class="macro" href="../../tcg/tcg-op.h.html#825" title="tcg_temp_local_new_i64()" data-ref="_M/tcg_temp_local_new">tcg_temp_local_new</a>();</td></tr>
<tr><th id="7682">7682</th><td>            <a class="tu ref" href="#gen_update_cc_op" title='gen_update_cc_op' data-use='c' data-ref="gen_update_cc_op">gen_update_cc_op</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>);</td></tr>
<tr><th id="7683">7683</th><td>            <b>if</b> (<a class="local col0 ref" href="#1180b" title='b' data-ref="1180b">b</a> == <var>0x102</var>) {</td></tr>
<tr><th id="7684">7684</th><td>                <a class="ref" href="helper.h.html#33" title='gen_helper_lar' data-ref="gen_helper_lar">gen_helper_lar</a>(<a class="local col7 ref" href="#1257t0" title='t0' data-ref="1257t0">t0</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="7685">7685</th><td>            } <b>else</b> {</td></tr>
<tr><th id="7686">7686</th><td>                <a class="ref" href="helper.h.html#32" title='gen_helper_lsl' data-ref="gen_helper_lsl">gen_helper_lsl</a>(<a class="local col7 ref" href="#1257t0" title='t0' data-ref="1257t0">t0</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="7687">7687</th><td>            }</td></tr>
<tr><th id="7688">7688</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#939" title="tcg_gen_andi_i64" data-ref="_M/tcg_gen_andi_tl">tcg_gen_andi_tl</a>(<a class="tu ref" href="#cpu_tmp0" title='cpu_tmp0' data-use='r' data-ref="cpu_tmp0">cpu_tmp0</a>, <a class="tu ref" href="#cpu_cc_src" title='cpu_cc_src' data-use='r' data-ref="cpu_cc_src">cpu_cc_src</a>, <a class="macro" href="cpu.h.html#112" title="0x0040" data-ref="_M/CC_Z">CC_Z</a>);</td></tr>
<tr><th id="7689">7689</th><td>            <a class="local col6 ref" href="#1256label1" title='label1' data-ref="1256label1">label1</a> = <a class="ref" href="../../tcg/tcg.h.html#gen_new_label" title='gen_new_label' data-ref="gen_new_label">gen_new_label</a>();</td></tr>
<tr><th id="7690">7690</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#952" title="tcg_gen_brcondi_i64" data-ref="_M/tcg_gen_brcondi_tl">tcg_gen_brcondi_tl</a>(<a class="enum" href="../../tcg/tcg.h.html#TCG_COND_EQ" title='TCG_COND_EQ' data-ref="TCG_COND_EQ">TCG_COND_EQ</a>, <a class="tu ref" href="#cpu_tmp0" title='cpu_tmp0' data-use='r' data-ref="cpu_tmp0">cpu_tmp0</a>, <var>0</var>, <a class="local col6 ref" href="#1256label1" title='label1' data-ref="1256label1">label1</a>);</td></tr>
<tr><th id="7691">7691</th><td>            <a class="tu ref" href="#gen_op_mov_reg_v" title='gen_op_mov_reg_v' data-use='c' data-ref="gen_op_mov_reg_v">gen_op_mov_reg_v</a>(<a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a>, <a class="local col7 ref" href="#1257t0" title='t0' data-ref="1257t0">t0</a>);</td></tr>
<tr><th id="7692">7692</th><td>            <a class="ref" href="../../tcg/tcg-op.h.html#gen_set_label" title='gen_set_label' data-ref="gen_set_label">gen_set_label</a>(<a class="local col6 ref" href="#1256label1" title='label1' data-ref="1256label1">label1</a>);</td></tr>
<tr><th id="7693">7693</th><td>            <a class="tu ref" href="#set_cc_op" title='set_cc_op' data-use='c' data-ref="set_cc_op">set_cc_op</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="enum" href="cpu.h.html#CC_OP_EFLAGS" title='CC_OP_EFLAGS' data-ref="CC_OP_EFLAGS">CC_OP_EFLAGS</a>);</td></tr>
<tr><th id="7694">7694</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#826" title="tcg_temp_free_i64" data-ref="_M/tcg_temp_free">tcg_temp_free</a>(<a class="local col7 ref" href="#1257t0" title='t0' data-ref="1257t0">t0</a>);</td></tr>
<tr><th id="7695">7695</th><td>        }</td></tr>
<tr><th id="7696">7696</th><td>        <b>break</b>;</td></tr>
<tr><th id="7697">7697</th><td>    <b>case</b> <var>0x118</var>:</td></tr>
<tr><th id="7698">7698</th><td>        <a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> = <a class="ref" href="../../include/exec/cpu_ldst_template.h.html#112" title='cpu_ldub_code' data-ref="cpu_ldub_code">cpu_ldub_code</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='w' data-ref="DisasContext::pc">pc</a>++);</td></tr>
<tr><th id="7699">7699</th><td>        <a class="local col9 ref" href="#1189mod" title='mod' data-ref="1189mod">mod</a> = (<a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> &gt;&gt; <var>6</var>) &amp; <var>3</var>;</td></tr>
<tr><th id="7700">7700</th><td>        <a class="local col0 ref" href="#1190op" title='op' data-ref="1190op">op</a> = (<a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> &gt;&gt; <var>3</var>) &amp; <var>7</var>;</td></tr>
<tr><th id="7701">7701</th><td>        <b>switch</b>(<a class="local col0 ref" href="#1190op" title='op' data-ref="1190op">op</a>) {</td></tr>
<tr><th id="7702">7702</th><td>        <b>case</b> <var>0</var>: <i>/* prefetchnta */</i></td></tr>
<tr><th id="7703">7703</th><td>        <b>case</b> <var>1</var>: <i>/* prefetchnt0 */</i></td></tr>
<tr><th id="7704">7704</th><td>        <b>case</b> <var>2</var>: <i>/* prefetchnt0 */</i></td></tr>
<tr><th id="7705">7705</th><td>        <b>case</b> <var>3</var>: <i>/* prefetchnt0 */</i></td></tr>
<tr><th id="7706">7706</th><td>            <b>if</b> (<a class="local col9 ref" href="#1189mod" title='mod' data-ref="1189mod">mod</a> == <var>3</var>)</td></tr>
<tr><th id="7707">7707</th><td>                <b>goto</b> <a class="lbl" href="#1198illegal_op" data-ref="1198illegal_op">illegal_op</a>;</td></tr>
<tr><th id="7708">7708</th><td>            <a class="tu ref" href="#gen_nop_modrm" title='gen_nop_modrm' data-use='c' data-ref="gen_nop_modrm">gen_nop_modrm</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a>);</td></tr>
<tr><th id="7709">7709</th><td>            <i>/* nothing more to do */</i></td></tr>
<tr><th id="7710">7710</th><td>            <b>break</b>;</td></tr>
<tr><th id="7711">7711</th><td>        <b>default</b>: <i>/* nop (multi byte) */</i></td></tr>
<tr><th id="7712">7712</th><td>            <a class="tu ref" href="#gen_nop_modrm" title='gen_nop_modrm' data-use='c' data-ref="gen_nop_modrm">gen_nop_modrm</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a>);</td></tr>
<tr><th id="7713">7713</th><td>            <b>break</b>;</td></tr>
<tr><th id="7714">7714</th><td>        }</td></tr>
<tr><th id="7715">7715</th><td>        <b>break</b>;</td></tr>
<tr><th id="7716">7716</th><td>    <b>case</b> <var>0x11a</var>:</td></tr>
<tr><th id="7717">7717</th><td>        <a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> = <a class="ref" href="../../include/exec/cpu_ldst_template.h.html#112" title='cpu_ldub_code' data-ref="cpu_ldub_code">cpu_ldub_code</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='w' data-ref="DisasContext::pc">pc</a>++);</td></tr>
<tr><th id="7718">7718</th><td>        <b>if</b> (<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::flags" title='DisasContext::flags' data-use='r' data-ref="DisasContext::flags">flags</a> &amp; <a class="macro" href="cpu.h.html#188" title="(1 &lt;&lt; 25)" data-ref="_M/HF_MPX_EN_MASK">HF_MPX_EN_MASK</a>) {</td></tr>
<tr><th id="7719">7719</th><td>            <a class="local col9 ref" href="#1189mod" title='mod' data-ref="1189mod">mod</a> = (<a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> &gt;&gt; <var>6</var>) &amp; <var>3</var>;</td></tr>
<tr><th id="7720">7720</th><td>            <a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a> = ((<a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> &gt;&gt; <var>3</var>) &amp; <var>7</var>) | <a class="local col6 ref" href="#1196rex_r" title='rex_r' data-ref="1196rex_r">rex_r</a>;</td></tr>
<tr><th id="7721">7721</th><td>            <b>if</b> (<a class="local col1 ref" href="#1181prefixes" title='prefixes' data-ref="1181prefixes">prefixes</a> &amp; <a class="macro" href="#35" title="0x01" data-ref="_M/PREFIX_REPZ">PREFIX_REPZ</a>) {</td></tr>
<tr><th id="7722">7722</th><td>                <i>/* bndcl */</i></td></tr>
<tr><th id="7723">7723</th><td>                <b>if</b> (<a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a> &gt;= <var>4</var></td></tr>
<tr><th id="7724">7724</th><td>                    || (<a class="local col1 ref" href="#1181prefixes" title='prefixes' data-ref="1181prefixes">prefixes</a> &amp; <a class="macro" href="#37" title="0x04" data-ref="_M/PREFIX_LOCK">PREFIX_LOCK</a>)</td></tr>
<tr><th id="7725">7725</th><td>                    || <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::aflag" title='DisasContext::aflag' data-use='r' data-ref="DisasContext::aflag">aflag</a> == <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_16" title='TCGMemOp::MO_16' data-ref="TCGMemOp::MO_16">MO_16</a>) {</td></tr>
<tr><th id="7726">7726</th><td>                    <b>goto</b> <a class="lbl" href="#1198illegal_op" data-ref="1198illegal_op">illegal_op</a>;</td></tr>
<tr><th id="7727">7727</th><td>                }</td></tr>
<tr><th id="7728">7728</th><td>                <a class="tu ref" href="#gen_bndck" title='gen_bndck' data-use='c' data-ref="gen_bndck">gen_bndck</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a>, <a class="enum" href="../../tcg/tcg.h.html#TCG_COND_LTU" title='TCG_COND_LTU' data-ref="TCG_COND_LTU">TCG_COND_LTU</a>, <a class="tu ref" href="#cpu_bndl" title='cpu_bndl' data-use='r' data-ref="cpu_bndl">cpu_bndl</a>[<a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a>]);</td></tr>
<tr><th id="7729">7729</th><td>            } <b>else</b> <b>if</b> (<a class="local col1 ref" href="#1181prefixes" title='prefixes' data-ref="1181prefixes">prefixes</a> &amp; <a class="macro" href="#36" title="0x02" data-ref="_M/PREFIX_REPNZ">PREFIX_REPNZ</a>) {</td></tr>
<tr><th id="7730">7730</th><td>                <i>/* bndcu */</i></td></tr>
<tr><th id="7731">7731</th><td>                <b>if</b> (<a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a> &gt;= <var>4</var></td></tr>
<tr><th id="7732">7732</th><td>                    || (<a class="local col1 ref" href="#1181prefixes" title='prefixes' data-ref="1181prefixes">prefixes</a> &amp; <a class="macro" href="#37" title="0x04" data-ref="_M/PREFIX_LOCK">PREFIX_LOCK</a>)</td></tr>
<tr><th id="7733">7733</th><td>                    || <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::aflag" title='DisasContext::aflag' data-use='r' data-ref="DisasContext::aflag">aflag</a> == <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_16" title='TCGMemOp::MO_16' data-ref="TCGMemOp::MO_16">MO_16</a>) {</td></tr>
<tr><th id="7734">7734</th><td>                    <b>goto</b> <a class="lbl" href="#1198illegal_op" data-ref="1198illegal_op">illegal_op</a>;</td></tr>
<tr><th id="7735">7735</th><td>                }</td></tr>
<tr><th id="7736">7736</th><td>                <a class="typedef" href="../../tcg/tcg.h.html#TCGv_i64" title='TCGv_i64' data-type='struct TCGv_i64_d *' data-ref="TCGv_i64">TCGv_i64</a> <dfn class="local col8 decl" id="1258notu" title='notu' data-type='TCGv_i64' data-ref="1258notu">notu</dfn> = <a class="ref" href="../../tcg/tcg.h.html#tcg_temp_new_i64" title='tcg_temp_new_i64' data-ref="tcg_temp_new_i64">tcg_temp_new_i64</a>();</td></tr>
<tr><th id="7737">7737</th><td>                <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_not_i64" title='tcg_gen_not_i64' data-ref="tcg_gen_not_i64">tcg_gen_not_i64</a>(<a class="local col8 ref" href="#1258notu" title='notu' data-ref="1258notu">notu</a>, <a class="tu ref" href="#cpu_bndu" title='cpu_bndu' data-use='r' data-ref="cpu_bndu">cpu_bndu</a>[<a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a>]);</td></tr>
<tr><th id="7738">7738</th><td>                <a class="tu ref" href="#gen_bndck" title='gen_bndck' data-use='c' data-ref="gen_bndck">gen_bndck</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a>, <a class="enum" href="../../tcg/tcg.h.html#TCG_COND_GTU" title='TCG_COND_GTU' data-ref="TCG_COND_GTU">TCG_COND_GTU</a>, <a class="local col8 ref" href="#1258notu" title='notu' data-ref="1258notu">notu</a>);</td></tr>
<tr><th id="7739">7739</th><td>                <a class="ref" href="../../tcg/tcg.h.html#tcg_temp_free_i64" title='tcg_temp_free_i64' data-ref="tcg_temp_free_i64">tcg_temp_free_i64</a>(<a class="local col8 ref" href="#1258notu" title='notu' data-ref="1258notu">notu</a>);</td></tr>
<tr><th id="7740">7740</th><td>            } <b>else</b> <b>if</b> (<a class="local col1 ref" href="#1181prefixes" title='prefixes' data-ref="1181prefixes">prefixes</a> &amp; <a class="macro" href="#38" title="0x08" data-ref="_M/PREFIX_DATA">PREFIX_DATA</a>) {</td></tr>
<tr><th id="7741">7741</th><td>                <i>/* bndmov -- from reg/mem */</i></td></tr>
<tr><th id="7742">7742</th><td>                <b>if</b> (<a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a> &gt;= <var>4</var> || <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::aflag" title='DisasContext::aflag' data-use='r' data-ref="DisasContext::aflag">aflag</a> == <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_16" title='TCGMemOp::MO_16' data-ref="TCGMemOp::MO_16">MO_16</a>) {</td></tr>
<tr><th id="7743">7743</th><td>                    <b>goto</b> <a class="lbl" href="#1198illegal_op" data-ref="1198illegal_op">illegal_op</a>;</td></tr>
<tr><th id="7744">7744</th><td>                }</td></tr>
<tr><th id="7745">7745</th><td>                <b>if</b> (<a class="local col9 ref" href="#1189mod" title='mod' data-ref="1189mod">mod</a> == <var>3</var>) {</td></tr>
<tr><th id="7746">7746</th><td>                    <em>int</em> <dfn class="local col9 decl" id="1259reg2" title='reg2' data-type='int' data-ref="1259reg2">reg2</dfn> = (<a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> &amp; <var>7</var>) | <a class="macro" href="#45" title="((s)-&gt;rex_b)" data-ref="_M/REX_B">REX_B</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>);</td></tr>
<tr><th id="7747">7747</th><td>                    <b>if</b> (<a class="local col9 ref" href="#1259reg2" title='reg2' data-ref="1259reg2">reg2</a> &gt;= <var>4</var> || (<a class="local col1 ref" href="#1181prefixes" title='prefixes' data-ref="1181prefixes">prefixes</a> &amp; <a class="macro" href="#37" title="0x04" data-ref="_M/PREFIX_LOCK">PREFIX_LOCK</a>)) {</td></tr>
<tr><th id="7748">7748</th><td>                        <b>goto</b> <a class="lbl" href="#1198illegal_op" data-ref="1198illegal_op">illegal_op</a>;</td></tr>
<tr><th id="7749">7749</th><td>                    }</td></tr>
<tr><th id="7750">7750</th><td>                    <b>if</b> (<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::flags" title='DisasContext::flags' data-use='r' data-ref="DisasContext::flags">flags</a> &amp; <a class="macro" href="cpu.h.html#189" title="(1 &lt;&lt; 26)" data-ref="_M/HF_MPX_IU_MASK">HF_MPX_IU_MASK</a>) {</td></tr>
<tr><th id="7751">7751</th><td>                        <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_mov_i64" title='tcg_gen_mov_i64' data-ref="tcg_gen_mov_i64">tcg_gen_mov_i64</a>(<a class="tu ref" href="#cpu_bndl" title='cpu_bndl' data-use='r' data-ref="cpu_bndl">cpu_bndl</a>[<a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a>], <a class="tu ref" href="#cpu_bndl" title='cpu_bndl' data-use='r' data-ref="cpu_bndl">cpu_bndl</a>[<a class="local col9 ref" href="#1259reg2" title='reg2' data-ref="1259reg2">reg2</a>]);</td></tr>
<tr><th id="7752">7752</th><td>                        <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_mov_i64" title='tcg_gen_mov_i64' data-ref="tcg_gen_mov_i64">tcg_gen_mov_i64</a>(<a class="tu ref" href="#cpu_bndu" title='cpu_bndu' data-use='r' data-ref="cpu_bndu">cpu_bndu</a>[<a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a>], <a class="tu ref" href="#cpu_bndu" title='cpu_bndu' data-use='r' data-ref="cpu_bndu">cpu_bndu</a>[<a class="local col9 ref" href="#1259reg2" title='reg2' data-ref="1259reg2">reg2</a>]);</td></tr>
<tr><th id="7753">7753</th><td>                    }</td></tr>
<tr><th id="7754">7754</th><td>                } <b>else</b> {</td></tr>
<tr><th id="7755">7755</th><td>                    <a class="tu ref" href="#gen_lea_modrm" title='gen_lea_modrm' data-use='c' data-ref="gen_lea_modrm">gen_lea_modrm</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a>);</td></tr>
<tr><th id="7756">7756</th><td>                    <b>if</b> (<a class="macro" href="#43" title="((s)-&gt;code64)" data-ref="_M/CODE64">CODE64</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>)) {</td></tr>
<tr><th id="7757">7757</th><td>                        <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_qemu_ld_i64" title='tcg_gen_qemu_ld_i64' data-ref="tcg_gen_qemu_ld_i64">tcg_gen_qemu_ld_i64</a>(<a class="tu ref" href="#cpu_bndl" title='cpu_bndl' data-use='r' data-ref="cpu_bndl">cpu_bndl</a>[<a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a>], <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>,</td></tr>
<tr><th id="7758">7758</th><td>                                            <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::mem_index" title='DisasContext::mem_index' data-use='r' data-ref="DisasContext::mem_index">mem_index</a>, <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_LEQ" title='TCGMemOp::MO_LEQ' data-ref="TCGMemOp::MO_LEQ">MO_LEQ</a>);</td></tr>
<tr><th id="7759">7759</th><td>                        <a class="macro" href="../../tcg/tcg-op.h.html#933" title="tcg_gen_addi_i64" data-ref="_M/tcg_gen_addi_tl">tcg_gen_addi_tl</a>(<a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>, <var>8</var>);</td></tr>
<tr><th id="7760">7760</th><td>                        <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_qemu_ld_i64" title='tcg_gen_qemu_ld_i64' data-ref="tcg_gen_qemu_ld_i64">tcg_gen_qemu_ld_i64</a>(<a class="tu ref" href="#cpu_bndu" title='cpu_bndu' data-use='r' data-ref="cpu_bndu">cpu_bndu</a>[<a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a>], <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>,</td></tr>
<tr><th id="7761">7761</th><td>                                            <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::mem_index" title='DisasContext::mem_index' data-use='r' data-ref="DisasContext::mem_index">mem_index</a>, <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_LEQ" title='TCGMemOp::MO_LEQ' data-ref="TCGMemOp::MO_LEQ">MO_LEQ</a>);</td></tr>
<tr><th id="7762">7762</th><td>                    } <b>else</b> {</td></tr>
<tr><th id="7763">7763</th><td>                        <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_qemu_ld_i64" title='tcg_gen_qemu_ld_i64' data-ref="tcg_gen_qemu_ld_i64">tcg_gen_qemu_ld_i64</a>(<a class="tu ref" href="#cpu_bndl" title='cpu_bndl' data-use='r' data-ref="cpu_bndl">cpu_bndl</a>[<a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a>], <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>,</td></tr>
<tr><th id="7764">7764</th><td>                                            <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::mem_index" title='DisasContext::mem_index' data-use='r' data-ref="DisasContext::mem_index">mem_index</a>, <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_LEUL" title='TCGMemOp::MO_LEUL' data-ref="TCGMemOp::MO_LEUL">MO_LEUL</a>);</td></tr>
<tr><th id="7765">7765</th><td>                        <a class="macro" href="../../tcg/tcg-op.h.html#933" title="tcg_gen_addi_i64" data-ref="_M/tcg_gen_addi_tl">tcg_gen_addi_tl</a>(<a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>, <var>4</var>);</td></tr>
<tr><th id="7766">7766</th><td>                        <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_qemu_ld_i64" title='tcg_gen_qemu_ld_i64' data-ref="tcg_gen_qemu_ld_i64">tcg_gen_qemu_ld_i64</a>(<a class="tu ref" href="#cpu_bndu" title='cpu_bndu' data-use='r' data-ref="cpu_bndu">cpu_bndu</a>[<a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a>], <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>,</td></tr>
<tr><th id="7767">7767</th><td>                                            <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::mem_index" title='DisasContext::mem_index' data-use='r' data-ref="DisasContext::mem_index">mem_index</a>, <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_LEUL" title='TCGMemOp::MO_LEUL' data-ref="TCGMemOp::MO_LEUL">MO_LEUL</a>);</td></tr>
<tr><th id="7768">7768</th><td>                    }</td></tr>
<tr><th id="7769">7769</th><td>                    <i>/* bnd registers are now in-use */</i></td></tr>
<tr><th id="7770">7770</th><td>                    <a class="tu ref" href="#gen_set_hflag" title='gen_set_hflag' data-use='c' data-ref="gen_set_hflag">gen_set_hflag</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="macro" href="cpu.h.html#189" title="(1 &lt;&lt; 26)" data-ref="_M/HF_MPX_IU_MASK">HF_MPX_IU_MASK</a>);</td></tr>
<tr><th id="7771">7771</th><td>                }</td></tr>
<tr><th id="7772">7772</th><td>            } <b>else</b> <b>if</b> (<a class="local col9 ref" href="#1189mod" title='mod' data-ref="1189mod">mod</a> != <var>3</var>) {</td></tr>
<tr><th id="7773">7773</th><td>                <i>/* bndldx */</i></td></tr>
<tr><th id="7774">7774</th><td>                <a class="typedef" href="#AddressParts" title='AddressParts' data-type='struct AddressParts' data-ref="AddressParts">AddressParts</a> <dfn class="local col0 decl" id="1260a" title='a' data-type='AddressParts' data-ref="1260a">a</dfn> = <a class="tu ref" href="#gen_lea_modrm_0" title='gen_lea_modrm_0' data-use='c' data-ref="gen_lea_modrm_0">gen_lea_modrm_0</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a>);</td></tr>
<tr><th id="7775">7775</th><td>                <b>if</b> (<a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a> &gt;= <var>4</var></td></tr>
<tr><th id="7776">7776</th><td>                    || (<a class="local col1 ref" href="#1181prefixes" title='prefixes' data-ref="1181prefixes">prefixes</a> &amp; <a class="macro" href="#37" title="0x04" data-ref="_M/PREFIX_LOCK">PREFIX_LOCK</a>)</td></tr>
<tr><th id="7777">7777</th><td>                    || <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::aflag" title='DisasContext::aflag' data-use='r' data-ref="DisasContext::aflag">aflag</a> == <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_16" title='TCGMemOp::MO_16' data-ref="TCGMemOp::MO_16">MO_16</a></td></tr>
<tr><th id="7778">7778</th><td>                    || <a class="local col0 ref" href="#1260a" title='a' data-ref="1260a">a</a>.<a class="tu ref" href="#AddressParts::base" title='AddressParts::base' data-use='r' data-ref="AddressParts::base">base</a> &lt; -<var>1</var>) {</td></tr>
<tr><th id="7779">7779</th><td>                    <b>goto</b> <a class="lbl" href="#1198illegal_op" data-ref="1198illegal_op">illegal_op</a>;</td></tr>
<tr><th id="7780">7780</th><td>                }</td></tr>
<tr><th id="7781">7781</th><td>                <b>if</b> (<a class="local col0 ref" href="#1260a" title='a' data-ref="1260a">a</a>.<a class="tu ref" href="#AddressParts::base" title='AddressParts::base' data-use='r' data-ref="AddressParts::base">base</a> &gt;= <var>0</var>) {</td></tr>
<tr><th id="7782">7782</th><td>                    <a class="macro" href="../../tcg/tcg-op.h.html#933" title="tcg_gen_addi_i64" data-ref="_M/tcg_gen_addi_tl">tcg_gen_addi_tl</a>(<a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>, <a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="local col0 ref" href="#1260a" title='a' data-ref="1260a">a</a>.<a class="tu ref" href="#AddressParts::base" title='AddressParts::base' data-use='r' data-ref="AddressParts::base">base</a>], <a class="local col0 ref" href="#1260a" title='a' data-ref="1260a">a</a>.<a class="tu ref" href="#AddressParts::disp" title='AddressParts::disp' data-use='r' data-ref="AddressParts::disp">disp</a>);</td></tr>
<tr><th id="7783">7783</th><td>                } <b>else</b> {</td></tr>
<tr><th id="7784">7784</th><td>                    <a class="macro" href="../../tcg/tcg-op.h.html#919" title="tcg_gen_movi_i64" data-ref="_M/tcg_gen_movi_tl">tcg_gen_movi_tl</a>(<a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>, <var>0</var>);</td></tr>
<tr><th id="7785">7785</th><td>                }</td></tr>
<tr><th id="7786">7786</th><td>                <a class="tu ref" href="#gen_lea_v_seg" title='gen_lea_v_seg' data-use='c' data-ref="gen_lea_v_seg">gen_lea_v_seg</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::aflag" title='DisasContext::aflag' data-use='r' data-ref="DisasContext::aflag">aflag</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>, <a class="local col0 ref" href="#1260a" title='a' data-ref="1260a">a</a>.<a class="tu ref" href="#AddressParts::def_seg" title='AddressParts::def_seg' data-use='r' data-ref="AddressParts::def_seg">def_seg</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::override" title='DisasContext::override' data-use='r' data-ref="DisasContext::override">override</a>);</td></tr>
<tr><th id="7787">7787</th><td>                <b>if</b> (<a class="local col0 ref" href="#1260a" title='a' data-ref="1260a">a</a>.<a class="tu ref" href="#AddressParts::index" title='AddressParts::index' data-use='r' data-ref="AddressParts::index">index</a> &gt;= <var>0</var>) {</td></tr>
<tr><th id="7788">7788</th><td>                    <a class="macro" href="../../tcg/tcg-op.h.html#920" title="tcg_gen_mov_i64" data-ref="_M/tcg_gen_mov_tl">tcg_gen_mov_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="local col0 ref" href="#1260a" title='a' data-ref="1260a">a</a>.<a class="tu ref" href="#AddressParts::index" title='AddressParts::index' data-use='r' data-ref="AddressParts::index">index</a>]);</td></tr>
<tr><th id="7789">7789</th><td>                } <b>else</b> {</td></tr>
<tr><th id="7790">7790</th><td>                    <a class="macro" href="../../tcg/tcg-op.h.html#919" title="tcg_gen_movi_i64" data-ref="_M/tcg_gen_movi_tl">tcg_gen_movi_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <var>0</var>);</td></tr>
<tr><th id="7791">7791</th><td>                }</td></tr>
<tr><th id="7792">7792</th><td>                <b>if</b> (<a class="macro" href="#43" title="((s)-&gt;code64)" data-ref="_M/CODE64">CODE64</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>)) {</td></tr>
<tr><th id="7793">7793</th><td>                    <a class="ref" href="helper.h.html#20" title='gen_helper_bndldx64' data-ref="gen_helper_bndldx64">gen_helper_bndldx64</a>(<a class="tu ref" href="#cpu_bndl" title='cpu_bndl' data-use='r' data-ref="cpu_bndl">cpu_bndl</a>[<a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a>], <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="7794">7794</th><td>                    <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_ld_i64" title='tcg_gen_ld_i64' data-ref="tcg_gen_ld_i64">tcg_gen_ld_i64</a>(<a class="tu ref" href="#cpu_bndu" title='cpu_bndu' data-use='r' data-ref="cpu_bndu">cpu_bndu</a>[<a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a>], <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>,</td></tr>
<tr><th id="7795">7795</th><td>                                   <span class="macro" title="__builtin_offsetof(CPUX86State, mmx_t0._q_MMXReg[0])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>, mmx_t0.<a class="macro" href="cpu.h.html#851" title="_q_MMXReg[0]" data-ref="_M/MMX_Q">MMX_Q</a>(<var>0</var>)));</td></tr>
<tr><th id="7796">7796</th><td>                } <b>else</b> {</td></tr>
<tr><th id="7797">7797</th><td>                    <a class="ref" href="helper.h.html#19" title='gen_helper_bndldx32' data-ref="gen_helper_bndldx32">gen_helper_bndldx32</a>(<a class="tu ref" href="#cpu_bndu" title='cpu_bndu' data-use='r' data-ref="cpu_bndu">cpu_bndu</a>[<a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a>], <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="7798">7798</th><td>                    <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_ext32u_i64" title='tcg_gen_ext32u_i64' data-ref="tcg_gen_ext32u_i64">tcg_gen_ext32u_i64</a>(<a class="tu ref" href="#cpu_bndl" title='cpu_bndl' data-use='r' data-ref="cpu_bndl">cpu_bndl</a>[<a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a>], <a class="tu ref" href="#cpu_bndu" title='cpu_bndu' data-use='r' data-ref="cpu_bndu">cpu_bndu</a>[<a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a>]);</td></tr>
<tr><th id="7799">7799</th><td>                    <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_shri_i64" title='tcg_gen_shri_i64' data-ref="tcg_gen_shri_i64">tcg_gen_shri_i64</a>(<a class="tu ref" href="#cpu_bndu" title='cpu_bndu' data-use='r' data-ref="cpu_bndu">cpu_bndu</a>[<a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a>], <a class="tu ref" href="#cpu_bndu" title='cpu_bndu' data-use='r' data-ref="cpu_bndu">cpu_bndu</a>[<a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a>], <var>32</var>);</td></tr>
<tr><th id="7800">7800</th><td>                }</td></tr>
<tr><th id="7801">7801</th><td>                <a class="tu ref" href="#gen_set_hflag" title='gen_set_hflag' data-use='c' data-ref="gen_set_hflag">gen_set_hflag</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="macro" href="cpu.h.html#189" title="(1 &lt;&lt; 26)" data-ref="_M/HF_MPX_IU_MASK">HF_MPX_IU_MASK</a>);</td></tr>
<tr><th id="7802">7802</th><td>            }</td></tr>
<tr><th id="7803">7803</th><td>        }</td></tr>
<tr><th id="7804">7804</th><td>        <a class="tu ref" href="#gen_nop_modrm" title='gen_nop_modrm' data-use='c' data-ref="gen_nop_modrm">gen_nop_modrm</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a>);</td></tr>
<tr><th id="7805">7805</th><td>        <b>break</b>;</td></tr>
<tr><th id="7806">7806</th><td>    <b>case</b> <var>0x11b</var>:</td></tr>
<tr><th id="7807">7807</th><td>        <a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> = <a class="ref" href="../../include/exec/cpu_ldst_template.h.html#112" title='cpu_ldub_code' data-ref="cpu_ldub_code">cpu_ldub_code</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='w' data-ref="DisasContext::pc">pc</a>++);</td></tr>
<tr><th id="7808">7808</th><td>        <b>if</b> (<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::flags" title='DisasContext::flags' data-use='r' data-ref="DisasContext::flags">flags</a> &amp; <a class="macro" href="cpu.h.html#188" title="(1 &lt;&lt; 25)" data-ref="_M/HF_MPX_EN_MASK">HF_MPX_EN_MASK</a>) {</td></tr>
<tr><th id="7809">7809</th><td>            <a class="local col9 ref" href="#1189mod" title='mod' data-ref="1189mod">mod</a> = (<a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> &gt;&gt; <var>6</var>) &amp; <var>3</var>;</td></tr>
<tr><th id="7810">7810</th><td>            <a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a> = ((<a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> &gt;&gt; <var>3</var>) &amp; <var>7</var>) | <a class="local col6 ref" href="#1196rex_r" title='rex_r' data-ref="1196rex_r">rex_r</a>;</td></tr>
<tr><th id="7811">7811</th><td>            <b>if</b> (<a class="local col9 ref" href="#1189mod" title='mod' data-ref="1189mod">mod</a> != <var>3</var> &amp;&amp; (<a class="local col1 ref" href="#1181prefixes" title='prefixes' data-ref="1181prefixes">prefixes</a> &amp; <a class="macro" href="#35" title="0x01" data-ref="_M/PREFIX_REPZ">PREFIX_REPZ</a>)) {</td></tr>
<tr><th id="7812">7812</th><td>                <i>/* bndmk */</i></td></tr>
<tr><th id="7813">7813</th><td>                <b>if</b> (<a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a> &gt;= <var>4</var></td></tr>
<tr><th id="7814">7814</th><td>                    || (<a class="local col1 ref" href="#1181prefixes" title='prefixes' data-ref="1181prefixes">prefixes</a> &amp; <a class="macro" href="#37" title="0x04" data-ref="_M/PREFIX_LOCK">PREFIX_LOCK</a>)</td></tr>
<tr><th id="7815">7815</th><td>                    || <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::aflag" title='DisasContext::aflag' data-use='r' data-ref="DisasContext::aflag">aflag</a> == <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_16" title='TCGMemOp::MO_16' data-ref="TCGMemOp::MO_16">MO_16</a>) {</td></tr>
<tr><th id="7816">7816</th><td>                    <b>goto</b> <a class="lbl" href="#1198illegal_op" data-ref="1198illegal_op">illegal_op</a>;</td></tr>
<tr><th id="7817">7817</th><td>                }</td></tr>
<tr><th id="7818">7818</th><td>                <a class="typedef" href="#AddressParts" title='AddressParts' data-type='struct AddressParts' data-ref="AddressParts">AddressParts</a> <dfn class="local col1 decl" id="1261a" title='a' data-type='AddressParts' data-ref="1261a">a</dfn> = <a class="tu ref" href="#gen_lea_modrm_0" title='gen_lea_modrm_0' data-use='c' data-ref="gen_lea_modrm_0">gen_lea_modrm_0</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a>);</td></tr>
<tr><th id="7819">7819</th><td>                <b>if</b> (<a class="local col1 ref" href="#1261a" title='a' data-ref="1261a">a</a>.<a class="tu ref" href="#AddressParts::base" title='AddressParts::base' data-use='r' data-ref="AddressParts::base">base</a> &gt;= <var>0</var>) {</td></tr>
<tr><th id="7820">7820</th><td>                    <a class="macro" href="../../tcg/tcg-op.h.html#966" title="tcg_gen_mov_i64" data-ref="_M/tcg_gen_extu_tl_i64">tcg_gen_extu_tl_i64</a>(<a class="tu ref" href="#cpu_bndl" title='cpu_bndl' data-use='r' data-ref="cpu_bndl">cpu_bndl</a>[<a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a>], <a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="local col1 ref" href="#1261a" title='a' data-ref="1261a">a</a>.<a class="tu ref" href="#AddressParts::base" title='AddressParts::base' data-use='r' data-ref="AddressParts::base">base</a>]);</td></tr>
<tr><th id="7821">7821</th><td>                    <b>if</b> (!<a class="macro" href="#43" title="((s)-&gt;code64)" data-ref="_M/CODE64">CODE64</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>)) {</td></tr>
<tr><th id="7822">7822</th><td>                        <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_ext32u_i64" title='tcg_gen_ext32u_i64' data-ref="tcg_gen_ext32u_i64">tcg_gen_ext32u_i64</a>(<a class="tu ref" href="#cpu_bndl" title='cpu_bndl' data-use='r' data-ref="cpu_bndl">cpu_bndl</a>[<a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a>], <a class="tu ref" href="#cpu_bndl" title='cpu_bndl' data-use='r' data-ref="cpu_bndl">cpu_bndl</a>[<a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a>]);</td></tr>
<tr><th id="7823">7823</th><td>                    }</td></tr>
<tr><th id="7824">7824</th><td>                } <b>else</b> <b>if</b> (<a class="local col1 ref" href="#1261a" title='a' data-ref="1261a">a</a>.<a class="tu ref" href="#AddressParts::base" title='AddressParts::base' data-use='r' data-ref="AddressParts::base">base</a> == -<var>1</var>) {</td></tr>
<tr><th id="7825">7825</th><td>                    <i>/* no base register has lower bound of 0 */</i></td></tr>
<tr><th id="7826">7826</th><td>                    <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_movi_i64" title='tcg_gen_movi_i64' data-ref="tcg_gen_movi_i64">tcg_gen_movi_i64</a>(<a class="tu ref" href="#cpu_bndl" title='cpu_bndl' data-use='r' data-ref="cpu_bndl">cpu_bndl</a>[<a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a>], <var>0</var>);</td></tr>
<tr><th id="7827">7827</th><td>                } <b>else</b> {</td></tr>
<tr><th id="7828">7828</th><td>                    <i>/* rip-relative generates #ud */</i></td></tr>
<tr><th id="7829">7829</th><td>                    <b>goto</b> <a class="lbl" href="#1198illegal_op" data-ref="1198illegal_op">illegal_op</a>;</td></tr>
<tr><th id="7830">7830</th><td>                }</td></tr>
<tr><th id="7831">7831</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#944" title="tcg_gen_not_i64" data-ref="_M/tcg_gen_not_tl">tcg_gen_not_tl</a>(<a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>, <a class="tu ref" href="#gen_lea_modrm_1" title='gen_lea_modrm_1' data-use='c' data-ref="gen_lea_modrm_1">gen_lea_modrm_1</a>(<a class="local col1 ref" href="#1261a" title='a' data-ref="1261a">a</a>));</td></tr>
<tr><th id="7832">7832</th><td>                <b>if</b> (!<a class="macro" href="#43" title="((s)-&gt;code64)" data-ref="_M/CODE64">CODE64</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>)) {</td></tr>
<tr><th id="7833">7833</th><td>                    <a class="macro" href="../../tcg/tcg-op.h.html#972" title="tcg_gen_ext32u_i64" data-ref="_M/tcg_gen_ext32u_tl">tcg_gen_ext32u_tl</a>(<a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>);</td></tr>
<tr><th id="7834">7834</th><td>                }</td></tr>
<tr><th id="7835">7835</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#966" title="tcg_gen_mov_i64" data-ref="_M/tcg_gen_extu_tl_i64">tcg_gen_extu_tl_i64</a>(<a class="tu ref" href="#cpu_bndu" title='cpu_bndu' data-use='r' data-ref="cpu_bndu">cpu_bndu</a>[<a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a>], <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>);</td></tr>
<tr><th id="7836">7836</th><td>                <i>/* bnd registers are now in-use */</i></td></tr>
<tr><th id="7837">7837</th><td>                <a class="tu ref" href="#gen_set_hflag" title='gen_set_hflag' data-use='c' data-ref="gen_set_hflag">gen_set_hflag</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="macro" href="cpu.h.html#189" title="(1 &lt;&lt; 26)" data-ref="_M/HF_MPX_IU_MASK">HF_MPX_IU_MASK</a>);</td></tr>
<tr><th id="7838">7838</th><td>                <b>break</b>;</td></tr>
<tr><th id="7839">7839</th><td>            } <b>else</b> <b>if</b> (<a class="local col1 ref" href="#1181prefixes" title='prefixes' data-ref="1181prefixes">prefixes</a> &amp; <a class="macro" href="#36" title="0x02" data-ref="_M/PREFIX_REPNZ">PREFIX_REPNZ</a>) {</td></tr>
<tr><th id="7840">7840</th><td>                <i>/* bndcn */</i></td></tr>
<tr><th id="7841">7841</th><td>                <b>if</b> (<a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a> &gt;= <var>4</var></td></tr>
<tr><th id="7842">7842</th><td>                    || (<a class="local col1 ref" href="#1181prefixes" title='prefixes' data-ref="1181prefixes">prefixes</a> &amp; <a class="macro" href="#37" title="0x04" data-ref="_M/PREFIX_LOCK">PREFIX_LOCK</a>)</td></tr>
<tr><th id="7843">7843</th><td>                    || <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::aflag" title='DisasContext::aflag' data-use='r' data-ref="DisasContext::aflag">aflag</a> == <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_16" title='TCGMemOp::MO_16' data-ref="TCGMemOp::MO_16">MO_16</a>) {</td></tr>
<tr><th id="7844">7844</th><td>                    <b>goto</b> <a class="lbl" href="#1198illegal_op" data-ref="1198illegal_op">illegal_op</a>;</td></tr>
<tr><th id="7845">7845</th><td>                }</td></tr>
<tr><th id="7846">7846</th><td>                <a class="tu ref" href="#gen_bndck" title='gen_bndck' data-use='c' data-ref="gen_bndck">gen_bndck</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a>, <a class="enum" href="../../tcg/tcg.h.html#TCG_COND_GTU" title='TCG_COND_GTU' data-ref="TCG_COND_GTU">TCG_COND_GTU</a>, <a class="tu ref" href="#cpu_bndu" title='cpu_bndu' data-use='r' data-ref="cpu_bndu">cpu_bndu</a>[<a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a>]);</td></tr>
<tr><th id="7847">7847</th><td>            } <b>else</b> <b>if</b> (<a class="local col1 ref" href="#1181prefixes" title='prefixes' data-ref="1181prefixes">prefixes</a> &amp; <a class="macro" href="#38" title="0x08" data-ref="_M/PREFIX_DATA">PREFIX_DATA</a>) {</td></tr>
<tr><th id="7848">7848</th><td>                <i>/* bndmov -- to reg/mem */</i></td></tr>
<tr><th id="7849">7849</th><td>                <b>if</b> (<a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a> &gt;= <var>4</var> || <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::aflag" title='DisasContext::aflag' data-use='r' data-ref="DisasContext::aflag">aflag</a> == <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_16" title='TCGMemOp::MO_16' data-ref="TCGMemOp::MO_16">MO_16</a>) {</td></tr>
<tr><th id="7850">7850</th><td>                    <b>goto</b> <a class="lbl" href="#1198illegal_op" data-ref="1198illegal_op">illegal_op</a>;</td></tr>
<tr><th id="7851">7851</th><td>                }</td></tr>
<tr><th id="7852">7852</th><td>                <b>if</b> (<a class="local col9 ref" href="#1189mod" title='mod' data-ref="1189mod">mod</a> == <var>3</var>) {</td></tr>
<tr><th id="7853">7853</th><td>                    <em>int</em> <dfn class="local col2 decl" id="1262reg2" title='reg2' data-type='int' data-ref="1262reg2">reg2</dfn> = (<a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> &amp; <var>7</var>) | <a class="macro" href="#45" title="((s)-&gt;rex_b)" data-ref="_M/REX_B">REX_B</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>);</td></tr>
<tr><th id="7854">7854</th><td>                    <b>if</b> (<a class="local col2 ref" href="#1262reg2" title='reg2' data-ref="1262reg2">reg2</a> &gt;= <var>4</var> || (<a class="local col1 ref" href="#1181prefixes" title='prefixes' data-ref="1181prefixes">prefixes</a> &amp; <a class="macro" href="#37" title="0x04" data-ref="_M/PREFIX_LOCK">PREFIX_LOCK</a>)) {</td></tr>
<tr><th id="7855">7855</th><td>                        <b>goto</b> <a class="lbl" href="#1198illegal_op" data-ref="1198illegal_op">illegal_op</a>;</td></tr>
<tr><th id="7856">7856</th><td>                    }</td></tr>
<tr><th id="7857">7857</th><td>                    <b>if</b> (<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::flags" title='DisasContext::flags' data-use='r' data-ref="DisasContext::flags">flags</a> &amp; <a class="macro" href="cpu.h.html#189" title="(1 &lt;&lt; 26)" data-ref="_M/HF_MPX_IU_MASK">HF_MPX_IU_MASK</a>) {</td></tr>
<tr><th id="7858">7858</th><td>                        <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_mov_i64" title='tcg_gen_mov_i64' data-ref="tcg_gen_mov_i64">tcg_gen_mov_i64</a>(<a class="tu ref" href="#cpu_bndl" title='cpu_bndl' data-use='r' data-ref="cpu_bndl">cpu_bndl</a>[<a class="local col2 ref" href="#1262reg2" title='reg2' data-ref="1262reg2">reg2</a>], <a class="tu ref" href="#cpu_bndl" title='cpu_bndl' data-use='r' data-ref="cpu_bndl">cpu_bndl</a>[<a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a>]);</td></tr>
<tr><th id="7859">7859</th><td>                        <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_mov_i64" title='tcg_gen_mov_i64' data-ref="tcg_gen_mov_i64">tcg_gen_mov_i64</a>(<a class="tu ref" href="#cpu_bndu" title='cpu_bndu' data-use='r' data-ref="cpu_bndu">cpu_bndu</a>[<a class="local col2 ref" href="#1262reg2" title='reg2' data-ref="1262reg2">reg2</a>], <a class="tu ref" href="#cpu_bndu" title='cpu_bndu' data-use='r' data-ref="cpu_bndu">cpu_bndu</a>[<a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a>]);</td></tr>
<tr><th id="7860">7860</th><td>                    }</td></tr>
<tr><th id="7861">7861</th><td>                } <b>else</b> {</td></tr>
<tr><th id="7862">7862</th><td>                    <a class="tu ref" href="#gen_lea_modrm" title='gen_lea_modrm' data-use='c' data-ref="gen_lea_modrm">gen_lea_modrm</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a>);</td></tr>
<tr><th id="7863">7863</th><td>                    <b>if</b> (<a class="macro" href="#43" title="((s)-&gt;code64)" data-ref="_M/CODE64">CODE64</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>)) {</td></tr>
<tr><th id="7864">7864</th><td>                        <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_qemu_st_i64" title='tcg_gen_qemu_st_i64' data-ref="tcg_gen_qemu_st_i64">tcg_gen_qemu_st_i64</a>(<a class="tu ref" href="#cpu_bndl" title='cpu_bndl' data-use='r' data-ref="cpu_bndl">cpu_bndl</a>[<a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a>], <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>,</td></tr>
<tr><th id="7865">7865</th><td>                                            <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::mem_index" title='DisasContext::mem_index' data-use='r' data-ref="DisasContext::mem_index">mem_index</a>, <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_LEQ" title='TCGMemOp::MO_LEQ' data-ref="TCGMemOp::MO_LEQ">MO_LEQ</a>);</td></tr>
<tr><th id="7866">7866</th><td>                        <a class="macro" href="../../tcg/tcg-op.h.html#933" title="tcg_gen_addi_i64" data-ref="_M/tcg_gen_addi_tl">tcg_gen_addi_tl</a>(<a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>, <var>8</var>);</td></tr>
<tr><th id="7867">7867</th><td>                        <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_qemu_st_i64" title='tcg_gen_qemu_st_i64' data-ref="tcg_gen_qemu_st_i64">tcg_gen_qemu_st_i64</a>(<a class="tu ref" href="#cpu_bndu" title='cpu_bndu' data-use='r' data-ref="cpu_bndu">cpu_bndu</a>[<a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a>], <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>,</td></tr>
<tr><th id="7868">7868</th><td>                                            <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::mem_index" title='DisasContext::mem_index' data-use='r' data-ref="DisasContext::mem_index">mem_index</a>, <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_LEQ" title='TCGMemOp::MO_LEQ' data-ref="TCGMemOp::MO_LEQ">MO_LEQ</a>);</td></tr>
<tr><th id="7869">7869</th><td>                    } <b>else</b> {</td></tr>
<tr><th id="7870">7870</th><td>                        <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_qemu_st_i64" title='tcg_gen_qemu_st_i64' data-ref="tcg_gen_qemu_st_i64">tcg_gen_qemu_st_i64</a>(<a class="tu ref" href="#cpu_bndl" title='cpu_bndl' data-use='r' data-ref="cpu_bndl">cpu_bndl</a>[<a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a>], <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>,</td></tr>
<tr><th id="7871">7871</th><td>                                            <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::mem_index" title='DisasContext::mem_index' data-use='r' data-ref="DisasContext::mem_index">mem_index</a>, <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_LEUL" title='TCGMemOp::MO_LEUL' data-ref="TCGMemOp::MO_LEUL">MO_LEUL</a>);</td></tr>
<tr><th id="7872">7872</th><td>                        <a class="macro" href="../../tcg/tcg-op.h.html#933" title="tcg_gen_addi_i64" data-ref="_M/tcg_gen_addi_tl">tcg_gen_addi_tl</a>(<a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>, <var>4</var>);</td></tr>
<tr><th id="7873">7873</th><td>                        <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_qemu_st_i64" title='tcg_gen_qemu_st_i64' data-ref="tcg_gen_qemu_st_i64">tcg_gen_qemu_st_i64</a>(<a class="tu ref" href="#cpu_bndu" title='cpu_bndu' data-use='r' data-ref="cpu_bndu">cpu_bndu</a>[<a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a>], <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>,</td></tr>
<tr><th id="7874">7874</th><td>                                            <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::mem_index" title='DisasContext::mem_index' data-use='r' data-ref="DisasContext::mem_index">mem_index</a>, <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_LEUL" title='TCGMemOp::MO_LEUL' data-ref="TCGMemOp::MO_LEUL">MO_LEUL</a>);</td></tr>
<tr><th id="7875">7875</th><td>                    }</td></tr>
<tr><th id="7876">7876</th><td>                }</td></tr>
<tr><th id="7877">7877</th><td>            } <b>else</b> <b>if</b> (<a class="local col9 ref" href="#1189mod" title='mod' data-ref="1189mod">mod</a> != <var>3</var>) {</td></tr>
<tr><th id="7878">7878</th><td>                <i>/* bndstx */</i></td></tr>
<tr><th id="7879">7879</th><td>                <a class="typedef" href="#AddressParts" title='AddressParts' data-type='struct AddressParts' data-ref="AddressParts">AddressParts</a> <dfn class="local col3 decl" id="1263a" title='a' data-type='AddressParts' data-ref="1263a">a</dfn> = <a class="tu ref" href="#gen_lea_modrm_0" title='gen_lea_modrm_0' data-use='c' data-ref="gen_lea_modrm_0">gen_lea_modrm_0</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a>);</td></tr>
<tr><th id="7880">7880</th><td>                <b>if</b> (<a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a> &gt;= <var>4</var></td></tr>
<tr><th id="7881">7881</th><td>                    || (<a class="local col1 ref" href="#1181prefixes" title='prefixes' data-ref="1181prefixes">prefixes</a> &amp; <a class="macro" href="#37" title="0x04" data-ref="_M/PREFIX_LOCK">PREFIX_LOCK</a>)</td></tr>
<tr><th id="7882">7882</th><td>                    || <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::aflag" title='DisasContext::aflag' data-use='r' data-ref="DisasContext::aflag">aflag</a> == <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_16" title='TCGMemOp::MO_16' data-ref="TCGMemOp::MO_16">MO_16</a></td></tr>
<tr><th id="7883">7883</th><td>                    || <a class="local col3 ref" href="#1263a" title='a' data-ref="1263a">a</a>.<a class="tu ref" href="#AddressParts::base" title='AddressParts::base' data-use='r' data-ref="AddressParts::base">base</a> &lt; -<var>1</var>) {</td></tr>
<tr><th id="7884">7884</th><td>                    <b>goto</b> <a class="lbl" href="#1198illegal_op" data-ref="1198illegal_op">illegal_op</a>;</td></tr>
<tr><th id="7885">7885</th><td>                }</td></tr>
<tr><th id="7886">7886</th><td>                <b>if</b> (<a class="local col3 ref" href="#1263a" title='a' data-ref="1263a">a</a>.<a class="tu ref" href="#AddressParts::base" title='AddressParts::base' data-use='r' data-ref="AddressParts::base">base</a> &gt;= <var>0</var>) {</td></tr>
<tr><th id="7887">7887</th><td>                    <a class="macro" href="../../tcg/tcg-op.h.html#933" title="tcg_gen_addi_i64" data-ref="_M/tcg_gen_addi_tl">tcg_gen_addi_tl</a>(<a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>, <a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="local col3 ref" href="#1263a" title='a' data-ref="1263a">a</a>.<a class="tu ref" href="#AddressParts::base" title='AddressParts::base' data-use='r' data-ref="AddressParts::base">base</a>], <a class="local col3 ref" href="#1263a" title='a' data-ref="1263a">a</a>.<a class="tu ref" href="#AddressParts::disp" title='AddressParts::disp' data-use='r' data-ref="AddressParts::disp">disp</a>);</td></tr>
<tr><th id="7888">7888</th><td>                } <b>else</b> {</td></tr>
<tr><th id="7889">7889</th><td>                    <a class="macro" href="../../tcg/tcg-op.h.html#919" title="tcg_gen_movi_i64" data-ref="_M/tcg_gen_movi_tl">tcg_gen_movi_tl</a>(<a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>, <var>0</var>);</td></tr>
<tr><th id="7890">7890</th><td>                }</td></tr>
<tr><th id="7891">7891</th><td>                <a class="tu ref" href="#gen_lea_v_seg" title='gen_lea_v_seg' data-use='c' data-ref="gen_lea_v_seg">gen_lea_v_seg</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::aflag" title='DisasContext::aflag' data-use='r' data-ref="DisasContext::aflag">aflag</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>, <a class="local col3 ref" href="#1263a" title='a' data-ref="1263a">a</a>.<a class="tu ref" href="#AddressParts::def_seg" title='AddressParts::def_seg' data-use='r' data-ref="AddressParts::def_seg">def_seg</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::override" title='DisasContext::override' data-use='r' data-ref="DisasContext::override">override</a>);</td></tr>
<tr><th id="7892">7892</th><td>                <b>if</b> (<a class="local col3 ref" href="#1263a" title='a' data-ref="1263a">a</a>.<a class="tu ref" href="#AddressParts::index" title='AddressParts::index' data-use='r' data-ref="AddressParts::index">index</a> &gt;= <var>0</var>) {</td></tr>
<tr><th id="7893">7893</th><td>                    <a class="macro" href="../../tcg/tcg-op.h.html#920" title="tcg_gen_mov_i64" data-ref="_M/tcg_gen_mov_tl">tcg_gen_mov_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="local col3 ref" href="#1263a" title='a' data-ref="1263a">a</a>.<a class="tu ref" href="#AddressParts::index" title='AddressParts::index' data-use='r' data-ref="AddressParts::index">index</a>]);</td></tr>
<tr><th id="7894">7894</th><td>                } <b>else</b> {</td></tr>
<tr><th id="7895">7895</th><td>                    <a class="macro" href="../../tcg/tcg-op.h.html#919" title="tcg_gen_movi_i64" data-ref="_M/tcg_gen_movi_tl">tcg_gen_movi_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <var>0</var>);</td></tr>
<tr><th id="7896">7896</th><td>                }</td></tr>
<tr><th id="7897">7897</th><td>                <b>if</b> (<a class="macro" href="#43" title="((s)-&gt;code64)" data-ref="_M/CODE64">CODE64</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>)) {</td></tr>
<tr><th id="7898">7898</th><td>                    <a class="ref" href="helper.h.html#22" title='gen_helper_bndstx64' data-ref="gen_helper_bndstx64">gen_helper_bndstx64</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>,</td></tr>
<tr><th id="7899">7899</th><td>                                        <a class="tu ref" href="#cpu_bndl" title='cpu_bndl' data-use='r' data-ref="cpu_bndl">cpu_bndl</a>[<a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a>], <a class="tu ref" href="#cpu_bndu" title='cpu_bndu' data-use='r' data-ref="cpu_bndu">cpu_bndu</a>[<a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a>]);</td></tr>
<tr><th id="7900">7900</th><td>                } <b>else</b> {</td></tr>
<tr><th id="7901">7901</th><td>                    <a class="ref" href="helper.h.html#21" title='gen_helper_bndstx32' data-ref="gen_helper_bndstx32">gen_helper_bndstx32</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>,</td></tr>
<tr><th id="7902">7902</th><td>                                        <a class="tu ref" href="#cpu_bndl" title='cpu_bndl' data-use='r' data-ref="cpu_bndl">cpu_bndl</a>[<a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a>], <a class="tu ref" href="#cpu_bndu" title='cpu_bndu' data-use='r' data-ref="cpu_bndu">cpu_bndu</a>[<a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a>]);</td></tr>
<tr><th id="7903">7903</th><td>                }</td></tr>
<tr><th id="7904">7904</th><td>            }</td></tr>
<tr><th id="7905">7905</th><td>        }</td></tr>
<tr><th id="7906">7906</th><td>        <a class="tu ref" href="#gen_nop_modrm" title='gen_nop_modrm' data-use='c' data-ref="gen_nop_modrm">gen_nop_modrm</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a>);</td></tr>
<tr><th id="7907">7907</th><td>        <b>break</b>;</td></tr>
<tr><th id="7908">7908</th><td>    <b>case</b> <var>0x119</var>: <b>case</b> <var>0x11c</var> ... <var>0x11f</var>: <i>/* nop (multi byte) */</i></td></tr>
<tr><th id="7909">7909</th><td>        <a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> = <a class="ref" href="../../include/exec/cpu_ldst_template.h.html#112" title='cpu_ldub_code' data-ref="cpu_ldub_code">cpu_ldub_code</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='w' data-ref="DisasContext::pc">pc</a>++);</td></tr>
<tr><th id="7910">7910</th><td>        <a class="tu ref" href="#gen_nop_modrm" title='gen_nop_modrm' data-use='c' data-ref="gen_nop_modrm">gen_nop_modrm</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a>);</td></tr>
<tr><th id="7911">7911</th><td>        <b>break</b>;</td></tr>
<tr><th id="7912">7912</th><td>    <b>case</b> <var>0x120</var>: <i>/* mov reg, crN */</i></td></tr>
<tr><th id="7913">7913</th><td>    <b>case</b> <var>0x122</var>: <i>/* mov crN, reg */</i></td></tr>
<tr><th id="7914">7914</th><td>        <b>if</b> (<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cpl" title='DisasContext::cpl' data-use='r' data-ref="DisasContext::cpl">cpl</a> != <var>0</var>) {</td></tr>
<tr><th id="7915">7915</th><td>            <a class="tu ref" href="#gen_exception" title='gen_exception' data-use='c' data-ref="gen_exception">gen_exception</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="macro" href="cpu.h.html#694" title="13" data-ref="_M/EXCP0D_GPF">EXCP0D_GPF</a>, <a class="local col9 ref" href="#1179pc_start" title='pc_start' data-ref="1179pc_start">pc_start</a> - <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>);</td></tr>
<tr><th id="7916">7916</th><td>        } <b>else</b> {</td></tr>
<tr><th id="7917">7917</th><td>            <a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> = <a class="ref" href="../../include/exec/cpu_ldst_template.h.html#112" title='cpu_ldub_code' data-ref="cpu_ldub_code">cpu_ldub_code</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='w' data-ref="DisasContext::pc">pc</a>++);</td></tr>
<tr><th id="7918">7918</th><td>            <i>/* Ignore the mod bits (assume (modrm&amp;0xc0)==0xc0).</i></td></tr>
<tr><th id="7919">7919</th><td><i>             * AMD documentation (24594.pdf) and testing of</i></td></tr>
<tr><th id="7920">7920</th><td><i>             * intel 386 and 486 processors all show that the mod bits</i></td></tr>
<tr><th id="7921">7921</th><td><i>             * are assumed to be 1's, regardless of actual values.</i></td></tr>
<tr><th id="7922">7922</th><td><i>             */</i></td></tr>
<tr><th id="7923">7923</th><td>            <a class="local col8 ref" href="#1188rm" title='rm' data-ref="1188rm">rm</a> = (<a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> &amp; <var>7</var>) | <a class="macro" href="#45" title="((s)-&gt;rex_b)" data-ref="_M/REX_B">REX_B</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>);</td></tr>
<tr><th id="7924">7924</th><td>            <a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a> = ((<a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> &gt;&gt; <var>3</var>) &amp; <var>7</var>) | <a class="local col6 ref" href="#1196rex_r" title='rex_r' data-ref="1196rex_r">rex_r</a>;</td></tr>
<tr><th id="7925">7925</th><td>            <b>if</b> (<a class="macro" href="#43" title="((s)-&gt;code64)" data-ref="_M/CODE64">CODE64</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>))</td></tr>
<tr><th id="7926">7926</th><td>                <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a> = <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_64" title='TCGMemOp::MO_64' data-ref="TCGMemOp::MO_64">MO_64</a>;</td></tr>
<tr><th id="7927">7927</th><td>            <b>else</b></td></tr>
<tr><th id="7928">7928</th><td>                <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a> = <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_32" title='TCGMemOp::MO_32' data-ref="TCGMemOp::MO_32">MO_32</a>;</td></tr>
<tr><th id="7929">7929</th><td>            <b>if</b> ((<a class="local col1 ref" href="#1181prefixes" title='prefixes' data-ref="1181prefixes">prefixes</a> &amp; <a class="macro" href="#37" title="0x04" data-ref="_M/PREFIX_LOCK">PREFIX_LOCK</a>) &amp;&amp; (<a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a> == <var>0</var>) &amp;&amp;</td></tr>
<tr><th id="7930">7930</th><td>                (<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cpuid_ext3_features" title='DisasContext::cpuid_ext3_features' data-use='r' data-ref="DisasContext::cpuid_ext3_features">cpuid_ext3_features</a> &amp; <a class="macro" href="cpu.h.html#578" title="(1U &lt;&lt; 4)" data-ref="_M/CPUID_EXT3_CR8LEG">CPUID_EXT3_CR8LEG</a>)) {</td></tr>
<tr><th id="7931">7931</th><td>                <a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a> = <var>8</var>;</td></tr>
<tr><th id="7932">7932</th><td>            }</td></tr>
<tr><th id="7933">7933</th><td>            <b>switch</b>(<a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a>) {</td></tr>
<tr><th id="7934">7934</th><td>            <b>case</b> <var>0</var>:</td></tr>
<tr><th id="7935">7935</th><td>            <b>case</b> <var>2</var>:</td></tr>
<tr><th id="7936">7936</th><td>            <b>case</b> <var>3</var>:</td></tr>
<tr><th id="7937">7937</th><td>            <b>case</b> <var>4</var>:</td></tr>
<tr><th id="7938">7938</th><td>            <b>case</b> <var>8</var>:</td></tr>
<tr><th id="7939">7939</th><td>                <a class="tu ref" href="#gen_update_cc_op" title='gen_update_cc_op' data-use='c' data-ref="gen_update_cc_op">gen_update_cc_op</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>);</td></tr>
<tr><th id="7940">7940</th><td>                <a class="tu ref" href="#gen_jmp_im" title='gen_jmp_im' data-use='c' data-ref="gen_jmp_im">gen_jmp_im</a>(<a class="local col9 ref" href="#1179pc_start" title='pc_start' data-ref="1179pc_start">pc_start</a> - <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>);</td></tr>
<tr><th id="7941">7941</th><td>                <b>if</b> (<a class="local col0 ref" href="#1180b" title='b' data-ref="1180b">b</a> &amp; <var>2</var>) {</td></tr>
<tr><th id="7942">7942</th><td>                    <b>if</b> (<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::tb" title='DisasContext::tb' data-use='r' data-ref="DisasContext::tb">tb</a>-&gt;<a class="ref" href="../../include/exec/exec-all.h.html#TranslationBlock::cflags" title='TranslationBlock::cflags' data-ref="TranslationBlock::cflags">cflags</a> &amp; <a class="macro" href="../../include/exec/exec-all.h.html#353" title="0x20000" data-ref="_M/CF_USE_ICOUNT">CF_USE_ICOUNT</a>) {</td></tr>
<tr><th id="7943">7943</th><td>                        <a class="ref" href="../../include/exec/gen-icount.h.html#gen_io_start" title='gen_io_start' data-ref="gen_io_start">gen_io_start</a>();</td></tr>
<tr><th id="7944">7944</th><td>                    }</td></tr>
<tr><th id="7945">7945</th><td>                    <a class="tu ref" href="#gen_op_mov_v_reg" title='gen_op_mov_v_reg' data-use='c' data-ref="gen_op_mov_v_reg">gen_op_mov_v_reg</a>(<a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="local col8 ref" href="#1188rm" title='rm' data-ref="1188rm">rm</a>);</td></tr>
<tr><th id="7946">7946</th><td>                    <a class="ref" href="helper.h.html#46" title='gen_helper_write_crN' data-ref="gen_helper_write_crN">gen_helper_write_crN</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="ref" href="../../tcg/tcg.h.html#tcg_const_i32" title='tcg_const_i32' data-ref="tcg_const_i32">tcg_const_i32</a>(<a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a>),</td></tr>
<tr><th id="7947">7947</th><td>                                         <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="7948">7948</th><td>                    <b>if</b> (<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::tb" title='DisasContext::tb' data-use='r' data-ref="DisasContext::tb">tb</a>-&gt;<a class="ref" href="../../include/exec/exec-all.h.html#TranslationBlock::cflags" title='TranslationBlock::cflags' data-ref="TranslationBlock::cflags">cflags</a> &amp; <a class="macro" href="../../include/exec/exec-all.h.html#353" title="0x20000" data-ref="_M/CF_USE_ICOUNT">CF_USE_ICOUNT</a>) {</td></tr>
<tr><th id="7949">7949</th><td>                        <a class="ref" href="../../include/exec/gen-icount.h.html#gen_io_end" title='gen_io_end' data-ref="gen_io_end">gen_io_end</a>();</td></tr>
<tr><th id="7950">7950</th><td>                    }</td></tr>
<tr><th id="7951">7951</th><td>                    <a class="tu ref" href="#gen_jmp_im" title='gen_jmp_im' data-use='c' data-ref="gen_jmp_im">gen_jmp_im</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='r' data-ref="DisasContext::pc">pc</a> - <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>);</td></tr>
<tr><th id="7952">7952</th><td>                    <a class="tu ref" href="#gen_eob" title='gen_eob' data-use='c' data-ref="gen_eob">gen_eob</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>);</td></tr>
<tr><th id="7953">7953</th><td>                } <b>else</b> {</td></tr>
<tr><th id="7954">7954</th><td>                    <b>if</b> (<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::tb" title='DisasContext::tb' data-use='r' data-ref="DisasContext::tb">tb</a>-&gt;<a class="ref" href="../../include/exec/exec-all.h.html#TranslationBlock::cflags" title='TranslationBlock::cflags' data-ref="TranslationBlock::cflags">cflags</a> &amp; <a class="macro" href="../../include/exec/exec-all.h.html#353" title="0x20000" data-ref="_M/CF_USE_ICOUNT">CF_USE_ICOUNT</a>) {</td></tr>
<tr><th id="7955">7955</th><td>                        <a class="ref" href="../../include/exec/gen-icount.h.html#gen_io_start" title='gen_io_start' data-ref="gen_io_start">gen_io_start</a>();</td></tr>
<tr><th id="7956">7956</th><td>                    }</td></tr>
<tr><th id="7957">7957</th><td>                    <a class="ref" href="helper.h.html#45" title='gen_helper_read_crN' data-ref="gen_helper_read_crN">gen_helper_read_crN</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="ref" href="../../tcg/tcg.h.html#tcg_const_i32" title='tcg_const_i32' data-ref="tcg_const_i32">tcg_const_i32</a>(<a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a>));</td></tr>
<tr><th id="7958">7958</th><td>                    <a class="tu ref" href="#gen_op_mov_reg_v" title='gen_op_mov_reg_v' data-use='c' data-ref="gen_op_mov_reg_v">gen_op_mov_reg_v</a>(<a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="local col8 ref" href="#1188rm" title='rm' data-ref="1188rm">rm</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="7959">7959</th><td>                    <b>if</b> (<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::tb" title='DisasContext::tb' data-use='r' data-ref="DisasContext::tb">tb</a>-&gt;<a class="ref" href="../../include/exec/exec-all.h.html#TranslationBlock::cflags" title='TranslationBlock::cflags' data-ref="TranslationBlock::cflags">cflags</a> &amp; <a class="macro" href="../../include/exec/exec-all.h.html#353" title="0x20000" data-ref="_M/CF_USE_ICOUNT">CF_USE_ICOUNT</a>) {</td></tr>
<tr><th id="7960">7960</th><td>                        <a class="ref" href="../../include/exec/gen-icount.h.html#gen_io_end" title='gen_io_end' data-ref="gen_io_end">gen_io_end</a>();</td></tr>
<tr><th id="7961">7961</th><td>                    }</td></tr>
<tr><th id="7962">7962</th><td>                }</td></tr>
<tr><th id="7963">7963</th><td>                <b>break</b>;</td></tr>
<tr><th id="7964">7964</th><td>            <b>default</b>:</td></tr>
<tr><th id="7965">7965</th><td>                <b>goto</b> <a class="lbl" href="#1202unknown_op" data-ref="1202unknown_op">unknown_op</a>;</td></tr>
<tr><th id="7966">7966</th><td>            }</td></tr>
<tr><th id="7967">7967</th><td>        }</td></tr>
<tr><th id="7968">7968</th><td>        <b>break</b>;</td></tr>
<tr><th id="7969">7969</th><td>    <b>case</b> <var>0x121</var>: <i>/* mov reg, drN */</i></td></tr>
<tr><th id="7970">7970</th><td>    <b>case</b> <var>0x123</var>: <i>/* mov drN, reg */</i></td></tr>
<tr><th id="7971">7971</th><td>        <b>if</b> (<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cpl" title='DisasContext::cpl' data-use='r' data-ref="DisasContext::cpl">cpl</a> != <var>0</var>) {</td></tr>
<tr><th id="7972">7972</th><td>            <a class="tu ref" href="#gen_exception" title='gen_exception' data-use='c' data-ref="gen_exception">gen_exception</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="macro" href="cpu.h.html#694" title="13" data-ref="_M/EXCP0D_GPF">EXCP0D_GPF</a>, <a class="local col9 ref" href="#1179pc_start" title='pc_start' data-ref="1179pc_start">pc_start</a> - <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>);</td></tr>
<tr><th id="7973">7973</th><td>        } <b>else</b> {</td></tr>
<tr><th id="7974">7974</th><td>            <a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> = <a class="ref" href="../../include/exec/cpu_ldst_template.h.html#112" title='cpu_ldub_code' data-ref="cpu_ldub_code">cpu_ldub_code</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='w' data-ref="DisasContext::pc">pc</a>++);</td></tr>
<tr><th id="7975">7975</th><td>            <i>/* Ignore the mod bits (assume (modrm&amp;0xc0)==0xc0).</i></td></tr>
<tr><th id="7976">7976</th><td><i>             * AMD documentation (24594.pdf) and testing of</i></td></tr>
<tr><th id="7977">7977</th><td><i>             * intel 386 and 486 processors all show that the mod bits</i></td></tr>
<tr><th id="7978">7978</th><td><i>             * are assumed to be 1's, regardless of actual values.</i></td></tr>
<tr><th id="7979">7979</th><td><i>             */</i></td></tr>
<tr><th id="7980">7980</th><td>            <a class="local col8 ref" href="#1188rm" title='rm' data-ref="1188rm">rm</a> = (<a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> &amp; <var>7</var>) | <a class="macro" href="#45" title="((s)-&gt;rex_b)" data-ref="_M/REX_B">REX_B</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>);</td></tr>
<tr><th id="7981">7981</th><td>            <a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a> = ((<a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> &gt;&gt; <var>3</var>) &amp; <var>7</var>) | <a class="local col6 ref" href="#1196rex_r" title='rex_r' data-ref="1196rex_r">rex_r</a>;</td></tr>
<tr><th id="7982">7982</th><td>            <b>if</b> (<a class="macro" href="#43" title="((s)-&gt;code64)" data-ref="_M/CODE64">CODE64</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>))</td></tr>
<tr><th id="7983">7983</th><td>                <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a> = <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_64" title='TCGMemOp::MO_64' data-ref="TCGMemOp::MO_64">MO_64</a>;</td></tr>
<tr><th id="7984">7984</th><td>            <b>else</b></td></tr>
<tr><th id="7985">7985</th><td>                <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a> = <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_32" title='TCGMemOp::MO_32' data-ref="TCGMemOp::MO_32">MO_32</a>;</td></tr>
<tr><th id="7986">7986</th><td>            <b>if</b> (<a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a> &gt;= <var>8</var>) {</td></tr>
<tr><th id="7987">7987</th><td>                <b>goto</b> <a class="lbl" href="#1198illegal_op" data-ref="1198illegal_op">illegal_op</a>;</td></tr>
<tr><th id="7988">7988</th><td>            }</td></tr>
<tr><th id="7989">7989</th><td>            <b>if</b> (<a class="local col0 ref" href="#1180b" title='b' data-ref="1180b">b</a> &amp; <var>2</var>) {</td></tr>
<tr><th id="7990">7990</th><td>                <a class="tu ref" href="#gen_svm_check_intercept" title='gen_svm_check_intercept' data-use='c' data-ref="gen_svm_check_intercept">gen_svm_check_intercept</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col9 ref" href="#1179pc_start" title='pc_start' data-ref="1179pc_start">pc_start</a>, <a class="macro" href="svm.h.html#73" title="0x030" data-ref="_M/SVM_EXIT_WRITE_DR0">SVM_EXIT_WRITE_DR0</a> + <a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a>);</td></tr>
<tr><th id="7991">7991</th><td>                <a class="tu ref" href="#gen_op_mov_v_reg" title='gen_op_mov_v_reg' data-use='c' data-ref="gen_op_mov_v_reg">gen_op_mov_v_reg</a>(<a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="local col8 ref" href="#1188rm" title='rm' data-ref="1188rm">rm</a>);</td></tr>
<tr><th id="7992">7992</th><td>                <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_movi_i32" title='tcg_gen_movi_i32' data-ref="tcg_gen_movi_i32">tcg_gen_movi_i32</a>(<a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a>);</td></tr>
<tr><th id="7993">7993</th><td>                <a class="ref" href="helper.h.html#49" title='gen_helper_set_dr' data-ref="gen_helper_set_dr">gen_helper_set_dr</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="7994">7994</th><td>                <a class="tu ref" href="#gen_jmp_im" title='gen_jmp_im' data-use='c' data-ref="gen_jmp_im">gen_jmp_im</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='r' data-ref="DisasContext::pc">pc</a> - <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>);</td></tr>
<tr><th id="7995">7995</th><td>                <a class="tu ref" href="#gen_eob" title='gen_eob' data-use='c' data-ref="gen_eob">gen_eob</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>);</td></tr>
<tr><th id="7996">7996</th><td>            } <b>else</b> {</td></tr>
<tr><th id="7997">7997</th><td>                <a class="tu ref" href="#gen_svm_check_intercept" title='gen_svm_check_intercept' data-use='c' data-ref="gen_svm_check_intercept">gen_svm_check_intercept</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col9 ref" href="#1179pc_start" title='pc_start' data-ref="1179pc_start">pc_start</a>, <a class="macro" href="svm.h.html#65" title="0x020" data-ref="_M/SVM_EXIT_READ_DR0">SVM_EXIT_READ_DR0</a> + <a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a>);</td></tr>
<tr><th id="7998">7998</th><td>                <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_movi_i32" title='tcg_gen_movi_i32' data-ref="tcg_gen_movi_i32">tcg_gen_movi_i32</a>(<a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a>);</td></tr>
<tr><th id="7999">7999</th><td>                <a class="ref" href="helper.h.html#50" title='gen_helper_get_dr' data-ref="gen_helper_get_dr">gen_helper_get_dr</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>);</td></tr>
<tr><th id="8000">8000</th><td>                <a class="tu ref" href="#gen_op_mov_reg_v" title='gen_op_mov_reg_v' data-use='c' data-ref="gen_op_mov_reg_v">gen_op_mov_reg_v</a>(<a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="local col8 ref" href="#1188rm" title='rm' data-ref="1188rm">rm</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="8001">8001</th><td>            }</td></tr>
<tr><th id="8002">8002</th><td>        }</td></tr>
<tr><th id="8003">8003</th><td>        <b>break</b>;</td></tr>
<tr><th id="8004">8004</th><td>    <b>case</b> <var>0x106</var>: <i>/* clts */</i></td></tr>
<tr><th id="8005">8005</th><td>        <b>if</b> (<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cpl" title='DisasContext::cpl' data-use='r' data-ref="DisasContext::cpl">cpl</a> != <var>0</var>) {</td></tr>
<tr><th id="8006">8006</th><td>            <a class="tu ref" href="#gen_exception" title='gen_exception' data-use='c' data-ref="gen_exception">gen_exception</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="macro" href="cpu.h.html#694" title="13" data-ref="_M/EXCP0D_GPF">EXCP0D_GPF</a>, <a class="local col9 ref" href="#1179pc_start" title='pc_start' data-ref="1179pc_start">pc_start</a> - <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>);</td></tr>
<tr><th id="8007">8007</th><td>        } <b>else</b> {</td></tr>
<tr><th id="8008">8008</th><td>            <a class="tu ref" href="#gen_svm_check_intercept" title='gen_svm_check_intercept' data-use='c' data-ref="gen_svm_check_intercept">gen_svm_check_intercept</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col9 ref" href="#1179pc_start" title='pc_start' data-ref="1179pc_start">pc_start</a>, <a class="macro" href="svm.h.html#61" title="0x010" data-ref="_M/SVM_EXIT_WRITE_CR0">SVM_EXIT_WRITE_CR0</a>);</td></tr>
<tr><th id="8009">8009</th><td>            <a class="ref" href="helper.h.html#48" title='gen_helper_clts' data-ref="gen_helper_clts">gen_helper_clts</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>);</td></tr>
<tr><th id="8010">8010</th><td>            <i>/* abort block because static cpu state changed */</i></td></tr>
<tr><th id="8011">8011</th><td>            <a class="tu ref" href="#gen_jmp_im" title='gen_jmp_im' data-use='c' data-ref="gen_jmp_im">gen_jmp_im</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='r' data-ref="DisasContext::pc">pc</a> - <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>);</td></tr>
<tr><th id="8012">8012</th><td>            <a class="tu ref" href="#gen_eob" title='gen_eob' data-use='c' data-ref="gen_eob">gen_eob</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>);</td></tr>
<tr><th id="8013">8013</th><td>        }</td></tr>
<tr><th id="8014">8014</th><td>        <b>break</b>;</td></tr>
<tr><th id="8015">8015</th><td>    <i>/* MMX/3DNow!/SSE/SSE2/SSE3/SSSE3/SSE4 support */</i></td></tr>
<tr><th id="8016">8016</th><td>    <b>case</b> <var>0x1c3</var>: <i>/* MOVNTI reg, mem */</i></td></tr>
<tr><th id="8017">8017</th><td>        <b>if</b> (!(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cpuid_features" title='DisasContext::cpuid_features' data-use='r' data-ref="DisasContext::cpuid_features">cpuid_features</a> &amp; <a class="macro" href="cpu.h.html#496" title="(1U &lt;&lt; 26)" data-ref="_M/CPUID_SSE2">CPUID_SSE2</a>))</td></tr>
<tr><th id="8018">8018</th><td>            <b>goto</b> <a class="lbl" href="#1198illegal_op" data-ref="1198illegal_op">illegal_op</a>;</td></tr>
<tr><th id="8019">8019</th><td>        <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a> = <a class="tu ref" href="#mo_64_32" title='mo_64_32' data-use='c' data-ref="mo_64_32">mo_64_32</a>(<a class="local col5 ref" href="#1185dflag" title='dflag' data-ref="1185dflag">dflag</a>);</td></tr>
<tr><th id="8020">8020</th><td>        <a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> = <a class="ref" href="../../include/exec/cpu_ldst_template.h.html#112" title='cpu_ldub_code' data-ref="cpu_ldub_code">cpu_ldub_code</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='w' data-ref="DisasContext::pc">pc</a>++);</td></tr>
<tr><th id="8021">8021</th><td>        <a class="local col9 ref" href="#1189mod" title='mod' data-ref="1189mod">mod</a> = (<a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> &gt;&gt; <var>6</var>) &amp; <var>3</var>;</td></tr>
<tr><th id="8022">8022</th><td>        <b>if</b> (<a class="local col9 ref" href="#1189mod" title='mod' data-ref="1189mod">mod</a> == <var>3</var>)</td></tr>
<tr><th id="8023">8023</th><td>            <b>goto</b> <a class="lbl" href="#1198illegal_op" data-ref="1198illegal_op">illegal_op</a>;</td></tr>
<tr><th id="8024">8024</th><td>        <a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a> = ((<a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> &gt;&gt; <var>3</var>) &amp; <var>7</var>) | <a class="local col6 ref" href="#1196rex_r" title='rex_r' data-ref="1196rex_r">rex_r</a>;</td></tr>
<tr><th id="8025">8025</th><td>        <i>/* generate a generic store */</i></td></tr>
<tr><th id="8026">8026</th><td>        <a class="tu ref" href="#gen_ldst_modrm" title='gen_ldst_modrm' data-use='c' data-ref="gen_ldst_modrm">gen_ldst_modrm</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a>, <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a>, <var>1</var>);</td></tr>
<tr><th id="8027">8027</th><td>        <b>break</b>;</td></tr>
<tr><th id="8028">8028</th><td>    <b>case</b> <var>0x1ae</var>:</td></tr>
<tr><th id="8029">8029</th><td>        <a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> = <a class="ref" href="../../include/exec/cpu_ldst_template.h.html#112" title='cpu_ldub_code' data-ref="cpu_ldub_code">cpu_ldub_code</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='w' data-ref="DisasContext::pc">pc</a>++);</td></tr>
<tr><th id="8030">8030</th><td>        <b>switch</b> (<a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a>) {</td></tr>
<tr><th id="8031">8031</th><td>        <a class="macro" href="#61" title="case (0 &lt;&lt; 6) | (0 &lt;&lt; 3) | 0 ... (0 &lt;&lt; 6) | (0 &lt;&lt; 3) | 7: case (1 &lt;&lt; 6) | (0 &lt;&lt; 3) | 0 ... (1 &lt;&lt; 6) | (0 &lt;&lt; 3) | 7: case (2 &lt;&lt; 6) | (0 &lt;&lt; 3) | 0 ... (2 &lt;&lt; 6) | (0 &lt;&lt; 3) | 7" data-ref="_M/CASE_MODRM_MEM_OP">CASE_MODRM_MEM_OP</a>(<var>0</var>): <i>/* fxsave */</i></td></tr>
<tr><th id="8032">8032</th><td>            <b>if</b> (!(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cpuid_features" title='DisasContext::cpuid_features' data-use='r' data-ref="DisasContext::cpuid_features">cpuid_features</a> &amp; <a class="macro" href="cpu.h.html#494" title="(1U &lt;&lt; 24)" data-ref="_M/CPUID_FXSR">CPUID_FXSR</a>)</td></tr>
<tr><th id="8033">8033</th><td>                || (<a class="local col1 ref" href="#1181prefixes" title='prefixes' data-ref="1181prefixes">prefixes</a> &amp; <a class="macro" href="#37" title="0x04" data-ref="_M/PREFIX_LOCK">PREFIX_LOCK</a>)) {</td></tr>
<tr><th id="8034">8034</th><td>                <b>goto</b> <a class="lbl" href="#1198illegal_op" data-ref="1198illegal_op">illegal_op</a>;</td></tr>
<tr><th id="8035">8035</th><td>            }</td></tr>
<tr><th id="8036">8036</th><td>            <b>if</b> ((<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::flags" title='DisasContext::flags' data-use='r' data-ref="DisasContext::flags">flags</a> &amp; <a class="macro" href="cpu.h.html#174" title="(1 &lt;&lt; 10)" data-ref="_M/HF_EM_MASK">HF_EM_MASK</a>) || (<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::flags" title='DisasContext::flags' data-use='r' data-ref="DisasContext::flags">flags</a> &amp; <a class="macro" href="cpu.h.html#175" title="(1 &lt;&lt; 11)" data-ref="_M/HF_TS_MASK">HF_TS_MASK</a>)) {</td></tr>
<tr><th id="8037">8037</th><td>                <a class="tu ref" href="#gen_exception" title='gen_exception' data-use='c' data-ref="gen_exception">gen_exception</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="macro" href="cpu.h.html#688" title="7" data-ref="_M/EXCP07_PREX">EXCP07_PREX</a>, <a class="local col9 ref" href="#1179pc_start" title='pc_start' data-ref="1179pc_start">pc_start</a> - <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>);</td></tr>
<tr><th id="8038">8038</th><td>                <b>break</b>;</td></tr>
<tr><th id="8039">8039</th><td>            }</td></tr>
<tr><th id="8040">8040</th><td>            <a class="tu ref" href="#gen_lea_modrm" title='gen_lea_modrm' data-use='c' data-ref="gen_lea_modrm">gen_lea_modrm</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a>);</td></tr>
<tr><th id="8041">8041</th><td>            <a class="ref" href="helper.h.html#194" title='gen_helper_fxsave' data-ref="gen_helper_fxsave">gen_helper_fxsave</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>);</td></tr>
<tr><th id="8042">8042</th><td>            <b>break</b>;</td></tr>
<tr><th id="8043">8043</th><td></td></tr>
<tr><th id="8044">8044</th><td>        <a class="macro" href="#61" title="case (0 &lt;&lt; 6) | (1 &lt;&lt; 3) | 0 ... (0 &lt;&lt; 6) | (1 &lt;&lt; 3) | 7: case (1 &lt;&lt; 6) | (1 &lt;&lt; 3) | 0 ... (1 &lt;&lt; 6) | (1 &lt;&lt; 3) | 7: case (2 &lt;&lt; 6) | (1 &lt;&lt; 3) | 0 ... (2 &lt;&lt; 6) | (1 &lt;&lt; 3) | 7" data-ref="_M/CASE_MODRM_MEM_OP">CASE_MODRM_MEM_OP</a>(<var>1</var>): <i>/* fxrstor */</i></td></tr>
<tr><th id="8045">8045</th><td>            <b>if</b> (!(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cpuid_features" title='DisasContext::cpuid_features' data-use='r' data-ref="DisasContext::cpuid_features">cpuid_features</a> &amp; <a class="macro" href="cpu.h.html#494" title="(1U &lt;&lt; 24)" data-ref="_M/CPUID_FXSR">CPUID_FXSR</a>)</td></tr>
<tr><th id="8046">8046</th><td>                || (<a class="local col1 ref" href="#1181prefixes" title='prefixes' data-ref="1181prefixes">prefixes</a> &amp; <a class="macro" href="#37" title="0x04" data-ref="_M/PREFIX_LOCK">PREFIX_LOCK</a>)) {</td></tr>
<tr><th id="8047">8047</th><td>                <b>goto</b> <a class="lbl" href="#1198illegal_op" data-ref="1198illegal_op">illegal_op</a>;</td></tr>
<tr><th id="8048">8048</th><td>            }</td></tr>
<tr><th id="8049">8049</th><td>            <b>if</b> ((<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::flags" title='DisasContext::flags' data-use='r' data-ref="DisasContext::flags">flags</a> &amp; <a class="macro" href="cpu.h.html#174" title="(1 &lt;&lt; 10)" data-ref="_M/HF_EM_MASK">HF_EM_MASK</a>) || (<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::flags" title='DisasContext::flags' data-use='r' data-ref="DisasContext::flags">flags</a> &amp; <a class="macro" href="cpu.h.html#175" title="(1 &lt;&lt; 11)" data-ref="_M/HF_TS_MASK">HF_TS_MASK</a>)) {</td></tr>
<tr><th id="8050">8050</th><td>                <a class="tu ref" href="#gen_exception" title='gen_exception' data-use='c' data-ref="gen_exception">gen_exception</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="macro" href="cpu.h.html#688" title="7" data-ref="_M/EXCP07_PREX">EXCP07_PREX</a>, <a class="local col9 ref" href="#1179pc_start" title='pc_start' data-ref="1179pc_start">pc_start</a> - <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>);</td></tr>
<tr><th id="8051">8051</th><td>                <b>break</b>;</td></tr>
<tr><th id="8052">8052</th><td>            }</td></tr>
<tr><th id="8053">8053</th><td>            <a class="tu ref" href="#gen_lea_modrm" title='gen_lea_modrm' data-use='c' data-ref="gen_lea_modrm">gen_lea_modrm</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a>);</td></tr>
<tr><th id="8054">8054</th><td>            <a class="ref" href="helper.h.html#195" title='gen_helper_fxrstor' data-ref="gen_helper_fxrstor">gen_helper_fxrstor</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>);</td></tr>
<tr><th id="8055">8055</th><td>            <b>break</b>;</td></tr>
<tr><th id="8056">8056</th><td></td></tr>
<tr><th id="8057">8057</th><td>        <a class="macro" href="#61" title="case (0 &lt;&lt; 6) | (2 &lt;&lt; 3) | 0 ... (0 &lt;&lt; 6) | (2 &lt;&lt; 3) | 7: case (1 &lt;&lt; 6) | (2 &lt;&lt; 3) | 0 ... (1 &lt;&lt; 6) | (2 &lt;&lt; 3) | 7: case (2 &lt;&lt; 6) | (2 &lt;&lt; 3) | 0 ... (2 &lt;&lt; 6) | (2 &lt;&lt; 3) | 7" data-ref="_M/CASE_MODRM_MEM_OP">CASE_MODRM_MEM_OP</a>(<var>2</var>): <i>/* ldmxcsr */</i></td></tr>
<tr><th id="8058">8058</th><td>            <b>if</b> ((<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::flags" title='DisasContext::flags' data-use='r' data-ref="DisasContext::flags">flags</a> &amp; <a class="macro" href="cpu.h.html#174" title="(1 &lt;&lt; 10)" data-ref="_M/HF_EM_MASK">HF_EM_MASK</a>) || !(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::flags" title='DisasContext::flags' data-use='r' data-ref="DisasContext::flags">flags</a> &amp; <a class="macro" href="cpu.h.html#185" title="(1 &lt;&lt; 22)" data-ref="_M/HF_OSFXSR_MASK">HF_OSFXSR_MASK</a>)) {</td></tr>
<tr><th id="8059">8059</th><td>                <b>goto</b> <a class="lbl" href="#1198illegal_op" data-ref="1198illegal_op">illegal_op</a>;</td></tr>
<tr><th id="8060">8060</th><td>            }</td></tr>
<tr><th id="8061">8061</th><td>            <b>if</b> (<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::flags" title='DisasContext::flags' data-use='r' data-ref="DisasContext::flags">flags</a> &amp; <a class="macro" href="cpu.h.html#175" title="(1 &lt;&lt; 11)" data-ref="_M/HF_TS_MASK">HF_TS_MASK</a>) {</td></tr>
<tr><th id="8062">8062</th><td>                <a class="tu ref" href="#gen_exception" title='gen_exception' data-use='c' data-ref="gen_exception">gen_exception</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="macro" href="cpu.h.html#688" title="7" data-ref="_M/EXCP07_PREX">EXCP07_PREX</a>, <a class="local col9 ref" href="#1179pc_start" title='pc_start' data-ref="1179pc_start">pc_start</a> - <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>);</td></tr>
<tr><th id="8063">8063</th><td>                <b>break</b>;</td></tr>
<tr><th id="8064">8064</th><td>            }</td></tr>
<tr><th id="8065">8065</th><td>            <a class="tu ref" href="#gen_lea_modrm" title='gen_lea_modrm' data-use='c' data-ref="gen_lea_modrm">gen_lea_modrm</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a>);</td></tr>
<tr><th id="8066">8066</th><td>            <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_qemu_ld_i32" title='tcg_gen_qemu_ld_i32' data-ref="tcg_gen_qemu_ld_i32">tcg_gen_qemu_ld_i32</a>(<a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::mem_index" title='DisasContext::mem_index' data-use='r' data-ref="DisasContext::mem_index">mem_index</a>, <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_LEUL" title='TCGMemOp::MO_LEUL' data-ref="TCGMemOp::MO_LEUL">MO_LEUL</a>);</td></tr>
<tr><th id="8067">8067</th><td>            <a class="ref" href="helper.h.html#209" title='gen_helper_ldmxcsr' data-ref="gen_helper_ldmxcsr">gen_helper_ldmxcsr</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>);</td></tr>
<tr><th id="8068">8068</th><td>            <b>break</b>;</td></tr>
<tr><th id="8069">8069</th><td></td></tr>
<tr><th id="8070">8070</th><td>        <a class="macro" href="#61" title="case (0 &lt;&lt; 6) | (3 &lt;&lt; 3) | 0 ... (0 &lt;&lt; 6) | (3 &lt;&lt; 3) | 7: case (1 &lt;&lt; 6) | (3 &lt;&lt; 3) | 0 ... (1 &lt;&lt; 6) | (3 &lt;&lt; 3) | 7: case (2 &lt;&lt; 6) | (3 &lt;&lt; 3) | 0 ... (2 &lt;&lt; 6) | (3 &lt;&lt; 3) | 7" data-ref="_M/CASE_MODRM_MEM_OP">CASE_MODRM_MEM_OP</a>(<var>3</var>): <i>/* stmxcsr */</i></td></tr>
<tr><th id="8071">8071</th><td>            <b>if</b> ((<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::flags" title='DisasContext::flags' data-use='r' data-ref="DisasContext::flags">flags</a> &amp; <a class="macro" href="cpu.h.html#174" title="(1 &lt;&lt; 10)" data-ref="_M/HF_EM_MASK">HF_EM_MASK</a>) || !(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::flags" title='DisasContext::flags' data-use='r' data-ref="DisasContext::flags">flags</a> &amp; <a class="macro" href="cpu.h.html#185" title="(1 &lt;&lt; 22)" data-ref="_M/HF_OSFXSR_MASK">HF_OSFXSR_MASK</a>)) {</td></tr>
<tr><th id="8072">8072</th><td>                <b>goto</b> <a class="lbl" href="#1198illegal_op" data-ref="1198illegal_op">illegal_op</a>;</td></tr>
<tr><th id="8073">8073</th><td>            }</td></tr>
<tr><th id="8074">8074</th><td>            <b>if</b> (<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::flags" title='DisasContext::flags' data-use='r' data-ref="DisasContext::flags">flags</a> &amp; <a class="macro" href="cpu.h.html#175" title="(1 &lt;&lt; 11)" data-ref="_M/HF_TS_MASK">HF_TS_MASK</a>) {</td></tr>
<tr><th id="8075">8075</th><td>                <a class="tu ref" href="#gen_exception" title='gen_exception' data-use='c' data-ref="gen_exception">gen_exception</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="macro" href="cpu.h.html#688" title="7" data-ref="_M/EXCP07_PREX">EXCP07_PREX</a>, <a class="local col9 ref" href="#1179pc_start" title='pc_start' data-ref="1179pc_start">pc_start</a> - <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>);</td></tr>
<tr><th id="8076">8076</th><td>                <b>break</b>;</td></tr>
<tr><th id="8077">8077</th><td>            }</td></tr>
<tr><th id="8078">8078</th><td>            <a class="tu ref" href="#gen_lea_modrm" title='gen_lea_modrm' data-use='c' data-ref="gen_lea_modrm">gen_lea_modrm</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a>);</td></tr>
<tr><th id="8079">8079</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#925" title="tcg_gen_ld32u_i64" data-ref="_M/tcg_gen_ld32u_tl">tcg_gen_ld32u_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <span class="macro" title="__builtin_offsetof(CPUX86State, mxcsr)" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>, mxcsr));</td></tr>
<tr><th id="8080">8080</th><td>            <a class="tu ref" href="#gen_op_st_v" title='gen_op_st_v' data-use='c' data-ref="gen_op_st_v">gen_op_st_v</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_32" title='TCGMemOp::MO_32' data-ref="TCGMemOp::MO_32">MO_32</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>);</td></tr>
<tr><th id="8081">8081</th><td>            <b>break</b>;</td></tr>
<tr><th id="8082">8082</th><td></td></tr>
<tr><th id="8083">8083</th><td>        <a class="macro" href="#61" title="case (0 &lt;&lt; 6) | (4 &lt;&lt; 3) | 0 ... (0 &lt;&lt; 6) | (4 &lt;&lt; 3) | 7: case (1 &lt;&lt; 6) | (4 &lt;&lt; 3) | 0 ... (1 &lt;&lt; 6) | (4 &lt;&lt; 3) | 7: case (2 &lt;&lt; 6) | (4 &lt;&lt; 3) | 0 ... (2 &lt;&lt; 6) | (4 &lt;&lt; 3) | 7" data-ref="_M/CASE_MODRM_MEM_OP">CASE_MODRM_MEM_OP</a>(<var>4</var>): <i>/* xsave */</i></td></tr>
<tr><th id="8084">8084</th><td>            <b>if</b> ((<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cpuid_ext_features" title='DisasContext::cpuid_ext_features' data-use='r' data-ref="DisasContext::cpuid_ext_features">cpuid_ext_features</a> &amp; <a class="macro" href="cpu.h.html#527" title="(1U &lt;&lt; 26)" data-ref="_M/CPUID_EXT_XSAVE">CPUID_EXT_XSAVE</a>) == <var>0</var></td></tr>
<tr><th id="8085">8085</th><td>                || (<a class="local col1 ref" href="#1181prefixes" title='prefixes' data-ref="1181prefixes">prefixes</a> &amp; (<a class="macro" href="#37" title="0x04" data-ref="_M/PREFIX_LOCK">PREFIX_LOCK</a> | <a class="macro" href="#38" title="0x08" data-ref="_M/PREFIX_DATA">PREFIX_DATA</a></td></tr>
<tr><th id="8086">8086</th><td>                                | <a class="macro" href="#35" title="0x01" data-ref="_M/PREFIX_REPZ">PREFIX_REPZ</a> | <a class="macro" href="#36" title="0x02" data-ref="_M/PREFIX_REPNZ">PREFIX_REPNZ</a>))) {</td></tr>
<tr><th id="8087">8087</th><td>                <b>goto</b> <a class="lbl" href="#1198illegal_op" data-ref="1198illegal_op">illegal_op</a>;</td></tr>
<tr><th id="8088">8088</th><td>            }</td></tr>
<tr><th id="8089">8089</th><td>            <a class="tu ref" href="#gen_lea_modrm" title='gen_lea_modrm' data-use='c' data-ref="gen_lea_modrm">gen_lea_modrm</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a>);</td></tr>
<tr><th id="8090">8090</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#977" title="tcg_gen_concat32_i64" data-ref="_M/tcg_gen_concat_tl_i64">tcg_gen_concat_tl_i64</a>(<a class="tu ref" href="#cpu_tmp1_i64" title='cpu_tmp1_i64' data-use='r' data-ref="cpu_tmp1_i64">cpu_tmp1_i64</a>, <a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="macro" href="cpu.h.html#59" title="0" data-ref="_M/R_EAX">R_EAX</a>],</td></tr>
<tr><th id="8091">8091</th><td>                                  <a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="macro" href="cpu.h.html#61" title="2" data-ref="_M/R_EDX">R_EDX</a>]);</td></tr>
<tr><th id="8092">8092</th><td>            <a class="ref" href="helper.h.html#196" title='gen_helper_xsave' data-ref="gen_helper_xsave">gen_helper_xsave</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>, <a class="tu ref" href="#cpu_tmp1_i64" title='cpu_tmp1_i64' data-use='r' data-ref="cpu_tmp1_i64">cpu_tmp1_i64</a>);</td></tr>
<tr><th id="8093">8093</th><td>            <b>break</b>;</td></tr>
<tr><th id="8094">8094</th><td></td></tr>
<tr><th id="8095">8095</th><td>        <a class="macro" href="#61" title="case (0 &lt;&lt; 6) | (5 &lt;&lt; 3) | 0 ... (0 &lt;&lt; 6) | (5 &lt;&lt; 3) | 7: case (1 &lt;&lt; 6) | (5 &lt;&lt; 3) | 0 ... (1 &lt;&lt; 6) | (5 &lt;&lt; 3) | 7: case (2 &lt;&lt; 6) | (5 &lt;&lt; 3) | 0 ... (2 &lt;&lt; 6) | (5 &lt;&lt; 3) | 7" data-ref="_M/CASE_MODRM_MEM_OP">CASE_MODRM_MEM_OP</a>(<var>5</var>): <i>/* xrstor */</i></td></tr>
<tr><th id="8096">8096</th><td>            <b>if</b> ((<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cpuid_ext_features" title='DisasContext::cpuid_ext_features' data-use='r' data-ref="DisasContext::cpuid_ext_features">cpuid_ext_features</a> &amp; <a class="macro" href="cpu.h.html#527" title="(1U &lt;&lt; 26)" data-ref="_M/CPUID_EXT_XSAVE">CPUID_EXT_XSAVE</a>) == <var>0</var></td></tr>
<tr><th id="8097">8097</th><td>                || (<a class="local col1 ref" href="#1181prefixes" title='prefixes' data-ref="1181prefixes">prefixes</a> &amp; (<a class="macro" href="#37" title="0x04" data-ref="_M/PREFIX_LOCK">PREFIX_LOCK</a> | <a class="macro" href="#38" title="0x08" data-ref="_M/PREFIX_DATA">PREFIX_DATA</a></td></tr>
<tr><th id="8098">8098</th><td>                                | <a class="macro" href="#35" title="0x01" data-ref="_M/PREFIX_REPZ">PREFIX_REPZ</a> | <a class="macro" href="#36" title="0x02" data-ref="_M/PREFIX_REPNZ">PREFIX_REPNZ</a>))) {</td></tr>
<tr><th id="8099">8099</th><td>                <b>goto</b> <a class="lbl" href="#1198illegal_op" data-ref="1198illegal_op">illegal_op</a>;</td></tr>
<tr><th id="8100">8100</th><td>            }</td></tr>
<tr><th id="8101">8101</th><td>            <a class="tu ref" href="#gen_lea_modrm" title='gen_lea_modrm' data-use='c' data-ref="gen_lea_modrm">gen_lea_modrm</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a>);</td></tr>
<tr><th id="8102">8102</th><td>            <a class="macro" href="../../tcg/tcg-op.h.html#977" title="tcg_gen_concat32_i64" data-ref="_M/tcg_gen_concat_tl_i64">tcg_gen_concat_tl_i64</a>(<a class="tu ref" href="#cpu_tmp1_i64" title='cpu_tmp1_i64' data-use='r' data-ref="cpu_tmp1_i64">cpu_tmp1_i64</a>, <a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="macro" href="cpu.h.html#59" title="0" data-ref="_M/R_EAX">R_EAX</a>],</td></tr>
<tr><th id="8103">8103</th><td>                                  <a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="macro" href="cpu.h.html#61" title="2" data-ref="_M/R_EDX">R_EDX</a>]);</td></tr>
<tr><th id="8104">8104</th><td>            <a class="ref" href="helper.h.html#198" title='gen_helper_xrstor' data-ref="gen_helper_xrstor">gen_helper_xrstor</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>, <a class="tu ref" href="#cpu_tmp1_i64" title='cpu_tmp1_i64' data-use='r' data-ref="cpu_tmp1_i64">cpu_tmp1_i64</a>);</td></tr>
<tr><th id="8105">8105</th><td>            <i>/* XRSTOR is how MPX is enabled, which changes how</i></td></tr>
<tr><th id="8106">8106</th><td><i>               we translate.  Thus we need to end the TB.  */</i></td></tr>
<tr><th id="8107">8107</th><td>            <a class="tu ref" href="#gen_update_cc_op" title='gen_update_cc_op' data-use='c' data-ref="gen_update_cc_op">gen_update_cc_op</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>);</td></tr>
<tr><th id="8108">8108</th><td>            <a class="tu ref" href="#gen_jmp_im" title='gen_jmp_im' data-use='c' data-ref="gen_jmp_im">gen_jmp_im</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='r' data-ref="DisasContext::pc">pc</a> - <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>);</td></tr>
<tr><th id="8109">8109</th><td>            <a class="tu ref" href="#gen_eob" title='gen_eob' data-use='c' data-ref="gen_eob">gen_eob</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>);</td></tr>
<tr><th id="8110">8110</th><td>            <b>break</b>;</td></tr>
<tr><th id="8111">8111</th><td></td></tr>
<tr><th id="8112">8112</th><td>        <a class="macro" href="#61" title="case (0 &lt;&lt; 6) | (6 &lt;&lt; 3) | 0 ... (0 &lt;&lt; 6) | (6 &lt;&lt; 3) | 7: case (1 &lt;&lt; 6) | (6 &lt;&lt; 3) | 0 ... (1 &lt;&lt; 6) | (6 &lt;&lt; 3) | 7: case (2 &lt;&lt; 6) | (6 &lt;&lt; 3) | 0 ... (2 &lt;&lt; 6) | (6 &lt;&lt; 3) | 7" data-ref="_M/CASE_MODRM_MEM_OP">CASE_MODRM_MEM_OP</a>(<var>6</var>): <i>/* xsaveopt / clwb */</i></td></tr>
<tr><th id="8113">8113</th><td>            <b>if</b> (<a class="local col1 ref" href="#1181prefixes" title='prefixes' data-ref="1181prefixes">prefixes</a> &amp; <a class="macro" href="#37" title="0x04" data-ref="_M/PREFIX_LOCK">PREFIX_LOCK</a>) {</td></tr>
<tr><th id="8114">8114</th><td>                <b>goto</b> <a class="lbl" href="#1198illegal_op" data-ref="1198illegal_op">illegal_op</a>;</td></tr>
<tr><th id="8115">8115</th><td>            }</td></tr>
<tr><th id="8116">8116</th><td>            <b>if</b> (<a class="local col1 ref" href="#1181prefixes" title='prefixes' data-ref="1181prefixes">prefixes</a> &amp; <a class="macro" href="#38" title="0x08" data-ref="_M/PREFIX_DATA">PREFIX_DATA</a>) {</td></tr>
<tr><th id="8117">8117</th><td>                <i>/* clwb */</i></td></tr>
<tr><th id="8118">8118</th><td>                <b>if</b> (!(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cpuid_7_0_ebx_features" title='DisasContext::cpuid_7_0_ebx_features' data-use='r' data-ref="DisasContext::cpuid_7_0_ebx_features">cpuid_7_0_ebx_features</a> &amp; <a class="macro" href="cpu.h.html#626" title="(1U &lt;&lt; 24)" data-ref="_M/CPUID_7_0_EBX_CLWB">CPUID_7_0_EBX_CLWB</a>)) {</td></tr>
<tr><th id="8119">8119</th><td>                    <b>goto</b> <a class="lbl" href="#1198illegal_op" data-ref="1198illegal_op">illegal_op</a>;</td></tr>
<tr><th id="8120">8120</th><td>                }</td></tr>
<tr><th id="8121">8121</th><td>                <a class="tu ref" href="#gen_nop_modrm" title='gen_nop_modrm' data-use='c' data-ref="gen_nop_modrm">gen_nop_modrm</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a>);</td></tr>
<tr><th id="8122">8122</th><td>            } <b>else</b> {</td></tr>
<tr><th id="8123">8123</th><td>                <i>/* xsaveopt */</i></td></tr>
<tr><th id="8124">8124</th><td>                <b>if</b> ((<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cpuid_ext_features" title='DisasContext::cpuid_ext_features' data-use='r' data-ref="DisasContext::cpuid_ext_features">cpuid_ext_features</a> &amp; <a class="macro" href="cpu.h.html#527" title="(1U &lt;&lt; 26)" data-ref="_M/CPUID_EXT_XSAVE">CPUID_EXT_XSAVE</a>) == <var>0</var></td></tr>
<tr><th id="8125">8125</th><td>                    || (<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cpuid_xsave_features" title='DisasContext::cpuid_xsave_features' data-use='r' data-ref="DisasContext::cpuid_xsave_features">cpuid_xsave_features</a> &amp; <a class="macro" href="cpu.h.html#645" title="(1U &lt;&lt; 0)" data-ref="_M/CPUID_XSAVE_XSAVEOPT">CPUID_XSAVE_XSAVEOPT</a>) == <var>0</var></td></tr>
<tr><th id="8126">8126</th><td>                    || (<a class="local col1 ref" href="#1181prefixes" title='prefixes' data-ref="1181prefixes">prefixes</a> &amp; (<a class="macro" href="#35" title="0x01" data-ref="_M/PREFIX_REPZ">PREFIX_REPZ</a> | <a class="macro" href="#36" title="0x02" data-ref="_M/PREFIX_REPNZ">PREFIX_REPNZ</a>))) {</td></tr>
<tr><th id="8127">8127</th><td>                    <b>goto</b> <a class="lbl" href="#1198illegal_op" data-ref="1198illegal_op">illegal_op</a>;</td></tr>
<tr><th id="8128">8128</th><td>                }</td></tr>
<tr><th id="8129">8129</th><td>                <a class="tu ref" href="#gen_lea_modrm" title='gen_lea_modrm' data-use='c' data-ref="gen_lea_modrm">gen_lea_modrm</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a>);</td></tr>
<tr><th id="8130">8130</th><td>                <a class="macro" href="../../tcg/tcg-op.h.html#977" title="tcg_gen_concat32_i64" data-ref="_M/tcg_gen_concat_tl_i64">tcg_gen_concat_tl_i64</a>(<a class="tu ref" href="#cpu_tmp1_i64" title='cpu_tmp1_i64' data-use='r' data-ref="cpu_tmp1_i64">cpu_tmp1_i64</a>, <a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="macro" href="cpu.h.html#59" title="0" data-ref="_M/R_EAX">R_EAX</a>],</td></tr>
<tr><th id="8131">8131</th><td>                                      <a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[<a class="macro" href="cpu.h.html#61" title="2" data-ref="_M/R_EDX">R_EDX</a>]);</td></tr>
<tr><th id="8132">8132</th><td>                <a class="ref" href="helper.h.html#197" title='gen_helper_xsaveopt' data-ref="gen_helper_xsaveopt">gen_helper_xsaveopt</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='r' data-ref="cpu_A0">cpu_A0</a>, <a class="tu ref" href="#cpu_tmp1_i64" title='cpu_tmp1_i64' data-use='r' data-ref="cpu_tmp1_i64">cpu_tmp1_i64</a>);</td></tr>
<tr><th id="8133">8133</th><td>            }</td></tr>
<tr><th id="8134">8134</th><td>            <b>break</b>;</td></tr>
<tr><th id="8135">8135</th><td></td></tr>
<tr><th id="8136">8136</th><td>        <a class="macro" href="#61" title="case (0 &lt;&lt; 6) | (7 &lt;&lt; 3) | 0 ... (0 &lt;&lt; 6) | (7 &lt;&lt; 3) | 7: case (1 &lt;&lt; 6) | (7 &lt;&lt; 3) | 0 ... (1 &lt;&lt; 6) | (7 &lt;&lt; 3) | 7: case (2 &lt;&lt; 6) | (7 &lt;&lt; 3) | 0 ... (2 &lt;&lt; 6) | (7 &lt;&lt; 3) | 7" data-ref="_M/CASE_MODRM_MEM_OP">CASE_MODRM_MEM_OP</a>(<var>7</var>): <i>/* clflush / clflushopt */</i></td></tr>
<tr><th id="8137">8137</th><td>            <b>if</b> (<a class="local col1 ref" href="#1181prefixes" title='prefixes' data-ref="1181prefixes">prefixes</a> &amp; <a class="macro" href="#37" title="0x04" data-ref="_M/PREFIX_LOCK">PREFIX_LOCK</a>) {</td></tr>
<tr><th id="8138">8138</th><td>                <b>goto</b> <a class="lbl" href="#1198illegal_op" data-ref="1198illegal_op">illegal_op</a>;</td></tr>
<tr><th id="8139">8139</th><td>            }</td></tr>
<tr><th id="8140">8140</th><td>            <b>if</b> (<a class="local col1 ref" href="#1181prefixes" title='prefixes' data-ref="1181prefixes">prefixes</a> &amp; <a class="macro" href="#38" title="0x08" data-ref="_M/PREFIX_DATA">PREFIX_DATA</a>) {</td></tr>
<tr><th id="8141">8141</th><td>                <i>/* clflushopt */</i></td></tr>
<tr><th id="8142">8142</th><td>                <b>if</b> (!(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cpuid_7_0_ebx_features" title='DisasContext::cpuid_7_0_ebx_features' data-use='r' data-ref="DisasContext::cpuid_7_0_ebx_features">cpuid_7_0_ebx_features</a> &amp; <a class="macro" href="cpu.h.html#625" title="(1U &lt;&lt; 23)" data-ref="_M/CPUID_7_0_EBX_CLFLUSHOPT">CPUID_7_0_EBX_CLFLUSHOPT</a>)) {</td></tr>
<tr><th id="8143">8143</th><td>                    <b>goto</b> <a class="lbl" href="#1198illegal_op" data-ref="1198illegal_op">illegal_op</a>;</td></tr>
<tr><th id="8144">8144</th><td>                }</td></tr>
<tr><th id="8145">8145</th><td>            } <b>else</b> {</td></tr>
<tr><th id="8146">8146</th><td>                <i>/* clflush */</i></td></tr>
<tr><th id="8147">8147</th><td>                <b>if</b> ((<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::prefix" title='DisasContext::prefix' data-use='r' data-ref="DisasContext::prefix">prefix</a> &amp; (<a class="macro" href="#35" title="0x01" data-ref="_M/PREFIX_REPZ">PREFIX_REPZ</a> | <a class="macro" href="#36" title="0x02" data-ref="_M/PREFIX_REPNZ">PREFIX_REPNZ</a>))</td></tr>
<tr><th id="8148">8148</th><td>                    || !(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cpuid_features" title='DisasContext::cpuid_features' data-use='r' data-ref="DisasContext::cpuid_features">cpuid_features</a> &amp; <a class="macro" href="cpu.h.html#490" title="(1U &lt;&lt; 19)" data-ref="_M/CPUID_CLFLUSH">CPUID_CLFLUSH</a>)) {</td></tr>
<tr><th id="8149">8149</th><td>                    <b>goto</b> <a class="lbl" href="#1198illegal_op" data-ref="1198illegal_op">illegal_op</a>;</td></tr>
<tr><th id="8150">8150</th><td>                }</td></tr>
<tr><th id="8151">8151</th><td>            }</td></tr>
<tr><th id="8152">8152</th><td>            <a class="tu ref" href="#gen_nop_modrm" title='gen_nop_modrm' data-use='c' data-ref="gen_nop_modrm">gen_nop_modrm</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a>);</td></tr>
<tr><th id="8153">8153</th><td>            <b>break</b>;</td></tr>
<tr><th id="8154">8154</th><td></td></tr>
<tr><th id="8155">8155</th><td>        <b>case</b> <var>0xc0</var> ... <var>0xc7</var>: <i>/* rdfsbase (f3 0f ae /0) */</i></td></tr>
<tr><th id="8156">8156</th><td>        <b>case</b> <var>0xc8</var> ... <var>0xc8</var>: <i>/* rdgsbase (f3 0f ae /1) */</i></td></tr>
<tr><th id="8157">8157</th><td>        <b>case</b> <var>0xd0</var> ... <var>0xd7</var>: <i>/* wrfsbase (f3 0f ae /2) */</i></td></tr>
<tr><th id="8158">8158</th><td>        <b>case</b> <var>0xd8</var> ... <var>0xd8</var>: <i>/* wrgsbase (f3 0f ae /3) */</i></td></tr>
<tr><th id="8159">8159</th><td>            <b>if</b> (<a class="macro" href="#43" title="((s)-&gt;code64)" data-ref="_M/CODE64">CODE64</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>)</td></tr>
<tr><th id="8160">8160</th><td>                &amp;&amp; (<a class="local col1 ref" href="#1181prefixes" title='prefixes' data-ref="1181prefixes">prefixes</a> &amp; <a class="macro" href="#35" title="0x01" data-ref="_M/PREFIX_REPZ">PREFIX_REPZ</a>)</td></tr>
<tr><th id="8161">8161</th><td>                &amp;&amp; !(<a class="local col1 ref" href="#1181prefixes" title='prefixes' data-ref="1181prefixes">prefixes</a> &amp; <a class="macro" href="#37" title="0x04" data-ref="_M/PREFIX_LOCK">PREFIX_LOCK</a>)</td></tr>
<tr><th id="8162">8162</th><td>                &amp;&amp; (<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cpuid_7_0_ebx_features" title='DisasContext::cpuid_7_0_ebx_features' data-use='r' data-ref="DisasContext::cpuid_7_0_ebx_features">cpuid_7_0_ebx_features</a> &amp; <a class="macro" href="cpu.h.html#608" title="(1U &lt;&lt; 0)" data-ref="_M/CPUID_7_0_EBX_FSGSBASE">CPUID_7_0_EBX_FSGSBASE</a>)) {</td></tr>
<tr><th id="8163">8163</th><td>                <a class="macro" href="../../tcg/tcg.h.html#438" title="TCGv_i64" data-ref="_M/TCGv">TCGv</a> <dfn class="local col4 decl" id="1264base" title='base' data-type='TCGv_i64' data-ref="1264base">base</dfn>, <dfn class="local col5 decl" id="1265treg" title='treg' data-type='TCGv_i64' data-ref="1265treg">treg</dfn>, <dfn class="local col6 decl" id="1266src" title='src' data-type='TCGv_i64' data-ref="1266src">src</dfn>, <dfn class="local col7 decl" id="1267dst" title='dst' data-type='TCGv_i64' data-ref="1267dst">dst</dfn>;</td></tr>
<tr><th id="8164">8164</th><td></td></tr>
<tr><th id="8165">8165</th><td>                <i>/* Preserve hflags bits by testing CR4 at runtime.  */</i></td></tr>
<tr><th id="8166">8166</th><td>                <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_movi_i32" title='tcg_gen_movi_i32' data-ref="tcg_gen_movi_i32">tcg_gen_movi_i32</a>(<a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>, <a class="macro" href="cpu.h.html#235" title="(1U &lt;&lt; 16)" data-ref="_M/CR4_FSGSBASE_MASK">CR4_FSGSBASE_MASK</a>);</td></tr>
<tr><th id="8167">8167</th><td>                <a class="ref" href="helper.h.html#16" title='gen_helper_cr4_testbit' data-ref="gen_helper_cr4_testbit">gen_helper_cr4_testbit</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='r' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a>);</td></tr>
<tr><th id="8168">8168</th><td></td></tr>
<tr><th id="8169">8169</th><td>                <a class="local col4 ref" href="#1264base" title='base' data-ref="1264base">base</a> = <a class="tu ref" href="#cpu_seg_base" title='cpu_seg_base' data-use='r' data-ref="cpu_seg_base">cpu_seg_base</a>[<a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> &amp; <var>8</var> ? <a class="macro" href="cpu.h.html#82" title="5" data-ref="_M/R_GS">R_GS</a> : <a class="macro" href="cpu.h.html#81" title="4" data-ref="_M/R_FS">R_FS</a>];</td></tr>
<tr><th id="8170">8170</th><td>                <a class="local col5 ref" href="#1265treg" title='treg' data-ref="1265treg">treg</a> = <a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='r' data-ref="cpu_regs">cpu_regs</a>[(<a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> &amp; <var>7</var>) | <a class="macro" href="#45" title="((s)-&gt;rex_b)" data-ref="_M/REX_B">REX_B</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>)];</td></tr>
<tr><th id="8171">8171</th><td></td></tr>
<tr><th id="8172">8172</th><td>                <b>if</b> (<a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> &amp; <var>0x10</var>) {</td></tr>
<tr><th id="8173">8173</th><td>                    <i>/* wr*base */</i></td></tr>
<tr><th id="8174">8174</th><td>                    <a class="local col7 ref" href="#1267dst" title='dst' data-ref="1267dst">dst</a> = <a class="local col4 ref" href="#1264base" title='base' data-ref="1264base">base</a>, <a class="local col6 ref" href="#1266src" title='src' data-ref="1266src">src</a> = <a class="local col5 ref" href="#1265treg" title='treg' data-ref="1265treg">treg</a>;</td></tr>
<tr><th id="8175">8175</th><td>                } <b>else</b> {</td></tr>
<tr><th id="8176">8176</th><td>                    <i>/* rd*base */</i></td></tr>
<tr><th id="8177">8177</th><td>                    <a class="local col7 ref" href="#1267dst" title='dst' data-ref="1267dst">dst</a> = <a class="local col5 ref" href="#1265treg" title='treg' data-ref="1265treg">treg</a>, <a class="local col6 ref" href="#1266src" title='src' data-ref="1266src">src</a> = <a class="local col4 ref" href="#1264base" title='base' data-ref="1264base">base</a>;</td></tr>
<tr><th id="8178">8178</th><td>                }</td></tr>
<tr><th id="8179">8179</th><td></td></tr>
<tr><th id="8180">8180</th><td>                <b>if</b> (<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::dflag" title='DisasContext::dflag' data-use='r' data-ref="DisasContext::dflag">dflag</a> == <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_32" title='TCGMemOp::MO_32' data-ref="TCGMemOp::MO_32">MO_32</a>) {</td></tr>
<tr><th id="8181">8181</th><td>                    <a class="macro" href="../../tcg/tcg-op.h.html#972" title="tcg_gen_ext32u_i64" data-ref="_M/tcg_gen_ext32u_tl">tcg_gen_ext32u_tl</a>(<a class="local col7 ref" href="#1267dst" title='dst' data-ref="1267dst">dst</a>, <a class="local col6 ref" href="#1266src" title='src' data-ref="1266src">src</a>);</td></tr>
<tr><th id="8182">8182</th><td>                } <b>else</b> {</td></tr>
<tr><th id="8183">8183</th><td>                    <a class="macro" href="../../tcg/tcg-op.h.html#920" title="tcg_gen_mov_i64" data-ref="_M/tcg_gen_mov_tl">tcg_gen_mov_tl</a>(<a class="local col7 ref" href="#1267dst" title='dst' data-ref="1267dst">dst</a>, <a class="local col6 ref" href="#1266src" title='src' data-ref="1266src">src</a>);</td></tr>
<tr><th id="8184">8184</th><td>                }</td></tr>
<tr><th id="8185">8185</th><td>                <b>break</b>;</td></tr>
<tr><th id="8186">8186</th><td>            }</td></tr>
<tr><th id="8187">8187</th><td>            <b>goto</b> <a class="lbl" href="#1202unknown_op" data-ref="1202unknown_op">unknown_op</a>;</td></tr>
<tr><th id="8188">8188</th><td></td></tr>
<tr><th id="8189">8189</th><td>        <b>case</b> <var>0xf8</var>: <i>/* sfence / pcommit */</i></td></tr>
<tr><th id="8190">8190</th><td>            <b>if</b> (<a class="local col1 ref" href="#1181prefixes" title='prefixes' data-ref="1181prefixes">prefixes</a> &amp; <a class="macro" href="#38" title="0x08" data-ref="_M/PREFIX_DATA">PREFIX_DATA</a>) {</td></tr>
<tr><th id="8191">8191</th><td>                <i>/* pcommit */</i></td></tr>
<tr><th id="8192">8192</th><td>                <b>if</b> (!(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cpuid_7_0_ebx_features" title='DisasContext::cpuid_7_0_ebx_features' data-use='r' data-ref="DisasContext::cpuid_7_0_ebx_features">cpuid_7_0_ebx_features</a> &amp; <a class="macro" href="cpu.h.html#624" title="(1U &lt;&lt; 22)" data-ref="_M/CPUID_7_0_EBX_PCOMMIT">CPUID_7_0_EBX_PCOMMIT</a>)</td></tr>
<tr><th id="8193">8193</th><td>                    || (<a class="local col1 ref" href="#1181prefixes" title='prefixes' data-ref="1181prefixes">prefixes</a> &amp; <a class="macro" href="#37" title="0x04" data-ref="_M/PREFIX_LOCK">PREFIX_LOCK</a>)) {</td></tr>
<tr><th id="8194">8194</th><td>                    <b>goto</b> <a class="lbl" href="#1198illegal_op" data-ref="1198illegal_op">illegal_op</a>;</td></tr>
<tr><th id="8195">8195</th><td>                }</td></tr>
<tr><th id="8196">8196</th><td>                <b>break</b>;</td></tr>
<tr><th id="8197">8197</th><td>            }</td></tr>
<tr><th id="8198">8198</th><td>            <i>/* fallthru */</i></td></tr>
<tr><th id="8199">8199</th><td>        <b>case</b> <var>0xf9</var> ... <var>0xff</var>: <i>/* sfence */</i></td></tr>
<tr><th id="8200">8200</th><td>            <b>if</b> (!(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cpuid_features" title='DisasContext::cpuid_features' data-use='r' data-ref="DisasContext::cpuid_features">cpuid_features</a> &amp; <a class="macro" href="cpu.h.html#495" title="(1U &lt;&lt; 25)" data-ref="_M/CPUID_SSE">CPUID_SSE</a>)</td></tr>
<tr><th id="8201">8201</th><td>                || (<a class="local col1 ref" href="#1181prefixes" title='prefixes' data-ref="1181prefixes">prefixes</a> &amp; <a class="macro" href="#37" title="0x04" data-ref="_M/PREFIX_LOCK">PREFIX_LOCK</a>)) {</td></tr>
<tr><th id="8202">8202</th><td>                <b>goto</b> <a class="lbl" href="#1198illegal_op" data-ref="1198illegal_op">illegal_op</a>;</td></tr>
<tr><th id="8203">8203</th><td>            }</td></tr>
<tr><th id="8204">8204</th><td>            <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_mb" title='tcg_gen_mb' data-ref="tcg_gen_mb">tcg_gen_mb</a>(<a class="enum" href="../../tcg/tcg-mo.h.html#TCG_MO_ST_ST" title='TCG_MO_ST_ST' data-ref="TCG_MO_ST_ST">TCG_MO_ST_ST</a> | <a class="enum" href="../../tcg/tcg-mo.h.html#TCG_BAR_SC" title='TCG_BAR_SC' data-ref="TCG_BAR_SC">TCG_BAR_SC</a>);</td></tr>
<tr><th id="8205">8205</th><td>            <b>break</b>;</td></tr>
<tr><th id="8206">8206</th><td>        <b>case</b> <var>0xe8</var> ... <var>0xef</var>: <i>/* lfence */</i></td></tr>
<tr><th id="8207">8207</th><td>            <b>if</b> (!(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cpuid_features" title='DisasContext::cpuid_features' data-use='r' data-ref="DisasContext::cpuid_features">cpuid_features</a> &amp; <a class="macro" href="cpu.h.html#495" title="(1U &lt;&lt; 25)" data-ref="_M/CPUID_SSE">CPUID_SSE</a>)</td></tr>
<tr><th id="8208">8208</th><td>                || (<a class="local col1 ref" href="#1181prefixes" title='prefixes' data-ref="1181prefixes">prefixes</a> &amp; <a class="macro" href="#37" title="0x04" data-ref="_M/PREFIX_LOCK">PREFIX_LOCK</a>)) {</td></tr>
<tr><th id="8209">8209</th><td>                <b>goto</b> <a class="lbl" href="#1198illegal_op" data-ref="1198illegal_op">illegal_op</a>;</td></tr>
<tr><th id="8210">8210</th><td>            }</td></tr>
<tr><th id="8211">8211</th><td>            <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_mb" title='tcg_gen_mb' data-ref="tcg_gen_mb">tcg_gen_mb</a>(<a class="enum" href="../../tcg/tcg-mo.h.html#TCG_MO_LD_LD" title='TCG_MO_LD_LD' data-ref="TCG_MO_LD_LD">TCG_MO_LD_LD</a> | <a class="enum" href="../../tcg/tcg-mo.h.html#TCG_BAR_SC" title='TCG_BAR_SC' data-ref="TCG_BAR_SC">TCG_BAR_SC</a>);</td></tr>
<tr><th id="8212">8212</th><td>            <b>break</b>;</td></tr>
<tr><th id="8213">8213</th><td>        <b>case</b> <var>0xf0</var> ... <var>0xf7</var>: <i>/* mfence */</i></td></tr>
<tr><th id="8214">8214</th><td>            <b>if</b> (!(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cpuid_features" title='DisasContext::cpuid_features' data-use='r' data-ref="DisasContext::cpuid_features">cpuid_features</a> &amp; <a class="macro" href="cpu.h.html#496" title="(1U &lt;&lt; 26)" data-ref="_M/CPUID_SSE2">CPUID_SSE2</a>)</td></tr>
<tr><th id="8215">8215</th><td>                || (<a class="local col1 ref" href="#1181prefixes" title='prefixes' data-ref="1181prefixes">prefixes</a> &amp; <a class="macro" href="#37" title="0x04" data-ref="_M/PREFIX_LOCK">PREFIX_LOCK</a>)) {</td></tr>
<tr><th id="8216">8216</th><td>                <b>goto</b> <a class="lbl" href="#1198illegal_op" data-ref="1198illegal_op">illegal_op</a>;</td></tr>
<tr><th id="8217">8217</th><td>            }</td></tr>
<tr><th id="8218">8218</th><td>            <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_mb" title='tcg_gen_mb' data-ref="tcg_gen_mb">tcg_gen_mb</a>(<a class="enum" href="../../tcg/tcg-mo.h.html#TCG_MO_ALL" title='TCG_MO_ALL' data-ref="TCG_MO_ALL">TCG_MO_ALL</a> | <a class="enum" href="../../tcg/tcg-mo.h.html#TCG_BAR_SC" title='TCG_BAR_SC' data-ref="TCG_BAR_SC">TCG_BAR_SC</a>);</td></tr>
<tr><th id="8219">8219</th><td>            <b>break</b>;</td></tr>
<tr><th id="8220">8220</th><td></td></tr>
<tr><th id="8221">8221</th><td>        <b>default</b>:</td></tr>
<tr><th id="8222">8222</th><td>            <b>goto</b> <a class="lbl" href="#1202unknown_op" data-ref="1202unknown_op">unknown_op</a>;</td></tr>
<tr><th id="8223">8223</th><td>        }</td></tr>
<tr><th id="8224">8224</th><td>        <b>break</b>;</td></tr>
<tr><th id="8225">8225</th><td></td></tr>
<tr><th id="8226">8226</th><td>    <b>case</b> <var>0x10d</var>: <i>/* 3DNow! prefetch(w) */</i></td></tr>
<tr><th id="8227">8227</th><td>        <a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> = <a class="ref" href="../../include/exec/cpu_ldst_template.h.html#112" title='cpu_ldub_code' data-ref="cpu_ldub_code">cpu_ldub_code</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='w' data-ref="DisasContext::pc">pc</a>++);</td></tr>
<tr><th id="8228">8228</th><td>        <a class="local col9 ref" href="#1189mod" title='mod' data-ref="1189mod">mod</a> = (<a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> &gt;&gt; <var>6</var>) &amp; <var>3</var>;</td></tr>
<tr><th id="8229">8229</th><td>        <b>if</b> (<a class="local col9 ref" href="#1189mod" title='mod' data-ref="1189mod">mod</a> == <var>3</var>)</td></tr>
<tr><th id="8230">8230</th><td>            <b>goto</b> <a class="lbl" href="#1198illegal_op" data-ref="1198illegal_op">illegal_op</a>;</td></tr>
<tr><th id="8231">8231</th><td>        <a class="tu ref" href="#gen_nop_modrm" title='gen_nop_modrm' data-use='c' data-ref="gen_nop_modrm">gen_nop_modrm</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a>);</td></tr>
<tr><th id="8232">8232</th><td>        <b>break</b>;</td></tr>
<tr><th id="8233">8233</th><td>    <b>case</b> <var>0x1aa</var>: <i>/* rsm */</i></td></tr>
<tr><th id="8234">8234</th><td>        <a class="tu ref" href="#gen_svm_check_intercept" title='gen_svm_check_intercept' data-use='c' data-ref="gen_svm_check_intercept">gen_svm_check_intercept</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col9 ref" href="#1179pc_start" title='pc_start' data-ref="1179pc_start">pc_start</a>, <a class="macro" href="svm.h.html#101" title="0x073" data-ref="_M/SVM_EXIT_RSM">SVM_EXIT_RSM</a>);</td></tr>
<tr><th id="8235">8235</th><td>        <b>if</b> (!(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::flags" title='DisasContext::flags' data-use='r' data-ref="DisasContext::flags">flags</a> &amp; <a class="macro" href="cpu.h.html#182" title="(1 &lt;&lt; 19)" data-ref="_M/HF_SMM_MASK">HF_SMM_MASK</a>))</td></tr>
<tr><th id="8236">8236</th><td>            <b>goto</b> <a class="lbl" href="#1198illegal_op" data-ref="1198illegal_op">illegal_op</a>;</td></tr>
<tr><th id="8237">8237</th><td>        <a class="tu ref" href="#gen_update_cc_op" title='gen_update_cc_op' data-use='c' data-ref="gen_update_cc_op">gen_update_cc_op</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>);</td></tr>
<tr><th id="8238">8238</th><td>        <a class="tu ref" href="#gen_jmp_im" title='gen_jmp_im' data-use='c' data-ref="gen_jmp_im">gen_jmp_im</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='r' data-ref="DisasContext::pc">pc</a> - <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>);</td></tr>
<tr><th id="8239">8239</th><td>        <a class="ref" href="helper.h.html#73" title='gen_helper_rsm' data-ref="gen_helper_rsm">gen_helper_rsm</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>);</td></tr>
<tr><th id="8240">8240</th><td>        <a class="tu ref" href="#gen_eob" title='gen_eob' data-use='c' data-ref="gen_eob">gen_eob</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>);</td></tr>
<tr><th id="8241">8241</th><td>        <b>break</b>;</td></tr>
<tr><th id="8242">8242</th><td>    <b>case</b> <var>0x1b8</var>: <i>/* SSE4.2 popcnt */</i></td></tr>
<tr><th id="8243">8243</th><td>        <b>if</b> ((<a class="local col1 ref" href="#1181prefixes" title='prefixes' data-ref="1181prefixes">prefixes</a> &amp; (<a class="macro" href="#35" title="0x01" data-ref="_M/PREFIX_REPZ">PREFIX_REPZ</a> | <a class="macro" href="#37" title="0x04" data-ref="_M/PREFIX_LOCK">PREFIX_LOCK</a> | <a class="macro" href="#36" title="0x02" data-ref="_M/PREFIX_REPNZ">PREFIX_REPNZ</a>)) !=</td></tr>
<tr><th id="8244">8244</th><td>             <a class="macro" href="#35" title="0x01" data-ref="_M/PREFIX_REPZ">PREFIX_REPZ</a>)</td></tr>
<tr><th id="8245">8245</th><td>            <b>goto</b> <a class="lbl" href="#1198illegal_op" data-ref="1198illegal_op">illegal_op</a>;</td></tr>
<tr><th id="8246">8246</th><td>        <b>if</b> (!(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::cpuid_ext_features" title='DisasContext::cpuid_ext_features' data-use='r' data-ref="DisasContext::cpuid_ext_features">cpuid_ext_features</a> &amp; <a class="macro" href="cpu.h.html#524" title="(1U &lt;&lt; 23)" data-ref="_M/CPUID_EXT_POPCNT">CPUID_EXT_POPCNT</a>))</td></tr>
<tr><th id="8247">8247</th><td>            <b>goto</b> <a class="lbl" href="#1198illegal_op" data-ref="1198illegal_op">illegal_op</a>;</td></tr>
<tr><th id="8248">8248</th><td></td></tr>
<tr><th id="8249">8249</th><td>        <a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> = <a class="ref" href="../../include/exec/cpu_ldst_template.h.html#112" title='cpu_ldub_code' data-ref="cpu_ldub_code">cpu_ldub_code</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='w' data-ref="DisasContext::pc">pc</a>++);</td></tr>
<tr><th id="8250">8250</th><td>        <a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a> = ((<a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a> &gt;&gt; <var>3</var>) &amp; <var>7</var>) | <a class="local col6 ref" href="#1196rex_r" title='rex_r' data-ref="1196rex_r">rex_r</a>;</td></tr>
<tr><th id="8251">8251</th><td></td></tr>
<tr><th id="8252">8252</th><td>        <b>if</b> (<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::prefix" title='DisasContext::prefix' data-use='r' data-ref="DisasContext::prefix">prefix</a> &amp; <a class="macro" href="#38" title="0x08" data-ref="_M/PREFIX_DATA">PREFIX_DATA</a>) {</td></tr>
<tr><th id="8253">8253</th><td>            <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a> = <a class="enum" href="../../tcg/tcg.h.html#TCGMemOp::MO_16" title='TCGMemOp::MO_16' data-ref="TCGMemOp::MO_16">MO_16</a>;</td></tr>
<tr><th id="8254">8254</th><td>        } <b>else</b> {</td></tr>
<tr><th id="8255">8255</th><td>            <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a> = <a class="tu ref" href="#mo_64_32" title='mo_64_32' data-use='c' data-ref="mo_64_32">mo_64_32</a>(<a class="local col5 ref" href="#1185dflag" title='dflag' data-ref="1185dflag">dflag</a>);</td></tr>
<tr><th id="8256">8256</th><td>        }</td></tr>
<tr><th id="8257">8257</th><td></td></tr>
<tr><th id="8258">8258</th><td>        <a class="tu ref" href="#gen_ldst_modrm" title='gen_ldst_modrm' data-use='c' data-ref="gen_ldst_modrm">gen_ldst_modrm</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col6 ref" href="#1186modrm" title='modrm' data-ref="1186modrm">modrm</a>, <a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="enum" href="#OR_TMP0" title='OR_TMP0' data-ref="OR_TMP0">OR_TMP0</a>, <var>0</var>);</td></tr>
<tr><th id="8259">8259</th><td>        <a class="tu ref" href="#gen_extu" title='gen_extu' data-use='c' data-ref="gen_extu">gen_extu</a>(<a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="8260">8260</th><td>        <a class="macro" href="../../tcg/tcg-op.h.html#920" title="tcg_gen_mov_i64" data-ref="_M/tcg_gen_mov_tl">tcg_gen_mov_tl</a>(<a class="tu ref" href="#cpu_cc_src" title='cpu_cc_src' data-use='r' data-ref="cpu_cc_src">cpu_cc_src</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="8261">8261</th><td>        <a class="macro" href="../../tcg/tcg-op.h.html#989" title="tcg_gen_ctpop_i64" data-ref="_M/tcg_gen_ctpop_tl">tcg_gen_ctpop_tl</a>(<a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="8262">8262</th><td>        <a class="tu ref" href="#gen_op_mov_reg_v" title='gen_op_mov_reg_v' data-use='c' data-ref="gen_op_mov_reg_v">gen_op_mov_reg_v</a>(<a class="local col3 ref" href="#1183ot" title='ot' data-ref="1183ot">ot</a>, <a class="local col7 ref" href="#1187reg" title='reg' data-ref="1187reg">reg</a>, <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='r' data-ref="cpu_T0">cpu_T0</a>);</td></tr>
<tr><th id="8263">8263</th><td></td></tr>
<tr><th id="8264">8264</th><td>        <a class="tu ref" href="#set_cc_op" title='set_cc_op' data-use='c' data-ref="set_cc_op">set_cc_op</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="enum" href="cpu.h.html#CC_OP_POPCNT" title='CC_OP_POPCNT' data-ref="CC_OP_POPCNT">CC_OP_POPCNT</a>);</td></tr>
<tr><th id="8265">8265</th><td>        <b>break</b>;</td></tr>
<tr><th id="8266">8266</th><td>    <b>case</b> <var>0x10e</var> ... <var>0x10f</var>:</td></tr>
<tr><th id="8267">8267</th><td>        <i>/* 3DNow! instructions, ignore prefixes */</i></td></tr>
<tr><th id="8268">8268</th><td>        <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::prefix" title='DisasContext::prefix' data-use='w' data-ref="DisasContext::prefix">prefix</a> &amp;= ~(<a class="macro" href="#35" title="0x01" data-ref="_M/PREFIX_REPZ">PREFIX_REPZ</a> | <a class="macro" href="#36" title="0x02" data-ref="_M/PREFIX_REPNZ">PREFIX_REPNZ</a> | <a class="macro" href="#38" title="0x08" data-ref="_M/PREFIX_DATA">PREFIX_DATA</a>);</td></tr>
<tr><th id="8269">8269</th><td>    <b>case</b> <var>0x110</var> ... <var>0x117</var>:</td></tr>
<tr><th id="8270">8270</th><td>    <b>case</b> <var>0x128</var> ... <var>0x12f</var>:</td></tr>
<tr><th id="8271">8271</th><td>    <b>case</b> <var>0x138</var> ... <var>0x13a</var>:</td></tr>
<tr><th id="8272">8272</th><td>    <b>case</b> <var>0x150</var> ... <var>0x179</var>:</td></tr>
<tr><th id="8273">8273</th><td>    <b>case</b> <var>0x17c</var> ... <var>0x17f</var>:</td></tr>
<tr><th id="8274">8274</th><td>    <b>case</b> <var>0x1c2</var>:</td></tr>
<tr><th id="8275">8275</th><td>    <b>case</b> <var>0x1c4</var> ... <var>0x1c6</var>:</td></tr>
<tr><th id="8276">8276</th><td>    <b>case</b> <var>0x1d0</var> ... <var>0x1fe</var>:</td></tr>
<tr><th id="8277">8277</th><td>        <a class="tu ref" href="#gen_sse" title='gen_sse' data-use='c' data-ref="gen_sse">gen_sse</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>, <a class="local col0 ref" href="#1180b" title='b' data-ref="1180b">b</a>, <a class="local col9 ref" href="#1179pc_start" title='pc_start' data-ref="1179pc_start">pc_start</a>, <a class="local col6 ref" href="#1196rex_r" title='rex_r' data-ref="1196rex_r">rex_r</a>);</td></tr>
<tr><th id="8278">8278</th><td>        <b>break</b>;</td></tr>
<tr><th id="8279">8279</th><td>    <b>default</b>:</td></tr>
<tr><th id="8280">8280</th><td>        <b>goto</b> <a class="lbl" href="#1202unknown_op" data-ref="1202unknown_op">unknown_op</a>;</td></tr>
<tr><th id="8281">8281</th><td>    }</td></tr>
<tr><th id="8282">8282</th><td>    <b>return</b> <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='r' data-ref="DisasContext::pc">pc</a>;</td></tr>
<tr><th id="8283">8283</th><td> <dfn class="lbl" id="1198illegal_op" data-ref="1198illegal_op">illegal_op</dfn>:</td></tr>
<tr><th id="8284">8284</th><td>    <a class="tu ref" href="#gen_illegal_opcode" title='gen_illegal_opcode' data-use='c' data-ref="gen_illegal_opcode">gen_illegal_opcode</a>(<a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>);</td></tr>
<tr><th id="8285">8285</th><td>    <b>return</b> <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='r' data-ref="DisasContext::pc">pc</a>;</td></tr>
<tr><th id="8286">8286</th><td> <dfn class="lbl" id="1202unknown_op" data-ref="1202unknown_op">unknown_op</dfn>:</td></tr>
<tr><th id="8287">8287</th><td>    <a class="tu ref" href="#gen_unknown_opcode" title='gen_unknown_opcode' data-use='c' data-ref="gen_unknown_opcode">gen_unknown_opcode</a>(<a class="local col7 ref" href="#1177env" title='env' data-ref="1177env">env</a>, <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>);</td></tr>
<tr><th id="8288">8288</th><td>    <b>return</b> <a class="local col8 ref" href="#1178s" title='s' data-ref="1178s">s</a>-&gt;<a class="tu ref" href="#DisasContext::pc" title='DisasContext::pc' data-use='r' data-ref="DisasContext::pc">pc</a>;</td></tr>
<tr><th id="8289">8289</th><td>}</td></tr>
<tr><th id="8290">8290</th><td></td></tr>
<tr><th id="8291">8291</th><td><em>void</em> <dfn class="decl def" id="tcg_x86_init" title='tcg_x86_init' data-ref="tcg_x86_init">tcg_x86_init</dfn>(<em>void</em>)</td></tr>
<tr><th id="8292">8292</th><td>{</td></tr>
<tr><th id="8293">8293</th><td>    <em>static</em> <em>const</em> <em>char</em> <dfn class="local col8 decl" id="1268reg_names" title='reg_names' data-type='const char [16][4]' data-ref="1268reg_names">reg_names</dfn>[<a class="macro" href="cpu.h.html#867" title="16" data-ref="_M/CPU_NB_REGS">CPU_NB_REGS</a>][<var>4</var>] = {</td></tr>
<tr><th id="8294">8294</th><td><u>#<span data-ppcond="8294">ifdef</span> <a class="macro" href="../../x86_64-softmmu/config-target.h.html#2" data-ref="_M/TARGET_X86_64">TARGET_X86_64</a></u></td></tr>
<tr><th id="8295">8295</th><td>        [<a class="macro" href="cpu.h.html#59" title="0" data-ref="_M/R_EAX">R_EAX</a>] = <q>"rax"</q>,</td></tr>
<tr><th id="8296">8296</th><td>        [<a class="macro" href="cpu.h.html#62" title="3" data-ref="_M/R_EBX">R_EBX</a>] = <q>"rbx"</q>,</td></tr>
<tr><th id="8297">8297</th><td>        [<a class="macro" href="cpu.h.html#60" title="1" data-ref="_M/R_ECX">R_ECX</a>] = <q>"rcx"</q>,</td></tr>
<tr><th id="8298">8298</th><td>        [<a class="macro" href="cpu.h.html#61" title="2" data-ref="_M/R_EDX">R_EDX</a>] = <q>"rdx"</q>,</td></tr>
<tr><th id="8299">8299</th><td>        [<a class="macro" href="cpu.h.html#65" title="6" data-ref="_M/R_ESI">R_ESI</a>] = <q>"rsi"</q>,</td></tr>
<tr><th id="8300">8300</th><td>        [<a class="macro" href="cpu.h.html#66" title="7" data-ref="_M/R_EDI">R_EDI</a>] = <q>"rdi"</q>,</td></tr>
<tr><th id="8301">8301</th><td>        [<a class="macro" href="cpu.h.html#64" title="5" data-ref="_M/R_EBP">R_EBP</a>] = <q>"rbp"</q>,</td></tr>
<tr><th id="8302">8302</th><td>        [<a class="macro" href="cpu.h.html#63" title="4" data-ref="_M/R_ESP">R_ESP</a>] = <q>"rsp"</q>,</td></tr>
<tr><th id="8303">8303</th><td>        [<var>8</var>]  = <q>"r8"</q>,</td></tr>
<tr><th id="8304">8304</th><td>        [<var>9</var>]  = <q>"r9"</q>,</td></tr>
<tr><th id="8305">8305</th><td>        [<var>10</var>] = <q>"r10"</q>,</td></tr>
<tr><th id="8306">8306</th><td>        [<var>11</var>] = <q>"r11"</q>,</td></tr>
<tr><th id="8307">8307</th><td>        [<var>12</var>] = <q>"r12"</q>,</td></tr>
<tr><th id="8308">8308</th><td>        [<var>13</var>] = <q>"r13"</q>,</td></tr>
<tr><th id="8309">8309</th><td>        [<var>14</var>] = <q>"r14"</q>,</td></tr>
<tr><th id="8310">8310</th><td>        [<var>15</var>] = <q>"r15"</q>,</td></tr>
<tr><th id="8311">8311</th><td><u>#<span data-ppcond="8294">else</span></u></td></tr>
<tr><th id="8312">8312</th><td>        [R_EAX] = <q>"eax"</q>,</td></tr>
<tr><th id="8313">8313</th><td>        [R_EBX] = <q>"ebx"</q>,</td></tr>
<tr><th id="8314">8314</th><td>        [R_ECX] = <q>"ecx"</q>,</td></tr>
<tr><th id="8315">8315</th><td>        [R_EDX] = <q>"edx"</q>,</td></tr>
<tr><th id="8316">8316</th><td>        [R_ESI] = <q>"esi"</q>,</td></tr>
<tr><th id="8317">8317</th><td>        [R_EDI] = <q>"edi"</q>,</td></tr>
<tr><th id="8318">8318</th><td>        [R_EBP] = <q>"ebp"</q>,</td></tr>
<tr><th id="8319">8319</th><td>        [R_ESP] = <q>"esp"</q>,</td></tr>
<tr><th id="8320">8320</th><td><u>#<span data-ppcond="8294">endif</span></u></td></tr>
<tr><th id="8321">8321</th><td>    };</td></tr>
<tr><th id="8322">8322</th><td>    <em>static</em> <em>const</em> <em>char</em> <dfn class="local col9 decl" id="1269seg_base_names" title='seg_base_names' data-type='const char [6][8]' data-ref="1269seg_base_names">seg_base_names</dfn>[<var>6</var>][<var>8</var>] = {</td></tr>
<tr><th id="8323">8323</th><td>        [<a class="macro" href="cpu.h.html#78" title="1" data-ref="_M/R_CS">R_CS</a>] = <q>"cs_base"</q>,</td></tr>
<tr><th id="8324">8324</th><td>        [<a class="macro" href="cpu.h.html#80" title="3" data-ref="_M/R_DS">R_DS</a>] = <q>"ds_base"</q>,</td></tr>
<tr><th id="8325">8325</th><td>        [<a class="macro" href="cpu.h.html#77" title="0" data-ref="_M/R_ES">R_ES</a>] = <q>"es_base"</q>,</td></tr>
<tr><th id="8326">8326</th><td>        [<a class="macro" href="cpu.h.html#81" title="4" data-ref="_M/R_FS">R_FS</a>] = <q>"fs_base"</q>,</td></tr>
<tr><th id="8327">8327</th><td>        [<a class="macro" href="cpu.h.html#82" title="5" data-ref="_M/R_GS">R_GS</a>] = <q>"gs_base"</q>,</td></tr>
<tr><th id="8328">8328</th><td>        [<a class="macro" href="cpu.h.html#79" title="2" data-ref="_M/R_SS">R_SS</a>] = <q>"ss_base"</q>,</td></tr>
<tr><th id="8329">8329</th><td>    };</td></tr>
<tr><th id="8330">8330</th><td>    <em>static</em> <em>const</em> <em>char</em> <dfn class="local col0 decl" id="1270bnd_regl_names" title='bnd_regl_names' data-type='const char [4][8]' data-ref="1270bnd_regl_names">bnd_regl_names</dfn>[<var>4</var>][<var>8</var>] = {</td></tr>
<tr><th id="8331">8331</th><td>        <q>"bnd0_lb"</q>, <q>"bnd1_lb"</q>, <q>"bnd2_lb"</q>, <q>"bnd3_lb"</q></td></tr>
<tr><th id="8332">8332</th><td>    };</td></tr>
<tr><th id="8333">8333</th><td>    <em>static</em> <em>const</em> <em>char</em> <dfn class="local col1 decl" id="1271bnd_regu_names" title='bnd_regu_names' data-type='const char [4][8]' data-ref="1271bnd_regu_names">bnd_regu_names</dfn>[<var>4</var>][<var>8</var>] = {</td></tr>
<tr><th id="8334">8334</th><td>        <q>"bnd0_ub"</q>, <q>"bnd1_ub"</q>, <q>"bnd2_ub"</q>, <q>"bnd3_ub"</q></td></tr>
<tr><th id="8335">8335</th><td>    };</td></tr>
<tr><th id="8336">8336</th><td>    <em>int</em> <dfn class="local col2 decl" id="1272i" title='i' data-type='int' data-ref="1272i">i</dfn>;</td></tr>
<tr><th id="8337">8337</th><td>    <em>static</em> <span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="local col3 decl" id="1273initialized" title='initialized' data-type='_Bool' data-ref="1273initialized">initialized</dfn>;</td></tr>
<tr><th id="8338">8338</th><td></td></tr>
<tr><th id="8339">8339</th><td>    <b>if</b> (<a class="local col3 ref" href="#1273initialized" title='initialized' data-ref="1273initialized">initialized</a>) {</td></tr>
<tr><th id="8340">8340</th><td>        <b>return</b>;</td></tr>
<tr><th id="8341">8341</th><td>    }</td></tr>
<tr><th id="8342">8342</th><td>    <a class="local col3 ref" href="#1273initialized" title='initialized' data-ref="1273initialized">initialized</a> = <span class="macro" title="1" data-ref="_M/true">true</span>;</td></tr>
<tr><th id="8343">8343</th><td></td></tr>
<tr><th id="8344">8344</th><td>    <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='w' data-ref="cpu_env">cpu_env</a> = <a class="macro" href="../../tcg/tcg.h.html#918" title="MAKE_TCGV_PTR(GET_TCGV_I64(tcg_global_reg_new_i64((TCG_REG_R14), (&quot;env&quot;))))" data-ref="_M/tcg_global_reg_new_ptr">tcg_global_reg_new_ptr</a>(<a class="macro" href="../../tcg/i386/tcg-target.h.html#160" title="TCG_REG_R14" data-ref="_M/TCG_AREG0">TCG_AREG0</a>, <q>"env"</q>);</td></tr>
<tr><th id="8345">8345</th><td>    <a class="ref" href="../../tcg/tcg.h.html#tcg_ctx" title='tcg_ctx' data-ref="tcg_ctx">tcg_ctx</a>.<a class="ref" href="../../tcg/tcg.h.html#TCGContext::tcg_env" title='TCGContext::tcg_env' data-ref="TCGContext::tcg_env">tcg_env</a> = <a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>;</td></tr>
<tr><th id="8346">8346</th><td>    <a class="tu ref" href="#cpu_cc_op" title='cpu_cc_op' data-use='w' data-ref="cpu_cc_op">cpu_cc_op</a> = <a class="ref" href="../../tcg/tcg.h.html#tcg_global_mem_new_i32" title='tcg_global_mem_new_i32' data-ref="tcg_global_mem_new_i32">tcg_global_mem_new_i32</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>,</td></tr>
<tr><th id="8347">8347</th><td>                                       <span class="macro" title="__builtin_offsetof(CPUX86State, cc_op)" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>, cc_op), <q>"cc_op"</q>);</td></tr>
<tr><th id="8348">8348</th><td>    <a class="tu ref" href="#cpu_cc_dst" title='cpu_cc_dst' data-use='w' data-ref="cpu_cc_dst">cpu_cc_dst</a> = <a class="macro" href="../../tcg/tcg-op.h.html#824" title="tcg_global_mem_new_i64" data-ref="_M/tcg_global_mem_new">tcg_global_mem_new</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <span class="macro" title="__builtin_offsetof(CPUX86State, cc_dst)" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>, cc_dst),</td></tr>
<tr><th id="8349">8349</th><td>                                    <q>"cc_dst"</q>);</td></tr>
<tr><th id="8350">8350</th><td>    <a class="tu ref" href="#cpu_cc_src" title='cpu_cc_src' data-use='w' data-ref="cpu_cc_src">cpu_cc_src</a> = <a class="macro" href="../../tcg/tcg-op.h.html#824" title="tcg_global_mem_new_i64" data-ref="_M/tcg_global_mem_new">tcg_global_mem_new</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <span class="macro" title="__builtin_offsetof(CPUX86State, cc_src)" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>, cc_src),</td></tr>
<tr><th id="8351">8351</th><td>                                    <q>"cc_src"</q>);</td></tr>
<tr><th id="8352">8352</th><td>    <a class="tu ref" href="#cpu_cc_src2" title='cpu_cc_src2' data-use='w' data-ref="cpu_cc_src2">cpu_cc_src2</a> = <a class="macro" href="../../tcg/tcg-op.h.html#824" title="tcg_global_mem_new_i64" data-ref="_M/tcg_global_mem_new">tcg_global_mem_new</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>, <span class="macro" title="__builtin_offsetof(CPUX86State, cc_src2)" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>, cc_src2),</td></tr>
<tr><th id="8353">8353</th><td>                                     <q>"cc_src2"</q>);</td></tr>
<tr><th id="8354">8354</th><td></td></tr>
<tr><th id="8355">8355</th><td>    <b>for</b> (<a class="local col2 ref" href="#1272i" title='i' data-ref="1272i">i</a> = <var>0</var>; <a class="local col2 ref" href="#1272i" title='i' data-ref="1272i">i</a> &lt; <a class="macro" href="cpu.h.html#867" title="16" data-ref="_M/CPU_NB_REGS">CPU_NB_REGS</a>; ++<a class="local col2 ref" href="#1272i" title='i' data-ref="1272i">i</a>) {</td></tr>
<tr><th id="8356">8356</th><td>        <a class="tu ref" href="#cpu_regs" title='cpu_regs' data-use='w' data-ref="cpu_regs">cpu_regs</a>[<a class="local col2 ref" href="#1272i" title='i' data-ref="1272i">i</a>] = <a class="macro" href="../../tcg/tcg-op.h.html#824" title="tcg_global_mem_new_i64" data-ref="_M/tcg_global_mem_new">tcg_global_mem_new</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>,</td></tr>
<tr><th id="8357">8357</th><td>                                         <span class="macro" title="__builtin_offsetof(CPUX86State, regs[i])" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>, regs[<a class="local col2 ref" href="#1272i" title='i' data-ref="1272i">i</a>]),</td></tr>
<tr><th id="8358">8358</th><td>                                         <a class="local col8 ref" href="#1268reg_names" title='reg_names' data-ref="1268reg_names">reg_names</a>[<a class="local col2 ref" href="#1272i" title='i' data-ref="1272i">i</a>]);</td></tr>
<tr><th id="8359">8359</th><td>    }</td></tr>
<tr><th id="8360">8360</th><td></td></tr>
<tr><th id="8361">8361</th><td>    <b>for</b> (<a class="local col2 ref" href="#1272i" title='i' data-ref="1272i">i</a> = <var>0</var>; <a class="local col2 ref" href="#1272i" title='i' data-ref="1272i">i</a> &lt; <var>6</var>; ++<a class="local col2 ref" href="#1272i" title='i' data-ref="1272i">i</a>) {</td></tr>
<tr><th id="8362">8362</th><td>        <a class="tu ref" href="#cpu_seg_base" title='cpu_seg_base' data-use='w' data-ref="cpu_seg_base">cpu_seg_base</a>[<a class="local col2 ref" href="#1272i" title='i' data-ref="1272i">i</a>]</td></tr>
<tr><th id="8363">8363</th><td>            = <a class="macro" href="../../tcg/tcg-op.h.html#824" title="tcg_global_mem_new_i64" data-ref="_M/tcg_global_mem_new">tcg_global_mem_new</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>,</td></tr>
<tr><th id="8364">8364</th><td>                                 <span class="macro" title="__builtin_offsetof(CPUX86State, segs[i].base)" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>, segs[<a class="local col2 ref" href="#1272i" title='i' data-ref="1272i">i</a>].base),</td></tr>
<tr><th id="8365">8365</th><td>                                 <a class="local col9 ref" href="#1269seg_base_names" title='seg_base_names' data-ref="1269seg_base_names">seg_base_names</a>[<a class="local col2 ref" href="#1272i" title='i' data-ref="1272i">i</a>]);</td></tr>
<tr><th id="8366">8366</th><td>    }</td></tr>
<tr><th id="8367">8367</th><td></td></tr>
<tr><th id="8368">8368</th><td>    <b>for</b> (<a class="local col2 ref" href="#1272i" title='i' data-ref="1272i">i</a> = <var>0</var>; <a class="local col2 ref" href="#1272i" title='i' data-ref="1272i">i</a> &lt; <var>4</var>; ++<a class="local col2 ref" href="#1272i" title='i' data-ref="1272i">i</a>) {</td></tr>
<tr><th id="8369">8369</th><td>        <a class="tu ref" href="#cpu_bndl" title='cpu_bndl' data-use='w' data-ref="cpu_bndl">cpu_bndl</a>[<a class="local col2 ref" href="#1272i" title='i' data-ref="1272i">i</a>]</td></tr>
<tr><th id="8370">8370</th><td>            = <a class="ref" href="../../tcg/tcg.h.html#tcg_global_mem_new_i64" title='tcg_global_mem_new_i64' data-ref="tcg_global_mem_new_i64">tcg_global_mem_new_i64</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>,</td></tr>
<tr><th id="8371">8371</th><td>                                     <span class="macro" title="__builtin_offsetof(CPUX86State, bnd_regs[i].lb)" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>, bnd_regs[<a class="local col2 ref" href="#1272i" title='i' data-ref="1272i">i</a>].lb),</td></tr>
<tr><th id="8372">8372</th><td>                                     <a class="local col0 ref" href="#1270bnd_regl_names" title='bnd_regl_names' data-ref="1270bnd_regl_names">bnd_regl_names</a>[<a class="local col2 ref" href="#1272i" title='i' data-ref="1272i">i</a>]);</td></tr>
<tr><th id="8373">8373</th><td>        <a class="tu ref" href="#cpu_bndu" title='cpu_bndu' data-use='w' data-ref="cpu_bndu">cpu_bndu</a>[<a class="local col2 ref" href="#1272i" title='i' data-ref="1272i">i</a>]</td></tr>
<tr><th id="8374">8374</th><td>            = <a class="ref" href="../../tcg/tcg.h.html#tcg_global_mem_new_i64" title='tcg_global_mem_new_i64' data-ref="tcg_global_mem_new_i64">tcg_global_mem_new_i64</a>(<a class="tu ref" href="#cpu_env" title='cpu_env' data-use='r' data-ref="cpu_env">cpu_env</a>,</td></tr>
<tr><th id="8375">8375</th><td>                                     <span class="macro" title="__builtin_offsetof(CPUX86State, bnd_regs[i].ub)" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a>, bnd_regs[<a class="local col2 ref" href="#1272i" title='i' data-ref="1272i">i</a>].ub),</td></tr>
<tr><th id="8376">8376</th><td>                                     <a class="local col1 ref" href="#1271bnd_regu_names" title='bnd_regu_names' data-ref="1271bnd_regu_names">bnd_regu_names</a>[<a class="local col2 ref" href="#1272i" title='i' data-ref="1272i">i</a>]);</td></tr>
<tr><th id="8377">8377</th><td>    }</td></tr>
<tr><th id="8378">8378</th><td>}</td></tr>
<tr><th id="8379">8379</th><td></td></tr>
<tr><th id="8380">8380</th><td><i>/* generate intermediate code for basic block 'tb'.  */</i></td></tr>
<tr><th id="8381">8381</th><td><em>void</em> <dfn class="decl def" id="gen_intermediate_code" title='gen_intermediate_code' data-ref="gen_intermediate_code">gen_intermediate_code</dfn>(<a class="typedef" href="../../include/qemu/typedefs.h.html#CPUState" title='CPUState' data-type='struct CPUState' data-ref="CPUState">CPUState</a> *<dfn class="local col4 decl" id="1274cs" title='cs' data-type='CPUState *' data-ref="1274cs">cs</dfn>, <a class="typedef" href="../../include/exec/tb-context.h.html#TranslationBlock" title='TranslationBlock' data-type='struct TranslationBlock' data-ref="TranslationBlock">TranslationBlock</a> *<dfn class="local col5 decl" id="1275tb" title='tb' data-type='TranslationBlock *' data-ref="1275tb">tb</dfn>)</td></tr>
<tr><th id="8382">8382</th><td>{</td></tr>
<tr><th id="8383">8383</th><td>    <a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a> *<dfn class="local col6 decl" id="1276env" title='env' data-type='CPUX86State *' data-ref="1276env">env</dfn> = <a class="local col4 ref" href="#1274cs" title='cs' data-ref="1274cs">cs</a>-&gt;<a class="ref" href="../../include/qom/cpu.h.html#CPUState::env_ptr" title='CPUState::env_ptr' data-ref="CPUState::env_ptr">env_ptr</a>;</td></tr>
<tr><th id="8384">8384</th><td>    <a class="typedef" href="#DisasContext" title='DisasContext' data-type='struct DisasContext' data-ref="DisasContext">DisasContext</a> <dfn class="local col7 decl" id="1277dc1" title='dc1' data-type='DisasContext' data-ref="1277dc1">dc1</dfn>, *<dfn class="local col8 decl" id="1278dc" title='dc' data-type='DisasContext *' data-ref="1278dc">dc</dfn> = &amp;<a class="local col7 ref" href="#1277dc1" title='dc1' data-ref="1277dc1">dc1</a>;</td></tr>
<tr><th id="8385">8385</th><td>    <a class="typedef" href="../../include/exec/cpu-defs.h.html#target_ulong" title='target_ulong' data-type='uint64_t' data-ref="target_ulong">target_ulong</a> <dfn class="local col9 decl" id="1279pc_ptr" title='pc_ptr' data-type='target_ulong' data-ref="1279pc_ptr">pc_ptr</dfn>;</td></tr>
<tr><th id="8386">8386</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="local col0 decl" id="1280flags" title='flags' data-type='uint32_t' data-ref="1280flags">flags</dfn>;</td></tr>
<tr><th id="8387">8387</th><td>    <a class="typedef" href="../../include/exec/cpu-defs.h.html#target_ulong" title='target_ulong' data-type='uint64_t' data-ref="target_ulong">target_ulong</a> <dfn class="local col1 decl" id="1281pc_start" title='pc_start' data-type='target_ulong' data-ref="1281pc_start">pc_start</dfn>;</td></tr>
<tr><th id="8388">8388</th><td>    <a class="typedef" href="../../include/exec/cpu-defs.h.html#target_ulong" title='target_ulong' data-type='uint64_t' data-ref="target_ulong">target_ulong</a> <dfn class="local col2 decl" id="1282cs_base" title='cs_base' data-type='target_ulong' data-ref="1282cs_base">cs_base</dfn>;</td></tr>
<tr><th id="8389">8389</th><td>    <em>int</em> <dfn class="local col3 decl" id="1283num_insns" title='num_insns' data-type='int' data-ref="1283num_insns">num_insns</dfn>;</td></tr>
<tr><th id="8390">8390</th><td>    <em>int</em> <dfn class="local col4 decl" id="1284max_insns" title='max_insns' data-type='int' data-ref="1284max_insns">max_insns</dfn>;</td></tr>
<tr><th id="8391">8391</th><td></td></tr>
<tr><th id="8392">8392</th><td>    <i>/* generate intermediate code */</i></td></tr>
<tr><th id="8393">8393</th><td>    <a class="local col1 ref" href="#1281pc_start" title='pc_start' data-ref="1281pc_start">pc_start</a> = <a class="local col5 ref" href="#1275tb" title='tb' data-ref="1275tb">tb</a>-&gt;<a class="ref" href="../../include/exec/exec-all.h.html#TranslationBlock::pc" title='TranslationBlock::pc' data-ref="TranslationBlock::pc">pc</a>;</td></tr>
<tr><th id="8394">8394</th><td>    <a class="local col2 ref" href="#1282cs_base" title='cs_base' data-ref="1282cs_base">cs_base</a> = <a class="local col5 ref" href="#1275tb" title='tb' data-ref="1275tb">tb</a>-&gt;<a class="ref" href="../../include/exec/exec-all.h.html#TranslationBlock::cs_base" title='TranslationBlock::cs_base' data-ref="TranslationBlock::cs_base">cs_base</a>;</td></tr>
<tr><th id="8395">8395</th><td>    <a class="local col0 ref" href="#1280flags" title='flags' data-ref="1280flags">flags</a> = <a class="local col5 ref" href="#1275tb" title='tb' data-ref="1275tb">tb</a>-&gt;<a class="ref" href="../../include/exec/exec-all.h.html#TranslationBlock::flags" title='TranslationBlock::flags' data-ref="TranslationBlock::flags">flags</a>;</td></tr>
<tr><th id="8396">8396</th><td></td></tr>
<tr><th id="8397">8397</th><td>    <a class="local col8 ref" href="#1278dc" title='dc' data-ref="1278dc">dc</a>-&gt;<a class="tu ref" href="#DisasContext::pe" title='DisasContext::pe' data-use='w' data-ref="DisasContext::pe">pe</a> = (<a class="local col0 ref" href="#1280flags" title='flags' data-ref="1280flags">flags</a> &gt;&gt; <a class="macro" href="cpu.h.html#146" title="7" data-ref="_M/HF_PE_SHIFT">HF_PE_SHIFT</a>) &amp; <var>1</var>;</td></tr>
<tr><th id="8398">8398</th><td>    <a class="local col8 ref" href="#1278dc" title='dc' data-ref="1278dc">dc</a>-&gt;<a class="tu ref" href="#DisasContext::code32" title='DisasContext::code32' data-use='w' data-ref="DisasContext::code32">code32</a> = (<a class="local col0 ref" href="#1280flags" title='flags' data-ref="1280flags">flags</a> &gt;&gt; <a class="macro" href="cpu.h.html#141" title="4" data-ref="_M/HF_CS32_SHIFT">HF_CS32_SHIFT</a>) &amp; <var>1</var>;</td></tr>
<tr><th id="8399">8399</th><td>    <a class="local col8 ref" href="#1278dc" title='dc' data-ref="1278dc">dc</a>-&gt;<a class="tu ref" href="#DisasContext::ss32" title='DisasContext::ss32' data-use='w' data-ref="DisasContext::ss32">ss32</a> = (<a class="local col0 ref" href="#1280flags" title='flags' data-ref="1280flags">flags</a> &gt;&gt; <a class="macro" href="cpu.h.html#142" title="5" data-ref="_M/HF_SS32_SHIFT">HF_SS32_SHIFT</a>) &amp; <var>1</var>;</td></tr>
<tr><th id="8400">8400</th><td>    <a class="local col8 ref" href="#1278dc" title='dc' data-ref="1278dc">dc</a>-&gt;<a class="tu ref" href="#DisasContext::addseg" title='DisasContext::addseg' data-use='w' data-ref="DisasContext::addseg">addseg</a> = (<a class="local col0 ref" href="#1280flags" title='flags' data-ref="1280flags">flags</a> &gt;&gt; <a class="macro" href="cpu.h.html#144" title="6" data-ref="_M/HF_ADDSEG_SHIFT">HF_ADDSEG_SHIFT</a>) &amp; <var>1</var>;</td></tr>
<tr><th id="8401">8401</th><td>    <a class="local col8 ref" href="#1278dc" title='dc' data-ref="1278dc">dc</a>-&gt;<a class="tu ref" href="#DisasContext::f_st" title='DisasContext::f_st' data-use='w' data-ref="DisasContext::f_st">f_st</a> = <var>0</var>;</td></tr>
<tr><th id="8402">8402</th><td>    <a class="local col8 ref" href="#1278dc" title='dc' data-ref="1278dc">dc</a>-&gt;<a class="tu ref" href="#DisasContext::vm86" title='DisasContext::vm86' data-use='w' data-ref="DisasContext::vm86">vm86</a> = (<a class="local col0 ref" href="#1280flags" title='flags' data-ref="1280flags">flags</a> &gt;&gt; <a class="macro" href="cpu.h.html#118" title="17" data-ref="_M/VM_SHIFT">VM_SHIFT</a>) &amp; <var>1</var>;</td></tr>
<tr><th id="8403">8403</th><td>    <a class="local col8 ref" href="#1278dc" title='dc' data-ref="1278dc">dc</a>-&gt;<a class="tu ref" href="#DisasContext::cpl" title='DisasContext::cpl' data-use='w' data-ref="DisasContext::cpl">cpl</a> = (<a class="local col0 ref" href="#1280flags" title='flags' data-ref="1280flags">flags</a> &gt;&gt; <a class="macro" href="cpu.h.html#137" title="0" data-ref="_M/HF_CPL_SHIFT">HF_CPL_SHIFT</a>) &amp; <var>3</var>;</td></tr>
<tr><th id="8404">8404</th><td>    <a class="local col8 ref" href="#1278dc" title='dc' data-ref="1278dc">dc</a>-&gt;<a class="tu ref" href="#DisasContext::iopl" title='DisasContext::iopl' data-use='w' data-ref="DisasContext::iopl">iopl</a> = (<a class="local col0 ref" href="#1280flags" title='flags' data-ref="1280flags">flags</a> &gt;&gt; <a class="macro" href="cpu.h.html#117" title="12" data-ref="_M/IOPL_SHIFT">IOPL_SHIFT</a>) &amp; <var>3</var>;</td></tr>
<tr><th id="8405">8405</th><td>    <a class="local col8 ref" href="#1278dc" title='dc' data-ref="1278dc">dc</a>-&gt;<a class="tu ref" href="#DisasContext::tf" title='DisasContext::tf' data-use='w' data-ref="DisasContext::tf">tf</a> = (<a class="local col0 ref" href="#1280flags" title='flags' data-ref="1280flags">flags</a> &gt;&gt; <a class="macro" href="cpu.h.html#116" title="8" data-ref="_M/TF_SHIFT">TF_SHIFT</a>) &amp; <var>1</var>;</td></tr>
<tr><th id="8406">8406</th><td>    <a class="local col8 ref" href="#1278dc" title='dc' data-ref="1278dc">dc</a>-&gt;<a class="tu ref" href="#DisasContext::singlestep_enabled" title='DisasContext::singlestep_enabled' data-use='w' data-ref="DisasContext::singlestep_enabled">singlestep_enabled</a> = <a class="local col4 ref" href="#1274cs" title='cs' data-ref="1274cs">cs</a>-&gt;<a class="ref" href="../../include/qom/cpu.h.html#CPUState::singlestep_enabled" title='CPUState::singlestep_enabled' data-ref="CPUState::singlestep_enabled">singlestep_enabled</a>;</td></tr>
<tr><th id="8407">8407</th><td>    <a class="local col8 ref" href="#1278dc" title='dc' data-ref="1278dc">dc</a>-&gt;<a class="tu ref" href="#DisasContext::cc_op" title='DisasContext::cc_op' data-use='w' data-ref="DisasContext::cc_op">cc_op</a> = <a class="enum" href="cpu.h.html#CC_OP_DYNAMIC" title='CC_OP_DYNAMIC' data-ref="CC_OP_DYNAMIC">CC_OP_DYNAMIC</a>;</td></tr>
<tr><th id="8408">8408</th><td>    <a class="local col8 ref" href="#1278dc" title='dc' data-ref="1278dc">dc</a>-&gt;<a class="tu ref" href="#DisasContext::cc_op_dirty" title='DisasContext::cc_op_dirty' data-use='w' data-ref="DisasContext::cc_op_dirty">cc_op_dirty</a> = <span class="macro" title="0" data-ref="_M/false">false</span>;</td></tr>
<tr><th id="8409">8409</th><td>    <a class="local col8 ref" href="#1278dc" title='dc' data-ref="1278dc">dc</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='w' data-ref="DisasContext::cs_base">cs_base</a> = <a class="local col2 ref" href="#1282cs_base" title='cs_base' data-ref="1282cs_base">cs_base</a>;</td></tr>
<tr><th id="8410">8410</th><td>    <a class="local col8 ref" href="#1278dc" title='dc' data-ref="1278dc">dc</a>-&gt;<a class="tu ref" href="#DisasContext::tb" title='DisasContext::tb' data-use='w' data-ref="DisasContext::tb">tb</a> = <a class="local col5 ref" href="#1275tb" title='tb' data-ref="1275tb">tb</a>;</td></tr>
<tr><th id="8411">8411</th><td>    <a class="local col8 ref" href="#1278dc" title='dc' data-ref="1278dc">dc</a>-&gt;<a class="tu ref" href="#DisasContext::popl_esp_hack" title='DisasContext::popl_esp_hack' data-use='w' data-ref="DisasContext::popl_esp_hack">popl_esp_hack</a> = <var>0</var>;</td></tr>
<tr><th id="8412">8412</th><td>    <i>/* select memory access functions */</i></td></tr>
<tr><th id="8413">8413</th><td>    <a class="local col8 ref" href="#1278dc" title='dc' data-ref="1278dc">dc</a>-&gt;<a class="tu ref" href="#DisasContext::mem_index" title='DisasContext::mem_index' data-use='w' data-ref="DisasContext::mem_index">mem_index</a> = <var>0</var>;</td></tr>
<tr><th id="8414">8414</th><td><u>#<span data-ppcond="8414">ifdef</span> <a class="macro" href="../../x86_64-softmmu/config-target.h.html#7" data-ref="_M/CONFIG_SOFTMMU">CONFIG_SOFTMMU</a></u></td></tr>
<tr><th id="8415">8415</th><td>    <a class="local col8 ref" href="#1278dc" title='dc' data-ref="1278dc">dc</a>-&gt;<a class="tu ref" href="#DisasContext::mem_index" title='DisasContext::mem_index' data-use='w' data-ref="DisasContext::mem_index">mem_index</a> = <a class="ref" href="cpu.h.html#cpu_mmu_index" title='cpu_mmu_index' data-ref="cpu_mmu_index">cpu_mmu_index</a>(<a class="local col6 ref" href="#1276env" title='env' data-ref="1276env">env</a>, <span class="macro" title="0" data-ref="_M/false">false</span>);</td></tr>
<tr><th id="8416">8416</th><td><u>#<span data-ppcond="8414">endif</span></u></td></tr>
<tr><th id="8417">8417</th><td>    <a class="local col8 ref" href="#1278dc" title='dc' data-ref="1278dc">dc</a>-&gt;<a class="tu ref" href="#DisasContext::cpuid_features" title='DisasContext::cpuid_features' data-use='w' data-ref="DisasContext::cpuid_features">cpuid_features</a> = <a class="local col6 ref" href="#1276env" title='env' data-ref="1276env">env</a>-&gt;<a class="ref" href="cpu.h.html#CPUX86State::features" title='CPUX86State::features' data-ref="CPUX86State::features">features</a>[<a class="enum" href="cpu.h.html#FeatureWord::FEAT_1_EDX" title='FeatureWord::FEAT_1_EDX' data-ref="FeatureWord::FEAT_1_EDX">FEAT_1_EDX</a>];</td></tr>
<tr><th id="8418">8418</th><td>    <a class="local col8 ref" href="#1278dc" title='dc' data-ref="1278dc">dc</a>-&gt;<a class="tu ref" href="#DisasContext::cpuid_ext_features" title='DisasContext::cpuid_ext_features' data-use='w' data-ref="DisasContext::cpuid_ext_features">cpuid_ext_features</a> = <a class="local col6 ref" href="#1276env" title='env' data-ref="1276env">env</a>-&gt;<a class="ref" href="cpu.h.html#CPUX86State::features" title='CPUX86State::features' data-ref="CPUX86State::features">features</a>[<a class="enum" href="cpu.h.html#FeatureWord::FEAT_1_ECX" title='FeatureWord::FEAT_1_ECX' data-ref="FeatureWord::FEAT_1_ECX">FEAT_1_ECX</a>];</td></tr>
<tr><th id="8419">8419</th><td>    <a class="local col8 ref" href="#1278dc" title='dc' data-ref="1278dc">dc</a>-&gt;<a class="tu ref" href="#DisasContext::cpuid_ext2_features" title='DisasContext::cpuid_ext2_features' data-use='w' data-ref="DisasContext::cpuid_ext2_features">cpuid_ext2_features</a> = <a class="local col6 ref" href="#1276env" title='env' data-ref="1276env">env</a>-&gt;<a class="ref" href="cpu.h.html#CPUX86State::features" title='CPUX86State::features' data-ref="CPUX86State::features">features</a>[<a class="enum" href="cpu.h.html#FeatureWord::FEAT_8000_0001_EDX" title='FeatureWord::FEAT_8000_0001_EDX' data-ref="FeatureWord::FEAT_8000_0001_EDX">FEAT_8000_0001_EDX</a>];</td></tr>
<tr><th id="8420">8420</th><td>    <a class="local col8 ref" href="#1278dc" title='dc' data-ref="1278dc">dc</a>-&gt;<a class="tu ref" href="#DisasContext::cpuid_ext3_features" title='DisasContext::cpuid_ext3_features' data-use='w' data-ref="DisasContext::cpuid_ext3_features">cpuid_ext3_features</a> = <a class="local col6 ref" href="#1276env" title='env' data-ref="1276env">env</a>-&gt;<a class="ref" href="cpu.h.html#CPUX86State::features" title='CPUX86State::features' data-ref="CPUX86State::features">features</a>[<a class="enum" href="cpu.h.html#FeatureWord::FEAT_8000_0001_ECX" title='FeatureWord::FEAT_8000_0001_ECX' data-ref="FeatureWord::FEAT_8000_0001_ECX">FEAT_8000_0001_ECX</a>];</td></tr>
<tr><th id="8421">8421</th><td>    <a class="local col8 ref" href="#1278dc" title='dc' data-ref="1278dc">dc</a>-&gt;<a class="tu ref" href="#DisasContext::cpuid_7_0_ebx_features" title='DisasContext::cpuid_7_0_ebx_features' data-use='w' data-ref="DisasContext::cpuid_7_0_ebx_features">cpuid_7_0_ebx_features</a> = <a class="local col6 ref" href="#1276env" title='env' data-ref="1276env">env</a>-&gt;<a class="ref" href="cpu.h.html#CPUX86State::features" title='CPUX86State::features' data-ref="CPUX86State::features">features</a>[<a class="enum" href="cpu.h.html#FeatureWord::FEAT_7_0_EBX" title='FeatureWord::FEAT_7_0_EBX' data-ref="FeatureWord::FEAT_7_0_EBX">FEAT_7_0_EBX</a>];</td></tr>
<tr><th id="8422">8422</th><td>    <a class="local col8 ref" href="#1278dc" title='dc' data-ref="1278dc">dc</a>-&gt;<a class="tu ref" href="#DisasContext::cpuid_xsave_features" title='DisasContext::cpuid_xsave_features' data-use='w' data-ref="DisasContext::cpuid_xsave_features">cpuid_xsave_features</a> = <a class="local col6 ref" href="#1276env" title='env' data-ref="1276env">env</a>-&gt;<a class="ref" href="cpu.h.html#CPUX86State::features" title='CPUX86State::features' data-ref="CPUX86State::features">features</a>[<a class="enum" href="cpu.h.html#FeatureWord::FEAT_XSAVE" title='FeatureWord::FEAT_XSAVE' data-ref="FeatureWord::FEAT_XSAVE">FEAT_XSAVE</a>];</td></tr>
<tr><th id="8423">8423</th><td><u>#<span data-ppcond="8423">ifdef</span> <a class="macro" href="../../x86_64-softmmu/config-target.h.html#2" data-ref="_M/TARGET_X86_64">TARGET_X86_64</a></u></td></tr>
<tr><th id="8424">8424</th><td>    <a class="local col8 ref" href="#1278dc" title='dc' data-ref="1278dc">dc</a>-&gt;<a class="tu ref" href="#DisasContext::lma" title='DisasContext::lma' data-use='w' data-ref="DisasContext::lma">lma</a> = (<a class="local col0 ref" href="#1280flags" title='flags' data-ref="1280flags">flags</a> &gt;&gt; <a class="macro" href="cpu.h.html#152" title="14" data-ref="_M/HF_LMA_SHIFT">HF_LMA_SHIFT</a>) &amp; <var>1</var>;</td></tr>
<tr><th id="8425">8425</th><td>    <a class="local col8 ref" href="#1278dc" title='dc' data-ref="1278dc">dc</a>-&gt;<a class="tu ref" href="#DisasContext::code64" title='DisasContext::code64' data-use='w' data-ref="DisasContext::code64">code64</a> = (<a class="local col0 ref" href="#1280flags" title='flags' data-ref="1280flags">flags</a> &gt;&gt; <a class="macro" href="cpu.h.html#153" title="15" data-ref="_M/HF_CS64_SHIFT">HF_CS64_SHIFT</a>) &amp; <var>1</var>;</td></tr>
<tr><th id="8426">8426</th><td><u>#<span data-ppcond="8423">endif</span></u></td></tr>
<tr><th id="8427">8427</th><td>    <a class="local col8 ref" href="#1278dc" title='dc' data-ref="1278dc">dc</a>-&gt;<a class="tu ref" href="#DisasContext::flags" title='DisasContext::flags' data-use='w' data-ref="DisasContext::flags">flags</a> = <a class="local col0 ref" href="#1280flags" title='flags' data-ref="1280flags">flags</a>;</td></tr>
<tr><th id="8428">8428</th><td>    <a class="local col8 ref" href="#1278dc" title='dc' data-ref="1278dc">dc</a>-&gt;<a class="tu ref" href="#DisasContext::jmp_opt" title='DisasContext::jmp_opt' data-use='w' data-ref="DisasContext::jmp_opt">jmp_opt</a> = !(<a class="local col8 ref" href="#1278dc" title='dc' data-ref="1278dc">dc</a>-&gt;<a class="tu ref" href="#DisasContext::tf" title='DisasContext::tf' data-use='r' data-ref="DisasContext::tf">tf</a> || <a class="local col4 ref" href="#1274cs" title='cs' data-ref="1274cs">cs</a>-&gt;<a class="ref" href="../../include/qom/cpu.h.html#CPUState::singlestep_enabled" title='CPUState::singlestep_enabled' data-ref="CPUState::singlestep_enabled">singlestep_enabled</a> ||</td></tr>
<tr><th id="8429">8429</th><td>                    (<a class="local col0 ref" href="#1280flags" title='flags' data-ref="1280flags">flags</a> &amp; <a class="macro" href="cpu.h.html#167" title="(1 &lt;&lt; 3)" data-ref="_M/HF_INHIBIT_IRQ_MASK">HF_INHIBIT_IRQ_MASK</a>));</td></tr>
<tr><th id="8430">8430</th><td>    <i>/* Do not optimize repz jumps at all in icount mode, because</i></td></tr>
<tr><th id="8431">8431</th><td><i>       rep movsS instructions are execured with different paths</i></td></tr>
<tr><th id="8432">8432</th><td><i>       in !repz_opt and repz_opt modes. The first one was used</i></td></tr>
<tr><th id="8433">8433</th><td><i>       always except single step mode. And this setting</i></td></tr>
<tr><th id="8434">8434</th><td><i>       disables jumps optimization and control paths become</i></td></tr>
<tr><th id="8435">8435</th><td><i>       equivalent in run and single step modes.</i></td></tr>
<tr><th id="8436">8436</th><td><i>       Now there will be no jump optimization for repz in</i></td></tr>
<tr><th id="8437">8437</th><td><i>       record/replay modes and there will always be an</i></td></tr>
<tr><th id="8438">8438</th><td><i>       additional step for ecx=0 when icount is enabled.</i></td></tr>
<tr><th id="8439">8439</th><td><i>     */</i></td></tr>
<tr><th id="8440">8440</th><td>    <a class="local col8 ref" href="#1278dc" title='dc' data-ref="1278dc">dc</a>-&gt;<a class="tu ref" href="#DisasContext::repz_opt" title='DisasContext::repz_opt' data-use='w' data-ref="DisasContext::repz_opt">repz_opt</a> = !<a class="local col8 ref" href="#1278dc" title='dc' data-ref="1278dc">dc</a>-&gt;<a class="tu ref" href="#DisasContext::jmp_opt" title='DisasContext::jmp_opt' data-use='r' data-ref="DisasContext::jmp_opt">jmp_opt</a> &amp;&amp; !(<a class="local col5 ref" href="#1275tb" title='tb' data-ref="1275tb">tb</a>-&gt;<a class="ref" href="../../include/exec/exec-all.h.html#TranslationBlock::cflags" title='TranslationBlock::cflags' data-ref="TranslationBlock::cflags">cflags</a> &amp; <a class="macro" href="../../include/exec/exec-all.h.html#353" title="0x20000" data-ref="_M/CF_USE_ICOUNT">CF_USE_ICOUNT</a>);</td></tr>
<tr><th id="8441">8441</th><td><u>#<span data-ppcond="8441">if</span> 0</u></td></tr>
<tr><th id="8442">8442</th><td>    <i>/* check addseg logic */</i></td></tr>
<tr><th id="8443">8443</th><td>    <b>if</b> (!dc-&gt;addseg &amp;&amp; (dc-&gt;vm86 || !dc-&gt;pe || !dc-&gt;code32))</td></tr>
<tr><th id="8444">8444</th><td>        printf(<q>"ERROR addseg\n"</q>);</td></tr>
<tr><th id="8445">8445</th><td><u>#<span data-ppcond="8441">endif</span></u></td></tr>
<tr><th id="8446">8446</th><td></td></tr>
<tr><th id="8447">8447</th><td>    <a class="tu ref" href="#cpu_T0" title='cpu_T0' data-use='w' data-ref="cpu_T0">cpu_T0</a> = <a class="macro" href="../../tcg/tcg-op.h.html#822" title="tcg_temp_new_i64()" data-ref="_M/tcg_temp_new">tcg_temp_new</a>();</td></tr>
<tr><th id="8448">8448</th><td>    <a class="tu ref" href="#cpu_T1" title='cpu_T1' data-use='w' data-ref="cpu_T1">cpu_T1</a> = <a class="macro" href="../../tcg/tcg-op.h.html#822" title="tcg_temp_new_i64()" data-ref="_M/tcg_temp_new">tcg_temp_new</a>();</td></tr>
<tr><th id="8449">8449</th><td>    <a class="tu ref" href="#cpu_A0" title='cpu_A0' data-use='w' data-ref="cpu_A0">cpu_A0</a> = <a class="macro" href="../../tcg/tcg-op.h.html#822" title="tcg_temp_new_i64()" data-ref="_M/tcg_temp_new">tcg_temp_new</a>();</td></tr>
<tr><th id="8450">8450</th><td></td></tr>
<tr><th id="8451">8451</th><td>    <a class="tu ref" href="#cpu_tmp0" title='cpu_tmp0' data-use='w' data-ref="cpu_tmp0">cpu_tmp0</a> = <a class="macro" href="../../tcg/tcg-op.h.html#822" title="tcg_temp_new_i64()" data-ref="_M/tcg_temp_new">tcg_temp_new</a>();</td></tr>
<tr><th id="8452">8452</th><td>    <a class="tu ref" href="#cpu_tmp1_i64" title='cpu_tmp1_i64' data-use='w' data-ref="cpu_tmp1_i64">cpu_tmp1_i64</a> = <a class="ref" href="../../tcg/tcg.h.html#tcg_temp_new_i64" title='tcg_temp_new_i64' data-ref="tcg_temp_new_i64">tcg_temp_new_i64</a>();</td></tr>
<tr><th id="8453">8453</th><td>    <a class="tu ref" href="#cpu_tmp2_i32" title='cpu_tmp2_i32' data-use='w' data-ref="cpu_tmp2_i32">cpu_tmp2_i32</a> = <a class="ref" href="../../tcg/tcg.h.html#tcg_temp_new_i32" title='tcg_temp_new_i32' data-ref="tcg_temp_new_i32">tcg_temp_new_i32</a>();</td></tr>
<tr><th id="8454">8454</th><td>    <a class="tu ref" href="#cpu_tmp3_i32" title='cpu_tmp3_i32' data-use='w' data-ref="cpu_tmp3_i32">cpu_tmp3_i32</a> = <a class="ref" href="../../tcg/tcg.h.html#tcg_temp_new_i32" title='tcg_temp_new_i32' data-ref="tcg_temp_new_i32">tcg_temp_new_i32</a>();</td></tr>
<tr><th id="8455">8455</th><td>    <a class="tu ref" href="#cpu_tmp4" title='cpu_tmp4' data-use='w' data-ref="cpu_tmp4">cpu_tmp4</a> = <a class="macro" href="../../tcg/tcg-op.h.html#822" title="tcg_temp_new_i64()" data-ref="_M/tcg_temp_new">tcg_temp_new</a>();</td></tr>
<tr><th id="8456">8456</th><td>    <a class="tu ref" href="#cpu_ptr0" title='cpu_ptr0' data-use='w' data-ref="cpu_ptr0">cpu_ptr0</a> = <a class="macro" href="../../tcg/tcg.h.html#922" title="MAKE_TCGV_PTR(GET_TCGV_I64(tcg_temp_new_i64()))" data-ref="_M/tcg_temp_new_ptr">tcg_temp_new_ptr</a>();</td></tr>
<tr><th id="8457">8457</th><td>    <a class="tu ref" href="#cpu_ptr1" title='cpu_ptr1' data-use='w' data-ref="cpu_ptr1">cpu_ptr1</a> = <a class="macro" href="../../tcg/tcg.h.html#922" title="MAKE_TCGV_PTR(GET_TCGV_I64(tcg_temp_new_i64()))" data-ref="_M/tcg_temp_new_ptr">tcg_temp_new_ptr</a>();</td></tr>
<tr><th id="8458">8458</th><td>    <a class="tu ref" href="#cpu_cc_srcT" title='cpu_cc_srcT' data-use='w' data-ref="cpu_cc_srcT">cpu_cc_srcT</a> = <a class="macro" href="../../tcg/tcg-op.h.html#825" title="tcg_temp_local_new_i64()" data-ref="_M/tcg_temp_local_new">tcg_temp_local_new</a>();</td></tr>
<tr><th id="8459">8459</th><td></td></tr>
<tr><th id="8460">8460</th><td>    <a class="local col8 ref" href="#1278dc" title='dc' data-ref="1278dc">dc</a>-&gt;<a class="tu ref" href="#DisasContext::is_jmp" title='DisasContext::is_jmp' data-use='w' data-ref="DisasContext::is_jmp">is_jmp</a> = <a class="macro" href="../../include/exec/exec-all.h.html#62" title="0" data-ref="_M/DISAS_NEXT">DISAS_NEXT</a>;</td></tr>
<tr><th id="8461">8461</th><td>    <a class="local col9 ref" href="#1279pc_ptr" title='pc_ptr' data-ref="1279pc_ptr">pc_ptr</a> = <a class="local col1 ref" href="#1281pc_start" title='pc_start' data-ref="1281pc_start">pc_start</a>;</td></tr>
<tr><th id="8462">8462</th><td>    <a class="local col3 ref" href="#1283num_insns" title='num_insns' data-ref="1283num_insns">num_insns</a> = <var>0</var>;</td></tr>
<tr><th id="8463">8463</th><td>    <a class="local col4 ref" href="#1284max_insns" title='max_insns' data-ref="1284max_insns">max_insns</a> = <a class="local col5 ref" href="#1275tb" title='tb' data-ref="1275tb">tb</a>-&gt;<a class="ref" href="../../include/exec/exec-all.h.html#TranslationBlock::cflags" title='TranslationBlock::cflags' data-ref="TranslationBlock::cflags">cflags</a> &amp; <a class="macro" href="../../include/exec/exec-all.h.html#350" title="0x7fff" data-ref="_M/CF_COUNT_MASK">CF_COUNT_MASK</a>;</td></tr>
<tr><th id="8464">8464</th><td>    <b>if</b> (<a class="local col4 ref" href="#1284max_insns" title='max_insns' data-ref="1284max_insns">max_insns</a> == <var>0</var>) {</td></tr>
<tr><th id="8465">8465</th><td>        <a class="local col4 ref" href="#1284max_insns" title='max_insns' data-ref="1284max_insns">max_insns</a> = <a class="macro" href="../../include/exec/exec-all.h.html#350" title="0x7fff" data-ref="_M/CF_COUNT_MASK">CF_COUNT_MASK</a>;</td></tr>
<tr><th id="8466">8466</th><td>    }</td></tr>
<tr><th id="8467">8467</th><td>    <b>if</b> (<a class="local col4 ref" href="#1284max_insns" title='max_insns' data-ref="1284max_insns">max_insns</a> &gt; <a class="macro" href="../../tcg/tcg.h.html#250" title="512" data-ref="_M/TCG_MAX_INSNS">TCG_MAX_INSNS</a>) {</td></tr>
<tr><th id="8468">8468</th><td>        <a class="local col4 ref" href="#1284max_insns" title='max_insns' data-ref="1284max_insns">max_insns</a> = <a class="macro" href="../../tcg/tcg.h.html#250" title="512" data-ref="_M/TCG_MAX_INSNS">TCG_MAX_INSNS</a>;</td></tr>
<tr><th id="8469">8469</th><td>    }</td></tr>
<tr><th id="8470">8470</th><td></td></tr>
<tr><th id="8471">8471</th><td>    <a class="ref" href="../../include/exec/gen-icount.h.html#gen_tb_start" title='gen_tb_start' data-ref="gen_tb_start">gen_tb_start</a>(<a class="local col5 ref" href="#1275tb" title='tb' data-ref="1275tb">tb</a>);</td></tr>
<tr><th id="8472">8472</th><td>    <b>for</b>(;;) {</td></tr>
<tr><th id="8473">8473</th><td>        <a class="ref" href="../../tcg/tcg-op.h.html#tcg_gen_insn_start" title='tcg_gen_insn_start' data-ref="tcg_gen_insn_start">tcg_gen_insn_start</a>(<a class="local col9 ref" href="#1279pc_ptr" title='pc_ptr' data-ref="1279pc_ptr">pc_ptr</a>, <a class="local col8 ref" href="#1278dc" title='dc' data-ref="1278dc">dc</a>-&gt;<a class="tu ref" href="#DisasContext::cc_op" title='DisasContext::cc_op' data-use='r' data-ref="DisasContext::cc_op">cc_op</a>);</td></tr>
<tr><th id="8474">8474</th><td>        <a class="local col3 ref" href="#1283num_insns" title='num_insns' data-ref="1283num_insns">num_insns</a>++;</td></tr>
<tr><th id="8475">8475</th><td></td></tr>
<tr><th id="8476">8476</th><td>        <i>/* If RF is set, suppress an internally generated breakpoint.  */</i></td></tr>
<tr><th id="8477">8477</th><td>        <b>if</b> (<a class="macro" href="../../include/qemu/compiler.h.html#58" title="__builtin_expect(!!(cpu_breakpoint_test(cs, pc_ptr, tb-&gt;flags &amp; (1 &lt;&lt; 16) ? 0x10 : (0x10 | 0x20))), 0)" data-ref="_M/unlikely">unlikely</a>(<a class="ref" href="../../include/qom/cpu.h.html#cpu_breakpoint_test" title='cpu_breakpoint_test' data-ref="cpu_breakpoint_test">cpu_breakpoint_test</a>(<a class="local col4 ref" href="#1274cs" title='cs' data-ref="1274cs">cs</a>, <a class="local col9 ref" href="#1279pc_ptr" title='pc_ptr' data-ref="1279pc_ptr">pc_ptr</a>,</td></tr>
<tr><th id="8478">8478</th><td>                                         <a class="local col5 ref" href="#1275tb" title='tb' data-ref="1275tb">tb</a>-&gt;<a class="ref" href="../../include/exec/exec-all.h.html#TranslationBlock::flags" title='TranslationBlock::flags' data-ref="TranslationBlock::flags">flags</a> &amp; <a class="macro" href="cpu.h.html#179" title="(1 &lt;&lt; 16)" data-ref="_M/HF_RF_MASK">HF_RF_MASK</a></td></tr>
<tr><th id="8479">8479</th><td>                                         ? <a class="macro" href="../../include/qom/cpu.h.html#969" title="0x10" data-ref="_M/BP_GDB">BP_GDB</a> : <a class="macro" href="../../include/qom/cpu.h.html#971" title="(0x10 | 0x20)" data-ref="_M/BP_ANY">BP_ANY</a>))) {</td></tr>
<tr><th id="8480">8480</th><td>            <a class="tu ref" href="#gen_debug" title='gen_debug' data-use='c' data-ref="gen_debug">gen_debug</a>(<a class="local col8 ref" href="#1278dc" title='dc' data-ref="1278dc">dc</a>, <a class="local col9 ref" href="#1279pc_ptr" title='pc_ptr' data-ref="1279pc_ptr">pc_ptr</a> - <a class="local col8 ref" href="#1278dc" title='dc' data-ref="1278dc">dc</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>);</td></tr>
<tr><th id="8481">8481</th><td>            <i>/* The address covered by the breakpoint must be included in</i></td></tr>
<tr><th id="8482">8482</th><td><i>               [tb-&gt;pc, tb-&gt;pc + tb-&gt;size) in order to for it to be</i></td></tr>
<tr><th id="8483">8483</th><td><i>               properly cleared -- thus we increment the PC here so that</i></td></tr>
<tr><th id="8484">8484</th><td><i>               the logic setting tb-&gt;size below does the right thing.  */</i></td></tr>
<tr><th id="8485">8485</th><td>            <a class="local col9 ref" href="#1279pc_ptr" title='pc_ptr' data-ref="1279pc_ptr">pc_ptr</a> += <var>1</var>;</td></tr>
<tr><th id="8486">8486</th><td>            <b>goto</b> <a class="lbl" href="#1285done_generating" data-ref="1285done_generating">done_generating</a>;</td></tr>
<tr><th id="8487">8487</th><td>        }</td></tr>
<tr><th id="8488">8488</th><td>        <b>if</b> (<a class="local col3 ref" href="#1283num_insns" title='num_insns' data-ref="1283num_insns">num_insns</a> == <a class="local col4 ref" href="#1284max_insns" title='max_insns' data-ref="1284max_insns">max_insns</a> &amp;&amp; (<a class="local col5 ref" href="#1275tb" title='tb' data-ref="1275tb">tb</a>-&gt;<a class="ref" href="../../include/exec/exec-all.h.html#TranslationBlock::cflags" title='TranslationBlock::cflags' data-ref="TranslationBlock::cflags">cflags</a> &amp; <a class="macro" href="../../include/exec/exec-all.h.html#351" title="0x8000" data-ref="_M/CF_LAST_IO">CF_LAST_IO</a>)) {</td></tr>
<tr><th id="8489">8489</th><td>            <a class="ref" href="../../include/exec/gen-icount.h.html#gen_io_start" title='gen_io_start' data-ref="gen_io_start">gen_io_start</a>();</td></tr>
<tr><th id="8490">8490</th><td>        }</td></tr>
<tr><th id="8491">8491</th><td></td></tr>
<tr><th id="8492">8492</th><td>        <a class="local col9 ref" href="#1279pc_ptr" title='pc_ptr' data-ref="1279pc_ptr">pc_ptr</a> = <a class="tu ref" href="#disas_insn" title='disas_insn' data-use='c' data-ref="disas_insn">disas_insn</a>(<a class="local col6 ref" href="#1276env" title='env' data-ref="1276env">env</a>, <a class="local col8 ref" href="#1278dc" title='dc' data-ref="1278dc">dc</a>, <a class="local col9 ref" href="#1279pc_ptr" title='pc_ptr' data-ref="1279pc_ptr">pc_ptr</a>);</td></tr>
<tr><th id="8493">8493</th><td>        <i>/* stop translation if indicated */</i></td></tr>
<tr><th id="8494">8494</th><td>        <b>if</b> (<a class="local col8 ref" href="#1278dc" title='dc' data-ref="1278dc">dc</a>-&gt;<a class="tu ref" href="#DisasContext::is_jmp" title='DisasContext::is_jmp' data-use='r' data-ref="DisasContext::is_jmp">is_jmp</a>)</td></tr>
<tr><th id="8495">8495</th><td>            <b>break</b>;</td></tr>
<tr><th id="8496">8496</th><td>        <i>/* if single step mode, we generate only one instruction and</i></td></tr>
<tr><th id="8497">8497</th><td><i>           generate an exception */</i></td></tr>
<tr><th id="8498">8498</th><td>        <i>/* if irq were inhibited with HF_INHIBIT_IRQ_MASK, we clear</i></td></tr>
<tr><th id="8499">8499</th><td><i>           the flag and abort the translation to give the irqs a</i></td></tr>
<tr><th id="8500">8500</th><td><i>           change to be happen */</i></td></tr>
<tr><th id="8501">8501</th><td>        <b>if</b> (<a class="local col8 ref" href="#1278dc" title='dc' data-ref="1278dc">dc</a>-&gt;<a class="tu ref" href="#DisasContext::tf" title='DisasContext::tf' data-use='r' data-ref="DisasContext::tf">tf</a> || <a class="local col8 ref" href="#1278dc" title='dc' data-ref="1278dc">dc</a>-&gt;<a class="tu ref" href="#DisasContext::singlestep_enabled" title='DisasContext::singlestep_enabled' data-use='r' data-ref="DisasContext::singlestep_enabled">singlestep_enabled</a> ||</td></tr>
<tr><th id="8502">8502</th><td>            (<a class="local col0 ref" href="#1280flags" title='flags' data-ref="1280flags">flags</a> &amp; <a class="macro" href="cpu.h.html#167" title="(1 &lt;&lt; 3)" data-ref="_M/HF_INHIBIT_IRQ_MASK">HF_INHIBIT_IRQ_MASK</a>)) {</td></tr>
<tr><th id="8503">8503</th><td>            <a class="tu ref" href="#gen_jmp_im" title='gen_jmp_im' data-use='c' data-ref="gen_jmp_im">gen_jmp_im</a>(<a class="local col9 ref" href="#1279pc_ptr" title='pc_ptr' data-ref="1279pc_ptr">pc_ptr</a> - <a class="local col8 ref" href="#1278dc" title='dc' data-ref="1278dc">dc</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>);</td></tr>
<tr><th id="8504">8504</th><td>            <a class="tu ref" href="#gen_eob" title='gen_eob' data-use='c' data-ref="gen_eob">gen_eob</a>(<a class="local col8 ref" href="#1278dc" title='dc' data-ref="1278dc">dc</a>);</td></tr>
<tr><th id="8505">8505</th><td>            <b>break</b>;</td></tr>
<tr><th id="8506">8506</th><td>        }</td></tr>
<tr><th id="8507">8507</th><td>        <i>/* Do not cross the boundary of the pages in icount mode,</i></td></tr>
<tr><th id="8508">8508</th><td><i>           it can cause an exception. Do it only when boundary is</i></td></tr>
<tr><th id="8509">8509</th><td><i>           crossed by the first instruction in the block.</i></td></tr>
<tr><th id="8510">8510</th><td><i>           If current instruction already crossed the bound - it's ok,</i></td></tr>
<tr><th id="8511">8511</th><td><i>           because an exception hasn't stopped this code.</i></td></tr>
<tr><th id="8512">8512</th><td><i>         */</i></td></tr>
<tr><th id="8513">8513</th><td>        <b>if</b> ((<a class="local col5 ref" href="#1275tb" title='tb' data-ref="1275tb">tb</a>-&gt;<a class="ref" href="../../include/exec/exec-all.h.html#TranslationBlock::cflags" title='TranslationBlock::cflags' data-ref="TranslationBlock::cflags">cflags</a> &amp; <a class="macro" href="../../include/exec/exec-all.h.html#353" title="0x20000" data-ref="_M/CF_USE_ICOUNT">CF_USE_ICOUNT</a>)</td></tr>
<tr><th id="8514">8514</th><td>            &amp;&amp; ((<a class="local col9 ref" href="#1279pc_ptr" title='pc_ptr' data-ref="1279pc_ptr">pc_ptr</a> &amp; <a class="macro" href="../../include/exec/cpu-all.h.html#226" title="~((1 &lt;&lt; 12) - 1)" data-ref="_M/TARGET_PAGE_MASK">TARGET_PAGE_MASK</a>)</td></tr>
<tr><th id="8515">8515</th><td>                != ((<a class="local col9 ref" href="#1279pc_ptr" title='pc_ptr' data-ref="1279pc_ptr">pc_ptr</a> + <a class="macro" href="cpu.h.html#37" title="16" data-ref="_M/TARGET_MAX_INSN_SIZE">TARGET_MAX_INSN_SIZE</a> - <var>1</var>) &amp; <a class="macro" href="../../include/exec/cpu-all.h.html#226" title="~((1 &lt;&lt; 12) - 1)" data-ref="_M/TARGET_PAGE_MASK">TARGET_PAGE_MASK</a>)</td></tr>
<tr><th id="8516">8516</th><td>                || (<a class="local col9 ref" href="#1279pc_ptr" title='pc_ptr' data-ref="1279pc_ptr">pc_ptr</a> &amp; ~<a class="macro" href="../../include/exec/cpu-all.h.html#226" title="~((1 &lt;&lt; 12) - 1)" data-ref="_M/TARGET_PAGE_MASK">TARGET_PAGE_MASK</a>) == <var>0</var>)) {</td></tr>
<tr><th id="8517">8517</th><td>            <a class="tu ref" href="#gen_jmp_im" title='gen_jmp_im' data-use='c' data-ref="gen_jmp_im">gen_jmp_im</a>(<a class="local col9 ref" href="#1279pc_ptr" title='pc_ptr' data-ref="1279pc_ptr">pc_ptr</a> - <a class="local col8 ref" href="#1278dc" title='dc' data-ref="1278dc">dc</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>);</td></tr>
<tr><th id="8518">8518</th><td>            <a class="tu ref" href="#gen_eob" title='gen_eob' data-use='c' data-ref="gen_eob">gen_eob</a>(<a class="local col8 ref" href="#1278dc" title='dc' data-ref="1278dc">dc</a>);</td></tr>
<tr><th id="8519">8519</th><td>            <b>break</b>;</td></tr>
<tr><th id="8520">8520</th><td>        }</td></tr>
<tr><th id="8521">8521</th><td>        <i>/* if too long translation, stop generation too */</i></td></tr>
<tr><th id="8522">8522</th><td>        <b>if</b> (<a class="ref" href="../../tcg/tcg.h.html#tcg_op_buf_full" title='tcg_op_buf_full' data-ref="tcg_op_buf_full">tcg_op_buf_full</a>() ||</td></tr>
<tr><th id="8523">8523</th><td>            (<a class="local col9 ref" href="#1279pc_ptr" title='pc_ptr' data-ref="1279pc_ptr">pc_ptr</a> - <a class="local col1 ref" href="#1281pc_start" title='pc_start' data-ref="1281pc_start">pc_start</a>) &gt;= (<a class="macro" href="../../include/exec/cpu-all.h.html#225" title="(1 &lt;&lt; 12)" data-ref="_M/TARGET_PAGE_SIZE">TARGET_PAGE_SIZE</a> - <var>32</var>) ||</td></tr>
<tr><th id="8524">8524</th><td>            <a class="local col3 ref" href="#1283num_insns" title='num_insns' data-ref="1283num_insns">num_insns</a> &gt;= <a class="local col4 ref" href="#1284max_insns" title='max_insns' data-ref="1284max_insns">max_insns</a>) {</td></tr>
<tr><th id="8525">8525</th><td>            <a class="tu ref" href="#gen_jmp_im" title='gen_jmp_im' data-use='c' data-ref="gen_jmp_im">gen_jmp_im</a>(<a class="local col9 ref" href="#1279pc_ptr" title='pc_ptr' data-ref="1279pc_ptr">pc_ptr</a> - <a class="local col8 ref" href="#1278dc" title='dc' data-ref="1278dc">dc</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>);</td></tr>
<tr><th id="8526">8526</th><td>            <a class="tu ref" href="#gen_eob" title='gen_eob' data-use='c' data-ref="gen_eob">gen_eob</a>(<a class="local col8 ref" href="#1278dc" title='dc' data-ref="1278dc">dc</a>);</td></tr>
<tr><th id="8527">8527</th><td>            <b>break</b>;</td></tr>
<tr><th id="8528">8528</th><td>        }</td></tr>
<tr><th id="8529">8529</th><td>        <b>if</b> (<a class="ref" href="../../include/exec/exec-all.h.html#singlestep" title='singlestep' data-ref="singlestep">singlestep</a>) {</td></tr>
<tr><th id="8530">8530</th><td>            <a class="tu ref" href="#gen_jmp_im" title='gen_jmp_im' data-use='c' data-ref="gen_jmp_im">gen_jmp_im</a>(<a class="local col9 ref" href="#1279pc_ptr" title='pc_ptr' data-ref="1279pc_ptr">pc_ptr</a> - <a class="local col8 ref" href="#1278dc" title='dc' data-ref="1278dc">dc</a>-&gt;<a class="tu ref" href="#DisasContext::cs_base" title='DisasContext::cs_base' data-use='r' data-ref="DisasContext::cs_base">cs_base</a>);</td></tr>
<tr><th id="8531">8531</th><td>            <a class="tu ref" href="#gen_eob" title='gen_eob' data-use='c' data-ref="gen_eob">gen_eob</a>(<a class="local col8 ref" href="#1278dc" title='dc' data-ref="1278dc">dc</a>);</td></tr>
<tr><th id="8532">8532</th><td>            <b>break</b>;</td></tr>
<tr><th id="8533">8533</th><td>        }</td></tr>
<tr><th id="8534">8534</th><td>    }</td></tr>
<tr><th id="8535">8535</th><td>    <b>if</b> (<a class="local col5 ref" href="#1275tb" title='tb' data-ref="1275tb">tb</a>-&gt;<a class="ref" href="../../include/exec/exec-all.h.html#TranslationBlock::cflags" title='TranslationBlock::cflags' data-ref="TranslationBlock::cflags">cflags</a> &amp; <a class="macro" href="../../include/exec/exec-all.h.html#351" title="0x8000" data-ref="_M/CF_LAST_IO">CF_LAST_IO</a>)</td></tr>
<tr><th id="8536">8536</th><td>        <a class="ref" href="../../include/exec/gen-icount.h.html#gen_io_end" title='gen_io_end' data-ref="gen_io_end">gen_io_end</a>();</td></tr>
<tr><th id="8537">8537</th><td><dfn class="lbl" id="1285done_generating" data-ref="1285done_generating">done_generating</dfn>:</td></tr>
<tr><th id="8538">8538</th><td>    <a class="ref" href="../../include/exec/gen-icount.h.html#gen_tb_end" title='gen_tb_end' data-ref="gen_tb_end">gen_tb_end</a>(<a class="local col5 ref" href="#1275tb" title='tb' data-ref="1275tb">tb</a>, <a class="local col3 ref" href="#1283num_insns" title='num_insns' data-ref="1283num_insns">num_insns</a>);</td></tr>
<tr><th id="8539">8539</th><td></td></tr>
<tr><th id="8540">8540</th><td><u>#<span data-ppcond="8540">ifdef</span> <a class="macro" href="../../include/exec/exec-all.h.html#27" data-ref="_M/DEBUG_DISAS">DEBUG_DISAS</a></u></td></tr>
<tr><th id="8541">8541</th><td>    <b>if</b> (<a class="ref" href="../../include/qemu/log.h.html#qemu_loglevel_mask" title='qemu_loglevel_mask' data-ref="qemu_loglevel_mask">qemu_loglevel_mask</a>(<a class="macro" href="../../include/qemu/log.h.html#31" title="(1 &lt;&lt; 1)" data-ref="_M/CPU_LOG_TB_IN_ASM">CPU_LOG_TB_IN_ASM</a>)</td></tr>
<tr><th id="8542">8542</th><td>        &amp;&amp; <a class="ref" href="../../include/qemu/log.h.html#qemu_log_in_addr_range" title='qemu_log_in_addr_range' data-ref="qemu_log_in_addr_range">qemu_log_in_addr_range</a>(<a class="local col1 ref" href="#1281pc_start" title='pc_start' data-ref="1281pc_start">pc_start</a>)) {</td></tr>
<tr><th id="8543">8543</th><td>        <em>int</em> <dfn class="local col6 decl" id="1286disas_flags" title='disas_flags' data-type='int' data-ref="1286disas_flags">disas_flags</dfn>;</td></tr>
<tr><th id="8544">8544</th><td>        <a class="ref" href="../../include/qemu/log.h.html#qemu_log_lock" title='qemu_log_lock' data-ref="qemu_log_lock">qemu_log_lock</a>();</td></tr>
<tr><th id="8545">8545</th><td>        <a class="ref" href="../../include/qemu/log.h.html#qemu_log" title='qemu_log' data-ref="qemu_log">qemu_log</a>(<q>"----------------\n"</q>);</td></tr>
<tr><th id="8546">8546</th><td>        <a class="ref" href="../../include/qemu/log.h.html#qemu_log" title='qemu_log' data-ref="qemu_log">qemu_log</a>(<q>"IN: %s\n"</q>, <a class="ref" href="../../include/disas/disas.h.html#lookup_symbol" title='lookup_symbol' data-ref="lookup_symbol">lookup_symbol</a>(<a class="local col1 ref" href="#1281pc_start" title='pc_start' data-ref="1281pc_start">pc_start</a>));</td></tr>
<tr><th id="8547">8547</th><td><u>#<span data-ppcond="8547">ifdef</span> <a class="macro" href="../../x86_64-softmmu/config-target.h.html#2" data-ref="_M/TARGET_X86_64">TARGET_X86_64</a></u></td></tr>
<tr><th id="8548">8548</th><td>        <b>if</b> (<a class="local col8 ref" href="#1278dc" title='dc' data-ref="1278dc">dc</a>-&gt;<a class="tu ref" href="#DisasContext::code64" title='DisasContext::code64' data-use='r' data-ref="DisasContext::code64">code64</a>)</td></tr>
<tr><th id="8549">8549</th><td>            <a class="local col6 ref" href="#1286disas_flags" title='disas_flags' data-ref="1286disas_flags">disas_flags</a> = <var>2</var>;</td></tr>
<tr><th id="8550">8550</th><td>        <b>else</b></td></tr>
<tr><th id="8551">8551</th><td><u>#<span data-ppcond="8547">endif</span></u></td></tr>
<tr><th id="8552">8552</th><td>            <a class="local col6 ref" href="#1286disas_flags" title='disas_flags' data-ref="1286disas_flags">disas_flags</a> = !<a class="local col8 ref" href="#1278dc" title='dc' data-ref="1278dc">dc</a>-&gt;<a class="tu ref" href="#DisasContext::code32" title='DisasContext::code32' data-use='r' data-ref="DisasContext::code32">code32</a>;</td></tr>
<tr><th id="8553">8553</th><td>        <a class="ref" href="../../include/exec/log.h.html#log_target_disas" title='log_target_disas' data-ref="log_target_disas">log_target_disas</a>(<a class="local col4 ref" href="#1274cs" title='cs' data-ref="1274cs">cs</a>, <a class="local col1 ref" href="#1281pc_start" title='pc_start' data-ref="1281pc_start">pc_start</a>, <a class="local col9 ref" href="#1279pc_ptr" title='pc_ptr' data-ref="1279pc_ptr">pc_ptr</a> - <a class="local col1 ref" href="#1281pc_start" title='pc_start' data-ref="1281pc_start">pc_start</a>, <a class="local col6 ref" href="#1286disas_flags" title='disas_flags' data-ref="1286disas_flags">disas_flags</a>);</td></tr>
<tr><th id="8554">8554</th><td>        <a class="ref" href="../../include/qemu/log.h.html#qemu_log" title='qemu_log' data-ref="qemu_log">qemu_log</a>(<q>"\n"</q>);</td></tr>
<tr><th id="8555">8555</th><td>        <a class="ref" href="../../include/qemu/log.h.html#qemu_log_unlock" title='qemu_log_unlock' data-ref="qemu_log_unlock">qemu_log_unlock</a>();</td></tr>
<tr><th id="8556">8556</th><td>    }</td></tr>
<tr><th id="8557">8557</th><td><u>#<span data-ppcond="8540">endif</span></u></td></tr>
<tr><th id="8558">8558</th><td></td></tr>
<tr><th id="8559">8559</th><td>    <a class="local col5 ref" href="#1275tb" title='tb' data-ref="1275tb">tb</a>-&gt;<a class="ref" href="../../include/exec/exec-all.h.html#TranslationBlock::size" title='TranslationBlock::size' data-ref="TranslationBlock::size">size</a> = <a class="local col9 ref" href="#1279pc_ptr" title='pc_ptr' data-ref="1279pc_ptr">pc_ptr</a> - <a class="local col1 ref" href="#1281pc_start" title='pc_start' data-ref="1281pc_start">pc_start</a>;</td></tr>
<tr><th id="8560">8560</th><td>    <a class="local col5 ref" href="#1275tb" title='tb' data-ref="1275tb">tb</a>-&gt;<a class="ref" href="../../include/exec/exec-all.h.html#TranslationBlock::icount" title='TranslationBlock::icount' data-ref="TranslationBlock::icount">icount</a> = <a class="local col3 ref" href="#1283num_insns" title='num_insns' data-ref="1283num_insns">num_insns</a>;</td></tr>
<tr><th id="8561">8561</th><td>}</td></tr>
<tr><th id="8562">8562</th><td></td></tr>
<tr><th id="8563">8563</th><td><em>void</em> <dfn class="decl def" id="restore_state_to_opc" title='restore_state_to_opc' data-ref="restore_state_to_opc">restore_state_to_opc</dfn>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a> *<dfn class="local col7 decl" id="1287env" title='env' data-type='CPUX86State *' data-ref="1287env">env</dfn>, <a class="typedef" href="../../include/exec/tb-context.h.html#TranslationBlock" title='TranslationBlock' data-type='struct TranslationBlock' data-ref="TranslationBlock">TranslationBlock</a> *<dfn class="local col8 decl" id="1288tb" title='tb' data-type='TranslationBlock *' data-ref="1288tb">tb</dfn>,</td></tr>
<tr><th id="8564">8564</th><td>                          <a class="typedef" href="../../include/exec/cpu-defs.h.html#target_ulong" title='target_ulong' data-type='uint64_t' data-ref="target_ulong">target_ulong</a> *<dfn class="local col9 decl" id="1289data" title='data' data-type='target_ulong *' data-ref="1289data">data</dfn>)</td></tr>
<tr><th id="8565">8565</th><td>{</td></tr>
<tr><th id="8566">8566</th><td>    <em>int</em> <dfn class="local col0 decl" id="1290cc_op" title='cc_op' data-type='int' data-ref="1290cc_op">cc_op</dfn> = <a class="local col9 ref" href="#1289data" title='data' data-ref="1289data">data</a>[<var>1</var>];</td></tr>
<tr><th id="8567">8567</th><td>    <a class="local col7 ref" href="#1287env" title='env' data-ref="1287env">env</a>-&gt;<a class="ref" href="cpu.h.html#CPUX86State::eip" title='CPUX86State::eip' data-ref="CPUX86State::eip">eip</a> = <a class="local col9 ref" href="#1289data" title='data' data-ref="1289data">data</a>[<var>0</var>] - <a class="local col8 ref" href="#1288tb" title='tb' data-ref="1288tb">tb</a>-&gt;<a class="ref" href="../../include/exec/exec-all.h.html#TranslationBlock::cs_base" title='TranslationBlock::cs_base' data-ref="TranslationBlock::cs_base">cs_base</a>;</td></tr>
<tr><th id="8568">8568</th><td>    <b>if</b> (<a class="local col0 ref" href="#1290cc_op" title='cc_op' data-ref="1290cc_op">cc_op</a> != <a class="enum" href="cpu.h.html#CC_OP_DYNAMIC" title='CC_OP_DYNAMIC' data-ref="CC_OP_DYNAMIC">CC_OP_DYNAMIC</a>) {</td></tr>
<tr><th id="8569">8569</th><td>        <a class="local col7 ref" href="#1287env" title='env' data-ref="1287env">env</a>-&gt;<a class="ref" href="cpu.h.html#CPUX86State::cc_op" title='CPUX86State::cc_op' data-ref="CPUX86State::cc_op">cc_op</a> = <a class="local col0 ref" href="#1290cc_op" title='cc_op' data-ref="1290cc_op">cc_op</a>;</td></tr>
<tr><th id="8570">8570</th><td>    }</td></tr>
<tr><th id="8571">8571</th><td>}</td></tr>
<tr><th id="8572">8572</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2017-Aug-28</em> from project codebrowser revision <em>v2.10.0-rc0-7-g6be37cc</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
