--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml top_level.twx top_level.ncd -o top_level.twr top_level.pcf
-ucf board.ucf

Design file:              top_level.ncd
Physical constraint file: top_level.pcf
Device,package,speed:     xc6slx45,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 415514329 paths analyzed, 5900 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  17.636ns.
--------------------------------------------------------------------------------

Paths for end point note_allocate/left_limit_1 (SLICE_X16Y62.B2), 501388 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.364ns (requirement - (data path - clock path skew + uncertainty))
  Source:               n2000_7 (FF)
  Destination:          note_allocate/left_limit_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.610ns (Levels of Logic = 11)
  Clock Path Skew:      0.009ns (0.730 - 0.721)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: n2000_7 to note_allocate/left_limit_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y82.DQ      Tcko                  0.476   n2000<7>
                                                       n2000_7
    SLICE_X31Y79.D3      net (fanout=15)       1.447   n2000<7>
    SLICE_X31Y79.D       Tilo                  0.259   N225
                                                       note_allocate/n2000_in[7]_limit_2000_notes[7]_LessThan_3_o1_SW2
    SLICE_X31Y79.A5      net (fanout=3)        0.443   N225
    SLICE_X31Y79.A       Tilo                  0.259   N225
                                                       note_allocate/n2000_in[7]_limit_2000_notes[7]_LessThan_3_o21
    SLICE_X8Y78.C1       net (fanout=23)       2.089   note_allocate/n2000_in[7]_limit_2000_notes[7]_LessThan_3_o
    SLICE_X8Y78.C        Tilo                  0.235   note_allocate/Mmult_PWR_17_o_limit_500_notes[7]_MuLt_68_OUT_Madd1_lut<7>
                                                       note_allocate/Mmux_limit_2000_notes[7]_n2000_in[7]_mux_3_OUT61
    SLICE_X32Y78.CX      net (fanout=2)        2.045   note_allocate/Mmult_PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT_Madd1_lut<7>
    SLICE_X32Y78.COUT    Tcxcy                 0.134   note_allocate/Mmult_PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT_Madd3_cy<6>
                                                       note_allocate/Mmult_PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT_Madd3_cy<6>
    SLICE_X32Y79.CIN     net (fanout=1)        0.003   note_allocate/Mmult_PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT_Madd3_cy<6>
    SLICE_X32Y79.COUT    Tbyp                  0.091   note_allocate/Mmult_PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT_Madd3_cy<10>
                                                       note_allocate/Mmult_PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT_Madd3_cy<10>
    SLICE_X32Y80.CIN     net (fanout=1)        0.003   note_allocate/Mmult_PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT_Madd3_cy<10>
    SLICE_X32Y80.DMUX    Tcind                 0.289   note_allocate/Mmult_PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT_Madd3_cy<13>
                                                       note_allocate/Mmult_PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT_Madd3_cy<13>
    SLICE_X30Y79.A1      net (fanout=1)        1.693   note_allocate/Mmult_PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT_Madd3_cy<13>
    SLICE_X30Y79.AMUX    Topaa                 0.456   note_allocate/PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT<18>
                                                       note_allocate/Mmult_PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT_Madd4_lut<16>
                                                       note_allocate/Mmult_PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT_Madd4_xor<16>
    SLICE_X26Y74.D5      net (fanout=2)        1.065   note_allocate/PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT<18>
    SLICE_X26Y74.COUT    Topcyd                0.343   note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_6_o_cy<7>
                                                       note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_6_o_lutdi7
                                                       note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_6_o_cy<7>
    SLICE_X26Y75.CIN     net (fanout=1)        0.003   note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_6_o_cy<7>
    SLICE_X26Y75.BMUX    Tcinb                 0.286   note_allocate/_n0757_inv
                                                       note_allocate/_n0757_inv1_cy
    SLICE_X2Y68.B1       net (fanout=27)       2.902   note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_6_o_cy<9>
    SLICE_X2Y68.B        Tilo                  0.254   note_allocate/right_limit<2>
                                                       note_allocate/_n0737_inv152
    SLICE_X16Y62.B2      net (fanout=17)       2.486   note_allocate/_n0737_inv15
    SLICE_X16Y62.CLK     Tas                   0.349   note_allocate/left_limit<3>
                                                       note_allocate/left_limit_1_dpot
                                                       note_allocate/left_limit_1
    -------------------------------------------------  ---------------------------
    Total                                     17.610ns (3.431ns logic, 14.179ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.395ns (requirement - (data path - clock path skew + uncertainty))
  Source:               n2000_7 (FF)
  Destination:          note_allocate/left_limit_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.579ns (Levels of Logic = 11)
  Clock Path Skew:      0.009ns (0.730 - 0.721)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: n2000_7 to note_allocate/left_limit_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y82.DQ      Tcko                  0.476   n2000<7>
                                                       n2000_7
    SLICE_X31Y79.D3      net (fanout=15)       1.447   n2000<7>
    SLICE_X31Y79.D       Tilo                  0.259   N225
                                                       note_allocate/n2000_in[7]_limit_2000_notes[7]_LessThan_3_o1_SW2
    SLICE_X31Y79.A5      net (fanout=3)        0.443   N225
    SLICE_X31Y79.A       Tilo                  0.259   N225
                                                       note_allocate/n2000_in[7]_limit_2000_notes[7]_LessThan_3_o21
    SLICE_X8Y78.C1       net (fanout=23)       2.089   note_allocate/n2000_in[7]_limit_2000_notes[7]_LessThan_3_o
    SLICE_X8Y78.C        Tilo                  0.235   note_allocate/Mmult_PWR_17_o_limit_500_notes[7]_MuLt_68_OUT_Madd1_lut<7>
                                                       note_allocate/Mmux_limit_2000_notes[7]_n2000_in[7]_mux_3_OUT61
    SLICE_X32Y78.CX      net (fanout=2)        2.045   note_allocate/Mmult_PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT_Madd1_lut<7>
    SLICE_X32Y78.COUT    Tcxcy                 0.134   note_allocate/Mmult_PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT_Madd3_cy<6>
                                                       note_allocate/Mmult_PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT_Madd3_cy<6>
    SLICE_X32Y79.CIN     net (fanout=1)        0.003   note_allocate/Mmult_PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT_Madd3_cy<6>
    SLICE_X32Y79.COUT    Tbyp                  0.091   note_allocate/Mmult_PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT_Madd3_cy<10>
                                                       note_allocate/Mmult_PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT_Madd3_cy<10>
    SLICE_X32Y80.CIN     net (fanout=1)        0.003   note_allocate/Mmult_PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT_Madd3_cy<10>
    SLICE_X32Y80.DMUX    Tcind                 0.289   note_allocate/Mmult_PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT_Madd3_cy<13>
                                                       note_allocate/Mmult_PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT_Madd3_cy<13>
    SLICE_X30Y79.A1      net (fanout=1)        1.693   note_allocate/Mmult_PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT_Madd3_cy<13>
    SLICE_X30Y79.AMUX    Topaa                 0.456   note_allocate/PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT<18>
                                                       note_allocate/Mmult_PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT_Madd4_lut<16>
                                                       note_allocate/Mmult_PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT_Madd4_xor<16>
    SLICE_X26Y74.D5      net (fanout=2)        1.065   note_allocate/PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT<18>
    SLICE_X26Y74.COUT    Topcyd                0.312   note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_6_o_cy<7>
                                                       note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_6_o_lut<7>
                                                       note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_6_o_cy<7>
    SLICE_X26Y75.CIN     net (fanout=1)        0.003   note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_6_o_cy<7>
    SLICE_X26Y75.BMUX    Tcinb                 0.286   note_allocate/_n0757_inv
                                                       note_allocate/_n0757_inv1_cy
    SLICE_X2Y68.B1       net (fanout=27)       2.902   note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_6_o_cy<9>
    SLICE_X2Y68.B        Tilo                  0.254   note_allocate/right_limit<2>
                                                       note_allocate/_n0737_inv152
    SLICE_X16Y62.B2      net (fanout=17)       2.486   note_allocate/_n0737_inv15
    SLICE_X16Y62.CLK     Tas                   0.349   note_allocate/left_limit<3>
                                                       note_allocate/left_limit_1_dpot
                                                       note_allocate/left_limit_1
    -------------------------------------------------  ---------------------------
    Total                                     17.579ns (3.400ns logic, 14.179ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.480ns (requirement - (data path - clock path skew + uncertainty))
  Source:               n2000_3 (FF)
  Destination:          note_allocate/left_limit_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.493ns (Levels of Logic = 11)
  Clock Path Skew:      0.008ns (0.730 - 0.722)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: n2000_3 to note_allocate/left_limit_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y81.DQ      Tcko                  0.476   n2000<3>
                                                       n2000_3
    SLICE_X31Y80.D2      net (fanout=12)       1.217   n2000<3>
    SLICE_X31Y80.D       Tilo                  0.259   N101
                                                       note_allocate/n2000_in[7]_limit_2000_notes[7]_LessThan_3_o1_SW1
    SLICE_X31Y79.A3      net (fanout=3)        0.556   N101
    SLICE_X31Y79.A       Tilo                  0.259   N225
                                                       note_allocate/n2000_in[7]_limit_2000_notes[7]_LessThan_3_o21
    SLICE_X8Y78.C1       net (fanout=23)       2.089   note_allocate/n2000_in[7]_limit_2000_notes[7]_LessThan_3_o
    SLICE_X8Y78.C        Tilo                  0.235   note_allocate/Mmult_PWR_17_o_limit_500_notes[7]_MuLt_68_OUT_Madd1_lut<7>
                                                       note_allocate/Mmux_limit_2000_notes[7]_n2000_in[7]_mux_3_OUT61
    SLICE_X32Y78.CX      net (fanout=2)        2.045   note_allocate/Mmult_PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT_Madd1_lut<7>
    SLICE_X32Y78.COUT    Tcxcy                 0.134   note_allocate/Mmult_PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT_Madd3_cy<6>
                                                       note_allocate/Mmult_PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT_Madd3_cy<6>
    SLICE_X32Y79.CIN     net (fanout=1)        0.003   note_allocate/Mmult_PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT_Madd3_cy<6>
    SLICE_X32Y79.COUT    Tbyp                  0.091   note_allocate/Mmult_PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT_Madd3_cy<10>
                                                       note_allocate/Mmult_PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT_Madd3_cy<10>
    SLICE_X32Y80.CIN     net (fanout=1)        0.003   note_allocate/Mmult_PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT_Madd3_cy<10>
    SLICE_X32Y80.DMUX    Tcind                 0.289   note_allocate/Mmult_PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT_Madd3_cy<13>
                                                       note_allocate/Mmult_PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT_Madd3_cy<13>
    SLICE_X30Y79.A1      net (fanout=1)        1.693   note_allocate/Mmult_PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT_Madd3_cy<13>
    SLICE_X30Y79.AMUX    Topaa                 0.456   note_allocate/PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT<18>
                                                       note_allocate/Mmult_PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT_Madd4_lut<16>
                                                       note_allocate/Mmult_PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT_Madd4_xor<16>
    SLICE_X26Y74.D5      net (fanout=2)        1.065   note_allocate/PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT<18>
    SLICE_X26Y74.COUT    Topcyd                0.343   note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_6_o_cy<7>
                                                       note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_6_o_lutdi7
                                                       note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_6_o_cy<7>
    SLICE_X26Y75.CIN     net (fanout=1)        0.003   note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_6_o_cy<7>
    SLICE_X26Y75.BMUX    Tcinb                 0.286   note_allocate/_n0757_inv
                                                       note_allocate/_n0757_inv1_cy
    SLICE_X2Y68.B1       net (fanout=27)       2.902   note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_6_o_cy<9>
    SLICE_X2Y68.B        Tilo                  0.254   note_allocate/right_limit<2>
                                                       note_allocate/_n0737_inv152
    SLICE_X16Y62.B2      net (fanout=17)       2.486   note_allocate/_n0737_inv15
    SLICE_X16Y62.CLK     Tas                   0.349   note_allocate/left_limit<3>
                                                       note_allocate/left_limit_1_dpot
                                                       note_allocate/left_limit_1
    -------------------------------------------------  ---------------------------
    Total                                     17.493ns (3.431ns logic, 14.062ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------

Paths for end point note_allocate/left_limit_5 (SLICE_X17Y62.B4), 501388 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.736ns (requirement - (data path - clock path skew + uncertainty))
  Source:               n2000_7 (FF)
  Destination:          note_allocate/left_limit_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.238ns (Levels of Logic = 11)
  Clock Path Skew:      0.009ns (0.730 - 0.721)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: n2000_7 to note_allocate/left_limit_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y82.DQ      Tcko                  0.476   n2000<7>
                                                       n2000_7
    SLICE_X31Y79.D3      net (fanout=15)       1.447   n2000<7>
    SLICE_X31Y79.D       Tilo                  0.259   N225
                                                       note_allocate/n2000_in[7]_limit_2000_notes[7]_LessThan_3_o1_SW2
    SLICE_X31Y79.A5      net (fanout=3)        0.443   N225
    SLICE_X31Y79.A       Tilo                  0.259   N225
                                                       note_allocate/n2000_in[7]_limit_2000_notes[7]_LessThan_3_o21
    SLICE_X8Y78.C1       net (fanout=23)       2.089   note_allocate/n2000_in[7]_limit_2000_notes[7]_LessThan_3_o
    SLICE_X8Y78.C        Tilo                  0.235   note_allocate/Mmult_PWR_17_o_limit_500_notes[7]_MuLt_68_OUT_Madd1_lut<7>
                                                       note_allocate/Mmux_limit_2000_notes[7]_n2000_in[7]_mux_3_OUT61
    SLICE_X32Y78.CX      net (fanout=2)        2.045   note_allocate/Mmult_PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT_Madd1_lut<7>
    SLICE_X32Y78.COUT    Tcxcy                 0.134   note_allocate/Mmult_PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT_Madd3_cy<6>
                                                       note_allocate/Mmult_PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT_Madd3_cy<6>
    SLICE_X32Y79.CIN     net (fanout=1)        0.003   note_allocate/Mmult_PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT_Madd3_cy<6>
    SLICE_X32Y79.COUT    Tbyp                  0.091   note_allocate/Mmult_PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT_Madd3_cy<10>
                                                       note_allocate/Mmult_PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT_Madd3_cy<10>
    SLICE_X32Y80.CIN     net (fanout=1)        0.003   note_allocate/Mmult_PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT_Madd3_cy<10>
    SLICE_X32Y80.DMUX    Tcind                 0.289   note_allocate/Mmult_PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT_Madd3_cy<13>
                                                       note_allocate/Mmult_PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT_Madd3_cy<13>
    SLICE_X30Y79.A1      net (fanout=1)        1.693   note_allocate/Mmult_PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT_Madd3_cy<13>
    SLICE_X30Y79.AMUX    Topaa                 0.456   note_allocate/PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT<18>
                                                       note_allocate/Mmult_PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT_Madd4_lut<16>
                                                       note_allocate/Mmult_PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT_Madd4_xor<16>
    SLICE_X26Y74.D5      net (fanout=2)        1.065   note_allocate/PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT<18>
    SLICE_X26Y74.COUT    Topcyd                0.343   note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_6_o_cy<7>
                                                       note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_6_o_lutdi7
                                                       note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_6_o_cy<7>
    SLICE_X26Y75.CIN     net (fanout=1)        0.003   note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_6_o_cy<7>
    SLICE_X26Y75.BMUX    Tcinb                 0.286   note_allocate/_n0757_inv
                                                       note_allocate/_n0757_inv1_cy
    SLICE_X2Y68.B1       net (fanout=27)       2.902   note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_6_o_cy<9>
    SLICE_X2Y68.B        Tilo                  0.254   note_allocate/right_limit<2>
                                                       note_allocate/_n0737_inv152
    SLICE_X17Y62.B4      net (fanout=17)       2.090   note_allocate/_n0737_inv15
    SLICE_X17Y62.CLK     Tas                   0.373   note_allocate/left_limit<7>
                                                       note_allocate/left_limit_5_dpot
                                                       note_allocate/left_limit_5
    -------------------------------------------------  ---------------------------
    Total                                     17.238ns (3.455ns logic, 13.783ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.767ns (requirement - (data path - clock path skew + uncertainty))
  Source:               n2000_7 (FF)
  Destination:          note_allocate/left_limit_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.207ns (Levels of Logic = 11)
  Clock Path Skew:      0.009ns (0.730 - 0.721)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: n2000_7 to note_allocate/left_limit_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y82.DQ      Tcko                  0.476   n2000<7>
                                                       n2000_7
    SLICE_X31Y79.D3      net (fanout=15)       1.447   n2000<7>
    SLICE_X31Y79.D       Tilo                  0.259   N225
                                                       note_allocate/n2000_in[7]_limit_2000_notes[7]_LessThan_3_o1_SW2
    SLICE_X31Y79.A5      net (fanout=3)        0.443   N225
    SLICE_X31Y79.A       Tilo                  0.259   N225
                                                       note_allocate/n2000_in[7]_limit_2000_notes[7]_LessThan_3_o21
    SLICE_X8Y78.C1       net (fanout=23)       2.089   note_allocate/n2000_in[7]_limit_2000_notes[7]_LessThan_3_o
    SLICE_X8Y78.C        Tilo                  0.235   note_allocate/Mmult_PWR_17_o_limit_500_notes[7]_MuLt_68_OUT_Madd1_lut<7>
                                                       note_allocate/Mmux_limit_2000_notes[7]_n2000_in[7]_mux_3_OUT61
    SLICE_X32Y78.CX      net (fanout=2)        2.045   note_allocate/Mmult_PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT_Madd1_lut<7>
    SLICE_X32Y78.COUT    Tcxcy                 0.134   note_allocate/Mmult_PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT_Madd3_cy<6>
                                                       note_allocate/Mmult_PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT_Madd3_cy<6>
    SLICE_X32Y79.CIN     net (fanout=1)        0.003   note_allocate/Mmult_PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT_Madd3_cy<6>
    SLICE_X32Y79.COUT    Tbyp                  0.091   note_allocate/Mmult_PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT_Madd3_cy<10>
                                                       note_allocate/Mmult_PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT_Madd3_cy<10>
    SLICE_X32Y80.CIN     net (fanout=1)        0.003   note_allocate/Mmult_PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT_Madd3_cy<10>
    SLICE_X32Y80.DMUX    Tcind                 0.289   note_allocate/Mmult_PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT_Madd3_cy<13>
                                                       note_allocate/Mmult_PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT_Madd3_cy<13>
    SLICE_X30Y79.A1      net (fanout=1)        1.693   note_allocate/Mmult_PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT_Madd3_cy<13>
    SLICE_X30Y79.AMUX    Topaa                 0.456   note_allocate/PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT<18>
                                                       note_allocate/Mmult_PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT_Madd4_lut<16>
                                                       note_allocate/Mmult_PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT_Madd4_xor<16>
    SLICE_X26Y74.D5      net (fanout=2)        1.065   note_allocate/PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT<18>
    SLICE_X26Y74.COUT    Topcyd                0.312   note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_6_o_cy<7>
                                                       note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_6_o_lut<7>
                                                       note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_6_o_cy<7>
    SLICE_X26Y75.CIN     net (fanout=1)        0.003   note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_6_o_cy<7>
    SLICE_X26Y75.BMUX    Tcinb                 0.286   note_allocate/_n0757_inv
                                                       note_allocate/_n0757_inv1_cy
    SLICE_X2Y68.B1       net (fanout=27)       2.902   note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_6_o_cy<9>
    SLICE_X2Y68.B        Tilo                  0.254   note_allocate/right_limit<2>
                                                       note_allocate/_n0737_inv152
    SLICE_X17Y62.B4      net (fanout=17)       2.090   note_allocate/_n0737_inv15
    SLICE_X17Y62.CLK     Tas                   0.373   note_allocate/left_limit<7>
                                                       note_allocate/left_limit_5_dpot
                                                       note_allocate/left_limit_5
    -------------------------------------------------  ---------------------------
    Total                                     17.207ns (3.424ns logic, 13.783ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.852ns (requirement - (data path - clock path skew + uncertainty))
  Source:               n2000_3 (FF)
  Destination:          note_allocate/left_limit_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.121ns (Levels of Logic = 11)
  Clock Path Skew:      0.008ns (0.730 - 0.722)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: n2000_3 to note_allocate/left_limit_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y81.DQ      Tcko                  0.476   n2000<3>
                                                       n2000_3
    SLICE_X31Y80.D2      net (fanout=12)       1.217   n2000<3>
    SLICE_X31Y80.D       Tilo                  0.259   N101
                                                       note_allocate/n2000_in[7]_limit_2000_notes[7]_LessThan_3_o1_SW1
    SLICE_X31Y79.A3      net (fanout=3)        0.556   N101
    SLICE_X31Y79.A       Tilo                  0.259   N225
                                                       note_allocate/n2000_in[7]_limit_2000_notes[7]_LessThan_3_o21
    SLICE_X8Y78.C1       net (fanout=23)       2.089   note_allocate/n2000_in[7]_limit_2000_notes[7]_LessThan_3_o
    SLICE_X8Y78.C        Tilo                  0.235   note_allocate/Mmult_PWR_17_o_limit_500_notes[7]_MuLt_68_OUT_Madd1_lut<7>
                                                       note_allocate/Mmux_limit_2000_notes[7]_n2000_in[7]_mux_3_OUT61
    SLICE_X32Y78.CX      net (fanout=2)        2.045   note_allocate/Mmult_PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT_Madd1_lut<7>
    SLICE_X32Y78.COUT    Tcxcy                 0.134   note_allocate/Mmult_PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT_Madd3_cy<6>
                                                       note_allocate/Mmult_PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT_Madd3_cy<6>
    SLICE_X32Y79.CIN     net (fanout=1)        0.003   note_allocate/Mmult_PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT_Madd3_cy<6>
    SLICE_X32Y79.COUT    Tbyp                  0.091   note_allocate/Mmult_PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT_Madd3_cy<10>
                                                       note_allocate/Mmult_PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT_Madd3_cy<10>
    SLICE_X32Y80.CIN     net (fanout=1)        0.003   note_allocate/Mmult_PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT_Madd3_cy<10>
    SLICE_X32Y80.DMUX    Tcind                 0.289   note_allocate/Mmult_PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT_Madd3_cy<13>
                                                       note_allocate/Mmult_PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT_Madd3_cy<13>
    SLICE_X30Y79.A1      net (fanout=1)        1.693   note_allocate/Mmult_PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT_Madd3_cy<13>
    SLICE_X30Y79.AMUX    Topaa                 0.456   note_allocate/PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT<18>
                                                       note_allocate/Mmult_PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT_Madd4_lut<16>
                                                       note_allocate/Mmult_PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT_Madd4_xor<16>
    SLICE_X26Y74.D5      net (fanout=2)        1.065   note_allocate/PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT<18>
    SLICE_X26Y74.COUT    Topcyd                0.343   note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_6_o_cy<7>
                                                       note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_6_o_lutdi7
                                                       note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_6_o_cy<7>
    SLICE_X26Y75.CIN     net (fanout=1)        0.003   note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_6_o_cy<7>
    SLICE_X26Y75.BMUX    Tcinb                 0.286   note_allocate/_n0757_inv
                                                       note_allocate/_n0757_inv1_cy
    SLICE_X2Y68.B1       net (fanout=27)       2.902   note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_6_o_cy<9>
    SLICE_X2Y68.B        Tilo                  0.254   note_allocate/right_limit<2>
                                                       note_allocate/_n0737_inv152
    SLICE_X17Y62.B4      net (fanout=17)       2.090   note_allocate/_n0737_inv15
    SLICE_X17Y62.CLK     Tas                   0.373   note_allocate/left_limit<7>
                                                       note_allocate/left_limit_5_dpot
                                                       note_allocate/left_limit_5
    -------------------------------------------------  ---------------------------
    Total                                     17.121ns (3.455ns logic, 13.666ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------

Paths for end point note_allocate/left_limit_4 (SLICE_X17Y62.A4), 501388 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.790ns (requirement - (data path - clock path skew + uncertainty))
  Source:               n2000_7 (FF)
  Destination:          note_allocate/left_limit_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.184ns (Levels of Logic = 11)
  Clock Path Skew:      0.009ns (0.730 - 0.721)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: n2000_7 to note_allocate/left_limit_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y82.DQ      Tcko                  0.476   n2000<7>
                                                       n2000_7
    SLICE_X31Y79.D3      net (fanout=15)       1.447   n2000<7>
    SLICE_X31Y79.D       Tilo                  0.259   N225
                                                       note_allocate/n2000_in[7]_limit_2000_notes[7]_LessThan_3_o1_SW2
    SLICE_X31Y79.A5      net (fanout=3)        0.443   N225
    SLICE_X31Y79.A       Tilo                  0.259   N225
                                                       note_allocate/n2000_in[7]_limit_2000_notes[7]_LessThan_3_o21
    SLICE_X8Y78.C1       net (fanout=23)       2.089   note_allocate/n2000_in[7]_limit_2000_notes[7]_LessThan_3_o
    SLICE_X8Y78.C        Tilo                  0.235   note_allocate/Mmult_PWR_17_o_limit_500_notes[7]_MuLt_68_OUT_Madd1_lut<7>
                                                       note_allocate/Mmux_limit_2000_notes[7]_n2000_in[7]_mux_3_OUT61
    SLICE_X32Y78.CX      net (fanout=2)        2.045   note_allocate/Mmult_PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT_Madd1_lut<7>
    SLICE_X32Y78.COUT    Tcxcy                 0.134   note_allocate/Mmult_PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT_Madd3_cy<6>
                                                       note_allocate/Mmult_PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT_Madd3_cy<6>
    SLICE_X32Y79.CIN     net (fanout=1)        0.003   note_allocate/Mmult_PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT_Madd3_cy<6>
    SLICE_X32Y79.COUT    Tbyp                  0.091   note_allocate/Mmult_PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT_Madd3_cy<10>
                                                       note_allocate/Mmult_PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT_Madd3_cy<10>
    SLICE_X32Y80.CIN     net (fanout=1)        0.003   note_allocate/Mmult_PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT_Madd3_cy<10>
    SLICE_X32Y80.DMUX    Tcind                 0.289   note_allocate/Mmult_PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT_Madd3_cy<13>
                                                       note_allocate/Mmult_PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT_Madd3_cy<13>
    SLICE_X30Y79.A1      net (fanout=1)        1.693   note_allocate/Mmult_PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT_Madd3_cy<13>
    SLICE_X30Y79.AMUX    Topaa                 0.456   note_allocate/PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT<18>
                                                       note_allocate/Mmult_PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT_Madd4_lut<16>
                                                       note_allocate/Mmult_PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT_Madd4_xor<16>
    SLICE_X26Y74.D5      net (fanout=2)        1.065   note_allocate/PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT<18>
    SLICE_X26Y74.COUT    Topcyd                0.343   note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_6_o_cy<7>
                                                       note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_6_o_lutdi7
                                                       note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_6_o_cy<7>
    SLICE_X26Y75.CIN     net (fanout=1)        0.003   note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_6_o_cy<7>
    SLICE_X26Y75.BMUX    Tcinb                 0.286   note_allocate/_n0757_inv
                                                       note_allocate/_n0757_inv1_cy
    SLICE_X2Y68.B1       net (fanout=27)       2.902   note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_6_o_cy<9>
    SLICE_X2Y68.B        Tilo                  0.254   note_allocate/right_limit<2>
                                                       note_allocate/_n0737_inv152
    SLICE_X17Y62.A4      net (fanout=17)       2.036   note_allocate/_n0737_inv15
    SLICE_X17Y62.CLK     Tas                   0.373   note_allocate/left_limit<7>
                                                       note_allocate/left_limit_4_dpot
                                                       note_allocate/left_limit_4
    -------------------------------------------------  ---------------------------
    Total                                     17.184ns (3.455ns logic, 13.729ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.821ns (requirement - (data path - clock path skew + uncertainty))
  Source:               n2000_7 (FF)
  Destination:          note_allocate/left_limit_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.153ns (Levels of Logic = 11)
  Clock Path Skew:      0.009ns (0.730 - 0.721)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: n2000_7 to note_allocate/left_limit_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y82.DQ      Tcko                  0.476   n2000<7>
                                                       n2000_7
    SLICE_X31Y79.D3      net (fanout=15)       1.447   n2000<7>
    SLICE_X31Y79.D       Tilo                  0.259   N225
                                                       note_allocate/n2000_in[7]_limit_2000_notes[7]_LessThan_3_o1_SW2
    SLICE_X31Y79.A5      net (fanout=3)        0.443   N225
    SLICE_X31Y79.A       Tilo                  0.259   N225
                                                       note_allocate/n2000_in[7]_limit_2000_notes[7]_LessThan_3_o21
    SLICE_X8Y78.C1       net (fanout=23)       2.089   note_allocate/n2000_in[7]_limit_2000_notes[7]_LessThan_3_o
    SLICE_X8Y78.C        Tilo                  0.235   note_allocate/Mmult_PWR_17_o_limit_500_notes[7]_MuLt_68_OUT_Madd1_lut<7>
                                                       note_allocate/Mmux_limit_2000_notes[7]_n2000_in[7]_mux_3_OUT61
    SLICE_X32Y78.CX      net (fanout=2)        2.045   note_allocate/Mmult_PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT_Madd1_lut<7>
    SLICE_X32Y78.COUT    Tcxcy                 0.134   note_allocate/Mmult_PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT_Madd3_cy<6>
                                                       note_allocate/Mmult_PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT_Madd3_cy<6>
    SLICE_X32Y79.CIN     net (fanout=1)        0.003   note_allocate/Mmult_PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT_Madd3_cy<6>
    SLICE_X32Y79.COUT    Tbyp                  0.091   note_allocate/Mmult_PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT_Madd3_cy<10>
                                                       note_allocate/Mmult_PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT_Madd3_cy<10>
    SLICE_X32Y80.CIN     net (fanout=1)        0.003   note_allocate/Mmult_PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT_Madd3_cy<10>
    SLICE_X32Y80.DMUX    Tcind                 0.289   note_allocate/Mmult_PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT_Madd3_cy<13>
                                                       note_allocate/Mmult_PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT_Madd3_cy<13>
    SLICE_X30Y79.A1      net (fanout=1)        1.693   note_allocate/Mmult_PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT_Madd3_cy<13>
    SLICE_X30Y79.AMUX    Topaa                 0.456   note_allocate/PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT<18>
                                                       note_allocate/Mmult_PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT_Madd4_lut<16>
                                                       note_allocate/Mmult_PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT_Madd4_xor<16>
    SLICE_X26Y74.D5      net (fanout=2)        1.065   note_allocate/PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT<18>
    SLICE_X26Y74.COUT    Topcyd                0.312   note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_6_o_cy<7>
                                                       note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_6_o_lut<7>
                                                       note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_6_o_cy<7>
    SLICE_X26Y75.CIN     net (fanout=1)        0.003   note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_6_o_cy<7>
    SLICE_X26Y75.BMUX    Tcinb                 0.286   note_allocate/_n0757_inv
                                                       note_allocate/_n0757_inv1_cy
    SLICE_X2Y68.B1       net (fanout=27)       2.902   note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_6_o_cy<9>
    SLICE_X2Y68.B        Tilo                  0.254   note_allocate/right_limit<2>
                                                       note_allocate/_n0737_inv152
    SLICE_X17Y62.A4      net (fanout=17)       2.036   note_allocate/_n0737_inv15
    SLICE_X17Y62.CLK     Tas                   0.373   note_allocate/left_limit<7>
                                                       note_allocate/left_limit_4_dpot
                                                       note_allocate/left_limit_4
    -------------------------------------------------  ---------------------------
    Total                                     17.153ns (3.424ns logic, 13.729ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.906ns (requirement - (data path - clock path skew + uncertainty))
  Source:               n2000_3 (FF)
  Destination:          note_allocate/left_limit_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.067ns (Levels of Logic = 11)
  Clock Path Skew:      0.008ns (0.730 - 0.722)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: n2000_3 to note_allocate/left_limit_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y81.DQ      Tcko                  0.476   n2000<3>
                                                       n2000_3
    SLICE_X31Y80.D2      net (fanout=12)       1.217   n2000<3>
    SLICE_X31Y80.D       Tilo                  0.259   N101
                                                       note_allocate/n2000_in[7]_limit_2000_notes[7]_LessThan_3_o1_SW1
    SLICE_X31Y79.A3      net (fanout=3)        0.556   N101
    SLICE_X31Y79.A       Tilo                  0.259   N225
                                                       note_allocate/n2000_in[7]_limit_2000_notes[7]_LessThan_3_o21
    SLICE_X8Y78.C1       net (fanout=23)       2.089   note_allocate/n2000_in[7]_limit_2000_notes[7]_LessThan_3_o
    SLICE_X8Y78.C        Tilo                  0.235   note_allocate/Mmult_PWR_17_o_limit_500_notes[7]_MuLt_68_OUT_Madd1_lut<7>
                                                       note_allocate/Mmux_limit_2000_notes[7]_n2000_in[7]_mux_3_OUT61
    SLICE_X32Y78.CX      net (fanout=2)        2.045   note_allocate/Mmult_PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT_Madd1_lut<7>
    SLICE_X32Y78.COUT    Tcxcy                 0.134   note_allocate/Mmult_PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT_Madd3_cy<6>
                                                       note_allocate/Mmult_PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT_Madd3_cy<6>
    SLICE_X32Y79.CIN     net (fanout=1)        0.003   note_allocate/Mmult_PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT_Madd3_cy<6>
    SLICE_X32Y79.COUT    Tbyp                  0.091   note_allocate/Mmult_PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT_Madd3_cy<10>
                                                       note_allocate/Mmult_PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT_Madd3_cy<10>
    SLICE_X32Y80.CIN     net (fanout=1)        0.003   note_allocate/Mmult_PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT_Madd3_cy<10>
    SLICE_X32Y80.DMUX    Tcind                 0.289   note_allocate/Mmult_PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT_Madd3_cy<13>
                                                       note_allocate/Mmult_PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT_Madd3_cy<13>
    SLICE_X30Y79.A1      net (fanout=1)        1.693   note_allocate/Mmult_PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT_Madd3_cy<13>
    SLICE_X30Y79.AMUX    Topaa                 0.456   note_allocate/PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT<18>
                                                       note_allocate/Mmult_PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT_Madd4_lut<16>
                                                       note_allocate/Mmult_PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT_Madd4_xor<16>
    SLICE_X26Y74.D5      net (fanout=2)        1.065   note_allocate/PWR_17_o_limit_2000_notes[7]_MuLt_4_OUT<18>
    SLICE_X26Y74.COUT    Topcyd                0.343   note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_6_o_cy<7>
                                                       note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_6_o_lutdi7
                                                       note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_6_o_cy<7>
    SLICE_X26Y75.CIN     net (fanout=1)        0.003   note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_6_o_cy<7>
    SLICE_X26Y75.BMUX    Tcinb                 0.286   note_allocate/_n0757_inv
                                                       note_allocate/_n0757_inv1_cy
    SLICE_X2Y68.B1       net (fanout=27)       2.902   note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_6_o_cy<9>
    SLICE_X2Y68.B        Tilo                  0.254   note_allocate/right_limit<2>
                                                       note_allocate/_n0737_inv152
    SLICE_X17Y62.A4      net (fanout=17)       2.036   note_allocate/_n0737_inv15
    SLICE_X17Y62.CLK     Tas                   0.373   note_allocate/left_limit<7>
                                                       note_allocate/left_limit_4_dpot
                                                       note_allocate/left_limit_4
    -------------------------------------------------  ---------------------------
    Total                                     17.067ns (3.455ns logic, 13.612ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point main_process.input_eight_bytes_16 (SLICE_X32Y71.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.408ns (requirement - (clock path skew + uncertainty - data path))
  Source:               main_process.input_eight_bytes_16 (FF)
  Destination:          main_process.input_eight_bytes_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.408ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fx2Clk_in_BUFGP rising at 20.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: main_process.input_eight_bytes_16 to main_process.input_eight_bytes_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y71.AQ      Tcko                  0.200   main_process.input_eight_bytes<19>
                                                       main_process.input_eight_bytes_16
    SLICE_X32Y71.A6      net (fanout=1)        0.018   main_process.input_eight_bytes<16>
    SLICE_X32Y71.CLK     Tah         (-Th)    -0.190   main_process.input_eight_bytes<19>
                                                       Mmux_main_process.input_eight_bytes[16]_sw_in[0]_MUX_424_o11
                                                       main_process.input_eight_bytes_16
    -------------------------------------------------  ---------------------------
    Total                                      0.408ns (0.390ns logic, 0.018ns route)
                                                       (95.6% logic, 4.4% route)

--------------------------------------------------------------------------------

Paths for end point main_process.input_eight_bytes_19 (SLICE_X32Y71.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.408ns (requirement - (clock path skew + uncertainty - data path))
  Source:               main_process.input_eight_bytes_19 (FF)
  Destination:          main_process.input_eight_bytes_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.408ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fx2Clk_in_BUFGP rising at 20.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: main_process.input_eight_bytes_19 to main_process.input_eight_bytes_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y71.DQ      Tcko                  0.200   main_process.input_eight_bytes<19>
                                                       main_process.input_eight_bytes_19
    SLICE_X32Y71.D6      net (fanout=1)        0.018   main_process.input_eight_bytes<19>
    SLICE_X32Y71.CLK     Tah         (-Th)    -0.190   main_process.input_eight_bytes<19>
                                                       Mmux_main_process.input_eight_bytes[19]_sw_in[3]_MUX_421_o11
                                                       main_process.input_eight_bytes_19
    -------------------------------------------------  ---------------------------
    Total                                      0.408ns (0.390ns logic, 0.018ns route)
                                                       (95.6% logic, 4.4% route)

--------------------------------------------------------------------------------

Paths for end point main_process.input_eight_bytes_31 (SLICE_X36Y69.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.408ns (requirement - (clock path skew + uncertainty - data path))
  Source:               main_process.input_eight_bytes_31 (FF)
  Destination:          main_process.input_eight_bytes_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.408ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fx2Clk_in_BUFGP rising at 20.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: main_process.input_eight_bytes_31 to main_process.input_eight_bytes_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y69.DQ      Tcko                  0.200   main_process.input_eight_bytes<31>
                                                       main_process.input_eight_bytes_31
    SLICE_X36Y69.D6      net (fanout=1)        0.018   main_process.input_eight_bytes<31>
    SLICE_X36Y69.CLK     Tah         (-Th)    -0.190   main_process.input_eight_bytes<31>
                                                       Mmux_main_process.input_eight_bytes[31]_sw_in[7]_MUX_409_o11
                                                       main_process.input_eight_bytes_31
    -------------------------------------------------  ---------------------------
    Total                                      0.408ns (0.390ns logic, 0.018ns route)
                                                       (95.6% logic, 4.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: fx2Clk_in_BUFGP/BUFG/I0
  Logical resource: fx2Clk_in_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y7.I0
  Clock network: fx2Clk_in_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: start_debouncer/count<3>/CLK
  Logical resource: start_debouncer/count_0/CK
  Location pin: SLICE_X14Y22.CLK
  Clock network: fx2Clk_in_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: start_debouncer/count<3>/CLK
  Logical resource: start_debouncer/count_1/CK
  Location pin: SLICE_X14Y22.CLK
  Clock network: fx2Clk_in_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock fx2Clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fx2Clk_in      |   17.636|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 415514329 paths, 0 nets, and 11896 connections

Design statistics:
   Minimum period:  17.636ns{1}   (Maximum frequency:  56.702MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Apr 29 19:51:44 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 486 MB



