Analysis & Synthesis report for MCU2
Tue Oct 15 20:31:17 2019
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |MCU2|controller:MainController|CurrentState
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Registers Packed Into Inferred Megafunctions
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for Rom:ProgramMemory|altsyncram:rom_rtl_0|altsyncram_0u61:auto_generated
 17. Parameter Settings for User Entity Instance: Rom:ProgramMemory
 18. Parameter Settings for User Entity Instance: controller:MainController
 19. Parameter Settings for Inferred Entity Instance: Rom:ProgramMemory|altsyncram:rom_rtl_0
 20. Parameter Settings for Inferred Entity Instance: ALU:MainALU|lpm_divide:Div0
 21. Parameter Settings for Inferred Entity Instance: ALU:MainALU|lpm_mult:Mult0
 22. Parameter Settings for Inferred Entity Instance: ALU:MainALU|lpm_mult:Mult0|mult_jft:auto_generated|alt_mac_mult:mac_mult1
 23. Parameter Settings for Inferred Entity Instance: ALU:MainALU|lpm_mult:Mult0|mult_jft:auto_generated|alt_mac_out:mac_out2
 24. altsyncram Parameter Settings by Entity Instance
 25. lpm_mult Parameter Settings by Entity Instance
 26. Port Connectivity Checks: "controller:MainController"
 27. Port Connectivity Checks: "ALU:MainALU"
 28. Elapsed Time Per Partition
 29. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Oct 15 20:31:17 2019       ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; MCU2                                        ;
; Top-level Entity Name              ; MCU2                                        ;
; Family                             ; Cyclone IV GX                               ;
; Total logic elements               ; 783                                         ;
;     Total combinational functions  ; 741                                         ;
;     Dedicated logic registers      ; 78                                          ;
; Total registers                    ; 78                                          ;
; Total pins                         ; 98                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 4,096                                       ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total GXB Receiver Channel PCS     ; 0                                           ;
; Total GXB Receiver Channel PMA     ; 0                                           ;
; Total GXB Transmitter Channel PCS  ; 0                                           ;
; Total GXB Transmitter Channel PMA  ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; MCU2               ; MCU2               ;
; Family name                                                                ; Cyclone IV GX      ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                            ;
+----------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                               ; Library ;
+----------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------+---------+
; Rom.v                            ; yes             ; User Verilog HDL File                                 ; C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/Rom.v                          ;         ;
; MCU2.v                           ; yes             ; User Verilog HDL File                                 ; C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v                         ;         ;
; controller.v                     ; yes             ; User Verilog HDL File                                 ; C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v                   ;         ;
; ALU.v                            ; yes             ; User Verilog HDL File                                 ; C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v                          ;         ;
; init.mem                         ; yes             ; Auto-Found Unspecified File                           ; C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/init.mem                       ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf                              ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc                       ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc                                 ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc                              ;         ;
; aglobal131.inc                   ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc                              ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc                               ;         ;
; altrom.inc                       ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/altrom.inc                                  ;         ;
; altram.inc                       ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/altram.inc                                  ;         ;
; altdpram.inc                     ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc                                ;         ;
; db/altsyncram_0u61.tdf           ; yes             ; Auto-Generated Megafunction                           ; C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/db/altsyncram_0u61.tdf         ;         ;
; db/MCU2.ram0_Rom_15fa0.hdl.mif   ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/db/MCU2.ram0_Rom_15fa0.hdl.mif ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_divide.tdf                              ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/abs_divider.inc                             ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/sign_div_unsign.inc                         ;         ;
; db/lpm_divide_fom.tdf            ; yes             ; Auto-Generated Megafunction                           ; C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/db/lpm_divide_fom.tdf          ;         ;
; db/sign_div_unsign_dnh.tdf       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/db/sign_div_unsign_dnh.tdf     ;         ;
; db/alt_u_div_8ef.tdf             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/db/alt_u_div_8ef.tdf           ;         ;
; db/add_sub_1tc.tdf               ; yes             ; Auto-Generated Megafunction                           ; C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/db/add_sub_1tc.tdf             ;         ;
; db/add_sub_2tc.tdf               ; yes             ; Auto-Generated Megafunction                           ; C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/db/add_sub_2tc.tdf             ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf                                ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.inc                             ;         ;
; multcore.inc                     ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/multcore.inc                                ;         ;
; bypassff.inc                     ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/bypassff.inc                                ;         ;
; altshift.inc                     ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/altshift.inc                                ;         ;
; db/mult_jft.tdf                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/db/mult_jft.tdf                ;         ;
; alt_mac_mult.tdf                 ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/alt_mac_mult.tdf                            ;         ;
; lpm_mult.inc                     ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.inc                                ;         ;
; db/mac_mult_d1h1.tdf             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/db/mac_mult_d1h1.tdf           ;         ;
; db/mult_5tl.tdf                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/db/mult_5tl.tdf                ;         ;
; alt_mac_out.tdf                  ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/alt_mac_out.tdf                             ;         ;
; alt_zaccum.inc                   ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/alt_zaccum.inc                              ;         ;
; db/mac_out_mv82.tdf              ; yes             ; Auto-Generated Megafunction                           ; C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/db/mac_out_mv82.tdf            ;         ;
+----------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------+---------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+--------------------------+------------------+
; Resource                 ; Usage            ;
+--------------------------+------------------+
; I/O pins                 ; 98               ;
; Total memory bits        ; 4096             ;
; DSP block 9-bit elements ; 0                ;
; Maximum fan-out node     ; clk~input        ;
; Maximum fan-out          ; 78               ;
; Total fan-out            ; 2900             ;
; Average fan-out          ; 2.81             ;
+--------------------------+------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                ;
+-----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                    ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                         ; Library Name ;
+-----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------+--------------+
; |MCU2                                         ; 741 (0)           ; 78 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0         ; 98   ; 0            ; |MCU2                                                                                                                       ; work         ;
;    |ALU:MainALU|                              ; 698 (269)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MCU2|ALU:MainALU                                                                                                           ; work         ;
;       |lpm_divide:Div0|                       ; 310 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MCU2|ALU:MainALU|lpm_divide:Div0                                                                                           ; work         ;
;          |lpm_divide_fom:auto_generated|      ; 310 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MCU2|ALU:MainALU|lpm_divide:Div0|lpm_divide_fom:auto_generated                                                             ; work         ;
;             |sign_div_unsign_dnh:divider|     ; 310 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MCU2|ALU:MainALU|lpm_divide:Div0|lpm_divide_fom:auto_generated|sign_div_unsign_dnh:divider                                 ; work         ;
;                |alt_u_div_8ef:divider|        ; 310 (310)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MCU2|ALU:MainALU|lpm_divide:Div0|lpm_divide_fom:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_8ef:divider           ; work         ;
;       |lpm_mult:Mult0|                        ; 119 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MCU2|ALU:MainALU|lpm_mult:Mult0                                                                                            ; work         ;
;          |mult_jft:auto_generated|            ; 119 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MCU2|ALU:MainALU|lpm_mult:Mult0|mult_jft:auto_generated                                                                    ; work         ;
;             |alt_mac_mult:mac_mult1|          ; 119 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MCU2|ALU:MainALU|lpm_mult:Mult0|mult_jft:auto_generated|alt_mac_mult:mac_mult1                                             ; work         ;
;                |mac_mult_d1h1:auto_generated| ; 119 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MCU2|ALU:MainALU|lpm_mult:Mult0|mult_jft:auto_generated|alt_mac_mult:mac_mult1|mac_mult_d1h1:auto_generated                ; work         ;
;                   |mult_5tl:mult1|            ; 119 (119)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MCU2|ALU:MainALU|lpm_mult:Mult0|mult_jft:auto_generated|alt_mac_mult:mac_mult1|mac_mult_d1h1:auto_generated|mult_5tl:mult1 ; work         ;
;    |Rom:ProgramMemory|                        ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MCU2|Rom:ProgramMemory                                                                                                     ; work         ;
;       |altsyncram:rom_rtl_0|                  ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MCU2|Rom:ProgramMemory|altsyncram:rom_rtl_0                                                                                ; work         ;
;          |altsyncram_0u61:auto_generated|     ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MCU2|Rom:ProgramMemory|altsyncram:rom_rtl_0|altsyncram_0u61:auto_generated                                                 ; work         ;
;    |controller:MainController|                ; 43 (43)           ; 78 (78)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MCU2|controller:MainController                                                                                             ; work         ;
+-----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                   ;
+----------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+--------------------------------+
; Name                                                                             ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                            ;
+----------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+--------------------------------+
; Rom:ProgramMemory|altsyncram:rom_rtl_0|altsyncram_0u61:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 256          ; 16           ; --           ; --           ; 4096 ; db/MCU2.ram0_Rom_15fa0.hdl.mif ;
+----------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+--------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MCU2|controller:MainController|CurrentState                                                                                                                                                                                                                                                                                                                                                ;
+----------------------+----------------------+----------------------+----------------------+--------------------+----------------------+----------------------+--------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+-------------------+
; Name                 ; CurrentState.State27 ; CurrentState.State26 ; CurrentState.State25 ; CurrentState.11000 ; CurrentState.State23 ; CurrentState.State22 ; CurrentState.10101 ; CurrentState.State9 ; CurrentState.State8 ; CurrentState.State7 ; CurrentState.State6 ; CurrentState.State5 ; CurrentState.State4 ; CurrentState.State3 ; CurrentState.State2 ; CurrentState.State1 ; CurrentState.IDLE ;
+----------------------+----------------------+----------------------+----------------------+--------------------+----------------------+----------------------+--------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+-------------------+
; CurrentState.IDLE    ; 0                    ; 0                    ; 0                    ; 0                  ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                 ;
; CurrentState.State1  ; 0                    ; 0                    ; 0                    ; 0                  ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 1                 ;
; CurrentState.State2  ; 0                    ; 0                    ; 0                    ; 0                  ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 1                 ;
; CurrentState.State3  ; 0                    ; 0                    ; 0                    ; 0                  ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 1                 ;
; CurrentState.State4  ; 0                    ; 0                    ; 0                    ; 0                  ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 1                 ;
; CurrentState.State5  ; 0                    ; 0                    ; 0                    ; 0                  ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                 ;
; CurrentState.State6  ; 0                    ; 0                    ; 0                    ; 0                  ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                 ;
; CurrentState.State7  ; 0                    ; 0                    ; 0                    ; 0                  ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                 ;
; CurrentState.State8  ; 0                    ; 0                    ; 0                    ; 0                  ; 0                    ; 0                    ; 0                  ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                 ;
; CurrentState.State9  ; 0                    ; 0                    ; 0                    ; 0                  ; 0                    ; 0                    ; 0                  ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                 ;
; CurrentState.10101   ; 0                    ; 0                    ; 0                    ; 0                  ; 0                    ; 0                    ; 1                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                 ;
; CurrentState.State22 ; 0                    ; 0                    ; 0                    ; 0                  ; 0                    ; 1                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                 ;
; CurrentState.State23 ; 0                    ; 0                    ; 0                    ; 0                  ; 1                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                 ;
; CurrentState.11000   ; 0                    ; 0                    ; 0                    ; 1                  ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                 ;
; CurrentState.State25 ; 0                    ; 0                    ; 1                    ; 0                  ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                 ;
; CurrentState.State26 ; 0                    ; 1                    ; 0                    ; 0                  ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                 ;
; CurrentState.State27 ; 1                    ; 0                    ; 0                    ; 0                  ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                 ;
+----------------------+----------------------+----------------------+----------------------+--------------------+----------------------+----------------------+--------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+-------------------+


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; ALU:MainALU|dataAcc[0]                              ; ALU:MainALU|WideOr0 ; yes                    ;
; ALU:MainALU|dataAcc[1]                              ; ALU:MainALU|WideOr0 ; yes                    ;
; ALU:MainALU|dataAcc[2]                              ; ALU:MainALU|WideOr0 ; yes                    ;
; ALU:MainALU|dataAcc[3]                              ; ALU:MainALU|WideOr0 ; yes                    ;
; ALU:MainALU|dataAcc[4]                              ; ALU:MainALU|WideOr0 ; yes                    ;
; ALU:MainALU|dataAcc[5]                              ; ALU:MainALU|WideOr0 ; yes                    ;
; ALU:MainALU|dataAcc[6]                              ; ALU:MainALU|WideOr0 ; yes                    ;
; ALU:MainALU|dataAcc[7]                              ; ALU:MainALU|WideOr0 ; yes                    ;
; ALU:MainALU|dataAcc[8]                              ; ALU:MainALU|WideOr0 ; yes                    ;
; ALU:MainALU|dataAcc[9]                              ; ALU:MainALU|WideOr0 ; yes                    ;
; ALU:MainALU|dataAcc[10]                             ; ALU:MainALU|WideOr0 ; yes                    ;
; ALU:MainALU|dataAcc[11]                             ; ALU:MainALU|WideOr0 ; yes                    ;
; ALU:MainALU|dataAcc[12]                             ; ALU:MainALU|WideOr0 ; yes                    ;
; ALU:MainALU|dataAcc[13]                             ; ALU:MainALU|WideOr0 ; yes                    ;
; ALU:MainALU|dataAcc[14]                             ; ALU:MainALU|WideOr0 ; yes                    ;
; ALU:MainALU|dataAcc[15]                             ; ALU:MainALU|WideOr0 ; yes                    ;
; Number of user-specified and inferred latches = 16  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                ;
+------------------------------------------+----------------------------------------+
; Register name                            ; Reason for Removal                     ;
+------------------------------------------+----------------------------------------+
; controller:MainController|brin[8..15]    ; Stuck at GND due to stuck port data_in ;
; controller:MainController|CurrentState~4 ; Lost fanout                            ;
; controller:MainController|CurrentState~5 ; Lost fanout                            ;
; controller:MainController|CurrentState~6 ; Lost fanout                            ;
; controller:MainController|CurrentState~7 ; Lost fanout                            ;
; controller:MainController|CurrentState~8 ; Lost fanout                            ;
; Total Number of Removed Registers = 13   ;                                        ;
+------------------------------------------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                           ;
+------------------------------------+---------------------------+----------------------------------------------------------------------+
; Register name                      ; Reason for Removal        ; Registers Removed due to This Register                               ;
+------------------------------------+---------------------------+----------------------------------------------------------------------+
; controller:MainController|brin[15] ; Stuck at GND              ; controller:MainController|brin[9], controller:MainController|brin[8] ;
;                                    ; due to stuck port data_in ;                                                                      ;
+------------------------------------+---------------------------+----------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 78    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 16    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 59    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                       ;
+-------------------------------+-----------------------------+------+
; Register Name                 ; Megafunction                ; Type ;
+-------------------------------+-----------------------------+------+
; Rom:ProgramMemory|data[0..15] ; Rom:ProgramMemory|rom_rtl_0 ; RAM  ;
+-------------------------------+-----------------------------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------+
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |MCU2|controller:MainController|arin[9] ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |MCU2|controller:MainController|arin[5] ;
; 23:1               ; 4 bits    ; 60 LEs        ; 32 LEs               ; 28 LEs                 ; No         ; |MCU2|ALU:MainALU|Mux27                 ;
; 24:1               ; 2 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |MCU2|ALU:MainALU|Mux29                 ;
; 25:1               ; 2 bits    ; 32 LEs        ; 18 LEs               ; 14 LEs                 ; No         ; |MCU2|ALU:MainALU|Mux31                 ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; No         ; |MCU2|ALU:MainALU|Mux20                 ;
; 21:1               ; 2 bits    ; 28 LEs        ; 16 LEs               ; 12 LEs                 ; No         ; |MCU2|ALU:MainALU|Mux19                 ;
; 22:1               ; 2 bits    ; 28 LEs        ; 16 LEs               ; 12 LEs                 ; No         ; |MCU2|ALU:MainALU|Mux16                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for Rom:ProgramMemory|altsyncram:rom_rtl_0|altsyncram_0u61:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Rom:ProgramMemory ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; Width          ; 16    ; Signed Integer                        ;
; AddrWidth      ; 8     ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:MainController ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; IDLE           ; 0     ; Signed Integer                                ;
; State1         ; 1     ; Signed Integer                                ;
; State2         ; 2     ; Signed Integer                                ;
; State3         ; 3     ; Signed Integer                                ;
; State4         ; 4     ; Signed Integer                                ;
; State5         ; 5     ; Signed Integer                                ;
; State6         ; 6     ; Signed Integer                                ;
; State7         ; 7     ; Signed Integer                                ;
; State8         ; 8     ; Signed Integer                                ;
; State9         ; 9     ; Signed Integer                                ;
; State21        ; 21    ; Signed Integer                                ;
; State22        ; 22    ; Signed Integer                                ;
; State23        ; 23    ; Signed Integer                                ;
; State24        ; 24    ; Signed Integer                                ;
; State25        ; 25    ; Signed Integer                                ;
; State26        ; 26    ; Signed Integer                                ;
; State27        ; 27    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Rom:ProgramMemory|altsyncram:rom_rtl_0 ;
+------------------------------------+--------------------------------+-------------------+
; Parameter Name                     ; Value                          ; Type              ;
+------------------------------------+--------------------------------+-------------------+
; BYTE_SIZE_BLOCK                    ; 8                              ; Untyped           ;
; AUTO_CARRY_CHAINS                  ; ON                             ; AUTO_CARRY        ;
; IGNORE_CARRY_BUFFERS               ; OFF                            ; IGNORE_CARRY      ;
; AUTO_CASCADE_CHAINS                ; ON                             ; AUTO_CASCADE      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                            ; IGNORE_CASCADE    ;
; WIDTH_BYTEENA                      ; 1                              ; Untyped           ;
; OPERATION_MODE                     ; ROM                            ; Untyped           ;
; WIDTH_A                            ; 16                             ; Untyped           ;
; WIDTHAD_A                          ; 8                              ; Untyped           ;
; NUMWORDS_A                         ; 256                            ; Untyped           ;
; OUTDATA_REG_A                      ; UNREGISTERED                   ; Untyped           ;
; ADDRESS_ACLR_A                     ; NONE                           ; Untyped           ;
; OUTDATA_ACLR_A                     ; NONE                           ; Untyped           ;
; WRCONTROL_ACLR_A                   ; NONE                           ; Untyped           ;
; INDATA_ACLR_A                      ; NONE                           ; Untyped           ;
; BYTEENA_ACLR_A                     ; NONE                           ; Untyped           ;
; WIDTH_B                            ; 1                              ; Untyped           ;
; WIDTHAD_B                          ; 1                              ; Untyped           ;
; NUMWORDS_B                         ; 1                              ; Untyped           ;
; INDATA_REG_B                       ; CLOCK1                         ; Untyped           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                         ; Untyped           ;
; RDCONTROL_REG_B                    ; CLOCK1                         ; Untyped           ;
; ADDRESS_REG_B                      ; CLOCK1                         ; Untyped           ;
; OUTDATA_REG_B                      ; UNREGISTERED                   ; Untyped           ;
; BYTEENA_REG_B                      ; CLOCK1                         ; Untyped           ;
; INDATA_ACLR_B                      ; NONE                           ; Untyped           ;
; WRCONTROL_ACLR_B                   ; NONE                           ; Untyped           ;
; ADDRESS_ACLR_B                     ; NONE                           ; Untyped           ;
; OUTDATA_ACLR_B                     ; NONE                           ; Untyped           ;
; RDCONTROL_ACLR_B                   ; NONE                           ; Untyped           ;
; BYTEENA_ACLR_B                     ; NONE                           ; Untyped           ;
; WIDTH_BYTEENA_A                    ; 1                              ; Untyped           ;
; WIDTH_BYTEENA_B                    ; 1                              ; Untyped           ;
; RAM_BLOCK_TYPE                     ; AUTO                           ; Untyped           ;
; BYTE_SIZE                          ; 8                              ; Untyped           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                      ; Untyped           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ           ; Untyped           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ           ; Untyped           ;
; INIT_FILE                          ; db/MCU2.ram0_Rom_15fa0.hdl.mif ; Untyped           ;
; INIT_FILE_LAYOUT                   ; PORT_A                         ; Untyped           ;
; MAXIMUM_DEPTH                      ; 0                              ; Untyped           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                         ; Untyped           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                         ; Untyped           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                         ; Untyped           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                         ; Untyped           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                ; Untyped           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                ; Untyped           ;
; ENABLE_ECC                         ; FALSE                          ; Untyped           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                          ; Untyped           ;
; WIDTH_ECCSTATUS                    ; 3                              ; Untyped           ;
; DEVICE_FAMILY                      ; Cyclone IV GX                  ; Untyped           ;
; CBXI_PARAMETER                     ; altsyncram_0u61                ; Untyped           ;
+------------------------------------+--------------------------------+-------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ALU:MainALU|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                            ;
; LPM_WIDTHD             ; 16             ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_fom ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ALU:MainALU|lpm_mult:Mult0          ;
+------------------------------------------------+---------------+---------------------+
; Parameter Name                                 ; Value         ; Type                ;
+------------------------------------------------+---------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON            ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF           ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON            ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF           ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16            ; Untyped             ;
; LPM_WIDTHB                                     ; 8             ; Untyped             ;
; LPM_WIDTHP                                     ; 24            ; Untyped             ;
; LPM_WIDTHR                                     ; 24            ; Untyped             ;
; LPM_WIDTHS                                     ; 1             ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0             ; Untyped             ;
; LATENCY                                        ; 0             ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO            ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO            ; Untyped             ;
; USE_EAB                                        ; OFF           ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6             ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV GX ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL        ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT           ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0             ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0             ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_jft      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx            ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx            ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF           ; Untyped             ;
+------------------------------------------------+---------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ALU:MainALU|lpm_mult:Mult0|mult_jft:auto_generated|alt_mac_mult:mac_mult1 ;
+------------------------------+---------------+-----------------------------------------------------------------------------+
; Parameter Name               ; Value         ; Type                                                                        ;
+------------------------------+---------------+-----------------------------------------------------------------------------+
; LPM_WIDTHS                   ; 1             ; Untyped                                                                     ;
; DATAA_WIDTH                  ; 16            ; Untyped                                                                     ;
; DATAB_WIDTH                  ; 8             ; Untyped                                                                     ;
; DATAA_CLOCK                  ; NONE          ; Untyped                                                                     ;
; DATAB_CLOCK                  ; NONE          ; Untyped                                                                     ;
; SIGNA_CLOCK                  ; NONE          ; Untyped                                                                     ;
; SIGNB_CLOCK                  ; NONE          ; Untyped                                                                     ;
; OUTPUT_CLOCK                 ; NONE          ; Untyped                                                                     ;
; DATAA_CLEAR                  ; NONE          ; Untyped                                                                     ;
; DATAB_CLEAR                  ; NONE          ; Untyped                                                                     ;
; SIGNA_CLEAR                  ; NONE          ; Untyped                                                                     ;
; SIGNB_CLEAR                  ; NONE          ; Untyped                                                                     ;
; OUTPUT_CLEAR                 ; NONE          ; Untyped                                                                     ;
; ROUND_CLOCK                  ; none          ; Untyped                                                                     ;
; ROUND_CLEAR                  ; none          ; Untyped                                                                     ;
; SATURATE_CLOCK               ; none          ; Untyped                                                                     ;
; SATURATE_CLEAR               ; none          ; Untyped                                                                     ;
; BYPASS_MULTIPLIER            ; NO            ; Untyped                                                                     ;
; DYNAMIC_SCAN_CHAIN_SUPPORTED ; NO            ; Untyped                                                                     ;
; USING_ROUNDING               ; NO            ; Untyped                                                                     ;
; USING_SATURATION             ; NO            ; Untyped                                                                     ;
; EXTRA_OUTPUT_CLOCK           ; none          ; Untyped                                                                     ;
; EXTRA_SIGNA_CLOCK            ; none          ; Untyped                                                                     ;
; EXTRA_SIGNB_CLOCK            ; none          ; Untyped                                                                     ;
; EXTRA_OUTPUT_CLEAR           ; none          ; Untyped                                                                     ;
; EXTRA_SIGNA_CLEAR            ; none          ; Untyped                                                                     ;
; EXTRA_SIGNB_CLEAR            ; none          ; Untyped                                                                     ;
; MULT_PIPELINE                ; 0             ; Untyped                                                                     ;
; MULT_CLOCK                   ; NONE          ; Untyped                                                                     ;
; MULT_CLEAR                   ; NONE          ; Untyped                                                                     ;
; MULT_REPRESENTATION_A        ; UNSIGNED      ; Untyped                                                                     ;
; MULT_REPRESENTATION_B        ; UNSIGNED      ; Untyped                                                                     ;
; MULT_INPUT_A_IS_CONSTANT     ; NO            ; Untyped                                                                     ;
; MULT_INPUT_B_IS_CONSTANT     ; NO            ; Untyped                                                                     ;
; MULT_INPUT_A_FIXED_VALUE     ; Bx            ; Untyped                                                                     ;
; MULT_INPUT_B_FIXED_VALUE     ; Bx            ; Untyped                                                                     ;
; MULT_MAXIMIZE_SPEED          ; 5             ; Untyped                                                                     ;
; CBXI_PARAMETER               ; mac_mult_d1h1 ; Untyped                                                                     ;
+------------------------------+---------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ALU:MainALU|lpm_mult:Mult0|mult_jft:auto_generated|alt_mac_out:mac_out2 ;
+-------------------------------+--------------+---------------------------------------------------------------------------+
; Parameter Name                ; Value        ; Type                                                                      ;
+-------------------------------+--------------+---------------------------------------------------------------------------+
; OPERATION_MODE                ; OUTPUT_ONLY  ; Untyped                                                                   ;
; DATAA_WIDTH                   ; 24           ; Untyped                                                                   ;
; DATAB_WIDTH                   ; 0            ; Untyped                                                                   ;
; DATAC_WIDTH                   ; 0            ; Untyped                                                                   ;
; DATAD_WIDTH                   ; 0            ; Untyped                                                                   ;
; ADDNSUB0_CLOCK                ; NONE         ; Untyped                                                                   ;
; ADDNSUB1_CLOCK                ; NONE         ; Untyped                                                                   ;
; ROUND0_CLOCK                  ; none         ; Untyped                                                                   ;
; ROUND1_CLOCK                  ; none         ; Untyped                                                                   ;
; SATURATE_CLOCK                ; none         ; Untyped                                                                   ;
; MULTABSATURATE_CLOCK          ; none         ; Untyped                                                                   ;
; MULTCDSATURATE_CLOCK          ; none         ; Untyped                                                                   ;
; ZEROACC_CLOCK                 ; NONE         ; Untyped                                                                   ;
; SIGNA_CLOCK                   ; NONE         ; Untyped                                                                   ;
; SIGNB_CLOCK                   ; NONE         ; Untyped                                                                   ;
; OUTPUT_CLOCK                  ; NONE         ; Untyped                                                                   ;
; ADDNSUB0_CLEAR                ; NONE         ; Untyped                                                                   ;
; ADDNSUB1_CLEAR                ; NONE         ; Untyped                                                                   ;
; ROUND0_CLEAR                  ; none         ; Untyped                                                                   ;
; ROUND1_CLEAR                  ; none         ; Untyped                                                                   ;
; SATURATE_CLEAR                ; none         ; Untyped                                                                   ;
; MULTABSATURATE_CLEAR          ; none         ; Untyped                                                                   ;
; MULTCDSATURATE_CLEAR          ; none         ; Untyped                                                                   ;
; ZEROACC_CLEAR                 ; NONE         ; Untyped                                                                   ;
; SIGNA_CLEAR                   ; NONE         ; Untyped                                                                   ;
; SIGNB_CLEAR                   ; NONE         ; Untyped                                                                   ;
; OUTPUT_CLEAR                  ; NONE         ; Untyped                                                                   ;
; ADDNSUB0_PIPELINE_CLOCK       ; NONE         ; Untyped                                                                   ;
; ADDNSUB1_PIPELINE_CLOCK       ; NONE         ; Untyped                                                                   ;
; ROUND0_PIPELINE_CLOCK         ; none         ; Untyped                                                                   ;
; ROUND1_PIPELINE_CLOCK         ; none         ; Untyped                                                                   ;
; SATURATE_PIPELINE_CLOCK       ; none         ; Untyped                                                                   ;
; MULTABSATURATE_PIPELINE_CLOCK ; none         ; Untyped                                                                   ;
; MULTCDSATURATE_PIPELINE_CLOCK ; none         ; Untyped                                                                   ;
; ZEROACC_PIPELINE_CLOCK        ; NONE         ; Untyped                                                                   ;
; SIGNA_PIPELINE_CLOCK          ; NONE         ; Untyped                                                                   ;
; SIGNB_PIPELINE_CLOCK          ; NONE         ; Untyped                                                                   ;
; ADDNSUB0_PIPELINE_CLEAR       ; NONE         ; Untyped                                                                   ;
; ADDNSUB1_PIPELINE_CLEAR       ; NONE         ; Untyped                                                                   ;
; ROUND0_PIPELINE_CLEAR         ; none         ; Untyped                                                                   ;
; ROUND1_PIPELINE_CLEAR         ; none         ; Untyped                                                                   ;
; SATURATE_PIPELINE_CLEAR       ; none         ; Untyped                                                                   ;
; MULTABSATURATE_PIPELINE_CLEAR ; none         ; Untyped                                                                   ;
; MULTCDSATURATE_PIPELINE_CLEAR ; none         ; Untyped                                                                   ;
; ZEROACC_PIPELINE_CLEAR        ; NONE         ; Untyped                                                                   ;
; SIGNA_PIPELINE_CLEAR          ; NONE         ; Untyped                                                                   ;
; SIGNB_PIPELINE_CLEAR          ; NONE         ; Untyped                                                                   ;
; MODE0_CLOCK                   ; none         ; Untyped                                                                   ;
; MODE1_CLOCK                   ; none         ; Untyped                                                                   ;
; ZEROACC1_CLOCK                ; none         ; Untyped                                                                   ;
; SATURATE1_CLOCK               ; none         ; Untyped                                                                   ;
; OUTPUT1_CLOCK                 ; none         ; Untyped                                                                   ;
; OUTPUT2_CLOCK                 ; none         ; Untyped                                                                   ;
; OUTPUT3_CLOCK                 ; none         ; Untyped                                                                   ;
; OUTPUT4_CLOCK                 ; none         ; Untyped                                                                   ;
; OUTPUT5_CLOCK                 ; none         ; Untyped                                                                   ;
; OUTPUT6_CLOCK                 ; none         ; Untyped                                                                   ;
; OUTPUT7_CLOCK                 ; none         ; Untyped                                                                   ;
; MODE0_CLEAR                   ; none         ; Untyped                                                                   ;
; MODE1_CLEAR                   ; none         ; Untyped                                                                   ;
; ZEROACC1_CLEAR                ; none         ; Untyped                                                                   ;
; SATURATE1_CLEAR               ; none         ; Untyped                                                                   ;
; OUTPUT1_CLEAR                 ; none         ; Untyped                                                                   ;
; OUTPUT2_CLEAR                 ; none         ; Untyped                                                                   ;
; OUTPUT3_CLEAR                 ; none         ; Untyped                                                                   ;
; OUTPUT4_CLEAR                 ; none         ; Untyped                                                                   ;
; OUTPUT5_CLEAR                 ; none         ; Untyped                                                                   ;
; OUTPUT6_CLEAR                 ; none         ; Untyped                                                                   ;
; OUTPUT7_CLEAR                 ; none         ; Untyped                                                                   ;
; MODE0_PIPELINE_CLOCK          ; none         ; Untyped                                                                   ;
; MODE1_PIPELINE_CLOCK          ; none         ; Untyped                                                                   ;
; ZEROACC1_PIPELINE_CLOCK       ; none         ; Untyped                                                                   ;
; SATURATE1_PIPELINE_CLOCK      ; none         ; Untyped                                                                   ;
; MODE0_PIPELINE_CLEAR          ; none         ; Untyped                                                                   ;
; MODE1_PIPELINE_CLEAR          ; none         ; Untyped                                                                   ;
; ZEROACC1_PIPELINE_CLEAR       ; none         ; Untyped                                                                   ;
; SATURATE1_PIPELINE_CLEAR      ; none         ; Untyped                                                                   ;
; FIRST_ADDER0_CLOCK            ; NONE         ; Untyped                                                                   ;
; FIRST_ADDER1_CLOCK            ; NONE         ; Untyped                                                                   ;
; FIRST_ADDER0_CLEAR            ; NONE         ; Untyped                                                                   ;
; FIRST_ADDER1_CLEAR            ; NONE         ; Untyped                                                                   ;
; DATAA_FORCED_TO_ZERO          ; NO           ; Untyped                                                                   ;
; DATAC_FORCED_TO_ZERO          ; NO           ; Untyped                                                                   ;
; USING_ROUNDING                ; NO           ; Untyped                                                                   ;
; USING_SATURATION              ; NO           ; Untyped                                                                   ;
; USING_MULT_SATURATION         ; NO           ; Untyped                                                                   ;
; USING_LOADABLE_ACCUM          ; NO           ; Untyped                                                                   ;
; LOADABLE_ACCUM_SUPPORTED      ; NO           ; Untyped                                                                   ;
; USING_CHAINOUT                ; NO           ; Untyped                                                                   ;
; CHAININ_WIDTH                 ; 0            ; Untyped                                                                   ;
; CHAINOUT_PIPELINE_CLOCK       ; none         ; Untyped                                                                   ;
; CHAINOUT_PIPELINE_CLEAR       ; none         ; Untyped                                                                   ;
; CBXI_PARAMETER                ; mac_out_mv82 ; Untyped                                                                   ;
+-------------------------------+--------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                   ;
+-------------------------------------------+----------------------------------------+
; Name                                      ; Value                                  ;
+-------------------------------------------+----------------------------------------+
; Number of entity instances                ; 1                                      ;
; Entity Instance                           ; Rom:ProgramMemory|altsyncram:rom_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                    ;
;     -- WIDTH_A                            ; 16                                     ;
;     -- NUMWORDS_A                         ; 256                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                           ;
;     -- WIDTH_B                            ; 1                                      ;
;     -- NUMWORDS_B                         ; 1                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ;
+-------------------------------------------+----------------------------------------+


+--------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                     ;
+---------------------------------------+----------------------------+
; Name                                  ; Value                      ;
+---------------------------------------+----------------------------+
; Number of entity instances            ; 1                          ;
; Entity Instance                       ; ALU:MainALU|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                         ;
;     -- LPM_WIDTHB                     ; 8                          ;
;     -- LPM_WIDTHP                     ; 24                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                         ;
;     -- USE_EAB                        ; OFF                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                         ;
+---------------------------------------+----------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controller:MainController"                                                                                                                           ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                      ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; rst          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ramData      ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ram_cs       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ram_re       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ram_we       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ram_addr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ram_data_in  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ram_data_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; portOut      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; codeOut      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:MainALU"                                                                                              ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; carry ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:07     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Tue Oct 15 20:31:08 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MCU2 -c MCU2
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file rom.v
    Info (12023): Found entity 1: Rom
Info (12021): Found 1 design units, including 1 entities, in source file ram.v
    Info (12023): Found entity 1: Ram
Info (12021): Found 1 design units, including 1 entities, in source file mcu2.v
    Info (12023): Found entity 1: MCU2
Info (12021): Found 1 design units, including 1 entities, in source file controller.v
    Info (12023): Found entity 1: controller
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: ALU
Info (12127): Elaborating entity "MCU2" for the top level hierarchy
Warning (10034): Output port "portOut" at MCU2.v(5) has no driver
Warning (10034): Output port "Macc" at MCU2.v(6) has no driver
Warning (10034): Output port "MaccH" at MCU2.v(7) has no driver
Info (12128): Elaborating entity "Rom" for hierarchy "Rom:ProgramMemory"
Warning (10036): Verilog HDL or VHDL warning at Rom.v(14): object "i" assigned a value but never read
Warning (10850): Verilog HDL warning at Rom.v(20): number of words (10) in memory file does not match the number of elements in the address range [0:255]
Warning (10030): Net "rom.data_a" at Rom.v(16) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "rom.waddr_a" at Rom.v(16) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "rom.we_a" at Rom.v(16) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:MainALU"
Warning (10240): Verilog HDL Always Construct warning at ALU.v(12): inferring latch(es) for variable "dataAcc", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "dataAcc[0]" at ALU.v(12)
Info (10041): Inferred latch for "dataAcc[1]" at ALU.v(12)
Info (10041): Inferred latch for "dataAcc[2]" at ALU.v(12)
Info (10041): Inferred latch for "dataAcc[3]" at ALU.v(12)
Info (10041): Inferred latch for "dataAcc[4]" at ALU.v(12)
Info (10041): Inferred latch for "dataAcc[5]" at ALU.v(12)
Info (10041): Inferred latch for "dataAcc[6]" at ALU.v(12)
Info (10041): Inferred latch for "dataAcc[7]" at ALU.v(12)
Info (10041): Inferred latch for "dataAcc[8]" at ALU.v(12)
Info (10041): Inferred latch for "dataAcc[9]" at ALU.v(12)
Info (10041): Inferred latch for "dataAcc[10]" at ALU.v(12)
Info (10041): Inferred latch for "dataAcc[11]" at ALU.v(12)
Info (10041): Inferred latch for "dataAcc[12]" at ALU.v(12)
Info (10041): Inferred latch for "dataAcc[13]" at ALU.v(12)
Info (10041): Inferred latch for "dataAcc[14]" at ALU.v(12)
Info (10041): Inferred latch for "dataAcc[15]" at ALU.v(12)
Info (10041): Inferred latch for "dataAcc[16]" at ALU.v(12)
Info (10041): Inferred latch for "dataAcc[17]" at ALU.v(12)
Info (10041): Inferred latch for "dataAcc[18]" at ALU.v(12)
Info (10041): Inferred latch for "dataAcc[19]" at ALU.v(12)
Info (10041): Inferred latch for "dataAcc[20]" at ALU.v(12)
Info (10041): Inferred latch for "dataAcc[21]" at ALU.v(12)
Info (10041): Inferred latch for "dataAcc[22]" at ALU.v(12)
Info (10041): Inferred latch for "dataAcc[23]" at ALU.v(12)
Info (10041): Inferred latch for "dataAcc[24]" at ALU.v(12)
Info (10041): Inferred latch for "dataAcc[25]" at ALU.v(12)
Info (10041): Inferred latch for "dataAcc[26]" at ALU.v(12)
Info (10041): Inferred latch for "dataAcc[27]" at ALU.v(12)
Info (10041): Inferred latch for "dataAcc[28]" at ALU.v(12)
Info (10041): Inferred latch for "dataAcc[29]" at ALU.v(12)
Info (10041): Inferred latch for "dataAcc[30]" at ALU.v(12)
Info (10041): Inferred latch for "dataAcc[31]" at ALU.v(12)
Info (12128): Elaborating entity "controller" for hierarchy "controller:MainController"
Warning (10036): Verilog HDL or VHDL warning at controller.v(34): object "hacc" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at controller.v(40): object "ar32" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at controller.v(40): object "br32" assigned a value but never read
Warning (10240): Verilog HDL Always Construct warning at controller.v(48): inferring latch(es) for variable "ram_addr", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at controller.v(48): inferring latch(es) for variable "ram_cs", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at controller.v(48): inferring latch(es) for variable "ram_data_in", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at controller.v(48): inferring latch(es) for variable "ram_data_out", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at controller.v(48): inferring latch(es) for variable "ram_re", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at controller.v(48): inferring latch(es) for variable "ram_we", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "ram_we" at controller.v(48)
Info (10041): Inferred latch for "ram_re" at controller.v(48)
Info (10041): Inferred latch for "ram_data_out[0]" at controller.v(48)
Info (10041): Inferred latch for "ram_data_out[1]" at controller.v(48)
Info (10041): Inferred latch for "ram_data_out[2]" at controller.v(48)
Info (10041): Inferred latch for "ram_data_out[3]" at controller.v(48)
Info (10041): Inferred latch for "ram_data_out[4]" at controller.v(48)
Info (10041): Inferred latch for "ram_data_out[5]" at controller.v(48)
Info (10041): Inferred latch for "ram_data_out[6]" at controller.v(48)
Info (10041): Inferred latch for "ram_data_out[7]" at controller.v(48)
Info (10041): Inferred latch for "ram_data_out[8]" at controller.v(48)
Info (10041): Inferred latch for "ram_data_out[9]" at controller.v(48)
Info (10041): Inferred latch for "ram_data_out[10]" at controller.v(48)
Info (10041): Inferred latch for "ram_data_out[11]" at controller.v(48)
Info (10041): Inferred latch for "ram_data_out[12]" at controller.v(48)
Info (10041): Inferred latch for "ram_data_out[13]" at controller.v(48)
Info (10041): Inferred latch for "ram_data_out[14]" at controller.v(48)
Info (10041): Inferred latch for "ram_data_out[15]" at controller.v(48)
Info (10041): Inferred latch for "ram_data_in[0]" at controller.v(48)
Info (10041): Inferred latch for "ram_data_in[1]" at controller.v(48)
Info (10041): Inferred latch for "ram_data_in[2]" at controller.v(48)
Info (10041): Inferred latch for "ram_data_in[3]" at controller.v(48)
Info (10041): Inferred latch for "ram_data_in[4]" at controller.v(48)
Info (10041): Inferred latch for "ram_data_in[5]" at controller.v(48)
Info (10041): Inferred latch for "ram_data_in[6]" at controller.v(48)
Info (10041): Inferred latch for "ram_data_in[7]" at controller.v(48)
Info (10041): Inferred latch for "ram_data_in[8]" at controller.v(48)
Info (10041): Inferred latch for "ram_data_in[9]" at controller.v(48)
Info (10041): Inferred latch for "ram_data_in[10]" at controller.v(48)
Info (10041): Inferred latch for "ram_data_in[11]" at controller.v(48)
Info (10041): Inferred latch for "ram_data_in[12]" at controller.v(48)
Info (10041): Inferred latch for "ram_data_in[13]" at controller.v(48)
Info (10041): Inferred latch for "ram_data_in[14]" at controller.v(48)
Info (10041): Inferred latch for "ram_data_in[15]" at controller.v(48)
Info (10041): Inferred latch for "ram_cs" at controller.v(48)
Info (10041): Inferred latch for "ram_addr[0]" at controller.v(48)
Info (10041): Inferred latch for "ram_addr[1]" at controller.v(48)
Info (10041): Inferred latch for "ram_addr[2]" at controller.v(48)
Info (10041): Inferred latch for "ram_addr[3]" at controller.v(48)
Info (10041): Inferred latch for "ram_addr[4]" at controller.v(48)
Info (10041): Inferred latch for "ram_addr[5]" at controller.v(48)
Info (10041): Inferred latch for "ram_addr[6]" at controller.v(48)
Info (10041): Inferred latch for "ram_addr[7]" at controller.v(48)
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Rom:ProgramMemory|rom_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/MCU2.ram0_Rom_15fa0.hdl.mif
Info (278001): Inferred 2 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ALU:MainALU|Div0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "ALU:MainALU|Mult0"
Info (12130): Elaborated megafunction instantiation "Rom:ProgramMemory|altsyncram:rom_rtl_0"
Info (12133): Instantiated megafunction "Rom:ProgramMemory|altsyncram:rom_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/MCU2.ram0_Rom_15fa0.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0u61.tdf
    Info (12023): Found entity 1: altsyncram_0u61
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/db/MCU2.ram0_Rom_15fa0.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/db/MCU2.ram0_Rom_15fa0.hdl.mif" contains "don't care" values -- overwriting them with 0s
Info (12130): Elaborated megafunction instantiation "ALU:MainALU|lpm_divide:Div0"
Info (12133): Instantiated megafunction "ALU:MainALU|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "16"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_fom.tdf
    Info (12023): Found entity 1: lpm_divide_fom
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_dnh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_8ef.tdf
    Info (12023): Found entity 1: alt_u_div_8ef
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_1tc.tdf
    Info (12023): Found entity 1: add_sub_1tc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_2tc.tdf
    Info (12023): Found entity 1: add_sub_2tc
Info (12130): Elaborated megafunction instantiation "ALU:MainALU|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "ALU:MainALU|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "24"
    Info (12134): Parameter "LPM_WIDTHR" = "24"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_jft.tdf
    Info (12023): Found entity 1: mult_jft
Info (270001): Converted 1 DSP block slices
    Info (270002): Used 1 DSP blocks before DSP block balancing
        Info (270003): Used 1 DSP block slices in "Simple Multiplier (18-bit)" mode implemented in approximately 1 DSP blocks
    Info (270013): Converted the following 1 DSP block slices to logic elements
        Info (270006): DSP block slice in "Simple Multiplier (18-bit)" mode with output node "ALU:MainALU|lpm_mult:Mult0|mult_jft:auto_generated|mac_out2"
            Info (270004): DSP block output node "ALU:MainALU|lpm_mult:Mult0|mult_jft:auto_generated|mac_out2"
            Info (270005): DSP block multiplier node "ALU:MainALU|lpm_mult:Mult0|mult_jft:auto_generated|mac_mult1"
    Info (270002): Used 0 DSP blocks after DSP block balancing
Info (12130): Elaborated megafunction instantiation "ALU:MainALU|lpm_mult:Mult0|mult_jft:auto_generated|alt_mac_mult:mac_mult1"
Info (12133): Instantiated megafunction "ALU:MainALU|lpm_mult:Mult0|mult_jft:auto_generated|alt_mac_mult:mac_mult1" with the following parameter:
    Info (12134): Parameter "MULT_REPRESENTATION_A" = "UNSIGNED"
    Info (12134): Parameter "MULT_REPRESENTATION_B" = "UNSIGNED"
    Info (12134): Parameter "MULT_PIPELINE" = "0"
    Info (12134): Parameter "MULT_CLOCK" = "NONE"
    Info (12134): Parameter "MULT_CLEAR" = "NONE"
    Info (12134): Parameter "MULT_INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MULT_INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "dataa_width" = "16"
    Info (12134): Parameter "datab_width" = "8"
    Info (12134): Parameter "output_width" = "24"
    Info (12134): Parameter "dataa_clock" = "NONE"
    Info (12134): Parameter "datab_clock" = "NONE"
    Info (12134): Parameter "signa_clock" = "NONE"
    Info (12134): Parameter "signb_clock" = "NONE"
    Info (12134): Parameter "output_clock" = "NONE"
    Info (12134): Parameter "dataa_clear" = "NONE"
    Info (12134): Parameter "datab_clear" = "NONE"
    Info (12134): Parameter "signa_clear" = "NONE"
    Info (12134): Parameter "signb_clear" = "NONE"
    Info (12134): Parameter "output_clear" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/mac_mult_d1h1.tdf
    Info (12023): Found entity 1: mac_mult_d1h1
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_5tl.tdf
    Info (12023): Found entity 1: mult_5tl
Info (12130): Elaborated megafunction instantiation "ALU:MainALU|lpm_mult:Mult0|mult_jft:auto_generated|alt_mac_out:mac_out2"
Info (12133): Instantiated megafunction "ALU:MainALU|lpm_mult:Mult0|mult_jft:auto_generated|alt_mac_out:mac_out2" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "OUTPUT_ONLY"
    Info (12134): Parameter "dataa_width" = "24"
    Info (12134): Parameter "datab_width" = "0"
    Info (12134): Parameter "datac_width" = "0"
    Info (12134): Parameter "datad_width" = "0"
    Info (12134): Parameter "output_width" = "24"
    Info (12134): Parameter "signa_clock" = "NONE"
    Info (12134): Parameter "signb_clock" = "NONE"
    Info (12134): Parameter "addnsub0_clock" = "NONE"
    Info (12134): Parameter "addnsub1_clock" = "NONE"
    Info (12134): Parameter "zeroacc_clock" = "NONE"
    Info (12134): Parameter "first_adder0_clock" = "NONE"
    Info (12134): Parameter "first_adder1_clock" = "NONE"
    Info (12134): Parameter "output_clock" = "NONE"
    Info (12134): Parameter "signa_clear" = "NONE"
    Info (12134): Parameter "signb_clear" = "NONE"
    Info (12134): Parameter "addnsub0_clear" = "NONE"
    Info (12134): Parameter "addnsub1_clear" = "NONE"
    Info (12134): Parameter "zeroacc_clear" = "NONE"
    Info (12134): Parameter "first_adder0_clear" = "NONE"
    Info (12134): Parameter "first_adder1_clear" = "NONE"
    Info (12134): Parameter "output_clear" = "NONE"
    Info (12134): Parameter "signa_pipeline_clock" = "NONE"
    Info (12134): Parameter "signb_pipeline_clock" = "NONE"
    Info (12134): Parameter "addnsub0_pipeline_clock" = "NONE"
    Info (12134): Parameter "addnsub1_pipeline_clock" = "NONE"
    Info (12134): Parameter "zeroacc_pipeline_clock" = "NONE"
    Info (12134): Parameter "signa_pipeline_clear" = "NONE"
    Info (12134): Parameter "signb_pipeline_clear" = "NONE"
    Info (12134): Parameter "addnsub0_pipeline_clear" = "NONE"
    Info (12134): Parameter "addnsub1_pipeline_clear" = "NONE"
    Info (12134): Parameter "zeroacc_pipeline_clear" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/mac_out_mv82.tdf
    Info (12023): Found entity 1: mac_out_mv82
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following LCELL buffer node(s):
        Warning (14320): Synthesized away node "ALU:MainALU|lpm_mult:Mult0|mult_jft:auto_generated|alt_mac_mult:mac_mult1|mac_mult_d1h1:auto_generated|mult_5tl:mult1|le4a[17]"
        Warning (14320): Synthesized away node "ALU:MainALU|lpm_mult:Mult0|mult_jft:auto_generated|alt_mac_mult:mac_mult1|mac_mult_d1h1:auto_generated|mult_5tl:mult1|le6a[17]"
        Warning (14320): Synthesized away node "ALU:MainALU|lpm_mult:Mult0|mult_jft:auto_generated|alt_mac_mult:mac_mult1|mac_mult_d1h1:auto_generated|mult_5tl:mult1|le6a[16]"
        Warning (14320): Synthesized away node "ALU:MainALU|lpm_mult:Mult0|mult_jft:auto_generated|alt_mac_mult:mac_mult1|mac_mult_d1h1:auto_generated|mult_5tl:mult1|le6a[12]"
        Warning (14320): Synthesized away node "ALU:MainALU|lpm_mult:Mult0|mult_jft:auto_generated|alt_mac_mult:mac_mult1|mac_mult_d1h1:auto_generated|mult_5tl:mult1|le7a[17]"
        Warning (14320): Synthesized away node "ALU:MainALU|lpm_mult:Mult0|mult_jft:auto_generated|alt_mac_mult:mac_mult1|mac_mult_d1h1:auto_generated|mult_5tl:mult1|le7a[16]"
        Warning (14320): Synthesized away node "ALU:MainALU|lpm_mult:Mult0|mult_jft:auto_generated|alt_mac_mult:mac_mult1|mac_mult_d1h1:auto_generated|mult_5tl:mult1|le7a[15]"
        Warning (14320): Synthesized away node "ALU:MainALU|lpm_mult:Mult0|mult_jft:auto_generated|alt_mac_mult:mac_mult1|mac_mult_d1h1:auto_generated|mult_5tl:mult1|le7a[14]"
        Warning (14320): Synthesized away node "ALU:MainALU|lpm_mult:Mult0|mult_jft:auto_generated|alt_mac_mult:mac_mult1|mac_mult_d1h1:auto_generated|mult_5tl:mult1|le7a[13]"
        Warning (14320): Synthesized away node "ALU:MainALU|lpm_mult:Mult0|mult_jft:auto_generated|alt_mac_mult:mac_mult1|mac_mult_d1h1:auto_generated|mult_5tl:mult1|le7a[12]"
        Warning (14320): Synthesized away node "ALU:MainALU|lpm_mult:Mult0|mult_jft:auto_generated|alt_mac_mult:mac_mult1|mac_mult_d1h1:auto_generated|mult_5tl:mult1|le7a[11]"
        Warning (14320): Synthesized away node "ALU:MainALU|lpm_mult:Mult0|mult_jft:auto_generated|alt_mac_mult:mac_mult1|mac_mult_d1h1:auto_generated|mult_5tl:mult1|le7a[10]"
        Warning (14320): Synthesized away node "ALU:MainALU|lpm_mult:Mult0|mult_jft:auto_generated|alt_mac_mult:mac_mult1|mac_mult_d1h1:auto_generated|mult_5tl:mult1|le8a[16]"
        Warning (14320): Synthesized away node "ALU:MainALU|lpm_mult:Mult0|mult_jft:auto_generated|alt_mac_mult:mac_mult1|mac_mult_d1h1:auto_generated|mult_5tl:mult1|le8a[15]"
        Warning (14320): Synthesized away node "ALU:MainALU|lpm_mult:Mult0|mult_jft:auto_generated|alt_mac_mult:mac_mult1|mac_mult_d1h1:auto_generated|mult_5tl:mult1|le8a[14]"
        Warning (14320): Synthesized away node "ALU:MainALU|lpm_mult:Mult0|mult_jft:auto_generated|alt_mac_mult:mac_mult1|mac_mult_d1h1:auto_generated|mult_5tl:mult1|le8a[13]"
        Warning (14320): Synthesized away node "ALU:MainALU|lpm_mult:Mult0|mult_jft:auto_generated|alt_mac_mult:mac_mult1|mac_mult_d1h1:auto_generated|mult_5tl:mult1|le8a[12]"
        Warning (14320): Synthesized away node "ALU:MainALU|lpm_mult:Mult0|mult_jft:auto_generated|alt_mac_mult:mac_mult1|mac_mult_d1h1:auto_generated|mult_5tl:mult1|le8a[11]"
        Warning (14320): Synthesized away node "ALU:MainALU|lpm_mult:Mult0|mult_jft:auto_generated|alt_mac_mult:mac_mult1|mac_mult_d1h1:auto_generated|mult_5tl:mult1|le8a[10]"
        Warning (14320): Synthesized away node "ALU:MainALU|lpm_mult:Mult0|mult_jft:auto_generated|alt_mac_mult:mac_mult1|mac_mult_d1h1:auto_generated|mult_5tl:mult1|le8a[9]"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following LCELL buffer node(s):
        Warning (14320): Synthesized away node "ALU:MainALU|lpm_mult:Mult0|mult_jft:auto_generated|alt_mac_mult:mac_mult1|mac_mult_d1h1:auto_generated|mult_5tl:mult1|le4a[16]"
        Warning (14320): Synthesized away node "ALU:MainALU|lpm_mult:Mult0|mult_jft:auto_generated|alt_mac_mult:mac_mult1|mac_mult_d1h1:auto_generated|mult_5tl:mult1|le5a[17]"
        Warning (14320): Synthesized away node "ALU:MainALU|lpm_mult:Mult0|mult_jft:auto_generated|alt_mac_mult:mac_mult1|mac_mult_d1h1:auto_generated|mult_5tl:mult1|le5a[16]"
        Warning (14320): Synthesized away node "ALU:MainALU|lpm_mult:Mult0|mult_jft:auto_generated|alt_mac_mult:mac_mult1|mac_mult_d1h1:auto_generated|mult_5tl:mult1|le5a[15]"
        Warning (14320): Synthesized away node "ALU:MainALU|lpm_mult:Mult0|mult_jft:auto_generated|alt_mac_mult:mac_mult1|mac_mult_d1h1:auto_generated|mult_5tl:mult1|le5a[14]"
        Warning (14320): Synthesized away node "ALU:MainALU|lpm_mult:Mult0|mult_jft:auto_generated|alt_mac_mult:mac_mult1|mac_mult_d1h1:auto_generated|mult_5tl:mult1|le6a[15]"
        Warning (14320): Synthesized away node "ALU:MainALU|lpm_mult:Mult0|mult_jft:auto_generated|alt_mac_mult:mac_mult1|mac_mult_d1h1:auto_generated|mult_5tl:mult1|le6a[14]"
        Warning (14320): Synthesized away node "ALU:MainALU|lpm_mult:Mult0|mult_jft:auto_generated|alt_mac_mult:mac_mult1|mac_mult_d1h1:auto_generated|mult_5tl:mult1|le6a[13]"
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 158 buffer(s)
    Info (13016): Ignored 8 CARRY_SUM buffer(s)
    Info (13019): Ignored 150 SOFT buffer(s)
Warning (13012): Latch ALU:MainALU|dataAcc[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller:MainController|functionSelect[3]
Warning (13012): Latch ALU:MainALU|dataAcc[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller:MainController|functionSelect[3]
Warning (13012): Latch ALU:MainALU|dataAcc[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller:MainController|functionSelect[3]
Warning (13012): Latch ALU:MainALU|dataAcc[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller:MainController|functionSelect[3]
Warning (13012): Latch ALU:MainALU|dataAcc[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller:MainController|functionSelect[3]
Warning (13012): Latch ALU:MainALU|dataAcc[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller:MainController|functionSelect[3]
Warning (13012): Latch ALU:MainALU|dataAcc[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller:MainController|functionSelect[3]
Warning (13012): Latch ALU:MainALU|dataAcc[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller:MainController|functionSelect[3]
Warning (13012): Latch ALU:MainALU|dataAcc[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller:MainController|functionSelect[3]
Warning (13012): Latch ALU:MainALU|dataAcc[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller:MainController|functionSelect[3]
Warning (13012): Latch ALU:MainALU|dataAcc[10] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller:MainController|functionSelect[3]
Warning (13012): Latch ALU:MainALU|dataAcc[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller:MainController|functionSelect[3]
Warning (13012): Latch ALU:MainALU|dataAcc[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller:MainController|functionSelect[3]
Warning (13012): Latch ALU:MainALU|dataAcc[13] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller:MainController|functionSelect[3]
Warning (13012): Latch ALU:MainALU|dataAcc[14] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller:MainController|functionSelect[2]
Warning (13012): Latch ALU:MainALU|dataAcc[15] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller:MainController|functionSelect[2]
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "portOut[0]" is stuck at GND
    Warning (13410): Pin "portOut[1]" is stuck at GND
    Warning (13410): Pin "portOut[2]" is stuck at GND
    Warning (13410): Pin "portOut[3]" is stuck at GND
    Warning (13410): Pin "portOut[4]" is stuck at GND
    Warning (13410): Pin "portOut[5]" is stuck at GND
    Warning (13410): Pin "portOut[6]" is stuck at GND
    Warning (13410): Pin "portOut[7]" is stuck at GND
    Warning (13410): Pin "portOut[8]" is stuck at GND
    Warning (13410): Pin "portOut[9]" is stuck at GND
    Warning (13410): Pin "portOut[10]" is stuck at GND
    Warning (13410): Pin "portOut[11]" is stuck at GND
    Warning (13410): Pin "portOut[12]" is stuck at GND
    Warning (13410): Pin "portOut[13]" is stuck at GND
    Warning (13410): Pin "portOut[14]" is stuck at GND
    Warning (13410): Pin "portOut[15]" is stuck at GND
    Warning (13410): Pin "Macc[0]" is stuck at GND
    Warning (13410): Pin "Macc[1]" is stuck at GND
    Warning (13410): Pin "Macc[2]" is stuck at GND
    Warning (13410): Pin "Macc[3]" is stuck at GND
    Warning (13410): Pin "Macc[4]" is stuck at GND
    Warning (13410): Pin "Macc[5]" is stuck at GND
    Warning (13410): Pin "Macc[6]" is stuck at GND
    Warning (13410): Pin "Macc[7]" is stuck at GND
    Warning (13410): Pin "Macc[8]" is stuck at GND
    Warning (13410): Pin "Macc[9]" is stuck at GND
    Warning (13410): Pin "Macc[10]" is stuck at GND
    Warning (13410): Pin "Macc[11]" is stuck at GND
    Warning (13410): Pin "Macc[12]" is stuck at GND
    Warning (13410): Pin "Macc[13]" is stuck at GND
    Warning (13410): Pin "Macc[14]" is stuck at GND
    Warning (13410): Pin "Macc[15]" is stuck at GND
    Warning (13410): Pin "MaccH[0]" is stuck at GND
    Warning (13410): Pin "MaccH[1]" is stuck at GND
    Warning (13410): Pin "MaccH[2]" is stuck at GND
    Warning (13410): Pin "MaccH[3]" is stuck at GND
    Warning (13410): Pin "MaccH[4]" is stuck at GND
    Warning (13410): Pin "MaccH[5]" is stuck at GND
    Warning (13410): Pin "MaccH[6]" is stuck at GND
    Warning (13410): Pin "MaccH[7]" is stuck at GND
    Warning (13410): Pin "MaccH[8]" is stuck at GND
    Warning (13410): Pin "MaccH[9]" is stuck at GND
    Warning (13410): Pin "MaccH[10]" is stuck at GND
    Warning (13410): Pin "MaccH[11]" is stuck at GND
    Warning (13410): Pin "MaccH[12]" is stuck at GND
    Warning (13410): Pin "MaccH[13]" is stuck at GND
    Warning (13410): Pin "MaccH[14]" is stuck at GND
    Warning (13410): Pin "MaccH[15]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 5 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 17 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "rst"
    Warning (15610): No output dependent on input pin "portIn[0]"
    Warning (15610): No output dependent on input pin "portIn[1]"
    Warning (15610): No output dependent on input pin "portIn[2]"
    Warning (15610): No output dependent on input pin "portIn[3]"
    Warning (15610): No output dependent on input pin "portIn[4]"
    Warning (15610): No output dependent on input pin "portIn[5]"
    Warning (15610): No output dependent on input pin "portIn[6]"
    Warning (15610): No output dependent on input pin "portIn[7]"
    Warning (15610): No output dependent on input pin "portIn[8]"
    Warning (15610): No output dependent on input pin "portIn[9]"
    Warning (15610): No output dependent on input pin "portIn[10]"
    Warning (15610): No output dependent on input pin "portIn[11]"
    Warning (15610): No output dependent on input pin "portIn[12]"
    Warning (15610): No output dependent on input pin "portIn[13]"
    Warning (15610): No output dependent on input pin "portIn[14]"
    Warning (15610): No output dependent on input pin "portIn[15]"
Info (21057): Implemented 898 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 80 output pins
    Info (21061): Implemented 784 logic cells
    Info (21064): Implemented 16 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 152 warnings
    Info: Peak virtual memory: 4705 megabytes
    Info: Processing ended: Tue Oct 15 20:31:17 2019
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:07


