(pcb C:\Users\miles\Dropbox\code\cpu\kicad\cpu.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(5.0.0-rc2-dev-767-g2bd0a027a)")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  193175 -134100  9672.5 -134100  9672.5 -6845  193175 -6845
            193175 -134100)
    )
    (via "Via[0-1]_800:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component Capacitor_THT:C_Disc_D3.0mm_W2.0mm_P2.50mm
      (place C1 16000 -42000 front 0 (PN 0.1uF))
      (place C4 22000 -42000 front 0 (PN 10nF))
      (place C5 24000 -51000 front 270 (PN 0.1uF))
      (place C9 60000 -13000 front 180 (PN 0.1uF))
      (place C10 47000 -50000 front 180 (PN 0.1uF))
      (place C11 66000 -27000 front 90 (PN 0.1uF))
      (place C12 50500 -33000 front 180 (PN 27pF))
      (place C15 33000 -50000 front 0 (PN 0.1uF))
      (place C17 111000 -63000 front 90 (PN C_Small))
      (place C19 111000 -87000 front 90 (PN C_Small))
      (place C21 140000 -52000 front 90 (PN 0.1uF))
      (place C23 140000 -76000 front 90 (PN 0.1uF))
      (place C25 162000 -73000 front 270 (PN 0.1uF))
      (place C27 164000 -40000 front 90 (PN 0.1uF))
      (place C28 176000 -27000 front 180 (PN 0.1uF))
      (place C30 72000 -36000 front 0 (PN 0.1nF))
      (place C32 77000 -36000 front 0 (PN 0.1uF))
      (place C34 53107.8 -67365.1 front 270 (PN 0.1uF))
      (place C36 82500 -112500 front 90 (PN C_Small))
      (place C37 46000 -121000 front 0 (PN 0.1uF))
      (place C40 32000 -132000 front 90 (PN 0.1uF))
      (place C43 26000 -121000 front 0 (PN 0.1uF))
      (place C38 121190 -108191 front 0 (PN 0.1uF))
    )
    (component Capacitor_THT:C_Disc_D3.0mm_W2.0mm_P2.50mm::1
      (place C6 24000 -57500 front 270 (PN 0.1uF))
      (place C7 24000 -67000 front 90 (PN 0.1uF))
      (place C8 60000 -27000 front 0 (PN 10nF))
      (place C13 44000 -41000 front 0 (PN 27pF))
      (place C14 67000 -34000 front 180 (PN 0.1uF))
      (place C16 111000 -51000 front 90 (PN C_Small))
      (place C18 111000 -75000 front 90 (PN C_Small))
      (place C20 140000 -40000 front 90 (PN 0.1uF))
      (place C22 140000 -64000 front 90 (PN 0.1uF))
      (place C24 162000 -61000 front 270 (PN 0.1uF))
      (place C26 164000 -52000 front 90 (PN 0.1uF))
      (place C29 80000 -50000 front 180 (PN 10nF))
      (place C33 53000 -56000 front 270 (PN 0.1uF))
      (place C35 53000 -109500 front 270 (PN 0.1uF))
      (place C39 27500 -71500 front 180 (PN 1nF))
      (place C41 46000 -107000 front 0 (PN 0.1uF))
      (place C42 27000 -107000 front 0 (PN 0.1uF))
    )
    (component Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal
      (place R1 13000 -38000 front 90 (PN 1K))
      (place R7 21000 -64000 front 180 (PN 1M))
      (place R9 20000 -50000 front 270 (PN 100K))
      (place R10 44000 -22000 front 0 (PN 100K))
      (place R16 78000 -24000 front 270 (PN 100K))
      (place R18 84000 -24000 front 270 (PN 100K))
      (place R20 90000 -24000 front 270 (PN 100K))
      (place R22 96000 -24000 front 270 (PN 100K))
      (place R24 164000 -20000 front 180 (PN 1K))
      (place R26 150000 -20000 front 180 (PN 1K))
      (place R28 136000 -20000 front 180 (PN 1K))
      (place R30 122000 -20000 front 180 (PN 1K))
      (place R31 89000 -39000 front 0 (PN 10K))
      (place R34 67000 -101000 front 90 (PN 100K))
      (place R37 74954.8 -56588.5 front 270 (PN 100))
      (place R39 77748.9 -74886 front 90 (PN 100))
    )
    (component Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal::1
      (place R3 13000 -28000 front 90 (PN 10K))
      (place R4 14000 -50000 front 270 (PN 100K))
      (place R5 17000 -50000 front 270 (PN 100K))
      (place R6 21000 -61000 front 180 (PN 1M))
      (place R8 21000 -67000 front 180 (PN 1M))
      (place R11 66000 -14000 front 270 (PN 1M))
      (place R12 55000 -44000 front 90 (PN 1M))
      (place R13 51000 -44000 front 180 (PN 1K))
      (place R14 21000 -82000 front 180 (PN 1K))
      (place R15 75000 -24000 front 270 (PN 100K))
      (place R17 81000 -24000 front 270 (PN 100K))
      (place R19 87000 -24000 front 270 (PN 100K))
      (place R21 93000 -24000 front 270 (PN 100K))
      (place R23 168000 -23000 front 180 (PN 1K))
      (place R25 154000 -23000 front 180 (PN 1K))
      (place R27 140000 -23000 front 180 (PN 1K))
      (place R29 126000 -23000 front 180 (PN 1K))
      (place R32 89000 -36000 front 0 (PN 1M))
      (place R33 64000 -101000 front 90 (PN 100K))
      (place R35 70000 -101000 front 90 (PN 100K))
      (place R36 77954.8 -56588.5 front 270 (PN 100))
      (place R38 80748.9 -74886 front 90 (PN 100))
      (place R40 30000 -71500 front 0 (PN 1M))
    )
    (component Button_Switch_THT:SW_DIP_SPSTx03_Slide_9.78x9.8mm_W7.62mm_P2.54mm
      (place SW1 15000 -78000 front 90 (PN "SW_DIP_x03 - Clock Source Select"))
      (place SW5 54000 -101000 front 90 (PN SW_DIP_x03))
    )
    (component Button_Switch_THT:SW_PUSH_6mm_H7.3mm
      (place SW2 45000 -14000 front 0 (PN SW_Push))
    )
    (component "Package_DIP:DIP-8_W7.62mm_Socket"
      (place U1 24000 -39000 front 180 (PN "LM555 - Adjustable Clock"))
      (place U21 72000 -39000 front 0 (PN LM555))
    )
    (component "Package_DIP:DIP-14_W7.62mm_Socket"
      (place U2 28000 -53000 front 0 (PN 74HC14))
      (place U15 159000 -68000 front 270 (PN 74HC86))
      (place U33 29000 -124000 front 270 (PN 74LS08))
      (place U35 29000 -110000 front 270 (PN 74LS107))
    )
    (component "Package_DIP:DIP-16_W7.62mm_Socket"
      (place U3 40000 -53000 front 0 (PN 74151))
      (place U6 45000 -75000 front 270 (PN 74LS138))
      (place U19 161000 -44000 front 270 (PN 74LS283))
      (place U23 56107.8 -75365.1 front 90 (PN 74LS139))
    )
    (component "Package_DIP:DIP-8_W7.62mm_Socket::1"
      (place U4 55000 -16000 front 0 (PN "LM555 - Button Clock"))
    )
    (component "Package_DIP:DIP-14_W7.62mm_Socket::1"
      (place U5 59000 -37000 front 0 (PN 74HC04))
      (place U13 159000 -56000 front 270 (PN 74HC86))
      (place U22 56000 -64000 front 90 (PN 74LS107))
      (place U30 48000 -110000 front 270 (PN 74HC86))
      (place U32 48000 -96000 front 270 (PN 74LS107))
      (place U34 29000 -96000 front 270 (PN 74LS107))
    )
    (component "Crystal:Crystal_HC49-U_Vertical"
      (place Y1 50000 -37000 front 180 (PN 12MHz))
    )
    (component Capacitor_THT:CP_Radial_D5.0mm_P2.50mm
      (place C2 29000 -41000 front 90 (PN 1uF))
    )
    (component Capacitor_THT:CP_Radial_D5.0mm_P2.50mm::1
      (place C3 29000 -32000 front 270 (PN 1uF))
      (place C31 86000 -37000 front 180 (PN 1uF))
    )
    (component Potentiometer_THT:Potentiometer_Omeg_PC16BU_Vertical
      (place R2 16000 -26000 front 0 (PN 1M))
    )
    (component LED_THT:LED_D3.0mm
      (place D1 46500 -89000 front 90 (PN LED))
      (place D3 37500 -89000 front 90 (PN LED))
      (place D5 28500 -89000 front 90 (PN LED))
      (place D6 24000 -89000 front 90 (PN LED))
    )
    (component LED_THT:LED_D3.0mm::1
      (place D2 42000 -89000 front 90 (PN LED))
      (place D4 33000 -89000 front 90 (PN LED))
      (place D7 19500 -89000 front 90 (PN LED))
      (place D8 15000 -89000 front 90 (PN LED))
    )
    (component Button_Switch_THT:SW_DIP_SPSTx02_Piano_10.8x6.64mm_W7.62mm_P2.54mm
      (place SW3 176000 -21000 front 90 (PN SW_DPST))
    )
    (component LED_THT:LED_D5.0mm
      (place D9 164000 -15000 front 0 (PN LED))
      (place D11 150000 -15000 front 0 (PN LED))
      (place D13 136000 -15000 front 0 (PN LED))
      (place D15 122000 -15000 front 0 (PN LED))
    )
    (component LED_THT:LED_D5.0mm::1
      (place D10 157000 -15000 front 0 (PN LED))
      (place D12 143000 -15000 front 0 (PN LED))
      (place D14 129000 -15000 front 0 (PN LED))
      (place D16 115000 -15000 front 0 (PN LED))
    )
    (component Button_Switch_THT:SW_DIP_SPSTx08_Slide_9.78x22.5mm_W7.62mm_P2.54mm
      (place SW4 77000 -21000 front 90 (PN SW_DIP_x08))
    )
    (component "Package_DIP:DIP-20_W7.62mm_Socket"
      (place U7 100000 -14000 front 0 (PN 74HC245))
      (place U8 137000 -32000 front 270 (PN 74HCT574))
      (place U14 108000 -55000 front 270 (PN 74HCT574))
      (place U16 108000 -67000 front 270 (PN 74HCT574))
      (place U18 108000 -79000 front 270 (PN 74HCT574))
      (place U11 137000 -68000 front 270 (PN 74HC245))
      (place U20 168000 -30000 front 0 (PN 74HC245))
      (place U29 79372.5 -104275 front 270 (PN 74HCT574))
    )
    (component "Package_DIP:DIP-20_W7.62mm_Socket::1"
      (place U10 137000 -56000 front 270 (PN 74HCT574))
      (place U12 108000 -43000 front 270 (PN 74HCT574))
      (place U9 137000 -44000 front 270 (PN 74HC245))
    )
    (component "Connector_USB:USB_Micro-B_Wuerth_629105150521"
      (place J1 188000 -15000 front 0 (PN Conn_01x05))
    )
    (component "Package_DIP:DIP-16_W7.62mm_Socket::1"
      (place U17 161000 -32000 front 270 (PN 74LS283))
    )
    (component "Package_DIP:DIP-28_W15.24mm_Socket"
      (place U24 53000 -130500 front 90 (PN AT28C64B))
    )
    (component "Display_7Segment:HDSP-7801"
      (place U25 53000 -79000 front 0 (PN "HDSP-7803"))
      (place U27 69000 -79000 front 0 (PN "HDSP-7803"))
    )
    (component "Display_7Segment:HDSP-7801::1"
      (place U26 61000 -79000 front 0 (PN "HDSP-7803"))
      (place U28 77000 -79000 front 0 (PN "HDSP-7803"))
    )
    (component "Package_DIP:DIP-32_W15.24mm_Socket"
      (place U31 123190 -90116.1 front 270 (PN SST39SF040))
    )
  )
  (library
    (image Capacitor_THT:C_Disc_D3.0mm_W2.0mm_P2.50mm
      (outline (path signal 100  -250 1000  -250 -1000))
      (outline (path signal 100  -250 -1000  2750 -1000))
      (outline (path signal 100  2750 -1000  2750 1000))
      (outline (path signal 100  2750 1000  -250 1000))
      (outline (path signal 120  -370 1120  2870 1120))
      (outline (path signal 120  -370 -1120  2870 -1120))
      (outline (path signal 120  -370 1120  -370 1055))
      (outline (path signal 120  -370 -1055  -370 -1120))
      (outline (path signal 120  2870 1120  2870 1055))
      (outline (path signal 120  2870 -1055  2870 -1120))
      (outline (path signal 50  -1050 1250  -1050 -1250))
      (outline (path signal 50  -1050 -1250  3550 -1250))
      (outline (path signal 50  3550 -1250  3550 1250))
      (outline (path signal 50  3550 1250  -1050 1250))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 2500 0)
    )
    (image Capacitor_THT:C_Disc_D3.0mm_W2.0mm_P2.50mm::1
      (outline (path signal 50  3550 1250  -1050 1250))
      (outline (path signal 50  3550 -1250  3550 1250))
      (outline (path signal 50  -1050 -1250  3550 -1250))
      (outline (path signal 50  -1050 1250  -1050 -1250))
      (outline (path signal 120  2870 -1055  2870 -1120))
      (outline (path signal 120  2870 1120  2870 1055))
      (outline (path signal 120  -370 -1055  -370 -1120))
      (outline (path signal 120  -370 1120  -370 1055))
      (outline (path signal 120  -370 -1120  2870 -1120))
      (outline (path signal 120  -370 1120  2870 1120))
      (outline (path signal 100  2750 1000  -250 1000))
      (outline (path signal 100  2750 -1000  2750 1000))
      (outline (path signal 100  -250 -1000  2750 -1000))
      (outline (path signal 100  -250 1000  -250 -1000))
      (pin Round[A]Pad_1600_um 2 2500 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal
      (outline (path signal 50  8670 1500  -1050 1500))
      (outline (path signal 50  8670 -1500  8670 1500))
      (outline (path signal 50  -1050 -1500  8670 -1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 120  7080 -1370  7080 -1040))
      (outline (path signal 120  540 -1370  7080 -1370))
      (outline (path signal 120  540 -1040  540 -1370))
      (outline (path signal 120  7080 1370  7080 1040))
      (outline (path signal 120  540 1370  7080 1370))
      (outline (path signal 120  540 1040  540 1370))
      (outline (path signal 100  7620 0  6960 0))
      (outline (path signal 100  0 0  660 0))
      (outline (path signal 100  6960 1250  660 1250))
      (outline (path signal 100  6960 -1250  6960 1250))
      (outline (path signal 100  660 -1250  6960 -1250))
      (outline (path signal 100  660 1250  660 -1250))
      (pin Oval[A]Pad_1600x1600_um 2 7620 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal::1
      (outline (path signal 100  660 1250  660 -1250))
      (outline (path signal 100  660 -1250  6960 -1250))
      (outline (path signal 100  6960 -1250  6960 1250))
      (outline (path signal 100  6960 1250  660 1250))
      (outline (path signal 100  0 0  660 0))
      (outline (path signal 100  7620 0  6960 0))
      (outline (path signal 120  540 1040  540 1370))
      (outline (path signal 120  540 1370  7080 1370))
      (outline (path signal 120  7080 1370  7080 1040))
      (outline (path signal 120  540 -1040  540 -1370))
      (outline (path signal 120  540 -1370  7080 -1370))
      (outline (path signal 120  7080 -1370  7080 -1040))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 50  -1050 -1500  8670 -1500))
      (outline (path signal 50  8670 -1500  8670 1500))
      (outline (path signal 50  8670 1500  -1050 1500))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 7620 0)
    )
    (image Button_Switch_THT:SW_DIP_SPSTx03_Slide_9.78x9.8mm_W7.62mm_P2.54mm
      (outline (path signal 100  -80 2360  8700 2360))
      (outline (path signal 100  8700 2360  8700 -7440))
      (outline (path signal 100  8700 -7440  -1080 -7440))
      (outline (path signal 100  -1080 -7440  -1080 1360))
      (outline (path signal 100  -1080 1360  -80 2360))
      (outline (path signal 100  1780 635  1780 -635))
      (outline (path signal 100  1780 -635  5840 -635))
      (outline (path signal 100  5840 -635  5840 635))
      (outline (path signal 100  5840 635  1780 635))
      (outline (path signal 100  1780 535  3133.33 535))
      (outline (path signal 100  1780 435  3133.33 435))
      (outline (path signal 100  1780 335  3133.33 335))
      (outline (path signal 100  1780 235  3133.33 235))
      (outline (path signal 100  1780 135  3133.33 135))
      (outline (path signal 100  1780 35  3133.33 35))
      (outline (path signal 100  1780 -65  3133.33 -65))
      (outline (path signal 100  1780 -165  3133.33 -165))
      (outline (path signal 100  1780 -265  3133.33 -265))
      (outline (path signal 100  1780 -365  3133.33 -365))
      (outline (path signal 100  1780 -465  3133.33 -465))
      (outline (path signal 100  1780 -565  3133.33 -565))
      (outline (path signal 100  3133.33 635  3133.33 -635))
      (outline (path signal 100  1780 -1905  1780 -3175))
      (outline (path signal 100  1780 -3175  5840 -3175))
      (outline (path signal 100  5840 -3175  5840 -1905))
      (outline (path signal 100  5840 -1905  1780 -1905))
      (outline (path signal 100  1780 -2005  3133.33 -2005))
      (outline (path signal 100  1780 -2105  3133.33 -2105))
      (outline (path signal 100  1780 -2205  3133.33 -2205))
      (outline (path signal 100  1780 -2305  3133.33 -2305))
      (outline (path signal 100  1780 -2405  3133.33 -2405))
      (outline (path signal 100  1780 -2505  3133.33 -2505))
      (outline (path signal 100  1780 -2605  3133.33 -2605))
      (outline (path signal 100  1780 -2705  3133.33 -2705))
      (outline (path signal 100  1780 -2805  3133.33 -2805))
      (outline (path signal 100  1780 -2905  3133.33 -2905))
      (outline (path signal 100  1780 -3005  3133.33 -3005))
      (outline (path signal 100  1780 -3105  3133.33 -3105))
      (outline (path signal 100  3133.33 -1905  3133.33 -3175))
      (outline (path signal 100  1780 -4445  1780 -5715))
      (outline (path signal 100  1780 -5715  5840 -5715))
      (outline (path signal 100  5840 -5715  5840 -4445))
      (outline (path signal 100  5840 -4445  1780 -4445))
      (outline (path signal 100  1780 -4545  3133.33 -4545))
      (outline (path signal 100  1780 -4645  3133.33 -4645))
      (outline (path signal 100  1780 -4745  3133.33 -4745))
      (outline (path signal 100  1780 -4845  3133.33 -4845))
      (outline (path signal 100  1780 -4945  3133.33 -4945))
      (outline (path signal 100  1780 -5045  3133.33 -5045))
      (outline (path signal 100  1780 -5145  3133.33 -5145))
      (outline (path signal 100  1780 -5245  3133.33 -5245))
      (outline (path signal 100  1780 -5345  3133.33 -5345))
      (outline (path signal 100  1780 -5445  3133.33 -5445))
      (outline (path signal 100  1780 -5545  3133.33 -5545))
      (outline (path signal 100  1780 -5645  3133.33 -5645))
      (outline (path signal 100  3133.33 -4445  3133.33 -5715))
      (outline (path signal 120  -1140 2420  8760 2420))
      (outline (path signal 120  -1140 -7500  8760 -7500))
      (outline (path signal 120  -1140 2420  -1140 -7500))
      (outline (path signal 120  8760 2420  8760 -7500))
      (outline (path signal 120  -1380 2660  4 2660))
      (outline (path signal 120  -1380 2660  -1380 1277))
      (outline (path signal 120  1780 635  1780 -635))
      (outline (path signal 120  1780 -635  5840 -635))
      (outline (path signal 120  5840 -635  5840 635))
      (outline (path signal 120  5840 635  1780 635))
      (outline (path signal 120  1780 515  3133.33 515))
      (outline (path signal 120  1780 395  3133.33 395))
      (outline (path signal 120  1780 275  3133.33 275))
      (outline (path signal 120  1780 155  3133.33 155))
      (outline (path signal 120  1780 35  3133.33 35))
      (outline (path signal 120  1780 -85  3133.33 -85))
      (outline (path signal 120  1780 -205  3133.33 -205))
      (outline (path signal 120  1780 -325  3133.33 -325))
      (outline (path signal 120  1780 -445  3133.33 -445))
      (outline (path signal 120  1780 -565  3133.33 -565))
      (outline (path signal 120  3133.33 635  3133.33 -635))
      (outline (path signal 120  1780 -1905  1780 -3175))
      (outline (path signal 120  1780 -3175  5840 -3175))
      (outline (path signal 120  5840 -3175  5840 -1905))
      (outline (path signal 120  5840 -1905  1780 -1905))
      (outline (path signal 120  1780 -2025  3133.33 -2025))
      (outline (path signal 120  1780 -2145  3133.33 -2145))
      (outline (path signal 120  1780 -2265  3133.33 -2265))
      (outline (path signal 120  1780 -2385  3133.33 -2385))
      (outline (path signal 120  1780 -2505  3133.33 -2505))
      (outline (path signal 120  1780 -2625  3133.33 -2625))
      (outline (path signal 120  1780 -2745  3133.33 -2745))
      (outline (path signal 120  1780 -2865  3133.33 -2865))
      (outline (path signal 120  1780 -2985  3133.33 -2985))
      (outline (path signal 120  1780 -3105  3133.33 -3105))
      (outline (path signal 120  3133.33 -1905  3133.33 -3175))
      (outline (path signal 120  1780 -4445  1780 -5715))
      (outline (path signal 120  1780 -5715  5840 -5715))
      (outline (path signal 120  5840 -5715  5840 -4445))
      (outline (path signal 120  5840 -4445  1780 -4445))
      (outline (path signal 120  1780 -4565  3133.33 -4565))
      (outline (path signal 120  1780 -4685  3133.33 -4685))
      (outline (path signal 120  1780 -4805  3133.33 -4805))
      (outline (path signal 120  1780 -4925  3133.33 -4925))
      (outline (path signal 120  1780 -5045  3133.33 -5045))
      (outline (path signal 120  1780 -5165  3133.33 -5165))
      (outline (path signal 120  1780 -5285  3133.33 -5285))
      (outline (path signal 120  1780 -5405  3133.33 -5405))
      (outline (path signal 120  1780 -5525  3133.33 -5525))
      (outline (path signal 120  1780 -5645  3133.33 -5645))
      (outline (path signal 120  3133.33 -4445  3133.33 -5715))
      (outline (path signal 50  -1350 2700  -1350 -7750))
      (outline (path signal 50  -1350 -7750  8950 -7750))
      (outline (path signal 50  8950 -7750  8950 2700))
      (outline (path signal 50  8950 2700  -1350 2700))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 4 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 5 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 6 7620 0)
    )
    (image Button_Switch_THT:SW_PUSH_6mm_H7.3mm
      (outline (path signal 100  3250 750  6250 750))
      (outline (path signal 100  6250 750  6250 -5250))
      (outline (path signal 100  6250 -5250  250 -5250))
      (outline (path signal 100  250 -5250  250 750))
      (outline (path signal 100  250 750  3250 750))
      (outline (path signal 50  7750 -6000  8000 -6000))
      (outline (path signal 50  8000 -6000  8000 -5750))
      (outline (path signal 50  7750 1500  8000 1500))
      (outline (path signal 50  8000 1500  8000 1250))
      (outline (path signal 50  -1500 1250  -1500 1500))
      (outline (path signal 50  -1500 1500  -1250 1500))
      (outline (path signal 50  -1500 -5750  -1500 -6000))
      (outline (path signal 50  -1500 -6000  -1250 -6000))
      (outline (path signal 50  -1250 1500  7750 1500))
      (outline (path signal 50  -1500 -5750  -1500 1250))
      (outline (path signal 50  7750 -6000  -1250 -6000))
      (outline (path signal 50  8000 1250  8000 -5750))
      (outline (path signal 120  1000 -5500  5500 -5500))
      (outline (path signal 120  -250 -1500  -250 -3000))
      (outline (path signal 120  5500 1000  1000 1000))
      (outline (path signal 120  6750 -3000  6750 -1500))
      (outline (path signal 100  5265.56 -2250  5183.92 -2817.85  4945.6 -3339.7  4569.91 -3773.26
            4087.3 -4083.42  3536.84 -4245.05  2963.16 -4245.05  2412.7 -4083.42
            1930.09 -3773.26  1554.4 -3339.7  1316.08 -2817.85  1234.44 -2250
            1316.08 -1682.15  1554.4 -1160.3  1930.09 -726.738  2412.7 -416.578
            2963.16 -254.951  3536.84 -254.951  4087.3 -416.578  4569.91 -726.738
            4945.6 -1160.3  5183.92 -1682.15  5265.56 -2250))
      (pin Round[A]Pad_2000_um (rotate 90) 2 0 -4500)
      (pin Round[A]Pad_2000_um (rotate 90) 1 0 0)
      (pin Round[A]Pad_2000_um (rotate 90) 2@1 6500 -4500)
      (pin Round[A]Pad_2000_um (rotate 90) 1@1 6500 0)
    )
    (image "Package_DIP:DIP-8_W7.62mm_Socket"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -8890))
      (outline (path signal 100  6985 -8890  635 -8890))
      (outline (path signal 100  635 -8890  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  -1270 1330  -1270 -8950))
      (outline (path signal 100  -1270 -8950  8890 -8950))
      (outline (path signal 100  8890 -8950  8890 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -8950))
      (outline (path signal 120  1160 -8950  6460 -8950))
      (outline (path signal 120  6460 -8950  6460 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  -1330 1390  -1330 -9010))
      (outline (path signal 120  -1330 -9010  8950 -9010))
      (outline (path signal 120  8950 -9010  8950 1390))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 50  -1550 1600  -1550 -9200))
      (outline (path signal 50  -1550 -9200  9150 -9200))
      (outline (path signal 50  9150 -9200  9150 1600))
      (outline (path signal 50  9150 1600  -1550 1600))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 5 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 6 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 7 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 8 7620 0)
    )
    (image "Package_DIP:DIP-14_W7.62mm_Socket"
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  9150 -16850  9150 1600))
      (outline (path signal 50  -1550 -16850  9150 -16850))
      (outline (path signal 50  -1550 1600  -1550 -16850))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 120  8950 -16630  8950 1390))
      (outline (path signal 120  -1330 -16630  8950 -16630))
      (outline (path signal 120  -1330 1390  -1330 -16630))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -16570  6460 1330))
      (outline (path signal 120  1160 -16570  6460 -16570))
      (outline (path signal 120  1160 1330  1160 -16570))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  8890 -16570  8890 1330))
      (outline (path signal 100  -1270 -16570  8890 -16570))
      (outline (path signal 100  -1270 1330  -1270 -16570))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  6985 -16510  635 -16510))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Oval[A]Pad_1600x1600_um 14 7620 0)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 8 7620 -15240)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-16_W7.62mm_Socket"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -19050))
      (outline (path signal 100  6985 -19050  635 -19050))
      (outline (path signal 100  635 -19050  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  -1270 1330  -1270 -19110))
      (outline (path signal 100  -1270 -19110  8890 -19110))
      (outline (path signal 100  8890 -19110  8890 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -19110))
      (outline (path signal 120  1160 -19110  6460 -19110))
      (outline (path signal 120  6460 -19110  6460 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  -1330 1390  -1330 -19170))
      (outline (path signal 120  -1330 -19170  8950 -19170))
      (outline (path signal 120  8950 -19170  8950 1390))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 50  -1550 1600  -1550 -19400))
      (outline (path signal 50  -1550 -19400  9150 -19400))
      (outline (path signal 50  9150 -19400  9150 1600))
      (outline (path signal 50  9150 1600  -1550 1600))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 16 7620 0)
    )
    (image "Package_DIP:DIP-8_W7.62mm_Socket::1"
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  9150 -9200  9150 1600))
      (outline (path signal 50  -1550 -9200  9150 -9200))
      (outline (path signal 50  -1550 1600  -1550 -9200))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 120  8950 -9010  8950 1390))
      (outline (path signal 120  -1330 -9010  8950 -9010))
      (outline (path signal 120  -1330 1390  -1330 -9010))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -8950  6460 1330))
      (outline (path signal 120  1160 -8950  6460 -8950))
      (outline (path signal 120  1160 1330  1160 -8950))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  8890 -8950  8890 1330))
      (outline (path signal 100  -1270 -8950  8890 -8950))
      (outline (path signal 100  -1270 1330  -1270 -8950))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -8890  635 270))
      (outline (path signal 100  6985 -8890  635 -8890))
      (outline (path signal 100  6985 1270  6985 -8890))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Oval[A]Pad_1600x1600_um 8 7620 0)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 7 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 6 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 5 7620 -7620)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-14_W7.62mm_Socket::1"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  6985 -16510  635 -16510))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  -1270 1330  -1270 -16570))
      (outline (path signal 100  -1270 -16570  8890 -16570))
      (outline (path signal 100  8890 -16570  8890 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -16570))
      (outline (path signal 120  1160 -16570  6460 -16570))
      (outline (path signal 120  6460 -16570  6460 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  -1330 1390  -1330 -16630))
      (outline (path signal 120  -1330 -16630  8950 -16630))
      (outline (path signal 120  8950 -16630  8950 1390))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 50  -1550 1600  -1550 -16850))
      (outline (path signal 50  -1550 -16850  9150 -16850))
      (outline (path signal 50  9150 -16850  9150 1600))
      (outline (path signal 50  9150 1600  -1550 1600))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 8 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 14 7620 0)
    )
    (image "Crystal:Crystal_HC49-U_Vertical"
      (outline (path signal 100  -685 2325  5565 2325))
      (outline (path signal 100  -685 -2325  5565 -2325))
      (outline (path signal 100  -560 2000  5440 2000))
      (outline (path signal 100  -560 -2000  5440 -2000))
      (outline (path signal 120  -685 2525  5565 2525))
      (outline (path signal 120  -685 -2525  5565 -2525))
      (outline (path signal 50  -3500 2800  -3500 -2800))
      (outline (path signal 50  -3500 -2800  8400 -2800))
      (outline (path signal 50  8400 -2800  8400 2800))
      (outline (path signal 50  8400 2800  -3500 2800))
      (pin Round[A]Pad_1500_um 1 0 0)
      (pin Round[A]Pad_1500_um 2 4880 0)
    )
    (image Capacitor_THT:CP_Radial_D5.0mm_P2.50mm
      (outline (path signal 120  -1304.78 1725  -1304.78 1225))
      (outline (path signal 120  -1554.78 1475  -1054.78 1475))
      (outline (path signal 120  3851 284  3851 -284))
      (outline (path signal 120  3811 518  3811 -518))
      (outline (path signal 120  3771 677  3771 -677))
      (outline (path signal 120  3731 805  3731 -805))
      (outline (path signal 120  3691 915  3691 -915))
      (outline (path signal 120  3651 1011  3651 -1011))
      (outline (path signal 120  3611 1098  3611 -1098))
      (outline (path signal 120  3571 1178  3571 -1178))
      (outline (path signal 120  3531 -1040  3531 -1251))
      (outline (path signal 120  3531 1251  3531 1040))
      (outline (path signal 120  3491 -1040  3491 -1319))
      (outline (path signal 120  3491 1319  3491 1040))
      (outline (path signal 120  3451 -1040  3451 -1383))
      (outline (path signal 120  3451 1383  3451 1040))
      (outline (path signal 120  3411 -1040  3411 -1443))
      (outline (path signal 120  3411 1443  3411 1040))
      (outline (path signal 120  3371 -1040  3371 -1500))
      (outline (path signal 120  3371 1500  3371 1040))
      (outline (path signal 120  3331 -1040  3331 -1554))
      (outline (path signal 120  3331 1554  3331 1040))
      (outline (path signal 120  3291 -1040  3291 -1605))
      (outline (path signal 120  3291 1605  3291 1040))
      (outline (path signal 120  3251 -1040  3251 -1653))
      (outline (path signal 120  3251 1653  3251 1040))
      (outline (path signal 120  3211 -1040  3211 -1699))
      (outline (path signal 120  3211 1699  3211 1040))
      (outline (path signal 120  3171 -1040  3171 -1743))
      (outline (path signal 120  3171 1743  3171 1040))
      (outline (path signal 120  3131 -1040  3131 -1785))
      (outline (path signal 120  3131 1785  3131 1040))
      (outline (path signal 120  3091 -1040  3091 -1826))
      (outline (path signal 120  3091 1826  3091 1040))
      (outline (path signal 120  3051 -1040  3051 -1864))
      (outline (path signal 120  3051 1864  3051 1040))
      (outline (path signal 120  3011 -1040  3011 -1901))
      (outline (path signal 120  3011 1901  3011 1040))
      (outline (path signal 120  2971 -1040  2971 -1937))
      (outline (path signal 120  2971 1937  2971 1040))
      (outline (path signal 120  2931 -1040  2931 -1971))
      (outline (path signal 120  2931 1971  2931 1040))
      (outline (path signal 120  2891 -1040  2891 -2004))
      (outline (path signal 120  2891 2004  2891 1040))
      (outline (path signal 120  2851 -1040  2851 -2035))
      (outline (path signal 120  2851 2035  2851 1040))
      (outline (path signal 120  2811 -1040  2811 -2065))
      (outline (path signal 120  2811 2065  2811 1040))
      (outline (path signal 120  2771 -1040  2771 -2095))
      (outline (path signal 120  2771 2095  2771 1040))
      (outline (path signal 120  2731 -1040  2731 -2122))
      (outline (path signal 120  2731 2122  2731 1040))
      (outline (path signal 120  2691 -1040  2691 -2149))
      (outline (path signal 120  2691 2149  2691 1040))
      (outline (path signal 120  2651 -1040  2651 -2175))
      (outline (path signal 120  2651 2175  2651 1040))
      (outline (path signal 120  2611 -1040  2611 -2200))
      (outline (path signal 120  2611 2200  2611 1040))
      (outline (path signal 120  2571 -1040  2571 -2224))
      (outline (path signal 120  2571 2224  2571 1040))
      (outline (path signal 120  2531 -1040  2531 -2247))
      (outline (path signal 120  2531 2247  2531 1040))
      (outline (path signal 120  2491 -1040  2491 -2268))
      (outline (path signal 120  2491 2268  2491 1040))
      (outline (path signal 120  2451 -1040  2451 -2290))
      (outline (path signal 120  2451 2290  2451 1040))
      (outline (path signal 120  2411 -1040  2411 -2310))
      (outline (path signal 120  2411 2310  2411 1040))
      (outline (path signal 120  2371 -1040  2371 -2329))
      (outline (path signal 120  2371 2329  2371 1040))
      (outline (path signal 120  2331 -1040  2331 -2348))
      (outline (path signal 120  2331 2348  2331 1040))
      (outline (path signal 120  2291 -1040  2291 -2365))
      (outline (path signal 120  2291 2365  2291 1040))
      (outline (path signal 120  2251 -1040  2251 -2382))
      (outline (path signal 120  2251 2382  2251 1040))
      (outline (path signal 120  2211 -1040  2211 -2398))
      (outline (path signal 120  2211 2398  2211 1040))
      (outline (path signal 120  2171 -1040  2171 -2414))
      (outline (path signal 120  2171 2414  2171 1040))
      (outline (path signal 120  2131 -1040  2131 -2428))
      (outline (path signal 120  2131 2428  2131 1040))
      (outline (path signal 120  2091 -1040  2091 -2442))
      (outline (path signal 120  2091 2442  2091 1040))
      (outline (path signal 120  2051 -1040  2051 -2455))
      (outline (path signal 120  2051 2455  2051 1040))
      (outline (path signal 120  2011 -1040  2011 -2468))
      (outline (path signal 120  2011 2468  2011 1040))
      (outline (path signal 120  1971 -1040  1971 -2480))
      (outline (path signal 120  1971 2480  1971 1040))
      (outline (path signal 120  1930 -1040  1930 -2491))
      (outline (path signal 120  1930 2491  1930 1040))
      (outline (path signal 120  1890 -1040  1890 -2501))
      (outline (path signal 120  1890 2501  1890 1040))
      (outline (path signal 120  1850 -1040  1850 -2511))
      (outline (path signal 120  1850 2511  1850 1040))
      (outline (path signal 120  1810 -1040  1810 -2520))
      (outline (path signal 120  1810 2520  1810 1040))
      (outline (path signal 120  1770 -1040  1770 -2528))
      (outline (path signal 120  1770 2528  1770 1040))
      (outline (path signal 120  1730 -1040  1730 -2536))
      (outline (path signal 120  1730 2536  1730 1040))
      (outline (path signal 120  1690 -1040  1690 -2543))
      (outline (path signal 120  1690 2543  1690 1040))
      (outline (path signal 120  1650 -1040  1650 -2550))
      (outline (path signal 120  1650 2550  1650 1040))
      (outline (path signal 120  1610 -1040  1610 -2556))
      (outline (path signal 120  1610 2556  1610 1040))
      (outline (path signal 120  1570 -1040  1570 -2561))
      (outline (path signal 120  1570 2561  1570 1040))
      (outline (path signal 120  1530 -1040  1530 -2565))
      (outline (path signal 120  1530 2565  1530 1040))
      (outline (path signal 120  1490 -1040  1490 -2569))
      (outline (path signal 120  1490 2569  1490 1040))
      (outline (path signal 120  1450 2573  1450 -2573))
      (outline (path signal 120  1410 2576  1410 -2576))
      (outline (path signal 120  1370 2578  1370 -2578))
      (outline (path signal 120  1330 2579  1330 -2579))
      (outline (path signal 120  1290 2580  1290 -2580))
      (outline (path signal 120  1250 2580  1250 -2580))
      (outline (path signal 100  -633.605 1337.5  -633.605 837.5))
      (outline (path signal 100  -883.605 1087.5  -383.605 1087.5))
      (outline (path signal 50  4000 0  3920.09 -658.118  3685 -1277.99  3308.41 -1823.59
            2812.18 -2263.21  2225.16 -2571.3  1581.48 -2729.95  918.524 -2729.95
            274.837 -2571.3  -312.178 -2263.21  -808.405 -1823.59  -1185 -1277.99
            -1420.09 -658.118  -1500 0  -1420.09 658.118  -1185 1277.99
            -808.405 1823.59  -312.178 2263.21  274.837 2571.3  918.524 2729.95
            1581.48 2729.95  2225.16 2571.3  2812.18 2263.21  3308.41 1823.59
            3685 1277.99  3920.09 658.118  4000 0))
      (outline (path signal 120  3870 0  3787.69 -651.568  3545.92 -1262.19  3159.9 -1793.51
            2653.87 -2212.14  2059.62 -2491.77  1414.51 -2614.83  759.061 -2573.59
            134.458 -2370.65  -420.051 -2018.74  -869.625 -1540  -1186.01 -964.486
            -1349.34 -328.373  -1349.34 328.373  -1186.01 964.486  -869.625 1540
            -420.051 2018.74  134.458 2370.65  759.061 2573.59  1414.51 2614.83
            2059.62 2491.77  2653.87 2212.14  3159.9 1793.51  3545.92 1262.19
            3787.69 651.568  3870 0))
      (outline (path signal 100  3750 0  3671.46 -621.725  3440.77 -1204.38  3072.42 -1711.37
            2589.57 -2110.82  2022.54 -2377.64  1406.98 -2495.07  781.547 -2455.72
            185.552 -2262.07  -343.56 -1926.28  -772.542 -1469.46  -1074.44 -920.311
            -1230.29 -313.333  -1230.29 313.333  -1074.44 920.311  -772.542 1469.46
            -343.56 1926.28  185.552 2262.07  781.547 2455.72  1406.98 2495.07
            2022.54 2377.64  2589.57 2110.82  3072.42 1711.37  3440.77 1204.38
            3671.46 621.725  3750 0))
      (pin Round[A]Pad_1600_um 2 2500 0)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image Capacitor_THT:CP_Radial_D5.0mm_P2.50mm::1
      (outline (path signal 100  3750 0  3671.46 -621.725  3440.77 -1204.38  3072.42 -1711.37
            2589.57 -2110.82  2022.54 -2377.64  1406.98 -2495.07  781.547 -2455.72
            185.552 -2262.07  -343.56 -1926.28  -772.542 -1469.46  -1074.44 -920.311
            -1230.29 -313.333  -1230.29 313.333  -1074.44 920.311  -772.542 1469.46
            -343.56 1926.28  185.552 2262.07  781.547 2455.72  1406.98 2495.07
            2022.54 2377.64  2589.57 2110.82  3072.42 1711.37  3440.77 1204.38
            3671.46 621.725  3750 0))
      (outline (path signal 120  3870 0  3787.69 -651.568  3545.92 -1262.19  3159.9 -1793.51
            2653.87 -2212.14  2059.62 -2491.77  1414.51 -2614.83  759.061 -2573.59
            134.458 -2370.65  -420.051 -2018.74  -869.625 -1540  -1186.01 -964.486
            -1349.34 -328.373  -1349.34 328.373  -1186.01 964.486  -869.625 1540
            -420.051 2018.74  134.458 2370.65  759.061 2573.59  1414.51 2614.83
            2059.62 2491.77  2653.87 2212.14  3159.9 1793.51  3545.92 1262.19
            3787.69 651.568  3870 0))
      (outline (path signal 50  4000 0  3920.09 -658.118  3685 -1277.99  3308.41 -1823.59
            2812.18 -2263.21  2225.16 -2571.3  1581.48 -2729.95  918.524 -2729.95
            274.837 -2571.3  -312.178 -2263.21  -808.405 -1823.59  -1185 -1277.99
            -1420.09 -658.118  -1500 0  -1420.09 658.118  -1185 1277.99
            -808.405 1823.59  -312.178 2263.21  274.837 2571.3  918.524 2729.95
            1581.48 2729.95  2225.16 2571.3  2812.18 2263.21  3308.41 1823.59
            3685 1277.99  3920.09 658.118  4000 0))
      (outline (path signal 100  -883.605 1087.5  -383.605 1087.5))
      (outline (path signal 100  -633.605 1337.5  -633.605 837.5))
      (outline (path signal 120  1250 2580  1250 -2580))
      (outline (path signal 120  1290 2580  1290 -2580))
      (outline (path signal 120  1330 2579  1330 -2579))
      (outline (path signal 120  1370 2578  1370 -2578))
      (outline (path signal 120  1410 2576  1410 -2576))
      (outline (path signal 120  1450 2573  1450 -2573))
      (outline (path signal 120  1490 2569  1490 1040))
      (outline (path signal 120  1490 -1040  1490 -2569))
      (outline (path signal 120  1530 2565  1530 1040))
      (outline (path signal 120  1530 -1040  1530 -2565))
      (outline (path signal 120  1570 2561  1570 1040))
      (outline (path signal 120  1570 -1040  1570 -2561))
      (outline (path signal 120  1610 2556  1610 1040))
      (outline (path signal 120  1610 -1040  1610 -2556))
      (outline (path signal 120  1650 2550  1650 1040))
      (outline (path signal 120  1650 -1040  1650 -2550))
      (outline (path signal 120  1690 2543  1690 1040))
      (outline (path signal 120  1690 -1040  1690 -2543))
      (outline (path signal 120  1730 2536  1730 1040))
      (outline (path signal 120  1730 -1040  1730 -2536))
      (outline (path signal 120  1770 2528  1770 1040))
      (outline (path signal 120  1770 -1040  1770 -2528))
      (outline (path signal 120  1810 2520  1810 1040))
      (outline (path signal 120  1810 -1040  1810 -2520))
      (outline (path signal 120  1850 2511  1850 1040))
      (outline (path signal 120  1850 -1040  1850 -2511))
      (outline (path signal 120  1890 2501  1890 1040))
      (outline (path signal 120  1890 -1040  1890 -2501))
      (outline (path signal 120  1930 2491  1930 1040))
      (outline (path signal 120  1930 -1040  1930 -2491))
      (outline (path signal 120  1971 2480  1971 1040))
      (outline (path signal 120  1971 -1040  1971 -2480))
      (outline (path signal 120  2011 2468  2011 1040))
      (outline (path signal 120  2011 -1040  2011 -2468))
      (outline (path signal 120  2051 2455  2051 1040))
      (outline (path signal 120  2051 -1040  2051 -2455))
      (outline (path signal 120  2091 2442  2091 1040))
      (outline (path signal 120  2091 -1040  2091 -2442))
      (outline (path signal 120  2131 2428  2131 1040))
      (outline (path signal 120  2131 -1040  2131 -2428))
      (outline (path signal 120  2171 2414  2171 1040))
      (outline (path signal 120  2171 -1040  2171 -2414))
      (outline (path signal 120  2211 2398  2211 1040))
      (outline (path signal 120  2211 -1040  2211 -2398))
      (outline (path signal 120  2251 2382  2251 1040))
      (outline (path signal 120  2251 -1040  2251 -2382))
      (outline (path signal 120  2291 2365  2291 1040))
      (outline (path signal 120  2291 -1040  2291 -2365))
      (outline (path signal 120  2331 2348  2331 1040))
      (outline (path signal 120  2331 -1040  2331 -2348))
      (outline (path signal 120  2371 2329  2371 1040))
      (outline (path signal 120  2371 -1040  2371 -2329))
      (outline (path signal 120  2411 2310  2411 1040))
      (outline (path signal 120  2411 -1040  2411 -2310))
      (outline (path signal 120  2451 2290  2451 1040))
      (outline (path signal 120  2451 -1040  2451 -2290))
      (outline (path signal 120  2491 2268  2491 1040))
      (outline (path signal 120  2491 -1040  2491 -2268))
      (outline (path signal 120  2531 2247  2531 1040))
      (outline (path signal 120  2531 -1040  2531 -2247))
      (outline (path signal 120  2571 2224  2571 1040))
      (outline (path signal 120  2571 -1040  2571 -2224))
      (outline (path signal 120  2611 2200  2611 1040))
      (outline (path signal 120  2611 -1040  2611 -2200))
      (outline (path signal 120  2651 2175  2651 1040))
      (outline (path signal 120  2651 -1040  2651 -2175))
      (outline (path signal 120  2691 2149  2691 1040))
      (outline (path signal 120  2691 -1040  2691 -2149))
      (outline (path signal 120  2731 2122  2731 1040))
      (outline (path signal 120  2731 -1040  2731 -2122))
      (outline (path signal 120  2771 2095  2771 1040))
      (outline (path signal 120  2771 -1040  2771 -2095))
      (outline (path signal 120  2811 2065  2811 1040))
      (outline (path signal 120  2811 -1040  2811 -2065))
      (outline (path signal 120  2851 2035  2851 1040))
      (outline (path signal 120  2851 -1040  2851 -2035))
      (outline (path signal 120  2891 2004  2891 1040))
      (outline (path signal 120  2891 -1040  2891 -2004))
      (outline (path signal 120  2931 1971  2931 1040))
      (outline (path signal 120  2931 -1040  2931 -1971))
      (outline (path signal 120  2971 1937  2971 1040))
      (outline (path signal 120  2971 -1040  2971 -1937))
      (outline (path signal 120  3011 1901  3011 1040))
      (outline (path signal 120  3011 -1040  3011 -1901))
      (outline (path signal 120  3051 1864  3051 1040))
      (outline (path signal 120  3051 -1040  3051 -1864))
      (outline (path signal 120  3091 1826  3091 1040))
      (outline (path signal 120  3091 -1040  3091 -1826))
      (outline (path signal 120  3131 1785  3131 1040))
      (outline (path signal 120  3131 -1040  3131 -1785))
      (outline (path signal 120  3171 1743  3171 1040))
      (outline (path signal 120  3171 -1040  3171 -1743))
      (outline (path signal 120  3211 1699  3211 1040))
      (outline (path signal 120  3211 -1040  3211 -1699))
      (outline (path signal 120  3251 1653  3251 1040))
      (outline (path signal 120  3251 -1040  3251 -1653))
      (outline (path signal 120  3291 1605  3291 1040))
      (outline (path signal 120  3291 -1040  3291 -1605))
      (outline (path signal 120  3331 1554  3331 1040))
      (outline (path signal 120  3331 -1040  3331 -1554))
      (outline (path signal 120  3371 1500  3371 1040))
      (outline (path signal 120  3371 -1040  3371 -1500))
      (outline (path signal 120  3411 1443  3411 1040))
      (outline (path signal 120  3411 -1040  3411 -1443))
      (outline (path signal 120  3451 1383  3451 1040))
      (outline (path signal 120  3451 -1040  3451 -1383))
      (outline (path signal 120  3491 1319  3491 1040))
      (outline (path signal 120  3491 -1040  3491 -1319))
      (outline (path signal 120  3531 1251  3531 1040))
      (outline (path signal 120  3531 -1040  3531 -1251))
      (outline (path signal 120  3571 1178  3571 -1178))
      (outline (path signal 120  3611 1098  3611 -1098))
      (outline (path signal 120  3651 1011  3651 -1011))
      (outline (path signal 120  3691 915  3691 -915))
      (outline (path signal 120  3731 805  3731 -805))
      (outline (path signal 120  3771 677  3771 -677))
      (outline (path signal 120  3811 518  3811 -518))
      (outline (path signal 120  3851 284  3851 -284))
      (outline (path signal 120  -1554.78 1475  -1054.78 1475))
      (outline (path signal 120  -1304.78 1725  -1304.78 1225))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 2500 0)
    )
    (image Potentiometer_THT:Potentiometer_Omeg_PC16BU_Vertical
      (outline (path signal 100  21000 5000  20921.3 3849.39  20686.7 2720.22  20300.4 1633.51
            19769.8 609.516  19104.8 -332.693  18317.6 -1175.56  17422.9 -1903.4
            16437.5 -2502.63  15379.7 -2962.11  14269.2 -3273.26  13126.6 -3430.3
            11973.4 -3430.3  10830.8 -3273.26  9720.27 -2962.11  8662.45 -2502.63
            7677.05 -1903.4  6782.43 -1175.56  5995.24 -332.693  5330.16 609.516
            4799.56 1633.51  4413.35 2720.22  4178.7 3849.39  4100 5000
            4178.7 6150.61  4413.35 7279.78  4799.56 8366.49  5330.16 9390.48
            5995.24 10332.7  6782.43 11175.6  7677.05 11903.4  8662.45 12502.6
            9720.27 12962.1  10830.8 13273.3  11973.4 13430.3  13126.6 13430.3
            14269.2 13273.3  15379.7 12962.1  16437.5 12502.6  17422.9 11903.4
            18317.6 11175.6  19104.8 10332.7  19769.8 9390.48  20300.4 8366.49
            20686.7 7279.78  20921.3 6150.61  21000 5000))
      (outline (path signal 100  14550 5000  14469 4436.53  14232.5 3918.72  13859.7 3488.5
            13380.8 3180.74  12834.6 3020.36  12265.4 3020.36  11719.2 3180.74
            11240.3 3488.5  10867.5 3918.72  10631 4436.53  10550 5000  10631 5563.47
            10867.5 6081.28  11240.3 6511.5  11719.2 6819.26  12265.4 6979.64
            12834.6 6979.64  13380.8 6819.26  13859.7 6511.5  14232.5 6081.28
            14469 5563.47  14550 5000))
      (outline (path signal 120  21120 5000  21040.2 3833.05  20802.2 2687.84  20410.5 1585.7
            19872.4 547.166  19197.8 -408.424  18399.5 -1263.26  17492.2 -2001.43
            16492.8 -2609.18  15419.9 -3075.18  14293.6 -3390.75  13134.8 -3550.02
            11965.2 -3550.02  10806.4 -3390.75  9680.08 -3075.18  8607.24 -2609.18
            7607.85 -2001.43  6700.52 -1263.26  5902.15 -408.424  5227.63 547.166
            4689.5 1585.7  4297.8 2687.84  4059.82 3833.05  3980 5000  4059.82 6166.95
            4297.8 7312.16  4689.5 8414.3  5227.63 9452.83  5902.15 10408.4
            6700.52 11263.3  7607.85 12001.4  8607.24 12609.2  9680.08 13075.2
            10806.4 13390.8  11965.2 13550  13134.8 13550  14293.6 13390.8
            15419.9 13075.2  16492.8 12609.2  17492.2 12001.4  18399.5 11263.3
            19197.8 10408.4  19872.4 9452.83  20410.5 8414.3  20802.2 7312.16
            21040.2 6166.95  21120 5000))
      (outline (path signal 100  12550 13450  1750 13450))
      (outline (path signal 100  1750 13450  1750 -3450))
      (outline (path signal 100  1750 -3450  12550 -3450))
      (outline (path signal 120  1630 13570  12550 13570))
      (outline (path signal 120  1630 13570  1630 -3570))
      (outline (path signal 120  1630 -3570  12550 -3570))
      (outline (path signal 50  -1450 13700  -1450 -3700))
      (outline (path signal 50  -1450 -3700  21250 -3700))
      (outline (path signal 50  21250 -3700  21250 13700))
      (outline (path signal 50  21250 13700  -1450 13700))
      (pin Round[A]Pad_2340_um 3 0 10000)
      (pin Round[A]Pad_2340_um 2 0 5000)
      (pin Round[A]Pad_2340_um 1 0 0)
    )
    (image LED_THT:LED_D3.0mm
      (outline (path signal 50  3700 2250  -1150 2250))
      (outline (path signal 50  3700 -2250  3700 2250))
      (outline (path signal 50  -1150 -2250  3700 -2250))
      (outline (path signal 50  -1150 2250  -1150 -2250))
      (outline (path signal 120  -290 -1080  -290 -1236))
      (outline (path signal 120  -290 1236  -290 1080))
      (outline (path signal 100  -230 1166.19  -230 -1166.19))
      (outline (path signal 100  2770 0  2688.73 -487.049  2453.71 -921.319  2090.42 -1255.75
            1638.23 -1454.1  1146.13 -1494.88  667.457 -1373.66  254.078 -1103.59
            -49.211 -713.921  -209.542 -246.892  -209.542 246.892  -49.211 713.921
            254.078 1103.59  667.457 1373.66  1146.13 1494.88  1638.23 1454.1
            2090.42 1255.75  2453.71 921.319  2688.73 487.049  2770 0))
      (pin Round[A]Pad_1800_um 2 2540 0)
      (pin Rect[A]Pad_1800x1800_um 1 0 0)
    )
    (image LED_THT:LED_D3.0mm::1
      (outline (path signal 100  2770 0  2688.73 -487.049  2453.71 -921.319  2090.42 -1255.75
            1638.23 -1454.1  1146.13 -1494.88  667.457 -1373.66  254.078 -1103.59
            -49.211 -713.921  -209.542 -246.892  -209.542 246.892  -49.211 713.921
            254.078 1103.59  667.457 1373.66  1146.13 1494.88  1638.23 1454.1
            2090.42 1255.75  2453.71 921.319  2688.73 487.049  2770 0))
      (outline (path signal 100  -230 1166.19  -230 -1166.19))
      (outline (path signal 120  -290 1236  -290 1080))
      (outline (path signal 120  -290 -1080  -290 -1236))
      (outline (path signal 50  -1150 2250  -1150 -2250))
      (outline (path signal 50  -1150 -2250  3700 -2250))
      (outline (path signal 50  3700 -2250  3700 2250))
      (outline (path signal 50  3700 2250  -1150 2250))
      (pin Rect[A]Pad_1800x1800_um 1 0 0)
      (pin Round[A]Pad_1800_um 2 2540 0)
    )
    (image Button_Switch_THT:SW_DIP_SPSTx02_Piano_10.8x6.64mm_W7.62mm_P2.54mm
      (outline (path signal 100  -590 2050  9210 2050))
      (outline (path signal 100  9210 2050  9210 -4590))
      (outline (path signal 100  9210 -4590  -1590 -4590))
      (outline (path signal 100  -1590 -4590  -1590 1050))
      (outline (path signal 100  -1590 1050  -590 2050))
      (outline (path signal 100  -1590 750  -1590 -750))
      (outline (path signal 100  -1590 -750  -3390 -750))
      (outline (path signal 100  -3390 -750  -3390 750))
      (outline (path signal 100  -3390 750  -1590 750))
      (outline (path signal 100  -1590 -1790  -1590 -3290))
      (outline (path signal 100  -1590 -3290  -3390 -3290))
      (outline (path signal 100  -3390 -3290  -3390 -1790))
      (outline (path signal 100  -3390 -1790  -1590 -1790))
      (outline (path signal 120  -1650 2110  9270 2110))
      (outline (path signal 120  -1650 -4650  9270 -4650))
      (outline (path signal 120  -1650 2110  -1650 -4650))
      (outline (path signal 120  9270 2110  9270 -4650))
      (outline (path signal 120  -1890 2350  -507 2350))
      (outline (path signal 120  -1890 2350  -1890 967))
      (outline (path signal 120  -3510 810  -1650 810))
      (outline (path signal 120  -3510 -810  -1650 -810))
      (outline (path signal 120  -3510 810  -3510 -810))
      (outline (path signal 120  -1650 810  -1650 -810))
      (outline (path signal 120  -3510 -1730  -1650 -1730))
      (outline (path signal 120  -3510 -3350  -1650 -3350))
      (outline (path signal 120  -3510 -1730  -3510 -3350))
      (outline (path signal 120  -1650 -1730  -1650 -3350))
      (outline (path signal 50  -3650 2400  -3650 -4900))
      (outline (path signal 50  -3650 -4900  9500 -4900))
      (outline (path signal 50  9500 -4900  9500 2400))
      (outline (path signal 50  9500 2400  -3650 2400))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 3 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 4 7620 0)
    )
    (image LED_THT:LED_D5.0mm
      (outline (path signal 50  4500 3250  -1950 3250))
      (outline (path signal 50  4500 -3250  4500 3250))
      (outline (path signal 50  -1950 -3250  4500 -3250))
      (outline (path signal 50  -1950 3250  -1950 -3250))
      (outline (path signal 120  -1290 1545  -1290 -1545))
      (outline (path signal 100  -1230 1469.69  -1230 -1469.69))
      (outline (path signal 120  3770 0  3691.46 -621.725  3460.77 -1204.38  3092.42 -1711.37
            2609.57 -2110.82  2042.54 -2377.64  1426.98 -2495.07  801.547 -2455.72
            205.552 -2262.07  -323.56 -1926.28  -752.542 -1469.46  -1054.44 -920.311
            -1210.29 -313.333  -1210.29 313.333  -1054.44 920.311  -752.542 1469.46
            -323.56 1926.28  205.552 2262.07  801.547 2455.72  1426.98 2495.07
            2042.54 2377.64  2609.57 2110.82  3092.42 1711.37  3460.77 1204.38
            3691.46 621.725  3770 0))
      (outline (path signal 100  3770 0  3691.46 -621.725  3460.77 -1204.38  3092.42 -1711.37
            2609.57 -2110.82  2042.54 -2377.64  1426.98 -2495.07  801.547 -2455.72
            205.552 -2262.07  -323.56 -1926.28  -752.542 -1469.46  -1054.44 -920.311
            -1210.29 -313.333  -1210.29 313.333  -1054.44 920.311  -752.542 1469.46
            -323.56 1926.28  205.552 2262.07  801.547 2455.72  1426.98 2495.07
            2042.54 2377.64  2609.57 2110.82  3092.42 1711.37  3460.77 1204.38
            3691.46 621.725  3770 0))
      (pin Round[A]Pad_1800_um 2 2540 0)
      (pin Rect[A]Pad_1800x1800_um 1 0 0)
    )
    (image LED_THT:LED_D5.0mm::1
      (outline (path signal 100  3770 0  3691.46 -621.725  3460.77 -1204.38  3092.42 -1711.37
            2609.57 -2110.82  2042.54 -2377.64  1426.98 -2495.07  801.547 -2455.72
            205.552 -2262.07  -323.56 -1926.28  -752.542 -1469.46  -1054.44 -920.311
            -1210.29 -313.333  -1210.29 313.333  -1054.44 920.311  -752.542 1469.46
            -323.56 1926.28  205.552 2262.07  801.547 2455.72  1426.98 2495.07
            2042.54 2377.64  2609.57 2110.82  3092.42 1711.37  3460.77 1204.38
            3691.46 621.725  3770 0))
      (outline (path signal 120  3770 0  3691.46 -621.725  3460.77 -1204.38  3092.42 -1711.37
            2609.57 -2110.82  2042.54 -2377.64  1426.98 -2495.07  801.547 -2455.72
            205.552 -2262.07  -323.56 -1926.28  -752.542 -1469.46  -1054.44 -920.311
            -1210.29 -313.333  -1210.29 313.333  -1054.44 920.311  -752.542 1469.46
            -323.56 1926.28  205.552 2262.07  801.547 2455.72  1426.98 2495.07
            2042.54 2377.64  2609.57 2110.82  3092.42 1711.37  3460.77 1204.38
            3691.46 621.725  3770 0))
      (outline (path signal 100  -1230 1469.69  -1230 -1469.69))
      (outline (path signal 120  -1290 1545  -1290 -1545))
      (outline (path signal 50  -1950 3250  -1950 -3250))
      (outline (path signal 50  -1950 -3250  4500 -3250))
      (outline (path signal 50  4500 -3250  4500 3250))
      (outline (path signal 50  4500 3250  -1950 3250))
      (pin Rect[A]Pad_1800x1800_um 1 0 0)
      (pin Round[A]Pad_1800_um 2 2540 0)
    )
    (image Button_Switch_THT:SW_DIP_SPSTx08_Slide_9.78x22.5mm_W7.62mm_P2.54mm
      (outline (path signal 100  -80 2360  8700 2360))
      (outline (path signal 100  8700 2360  8700 -20140))
      (outline (path signal 100  8700 -20140  -1080 -20140))
      (outline (path signal 100  -1080 -20140  -1080 1360))
      (outline (path signal 100  -1080 1360  -80 2360))
      (outline (path signal 100  1780 635  1780 -635))
      (outline (path signal 100  1780 -635  5840 -635))
      (outline (path signal 100  5840 -635  5840 635))
      (outline (path signal 100  5840 635  1780 635))
      (outline (path signal 100  1780 535  3133.33 535))
      (outline (path signal 100  1780 435  3133.33 435))
      (outline (path signal 100  1780 335  3133.33 335))
      (outline (path signal 100  1780 235  3133.33 235))
      (outline (path signal 100  1780 135  3133.33 135))
      (outline (path signal 100  1780 35  3133.33 35))
      (outline (path signal 100  1780 -65  3133.33 -65))
      (outline (path signal 100  1780 -165  3133.33 -165))
      (outline (path signal 100  1780 -265  3133.33 -265))
      (outline (path signal 100  1780 -365  3133.33 -365))
      (outline (path signal 100  1780 -465  3133.33 -465))
      (outline (path signal 100  1780 -565  3133.33 -565))
      (outline (path signal 100  3133.33 635  3133.33 -635))
      (outline (path signal 100  1780 -1905  1780 -3175))
      (outline (path signal 100  1780 -3175  5840 -3175))
      (outline (path signal 100  5840 -3175  5840 -1905))
      (outline (path signal 100  5840 -1905  1780 -1905))
      (outline (path signal 100  1780 -2005  3133.33 -2005))
      (outline (path signal 100  1780 -2105  3133.33 -2105))
      (outline (path signal 100  1780 -2205  3133.33 -2205))
      (outline (path signal 100  1780 -2305  3133.33 -2305))
      (outline (path signal 100  1780 -2405  3133.33 -2405))
      (outline (path signal 100  1780 -2505  3133.33 -2505))
      (outline (path signal 100  1780 -2605  3133.33 -2605))
      (outline (path signal 100  1780 -2705  3133.33 -2705))
      (outline (path signal 100  1780 -2805  3133.33 -2805))
      (outline (path signal 100  1780 -2905  3133.33 -2905))
      (outline (path signal 100  1780 -3005  3133.33 -3005))
      (outline (path signal 100  1780 -3105  3133.33 -3105))
      (outline (path signal 100  3133.33 -1905  3133.33 -3175))
      (outline (path signal 100  1780 -4445  1780 -5715))
      (outline (path signal 100  1780 -5715  5840 -5715))
      (outline (path signal 100  5840 -5715  5840 -4445))
      (outline (path signal 100  5840 -4445  1780 -4445))
      (outline (path signal 100  1780 -4545  3133.33 -4545))
      (outline (path signal 100  1780 -4645  3133.33 -4645))
      (outline (path signal 100  1780 -4745  3133.33 -4745))
      (outline (path signal 100  1780 -4845  3133.33 -4845))
      (outline (path signal 100  1780 -4945  3133.33 -4945))
      (outline (path signal 100  1780 -5045  3133.33 -5045))
      (outline (path signal 100  1780 -5145  3133.33 -5145))
      (outline (path signal 100  1780 -5245  3133.33 -5245))
      (outline (path signal 100  1780 -5345  3133.33 -5345))
      (outline (path signal 100  1780 -5445  3133.33 -5445))
      (outline (path signal 100  1780 -5545  3133.33 -5545))
      (outline (path signal 100  1780 -5645  3133.33 -5645))
      (outline (path signal 100  3133.33 -4445  3133.33 -5715))
      (outline (path signal 100  1780 -6985  1780 -8255))
      (outline (path signal 100  1780 -8255  5840 -8255))
      (outline (path signal 100  5840 -8255  5840 -6985))
      (outline (path signal 100  5840 -6985  1780 -6985))
      (outline (path signal 100  1780 -7085  3133.33 -7085))
      (outline (path signal 100  1780 -7185  3133.33 -7185))
      (outline (path signal 100  1780 -7285  3133.33 -7285))
      (outline (path signal 100  1780 -7385  3133.33 -7385))
      (outline (path signal 100  1780 -7485  3133.33 -7485))
      (outline (path signal 100  1780 -7585  3133.33 -7585))
      (outline (path signal 100  1780 -7685  3133.33 -7685))
      (outline (path signal 100  1780 -7785  3133.33 -7785))
      (outline (path signal 100  1780 -7885  3133.33 -7885))
      (outline (path signal 100  1780 -7985  3133.33 -7985))
      (outline (path signal 100  1780 -8085  3133.33 -8085))
      (outline (path signal 100  1780 -8185  3133.33 -8185))
      (outline (path signal 100  3133.33 -6985  3133.33 -8255))
      (outline (path signal 100  1780 -9525  1780 -10795))
      (outline (path signal 100  1780 -10795  5840 -10795))
      (outline (path signal 100  5840 -10795  5840 -9525))
      (outline (path signal 100  5840 -9525  1780 -9525))
      (outline (path signal 100  1780 -9625  3133.33 -9625))
      (outline (path signal 100  1780 -9725  3133.33 -9725))
      (outline (path signal 100  1780 -9825  3133.33 -9825))
      (outline (path signal 100  1780 -9925  3133.33 -9925))
      (outline (path signal 100  1780 -10025  3133.33 -10025))
      (outline (path signal 100  1780 -10125  3133.33 -10125))
      (outline (path signal 100  1780 -10225  3133.33 -10225))
      (outline (path signal 100  1780 -10325  3133.33 -10325))
      (outline (path signal 100  1780 -10425  3133.33 -10425))
      (outline (path signal 100  1780 -10525  3133.33 -10525))
      (outline (path signal 100  1780 -10625  3133.33 -10625))
      (outline (path signal 100  1780 -10725  3133.33 -10725))
      (outline (path signal 100  3133.33 -9525  3133.33 -10795))
      (outline (path signal 100  1780 -12065  1780 -13335))
      (outline (path signal 100  1780 -13335  5840 -13335))
      (outline (path signal 100  5840 -13335  5840 -12065))
      (outline (path signal 100  5840 -12065  1780 -12065))
      (outline (path signal 100  1780 -12165  3133.33 -12165))
      (outline (path signal 100  1780 -12265  3133.33 -12265))
      (outline (path signal 100  1780 -12365  3133.33 -12365))
      (outline (path signal 100  1780 -12465  3133.33 -12465))
      (outline (path signal 100  1780 -12565  3133.33 -12565))
      (outline (path signal 100  1780 -12665  3133.33 -12665))
      (outline (path signal 100  1780 -12765  3133.33 -12765))
      (outline (path signal 100  1780 -12865  3133.33 -12865))
      (outline (path signal 100  1780 -12965  3133.33 -12965))
      (outline (path signal 100  1780 -13065  3133.33 -13065))
      (outline (path signal 100  1780 -13165  3133.33 -13165))
      (outline (path signal 100  1780 -13265  3133.33 -13265))
      (outline (path signal 100  3133.33 -12065  3133.33 -13335))
      (outline (path signal 100  1780 -14605  1780 -15875))
      (outline (path signal 100  1780 -15875  5840 -15875))
      (outline (path signal 100  5840 -15875  5840 -14605))
      (outline (path signal 100  5840 -14605  1780 -14605))
      (outline (path signal 100  1780 -14705  3133.33 -14705))
      (outline (path signal 100  1780 -14805  3133.33 -14805))
      (outline (path signal 100  1780 -14905  3133.33 -14905))
      (outline (path signal 100  1780 -15005  3133.33 -15005))
      (outline (path signal 100  1780 -15105  3133.33 -15105))
      (outline (path signal 100  1780 -15205  3133.33 -15205))
      (outline (path signal 100  1780 -15305  3133.33 -15305))
      (outline (path signal 100  1780 -15405  3133.33 -15405))
      (outline (path signal 100  1780 -15505  3133.33 -15505))
      (outline (path signal 100  1780 -15605  3133.33 -15605))
      (outline (path signal 100  1780 -15705  3133.33 -15705))
      (outline (path signal 100  1780 -15805  3133.33 -15805))
      (outline (path signal 100  3133.33 -14605  3133.33 -15875))
      (outline (path signal 100  1780 -17145  1780 -18415))
      (outline (path signal 100  1780 -18415  5840 -18415))
      (outline (path signal 100  5840 -18415  5840 -17145))
      (outline (path signal 100  5840 -17145  1780 -17145))
      (outline (path signal 100  1780 -17245  3133.33 -17245))
      (outline (path signal 100  1780 -17345  3133.33 -17345))
      (outline (path signal 100  1780 -17445  3133.33 -17445))
      (outline (path signal 100  1780 -17545  3133.33 -17545))
      (outline (path signal 100  1780 -17645  3133.33 -17645))
      (outline (path signal 100  1780 -17745  3133.33 -17745))
      (outline (path signal 100  1780 -17845  3133.33 -17845))
      (outline (path signal 100  1780 -17945  3133.33 -17945))
      (outline (path signal 100  1780 -18045  3133.33 -18045))
      (outline (path signal 100  1780 -18145  3133.33 -18145))
      (outline (path signal 100  1780 -18245  3133.33 -18245))
      (outline (path signal 100  1780 -18345  3133.33 -18345))
      (outline (path signal 100  3133.33 -17145  3133.33 -18415))
      (outline (path signal 120  -1140 2420  8760 2420))
      (outline (path signal 120  -1140 -20201  8760 -20201))
      (outline (path signal 120  -1140 2420  -1140 -20201))
      (outline (path signal 120  8760 2420  8760 -20201))
      (outline (path signal 120  -1380 2660  4 2660))
      (outline (path signal 120  -1380 2660  -1380 1277))
      (outline (path signal 120  1780 635  1780 -635))
      (outline (path signal 120  1780 -635  5840 -635))
      (outline (path signal 120  5840 -635  5840 635))
      (outline (path signal 120  5840 635  1780 635))
      (outline (path signal 120  1780 515  3133.33 515))
      (outline (path signal 120  1780 395  3133.33 395))
      (outline (path signal 120  1780 275  3133.33 275))
      (outline (path signal 120  1780 155  3133.33 155))
      (outline (path signal 120  1780 35  3133.33 35))
      (outline (path signal 120  1780 -85  3133.33 -85))
      (outline (path signal 120  1780 -205  3133.33 -205))
      (outline (path signal 120  1780 -325  3133.33 -325))
      (outline (path signal 120  1780 -445  3133.33 -445))
      (outline (path signal 120  1780 -565  3133.33 -565))
      (outline (path signal 120  3133.33 635  3133.33 -635))
      (outline (path signal 120  1780 -1905  1780 -3175))
      (outline (path signal 120  1780 -3175  5840 -3175))
      (outline (path signal 120  5840 -3175  5840 -1905))
      (outline (path signal 120  5840 -1905  1780 -1905))
      (outline (path signal 120  1780 -2025  3133.33 -2025))
      (outline (path signal 120  1780 -2145  3133.33 -2145))
      (outline (path signal 120  1780 -2265  3133.33 -2265))
      (outline (path signal 120  1780 -2385  3133.33 -2385))
      (outline (path signal 120  1780 -2505  3133.33 -2505))
      (outline (path signal 120  1780 -2625  3133.33 -2625))
      (outline (path signal 120  1780 -2745  3133.33 -2745))
      (outline (path signal 120  1780 -2865  3133.33 -2865))
      (outline (path signal 120  1780 -2985  3133.33 -2985))
      (outline (path signal 120  1780 -3105  3133.33 -3105))
      (outline (path signal 120  3133.33 -1905  3133.33 -3175))
      (outline (path signal 120  1780 -4445  1780 -5715))
      (outline (path signal 120  1780 -5715  5840 -5715))
      (outline (path signal 120  5840 -5715  5840 -4445))
      (outline (path signal 120  5840 -4445  1780 -4445))
      (outline (path signal 120  1780 -4565  3133.33 -4565))
      (outline (path signal 120  1780 -4685  3133.33 -4685))
      (outline (path signal 120  1780 -4805  3133.33 -4805))
      (outline (path signal 120  1780 -4925  3133.33 -4925))
      (outline (path signal 120  1780 -5045  3133.33 -5045))
      (outline (path signal 120  1780 -5165  3133.33 -5165))
      (outline (path signal 120  1780 -5285  3133.33 -5285))
      (outline (path signal 120  1780 -5405  3133.33 -5405))
      (outline (path signal 120  1780 -5525  3133.33 -5525))
      (outline (path signal 120  1780 -5645  3133.33 -5645))
      (outline (path signal 120  3133.33 -4445  3133.33 -5715))
      (outline (path signal 120  1780 -6985  1780 -8255))
      (outline (path signal 120  1780 -8255  5840 -8255))
      (outline (path signal 120  5840 -8255  5840 -6985))
      (outline (path signal 120  5840 -6985  1780 -6985))
      (outline (path signal 120  1780 -7105  3133.33 -7105))
      (outline (path signal 120  1780 -7225  3133.33 -7225))
      (outline (path signal 120  1780 -7345  3133.33 -7345))
      (outline (path signal 120  1780 -7465  3133.33 -7465))
      (outline (path signal 120  1780 -7585  3133.33 -7585))
      (outline (path signal 120  1780 -7705  3133.33 -7705))
      (outline (path signal 120  1780 -7825  3133.33 -7825))
      (outline (path signal 120  1780 -7945  3133.33 -7945))
      (outline (path signal 120  1780 -8065  3133.33 -8065))
      (outline (path signal 120  1780 -8185  3133.33 -8185))
      (outline (path signal 120  3133.33 -6985  3133.33 -8255))
      (outline (path signal 120  1780 -9525  1780 -10795))
      (outline (path signal 120  1780 -10795  5840 -10795))
      (outline (path signal 120  5840 -10795  5840 -9525))
      (outline (path signal 120  5840 -9525  1780 -9525))
      (outline (path signal 120  1780 -9645  3133.33 -9645))
      (outline (path signal 120  1780 -9765  3133.33 -9765))
      (outline (path signal 120  1780 -9885  3133.33 -9885))
      (outline (path signal 120  1780 -10005  3133.33 -10005))
      (outline (path signal 120  1780 -10125  3133.33 -10125))
      (outline (path signal 120  1780 -10245  3133.33 -10245))
      (outline (path signal 120  1780 -10365  3133.33 -10365))
      (outline (path signal 120  1780 -10485  3133.33 -10485))
      (outline (path signal 120  1780 -10605  3133.33 -10605))
      (outline (path signal 120  1780 -10725  3133.33 -10725))
      (outline (path signal 120  3133.33 -9525  3133.33 -10795))
      (outline (path signal 120  1780 -12065  1780 -13335))
      (outline (path signal 120  1780 -13335  5840 -13335))
      (outline (path signal 120  5840 -13335  5840 -12065))
      (outline (path signal 120  5840 -12065  1780 -12065))
      (outline (path signal 120  1780 -12185  3133.33 -12185))
      (outline (path signal 120  1780 -12305  3133.33 -12305))
      (outline (path signal 120  1780 -12425  3133.33 -12425))
      (outline (path signal 120  1780 -12545  3133.33 -12545))
      (outline (path signal 120  1780 -12665  3133.33 -12665))
      (outline (path signal 120  1780 -12785  3133.33 -12785))
      (outline (path signal 120  1780 -12905  3133.33 -12905))
      (outline (path signal 120  1780 -13025  3133.33 -13025))
      (outline (path signal 120  1780 -13145  3133.33 -13145))
      (outline (path signal 120  1780 -13265  3133.33 -13265))
      (outline (path signal 120  3133.33 -12065  3133.33 -13335))
      (outline (path signal 120  1780 -14605  1780 -15875))
      (outline (path signal 120  1780 -15875  5840 -15875))
      (outline (path signal 120  5840 -15875  5840 -14605))
      (outline (path signal 120  5840 -14605  1780 -14605))
      (outline (path signal 120  1780 -14725  3133.33 -14725))
      (outline (path signal 120  1780 -14845  3133.33 -14845))
      (outline (path signal 120  1780 -14965  3133.33 -14965))
      (outline (path signal 120  1780 -15085  3133.33 -15085))
      (outline (path signal 120  1780 -15205  3133.33 -15205))
      (outline (path signal 120  1780 -15325  3133.33 -15325))
      (outline (path signal 120  1780 -15445  3133.33 -15445))
      (outline (path signal 120  1780 -15565  3133.33 -15565))
      (outline (path signal 120  1780 -15685  3133.33 -15685))
      (outline (path signal 120  1780 -15805  3133.33 -15805))
      (outline (path signal 120  3133.33 -14605  3133.33 -15875))
      (outline (path signal 120  1780 -17145  1780 -18415))
      (outline (path signal 120  1780 -18415  5840 -18415))
      (outline (path signal 120  5840 -18415  5840 -17145))
      (outline (path signal 120  5840 -17145  1780 -17145))
      (outline (path signal 120  1780 -17265  3133.33 -17265))
      (outline (path signal 120  1780 -17385  3133.33 -17385))
      (outline (path signal 120  1780 -17505  3133.33 -17505))
      (outline (path signal 120  1780 -17625  3133.33 -17625))
      (outline (path signal 120  1780 -17745  3133.33 -17745))
      (outline (path signal 120  1780 -17865  3133.33 -17865))
      (outline (path signal 120  1780 -17985  3133.33 -17985))
      (outline (path signal 120  1780 -18105  3133.33 -18105))
      (outline (path signal 120  1780 -18225  3133.33 -18225))
      (outline (path signal 120  1780 -18345  3133.33 -18345))
      (outline (path signal 120  3133.33 -17145  3133.33 -18415))
      (outline (path signal 50  -1350 2700  -1350 -20500))
      (outline (path signal 50  -1350 -20500  8950 -20500))
      (outline (path signal 50  8950 -20500  8950 2700))
      (outline (path signal 50  8950 2700  -1350 2700))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 16 7620 0)
    )
    (image "Package_DIP:DIP-20_W7.62mm_Socket"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -24130))
      (outline (path signal 100  6985 -24130  635 -24130))
      (outline (path signal 100  635 -24130  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  -1270 1330  -1270 -24190))
      (outline (path signal 100  -1270 -24190  8890 -24190))
      (outline (path signal 100  8890 -24190  8890 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -24190))
      (outline (path signal 120  1160 -24190  6460 -24190))
      (outline (path signal 120  6460 -24190  6460 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  -1330 1390  -1330 -24250))
      (outline (path signal 120  -1330 -24250  8950 -24250))
      (outline (path signal 120  8950 -24250  8950 1390))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 50  -1550 1600  -1550 -24450))
      (outline (path signal 50  -1550 -24450  9150 -24450))
      (outline (path signal 50  9150 -24450  9150 1600))
      (outline (path signal 50  9150 1600  -1550 1600))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -22860)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -20320)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 16 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 17 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 18 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 19 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 20 7620 0)
    )
    (image "Package_DIP:DIP-20_W7.62mm_Socket::1"
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  9150 -24450  9150 1600))
      (outline (path signal 50  -1550 -24450  9150 -24450))
      (outline (path signal 50  -1550 1600  -1550 -24450))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 120  8950 -24250  8950 1390))
      (outline (path signal 120  -1330 -24250  8950 -24250))
      (outline (path signal 120  -1330 1390  -1330 -24250))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -24190  6460 1330))
      (outline (path signal 120  1160 -24190  6460 -24190))
      (outline (path signal 120  1160 1330  1160 -24190))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  8890 -24190  8890 1330))
      (outline (path signal 100  -1270 -24190  8890 -24190))
      (outline (path signal 100  -1270 1330  -1270 -24190))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -24130  635 270))
      (outline (path signal 100  6985 -24130  635 -24130))
      (outline (path signal 100  6985 1270  6985 -24130))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Oval[A]Pad_1600x1600_um 20 7620 0)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 19 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 18 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 17 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 16 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -20320)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -22860)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Connector_USB:USB_Micro-B_Wuerth_629105150521"
      (outline (path signal 150  -4000 2250  -4000 -3150))
      (outline (path signal 150  -4000 -3150  -3700 -3150))
      (outline (path signal 150  -3700 -3150  -3700 -4350))
      (outline (path signal 150  -3700 -4350  3700 -4350))
      (outline (path signal 150  3700 -4350  3700 -3150))
      (outline (path signal 150  3700 -3150  4000 -3150))
      (outline (path signal 150  4000 -3150  4000 2250))
      (outline (path signal 150  4000 2250  -4000 2250))
      (outline (path signal 150  -2700 -3750  2700 -3750))
      (outline (path signal 150  -1075 2725  -1300 2550))
      (outline (path signal 150  -1300 2550  -1525 2725))
      (outline (path signal 150  -1525 2725  -1525 2950))
      (outline (path signal 150  -1525 2950  -1075 2950))
      (outline (path signal 150  -1075 2950  -1075 2725))
      (outline (path signal 150  -4150 650  -4150 -750))
      (outline (path signal 150  -4150 -3150  -4150 -3300))
      (outline (path signal 150  -4150 -3300  -3850 -3300))
      (outline (path signal 150  -3850 -3300  -3850 -3750))
      (outline (path signal 150  3850 -3750  3850 -3300))
      (outline (path signal 150  3850 -3300  4150 -3300))
      (outline (path signal 150  4150 -3300  4150 -3150))
      (outline (path signal 150  4150 -750  4150 650))
      (outline (path signal 150  -1075 2825  -1800 2825))
      (outline (path signal 150  -1800 2825  -1800 2400))
      (outline (path signal 150  -1800 2400  -2800 2400))
      (outline (path signal 150  1800 2400  2800 2400))
      (outline (path signal 50  -4940 3340  -4940 -4850))
      (outline (path signal 50  -4940 -4850  4950 -4850))
      (outline (path signal 50  4950 -4850  4950 3340))
      (outline (path signal 50  4950 3340  -4940 3340))
      (pin Rect[T]Pad_450x1300_um 1 -1300 1900)
      (pin Rect[T]Pad_450x1300_um 2 -650 1900)
      (pin Rect[T]Pad_450x1300_um 3 0 1900)
      (pin Rect[T]Pad_450x1300_um 4 650 1900)
      (pin Rect[T]Pad_450x1300_um 5 1300 1900)
      (pin Oval[A]Pad_1450x2000_um 6 -3725 1850)
      (pin Oval[A]Pad_1450x2000_um 6@1 3725 1850)
      (pin Oval[A]Pad_1150x1800_um 6@2 -3875 -1950)
      (pin Oval[A]Pad_1150x1800_um 6@3 3875 -1950)
      (pin Oval[A]Pad_800x800_um @1 -2500 800)
      (pin Oval[A]Pad_800x800_um @2 2500 800)
    )
    (image "Package_DIP:DIP-16_W7.62mm_Socket::1"
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  9150 -19400  9150 1600))
      (outline (path signal 50  -1550 -19400  9150 -19400))
      (outline (path signal 50  -1550 1600  -1550 -19400))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 120  8950 -19170  8950 1390))
      (outline (path signal 120  -1330 -19170  8950 -19170))
      (outline (path signal 120  -1330 1390  -1330 -19170))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -19110  6460 1330))
      (outline (path signal 120  1160 -19110  6460 -19110))
      (outline (path signal 120  1160 1330  1160 -19110))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  8890 -19110  8890 1330))
      (outline (path signal 100  -1270 -19110  8890 -19110))
      (outline (path signal 100  -1270 1330  -1270 -19110))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -19050  635 270))
      (outline (path signal 100  6985 -19050  635 -19050))
      (outline (path signal 100  6985 1270  6985 -19050))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Oval[A]Pad_1600x1600_um 16 7620 0)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -17780)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-28_W15.24mm_Socket"
      (outline (path signal 100  1255 1270  14985 1270))
      (outline (path signal 100  14985 1270  14985 -34290))
      (outline (path signal 100  14985 -34290  255 -34290))
      (outline (path signal 100  255 -34290  255 270))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 100  -1270 1330  -1270 -34350))
      (outline (path signal 100  -1270 -34350  16510 -34350))
      (outline (path signal 100  16510 -34350  16510 1330))
      (outline (path signal 100  16510 1330  -1270 1330))
      (outline (path signal 120  6620 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -34350))
      (outline (path signal 120  1160 -34350  14080 -34350))
      (outline (path signal 120  14080 -34350  14080 1330))
      (outline (path signal 120  14080 1330  8620 1330))
      (outline (path signal 120  -1330 1390  -1330 -34410))
      (outline (path signal 120  -1330 -34410  16570 -34410))
      (outline (path signal 120  16570 -34410  16570 1390))
      (outline (path signal 120  16570 1390  -1330 1390))
      (outline (path signal 50  -1550 1600  -1550 -34650))
      (outline (path signal 50  -1550 -34650  16800 -34650))
      (outline (path signal 50  16800 -34650  16800 1600))
      (outline (path signal 50  16800 1600  -1550 1600))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 15 15240 -33020)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 16 15240 -30480)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 17 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 18 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 19 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 20 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 24 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 25 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 26 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 27 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 28 15240 0)
    )
    (image "Display_7Segment:HDSP-7801"
      (outline (path signal 150  6350 1270  -1270 1270))
      (outline (path signal 150  -1270 1270  -1270 -11430))
      (outline (path signal 150  -1270 -11430  6350 -11430))
      (outline (path signal 150  6350 -11430  6350 1270))
      (outline (path signal 100  6200 1100  6200 -11300))
      (outline (path signal 100  6200 -11300  -1100 -11300))
      (outline (path signal 100  -1100 -11300  -1100 100))
      (outline (path signal 100  -1100 100  -100 1100))
      (outline (path signal 100  -100 1100  6200 1100))
      (outline (path signal 50  6600 1500  6600 -11700))
      (outline (path signal 50  6600 -11700  -1500 -11700))
      (outline (path signal 50  -1500 -11700  -1500 1500))
      (outline (path signal 50  -1500 1500  6600 1500))
      (outline (path signal 120  -1630 0  -1630 1630))
      (outline (path signal 120  -1630 1630  0 1630))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 0 -2540)
      (pin Round[A]Pad_1600_um 3 0 -5080)
      (pin Round[A]Pad_1600_um 4 0 -7620)
      (pin Round[A]Pad_1600_um 5 0 -10160)
      (pin Round[A]Pad_1600_um 6 5080 -10160)
      (pin Round[A]Pad_1600_um 7 5080 -7620)
      (pin Round[A]Pad_1600_um 8 5080 -5080)
      (pin Round[A]Pad_1600_um 9 5080 -2540)
      (pin Round[A]Pad_1600_um 10 5080 0)
    )
    (image "Display_7Segment:HDSP-7801::1"
      (outline (path signal 120  -1630 1630  0 1630))
      (outline (path signal 120  -1630 0  -1630 1630))
      (outline (path signal 50  -1500 1500  6600 1500))
      (outline (path signal 50  -1500 -11700  -1500 1500))
      (outline (path signal 50  6600 -11700  -1500 -11700))
      (outline (path signal 50  6600 1500  6600 -11700))
      (outline (path signal 100  -100 1100  6200 1100))
      (outline (path signal 100  -1100 100  -100 1100))
      (outline (path signal 100  -1100 -11300  -1100 100))
      (outline (path signal 100  6200 -11300  -1100 -11300))
      (outline (path signal 100  6200 1100  6200 -11300))
      (outline (path signal 150  6350 -11430  6350 1270))
      (outline (path signal 150  -1270 -11430  6350 -11430))
      (outline (path signal 150  -1270 1270  -1270 -11430))
      (outline (path signal 150  6350 1270  -1270 1270))
      (pin Round[A]Pad_1600_um 10 5080 0)
      (pin Round[A]Pad_1600_um 9 5080 -2540)
      (pin Round[A]Pad_1600_um 8 5080 -5080)
      (pin Round[A]Pad_1600_um 7 5080 -7620)
      (pin Round[A]Pad_1600_um 6 5080 -10160)
      (pin Round[A]Pad_1600_um 5 0 -10160)
      (pin Round[A]Pad_1600_um 4 0 -7620)
      (pin Round[A]Pad_1600_um 3 0 -5080)
      (pin Round[A]Pad_1600_um 2 0 -2540)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-32_W15.24mm_Socket"
      (outline (path signal 100  1255 1270  14985 1270))
      (outline (path signal 100  14985 1270  14985 -39370))
      (outline (path signal 100  14985 -39370  255 -39370))
      (outline (path signal 100  255 -39370  255 270))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 100  -1270 1330  -1270 -39430))
      (outline (path signal 100  -1270 -39430  16510 -39430))
      (outline (path signal 100  16510 -39430  16510 1330))
      (outline (path signal 100  16510 1330  -1270 1330))
      (outline (path signal 120  6620 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -39430))
      (outline (path signal 120  1160 -39430  14080 -39430))
      (outline (path signal 120  14080 -39430  14080 1330))
      (outline (path signal 120  14080 1330  8620 1330))
      (outline (path signal 120  -1330 1390  -1330 -39490))
      (outline (path signal 120  -1330 -39490  16570 -39490))
      (outline (path signal 120  16570 -39490  16570 1390))
      (outline (path signal 120  16570 1390  -1330 1390))
      (outline (path signal 50  -1550 1600  -1550 -39700))
      (outline (path signal 50  -1550 -39700  16800 -39700))
      (outline (path signal 50  16800 -39700  16800 1600))
      (outline (path signal 50  16800 1600  -1550 1600))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 17 15240 -38100)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 18 15240 -35560)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 19 15240 -33020)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 20 15240 -30480)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 24 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 25 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 26 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 27 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 28 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 29 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 30 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 15 0 -35560)
      (pin Oval[A]Pad_1600x1600_um 31 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 16 0 -38100)
      (pin Oval[A]Pad_1600x1600_um 32 15240 0)
    )
    (padstack Round[A]Pad_1500_um
      (shape (circle F.Cu 1500))
      (shape (circle B.Cu 1500))
      (attach off)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Round[A]Pad_1800_um
      (shape (circle F.Cu 1800))
      (shape (circle B.Cu 1800))
      (attach off)
    )
    (padstack Round[A]Pad_2000_um
      (shape (circle F.Cu 2000))
      (shape (circle B.Cu 2000))
      (attach off)
    )
    (padstack Round[A]Pad_2340_um
      (shape (circle F.Cu 2340))
      (shape (circle B.Cu 2340))
      (attach off)
    )
    (padstack Oval[A]Pad_1150x1800_um
      (shape (path F.Cu 1150  0 -325  0 325))
      (shape (path B.Cu 1150  0 -325  0 325))
      (attach off)
    )
    (padstack Oval[A]Pad_1450x2000_um
      (shape (path F.Cu 1450  0 -275  0 275))
      (shape (path B.Cu 1450  0 -275  0 275))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_800x800_um
      (shape (path F.Cu 800  0 0  0 0))
      (shape (path B.Cu 800  0 0  0 0))
      (attach off)
    )
    (padstack Rect[T]Pad_450x1300_um
      (shape (rect F.Cu -225 -650 225 650))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1800x1800_um
      (shape (rect F.Cu -900 -900 900 900))
      (shape (rect B.Cu -900 -900 900 900))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net VCC
      (pins C1-1 C9-1 C10-1 C14-1 R1-1 R4-1 R5-1 R9-1 R10-2 R11-1 U1-4 U1-8 U2-14
        U3-16 U4-8 U4-4 U5-14 C15-2 C2-2 SW3-2 U6-6 U6-16 SW4-9 SW4-10 SW4-11 SW4-12
        SW4-13 SW4-14 SW4-15 SW4-16 U7-1 U7-20 U8-20 U10-20 U12-20 U14-20 U16-20 J1-1
        U18-20 C16-1 C17-1 C18-1 C19-1 C20-1 C21-1 C22-1 C23-1 C24-2 C25-2 U9-20 U9-1
        U11-1 U11-20 U13-14 U15-14 U17-16 U19-16 U20-1 U20-20 C26-1 C27-1 C28-1 C31-2
        C32-2 C33-1 C34-1 C35-2 C36-1 R31-1 SW5-4 SW5-5 SW5-6 U21-4 U21-8 U22-1 U22-10
        U22-4 U22-13 U22-14 U23-16 U24-27 U24-28 U29-1 U29-20 C37-2 C40-2 C41-2 C42-2
        C43-2 U30-14 U32-1 U32-8 U32-4 U32-11 U32-14 U33-14 U34-1 U34-8 U34-4 U34-11
        U34-14 U35-14 U35-4 U35-10 U35-1 C38-2 U31-31 U31-32)
    )
    (net GND
      (pins C1-2 C4-2 C5-1 C6-1 C7-1 C8-2 C9-2 C10-2 C11-1 C12-2 C13-2 C14-2 SW1-1
        SW1-2 SW1-3 SW2-1 SW2-1@1 U1-1 U2-7 U2-13 U2-9 U3-7 U3-8 U4-1 U5-9 U5-11 U5-13
        U5-7 C15-1 C2-1 C3-2 SW3-4 U6-4 U6-5 U6-8 R15-2 R16-2 R17-2 R18-2 R19-2 R20-2
        R21-2 R22-2 U7-10 U8-1 U8-10 U10-10 U10-1 U12-10 U14-10 U16-10 J1-5 U18-10
        C16-2 C17-2 C18-2 C19-2 C20-2 C21-2 C22-2 C23-2 C24-1 C25-1 U9-10 U11-10 U13-7
        U15-7 U17-8 U19-8 U20-10 C26-2 C27-2 C28-2 C29-2 C30-2 C31-1 C32-1 C33-2 C34-2
        C35-1 C36-2 R33-2 R34-2 R35-2 U21-1 U22-7 U23-1 U23-8 U24-20 U24-22 U24-14
        U29-10 C37-1 C39-2 C40-1 C41-1 C42-1 C43-1 U30-7 U32-7 U33-7 U33-13 U33-12
        U33-5 U33-4 U33-10 U33-9 U34-7 U35-7 C38-1 U31-22 U31-16)
    )
    (net /Clock/AC_TR
      (pins R3-2 U1-2 U1-6 C3-1 R2-2)
    )
    (net "Net-(C4-Pad1)"
      (pins C4-1 U1-5)
    )
    (net "Net-(C5-Pad2)"
      (pins C5-2 R6-1 U2-1)
    )
    (net "Net-(C6-Pad2)"
      (pins C6-2 R7-1 U2-3)
    )
    (net "Net-(C7-Pad2)"
      (pins C7-2 R8-1 U2-5)
    )
    (net "Net-(C8-Pad1)"
      (pins C8-1 U4-5)
    )
    (net "Net-(C11-Pad2)"
      (pins C11-2 R11-2 U4-7 U4-6)
    )
    (net "Net-(C12-Pad1)"
      (pins C12-1 R12-2 U5-1 Y1-1)
    )
    (net "Net-(C13-Pad1)"
      (pins C13-1 R13-2 Y1-2)
    )
    (net "Net-(R1-Pad2)"
      (pins R1-2 R3-1 U1-7 R2-1)
    )
    (net "Net-(R4-Pad2)"
      (pins R4-2 R6-2 SW1-6)
    )
    (net "Net-(R10-Pad1)"
      (pins R10-1 SW2-2 SW2-2@1 U4-2)
    )
    (net "Net-(R12-Pad1)"
      (pins R12-1 R13-1 U5-2 U5-3)
    )
    (net /Clock/ADJ_CLK
      (pins U1-3 U3-3)
    )
    (net /Clock/BTN_CLK
      (pins U3-4 U4-3)
    )
    (net /Clock/CLK
      (pins U33-3)
    )
    (net "Net-(R5-Pad2)"
      (pins R5-2 R7-2 SW1-5)
    )
    (net "Net-(R8-Pad2)"
      (pins R8-2 R9-2 SW1-4)
    )
    (net "Net-(D1-Pad2)"
      (pins D1-2 U6-15)
    )
    (net "Net-(D1-Pad1)"
      (pins D1-1 D2-1 D3-1 D4-1 D5-1 D6-1 D7-1 D8-1 R14-2)
    )
    (net "Net-(D2-Pad2)"
      (pins D2-2 U6-14)
    )
    (net "Net-(D3-Pad2)"
      (pins D3-2 U6-13)
    )
    (net "Net-(D4-Pad2)"
      (pins D4-2 U6-12)
    )
    (net "Net-(D5-Pad2)"
      (pins D5-2 U6-11)
    )
    (net "Net-(D6-Pad2)"
      (pins D6-2 U6-10)
    )
    (net "Net-(D7-Pad2)"
      (pins D7-2 U6-9)
    )
    (net "Net-(D8-Pad2)"
      (pins D8-2 U6-7)
    )
    (net LED_VCC
      (pins R14-1 SW3-1)
    )
    (net LED_GND
      (pins SW3-3 R23-1 R24-1 R25-1 R26-1 R27-1 R28-1 R29-1 R30-1)
    )
    (net /BUS0
      (pins D9-2 U7-18 U8-2 U10-2 U12-19 U12-2 U14-2 U14-19 U16-2 U16-19 U18-2 U18-19
        U9-18 U11-18 U20-18 U29-2 U31-13)
    )
    (net "Net-(D9-Pad1)"
      (pins D9-1 R23-2)
    )
    (net "Net-(D10-Pad1)"
      (pins D10-1 R24-2)
    )
    (net /BUS1
      (pins D10-2 U7-17 U8-3 U10-3 U12-18 U12-3 U14-3 U14-18 U16-3 U16-18 U18-3 U18-18
        U9-17 U11-17 U20-17 U29-3 U31-14)
    )
    (net /BUS2
      (pins D11-2 U7-16 U8-4 U10-4 U12-17 U12-4 U14-4 U14-17 U16-4 U16-17 U18-4 U18-17
        U9-16 U11-16 U20-16 U29-4 U31-15)
    )
    (net "Net-(D11-Pad1)"
      (pins D11-1 R25-2)
    )
    (net "Net-(D12-Pad1)"
      (pins D12-1 R26-2)
    )
    (net /BUS3
      (pins D12-2 U7-15 U8-5 U10-5 U12-16 U12-5 U14-5 U14-16 U16-5 U16-16 U18-5 U18-16
        U9-15 U11-15 U20-15 U29-5 U31-17)
    )
    (net /BUS4
      (pins D13-2 U7-14 U8-6 U10-6 U12-6 U12-15 U14-15 U14-6 U16-15 U16-6 U18-15 U18-6
        U9-14 U11-14 U20-14 U29-6 U31-18)
    )
    (net "Net-(D13-Pad1)"
      (pins D13-1 R27-2)
    )
    (net "Net-(D14-Pad1)"
      (pins D14-1 R28-2)
    )
    (net /BUS5
      (pins D14-2 U7-13 U8-7 U10-7 U12-7 U12-14 U14-14 U14-7 U16-14 U16-7 U18-14 U18-7
        U9-13 U11-13 U20-13 U29-7 U31-19)
    )
    (net /BUS6
      (pins D15-2 U7-12 U8-8 U10-8 U12-8 U12-13 U14-13 U14-8 U16-13 U16-8 U18-13 U18-8
        U9-12 U11-12 U20-12 U29-8 U31-20)
    )
    (net "Net-(D15-Pad1)"
      (pins D15-1 R29-2)
    )
    (net "Net-(D16-Pad1)"
      (pins D16-1 R30-2)
    )
    (net /BUS7
      (pins D16-2 U7-11 U8-9 U10-9 U12-9 U12-12 U14-12 U14-9 U16-12 U16-9 U18-12 U18-9
        U9-11 U11-11 U20-11 U29-9 U31-21)
    )
    (net "Net-(R15-Pad1)"
      (pins R15-1 SW4-1 U7-9)
    )
    (net "Net-(R16-Pad1)"
      (pins R16-1 SW4-2 U7-8)
    )
    (net "Net-(R17-Pad1)"
      (pins R17-1 SW4-3 U7-7)
    )
    (net "Net-(R18-Pad1)"
      (pins R18-1 SW4-4 U7-6)
    )
    (net "Net-(R19-Pad1)"
      (pins R19-1 SW4-5 U7-5)
    )
    (net "Net-(R20-Pad1)"
      (pins R20-1 SW4-6 U7-4)
    )
    (net "Net-(R21-Pad1)"
      (pins R21-1 SW4-7 U7-3)
    )
    (net "Net-(R22-Pad1)"
      (pins R22-1 SW4-8 U7-2)
    )
    (net "/Manual Bus Input/OUT"
      (pins U7-19)
    )
    (net /Registers/REG_A_IN
      (pins U8-11)
    )
    (net /Registers/REG_A_OUT
      (pins U9-19)
    )
    (net /Registers/REG_B_IN
      (pins U10-11)
    )
    (net /Registers/REG_B_OUT
      (pins U11-19)
    )
    (net /Registers/REG_M0_IN
      (pins U12-11)
    )
    (net /Registers/REG_M0_OUT
      (pins U12-1)
    )
    (net /Registers/REG_M1_IN
      (pins U14-11)
    )
    (net /Registers/REG_M1_OUT
      (pins U14-1)
    )
    (net /Registers/REG_M2_IN
      (pins U16-11)
    )
    (net /Registers/REG_M2_OUT
      (pins U16-1)
    )
    (net "Net-(J1-Pad2)"
      (pins J1-2)
    )
    (net "Net-(J1-Pad3)"
      (pins J1-3)
    )
    (net "Net-(J1-Pad4)"
      (pins J1-4)
    )
    (net /Registers/REG_T_IN
      (pins U18-11)
    )
    (net /Registers/REG_T_OUT
      (pins U18-1)
    )
    (net /A7
      (pins U8-12 U9-9 U19-12 U31-5)
    )
    (net /A6
      (pins U8-13 U9-8 U19-14 U31-6)
    )
    (net /A5
      (pins U8-14 U9-7 U19-3 U31-7)
    )
    (net /A4
      (pins U8-15 U9-6 U19-5 U31-8)
    )
    (net /A3
      (pins U8-16 U9-5 U17-12 U31-9)
    )
    (net /A2
      (pins U8-17 U9-4 U17-14 U31-10)
    )
    (net /A1
      (pins U8-18 U9-3 U17-3 U31-11)
    )
    (net /A0
      (pins U8-19 U9-2 U17-5 U31-12)
    )
    (net /B0
      (pins U10-19 U11-2 U13-1 U31-27)
    )
    (net /B1
      (pins U10-18 U11-3 U13-4 U31-26)
    )
    (net /B2
      (pins U10-17 U11-4 U13-9 U31-23)
    )
    (net /B3
      (pins U10-16 U11-5 U13-12 U31-25)
    )
    (net /B4
      (pins U10-15 U11-6 U15-1 U31-4)
    )
    (net /B5
      (pins U10-14 U11-7 U15-4 U31-28)
    )
    (net /B6
      (pins U10-13 U11-8 U15-9 U31-29)
    )
    (net /B7
      (pins U10-12 U11-9 U15-12 U31-3)
    )
    (net "Net-(U13-Pad8)"
      (pins U13-8 U17-15)
    )
    (net /ALU/SUB
      (pins U13-2 U13-10 U13-5 U13-13 U15-13 U15-5 U15-10 U15-2 U17-7)
    )
    (net "Net-(U13-Pad3)"
      (pins U13-3 U17-6)
    )
    (net "Net-(U13-Pad11)"
      (pins U13-11 U17-11)
    )
    (net "Net-(U13-Pad6)"
      (pins U13-6 U17-2)
    )
    (net "Net-(U15-Pad6)"
      (pins U15-6 U19-2)
    )
    (net "Net-(U15-Pad11)"
      (pins U15-11 U19-11)
    )
    (net "Net-(U15-Pad3)"
      (pins U15-3 U19-6)
    )
    (net "Net-(U15-Pad8)"
      (pins U15-8 U19-15)
    )
    (net "Net-(U17-Pad13)"
      (pins U17-13 U20-4)
    )
    (net "Net-(U17-Pad4)"
      (pins U17-4 U20-2)
    )
    (net "Net-(U17-Pad10)"
      (pins U17-10 U20-5)
    )
    (net "Net-(U17-Pad9)"
      (pins U17-9 U19-7)
    )
    (net "Net-(U17-Pad1)"
      (pins U17-1 U20-3)
    )
    (net "Net-(U19-Pad1)"
      (pins U19-1 U20-7)
    )
    (net /ALU/CARRY
      (pins U19-9)
    )
    (net "Net-(U19-Pad10)"
      (pins U19-10 U20-9)
    )
    (net "Net-(U19-Pad4)"
      (pins U19-4 U20-6)
    )
    (net "Net-(U19-Pad13)"
      (pins U19-13 U20-8)
    )
    (net /ALU/SUM_OUT
      (pins U20-19)
    )
    (net "Net-(C29-Pad1)"
      (pins C29-1 U21-5)
    )
    (net /Display/TR
      (pins C30-1 R32-2 U21-2 U21-6)
    )
    (net "Net-(R31-Pad2)"
      (pins R31-2 R32-1 U21-7)
    )
    (net "Net-(R33-Pad1)"
      (pins R33-1 SW5-1 U24-21)
    )
    (net "Net-(R34-Pad1)"
      (pins R34-1 SW5-2 U24-23)
    )
    (net "Net-(R35-Pad1)"
      (pins R35-1 SW5-3 U24-2)
    )
    (net /Display/DISP_CLK
      (pins U21-3 U22-9 U22-12)
    )
    (net /Display/C0
      (pins U22-8 U22-3 U23-2 U24-25)
    )
    (net "Net-(U22-Pad2)"
      (pins U22-2)
    )
    (net /Display/CARRY
      (pins U22-11)
    )
    (net /Display/C1
      (pins U22-5 U23-3 U24-24)
    )
    (net "Net-(U22-Pad6)"
      (pins U22-6)
    )
    (net /Display/L0
      (pins U25-1 U25-6 R36-1)
    )
    (net /Display/L1
      (pins U26-6 U26-1 R37-1)
    )
    (net /Display/L2
      (pins U27-1 U27-6 R38-1)
    )
    (net /Display/L3
      (pins U28-6 U28-1 R39-1)
    )
    (net "Net-(U24-Pad1)"
      (pins U24-1)
    )
    (net /Display/O3
      (pins U24-15 U25-5 U26-5 U27-5 U28-5)
    )
    (net /Display/O4
      (pins U24-16 U25-4 U26-4 U27-4 U28-4)
    )
    (net /Display/sheet5B043D48/O7
      (pins U24-3 U29-12)
    )
    (net /Display/O5
      (pins U24-17 U25-2 U26-2 U27-2 U28-2)
    )
    (net /Display/sheet5B043D48/O6
      (pins U24-4 U29-13)
    )
    (net /Display/O6
      (pins U24-18 U25-3 U26-3 U27-3 U28-3)
    )
    (net /Display/sheet5B043D48/O5
      (pins U24-5 U29-14)
    )
    (net /Display/O7
      (pins U24-19 U25-7 U26-7 U27-7 U28-7)
    )
    (net /Display/sheet5B043D48/O4
      (pins U24-6 U29-15)
    )
    (net /Display/sheet5B043D48/O3
      (pins U24-7 U29-16)
    )
    (net /Display/sheet5B043D48/O2
      (pins U24-8 U29-17)
    )
    (net /Display/sheet5B043D48/O1
      (pins U24-9 U29-18)
    )
    (net /Display/sheet5B043D48/O0
      (pins U24-10 U29-19)
    )
    (net /Display/O0
      (pins U24-11 U25-10 U26-10 U27-10 U28-10)
    )
    (net /Display/O1
      (pins U24-12 U25-9 U26-9 U27-9 U28-9)
    )
    (net "Net-(U24-Pad26)"
      (pins U24-26)
    )
    (net /Display/O2
      (pins U24-13 U25-8 U26-8 U27-8 U28-8)
    )
    (net /Display/DISP_IN
      (pins U29-11)
    )
    (net "Net-(R36-Pad2)"
      (pins U23-4 R36-2)
    )
    (net "Net-(R37-Pad2)"
      (pins U23-5 R37-2)
    )
    (net "Net-(R38-Pad2)"
      (pins U23-6 R38-2)
    )
    (net "Net-(R39-Pad2)"
      (pins U23-7 R39-2)
    )
    (net "Net-(C39-Pad1)"
      (pins U2-11 C39-1 R40-1)
    )
    (net "Net-(R40-Pad2)"
      (pins R40-2 U30-9 U35-5)
    )
    (net /Clock/SEL2
      (pins U2-6 U3-9 U6-3 U30-12)
    )
    (net "Net-(U2-Pad12)"
      (pins U2-12)
    )
    (net /Clock/SEL1
      (pins U2-4 U3-10 U6-2 U30-2)
    )
    (net "Net-(U2-Pad10)"
      (pins U2-10 U30-10)
    )
    (net /Clock/SEL0
      (pins U2-2 U3-11 U6-1 U30-1)
    )
    (net "Net-(U2-Pad8)"
      (pins U2-8)
    )
    (net /Clock/750KHZ_CLK
      (pins U3-1 U34-5 U35-12)
    )
    (net /Clock/375KHZ_CLK
      (pins U3-2 U35-3)
    )
    (net /Clock/12MHZ_CLK
      (pins U3-12 U5-4 U32-12)
    )
    (net /Clock/PRE_CLK
      (pins U3-5 U33-1 U35-9)
    )
    (net /Clock/6MHZ_CLK
      (pins U3-13 U32-9 U32-3)
    )
    (net "Net-(U3-Pad6)"
      (pins U3-6)
    )
    (net /Clock/3MHZ_CLK
      (pins U3-14 U32-5 U34-12)
    )
    (net /Clock/1.5MHZ_CLK
      (pins U3-15 U34-9 U34-3)
    )
    (net "Net-(U5-Pad8)"
      (pins U5-8)
    )
    (net "Net-(U5-Pad10)"
      (pins U5-10)
    )
    (net "Net-(U30-Pad6)"
      (pins U5-5 U30-6 U35-8)
    )
    (net "Net-(U5-Pad12)"
      (pins U5-12)
    )
    (net "Net-(U30-Pad8)"
      (pins U30-8 U33-2)
    )
    (net "Net-(U30-Pad3)"
      (pins U30-3 U30-4)
    )
    (net "Net-(U30-Pad11)"
      (pins U30-11 U30-5)
    )
    (net /Clock/~RESET
      (pins U30-13 U32-10 U32-13 U34-10 U34-13 U35-13)
    )
    (net "Net-(U32-Pad2)"
      (pins U32-2)
    )
    (net "Net-(U32-Pad6)"
      (pins U32-6)
    )
    (net "Net-(U33-Pad6)"
      (pins U33-6)
    )
    (net "Net-(U33-Pad11)"
      (pins U33-11)
    )
    (net "Net-(U33-Pad8)"
      (pins U33-8)
    )
    (net "Net-(U34-Pad2)"
      (pins U34-2)
    )
    (net "Net-(U34-Pad6)"
      (pins U34-6)
    )
    (net "Net-(U35-Pad6)"
      (pins U35-6)
    )
    (net "Net-(U35-Pad2)"
      (pins U35-2)
    )
    (net "Net-(U35-Pad11)"
      (pins U5-6 U35-11)
    )
    (net /MLU/MLU2
      (pins U31-1)
    )
    (net /MLU/MLU0
      (pins U31-2)
    )
    (net /MLU/OUT
      (pins U31-24)
    )
    (net /MLU/MLU1
      (pins U31-30)
    )
    (class kicad_default "" /A0 /A1 /A2 /A3 /A4 /A5 /A6 /A7 /ALU/CARRY /ALU/SUB
      /ALU/SUM_OUT /B0 /B1 /B2 /B3 /B4 /B5 /B6 /B7 /BUS0 /BUS1 /BUS2 /BUS3
      /BUS4 /BUS5 /BUS6 /BUS7 /Clock/1.5MHZ_CLK /Clock/12MHZ_CLK /Clock/3.56_CLK
      /Clock/375KHZ_CLK /Clock/3MHZ_CLK /Clock/6MHZ_CLK /Clock/750KHZ_CLK
      /Clock/AC_TR /Clock/ADJ_CLK /Clock/BTN_CLK /Clock/CLK /Clock/PRE_CLK
      /Clock/SEL0 /Clock/SEL1 /Clock/SEL2 /Clock/~CLK /Clock/~RESET /Display/BUS0
      /Display/BUS1 /Display/BUS2 /Display/BUS3 /Display/BUS4 /Display/BUS5
      /Display/BUS6 /Display/BUS7 /Display/C0 /Display/C1 /Display/CARRY /Display/DISP_CLK
      /Display/DISP_IN /Display/L0 /Display/L1 /Display/L2 /Display/L3 /Display/O0
      /Display/O1 /Display/O2 /Display/O3 /Display/O4 /Display/O5 /Display/O6
      /Display/O7 /Display/TR /Display/sheet5B043D48/O0 /Display/sheet5B043D48/O1
      /Display/sheet5B043D48/O2 /Display/sheet5B043D48/O3 /Display/sheet5B043D48/O4
      /Display/sheet5B043D48/O5 /Display/sheet5B043D48/O6 /Display/sheet5B043D48/O7
      /MLU/A0 /MLU/A1 /MLU/A2 /MLU/A3 /MLU/A4 /MLU/A5 /MLU/A6 /MLU/A7 /MLU/B0
      /MLU/B1 /MLU/B2 /MLU/B3 /MLU/B4 /MLU/B5 /MLU/B6 /MLU/B7 /MLU/MLU0 /MLU/MLU1
      /MLU/MLU2 /MLU/O0 /MLU/O1 /MLU/O2 /MLU/O3 /MLU/O4 /MLU/O5 /MLU/O6 /MLU/O7
      /MLU/OUT "/Manual Bus Input/OUT" /Registers/REG_A_IN /Registers/REG_A_OUT
      /Registers/REG_B_IN /Registers/REG_B_OUT /Registers/REG_M0_IN /Registers/REG_M0_OUT
      /Registers/REG_M1_IN /Registers/REG_M1_OUT /Registers/REG_M2_IN /Registers/REG_M2_OUT
      /Registers/REG_T_IN /Registers/REG_T_OUT GND LED_GND LED_VCC "Net-(C11-Pad2)"
      "Net-(C12-Pad1)" "Net-(C13-Pad1)" "Net-(C29-Pad1)" "Net-(C39-Pad1)"
      "Net-(C4-Pad1)" "Net-(C5-Pad2)" "Net-(C6-Pad2)" "Net-(C7-Pad2)" "Net-(C8-Pad1)"
      "Net-(D1-Pad1)" "Net-(D1-Pad2)" "Net-(D10-Pad1)" "Net-(D11-Pad1)" "Net-(D12-Pad1)"
      "Net-(D13-Pad1)" "Net-(D14-Pad1)" "Net-(D15-Pad1)" "Net-(D16-Pad1)"
      "Net-(D2-Pad2)" "Net-(D3-Pad2)" "Net-(D4-Pad2)" "Net-(D5-Pad2)" "Net-(D6-Pad2)"
      "Net-(D7-Pad2)" "Net-(D8-Pad2)" "Net-(D9-Pad1)" "Net-(J1-Pad2)" "Net-(J1-Pad3)"
      "Net-(J1-Pad4)" "Net-(R1-Pad2)" "Net-(R10-Pad1)" "Net-(R12-Pad1)" "Net-(R15-Pad1)"
      "Net-(R16-Pad1)" "Net-(R17-Pad1)" "Net-(R18-Pad1)" "Net-(R19-Pad1)"
      "Net-(R20-Pad1)" "Net-(R21-Pad1)" "Net-(R22-Pad1)" "Net-(R31-Pad2)"
      "Net-(R33-Pad1)" "Net-(R34-Pad1)" "Net-(R35-Pad1)" "Net-(R36-Pad2)"
      "Net-(R37-Pad2)" "Net-(R38-Pad2)" "Net-(R39-Pad2)" "Net-(R4-Pad2)" "Net-(R40-Pad2)"
      "Net-(R5-Pad2)" "Net-(R8-Pad2)" "Net-(U13-Pad11)" "Net-(U13-Pad3)" "Net-(U13-Pad6)"
      "Net-(U13-Pad8)" "Net-(U15-Pad11)" "Net-(U15-Pad3)" "Net-(U15-Pad6)"
      "Net-(U15-Pad8)" "Net-(U17-Pad1)" "Net-(U17-Pad10)" "Net-(U17-Pad13)"
      "Net-(U17-Pad4)" "Net-(U17-Pad9)" "Net-(U19-Pad1)" "Net-(U19-Pad10)"
      "Net-(U19-Pad13)" "Net-(U19-Pad4)" "Net-(U2-Pad10)" "Net-(U2-Pad12)"
      "Net-(U2-Pad2)" "Net-(U2-Pad4)" "Net-(U2-Pad6)" "Net-(U2-Pad8)" "Net-(U22-Pad2)"
      "Net-(U22-Pad6)" "Net-(U24-Pad1)" "Net-(U24-Pad26)" "Net-(U3-Pad1)"
      "Net-(U3-Pad12)" "Net-(U3-Pad13)" "Net-(U3-Pad14)" "Net-(U3-Pad15)"
      "Net-(U3-Pad6)" "Net-(U30-Pad11)" "Net-(U30-Pad3)" "Net-(U30-Pad6)"
      "Net-(U30-Pad8)" "Net-(U32-Pad2)" "Net-(U32-Pad6)" "Net-(U33-Pad11)"
      "Net-(U33-Pad6)" "Net-(U33-Pad8)" "Net-(U34-Pad11)" "Net-(U34-Pad2)"
      "Net-(U34-Pad6)" "Net-(U35-Pad11)" "Net-(U35-Pad2)" "Net-(U35-Pad6)"
      "Net-(U5-Pad10)" "Net-(U5-Pad12)" "Net-(U5-Pad8)" VCC
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
