# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../uart_spi_demo.gen/sources_1/ip/clk_wiz_0" \
"../../../../uart_spi_demo.srcs/sources_1/new/uart2spi_decode.v" \
"../../../../uart_spi_demo.srcs/sources_1/new/uart_decode.v" \
"../../../../uart_spi_demo.srcs/sim_1/new/uart_rx.v" \
"../../../../uart_spi_demo.srcs/sim_1/new/tb_uart_loop.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
