
Motor.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000001a  00800200  0000070c  000007a0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         0000070c  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000b0d  0080021a  0080021a  000007ba  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  000007ba  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  000007ec  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000338  00000000  00000000  0000082c  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00005ebb  00000000  00000000  00000b64  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001525  00000000  00000000  00006a1f  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   0000182e  00000000  00000000  00007f44  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000aa8  00000000  00000000  00009774  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000011fe  00000000  00000000  0000a21c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00005026  00000000  00000000  0000b41a  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000002f0  00000000  00000000  00010440  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	71 c0       	rjmp	.+226    	; 0xe4 <__ctors_end>
   2:	00 00       	nop
   4:	8e c0       	rjmp	.+284    	; 0x122 <__bad_interrupt>
   6:	00 00       	nop
   8:	8c c0       	rjmp	.+280    	; 0x122 <__bad_interrupt>
   a:	00 00       	nop
   c:	8a c0       	rjmp	.+276    	; 0x122 <__bad_interrupt>
   e:	00 00       	nop
  10:	88 c0       	rjmp	.+272    	; 0x122 <__bad_interrupt>
  12:	00 00       	nop
  14:	86 c0       	rjmp	.+268    	; 0x122 <__bad_interrupt>
  16:	00 00       	nop
  18:	84 c0       	rjmp	.+264    	; 0x122 <__bad_interrupt>
  1a:	00 00       	nop
  1c:	82 c0       	rjmp	.+260    	; 0x122 <__bad_interrupt>
  1e:	00 00       	nop
  20:	80 c0       	rjmp	.+256    	; 0x122 <__bad_interrupt>
  22:	00 00       	nop
  24:	7e c0       	rjmp	.+252    	; 0x122 <__bad_interrupt>
  26:	00 00       	nop
  28:	7c c0       	rjmp	.+248    	; 0x122 <__bad_interrupt>
  2a:	00 00       	nop
  2c:	7a c0       	rjmp	.+244    	; 0x122 <__bad_interrupt>
  2e:	00 00       	nop
  30:	78 c0       	rjmp	.+240    	; 0x122 <__bad_interrupt>
  32:	00 00       	nop
  34:	76 c0       	rjmp	.+236    	; 0x122 <__bad_interrupt>
  36:	00 00       	nop
  38:	74 c0       	rjmp	.+232    	; 0x122 <__bad_interrupt>
  3a:	00 00       	nop
  3c:	72 c0       	rjmp	.+228    	; 0x122 <__bad_interrupt>
  3e:	00 00       	nop
  40:	70 c0       	rjmp	.+224    	; 0x122 <__bad_interrupt>
  42:	00 00       	nop
  44:	6e c0       	rjmp	.+220    	; 0x122 <__bad_interrupt>
  46:	00 00       	nop
  48:	6c c0       	rjmp	.+216    	; 0x122 <__bad_interrupt>
  4a:	00 00       	nop
  4c:	6a c0       	rjmp	.+212    	; 0x122 <__bad_interrupt>
  4e:	00 00       	nop
  50:	68 c0       	rjmp	.+208    	; 0x122 <__bad_interrupt>
  52:	00 00       	nop
  54:	66 c0       	rjmp	.+204    	; 0x122 <__bad_interrupt>
  56:	00 00       	nop
  58:	64 c0       	rjmp	.+200    	; 0x122 <__bad_interrupt>
  5a:	00 00       	nop
  5c:	62 c0       	rjmp	.+196    	; 0x122 <__bad_interrupt>
  5e:	00 00       	nop
  60:	60 c0       	rjmp	.+192    	; 0x122 <__bad_interrupt>
  62:	00 00       	nop
  64:	14 c3       	rjmp	.+1576   	; 0x68e <__vector_25>
  66:	00 00       	nop
  68:	d5 c2       	rjmp	.+1450   	; 0x614 <__vector_26>
  6a:	00 00       	nop
  6c:	5a c0       	rjmp	.+180    	; 0x122 <__bad_interrupt>
  6e:	00 00       	nop
  70:	58 c0       	rjmp	.+176    	; 0x122 <__bad_interrupt>
  72:	00 00       	nop
  74:	56 c0       	rjmp	.+172    	; 0x122 <__bad_interrupt>
  76:	00 00       	nop
  78:	54 c0       	rjmp	.+168    	; 0x122 <__bad_interrupt>
  7a:	00 00       	nop
  7c:	52 c0       	rjmp	.+164    	; 0x122 <__bad_interrupt>
  7e:	00 00       	nop
  80:	50 c0       	rjmp	.+160    	; 0x122 <__bad_interrupt>
  82:	00 00       	nop
  84:	4e c0       	rjmp	.+156    	; 0x122 <__bad_interrupt>
  86:	00 00       	nop
  88:	4c c0       	rjmp	.+152    	; 0x122 <__bad_interrupt>
  8a:	00 00       	nop
  8c:	4a c0       	rjmp	.+148    	; 0x122 <__bad_interrupt>
  8e:	00 00       	nop
  90:	48 c0       	rjmp	.+144    	; 0x122 <__bad_interrupt>
  92:	00 00       	nop
  94:	46 c0       	rjmp	.+140    	; 0x122 <__bad_interrupt>
  96:	00 00       	nop
  98:	44 c0       	rjmp	.+136    	; 0x122 <__bad_interrupt>
  9a:	00 00       	nop
  9c:	42 c0       	rjmp	.+132    	; 0x122 <__bad_interrupt>
  9e:	00 00       	nop
  a0:	40 c0       	rjmp	.+128    	; 0x122 <__bad_interrupt>
  a2:	00 00       	nop
  a4:	3e c0       	rjmp	.+124    	; 0x122 <__bad_interrupt>
  a6:	00 00       	nop
  a8:	3c c0       	rjmp	.+120    	; 0x122 <__bad_interrupt>
  aa:	00 00       	nop
  ac:	3a c0       	rjmp	.+116    	; 0x122 <__bad_interrupt>
  ae:	00 00       	nop
  b0:	38 c0       	rjmp	.+112    	; 0x122 <__bad_interrupt>
  b2:	00 00       	nop
  b4:	36 c0       	rjmp	.+108    	; 0x122 <__bad_interrupt>
  b6:	00 00       	nop
  b8:	34 c0       	rjmp	.+104    	; 0x122 <__bad_interrupt>
  ba:	00 00       	nop
  bc:	32 c0       	rjmp	.+100    	; 0x122 <__bad_interrupt>
  be:	00 00       	nop
  c0:	30 c0       	rjmp	.+96     	; 0x122 <__bad_interrupt>
  c2:	00 00       	nop
  c4:	2e c0       	rjmp	.+92     	; 0x122 <__bad_interrupt>
  c6:	00 00       	nop
  c8:	2c c0       	rjmp	.+88     	; 0x122 <__bad_interrupt>
  ca:	00 00       	nop
  cc:	2a c0       	rjmp	.+84     	; 0x122 <__bad_interrupt>
  ce:	00 00       	nop
  d0:	28 c0       	rjmp	.+80     	; 0x122 <__bad_interrupt>
  d2:	00 00       	nop
  d4:	26 c0       	rjmp	.+76     	; 0x122 <__bad_interrupt>
  d6:	00 00       	nop
  d8:	24 c0       	rjmp	.+72     	; 0x122 <__bad_interrupt>
  da:	00 00       	nop
  dc:	22 c0       	rjmp	.+68     	; 0x122 <__bad_interrupt>
  de:	00 00       	nop
  e0:	20 c0       	rjmp	.+64     	; 0x122 <__bad_interrupt>
	...

000000e4 <__ctors_end>:
  e4:	11 24       	eor	r1, r1
  e6:	1f be       	out	0x3f, r1	; 63
  e8:	cf ef       	ldi	r28, 0xFF	; 255
  ea:	d1 e2       	ldi	r29, 0x21	; 33
  ec:	de bf       	out	0x3e, r29	; 62
  ee:	cd bf       	out	0x3d, r28	; 61
  f0:	00 e0       	ldi	r16, 0x00	; 0
  f2:	0c bf       	out	0x3c, r16	; 60

000000f4 <__do_copy_data>:
  f4:	12 e0       	ldi	r17, 0x02	; 2
  f6:	a0 e0       	ldi	r26, 0x00	; 0
  f8:	b2 e0       	ldi	r27, 0x02	; 2
  fa:	ec e0       	ldi	r30, 0x0C	; 12
  fc:	f7 e0       	ldi	r31, 0x07	; 7
  fe:	00 e0       	ldi	r16, 0x00	; 0
 100:	0b bf       	out	0x3b, r16	; 59
 102:	02 c0       	rjmp	.+4      	; 0x108 <__do_copy_data+0x14>
 104:	07 90       	elpm	r0, Z+
 106:	0d 92       	st	X+, r0
 108:	aa 31       	cpi	r26, 0x1A	; 26
 10a:	b1 07       	cpc	r27, r17
 10c:	d9 f7       	brne	.-10     	; 0x104 <__do_copy_data+0x10>

0000010e <__do_clear_bss>:
 10e:	2d e0       	ldi	r18, 0x0D	; 13
 110:	aa e1       	ldi	r26, 0x1A	; 26
 112:	b2 e0       	ldi	r27, 0x02	; 2
 114:	01 c0       	rjmp	.+2      	; 0x118 <.do_clear_bss_start>

00000116 <.do_clear_bss_loop>:
 116:	1d 92       	st	X+, r1

00000118 <.do_clear_bss_start>:
 118:	a7 32       	cpi	r26, 0x27	; 39
 11a:	b2 07       	cpc	r27, r18
 11c:	e1 f7       	brne	.-8      	; 0x116 <.do_clear_bss_loop>
 11e:	e2 d2       	rcall	.+1476   	; 0x6e4 <main>
 120:	f3 c2       	rjmp	.+1510   	; 0x708 <_exit>

00000122 <__bad_interrupt>:
 122:	6e cf       	rjmp	.-292    	; 0x0 <__vectors>

00000124 <IO_init>:
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 124:	88 e7       	ldi	r24, 0x78	; 120
 126:	80 bb       	out	0x10, r24	; 16
 128:	87 e8       	ldi	r24, 0x87	; 135
 12a:	84 b9       	out	0x04, r24	; 4
 12c:	88 e4       	ldi	r24, 0x48	; 72
 12e:	80 93 01 01 	sts	0x0101, r24	; 0x800101 <__TEXT_REGION_LENGTH__+0x700101>
 132:	8c ef       	ldi	r24, 0xFC	; 252
 134:	81 b9       	out	0x01, r24	; 1
 136:	84 e2       	ldi	r24, 0x24	; 36
 138:	83 bb       	out	0x13, r24	; 19
 13a:	8c e7       	ldi	r24, 0x7C	; 124
 13c:	80 93 04 01 	sts	0x0104, r24	; 0x800104 <__TEXT_REGION_LENGTH__+0x700104>
 140:	87 e3       	ldi	r24, 0x37	; 55
 142:	87 b9       	out	0x07, r24	; 7
 144:	10 92 07 01 	sts	0x0107, r1	; 0x800107 <__TEXT_REGION_LENGTH__+0x700107>
 148:	23 98       	cbi	0x04, 3	; 4
 14a:	3b 98       	cbi	0x07, 3	; 7
 14c:	08 95       	ret

0000014e <check_Communication_Input_UART_0>:
{
		LED_PORT = LED_PORT ^ (LEDR_BIT|LEDG_BIT|LEDB_BIT|LEDW_BIT);
}

char check_Communication_Input_UART_0(void)
{
 14e:	1f 93       	push	r17
 150:	cf 93       	push	r28
 152:	df 93       	push	r29
	char ret = 0;
 154:	d0 e0       	ldi	r29, 0x00	; 0
		}
		else
		{
			INPUT_UART_0[cntr_UART_0]=ch;
			cntr_UART_0++;
			ret = 0;
 156:	c0 e0       	ldi	r28, 0x00	; 0
		if (ch == 13)
		{
			INPUT_UART_0[cntr_UART_0] = 0;
			cntr_UART_0 = 0;
			cntr_End_UART_0 = 0;
			ret = 1;
 158:	11 e0       	ldi	r17, 0x01	; 1

char check_Communication_Input_UART_0(void)
{
	char ret = 0;
	// Check Buffer auf Einkommende Daten
	while(RB_length(&rb_rx_PC)>0)
 15a:	1c c0       	rjmp	.+56     	; 0x194 <check_Communication_Input_UART_0+0x46>
	{
		unsigned char ch = RB_readByte(&rb_rx_PC);
 15c:	80 e2       	ldi	r24, 0x20	; 32
 15e:	96 e0       	ldi	r25, 0x06	; 6
 160:	46 d0       	rcall	.+140    	; 0x1ee <RB_readByte>
		if (ch == 13)
 162:	8d 30       	cpi	r24, 0x0D	; 13
 164:	61 f4       	brne	.+24     	; 0x17e <check_Communication_Input_UART_0+0x30>
		{
			INPUT_UART_0[cntr_UART_0] = 0;
 166:	e0 91 1b 02 	lds	r30, 0x021B	; 0x80021b <cntr_UART_0>
 16a:	f0 e0       	ldi	r31, 0x00	; 0
 16c:	eb 5d       	subi	r30, 0xDB	; 219
 16e:	f6 4f       	sbci	r31, 0xF6	; 246
 170:	10 82       	st	Z, r1
			cntr_UART_0 = 0;
 172:	c0 93 1b 02 	sts	0x021B, r28	; 0x80021b <cntr_UART_0>
			cntr_End_UART_0 = 0;
 176:	c0 93 1a 02 	sts	0x021A, r28	; 0x80021a <__data_end>
			ret = 1;
 17a:	d1 2f       	mov	r29, r17
 17c:	0b c0       	rjmp	.+22     	; 0x194 <check_Communication_Input_UART_0+0x46>
		}
		else
		{
			INPUT_UART_0[cntr_UART_0]=ch;
 17e:	90 91 1b 02 	lds	r25, 0x021B	; 0x80021b <cntr_UART_0>
 182:	e9 2f       	mov	r30, r25
 184:	f0 e0       	ldi	r31, 0x00	; 0
 186:	eb 5d       	subi	r30, 0xDB	; 219
 188:	f6 4f       	sbci	r31, 0xF6	; 246
 18a:	80 83       	st	Z, r24
			cntr_UART_0++;
 18c:	9f 5f       	subi	r25, 0xFF	; 255
 18e:	90 93 1b 02 	sts	0x021B, r25	; 0x80021b <cntr_UART_0>
			ret = 0;
 192:	dc 2f       	mov	r29, r28

char check_Communication_Input_UART_0(void)
{
	char ret = 0;
	// Check Buffer auf Einkommende Daten
	while(RB_length(&rb_rx_PC)>0)
 194:	80 e2       	ldi	r24, 0x20	; 32
 196:	96 e0       	ldi	r25, 0x06	; 6
 198:	1e d0       	rcall	.+60     	; 0x1d6 <RB_length>
 19a:	81 11       	cpse	r24, r1
 19c:	df cf       	rjmp	.-66     	; 0x15c <check_Communication_Input_UART_0+0xe>
			cntr_UART_0++;
			ret = 0;
		}
	}
	return ret;
}
 19e:	8d 2f       	mov	r24, r29
 1a0:	df 91       	pop	r29
 1a2:	cf 91       	pop	r28
 1a4:	1f 91       	pop	r17
 1a6:	08 95       	ret

000001a8 <proceed_Communication_Input_UART_0>:

void proceed_Communication_Input_UART_0(void)
{
	char * ch = "Proceed UART 0: \n\r";
	Uart_Transmit_IT_PC(ch);
 1a8:	80 e0       	ldi	r24, 0x00	; 0
 1aa:	92 e0       	ldi	r25, 0x02	; 2
 1ac:	21 c2       	rjmp	.+1090   	; 0x5f0 <Uart_Transmit_IT_PC>
 1ae:	08 95       	ret

000001b0 <check_Communication_Input_UART>:
}


void check_Communication_Input_UART(void)
{
	if (check_Communication_Input_UART_0())				// Check UART_0 (USB), ob vollständige Übertragung stattgefunden hat (Ende = "\r")
 1b0:	ce df       	rcall	.-100    	; 0x14e <check_Communication_Input_UART_0>
 1b2:	81 11       	cpse	r24, r1
	{
		proceed_Communication_Input_UART_0();				// Vollständige Übertragung des USB verarbeiten
 1b4:	f9 cf       	rjmp	.-14     	; 0x1a8 <proceed_Communication_Input_UART_0>
 1b6:	08 95       	ret

000001b8 <RB_init>:
 1b8:	fc 01       	movw	r30, r24
		}
	}
	rb->tail = tail;
	
	return 1;
}
 1ba:	11 82       	std	Z+1, r1	; 0x01
 1bc:	10 82       	st	Z, r1
 1be:	08 95       	ret

000001c0 <RB_free>:
 1c0:	fc 01       	movw	r30, r24
 1c2:	90 81       	ld	r25, Z
 1c4:	81 81       	ldd	r24, Z+1	; 0x01
 1c6:	98 17       	cp	r25, r24
 1c8:	20 f0       	brcs	.+8      	; 0x1d2 <RB_free+0x12>
 1ca:	98 1b       	sub	r25, r24
 1cc:	89 2f       	mov	r24, r25
 1ce:	80 95       	com	r24
 1d0:	08 95       	ret
 1d2:	89 1b       	sub	r24, r25
 1d4:	08 95       	ret

000001d6 <RB_length>:
 1d6:	fc 01       	movw	r30, r24
 1d8:	20 81       	ld	r18, Z
 1da:	91 81       	ldd	r25, Z+1	; 0x01
 1dc:	29 17       	cp	r18, r25
 1de:	18 f0       	brcs	.+6      	; 0x1e6 <RB_length+0x10>
 1e0:	82 2f       	mov	r24, r18
 1e2:	89 1b       	sub	r24, r25
 1e4:	08 95       	ret
 1e6:	89 2f       	mov	r24, r25
 1e8:	82 1b       	sub	r24, r18
 1ea:	80 95       	com	r24
 1ec:	08 95       	ret

000001ee <RB_readByte>:
 1ee:	cf 93       	push	r28
 1f0:	df 93       	push	r29
 1f2:	ec 01       	movw	r28, r24
 1f4:	f0 df       	rcall	.-32     	; 0x1d6 <RB_length>
 1f6:	88 23       	and	r24, r24
 1f8:	59 f0       	breq	.+22     	; 0x210 <RB_readByte+0x22>
 1fa:	89 81       	ldd	r24, Y+1	; 0x01
 1fc:	91 e0       	ldi	r25, 0x01	; 1
 1fe:	98 0f       	add	r25, r24
 200:	fe 01       	movw	r30, r28
 202:	e8 0f       	add	r30, r24
 204:	f1 1d       	adc	r31, r1
 206:	82 81       	ldd	r24, Z+2	; 0x02
 208:	9f 3f       	cpi	r25, 0xFF	; 255
 20a:	09 f4       	brne	.+2      	; 0x20e <RB_readByte+0x20>
 20c:	90 e0       	ldi	r25, 0x00	; 0
 20e:	99 83       	std	Y+1, r25	; 0x01
 210:	df 91       	pop	r29
 212:	cf 91       	pop	r28
 214:	08 95       	ret

00000216 <RB_writeByte>:
 216:	0f 93       	push	r16
 218:	1f 93       	push	r17
 21a:	cf 93       	push	r28
 21c:	df 93       	push	r29
 21e:	ec 01       	movw	r28, r24
 220:	16 2f       	mov	r17, r22
 222:	08 81       	ld	r16, Y
 224:	cd df       	rcall	.-102    	; 0x1c0 <RB_free>
 226:	88 23       	and	r24, r24
 228:	f1 f3       	breq	.-4      	; 0x226 <RB_writeByte+0x10>
 22a:	11 11       	cpse	r17, r1
 22c:	01 c0       	rjmp	.+2      	; 0x230 <RB_writeByte+0x1a>
 22e:	1f ef       	ldi	r17, 0xFF	; 255
 230:	81 e0       	ldi	r24, 0x01	; 1
 232:	80 0f       	add	r24, r16
 234:	fe 01       	movw	r30, r28
 236:	e0 0f       	add	r30, r16
 238:	f1 1d       	adc	r31, r1
 23a:	12 83       	std	Z+2, r17	; 0x02
 23c:	8f 3f       	cpi	r24, 0xFF	; 255
 23e:	09 f4       	brne	.+2      	; 0x242 <RB_writeByte+0x2c>
 240:	80 e0       	ldi	r24, 0x00	; 0
 242:	88 83       	st	Y, r24
 244:	81 e0       	ldi	r24, 0x01	; 1
 246:	df 91       	pop	r29
 248:	cf 91       	pop	r28
 24a:	1f 91       	pop	r17
 24c:	0f 91       	pop	r16
 24e:	08 95       	ret

00000250 <RB_write>:

unsigned char RB_write( ring_buffer_t *rb, char *data, unsigned char datal )
{
 250:	ff 92       	push	r15
 252:	0f 93       	push	r16
 254:	1f 93       	push	r17
 256:	cf 93       	push	r28
 258:	df 93       	push	r29
	unsigned char head;
	
	head = rb->head;
	
	if (datal == 0)
 25a:	44 23       	and	r20, r20
 25c:	d9 f0       	breq	.+54     	; 0x294 <RB_write+0x44>
 25e:	c4 2f       	mov	r28, r20
 260:	d7 2f       	mov	r29, r23
 262:	f6 2e       	mov	r15, r22
 264:	8c 01       	movw	r16, r24
	{
		return  0;
	}
	
	while(RB_free(rb) < datal);
 266:	ac df       	rcall	.-168    	; 0x1c0 <RB_free>
 268:	8c 17       	cp	r24, r28
 26a:	f0 f3       	brcs	.-4      	; 0x268 <RB_write+0x18>
 26c:	15 c0       	rjmp	.+42     	; 0x298 <RB_write+0x48>
	
	while(datal--)
	{
		rb->data[head++] = *data++;
 26e:	21 e0       	ldi	r18, 0x01	; 1
 270:	29 0f       	add	r18, r25
 272:	31 91       	ld	r19, Z+
 274:	d8 01       	movw	r26, r16
 276:	a9 0f       	add	r26, r25
 278:	b1 1d       	adc	r27, r1
 27a:	12 96       	adiw	r26, 0x02	; 2
 27c:	3c 93       	st	X, r19
		if (head >= RING_BUFFER_SIZE)
 27e:	2f 3f       	cpi	r18, 0xFF	; 255
 280:	11 f4       	brne	.+4      	; 0x286 <RB_write+0x36>
		{
			head = 0;
 282:	98 2f       	mov	r25, r24
 284:	01 c0       	rjmp	.+2      	; 0x288 <RB_write+0x38>
	
	while(RB_free(rb) < datal);
	
	while(datal--)
	{
		rb->data[head++] = *data++;
 286:	92 2f       	mov	r25, r18
		return  0;
	}
	
	while(RB_free(rb) < datal);
	
	while(datal--)
 288:	41 50       	subi	r20, 0x01	; 1
 28a:	88 f7       	brcc	.-30     	; 0x26e <RB_write+0x1e>
		{
			head = 0;
		}
	}
	
	rb->head = head;
 28c:	f8 01       	movw	r30, r16
 28e:	90 83       	st	Z, r25
	
	return 1;
 290:	81 e0       	ldi	r24, 0x01	; 1
 292:	0a c0       	rjmp	.+20     	; 0x2a8 <RB_write+0x58>
	
	head = rb->head;
	
	if (datal == 0)
	{
		return  0;
 294:	80 e0       	ldi	r24, 0x00	; 0
 296:	08 c0       	rjmp	.+16     	; 0x2a8 <RB_write+0x58>

unsigned char RB_write( ring_buffer_t *rb, char *data, unsigned char datal )
{
	unsigned char head;
	
	head = rb->head;
 298:	f8 01       	movw	r30, r16
 29a:	90 81       	ld	r25, Z
		return  0;
	}
	
	while(RB_free(rb) < datal);
	
	while(datal--)
 29c:	4f ef       	ldi	r20, 0xFF	; 255
 29e:	4c 0f       	add	r20, r28
 2a0:	ef 2d       	mov	r30, r15
 2a2:	fd 2f       	mov	r31, r29
	{
		rb->data[head++] = *data++;
		if (head >= RING_BUFFER_SIZE)
		{
			head = 0;
 2a4:	80 e0       	ldi	r24, 0x00	; 0
 2a6:	e3 cf       	rjmp	.-58     	; 0x26e <RB_write+0x1e>
	}
	
	rb->head = head;
	
	return 1;
}
 2a8:	df 91       	pop	r29
 2aa:	cf 91       	pop	r28
 2ac:	1f 91       	pop	r17
 2ae:	0f 91       	pop	r16
 2b0:	ff 90       	pop	r15
 2b2:	08 95       	ret

000002b4 <spi_transmit>:
	while(!(SPSR & (1<<SPIF)));
	data = SPDR;

	// Return data register
	return data;
}
 2b4:	8e bd       	out	0x2e, r24	; 46
 2b6:	0d b4       	in	r0, 0x2d	; 45
 2b8:	07 fe       	sbrs	r0, 7
 2ba:	fd cf       	rjmp	.-6      	; 0x2b6 <spi_transmit+0x2>
 2bc:	08 95       	ret

000002be <enable_Slave>:

void enable_Slave(uint8_t Slave)
{
	switch (Slave)
 2be:	81 30       	cpi	r24, 0x01	; 1
 2c0:	41 f0       	breq	.+16     	; 0x2d2 <enable_Slave+0x14>
 2c2:	28 f0       	brcs	.+10     	; 0x2ce <enable_Slave+0x10>
 2c4:	82 30       	cpi	r24, 0x02	; 2
 2c6:	59 f0       	breq	.+22     	; 0x2de <enable_Slave+0x20>
 2c8:	83 30       	cpi	r24, 0x03	; 3
 2ca:	59 f0       	breq	.+22     	; 0x2e2 <enable_Slave+0x24>
 2cc:	08 95       	ret
	{
		case TMC4671:
		SPI_CS_TMC4671_PORT &= ~SPI_CS_TMC4671_BIT;
 2ce:	28 98       	cbi	0x05, 0	; 5
		break;
 2d0:	08 95       	ret
		
		case TMC6200:
		SPI_CS_TMC6200_PORT &= ~SPI_CS_TMC6200_BIT;
 2d2:	e2 e0       	ldi	r30, 0x02	; 2
 2d4:	f1 e0       	ldi	r31, 0x01	; 1
 2d6:	80 81       	ld	r24, Z
 2d8:	8f 7b       	andi	r24, 0xBF	; 191
 2da:	80 83       	st	Z, r24
		break;
 2dc:	08 95       	ret
		
		case MFRC522:
		SPI_CS_RC522_PORT &= ~SPI_CS_RC522_BIT;
 2de:	40 98       	cbi	0x08, 0	; 8
		break;
 2e0:	08 95       	ret
		
		case SDCARD:
		SPI_CS_SD_CARD_PORT &= ~SPI_CS_SD_CARD_BIT;
 2e2:	a5 98       	cbi	0x14, 5	; 20
 2e4:	08 95       	ret

000002e6 <disable_Slave>:
	}
}

void disable_Slave(uint8_t Slave)
{
	switch (Slave)
 2e6:	81 30       	cpi	r24, 0x01	; 1
 2e8:	41 f0       	breq	.+16     	; 0x2fa <disable_Slave+0x14>
 2ea:	28 f0       	brcs	.+10     	; 0x2f6 <disable_Slave+0x10>
 2ec:	82 30       	cpi	r24, 0x02	; 2
 2ee:	59 f0       	breq	.+22     	; 0x306 <disable_Slave+0x20>
 2f0:	83 30       	cpi	r24, 0x03	; 3
 2f2:	59 f0       	breq	.+22     	; 0x30a <disable_Slave+0x24>
 2f4:	08 95       	ret
	{
		case TMC4671:
		SPI_CS_TMC4671_PORT |= SPI_CS_TMC4671_BIT;
 2f6:	28 9a       	sbi	0x05, 0	; 5
		break;
 2f8:	08 95       	ret
		
		case TMC6200:
		SPI_CS_TMC6200_PORT |= SPI_CS_TMC6200_BIT;
 2fa:	e2 e0       	ldi	r30, 0x02	; 2
 2fc:	f1 e0       	ldi	r31, 0x01	; 1
 2fe:	80 81       	ld	r24, Z
 300:	80 64       	ori	r24, 0x40	; 64
 302:	80 83       	st	Z, r24
		break;
 304:	08 95       	ret
		
		case MFRC522:
		SPI_CS_RC522_PORT |= SPI_CS_RC522_BIT;
 306:	40 9a       	sbi	0x08, 0	; 8
		break;
 308:	08 95       	ret
		
		case SDCARD:
		SPI_CS_SD_CARD_PORT |= SPI_CS_SD_CARD_BIT;
 30a:	a5 9a       	sbi	0x14, 5	; 20
 30c:	08 95       	ret

0000030e <SPI_init>:

void SPI_init(void)
{
	// Einstellungen für TMC4671: CLK = 1MHz, SPI-Mode = 3, MSB first)

	SPCR = ((1<<SPE)|       // SPI Enable					(1 = Enable, 0 = Disable)					Datasheet S. 197 (Kapitel 21.2.1)
 30e:	83 e5       	ldi	r24, 0x53	; 83
 310:	8c bd       	out	0x2c, r24	; 44
	(1<<MSTR)|              // Master/Slave select			(0 = Slave, 1 = Master)						Datasheet S. 197 (Kapitel 21.2.1)
	(1<<SPR1)|(1<<SPR0)|    // SPI Clock Rate				(Divider Systemclock 16MHz)					Datasheet S. 198 (Kapitel 21.2.1)
	(0<<CPOL)|              // Clock Polarity when idle		(0 = low, 1 = SCK high)						Datasheet S. 197 (Kapitel 21.2.1)
	(0<<CPHA));             // Clock Phase edge sampling	(0 = leading, 1 = trailing edge sampling)	Datasheet S. 197 (Kapitel 21.2.1)

	SPSR = (0<<SPI2X);      // Double Clock Rate			(0 = Disable, 1 = Enable)					Datasheet S. 198 (Kapitel 21.2.1)
 312:	1d bc       	out	0x2d, r1	; 45

	disable_Slave(SDCARD);
 314:	83 e0       	ldi	r24, 0x03	; 3
 316:	e7 df       	rcall	.-50     	; 0x2e6 <disable_Slave>
	disable_Slave(TMC4671);
 318:	80 e0       	ldi	r24, 0x00	; 0
 31a:	e5 df       	rcall	.-54     	; 0x2e6 <disable_Slave>
	disable_Slave(TMC6200);
 31c:	81 e0       	ldi	r24, 0x01	; 1
 31e:	e3 df       	rcall	.-58     	; 0x2e6 <disable_Slave>
	disable_Slave(MFRC522);
 320:	82 e0       	ldi	r24, 0x02	; 2
 322:	e1 cf       	rjmp	.-62     	; 0x2e6 <disable_Slave>
 324:	08 95       	ret

00000326 <tmc40bit_writeInt>:
 326:	ff 92       	push	r15
	tmc40bit_writeInt(motor, address, value);
}

void tmc4671_writeInt(unsigned int motor, unsigned char address, unsigned long value)
{
	tmc40bit_writeInt(motor, address, value);
 328:	0f 93       	push	r16
 32a:	1f 93       	push	r17
 32c:	cf 93       	push	r28
 32e:	df 93       	push	r29
 330:	f6 2e       	mov	r15, r22
 332:	c2 2f       	mov	r28, r18
 334:	d3 2f       	mov	r29, r19
 336:	14 2f       	mov	r17, r20
 338:	05 2f       	mov	r16, r21
 33a:	80 e0       	ldi	r24, 0x00	; 0
 33c:	c0 df       	rcall	.-128    	; 0x2be <enable_Slave>
 33e:	8f e8       	ldi	r24, 0x8F	; 143
 340:	91 e0       	ldi	r25, 0x01	; 1
 342:	01 97       	sbiw	r24, 0x01	; 1
 344:	f1 f7       	brne	.-4      	; 0x342 <tmc40bit_writeInt+0x1c>
 346:	00 c0       	rjmp	.+0      	; 0x348 <tmc40bit_writeInt+0x22>
 348:	00 00       	nop
 34a:	8f 2d       	mov	r24, r15
 34c:	80 68       	ori	r24, 0x80	; 128
 34e:	b2 df       	rcall	.-156    	; 0x2b4 <spi_transmit>
 350:	9a e1       	ldi	r25, 0x1A	; 26
 352:	9a 95       	dec	r25
 354:	f1 f7       	brne	.-4      	; 0x352 <tmc40bit_writeInt+0x2c>
 356:	00 c0       	rjmp	.+0      	; 0x358 <tmc40bit_writeInt+0x32>
 358:	80 2f       	mov	r24, r16
 35a:	ac df       	rcall	.-168    	; 0x2b4 <spi_transmit>
 35c:	8a e1       	ldi	r24, 0x1A	; 26
 35e:	8a 95       	dec	r24
 360:	f1 f7       	brne	.-4      	; 0x35e <tmc40bit_writeInt+0x38>
 362:	00 c0       	rjmp	.+0      	; 0x364 <tmc40bit_writeInt+0x3e>
 364:	81 2f       	mov	r24, r17
 366:	a6 df       	rcall	.-180    	; 0x2b4 <spi_transmit>
 368:	9a e1       	ldi	r25, 0x1A	; 26
 36a:	9a 95       	dec	r25
 36c:	f1 f7       	brne	.-4      	; 0x36a <tmc40bit_writeInt+0x44>
 36e:	00 c0       	rjmp	.+0      	; 0x370 <tmc40bit_writeInt+0x4a>
 370:	8d 2f       	mov	r24, r29
 372:	a0 df       	rcall	.-192    	; 0x2b4 <spi_transmit>
 374:	8a e1       	ldi	r24, 0x1A	; 26
 376:	8a 95       	dec	r24
 378:	f1 f7       	brne	.-4      	; 0x376 <tmc40bit_writeInt+0x50>
 37a:	00 c0       	rjmp	.+0      	; 0x37c <tmc40bit_writeInt+0x56>
 37c:	8c 2f       	mov	r24, r28
 37e:	9a df       	rcall	.-204    	; 0x2b4 <spi_transmit>
 380:	8f e8       	ldi	r24, 0x8F	; 143
 382:	91 e0       	ldi	r25, 0x01	; 1
 384:	01 97       	sbiw	r24, 0x01	; 1
 386:	f1 f7       	brne	.-4      	; 0x384 <tmc40bit_writeInt+0x5e>
 388:	00 c0       	rjmp	.+0      	; 0x38a <tmc40bit_writeInt+0x64>
 38a:	00 00       	nop
 38c:	80 e0       	ldi	r24, 0x00	; 0
 38e:	ab df       	rcall	.-170    	; 0x2e6 <disable_Slave>
 390:	df 91       	pop	r29
 392:	cf 91       	pop	r28
 394:	1f 91       	pop	r17
 396:	0f 91       	pop	r16
 398:	ff 90       	pop	r15
 39a:	08 95       	ret

0000039c <tmc40bit_readInt>:
	_delay_us(100);
	disable_Slave(TMC4671);
}

int tmc40bit_readInt(unsigned int motor, unsigned char address)
{
 39c:	cf 93       	push	r28
 39e:	df 93       	push	r29
 3a0:	c6 2f       	mov	r28, r22
	int value;
	
	enable_Slave(TMC4671);
 3a2:	80 e0       	ldi	r24, 0x00	; 0
 3a4:	8c df       	rcall	.-232    	; 0x2be <enable_Slave>

	// clear write bit
	spi_transmit(address & 0x7F);
 3a6:	8c 2f       	mov	r24, r28
 3a8:	8f 77       	andi	r24, 0x7F	; 127
 3aa:	84 df       	rcall	.-248    	; 0x2b4 <spi_transmit>

	value = spi_transmit(0x00);
 3ac:	80 e0       	ldi	r24, 0x00	; 0
 3ae:	82 df       	rcall	.-252    	; 0x2b4 <spi_transmit>
 3b0:	c8 2f       	mov	r28, r24
 3b2:	d0 e0       	ldi	r29, 0x00	; 0
 3b4:	dc 2f       	mov	r29, r28
	value <<= 8;
 3b6:	cc 27       	eor	r28, r28
	
	value |= spi_transmit(0x00);
 3b8:	80 e0       	ldi	r24, 0x00	; 0
 3ba:	7c df       	rcall	.-264    	; 0x2b4 <spi_transmit>
 3bc:	c8 2b       	or	r28, r24
	value <<= 8;
 3be:	dc 2f       	mov	r29, r28
 3c0:	cc 27       	eor	r28, r28
	
	value |= spi_transmit(0x00);	
 3c2:	80 e0       	ldi	r24, 0x00	; 0
 3c4:	77 df       	rcall	.-274    	; 0x2b4 <spi_transmit>
 3c6:	c8 2b       	or	r28, r24
	value <<= 8;
 3c8:	dc 2f       	mov	r29, r28
	
	value |= spi_transmit(0x00);
 3ca:	cc 27       	eor	r28, r28
 3cc:	80 e0       	ldi	r24, 0x00	; 0
 3ce:	72 df       	rcall	.-284    	; 0x2b4 <spi_transmit>
 3d0:	c8 2b       	or	r28, r24
	
	disable_Slave(TMC4671);
 3d2:	80 e0       	ldi	r24, 0x00	; 0
 3d4:	88 df       	rcall	.-240    	; 0x2e6 <disable_Slave>
 3d6:	ce 01       	movw	r24, r28
	
	return value;
}
 3d8:	df 91       	pop	r29
 3da:	cf 91       	pop	r28
 3dc:	08 95       	ret

000003de <tmc4671_readInt>:
 3de:	de cf       	rjmp	.-68     	; 0x39c <tmc40bit_readInt>
}

int tmc4671_readInt(unsigned int motor, unsigned char address)
{
	return tmc40bit_readInt(motor, address);
}
 3e0:	08 95       	ret

000003e2 <TMC4671_init>:
	tmc40bit_writeInt(motor, address, value);
}

void tmc4671_writeInt(unsigned int motor, unsigned char address, unsigned long value)
{
	tmc40bit_writeInt(motor, address, value);
 3e2:	23 e0       	ldi	r18, 0x03	; 3
 3e4:	30 e0       	ldi	r19, 0x00	; 0
 3e6:	a9 01       	movw	r20, r18
 3e8:	6b e1       	ldi	r22, 0x1B	; 27
 3ea:	80 e0       	ldi	r24, 0x00	; 0
 3ec:	90 e0       	ldi	r25, 0x00	; 0
 3ee:	9b df       	rcall	.-202    	; 0x326 <tmc40bit_writeInt>
 3f0:	20 e0       	ldi	r18, 0x00	; 0
 3f2:	30 e0       	ldi	r19, 0x00	; 0
 3f4:	a9 01       	movw	r20, r18
 3f6:	67 e1       	ldi	r22, 0x17	; 23
 3f8:	80 e0       	ldi	r24, 0x00	; 0
 3fa:	90 e0       	ldi	r25, 0x00	; 0
 3fc:	94 df       	rcall	.-216    	; 0x326 <tmc40bit_writeInt>
 3fe:	2f e9       	ldi	r18, 0x9F	; 159
 400:	3f e0       	ldi	r19, 0x0F	; 15
 402:	40 e0       	ldi	r20, 0x00	; 0
 404:	50 e0       	ldi	r21, 0x00	; 0
 406:	68 e1       	ldi	r22, 0x18	; 24
 408:	80 e0       	ldi	r24, 0x00	; 0
 40a:	90 e0       	ldi	r25, 0x00	; 0
 40c:	8c df       	rcall	.-232    	; 0x326 <tmc40bit_writeInt>
 40e:	2a e0       	ldi	r18, 0x0A	; 10
 410:	3a e0       	ldi	r19, 0x0A	; 10
 412:	40 e0       	ldi	r20, 0x00	; 0
 414:	50 e0       	ldi	r21, 0x00	; 0
 416:	69 e1       	ldi	r22, 0x19	; 25
 418:	80 e0       	ldi	r24, 0x00	; 0
 41a:	90 e0       	ldi	r25, 0x00	; 0
 41c:	84 df       	rcall	.-248    	; 0x326 <tmc40bit_writeInt>
 41e:	27 e0       	ldi	r18, 0x07	; 7
 420:	30 e0       	ldi	r19, 0x00	; 0
 422:	40 e0       	ldi	r20, 0x00	; 0
 424:	50 e0       	ldi	r21, 0x00	; 0
 426:	6a e1       	ldi	r22, 0x1A	; 26
 428:	80 e0       	ldi	r24, 0x00	; 0
 42a:	90 e0       	ldi	r25, 0x00	; 0
 42c:	7c df       	rcall	.-264    	; 0x326 <tmc40bit_writeInt>
 42e:	20 e0       	ldi	r18, 0x00	; 0
 430:	31 e0       	ldi	r19, 0x01	; 1
 432:	40 e0       	ldi	r20, 0x00	; 0
 434:	58 e1       	ldi	r21, 0x18	; 24
 436:	6a e0       	ldi	r22, 0x0A	; 10
 438:	80 e0       	ldi	r24, 0x00	; 0
 43a:	90 e0       	ldi	r25, 0x00	; 0
 43c:	74 df       	rcall	.-280    	; 0x326 <tmc40bit_writeInt>
 43e:	20 e1       	ldi	r18, 0x10	; 16
 440:	30 e0       	ldi	r19, 0x00	; 0
 442:	a9 01       	movw	r20, r18
 444:	64 e0       	ldi	r22, 0x04	; 4
 446:	80 e0       	ldi	r24, 0x00	; 0
 448:	90 e0       	ldi	r25, 0x00	; 0
 44a:	6d df       	rcall	.-294    	; 0x326 <tmc40bit_writeInt>
 44c:	20 e0       	ldi	r18, 0x00	; 0
 44e:	30 e0       	ldi	r19, 0x00	; 0
 450:	40 e0       	ldi	r20, 0x00	; 0
 452:	50 e2       	ldi	r21, 0x20	; 32
 454:	65 e0       	ldi	r22, 0x05	; 5
 456:	80 e0       	ldi	r24, 0x00	; 0
 458:	90 e0       	ldi	r25, 0x00	; 0
 45a:	65 df       	rcall	.-310    	; 0x326 <tmc40bit_writeInt>
 45c:	20 e0       	ldi	r18, 0x00	; 0
 45e:	30 e0       	ldi	r19, 0x00	; 0
 460:	a9 01       	movw	r20, r18
 462:	66 e0       	ldi	r22, 0x06	; 6
 464:	80 e0       	ldi	r24, 0x00	; 0
 466:	90 e0       	ldi	r25, 0x00	; 0
 468:	5e df       	rcall	.-324    	; 0x326 <tmc40bit_writeInt>
 46a:	2e e4       	ldi	r18, 0x4E	; 78
 46c:	31 e0       	ldi	r19, 0x01	; 1
 46e:	a9 01       	movw	r20, r18
 470:	67 e0       	ldi	r22, 0x07	; 7
 472:	80 e0       	ldi	r24, 0x00	; 0
 474:	90 e0       	ldi	r25, 0x00	; 0
 476:	57 df       	rcall	.-338    	; 0x326 <tmc40bit_writeInt>
 478:	2a e6       	ldi	r18, 0x6A	; 106
 47a:	3e e5       	ldi	r19, 0x5E	; 94
 47c:	40 e0       	ldi	r20, 0x00	; 0
 47e:	51 e0       	ldi	r21, 0x01	; 1
 480:	69 e0       	ldi	r22, 0x09	; 9
 482:	80 e0       	ldi	r24, 0x00	; 0
 484:	90 e0       	ldi	r25, 0x00	; 0
 486:	4f df       	rcall	.-354    	; 0x326 <tmc40bit_writeInt>
 488:	23 e1       	ldi	r18, 0x13	; 19
 48a:	3e e5       	ldi	r19, 0x5E	; 94
 48c:	40 e0       	ldi	r20, 0x00	; 0
 48e:	51 e0       	ldi	r21, 0x01	; 1
 490:	68 e0       	ldi	r22, 0x08	; 8
 492:	80 e0       	ldi	r24, 0x00	; 0
 494:	90 e0       	ldi	r25, 0x00	; 0
 496:	47 df       	rcall	.-370    	; 0x326 <tmc40bit_writeInt>
 498:	20 e0       	ldi	r18, 0x00	; 0
 49a:	30 e0       	ldi	r19, 0x00	; 0
 49c:	a9 01       	movw	r20, r18
 49e:	6f e1       	ldi	r22, 0x1F	; 31
 4a0:	80 e0       	ldi	r24, 0x00	; 0
 4a2:	90 e0       	ldi	r25, 0x00	; 0
 4a4:	40 df       	rcall	.-384    	; 0x326 <tmc40bit_writeInt>
 4a6:	2c e3       	ldi	r18, 0x3C	; 60
 4a8:	30 e0       	ldi	r19, 0x00	; 0
 4aa:	40 e0       	ldi	r20, 0x00	; 0
 4ac:	50 e0       	ldi	r21, 0x00	; 0
 4ae:	60 e2       	ldi	r22, 0x20	; 32
 4b0:	80 e0       	ldi	r24, 0x00	; 0
 4b2:	90 e0       	ldi	r25, 0x00	; 0
 4b4:	38 df       	rcall	.-400    	; 0x326 <tmc40bit_writeInt>
 4b6:	26 ef       	ldi	r18, 0xF6	; 246
 4b8:	3f ef       	ldi	r19, 0xFF	; 255
 4ba:	4f ef       	ldi	r20, 0xFF	; 255
 4bc:	5f ef       	ldi	r21, 0xFF	; 255
 4be:	61 e2       	ldi	r22, 0x21	; 33
 4c0:	80 e0       	ldi	r24, 0x00	; 0
 4c2:	90 e0       	ldi	r25, 0x00	; 0
 4c4:	30 df       	rcall	.-416    	; 0x326 <tmc40bit_writeInt>
 4c6:	22 e0       	ldi	r18, 0x02	; 2
 4c8:	30 e0       	ldi	r19, 0x00	; 0
 4ca:	40 e0       	ldi	r20, 0x00	; 0
 4cc:	50 e0       	ldi	r21, 0x00	; 0
 4ce:	62 e5       	ldi	r22, 0x52	; 82
 4d0:	80 e0       	ldi	r24, 0x00	; 0
 4d2:	90 e0       	ldi	r25, 0x00	; 0
 4d4:	28 df       	rcall	.-432    	; 0x326 <tmc40bit_writeInt>
 4d6:	20 ea       	ldi	r18, 0xA0	; 160
 4d8:	3f e0       	ldi	r19, 0x0F	; 15
 4da:	40 e0       	ldi	r20, 0x00	; 0
 4dc:	50 e0       	ldi	r21, 0x00	; 0
 4de:	64 e2       	ldi	r22, 0x24	; 36
 4e0:	80 e0       	ldi	r24, 0x00	; 0
 4e2:	90 e0       	ldi	r25, 0x00	; 0
 4e4:	20 df       	rcall	.-448    	; 0x326 <tmc40bit_writeInt>
 4e6:	28 e0       	ldi	r18, 0x08	; 8
 4e8:	30 e0       	ldi	r19, 0x00	; 0
 4ea:	41 e0       	ldi	r20, 0x01	; 1
 4ec:	50 e0       	ldi	r21, 0x00	; 0
 4ee:	63 e6       	ldi	r22, 0x63	; 99
 4f0:	80 e0       	ldi	r24, 0x00	; 0
 4f2:	90 e0       	ldi	r25, 0x00	; 0
 4f4:	18 df       	rcall	.-464    	; 0x326 <tmc40bit_writeInt>
 4f6:	2c e3       	ldi	r18, 0x3C	; 60
 4f8:	30 e0       	ldi	r19, 0x00	; 0
 4fa:	40 e0       	ldi	r20, 0x00	; 0
 4fc:	50 e0       	ldi	r21, 0x00	; 0
 4fe:	61 e2       	ldi	r22, 0x21	; 33
 500:	80 e0       	ldi	r24, 0x00	; 0
 502:	90 e0       	ldi	r25, 0x00	; 0
 504:	10 df       	rcall	.-480    	; 0x326 <tmc40bit_writeInt>
 506:	2a ea       	ldi	r18, 0xAA	; 170
 508:	36 ee       	ldi	r19, 0xE6	; 230
 50a:	86 e9       	ldi	r24, 0x96	; 150
 50c:	91 e0       	ldi	r25, 0x01	; 1
 50e:	21 50       	subi	r18, 0x01	; 1
 510:	30 40       	sbci	r19, 0x00	; 0
 512:	80 40       	sbci	r24, 0x00	; 0
 514:	90 40       	sbci	r25, 0x00	; 0
 516:	d9 f7       	brne	.-10     	; 0x50e <__LOCK_REGION_LENGTH__+0x10e>
 518:	00 00       	nop
 51a:	24 ec       	ldi	r18, 0xC4	; 196
 51c:	3f ef       	ldi	r19, 0xFF	; 255
 51e:	4f ef       	ldi	r20, 0xFF	; 255
 520:	5f ef       	ldi	r21, 0xFF	; 255
 522:	61 e2       	ldi	r22, 0x21	; 33
 524:	80 e0       	ldi	r24, 0x00	; 0
 526:	90 e0       	ldi	r25, 0x00	; 0
 528:	fe de       	rcall	.-516    	; 0x326 <tmc40bit_writeInt>
 52a:	2a ea       	ldi	r18, 0xAA	; 170
 52c:	36 ee       	ldi	r19, 0xE6	; 230
 52e:	86 e9       	ldi	r24, 0x96	; 150
 530:	91 e0       	ldi	r25, 0x01	; 1
 532:	21 50       	subi	r18, 0x01	; 1
 534:	30 40       	sbci	r19, 0x00	; 0
 536:	80 40       	sbci	r24, 0x00	; 0
 538:	90 40       	sbci	r25, 0x00	; 0
 53a:	d9 f7       	brne	.-10     	; 0x532 <__LOCK_REGION_LENGTH__+0x132>
 53c:	00 00       	nop
_delay_ms(10000);

// Rotate left
tmc4671_writeInt(0, TMC4671_OPENLOOP_VELOCITY_TARGET, 0xFFFFFFC4);
_delay_ms(10000);
tmc4671_readInt(0, TMC4671_OPENLOOP_VELOCITY_TARGET);
 53e:	61 e2       	ldi	r22, 0x21	; 33
 540:	80 e0       	ldi	r24, 0x00	; 0
 542:	90 e0       	ldi	r25, 0x00	; 0
 544:	4c df       	rcall	.-360    	; 0x3de <tmc4671_readInt>
 546:	2a ea       	ldi	r18, 0xAA	; 170
 548:	36 ee       	ldi	r19, 0xE6	; 230
 54a:	86 e9       	ldi	r24, 0x96	; 150
 54c:	91 e0       	ldi	r25, 0x01	; 1
 54e:	21 50       	subi	r18, 0x01	; 1
 550:	30 40       	sbci	r19, 0x00	; 0
 552:	80 40       	sbci	r24, 0x00	; 0
 554:	90 40       	sbci	r25, 0x00	; 0
 556:	d9 f7       	brne	.-10     	; 0x54e <__LOCK_REGION_LENGTH__+0x14e>
 558:	00 00       	nop
	tmc40bit_writeInt(motor, address, value);
}

void tmc4671_writeInt(unsigned int motor, unsigned char address, unsigned long value)
{
	tmc40bit_writeInt(motor, address, value);
 55a:	20 e0       	ldi	r18, 0x00	; 0
 55c:	30 e0       	ldi	r19, 0x00	; 0
 55e:	a9 01       	movw	r20, r18
 560:	61 e2       	ldi	r22, 0x21	; 33
 562:	80 e0       	ldi	r24, 0x00	; 0
 564:	90 e0       	ldi	r25, 0x00	; 0
 566:	df de       	rcall	.-578    	; 0x326 <tmc40bit_writeInt>
 568:	2a ea       	ldi	r18, 0xAA	; 170
 56a:	36 ee       	ldi	r19, 0xE6	; 230
 56c:	86 e9       	ldi	r24, 0x96	; 150
 56e:	91 e0       	ldi	r25, 0x01	; 1
 570:	21 50       	subi	r18, 0x01	; 1
 572:	30 40       	sbci	r19, 0x00	; 0
 574:	80 40       	sbci	r24, 0x00	; 0
 576:	90 40       	sbci	r25, 0x00	; 0
 578:	d9 f7       	brne	.-10     	; 0x570 <__LOCK_REGION_LENGTH__+0x170>
 57a:	00 00       	nop
 57c:	20 e0       	ldi	r18, 0x00	; 0
 57e:	30 e0       	ldi	r19, 0x00	; 0
 580:	a9 01       	movw	r20, r18
 582:	64 e2       	ldi	r22, 0x24	; 36
 584:	80 e0       	ldi	r24, 0x00	; 0
 586:	90 e0       	ldi	r25, 0x00	; 0
 588:	ce de       	rcall	.-612    	; 0x326 <tmc40bit_writeInt>
 58a:	2a ea       	ldi	r18, 0xAA	; 170
 58c:	36 ee       	ldi	r19, 0xE6	; 230
 58e:	86 e9       	ldi	r24, 0x96	; 150
 590:	91 e0       	ldi	r25, 0x01	; 1
 592:	21 50       	subi	r18, 0x01	; 1
 594:	30 40       	sbci	r19, 0x00	; 0
 596:	80 40       	sbci	r24, 0x00	; 0
 598:	90 40       	sbci	r25, 0x00	; 0
 59a:	d9 f7       	brne	.-10     	; 0x592 <__LOCK_REGION_LENGTH__+0x192>
 59c:	00 00       	nop
// Stop
tmc4671_writeInt(0, TMC4671_OPENLOOP_VELOCITY_TARGET, 0x00000000);
_delay_ms(10000);
tmc4671_writeInt(0, TMC4671_UQ_UD_EXT, 0x00000000);
_delay_ms(10000);
tmc4671_readInt(0, TMC4671_UQ_UD_EXT);
 59e:	64 e2       	ldi	r22, 0x24	; 36
 5a0:	80 e0       	ldi	r24, 0x00	; 0
 5a2:	90 e0       	ldi	r25, 0x00	; 0
 5a4:	1c cf       	rjmp	.-456    	; 0x3de <tmc4671_readInt>
 5a6:	08 95       	ret

000005a8 <tx_completed>:
void tx_completed()
{
/*
	- Warte zwei Arbeitsschritte (Nulloperation) wenn Übertragung zu Ende
*/
	asm("nop");
 5a8:	00 00       	nop
	asm("nop");
 5aa:	00 00       	nop
 5ac:	08 95       	ret

000005ae <UART_init>:
#define F_CPU 16000000UL



void UART_init()
{
 5ae:	cf 93       	push	r28
 5b0:	df 93       	push	r29
#define BRC9600 ((F_CPU/16/BAUD9600) -1)				// Define für Baudrate-Register
/******************************************************************************************************************************/


/******************************************************************************************************************************/
	UBRR0H = (BRC9600>>8);										// Baudrate Register1 (9600) UART0
 5b2:	10 92 c5 00 	sts	0x00C5, r1	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7000c5>
	UBRR0L = (BRC9600);											// Baudrate Register2 (9600) UART0
 5b6:	87 e6       	ldi	r24, 0x67	; 103
 5b8:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7000c4>
	UCSR0B = (1<<RXEN0)|(1<<TXEN0);								// Enable RX und TX UART 0
 5bc:	c1 ec       	ldi	r28, 0xC1	; 193
 5be:	d0 e0       	ldi	r29, 0x00	; 0
 5c0:	88 e1       	ldi	r24, 0x18	; 24
 5c2:	88 83       	st	Y, r24
	UCSR0C = (1<<UCSZ00)|(1<<UCSZ01);							// Übertragene Bits: 8 und parity disabled UART0
 5c4:	86 e0       	ldi	r24, 0x06	; 6
 5c6:	80 93 c2 00 	sts	0x00C2, r24	; 0x8000c2 <__TEXT_REGION_LENGTH__+0x7000c2>
/******************************************************************************************************************************/


/******************************************************************************************************************************/
	RB_init(&rb_tx_PC);											// Initialisiere Ring-Buffer (head = 0, tail = 0) TX UART0
 5ca:	8c e1       	ldi	r24, 0x1C	; 28
 5cc:	92 e0       	ldi	r25, 0x02	; 2
 5ce:	f4 dd       	rcall	.-1048   	; 0x1b8 <RB_init>
	RB_init(&rb_rx_PC);											// Initialisiere Ring-Buffer (head = 0, tail = 0) RX UART0
 5d0:	80 e2       	ldi	r24, 0x20	; 32
 5d2:	96 e0       	ldi	r25, 0x06	; 6
 5d4:	f1 dd       	rcall	.-1054   	; 0x1b8 <RB_init>
	
/******************************************************************************************************************************/

	
/******************************************************************************************************************************/
	Uart_EnableRxIT_0();										// Enable RX-Interrupt: Receive Complete UART 0
 5d6:	88 81       	ld	r24, Y
 5d8:	80 68       	ori	r24, 0x80	; 128
 5da:	88 83       	st	Y, r24

/******************************************************************************************************************************/
	sei();														// Enable globale Interrupts
 5dc:	78 94       	sei
/******************************************************************************************************************************/

	
/******************************************************************************************************************************/
	ptr_tx_completed_0=tx_completed;							// Pointer tx Completed UART0 auf Funktion (Kurz warten) setzen
 5de:	84 ed       	ldi	r24, 0xD4	; 212
 5e0:	92 e0       	ldi	r25, 0x02	; 2
 5e2:	90 93 24 09 	sts	0x0924, r25	; 0x800924 <ptr_tx_completed_0+0x1>
 5e6:	80 93 23 09 	sts	0x0923, r24	; 0x800923 <ptr_tx_completed_0>
/******************************************************************************************************************************/

}
 5ea:	df 91       	pop	r29
 5ec:	cf 91       	pop	r28
 5ee:	08 95       	ret

000005f0 <Uart_Transmit_IT_PC>:
	- Schreibe n Bytes in den Buffer für PC
	- Enable Interrupt wenn Datenregister leer ist
	
	PROBLEM: Buffer overflow wenn lange Strings gesendet werden.
*/
	uint8_t nbytes = strlen((const char *)data);
 5f0:	fc 01       	movw	r30, r24
 5f2:	01 90       	ld	r0, Z+
 5f4:	00 20       	and	r0, r0
 5f6:	e9 f7       	brne	.-6      	; 0x5f2 <Uart_Transmit_IT_PC+0x2>
 5f8:	31 97       	sbiw	r30, 0x01	; 1
 5fa:	af 01       	movw	r20, r30
 5fc:	48 1b       	sub	r20, r24
 5fe:	59 0b       	sbc	r21, r25
	RB_write(&rb_tx_PC, data, nbytes);
 600:	bc 01       	movw	r22, r24
 602:	8c e1       	ldi	r24, 0x1C	; 28
 604:	92 e0       	ldi	r25, 0x02	; 2
 606:	24 de       	rcall	.-952    	; 0x250 <RB_write>
	Uart_EnableTransmitIT_0();
 608:	e1 ec       	ldi	r30, 0xC1	; 193
 60a:	f0 e0       	ldi	r31, 0x00	; 0
 60c:	80 81       	ld	r24, Z
 60e:	80 62       	ori	r24, 0x20	; 32
 610:	80 83       	st	Z, r24
 612:	08 95       	ret

00000614 <__vector_26>:
	asm("nop");
	asm("nop");
}

ISR(USART0_UDRE_vect)
{
 614:	1f 92       	push	r1
 616:	0f 92       	push	r0
 618:	0f b6       	in	r0, 0x3f	; 63
 61a:	0f 92       	push	r0
 61c:	11 24       	eor	r1, r1
 61e:	0b b6       	in	r0, 0x3b	; 59
 620:	0f 92       	push	r0
 622:	2f 93       	push	r18
 624:	3f 93       	push	r19
 626:	4f 93       	push	r20
 628:	5f 93       	push	r21
 62a:	6f 93       	push	r22
 62c:	7f 93       	push	r23
 62e:	8f 93       	push	r24
 630:	9f 93       	push	r25
 632:	af 93       	push	r26
 634:	bf 93       	push	r27
 636:	ef 93       	push	r30
 638:	ff 93       	push	r31
/*
	- Befinden sich Daten im Buffer, wird das nächste Byte aus dem Buffer gesendet
	- Ansonsten wird das Interrupt deaktiviert und zwei Schritte gewartet	
*/
	if (RB_length(&rb_tx_PC) > 0)
 63a:	8c e1       	ldi	r24, 0x1C	; 28
 63c:	92 e0       	ldi	r25, 0x02	; 2
 63e:	cb dd       	rcall	.-1130   	; 0x1d6 <RB_length>
 640:	88 23       	and	r24, r24
 642:	31 f0       	breq	.+12     	; 0x650 <__vector_26+0x3c>
	{
		UDR0 = RB_readByte(&rb_tx_PC);
 644:	8c e1       	ldi	r24, 0x1C	; 28
 646:	92 e0       	ldi	r25, 0x02	; 2
 648:	d2 dd       	rcall	.-1116   	; 0x1ee <RB_readByte>
 64a:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7000c6>
 64e:	0c c0       	rjmp	.+24     	; 0x668 <__vector_26+0x54>
	}
	else
	{
		Uart_DisableTransmitIT_0();
 650:	e1 ec       	ldi	r30, 0xC1	; 193
 652:	f0 e0       	ldi	r31, 0x00	; 0
 654:	80 81       	ld	r24, Z
 656:	8f 7d       	andi	r24, 0xDF	; 223
 658:	80 83       	st	Z, r24
		if(ptr_tx_completed_0 != 0)
 65a:	e0 91 23 09 	lds	r30, 0x0923	; 0x800923 <ptr_tx_completed_0>
 65e:	f0 91 24 09 	lds	r31, 0x0924	; 0x800924 <ptr_tx_completed_0+0x1>
 662:	30 97       	sbiw	r30, 0x00	; 0
 664:	09 f0       	breq	.+2      	; 0x668 <__vector_26+0x54>
			ptr_tx_completed_0();
 666:	19 95       	eicall
	}
}
 668:	ff 91       	pop	r31
 66a:	ef 91       	pop	r30
 66c:	bf 91       	pop	r27
 66e:	af 91       	pop	r26
 670:	9f 91       	pop	r25
 672:	8f 91       	pop	r24
 674:	7f 91       	pop	r23
 676:	6f 91       	pop	r22
 678:	5f 91       	pop	r21
 67a:	4f 91       	pop	r20
 67c:	3f 91       	pop	r19
 67e:	2f 91       	pop	r18
 680:	0f 90       	pop	r0
 682:	0b be       	out	0x3b, r0	; 59
 684:	0f 90       	pop	r0
 686:	0f be       	out	0x3f, r0	; 63
 688:	0f 90       	pop	r0
 68a:	1f 90       	pop	r1
 68c:	18 95       	reti

0000068e <__vector_25>:

ISR(USART0_RX_vect)
{	
 68e:	1f 92       	push	r1
 690:	0f 92       	push	r0
 692:	0f b6       	in	r0, 0x3f	; 63
 694:	0f 92       	push	r0
 696:	11 24       	eor	r1, r1
 698:	0b b6       	in	r0, 0x3b	; 59
 69a:	0f 92       	push	r0
 69c:	2f 93       	push	r18
 69e:	3f 93       	push	r19
 6a0:	4f 93       	push	r20
 6a2:	5f 93       	push	r21
 6a4:	6f 93       	push	r22
 6a6:	7f 93       	push	r23
 6a8:	8f 93       	push	r24
 6aa:	9f 93       	push	r25
 6ac:	af 93       	push	r26
 6ae:	bf 93       	push	r27
 6b0:	ef 93       	push	r30
 6b2:	ff 93       	push	r31
/*
	- Wird ein Empfangs-Interrupt seitens PC ausgelöst, wird das empfangene Byte in den PC-Buffer geschrieben
*/
	char ch = UDR0;
 6b4:	60 91 c6 00 	lds	r22, 0x00C6	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7000c6>
	RB_writeByte(&rb_rx_PC,ch);
 6b8:	80 e2       	ldi	r24, 0x20	; 32
 6ba:	96 e0       	ldi	r25, 0x06	; 6
 6bc:	ac dd       	rcall	.-1192   	; 0x216 <RB_writeByte>
 6be:	ff 91       	pop	r31
 6c0:	ef 91       	pop	r30
 6c2:	bf 91       	pop	r27
 6c4:	af 91       	pop	r26
 6c6:	9f 91       	pop	r25
 6c8:	8f 91       	pop	r24
 6ca:	7f 91       	pop	r23
 6cc:	6f 91       	pop	r22
 6ce:	5f 91       	pop	r21
 6d0:	4f 91       	pop	r20
 6d2:	3f 91       	pop	r19
 6d4:	2f 91       	pop	r18
 6d6:	0f 90       	pop	r0
 6d8:	0b be       	out	0x3b, r0	; 59
 6da:	0f 90       	pop	r0
 6dc:	0f be       	out	0x3f, r0	; 63
 6de:	0f 90       	pop	r0
 6e0:	1f 90       	pop	r1
 6e2:	18 95       	reti

000006e4 <main>:
int main(void)
{
	// Gate Treiber disable (active high)
// 	EN_TMC6200_PORT &= ~EN_TMC6200_BIT;						// Disable TMC6200 (Active High)
	
	IO_init();												// Ein-/Ausgangspins initialisieren
 6e4:	1f dd       	rcall	.-1474   	; 0x124 <IO_init>
	SPI_init();												// SPI-Schnittstelle initialisieren
 6e6:	13 de       	rcall	.-986    	; 0x30e <SPI_init>
	UART_init();											// UART-Schnittstelle initialisieren
 6e8:	62 df       	rcall	.-316    	; 0x5ae <UART_init>
 6ea:	7b de       	rcall	.-778    	; 0x3e2 <TMC4671_init>
// 	initTMC6200();											// Gate-Treiber initialisieren
	TMC4671_init();											// FOC-Treiber initialisieren
 6ec:	83 e1       	ldi	r24, 0x13	; 19

    /* Replace with your application code */
    while (1) 
    {
		Uart_Transmit_IT_PC("Hallo\r");
 6ee:	92 e0       	ldi	r25, 0x02	; 2
 6f0:	7f df       	rcall	.-258    	; 0x5f0 <Uart_Transmit_IT_PC>
 6f2:	5e dd       	rcall	.-1348   	; 0x1b0 <check_Communication_Input_UART>
 6f4:	2f ef       	ldi	r18, 0xFF	; 255
		check_Communication_Input_UART();
 6f6:	87 ea       	ldi	r24, 0xA7	; 167
 6f8:	91 e6       	ldi	r25, 0x61	; 97
 6fa:	21 50       	subi	r18, 0x01	; 1
 6fc:	80 40       	sbci	r24, 0x00	; 0
 6fe:	90 40       	sbci	r25, 0x00	; 0
 700:	e1 f7       	brne	.-8      	; 0x6fa <main+0x16>
 702:	00 c0       	rjmp	.+0      	; 0x704 <main+0x20>
 704:	00 00       	nop
 706:	f2 cf       	rjmp	.-28     	; 0x6ec <main+0x8>

00000708 <_exit>:
 708:	f8 94       	cli

0000070a <__stop_program>:
 70a:	ff cf       	rjmp	.-2      	; 0x70a <__stop_program>
