/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [9:0] celloutsig_0_0z;
  wire [8:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [15:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [29:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_1z;
  reg [39:0] celloutsig_0_23z;
  wire [12:0] celloutsig_0_28z;
  reg [8:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [4:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  reg [4:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [5:0] celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire [14:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  reg [3:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = ~(celloutsig_0_1z | celloutsig_0_2z);
  assign celloutsig_0_9z = ~(celloutsig_0_7z | celloutsig_0_1z);
  assign celloutsig_1_6z = ~((celloutsig_1_1z | in_data[110]) & in_data[167]);
  assign celloutsig_1_7z = ~((celloutsig_1_1z | celloutsig_1_4z) & celloutsig_1_1z);
  assign celloutsig_1_15z = ~((in_data[190] | celloutsig_1_7z) & celloutsig_1_1z);
  assign celloutsig_1_18z = ~((celloutsig_1_3z[6] | celloutsig_1_12z) & celloutsig_1_12z);
  assign celloutsig_0_8z = ~((celloutsig_0_0z[3] | celloutsig_0_6z[0]) & celloutsig_0_5z);
  assign celloutsig_0_14z = ~((celloutsig_0_8z | celloutsig_0_3z[3]) & celloutsig_0_2z);
  assign celloutsig_0_17z = ~((celloutsig_0_0z[1] | celloutsig_0_8z) & celloutsig_0_3z[3]);
  assign celloutsig_1_3z = { in_data[145:142], celloutsig_1_2z, celloutsig_1_0z } & { in_data[167:154], celloutsig_1_1z };
  assign celloutsig_0_10z = { celloutsig_0_0z[9:2], celloutsig_0_8z } & { celloutsig_0_0z[7:5], celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_0_13z = in_data[31:16] & { celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_6z };
  assign celloutsig_0_16z = { celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_14z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_15z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_2z } & { celloutsig_0_13z[13:0], celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_28z = { celloutsig_0_23z[9:8], celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_1z } & celloutsig_0_13z[12:0];
  assign celloutsig_0_1z = in_data[64:54] >= { celloutsig_0_0z[0], celloutsig_0_0z };
  assign celloutsig_1_4z = { in_data[191:187], celloutsig_1_0z, celloutsig_1_1z } <= { celloutsig_1_3z[12:3], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_5z = { celloutsig_0_0z[3:0], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_2z } <= in_data[64:42];
  assign celloutsig_0_12z = { celloutsig_0_0z[1], celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_0z } <= { celloutsig_0_10z[8:7], celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_10z };
  assign celloutsig_1_9z = { celloutsig_1_3z[11:1], celloutsig_1_4z } < { celloutsig_1_5z[1:0], celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_6z };
  assign celloutsig_0_2z = celloutsig_0_0z[9:5] < celloutsig_0_0z[8:4];
  assign celloutsig_1_1z = { in_data[124:116], celloutsig_1_0z } < in_data[162:148];
  assign celloutsig_1_8z = | { celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_7z };
  assign celloutsig_1_12z = | { celloutsig_1_2z[2], celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_9z };
  assign celloutsig_1_19z = | { celloutsig_1_3z[9:8], celloutsig_1_15z };
  assign celloutsig_0_7z = | { celloutsig_0_3z[3:1], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_0_11z = | celloutsig_0_10z[5:0];
  assign celloutsig_0_15z = | { celloutsig_0_0z[9:1], celloutsig_0_9z, celloutsig_0_1z };
  assign celloutsig_0_0z = in_data[51:42] << in_data[42:33];
  assign celloutsig_0_3z = { celloutsig_0_0z[3:1], celloutsig_0_1z, celloutsig_0_2z } << in_data[6:2];
  assign celloutsig_1_2z = in_data[160:156] << in_data[132:128];
  assign celloutsig_1_0z = in_data[145:140] - in_data[133:128];
  always_latch
    if (clkin_data[128]) celloutsig_1_5z = 4'h0;
    else if (!clkin_data[32]) celloutsig_1_5z = in_data[162:159];
  always_latch
    if (clkin_data[64]) celloutsig_0_6z = 5'h00;
    else if (!celloutsig_1_19z) celloutsig_0_6z = { celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_5z };
  always_latch
    if (!clkin_data[96]) celloutsig_0_23z = 40'h0000000000;
    else if (clkin_data[0]) celloutsig_0_23z = { celloutsig_0_16z[17:1], celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_17z, celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_2z, celloutsig_0_2z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_29z = 9'h000;
    else if (clkin_data[0]) celloutsig_0_29z = { celloutsig_0_6z[4:1], celloutsig_0_3z };
  assign { out_data[128], out_data[96], out_data[44:32], out_data[8:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_28z, celloutsig_0_29z };
endmodule
