
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.012376                       # Number of seconds simulated
sim_ticks                                 12375788550                       # Number of ticks simulated
final_tick                               577674220377                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 184880                       # Simulator instruction rate (inst/s)
host_op_rate                                   241194                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 272709                       # Simulator tick rate (ticks/s)
host_mem_usage                               67387080                       # Number of bytes of host memory used
host_seconds                                 45380.93                       # Real time elapsed on the host
sim_insts                                  8390016237                       # Number of instructions simulated
sim_ops                                   10945600002                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       197888                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         3968                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       197888                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       198144                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       123008                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         3840                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data       197504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data       336768                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data       339584                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data       123648                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1749760                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4224                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         3968                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         3840                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           35328                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       384128                       # Number of bytes written to this memory
system.physmem.bytes_written::total            384128                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           33                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1546                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           31                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1546                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1548                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          961                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           30                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data         1543                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data         2631                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data         2653                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data          966                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 13670                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            3001                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 3001                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       341312                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     15989931                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       320626                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     15989931                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       279255                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     16010616                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       424054                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      9939407                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst       310283                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     15958902                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst       372340                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     27211842                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst       361997                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     27439383                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst       444739                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data      9991121                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               141385738                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       341312                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       320626                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       279255                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       424054                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst       310283                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst       372340                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst       361997                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst       444739                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2854606                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          31038669                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               31038669                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          31038669                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       341312                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     15989931                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       320626                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     15989931                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       279255                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     16010616                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       424054                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      9939407                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst       310283                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     15958902                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst       372340                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     27211842                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst       361997                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     27439383                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst       444739                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data      9991121                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              172424407                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus0.numCycles                29678151                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2182511                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      1952435                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       175078                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1459630                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1434593                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          128214                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5238                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     23121766                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              12405667                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2182511                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1562807                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              2766669                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         575701                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        522028                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           29                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1399896                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       171532                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     26810150                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.517567                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.755984                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        24043481     89.68%     89.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          425778      1.59%     91.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          210669      0.79%     92.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          420374      1.57%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          131254      0.49%     94.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          389547      1.45%     95.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           60276      0.22%     95.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           96768      0.36%     96.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1032003      3.85%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     26810150                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.073539                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.418007                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        22910651                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       738793                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          2761018                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         2238                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        397446                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       202960                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2211                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      13851224                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         5110                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        397446                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        22935413                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         451439                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       211373                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          2737059                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        77416                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      13831032                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           21                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         10577                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        58680                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     18100799                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     62642314                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     62642314                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14646429                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         3454343                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         1833                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          933                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           180661                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2518101                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       398427                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         3311                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        90409                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          13759001                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         1840                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         12870718                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         8354                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      2506167                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined      5158006                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           22                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     26810150                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.480069                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.091636                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     21168964     78.96%     78.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1753588      6.54%     85.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1912574      7.13%     92.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      1102156      4.11%     96.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       561069      2.09%     98.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       140077      0.52%     99.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       164496      0.61%     99.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         3931      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         3295      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     26810150                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          21089     57.21%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          8580     23.28%     80.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         7191     19.51%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10078992     78.31%     78.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        99370      0.77%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          901      0.01%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2296485     17.84%     96.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       394970      3.07%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      12870718                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.433677                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              36860                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002864                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     52596798                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     16267051                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     12541463                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      12907578                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         9608                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       515142                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           18                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           47                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        10119                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        397446                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         363652                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         9381                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     13760855                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         1803                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2518101                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       398427                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          932                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          4503                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          190                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           47                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       117619                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect        67635                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       185254                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     12708288                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2264115                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       162428                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   14                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2659051                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         1933730                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            394936                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.428203                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              12544368                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             12541463                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7596439                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         16448470                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.422582                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.461833                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11236445                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      2524895                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         1818                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       173802                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     26412704                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.425418                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.295364                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     22237845     84.19%     84.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1633126      6.18%     90.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      1056652      4.00%     94.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       330893      1.25%     95.63% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       555509      2.10%     97.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       105897      0.40%     98.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6        67546      0.26%     98.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        61349      0.23%     98.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       363887      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     26412704                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11236445                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2391264                       # Number of memory references committed
system.switch_cpus0.commit.loads              2002956                       # Number of loads committed
system.switch_cpus0.commit.membars                907                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1725938                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9812681                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       138175                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       363887                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            39810118                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           27920478                       # The number of ROB writes
system.switch_cpus0.timesIdled                 517795                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2868001                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11236445                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.967815                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.967815                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.336948                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.336948                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        59102217                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       16319124                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       14745346                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          1816                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus1.numCycles                29678151                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2180092                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      1949993                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       175349                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1455572                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1430924                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          128309                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         5271                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     23089146                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              12392665                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2180092                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1559233                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              2763825                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         576903                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        530673                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles           29                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1398422                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       171749                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     26784265                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.517647                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.756314                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        24020440     89.68%     89.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          425220      1.59%     91.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          211040      0.79%     92.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          419297      1.57%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          130758      0.49%     94.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          388944      1.45%     95.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           60029      0.22%     95.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           96626      0.36%     96.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1031911      3.85%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     26784265                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.073458                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.417569                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        22880345                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       745242                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          2758094                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         2200                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        398380                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       202986                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         2211                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      13839468                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         5119                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        398380                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        22905024                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         457696                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       212304                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          2734160                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        76697                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      13818672                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           13                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         10265                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        58266                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     18087024                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     62592065                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     62592065                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     14621311                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         3465700                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         1823                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          924                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           179447                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      2513700                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       398402                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         3366                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        90476                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          13746187                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         1827                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         12855509                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         8758                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      2513627                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined      5169419                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     26784265                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.479965                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.091792                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     21151758     78.97%     78.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1750350      6.53%     85.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1908776      7.13%     92.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      1099902      4.11%     96.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       561301      2.10%     98.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       140857      0.53%     99.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       164134      0.61%     99.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7         3888      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         3299      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     26784265                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          21259     57.31%     57.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          8622     23.24%     80.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         7215     19.45%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     10069001     78.32%     78.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        99308      0.77%     79.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc          900      0.01%     79.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      2291512     17.83%     96.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       394788      3.07%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      12855509                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.433164                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              37096                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002886                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     52541137                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     16261681                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     12525421                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      12892605                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         9859                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       515425                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           15                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           42                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        10446                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        398380                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         371024                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         9281                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     13748029                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         1770                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      2513700                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       398402                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          922                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          4495                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          196                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           42                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       117402                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect        68219                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       185621                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     12691532                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      2258675                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       163977                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   15                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2653421                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1930480                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            394746                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.427639                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              12528370                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             12525421                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          7587057                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         16441910                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.422042                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.461446                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9981081                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11216447                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      2532054                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         1813                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       174070                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     26385885                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.425093                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.294871                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     22218379     84.21%     84.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1630639      6.18%     90.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      1053924      3.99%     94.38% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       330463      1.25%     95.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       554938      2.10%     97.74% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       105740      0.40%     98.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6        67556      0.26%     98.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        61185      0.23%     98.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       363061      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     26385885                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9981081                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11216447                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2386229                       # Number of memory references committed
system.switch_cpus1.commit.loads              1998273                       # Number of loads committed
system.switch_cpus1.commit.membars                905                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1722799                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts          9795582                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       138063                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       363061                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            39771286                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           27895725                       # The number of ROB writes
system.switch_cpus1.timesIdled                 517310                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2893886                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9981081                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11216447                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9981081                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.973441                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.973441                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.336311                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.336311                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        59022271                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       16300260                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       14727628                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          1810                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus2.numCycles                29678151                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         2186302                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      1955854                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       175734                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1461621                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1436943                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          128215                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         5256                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     23168753                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              12426857                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            2186302                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1565158                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              2771491                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         577505                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        515746                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles           29                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1402865                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       172201                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     26856817                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.517542                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.755884                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        24085326     89.68%     89.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          426406      1.59%     91.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          211076      0.79%     92.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          421107      1.57%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          131606      0.49%     94.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          390533      1.45%     95.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           60540      0.23%     95.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           96452      0.36%     96.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1033771      3.85%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     26856817                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.073667                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.418721                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        22957209                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       732933                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          2765822                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         2262                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        398587                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       203322                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         2210                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      13874939                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         5086                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        398587                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        22982157                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         448368                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       208494                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          2741766                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        77441                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      13854566                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           18                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         10461                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        58768                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     18133282                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     62746449                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     62746449                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     14668357                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         3464899                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         1832                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          931                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           179779                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      2521984                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       399072                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         3296                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        90514                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          13782363                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         1838                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         12892021                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         8510                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      2512096                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      5168466                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           20                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     26856817                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.480028                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.091444                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     21205243     78.96%     78.96% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1757325      6.54%     85.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1916167      7.13%     92.63% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      1104151      4.11%     96.75% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       562009      2.09%     98.84% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       140024      0.52%     99.36% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       164793      0.61%     99.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7         3845      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         3260      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     26856817                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          21207     57.25%     57.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead          8602     23.22%     80.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         7236     19.53%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     10095773     78.31%     78.31% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        99497      0.77%     79.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     79.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     79.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     79.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     79.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     79.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     79.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     79.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     79.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     79.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     79.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     79.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     79.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     79.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     79.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     79.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     79.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     79.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          902      0.01%     79.09% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     79.09% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.09% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.09% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      2300331     17.84%     96.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       395518      3.07%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      12892021                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.434394                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              37045                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002873                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     52686414                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     16296346                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     12562262                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      12929066                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         9567                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       515540                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           53                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        10253                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        398587                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         360352                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         9369                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     13784217                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         1804                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      2521984                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       399072                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          930                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          4441                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents          190                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           53                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       118045                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        68110                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       186155                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     12729890                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      2268505                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       162131                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   16                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2663987                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1936840                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            395482                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.428931                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              12565183                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             12562262                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          7608133                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         16471923                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.423283                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.461885                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10015628                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     11253720                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      2530963                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         1818                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       174460                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     26458230                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.425339                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.295376                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     22277503     84.20%     84.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      1635671      6.18%     90.38% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      1057618      4.00%     94.38% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       330984      1.25%     95.63% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       556687      2.10%     97.73% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       106090      0.40%     98.13% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6        67641      0.26%     98.39% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        61471      0.23%     98.62% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       364565      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     26458230                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10015628                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      11253720                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               2395256                       # Number of memory references committed
system.switch_cpus2.commit.loads              2006437                       # Number of loads committed
system.switch_cpus2.commit.membars                907                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1728662                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          9827661                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       138371                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       364565                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            39878309                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           27968295                       # The number of ROB writes
system.switch_cpus2.timesIdled                 518890                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2821334                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10015628                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             11253720                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10015628                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.963184                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.963184                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.337475                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.337475                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        59202106                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       16346967                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       14770496                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          1816                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus3.numCycles                29678143                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2415508                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      1977229                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       237568                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups       991707                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits          947892                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          248683                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        10791                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     23223126                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              13506181                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2415508                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1196575                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              2818117                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         650739                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        610972                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1422880                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       237634                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     27062340                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.612929                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.955457                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        24244223     89.59%     89.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          131832      0.49%     90.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          208390      0.77%     90.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          281366      1.04%     91.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          290848      1.07%     92.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          245689      0.91%     93.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          136573      0.50%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          204056      0.75%     95.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1319363      4.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     27062340                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.081390                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.455088                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        22987458                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       849005                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          2812729                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         3308                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        409839                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       396675                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          262                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      16572162                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1540                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        409839                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        23050609                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         165137                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       539228                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          2753468                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       144056                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      16564801                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           28                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         20748                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        62119                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     23116629                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     77058854                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     77058854                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     19994004                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         3122625                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         4042                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2076                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           429173                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1552562                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       838992                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         9959                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       224645                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          16541746                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         4056                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         15692888                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         2262                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      1859075                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined      4463968                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           96                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     27062340                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.579879                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.269881                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     20403410     75.39%     75.39% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      2751836     10.17%     85.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1390857      5.14%     90.70% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      1037469      3.83%     94.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       815544      3.01%     97.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       332099      1.23%     98.78% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       208047      0.77%     99.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       108646      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        14432      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     27062340                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu           3077     11.61%     11.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         10066     37.98%     49.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        13361     50.41%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     13197498     84.10%     84.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       234701      1.50%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1964      0.01%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1422414      9.06%     94.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       836311      5.33%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      15692888                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.528769                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              26504                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.001689                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     58476882                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     18404950                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     15454266                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15719392                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        32103                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       253875                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           77                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        12913                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        409839                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         130851                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        13880                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     16545830                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         7081                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1552562                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       838992                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2078                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         11793                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           77                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       137811                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       134600                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       272411                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     15474054                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1337924                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       218834                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                   28                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2174166                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2198819                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            836242                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.521396                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              15454405                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             15454266                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          8875049                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         23913357                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.520729                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.371134                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     11655345                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     14341447                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      2204401                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3960                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       240322                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     26652501                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.538090                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.383870                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     20751067     77.86%     77.86% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2933480     11.01%     88.86% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      1101286      4.13%     93.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       524083      1.97%     94.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       452827      1.70%     96.66% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       253922      0.95%     97.61% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       216934      0.81%     98.43% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       100592      0.38%     98.81% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       318310      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     26652501                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     11655345                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      14341447                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               2124766                       # Number of memory references committed
system.switch_cpus3.commit.loads              1298687                       # Number of loads committed
system.switch_cpus3.commit.membars               1976                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           2068146                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         12921333                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       295294                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       318310                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            42879961                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           33501555                       # The number of ROB writes
system.switch_cpus3.timesIdled                 353602                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                2615803                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           11655345                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             14341447                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     11655345                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.546312                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.546312                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.392725                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.392725                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        69637330                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       21532144                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       15360406                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3956                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus4.numCycles                29678148                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups         2181566                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted      1951522                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect       175408                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups      1458935                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits         1433765                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS          128160                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         5236                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles     23118491                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts              12400403                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches            2181566                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches      1561925                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles              2765868                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles         576522                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles        520068                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus4.fetch.PendingTrapStallCycles           29                       # Number of stall cycles due to pending traps
system.switch_cpus4.fetch.CacheLines          1399928                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes       171847                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples     26804602                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.517466                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.755813                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0        24038734     89.68%     89.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1          425851      1.59%     91.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2          210768      0.79%     92.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3          420305      1.57%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4          130923      0.49%     94.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5          389697      1.45%     95.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6           60118      0.22%     95.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7           96363      0.36%     96.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8         1031843      3.85%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total     26804602                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.073507                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.417829                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles        22909568                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles       734626                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles          2760253                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles         2214                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles        397937                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved       202917                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred         2208                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts      13845696                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         5090                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles        397937                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles        22934171                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles         452662                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles       206572                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles          2736387                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        76869                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts      13825532                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents           13                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents         10489                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents        58181                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands     18093959                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups     62614762                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups     62614762                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps     14637153                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps         3456806                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts         1826                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts          928                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts           179217                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads      2517159                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores       398311                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads         3361                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores        90318                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded          13753396                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded         1831                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued         12864731                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         8592                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined      2507003                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined      5158656                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved           18                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples     26804602                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.479945                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.091366                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0     21165071     78.96%     78.96% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1      1753393      6.54%     85.50% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2      1912609      7.14%     92.64% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3      1101034      4.11%     96.74% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4       561047      2.09%     98.84% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5       140209      0.52%     99.36% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6       164140      0.61%     99.97% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7         3847      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8         3252      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total     26804602                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu          21147     57.28%     57.28% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead          8593     23.28%     80.56% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite         7176     19.44%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu     10074235     78.31%     78.31% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult        99234      0.77%     79.08% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     79.08% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     79.08% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     79.08% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     79.08% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     79.08% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     79.08% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     79.08% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     79.08% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     79.08% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     79.08% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     79.08% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     79.08% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     79.08% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     79.08% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     79.08% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     79.08% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.08% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     79.08% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.08% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.08% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.08% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.08% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.08% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc          900      0.01%     79.09% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     79.09% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.09% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.09% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead      2295689     17.84%     96.93% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite       394673      3.07%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total      12864731                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.433475                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt              36916                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.002870                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads     52579572                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes     16262279                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses     12535384                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses      12901647                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads         9545                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads       514877                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           55                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        10347                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles        397937                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles         366071                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles         9322                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts     13755245                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts         1794                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts      2517159                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts       398311                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts          926                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents          4494                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents          190                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           55                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect       117660                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect        67922                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts       185582                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts     12702346                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts      2263532                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts       162385                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                   18                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs             2658163                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches         1932598                       # Number of branches executed
system.switch_cpus4.iew.exec_stores            394631                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.428003                       # Inst execution rate
system.switch_cpus4.iew.wb_sent              12538342                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count             12535384                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers          7592300                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers         16437516                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.422378                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.461889                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts      9994488                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps     11229854                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts      2525868                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls         1813                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts       174133                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples     26406665                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.425266                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.295213                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0     22234587     84.20%     84.20% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1      1632202      6.18%     90.38% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2      1055424      4.00%     94.38% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3       330646      1.25%     95.63% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4       555445      2.10%     97.73% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5       105806      0.40%     98.13% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6        67552      0.26%     98.39% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7        61280      0.23%     98.62% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8       363723      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total     26406665                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts      9994488                       # Number of instructions committed
system.switch_cpus4.commit.committedOps      11229854                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs               2390246                       # Number of memory references committed
system.switch_cpus4.commit.loads              2002282                       # Number of loads committed
system.switch_cpus4.commit.membars                905                       # Number of memory barriers committed
system.switch_cpus4.commit.branches           1725014                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts          9806782                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls       138067                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events       363723                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads            39798625                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes           27909711                       # The number of ROB writes
system.switch_cpus4.timesIdled                 517997                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                2873546                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts            9994488                       # Number of Instructions Simulated
system.switch_cpus4.committedOps             11229854                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total      9994488                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.969452                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.969452                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.336763                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.336763                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads        59074365                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes       16311872                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads       14739201                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes          1810                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus5.numCycles                29677542                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups         2294485                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted      1876548                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect       227043                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups       970992                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits          906741                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS          235645                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect        10096                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles     22302598                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts              13012719                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches            2294485                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches      1142386                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles              2727420                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles         656424                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles        626184                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus5.fetch.CacheLines          1373229                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes       228465                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples     26080659                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.609800                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.958100                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0        23353239     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1          146980      0.56%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2          233933      0.90%     91.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3          370065      1.42%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4          155548      0.60%     93.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5          174369      0.67%     93.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6          183076      0.70%     94.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7          121147      0.46%     94.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8         1342302      5.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total     26080659                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.077314                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.438470                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles        22101132                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       829632                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles          2718892                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         6845                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles        424156                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved       375990                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          279                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts      15891711                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1667                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles        424156                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles        22133012                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles         218940                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles       516962                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles          2694189                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        93398                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts      15881507                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents         2577                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents         26790                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents        34944                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents         4280                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands     22042846                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups     73874508                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups     73874508                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps     18815539                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps         3227235                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts         3946                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts         2127                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts           284497                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads      1516799                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores       814114                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads        24169                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores       184987                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded          15858953                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded         3956                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued         15012908                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued        19034                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined      2002515                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined      4464639                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved          290                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples     26080659                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.575634                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.267877                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0     19747722     75.72%     75.72% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1      2543752      9.75%     85.47% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2      1389054      5.33%     90.80% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3       947930      3.63%     94.43% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4       884905      3.39%     97.82% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5       255984      0.98%     98.81% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6       197596      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7        67586      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8        46130      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total     26080659                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu           3447     12.52%     12.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead         10554     38.33%     50.86% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite        13530     49.14%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu     12576861     83.77%     83.77% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult       236714      1.58%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc         1818      0.01%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead      1388630      9.25%     94.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite       808885      5.39%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total      15012908                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.505868                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt              27531                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.001834                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads     56153040                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes     17865626                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses     14770294                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses      15040439                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads        44597                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads       274927                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           31                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation          208                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        24810                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads          964                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles        424156                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles         147426                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles        13293                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts     15862944                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts          871                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts      1516799                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts       814114                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts         2126                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents          9678                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents          208                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect       132911                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect       128929                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts       261840                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts     14798831                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts      1306406                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts       214077                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                   35                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs             2114866                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches         2082623                       # Number of branches executed
system.switch_cpus5.iew.exec_stores            808460                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.498654                       # Inst execution rate
system.switch_cpus5.iew.wb_sent              14770564                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count             14770294                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers          8636246                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers         22560165                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.497693                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.382810                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts     11051889                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps     13546906                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts      2316008                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls         3666                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts       231568                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples     25656503                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.528011                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.380458                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0     20153269     78.55%     78.55% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1      2666523     10.39%     88.94% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2      1038298      4.05%     92.99% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3       558570      2.18%     95.17% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4       418226      1.63%     96.80% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5       233711      0.91%     97.71% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6       143904      0.56%     98.27% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7       128822      0.50%     98.77% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8       315180      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total     25656503                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts     11051889                       # Number of instructions committed
system.switch_cpus5.commit.committedOps      13546906                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs               2031153                       # Number of memory references committed
system.switch_cpus5.commit.loads              1241862                       # Number of loads committed
system.switch_cpus5.commit.membars               1830                       # Number of memory barriers committed
system.switch_cpus5.commit.branches           1944559                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts         12206829                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls       275201                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events       315180                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads            41204159                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes           32150108                       # The number of ROB writes
system.switch_cpus5.timesIdled                 362137                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                3596883                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts           11051889                       # Number of Instructions Simulated
system.switch_cpus5.committedOps             13546906                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total     11051889                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.685291                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.685291                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.372399                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.372399                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads        66737012                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes       20475108                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads       14821289                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes          3660                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus6.numCycles                29678151                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups         2292656                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted      1874919                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect       226826                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups       965514                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits          904397                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS          235362                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect        10022                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles     22281775                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts              13003521                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches            2292656                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches      1139759                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles              2724852                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles         655935                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles        641234                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus6.fetch.CacheLines          1371824                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes       228198                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples     26072046                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.609510                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.957870                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0        23347194     89.55%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1          146809      0.56%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2          233742      0.90%     91.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3          370835      1.42%     92.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4          153911      0.59%     93.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5          173796      0.67%     93.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6          182962      0.70%     94.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7          120385      0.46%     94.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8         1342412      5.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total     26072046                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.077251                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.438151                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles        22078861                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles       846164                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles          2716281                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         6850                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles        423888                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved       375716                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          275                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts      15878794                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1657                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles        423888                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles        22111445                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles         229711                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles       519975                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles          2690812                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        96213                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts      15868174                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents         3958                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents         27059                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents        35636                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents         5512                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands     22028471                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups     73809596                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups     73809596                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps     18804454                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps         3224017                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts         4080                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts         2260                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts           289030                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads      1514528                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores       813708                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads        24359                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores       184491                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded          15846369                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded         4094                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued         15003271                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued        19006                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined      1996956                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined      4445742                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved          426                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples     26072046                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.575454                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.267841                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0     19743113     75.73%     75.73% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1      2541930      9.75%     85.47% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2      1389920      5.33%     90.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3       945838      3.63%     94.43% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4       884406      3.39%     97.83% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5       254819      0.98%     98.80% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6       198199      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7        67494      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8        46327      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total     26072046                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu           3486     12.67%     12.67% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead         10517     38.21%     50.88% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite        13521     49.12%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu     12568973     83.77%     83.77% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult       236508      1.58%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc         1817      0.01%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead      1387349      9.25%     94.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite       808624      5.39%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total      15003271                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.505533                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt              27524                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.001835                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads     56125118                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes     17847617                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses     14760790                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses      15030795                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads        45652                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads       273423                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           31                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation          204                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        24881                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads          952                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles        423888                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles         156422                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles        13514                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts     15850489                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts          674                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts      1514528                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts       813708                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts         2262                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents          9909                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents          204                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect       132298                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect       129439                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts       261737                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts     14789001                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts      1305601                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts       214270                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                   26                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs             2113839                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches         2081649                       # Number of branches executed
system.switch_cpus6.iew.exec_stores            808238                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.498313                       # Inst execution rate
system.switch_cpus6.iew.wb_sent              14761017                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count             14760790                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers          8629822                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers         22540861                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.497362                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.382852                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts     11045414                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps     13538831                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts      2311708                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls         3668                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts       231359                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples     25648158                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.527868                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.380435                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0     20149026     78.56%     78.56% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1      2664327     10.39%     88.95% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2      1037545      4.05%     92.99% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3       557761      2.17%     95.17% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4       418287      1.63%     96.80% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5       233249      0.91%     97.71% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6       144278      0.56%     98.27% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7       128410      0.50%     98.77% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8       315275      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total     25648158                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts     11045414                       # Number of instructions committed
system.switch_cpus6.commit.committedOps      13538831                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs               2029932                       # Number of memory references committed
system.switch_cpus6.commit.loads              1241105                       # Number of loads committed
system.switch_cpus6.commit.membars               1830                       # Number of memory barriers committed
system.switch_cpus6.commit.branches           1943345                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts         12199558                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls       275018                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events       315275                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads            41183344                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes           32125004                       # The number of ROB writes
system.switch_cpus6.timesIdled                 361743                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                3606105                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts           11045414                       # Number of Instructions Simulated
system.switch_cpus6.committedOps             13538831                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total     11045414                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.686921                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.686921                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.372173                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.372173                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads        66692036                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes       20462339                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads       14811554                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes          3664                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus7.numCycles                29678151                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups         2417022                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted      1978058                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect       237776                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups       993579                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits          948947                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS          248828                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect        10794                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles     23238209                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts              13516426                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches            2417022                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches      1197775                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles              2820315                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles         651554                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles        609971                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus7.fetch.CacheLines          1423907                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes       237921                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples     27079226                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.613017                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.955532                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0        24258911     89.58%     89.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1          132004      0.49%     90.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2          208416      0.77%     90.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3          281796      1.04%     91.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4          290344      1.07%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5          245709      0.91%     93.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6          138157      0.51%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7          204178      0.75%     95.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8         1319711      4.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total     27079226                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.081441                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.455434                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles        23000953                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles       849522                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles          2815006                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         3302                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles        410442                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved       397442                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          266                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts      16585212                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1550                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles        410442                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles        23064692                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles         166644                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles       537122                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles          2755218                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles       145105                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts      16578200                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents           24                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents         20656                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents        62696                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands     23131607                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups     77122293                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups     77122293                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps     20003378                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps         3128229                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts         3997                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts         2027                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts           432248                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads      1553910                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores       839372                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads         9865                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores       279649                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded          16554511                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded         4010                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued         15702447                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued         2313                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined      1863882                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined      4480402                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved           47                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples     27079226                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.579871                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.267613                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0     20374176     75.24%     75.24% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1      2805465     10.36%     85.60% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2      1407515      5.20%     90.80% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3      1020455      3.77%     94.57% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4       807239      2.98%     97.55% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5       332652      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6       208352      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7       108717      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8        14655      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total     27079226                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu           3149     11.84%     11.84% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.84% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.84% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.84% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.84% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.84% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.84% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.84% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.84% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.84% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.84% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.84% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.84% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.84% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.84% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.84% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.84% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.84% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.84% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.84% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.84% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.84% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.84% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.84% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.84% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.84% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.84% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.84% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.84% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead         10098     37.96%     49.79% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite        13358     50.21%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu     13206405     84.10%     84.10% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult       234614      1.49%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc         1965      0.01%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead      1422894      9.06%     94.67% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite       836569      5.33%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total      15702447                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.529091                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt              26605                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001694                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads     58513038                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes     18422474                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses     15463507                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses      15729052                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads        31686                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads       254654                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           73                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        12921                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles        410442                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles         132751                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles        13810                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts     16558550                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts         7451                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts      1553910                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts       839372                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts         2031                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents         11656                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           73                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect       137458                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect       134892                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts       272350                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts     15483402                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts      1338163                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts       219045                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                   29                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs             2174667                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches         2199815                       # Number of branches executed
system.switch_cpus7.iew.exec_stores            836504                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.521710                       # Inst execution rate
system.switch_cpus7.iew.wb_sent              15463647                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count             15463507                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers          8879543                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers         23931427                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.521040                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.371041                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts     11660806                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps     14348052                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts      2210500                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls         3963                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts       240529                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples     26668784                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.538009                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.378360                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0     20728726     77.73%     77.73% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1      2970376     11.14%     88.86% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2      1097677      4.12%     92.98% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3       524333      1.97%     94.95% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4       474984      1.78%     96.73% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5       255201      0.96%     97.68% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6       202741      0.76%     98.44% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7       101032      0.38%     98.82% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8       313714      1.18%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total     26668784                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts     11660806                       # Number of instructions committed
system.switch_cpus7.commit.committedOps      14348052                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs               2125707                       # Number of memory references committed
system.switch_cpus7.commit.loads              1299256                       # Number of loads committed
system.switch_cpus7.commit.membars               1978                       # Number of memory barriers committed
system.switch_cpus7.commit.branches           2069051                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts         12927287                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls       295413                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events       313714                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads            42913544                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes           33527565                       # The number of ROB writes
system.switch_cpus7.timesIdled                 354020                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                2598925                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts           11660806                       # Number of Instructions Simulated
system.switch_cpus7.committedOps             14348052                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total     11660806                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.545120                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.545120                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.392909                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.392909                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads        69680069                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes       21543496                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads       15370902                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes          3958                       # number of misc regfile writes
system.l20.replacements                          1579                       # number of replacements
system.l20.tagsinuse                      4095.804496                       # Cycle average of tags in use
system.l20.total_refs                          209701                       # Total number of references to valid blocks.
system.l20.sampled_refs                          5675                       # Sample count of references to valid blocks.
system.l20.avg_refs                         36.951718                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           51.747175                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    25.486174                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   820.494826                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          3198.076321                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.012634                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.006222                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.200316                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.780780                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999952                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         4475                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   4476                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             822                       # number of Writeback hits
system.l20.Writeback_hits::total                  822                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data            9                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                    9                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         4484                       # number of demand (read+write) hits
system.l20.demand_hits::total                    4485                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         4484                       # number of overall hits
system.l20.overall_hits::total                   4485                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           33                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         1546                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 1579                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           33                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         1546                       # number of demand (read+write) misses
system.l20.demand_misses::total                  1579                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           33                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         1546                       # number of overall misses
system.l20.overall_misses::total                 1579                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     18989026                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    703666534                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      722655560                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     18989026                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    703666534                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       722655560                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     18989026                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    703666534                       # number of overall miss cycles
system.l20.overall_miss_latency::total      722655560                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           34                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         6021                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               6055                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          822                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              822                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data            9                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total                9                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           34                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         6030                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                6064                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           34                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         6030                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               6064                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.970588                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.256768                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.260776                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.970588                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.256385                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.260389                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.970588                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.256385                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.260389                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 575425.030303                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 455152.997413                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 457666.599113                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 575425.030303                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 455152.997413                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 457666.599113                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 575425.030303                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 455152.997413                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 457666.599113                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 229                       # number of writebacks
system.l20.writebacks::total                      229                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           33                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         1546                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            1579                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           33                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         1546                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             1579                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           33                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         1546                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            1579                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     16619090                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    592602454                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    609221544                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     16619090                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    592602454                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    609221544                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     16619090                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    592602454                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    609221544                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.970588                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.256768                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.260776                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.970588                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.256385                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.260389                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.970588                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.256385                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.260389                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 503608.787879                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 383313.359638                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 385827.450285                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 503608.787879                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 383313.359638                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 385827.450285                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 503608.787879                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 383313.359638                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 385827.450285                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1577                       # number of replacements
system.l21.tagsinuse                      4095.802767                       # Cycle average of tags in use
system.l21.total_refs                          209693                       # Total number of references to valid blocks.
system.l21.sampled_refs                          5673                       # Sample count of references to valid blocks.
system.l21.avg_refs                         36.963335                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           51.739708                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    25.239040                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   821.647870                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3197.176149                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.012632                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.006162                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.200598                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.780561                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999952                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         4470                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   4471                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             819                       # number of Writeback hits
system.l21.Writeback_hits::total                  819                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data            9                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                    9                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         4479                       # number of demand (read+write) hits
system.l21.demand_hits::total                    4480                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         4479                       # number of overall hits
system.l21.overall_hits::total                   4480                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           31                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1546                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1577                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           31                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1546                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1577                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           31                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1546                       # number of overall misses
system.l21.overall_misses::total                 1577                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     19722552                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    720751981                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      740474533                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     19722552                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    720751981                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       740474533                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     19722552                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    720751981                       # number of overall miss cycles
system.l21.overall_miss_latency::total      740474533                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           32                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         6016                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               6048                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          819                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              819                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            9                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                9                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           32                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         6025                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                6057                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           32                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         6025                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               6057                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.968750                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.256981                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.260747                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.968750                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.256598                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.260360                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.968750                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.256598                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.260360                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 636211.354839                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 466204.386158                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 469546.311351                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 636211.354839                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 466204.386158                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 469546.311351                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 636211.354839                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 466204.386158                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 469546.311351                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 229                       # number of writebacks
system.l21.writebacks::total                      229                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           31                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1546                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1577                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           31                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1546                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1577                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           31                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1546                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1577                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     17494601                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    609630600                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    627125201                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     17494601                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    609630600                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    627125201                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     17494601                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    609630600                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    627125201                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.968750                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.256981                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.260747                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.968750                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.256598                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.260360                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.968750                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.256598                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.260360                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 564341.967742                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 394327.684347                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 397669.753329                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 564341.967742                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 394327.684347                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 397669.753329                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 564341.967742                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 394327.684347                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 397669.753329                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          1575                       # number of replacements
system.l22.tagsinuse                      4095.806637                       # Cycle average of tags in use
system.l22.total_refs                          209691                       # Total number of references to valid blocks.
system.l22.sampled_refs                          5671                       # Sample count of references to valid blocks.
system.l22.avg_refs                         36.976018                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           51.749396                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    23.709956                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   823.204313                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          3197.142973                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.012634                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.005789                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.200978                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.780552                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999953                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data         4466                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   4467                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks             821                       # number of Writeback hits
system.l22.Writeback_hits::total                  821                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data            9                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                    9                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data         4475                       # number of demand (read+write) hits
system.l22.demand_hits::total                    4476                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data         4475                       # number of overall hits
system.l22.overall_hits::total                   4476                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           27                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         1548                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 1575                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           27                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         1548                       # number of demand (read+write) misses
system.l22.demand_misses::total                  1575                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           27                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         1548                       # number of overall misses
system.l22.overall_misses::total                 1575                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     16205200                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    680514896                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      696720096                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     16205200                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    680514896                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       696720096                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     16205200                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    680514896                       # number of overall miss cycles
system.l22.overall_miss_latency::total      696720096                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           28                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         6014                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               6042                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks          821                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total              821                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data            9                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total                9                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           28                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         6023                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                6051                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           28                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         6023                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               6051                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.964286                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.257399                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.260675                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.964286                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.257015                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.260288                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.964286                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.257015                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.260288                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 600192.592593                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 439609.105943                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 442361.965714                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 600192.592593                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 439609.105943                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 442361.965714                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 600192.592593                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 439609.105943                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 442361.965714                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 229                       # number of writebacks
system.l22.writebacks::total                      229                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           27                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         1548                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            1575                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           27                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         1548                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             1575                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           27                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         1548                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            1575                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     14266600                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    569312591                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    583579191                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     14266600                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    569312591                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    583579191                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     14266600                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    569312591                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    583579191                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.964286                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.257399                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.260675                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.964286                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.257015                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.260288                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.964286                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.257015                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.260288                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 528392.592593                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 367772.991602                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 370526.470476                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 528392.592593                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 367772.991602                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 370526.470476                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 528392.592593                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 367772.991602                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 370526.470476                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          1002                       # number of replacements
system.l23.tagsinuse                      4095.287819                       # Cycle average of tags in use
system.l23.total_refs                          286691                       # Total number of references to valid blocks.
system.l23.sampled_refs                          5096                       # Sample count of references to valid blocks.
system.l23.avg_refs                         56.258046                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           78.218965                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    31.167897                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   481.897129                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3504.003828                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.019096                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.007609                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.117651                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.855470                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999826                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            2                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data         3633                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   3635                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            1121                       # number of Writeback hits
system.l23.Writeback_hits::total                 1121                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data           18                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                   18                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            2                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data         3651                       # number of demand (read+write) hits
system.l23.demand_hits::total                    3653                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            2                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data         3651                       # number of overall hits
system.l23.overall_hits::total                   3653                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           41                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data          962                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 1003                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           41                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data          962                       # number of demand (read+write) misses
system.l23.demand_misses::total                  1003                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           41                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data          962                       # number of overall misses
system.l23.overall_misses::total                 1003                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     29777029                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    436830438                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      466607467                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     29777029                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    436830438                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       466607467                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     29777029                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    436830438                       # number of overall miss cycles
system.l23.overall_miss_latency::total      466607467                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           43                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         4595                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               4638                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         1121                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             1121                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data           18                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total               18                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           43                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         4613                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                4656                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           43                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         4613                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               4656                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.953488                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.209358                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.216257                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.953488                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.208541                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.215421                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.953488                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.208541                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.215421                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst       726269                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 454085.694387                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 465211.831505                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst       726269                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 454085.694387                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 465211.831505                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst       726269                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 454085.694387                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 465211.831505                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                 534                       # number of writebacks
system.l23.writebacks::total                      534                       # number of writebacks
system.l23.ReadReq_mshr_hits::switch_cpus3.data            1                       # number of ReadReq MSHR hits
system.l23.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l23.demand_mshr_hits::switch_cpus3.data            1                       # number of demand (read+write) MSHR hits
system.l23.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l23.overall_mshr_hits::switch_cpus3.data            1                       # number of overall MSHR hits
system.l23.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           41                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data          961                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            1002                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           41                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data          961                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             1002                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           41                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data          961                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            1002                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     26832666                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    367126390                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    393959056                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     26832666                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    367126390                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    393959056                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     26832666                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    367126390                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    393959056                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.953488                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.209140                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.216041                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.953488                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.208324                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.215206                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.953488                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.208324                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.215206                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 654455.268293                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 382025.379813                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 393172.710579                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 654455.268293                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 382025.379813                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 393172.710579                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 654455.268293                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 382025.379813                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 393172.710579                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                          1573                       # number of replacements
system.l24.tagsinuse                      4095.806592                       # Cycle average of tags in use
system.l24.total_refs                          209704                       # Total number of references to valid blocks.
system.l24.sampled_refs                          5669                       # Sample count of references to valid blocks.
system.l24.avg_refs                         36.991357                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks           51.748195                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    24.052068                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data   819.839459                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          3200.166870                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.012634                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.005872                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.200156                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.781291                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999953                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data         4477                       # number of ReadReq hits
system.l24.ReadReq_hits::total                   4478                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks             823                       # number of Writeback hits
system.l24.Writeback_hits::total                  823                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data            9                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                    9                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data         4486                       # number of demand (read+write) hits
system.l24.demand_hits::total                    4487                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data         4486                       # number of overall hits
system.l24.overall_hits::total                   4487                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           30                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data         1543                       # number of ReadReq misses
system.l24.ReadReq_misses::total                 1573                       # number of ReadReq misses
system.l24.demand_misses::switch_cpus4.inst           30                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data         1543                       # number of demand (read+write) misses
system.l24.demand_misses::total                  1573                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           30                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data         1543                       # number of overall misses
system.l24.overall_misses::total                 1573                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     18446733                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data    702295549                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total      720742282                       # number of ReadReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     18446733                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data    702295549                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total       720742282                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     18446733                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data    702295549                       # number of overall miss cycles
system.l24.overall_miss_latency::total      720742282                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           31                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data         6020                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total               6051                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks          823                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total              823                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data            9                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total                9                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           31                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data         6029                       # number of demand (read+write) accesses
system.l24.demand_accesses::total                6060                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           31                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data         6029                       # number of overall (read+write) accesses
system.l24.overall_accesses::total               6060                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.967742                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.256312                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.259957                       # miss rate for ReadReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.967742                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.255930                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.259571                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.967742                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.255930                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.259571                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 614891.100000                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 455149.416073                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 458195.983471                       # average ReadReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 614891.100000                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 455149.416073                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 458195.983471                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 614891.100000                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 455149.416073                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 458195.983471                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                 228                       # number of writebacks
system.l24.writebacks::total                      228                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           30                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data         1543                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total            1573                       # number of ReadReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           30                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data         1543                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total             1573                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           30                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data         1543                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total            1573                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     16292699                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data    591441407                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total    607734106                       # number of ReadReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     16292699                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data    591441407                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total    607734106                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     16292699                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data    591441407                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total    607734106                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.967742                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.256312                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.259957                       # mshr miss rate for ReadReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.967742                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.255930                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.259571                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.967742                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.255930                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.259571                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 543089.966667                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 383306.161374                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 386353.532104                       # average ReadReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 543089.966667                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 383306.161374                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 386353.532104                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 543089.966667                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 383306.161374                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 386353.532104                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                          2668                       # number of replacements
system.l25.tagsinuse                      4095.539288                       # Cycle average of tags in use
system.l25.total_refs                          317808                       # Total number of references to valid blocks.
system.l25.sampled_refs                          6764                       # Sample count of references to valid blocks.
system.l25.avg_refs                         46.985216                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks           36.899951                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    26.511157                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data   964.995851                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          3067.132328                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.009009                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.006472                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.235595                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.748812                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999888                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data         5391                       # number of ReadReq hits
system.l25.ReadReq_hits::total                   5392                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks            1571                       # number of Writeback hits
system.l25.Writeback_hits::total                 1571                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data           18                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                   18                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data         5409                       # number of demand (read+write) hits
system.l25.demand_hits::total                    5410                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data         5409                       # number of overall hits
system.l25.overall_hits::total                   5410                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           36                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data         2631                       # number of ReadReq misses
system.l25.ReadReq_misses::total                 2667                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           36                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data         2631                       # number of demand (read+write) misses
system.l25.demand_misses::total                  2667                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           36                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data         2631                       # number of overall misses
system.l25.overall_misses::total                 2667                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     24352704                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data   1366484346                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total     1390837050                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     24352704                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data   1366484346                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total      1390837050                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     24352704                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data   1366484346                       # number of overall miss cycles
system.l25.overall_miss_latency::total     1390837050                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           37                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data         8022                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total               8059                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks         1571                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total             1571                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data           18                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total               18                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           37                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data         8040                       # number of demand (read+write) accesses
system.l25.demand_accesses::total                8077                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           37                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data         8040                       # number of overall (read+write) accesses
system.l25.overall_accesses::total               8077                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.972973                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.327973                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.330934                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.972973                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.327239                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.330197                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.972973                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.327239                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.330197                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst       676464                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 519378.314709                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 521498.706412                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst       676464                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 519378.314709                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 521498.706412                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst       676464                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 519378.314709                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 521498.706412                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                 510                       # number of writebacks
system.l25.writebacks::total                      510                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           36                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data         2631                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total            2667                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           36                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data         2631                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total             2667                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           36                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data         2631                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total            2667                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     21766537                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data   1177510851                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total   1199277388                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     21766537                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data   1177510851                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total   1199277388                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     21766537                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data   1177510851                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total   1199277388                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.327973                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.330934                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.972973                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.327239                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.330197                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.972973                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.327239                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.330197                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 604626.027778                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 447552.584949                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 449672.811399                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 604626.027778                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 447552.584949                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 449672.811399                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 604626.027778                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 447552.584949                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 449672.811399                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                          2689                       # number of replacements
system.l26.tagsinuse                      4095.526425                       # Cycle average of tags in use
system.l26.total_refs                          317799                       # Total number of references to valid blocks.
system.l26.sampled_refs                          6785                       # Sample count of references to valid blocks.
system.l26.avg_refs                         46.838467                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks           36.881999                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    25.244913                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data   979.379380                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          3054.020133                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.009004                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.006163                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.239106                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.745610                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999884                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data         5382                       # number of ReadReq hits
system.l26.ReadReq_hits::total                   5383                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks            1571                       # number of Writeback hits
system.l26.Writeback_hits::total                 1571                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data           18                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                   18                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data         5400                       # number of demand (read+write) hits
system.l26.demand_hits::total                    5401                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data         5400                       # number of overall hits
system.l26.overall_hits::total                   5401                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           35                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data         2653                       # number of ReadReq misses
system.l26.ReadReq_misses::total                 2688                       # number of ReadReq misses
system.l26.demand_misses::switch_cpus6.inst           35                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data         2653                       # number of demand (read+write) misses
system.l26.demand_misses::total                  2688                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           35                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data         2653                       # number of overall misses
system.l26.overall_misses::total                 2688                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     30604537                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data   1382263302                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total     1412867839                       # number of ReadReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     30604537                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data   1382263302                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total      1412867839                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     30604537                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data   1382263302                       # number of overall miss cycles
system.l26.overall_miss_latency::total     1412867839                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           36                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data         8035                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total               8071                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks         1571                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total             1571                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data           18                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total               18                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           36                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data         8053                       # number of demand (read+write) accesses
system.l26.demand_accesses::total                8089                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           36                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data         8053                       # number of overall (read+write) accesses
system.l26.overall_accesses::total               8089                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.972222                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.330180                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.333044                       # miss rate for ReadReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.972222                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.329442                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.332303                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.972222                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.329442                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.332303                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 874415.342857                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 521018.960422                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 525620.475818                       # average ReadReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 874415.342857                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 521018.960422                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 525620.475818                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 874415.342857                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 521018.960422                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 525620.475818                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                 505                       # number of writebacks
system.l26.writebacks::total                      505                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           35                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data         2653                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total            2688                       # number of ReadReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           35                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data         2653                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total             2688                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           35                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data         2653                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total            2688                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     28089181                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data   1191637897                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total   1219727078                       # number of ReadReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     28089181                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data   1191637897                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total   1219727078                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     28089181                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data   1191637897                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total   1219727078                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.330180                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.333044                       # mshr miss rate for ReadReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.972222                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.329442                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.332303                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.972222                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.329442                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.332303                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 802548.028571                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 449166.188089                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 453767.514137                       # average ReadReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 802548.028571                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 449166.188089                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 453767.514137                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 802548.028571                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 449166.188089                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 453767.514137                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                          1009                       # number of replacements
system.l27.tagsinuse                      4095.285474                       # Cycle average of tags in use
system.l27.total_refs                          286701                       # Total number of references to valid blocks.
system.l27.sampled_refs                          5104                       # Sample count of references to valid blocks.
system.l27.avg_refs                         56.171826                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks           78.216504                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    33.675820                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data   482.478408                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          3500.914742                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.019096                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.008222                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.117793                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.854716                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999826                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            2                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data         3631                       # number of ReadReq hits
system.l27.ReadReq_hits::total                   3633                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks            1124                       # number of Writeback hits
system.l27.Writeback_hits::total                 1124                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data           18                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                   18                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            2                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data         3649                       # number of demand (read+write) hits
system.l27.demand_hits::total                    3651                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            2                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data         3649                       # number of overall hits
system.l27.overall_hits::total                   3651                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           43                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data          967                       # number of ReadReq misses
system.l27.ReadReq_misses::total                 1010                       # number of ReadReq misses
system.l27.demand_misses::switch_cpus7.inst           43                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data          967                       # number of demand (read+write) misses
system.l27.demand_misses::total                  1010                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           43                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data          967                       # number of overall misses
system.l27.overall_misses::total                 1010                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     39195648                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data    429982561                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total      469178209                       # number of ReadReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     39195648                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data    429982561                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total       469178209                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     39195648                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data    429982561                       # number of overall miss cycles
system.l27.overall_miss_latency::total      469178209                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           45                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data         4598                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total               4643                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks         1124                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total             1124                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data           18                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total               18                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           45                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data         4616                       # number of demand (read+write) accesses
system.l27.demand_accesses::total                4661                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           45                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data         4616                       # number of overall (read+write) accesses
system.l27.overall_accesses::total               4661                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.955556                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.210309                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.217532                       # miss rate for ReadReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.955556                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.209489                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.216692                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.955556                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.209489                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.216692                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 911526.697674                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 444656.216132                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 464532.880198                       # average ReadReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 911526.697674                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 444656.216132                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 464532.880198                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 911526.697674                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 444656.216132                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 464532.880198                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                 537                       # number of writebacks
system.l27.writebacks::total                      537                       # number of writebacks
system.l27.ReadReq_mshr_hits::switch_cpus7.data            1                       # number of ReadReq MSHR hits
system.l27.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l27.demand_mshr_hits::switch_cpus7.data            1                       # number of demand (read+write) MSHR hits
system.l27.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l27.overall_mshr_hits::switch_cpus7.data            1                       # number of overall MSHR hits
system.l27.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           43                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data          966                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total            1009                       # number of ReadReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           43                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data          966                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total             1009                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           43                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data          966                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total            1009                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     36108248                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data    359423130                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total    395531378                       # number of ReadReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     36108248                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data    359423130                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total    395531378                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     36108248                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data    359423130                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total    395531378                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.955556                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.210091                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.217316                       # mshr miss rate for ReadReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.955556                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.209272                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.216477                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.955556                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.209272                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.216477                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 839726.697674                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 372073.633540                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 392003.347869                       # average ReadReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 839726.697674                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 372073.633540                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 392003.347869                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 839726.697674                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 372073.633540                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 392003.347869                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     1                       # number of replacements
system.cpu0.icache.tagsinuse               552.486068                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001432119                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   561                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1785083.991087                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    26.316351                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   526.169717                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.042174                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.843221                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.885394                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1399850                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1399850                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1399850                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1399850                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1399850                       # number of overall hits
system.cpu0.icache.overall_hits::total        1399850                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           46                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           46                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           46                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            46                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           46                       # number of overall misses
system.cpu0.icache.overall_misses::total           46                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     24538021                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     24538021                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     24538021                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     24538021                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     24538021                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     24538021                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1399896                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1399896                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1399896                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1399896                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1399896                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1399896                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000033                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000033                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 533435.239130                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 533435.239130                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 533435.239130                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 533435.239130                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 533435.239130                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 533435.239130                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           12                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           12                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           12                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           34                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           34                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           34                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     19389845                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     19389845                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     19389845                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     19389845                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     19389845                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     19389845                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000024                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000024                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000024                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000024                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 570289.558824                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 570289.558824                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 570289.558824                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 570289.558824                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 570289.558824                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 570289.558824                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  6030                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               221205482                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  6286                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              35190.181674                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   184.462266                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    71.537734                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.720556                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.279444                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2073217                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2073217                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       386426                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        386426                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          919                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          919                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          908                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          908                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2459643                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2459643                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2459643                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2459643                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        20379                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        20379                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           45                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           45                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        20424                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         20424                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        20424                       # number of overall misses
system.cpu0.dcache.overall_misses::total        20424                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   4663861203                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   4663861203                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      3747781                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      3747781                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   4667608984                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4667608984                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   4667608984                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4667608984                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2093596                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2093596                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       386471                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       386471                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          919                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          919                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          908                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          908                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2480067                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2480067                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2480067                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2480067                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009734                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009734                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000116                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000116                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008235                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008235                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008235                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008235                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 228856.234506                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 228856.234506                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 83284.022222                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 83284.022222                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 228535.496671                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 228535.496671                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 228535.496671                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 228535.496671                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          822                       # number of writebacks
system.cpu0.dcache.writebacks::total              822                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        14358                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        14358                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           36                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           36                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        14394                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        14394                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        14394                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        14394                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         6021                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         6021                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            9                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         6030                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         6030                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         6030                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         6030                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1009372745                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1009372745                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       582101                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       582101                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1009954846                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1009954846                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1009954846                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1009954846                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002876                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002876                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002431                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002431                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002431                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002431                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 167642.043680                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 167642.043680                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 64677.888889                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 64677.888889                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 167488.365837                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 167488.365837                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 167488.365837                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 167488.365837                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     1                       # number of replacements
system.cpu1.icache.tagsinuse               552.238904                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1001430650                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   559                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1791468.067979                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    26.068770                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   526.170134                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.041777                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.843221                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.884998                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1398381                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1398381                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1398381                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1398381                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1398381                       # number of overall hits
system.cpu1.icache.overall_hits::total        1398381                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           41                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           41                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           41                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            41                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           41                       # number of overall misses
system.cpu1.icache.overall_misses::total           41                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     23600431                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     23600431                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     23600431                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     23600431                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     23600431                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     23600431                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1398422                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1398422                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1398422                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1398422                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1398422                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1398422                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000029                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000029                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000029                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000029                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000029                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000029                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 575620.268293                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 575620.268293                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 575620.268293                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 575620.268293                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 575620.268293                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 575620.268293                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            9                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            9                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            9                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           32                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           32                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           32                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           32                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           32                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           32                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     20082974                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     20082974                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     20082974                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     20082974                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     20082974                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     20082974                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000023                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000023                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000023                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000023                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 627592.937500                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 627592.937500                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 627592.937500                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 627592.937500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 627592.937500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 627592.937500                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  6025                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               221199642                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  6281                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              35217.265085                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   184.643862                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    71.356138                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.721265                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.278735                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      2067731                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2067731                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       386082                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        386082                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          912                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          912                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          905                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          905                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      2453813                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2453813                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      2453813                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2453813                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        20345                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        20345                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           41                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           41                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        20386                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         20386                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        20386                       # number of overall misses
system.cpu1.dcache.overall_misses::total        20386                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   4757597763                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4757597763                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      3511281                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      3511281                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   4761109044                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4761109044                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   4761109044                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4761109044                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      2088076                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2088076                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       386123                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       386123                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          912                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          912                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          905                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          905                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      2474199                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2474199                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      2474199                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2474199                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009743                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009743                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000106                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000106                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008239                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008239                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008239                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008239                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 233846.043893                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 233846.043893                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data        85641                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total        85641                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 233547.976258                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 233547.976258                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 233547.976258                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 233547.976258                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          819                       # number of writebacks
system.cpu1.dcache.writebacks::total              819                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        14329                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        14329                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           32                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           32                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        14361                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        14361                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        14361                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        14361                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         6016                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         6016                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            9                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         6025                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         6025                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         6025                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         6025                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1026156286                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1026156286                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       576900                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       576900                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1026733186                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1026733186                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1026733186                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1026733186                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002881                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002881                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002435                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002435                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002435                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002435                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 170571.191157                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 170571.191157                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data        64100                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 170412.147054                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 170412.147054                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 170412.147054                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 170412.147054                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     1                       # number of replacements
system.cpu2.icache.tagsinuse               550.709885                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1001435097                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   555                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1804387.562162                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    24.540549                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst   526.169335                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.039328                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.843220                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.882548                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1402828                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1402828                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1402828                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1402828                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1402828                       # number of overall hits
system.cpu2.icache.overall_hits::total        1402828                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           37                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           37                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           37                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            37                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           37                       # number of overall misses
system.cpu2.icache.overall_misses::total           37                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     20220732                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     20220732                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     20220732                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     20220732                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     20220732                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     20220732                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1402865                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1402865                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1402865                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1402865                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1402865                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1402865                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000026                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000026                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000026                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000026                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000026                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000026                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 546506.270270                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 546506.270270                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 546506.270270                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 546506.270270                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 546506.270270                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 546506.270270                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            9                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            9                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            9                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           28                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           28                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           28                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     16511181                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     16511181                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     16511181                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     16511181                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     16511181                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     16511181                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000020                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000020                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000020                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000020                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000020                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000020                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 589685.035714                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 589685.035714                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 589685.035714                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 589685.035714                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 589685.035714                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 589685.035714                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  6023                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               221210216                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  6279                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              35230.166587                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   184.483537                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    71.516463                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.720639                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.279361                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      2077441                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        2077441                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       386940                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        386940                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          915                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          915                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          908                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          908                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      2464381                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         2464381                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      2464381                       # number of overall hits
system.cpu2.dcache.overall_hits::total        2464381                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        20397                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        20397                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           41                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           41                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        20438                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         20438                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        20438                       # number of overall misses
system.cpu2.dcache.overall_misses::total        20438                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   4544190416                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   4544190416                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      3510195                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      3510195                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   4547700611                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   4547700611                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   4547700611                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   4547700611                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      2097838                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      2097838                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       386981                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       386981                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          915                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          915                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          908                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          908                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      2484819                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      2484819                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      2484819                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      2484819                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009723                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009723                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000106                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000106                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008225                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008225                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008225                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008225                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 222787.194980                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 222787.194980                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 85614.512195                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 85614.512195                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 222512.017370                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 222512.017370                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 222512.017370                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 222512.017370                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          821                       # number of writebacks
system.cpu2.dcache.writebacks::total              821                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        14383                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        14383                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           32                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           32                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        14415                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        14415                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        14415                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        14415                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         6014                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         6014                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            9                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         6023                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         6023                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         6023                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         6023                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    985595052                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    985595052                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       576900                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       576900                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    986171952                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    986171952                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    986171952                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    986171952                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002867                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002867                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002424                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002424                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002424                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002424                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 163883.447290                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 163883.447290                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data        64100                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 163734.343683                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 163734.343683                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 163734.343683                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 163734.343683                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               507.864943                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1074558361                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2074436.990347                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    32.864943                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          475                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.052668                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.761218                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.813886                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1422824                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1422824                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1422824                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1422824                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1422824                       # number of overall hits
system.cpu3.icache.overall_hits::total        1422824                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           56                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           56                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           56                       # number of overall misses
system.cpu3.icache.overall_misses::total           56                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     34998077                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     34998077                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     34998077                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     34998077                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     34998077                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     34998077                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1422880                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1422880                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1422880                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1422880                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1422880                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1422880                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000039                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000039                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000039                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000039                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000039                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000039                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 624965.660714                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 624965.660714                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 624965.660714                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 624965.660714                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 624965.660714                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 624965.660714                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           13                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           13                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           13                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           43                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           43                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           43                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     30266653                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     30266653                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     30266653                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     30266653                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     30266653                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     30266653                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 703875.651163                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 703875.651163                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 703875.651163                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 703875.651163                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 703875.651163                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 703875.651163                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  4613                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               163996071                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  4869                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              33681.674060                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   221.719962                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    34.280038                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.866094                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.133906                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       978972                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         978972                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       822198                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        822198                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         2054                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         2054                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1978                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1978                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1801170                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1801170                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1801170                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1801170                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        14836                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        14836                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          100                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          100                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        14936                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         14936                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        14936                       # number of overall misses
system.cpu3.dcache.overall_misses::total        14936                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   2788026469                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   2788026469                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      8075150                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      8075150                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   2796101619                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   2796101619                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   2796101619                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   2796101619                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       993808                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       993808                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       822298                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       822298                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         2054                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         2054                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1978                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1978                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1816106                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1816106                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1816106                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1816106                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.014928                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.014928                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000122                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000122                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008224                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008224                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008224                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008224                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 187923.056686                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 187923.056686                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 80751.500000                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 80751.500000                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 187205.518144                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 187205.518144                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 187205.518144                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 187205.518144                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1121                       # number of writebacks
system.cpu3.dcache.writebacks::total             1121                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        10241                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        10241                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           82                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           82                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        10323                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        10323                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        10323                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        10323                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         4595                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         4595                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           18                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         4613                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         4613                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         4613                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         4613                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    681477658                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    681477658                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1166199                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1166199                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    682643857                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    682643857                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    682643857                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    682643857                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004624                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004624                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002540                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002540                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002540                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002540                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 148308.521872                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 148308.521872                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 64788.833333                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 64788.833333                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 147982.626707                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 147982.626707                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 147982.626707                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 147982.626707                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     2                       # number of replacements
system.cpu4.icache.tagsinuse               550.935302                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1001432156                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   558                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1794681.283154                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    24.882150                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst   526.053152                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.039875                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.843034                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.882909                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst      1399887                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        1399887                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst      1399887                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         1399887                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst      1399887                       # number of overall hits
system.cpu4.icache.overall_hits::total        1399887                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           41                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           41                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           41                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            41                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           41                       # number of overall misses
system.cpu4.icache.overall_misses::total           41                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     23456116                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     23456116                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     23456116                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     23456116                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     23456116                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     23456116                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst      1399928                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      1399928                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst      1399928                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      1399928                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst      1399928                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      1399928                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000029                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000029                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000029                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000029                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000029                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000029                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 572100.390244                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 572100.390244                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 572100.390244                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 572100.390244                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 572100.390244                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 572100.390244                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           10                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           10                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           10                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           31                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           31                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           31                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           31                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           31                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           31                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     18773067                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     18773067                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     18773067                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     18773067                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     18773067                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     18773067                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000022                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000022                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000022                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000022                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000022                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 605582.806452                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 605582.806452                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 605582.806452                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 605582.806452                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 605582.806452                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 605582.806452                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                  6029                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               221204722                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  6285                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              35195.659825                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   184.693567                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    71.306433                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.721459                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.278541                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data      2072804                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        2072804                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       386090                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        386090                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          911                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          911                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          905                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          905                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data      2458894                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         2458894                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data      2458894                       # number of overall hits
system.cpu4.dcache.overall_hits::total        2458894                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data        20379                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        20379                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           41                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           41                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        20420                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         20420                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        20420                       # number of overall misses
system.cpu4.dcache.overall_misses::total        20420                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data   4691139049                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   4691139049                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      3514076                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      3514076                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data   4694653125                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   4694653125                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data   4694653125                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   4694653125                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data      2093183                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      2093183                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       386131                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       386131                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          911                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          911                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          905                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          905                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data      2479314                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      2479314                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data      2479314                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      2479314                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.009736                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.009736                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000106                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000106                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.008236                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.008236                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.008236                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.008236                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 230194.761715                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 230194.761715                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 85709.170732                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 85709.170732                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 229904.658423                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 229904.658423                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 229904.658423                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 229904.658423                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          823                       # number of writebacks
system.cpu4.dcache.writebacks::total              823                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data        14359                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total        14359                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           32                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           32                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data        14391                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total        14391                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data        14391                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total        14391                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data         6020                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         6020                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data            9                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data         6029                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         6029                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data         6029                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         6029                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data   1008176618                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   1008176618                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data       576900                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       576900                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data   1008753518                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   1008753518                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data   1008753518                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   1008753518                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.002876                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.002876                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002432                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002432                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002432                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002432                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 167471.199003                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 167471.199003                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data        64100                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 167316.888041                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 167316.888041                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 167316.888041                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 167316.888041                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               520.933655                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1080559654                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   527                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              2050397.825427                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    30.933655                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          490                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.049573                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.785256                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.834830                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst      1373177                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        1373177                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst      1373177                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         1373177                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst      1373177                       # number of overall hits
system.cpu5.icache.overall_hits::total        1373177                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           52                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           52                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           52                       # number of overall misses
system.cpu5.icache.overall_misses::total           52                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     30293505                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     30293505                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     30293505                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     30293505                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     30293505                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     30293505                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst      1373229                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      1373229                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst      1373229                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      1373229                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst      1373229                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      1373229                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000038                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000038                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 582567.403846                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 582567.403846                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 582567.403846                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 582567.403846                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 582567.403846                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 582567.403846                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           15                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           15                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           15                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           37                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           37                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           37                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     24718002                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     24718002                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     24718002                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     24718002                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     24718002                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     24718002                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 668054.108108                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 668054.108108                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 668054.108108                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 668054.108108                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 668054.108108                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 668054.108108                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  8040                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               178860069                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  8296                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              21559.796167                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   228.632176                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    27.367824                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.893094                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.106906                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data       951019                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         951019                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       785481                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        785481                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         2073                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         2073                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         1830                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         1830                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data      1736500                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         1736500                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data      1736500                       # number of overall hits
system.cpu5.dcache.overall_hits::total        1736500                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data        20758                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        20758                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          107                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          107                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data        20865                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         20865                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data        20865                       # number of overall misses
system.cpu5.dcache.overall_misses::total        20865                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data   4784446601                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   4784446601                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      8602785                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      8602785                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data   4793049386                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   4793049386                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data   4793049386                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   4793049386                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data       971777                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       971777                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data       785588                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       785588                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         2073                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         2073                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         1830                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         1830                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data      1757365                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      1757365                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data      1757365                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      1757365                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.021361                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.021361                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000136                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000136                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.011873                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.011873                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.011873                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.011873                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 230486.877397                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 230486.877397                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 80399.859813                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 80399.859813                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 229717.200383                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 229717.200383                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 229717.200383                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 229717.200383                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         1572                       # number of writebacks
system.cpu5.dcache.writebacks::total             1572                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data        12736                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        12736                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           89                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           89                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data        12825                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total        12825                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data        12825                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total        12825                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         8022                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         8022                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           18                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         8040                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         8040                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         8040                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         8040                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data   1742696959                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   1742696959                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      1162839                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      1162839                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data   1743859798                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   1743859798                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data   1743859798                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   1743859798                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.008255                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.008255                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.004575                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.004575                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.004575                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.004575                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 217239.710671                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 217239.710671                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 64602.166667                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 64602.166667                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 216897.984826                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 216897.984826                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 216897.984826                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 216897.984826                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               519.479147                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1080558251                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   526                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              2054293.252852                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    29.479147                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          490                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.047242                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.785256                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.832499                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst      1371774                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        1371774                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst      1371774                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         1371774                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst      1371774                       # number of overall hits
system.cpu6.icache.overall_hits::total        1371774                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           50                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           50                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           50                       # number of overall misses
system.cpu6.icache.overall_misses::total           50                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     46346539                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     46346539                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     46346539                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     46346539                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     46346539                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     46346539                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst      1371824                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      1371824                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst      1371824                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      1371824                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst      1371824                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      1371824                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000036                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000036                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 926930.780000                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 926930.780000                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 926930.780000                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 926930.780000                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 926930.780000                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 926930.780000                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           14                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           14                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           14                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           36                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           36                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           36                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     30994452                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     30994452                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     30994452                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     30994452                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     30994452                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     30994452                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst       860957                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total       860957                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst       860957                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total       860957                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst       860957                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total       860957                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                  8053                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               178857817                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  8309                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              21525.793357                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   228.628133                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    27.371867                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.893079                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.106921                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data       949097                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         949097                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data       785013                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        785013                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         2209                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         2209                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         1832                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         1832                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data      1734110                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         1734110                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data      1734110                       # number of overall hits
system.cpu6.dcache.overall_hits::total        1734110                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data        20909                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        20909                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          110                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          110                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        21019                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         21019                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        21019                       # number of overall misses
system.cpu6.dcache.overall_misses::total        21019                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data   4839706476                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   4839706476                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data      8994255                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      8994255                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data   4848700731                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   4848700731                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data   4848700731                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   4848700731                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data       970006                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       970006                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data       785123                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       785123                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         2209                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         2209                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         1832                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         1832                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data      1755129                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      1755129                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data      1755129                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      1755129                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.021556                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.021556                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000140                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000140                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.011976                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.011976                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.011976                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.011976                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 231465.229136                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 231465.229136                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 81765.954545                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 81765.954545                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 230681.798896                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 230681.798896                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 230681.798896                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 230681.798896                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         1571                       # number of writebacks
system.cpu6.dcache.writebacks::total             1571                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data        12874                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total        12874                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data           92                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           92                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data        12966                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total        12966                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data        12966                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total        12966                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data         8035                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         8035                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           18                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         8053                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         8053                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         8053                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         8053                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data   1758119976                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   1758119976                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data      1191794                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total      1191794                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data   1759311770                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   1759311770                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data   1759311770                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   1759311770                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.008283                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.008283                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.004588                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.004588                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.004588                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.004588                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 218807.713255                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 218807.713255                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 66210.777778                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 66210.777778                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 218466.629827                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 218466.629827                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 218466.629827                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 218466.629827                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               510.209124                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1074559388                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              2066460.361538                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    35.209124                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          475                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.056425                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.761218                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.817643                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst      1423851                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        1423851                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst      1423851                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         1423851                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst      1423851                       # number of overall hits
system.cpu7.icache.overall_hits::total        1423851                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           56                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           56                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           56                       # number of overall misses
system.cpu7.icache.overall_misses::total           56                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     46143057                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     46143057                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     46143057                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     46143057                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     46143057                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     46143057                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst      1423907                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      1423907                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst      1423907                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      1423907                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst      1423907                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      1423907                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000039                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000039                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000039                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000039                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000039                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000039                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 823983.160714                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 823983.160714                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 823983.160714                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 823983.160714                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 823983.160714                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 823983.160714                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           11                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           11                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           11                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           45                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           45                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           45                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     39734470                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     39734470                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     39734470                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     39734470                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     39734470                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     39734470                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000032                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000032                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000032                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000032                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 882988.222222                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 882988.222222                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 882988.222222                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 882988.222222                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 882988.222222                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 882988.222222                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                  4616                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               163997011                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  4872                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              33661.127053                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   221.710820                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    34.289180                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.866058                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.133942                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data       979593                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         979593                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data       822564                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        822564                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data         2006                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         2006                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data         1979                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         1979                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data      1802157                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         1802157                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data      1802157                       # number of overall hits
system.cpu7.dcache.overall_hits::total        1802157                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data        14770                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        14770                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          104                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          104                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data        14874                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         14874                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data        14874                       # number of overall misses
system.cpu7.dcache.overall_misses::total        14874                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data   2758309682                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   2758309682                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      8375140                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      8375140                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data   2766684822                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   2766684822                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data   2766684822                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   2766684822                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data       994363                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       994363                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data       822668                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       822668                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data         2006                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         2006                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data         1979                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         1979                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data      1817031                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      1817031                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data      1817031                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      1817031                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.014854                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.014854                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000126                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000126                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.008186                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.008186                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.008186                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.008186                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 186750.824780                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 186750.824780                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 80530.192308                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 80530.192308                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 186008.123033                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 186008.123033                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 186008.123033                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 186008.123033                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         1124                       # number of writebacks
system.cpu7.dcache.writebacks::total             1124                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data        10172                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        10172                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           86                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           86                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data        10258                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        10258                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data        10258                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        10258                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data         4598                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         4598                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           18                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data         4616                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         4616                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data         4616                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         4616                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data    674597262                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    674597262                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      1156077                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      1156077                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data    675753339                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    675753339                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data    675753339                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    675753339                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.004624                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.004624                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002540                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002540                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002540                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002540                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 146715.367986                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 146715.367986                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 64226.500000                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 64226.500000                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 146393.704289                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 146393.704289                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 146393.704289                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 146393.704289                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
