[
    {
        "mnemonic": "test",
        "mnemonicPrecise": "testb",
        "opcode": 168,
        "opcodeHex": "A8",
        "operands": [
            "al",
            "Immediate8"
        ],
        "operandSize": 8,
        "operandEncoding": "rm",
        "modes": [
            "REAL",
            "PROT",
            "COMP",
            "LEG",
            "X32",
            "X64"
        ]
    },
    {
        "mnemonic": "test",
        "mnemonicPrecise": "testw",
        "opcode": 169,
        "opcodeHex": "A9",
        "operands": [
            "ax",
            "Immediate16"
        ],
        "operandSize": 16,
        "operandEncoding": "rm",
        "modes": [
            "REAL",
            "PROT",
            "COMP",
            "LEG",
            "X32",
            "X64"
        ]
    },
    {
        "mnemonic": "test",
        "mnemonicPrecise": "testd",
        "opcode": 169,
        "opcodeHex": "A9",
        "operands": [
            "eax",
            "Immediate32"
        ],
        "operandSize": 32,
        "operandEncoding": "rm",
        "modes": [
            "REAL",
            "PROT",
            "COMP",
            "LEG",
            "X32",
            "X64"
        ]
    },
    {
        "mnemonic": "test",
        "mnemonicPrecise": "testq",
        "opcode": 169,
        "opcodeHex": "A9",
        "operands": [
            "rax",
            "Immediate32"
        ],
        "operandSize": 64,
        "operandEncoding": "rm",
        "modes": [
            "REAL",
            "PROT",
            "COMP",
            "LEG",
            "X32",
            "X64"
        ]
    },
    {
        "mnemonic": "test",
        "mnemonicPrecise": "testb",
        "opcode": 246,
        "opcodeHex": "F6",
        "operands": [
            [
                "Register8",
                "Memory"
            ],
            "Immediate8"
        ],
        "operandSize": 8,
        "operandEncoding": "rm",
        "modes": [
            "REAL",
            "PROT",
            "COMP",
            "LEG",
            "X32",
            "X64"
        ]
    },
    {
        "mnemonic": "test",
        "mnemonicPrecise": "testw",
        "opcode": 247,
        "opcodeHex": "F7",
        "operands": [
            [
                "Register16",
                "Memory"
            ],
            "Immediate16"
        ],
        "operandSize": 16,
        "operandEncoding": "rm",
        "modes": [
            "REAL",
            "PROT",
            "COMP",
            "LEG",
            "X32",
            "X64"
        ]
    },
    {
        "mnemonic": "test",
        "mnemonicPrecise": "testd",
        "opcode": 247,
        "opcodeHex": "F7",
        "operands": [
            [
                "Register32",
                "Memory"
            ],
            "Immediate32"
        ],
        "operandSize": 32,
        "operandEncoding": "rm",
        "modes": [
            "REAL",
            "PROT",
            "COMP",
            "LEG",
            "X32",
            "X64"
        ]
    },
    {
        "mnemonic": "test",
        "mnemonicPrecise": "testq",
        "opcode": 247,
        "opcodeHex": "F7",
        "operands": [
            [
                "Register64",
                "Memory"
            ],
            "Immediate32"
        ],
        "operandSize": 64,
        "operandEncoding": "rm",
        "modes": [
            "REAL",
            "PROT",
            "COMP",
            "LEG",
            "X32",
            "X64"
        ]
    },
    {
        "mnemonic": "test",
        "mnemonicPrecise": "testb",
        "opcode": 132,
        "opcodeHex": "84",
        "operands": [
            [
                "Register8",
                "Memory"
            ],
            "Register8"
        ],
        "operandSize": 8,
        "operandEncoding": "rm",
        "modes": [
            "REAL",
            "PROT",
            "COMP",
            "LEG",
            "X32",
            "X64"
        ]
    },
    {
        "mnemonic": "test",
        "mnemonicPrecise": "testw",
        "opcode": 133,
        "opcodeHex": "85",
        "operands": [
            [
                "Register16",
                "Memory"
            ],
            "Register16"
        ],
        "operandSize": 16,
        "operandEncoding": "rm",
        "modes": [
            "REAL",
            "PROT",
            "COMP",
            "LEG",
            "X32",
            "X64"
        ]
    },
    {
        "mnemonic": "test",
        "mnemonicPrecise": "testd",
        "opcode": 133,
        "opcodeHex": "85",
        "operands": [
            [
                "Register32",
                "Memory"
            ],
            "Register32"
        ],
        "operandSize": 32,
        "operandEncoding": "rm",
        "modes": [
            "REAL",
            "PROT",
            "COMP",
            "LEG",
            "X32",
            "X64"
        ]
    },
    {
        "mnemonic": "test",
        "mnemonicPrecise": "testq",
        "opcode": 133,
        "opcodeHex": "85",
        "operands": [
            [
                "Register64",
                "Memory"
            ],
            "Register64"
        ],
        "operandSize": 64,
        "operandEncoding": "rm",
        "modes": [
            "REAL",
            "PROT",
            "COMP",
            "LEG",
            "X32",
            "X64"
        ]
    }
]