// (C) 2001-2024 Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions and other 
// software and tools, and its AMPP partner logic functions, and any output 
// files from any of the foregoing (including device programming or simulation 
// files), and any associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License Subscription 
// Agreement, Intel FPGA IP License Agreement, or other applicable 
// license agreement, including, without limitation, that your use is for the 
// sole purpose of programming logic devices manufactured by Intel and sold by 
// Intel or its authorized distributors.  Please refer to the applicable 
// agreement for further details.


// Copyright 2014 Altera Corporation. All rights reserved.
// Altera products are protected under numerous U.S. and foreign patents, 
// maskwork rights, copyrights and other intellectual property laws.  
//
// This reference design file, and your use thereof, is subject to and governed
// by the terms and conditions of the applicable Altera Reference Design 
// License Agreement (either as signed by you or found at www.altera.com).  By
// using this reference design file, you indicate your acceptance of such terms
// and conditions between you and Altera Corporation.  In the event that you do
// not agree with such terms and conditions, you may not use the reference 
// design file and please promptly destroy any copies you have made.
//
// This reference design file is being provided on an "as-is" basis and as an 
// accommodation and therefore all warranties, representations or guarantees of 
// any kind (whether express, implied or statutory) including, without 
// limitation, warranties of merchantability, non-infringement, or fitness for
// a particular purpose, are specifically disclaimed.  By making this reference
// design file available, Altera expressly does not recommend, suggest or 
// require that this reference design file be used in combination with any 
// other product not provided by Altera.
/////////////////////////////////////////////////////////////////////////////


`timescale 1ps/1ps

// DESCRIPTION
// 4 input AND gate.  Latency 0.
// Generated by one of Gregg's toys.   Share And Enjoy.

module alt_ehipc3_fm_and4t0 #(
    parameter SIM_EMULATE = 1'b0
) (
    input [3:0] din,
    output dout
);

alt_ehipc3_fm_lut6 t0 (.din({1'b1,1'b1,din}),.dout(dout));
defparam t0 .SIM_EMULATE = SIM_EMULATE;
defparam t0 .MASK = 64'h8000000000000000;

endmodule

`ifdef QUESTA_INTEL_OEM
`pragma questa_oem_00 "iNcmQeM5R+2wXyQcrIvK9Aed2O3DNv4QGFTpmcaGURS3nf96+gCegtWg50e6rleWE64VT4+790Ghs95mog/VHoEYybDIGn5EoWfqpEPzBOW06ogVsMbRm79acU6L09a0INNw7swJhWgHQdzl07TrCbOuFN5j/YV4soVomm30RbpyPicKqaC/jMGdl00awWTRKYI/LlUWB2031x5qz4fwVbhj6DvZKYVLlQLmylj6M7thkzvNe7hS6MdEQcVBGyGOIVKzMuzQPZPfaceLqjD5QbsYVwrQeFjsEoKXtaWaps105dTPno8iMOxAwdjhCBMJGOWw5YZmWukP6lfEfu7re+ZxR8cT++jOHOvon1SeR3guuv0ua/gXUo5eHe+gdShsWlKfs24jc2FS4DlyJs7ZGVy1ENnqPq3xkg8vMS7rKxrOzjrWElbx+L263/rWcxPcVv/FQ7OGvxQU1aZ02EbrbuuNh7bmZu4bsMM33saZCwlcvOzhcc84DDm+Kk5s5+ifW4//fkSvfCiJVcC8uHfPPoq0YnZU4X+BsOqmiu6Dq1LI4W6t+8rR0YghG9ZXBnw7jhfldh1fZPKARV09hkjl28AvzsL1KNyU95v/M8+kWqyX8xqxpo+BWI7wPEA9zYnhW+75Y62f8mKlxmzifCxKot4/ehgoqOPBK1UNCWvcE7x1eMWd/W6OsM5hN3Ca3oczflnt1/JpZRtvB4TpAGSBRyKEGjk4pk2SRc3pDgDIwKJ93UaRboh6yuVoKgPCgSoz4rDosH7eNpwqkNgnrmr0cju0VGMVTnQKBPJkjhMRdcGdE3shjtpd90UrLkh5JI4EvexPoQLMy7onPXwD4T8kYWaqbozD7YrXzqEPw2kf9f2KPe5M2mOzdYyCCigE0GteNKLSgfHqXk9lkxlW2vT1VDRH6fMjdkKEY9NpAeQWhQzTdGiaqNXBjwOYThp4rtuJG45q0b3525vu50KtLVp5P2ygpnW5uD8isHZfE1o+G7W8yFlLOuzg4P81IDMzznaI"
`endif