
semgdaq.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000051a4  080001d8  080001d8  000101d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  0800537c  0800537c  0001537c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800538c  0800538c  00027854  2**0
                  CONTENTS
  4 .ARM          00000000  0800538c  0800538c  00027854  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800538c  0800538c  00027854  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800538c  0800538c  0001538c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005390  08005390  00015390  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00007854  20000000  08005394  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000414  20007854  0800cbe8  00027854  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20007c68  0800cbe8  00027c68  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00027854  2**0
                  CONTENTS, READONLY
 12 .comment      000000b8  00000000  00000000  00027884  2**0
                  CONTENTS, READONLY
 13 .debug_info   00014589  00000000  00000000  0002793c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002dc9  00000000  00000000  0003bec5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001430  00000000  00000000  0003ec90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000f5d  00000000  00000000  000400c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00002659  00000000  00000000  0004101d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000160e7  00000000  00000000  00043676  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e1884  00000000  00000000  0005975d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  0000554c  00000000  00000000  0013afe4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000008b  00000000  00000000  00140530  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loc    00000d34  00000000  00000000  001405bb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_ranges 00000020  00000000  00000000  001412ef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	; (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	; (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	; (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20007854 	.word	0x20007854
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08005364 	.word	0x08005364

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	; (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	; (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20007858 	.word	0x20007858
 8000214:	08005364 	.word	0x08005364

08000218 <init_ADC1_IN1_struct>:
extern ADC3_DMA_sort*ADC3_DMA_sort_ptr;


// INITIALIZING THE STRUCT INSTANCE
void init_ADC1_IN1_struct(void)
  {
 8000218:	b480      	push	{r7}
 800021a:	af00      	add	r7, sp, #0
    //Ensure that ADC1_DMA_sort_ptr is initialized
	ADC1_IN1_NF_arg.ADC1_IN1_psrc = (float32_t *)(ADC1_DMA_sort_ptr->ADC1_IN1_bfr);   // Typecasting. Converts the data in IN1 data buffer to floating point values. Assigns the source buffer at runtime
 800021c:	4b05      	ldr	r3, [pc, #20]	; (8000234 <init_ADC1_IN1_struct+0x1c>)
 800021e:	681b      	ldr	r3, [r3, #0]
 8000220:	f503 531c 	add.w	r3, r3, #9984	; 0x2700
 8000224:	3314      	adds	r3, #20
 8000226:	4a04      	ldr	r2, [pc, #16]	; (8000238 <init_ADC1_IN1_struct+0x20>)
 8000228:	6453      	str	r3, [r2, #68]	; 0x44
  }
 800022a:	bf00      	nop
 800022c:	46bd      	mov	sp, r7
 800022e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000232:	4770      	bx	lr
 8000234:	20007c50 	.word	0x20007c50
 8000238:	20000028 	.word	0x20000028

0800023c <init_ADC1_IN1_FO_biquad_filter>:

void init_ADC1_IN1_FO_biquad_filter(void)
  {
 800023c:	b580      	push	{r7, lr}
 800023e:	af00      	add	r7, sp, #0
	 arm_biquad_cascade_df2T_init_f32
 8000240:	4b05      	ldr	r3, [pc, #20]	; (8000258 <init_ADC1_IN1_FO_biquad_filter+0x1c>)
 8000242:	7819      	ldrb	r1, [r3, #0]
 8000244:	4b04      	ldr	r3, [pc, #16]	; (8000258 <init_ADC1_IN1_FO_biquad_filter+0x1c>)
 8000246:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000248:	4b03      	ldr	r3, [pc, #12]	; (8000258 <init_ADC1_IN1_FO_biquad_filter+0x1c>)
 800024a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800024c:	4803      	ldr	r0, [pc, #12]	; (800025c <init_ADC1_IN1_FO_biquad_filter+0x20>)
 800024e:	f005 f851 	bl	80052f4 <arm_biquad_cascade_df2T_init_f32>
	        (arm_biquad_cascade_df2T_instance_f32 *) &ADC1_IN1_NF_arg.S1,  // Pointer to the instance
	        ADC1_IN1_NF_arg.ADC1_IN1_numstages,                                     // Number of stages (2 in this case)
	        ADC1_IN1_NF_arg.ADC1_IN1_pcoeffs,                                       // Pointer to coefficients array
	        ADC1_IN1_NF_arg.ADC1_IN1_pState                                         // Pointer to the state buffer
	 );
  }
 8000252:	bf00      	nop
 8000254:	bd80      	pop	{r7, pc}
 8000256:	bf00      	nop
 8000258:	20000028 	.word	0x20000028
 800025c:	20001400 	.word	0x20001400

08000260 <update_ADC1_IN1_FO_biquad_filter>:

void update_ADC1_IN1_FO_biquad_filter(void)
   {
 8000260:	b580      	push	{r7, lr}
 8000262:	af00      	add	r7, sp, #0
	arm_biquad_cascade_df2T_f32(&ADC1_IN1_NF_arg.S1, ADC1_IN1_NF_arg.ADC1_IN1_psrc , ADC1_IN1_NF_arg.ADC1_IN1_pdst, ADC1_IN1_NF_arg.ADC1_IN1_Blocksize);
 8000264:	4b08      	ldr	r3, [pc, #32]	; (8000288 <update_ADC1_IN1_FO_biquad_filter+0x28>)
 8000266:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8000268:	4b07      	ldr	r3, [pc, #28]	; (8000288 <update_ADC1_IN1_FO_biquad_filter+0x28>)
 800026a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800026e:	f8d3 23d0 	ldr.w	r2, [r3, #976]	; 0x3d0
 8000272:	4b05      	ldr	r3, [pc, #20]	; (8000288 <update_ADC1_IN1_FO_biquad_filter+0x28>)
 8000274:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8000278:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800027c:	4803      	ldr	r0, [pc, #12]	; (800028c <update_ADC1_IN1_FO_biquad_filter+0x2c>)
 800027e:	f004 fe7d 	bl	8004f7c <arm_biquad_cascade_df2T_f32>
   }
 8000282:	bf00      	nop
 8000284:	bd80      	pop	{r7, pc}
 8000286:	bf00      	nop
 8000288:	20000028 	.word	0x20000028
 800028c:	20001400 	.word	0x20001400

08000290 <init_ADC1_IN2_struct>:



void init_ADC1_IN2_struct(void)
  {
 8000290:	b480      	push	{r7}
 8000292:	af00      	add	r7, sp, #0
    //Ensure that ADC1_DMA_sort_ptr is initialized
	ADC1_IN2_NF_arg.ADC1_IN2_psrc = (float32_t *)(ADC1_DMA_sort_ptr->ADC1_IN2_bfr);  // Typecasting. Assigned at runtime
 8000294:	4b05      	ldr	r3, [pc, #20]	; (80002ac <init_ADC1_IN2_struct+0x1c>)
 8000296:	681b      	ldr	r3, [r3, #0]
 8000298:	f503 536a 	add.w	r3, r3, #14976	; 0x3a80
 800029c:	3320      	adds	r3, #32
 800029e:	4a04      	ldr	r2, [pc, #16]	; (80002b0 <init_ADC1_IN2_struct+0x20>)
 80002a0:	6453      	str	r3, [r2, #68]	; 0x44
  }
 80002a2:	bf00      	nop
 80002a4:	46bd      	mov	sp, r7
 80002a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002aa:	4770      	bx	lr
 80002ac:	20007c50 	.word	0x20007c50
 80002b0:	20001434 	.word	0x20001434

080002b4 <init_ADC1_IN2_FO_biquad_filter>:

void init_ADC1_IN2_FO_biquad_filter(void)
  {
 80002b4:	b580      	push	{r7, lr}
 80002b6:	af00      	add	r7, sp, #0
	 arm_biquad_cascade_df2T_init_f32
 80002b8:	4b05      	ldr	r3, [pc, #20]	; (80002d0 <init_ADC1_IN2_FO_biquad_filter+0x1c>)
 80002ba:	7819      	ldrb	r1, [r3, #0]
 80002bc:	4b04      	ldr	r3, [pc, #16]	; (80002d0 <init_ADC1_IN2_FO_biquad_filter+0x1c>)
 80002be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80002c0:	4b03      	ldr	r3, [pc, #12]	; (80002d0 <init_ADC1_IN2_FO_biquad_filter+0x1c>)
 80002c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80002c4:	4803      	ldr	r0, [pc, #12]	; (80002d4 <init_ADC1_IN2_FO_biquad_filter+0x20>)
 80002c6:	f005 f815 	bl	80052f4 <arm_biquad_cascade_df2T_init_f32>
	        (arm_biquad_cascade_df2T_instance_f32 *) &ADC1_IN2_NF_arg.S2,  // Pointer to the instance
	        ADC1_IN2_NF_arg.ADC1_IN2_numstages,                                     // Number of stages (2 in this case)
	        ADC1_IN2_NF_arg.ADC1_IN2_pcoeffs,                                       // Pointer to coefficients array
	        ADC1_IN2_NF_arg.ADC1_IN2_pState                                         // Pointer to the state buffer
	 );
  }
 80002ca:	bf00      	nop
 80002cc:	bd80      	pop	{r7, pc}
 80002ce:	bf00      	nop
 80002d0:	20001434 	.word	0x20001434
 80002d4:	2000280c 	.word	0x2000280c

080002d8 <update_ADC1_IN2_FO_biquad_filter>:

void update_ADC1_IN2_FO_biquad_filter(void)
   {
 80002d8:	b580      	push	{r7, lr}
 80002da:	af00      	add	r7, sp, #0
	arm_biquad_cascade_df2T_f32(&ADC1_IN2_NF_arg.S2, ADC1_IN2_NF_arg.ADC1_IN2_psrc , ADC1_IN2_NF_arg.ADC1_IN2_pdst, ADC1_IN2_NF_arg.ADC1_IN2_Blocksize);
 80002dc:	4b08      	ldr	r3, [pc, #32]	; (8000300 <update_ADC1_IN2_FO_biquad_filter+0x28>)
 80002de:	6c59      	ldr	r1, [r3, #68]	; 0x44
 80002e0:	4b07      	ldr	r3, [pc, #28]	; (8000300 <update_ADC1_IN2_FO_biquad_filter+0x28>)
 80002e2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80002e6:	f8d3 23d0 	ldr.w	r2, [r3, #976]	; 0x3d0
 80002ea:	4b05      	ldr	r3, [pc, #20]	; (8000300 <update_ADC1_IN2_FO_biquad_filter+0x28>)
 80002ec:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80002f0:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 80002f4:	4803      	ldr	r0, [pc, #12]	; (8000304 <update_ADC1_IN2_FO_biquad_filter+0x2c>)
 80002f6:	f004 fe41 	bl	8004f7c <arm_biquad_cascade_df2T_f32>
   }
 80002fa:	bf00      	nop
 80002fc:	bd80      	pop	{r7, pc}
 80002fe:	bf00      	nop
 8000300:	20001434 	.word	0x20001434
 8000304:	2000280c 	.word	0x2000280c

08000308 <init_ADC2_IN3_struct>:



void init_ADC2_IN3_struct(void)
  {
 8000308:	b480      	push	{r7}
 800030a:	af00      	add	r7, sp, #0
    //Ensure that ADC1_DMA_sort_ptr is initialized
	ADC2_IN3_NF_arg.ADC2_IN3_psrc = (float32_t *)(ADC2_DMA_sort_ptr->ADC2_IN3_bfr);  // Typecasting. Assigned at runtime
 800030c:	4b05      	ldr	r3, [pc, #20]	; (8000324 <init_ADC2_IN3_struct+0x1c>)
 800030e:	681b      	ldr	r3, [r3, #0]
 8000310:	f503 531c 	add.w	r3, r3, #9984	; 0x2700
 8000314:	3314      	adds	r3, #20
 8000316:	4a04      	ldr	r2, [pc, #16]	; (8000328 <init_ADC2_IN3_struct+0x20>)
 8000318:	6453      	str	r3, [r2, #68]	; 0x44
  }
 800031a:	bf00      	nop
 800031c:	46bd      	mov	sp, r7
 800031e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000322:	4770      	bx	lr
 8000324:	20007c54 	.word	0x20007c54
 8000328:	20002840 	.word	0x20002840

0800032c <init_ADC2_IN3_FO_biquad_filter>:

void init_ADC2_IN3_FO_biquad_filter(void)
  {
 800032c:	b580      	push	{r7, lr}
 800032e:	af00      	add	r7, sp, #0
	 arm_biquad_cascade_df2T_init_f32
 8000330:	4b05      	ldr	r3, [pc, #20]	; (8000348 <init_ADC2_IN3_FO_biquad_filter+0x1c>)
 8000332:	7819      	ldrb	r1, [r3, #0]
 8000334:	4b04      	ldr	r3, [pc, #16]	; (8000348 <init_ADC2_IN3_FO_biquad_filter+0x1c>)
 8000336:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000338:	4b03      	ldr	r3, [pc, #12]	; (8000348 <init_ADC2_IN3_FO_biquad_filter+0x1c>)
 800033a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800033c:	4803      	ldr	r0, [pc, #12]	; (800034c <init_ADC2_IN3_FO_biquad_filter+0x20>)
 800033e:	f004 ffd9 	bl	80052f4 <arm_biquad_cascade_df2T_init_f32>
	        (arm_biquad_cascade_df2T_instance_f32 *) &ADC2_IN3_NF_arg.S3,  // Pointer to the instance
	        ADC2_IN3_NF_arg.ADC2_IN3_numstages,                                     // Number of stages (2 in this case)
	        ADC2_IN3_NF_arg.ADC2_IN3_pcoeffs,                                       // Pointer to coefficients array
	        ADC2_IN3_NF_arg.ADC2_IN3_pState                                         // Pointer to the state buffer
	 );
  }
 8000342:	bf00      	nop
 8000344:	bd80      	pop	{r7, pc}
 8000346:	bf00      	nop
 8000348:	20002840 	.word	0x20002840
 800034c:	20003c18 	.word	0x20003c18

08000350 <update_ADC2_IN3_FO_biquad_filter>:

void update_ADC2_IN3_FO_biquad_filter(void)
   {
 8000350:	b580      	push	{r7, lr}
 8000352:	af00      	add	r7, sp, #0
	arm_biquad_cascade_df2T_f32(&ADC2_IN3_NF_arg.S3, ADC2_IN3_NF_arg.ADC2_IN3_psrc , ADC2_IN3_NF_arg.ADC2_IN3_pdst, ADC2_IN3_NF_arg.ADC2_IN3_Blocksize);
 8000354:	4b08      	ldr	r3, [pc, #32]	; (8000378 <update_ADC2_IN3_FO_biquad_filter+0x28>)
 8000356:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8000358:	4b07      	ldr	r3, [pc, #28]	; (8000378 <update_ADC2_IN3_FO_biquad_filter+0x28>)
 800035a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800035e:	f8d3 23d0 	ldr.w	r2, [r3, #976]	; 0x3d0
 8000362:	4b05      	ldr	r3, [pc, #20]	; (8000378 <update_ADC2_IN3_FO_biquad_filter+0x28>)
 8000364:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8000368:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800036c:	4803      	ldr	r0, [pc, #12]	; (800037c <update_ADC2_IN3_FO_biquad_filter+0x2c>)
 800036e:	f004 fe05 	bl	8004f7c <arm_biquad_cascade_df2T_f32>
   }
 8000372:	bf00      	nop
 8000374:	bd80      	pop	{r7, pc}
 8000376:	bf00      	nop
 8000378:	20002840 	.word	0x20002840
 800037c:	20003c18 	.word	0x20003c18

08000380 <init_ADC2_IN4_struct>:




void init_ADC2_IN4_struct(void)
  {
 8000380:	b480      	push	{r7}
 8000382:	af00      	add	r7, sp, #0
    //Ensure that ADC1_DMA_sort_ptr is initialized
	ADC2_IN4_NF_arg.ADC2_IN4_psrc = (float32_t *)(ADC2_DMA_sort_ptr->ADC2_IN4_bfr);  // Typecasting. Assigned at runtime
 8000384:	4b05      	ldr	r3, [pc, #20]	; (800039c <init_ADC2_IN4_struct+0x1c>)
 8000386:	681b      	ldr	r3, [r3, #0]
 8000388:	f503 536a 	add.w	r3, r3, #14976	; 0x3a80
 800038c:	3320      	adds	r3, #32
 800038e:	4a04      	ldr	r2, [pc, #16]	; (80003a0 <init_ADC2_IN4_struct+0x20>)
 8000390:	6453      	str	r3, [r2, #68]	; 0x44
  }
 8000392:	bf00      	nop
 8000394:	46bd      	mov	sp, r7
 8000396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800039a:	4770      	bx	lr
 800039c:	20007c54 	.word	0x20007c54
 80003a0:	20003c4c 	.word	0x20003c4c

080003a4 <init_ADC2_IN4_FO_biquad_filter>:

void init_ADC2_IN4_FO_biquad_filter(void)
  {
 80003a4:	b580      	push	{r7, lr}
 80003a6:	af00      	add	r7, sp, #0
	 arm_biquad_cascade_df2T_init_f32
 80003a8:	4b05      	ldr	r3, [pc, #20]	; (80003c0 <init_ADC2_IN4_FO_biquad_filter+0x1c>)
 80003aa:	7819      	ldrb	r1, [r3, #0]
 80003ac:	4b04      	ldr	r3, [pc, #16]	; (80003c0 <init_ADC2_IN4_FO_biquad_filter+0x1c>)
 80003ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80003b0:	4b03      	ldr	r3, [pc, #12]	; (80003c0 <init_ADC2_IN4_FO_biquad_filter+0x1c>)
 80003b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80003b4:	4803      	ldr	r0, [pc, #12]	; (80003c4 <init_ADC2_IN4_FO_biquad_filter+0x20>)
 80003b6:	f004 ff9d 	bl	80052f4 <arm_biquad_cascade_df2T_init_f32>
	        (arm_biquad_cascade_df2T_instance_f32 *) &ADC2_IN4_NF_arg.S4,  // Pointer to the instance
	        ADC2_IN4_NF_arg.ADC2_IN4_numstages,                                     // Number of stages (2 in this case)
	        ADC2_IN4_NF_arg.ADC2_IN4_pcoeffs,                                       // Pointer to coefficients array
	        ADC2_IN4_NF_arg.ADC2_IN4_pState                                         // Pointer to the state buffer
	 );
  }
 80003ba:	bf00      	nop
 80003bc:	bd80      	pop	{r7, pc}
 80003be:	bf00      	nop
 80003c0:	20003c4c 	.word	0x20003c4c
 80003c4:	20005024 	.word	0x20005024

080003c8 <update_ADC2_IN4_FO_biquad_filter>:

void update_ADC2_IN4_FO_biquad_filter(void)
   {
 80003c8:	b580      	push	{r7, lr}
 80003ca:	af00      	add	r7, sp, #0
	arm_biquad_cascade_df2T_f32(&ADC2_IN4_NF_arg.S4, ADC2_IN4_NF_arg.ADC2_IN4_psrc , ADC2_IN4_NF_arg.ADC2_IN4_pdst, ADC2_IN4_NF_arg.ADC2_IN4_Blocksize);
 80003cc:	4b08      	ldr	r3, [pc, #32]	; (80003f0 <update_ADC2_IN4_FO_biquad_filter+0x28>)
 80003ce:	6c59      	ldr	r1, [r3, #68]	; 0x44
 80003d0:	4b07      	ldr	r3, [pc, #28]	; (80003f0 <update_ADC2_IN4_FO_biquad_filter+0x28>)
 80003d2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80003d6:	f8d3 23d0 	ldr.w	r2, [r3, #976]	; 0x3d0
 80003da:	4b05      	ldr	r3, [pc, #20]	; (80003f0 <update_ADC2_IN4_FO_biquad_filter+0x28>)
 80003dc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80003e0:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 80003e4:	4803      	ldr	r0, [pc, #12]	; (80003f4 <update_ADC2_IN4_FO_biquad_filter+0x2c>)
 80003e6:	f004 fdc9 	bl	8004f7c <arm_biquad_cascade_df2T_f32>
   }
 80003ea:	bf00      	nop
 80003ec:	bd80      	pop	{r7, pc}
 80003ee:	bf00      	nop
 80003f0:	20003c4c 	.word	0x20003c4c
 80003f4:	20005024 	.word	0x20005024

080003f8 <init_ADC3_IN1_struct>:




void init_ADC3_IN1_struct(void)
  {
 80003f8:	b480      	push	{r7}
 80003fa:	af00      	add	r7, sp, #0
    //Ensure that ADC1_DMA_sort_ptr is initialized
	ADC3_IN1_NF_arg.ADC3_IN1_psrc = (float32_t *)(ADC3_DMA_sort_ptr->ADC3_IN1_bfr);  // Typecasting. Assigned at runtime
 80003fc:	4b05      	ldr	r3, [pc, #20]	; (8000414 <init_ADC3_IN1_struct+0x1c>)
 80003fe:	681b      	ldr	r3, [r3, #0]
 8000400:	f503 531c 	add.w	r3, r3, #9984	; 0x2700
 8000404:	3314      	adds	r3, #20
 8000406:	4a04      	ldr	r2, [pc, #16]	; (8000418 <init_ADC3_IN1_struct+0x20>)
 8000408:	6453      	str	r3, [r2, #68]	; 0x44
  }
 800040a:	bf00      	nop
 800040c:	46bd      	mov	sp, r7
 800040e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000412:	4770      	bx	lr
 8000414:	20007c58 	.word	0x20007c58
 8000418:	20005058 	.word	0x20005058

0800041c <init_ADC3_IN1_FO_biquad_filter>:

void init_ADC3_IN1_FO_biquad_filter(void)
  {
 800041c:	b580      	push	{r7, lr}
 800041e:	af00      	add	r7, sp, #0
	 arm_biquad_cascade_df2T_init_f32
 8000420:	4b05      	ldr	r3, [pc, #20]	; (8000438 <init_ADC3_IN1_FO_biquad_filter+0x1c>)
 8000422:	7819      	ldrb	r1, [r3, #0]
 8000424:	4b04      	ldr	r3, [pc, #16]	; (8000438 <init_ADC3_IN1_FO_biquad_filter+0x1c>)
 8000426:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000428:	4b03      	ldr	r3, [pc, #12]	; (8000438 <init_ADC3_IN1_FO_biquad_filter+0x1c>)
 800042a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800042c:	4803      	ldr	r0, [pc, #12]	; (800043c <init_ADC3_IN1_FO_biquad_filter+0x20>)
 800042e:	f004 ff61 	bl	80052f4 <arm_biquad_cascade_df2T_init_f32>
	        (arm_biquad_cascade_df2T_instance_f32 *) &ADC3_IN1_NF_arg.S5,  // Pointer to the instance
	        ADC3_IN1_NF_arg.ADC3_IN1_numstages,                                     // Number of stages (2 in this case)
	        ADC3_IN1_NF_arg.ADC3_IN1_pcoeffs,                                       // Pointer to coefficients array
	        ADC3_IN1_NF_arg.ADC3_IN1_pState                                         // Pointer to the state buffer
	 );
  }
 8000432:	bf00      	nop
 8000434:	bd80      	pop	{r7, pc}
 8000436:	bf00      	nop
 8000438:	20005058 	.word	0x20005058
 800043c:	20006430 	.word	0x20006430

08000440 <update_ADC3_IN1_FO_biquad_filter>:

void update_ADC3_IN1_FO_biquad_filter(void)
   {
 8000440:	b580      	push	{r7, lr}
 8000442:	af00      	add	r7, sp, #0
	arm_biquad_cascade_df2T_f32(&ADC3_IN1_NF_arg.S5, ADC3_IN1_NF_arg.ADC3_IN1_psrc, ADC3_IN1_NF_arg.ADC3_IN1_pdst, ADC3_IN1_NF_arg.ADC3_IN1_Blocksize);
 8000444:	4b08      	ldr	r3, [pc, #32]	; (8000468 <update_ADC3_IN1_FO_biquad_filter+0x28>)
 8000446:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8000448:	4b07      	ldr	r3, [pc, #28]	; (8000468 <update_ADC3_IN1_FO_biquad_filter+0x28>)
 800044a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800044e:	f8d3 23d0 	ldr.w	r2, [r3, #976]	; 0x3d0
 8000452:	4b05      	ldr	r3, [pc, #20]	; (8000468 <update_ADC3_IN1_FO_biquad_filter+0x28>)
 8000454:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8000458:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800045c:	4803      	ldr	r0, [pc, #12]	; (800046c <update_ADC3_IN1_FO_biquad_filter+0x2c>)
 800045e:	f004 fd8d 	bl	8004f7c <arm_biquad_cascade_df2T_f32>
   }
 8000462:	bf00      	nop
 8000464:	bd80      	pop	{r7, pc}
 8000466:	bf00      	nop
 8000468:	20005058 	.word	0x20005058
 800046c:	20006430 	.word	0x20006430

08000470 <init_ADC3_IN2_struct>:




void init_ADC3_IN2_struct(void)
  {
 8000470:	b480      	push	{r7}
 8000472:	af00      	add	r7, sp, #0
    //Ensure that ADC1_DMA_sort_ptr is initialized
	ADC3_IN2_NF_arg.ADC3_IN2_psrc = (float32_t *)(ADC3_DMA_sort_ptr->ADC3_IN2_bfr);  // Typecasting. Assigned at runtime
 8000474:	4b05      	ldr	r3, [pc, #20]	; (800048c <init_ADC3_IN2_struct+0x1c>)
 8000476:	681b      	ldr	r3, [r3, #0]
 8000478:	f503 536a 	add.w	r3, r3, #14976	; 0x3a80
 800047c:	3320      	adds	r3, #32
 800047e:	4a04      	ldr	r2, [pc, #16]	; (8000490 <init_ADC3_IN2_struct+0x20>)
 8000480:	6453      	str	r3, [r2, #68]	; 0x44
  }
 8000482:	bf00      	nop
 8000484:	46bd      	mov	sp, r7
 8000486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800048a:	4770      	bx	lr
 800048c:	20007c58 	.word	0x20007c58
 8000490:	20006464 	.word	0x20006464

08000494 <init_ADC3_IN2_FO_biquad_filter>:

void init_ADC3_IN2_FO_biquad_filter(void)
  {
 8000494:	b580      	push	{r7, lr}
 8000496:	af00      	add	r7, sp, #0
	 arm_biquad_cascade_df2T_init_f32
 8000498:	4b05      	ldr	r3, [pc, #20]	; (80004b0 <init_ADC3_IN2_FO_biquad_filter+0x1c>)
 800049a:	7819      	ldrb	r1, [r3, #0]
 800049c:	4b04      	ldr	r3, [pc, #16]	; (80004b0 <init_ADC3_IN2_FO_biquad_filter+0x1c>)
 800049e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80004a0:	4b03      	ldr	r3, [pc, #12]	; (80004b0 <init_ADC3_IN2_FO_biquad_filter+0x1c>)
 80004a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80004a4:	4803      	ldr	r0, [pc, #12]	; (80004b4 <init_ADC3_IN2_FO_biquad_filter+0x20>)
 80004a6:	f004 ff25 	bl	80052f4 <arm_biquad_cascade_df2T_init_f32>
	        (arm_biquad_cascade_df2T_instance_f32 *) &ADC3_IN2_NF_arg.S6,  // Pointer to the instance
	        ADC3_IN2_NF_arg.ADC3_IN2_numstages,                                     // Number of stages (2 in this case)
	        ADC3_IN2_NF_arg.ADC3_IN2_pcoeffs,                                       // Pointer to coefficients array
	        ADC3_IN2_NF_arg.ADC3_IN2_pState                                         // Pointer to the state buffer
	 );
  }
 80004aa:	bf00      	nop
 80004ac:	bd80      	pop	{r7, pc}
 80004ae:	bf00      	nop
 80004b0:	20006464 	.word	0x20006464
 80004b4:	2000783c 	.word	0x2000783c

080004b8 <update_ADC3_IN2_FO_biquad_filter>:

void update_ADC3_IN2_FO_biquad_filter(void)
   {
 80004b8:	b580      	push	{r7, lr}
 80004ba:	af00      	add	r7, sp, #0
	arm_biquad_cascade_df2T_f32(&ADC3_IN2_NF_arg.S6, ADC3_IN2_NF_arg.ADC3_IN2_psrc, ADC3_IN2_NF_arg.ADC3_IN2_pdst, ADC3_IN2_NF_arg.ADC3_IN2_Blocksize);
 80004bc:	4b08      	ldr	r3, [pc, #32]	; (80004e0 <update_ADC3_IN2_FO_biquad_filter+0x28>)
 80004be:	6c59      	ldr	r1, [r3, #68]	; 0x44
 80004c0:	4b07      	ldr	r3, [pc, #28]	; (80004e0 <update_ADC3_IN2_FO_biquad_filter+0x28>)
 80004c2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80004c6:	f8d3 23d0 	ldr.w	r2, [r3, #976]	; 0x3d0
 80004ca:	4b05      	ldr	r3, [pc, #20]	; (80004e0 <update_ADC3_IN2_FO_biquad_filter+0x28>)
 80004cc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80004d0:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 80004d4:	4803      	ldr	r0, [pc, #12]	; (80004e4 <update_ADC3_IN2_FO_biquad_filter+0x2c>)
 80004d6:	f004 fd51 	bl	8004f7c <arm_biquad_cascade_df2T_f32>
   }
 80004da:	bf00      	nop
 80004dc:	bd80      	pop	{r7, pc}
 80004de:	bf00      	nop
 80004e0:	20006464 	.word	0x20006464
 80004e4:	2000783c 	.word	0x2000783c

080004e8 <ADC1_DMA_sort_uhb>:
 */

#include "_DMA_Sort.h"

void ADC1_DMA_sort_uhb (void)
{
 80004e8:	b480      	push	{r7}
 80004ea:	b085      	sub	sp, #20
 80004ec:	af00      	add	r7, sp, #0
	for(uint32_t m=0; m<ADC_DMA_HALFBUFFERSIZE-1; m++)  //Scans the upper half of the DMA buffer
 80004ee:	2300      	movs	r3, #0
 80004f0:	60fb      	str	r3, [r7, #12]
 80004f2:	e038      	b.n	8000566 <ADC1_DMA_sort_uhb+0x7e>
	{
		if(m==0 || (m%2==0)) // Checks that the buffer register location is even and loads the data
 80004f4:	68fb      	ldr	r3, [r7, #12]
 80004f6:	2b00      	cmp	r3, #0
 80004f8:	d004      	beq.n	8000504 <ADC1_DMA_sort_uhb+0x1c>
 80004fa:	68fb      	ldr	r3, [r7, #12]
 80004fc:	f003 0301 	and.w	r3, r3, #1
 8000500:	2b00      	cmp	r3, #0
 8000502:	d117      	bne.n	8000534 <ADC1_DMA_sort_uhb+0x4c>
		{
			for(uint32_t n=0; n<ADC_DMA_QUATERBUFFERSIZE-1; n++)  // Stores data on the upper half of IN1 channel data buffer
 8000504:	2300      	movs	r3, #0
 8000506:	60bb      	str	r3, [r7, #8]
 8000508:	e00f      	b.n	800052a <ADC1_DMA_sort_uhb+0x42>
			{
				ADC1_DMA_sort_ptr->ADC1_IN1_bfr[n]=ADC1_DMA_sort_ptr->ADC1_DMA_bfr[m];
 800050a:	4b1c      	ldr	r3, [pc, #112]	; (800057c <ADC1_DMA_sort_uhb+0x94>)
 800050c:	681b      	ldr	r3, [r3, #0]
 800050e:	4a1b      	ldr	r2, [pc, #108]	; (800057c <ADC1_DMA_sort_uhb+0x94>)
 8000510:	6811      	ldr	r1, [r2, #0]
 8000512:	68fa      	ldr	r2, [r7, #12]
 8000514:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000518:	68bb      	ldr	r3, [r7, #8]
 800051a:	f603 13c4 	addw	r3, r3, #2500	; 0x9c4
 800051e:	009b      	lsls	r3, r3, #2
 8000520:	440b      	add	r3, r1
 8000522:	605a      	str	r2, [r3, #4]
			for(uint32_t n=0; n<ADC_DMA_QUATERBUFFERSIZE-1; n++)  // Stores data on the upper half of IN1 channel data buffer
 8000524:	68bb      	ldr	r3, [r7, #8]
 8000526:	3301      	adds	r3, #1
 8000528:	60bb      	str	r3, [r7, #8]
 800052a:	68bb      	ldr	r3, [r7, #8]
 800052c:	f5b3 7f1c 	cmp.w	r3, #624	; 0x270
 8000530:	d3eb      	bcc.n	800050a <ADC1_DMA_sort_uhb+0x22>
 8000532:	e015      	b.n	8000560 <ADC1_DMA_sort_uhb+0x78>
            }
        }
		else  // Checks that the buffer register location is odd and loads the data
		{
			for(uint32_t p=0; p<ADC_DMA_QUATERBUFFERSIZE-1; p++)  // Stores data on the upper half of IN2 channel data buffer
 8000534:	2300      	movs	r3, #0
 8000536:	607b      	str	r3, [r7, #4]
 8000538:	e00e      	b.n	8000558 <ADC1_DMA_sort_uhb+0x70>
			{
				ADC1_DMA_sort_ptr->ADC1_IN2_bfr[p]=ADC1_DMA_sort_ptr->ADC1_DMA_bfr[m];
 800053a:	4b10      	ldr	r3, [pc, #64]	; (800057c <ADC1_DMA_sort_uhb+0x94>)
 800053c:	681a      	ldr	r2, [r3, #0]
 800053e:	4b0f      	ldr	r3, [pc, #60]	; (800057c <ADC1_DMA_sort_uhb+0x94>)
 8000540:	681b      	ldr	r3, [r3, #0]
 8000542:	68f9      	ldr	r1, [r7, #12]
 8000544:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
 8000548:	687a      	ldr	r2, [r7, #4]
 800054a:	f602 62a8 	addw	r2, r2, #3752	; 0xea8
 800054e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			for(uint32_t p=0; p<ADC_DMA_QUATERBUFFERSIZE-1; p++)  // Stores data on the upper half of IN2 channel data buffer
 8000552:	687b      	ldr	r3, [r7, #4]
 8000554:	3301      	adds	r3, #1
 8000556:	607b      	str	r3, [r7, #4]
 8000558:	687b      	ldr	r3, [r7, #4]
 800055a:	f5b3 7f1c 	cmp.w	r3, #624	; 0x270
 800055e:	d3ec      	bcc.n	800053a <ADC1_DMA_sort_uhb+0x52>
	for(uint32_t m=0; m<ADC_DMA_HALFBUFFERSIZE-1; m++)  //Scans the upper half of the DMA buffer
 8000560:	68fb      	ldr	r3, [r7, #12]
 8000562:	3301      	adds	r3, #1
 8000564:	60fb      	str	r3, [r7, #12]
 8000566:	68fb      	ldr	r3, [r7, #12]
 8000568:	f5b3 6f9c 	cmp.w	r3, #1248	; 0x4e0
 800056c:	d9c2      	bls.n	80004f4 <ADC1_DMA_sort_uhb+0xc>
			}
		}
    }

};
 800056e:	bf00      	nop
 8000570:	bf00      	nop
 8000572:	3714      	adds	r7, #20
 8000574:	46bd      	mov	sp, r7
 8000576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800057a:	4770      	bx	lr
 800057c:	20007c50 	.word	0x20007c50

08000580 <ADC1_DMA_sort_lhb>:

void ADC1_DMA_sort_lhb (void)
{
 8000580:	b480      	push	{r7}
 8000582:	b085      	sub	sp, #20
 8000584:	af00      	add	r7, sp, #0
	for(uint32_t m=ADC_DMA_HALFBUFFERSIZE; m<ADC_DMA_BUFFERSIZE-1; m++) // Scans the lower half of the DMA buffer
 8000586:	f240 43e2 	movw	r3, #1250	; 0x4e2
 800058a:	60fb      	str	r3, [r7, #12]
 800058c:	e03a      	b.n	8000604 <ADC1_DMA_sort_lhb+0x84>
	{
		if(m==0||(m%2==0)) // Checks that the buffer register location is even and loads the data
 800058e:	68fb      	ldr	r3, [r7, #12]
 8000590:	2b00      	cmp	r3, #0
 8000592:	d004      	beq.n	800059e <ADC1_DMA_sort_lhb+0x1e>
 8000594:	68fb      	ldr	r3, [r7, #12]
 8000596:	f003 0301 	and.w	r3, r3, #1
 800059a:	2b00      	cmp	r3, #0
 800059c:	d118      	bne.n	80005d0 <ADC1_DMA_sort_lhb+0x50>
		{
			for(uint32_t n=ADC_DMA_QUATERBUFFERSIZE; n<ADC_DMA_HALFBUFFERSIZE-1; n++)  // Stores data on the lower half of IN1 channel data buffer
 800059e:	f240 2371 	movw	r3, #625	; 0x271
 80005a2:	60bb      	str	r3, [r7, #8]
 80005a4:	e00f      	b.n	80005c6 <ADC1_DMA_sort_lhb+0x46>
			{
				ADC1_DMA_sort_ptr->ADC1_IN1_bfr[n]=ADC1_DMA_sort_ptr->ADC1_DMA_bfr[m];
 80005a6:	4b1d      	ldr	r3, [pc, #116]	; (800061c <ADC1_DMA_sort_lhb+0x9c>)
 80005a8:	681b      	ldr	r3, [r3, #0]
 80005aa:	4a1c      	ldr	r2, [pc, #112]	; (800061c <ADC1_DMA_sort_lhb+0x9c>)
 80005ac:	6811      	ldr	r1, [r2, #0]
 80005ae:	68fa      	ldr	r2, [r7, #12]
 80005b0:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80005b4:	68bb      	ldr	r3, [r7, #8]
 80005b6:	f603 13c4 	addw	r3, r3, #2500	; 0x9c4
 80005ba:	009b      	lsls	r3, r3, #2
 80005bc:	440b      	add	r3, r1
 80005be:	605a      	str	r2, [r3, #4]
			for(uint32_t n=ADC_DMA_QUATERBUFFERSIZE; n<ADC_DMA_HALFBUFFERSIZE-1; n++)  // Stores data on the lower half of IN1 channel data buffer
 80005c0:	68bb      	ldr	r3, [r7, #8]
 80005c2:	3301      	adds	r3, #1
 80005c4:	60bb      	str	r3, [r7, #8]
 80005c6:	68bb      	ldr	r3, [r7, #8]
 80005c8:	f5b3 6f9c 	cmp.w	r3, #1248	; 0x4e0
 80005cc:	d9eb      	bls.n	80005a6 <ADC1_DMA_sort_lhb+0x26>
 80005ce:	e016      	b.n	80005fe <ADC1_DMA_sort_lhb+0x7e>
            }
        }
		else  // Checks that the buffer register location is odd and loads the data
		{
			for(uint32_t p=ADC_DMA_QUATERBUFFERSIZE; p<ADC_DMA_HALFBUFFERSIZE-1; p++)  // Stores data on the lower half of IN2 channel data buffer
 80005d0:	f240 2371 	movw	r3, #625	; 0x271
 80005d4:	607b      	str	r3, [r7, #4]
 80005d6:	e00e      	b.n	80005f6 <ADC1_DMA_sort_lhb+0x76>
			{
				ADC1_DMA_sort_ptr->ADC1_IN2_bfr[p]=ADC1_DMA_sort_ptr->ADC1_DMA_bfr[m];
 80005d8:	4b10      	ldr	r3, [pc, #64]	; (800061c <ADC1_DMA_sort_lhb+0x9c>)
 80005da:	681a      	ldr	r2, [r3, #0]
 80005dc:	4b0f      	ldr	r3, [pc, #60]	; (800061c <ADC1_DMA_sort_lhb+0x9c>)
 80005de:	681b      	ldr	r3, [r3, #0]
 80005e0:	68f9      	ldr	r1, [r7, #12]
 80005e2:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
 80005e6:	687a      	ldr	r2, [r7, #4]
 80005e8:	f602 62a8 	addw	r2, r2, #3752	; 0xea8
 80005ec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			for(uint32_t p=ADC_DMA_QUATERBUFFERSIZE; p<ADC_DMA_HALFBUFFERSIZE-1; p++)  // Stores data on the lower half of IN2 channel data buffer
 80005f0:	687b      	ldr	r3, [r7, #4]
 80005f2:	3301      	adds	r3, #1
 80005f4:	607b      	str	r3, [r7, #4]
 80005f6:	687b      	ldr	r3, [r7, #4]
 80005f8:	f5b3 6f9c 	cmp.w	r3, #1248	; 0x4e0
 80005fc:	d9ec      	bls.n	80005d8 <ADC1_DMA_sort_lhb+0x58>
	for(uint32_t m=ADC_DMA_HALFBUFFERSIZE; m<ADC_DMA_BUFFERSIZE-1; m++) // Scans the lower half of the DMA buffer
 80005fe:	68fb      	ldr	r3, [r7, #12]
 8000600:	3301      	adds	r3, #1
 8000602:	60fb      	str	r3, [r7, #12]
 8000604:	68fb      	ldr	r3, [r7, #12]
 8000606:	f640 12c2 	movw	r2, #2498	; 0x9c2
 800060a:	4293      	cmp	r3, r2
 800060c:	d9bf      	bls.n	800058e <ADC1_DMA_sort_lhb+0xe>
			}
		}
    }

};
 800060e:	bf00      	nop
 8000610:	bf00      	nop
 8000612:	3714      	adds	r7, #20
 8000614:	46bd      	mov	sp, r7
 8000616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800061a:	4770      	bx	lr
 800061c:	20007c50 	.word	0x20007c50

08000620 <ADC2_DMA_sort_uhb>:


void ADC2_DMA_sort_uhb (void)
{
 8000620:	b480      	push	{r7}
 8000622:	b085      	sub	sp, #20
 8000624:	af00      	add	r7, sp, #0
	for(uint32_t m=0; m<ADC_DMA_HALFBUFFERSIZE-1; m++)
 8000626:	2300      	movs	r3, #0
 8000628:	60fb      	str	r3, [r7, #12]
 800062a:	e038      	b.n	800069e <ADC2_DMA_sort_uhb+0x7e>
	{
		if(m==0 || (m%2==0))
 800062c:	68fb      	ldr	r3, [r7, #12]
 800062e:	2b00      	cmp	r3, #0
 8000630:	d004      	beq.n	800063c <ADC2_DMA_sort_uhb+0x1c>
 8000632:	68fb      	ldr	r3, [r7, #12]
 8000634:	f003 0301 	and.w	r3, r3, #1
 8000638:	2b00      	cmp	r3, #0
 800063a:	d117      	bne.n	800066c <ADC2_DMA_sort_uhb+0x4c>
		{
			for(uint32_t n=0; n<ADC_DMA_QUATERBUFFERSIZE-1; n++)
 800063c:	2300      	movs	r3, #0
 800063e:	60bb      	str	r3, [r7, #8]
 8000640:	e00f      	b.n	8000662 <ADC2_DMA_sort_uhb+0x42>
			{
				ADC2_DMA_sort_ptr->ADC2_IN3_bfr[n]=ADC2_DMA_sort_ptr->ADC2_DMA_bfr[m];
 8000642:	4b1c      	ldr	r3, [pc, #112]	; (80006b4 <ADC2_DMA_sort_uhb+0x94>)
 8000644:	681b      	ldr	r3, [r3, #0]
 8000646:	4a1b      	ldr	r2, [pc, #108]	; (80006b4 <ADC2_DMA_sort_uhb+0x94>)
 8000648:	6811      	ldr	r1, [r2, #0]
 800064a:	68fa      	ldr	r2, [r7, #12]
 800064c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000650:	68bb      	ldr	r3, [r7, #8]
 8000652:	f603 13c4 	addw	r3, r3, #2500	; 0x9c4
 8000656:	009b      	lsls	r3, r3, #2
 8000658:	440b      	add	r3, r1
 800065a:	605a      	str	r2, [r3, #4]
			for(uint32_t n=0; n<ADC_DMA_QUATERBUFFERSIZE-1; n++)
 800065c:	68bb      	ldr	r3, [r7, #8]
 800065e:	3301      	adds	r3, #1
 8000660:	60bb      	str	r3, [r7, #8]
 8000662:	68bb      	ldr	r3, [r7, #8]
 8000664:	f5b3 7f1c 	cmp.w	r3, #624	; 0x270
 8000668:	d3eb      	bcc.n	8000642 <ADC2_DMA_sort_uhb+0x22>
 800066a:	e015      	b.n	8000698 <ADC2_DMA_sort_uhb+0x78>
            }
        }
		else
		{
			for(uint32_t p=0; p<ADC_DMA_QUATERBUFFERSIZE-1; p++)
 800066c:	2300      	movs	r3, #0
 800066e:	607b      	str	r3, [r7, #4]
 8000670:	e00e      	b.n	8000690 <ADC2_DMA_sort_uhb+0x70>
			{
				ADC2_DMA_sort_ptr->ADC2_IN4_bfr[p]=ADC2_DMA_sort_ptr->ADC2_DMA_bfr[m];
 8000672:	4b10      	ldr	r3, [pc, #64]	; (80006b4 <ADC2_DMA_sort_uhb+0x94>)
 8000674:	681a      	ldr	r2, [r3, #0]
 8000676:	4b0f      	ldr	r3, [pc, #60]	; (80006b4 <ADC2_DMA_sort_uhb+0x94>)
 8000678:	681b      	ldr	r3, [r3, #0]
 800067a:	68f9      	ldr	r1, [r7, #12]
 800067c:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
 8000680:	687a      	ldr	r2, [r7, #4]
 8000682:	f602 62a8 	addw	r2, r2, #3752	; 0xea8
 8000686:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			for(uint32_t p=0; p<ADC_DMA_QUATERBUFFERSIZE-1; p++)
 800068a:	687b      	ldr	r3, [r7, #4]
 800068c:	3301      	adds	r3, #1
 800068e:	607b      	str	r3, [r7, #4]
 8000690:	687b      	ldr	r3, [r7, #4]
 8000692:	f5b3 7f1c 	cmp.w	r3, #624	; 0x270
 8000696:	d3ec      	bcc.n	8000672 <ADC2_DMA_sort_uhb+0x52>
	for(uint32_t m=0; m<ADC_DMA_HALFBUFFERSIZE-1; m++)
 8000698:	68fb      	ldr	r3, [r7, #12]
 800069a:	3301      	adds	r3, #1
 800069c:	60fb      	str	r3, [r7, #12]
 800069e:	68fb      	ldr	r3, [r7, #12]
 80006a0:	f5b3 6f9c 	cmp.w	r3, #1248	; 0x4e0
 80006a4:	d9c2      	bls.n	800062c <ADC2_DMA_sort_uhb+0xc>
			}
		}
    }

};
 80006a6:	bf00      	nop
 80006a8:	bf00      	nop
 80006aa:	3714      	adds	r7, #20
 80006ac:	46bd      	mov	sp, r7
 80006ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006b2:	4770      	bx	lr
 80006b4:	20007c54 	.word	0x20007c54

080006b8 <ADC2_DMA_sort_lhb>:


void ADC2_DMA_sort_lhb (void)
{
 80006b8:	b480      	push	{r7}
 80006ba:	b085      	sub	sp, #20
 80006bc:	af00      	add	r7, sp, #0
	for(uint32_t m=ADC_DMA_HALFBUFFERSIZE; m<ADC_DMA_BUFFERSIZE-1; m++)
 80006be:	f240 43e2 	movw	r3, #1250	; 0x4e2
 80006c2:	60fb      	str	r3, [r7, #12]
 80006c4:	e03a      	b.n	800073c <ADC2_DMA_sort_lhb+0x84>
	{
		if(m==0||(m%2==0))
 80006c6:	68fb      	ldr	r3, [r7, #12]
 80006c8:	2b00      	cmp	r3, #0
 80006ca:	d004      	beq.n	80006d6 <ADC2_DMA_sort_lhb+0x1e>
 80006cc:	68fb      	ldr	r3, [r7, #12]
 80006ce:	f003 0301 	and.w	r3, r3, #1
 80006d2:	2b00      	cmp	r3, #0
 80006d4:	d118      	bne.n	8000708 <ADC2_DMA_sort_lhb+0x50>
		{
			for(uint32_t n=ADC_DMA_QUATERBUFFERSIZE; n<ADC_DMA_HALFBUFFERSIZE-1; n++)
 80006d6:	f240 2371 	movw	r3, #625	; 0x271
 80006da:	60bb      	str	r3, [r7, #8]
 80006dc:	e00f      	b.n	80006fe <ADC2_DMA_sort_lhb+0x46>
			{
				ADC2_DMA_sort_ptr->ADC2_IN3_bfr[n]=ADC2_DMA_sort_ptr->ADC2_DMA_bfr[m];
 80006de:	4b1d      	ldr	r3, [pc, #116]	; (8000754 <ADC2_DMA_sort_lhb+0x9c>)
 80006e0:	681b      	ldr	r3, [r3, #0]
 80006e2:	4a1c      	ldr	r2, [pc, #112]	; (8000754 <ADC2_DMA_sort_lhb+0x9c>)
 80006e4:	6811      	ldr	r1, [r2, #0]
 80006e6:	68fa      	ldr	r2, [r7, #12]
 80006e8:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80006ec:	68bb      	ldr	r3, [r7, #8]
 80006ee:	f603 13c4 	addw	r3, r3, #2500	; 0x9c4
 80006f2:	009b      	lsls	r3, r3, #2
 80006f4:	440b      	add	r3, r1
 80006f6:	605a      	str	r2, [r3, #4]
			for(uint32_t n=ADC_DMA_QUATERBUFFERSIZE; n<ADC_DMA_HALFBUFFERSIZE-1; n++)
 80006f8:	68bb      	ldr	r3, [r7, #8]
 80006fa:	3301      	adds	r3, #1
 80006fc:	60bb      	str	r3, [r7, #8]
 80006fe:	68bb      	ldr	r3, [r7, #8]
 8000700:	f5b3 6f9c 	cmp.w	r3, #1248	; 0x4e0
 8000704:	d9eb      	bls.n	80006de <ADC2_DMA_sort_lhb+0x26>
 8000706:	e016      	b.n	8000736 <ADC2_DMA_sort_lhb+0x7e>
            }
        }
		else
		{
			for(uint32_t p=ADC_DMA_QUATERBUFFERSIZE; p<ADC_DMA_HALFBUFFERSIZE-1; p++)
 8000708:	f240 2371 	movw	r3, #625	; 0x271
 800070c:	607b      	str	r3, [r7, #4]
 800070e:	e00e      	b.n	800072e <ADC2_DMA_sort_lhb+0x76>
			{
				ADC2_DMA_sort_ptr->ADC2_IN4_bfr[p]=ADC2_DMA_sort_ptr->ADC2_DMA_bfr[m];
 8000710:	4b10      	ldr	r3, [pc, #64]	; (8000754 <ADC2_DMA_sort_lhb+0x9c>)
 8000712:	681a      	ldr	r2, [r3, #0]
 8000714:	4b0f      	ldr	r3, [pc, #60]	; (8000754 <ADC2_DMA_sort_lhb+0x9c>)
 8000716:	681b      	ldr	r3, [r3, #0]
 8000718:	68f9      	ldr	r1, [r7, #12]
 800071a:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
 800071e:	687a      	ldr	r2, [r7, #4]
 8000720:	f602 62a8 	addw	r2, r2, #3752	; 0xea8
 8000724:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			for(uint32_t p=ADC_DMA_QUATERBUFFERSIZE; p<ADC_DMA_HALFBUFFERSIZE-1; p++)
 8000728:	687b      	ldr	r3, [r7, #4]
 800072a:	3301      	adds	r3, #1
 800072c:	607b      	str	r3, [r7, #4]
 800072e:	687b      	ldr	r3, [r7, #4]
 8000730:	f5b3 6f9c 	cmp.w	r3, #1248	; 0x4e0
 8000734:	d9ec      	bls.n	8000710 <ADC2_DMA_sort_lhb+0x58>
	for(uint32_t m=ADC_DMA_HALFBUFFERSIZE; m<ADC_DMA_BUFFERSIZE-1; m++)
 8000736:	68fb      	ldr	r3, [r7, #12]
 8000738:	3301      	adds	r3, #1
 800073a:	60fb      	str	r3, [r7, #12]
 800073c:	68fb      	ldr	r3, [r7, #12]
 800073e:	f640 12c2 	movw	r2, #2498	; 0x9c2
 8000742:	4293      	cmp	r3, r2
 8000744:	d9bf      	bls.n	80006c6 <ADC2_DMA_sort_lhb+0xe>
			}
		}
    }

};
 8000746:	bf00      	nop
 8000748:	bf00      	nop
 800074a:	3714      	adds	r7, #20
 800074c:	46bd      	mov	sp, r7
 800074e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000752:	4770      	bx	lr
 8000754:	20007c54 	.word	0x20007c54

08000758 <ADC3_DMA_sort_uhb>:


void ADC3_DMA_sort_uhb (void)
{
 8000758:	b480      	push	{r7}
 800075a:	b085      	sub	sp, #20
 800075c:	af00      	add	r7, sp, #0
	for(uint32_t m=0; m<ADC_DMA_HALFBUFFERSIZE-1; m++)
 800075e:	2300      	movs	r3, #0
 8000760:	60fb      	str	r3, [r7, #12]
 8000762:	e038      	b.n	80007d6 <ADC3_DMA_sort_uhb+0x7e>
	{
		if(m==0 || (m%2==0))
 8000764:	68fb      	ldr	r3, [r7, #12]
 8000766:	2b00      	cmp	r3, #0
 8000768:	d004      	beq.n	8000774 <ADC3_DMA_sort_uhb+0x1c>
 800076a:	68fb      	ldr	r3, [r7, #12]
 800076c:	f003 0301 	and.w	r3, r3, #1
 8000770:	2b00      	cmp	r3, #0
 8000772:	d117      	bne.n	80007a4 <ADC3_DMA_sort_uhb+0x4c>
		{
			for(uint32_t n=0; n<ADC_DMA_QUATERBUFFERSIZE-1; n++)
 8000774:	2300      	movs	r3, #0
 8000776:	60bb      	str	r3, [r7, #8]
 8000778:	e00f      	b.n	800079a <ADC3_DMA_sort_uhb+0x42>
			{
				ADC3_DMA_sort_ptr->ADC3_IN1_bfr[n]=ADC3_DMA_sort_ptr->ADC3_DMA_bfr[m];
 800077a:	4b1c      	ldr	r3, [pc, #112]	; (80007ec <ADC3_DMA_sort_uhb+0x94>)
 800077c:	681b      	ldr	r3, [r3, #0]
 800077e:	4a1b      	ldr	r2, [pc, #108]	; (80007ec <ADC3_DMA_sort_uhb+0x94>)
 8000780:	6811      	ldr	r1, [r2, #0]
 8000782:	68fa      	ldr	r2, [r7, #12]
 8000784:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000788:	68bb      	ldr	r3, [r7, #8]
 800078a:	f603 13c4 	addw	r3, r3, #2500	; 0x9c4
 800078e:	009b      	lsls	r3, r3, #2
 8000790:	440b      	add	r3, r1
 8000792:	605a      	str	r2, [r3, #4]
			for(uint32_t n=0; n<ADC_DMA_QUATERBUFFERSIZE-1; n++)
 8000794:	68bb      	ldr	r3, [r7, #8]
 8000796:	3301      	adds	r3, #1
 8000798:	60bb      	str	r3, [r7, #8]
 800079a:	68bb      	ldr	r3, [r7, #8]
 800079c:	f5b3 7f1c 	cmp.w	r3, #624	; 0x270
 80007a0:	d3eb      	bcc.n	800077a <ADC3_DMA_sort_uhb+0x22>
 80007a2:	e015      	b.n	80007d0 <ADC3_DMA_sort_uhb+0x78>
            }
        }
		else
		{
			for(uint32_t p=0; p<ADC_DMA_QUATERBUFFERSIZE-1; p++)
 80007a4:	2300      	movs	r3, #0
 80007a6:	607b      	str	r3, [r7, #4]
 80007a8:	e00e      	b.n	80007c8 <ADC3_DMA_sort_uhb+0x70>
			{
				ADC3_DMA_sort_ptr->ADC3_IN2_bfr[p]=ADC3_DMA_sort_ptr->ADC3_DMA_bfr[m];
 80007aa:	4b10      	ldr	r3, [pc, #64]	; (80007ec <ADC3_DMA_sort_uhb+0x94>)
 80007ac:	681a      	ldr	r2, [r3, #0]
 80007ae:	4b0f      	ldr	r3, [pc, #60]	; (80007ec <ADC3_DMA_sort_uhb+0x94>)
 80007b0:	681b      	ldr	r3, [r3, #0]
 80007b2:	68f9      	ldr	r1, [r7, #12]
 80007b4:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
 80007b8:	687a      	ldr	r2, [r7, #4]
 80007ba:	f602 62a8 	addw	r2, r2, #3752	; 0xea8
 80007be:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			for(uint32_t p=0; p<ADC_DMA_QUATERBUFFERSIZE-1; p++)
 80007c2:	687b      	ldr	r3, [r7, #4]
 80007c4:	3301      	adds	r3, #1
 80007c6:	607b      	str	r3, [r7, #4]
 80007c8:	687b      	ldr	r3, [r7, #4]
 80007ca:	f5b3 7f1c 	cmp.w	r3, #624	; 0x270
 80007ce:	d3ec      	bcc.n	80007aa <ADC3_DMA_sort_uhb+0x52>
	for(uint32_t m=0; m<ADC_DMA_HALFBUFFERSIZE-1; m++)
 80007d0:	68fb      	ldr	r3, [r7, #12]
 80007d2:	3301      	adds	r3, #1
 80007d4:	60fb      	str	r3, [r7, #12]
 80007d6:	68fb      	ldr	r3, [r7, #12]
 80007d8:	f5b3 6f9c 	cmp.w	r3, #1248	; 0x4e0
 80007dc:	d9c2      	bls.n	8000764 <ADC3_DMA_sort_uhb+0xc>
			}
		}
    }

};
 80007de:	bf00      	nop
 80007e0:	bf00      	nop
 80007e2:	3714      	adds	r7, #20
 80007e4:	46bd      	mov	sp, r7
 80007e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ea:	4770      	bx	lr
 80007ec:	20007c58 	.word	0x20007c58

080007f0 <ADC3_DMA_sort_lhb>:

void ADC3_DMA_sort_lhb (void)
{
 80007f0:	b480      	push	{r7}
 80007f2:	b085      	sub	sp, #20
 80007f4:	af00      	add	r7, sp, #0
	for(uint32_t m=ADC_DMA_HALFBUFFERSIZE; m<ADC_DMA_BUFFERSIZE-1; m++)
 80007f6:	f240 43e2 	movw	r3, #1250	; 0x4e2
 80007fa:	60fb      	str	r3, [r7, #12]
 80007fc:	e03a      	b.n	8000874 <ADC3_DMA_sort_lhb+0x84>
	{
		if(m==0||(m%2==0))
 80007fe:	68fb      	ldr	r3, [r7, #12]
 8000800:	2b00      	cmp	r3, #0
 8000802:	d004      	beq.n	800080e <ADC3_DMA_sort_lhb+0x1e>
 8000804:	68fb      	ldr	r3, [r7, #12]
 8000806:	f003 0301 	and.w	r3, r3, #1
 800080a:	2b00      	cmp	r3, #0
 800080c:	d118      	bne.n	8000840 <ADC3_DMA_sort_lhb+0x50>
		{
			for(uint32_t n=ADC_DMA_QUATERBUFFERSIZE; n<ADC_DMA_HALFBUFFERSIZE-1; n++)
 800080e:	f240 2371 	movw	r3, #625	; 0x271
 8000812:	60bb      	str	r3, [r7, #8]
 8000814:	e00f      	b.n	8000836 <ADC3_DMA_sort_lhb+0x46>
			{
				ADC3_DMA_sort_ptr->ADC3_IN1_bfr[n]=ADC3_DMA_sort_ptr->ADC3_DMA_bfr[m];
 8000816:	4b1d      	ldr	r3, [pc, #116]	; (800088c <ADC3_DMA_sort_lhb+0x9c>)
 8000818:	681b      	ldr	r3, [r3, #0]
 800081a:	4a1c      	ldr	r2, [pc, #112]	; (800088c <ADC3_DMA_sort_lhb+0x9c>)
 800081c:	6811      	ldr	r1, [r2, #0]
 800081e:	68fa      	ldr	r2, [r7, #12]
 8000820:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000824:	68bb      	ldr	r3, [r7, #8]
 8000826:	f603 13c4 	addw	r3, r3, #2500	; 0x9c4
 800082a:	009b      	lsls	r3, r3, #2
 800082c:	440b      	add	r3, r1
 800082e:	605a      	str	r2, [r3, #4]
			for(uint32_t n=ADC_DMA_QUATERBUFFERSIZE; n<ADC_DMA_HALFBUFFERSIZE-1; n++)
 8000830:	68bb      	ldr	r3, [r7, #8]
 8000832:	3301      	adds	r3, #1
 8000834:	60bb      	str	r3, [r7, #8]
 8000836:	68bb      	ldr	r3, [r7, #8]
 8000838:	f5b3 6f9c 	cmp.w	r3, #1248	; 0x4e0
 800083c:	d9eb      	bls.n	8000816 <ADC3_DMA_sort_lhb+0x26>
 800083e:	e016      	b.n	800086e <ADC3_DMA_sort_lhb+0x7e>
            }
        }
		else
		{
			for(uint32_t p=ADC_DMA_QUATERBUFFERSIZE; p<ADC_DMA_HALFBUFFERSIZE-1; p++)
 8000840:	f240 2371 	movw	r3, #625	; 0x271
 8000844:	607b      	str	r3, [r7, #4]
 8000846:	e00e      	b.n	8000866 <ADC3_DMA_sort_lhb+0x76>
			{
				ADC3_DMA_sort_ptr->ADC3_IN2_bfr[p]=ADC3_DMA_sort_ptr->ADC3_DMA_bfr[m];
 8000848:	4b10      	ldr	r3, [pc, #64]	; (800088c <ADC3_DMA_sort_lhb+0x9c>)
 800084a:	681a      	ldr	r2, [r3, #0]
 800084c:	4b0f      	ldr	r3, [pc, #60]	; (800088c <ADC3_DMA_sort_lhb+0x9c>)
 800084e:	681b      	ldr	r3, [r3, #0]
 8000850:	68f9      	ldr	r1, [r7, #12]
 8000852:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
 8000856:	687a      	ldr	r2, [r7, #4]
 8000858:	f602 62a8 	addw	r2, r2, #3752	; 0xea8
 800085c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			for(uint32_t p=ADC_DMA_QUATERBUFFERSIZE; p<ADC_DMA_HALFBUFFERSIZE-1; p++)
 8000860:	687b      	ldr	r3, [r7, #4]
 8000862:	3301      	adds	r3, #1
 8000864:	607b      	str	r3, [r7, #4]
 8000866:	687b      	ldr	r3, [r7, #4]
 8000868:	f5b3 6f9c 	cmp.w	r3, #1248	; 0x4e0
 800086c:	d9ec      	bls.n	8000848 <ADC3_DMA_sort_lhb+0x58>
	for(uint32_t m=ADC_DMA_HALFBUFFERSIZE; m<ADC_DMA_BUFFERSIZE-1; m++)
 800086e:	68fb      	ldr	r3, [r7, #12]
 8000870:	3301      	adds	r3, #1
 8000872:	60fb      	str	r3, [r7, #12]
 8000874:	68fb      	ldr	r3, [r7, #12]
 8000876:	f640 12c2 	movw	r2, #2498	; 0x9c2
 800087a:	4293      	cmp	r3, r2
 800087c:	d9bf      	bls.n	80007fe <ADC3_DMA_sort_lhb+0xe>
			}
		}
    }

};
 800087e:	bf00      	nop
 8000880:	bf00      	nop
 8000882:	3714      	adds	r7, #20
 8000884:	46bd      	mov	sp, r7
 8000886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800088a:	4770      	bx	lr
 800088c:	20007c58 	.word	0x20007c58

08000890 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000890:	b580      	push	{r7, lr}
 8000892:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000894:	f000 ff4b 	bl	800172e <HAL_Init>

  /* USER CODE BEGIN Init */
  init_ADC1_IN1_struct(); // Pointer to the source buffer is initiaized at runtime
 8000898:	f7ff fcbe 	bl	8000218 <init_ADC1_IN1_struct>
  init_ADC1_IN1_FO_biquad_filter();  // Initializes the filter coefficients and variables
 800089c:	f7ff fcce 	bl	800023c <init_ADC1_IN1_FO_biquad_filter>

  init_ADC1_IN2_struct();
 80008a0:	f7ff fcf6 	bl	8000290 <init_ADC1_IN2_struct>
  init_ADC1_IN2_FO_biquad_filter();
 80008a4:	f7ff fd06 	bl	80002b4 <init_ADC1_IN2_FO_biquad_filter>

  init_ADC2_IN3_struct();
 80008a8:	f7ff fd2e 	bl	8000308 <init_ADC2_IN3_struct>
  init_ADC2_IN3_FO_biquad_filter();
 80008ac:	f7ff fd3e 	bl	800032c <init_ADC2_IN3_FO_biquad_filter>

  init_ADC2_IN4_struct();
 80008b0:	f7ff fd66 	bl	8000380 <init_ADC2_IN4_struct>
  init_ADC2_IN4_FO_biquad_filter();
 80008b4:	f7ff fd76 	bl	80003a4 <init_ADC2_IN4_FO_biquad_filter>

  init_ADC3_IN1_struct();
 80008b8:	f7ff fd9e 	bl	80003f8 <init_ADC3_IN1_struct>
  init_ADC3_IN1_FO_biquad_filter();
 80008bc:	f7ff fdae 	bl	800041c <init_ADC3_IN1_FO_biquad_filter>

  init_ADC3_IN2_struct();
 80008c0:	f7ff fdd6 	bl	8000470 <init_ADC3_IN2_struct>
  init_ADC3_IN2_FO_biquad_filter();
 80008c4:	f7ff fde6 	bl	8000494 <init_ADC3_IN2_FO_biquad_filter>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80008c8:	f000 f852 	bl	8000970 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80008cc:	f000 fb2e 	bl	8000f2c <MX_GPIO_Init>
  MX_DMA_Init();
 80008d0:	f000 fae6 	bl	8000ea0 <MX_DMA_Init>
  MX_ADC1_Init();
 80008d4:	f000 f896 	bl	8000a04 <MX_ADC1_Init>
  MX_ADC2_Init();
 80008d8:	f000 f91e 	bl	8000b18 <MX_ADC2_Init>
  MX_ADC3_Init();
 80008dc:	f000 f994 	bl	8000c08 <MX_ADC3_Init>
  MX_FMAC_Init();
 80008e0:	f000 fa0a 	bl	8000cf8 <MX_FMAC_Init>
  MX_TIM6_Init();
 80008e4:	f000 fa1c 	bl	8000d20 <MX_TIM6_Init>
  MX_TIM7_Init();
 80008e8:	f000 fa50 	bl	8000d8c <MX_TIM7_Init>
  MX_TIM20_Init();
 80008ec:	f000 fa84 	bl	8000df8 <MX_TIM20_Init>
  /* USER CODE BEGIN 2 */
	
  //ADC1 is started using timer 6 tiggered conversions
  HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim6);
    ADC_status=HAL_ADC_Start_DMA(&hadc1, ADC1_DMA_sort_ptr->ADC1_DMA_bfr,ADC_DMA_BUFFERSIZE);
 80008f0:	4b18      	ldr	r3, [pc, #96]	; (8000954 <main+0xc4>)
 80008f2:	681b      	ldr	r3, [r3, #0]
 80008f4:	f640 12c4 	movw	r2, #2500	; 0x9c4
 80008f8:	4619      	mov	r1, r3
 80008fa:	4817      	ldr	r0, [pc, #92]	; (8000958 <main+0xc8>)
 80008fc:	f001 fb54 	bl	8001fa8 <HAL_ADC_Start_DMA>
 8000900:	4603      	mov	r3, r0
 8000902:	461a      	mov	r2, r3
 8000904:	4b15      	ldr	r3, [pc, #84]	; (800095c <main+0xcc>)
 8000906:	701a      	strb	r2, [r3, #0]

  HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim7);
    ADC_status=HAL_ADC_Start_DMA(&hadc2, ADC2_DMA_sort_ptr->ADC2_DMA_bfr,ADC_DMA_BUFFERSIZE);
 8000908:	4b15      	ldr	r3, [pc, #84]	; (8000960 <main+0xd0>)
 800090a:	681b      	ldr	r3, [r3, #0]
 800090c:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8000910:	4619      	mov	r1, r3
 8000912:	4814      	ldr	r0, [pc, #80]	; (8000964 <main+0xd4>)
 8000914:	f001 fb48 	bl	8001fa8 <HAL_ADC_Start_DMA>
 8000918:	4603      	mov	r3, r0
 800091a:	461a      	mov	r2, r3
 800091c:	4b0f      	ldr	r3, [pc, #60]	; (800095c <main+0xcc>)
 800091e:	701a      	strb	r2, [r3, #0]

  HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim20);
    ADC_status=HAL_ADC_Start_DMA(&hadc3, ADC3_DMA_sort_ptr->ADC3_DMA_bfr,ADC_DMA_BUFFERSIZE);
 8000920:	4b11      	ldr	r3, [pc, #68]	; (8000968 <main+0xd8>)
 8000922:	681b      	ldr	r3, [r3, #0]
 8000924:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8000928:	4619      	mov	r1, r3
 800092a:	4810      	ldr	r0, [pc, #64]	; (800096c <main+0xdc>)
 800092c:	f001 fb3c 	bl	8001fa8 <HAL_ADC_Start_DMA>
 8000930:	4603      	mov	r3, r0
 8000932:	461a      	mov	r2, r3
 8000934:	4b09      	ldr	r3, [pc, #36]	; (800095c <main+0xcc>)
 8000936:	701a      	strb	r2, [r3, #0]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  update_ADC1_IN1_FO_biquad_filter();  // Filters channel 1 data
 8000938:	f7ff fc92 	bl	8000260 <update_ADC1_IN1_FO_biquad_filter>
	  update_ADC1_IN2_FO_biquad_filter();
 800093c:	f7ff fccc 	bl	80002d8 <update_ADC1_IN2_FO_biquad_filter>

	  update_ADC2_IN3_FO_biquad_filter();
 8000940:	f7ff fd06 	bl	8000350 <update_ADC2_IN3_FO_biquad_filter>
	  update_ADC2_IN4_FO_biquad_filter();
 8000944:	f7ff fd40 	bl	80003c8 <update_ADC2_IN4_FO_biquad_filter>

	  update_ADC3_IN1_FO_biquad_filter();
 8000948:	f7ff fd7a 	bl	8000440 <update_ADC3_IN1_FO_biquad_filter>
	  update_ADC3_IN2_FO_biquad_filter();
 800094c:	f7ff fdb4 	bl	80004b8 <update_ADC3_IN2_FO_biquad_filter>
	  update_ADC1_IN1_FO_biquad_filter();  // Filters channel 1 data
 8000950:	e7f2      	b.n	8000938 <main+0xa8>
 8000952:	bf00      	nop
 8000954:	20007c50 	.word	0x20007c50
 8000958:	200078d0 	.word	0x200078d0
 800095c:	20007c5c 	.word	0x20007c5c
 8000960:	20007c54 	.word	0x20007c54
 8000964:	2000793c 	.word	0x2000793c
 8000968:	20007c58 	.word	0x20007c58
 800096c:	200079a8 	.word	0x200079a8

08000970 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000970:	b580      	push	{r7, lr}
 8000972:	b094      	sub	sp, #80	; 0x50
 8000974:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000976:	f107 0318 	add.w	r3, r7, #24
 800097a:	2238      	movs	r2, #56	; 0x38
 800097c:	2100      	movs	r1, #0
 800097e:	4618      	mov	r0, r3
 8000980:	f004 fcc4 	bl	800530c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000984:	1d3b      	adds	r3, r7, #4
 8000986:	2200      	movs	r2, #0
 8000988:	601a      	str	r2, [r3, #0]
 800098a:	605a      	str	r2, [r3, #4]
 800098c:	609a      	str	r2, [r3, #8]
 800098e:	60da      	str	r2, [r3, #12]
 8000990:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000992:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000996:	f002 ffef 	bl	8003978 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800099a:	2301      	movs	r3, #1
 800099c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800099e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80009a2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80009a4:	2302      	movs	r3, #2
 80009a6:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80009a8:	2303      	movs	r3, #3
 80009aa:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 80009ac:	2301      	movs	r3, #1
 80009ae:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 8;
 80009b0:	2308      	movs	r3, #8
 80009b2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80009b4:	2302      	movs	r3, #2
 80009b6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80009b8:	2302      	movs	r3, #2
 80009ba:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80009bc:	2302      	movs	r3, #2
 80009be:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80009c0:	f107 0318 	add.w	r3, r7, #24
 80009c4:	4618      	mov	r0, r3
 80009c6:	f003 f88b 	bl	8003ae0 <HAL_RCC_OscConfig>
 80009ca:	4603      	mov	r3, r0
 80009cc:	2b00      	cmp	r3, #0
 80009ce:	d001      	beq.n	80009d4 <SystemClock_Config+0x64>
  {
    Error_Handler();
 80009d0:	f000 fc0a 	bl	80011e8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80009d4:	230f      	movs	r3, #15
 80009d6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80009d8:	2303      	movs	r3, #3
 80009da:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80009dc:	2300      	movs	r3, #0
 80009de:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80009e0:	2300      	movs	r3, #0
 80009e2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80009e4:	2300      	movs	r3, #0
 80009e6:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80009e8:	1d3b      	adds	r3, r7, #4
 80009ea:	2102      	movs	r1, #2
 80009ec:	4618      	mov	r0, r3
 80009ee:	f003 fb89 	bl	8004104 <HAL_RCC_ClockConfig>
 80009f2:	4603      	mov	r3, r0
 80009f4:	2b00      	cmp	r3, #0
 80009f6:	d001      	beq.n	80009fc <SystemClock_Config+0x8c>
  {
    Error_Handler();
 80009f8:	f000 fbf6 	bl	80011e8 <Error_Handler>
  }
}
 80009fc:	bf00      	nop
 80009fe:	3750      	adds	r7, #80	; 0x50
 8000a00:	46bd      	mov	sp, r7
 8000a02:	bd80      	pop	{r7, pc}

08000a04 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000a04:	b580      	push	{r7, lr}
 8000a06:	b08c      	sub	sp, #48	; 0x30
 8000a08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000a0a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000a0e:	2200      	movs	r2, #0
 8000a10:	601a      	str	r2, [r3, #0]
 8000a12:	605a      	str	r2, [r3, #4]
 8000a14:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000a16:	1d3b      	adds	r3, r7, #4
 8000a18:	2220      	movs	r2, #32
 8000a1a:	2100      	movs	r1, #0
 8000a1c:	4618      	mov	r0, r3
 8000a1e:	f004 fc75 	bl	800530c <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000a22:	4b3a      	ldr	r3, [pc, #232]	; (8000b0c <MX_ADC1_Init+0x108>)
 8000a24:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000a28:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000a2a:	4b38      	ldr	r3, [pc, #224]	; (8000b0c <MX_ADC1_Init+0x108>)
 8000a2c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000a30:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000a32:	4b36      	ldr	r3, [pc, #216]	; (8000b0c <MX_ADC1_Init+0x108>)
 8000a34:	2200      	movs	r2, #0
 8000a36:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000a38:	4b34      	ldr	r3, [pc, #208]	; (8000b0c <MX_ADC1_Init+0x108>)
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8000a3e:	4b33      	ldr	r3, [pc, #204]	; (8000b0c <MX_ADC1_Init+0x108>)
 8000a40:	2200      	movs	r2, #0
 8000a42:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000a44:	4b31      	ldr	r3, [pc, #196]	; (8000b0c <MX_ADC1_Init+0x108>)
 8000a46:	2201      	movs	r2, #1
 8000a48:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000a4a:	4b30      	ldr	r3, [pc, #192]	; (8000b0c <MX_ADC1_Init+0x108>)
 8000a4c:	2204      	movs	r2, #4
 8000a4e:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000a50:	4b2e      	ldr	r3, [pc, #184]	; (8000b0c <MX_ADC1_Init+0x108>)
 8000a52:	2200      	movs	r2, #0
 8000a54:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000a56:	4b2d      	ldr	r3, [pc, #180]	; (8000b0c <MX_ADC1_Init+0x108>)
 8000a58:	2200      	movs	r2, #0
 8000a5a:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 2;
 8000a5c:	4b2b      	ldr	r3, [pc, #172]	; (8000b0c <MX_ADC1_Init+0x108>)
 8000a5e:	2202      	movs	r2, #2
 8000a60:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000a62:	4b2a      	ldr	r3, [pc, #168]	; (8000b0c <MX_ADC1_Init+0x108>)
 8000a64:	2200      	movs	r2, #0
 8000a66:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T6_TRGO;
 8000a6a:	4b28      	ldr	r3, [pc, #160]	; (8000b0c <MX_ADC1_Init+0x108>)
 8000a6c:	f44f 62b4 	mov.w	r2, #1440	; 0x5a0
 8000a70:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8000a72:	4b26      	ldr	r3, [pc, #152]	; (8000b0c <MX_ADC1_Init+0x108>)
 8000a74:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000a78:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000a7a:	4b24      	ldr	r3, [pc, #144]	; (8000b0c <MX_ADC1_Init+0x108>)
 8000a7c:	2201      	movs	r2, #1
 8000a7e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000a82:	4b22      	ldr	r3, [pc, #136]	; (8000b0c <MX_ADC1_Init+0x108>)
 8000a84:	2200      	movs	r2, #0
 8000a86:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8000a88:	4b20      	ldr	r3, [pc, #128]	; (8000b0c <MX_ADC1_Init+0x108>)
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000a90:	481e      	ldr	r0, [pc, #120]	; (8000b0c <MX_ADC1_Init+0x108>)
 8000a92:	f001 f8db 	bl	8001c4c <HAL_ADC_Init>
 8000a96:	4603      	mov	r3, r0
 8000a98:	2b00      	cmp	r3, #0
 8000a9a:	d001      	beq.n	8000aa0 <MX_ADC1_Init+0x9c>
  {
    Error_Handler();
 8000a9c:	f000 fba4 	bl	80011e8 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000aa0:	2300      	movs	r3, #0
 8000aa2:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000aa4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000aa8:	4619      	mov	r1, r3
 8000aaa:	4818      	ldr	r0, [pc, #96]	; (8000b0c <MX_ADC1_Init+0x108>)
 8000aac:	f002 f8cc 	bl	8002c48 <HAL_ADCEx_MultiModeConfigChannel>
 8000ab0:	4603      	mov	r3, r0
 8000ab2:	2b00      	cmp	r3, #0
 8000ab4:	d001      	beq.n	8000aba <MX_ADC1_Init+0xb6>
  {
    Error_Handler();
 8000ab6:	f000 fb97 	bl	80011e8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000aba:	4b15      	ldr	r3, [pc, #84]	; (8000b10 <MX_ADC1_Init+0x10c>)
 8000abc:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000abe:	2306      	movs	r3, #6
 8000ac0:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_92CYCLES_5;
 8000ac2:	2305      	movs	r3, #5
 8000ac4:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000ac6:	237f      	movs	r3, #127	; 0x7f
 8000ac8:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000aca:	2304      	movs	r3, #4
 8000acc:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000ace:	2300      	movs	r3, #0
 8000ad0:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000ad2:	1d3b      	adds	r3, r7, #4
 8000ad4:	4619      	mov	r1, r3
 8000ad6:	480d      	ldr	r0, [pc, #52]	; (8000b0c <MX_ADC1_Init+0x108>)
 8000ad8:	f001 fb3a 	bl	8002150 <HAL_ADC_ConfigChannel>
 8000adc:	4603      	mov	r3, r0
 8000ade:	2b00      	cmp	r3, #0
 8000ae0:	d001      	beq.n	8000ae6 <MX_ADC1_Init+0xe2>
  {
    Error_Handler();
 8000ae2:	f000 fb81 	bl	80011e8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8000ae6:	4b0b      	ldr	r3, [pc, #44]	; (8000b14 <MX_ADC1_Init+0x110>)
 8000ae8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000aea:	230c      	movs	r3, #12
 8000aec:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000aee:	1d3b      	adds	r3, r7, #4
 8000af0:	4619      	mov	r1, r3
 8000af2:	4806      	ldr	r0, [pc, #24]	; (8000b0c <MX_ADC1_Init+0x108>)
 8000af4:	f001 fb2c 	bl	8002150 <HAL_ADC_ConfigChannel>
 8000af8:	4603      	mov	r3, r0
 8000afa:	2b00      	cmp	r3, #0
 8000afc:	d001      	beq.n	8000b02 <MX_ADC1_Init+0xfe>
  {
    Error_Handler();
 8000afe:	f000 fb73 	bl	80011e8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000b02:	bf00      	nop
 8000b04:	3730      	adds	r7, #48	; 0x30
 8000b06:	46bd      	mov	sp, r7
 8000b08:	bd80      	pop	{r7, pc}
 8000b0a:	bf00      	nop
 8000b0c:	200078d0 	.word	0x200078d0
 8000b10:	04300002 	.word	0x04300002
 8000b14:	08600004 	.word	0x08600004

08000b18 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	b088      	sub	sp, #32
 8000b1c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000b1e:	463b      	mov	r3, r7
 8000b20:	2220      	movs	r2, #32
 8000b22:	2100      	movs	r1, #0
 8000b24:	4618      	mov	r0, r3
 8000b26:	f004 fbf1 	bl	800530c <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8000b2a:	4b33      	ldr	r3, [pc, #204]	; (8000bf8 <MX_ADC2_Init+0xe0>)
 8000b2c:	4a33      	ldr	r2, [pc, #204]	; (8000bfc <MX_ADC2_Init+0xe4>)
 8000b2e:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000b30:	4b31      	ldr	r3, [pc, #196]	; (8000bf8 <MX_ADC2_Init+0xe0>)
 8000b32:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000b36:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8000b38:	4b2f      	ldr	r3, [pc, #188]	; (8000bf8 <MX_ADC2_Init+0xe0>)
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000b3e:	4b2e      	ldr	r3, [pc, #184]	; (8000bf8 <MX_ADC2_Init+0xe0>)
 8000b40:	2200      	movs	r2, #0
 8000b42:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 8000b44:	4b2c      	ldr	r3, [pc, #176]	; (8000bf8 <MX_ADC2_Init+0xe0>)
 8000b46:	2200      	movs	r2, #0
 8000b48:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000b4a:	4b2b      	ldr	r3, [pc, #172]	; (8000bf8 <MX_ADC2_Init+0xe0>)
 8000b4c:	2201      	movs	r2, #1
 8000b4e:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000b50:	4b29      	ldr	r3, [pc, #164]	; (8000bf8 <MX_ADC2_Init+0xe0>)
 8000b52:	2204      	movs	r2, #4
 8000b54:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8000b56:	4b28      	ldr	r3, [pc, #160]	; (8000bf8 <MX_ADC2_Init+0xe0>)
 8000b58:	2200      	movs	r2, #0
 8000b5a:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8000b5c:	4b26      	ldr	r3, [pc, #152]	; (8000bf8 <MX_ADC2_Init+0xe0>)
 8000b5e:	2200      	movs	r2, #0
 8000b60:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 2;
 8000b62:	4b25      	ldr	r3, [pc, #148]	; (8000bf8 <MX_ADC2_Init+0xe0>)
 8000b64:	2202      	movs	r2, #2
 8000b66:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000b68:	4b23      	ldr	r3, [pc, #140]	; (8000bf8 <MX_ADC2_Init+0xe0>)
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc2.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T7_TRGO;
 8000b70:	4b21      	ldr	r3, [pc, #132]	; (8000bf8 <MX_ADC2_Init+0xe0>)
 8000b72:	f44f 62f8 	mov.w	r2, #1984	; 0x7c0
 8000b76:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8000b78:	4b1f      	ldr	r3, [pc, #124]	; (8000bf8 <MX_ADC2_Init+0xe0>)
 8000b7a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000b7e:	631a      	str	r2, [r3, #48]	; 0x30
  hadc2.Init.DMAContinuousRequests = ENABLE;
 8000b80:	4b1d      	ldr	r3, [pc, #116]	; (8000bf8 <MX_ADC2_Init+0xe0>)
 8000b82:	2201      	movs	r2, #1
 8000b84:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000b88:	4b1b      	ldr	r3, [pc, #108]	; (8000bf8 <MX_ADC2_Init+0xe0>)
 8000b8a:	2200      	movs	r2, #0
 8000b8c:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 8000b8e:	4b1a      	ldr	r3, [pc, #104]	; (8000bf8 <MX_ADC2_Init+0xe0>)
 8000b90:	2200      	movs	r2, #0
 8000b92:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000b96:	4818      	ldr	r0, [pc, #96]	; (8000bf8 <MX_ADC2_Init+0xe0>)
 8000b98:	f001 f858 	bl	8001c4c <HAL_ADC_Init>
 8000b9c:	4603      	mov	r3, r0
 8000b9e:	2b00      	cmp	r3, #0
 8000ba0:	d001      	beq.n	8000ba6 <MX_ADC2_Init+0x8e>
  {
    Error_Handler();
 8000ba2:	f000 fb21 	bl	80011e8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000ba6:	4b16      	ldr	r3, [pc, #88]	; (8000c00 <MX_ADC2_Init+0xe8>)
 8000ba8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000baa:	2306      	movs	r3, #6
 8000bac:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_92CYCLES_5;
 8000bae:	2305      	movs	r3, #5
 8000bb0:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000bb2:	237f      	movs	r3, #127	; 0x7f
 8000bb4:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000bb6:	2304      	movs	r3, #4
 8000bb8:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000bba:	2300      	movs	r3, #0
 8000bbc:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000bbe:	463b      	mov	r3, r7
 8000bc0:	4619      	mov	r1, r3
 8000bc2:	480d      	ldr	r0, [pc, #52]	; (8000bf8 <MX_ADC2_Init+0xe0>)
 8000bc4:	f001 fac4 	bl	8002150 <HAL_ADC_ConfigChannel>
 8000bc8:	4603      	mov	r3, r0
 8000bca:	2b00      	cmp	r3, #0
 8000bcc:	d001      	beq.n	8000bd2 <MX_ADC2_Init+0xba>
  {
    Error_Handler();
 8000bce:	f000 fb0b 	bl	80011e8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000bd2:	4b0c      	ldr	r3, [pc, #48]	; (8000c04 <MX_ADC2_Init+0xec>)
 8000bd4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000bd6:	230c      	movs	r3, #12
 8000bd8:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000bda:	463b      	mov	r3, r7
 8000bdc:	4619      	mov	r1, r3
 8000bde:	4806      	ldr	r0, [pc, #24]	; (8000bf8 <MX_ADC2_Init+0xe0>)
 8000be0:	f001 fab6 	bl	8002150 <HAL_ADC_ConfigChannel>
 8000be4:	4603      	mov	r3, r0
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	d001      	beq.n	8000bee <MX_ADC2_Init+0xd6>
  {
    Error_Handler();
 8000bea:	f000 fafd 	bl	80011e8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8000bee:	bf00      	nop
 8000bf0:	3720      	adds	r7, #32
 8000bf2:	46bd      	mov	sp, r7
 8000bf4:	bd80      	pop	{r7, pc}
 8000bf6:	bf00      	nop
 8000bf8:	2000793c 	.word	0x2000793c
 8000bfc:	50000100 	.word	0x50000100
 8000c00:	0c900008 	.word	0x0c900008
 8000c04:	10c00010 	.word	0x10c00010

08000c08 <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 8000c08:	b580      	push	{r7, lr}
 8000c0a:	b088      	sub	sp, #32
 8000c0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000c0e:	463b      	mov	r3, r7
 8000c10:	2220      	movs	r2, #32
 8000c12:	2100      	movs	r1, #0
 8000c14:	4618      	mov	r0, r3
 8000c16:	f004 fb79 	bl	800530c <memset>

  /* USER CODE END ADC3_Init 1 */

  /** Common config
  */
  hadc3.Instance = ADC3;
 8000c1a:	4b33      	ldr	r3, [pc, #204]	; (8000ce8 <MX_ADC3_Init+0xe0>)
 8000c1c:	4a33      	ldr	r2, [pc, #204]	; (8000cec <MX_ADC3_Init+0xe4>)
 8000c1e:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000c20:	4b31      	ldr	r3, [pc, #196]	; (8000ce8 <MX_ADC3_Init+0xe0>)
 8000c22:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000c26:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8000c28:	4b2f      	ldr	r3, [pc, #188]	; (8000ce8 <MX_ADC3_Init+0xe0>)
 8000c2a:	2200      	movs	r2, #0
 8000c2c:	609a      	str	r2, [r3, #8]
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000c2e:	4b2e      	ldr	r3, [pc, #184]	; (8000ce8 <MX_ADC3_Init+0xe0>)
 8000c30:	2200      	movs	r2, #0
 8000c32:	60da      	str	r2, [r3, #12]
  hadc3.Init.GainCompensation = 0;
 8000c34:	4b2c      	ldr	r3, [pc, #176]	; (8000ce8 <MX_ADC3_Init+0xe0>)
 8000c36:	2200      	movs	r2, #0
 8000c38:	611a      	str	r2, [r3, #16]
  hadc3.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000c3a:	4b2b      	ldr	r3, [pc, #172]	; (8000ce8 <MX_ADC3_Init+0xe0>)
 8000c3c:	2201      	movs	r2, #1
 8000c3e:	615a      	str	r2, [r3, #20]
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000c40:	4b29      	ldr	r3, [pc, #164]	; (8000ce8 <MX_ADC3_Init+0xe0>)
 8000c42:	2204      	movs	r2, #4
 8000c44:	619a      	str	r2, [r3, #24]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 8000c46:	4b28      	ldr	r3, [pc, #160]	; (8000ce8 <MX_ADC3_Init+0xe0>)
 8000c48:	2200      	movs	r2, #0
 8000c4a:	771a      	strb	r2, [r3, #28]
  hadc3.Init.ContinuousConvMode = DISABLE;
 8000c4c:	4b26      	ldr	r3, [pc, #152]	; (8000ce8 <MX_ADC3_Init+0xe0>)
 8000c4e:	2200      	movs	r2, #0
 8000c50:	775a      	strb	r2, [r3, #29]
  hadc3.Init.NbrOfConversion = 2;
 8000c52:	4b25      	ldr	r3, [pc, #148]	; (8000ce8 <MX_ADC3_Init+0xe0>)
 8000c54:	2202      	movs	r2, #2
 8000c56:	621a      	str	r2, [r3, #32]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8000c58:	4b23      	ldr	r3, [pc, #140]	; (8000ce8 <MX_ADC3_Init+0xe0>)
 8000c5a:	2200      	movs	r2, #0
 8000c5c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc3.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T20_TRGO;
 8000c60:	4b21      	ldr	r3, [pc, #132]	; (8000ce8 <MX_ADC3_Init+0xe0>)
 8000c62:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 8000c66:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8000c68:	4b1f      	ldr	r3, [pc, #124]	; (8000ce8 <MX_ADC3_Init+0xe0>)
 8000c6a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000c6e:	631a      	str	r2, [r3, #48]	; 0x30
  hadc3.Init.DMAContinuousRequests = ENABLE;
 8000c70:	4b1d      	ldr	r3, [pc, #116]	; (8000ce8 <MX_ADC3_Init+0xe0>)
 8000c72:	2201      	movs	r2, #1
 8000c74:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc3.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000c78:	4b1b      	ldr	r3, [pc, #108]	; (8000ce8 <MX_ADC3_Init+0xe0>)
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc3.Init.OversamplingMode = DISABLE;
 8000c7e:	4b1a      	ldr	r3, [pc, #104]	; (8000ce8 <MX_ADC3_Init+0xe0>)
 8000c80:	2200      	movs	r2, #0
 8000c82:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8000c86:	4818      	ldr	r0, [pc, #96]	; (8000ce8 <MX_ADC3_Init+0xe0>)
 8000c88:	f000 ffe0 	bl	8001c4c <HAL_ADC_Init>
 8000c8c:	4603      	mov	r3, r0
 8000c8e:	2b00      	cmp	r3, #0
 8000c90:	d001      	beq.n	8000c96 <MX_ADC3_Init+0x8e>
  {
    Error_Handler();
 8000c92:	f000 faa9 	bl	80011e8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000c96:	4b16      	ldr	r3, [pc, #88]	; (8000cf0 <MX_ADC3_Init+0xe8>)
 8000c98:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000c9a:	2306      	movs	r3, #6
 8000c9c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_92CYCLES_5;
 8000c9e:	2305      	movs	r3, #5
 8000ca0:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000ca2:	237f      	movs	r3, #127	; 0x7f
 8000ca4:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000ca6:	2304      	movs	r3, #4
 8000ca8:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000caa:	2300      	movs	r3, #0
 8000cac:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000cae:	463b      	mov	r3, r7
 8000cb0:	4619      	mov	r1, r3
 8000cb2:	480d      	ldr	r0, [pc, #52]	; (8000ce8 <MX_ADC3_Init+0xe0>)
 8000cb4:	f001 fa4c 	bl	8002150 <HAL_ADC_ConfigChannel>
 8000cb8:	4603      	mov	r3, r0
 8000cba:	2b00      	cmp	r3, #0
 8000cbc:	d001      	beq.n	8000cc2 <MX_ADC3_Init+0xba>
  {
    Error_Handler();
 8000cbe:	f000 fa93 	bl	80011e8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8000cc2:	4b0c      	ldr	r3, [pc, #48]	; (8000cf4 <MX_ADC3_Init+0xec>)
 8000cc4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000cc6:	230c      	movs	r3, #12
 8000cc8:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000cca:	463b      	mov	r3, r7
 8000ccc:	4619      	mov	r1, r3
 8000cce:	4806      	ldr	r0, [pc, #24]	; (8000ce8 <MX_ADC3_Init+0xe0>)
 8000cd0:	f001 fa3e 	bl	8002150 <HAL_ADC_ConfigChannel>
 8000cd4:	4603      	mov	r3, r0
 8000cd6:	2b00      	cmp	r3, #0
 8000cd8:	d001      	beq.n	8000cde <MX_ADC3_Init+0xd6>
  {
    Error_Handler();
 8000cda:	f000 fa85 	bl	80011e8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8000cde:	bf00      	nop
 8000ce0:	3720      	adds	r7, #32
 8000ce2:	46bd      	mov	sp, r7
 8000ce4:	bd80      	pop	{r7, pc}
 8000ce6:	bf00      	nop
 8000ce8:	200079a8 	.word	0x200079a8
 8000cec:	50000400 	.word	0x50000400
 8000cf0:	04300002 	.word	0x04300002
 8000cf4:	08600004 	.word	0x08600004

08000cf8 <MX_FMAC_Init>:
  * @brief FMAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_FMAC_Init(void)
{
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	af00      	add	r7, sp, #0
  /* USER CODE END FMAC_Init 0 */

  /* USER CODE BEGIN FMAC_Init 1 */

  /* USER CODE END FMAC_Init 1 */
  hfmac.Instance = FMAC;
 8000cfc:	4b06      	ldr	r3, [pc, #24]	; (8000d18 <MX_FMAC_Init+0x20>)
 8000cfe:	4a07      	ldr	r2, [pc, #28]	; (8000d1c <MX_FMAC_Init+0x24>)
 8000d00:	601a      	str	r2, [r3, #0]
  if (HAL_FMAC_Init(&hfmac) != HAL_OK)
 8000d02:	4805      	ldr	r0, [pc, #20]	; (8000d18 <MX_FMAC_Init+0x20>)
 8000d04:	f002 fc0a 	bl	800351c <HAL_FMAC_Init>
 8000d08:	4603      	mov	r3, r0
 8000d0a:	2b00      	cmp	r3, #0
 8000d0c:	d001      	beq.n	8000d12 <MX_FMAC_Init+0x1a>
  {
    Error_Handler();
 8000d0e:	f000 fa6b 	bl	80011e8 <Error_Handler>
  }
  /* USER CODE BEGIN FMAC_Init 2 */

  /* USER CODE END FMAC_Init 2 */

}
 8000d12:	bf00      	nop
 8000d14:	bd80      	pop	{r7, pc}
 8000d16:	bf00      	nop
 8000d18:	20007b34 	.word	0x20007b34
 8000d1c:	40021400 	.word	0x40021400

08000d20 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8000d20:	b580      	push	{r7, lr}
 8000d22:	b084      	sub	sp, #16
 8000d24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d26:	1d3b      	adds	r3, r7, #4
 8000d28:	2200      	movs	r2, #0
 8000d2a:	601a      	str	r2, [r3, #0]
 8000d2c:	605a      	str	r2, [r3, #4]
 8000d2e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8000d30:	4b14      	ldr	r3, [pc, #80]	; (8000d84 <MX_TIM6_Init+0x64>)
 8000d32:	4a15      	ldr	r2, [pc, #84]	; (8000d88 <MX_TIM6_Init+0x68>)
 8000d34:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 8-1;
 8000d36:	4b13      	ldr	r3, [pc, #76]	; (8000d84 <MX_TIM6_Init+0x64>)
 8000d38:	2207      	movs	r2, #7
 8000d3a:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d3c:	4b11      	ldr	r3, [pc, #68]	; (8000d84 <MX_TIM6_Init+0x64>)
 8000d3e:	2200      	movs	r2, #0
 8000d40:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 7;
 8000d42:	4b10      	ldr	r3, [pc, #64]	; (8000d84 <MX_TIM6_Init+0x64>)
 8000d44:	2207      	movs	r2, #7
 8000d46:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d48:	4b0e      	ldr	r3, [pc, #56]	; (8000d84 <MX_TIM6_Init+0x64>)
 8000d4a:	2200      	movs	r2, #0
 8000d4c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8000d4e:	480d      	ldr	r0, [pc, #52]	; (8000d84 <MX_TIM6_Init+0x64>)
 8000d50:	f003 fdf4 	bl	800493c <HAL_TIM_Base_Init>
 8000d54:	4603      	mov	r3, r0
 8000d56:	2b00      	cmp	r3, #0
 8000d58:	d001      	beq.n	8000d5e <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8000d5a:	f000 fa45 	bl	80011e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000d5e:	2320      	movs	r3, #32
 8000d60:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d62:	2300      	movs	r3, #0
 8000d64:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8000d66:	1d3b      	adds	r3, r7, #4
 8000d68:	4619      	mov	r1, r3
 8000d6a:	4806      	ldr	r0, [pc, #24]	; (8000d84 <MX_TIM6_Init+0x64>)
 8000d6c:	f004 f878 	bl	8004e60 <HAL_TIMEx_MasterConfigSynchronization>
 8000d70:	4603      	mov	r3, r0
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	d001      	beq.n	8000d7a <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8000d76:	f000 fa37 	bl	80011e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8000d7a:	bf00      	nop
 8000d7c:	3710      	adds	r7, #16
 8000d7e:	46bd      	mov	sp, r7
 8000d80:	bd80      	pop	{r7, pc}
 8000d82:	bf00      	nop
 8000d84:	20007b6c 	.word	0x20007b6c
 8000d88:	40001000 	.word	0x40001000

08000d8c <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	b084      	sub	sp, #16
 8000d90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d92:	1d3b      	adds	r3, r7, #4
 8000d94:	2200      	movs	r2, #0
 8000d96:	601a      	str	r2, [r3, #0]
 8000d98:	605a      	str	r2, [r3, #4]
 8000d9a:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8000d9c:	4b14      	ldr	r3, [pc, #80]	; (8000df0 <MX_TIM7_Init+0x64>)
 8000d9e:	4a15      	ldr	r2, [pc, #84]	; (8000df4 <MX_TIM7_Init+0x68>)
 8000da0:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 8-1;
 8000da2:	4b13      	ldr	r3, [pc, #76]	; (8000df0 <MX_TIM7_Init+0x64>)
 8000da4:	2207      	movs	r2, #7
 8000da6:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000da8:	4b11      	ldr	r3, [pc, #68]	; (8000df0 <MX_TIM7_Init+0x64>)
 8000daa:	2200      	movs	r2, #0
 8000dac:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 7;
 8000dae:	4b10      	ldr	r3, [pc, #64]	; (8000df0 <MX_TIM7_Init+0x64>)
 8000db0:	2207      	movs	r2, #7
 8000db2:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000db4:	4b0e      	ldr	r3, [pc, #56]	; (8000df0 <MX_TIM7_Init+0x64>)
 8000db6:	2200      	movs	r2, #0
 8000db8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8000dba:	480d      	ldr	r0, [pc, #52]	; (8000df0 <MX_TIM7_Init+0x64>)
 8000dbc:	f003 fdbe 	bl	800493c <HAL_TIM_Base_Init>
 8000dc0:	4603      	mov	r3, r0
 8000dc2:	2b00      	cmp	r3, #0
 8000dc4:	d001      	beq.n	8000dca <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 8000dc6:	f000 fa0f 	bl	80011e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000dca:	2320      	movs	r3, #32
 8000dcc:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000dce:	2300      	movs	r3, #0
 8000dd0:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8000dd2:	1d3b      	adds	r3, r7, #4
 8000dd4:	4619      	mov	r1, r3
 8000dd6:	4806      	ldr	r0, [pc, #24]	; (8000df0 <MX_TIM7_Init+0x64>)
 8000dd8:	f004 f842 	bl	8004e60 <HAL_TIMEx_MasterConfigSynchronization>
 8000ddc:	4603      	mov	r3, r0
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	d001      	beq.n	8000de6 <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 8000de2:	f000 fa01 	bl	80011e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8000de6:	bf00      	nop
 8000de8:	3710      	adds	r7, #16
 8000dea:	46bd      	mov	sp, r7
 8000dec:	bd80      	pop	{r7, pc}
 8000dee:	bf00      	nop
 8000df0:	20007bb8 	.word	0x20007bb8
 8000df4:	40001400 	.word	0x40001400

08000df8 <MX_TIM20_Init>:
  * @brief TIM20 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM20_Init(void)
{
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	b088      	sub	sp, #32
 8000dfc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM20_Init 0 */

  /* USER CODE END TIM20_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8000dfe:	f107 030c 	add.w	r3, r7, #12
 8000e02:	2200      	movs	r2, #0
 8000e04:	601a      	str	r2, [r3, #0]
 8000e06:	605a      	str	r2, [r3, #4]
 8000e08:	609a      	str	r2, [r3, #8]
 8000e0a:	60da      	str	r2, [r3, #12]
 8000e0c:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000e0e:	463b      	mov	r3, r7
 8000e10:	2200      	movs	r2, #0
 8000e12:	601a      	str	r2, [r3, #0]
 8000e14:	605a      	str	r2, [r3, #4]
 8000e16:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM20_Init 1 */

  /* USER CODE END TIM20_Init 1 */
  htim20.Instance = TIM20;
 8000e18:	4b1f      	ldr	r3, [pc, #124]	; (8000e98 <MX_TIM20_Init+0xa0>)
 8000e1a:	4a20      	ldr	r2, [pc, #128]	; (8000e9c <MX_TIM20_Init+0xa4>)
 8000e1c:	601a      	str	r2, [r3, #0]
  htim20.Init.Prescaler = 8-1;
 8000e1e:	4b1e      	ldr	r3, [pc, #120]	; (8000e98 <MX_TIM20_Init+0xa0>)
 8000e20:	2207      	movs	r2, #7
 8000e22:	605a      	str	r2, [r3, #4]
  htim20.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e24:	4b1c      	ldr	r3, [pc, #112]	; (8000e98 <MX_TIM20_Init+0xa0>)
 8000e26:	2200      	movs	r2, #0
 8000e28:	609a      	str	r2, [r3, #8]
  htim20.Init.Period = 7;
 8000e2a:	4b1b      	ldr	r3, [pc, #108]	; (8000e98 <MX_TIM20_Init+0xa0>)
 8000e2c:	2207      	movs	r2, #7
 8000e2e:	60da      	str	r2, [r3, #12]
  htim20.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e30:	4b19      	ldr	r3, [pc, #100]	; (8000e98 <MX_TIM20_Init+0xa0>)
 8000e32:	2200      	movs	r2, #0
 8000e34:	611a      	str	r2, [r3, #16]
  htim20.Init.RepetitionCounter = 0;
 8000e36:	4b18      	ldr	r3, [pc, #96]	; (8000e98 <MX_TIM20_Init+0xa0>)
 8000e38:	2200      	movs	r2, #0
 8000e3a:	615a      	str	r2, [r3, #20]
  htim20.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e3c:	4b16      	ldr	r3, [pc, #88]	; (8000e98 <MX_TIM20_Init+0xa0>)
 8000e3e:	2200      	movs	r2, #0
 8000e40:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim20) != HAL_OK)
 8000e42:	4815      	ldr	r0, [pc, #84]	; (8000e98 <MX_TIM20_Init+0xa0>)
 8000e44:	f003 fd7a 	bl	800493c <HAL_TIM_Base_Init>
 8000e48:	4603      	mov	r3, r0
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	d001      	beq.n	8000e52 <MX_TIM20_Init+0x5a>
  {
    Error_Handler();
 8000e4e:	f000 f9cb 	bl	80011e8 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_DISABLE;
 8000e52:	2300      	movs	r3, #0
 8000e54:	60fb      	str	r3, [r7, #12]
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 8000e56:	2300      	movs	r3, #0
 8000e58:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_SlaveConfigSynchro(&htim20, &sSlaveConfig) != HAL_OK)
 8000e5a:	f107 030c 	add.w	r3, r7, #12
 8000e5e:	4619      	mov	r1, r3
 8000e60:	480d      	ldr	r0, [pc, #52]	; (8000e98 <MX_TIM20_Init+0xa0>)
 8000e62:	f003 fdc2 	bl	80049ea <HAL_TIM_SlaveConfigSynchro>
 8000e66:	4603      	mov	r3, r0
 8000e68:	2b00      	cmp	r3, #0
 8000e6a:	d001      	beq.n	8000e70 <MX_TIM20_Init+0x78>
  {
    Error_Handler();
 8000e6c:	f000 f9bc 	bl	80011e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000e70:	2320      	movs	r3, #32
 8000e72:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000e74:	2300      	movs	r3, #0
 8000e76:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e78:	2300      	movs	r3, #0
 8000e7a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim20, &sMasterConfig) != HAL_OK)
 8000e7c:	463b      	mov	r3, r7
 8000e7e:	4619      	mov	r1, r3
 8000e80:	4805      	ldr	r0, [pc, #20]	; (8000e98 <MX_TIM20_Init+0xa0>)
 8000e82:	f003 ffed 	bl	8004e60 <HAL_TIMEx_MasterConfigSynchronization>
 8000e86:	4603      	mov	r3, r0
 8000e88:	2b00      	cmp	r3, #0
 8000e8a:	d001      	beq.n	8000e90 <MX_TIM20_Init+0x98>
  {
    Error_Handler();
 8000e8c:	f000 f9ac 	bl	80011e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM20_Init 2 */

  /* USER CODE END TIM20_Init 2 */

}
 8000e90:	bf00      	nop
 8000e92:	3720      	adds	r7, #32
 8000e94:	46bd      	mov	sp, r7
 8000e96:	bd80      	pop	{r7, pc}
 8000e98:	20007c04 	.word	0x20007c04
 8000e9c:	40015000 	.word	0x40015000

08000ea0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	b084      	sub	sp, #16
 8000ea4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8000ea6:	4b20      	ldr	r3, [pc, #128]	; (8000f28 <MX_DMA_Init+0x88>)
 8000ea8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000eaa:	4a1f      	ldr	r2, [pc, #124]	; (8000f28 <MX_DMA_Init+0x88>)
 8000eac:	f043 0304 	orr.w	r3, r3, #4
 8000eb0:	6493      	str	r3, [r2, #72]	; 0x48
 8000eb2:	4b1d      	ldr	r3, [pc, #116]	; (8000f28 <MX_DMA_Init+0x88>)
 8000eb4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000eb6:	f003 0304 	and.w	r3, r3, #4
 8000eba:	60fb      	str	r3, [r7, #12]
 8000ebc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000ebe:	4b1a      	ldr	r3, [pc, #104]	; (8000f28 <MX_DMA_Init+0x88>)
 8000ec0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000ec2:	4a19      	ldr	r2, [pc, #100]	; (8000f28 <MX_DMA_Init+0x88>)
 8000ec4:	f043 0301 	orr.w	r3, r3, #1
 8000ec8:	6493      	str	r3, [r2, #72]	; 0x48
 8000eca:	4b17      	ldr	r3, [pc, #92]	; (8000f28 <MX_DMA_Init+0x88>)
 8000ecc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000ece:	f003 0301 	and.w	r3, r3, #1
 8000ed2:	60bb      	str	r3, [r7, #8]
 8000ed4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000ed6:	4b14      	ldr	r3, [pc, #80]	; (8000f28 <MX_DMA_Init+0x88>)
 8000ed8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000eda:	4a13      	ldr	r2, [pc, #76]	; (8000f28 <MX_DMA_Init+0x88>)
 8000edc:	f043 0302 	orr.w	r3, r3, #2
 8000ee0:	6493      	str	r3, [r2, #72]	; 0x48
 8000ee2:	4b11      	ldr	r3, [pc, #68]	; (8000f28 <MX_DMA_Init+0x88>)
 8000ee4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000ee6:	f003 0302 	and.w	r3, r3, #2
 8000eea:	607b      	str	r3, [r7, #4]
 8000eec:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000eee:	2200      	movs	r2, #0
 8000ef0:	2100      	movs	r1, #0
 8000ef2:	200b      	movs	r0, #11
 8000ef4:	f002 f86b 	bl	8002fce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000ef8:	200b      	movs	r0, #11
 8000efa:	f002 f882 	bl	8003002 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 8000efe:	2200      	movs	r2, #0
 8000f00:	2100      	movs	r1, #0
 8000f02:	2010      	movs	r0, #16
 8000f04:	f002 f863 	bl	8002fce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8000f08:	2010      	movs	r0, #16
 8000f0a:	f002 f87a 	bl	8003002 <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel1_IRQn, 0, 0);
 8000f0e:	2200      	movs	r2, #0
 8000f10:	2100      	movs	r1, #0
 8000f12:	2038      	movs	r0, #56	; 0x38
 8000f14:	f002 f85b 	bl	8002fce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel1_IRQn);
 8000f18:	2038      	movs	r0, #56	; 0x38
 8000f1a:	f002 f872 	bl	8003002 <HAL_NVIC_EnableIRQ>

}
 8000f1e:	bf00      	nop
 8000f20:	3710      	adds	r7, #16
 8000f22:	46bd      	mov	sp, r7
 8000f24:	bd80      	pop	{r7, pc}
 8000f26:	bf00      	nop
 8000f28:	40021000 	.word	0x40021000

08000f2c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000f2c:	b480      	push	{r7}
 8000f2e:	b085      	sub	sp, #20
 8000f30:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000f32:	4b1b      	ldr	r3, [pc, #108]	; (8000fa0 <MX_GPIO_Init+0x74>)
 8000f34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f36:	4a1a      	ldr	r2, [pc, #104]	; (8000fa0 <MX_GPIO_Init+0x74>)
 8000f38:	f043 0320 	orr.w	r3, r3, #32
 8000f3c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000f3e:	4b18      	ldr	r3, [pc, #96]	; (8000fa0 <MX_GPIO_Init+0x74>)
 8000f40:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f42:	f003 0320 	and.w	r3, r3, #32
 8000f46:	60fb      	str	r3, [r7, #12]
 8000f48:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f4a:	4b15      	ldr	r3, [pc, #84]	; (8000fa0 <MX_GPIO_Init+0x74>)
 8000f4c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f4e:	4a14      	ldr	r2, [pc, #80]	; (8000fa0 <MX_GPIO_Init+0x74>)
 8000f50:	f043 0301 	orr.w	r3, r3, #1
 8000f54:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000f56:	4b12      	ldr	r3, [pc, #72]	; (8000fa0 <MX_GPIO_Init+0x74>)
 8000f58:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f5a:	f003 0301 	and.w	r3, r3, #1
 8000f5e:	60bb      	str	r3, [r7, #8]
 8000f60:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f62:	4b0f      	ldr	r3, [pc, #60]	; (8000fa0 <MX_GPIO_Init+0x74>)
 8000f64:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f66:	4a0e      	ldr	r2, [pc, #56]	; (8000fa0 <MX_GPIO_Init+0x74>)
 8000f68:	f043 0302 	orr.w	r3, r3, #2
 8000f6c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000f6e:	4b0c      	ldr	r3, [pc, #48]	; (8000fa0 <MX_GPIO_Init+0x74>)
 8000f70:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f72:	f003 0302 	and.w	r3, r3, #2
 8000f76:	607b      	str	r3, [r7, #4]
 8000f78:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000f7a:	4b09      	ldr	r3, [pc, #36]	; (8000fa0 <MX_GPIO_Init+0x74>)
 8000f7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f7e:	4a08      	ldr	r2, [pc, #32]	; (8000fa0 <MX_GPIO_Init+0x74>)
 8000f80:	f043 0310 	orr.w	r3, r3, #16
 8000f84:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000f86:	4b06      	ldr	r3, [pc, #24]	; (8000fa0 <MX_GPIO_Init+0x74>)
 8000f88:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f8a:	f003 0310 	and.w	r3, r3, #16
 8000f8e:	603b      	str	r3, [r7, #0]
 8000f90:	683b      	ldr	r3, [r7, #0]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000f92:	bf00      	nop
 8000f94:	3714      	adds	r7, #20
 8000f96:	46bd      	mov	sp, r7
 8000f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f9c:	4770      	bx	lr
 8000f9e:	bf00      	nop
 8000fa0:	40021000 	.word	0x40021000

08000fa4 <HAL_ADC_ConvHalfCpltCallback>:

/* USER CODE BEGIN 4 */
void                    HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)   // Fires when the upper half of the DMA buffer is filled
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b082      	sub	sp, #8
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	6078      	str	r0, [r7, #4]
	 if (hadc->Instance == ADC1)
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000fb4:	d123      	bne.n	8000ffe <HAL_ADC_ConvHalfCpltCallback+0x5a>
	   {
	        ADC1_DMA_sort_uhb(); // Handles the upper half of the DMA buffer
 8000fb6:	f7ff fa97 	bl	80004e8 <ADC1_DMA_sort_uhb>

	        ADC1_DMA_sort_ptr->ADC1_DMA_mon=ADC1_DMA_sort_ptr->ADC1_DMA_bfr[ADC_DMA_QUATERBUFFERSIZE];  // Monitors one of the DMA buffer registers in the upper half of the buffer
 8000fba:	4b3c      	ldr	r3, [pc, #240]	; (80010ac <HAL_ADC_ConvHalfCpltCallback+0x108>)
 8000fbc:	681b      	ldr	r3, [r3, #0]
 8000fbe:	4a3b      	ldr	r2, [pc, #236]	; (80010ac <HAL_ADC_ConvHalfCpltCallback+0x108>)
 8000fc0:	6812      	ldr	r2, [r2, #0]
 8000fc2:	f8d3 39c4 	ldr.w	r3, [r3, #2500]	; 0x9c4
 8000fc6:	f502 5200 	add.w	r2, r2, #8192	; 0x2000
 8000fca:	f8c2 3710 	str.w	r3, [r2, #1808]	; 0x710
	        ADC1_DMA_sort_ptr->ADC1_IN1_mon=ADC1_DMA_sort_ptr->ADC1_IN1_bfr[ADC_DMA_EIGHTHBUFFERSIZE];  // Monitors one of the IN1 data buffer registers in the upper half of the buffer
 8000fce:	4b37      	ldr	r3, [pc, #220]	; (80010ac <HAL_ADC_ConvHalfCpltCallback+0x108>)
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	4a36      	ldr	r2, [pc, #216]	; (80010ac <HAL_ADC_ConvHalfCpltCallback+0x108>)
 8000fd4:	6812      	ldr	r2, [r2, #0]
 8000fd6:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8000fda:	f8d3 3bf4 	ldr.w	r3, [r3, #3060]	; 0xbf4
 8000fde:	f502 5240 	add.w	r2, r2, #12288	; 0x3000
 8000fe2:	f8c2 3a9c 	str.w	r3, [r2, #2716]	; 0xa9c
	        ADC1_DMA_sort_ptr->ADC1_IN2_mon=ADC1_DMA_sort_ptr->ADC1_IN2_bfr[ADC_DMA_EIGHTHBUFFERSIZE];  // Monitors one of the IN2 data buffer registers in the upper half of the buffer
 8000fe6:	4b31      	ldr	r3, [pc, #196]	; (80010ac <HAL_ADC_ConvHalfCpltCallback+0x108>)
 8000fe8:	681b      	ldr	r3, [r3, #0]
 8000fea:	4a30      	ldr	r2, [pc, #192]	; (80010ac <HAL_ADC_ConvHalfCpltCallback+0x108>)
 8000fec:	6812      	ldr	r2, [r2, #0]
 8000fee:	f503 5340 	add.w	r3, r3, #12288	; 0x3000
 8000ff2:	f8d3 3f80 	ldr.w	r3, [r3, #3968]	; 0xf80
 8000ff6:	f502 4280 	add.w	r2, r2, #16384	; 0x4000
 8000ffa:	f8c2 3e28 	str.w	r3, [r2, #3624]	; 0xe28
	   }


	 if (hadc->Instance == ADC2)
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	681b      	ldr	r3, [r3, #0]
 8001002:	4a2b      	ldr	r2, [pc, #172]	; (80010b0 <HAL_ADC_ConvHalfCpltCallback+0x10c>)
 8001004:	4293      	cmp	r3, r2
 8001006:	d123      	bne.n	8001050 <HAL_ADC_ConvHalfCpltCallback+0xac>

	   {
		    ADC2_DMA_sort_uhb(); 
 8001008:	f7ff fb0a 	bl	8000620 <ADC2_DMA_sort_uhb>

		    ADC2_DMA_sort_ptr->ADC2_DMA_mon=ADC2_DMA_sort_ptr->ADC2_DMA_bfr[ADC_DMA_QUATERBUFFERSIZE];
 800100c:	4b29      	ldr	r3, [pc, #164]	; (80010b4 <HAL_ADC_ConvHalfCpltCallback+0x110>)
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	4a28      	ldr	r2, [pc, #160]	; (80010b4 <HAL_ADC_ConvHalfCpltCallback+0x110>)
 8001012:	6812      	ldr	r2, [r2, #0]
 8001014:	f8d3 39c4 	ldr.w	r3, [r3, #2500]	; 0x9c4
 8001018:	f502 5200 	add.w	r2, r2, #8192	; 0x2000
 800101c:	f8c2 3710 	str.w	r3, [r2, #1808]	; 0x710
		    ADC2_DMA_sort_ptr->ADC2_IN3_mon=ADC2_DMA_sort_ptr->ADC2_IN3_bfr[ADC_DMA_EIGHTHBUFFERSIZE];
 8001020:	4b24      	ldr	r3, [pc, #144]	; (80010b4 <HAL_ADC_ConvHalfCpltCallback+0x110>)
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	4a23      	ldr	r2, [pc, #140]	; (80010b4 <HAL_ADC_ConvHalfCpltCallback+0x110>)
 8001026:	6812      	ldr	r2, [r2, #0]
 8001028:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 800102c:	f8d3 3bf4 	ldr.w	r3, [r3, #3060]	; 0xbf4
 8001030:	f502 5240 	add.w	r2, r2, #12288	; 0x3000
 8001034:	f8c2 3a9c 	str.w	r3, [r2, #2716]	; 0xa9c
		    ADC2_DMA_sort_ptr->ADC2_IN4_mon=ADC2_DMA_sort_ptr->ADC2_IN4_bfr[ADC_DMA_EIGHTHBUFFERSIZE];
 8001038:	4b1e      	ldr	r3, [pc, #120]	; (80010b4 <HAL_ADC_ConvHalfCpltCallback+0x110>)
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	4a1d      	ldr	r2, [pc, #116]	; (80010b4 <HAL_ADC_ConvHalfCpltCallback+0x110>)
 800103e:	6812      	ldr	r2, [r2, #0]
 8001040:	f503 5340 	add.w	r3, r3, #12288	; 0x3000
 8001044:	f8d3 3f80 	ldr.w	r3, [r3, #3968]	; 0xf80
 8001048:	f502 4280 	add.w	r2, r2, #16384	; 0x4000
 800104c:	f8c2 3e28 	str.w	r3, [r2, #3624]	; 0xe28
	   }

	 if (hadc->Instance == ADC3)
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	4a18      	ldr	r2, [pc, #96]	; (80010b8 <HAL_ADC_ConvHalfCpltCallback+0x114>)
 8001056:	4293      	cmp	r3, r2
 8001058:	d123      	bne.n	80010a2 <HAL_ADC_ConvHalfCpltCallback+0xfe>

	   {
		    ADC3_DMA_sort_uhb(); 
 800105a:	f7ff fb7d 	bl	8000758 <ADC3_DMA_sort_uhb>

		    ADC3_DMA_sort_ptr->ADC3_DMA_mon=ADC3_DMA_sort_ptr->ADC3_DMA_bfr[ADC_DMA_QUATERBUFFERSIZE];
 800105e:	4b17      	ldr	r3, [pc, #92]	; (80010bc <HAL_ADC_ConvHalfCpltCallback+0x118>)
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	4a16      	ldr	r2, [pc, #88]	; (80010bc <HAL_ADC_ConvHalfCpltCallback+0x118>)
 8001064:	6812      	ldr	r2, [r2, #0]
 8001066:	f8d3 39c4 	ldr.w	r3, [r3, #2500]	; 0x9c4
 800106a:	f502 5200 	add.w	r2, r2, #8192	; 0x2000
 800106e:	f8c2 3710 	str.w	r3, [r2, #1808]	; 0x710
		    ADC3_DMA_sort_ptr->ADC3_IN1_mon=ADC3_DMA_sort_ptr->ADC3_IN1_bfr[ADC_DMA_EIGHTHBUFFERSIZE];
 8001072:	4b12      	ldr	r3, [pc, #72]	; (80010bc <HAL_ADC_ConvHalfCpltCallback+0x118>)
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	4a11      	ldr	r2, [pc, #68]	; (80010bc <HAL_ADC_ConvHalfCpltCallback+0x118>)
 8001078:	6812      	ldr	r2, [r2, #0]
 800107a:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 800107e:	f8d3 3bf4 	ldr.w	r3, [r3, #3060]	; 0xbf4
 8001082:	f502 5240 	add.w	r2, r2, #12288	; 0x3000
 8001086:	f8c2 3a9c 	str.w	r3, [r2, #2716]	; 0xa9c
		    ADC3_DMA_sort_ptr->ADC3_IN2_mon=ADC3_DMA_sort_ptr->ADC3_IN2_bfr[ADC_DMA_EIGHTHBUFFERSIZE];
 800108a:	4b0c      	ldr	r3, [pc, #48]	; (80010bc <HAL_ADC_ConvHalfCpltCallback+0x118>)
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	4a0b      	ldr	r2, [pc, #44]	; (80010bc <HAL_ADC_ConvHalfCpltCallback+0x118>)
 8001090:	6812      	ldr	r2, [r2, #0]
 8001092:	f503 5340 	add.w	r3, r3, #12288	; 0x3000
 8001096:	f8d3 3f80 	ldr.w	r3, [r3, #3968]	; 0xf80
 800109a:	f502 4280 	add.w	r2, r2, #16384	; 0x4000
 800109e:	f8c2 3e28 	str.w	r3, [r2, #3624]	; 0xe28
	   }
};
 80010a2:	bf00      	nop
 80010a4:	3708      	adds	r7, #8
 80010a6:	46bd      	mov	sp, r7
 80010a8:	bd80      	pop	{r7, pc}
 80010aa:	bf00      	nop
 80010ac:	20007c50 	.word	0x20007c50
 80010b0:	50000100 	.word	0x50000100
 80010b4:	20007c54 	.word	0x20007c54
 80010b8:	50000400 	.word	0x50000400
 80010bc:	20007c58 	.word	0x20007c58

080010c0 <HAL_ADC_ConvCpltCallback>:

void                    HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)  // Fires when the lower half of the DMA buffer is filled
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b082      	sub	sp, #8
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]
	  if (hadc->Instance == ADC1)
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80010d0:	d125      	bne.n	800111e <HAL_ADC_ConvCpltCallback+0x5e>
		{
			ADC1_DMA_sort_lhb(); // Handles the lower half of the DMA buffer
 80010d2:	f7ff fa55 	bl	8000580 <ADC1_DMA_sort_lhb>

			ADC1_DMA_sort_ptr->ADC1_DMA_mon=ADC1_DMA_sort_ptr->ADC1_DMA_bfr[ADC_DMA_HALFBUFFERSIZE + ADC_DMA_QUATERBUFFERSIZE]; // Monitors one of the DMA buffer registers in the lower half of the buffer
 80010d6:	4b3f      	ldr	r3, [pc, #252]	; (80011d4 <HAL_ADC_ConvCpltCallback+0x114>)
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	4a3e      	ldr	r2, [pc, #248]	; (80011d4 <HAL_ADC_ConvCpltCallback+0x114>)
 80010dc:	6812      	ldr	r2, [r2, #0]
 80010de:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80010e2:	f8d3 3d4c 	ldr.w	r3, [r3, #3404]	; 0xd4c
 80010e6:	f502 5200 	add.w	r2, r2, #8192	; 0x2000
 80010ea:	f8c2 3710 	str.w	r3, [r2, #1808]	; 0x710
			ADC1_DMA_sort_ptr->ADC1_IN1_mon=ADC1_DMA_sort_ptr->ADC1_IN1_bfr[ADC_DMA_QUATERBUFFERSIZE + ADC_DMA_EIGHTHBUFFERSIZE];  // Monitors one of the IN1 data buffer registers in the lower half of the buffer
 80010ee:	4b39      	ldr	r3, [pc, #228]	; (80011d4 <HAL_ADC_ConvCpltCallback+0x114>)
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	4a38      	ldr	r2, [pc, #224]	; (80011d4 <HAL_ADC_ConvCpltCallback+0x114>)
 80010f4:	6812      	ldr	r2, [r2, #0]
 80010f6:	f503 5340 	add.w	r3, r3, #12288	; 0x3000
 80010fa:	f8d3 35b8 	ldr.w	r3, [r3, #1464]	; 0x5b8
 80010fe:	f502 5240 	add.w	r2, r2, #12288	; 0x3000
 8001102:	f8c2 3a9c 	str.w	r3, [r2, #2716]	; 0xa9c
			ADC1_DMA_sort_ptr->ADC1_IN2_mon=ADC1_DMA_sort_ptr->ADC1_IN2_bfr[ADC_DMA_QUATERBUFFERSIZE + ADC_DMA_EIGHTHBUFFERSIZE];  // Monitors one of the IN2 data buffer registers in the lower half of the buffer
 8001106:	4b33      	ldr	r3, [pc, #204]	; (80011d4 <HAL_ADC_ConvCpltCallback+0x114>)
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	4a32      	ldr	r2, [pc, #200]	; (80011d4 <HAL_ADC_ConvCpltCallback+0x114>)
 800110c:	6812      	ldr	r2, [r2, #0]
 800110e:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 8001112:	f8d3 3944 	ldr.w	r3, [r3, #2372]	; 0x944
 8001116:	f502 4280 	add.w	r2, r2, #16384	; 0x4000
 800111a:	f8c2 3e28 	str.w	r3, [r2, #3624]	; 0xe28
		}


	  if (hadc->Instance == ADC2)
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	4a2d      	ldr	r2, [pc, #180]	; (80011d8 <HAL_ADC_ConvCpltCallback+0x118>)
 8001124:	4293      	cmp	r3, r2
 8001126:	d125      	bne.n	8001174 <HAL_ADC_ConvCpltCallback+0xb4>

		{
		     ADC2_DMA_sort_lhb();
 8001128:	f7ff fac6 	bl	80006b8 <ADC2_DMA_sort_lhb>

		     ADC2_DMA_sort_ptr->ADC2_DMA_mon=ADC2_DMA_sort_ptr->ADC2_DMA_bfr[ADC_DMA_HALFBUFFERSIZE + ADC_DMA_QUATERBUFFERSIZE];
 800112c:	4b2b      	ldr	r3, [pc, #172]	; (80011dc <HAL_ADC_ConvCpltCallback+0x11c>)
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	4a2a      	ldr	r2, [pc, #168]	; (80011dc <HAL_ADC_ConvCpltCallback+0x11c>)
 8001132:	6812      	ldr	r2, [r2, #0]
 8001134:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001138:	f8d3 3d4c 	ldr.w	r3, [r3, #3404]	; 0xd4c
 800113c:	f502 5200 	add.w	r2, r2, #8192	; 0x2000
 8001140:	f8c2 3710 	str.w	r3, [r2, #1808]	; 0x710
		     ADC2_DMA_sort_ptr->ADC2_IN3_mon=ADC2_DMA_sort_ptr->ADC2_IN3_bfr[ADC_DMA_QUATERBUFFERSIZE + ADC_DMA_EIGHTHBUFFERSIZE];
 8001144:	4b25      	ldr	r3, [pc, #148]	; (80011dc <HAL_ADC_ConvCpltCallback+0x11c>)
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	4a24      	ldr	r2, [pc, #144]	; (80011dc <HAL_ADC_ConvCpltCallback+0x11c>)
 800114a:	6812      	ldr	r2, [r2, #0]
 800114c:	f503 5340 	add.w	r3, r3, #12288	; 0x3000
 8001150:	f8d3 35b8 	ldr.w	r3, [r3, #1464]	; 0x5b8
 8001154:	f502 5240 	add.w	r2, r2, #12288	; 0x3000
 8001158:	f8c2 3a9c 	str.w	r3, [r2, #2716]	; 0xa9c
			 ADC2_DMA_sort_ptr->ADC2_IN4_mon=ADC2_DMA_sort_ptr->ADC2_IN4_bfr[ADC_DMA_QUATERBUFFERSIZE + ADC_DMA_EIGHTHBUFFERSIZE];
 800115c:	4b1f      	ldr	r3, [pc, #124]	; (80011dc <HAL_ADC_ConvCpltCallback+0x11c>)
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	4a1e      	ldr	r2, [pc, #120]	; (80011dc <HAL_ADC_ConvCpltCallback+0x11c>)
 8001162:	6812      	ldr	r2, [r2, #0]
 8001164:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 8001168:	f8d3 3944 	ldr.w	r3, [r3, #2372]	; 0x944
 800116c:	f502 4280 	add.w	r2, r2, #16384	; 0x4000
 8001170:	f8c2 3e28 	str.w	r3, [r2, #3624]	; 0xe28
		}

	   if (hadc->Instance == ADC3)
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	4a19      	ldr	r2, [pc, #100]	; (80011e0 <HAL_ADC_ConvCpltCallback+0x120>)
 800117a:	4293      	cmp	r3, r2
 800117c:	d125      	bne.n	80011ca <HAL_ADC_ConvCpltCallback+0x10a>

		{
		     ADC3_DMA_sort_lhb();
 800117e:	f7ff fb37 	bl	80007f0 <ADC3_DMA_sort_lhb>

			 ADC3_DMA_sort_ptr->ADC3_DMA_mon=ADC3_DMA_sort_ptr->ADC3_DMA_bfr[ADC_DMA_HALFBUFFERSIZE + ADC_DMA_QUATERBUFFERSIZE];
 8001182:	4b18      	ldr	r3, [pc, #96]	; (80011e4 <HAL_ADC_ConvCpltCallback+0x124>)
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	4a17      	ldr	r2, [pc, #92]	; (80011e4 <HAL_ADC_ConvCpltCallback+0x124>)
 8001188:	6812      	ldr	r2, [r2, #0]
 800118a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800118e:	f8d3 3d4c 	ldr.w	r3, [r3, #3404]	; 0xd4c
 8001192:	f502 5200 	add.w	r2, r2, #8192	; 0x2000
 8001196:	f8c2 3710 	str.w	r3, [r2, #1808]	; 0x710
			 ADC3_DMA_sort_ptr->ADC3_IN1_mon=ADC3_DMA_sort_ptr->ADC3_IN1_bfr[ADC_DMA_QUATERBUFFERSIZE + ADC_DMA_EIGHTHBUFFERSIZE];
 800119a:	4b12      	ldr	r3, [pc, #72]	; (80011e4 <HAL_ADC_ConvCpltCallback+0x124>)
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	4a11      	ldr	r2, [pc, #68]	; (80011e4 <HAL_ADC_ConvCpltCallback+0x124>)
 80011a0:	6812      	ldr	r2, [r2, #0]
 80011a2:	f503 5340 	add.w	r3, r3, #12288	; 0x3000
 80011a6:	f8d3 35b8 	ldr.w	r3, [r3, #1464]	; 0x5b8
 80011aa:	f502 5240 	add.w	r2, r2, #12288	; 0x3000
 80011ae:	f8c2 3a9c 	str.w	r3, [r2, #2716]	; 0xa9c
			 ADC3_DMA_sort_ptr->ADC3_IN2_mon=ADC3_DMA_sort_ptr->ADC3_IN2_bfr[ADC_DMA_QUATERBUFFERSIZE + ADC_DMA_EIGHTHBUFFERSIZE];
 80011b2:	4b0c      	ldr	r3, [pc, #48]	; (80011e4 <HAL_ADC_ConvCpltCallback+0x124>)
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	4a0b      	ldr	r2, [pc, #44]	; (80011e4 <HAL_ADC_ConvCpltCallback+0x124>)
 80011b8:	6812      	ldr	r2, [r2, #0]
 80011ba:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 80011be:	f8d3 3944 	ldr.w	r3, [r3, #2372]	; 0x944
 80011c2:	f502 4280 	add.w	r2, r2, #16384	; 0x4000
 80011c6:	f8c2 3e28 	str.w	r3, [r2, #3624]	; 0xe28
		}

};
 80011ca:	bf00      	nop
 80011cc:	3708      	adds	r7, #8
 80011ce:	46bd      	mov	sp, r7
 80011d0:	bd80      	pop	{r7, pc}
 80011d2:	bf00      	nop
 80011d4:	20007c50 	.word	0x20007c50
 80011d8:	50000100 	.word	0x50000100
 80011dc:	20007c54 	.word	0x20007c54
 80011e0:	50000400 	.word	0x50000400
 80011e4:	20007c58 	.word	0x20007c58

080011e8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80011e8:	b480      	push	{r7}
 80011ea:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80011ec:	b672      	cpsid	i
}
 80011ee:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80011f0:	e7fe      	b.n	80011f0 <Error_Handler+0x8>
	...

080011f4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	b082      	sub	sp, #8
 80011f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011fa:	4b0f      	ldr	r3, [pc, #60]	; (8001238 <HAL_MspInit+0x44>)
 80011fc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80011fe:	4a0e      	ldr	r2, [pc, #56]	; (8001238 <HAL_MspInit+0x44>)
 8001200:	f043 0301 	orr.w	r3, r3, #1
 8001204:	6613      	str	r3, [r2, #96]	; 0x60
 8001206:	4b0c      	ldr	r3, [pc, #48]	; (8001238 <HAL_MspInit+0x44>)
 8001208:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800120a:	f003 0301 	and.w	r3, r3, #1
 800120e:	607b      	str	r3, [r7, #4]
 8001210:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001212:	4b09      	ldr	r3, [pc, #36]	; (8001238 <HAL_MspInit+0x44>)
 8001214:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001216:	4a08      	ldr	r2, [pc, #32]	; (8001238 <HAL_MspInit+0x44>)
 8001218:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800121c:	6593      	str	r3, [r2, #88]	; 0x58
 800121e:	4b06      	ldr	r3, [pc, #24]	; (8001238 <HAL_MspInit+0x44>)
 8001220:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001222:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001226:	603b      	str	r3, [r7, #0]
 8001228:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800122a:	f002 fc49 	bl	8003ac0 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800122e:	bf00      	nop
 8001230:	3708      	adds	r7, #8
 8001232:	46bd      	mov	sp, r7
 8001234:	bd80      	pop	{r7, pc}
 8001236:	bf00      	nop
 8001238:	40021000 	.word	0x40021000

0800123c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800123c:	b580      	push	{r7, lr}
 800123e:	b0a2      	sub	sp, #136	; 0x88
 8001240:	af00      	add	r7, sp, #0
 8001242:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001244:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001248:	2200      	movs	r2, #0
 800124a:	601a      	str	r2, [r3, #0]
 800124c:	605a      	str	r2, [r3, #4]
 800124e:	609a      	str	r2, [r3, #8]
 8001250:	60da      	str	r2, [r3, #12]
 8001252:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001254:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001258:	2250      	movs	r2, #80	; 0x50
 800125a:	2100      	movs	r1, #0
 800125c:	4618      	mov	r0, r3
 800125e:	f004 f855 	bl	800530c <memset>
  if(hadc->Instance==ADC1)
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800126a:	d169      	bne.n	8001340 <HAL_ADC_MspInit+0x104>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 800126c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001270:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8001272:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8001276:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001278:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800127c:	4618      	mov	r0, r3
 800127e:	f003 f921 	bl	80044c4 <HAL_RCCEx_PeriphCLKConfig>
 8001282:	4603      	mov	r3, r0
 8001284:	2b00      	cmp	r3, #0
 8001286:	d001      	beq.n	800128c <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8001288:	f7ff ffae 	bl	80011e8 <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 800128c:	4b64      	ldr	r3, [pc, #400]	; (8001420 <HAL_ADC_MspInit+0x1e4>)
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	3301      	adds	r3, #1
 8001292:	4a63      	ldr	r2, [pc, #396]	; (8001420 <HAL_ADC_MspInit+0x1e4>)
 8001294:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8001296:	4b62      	ldr	r3, [pc, #392]	; (8001420 <HAL_ADC_MspInit+0x1e4>)
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	2b01      	cmp	r3, #1
 800129c:	d10b      	bne.n	80012b6 <HAL_ADC_MspInit+0x7a>
      __HAL_RCC_ADC12_CLK_ENABLE();
 800129e:	4b61      	ldr	r3, [pc, #388]	; (8001424 <HAL_ADC_MspInit+0x1e8>)
 80012a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012a2:	4a60      	ldr	r2, [pc, #384]	; (8001424 <HAL_ADC_MspInit+0x1e8>)
 80012a4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80012a8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80012aa:	4b5e      	ldr	r3, [pc, #376]	; (8001424 <HAL_ADC_MspInit+0x1e8>)
 80012ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012ae:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80012b2:	623b      	str	r3, [r7, #32]
 80012b4:	6a3b      	ldr	r3, [r7, #32]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012b6:	4b5b      	ldr	r3, [pc, #364]	; (8001424 <HAL_ADC_MspInit+0x1e8>)
 80012b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012ba:	4a5a      	ldr	r2, [pc, #360]	; (8001424 <HAL_ADC_MspInit+0x1e8>)
 80012bc:	f043 0301 	orr.w	r3, r3, #1
 80012c0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80012c2:	4b58      	ldr	r3, [pc, #352]	; (8001424 <HAL_ADC_MspInit+0x1e8>)
 80012c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012c6:	f003 0301 	and.w	r3, r3, #1
 80012ca:	61fb      	str	r3, [r7, #28]
 80012cc:	69fb      	ldr	r3, [r7, #28]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80012ce:	2303      	movs	r3, #3
 80012d0:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80012d2:	2303      	movs	r3, #3
 80012d4:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012d6:	2300      	movs	r3, #0
 80012d8:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012da:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80012de:	4619      	mov	r1, r3
 80012e0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80012e4:	f002 f9c6 	bl	8003674 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80012e8:	4b4f      	ldr	r3, [pc, #316]	; (8001428 <HAL_ADC_MspInit+0x1ec>)
 80012ea:	4a50      	ldr	r2, [pc, #320]	; (800142c <HAL_ADC_MspInit+0x1f0>)
 80012ec:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 80012ee:	4b4e      	ldr	r3, [pc, #312]	; (8001428 <HAL_ADC_MspInit+0x1ec>)
 80012f0:	2205      	movs	r2, #5
 80012f2:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80012f4:	4b4c      	ldr	r3, [pc, #304]	; (8001428 <HAL_ADC_MspInit+0x1ec>)
 80012f6:	2200      	movs	r2, #0
 80012f8:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80012fa:	4b4b      	ldr	r3, [pc, #300]	; (8001428 <HAL_ADC_MspInit+0x1ec>)
 80012fc:	2200      	movs	r2, #0
 80012fe:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001300:	4b49      	ldr	r3, [pc, #292]	; (8001428 <HAL_ADC_MspInit+0x1ec>)
 8001302:	2280      	movs	r2, #128	; 0x80
 8001304:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001306:	4b48      	ldr	r3, [pc, #288]	; (8001428 <HAL_ADC_MspInit+0x1ec>)
 8001308:	f44f 7280 	mov.w	r2, #256	; 0x100
 800130c:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800130e:	4b46      	ldr	r3, [pc, #280]	; (8001428 <HAL_ADC_MspInit+0x1ec>)
 8001310:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001314:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001316:	4b44      	ldr	r3, [pc, #272]	; (8001428 <HAL_ADC_MspInit+0x1ec>)
 8001318:	2220      	movs	r2, #32
 800131a:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800131c:	4b42      	ldr	r3, [pc, #264]	; (8001428 <HAL_ADC_MspInit+0x1ec>)
 800131e:	2200      	movs	r2, #0
 8001320:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001322:	4841      	ldr	r0, [pc, #260]	; (8001428 <HAL_ADC_MspInit+0x1ec>)
 8001324:	f001 fe88 	bl	8003038 <HAL_DMA_Init>
 8001328:	4603      	mov	r3, r0
 800132a:	2b00      	cmp	r3, #0
 800132c:	d001      	beq.n	8001332 <HAL_ADC_MspInit+0xf6>
    {
      Error_Handler();
 800132e:	f7ff ff5b 	bl	80011e8 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	4a3c      	ldr	r2, [pc, #240]	; (8001428 <HAL_ADC_MspInit+0x1ec>)
 8001336:	655a      	str	r2, [r3, #84]	; 0x54
 8001338:	4a3b      	ldr	r2, [pc, #236]	; (8001428 <HAL_ADC_MspInit+0x1ec>)
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 800133e:	e0fa      	b.n	8001536 <HAL_ADC_MspInit+0x2fa>
  else if(hadc->Instance==ADC2)
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	4a3a      	ldr	r2, [pc, #232]	; (8001430 <HAL_ADC_MspInit+0x1f4>)
 8001346:	4293      	cmp	r3, r2
 8001348:	d178      	bne.n	800143c <HAL_ADC_MspInit+0x200>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 800134a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800134e:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8001350:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8001354:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001356:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800135a:	4618      	mov	r0, r3
 800135c:	f003 f8b2 	bl	80044c4 <HAL_RCCEx_PeriphCLKConfig>
 8001360:	4603      	mov	r3, r0
 8001362:	2b00      	cmp	r3, #0
 8001364:	d001      	beq.n	800136a <HAL_ADC_MspInit+0x12e>
      Error_Handler();
 8001366:	f7ff ff3f 	bl	80011e8 <Error_Handler>
    HAL_RCC_ADC12_CLK_ENABLED++;
 800136a:	4b2d      	ldr	r3, [pc, #180]	; (8001420 <HAL_ADC_MspInit+0x1e4>)
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	3301      	adds	r3, #1
 8001370:	4a2b      	ldr	r2, [pc, #172]	; (8001420 <HAL_ADC_MspInit+0x1e4>)
 8001372:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8001374:	4b2a      	ldr	r3, [pc, #168]	; (8001420 <HAL_ADC_MspInit+0x1e4>)
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	2b01      	cmp	r3, #1
 800137a:	d10b      	bne.n	8001394 <HAL_ADC_MspInit+0x158>
      __HAL_RCC_ADC12_CLK_ENABLE();
 800137c:	4b29      	ldr	r3, [pc, #164]	; (8001424 <HAL_ADC_MspInit+0x1e8>)
 800137e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001380:	4a28      	ldr	r2, [pc, #160]	; (8001424 <HAL_ADC_MspInit+0x1e8>)
 8001382:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001386:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001388:	4b26      	ldr	r3, [pc, #152]	; (8001424 <HAL_ADC_MspInit+0x1e8>)
 800138a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800138c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001390:	61bb      	str	r3, [r7, #24]
 8001392:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001394:	4b23      	ldr	r3, [pc, #140]	; (8001424 <HAL_ADC_MspInit+0x1e8>)
 8001396:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001398:	4a22      	ldr	r2, [pc, #136]	; (8001424 <HAL_ADC_MspInit+0x1e8>)
 800139a:	f043 0301 	orr.w	r3, r3, #1
 800139e:	64d3      	str	r3, [r2, #76]	; 0x4c
 80013a0:	4b20      	ldr	r3, [pc, #128]	; (8001424 <HAL_ADC_MspInit+0x1e8>)
 80013a2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013a4:	f003 0301 	and.w	r3, r3, #1
 80013a8:	617b      	str	r3, [r7, #20]
 80013aa:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80013ac:	23c0      	movs	r3, #192	; 0xc0
 80013ae:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80013b0:	2303      	movs	r3, #3
 80013b2:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013b4:	2300      	movs	r3, #0
 80013b6:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013b8:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80013bc:	4619      	mov	r1, r3
 80013be:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80013c2:	f002 f957 	bl	8003674 <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA1_Channel6;
 80013c6:	4b1b      	ldr	r3, [pc, #108]	; (8001434 <HAL_ADC_MspInit+0x1f8>)
 80013c8:	4a1b      	ldr	r2, [pc, #108]	; (8001438 <HAL_ADC_MspInit+0x1fc>)
 80013ca:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Request = DMA_REQUEST_ADC2;
 80013cc:	4b19      	ldr	r3, [pc, #100]	; (8001434 <HAL_ADC_MspInit+0x1f8>)
 80013ce:	2224      	movs	r2, #36	; 0x24
 80013d0:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80013d2:	4b18      	ldr	r3, [pc, #96]	; (8001434 <HAL_ADC_MspInit+0x1f8>)
 80013d4:	2200      	movs	r2, #0
 80013d6:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 80013d8:	4b16      	ldr	r3, [pc, #88]	; (8001434 <HAL_ADC_MspInit+0x1f8>)
 80013da:	2200      	movs	r2, #0
 80013dc:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 80013de:	4b15      	ldr	r3, [pc, #84]	; (8001434 <HAL_ADC_MspInit+0x1f8>)
 80013e0:	2280      	movs	r2, #128	; 0x80
 80013e2:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80013e4:	4b13      	ldr	r3, [pc, #76]	; (8001434 <HAL_ADC_MspInit+0x1f8>)
 80013e6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80013ea:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80013ec:	4b11      	ldr	r3, [pc, #68]	; (8001434 <HAL_ADC_MspInit+0x1f8>)
 80013ee:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80013f2:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 80013f4:	4b0f      	ldr	r3, [pc, #60]	; (8001434 <HAL_ADC_MspInit+0x1f8>)
 80013f6:	2220      	movs	r2, #32
 80013f8:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 80013fa:	4b0e      	ldr	r3, [pc, #56]	; (8001434 <HAL_ADC_MspInit+0x1f8>)
 80013fc:	2200      	movs	r2, #0
 80013fe:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8001400:	480c      	ldr	r0, [pc, #48]	; (8001434 <HAL_ADC_MspInit+0x1f8>)
 8001402:	f001 fe19 	bl	8003038 <HAL_DMA_Init>
 8001406:	4603      	mov	r3, r0
 8001408:	2b00      	cmp	r3, #0
 800140a:	d001      	beq.n	8001410 <HAL_ADC_MspInit+0x1d4>
      Error_Handler();
 800140c:	f7ff feec 	bl	80011e8 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	4a08      	ldr	r2, [pc, #32]	; (8001434 <HAL_ADC_MspInit+0x1f8>)
 8001414:	655a      	str	r2, [r3, #84]	; 0x54
 8001416:	4a07      	ldr	r2, [pc, #28]	; (8001434 <HAL_ADC_MspInit+0x1f8>)
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	6293      	str	r3, [r2, #40]	; 0x28
}
 800141c:	e08b      	b.n	8001536 <HAL_ADC_MspInit+0x2fa>
 800141e:	bf00      	nop
 8001420:	20007c60 	.word	0x20007c60
 8001424:	40021000 	.word	0x40021000
 8001428:	20007a14 	.word	0x20007a14
 800142c:	40020008 	.word	0x40020008
 8001430:	50000100 	.word	0x50000100
 8001434:	20007a74 	.word	0x20007a74
 8001438:	4002006c 	.word	0x4002006c
  else if(hadc->Instance==ADC3)
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	4a3f      	ldr	r2, [pc, #252]	; (8001540 <HAL_ADC_MspInit+0x304>)
 8001442:	4293      	cmp	r3, r2
 8001444:	d177      	bne.n	8001536 <HAL_ADC_MspInit+0x2fa>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC345;
 8001446:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800144a:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.Adc345ClockSelection = RCC_ADC345CLKSOURCE_SYSCLK;
 800144c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8001450:	66bb      	str	r3, [r7, #104]	; 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001452:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001456:	4618      	mov	r0, r3
 8001458:	f003 f834 	bl	80044c4 <HAL_RCCEx_PeriphCLKConfig>
 800145c:	4603      	mov	r3, r0
 800145e:	2b00      	cmp	r3, #0
 8001460:	d001      	beq.n	8001466 <HAL_ADC_MspInit+0x22a>
      Error_Handler();
 8001462:	f7ff fec1 	bl	80011e8 <Error_Handler>
    __HAL_RCC_ADC345_CLK_ENABLE();
 8001466:	4b37      	ldr	r3, [pc, #220]	; (8001544 <HAL_ADC_MspInit+0x308>)
 8001468:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800146a:	4a36      	ldr	r2, [pc, #216]	; (8001544 <HAL_ADC_MspInit+0x308>)
 800146c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001470:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001472:	4b34      	ldr	r3, [pc, #208]	; (8001544 <HAL_ADC_MspInit+0x308>)
 8001474:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001476:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800147a:	613b      	str	r3, [r7, #16]
 800147c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800147e:	4b31      	ldr	r3, [pc, #196]	; (8001544 <HAL_ADC_MspInit+0x308>)
 8001480:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001482:	4a30      	ldr	r2, [pc, #192]	; (8001544 <HAL_ADC_MspInit+0x308>)
 8001484:	f043 0302 	orr.w	r3, r3, #2
 8001488:	64d3      	str	r3, [r2, #76]	; 0x4c
 800148a:	4b2e      	ldr	r3, [pc, #184]	; (8001544 <HAL_ADC_MspInit+0x308>)
 800148c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800148e:	f003 0302 	and.w	r3, r3, #2
 8001492:	60fb      	str	r3, [r7, #12]
 8001494:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001496:	4b2b      	ldr	r3, [pc, #172]	; (8001544 <HAL_ADC_MspInit+0x308>)
 8001498:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800149a:	4a2a      	ldr	r2, [pc, #168]	; (8001544 <HAL_ADC_MspInit+0x308>)
 800149c:	f043 0310 	orr.w	r3, r3, #16
 80014a0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80014a2:	4b28      	ldr	r3, [pc, #160]	; (8001544 <HAL_ADC_MspInit+0x308>)
 80014a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014a6:	f003 0310 	and.w	r3, r3, #16
 80014aa:	60bb      	str	r3, [r7, #8]
 80014ac:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80014ae:	2302      	movs	r3, #2
 80014b0:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80014b2:	2303      	movs	r3, #3
 80014b4:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014b6:	2300      	movs	r3, #0
 80014b8:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014ba:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80014be:	4619      	mov	r1, r3
 80014c0:	4821      	ldr	r0, [pc, #132]	; (8001548 <HAL_ADC_MspInit+0x30c>)
 80014c2:	f002 f8d7 	bl	8003674 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80014c6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80014ca:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80014cc:	2303      	movs	r3, #3
 80014ce:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014d0:	2300      	movs	r3, #0
 80014d2:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80014d4:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80014d8:	4619      	mov	r1, r3
 80014da:	481c      	ldr	r0, [pc, #112]	; (800154c <HAL_ADC_MspInit+0x310>)
 80014dc:	f002 f8ca 	bl	8003674 <HAL_GPIO_Init>
    hdma_adc3.Instance = DMA2_Channel1;
 80014e0:	4b1b      	ldr	r3, [pc, #108]	; (8001550 <HAL_ADC_MspInit+0x314>)
 80014e2:	4a1c      	ldr	r2, [pc, #112]	; (8001554 <HAL_ADC_MspInit+0x318>)
 80014e4:	601a      	str	r2, [r3, #0]
    hdma_adc3.Init.Request = DMA_REQUEST_ADC3;
 80014e6:	4b1a      	ldr	r3, [pc, #104]	; (8001550 <HAL_ADC_MspInit+0x314>)
 80014e8:	2225      	movs	r2, #37	; 0x25
 80014ea:	605a      	str	r2, [r3, #4]
    hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80014ec:	4b18      	ldr	r3, [pc, #96]	; (8001550 <HAL_ADC_MspInit+0x314>)
 80014ee:	2200      	movs	r2, #0
 80014f0:	609a      	str	r2, [r3, #8]
    hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 80014f2:	4b17      	ldr	r3, [pc, #92]	; (8001550 <HAL_ADC_MspInit+0x314>)
 80014f4:	2200      	movs	r2, #0
 80014f6:	60da      	str	r2, [r3, #12]
    hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 80014f8:	4b15      	ldr	r3, [pc, #84]	; (8001550 <HAL_ADC_MspInit+0x314>)
 80014fa:	2280      	movs	r2, #128	; 0x80
 80014fc:	611a      	str	r2, [r3, #16]
    hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80014fe:	4b14      	ldr	r3, [pc, #80]	; (8001550 <HAL_ADC_MspInit+0x314>)
 8001500:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001504:	615a      	str	r2, [r3, #20]
    hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001506:	4b12      	ldr	r3, [pc, #72]	; (8001550 <HAL_ADC_MspInit+0x314>)
 8001508:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800150c:	619a      	str	r2, [r3, #24]
    hdma_adc3.Init.Mode = DMA_CIRCULAR;
 800150e:	4b10      	ldr	r3, [pc, #64]	; (8001550 <HAL_ADC_MspInit+0x314>)
 8001510:	2220      	movs	r2, #32
 8001512:	61da      	str	r2, [r3, #28]
    hdma_adc3.Init.Priority = DMA_PRIORITY_LOW;
 8001514:	4b0e      	ldr	r3, [pc, #56]	; (8001550 <HAL_ADC_MspInit+0x314>)
 8001516:	2200      	movs	r2, #0
 8001518:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 800151a:	480d      	ldr	r0, [pc, #52]	; (8001550 <HAL_ADC_MspInit+0x314>)
 800151c:	f001 fd8c 	bl	8003038 <HAL_DMA_Init>
 8001520:	4603      	mov	r3, r0
 8001522:	2b00      	cmp	r3, #0
 8001524:	d001      	beq.n	800152a <HAL_ADC_MspInit+0x2ee>
      Error_Handler();
 8001526:	f7ff fe5f 	bl	80011e8 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc3);
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	4a08      	ldr	r2, [pc, #32]	; (8001550 <HAL_ADC_MspInit+0x314>)
 800152e:	655a      	str	r2, [r3, #84]	; 0x54
 8001530:	4a07      	ldr	r2, [pc, #28]	; (8001550 <HAL_ADC_MspInit+0x314>)
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	6293      	str	r3, [r2, #40]	; 0x28
}
 8001536:	bf00      	nop
 8001538:	3788      	adds	r7, #136	; 0x88
 800153a:	46bd      	mov	sp, r7
 800153c:	bd80      	pop	{r7, pc}
 800153e:	bf00      	nop
 8001540:	50000400 	.word	0x50000400
 8001544:	40021000 	.word	0x40021000
 8001548:	48000400 	.word	0x48000400
 800154c:	48001000 	.word	0x48001000
 8001550:	20007ad4 	.word	0x20007ad4
 8001554:	40020408 	.word	0x40020408

08001558 <HAL_FMAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hfmac: FMAC handle pointer
* @retval None
*/
void HAL_FMAC_MspInit(FMAC_HandleTypeDef* hfmac)
{
 8001558:	b480      	push	{r7}
 800155a:	b085      	sub	sp, #20
 800155c:	af00      	add	r7, sp, #0
 800155e:	6078      	str	r0, [r7, #4]
  if(hfmac->Instance==FMAC)
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	4a0a      	ldr	r2, [pc, #40]	; (8001590 <HAL_FMAC_MspInit+0x38>)
 8001566:	4293      	cmp	r3, r2
 8001568:	d10b      	bne.n	8001582 <HAL_FMAC_MspInit+0x2a>
  {
  /* USER CODE BEGIN FMAC_MspInit 0 */

  /* USER CODE END FMAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_FMAC_CLK_ENABLE();
 800156a:	4b0a      	ldr	r3, [pc, #40]	; (8001594 <HAL_FMAC_MspInit+0x3c>)
 800156c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800156e:	4a09      	ldr	r2, [pc, #36]	; (8001594 <HAL_FMAC_MspInit+0x3c>)
 8001570:	f043 0310 	orr.w	r3, r3, #16
 8001574:	6493      	str	r3, [r2, #72]	; 0x48
 8001576:	4b07      	ldr	r3, [pc, #28]	; (8001594 <HAL_FMAC_MspInit+0x3c>)
 8001578:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800157a:	f003 0310 	and.w	r3, r3, #16
 800157e:	60fb      	str	r3, [r7, #12]
 8001580:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN FMAC_MspInit 1 */

  /* USER CODE END FMAC_MspInit 1 */
  }

}
 8001582:	bf00      	nop
 8001584:	3714      	adds	r7, #20
 8001586:	46bd      	mov	sp, r7
 8001588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800158c:	4770      	bx	lr
 800158e:	bf00      	nop
 8001590:	40021400 	.word	0x40021400
 8001594:	40021000 	.word	0x40021000

08001598 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001598:	b480      	push	{r7}
 800159a:	b087      	sub	sp, #28
 800159c:	af00      	add	r7, sp, #0
 800159e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	4a1c      	ldr	r2, [pc, #112]	; (8001618 <HAL_TIM_Base_MspInit+0x80>)
 80015a6:	4293      	cmp	r3, r2
 80015a8:	d10c      	bne.n	80015c4 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 80015aa:	4b1c      	ldr	r3, [pc, #112]	; (800161c <HAL_TIM_Base_MspInit+0x84>)
 80015ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80015ae:	4a1b      	ldr	r2, [pc, #108]	; (800161c <HAL_TIM_Base_MspInit+0x84>)
 80015b0:	f043 0310 	orr.w	r3, r3, #16
 80015b4:	6593      	str	r3, [r2, #88]	; 0x58
 80015b6:	4b19      	ldr	r3, [pc, #100]	; (800161c <HAL_TIM_Base_MspInit+0x84>)
 80015b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80015ba:	f003 0310 	and.w	r3, r3, #16
 80015be:	617b      	str	r3, [r7, #20]
 80015c0:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM20_MspInit 1 */

  /* USER CODE END TIM20_MspInit 1 */
  }

}
 80015c2:	e022      	b.n	800160a <HAL_TIM_Base_MspInit+0x72>
  else if(htim_base->Instance==TIM7)
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	4a15      	ldr	r2, [pc, #84]	; (8001620 <HAL_TIM_Base_MspInit+0x88>)
 80015ca:	4293      	cmp	r3, r2
 80015cc:	d10c      	bne.n	80015e8 <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM7_CLK_ENABLE();
 80015ce:	4b13      	ldr	r3, [pc, #76]	; (800161c <HAL_TIM_Base_MspInit+0x84>)
 80015d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80015d2:	4a12      	ldr	r2, [pc, #72]	; (800161c <HAL_TIM_Base_MspInit+0x84>)
 80015d4:	f043 0320 	orr.w	r3, r3, #32
 80015d8:	6593      	str	r3, [r2, #88]	; 0x58
 80015da:	4b10      	ldr	r3, [pc, #64]	; (800161c <HAL_TIM_Base_MspInit+0x84>)
 80015dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80015de:	f003 0320 	and.w	r3, r3, #32
 80015e2:	613b      	str	r3, [r7, #16]
 80015e4:	693b      	ldr	r3, [r7, #16]
}
 80015e6:	e010      	b.n	800160a <HAL_TIM_Base_MspInit+0x72>
  else if(htim_base->Instance==TIM20)
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	4a0d      	ldr	r2, [pc, #52]	; (8001624 <HAL_TIM_Base_MspInit+0x8c>)
 80015ee:	4293      	cmp	r3, r2
 80015f0:	d10b      	bne.n	800160a <HAL_TIM_Base_MspInit+0x72>
    __HAL_RCC_TIM20_CLK_ENABLE();
 80015f2:	4b0a      	ldr	r3, [pc, #40]	; (800161c <HAL_TIM_Base_MspInit+0x84>)
 80015f4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80015f6:	4a09      	ldr	r2, [pc, #36]	; (800161c <HAL_TIM_Base_MspInit+0x84>)
 80015f8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80015fc:	6613      	str	r3, [r2, #96]	; 0x60
 80015fe:	4b07      	ldr	r3, [pc, #28]	; (800161c <HAL_TIM_Base_MspInit+0x84>)
 8001600:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001602:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001606:	60fb      	str	r3, [r7, #12]
 8001608:	68fb      	ldr	r3, [r7, #12]
}
 800160a:	bf00      	nop
 800160c:	371c      	adds	r7, #28
 800160e:	46bd      	mov	sp, r7
 8001610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001614:	4770      	bx	lr
 8001616:	bf00      	nop
 8001618:	40001000 	.word	0x40001000
 800161c:	40021000 	.word	0x40021000
 8001620:	40001400 	.word	0x40001400
 8001624:	40015000 	.word	0x40015000

08001628 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001628:	b480      	push	{r7}
 800162a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800162c:	e7fe      	b.n	800162c <NMI_Handler+0x4>

0800162e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800162e:	b480      	push	{r7}
 8001630:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001632:	e7fe      	b.n	8001632 <HardFault_Handler+0x4>

08001634 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001634:	b480      	push	{r7}
 8001636:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001638:	e7fe      	b.n	8001638 <MemManage_Handler+0x4>

0800163a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800163a:	b480      	push	{r7}
 800163c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800163e:	e7fe      	b.n	800163e <BusFault_Handler+0x4>

08001640 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001640:	b480      	push	{r7}
 8001642:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001644:	e7fe      	b.n	8001644 <UsageFault_Handler+0x4>

08001646 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001646:	b480      	push	{r7}
 8001648:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800164a:	bf00      	nop
 800164c:	46bd      	mov	sp, r7
 800164e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001652:	4770      	bx	lr

08001654 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001654:	b480      	push	{r7}
 8001656:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001658:	bf00      	nop
 800165a:	46bd      	mov	sp, r7
 800165c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001660:	4770      	bx	lr

08001662 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001662:	b480      	push	{r7}
 8001664:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001666:	bf00      	nop
 8001668:	46bd      	mov	sp, r7
 800166a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800166e:	4770      	bx	lr

08001670 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001670:	b580      	push	{r7, lr}
 8001672:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001674:	f000 f8ae 	bl	80017d4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001678:	bf00      	nop
 800167a:	bd80      	pop	{r7, pc}

0800167c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 800167c:	b580      	push	{r7, lr}
 800167e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001680:	4802      	ldr	r0, [pc, #8]	; (800168c <DMA1_Channel1_IRQHandler+0x10>)
 8001682:	f001 fdfc 	bl	800327e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001686:	bf00      	nop
 8001688:	bd80      	pop	{r7, pc}
 800168a:	bf00      	nop
 800168c:	20007a14 	.word	0x20007a14

08001690 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8001694:	4802      	ldr	r0, [pc, #8]	; (80016a0 <DMA1_Channel6_IRQHandler+0x10>)
 8001696:	f001 fdf2 	bl	800327e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 800169a:	bf00      	nop
 800169c:	bd80      	pop	{r7, pc}
 800169e:	bf00      	nop
 80016a0:	20007a74 	.word	0x20007a74

080016a4 <DMA2_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA2 channel1 global interrupt.
  */
void DMA2_Channel1_IRQHandler(void)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel1_IRQn 0 */

  /* USER CODE END DMA2_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc3);
 80016a8:	4802      	ldr	r0, [pc, #8]	; (80016b4 <DMA2_Channel1_IRQHandler+0x10>)
 80016aa:	f001 fde8 	bl	800327e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel1_IRQn 1 */

  /* USER CODE END DMA2_Channel1_IRQn 1 */
}
 80016ae:	bf00      	nop
 80016b0:	bd80      	pop	{r7, pc}
 80016b2:	bf00      	nop
 80016b4:	20007ad4 	.word	0x20007ad4

080016b8 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80016b8:	b480      	push	{r7}
 80016ba:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80016bc:	4b06      	ldr	r3, [pc, #24]	; (80016d8 <SystemInit+0x20>)
 80016be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80016c2:	4a05      	ldr	r2, [pc, #20]	; (80016d8 <SystemInit+0x20>)
 80016c4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80016c8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80016cc:	bf00      	nop
 80016ce:	46bd      	mov	sp, r7
 80016d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d4:	4770      	bx	lr
 80016d6:	bf00      	nop
 80016d8:	e000ed00 	.word	0xe000ed00

080016dc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80016dc:	480d      	ldr	r0, [pc, #52]	; (8001714 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80016de:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80016e0:	f7ff ffea 	bl	80016b8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80016e4:	480c      	ldr	r0, [pc, #48]	; (8001718 <LoopForever+0x6>)
  ldr r1, =_edata
 80016e6:	490d      	ldr	r1, [pc, #52]	; (800171c <LoopForever+0xa>)
  ldr r2, =_sidata
 80016e8:	4a0d      	ldr	r2, [pc, #52]	; (8001720 <LoopForever+0xe>)
  movs r3, #0
 80016ea:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80016ec:	e002      	b.n	80016f4 <LoopCopyDataInit>

080016ee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80016ee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80016f0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80016f2:	3304      	adds	r3, #4

080016f4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80016f4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80016f6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80016f8:	d3f9      	bcc.n	80016ee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80016fa:	4a0a      	ldr	r2, [pc, #40]	; (8001724 <LoopForever+0x12>)
  ldr r4, =_ebss
 80016fc:	4c0a      	ldr	r4, [pc, #40]	; (8001728 <LoopForever+0x16>)
  movs r3, #0
 80016fe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001700:	e001      	b.n	8001706 <LoopFillZerobss>

08001702 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001702:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001704:	3204      	adds	r2, #4

08001706 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001706:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001708:	d3fb      	bcc.n	8001702 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800170a:	f003 fe07 	bl	800531c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800170e:	f7ff f8bf 	bl	8000890 <main>

08001712 <LoopForever>:

LoopForever:
    b LoopForever
 8001712:	e7fe      	b.n	8001712 <LoopForever>
  ldr   r0, =_estack
 8001714:	2001c000 	.word	0x2001c000
  ldr r0, =_sdata
 8001718:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800171c:	20007854 	.word	0x20007854
  ldr r2, =_sidata
 8001720:	08005394 	.word	0x08005394
  ldr r2, =_sbss
 8001724:	20007854 	.word	0x20007854
  ldr r4, =_ebss
 8001728:	20007c68 	.word	0x20007c68

0800172c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800172c:	e7fe      	b.n	800172c <ADC1_2_IRQHandler>

0800172e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800172e:	b580      	push	{r7, lr}
 8001730:	b082      	sub	sp, #8
 8001732:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001734:	2300      	movs	r3, #0
 8001736:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001738:	2003      	movs	r0, #3
 800173a:	f001 fc3d 	bl	8002fb8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800173e:	200f      	movs	r0, #15
 8001740:	f000 f80e 	bl	8001760 <HAL_InitTick>
 8001744:	4603      	mov	r3, r0
 8001746:	2b00      	cmp	r3, #0
 8001748:	d002      	beq.n	8001750 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800174a:	2301      	movs	r3, #1
 800174c:	71fb      	strb	r3, [r7, #7]
 800174e:	e001      	b.n	8001754 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001750:	f7ff fd50 	bl	80011f4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001754:	79fb      	ldrb	r3, [r7, #7]

}
 8001756:	4618      	mov	r0, r3
 8001758:	3708      	adds	r7, #8
 800175a:	46bd      	mov	sp, r7
 800175c:	bd80      	pop	{r7, pc}
	...

08001760 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001760:	b580      	push	{r7, lr}
 8001762:	b084      	sub	sp, #16
 8001764:	af00      	add	r7, sp, #0
 8001766:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001768:	2300      	movs	r3, #0
 800176a:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 800176c:	4b16      	ldr	r3, [pc, #88]	; (80017c8 <HAL_InitTick+0x68>)
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	2b00      	cmp	r3, #0
 8001772:	d022      	beq.n	80017ba <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001774:	4b15      	ldr	r3, [pc, #84]	; (80017cc <HAL_InitTick+0x6c>)
 8001776:	681a      	ldr	r2, [r3, #0]
 8001778:	4b13      	ldr	r3, [pc, #76]	; (80017c8 <HAL_InitTick+0x68>)
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001780:	fbb1 f3f3 	udiv	r3, r1, r3
 8001784:	fbb2 f3f3 	udiv	r3, r2, r3
 8001788:	4618      	mov	r0, r3
 800178a:	f001 fc48 	bl	800301e <HAL_SYSTICK_Config>
 800178e:	4603      	mov	r3, r0
 8001790:	2b00      	cmp	r3, #0
 8001792:	d10f      	bne.n	80017b4 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	2b0f      	cmp	r3, #15
 8001798:	d809      	bhi.n	80017ae <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800179a:	2200      	movs	r2, #0
 800179c:	6879      	ldr	r1, [r7, #4]
 800179e:	f04f 30ff 	mov.w	r0, #4294967295
 80017a2:	f001 fc14 	bl	8002fce <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80017a6:	4a0a      	ldr	r2, [pc, #40]	; (80017d0 <HAL_InitTick+0x70>)
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	6013      	str	r3, [r2, #0]
 80017ac:	e007      	b.n	80017be <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80017ae:	2301      	movs	r3, #1
 80017b0:	73fb      	strb	r3, [r7, #15]
 80017b2:	e004      	b.n	80017be <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80017b4:	2301      	movs	r3, #1
 80017b6:	73fb      	strb	r3, [r7, #15]
 80017b8:	e001      	b.n	80017be <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80017ba:	2301      	movs	r3, #1
 80017bc:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80017be:	7bfb      	ldrb	r3, [r7, #15]
}
 80017c0:	4618      	mov	r0, r3
 80017c2:	3710      	adds	r7, #16
 80017c4:	46bd      	mov	sp, r7
 80017c6:	bd80      	pop	{r7, pc}
 80017c8:	20007850 	.word	0x20007850
 80017cc:	20007848 	.word	0x20007848
 80017d0:	2000784c 	.word	0x2000784c

080017d4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80017d4:	b480      	push	{r7}
 80017d6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80017d8:	4b05      	ldr	r3, [pc, #20]	; (80017f0 <HAL_IncTick+0x1c>)
 80017da:	681a      	ldr	r2, [r3, #0]
 80017dc:	4b05      	ldr	r3, [pc, #20]	; (80017f4 <HAL_IncTick+0x20>)
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	4413      	add	r3, r2
 80017e2:	4a03      	ldr	r2, [pc, #12]	; (80017f0 <HAL_IncTick+0x1c>)
 80017e4:	6013      	str	r3, [r2, #0]
}
 80017e6:	bf00      	nop
 80017e8:	46bd      	mov	sp, r7
 80017ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ee:	4770      	bx	lr
 80017f0:	20007c64 	.word	0x20007c64
 80017f4:	20007850 	.word	0x20007850

080017f8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80017f8:	b480      	push	{r7}
 80017fa:	af00      	add	r7, sp, #0
  return uwTick;
 80017fc:	4b03      	ldr	r3, [pc, #12]	; (800180c <HAL_GetTick+0x14>)
 80017fe:	681b      	ldr	r3, [r3, #0]
}
 8001800:	4618      	mov	r0, r3
 8001802:	46bd      	mov	sp, r7
 8001804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001808:	4770      	bx	lr
 800180a:	bf00      	nop
 800180c:	20007c64 	.word	0x20007c64

08001810 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001810:	b480      	push	{r7}
 8001812:	b083      	sub	sp, #12
 8001814:	af00      	add	r7, sp, #0
 8001816:	6078      	str	r0, [r7, #4]
 8001818:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	689b      	ldr	r3, [r3, #8]
 800181e:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8001822:	683b      	ldr	r3, [r7, #0]
 8001824:	431a      	orrs	r2, r3
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	609a      	str	r2, [r3, #8]
}
 800182a:	bf00      	nop
 800182c:	370c      	adds	r7, #12
 800182e:	46bd      	mov	sp, r7
 8001830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001834:	4770      	bx	lr

08001836 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001836:	b480      	push	{r7}
 8001838:	b083      	sub	sp, #12
 800183a:	af00      	add	r7, sp, #0
 800183c:	6078      	str	r0, [r7, #4]
 800183e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	689b      	ldr	r3, [r3, #8]
 8001844:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8001848:	683b      	ldr	r3, [r7, #0]
 800184a:	431a      	orrs	r2, r3
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	609a      	str	r2, [r3, #8]
}
 8001850:	bf00      	nop
 8001852:	370c      	adds	r7, #12
 8001854:	46bd      	mov	sp, r7
 8001856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800185a:	4770      	bx	lr

0800185c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800185c:	b480      	push	{r7}
 800185e:	b083      	sub	sp, #12
 8001860:	af00      	add	r7, sp, #0
 8001862:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	689b      	ldr	r3, [r3, #8]
 8001868:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 800186c:	4618      	mov	r0, r3
 800186e:	370c      	adds	r7, #12
 8001870:	46bd      	mov	sp, r7
 8001872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001876:	4770      	bx	lr

08001878 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001878:	b480      	push	{r7}
 800187a:	b087      	sub	sp, #28
 800187c:	af00      	add	r7, sp, #0
 800187e:	60f8      	str	r0, [r7, #12]
 8001880:	60b9      	str	r1, [r7, #8]
 8001882:	607a      	str	r2, [r7, #4]
 8001884:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001886:	68fb      	ldr	r3, [r7, #12]
 8001888:	3360      	adds	r3, #96	; 0x60
 800188a:	461a      	mov	r2, r3
 800188c:	68bb      	ldr	r3, [r7, #8]
 800188e:	009b      	lsls	r3, r3, #2
 8001890:	4413      	add	r3, r2
 8001892:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001894:	697b      	ldr	r3, [r7, #20]
 8001896:	681a      	ldr	r2, [r3, #0]
 8001898:	4b08      	ldr	r3, [pc, #32]	; (80018bc <LL_ADC_SetOffset+0x44>)
 800189a:	4013      	ands	r3, r2
 800189c:	687a      	ldr	r2, [r7, #4]
 800189e:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 80018a2:	683a      	ldr	r2, [r7, #0]
 80018a4:	430a      	orrs	r2, r1
 80018a6:	4313      	orrs	r3, r2
 80018a8:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80018ac:	697b      	ldr	r3, [r7, #20]
 80018ae:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80018b0:	bf00      	nop
 80018b2:	371c      	adds	r7, #28
 80018b4:	46bd      	mov	sp, r7
 80018b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ba:	4770      	bx	lr
 80018bc:	03fff000 	.word	0x03fff000

080018c0 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80018c0:	b480      	push	{r7}
 80018c2:	b085      	sub	sp, #20
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	6078      	str	r0, [r7, #4]
 80018c8:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	3360      	adds	r3, #96	; 0x60
 80018ce:	461a      	mov	r2, r3
 80018d0:	683b      	ldr	r3, [r7, #0]
 80018d2:	009b      	lsls	r3, r3, #2
 80018d4:	4413      	add	r3, r2
 80018d6:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80018d8:	68fb      	ldr	r3, [r7, #12]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 80018e0:	4618      	mov	r0, r3
 80018e2:	3714      	adds	r7, #20
 80018e4:	46bd      	mov	sp, r7
 80018e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ea:	4770      	bx	lr

080018ec <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80018ec:	b480      	push	{r7}
 80018ee:	b087      	sub	sp, #28
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	60f8      	str	r0, [r7, #12]
 80018f4:	60b9      	str	r1, [r7, #8]
 80018f6:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80018f8:	68fb      	ldr	r3, [r7, #12]
 80018fa:	3360      	adds	r3, #96	; 0x60
 80018fc:	461a      	mov	r2, r3
 80018fe:	68bb      	ldr	r3, [r7, #8]
 8001900:	009b      	lsls	r3, r3, #2
 8001902:	4413      	add	r3, r2
 8001904:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001906:	697b      	ldr	r3, [r7, #20]
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	431a      	orrs	r2, r3
 8001912:	697b      	ldr	r3, [r7, #20]
 8001914:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8001916:	bf00      	nop
 8001918:	371c      	adds	r7, #28
 800191a:	46bd      	mov	sp, r7
 800191c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001920:	4770      	bx	lr

08001922 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8001922:	b480      	push	{r7}
 8001924:	b087      	sub	sp, #28
 8001926:	af00      	add	r7, sp, #0
 8001928:	60f8      	str	r0, [r7, #12]
 800192a:	60b9      	str	r1, [r7, #8]
 800192c:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800192e:	68fb      	ldr	r3, [r7, #12]
 8001930:	3360      	adds	r3, #96	; 0x60
 8001932:	461a      	mov	r2, r3
 8001934:	68bb      	ldr	r3, [r7, #8]
 8001936:	009b      	lsls	r3, r3, #2
 8001938:	4413      	add	r3, r2
 800193a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800193c:	697b      	ldr	r3, [r7, #20]
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	431a      	orrs	r2, r3
 8001948:	697b      	ldr	r3, [r7, #20]
 800194a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 800194c:	bf00      	nop
 800194e:	371c      	adds	r7, #28
 8001950:	46bd      	mov	sp, r7
 8001952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001956:	4770      	bx	lr

08001958 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8001958:	b480      	push	{r7}
 800195a:	b087      	sub	sp, #28
 800195c:	af00      	add	r7, sp, #0
 800195e:	60f8      	str	r0, [r7, #12]
 8001960:	60b9      	str	r1, [r7, #8]
 8001962:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001964:	68fb      	ldr	r3, [r7, #12]
 8001966:	3360      	adds	r3, #96	; 0x60
 8001968:	461a      	mov	r2, r3
 800196a:	68bb      	ldr	r3, [r7, #8]
 800196c:	009b      	lsls	r3, r3, #2
 800196e:	4413      	add	r3, r2
 8001970:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001972:	697b      	ldr	r3, [r7, #20]
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	431a      	orrs	r2, r3
 800197e:	697b      	ldr	r3, [r7, #20]
 8001980:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8001982:	bf00      	nop
 8001984:	371c      	adds	r7, #28
 8001986:	46bd      	mov	sp, r7
 8001988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800198c:	4770      	bx	lr

0800198e <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 800198e:	b480      	push	{r7}
 8001990:	b083      	sub	sp, #12
 8001992:	af00      	add	r7, sp, #0
 8001994:	6078      	str	r0, [r7, #4]
 8001996:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	695b      	ldr	r3, [r3, #20]
 800199c:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80019a0:	683b      	ldr	r3, [r7, #0]
 80019a2:	431a      	orrs	r2, r3
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	615a      	str	r2, [r3, #20]
}
 80019a8:	bf00      	nop
 80019aa:	370c      	adds	r7, #12
 80019ac:	46bd      	mov	sp, r7
 80019ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b2:	4770      	bx	lr

080019b4 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80019b4:	b480      	push	{r7}
 80019b6:	b083      	sub	sp, #12
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	68db      	ldr	r3, [r3, #12]
 80019c0:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d101      	bne.n	80019cc <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80019c8:	2301      	movs	r3, #1
 80019ca:	e000      	b.n	80019ce <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80019cc:	2300      	movs	r3, #0
}
 80019ce:	4618      	mov	r0, r3
 80019d0:	370c      	adds	r7, #12
 80019d2:	46bd      	mov	sp, r7
 80019d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d8:	4770      	bx	lr

080019da <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80019da:	b480      	push	{r7}
 80019dc:	b087      	sub	sp, #28
 80019de:	af00      	add	r7, sp, #0
 80019e0:	60f8      	str	r0, [r7, #12]
 80019e2:	60b9      	str	r1, [r7, #8]
 80019e4:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80019e6:	68fb      	ldr	r3, [r7, #12]
 80019e8:	3330      	adds	r3, #48	; 0x30
 80019ea:	461a      	mov	r2, r3
 80019ec:	68bb      	ldr	r3, [r7, #8]
 80019ee:	0a1b      	lsrs	r3, r3, #8
 80019f0:	009b      	lsls	r3, r3, #2
 80019f2:	f003 030c 	and.w	r3, r3, #12
 80019f6:	4413      	add	r3, r2
 80019f8:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80019fa:	697b      	ldr	r3, [r7, #20]
 80019fc:	681a      	ldr	r2, [r3, #0]
 80019fe:	68bb      	ldr	r3, [r7, #8]
 8001a00:	f003 031f 	and.w	r3, r3, #31
 8001a04:	211f      	movs	r1, #31
 8001a06:	fa01 f303 	lsl.w	r3, r1, r3
 8001a0a:	43db      	mvns	r3, r3
 8001a0c:	401a      	ands	r2, r3
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	0e9b      	lsrs	r3, r3, #26
 8001a12:	f003 011f 	and.w	r1, r3, #31
 8001a16:	68bb      	ldr	r3, [r7, #8]
 8001a18:	f003 031f 	and.w	r3, r3, #31
 8001a1c:	fa01 f303 	lsl.w	r3, r1, r3
 8001a20:	431a      	orrs	r2, r3
 8001a22:	697b      	ldr	r3, [r7, #20]
 8001a24:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001a26:	bf00      	nop
 8001a28:	371c      	adds	r7, #28
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a30:	4770      	bx	lr

08001a32 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001a32:	b480      	push	{r7}
 8001a34:	b087      	sub	sp, #28
 8001a36:	af00      	add	r7, sp, #0
 8001a38:	60f8      	str	r0, [r7, #12]
 8001a3a:	60b9      	str	r1, [r7, #8]
 8001a3c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8001a3e:	68fb      	ldr	r3, [r7, #12]
 8001a40:	3314      	adds	r3, #20
 8001a42:	461a      	mov	r2, r3
 8001a44:	68bb      	ldr	r3, [r7, #8]
 8001a46:	0e5b      	lsrs	r3, r3, #25
 8001a48:	009b      	lsls	r3, r3, #2
 8001a4a:	f003 0304 	and.w	r3, r3, #4
 8001a4e:	4413      	add	r3, r2
 8001a50:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001a52:	697b      	ldr	r3, [r7, #20]
 8001a54:	681a      	ldr	r2, [r3, #0]
 8001a56:	68bb      	ldr	r3, [r7, #8]
 8001a58:	0d1b      	lsrs	r3, r3, #20
 8001a5a:	f003 031f 	and.w	r3, r3, #31
 8001a5e:	2107      	movs	r1, #7
 8001a60:	fa01 f303 	lsl.w	r3, r1, r3
 8001a64:	43db      	mvns	r3, r3
 8001a66:	401a      	ands	r2, r3
 8001a68:	68bb      	ldr	r3, [r7, #8]
 8001a6a:	0d1b      	lsrs	r3, r3, #20
 8001a6c:	f003 031f 	and.w	r3, r3, #31
 8001a70:	6879      	ldr	r1, [r7, #4]
 8001a72:	fa01 f303 	lsl.w	r3, r1, r3
 8001a76:	431a      	orrs	r2, r3
 8001a78:	697b      	ldr	r3, [r7, #20]
 8001a7a:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001a7c:	bf00      	nop
 8001a7e:	371c      	adds	r7, #28
 8001a80:	46bd      	mov	sp, r7
 8001a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a86:	4770      	bx	lr

08001a88 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001a88:	b480      	push	{r7}
 8001a8a:	b085      	sub	sp, #20
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	60f8      	str	r0, [r7, #12]
 8001a90:	60b9      	str	r1, [r7, #8]
 8001a92:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001a94:	68fb      	ldr	r3, [r7, #12]
 8001a96:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8001a9a:	68bb      	ldr	r3, [r7, #8]
 8001a9c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001aa0:	43db      	mvns	r3, r3
 8001aa2:	401a      	ands	r2, r3
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	f003 0318 	and.w	r3, r3, #24
 8001aaa:	4908      	ldr	r1, [pc, #32]	; (8001acc <LL_ADC_SetChannelSingleDiff+0x44>)
 8001aac:	40d9      	lsrs	r1, r3
 8001aae:	68bb      	ldr	r3, [r7, #8]
 8001ab0:	400b      	ands	r3, r1
 8001ab2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001ab6:	431a      	orrs	r2, r3
 8001ab8:	68fb      	ldr	r3, [r7, #12]
 8001aba:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8001abe:	bf00      	nop
 8001ac0:	3714      	adds	r7, #20
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac8:	4770      	bx	lr
 8001aca:	bf00      	nop
 8001acc:	0007ffff 	.word	0x0007ffff

08001ad0 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001ad0:	b480      	push	{r7}
 8001ad2:	b083      	sub	sp, #12
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	689b      	ldr	r3, [r3, #8]
 8001adc:	f003 031f 	and.w	r3, r3, #31
}
 8001ae0:	4618      	mov	r0, r3
 8001ae2:	370c      	adds	r7, #12
 8001ae4:	46bd      	mov	sp, r7
 8001ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aea:	4770      	bx	lr

08001aec <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001aec:	b480      	push	{r7}
 8001aee:	b083      	sub	sp, #12
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	689b      	ldr	r3, [r3, #8]
 8001af8:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8001afc:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001b00:	687a      	ldr	r2, [r7, #4]
 8001b02:	6093      	str	r3, [r2, #8]
}
 8001b04:	bf00      	nop
 8001b06:	370c      	adds	r7, #12
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0e:	4770      	bx	lr

08001b10 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8001b10:	b480      	push	{r7}
 8001b12:	b083      	sub	sp, #12
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	689b      	ldr	r3, [r3, #8]
 8001b1c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001b20:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001b24:	d101      	bne.n	8001b2a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001b26:	2301      	movs	r3, #1
 8001b28:	e000      	b.n	8001b2c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001b2a:	2300      	movs	r3, #0
}
 8001b2c:	4618      	mov	r0, r3
 8001b2e:	370c      	adds	r7, #12
 8001b30:	46bd      	mov	sp, r7
 8001b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b36:	4770      	bx	lr

08001b38 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001b38:	b480      	push	{r7}
 8001b3a:	b083      	sub	sp, #12
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	689b      	ldr	r3, [r3, #8]
 8001b44:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8001b48:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001b4c:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001b54:	bf00      	nop
 8001b56:	370c      	adds	r7, #12
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5e:	4770      	bx	lr

08001b60 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001b60:	b480      	push	{r7}
 8001b62:	b083      	sub	sp, #12
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	689b      	ldr	r3, [r3, #8]
 8001b6c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b70:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8001b74:	d101      	bne.n	8001b7a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001b76:	2301      	movs	r3, #1
 8001b78:	e000      	b.n	8001b7c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001b7a:	2300      	movs	r3, #0
}
 8001b7c:	4618      	mov	r0, r3
 8001b7e:	370c      	adds	r7, #12
 8001b80:	46bd      	mov	sp, r7
 8001b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b86:	4770      	bx	lr

08001b88 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001b88:	b480      	push	{r7}
 8001b8a:	b083      	sub	sp, #12
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	689b      	ldr	r3, [r3, #8]
 8001b94:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001b98:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001b9c:	f043 0201 	orr.w	r2, r3, #1
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001ba4:	bf00      	nop
 8001ba6:	370c      	adds	r7, #12
 8001ba8:	46bd      	mov	sp, r7
 8001baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bae:	4770      	bx	lr

08001bb0 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001bb0:	b480      	push	{r7}
 8001bb2:	b083      	sub	sp, #12
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	689b      	ldr	r3, [r3, #8]
 8001bbc:	f003 0301 	and.w	r3, r3, #1
 8001bc0:	2b01      	cmp	r3, #1
 8001bc2:	d101      	bne.n	8001bc8 <LL_ADC_IsEnabled+0x18>
 8001bc4:	2301      	movs	r3, #1
 8001bc6:	e000      	b.n	8001bca <LL_ADC_IsEnabled+0x1a>
 8001bc8:	2300      	movs	r3, #0
}
 8001bca:	4618      	mov	r0, r3
 8001bcc:	370c      	adds	r7, #12
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd4:	4770      	bx	lr

08001bd6 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001bd6:	b480      	push	{r7}
 8001bd8:	b083      	sub	sp, #12
 8001bda:	af00      	add	r7, sp, #0
 8001bdc:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	689b      	ldr	r3, [r3, #8]
 8001be2:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001be6:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001bea:	f043 0204 	orr.w	r2, r3, #4
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001bf2:	bf00      	nop
 8001bf4:	370c      	adds	r7, #12
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bfc:	4770      	bx	lr

08001bfe <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001bfe:	b480      	push	{r7}
 8001c00:	b083      	sub	sp, #12
 8001c02:	af00      	add	r7, sp, #0
 8001c04:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	689b      	ldr	r3, [r3, #8]
 8001c0a:	f003 0304 	and.w	r3, r3, #4
 8001c0e:	2b04      	cmp	r3, #4
 8001c10:	d101      	bne.n	8001c16 <LL_ADC_REG_IsConversionOngoing+0x18>
 8001c12:	2301      	movs	r3, #1
 8001c14:	e000      	b.n	8001c18 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001c16:	2300      	movs	r3, #0
}
 8001c18:	4618      	mov	r0, r3
 8001c1a:	370c      	adds	r7, #12
 8001c1c:	46bd      	mov	sp, r7
 8001c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c22:	4770      	bx	lr

08001c24 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001c24:	b480      	push	{r7}
 8001c26:	b083      	sub	sp, #12
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	689b      	ldr	r3, [r3, #8]
 8001c30:	f003 0308 	and.w	r3, r3, #8
 8001c34:	2b08      	cmp	r3, #8
 8001c36:	d101      	bne.n	8001c3c <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001c38:	2301      	movs	r3, #1
 8001c3a:	e000      	b.n	8001c3e <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001c3c:	2300      	movs	r3, #0
}
 8001c3e:	4618      	mov	r0, r3
 8001c40:	370c      	adds	r7, #12
 8001c42:	46bd      	mov	sp, r7
 8001c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c48:	4770      	bx	lr
	...

08001c4c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001c4c:	b590      	push	{r4, r7, lr}
 8001c4e:	b089      	sub	sp, #36	; 0x24
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001c54:	2300      	movs	r3, #0
 8001c56:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8001c58:	2300      	movs	r3, #0
 8001c5a:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d101      	bne.n	8001c66 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001c62:	2301      	movs	r3, #1
 8001c64:	e19b      	b.n	8001f9e <HAL_ADC_Init+0x352>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	695b      	ldr	r3, [r3, #20]
 8001c6a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d109      	bne.n	8001c88 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001c74:	6878      	ldr	r0, [r7, #4]
 8001c76:	f7ff fae1 	bl	800123c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	661a      	str	r2, [r3, #96]	; 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	2200      	movs	r2, #0
 8001c84:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	4618      	mov	r0, r3
 8001c8e:	f7ff ff3f 	bl	8001b10 <LL_ADC_IsDeepPowerDownEnabled>
 8001c92:	4603      	mov	r3, r0
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d004      	beq.n	8001ca2 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	4618      	mov	r0, r3
 8001c9e:	f7ff ff25 	bl	8001aec <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	4618      	mov	r0, r3
 8001ca8:	f7ff ff5a 	bl	8001b60 <LL_ADC_IsInternalRegulatorEnabled>
 8001cac:	4603      	mov	r3, r0
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d115      	bne.n	8001cde <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	4618      	mov	r0, r3
 8001cb8:	f7ff ff3e 	bl	8001b38 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001cbc:	4b97      	ldr	r3, [pc, #604]	; (8001f1c <HAL_ADC_Init+0x2d0>)
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	099b      	lsrs	r3, r3, #6
 8001cc2:	4a97      	ldr	r2, [pc, #604]	; (8001f20 <HAL_ADC_Init+0x2d4>)
 8001cc4:	fba2 2303 	umull	r2, r3, r2, r3
 8001cc8:	099b      	lsrs	r3, r3, #6
 8001cca:	3301      	adds	r3, #1
 8001ccc:	005b      	lsls	r3, r3, #1
 8001cce:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001cd0:	e002      	b.n	8001cd8 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8001cd2:	68fb      	ldr	r3, [r7, #12]
 8001cd4:	3b01      	subs	r3, #1
 8001cd6:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d1f9      	bne.n	8001cd2 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	4618      	mov	r0, r3
 8001ce4:	f7ff ff3c 	bl	8001b60 <LL_ADC_IsInternalRegulatorEnabled>
 8001ce8:	4603      	mov	r3, r0
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d10d      	bne.n	8001d0a <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001cf2:	f043 0210 	orr.w	r2, r3, #16
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001cfe:	f043 0201 	orr.w	r2, r3, #1
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 8001d06:	2301      	movs	r3, #1
 8001d08:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	4618      	mov	r0, r3
 8001d10:	f7ff ff75 	bl	8001bfe <LL_ADC_REG_IsConversionOngoing>
 8001d14:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d1a:	f003 0310 	and.w	r3, r3, #16
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	f040 8134 	bne.w	8001f8c <HAL_ADC_Init+0x340>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8001d24:	697b      	ldr	r3, [r7, #20]
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	f040 8130 	bne.w	8001f8c <HAL_ADC_Init+0x340>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d30:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8001d34:	f043 0202 	orr.w	r2, r3, #2
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	4618      	mov	r0, r3
 8001d42:	f7ff ff35 	bl	8001bb0 <LL_ADC_IsEnabled>
 8001d46:	4603      	mov	r3, r0
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d137      	bne.n	8001dbc <HAL_ADC_Init+0x170>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001d54:	d004      	beq.n	8001d60 <HAL_ADC_Init+0x114>
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	4a72      	ldr	r2, [pc, #456]	; (8001f24 <HAL_ADC_Init+0x2d8>)
 8001d5c:	4293      	cmp	r3, r2
 8001d5e:	d10f      	bne.n	8001d80 <HAL_ADC_Init+0x134>
 8001d60:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001d64:	f7ff ff24 	bl	8001bb0 <LL_ADC_IsEnabled>
 8001d68:	4604      	mov	r4, r0
 8001d6a:	486e      	ldr	r0, [pc, #440]	; (8001f24 <HAL_ADC_Init+0x2d8>)
 8001d6c:	f7ff ff20 	bl	8001bb0 <LL_ADC_IsEnabled>
 8001d70:	4603      	mov	r3, r0
 8001d72:	4323      	orrs	r3, r4
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	bf0c      	ite	eq
 8001d78:	2301      	moveq	r3, #1
 8001d7a:	2300      	movne	r3, #0
 8001d7c:	b2db      	uxtb	r3, r3
 8001d7e:	e008      	b.n	8001d92 <HAL_ADC_Init+0x146>
 8001d80:	4869      	ldr	r0, [pc, #420]	; (8001f28 <HAL_ADC_Init+0x2dc>)
 8001d82:	f7ff ff15 	bl	8001bb0 <LL_ADC_IsEnabled>
 8001d86:	4603      	mov	r3, r0
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	bf0c      	ite	eq
 8001d8c:	2301      	moveq	r3, #1
 8001d8e:	2300      	movne	r3, #0
 8001d90:	b2db      	uxtb	r3, r3
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d012      	beq.n	8001dbc <HAL_ADC_Init+0x170>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001d9e:	d004      	beq.n	8001daa <HAL_ADC_Init+0x15e>
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	4a5f      	ldr	r2, [pc, #380]	; (8001f24 <HAL_ADC_Init+0x2d8>)
 8001da6:	4293      	cmp	r3, r2
 8001da8:	d101      	bne.n	8001dae <HAL_ADC_Init+0x162>
 8001daa:	4a60      	ldr	r2, [pc, #384]	; (8001f2c <HAL_ADC_Init+0x2e0>)
 8001dac:	e000      	b.n	8001db0 <HAL_ADC_Init+0x164>
 8001dae:	4a60      	ldr	r2, [pc, #384]	; (8001f30 <HAL_ADC_Init+0x2e4>)
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	685b      	ldr	r3, [r3, #4]
 8001db4:	4619      	mov	r1, r3
 8001db6:	4610      	mov	r0, r2
 8001db8:	f7ff fd2a 	bl	8001810 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	7f5b      	ldrb	r3, [r3, #29]
 8001dc0:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001dc6:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8001dcc:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8001dd2:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001dda:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001ddc:	4313      	orrs	r3, r2
 8001dde:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001de6:	2b01      	cmp	r3, #1
 8001de8:	d106      	bne.n	8001df8 <HAL_ADC_Init+0x1ac>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001dee:	3b01      	subs	r3, #1
 8001df0:	045b      	lsls	r3, r3, #17
 8001df2:	69ba      	ldr	r2, [r7, #24]
 8001df4:	4313      	orrs	r3, r2
 8001df6:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d009      	beq.n	8001e14 <HAL_ADC_Init+0x1c8>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e04:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e0c:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001e0e:	69ba      	ldr	r2, [r7, #24]
 8001e10:	4313      	orrs	r3, r2
 8001e12:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	68da      	ldr	r2, [r3, #12]
 8001e1a:	4b46      	ldr	r3, [pc, #280]	; (8001f34 <HAL_ADC_Init+0x2e8>)
 8001e1c:	4013      	ands	r3, r2
 8001e1e:	687a      	ldr	r2, [r7, #4]
 8001e20:	6812      	ldr	r2, [r2, #0]
 8001e22:	69b9      	ldr	r1, [r7, #24]
 8001e24:	430b      	orrs	r3, r1
 8001e26:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	691b      	ldr	r3, [r3, #16]
 8001e2e:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	430a      	orrs	r2, r1
 8001e3c:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	4618      	mov	r0, r3
 8001e44:	f7ff feee 	bl	8001c24 <LL_ADC_INJ_IsConversionOngoing>
 8001e48:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001e4a:	697b      	ldr	r3, [r7, #20]
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d17b      	bne.n	8001f48 <HAL_ADC_Init+0x2fc>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001e50:	693b      	ldr	r3, [r7, #16]
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d178      	bne.n	8001f48 <HAL_ADC_Init+0x2fc>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001e5a:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001e62:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001e64:	4313      	orrs	r3, r2
 8001e66:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	68db      	ldr	r3, [r3, #12]
 8001e6e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001e72:	f023 0302 	bic.w	r3, r3, #2
 8001e76:	687a      	ldr	r2, [r7, #4]
 8001e78:	6812      	ldr	r2, [r2, #0]
 8001e7a:	69b9      	ldr	r1, [r7, #24]
 8001e7c:	430b      	orrs	r3, r1
 8001e7e:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	691b      	ldr	r3, [r3, #16]
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d017      	beq.n	8001eb8 <HAL_ADC_Init+0x26c>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	691a      	ldr	r2, [r3, #16]
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8001e96:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8001ea0:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8001ea4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001ea8:	687a      	ldr	r2, [r7, #4]
 8001eaa:	6911      	ldr	r1, [r2, #16]
 8001eac:	687a      	ldr	r2, [r7, #4]
 8001eae:	6812      	ldr	r2, [r2, #0]
 8001eb0:	430b      	orrs	r3, r1
 8001eb2:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 8001eb6:	e013      	b.n	8001ee0 <HAL_ADC_Init+0x294>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	691a      	ldr	r2, [r3, #16]
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001ec6:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8001ed0:	687a      	ldr	r2, [r7, #4]
 8001ed2:	6812      	ldr	r2, [r2, #0]
 8001ed4:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8001ed8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001edc:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001ee6:	2b01      	cmp	r3, #1
 8001ee8:	d126      	bne.n	8001f38 <HAL_ADC_Init+0x2ec>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	691b      	ldr	r3, [r3, #16]
 8001ef0:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8001ef4:	f023 0304 	bic.w	r3, r3, #4
 8001ef8:	687a      	ldr	r2, [r7, #4]
 8001efa:	6c51      	ldr	r1, [r2, #68]	; 0x44
 8001efc:	687a      	ldr	r2, [r7, #4]
 8001efe:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8001f00:	4311      	orrs	r1, r2
 8001f02:	687a      	ldr	r2, [r7, #4]
 8001f04:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8001f06:	4311      	orrs	r1, r2
 8001f08:	687a      	ldr	r2, [r7, #4]
 8001f0a:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8001f0c:	430a      	orrs	r2, r1
 8001f0e:	431a      	orrs	r2, r3
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	f042 0201 	orr.w	r2, r2, #1
 8001f18:	611a      	str	r2, [r3, #16]
 8001f1a:	e015      	b.n	8001f48 <HAL_ADC_Init+0x2fc>
 8001f1c:	20007848 	.word	0x20007848
 8001f20:	053e2d63 	.word	0x053e2d63
 8001f24:	50000100 	.word	0x50000100
 8001f28:	50000400 	.word	0x50000400
 8001f2c:	50000300 	.word	0x50000300
 8001f30:	50000700 	.word	0x50000700
 8001f34:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	691a      	ldr	r2, [r3, #16]
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	f022 0201 	bic.w	r2, r2, #1
 8001f46:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	695b      	ldr	r3, [r3, #20]
 8001f4c:	2b01      	cmp	r3, #1
 8001f4e:	d10c      	bne.n	8001f6a <HAL_ADC_Init+0x31e>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f56:	f023 010f 	bic.w	r1, r3, #15
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	6a1b      	ldr	r3, [r3, #32]
 8001f5e:	1e5a      	subs	r2, r3, #1
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	430a      	orrs	r2, r1
 8001f66:	631a      	str	r2, [r3, #48]	; 0x30
 8001f68:	e007      	b.n	8001f7a <HAL_ADC_Init+0x32e>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	f022 020f 	bic.w	r2, r2, #15
 8001f78:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f7e:	f023 0303 	bic.w	r3, r3, #3
 8001f82:	f043 0201 	orr.w	r2, r3, #1
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	65da      	str	r2, [r3, #92]	; 0x5c
 8001f8a:	e007      	b.n	8001f9c <HAL_ADC_Init+0x350>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f90:	f043 0210 	orr.w	r2, r3, #16
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8001f98:	2301      	movs	r3, #1
 8001f9a:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8001f9c:	7ffb      	ldrb	r3, [r7, #31]
}
 8001f9e:	4618      	mov	r0, r3
 8001fa0:	3724      	adds	r7, #36	; 0x24
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	bd90      	pop	{r4, r7, pc}
 8001fa6:	bf00      	nop

08001fa8 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	b086      	sub	sp, #24
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	60f8      	str	r0, [r7, #12]
 8001fb0:	60b9      	str	r1, [r7, #8]
 8001fb2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001fbc:	d004      	beq.n	8001fc8 <HAL_ADC_Start_DMA+0x20>
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	4a57      	ldr	r2, [pc, #348]	; (8002120 <HAL_ADC_Start_DMA+0x178>)
 8001fc4:	4293      	cmp	r3, r2
 8001fc6:	d101      	bne.n	8001fcc <HAL_ADC_Start_DMA+0x24>
 8001fc8:	4b56      	ldr	r3, [pc, #344]	; (8002124 <HAL_ADC_Start_DMA+0x17c>)
 8001fca:	e000      	b.n	8001fce <HAL_ADC_Start_DMA+0x26>
 8001fcc:	4b56      	ldr	r3, [pc, #344]	; (8002128 <HAL_ADC_Start_DMA+0x180>)
 8001fce:	4618      	mov	r0, r3
 8001fd0:	f7ff fd7e 	bl	8001ad0 <LL_ADC_GetMultimode>
 8001fd4:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	4618      	mov	r0, r3
 8001fdc:	f7ff fe0f 	bl	8001bfe <LL_ADC_REG_IsConversionOngoing>
 8001fe0:	4603      	mov	r3, r0
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	f040 8094 	bne.w	8002110 <HAL_ADC_Start_DMA+0x168>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8001fee:	2b01      	cmp	r3, #1
 8001ff0:	d101      	bne.n	8001ff6 <HAL_ADC_Start_DMA+0x4e>
 8001ff2:	2302      	movs	r3, #2
 8001ff4:	e08f      	b.n	8002116 <HAL_ADC_Start_DMA+0x16e>
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	2201      	movs	r2, #1
 8001ffa:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	4a4a      	ldr	r2, [pc, #296]	; (800212c <HAL_ADC_Start_DMA+0x184>)
 8002004:	4293      	cmp	r3, r2
 8002006:	d008      	beq.n	800201a <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002008:	693b      	ldr	r3, [r7, #16]
 800200a:	2b00      	cmp	r3, #0
 800200c:	d005      	beq.n	800201a <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800200e:	693b      	ldr	r3, [r7, #16]
 8002010:	2b05      	cmp	r3, #5
 8002012:	d002      	beq.n	800201a <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002014:	693b      	ldr	r3, [r7, #16]
 8002016:	2b09      	cmp	r3, #9
 8002018:	d173      	bne.n	8002102 <HAL_ADC_Start_DMA+0x15a>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 800201a:	68f8      	ldr	r0, [r7, #12]
 800201c:	f000 fcc4 	bl	80029a8 <ADC_Enable>
 8002020:	4603      	mov	r3, r0
 8002022:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8002024:	7dfb      	ldrb	r3, [r7, #23]
 8002026:	2b00      	cmp	r3, #0
 8002028:	d166      	bne.n	80020f8 <HAL_ADC_Start_DMA+0x150>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 800202a:	68fb      	ldr	r3, [r7, #12]
 800202c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800202e:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002032:	f023 0301 	bic.w	r3, r3, #1
 8002036:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	65da      	str	r2, [r3, #92]	; 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800203e:	68fb      	ldr	r3, [r7, #12]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	4a37      	ldr	r2, [pc, #220]	; (8002120 <HAL_ADC_Start_DMA+0x178>)
 8002044:	4293      	cmp	r3, r2
 8002046:	d002      	beq.n	800204e <HAL_ADC_Start_DMA+0xa6>
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	e001      	b.n	8002052 <HAL_ADC_Start_DMA+0xaa>
 800204e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002052:	68fa      	ldr	r2, [r7, #12]
 8002054:	6812      	ldr	r2, [r2, #0]
 8002056:	4293      	cmp	r3, r2
 8002058:	d002      	beq.n	8002060 <HAL_ADC_Start_DMA+0xb8>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800205a:	693b      	ldr	r3, [r7, #16]
 800205c:	2b00      	cmp	r3, #0
 800205e:	d105      	bne.n	800206c <HAL_ADC_Start_DMA+0xc4>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002060:	68fb      	ldr	r3, [r7, #12]
 8002062:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002064:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	65da      	str	r2, [r3, #92]	; 0x5c
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002070:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002074:	2b00      	cmp	r3, #0
 8002076:	d006      	beq.n	8002086 <HAL_ADC_Start_DMA+0xde>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800207c:	f023 0206 	bic.w	r2, r3, #6
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	661a      	str	r2, [r3, #96]	; 0x60
 8002084:	e002      	b.n	800208c <HAL_ADC_Start_DMA+0xe4>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	2200      	movs	r2, #0
 800208a:	661a      	str	r2, [r3, #96]	; 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002090:	4a27      	ldr	r2, [pc, #156]	; (8002130 <HAL_ADC_Start_DMA+0x188>)
 8002092:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002098:	4a26      	ldr	r2, [pc, #152]	; (8002134 <HAL_ADC_Start_DMA+0x18c>)
 800209a:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80020a0:	4a25      	ldr	r2, [pc, #148]	; (8002138 <HAL_ADC_Start_DMA+0x190>)
 80020a2:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	221c      	movs	r2, #28
 80020aa:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	2200      	movs	r2, #0
 80020b0:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	685a      	ldr	r2, [r3, #4]
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	f042 0210 	orr.w	r2, r2, #16
 80020c2:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	68da      	ldr	r2, [r3, #12]
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	f042 0201 	orr.w	r2, r2, #1
 80020d2:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	6d58      	ldr	r0, [r3, #84]	; 0x54
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	3340      	adds	r3, #64	; 0x40
 80020de:	4619      	mov	r1, r3
 80020e0:	68ba      	ldr	r2, [r7, #8]
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	f001 f850 	bl	8003188 <HAL_DMA_Start_IT>
 80020e8:	4603      	mov	r3, r0
 80020ea:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	4618      	mov	r0, r3
 80020f2:	f7ff fd70 	bl	8001bd6 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 80020f6:	e00d      	b.n	8002114 <HAL_ADC_Start_DMA+0x16c>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	2200      	movs	r2, #0
 80020fc:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
      if (tmp_hal_status == HAL_OK)
 8002100:	e008      	b.n	8002114 <HAL_ADC_Start_DMA+0x16c>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8002102:	2301      	movs	r3, #1
 8002104:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002106:	68fb      	ldr	r3, [r7, #12]
 8002108:	2200      	movs	r2, #0
 800210a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 800210e:	e001      	b.n	8002114 <HAL_ADC_Start_DMA+0x16c>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002110:	2302      	movs	r3, #2
 8002112:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8002114:	7dfb      	ldrb	r3, [r7, #23]
}
 8002116:	4618      	mov	r0, r3
 8002118:	3718      	adds	r7, #24
 800211a:	46bd      	mov	sp, r7
 800211c:	bd80      	pop	{r7, pc}
 800211e:	bf00      	nop
 8002120:	50000100 	.word	0x50000100
 8002124:	50000300 	.word	0x50000300
 8002128:	50000700 	.word	0x50000700
 800212c:	50000400 	.word	0x50000400
 8002130:	08002ad5 	.word	0x08002ad5
 8002134:	08002bad 	.word	0x08002bad
 8002138:	08002bc9 	.word	0x08002bc9

0800213c <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800213c:	b480      	push	{r7}
 800213e:	b083      	sub	sp, #12
 8002140:	af00      	add	r7, sp, #0
 8002142:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002144:	bf00      	nop
 8002146:	370c      	adds	r7, #12
 8002148:	46bd      	mov	sp, r7
 800214a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800214e:	4770      	bx	lr

08002150 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8002150:	b580      	push	{r7, lr}
 8002152:	b0b6      	sub	sp, #216	; 0xd8
 8002154:	af00      	add	r7, sp, #0
 8002156:	6078      	str	r0, [r7, #4]
 8002158:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800215a:	2300      	movs	r3, #0
 800215c:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002160:	2300      	movs	r3, #0
 8002162:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800216a:	2b01      	cmp	r3, #1
 800216c:	d102      	bne.n	8002174 <HAL_ADC_ConfigChannel+0x24>
 800216e:	2302      	movs	r3, #2
 8002170:	f000 bc04 	b.w	800297c <HAL_ADC_ConfigChannel+0x82c>
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	2201      	movs	r2, #1
 8002178:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	4618      	mov	r0, r3
 8002182:	f7ff fd3c 	bl	8001bfe <LL_ADC_REG_IsConversionOngoing>
 8002186:	4603      	mov	r3, r0
 8002188:	2b00      	cmp	r3, #0
 800218a:	f040 83e8 	bne.w	800295e <HAL_ADC_ConfigChannel+0x80e>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	6818      	ldr	r0, [r3, #0]
 8002192:	683b      	ldr	r3, [r7, #0]
 8002194:	6859      	ldr	r1, [r3, #4]
 8002196:	683b      	ldr	r3, [r7, #0]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	461a      	mov	r2, r3
 800219c:	f7ff fc1d 	bl	80019da <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	4618      	mov	r0, r3
 80021a6:	f7ff fd2a 	bl	8001bfe <LL_ADC_REG_IsConversionOngoing>
 80021aa:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	4618      	mov	r0, r3
 80021b4:	f7ff fd36 	bl	8001c24 <LL_ADC_INJ_IsConversionOngoing>
 80021b8:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80021bc:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	f040 81d9 	bne.w	8002578 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80021c6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	f040 81d4 	bne.w	8002578 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80021d0:	683b      	ldr	r3, [r7, #0]
 80021d2:	689b      	ldr	r3, [r3, #8]
 80021d4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80021d8:	d10f      	bne.n	80021fa <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	6818      	ldr	r0, [r3, #0]
 80021de:	683b      	ldr	r3, [r7, #0]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	2200      	movs	r2, #0
 80021e4:	4619      	mov	r1, r3
 80021e6:	f7ff fc24 	bl	8001a32 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 80021f2:	4618      	mov	r0, r3
 80021f4:	f7ff fbcb 	bl	800198e <LL_ADC_SetSamplingTimeCommonConfig>
 80021f8:	e00e      	b.n	8002218 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	6818      	ldr	r0, [r3, #0]
 80021fe:	683b      	ldr	r3, [r7, #0]
 8002200:	6819      	ldr	r1, [r3, #0]
 8002202:	683b      	ldr	r3, [r7, #0]
 8002204:	689b      	ldr	r3, [r3, #8]
 8002206:	461a      	mov	r2, r3
 8002208:	f7ff fc13 	bl	8001a32 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	2100      	movs	r1, #0
 8002212:	4618      	mov	r0, r3
 8002214:	f7ff fbbb 	bl	800198e <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8002218:	683b      	ldr	r3, [r7, #0]
 800221a:	695a      	ldr	r2, [r3, #20]
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	68db      	ldr	r3, [r3, #12]
 8002222:	08db      	lsrs	r3, r3, #3
 8002224:	f003 0303 	and.w	r3, r3, #3
 8002228:	005b      	lsls	r3, r3, #1
 800222a:	fa02 f303 	lsl.w	r3, r2, r3
 800222e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002232:	683b      	ldr	r3, [r7, #0]
 8002234:	691b      	ldr	r3, [r3, #16]
 8002236:	2b04      	cmp	r3, #4
 8002238:	d022      	beq.n	8002280 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	6818      	ldr	r0, [r3, #0]
 800223e:	683b      	ldr	r3, [r7, #0]
 8002240:	6919      	ldr	r1, [r3, #16]
 8002242:	683b      	ldr	r3, [r7, #0]
 8002244:	681a      	ldr	r2, [r3, #0]
 8002246:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800224a:	f7ff fb15 	bl	8001878 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	6818      	ldr	r0, [r3, #0]
 8002252:	683b      	ldr	r3, [r7, #0]
 8002254:	6919      	ldr	r1, [r3, #16]
 8002256:	683b      	ldr	r3, [r7, #0]
 8002258:	699b      	ldr	r3, [r3, #24]
 800225a:	461a      	mov	r2, r3
 800225c:	f7ff fb61 	bl	8001922 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	6818      	ldr	r0, [r3, #0]
 8002264:	683b      	ldr	r3, [r7, #0]
 8002266:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8002268:	683b      	ldr	r3, [r7, #0]
 800226a:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 800226c:	2b01      	cmp	r3, #1
 800226e:	d102      	bne.n	8002276 <HAL_ADC_ConfigChannel+0x126>
 8002270:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002274:	e000      	b.n	8002278 <HAL_ADC_ConfigChannel+0x128>
 8002276:	2300      	movs	r3, #0
 8002278:	461a      	mov	r2, r3
 800227a:	f7ff fb6d 	bl	8001958 <LL_ADC_SetOffsetSaturation>
 800227e:	e17b      	b.n	8002578 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	2100      	movs	r1, #0
 8002286:	4618      	mov	r0, r3
 8002288:	f7ff fb1a 	bl	80018c0 <LL_ADC_GetOffsetChannel>
 800228c:	4603      	mov	r3, r0
 800228e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002292:	2b00      	cmp	r3, #0
 8002294:	d10a      	bne.n	80022ac <HAL_ADC_ConfigChannel+0x15c>
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	2100      	movs	r1, #0
 800229c:	4618      	mov	r0, r3
 800229e:	f7ff fb0f 	bl	80018c0 <LL_ADC_GetOffsetChannel>
 80022a2:	4603      	mov	r3, r0
 80022a4:	0e9b      	lsrs	r3, r3, #26
 80022a6:	f003 021f 	and.w	r2, r3, #31
 80022aa:	e01e      	b.n	80022ea <HAL_ADC_ConfigChannel+0x19a>
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	2100      	movs	r1, #0
 80022b2:	4618      	mov	r0, r3
 80022b4:	f7ff fb04 	bl	80018c0 <LL_ADC_GetOffsetChannel>
 80022b8:	4603      	mov	r3, r0
 80022ba:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022be:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80022c2:	fa93 f3a3 	rbit	r3, r3
 80022c6:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80022ca:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80022ce:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80022d2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d101      	bne.n	80022de <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 80022da:	2320      	movs	r3, #32
 80022dc:	e004      	b.n	80022e8 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 80022de:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80022e2:	fab3 f383 	clz	r3, r3
 80022e6:	b2db      	uxtb	r3, r3
 80022e8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80022ea:	683b      	ldr	r3, [r7, #0]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d105      	bne.n	8002302 <HAL_ADC_ConfigChannel+0x1b2>
 80022f6:	683b      	ldr	r3, [r7, #0]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	0e9b      	lsrs	r3, r3, #26
 80022fc:	f003 031f 	and.w	r3, r3, #31
 8002300:	e018      	b.n	8002334 <HAL_ADC_ConfigChannel+0x1e4>
 8002302:	683b      	ldr	r3, [r7, #0]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800230a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800230e:	fa93 f3a3 	rbit	r3, r3
 8002312:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8002316:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800231a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 800231e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8002322:	2b00      	cmp	r3, #0
 8002324:	d101      	bne.n	800232a <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 8002326:	2320      	movs	r3, #32
 8002328:	e004      	b.n	8002334 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 800232a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800232e:	fab3 f383 	clz	r3, r3
 8002332:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002334:	429a      	cmp	r2, r3
 8002336:	d106      	bne.n	8002346 <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	2200      	movs	r2, #0
 800233e:	2100      	movs	r1, #0
 8002340:	4618      	mov	r0, r3
 8002342:	f7ff fad3 	bl	80018ec <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	2101      	movs	r1, #1
 800234c:	4618      	mov	r0, r3
 800234e:	f7ff fab7 	bl	80018c0 <LL_ADC_GetOffsetChannel>
 8002352:	4603      	mov	r3, r0
 8002354:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002358:	2b00      	cmp	r3, #0
 800235a:	d10a      	bne.n	8002372 <HAL_ADC_ConfigChannel+0x222>
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	2101      	movs	r1, #1
 8002362:	4618      	mov	r0, r3
 8002364:	f7ff faac 	bl	80018c0 <LL_ADC_GetOffsetChannel>
 8002368:	4603      	mov	r3, r0
 800236a:	0e9b      	lsrs	r3, r3, #26
 800236c:	f003 021f 	and.w	r2, r3, #31
 8002370:	e01e      	b.n	80023b0 <HAL_ADC_ConfigChannel+0x260>
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	2101      	movs	r1, #1
 8002378:	4618      	mov	r0, r3
 800237a:	f7ff faa1 	bl	80018c0 <LL_ADC_GetOffsetChannel>
 800237e:	4603      	mov	r3, r0
 8002380:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002384:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8002388:	fa93 f3a3 	rbit	r3, r3
 800238c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8002390:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002394:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8002398:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800239c:	2b00      	cmp	r3, #0
 800239e:	d101      	bne.n	80023a4 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 80023a0:	2320      	movs	r3, #32
 80023a2:	e004      	b.n	80023ae <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 80023a4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80023a8:	fab3 f383 	clz	r3, r3
 80023ac:	b2db      	uxtb	r3, r3
 80023ae:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80023b0:	683b      	ldr	r3, [r7, #0]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d105      	bne.n	80023c8 <HAL_ADC_ConfigChannel+0x278>
 80023bc:	683b      	ldr	r3, [r7, #0]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	0e9b      	lsrs	r3, r3, #26
 80023c2:	f003 031f 	and.w	r3, r3, #31
 80023c6:	e018      	b.n	80023fa <HAL_ADC_ConfigChannel+0x2aa>
 80023c8:	683b      	ldr	r3, [r7, #0]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023d0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80023d4:	fa93 f3a3 	rbit	r3, r3
 80023d8:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 80023dc:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80023e0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 80023e4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d101      	bne.n	80023f0 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 80023ec:	2320      	movs	r3, #32
 80023ee:	e004      	b.n	80023fa <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 80023f0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80023f4:	fab3 f383 	clz	r3, r3
 80023f8:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80023fa:	429a      	cmp	r2, r3
 80023fc:	d106      	bne.n	800240c <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	2200      	movs	r2, #0
 8002404:	2101      	movs	r1, #1
 8002406:	4618      	mov	r0, r3
 8002408:	f7ff fa70 	bl	80018ec <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	2102      	movs	r1, #2
 8002412:	4618      	mov	r0, r3
 8002414:	f7ff fa54 	bl	80018c0 <LL_ADC_GetOffsetChannel>
 8002418:	4603      	mov	r3, r0
 800241a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800241e:	2b00      	cmp	r3, #0
 8002420:	d10a      	bne.n	8002438 <HAL_ADC_ConfigChannel+0x2e8>
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	2102      	movs	r1, #2
 8002428:	4618      	mov	r0, r3
 800242a:	f7ff fa49 	bl	80018c0 <LL_ADC_GetOffsetChannel>
 800242e:	4603      	mov	r3, r0
 8002430:	0e9b      	lsrs	r3, r3, #26
 8002432:	f003 021f 	and.w	r2, r3, #31
 8002436:	e01e      	b.n	8002476 <HAL_ADC_ConfigChannel+0x326>
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	2102      	movs	r1, #2
 800243e:	4618      	mov	r0, r3
 8002440:	f7ff fa3e 	bl	80018c0 <LL_ADC_GetOffsetChannel>
 8002444:	4603      	mov	r3, r0
 8002446:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800244a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800244e:	fa93 f3a3 	rbit	r3, r3
 8002452:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8002456:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800245a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 800245e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002462:	2b00      	cmp	r3, #0
 8002464:	d101      	bne.n	800246a <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 8002466:	2320      	movs	r3, #32
 8002468:	e004      	b.n	8002474 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 800246a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800246e:	fab3 f383 	clz	r3, r3
 8002472:	b2db      	uxtb	r3, r3
 8002474:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002476:	683b      	ldr	r3, [r7, #0]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800247e:	2b00      	cmp	r3, #0
 8002480:	d105      	bne.n	800248e <HAL_ADC_ConfigChannel+0x33e>
 8002482:	683b      	ldr	r3, [r7, #0]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	0e9b      	lsrs	r3, r3, #26
 8002488:	f003 031f 	and.w	r3, r3, #31
 800248c:	e016      	b.n	80024bc <HAL_ADC_ConfigChannel+0x36c>
 800248e:	683b      	ldr	r3, [r7, #0]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002496:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800249a:	fa93 f3a3 	rbit	r3, r3
 800249e:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 80024a0:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80024a2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 80024a6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d101      	bne.n	80024b2 <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 80024ae:	2320      	movs	r3, #32
 80024b0:	e004      	b.n	80024bc <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 80024b2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80024b6:	fab3 f383 	clz	r3, r3
 80024ba:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80024bc:	429a      	cmp	r2, r3
 80024be:	d106      	bne.n	80024ce <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	2200      	movs	r2, #0
 80024c6:	2102      	movs	r1, #2
 80024c8:	4618      	mov	r0, r3
 80024ca:	f7ff fa0f 	bl	80018ec <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	2103      	movs	r1, #3
 80024d4:	4618      	mov	r0, r3
 80024d6:	f7ff f9f3 	bl	80018c0 <LL_ADC_GetOffsetChannel>
 80024da:	4603      	mov	r3, r0
 80024dc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d10a      	bne.n	80024fa <HAL_ADC_ConfigChannel+0x3aa>
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	2103      	movs	r1, #3
 80024ea:	4618      	mov	r0, r3
 80024ec:	f7ff f9e8 	bl	80018c0 <LL_ADC_GetOffsetChannel>
 80024f0:	4603      	mov	r3, r0
 80024f2:	0e9b      	lsrs	r3, r3, #26
 80024f4:	f003 021f 	and.w	r2, r3, #31
 80024f8:	e017      	b.n	800252a <HAL_ADC_ConfigChannel+0x3da>
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	2103      	movs	r1, #3
 8002500:	4618      	mov	r0, r3
 8002502:	f7ff f9dd 	bl	80018c0 <LL_ADC_GetOffsetChannel>
 8002506:	4603      	mov	r3, r0
 8002508:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800250a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800250c:	fa93 f3a3 	rbit	r3, r3
 8002510:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8002512:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002514:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8002516:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002518:	2b00      	cmp	r3, #0
 800251a:	d101      	bne.n	8002520 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 800251c:	2320      	movs	r3, #32
 800251e:	e003      	b.n	8002528 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 8002520:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002522:	fab3 f383 	clz	r3, r3
 8002526:	b2db      	uxtb	r3, r3
 8002528:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800252a:	683b      	ldr	r3, [r7, #0]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002532:	2b00      	cmp	r3, #0
 8002534:	d105      	bne.n	8002542 <HAL_ADC_ConfigChannel+0x3f2>
 8002536:	683b      	ldr	r3, [r7, #0]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	0e9b      	lsrs	r3, r3, #26
 800253c:	f003 031f 	and.w	r3, r3, #31
 8002540:	e011      	b.n	8002566 <HAL_ADC_ConfigChannel+0x416>
 8002542:	683b      	ldr	r3, [r7, #0]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002548:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800254a:	fa93 f3a3 	rbit	r3, r3
 800254e:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8002550:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002552:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8002554:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002556:	2b00      	cmp	r3, #0
 8002558:	d101      	bne.n	800255e <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 800255a:	2320      	movs	r3, #32
 800255c:	e003      	b.n	8002566 <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 800255e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002560:	fab3 f383 	clz	r3, r3
 8002564:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002566:	429a      	cmp	r2, r3
 8002568:	d106      	bne.n	8002578 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	2200      	movs	r2, #0
 8002570:	2103      	movs	r1, #3
 8002572:	4618      	mov	r0, r3
 8002574:	f7ff f9ba 	bl	80018ec <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	4618      	mov	r0, r3
 800257e:	f7ff fb17 	bl	8001bb0 <LL_ADC_IsEnabled>
 8002582:	4603      	mov	r3, r0
 8002584:	2b00      	cmp	r3, #0
 8002586:	f040 813d 	bne.w	8002804 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	6818      	ldr	r0, [r3, #0]
 800258e:	683b      	ldr	r3, [r7, #0]
 8002590:	6819      	ldr	r1, [r3, #0]
 8002592:	683b      	ldr	r3, [r7, #0]
 8002594:	68db      	ldr	r3, [r3, #12]
 8002596:	461a      	mov	r2, r3
 8002598:	f7ff fa76 	bl	8001a88 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800259c:	683b      	ldr	r3, [r7, #0]
 800259e:	68db      	ldr	r3, [r3, #12]
 80025a0:	4aa2      	ldr	r2, [pc, #648]	; (800282c <HAL_ADC_ConfigChannel+0x6dc>)
 80025a2:	4293      	cmp	r3, r2
 80025a4:	f040 812e 	bne.w	8002804 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80025ac:	683b      	ldr	r3, [r7, #0]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d10b      	bne.n	80025d0 <HAL_ADC_ConfigChannel+0x480>
 80025b8:	683b      	ldr	r3, [r7, #0]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	0e9b      	lsrs	r3, r3, #26
 80025be:	3301      	adds	r3, #1
 80025c0:	f003 031f 	and.w	r3, r3, #31
 80025c4:	2b09      	cmp	r3, #9
 80025c6:	bf94      	ite	ls
 80025c8:	2301      	movls	r3, #1
 80025ca:	2300      	movhi	r3, #0
 80025cc:	b2db      	uxtb	r3, r3
 80025ce:	e019      	b.n	8002604 <HAL_ADC_ConfigChannel+0x4b4>
 80025d0:	683b      	ldr	r3, [r7, #0]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025d6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80025d8:	fa93 f3a3 	rbit	r3, r3
 80025dc:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 80025de:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80025e0:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 80025e2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d101      	bne.n	80025ec <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 80025e8:	2320      	movs	r3, #32
 80025ea:	e003      	b.n	80025f4 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 80025ec:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80025ee:	fab3 f383 	clz	r3, r3
 80025f2:	b2db      	uxtb	r3, r3
 80025f4:	3301      	adds	r3, #1
 80025f6:	f003 031f 	and.w	r3, r3, #31
 80025fa:	2b09      	cmp	r3, #9
 80025fc:	bf94      	ite	ls
 80025fe:	2301      	movls	r3, #1
 8002600:	2300      	movhi	r3, #0
 8002602:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002604:	2b00      	cmp	r3, #0
 8002606:	d079      	beq.n	80026fc <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002608:	683b      	ldr	r3, [r7, #0]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002610:	2b00      	cmp	r3, #0
 8002612:	d107      	bne.n	8002624 <HAL_ADC_ConfigChannel+0x4d4>
 8002614:	683b      	ldr	r3, [r7, #0]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	0e9b      	lsrs	r3, r3, #26
 800261a:	3301      	adds	r3, #1
 800261c:	069b      	lsls	r3, r3, #26
 800261e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002622:	e015      	b.n	8002650 <HAL_ADC_ConfigChannel+0x500>
 8002624:	683b      	ldr	r3, [r7, #0]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800262a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800262c:	fa93 f3a3 	rbit	r3, r3
 8002630:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8002632:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002634:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8002636:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002638:	2b00      	cmp	r3, #0
 800263a:	d101      	bne.n	8002640 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 800263c:	2320      	movs	r3, #32
 800263e:	e003      	b.n	8002648 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 8002640:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002642:	fab3 f383 	clz	r3, r3
 8002646:	b2db      	uxtb	r3, r3
 8002648:	3301      	adds	r3, #1
 800264a:	069b      	lsls	r3, r3, #26
 800264c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002650:	683b      	ldr	r3, [r7, #0]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002658:	2b00      	cmp	r3, #0
 800265a:	d109      	bne.n	8002670 <HAL_ADC_ConfigChannel+0x520>
 800265c:	683b      	ldr	r3, [r7, #0]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	0e9b      	lsrs	r3, r3, #26
 8002662:	3301      	adds	r3, #1
 8002664:	f003 031f 	and.w	r3, r3, #31
 8002668:	2101      	movs	r1, #1
 800266a:	fa01 f303 	lsl.w	r3, r1, r3
 800266e:	e017      	b.n	80026a0 <HAL_ADC_ConfigChannel+0x550>
 8002670:	683b      	ldr	r3, [r7, #0]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002676:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002678:	fa93 f3a3 	rbit	r3, r3
 800267c:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 800267e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002680:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8002682:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002684:	2b00      	cmp	r3, #0
 8002686:	d101      	bne.n	800268c <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 8002688:	2320      	movs	r3, #32
 800268a:	e003      	b.n	8002694 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 800268c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800268e:	fab3 f383 	clz	r3, r3
 8002692:	b2db      	uxtb	r3, r3
 8002694:	3301      	adds	r3, #1
 8002696:	f003 031f 	and.w	r3, r3, #31
 800269a:	2101      	movs	r1, #1
 800269c:	fa01 f303 	lsl.w	r3, r1, r3
 80026a0:	ea42 0103 	orr.w	r1, r2, r3
 80026a4:	683b      	ldr	r3, [r7, #0]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d10a      	bne.n	80026c6 <HAL_ADC_ConfigChannel+0x576>
 80026b0:	683b      	ldr	r3, [r7, #0]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	0e9b      	lsrs	r3, r3, #26
 80026b6:	3301      	adds	r3, #1
 80026b8:	f003 021f 	and.w	r2, r3, #31
 80026bc:	4613      	mov	r3, r2
 80026be:	005b      	lsls	r3, r3, #1
 80026c0:	4413      	add	r3, r2
 80026c2:	051b      	lsls	r3, r3, #20
 80026c4:	e018      	b.n	80026f8 <HAL_ADC_ConfigChannel+0x5a8>
 80026c6:	683b      	ldr	r3, [r7, #0]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80026ce:	fa93 f3a3 	rbit	r3, r3
 80026d2:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 80026d4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80026d6:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 80026d8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d101      	bne.n	80026e2 <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 80026de:	2320      	movs	r3, #32
 80026e0:	e003      	b.n	80026ea <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 80026e2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80026e4:	fab3 f383 	clz	r3, r3
 80026e8:	b2db      	uxtb	r3, r3
 80026ea:	3301      	adds	r3, #1
 80026ec:	f003 021f 	and.w	r2, r3, #31
 80026f0:	4613      	mov	r3, r2
 80026f2:	005b      	lsls	r3, r3, #1
 80026f4:	4413      	add	r3, r2
 80026f6:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80026f8:	430b      	orrs	r3, r1
 80026fa:	e07e      	b.n	80027fa <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80026fc:	683b      	ldr	r3, [r7, #0]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002704:	2b00      	cmp	r3, #0
 8002706:	d107      	bne.n	8002718 <HAL_ADC_ConfigChannel+0x5c8>
 8002708:	683b      	ldr	r3, [r7, #0]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	0e9b      	lsrs	r3, r3, #26
 800270e:	3301      	adds	r3, #1
 8002710:	069b      	lsls	r3, r3, #26
 8002712:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002716:	e015      	b.n	8002744 <HAL_ADC_ConfigChannel+0x5f4>
 8002718:	683b      	ldr	r3, [r7, #0]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800271e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002720:	fa93 f3a3 	rbit	r3, r3
 8002724:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8002726:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002728:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 800272a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800272c:	2b00      	cmp	r3, #0
 800272e:	d101      	bne.n	8002734 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 8002730:	2320      	movs	r3, #32
 8002732:	e003      	b.n	800273c <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 8002734:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002736:	fab3 f383 	clz	r3, r3
 800273a:	b2db      	uxtb	r3, r3
 800273c:	3301      	adds	r3, #1
 800273e:	069b      	lsls	r3, r3, #26
 8002740:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002744:	683b      	ldr	r3, [r7, #0]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800274c:	2b00      	cmp	r3, #0
 800274e:	d109      	bne.n	8002764 <HAL_ADC_ConfigChannel+0x614>
 8002750:	683b      	ldr	r3, [r7, #0]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	0e9b      	lsrs	r3, r3, #26
 8002756:	3301      	adds	r3, #1
 8002758:	f003 031f 	and.w	r3, r3, #31
 800275c:	2101      	movs	r1, #1
 800275e:	fa01 f303 	lsl.w	r3, r1, r3
 8002762:	e017      	b.n	8002794 <HAL_ADC_ConfigChannel+0x644>
 8002764:	683b      	ldr	r3, [r7, #0]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800276a:	6a3b      	ldr	r3, [r7, #32]
 800276c:	fa93 f3a3 	rbit	r3, r3
 8002770:	61fb      	str	r3, [r7, #28]
  return result;
 8002772:	69fb      	ldr	r3, [r7, #28]
 8002774:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8002776:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002778:	2b00      	cmp	r3, #0
 800277a:	d101      	bne.n	8002780 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 800277c:	2320      	movs	r3, #32
 800277e:	e003      	b.n	8002788 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 8002780:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002782:	fab3 f383 	clz	r3, r3
 8002786:	b2db      	uxtb	r3, r3
 8002788:	3301      	adds	r3, #1
 800278a:	f003 031f 	and.w	r3, r3, #31
 800278e:	2101      	movs	r1, #1
 8002790:	fa01 f303 	lsl.w	r3, r1, r3
 8002794:	ea42 0103 	orr.w	r1, r2, r3
 8002798:	683b      	ldr	r3, [r7, #0]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d10d      	bne.n	80027c0 <HAL_ADC_ConfigChannel+0x670>
 80027a4:	683b      	ldr	r3, [r7, #0]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	0e9b      	lsrs	r3, r3, #26
 80027aa:	3301      	adds	r3, #1
 80027ac:	f003 021f 	and.w	r2, r3, #31
 80027b0:	4613      	mov	r3, r2
 80027b2:	005b      	lsls	r3, r3, #1
 80027b4:	4413      	add	r3, r2
 80027b6:	3b1e      	subs	r3, #30
 80027b8:	051b      	lsls	r3, r3, #20
 80027ba:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80027be:	e01b      	b.n	80027f8 <HAL_ADC_ConfigChannel+0x6a8>
 80027c0:	683b      	ldr	r3, [r7, #0]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027c6:	697b      	ldr	r3, [r7, #20]
 80027c8:	fa93 f3a3 	rbit	r3, r3
 80027cc:	613b      	str	r3, [r7, #16]
  return result;
 80027ce:	693b      	ldr	r3, [r7, #16]
 80027d0:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80027d2:	69bb      	ldr	r3, [r7, #24]
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d101      	bne.n	80027dc <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 80027d8:	2320      	movs	r3, #32
 80027da:	e003      	b.n	80027e4 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 80027dc:	69bb      	ldr	r3, [r7, #24]
 80027de:	fab3 f383 	clz	r3, r3
 80027e2:	b2db      	uxtb	r3, r3
 80027e4:	3301      	adds	r3, #1
 80027e6:	f003 021f 	and.w	r2, r3, #31
 80027ea:	4613      	mov	r3, r2
 80027ec:	005b      	lsls	r3, r3, #1
 80027ee:	4413      	add	r3, r2
 80027f0:	3b1e      	subs	r3, #30
 80027f2:	051b      	lsls	r3, r3, #20
 80027f4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80027f8:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 80027fa:	683a      	ldr	r2, [r7, #0]
 80027fc:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80027fe:	4619      	mov	r1, r3
 8002800:	f7ff f917 	bl	8001a32 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002804:	683b      	ldr	r3, [r7, #0]
 8002806:	681a      	ldr	r2, [r3, #0]
 8002808:	4b09      	ldr	r3, [pc, #36]	; (8002830 <HAL_ADC_ConfigChannel+0x6e0>)
 800280a:	4013      	ands	r3, r2
 800280c:	2b00      	cmp	r3, #0
 800280e:	f000 80af 	beq.w	8002970 <HAL_ADC_ConfigChannel+0x820>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800281a:	d004      	beq.n	8002826 <HAL_ADC_ConfigChannel+0x6d6>
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	4a04      	ldr	r2, [pc, #16]	; (8002834 <HAL_ADC_ConfigChannel+0x6e4>)
 8002822:	4293      	cmp	r3, r2
 8002824:	d10a      	bne.n	800283c <HAL_ADC_ConfigChannel+0x6ec>
 8002826:	4b04      	ldr	r3, [pc, #16]	; (8002838 <HAL_ADC_ConfigChannel+0x6e8>)
 8002828:	e009      	b.n	800283e <HAL_ADC_ConfigChannel+0x6ee>
 800282a:	bf00      	nop
 800282c:	407f0000 	.word	0x407f0000
 8002830:	80080000 	.word	0x80080000
 8002834:	50000100 	.word	0x50000100
 8002838:	50000300 	.word	0x50000300
 800283c:	4b51      	ldr	r3, [pc, #324]	; (8002984 <HAL_ADC_ConfigChannel+0x834>)
 800283e:	4618      	mov	r0, r3
 8002840:	f7ff f80c 	bl	800185c <LL_ADC_GetCommonPathInternalCh>
 8002844:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8002848:	683b      	ldr	r3, [r7, #0]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	4a4e      	ldr	r2, [pc, #312]	; (8002988 <HAL_ADC_ConfigChannel+0x838>)
 800284e:	4293      	cmp	r3, r2
 8002850:	d004      	beq.n	800285c <HAL_ADC_ConfigChannel+0x70c>
 8002852:	683b      	ldr	r3, [r7, #0]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	4a4d      	ldr	r2, [pc, #308]	; (800298c <HAL_ADC_ConfigChannel+0x83c>)
 8002858:	4293      	cmp	r3, r2
 800285a:	d134      	bne.n	80028c6 <HAL_ADC_ConfigChannel+0x776>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800285c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002860:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002864:	2b00      	cmp	r3, #0
 8002866:	d12e      	bne.n	80028c6 <HAL_ADC_ConfigChannel+0x776>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002870:	d17e      	bne.n	8002970 <HAL_ADC_ConfigChannel+0x820>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800287a:	d004      	beq.n	8002886 <HAL_ADC_ConfigChannel+0x736>
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	4a43      	ldr	r2, [pc, #268]	; (8002990 <HAL_ADC_ConfigChannel+0x840>)
 8002882:	4293      	cmp	r3, r2
 8002884:	d101      	bne.n	800288a <HAL_ADC_ConfigChannel+0x73a>
 8002886:	4a43      	ldr	r2, [pc, #268]	; (8002994 <HAL_ADC_ConfigChannel+0x844>)
 8002888:	e000      	b.n	800288c <HAL_ADC_ConfigChannel+0x73c>
 800288a:	4a3e      	ldr	r2, [pc, #248]	; (8002984 <HAL_ADC_ConfigChannel+0x834>)
 800288c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002890:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002894:	4619      	mov	r1, r3
 8002896:	4610      	mov	r0, r2
 8002898:	f7fe ffcd 	bl	8001836 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800289c:	4b3e      	ldr	r3, [pc, #248]	; (8002998 <HAL_ADC_ConfigChannel+0x848>)
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	099b      	lsrs	r3, r3, #6
 80028a2:	4a3e      	ldr	r2, [pc, #248]	; (800299c <HAL_ADC_ConfigChannel+0x84c>)
 80028a4:	fba2 2303 	umull	r2, r3, r2, r3
 80028a8:	099b      	lsrs	r3, r3, #6
 80028aa:	1c5a      	adds	r2, r3, #1
 80028ac:	4613      	mov	r3, r2
 80028ae:	005b      	lsls	r3, r3, #1
 80028b0:	4413      	add	r3, r2
 80028b2:	009b      	lsls	r3, r3, #2
 80028b4:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80028b6:	e002      	b.n	80028be <HAL_ADC_ConfigChannel+0x76e>
          {
            wait_loop_index--;
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	3b01      	subs	r3, #1
 80028bc:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d1f9      	bne.n	80028b8 <HAL_ADC_ConfigChannel+0x768>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80028c4:	e054      	b.n	8002970 <HAL_ADC_ConfigChannel+0x820>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80028c6:	683b      	ldr	r3, [r7, #0]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	4a35      	ldr	r2, [pc, #212]	; (80029a0 <HAL_ADC_ConfigChannel+0x850>)
 80028cc:	4293      	cmp	r3, r2
 80028ce:	d120      	bne.n	8002912 <HAL_ADC_ConfigChannel+0x7c2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80028d0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80028d4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d11a      	bne.n	8002912 <HAL_ADC_ConfigChannel+0x7c2>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80028e4:	d144      	bne.n	8002970 <HAL_ADC_ConfigChannel+0x820>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80028ee:	d004      	beq.n	80028fa <HAL_ADC_ConfigChannel+0x7aa>
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	4a26      	ldr	r2, [pc, #152]	; (8002990 <HAL_ADC_ConfigChannel+0x840>)
 80028f6:	4293      	cmp	r3, r2
 80028f8:	d101      	bne.n	80028fe <HAL_ADC_ConfigChannel+0x7ae>
 80028fa:	4a26      	ldr	r2, [pc, #152]	; (8002994 <HAL_ADC_ConfigChannel+0x844>)
 80028fc:	e000      	b.n	8002900 <HAL_ADC_ConfigChannel+0x7b0>
 80028fe:	4a21      	ldr	r2, [pc, #132]	; (8002984 <HAL_ADC_ConfigChannel+0x834>)
 8002900:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002904:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002908:	4619      	mov	r1, r3
 800290a:	4610      	mov	r0, r2
 800290c:	f7fe ff93 	bl	8001836 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002910:	e02e      	b.n	8002970 <HAL_ADC_ConfigChannel+0x820>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8002912:	683b      	ldr	r3, [r7, #0]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	4a23      	ldr	r2, [pc, #140]	; (80029a4 <HAL_ADC_ConfigChannel+0x854>)
 8002918:	4293      	cmp	r3, r2
 800291a:	d129      	bne.n	8002970 <HAL_ADC_ConfigChannel+0x820>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800291c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002920:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002924:	2b00      	cmp	r3, #0
 8002926:	d123      	bne.n	8002970 <HAL_ADC_ConfigChannel+0x820>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	4a18      	ldr	r2, [pc, #96]	; (8002990 <HAL_ADC_ConfigChannel+0x840>)
 800292e:	4293      	cmp	r3, r2
 8002930:	d01e      	beq.n	8002970 <HAL_ADC_ConfigChannel+0x820>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800293a:	d004      	beq.n	8002946 <HAL_ADC_ConfigChannel+0x7f6>
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	4a13      	ldr	r2, [pc, #76]	; (8002990 <HAL_ADC_ConfigChannel+0x840>)
 8002942:	4293      	cmp	r3, r2
 8002944:	d101      	bne.n	800294a <HAL_ADC_ConfigChannel+0x7fa>
 8002946:	4a13      	ldr	r2, [pc, #76]	; (8002994 <HAL_ADC_ConfigChannel+0x844>)
 8002948:	e000      	b.n	800294c <HAL_ADC_ConfigChannel+0x7fc>
 800294a:	4a0e      	ldr	r2, [pc, #56]	; (8002984 <HAL_ADC_ConfigChannel+0x834>)
 800294c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002950:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002954:	4619      	mov	r1, r3
 8002956:	4610      	mov	r0, r2
 8002958:	f7fe ff6d 	bl	8001836 <LL_ADC_SetCommonPathInternalCh>
 800295c:	e008      	b.n	8002970 <HAL_ADC_ConfigChannel+0x820>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002962:	f043 0220 	orr.w	r2, r3, #32
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 800296a:	2301      	movs	r3, #1
 800296c:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	2200      	movs	r2, #0
 8002974:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8002978:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 800297c:	4618      	mov	r0, r3
 800297e:	37d8      	adds	r7, #216	; 0xd8
 8002980:	46bd      	mov	sp, r7
 8002982:	bd80      	pop	{r7, pc}
 8002984:	50000700 	.word	0x50000700
 8002988:	c3210000 	.word	0xc3210000
 800298c:	90c00010 	.word	0x90c00010
 8002990:	50000100 	.word	0x50000100
 8002994:	50000300 	.word	0x50000300
 8002998:	20007848 	.word	0x20007848
 800299c:	053e2d63 	.word	0x053e2d63
 80029a0:	c7520000 	.word	0xc7520000
 80029a4:	cb840000 	.word	0xcb840000

080029a8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80029a8:	b580      	push	{r7, lr}
 80029aa:	b084      	sub	sp, #16
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80029b0:	2300      	movs	r3, #0
 80029b2:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	4618      	mov	r0, r3
 80029ba:	f7ff f8f9 	bl	8001bb0 <LL_ADC_IsEnabled>
 80029be:	4603      	mov	r3, r0
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d176      	bne.n	8002ab2 <ADC_Enable+0x10a>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	689a      	ldr	r2, [r3, #8]
 80029ca:	4b3c      	ldr	r3, [pc, #240]	; (8002abc <ADC_Enable+0x114>)
 80029cc:	4013      	ands	r3, r2
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d00d      	beq.n	80029ee <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80029d6:	f043 0210 	orr.w	r2, r3, #16
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80029e2:	f043 0201 	orr.w	r2, r3, #1
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 80029ea:	2301      	movs	r3, #1
 80029ec:	e062      	b.n	8002ab4 <ADC_Enable+0x10c>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	4618      	mov	r0, r3
 80029f4:	f7ff f8c8 	bl	8001b88 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002a00:	d004      	beq.n	8002a0c <ADC_Enable+0x64>
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	4a2e      	ldr	r2, [pc, #184]	; (8002ac0 <ADC_Enable+0x118>)
 8002a08:	4293      	cmp	r3, r2
 8002a0a:	d101      	bne.n	8002a10 <ADC_Enable+0x68>
 8002a0c:	4b2d      	ldr	r3, [pc, #180]	; (8002ac4 <ADC_Enable+0x11c>)
 8002a0e:	e000      	b.n	8002a12 <ADC_Enable+0x6a>
 8002a10:	4b2d      	ldr	r3, [pc, #180]	; (8002ac8 <ADC_Enable+0x120>)
 8002a12:	4618      	mov	r0, r3
 8002a14:	f7fe ff22 	bl	800185c <LL_ADC_GetCommonPathInternalCh>
 8002a18:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8002a1a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d013      	beq.n	8002a4a <ADC_Enable+0xa2>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002a22:	4b2a      	ldr	r3, [pc, #168]	; (8002acc <ADC_Enable+0x124>)
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	099b      	lsrs	r3, r3, #6
 8002a28:	4a29      	ldr	r2, [pc, #164]	; (8002ad0 <ADC_Enable+0x128>)
 8002a2a:	fba2 2303 	umull	r2, r3, r2, r3
 8002a2e:	099b      	lsrs	r3, r3, #6
 8002a30:	1c5a      	adds	r2, r3, #1
 8002a32:	4613      	mov	r3, r2
 8002a34:	005b      	lsls	r3, r3, #1
 8002a36:	4413      	add	r3, r2
 8002a38:	009b      	lsls	r3, r3, #2
 8002a3a:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002a3c:	e002      	b.n	8002a44 <ADC_Enable+0x9c>
      {
        wait_loop_index--;
 8002a3e:	68bb      	ldr	r3, [r7, #8]
 8002a40:	3b01      	subs	r3, #1
 8002a42:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002a44:	68bb      	ldr	r3, [r7, #8]
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d1f9      	bne.n	8002a3e <ADC_Enable+0x96>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8002a4a:	f7fe fed5 	bl	80017f8 <HAL_GetTick>
 8002a4e:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002a50:	e028      	b.n	8002aa4 <ADC_Enable+0xfc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	4618      	mov	r0, r3
 8002a58:	f7ff f8aa 	bl	8001bb0 <LL_ADC_IsEnabled>
 8002a5c:	4603      	mov	r3, r0
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d104      	bne.n	8002a6c <ADC_Enable+0xc4>
      {
        LL_ADC_Enable(hadc->Instance);
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	4618      	mov	r0, r3
 8002a68:	f7ff f88e 	bl	8001b88 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002a6c:	f7fe fec4 	bl	80017f8 <HAL_GetTick>
 8002a70:	4602      	mov	r2, r0
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	1ad3      	subs	r3, r2, r3
 8002a76:	2b02      	cmp	r3, #2
 8002a78:	d914      	bls.n	8002aa4 <ADC_Enable+0xfc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	f003 0301 	and.w	r3, r3, #1
 8002a84:	2b01      	cmp	r3, #1
 8002a86:	d00d      	beq.n	8002aa4 <ADC_Enable+0xfc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a8c:	f043 0210 	orr.w	r2, r3, #16
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002a98:	f043 0201 	orr.w	r2, r3, #1
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 8002aa0:	2301      	movs	r3, #1
 8002aa2:	e007      	b.n	8002ab4 <ADC_Enable+0x10c>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	f003 0301 	and.w	r3, r3, #1
 8002aae:	2b01      	cmp	r3, #1
 8002ab0:	d1cf      	bne.n	8002a52 <ADC_Enable+0xaa>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002ab2:	2300      	movs	r3, #0
}
 8002ab4:	4618      	mov	r0, r3
 8002ab6:	3710      	adds	r7, #16
 8002ab8:	46bd      	mov	sp, r7
 8002aba:	bd80      	pop	{r7, pc}
 8002abc:	8000003f 	.word	0x8000003f
 8002ac0:	50000100 	.word	0x50000100
 8002ac4:	50000300 	.word	0x50000300
 8002ac8:	50000700 	.word	0x50000700
 8002acc:	20007848 	.word	0x20007848
 8002ad0:	053e2d63 	.word	0x053e2d63

08002ad4 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002ad4:	b580      	push	{r7, lr}
 8002ad6:	b084      	sub	sp, #16
 8002ad8:	af00      	add	r7, sp, #0
 8002ada:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ae0:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ae6:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d14b      	bne.n	8002b86 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002af2:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	f003 0308 	and.w	r3, r3, #8
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d021      	beq.n	8002b4c <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	4618      	mov	r0, r3
 8002b0e:	f7fe ff51 	bl	80019b4 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002b12:	4603      	mov	r3, r0
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d032      	beq.n	8002b7e <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	68db      	ldr	r3, [r3, #12]
 8002b1e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d12b      	bne.n	8002b7e <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b2a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	65da      	str	r2, [r3, #92]	; 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b36:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d11f      	bne.n	8002b7e <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b42:	f043 0201 	orr.w	r2, r3, #1
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	65da      	str	r2, [r3, #92]	; 0x5c
 8002b4a:	e018      	b.n	8002b7e <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	68db      	ldr	r3, [r3, #12]
 8002b52:	f003 0302 	and.w	r3, r3, #2
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d111      	bne.n	8002b7e <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b5e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	65da      	str	r2, [r3, #92]	; 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b6a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d105      	bne.n	8002b7e <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b76:	f043 0201 	orr.w	r2, r3, #1
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002b7e:	68f8      	ldr	r0, [r7, #12]
 8002b80:	f7fe fa9e 	bl	80010c0 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8002b84:	e00e      	b.n	8002ba4 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b8a:	f003 0310 	and.w	r3, r3, #16
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d003      	beq.n	8002b9a <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8002b92:	68f8      	ldr	r0, [r7, #12]
 8002b94:	f7ff fad2 	bl	800213c <HAL_ADC_ErrorCallback>
}
 8002b98:	e004      	b.n	8002ba4 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b9e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ba0:	6878      	ldr	r0, [r7, #4]
 8002ba2:	4798      	blx	r3
}
 8002ba4:	bf00      	nop
 8002ba6:	3710      	adds	r7, #16
 8002ba8:	46bd      	mov	sp, r7
 8002baa:	bd80      	pop	{r7, pc}

08002bac <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8002bac:	b580      	push	{r7, lr}
 8002bae:	b084      	sub	sp, #16
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bb8:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002bba:	68f8      	ldr	r0, [r7, #12]
 8002bbc:	f7fe f9f2 	bl	8000fa4 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002bc0:	bf00      	nop
 8002bc2:	3710      	adds	r7, #16
 8002bc4:	46bd      	mov	sp, r7
 8002bc6:	bd80      	pop	{r7, pc}

08002bc8 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8002bc8:	b580      	push	{r7, lr}
 8002bca:	b084      	sub	sp, #16
 8002bcc:	af00      	add	r7, sp, #0
 8002bce:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bd4:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002bda:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002be6:	f043 0204 	orr.w	r2, r3, #4
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	661a      	str	r2, [r3, #96]	; 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002bee:	68f8      	ldr	r0, [r7, #12]
 8002bf0:	f7ff faa4 	bl	800213c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002bf4:	bf00      	nop
 8002bf6:	3710      	adds	r7, #16
 8002bf8:	46bd      	mov	sp, r7
 8002bfa:	bd80      	pop	{r7, pc}

08002bfc <LL_ADC_IsEnabled>:
{
 8002bfc:	b480      	push	{r7}
 8002bfe:	b083      	sub	sp, #12
 8002c00:	af00      	add	r7, sp, #0
 8002c02:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	689b      	ldr	r3, [r3, #8]
 8002c08:	f003 0301 	and.w	r3, r3, #1
 8002c0c:	2b01      	cmp	r3, #1
 8002c0e:	d101      	bne.n	8002c14 <LL_ADC_IsEnabled+0x18>
 8002c10:	2301      	movs	r3, #1
 8002c12:	e000      	b.n	8002c16 <LL_ADC_IsEnabled+0x1a>
 8002c14:	2300      	movs	r3, #0
}
 8002c16:	4618      	mov	r0, r3
 8002c18:	370c      	adds	r7, #12
 8002c1a:	46bd      	mov	sp, r7
 8002c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c20:	4770      	bx	lr

08002c22 <LL_ADC_REG_IsConversionOngoing>:
{
 8002c22:	b480      	push	{r7}
 8002c24:	b083      	sub	sp, #12
 8002c26:	af00      	add	r7, sp, #0
 8002c28:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	689b      	ldr	r3, [r3, #8]
 8002c2e:	f003 0304 	and.w	r3, r3, #4
 8002c32:	2b04      	cmp	r3, #4
 8002c34:	d101      	bne.n	8002c3a <LL_ADC_REG_IsConversionOngoing+0x18>
 8002c36:	2301      	movs	r3, #1
 8002c38:	e000      	b.n	8002c3c <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002c3a:	2300      	movs	r3, #0
}
 8002c3c:	4618      	mov	r0, r3
 8002c3e:	370c      	adds	r7, #12
 8002c40:	46bd      	mov	sp, r7
 8002c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c46:	4770      	bx	lr

08002c48 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8002c48:	b590      	push	{r4, r7, lr}
 8002c4a:	b0a1      	sub	sp, #132	; 0x84
 8002c4c:	af00      	add	r7, sp, #0
 8002c4e:	6078      	str	r0, [r7, #4]
 8002c50:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002c52:	2300      	movs	r3, #0
 8002c54:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8002c5e:	2b01      	cmp	r3, #1
 8002c60:	d101      	bne.n	8002c66 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8002c62:	2302      	movs	r3, #2
 8002c64:	e0cb      	b.n	8002dfe <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	2201      	movs	r2, #1
 8002c6a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8002c6e:	2300      	movs	r3, #0
 8002c70:	667b      	str	r3, [r7, #100]	; 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8002c72:	2300      	movs	r3, #0
 8002c74:	66bb      	str	r3, [r7, #104]	; 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002c7e:	d102      	bne.n	8002c86 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8002c80:	4b61      	ldr	r3, [pc, #388]	; (8002e08 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8002c82:	60bb      	str	r3, [r7, #8]
 8002c84:	e001      	b.n	8002c8a <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8002c86:	2300      	movs	r3, #0
 8002c88:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8002c8a:	68bb      	ldr	r3, [r7, #8]
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d10b      	bne.n	8002ca8 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c94:	f043 0220 	orr.w	r2, r3, #32
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	2200      	movs	r2, #0
 8002ca0:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    return HAL_ERROR;
 8002ca4:	2301      	movs	r3, #1
 8002ca6:	e0aa      	b.n	8002dfe <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8002ca8:	68bb      	ldr	r3, [r7, #8]
 8002caa:	4618      	mov	r0, r3
 8002cac:	f7ff ffb9 	bl	8002c22 <LL_ADC_REG_IsConversionOngoing>
 8002cb0:	67b8      	str	r0, [r7, #120]	; 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	4618      	mov	r0, r3
 8002cb8:	f7ff ffb3 	bl	8002c22 <LL_ADC_REG_IsConversionOngoing>
 8002cbc:	4603      	mov	r3, r0
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	f040 808c 	bne.w	8002ddc <HAL_ADCEx_MultiModeConfigChannel+0x194>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8002cc4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	f040 8088 	bne.w	8002ddc <HAL_ADCEx_MultiModeConfigChannel+0x194>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002cd4:	d004      	beq.n	8002ce0 <HAL_ADCEx_MultiModeConfigChannel+0x98>
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	4a4b      	ldr	r2, [pc, #300]	; (8002e08 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8002cdc:	4293      	cmp	r3, r2
 8002cde:	d101      	bne.n	8002ce4 <HAL_ADCEx_MultiModeConfigChannel+0x9c>
 8002ce0:	4b4a      	ldr	r3, [pc, #296]	; (8002e0c <HAL_ADCEx_MultiModeConfigChannel+0x1c4>)
 8002ce2:	e000      	b.n	8002ce6 <HAL_ADCEx_MultiModeConfigChannel+0x9e>
 8002ce4:	4b4a      	ldr	r3, [pc, #296]	; (8002e10 <HAL_ADCEx_MultiModeConfigChannel+0x1c8>)
 8002ce6:	677b      	str	r3, [r7, #116]	; 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002ce8:	683b      	ldr	r3, [r7, #0]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d041      	beq.n	8002d74 <HAL_ADCEx_MultiModeConfigChannel+0x12c>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8002cf0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002cf2:	689b      	ldr	r3, [r3, #8]
 8002cf4:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002cf8:	683b      	ldr	r3, [r7, #0]
 8002cfa:	6859      	ldr	r1, [r3, #4]
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002d02:	035b      	lsls	r3, r3, #13
 8002d04:	430b      	orrs	r3, r1
 8002d06:	431a      	orrs	r2, r3
 8002d08:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002d0a:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002d14:	d004      	beq.n	8002d20 <HAL_ADCEx_MultiModeConfigChannel+0xd8>
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	4a3b      	ldr	r2, [pc, #236]	; (8002e08 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8002d1c:	4293      	cmp	r3, r2
 8002d1e:	d10f      	bne.n	8002d40 <HAL_ADCEx_MultiModeConfigChannel+0xf8>
 8002d20:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8002d24:	f7ff ff6a 	bl	8002bfc <LL_ADC_IsEnabled>
 8002d28:	4604      	mov	r4, r0
 8002d2a:	4837      	ldr	r0, [pc, #220]	; (8002e08 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8002d2c:	f7ff ff66 	bl	8002bfc <LL_ADC_IsEnabled>
 8002d30:	4603      	mov	r3, r0
 8002d32:	4323      	orrs	r3, r4
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	bf0c      	ite	eq
 8002d38:	2301      	moveq	r3, #1
 8002d3a:	2300      	movne	r3, #0
 8002d3c:	b2db      	uxtb	r3, r3
 8002d3e:	e008      	b.n	8002d52 <HAL_ADCEx_MultiModeConfigChannel+0x10a>
 8002d40:	4834      	ldr	r0, [pc, #208]	; (8002e14 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>)
 8002d42:	f7ff ff5b 	bl	8002bfc <LL_ADC_IsEnabled>
 8002d46:	4603      	mov	r3, r0
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	bf0c      	ite	eq
 8002d4c:	2301      	moveq	r3, #1
 8002d4e:	2300      	movne	r3, #0
 8002d50:	b2db      	uxtb	r3, r3
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d04c      	beq.n	8002df0 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8002d56:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002d58:	689b      	ldr	r3, [r3, #8]
 8002d5a:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8002d5e:	f023 030f 	bic.w	r3, r3, #15
 8002d62:	683a      	ldr	r2, [r7, #0]
 8002d64:	6811      	ldr	r1, [r2, #0]
 8002d66:	683a      	ldr	r2, [r7, #0]
 8002d68:	6892      	ldr	r2, [r2, #8]
 8002d6a:	430a      	orrs	r2, r1
 8002d6c:	431a      	orrs	r2, r3
 8002d6e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002d70:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002d72:	e03d      	b.n	8002df0 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8002d74:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002d76:	689b      	ldr	r3, [r3, #8]
 8002d78:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002d7c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002d7e:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002d88:	d004      	beq.n	8002d94 <HAL_ADCEx_MultiModeConfigChannel+0x14c>
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	4a1e      	ldr	r2, [pc, #120]	; (8002e08 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8002d90:	4293      	cmp	r3, r2
 8002d92:	d10f      	bne.n	8002db4 <HAL_ADCEx_MultiModeConfigChannel+0x16c>
 8002d94:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8002d98:	f7ff ff30 	bl	8002bfc <LL_ADC_IsEnabled>
 8002d9c:	4604      	mov	r4, r0
 8002d9e:	481a      	ldr	r0, [pc, #104]	; (8002e08 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8002da0:	f7ff ff2c 	bl	8002bfc <LL_ADC_IsEnabled>
 8002da4:	4603      	mov	r3, r0
 8002da6:	4323      	orrs	r3, r4
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	bf0c      	ite	eq
 8002dac:	2301      	moveq	r3, #1
 8002dae:	2300      	movne	r3, #0
 8002db0:	b2db      	uxtb	r3, r3
 8002db2:	e008      	b.n	8002dc6 <HAL_ADCEx_MultiModeConfigChannel+0x17e>
 8002db4:	4817      	ldr	r0, [pc, #92]	; (8002e14 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>)
 8002db6:	f7ff ff21 	bl	8002bfc <LL_ADC_IsEnabled>
 8002dba:	4603      	mov	r3, r0
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	bf0c      	ite	eq
 8002dc0:	2301      	moveq	r3, #1
 8002dc2:	2300      	movne	r3, #0
 8002dc4:	b2db      	uxtb	r3, r3
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d012      	beq.n	8002df0 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8002dca:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002dcc:	689b      	ldr	r3, [r3, #8]
 8002dce:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8002dd2:	f023 030f 	bic.w	r3, r3, #15
 8002dd6:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8002dd8:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002dda:	e009      	b.n	8002df0 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002de0:	f043 0220 	orr.w	r2, r3, #32
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8002de8:	2301      	movs	r3, #1
 8002dea:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 8002dee:	e000      	b.n	8002df2 <HAL_ADCEx_MultiModeConfigChannel+0x1aa>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002df0:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	2200      	movs	r2, #0
 8002df6:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8002dfa:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 8002dfe:	4618      	mov	r0, r3
 8002e00:	3784      	adds	r7, #132	; 0x84
 8002e02:	46bd      	mov	sp, r7
 8002e04:	bd90      	pop	{r4, r7, pc}
 8002e06:	bf00      	nop
 8002e08:	50000100 	.word	0x50000100
 8002e0c:	50000300 	.word	0x50000300
 8002e10:	50000700 	.word	0x50000700
 8002e14:	50000400 	.word	0x50000400

08002e18 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e18:	b480      	push	{r7}
 8002e1a:	b085      	sub	sp, #20
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	f003 0307 	and.w	r3, r3, #7
 8002e26:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002e28:	4b0c      	ldr	r3, [pc, #48]	; (8002e5c <__NVIC_SetPriorityGrouping+0x44>)
 8002e2a:	68db      	ldr	r3, [r3, #12]
 8002e2c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002e2e:	68ba      	ldr	r2, [r7, #8]
 8002e30:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002e34:	4013      	ands	r3, r2
 8002e36:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002e3c:	68bb      	ldr	r3, [r7, #8]
 8002e3e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002e40:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002e44:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002e48:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002e4a:	4a04      	ldr	r2, [pc, #16]	; (8002e5c <__NVIC_SetPriorityGrouping+0x44>)
 8002e4c:	68bb      	ldr	r3, [r7, #8]
 8002e4e:	60d3      	str	r3, [r2, #12]
}
 8002e50:	bf00      	nop
 8002e52:	3714      	adds	r7, #20
 8002e54:	46bd      	mov	sp, r7
 8002e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e5a:	4770      	bx	lr
 8002e5c:	e000ed00 	.word	0xe000ed00

08002e60 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002e60:	b480      	push	{r7}
 8002e62:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002e64:	4b04      	ldr	r3, [pc, #16]	; (8002e78 <__NVIC_GetPriorityGrouping+0x18>)
 8002e66:	68db      	ldr	r3, [r3, #12]
 8002e68:	0a1b      	lsrs	r3, r3, #8
 8002e6a:	f003 0307 	and.w	r3, r3, #7
}
 8002e6e:	4618      	mov	r0, r3
 8002e70:	46bd      	mov	sp, r7
 8002e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e76:	4770      	bx	lr
 8002e78:	e000ed00 	.word	0xe000ed00

08002e7c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e7c:	b480      	push	{r7}
 8002e7e:	b083      	sub	sp, #12
 8002e80:	af00      	add	r7, sp, #0
 8002e82:	4603      	mov	r3, r0
 8002e84:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	db0b      	blt.n	8002ea6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002e8e:	79fb      	ldrb	r3, [r7, #7]
 8002e90:	f003 021f 	and.w	r2, r3, #31
 8002e94:	4907      	ldr	r1, [pc, #28]	; (8002eb4 <__NVIC_EnableIRQ+0x38>)
 8002e96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e9a:	095b      	lsrs	r3, r3, #5
 8002e9c:	2001      	movs	r0, #1
 8002e9e:	fa00 f202 	lsl.w	r2, r0, r2
 8002ea2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002ea6:	bf00      	nop
 8002ea8:	370c      	adds	r7, #12
 8002eaa:	46bd      	mov	sp, r7
 8002eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb0:	4770      	bx	lr
 8002eb2:	bf00      	nop
 8002eb4:	e000e100 	.word	0xe000e100

08002eb8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002eb8:	b480      	push	{r7}
 8002eba:	b083      	sub	sp, #12
 8002ebc:	af00      	add	r7, sp, #0
 8002ebe:	4603      	mov	r3, r0
 8002ec0:	6039      	str	r1, [r7, #0]
 8002ec2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002ec4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	db0a      	blt.n	8002ee2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ecc:	683b      	ldr	r3, [r7, #0]
 8002ece:	b2da      	uxtb	r2, r3
 8002ed0:	490c      	ldr	r1, [pc, #48]	; (8002f04 <__NVIC_SetPriority+0x4c>)
 8002ed2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ed6:	0112      	lsls	r2, r2, #4
 8002ed8:	b2d2      	uxtb	r2, r2
 8002eda:	440b      	add	r3, r1
 8002edc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002ee0:	e00a      	b.n	8002ef8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ee2:	683b      	ldr	r3, [r7, #0]
 8002ee4:	b2da      	uxtb	r2, r3
 8002ee6:	4908      	ldr	r1, [pc, #32]	; (8002f08 <__NVIC_SetPriority+0x50>)
 8002ee8:	79fb      	ldrb	r3, [r7, #7]
 8002eea:	f003 030f 	and.w	r3, r3, #15
 8002eee:	3b04      	subs	r3, #4
 8002ef0:	0112      	lsls	r2, r2, #4
 8002ef2:	b2d2      	uxtb	r2, r2
 8002ef4:	440b      	add	r3, r1
 8002ef6:	761a      	strb	r2, [r3, #24]
}
 8002ef8:	bf00      	nop
 8002efa:	370c      	adds	r7, #12
 8002efc:	46bd      	mov	sp, r7
 8002efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f02:	4770      	bx	lr
 8002f04:	e000e100 	.word	0xe000e100
 8002f08:	e000ed00 	.word	0xe000ed00

08002f0c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002f0c:	b480      	push	{r7}
 8002f0e:	b089      	sub	sp, #36	; 0x24
 8002f10:	af00      	add	r7, sp, #0
 8002f12:	60f8      	str	r0, [r7, #12]
 8002f14:	60b9      	str	r1, [r7, #8]
 8002f16:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	f003 0307 	and.w	r3, r3, #7
 8002f1e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002f20:	69fb      	ldr	r3, [r7, #28]
 8002f22:	f1c3 0307 	rsb	r3, r3, #7
 8002f26:	2b04      	cmp	r3, #4
 8002f28:	bf28      	it	cs
 8002f2a:	2304      	movcs	r3, #4
 8002f2c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002f2e:	69fb      	ldr	r3, [r7, #28]
 8002f30:	3304      	adds	r3, #4
 8002f32:	2b06      	cmp	r3, #6
 8002f34:	d902      	bls.n	8002f3c <NVIC_EncodePriority+0x30>
 8002f36:	69fb      	ldr	r3, [r7, #28]
 8002f38:	3b03      	subs	r3, #3
 8002f3a:	e000      	b.n	8002f3e <NVIC_EncodePriority+0x32>
 8002f3c:	2300      	movs	r3, #0
 8002f3e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f40:	f04f 32ff 	mov.w	r2, #4294967295
 8002f44:	69bb      	ldr	r3, [r7, #24]
 8002f46:	fa02 f303 	lsl.w	r3, r2, r3
 8002f4a:	43da      	mvns	r2, r3
 8002f4c:	68bb      	ldr	r3, [r7, #8]
 8002f4e:	401a      	ands	r2, r3
 8002f50:	697b      	ldr	r3, [r7, #20]
 8002f52:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002f54:	f04f 31ff 	mov.w	r1, #4294967295
 8002f58:	697b      	ldr	r3, [r7, #20]
 8002f5a:	fa01 f303 	lsl.w	r3, r1, r3
 8002f5e:	43d9      	mvns	r1, r3
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f64:	4313      	orrs	r3, r2
         );
}
 8002f66:	4618      	mov	r0, r3
 8002f68:	3724      	adds	r7, #36	; 0x24
 8002f6a:	46bd      	mov	sp, r7
 8002f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f70:	4770      	bx	lr
	...

08002f74 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002f74:	b580      	push	{r7, lr}
 8002f76:	b082      	sub	sp, #8
 8002f78:	af00      	add	r7, sp, #0
 8002f7a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	3b01      	subs	r3, #1
 8002f80:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002f84:	d301      	bcc.n	8002f8a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002f86:	2301      	movs	r3, #1
 8002f88:	e00f      	b.n	8002faa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002f8a:	4a0a      	ldr	r2, [pc, #40]	; (8002fb4 <SysTick_Config+0x40>)
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	3b01      	subs	r3, #1
 8002f90:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002f92:	210f      	movs	r1, #15
 8002f94:	f04f 30ff 	mov.w	r0, #4294967295
 8002f98:	f7ff ff8e 	bl	8002eb8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002f9c:	4b05      	ldr	r3, [pc, #20]	; (8002fb4 <SysTick_Config+0x40>)
 8002f9e:	2200      	movs	r2, #0
 8002fa0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002fa2:	4b04      	ldr	r3, [pc, #16]	; (8002fb4 <SysTick_Config+0x40>)
 8002fa4:	2207      	movs	r2, #7
 8002fa6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002fa8:	2300      	movs	r3, #0
}
 8002faa:	4618      	mov	r0, r3
 8002fac:	3708      	adds	r7, #8
 8002fae:	46bd      	mov	sp, r7
 8002fb0:	bd80      	pop	{r7, pc}
 8002fb2:	bf00      	nop
 8002fb4:	e000e010 	.word	0xe000e010

08002fb8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002fb8:	b580      	push	{r7, lr}
 8002fba:	b082      	sub	sp, #8
 8002fbc:	af00      	add	r7, sp, #0
 8002fbe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002fc0:	6878      	ldr	r0, [r7, #4]
 8002fc2:	f7ff ff29 	bl	8002e18 <__NVIC_SetPriorityGrouping>
}
 8002fc6:	bf00      	nop
 8002fc8:	3708      	adds	r7, #8
 8002fca:	46bd      	mov	sp, r7
 8002fcc:	bd80      	pop	{r7, pc}

08002fce <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002fce:	b580      	push	{r7, lr}
 8002fd0:	b086      	sub	sp, #24
 8002fd2:	af00      	add	r7, sp, #0
 8002fd4:	4603      	mov	r3, r0
 8002fd6:	60b9      	str	r1, [r7, #8]
 8002fd8:	607a      	str	r2, [r7, #4]
 8002fda:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002fdc:	f7ff ff40 	bl	8002e60 <__NVIC_GetPriorityGrouping>
 8002fe0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002fe2:	687a      	ldr	r2, [r7, #4]
 8002fe4:	68b9      	ldr	r1, [r7, #8]
 8002fe6:	6978      	ldr	r0, [r7, #20]
 8002fe8:	f7ff ff90 	bl	8002f0c <NVIC_EncodePriority>
 8002fec:	4602      	mov	r2, r0
 8002fee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002ff2:	4611      	mov	r1, r2
 8002ff4:	4618      	mov	r0, r3
 8002ff6:	f7ff ff5f 	bl	8002eb8 <__NVIC_SetPriority>
}
 8002ffa:	bf00      	nop
 8002ffc:	3718      	adds	r7, #24
 8002ffe:	46bd      	mov	sp, r7
 8003000:	bd80      	pop	{r7, pc}

08003002 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003002:	b580      	push	{r7, lr}
 8003004:	b082      	sub	sp, #8
 8003006:	af00      	add	r7, sp, #0
 8003008:	4603      	mov	r3, r0
 800300a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800300c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003010:	4618      	mov	r0, r3
 8003012:	f7ff ff33 	bl	8002e7c <__NVIC_EnableIRQ>
}
 8003016:	bf00      	nop
 8003018:	3708      	adds	r7, #8
 800301a:	46bd      	mov	sp, r7
 800301c:	bd80      	pop	{r7, pc}

0800301e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800301e:	b580      	push	{r7, lr}
 8003020:	b082      	sub	sp, #8
 8003022:	af00      	add	r7, sp, #0
 8003024:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003026:	6878      	ldr	r0, [r7, #4]
 8003028:	f7ff ffa4 	bl	8002f74 <SysTick_Config>
 800302c:	4603      	mov	r3, r0
}
 800302e:	4618      	mov	r0, r3
 8003030:	3708      	adds	r7, #8
 8003032:	46bd      	mov	sp, r7
 8003034:	bd80      	pop	{r7, pc}
	...

08003038 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003038:	b580      	push	{r7, lr}
 800303a:	b084      	sub	sp, #16
 800303c:	af00      	add	r7, sp, #0
 800303e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	2b00      	cmp	r3, #0
 8003044:	d101      	bne.n	800304a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8003046:	2301      	movs	r3, #1
 8003048:	e08d      	b.n	8003166 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	461a      	mov	r2, r3
 8003050:	4b47      	ldr	r3, [pc, #284]	; (8003170 <HAL_DMA_Init+0x138>)
 8003052:	429a      	cmp	r2, r3
 8003054:	d80f      	bhi.n	8003076 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	461a      	mov	r2, r3
 800305c:	4b45      	ldr	r3, [pc, #276]	; (8003174 <HAL_DMA_Init+0x13c>)
 800305e:	4413      	add	r3, r2
 8003060:	4a45      	ldr	r2, [pc, #276]	; (8003178 <HAL_DMA_Init+0x140>)
 8003062:	fba2 2303 	umull	r2, r3, r2, r3
 8003066:	091b      	lsrs	r3, r3, #4
 8003068:	009a      	lsls	r2, r3, #2
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	4a42      	ldr	r2, [pc, #264]	; (800317c <HAL_DMA_Init+0x144>)
 8003072:	641a      	str	r2, [r3, #64]	; 0x40
 8003074:	e00e      	b.n	8003094 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	461a      	mov	r2, r3
 800307c:	4b40      	ldr	r3, [pc, #256]	; (8003180 <HAL_DMA_Init+0x148>)
 800307e:	4413      	add	r3, r2
 8003080:	4a3d      	ldr	r2, [pc, #244]	; (8003178 <HAL_DMA_Init+0x140>)
 8003082:	fba2 2303 	umull	r2, r3, r2, r3
 8003086:	091b      	lsrs	r3, r3, #4
 8003088:	009a      	lsls	r2, r3, #2
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	4a3c      	ldr	r2, [pc, #240]	; (8003184 <HAL_DMA_Init+0x14c>)
 8003092:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	2202      	movs	r2, #2
 8003098:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80030aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80030ae:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80030b8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	691b      	ldr	r3, [r3, #16]
 80030be:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80030c4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	699b      	ldr	r3, [r3, #24]
 80030ca:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80030d0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	6a1b      	ldr	r3, [r3, #32]
 80030d6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80030d8:	68fa      	ldr	r2, [r7, #12]
 80030da:	4313      	orrs	r3, r2
 80030dc:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	68fa      	ldr	r2, [r7, #12]
 80030e4:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80030e6:	6878      	ldr	r0, [r7, #4]
 80030e8:	f000 f9b6 	bl	8003458 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	689b      	ldr	r3, [r3, #8]
 80030f0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80030f4:	d102      	bne.n	80030fc <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	2200      	movs	r2, #0
 80030fa:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	685a      	ldr	r2, [r3, #4]
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003104:	b2d2      	uxtb	r2, r2
 8003106:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800310c:	687a      	ldr	r2, [r7, #4]
 800310e:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003110:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	685b      	ldr	r3, [r3, #4]
 8003116:	2b00      	cmp	r3, #0
 8003118:	d010      	beq.n	800313c <HAL_DMA_Init+0x104>
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	685b      	ldr	r3, [r3, #4]
 800311e:	2b04      	cmp	r3, #4
 8003120:	d80c      	bhi.n	800313c <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8003122:	6878      	ldr	r0, [r7, #4]
 8003124:	f000 f9d6 	bl	80034d4 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800312c:	2200      	movs	r2, #0
 800312e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003134:	687a      	ldr	r2, [r7, #4]
 8003136:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8003138:	605a      	str	r2, [r3, #4]
 800313a:	e008      	b.n	800314e <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	2200      	movs	r2, #0
 8003140:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	2200      	movs	r2, #0
 8003146:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	2200      	movs	r2, #0
 800314c:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	2200      	movs	r2, #0
 8003152:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	2201      	movs	r2, #1
 8003158:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	2200      	movs	r2, #0
 8003160:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8003164:	2300      	movs	r3, #0
}
 8003166:	4618      	mov	r0, r3
 8003168:	3710      	adds	r7, #16
 800316a:	46bd      	mov	sp, r7
 800316c:	bd80      	pop	{r7, pc}
 800316e:	bf00      	nop
 8003170:	40020407 	.word	0x40020407
 8003174:	bffdfff8 	.word	0xbffdfff8
 8003178:	cccccccd 	.word	0xcccccccd
 800317c:	40020000 	.word	0x40020000
 8003180:	bffdfbf8 	.word	0xbffdfbf8
 8003184:	40020400 	.word	0x40020400

08003188 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8003188:	b580      	push	{r7, lr}
 800318a:	b086      	sub	sp, #24
 800318c:	af00      	add	r7, sp, #0
 800318e:	60f8      	str	r0, [r7, #12]
 8003190:	60b9      	str	r1, [r7, #8]
 8003192:	607a      	str	r2, [r7, #4]
 8003194:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003196:	2300      	movs	r3, #0
 8003198:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80031a0:	2b01      	cmp	r3, #1
 80031a2:	d101      	bne.n	80031a8 <HAL_DMA_Start_IT+0x20>
 80031a4:	2302      	movs	r3, #2
 80031a6:	e066      	b.n	8003276 <HAL_DMA_Start_IT+0xee>
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	2201      	movs	r2, #1
 80031ac:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80031b6:	b2db      	uxtb	r3, r3
 80031b8:	2b01      	cmp	r3, #1
 80031ba:	d155      	bne.n	8003268 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	2202      	movs	r2, #2
 80031c0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	2200      	movs	r2, #0
 80031c8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	681a      	ldr	r2, [r3, #0]
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	f022 0201 	bic.w	r2, r2, #1
 80031d8:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80031da:	683b      	ldr	r3, [r7, #0]
 80031dc:	687a      	ldr	r2, [r7, #4]
 80031de:	68b9      	ldr	r1, [r7, #8]
 80031e0:	68f8      	ldr	r0, [r7, #12]
 80031e2:	f000 f8fb 	bl	80033dc <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d008      	beq.n	8003200 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	681a      	ldr	r2, [r3, #0]
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	f042 020e 	orr.w	r2, r2, #14
 80031fc:	601a      	str	r2, [r3, #0]
 80031fe:	e00f      	b.n	8003220 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	681a      	ldr	r2, [r3, #0]
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	f022 0204 	bic.w	r2, r2, #4
 800320e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	681a      	ldr	r2, [r3, #0]
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	f042 020a 	orr.w	r2, r2, #10
 800321e:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800322a:	2b00      	cmp	r3, #0
 800322c:	d007      	beq.n	800323e <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003232:	681a      	ldr	r2, [r3, #0]
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003238:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800323c:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003242:	2b00      	cmp	r3, #0
 8003244:	d007      	beq.n	8003256 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800324a:	681a      	ldr	r2, [r3, #0]
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003250:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003254:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	681a      	ldr	r2, [r3, #0]
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	f042 0201 	orr.w	r2, r2, #1
 8003264:	601a      	str	r2, [r3, #0]
 8003266:	e005      	b.n	8003274 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	2200      	movs	r2, #0
 800326c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8003270:	2302      	movs	r3, #2
 8003272:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8003274:	7dfb      	ldrb	r3, [r7, #23]
}
 8003276:	4618      	mov	r0, r3
 8003278:	3718      	adds	r7, #24
 800327a:	46bd      	mov	sp, r7
 800327c:	bd80      	pop	{r7, pc}

0800327e <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800327e:	b580      	push	{r7, lr}
 8003280:	b084      	sub	sp, #16
 8003282:	af00      	add	r7, sp, #0
 8003284:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800329a:	f003 031f 	and.w	r3, r3, #31
 800329e:	2204      	movs	r2, #4
 80032a0:	409a      	lsls	r2, r3
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	4013      	ands	r3, r2
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d026      	beq.n	80032f8 <HAL_DMA_IRQHandler+0x7a>
 80032aa:	68bb      	ldr	r3, [r7, #8]
 80032ac:	f003 0304 	and.w	r3, r3, #4
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d021      	beq.n	80032f8 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	f003 0320 	and.w	r3, r3, #32
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d107      	bne.n	80032d2 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	681a      	ldr	r2, [r3, #0]
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	f022 0204 	bic.w	r2, r2, #4
 80032d0:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032d6:	f003 021f 	and.w	r2, r3, #31
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032de:	2104      	movs	r1, #4
 80032e0:	fa01 f202 	lsl.w	r2, r1, r2
 80032e4:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d071      	beq.n	80033d2 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032f2:	6878      	ldr	r0, [r7, #4]
 80032f4:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80032f6:	e06c      	b.n	80033d2 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032fc:	f003 031f 	and.w	r3, r3, #31
 8003300:	2202      	movs	r2, #2
 8003302:	409a      	lsls	r2, r3
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	4013      	ands	r3, r2
 8003308:	2b00      	cmp	r3, #0
 800330a:	d02e      	beq.n	800336a <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 800330c:	68bb      	ldr	r3, [r7, #8]
 800330e:	f003 0302 	and.w	r3, r3, #2
 8003312:	2b00      	cmp	r3, #0
 8003314:	d029      	beq.n	800336a <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	f003 0320 	and.w	r3, r3, #32
 8003320:	2b00      	cmp	r3, #0
 8003322:	d10b      	bne.n	800333c <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	681a      	ldr	r2, [r3, #0]
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	f022 020a 	bic.w	r2, r2, #10
 8003332:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	2201      	movs	r2, #1
 8003338:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003340:	f003 021f 	and.w	r2, r3, #31
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003348:	2102      	movs	r1, #2
 800334a:	fa01 f202 	lsl.w	r2, r1, r2
 800334e:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	2200      	movs	r2, #0
 8003354:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800335c:	2b00      	cmp	r3, #0
 800335e:	d038      	beq.n	80033d2 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003364:	6878      	ldr	r0, [r7, #4]
 8003366:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8003368:	e033      	b.n	80033d2 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800336e:	f003 031f 	and.w	r3, r3, #31
 8003372:	2208      	movs	r2, #8
 8003374:	409a      	lsls	r2, r3
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	4013      	ands	r3, r2
 800337a:	2b00      	cmp	r3, #0
 800337c:	d02a      	beq.n	80033d4 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 800337e:	68bb      	ldr	r3, [r7, #8]
 8003380:	f003 0308 	and.w	r3, r3, #8
 8003384:	2b00      	cmp	r3, #0
 8003386:	d025      	beq.n	80033d4 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	681a      	ldr	r2, [r3, #0]
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	f022 020e 	bic.w	r2, r2, #14
 8003396:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800339c:	f003 021f 	and.w	r2, r3, #31
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033a4:	2101      	movs	r1, #1
 80033a6:	fa01 f202 	lsl.w	r2, r1, r2
 80033aa:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	2201      	movs	r2, #1
 80033b0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	2201      	movs	r2, #1
 80033b6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	2200      	movs	r2, #0
 80033be:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d004      	beq.n	80033d4 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80033ce:	6878      	ldr	r0, [r7, #4]
 80033d0:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80033d2:	bf00      	nop
 80033d4:	bf00      	nop
}
 80033d6:	3710      	adds	r7, #16
 80033d8:	46bd      	mov	sp, r7
 80033da:	bd80      	pop	{r7, pc}

080033dc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80033dc:	b480      	push	{r7}
 80033de:	b085      	sub	sp, #20
 80033e0:	af00      	add	r7, sp, #0
 80033e2:	60f8      	str	r0, [r7, #12]
 80033e4:	60b9      	str	r1, [r7, #8]
 80033e6:	607a      	str	r2, [r7, #4]
 80033e8:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80033ee:	68fa      	ldr	r2, [r7, #12]
 80033f0:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80033f2:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d004      	beq.n	8003406 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003400:	68fa      	ldr	r2, [r7, #12]
 8003402:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8003404:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800340a:	f003 021f 	and.w	r2, r3, #31
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003412:	2101      	movs	r1, #1
 8003414:	fa01 f202 	lsl.w	r2, r1, r2
 8003418:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	683a      	ldr	r2, [r7, #0]
 8003420:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	689b      	ldr	r3, [r3, #8]
 8003426:	2b10      	cmp	r3, #16
 8003428:	d108      	bne.n	800343c <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	687a      	ldr	r2, [r7, #4]
 8003430:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	68ba      	ldr	r2, [r7, #8]
 8003438:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800343a:	e007      	b.n	800344c <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	68ba      	ldr	r2, [r7, #8]
 8003442:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	687a      	ldr	r2, [r7, #4]
 800344a:	60da      	str	r2, [r3, #12]
}
 800344c:	bf00      	nop
 800344e:	3714      	adds	r7, #20
 8003450:	46bd      	mov	sp, r7
 8003452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003456:	4770      	bx	lr

08003458 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003458:	b480      	push	{r7}
 800345a:	b087      	sub	sp, #28
 800345c:	af00      	add	r7, sp, #0
 800345e:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	461a      	mov	r2, r3
 8003466:	4b16      	ldr	r3, [pc, #88]	; (80034c0 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8003468:	429a      	cmp	r2, r3
 800346a:	d802      	bhi.n	8003472 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 800346c:	4b15      	ldr	r3, [pc, #84]	; (80034c4 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 800346e:	617b      	str	r3, [r7, #20]
 8003470:	e001      	b.n	8003476 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 8003472:	4b15      	ldr	r3, [pc, #84]	; (80034c8 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8003474:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8003476:	697b      	ldr	r3, [r7, #20]
 8003478:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	b2db      	uxtb	r3, r3
 8003480:	3b08      	subs	r3, #8
 8003482:	4a12      	ldr	r2, [pc, #72]	; (80034cc <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8003484:	fba2 2303 	umull	r2, r3, r2, r3
 8003488:	091b      	lsrs	r3, r3, #4
 800348a:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003490:	089b      	lsrs	r3, r3, #2
 8003492:	009a      	lsls	r2, r3, #2
 8003494:	693b      	ldr	r3, [r7, #16]
 8003496:	4413      	add	r3, r2
 8003498:	461a      	mov	r2, r3
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	4a0b      	ldr	r2, [pc, #44]	; (80034d0 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 80034a2:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	f003 031f 	and.w	r3, r3, #31
 80034aa:	2201      	movs	r2, #1
 80034ac:	409a      	lsls	r2, r3
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	651a      	str	r2, [r3, #80]	; 0x50
}
 80034b2:	bf00      	nop
 80034b4:	371c      	adds	r7, #28
 80034b6:	46bd      	mov	sp, r7
 80034b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034bc:	4770      	bx	lr
 80034be:	bf00      	nop
 80034c0:	40020407 	.word	0x40020407
 80034c4:	40020800 	.word	0x40020800
 80034c8:	40020820 	.word	0x40020820
 80034cc:	cccccccd 	.word	0xcccccccd
 80034d0:	40020880 	.word	0x40020880

080034d4 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80034d4:	b480      	push	{r7}
 80034d6:	b085      	sub	sp, #20
 80034d8:	af00      	add	r7, sp, #0
 80034da:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	685b      	ldr	r3, [r3, #4]
 80034e0:	b2db      	uxtb	r3, r3
 80034e2:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80034e4:	68fa      	ldr	r2, [r7, #12]
 80034e6:	4b0b      	ldr	r3, [pc, #44]	; (8003514 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80034e8:	4413      	add	r3, r2
 80034ea:	009b      	lsls	r3, r3, #2
 80034ec:	461a      	mov	r2, r3
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	4a08      	ldr	r2, [pc, #32]	; (8003518 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80034f6:	659a      	str	r2, [r3, #88]	; 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	3b01      	subs	r3, #1
 80034fc:	f003 031f 	and.w	r3, r3, #31
 8003500:	2201      	movs	r2, #1
 8003502:	409a      	lsls	r2, r3
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8003508:	bf00      	nop
 800350a:	3714      	adds	r7, #20
 800350c:	46bd      	mov	sp, r7
 800350e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003512:	4770      	bx	lr
 8003514:	1000823f 	.word	0x1000823f
 8003518:	40020940 	.word	0x40020940

0800351c <HAL_FMAC_Init>:
  * @brief  Initialize the FMAC peripheral and the associated handle.
  * @param  hfmac pointer to a FMAC_HandleTypeDef structure.
  * @retval HAL_StatusTypeDef HAL status
  */
HAL_StatusTypeDef HAL_FMAC_Init(FMAC_HandleTypeDef *hfmac)
{
 800351c:	b580      	push	{r7, lr}
 800351e:	b084      	sub	sp, #16
 8003520:	af00      	add	r7, sp, #0
 8003522:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check the FMAC handle allocation */
  if (hfmac == NULL)
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	2b00      	cmp	r3, #0
 8003528:	d101      	bne.n	800352e <HAL_FMAC_Init+0x12>
  {
    return HAL_ERROR;
 800352a:	2301      	movs	r3, #1
 800352c:	e033      	b.n	8003596 <HAL_FMAC_Init+0x7a>
  }

  /* Check the instance */
  assert_param(IS_FMAC_ALL_INSTANCE(hfmac->Instance));

  if (hfmac->State == HAL_FMAC_STATE_RESET)
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8003534:	b2db      	uxtb	r3, r3
 8003536:	2b00      	cmp	r3, #0
 8003538:	d106      	bne.n	8003548 <HAL_FMAC_Init+0x2c>
  {
    /* Initialize lock resource */
    hfmac->Lock = HAL_UNLOCKED;
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	2200      	movs	r2, #0
 800353e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

    /* Init the low level hardware */
    hfmac->MspInitCallback(hfmac);
#else
    /* Init the low level hardware */
    HAL_FMAC_MspInit(hfmac);
 8003542:	6878      	ldr	r0, [r7, #4]
 8003544:	f7fe f808 	bl	8001558 <HAL_FMAC_MspInit>
#endif /* USE_HAL_FMAC_REGISTER_CALLBACKS */
  }

  /* Reset pInput and pOutput */
  hfmac->FilterParam = 0U;
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	2200      	movs	r2, #0
 800354c:	605a      	str	r2, [r3, #4]
  FMAC_ResetDataPointers(hfmac);
 800354e:	6878      	ldr	r0, [r7, #4]
 8003550:	f000 f854 	bl	80035fc <FMAC_ResetDataPointers>

  /* Reset FMAC unit (internal pointers) */
  if (FMAC_Reset(hfmac) == HAL_ERROR)
 8003554:	6878      	ldr	r0, [r7, #4]
 8003556:	f000 f822 	bl	800359e <FMAC_Reset>
 800355a:	4603      	mov	r3, r0
 800355c:	2b01      	cmp	r3, #1
 800355e:	d10c      	bne.n	800357a <HAL_FMAC_Init+0x5e>
  {
    /* Update FMAC error code and FMAC peripheral state */
    hfmac->ErrorCode |= HAL_FMAC_ERROR_RESET;
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003564:	f043 0210 	orr.w	r2, r3, #16
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	635a      	str	r2, [r3, #52]	; 0x34
    hfmac->State = HAL_FMAC_STATE_TIMEOUT;
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	22a0      	movs	r2, #160	; 0xa0
 8003570:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31

    status = HAL_ERROR;
 8003574:	2301      	movs	r3, #1
 8003576:	73fb      	strb	r3, [r7, #15]
 8003578:	e008      	b.n	800358c <HAL_FMAC_Init+0x70>
  }
  else
  {
    /* Update FMAC error code and FMAC peripheral state */
    hfmac->ErrorCode = HAL_FMAC_ERROR_NONE;
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	2200      	movs	r2, #0
 800357e:	635a      	str	r2, [r3, #52]	; 0x34
    hfmac->State = HAL_FMAC_STATE_READY;
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	2220      	movs	r2, #32
 8003584:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31

    status = HAL_OK;
 8003588:	2300      	movs	r3, #0
 800358a:	73fb      	strb	r3, [r7, #15]
  }

  __HAL_UNLOCK(hfmac);
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	2200      	movs	r2, #0
 8003590:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  return status;
 8003594:	7bfb      	ldrb	r3, [r7, #15]
}
 8003596:	4618      	mov	r0, r3
 8003598:	3710      	adds	r7, #16
 800359a:	46bd      	mov	sp, r7
 800359c:	bd80      	pop	{r7, pc}

0800359e <FMAC_Reset>:
  * @brief  Perform a reset of the FMAC unit.
  * @param  hfmac FMAC handle.
  * @retval HAL_StatusTypeDef HAL status
  */
static HAL_StatusTypeDef FMAC_Reset(FMAC_HandleTypeDef *hfmac)
{
 800359e:	b580      	push	{r7, lr}
 80035a0:	b084      	sub	sp, #16
 80035a2:	af00      	add	r7, sp, #0
 80035a4:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80035a6:	f7fe f927 	bl	80017f8 <HAL_GetTick>
 80035aa:	60f8      	str	r0, [r7, #12]

  /* Perform the reset */
  SET_BIT(hfmac->Instance->CR, FMAC_CR_RESET);
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	691a      	ldr	r2, [r3, #16]
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80035ba:	611a      	str	r2, [r3, #16]

  /* Wait until flag is reset */
  while (READ_BIT(hfmac->Instance->CR, FMAC_CR_RESET) != 0U)
 80035bc:	e00f      	b.n	80035de <FMAC_Reset+0x40>
  {
    if ((HAL_GetTick() - tickstart) > HAL_FMAC_RESET_TIMEOUT_VALUE)
 80035be:	f7fe f91b 	bl	80017f8 <HAL_GetTick>
 80035c2:	4602      	mov	r2, r0
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	1ad3      	subs	r3, r2, r3
 80035c8:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80035cc:	d907      	bls.n	80035de <FMAC_Reset+0x40>
    {
      hfmac->ErrorCode |= HAL_FMAC_ERROR_TIMEOUT;
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80035d2:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	635a      	str	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 80035da:	2301      	movs	r3, #1
 80035dc:	e00a      	b.n	80035f4 <FMAC_Reset+0x56>
  while (READ_BIT(hfmac->Instance->CR, FMAC_CR_RESET) != 0U)
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	691b      	ldr	r3, [r3, #16]
 80035e4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d1e8      	bne.n	80035be <FMAC_Reset+0x20>
    }
  }

  hfmac->ErrorCode = HAL_FMAC_ERROR_NONE;
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	2200      	movs	r2, #0
 80035f0:	635a      	str	r2, [r3, #52]	; 0x34
  return HAL_OK;
 80035f2:	2300      	movs	r3, #0
}
 80035f4:	4618      	mov	r0, r3
 80035f6:	3710      	adds	r7, #16
 80035f8:	46bd      	mov	sp, r7
 80035fa:	bd80      	pop	{r7, pc}

080035fc <FMAC_ResetDataPointers>:
  * @brief  Reset the data pointers of the FMAC unit.
  * @param  hfmac FMAC handle.
  * @retval None
  */
static void FMAC_ResetDataPointers(FMAC_HandleTypeDef *hfmac)
{
 80035fc:	b580      	push	{r7, lr}
 80035fe:	b082      	sub	sp, #8
 8003600:	af00      	add	r7, sp, #0
 8003602:	6078      	str	r0, [r7, #4]
  FMAC_ResetInputStateAndDataPointers(hfmac);
 8003604:	6878      	ldr	r0, [r7, #4]
 8003606:	f000 f807 	bl	8003618 <FMAC_ResetInputStateAndDataPointers>
  FMAC_ResetOutputStateAndDataPointers(hfmac);
 800360a:	6878      	ldr	r0, [r7, #4]
 800360c:	f000 f81b 	bl	8003646 <FMAC_ResetOutputStateAndDataPointers>
}
 8003610:	bf00      	nop
 8003612:	3708      	adds	r7, #8
 8003614:	46bd      	mov	sp, r7
 8003616:	bd80      	pop	{r7, pc}

08003618 <FMAC_ResetInputStateAndDataPointers>:
  * @brief  Reset the input data pointers of the FMAC unit.
  * @param  hfmac FMAC handle.
  * @retval None
  */
static void FMAC_ResetInputStateAndDataPointers(FMAC_HandleTypeDef *hfmac)
{
 8003618:	b480      	push	{r7}
 800361a:	b083      	sub	sp, #12
 800361c:	af00      	add	r7, sp, #0
 800361e:	6078      	str	r0, [r7, #4]
  hfmac->pInput = NULL;
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	2200      	movs	r2, #0
 8003624:	60da      	str	r2, [r3, #12]
  hfmac->pInputSize = NULL;
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	2200      	movs	r2, #0
 800362a:	615a      	str	r2, [r3, #20]
  hfmac->InputCurrentSize = 0U;
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	2200      	movs	r2, #0
 8003630:	821a      	strh	r2, [r3, #16]
  hfmac->WrState = HAL_FMAC_STATE_READY;
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	2220      	movs	r2, #32
 8003636:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33
}
 800363a:	bf00      	nop
 800363c:	370c      	adds	r7, #12
 800363e:	46bd      	mov	sp, r7
 8003640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003644:	4770      	bx	lr

08003646 <FMAC_ResetOutputStateAndDataPointers>:
  * @brief  Reset the output data pointers of the FMAC unit.
  * @param  hfmac FMAC handle.
  * @retval None
  */
static void FMAC_ResetOutputStateAndDataPointers(FMAC_HandleTypeDef *hfmac)
{
 8003646:	b480      	push	{r7}
 8003648:	b083      	sub	sp, #12
 800364a:	af00      	add	r7, sp, #0
 800364c:	6078      	str	r0, [r7, #4]
  hfmac->pOutput = NULL;
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	2200      	movs	r2, #0
 8003652:	619a      	str	r2, [r3, #24]
  hfmac->pOutputSize = NULL;
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	2200      	movs	r2, #0
 8003658:	621a      	str	r2, [r3, #32]
  hfmac->OutputCurrentSize = 0U;
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	2200      	movs	r2, #0
 800365e:	839a      	strh	r2, [r3, #28]
  hfmac->RdState = HAL_FMAC_STATE_READY;
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	2220      	movs	r2, #32
 8003664:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
}
 8003668:	bf00      	nop
 800366a:	370c      	adds	r7, #12
 800366c:	46bd      	mov	sp, r7
 800366e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003672:	4770      	bx	lr

08003674 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003674:	b480      	push	{r7}
 8003676:	b087      	sub	sp, #28
 8003678:	af00      	add	r7, sp, #0
 800367a:	6078      	str	r0, [r7, #4]
 800367c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800367e:	2300      	movs	r3, #0
 8003680:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003682:	e15a      	b.n	800393a <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003684:	683b      	ldr	r3, [r7, #0]
 8003686:	681a      	ldr	r2, [r3, #0]
 8003688:	2101      	movs	r1, #1
 800368a:	697b      	ldr	r3, [r7, #20]
 800368c:	fa01 f303 	lsl.w	r3, r1, r3
 8003690:	4013      	ands	r3, r2
 8003692:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	2b00      	cmp	r3, #0
 8003698:	f000 814c 	beq.w	8003934 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800369c:	683b      	ldr	r3, [r7, #0]
 800369e:	685b      	ldr	r3, [r3, #4]
 80036a0:	f003 0303 	and.w	r3, r3, #3
 80036a4:	2b01      	cmp	r3, #1
 80036a6:	d005      	beq.n	80036b4 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80036a8:	683b      	ldr	r3, [r7, #0]
 80036aa:	685b      	ldr	r3, [r3, #4]
 80036ac:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80036b0:	2b02      	cmp	r3, #2
 80036b2:	d130      	bne.n	8003716 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	689b      	ldr	r3, [r3, #8]
 80036b8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80036ba:	697b      	ldr	r3, [r7, #20]
 80036bc:	005b      	lsls	r3, r3, #1
 80036be:	2203      	movs	r2, #3
 80036c0:	fa02 f303 	lsl.w	r3, r2, r3
 80036c4:	43db      	mvns	r3, r3
 80036c6:	693a      	ldr	r2, [r7, #16]
 80036c8:	4013      	ands	r3, r2
 80036ca:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80036cc:	683b      	ldr	r3, [r7, #0]
 80036ce:	68da      	ldr	r2, [r3, #12]
 80036d0:	697b      	ldr	r3, [r7, #20]
 80036d2:	005b      	lsls	r3, r3, #1
 80036d4:	fa02 f303 	lsl.w	r3, r2, r3
 80036d8:	693a      	ldr	r2, [r7, #16]
 80036da:	4313      	orrs	r3, r2
 80036dc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	693a      	ldr	r2, [r7, #16]
 80036e2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	685b      	ldr	r3, [r3, #4]
 80036e8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80036ea:	2201      	movs	r2, #1
 80036ec:	697b      	ldr	r3, [r7, #20]
 80036ee:	fa02 f303 	lsl.w	r3, r2, r3
 80036f2:	43db      	mvns	r3, r3
 80036f4:	693a      	ldr	r2, [r7, #16]
 80036f6:	4013      	ands	r3, r2
 80036f8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80036fa:	683b      	ldr	r3, [r7, #0]
 80036fc:	685b      	ldr	r3, [r3, #4]
 80036fe:	091b      	lsrs	r3, r3, #4
 8003700:	f003 0201 	and.w	r2, r3, #1
 8003704:	697b      	ldr	r3, [r7, #20]
 8003706:	fa02 f303 	lsl.w	r3, r2, r3
 800370a:	693a      	ldr	r2, [r7, #16]
 800370c:	4313      	orrs	r3, r2
 800370e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	693a      	ldr	r2, [r7, #16]
 8003714:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003716:	683b      	ldr	r3, [r7, #0]
 8003718:	685b      	ldr	r3, [r3, #4]
 800371a:	f003 0303 	and.w	r3, r3, #3
 800371e:	2b03      	cmp	r3, #3
 8003720:	d017      	beq.n	8003752 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	68db      	ldr	r3, [r3, #12]
 8003726:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003728:	697b      	ldr	r3, [r7, #20]
 800372a:	005b      	lsls	r3, r3, #1
 800372c:	2203      	movs	r2, #3
 800372e:	fa02 f303 	lsl.w	r3, r2, r3
 8003732:	43db      	mvns	r3, r3
 8003734:	693a      	ldr	r2, [r7, #16]
 8003736:	4013      	ands	r3, r2
 8003738:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800373a:	683b      	ldr	r3, [r7, #0]
 800373c:	689a      	ldr	r2, [r3, #8]
 800373e:	697b      	ldr	r3, [r7, #20]
 8003740:	005b      	lsls	r3, r3, #1
 8003742:	fa02 f303 	lsl.w	r3, r2, r3
 8003746:	693a      	ldr	r2, [r7, #16]
 8003748:	4313      	orrs	r3, r2
 800374a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	693a      	ldr	r2, [r7, #16]
 8003750:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003752:	683b      	ldr	r3, [r7, #0]
 8003754:	685b      	ldr	r3, [r3, #4]
 8003756:	f003 0303 	and.w	r3, r3, #3
 800375a:	2b02      	cmp	r3, #2
 800375c:	d123      	bne.n	80037a6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800375e:	697b      	ldr	r3, [r7, #20]
 8003760:	08da      	lsrs	r2, r3, #3
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	3208      	adds	r2, #8
 8003766:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800376a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800376c:	697b      	ldr	r3, [r7, #20]
 800376e:	f003 0307 	and.w	r3, r3, #7
 8003772:	009b      	lsls	r3, r3, #2
 8003774:	220f      	movs	r2, #15
 8003776:	fa02 f303 	lsl.w	r3, r2, r3
 800377a:	43db      	mvns	r3, r3
 800377c:	693a      	ldr	r2, [r7, #16]
 800377e:	4013      	ands	r3, r2
 8003780:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003782:	683b      	ldr	r3, [r7, #0]
 8003784:	691a      	ldr	r2, [r3, #16]
 8003786:	697b      	ldr	r3, [r7, #20]
 8003788:	f003 0307 	and.w	r3, r3, #7
 800378c:	009b      	lsls	r3, r3, #2
 800378e:	fa02 f303 	lsl.w	r3, r2, r3
 8003792:	693a      	ldr	r2, [r7, #16]
 8003794:	4313      	orrs	r3, r2
 8003796:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8003798:	697b      	ldr	r3, [r7, #20]
 800379a:	08da      	lsrs	r2, r3, #3
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	3208      	adds	r2, #8
 80037a0:	6939      	ldr	r1, [r7, #16]
 80037a2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80037ac:	697b      	ldr	r3, [r7, #20]
 80037ae:	005b      	lsls	r3, r3, #1
 80037b0:	2203      	movs	r2, #3
 80037b2:	fa02 f303 	lsl.w	r3, r2, r3
 80037b6:	43db      	mvns	r3, r3
 80037b8:	693a      	ldr	r2, [r7, #16]
 80037ba:	4013      	ands	r3, r2
 80037bc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80037be:	683b      	ldr	r3, [r7, #0]
 80037c0:	685b      	ldr	r3, [r3, #4]
 80037c2:	f003 0203 	and.w	r2, r3, #3
 80037c6:	697b      	ldr	r3, [r7, #20]
 80037c8:	005b      	lsls	r3, r3, #1
 80037ca:	fa02 f303 	lsl.w	r3, r2, r3
 80037ce:	693a      	ldr	r2, [r7, #16]
 80037d0:	4313      	orrs	r3, r2
 80037d2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	693a      	ldr	r2, [r7, #16]
 80037d8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80037da:	683b      	ldr	r3, [r7, #0]
 80037dc:	685b      	ldr	r3, [r3, #4]
 80037de:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	f000 80a6 	beq.w	8003934 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80037e8:	4b5b      	ldr	r3, [pc, #364]	; (8003958 <HAL_GPIO_Init+0x2e4>)
 80037ea:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80037ec:	4a5a      	ldr	r2, [pc, #360]	; (8003958 <HAL_GPIO_Init+0x2e4>)
 80037ee:	f043 0301 	orr.w	r3, r3, #1
 80037f2:	6613      	str	r3, [r2, #96]	; 0x60
 80037f4:	4b58      	ldr	r3, [pc, #352]	; (8003958 <HAL_GPIO_Init+0x2e4>)
 80037f6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80037f8:	f003 0301 	and.w	r3, r3, #1
 80037fc:	60bb      	str	r3, [r7, #8]
 80037fe:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003800:	4a56      	ldr	r2, [pc, #344]	; (800395c <HAL_GPIO_Init+0x2e8>)
 8003802:	697b      	ldr	r3, [r7, #20]
 8003804:	089b      	lsrs	r3, r3, #2
 8003806:	3302      	adds	r3, #2
 8003808:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800380c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800380e:	697b      	ldr	r3, [r7, #20]
 8003810:	f003 0303 	and.w	r3, r3, #3
 8003814:	009b      	lsls	r3, r3, #2
 8003816:	220f      	movs	r2, #15
 8003818:	fa02 f303 	lsl.w	r3, r2, r3
 800381c:	43db      	mvns	r3, r3
 800381e:	693a      	ldr	r2, [r7, #16]
 8003820:	4013      	ands	r3, r2
 8003822:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800382a:	d01f      	beq.n	800386c <HAL_GPIO_Init+0x1f8>
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	4a4c      	ldr	r2, [pc, #304]	; (8003960 <HAL_GPIO_Init+0x2ec>)
 8003830:	4293      	cmp	r3, r2
 8003832:	d019      	beq.n	8003868 <HAL_GPIO_Init+0x1f4>
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	4a4b      	ldr	r2, [pc, #300]	; (8003964 <HAL_GPIO_Init+0x2f0>)
 8003838:	4293      	cmp	r3, r2
 800383a:	d013      	beq.n	8003864 <HAL_GPIO_Init+0x1f0>
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	4a4a      	ldr	r2, [pc, #296]	; (8003968 <HAL_GPIO_Init+0x2f4>)
 8003840:	4293      	cmp	r3, r2
 8003842:	d00d      	beq.n	8003860 <HAL_GPIO_Init+0x1ec>
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	4a49      	ldr	r2, [pc, #292]	; (800396c <HAL_GPIO_Init+0x2f8>)
 8003848:	4293      	cmp	r3, r2
 800384a:	d007      	beq.n	800385c <HAL_GPIO_Init+0x1e8>
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	4a48      	ldr	r2, [pc, #288]	; (8003970 <HAL_GPIO_Init+0x2fc>)
 8003850:	4293      	cmp	r3, r2
 8003852:	d101      	bne.n	8003858 <HAL_GPIO_Init+0x1e4>
 8003854:	2305      	movs	r3, #5
 8003856:	e00a      	b.n	800386e <HAL_GPIO_Init+0x1fa>
 8003858:	2306      	movs	r3, #6
 800385a:	e008      	b.n	800386e <HAL_GPIO_Init+0x1fa>
 800385c:	2304      	movs	r3, #4
 800385e:	e006      	b.n	800386e <HAL_GPIO_Init+0x1fa>
 8003860:	2303      	movs	r3, #3
 8003862:	e004      	b.n	800386e <HAL_GPIO_Init+0x1fa>
 8003864:	2302      	movs	r3, #2
 8003866:	e002      	b.n	800386e <HAL_GPIO_Init+0x1fa>
 8003868:	2301      	movs	r3, #1
 800386a:	e000      	b.n	800386e <HAL_GPIO_Init+0x1fa>
 800386c:	2300      	movs	r3, #0
 800386e:	697a      	ldr	r2, [r7, #20]
 8003870:	f002 0203 	and.w	r2, r2, #3
 8003874:	0092      	lsls	r2, r2, #2
 8003876:	4093      	lsls	r3, r2
 8003878:	693a      	ldr	r2, [r7, #16]
 800387a:	4313      	orrs	r3, r2
 800387c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800387e:	4937      	ldr	r1, [pc, #220]	; (800395c <HAL_GPIO_Init+0x2e8>)
 8003880:	697b      	ldr	r3, [r7, #20]
 8003882:	089b      	lsrs	r3, r3, #2
 8003884:	3302      	adds	r3, #2
 8003886:	693a      	ldr	r2, [r7, #16]
 8003888:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800388c:	4b39      	ldr	r3, [pc, #228]	; (8003974 <HAL_GPIO_Init+0x300>)
 800388e:	689b      	ldr	r3, [r3, #8]
 8003890:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	43db      	mvns	r3, r3
 8003896:	693a      	ldr	r2, [r7, #16]
 8003898:	4013      	ands	r3, r2
 800389a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800389c:	683b      	ldr	r3, [r7, #0]
 800389e:	685b      	ldr	r3, [r3, #4]
 80038a0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d003      	beq.n	80038b0 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 80038a8:	693a      	ldr	r2, [r7, #16]
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	4313      	orrs	r3, r2
 80038ae:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80038b0:	4a30      	ldr	r2, [pc, #192]	; (8003974 <HAL_GPIO_Init+0x300>)
 80038b2:	693b      	ldr	r3, [r7, #16]
 80038b4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80038b6:	4b2f      	ldr	r3, [pc, #188]	; (8003974 <HAL_GPIO_Init+0x300>)
 80038b8:	68db      	ldr	r3, [r3, #12]
 80038ba:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	43db      	mvns	r3, r3
 80038c0:	693a      	ldr	r2, [r7, #16]
 80038c2:	4013      	ands	r3, r2
 80038c4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80038c6:	683b      	ldr	r3, [r7, #0]
 80038c8:	685b      	ldr	r3, [r3, #4]
 80038ca:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d003      	beq.n	80038da <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80038d2:	693a      	ldr	r2, [r7, #16]
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	4313      	orrs	r3, r2
 80038d8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80038da:	4a26      	ldr	r2, [pc, #152]	; (8003974 <HAL_GPIO_Init+0x300>)
 80038dc:	693b      	ldr	r3, [r7, #16]
 80038de:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80038e0:	4b24      	ldr	r3, [pc, #144]	; (8003974 <HAL_GPIO_Init+0x300>)
 80038e2:	685b      	ldr	r3, [r3, #4]
 80038e4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	43db      	mvns	r3, r3
 80038ea:	693a      	ldr	r2, [r7, #16]
 80038ec:	4013      	ands	r3, r2
 80038ee:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80038f0:	683b      	ldr	r3, [r7, #0]
 80038f2:	685b      	ldr	r3, [r3, #4]
 80038f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d003      	beq.n	8003904 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80038fc:	693a      	ldr	r2, [r7, #16]
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	4313      	orrs	r3, r2
 8003902:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003904:	4a1b      	ldr	r2, [pc, #108]	; (8003974 <HAL_GPIO_Init+0x300>)
 8003906:	693b      	ldr	r3, [r7, #16]
 8003908:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800390a:	4b1a      	ldr	r3, [pc, #104]	; (8003974 <HAL_GPIO_Init+0x300>)
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	43db      	mvns	r3, r3
 8003914:	693a      	ldr	r2, [r7, #16]
 8003916:	4013      	ands	r3, r2
 8003918:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800391a:	683b      	ldr	r3, [r7, #0]
 800391c:	685b      	ldr	r3, [r3, #4]
 800391e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003922:	2b00      	cmp	r3, #0
 8003924:	d003      	beq.n	800392e <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8003926:	693a      	ldr	r2, [r7, #16]
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	4313      	orrs	r3, r2
 800392c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800392e:	4a11      	ldr	r2, [pc, #68]	; (8003974 <HAL_GPIO_Init+0x300>)
 8003930:	693b      	ldr	r3, [r7, #16]
 8003932:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003934:	697b      	ldr	r3, [r7, #20]
 8003936:	3301      	adds	r3, #1
 8003938:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800393a:	683b      	ldr	r3, [r7, #0]
 800393c:	681a      	ldr	r2, [r3, #0]
 800393e:	697b      	ldr	r3, [r7, #20]
 8003940:	fa22 f303 	lsr.w	r3, r2, r3
 8003944:	2b00      	cmp	r3, #0
 8003946:	f47f ae9d 	bne.w	8003684 <HAL_GPIO_Init+0x10>
  }
}
 800394a:	bf00      	nop
 800394c:	bf00      	nop
 800394e:	371c      	adds	r7, #28
 8003950:	46bd      	mov	sp, r7
 8003952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003956:	4770      	bx	lr
 8003958:	40021000 	.word	0x40021000
 800395c:	40010000 	.word	0x40010000
 8003960:	48000400 	.word	0x48000400
 8003964:	48000800 	.word	0x48000800
 8003968:	48000c00 	.word	0x48000c00
 800396c:	48001000 	.word	0x48001000
 8003970:	48001400 	.word	0x48001400
 8003974:	40010400 	.word	0x40010400

08003978 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003978:	b480      	push	{r7}
 800397a:	b085      	sub	sp, #20
 800397c:	af00      	add	r7, sp, #0
 800397e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	2b00      	cmp	r3, #0
 8003984:	d141      	bne.n	8003a0a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003986:	4b4b      	ldr	r3, [pc, #300]	; (8003ab4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800398e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003992:	d131      	bne.n	80039f8 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003994:	4b47      	ldr	r3, [pc, #284]	; (8003ab4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003996:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800399a:	4a46      	ldr	r2, [pc, #280]	; (8003ab4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800399c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80039a0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80039a4:	4b43      	ldr	r3, [pc, #268]	; (8003ab4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80039ac:	4a41      	ldr	r2, [pc, #260]	; (8003ab4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80039ae:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80039b2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80039b4:	4b40      	ldr	r3, [pc, #256]	; (8003ab8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	2232      	movs	r2, #50	; 0x32
 80039ba:	fb02 f303 	mul.w	r3, r2, r3
 80039be:	4a3f      	ldr	r2, [pc, #252]	; (8003abc <HAL_PWREx_ControlVoltageScaling+0x144>)
 80039c0:	fba2 2303 	umull	r2, r3, r2, r3
 80039c4:	0c9b      	lsrs	r3, r3, #18
 80039c6:	3301      	adds	r3, #1
 80039c8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80039ca:	e002      	b.n	80039d2 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	3b01      	subs	r3, #1
 80039d0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80039d2:	4b38      	ldr	r3, [pc, #224]	; (8003ab4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80039d4:	695b      	ldr	r3, [r3, #20]
 80039d6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80039da:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80039de:	d102      	bne.n	80039e6 <HAL_PWREx_ControlVoltageScaling+0x6e>
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d1f2      	bne.n	80039cc <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80039e6:	4b33      	ldr	r3, [pc, #204]	; (8003ab4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80039e8:	695b      	ldr	r3, [r3, #20]
 80039ea:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80039ee:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80039f2:	d158      	bne.n	8003aa6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80039f4:	2303      	movs	r3, #3
 80039f6:	e057      	b.n	8003aa8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80039f8:	4b2e      	ldr	r3, [pc, #184]	; (8003ab4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80039fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80039fe:	4a2d      	ldr	r2, [pc, #180]	; (8003ab4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a00:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003a04:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8003a08:	e04d      	b.n	8003aa6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003a10:	d141      	bne.n	8003a96 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003a12:	4b28      	ldr	r3, [pc, #160]	; (8003ab4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003a1a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003a1e:	d131      	bne.n	8003a84 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003a20:	4b24      	ldr	r3, [pc, #144]	; (8003ab4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a22:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003a26:	4a23      	ldr	r2, [pc, #140]	; (8003ab4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a28:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003a2c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003a30:	4b20      	ldr	r3, [pc, #128]	; (8003ab4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003a38:	4a1e      	ldr	r2, [pc, #120]	; (8003ab4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a3a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003a3e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003a40:	4b1d      	ldr	r3, [pc, #116]	; (8003ab8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	2232      	movs	r2, #50	; 0x32
 8003a46:	fb02 f303 	mul.w	r3, r2, r3
 8003a4a:	4a1c      	ldr	r2, [pc, #112]	; (8003abc <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003a4c:	fba2 2303 	umull	r2, r3, r2, r3
 8003a50:	0c9b      	lsrs	r3, r3, #18
 8003a52:	3301      	adds	r3, #1
 8003a54:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003a56:	e002      	b.n	8003a5e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	3b01      	subs	r3, #1
 8003a5c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003a5e:	4b15      	ldr	r3, [pc, #84]	; (8003ab4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a60:	695b      	ldr	r3, [r3, #20]
 8003a62:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003a66:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003a6a:	d102      	bne.n	8003a72 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d1f2      	bne.n	8003a58 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003a72:	4b10      	ldr	r3, [pc, #64]	; (8003ab4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a74:	695b      	ldr	r3, [r3, #20]
 8003a76:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003a7a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003a7e:	d112      	bne.n	8003aa6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003a80:	2303      	movs	r3, #3
 8003a82:	e011      	b.n	8003aa8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003a84:	4b0b      	ldr	r3, [pc, #44]	; (8003ab4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a86:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003a8a:	4a0a      	ldr	r2, [pc, #40]	; (8003ab4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a8c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003a90:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8003a94:	e007      	b.n	8003aa6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003a96:	4b07      	ldr	r3, [pc, #28]	; (8003ab4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003a9e:	4a05      	ldr	r2, [pc, #20]	; (8003ab4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003aa0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003aa4:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8003aa6:	2300      	movs	r3, #0
}
 8003aa8:	4618      	mov	r0, r3
 8003aaa:	3714      	adds	r7, #20
 8003aac:	46bd      	mov	sp, r7
 8003aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ab2:	4770      	bx	lr
 8003ab4:	40007000 	.word	0x40007000
 8003ab8:	20007848 	.word	0x20007848
 8003abc:	431bde83 	.word	0x431bde83

08003ac0 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8003ac0:	b480      	push	{r7}
 8003ac2:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8003ac4:	4b05      	ldr	r3, [pc, #20]	; (8003adc <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003ac6:	689b      	ldr	r3, [r3, #8]
 8003ac8:	4a04      	ldr	r2, [pc, #16]	; (8003adc <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003aca:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003ace:	6093      	str	r3, [r2, #8]
}
 8003ad0:	bf00      	nop
 8003ad2:	46bd      	mov	sp, r7
 8003ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad8:	4770      	bx	lr
 8003ada:	bf00      	nop
 8003adc:	40007000 	.word	0x40007000

08003ae0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003ae0:	b580      	push	{r7, lr}
 8003ae2:	b088      	sub	sp, #32
 8003ae4:	af00      	add	r7, sp, #0
 8003ae6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d101      	bne.n	8003af2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003aee:	2301      	movs	r3, #1
 8003af0:	e2fe      	b.n	80040f0 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	f003 0301 	and.w	r3, r3, #1
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d075      	beq.n	8003bea <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003afe:	4b97      	ldr	r3, [pc, #604]	; (8003d5c <HAL_RCC_OscConfig+0x27c>)
 8003b00:	689b      	ldr	r3, [r3, #8]
 8003b02:	f003 030c 	and.w	r3, r3, #12
 8003b06:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003b08:	4b94      	ldr	r3, [pc, #592]	; (8003d5c <HAL_RCC_OscConfig+0x27c>)
 8003b0a:	68db      	ldr	r3, [r3, #12]
 8003b0c:	f003 0303 	and.w	r3, r3, #3
 8003b10:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8003b12:	69bb      	ldr	r3, [r7, #24]
 8003b14:	2b0c      	cmp	r3, #12
 8003b16:	d102      	bne.n	8003b1e <HAL_RCC_OscConfig+0x3e>
 8003b18:	697b      	ldr	r3, [r7, #20]
 8003b1a:	2b03      	cmp	r3, #3
 8003b1c:	d002      	beq.n	8003b24 <HAL_RCC_OscConfig+0x44>
 8003b1e:	69bb      	ldr	r3, [r7, #24]
 8003b20:	2b08      	cmp	r3, #8
 8003b22:	d10b      	bne.n	8003b3c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b24:	4b8d      	ldr	r3, [pc, #564]	; (8003d5c <HAL_RCC_OscConfig+0x27c>)
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d05b      	beq.n	8003be8 <HAL_RCC_OscConfig+0x108>
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	685b      	ldr	r3, [r3, #4]
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d157      	bne.n	8003be8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003b38:	2301      	movs	r3, #1
 8003b3a:	e2d9      	b.n	80040f0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	685b      	ldr	r3, [r3, #4]
 8003b40:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003b44:	d106      	bne.n	8003b54 <HAL_RCC_OscConfig+0x74>
 8003b46:	4b85      	ldr	r3, [pc, #532]	; (8003d5c <HAL_RCC_OscConfig+0x27c>)
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	4a84      	ldr	r2, [pc, #528]	; (8003d5c <HAL_RCC_OscConfig+0x27c>)
 8003b4c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003b50:	6013      	str	r3, [r2, #0]
 8003b52:	e01d      	b.n	8003b90 <HAL_RCC_OscConfig+0xb0>
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	685b      	ldr	r3, [r3, #4]
 8003b58:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003b5c:	d10c      	bne.n	8003b78 <HAL_RCC_OscConfig+0x98>
 8003b5e:	4b7f      	ldr	r3, [pc, #508]	; (8003d5c <HAL_RCC_OscConfig+0x27c>)
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	4a7e      	ldr	r2, [pc, #504]	; (8003d5c <HAL_RCC_OscConfig+0x27c>)
 8003b64:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003b68:	6013      	str	r3, [r2, #0]
 8003b6a:	4b7c      	ldr	r3, [pc, #496]	; (8003d5c <HAL_RCC_OscConfig+0x27c>)
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	4a7b      	ldr	r2, [pc, #492]	; (8003d5c <HAL_RCC_OscConfig+0x27c>)
 8003b70:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003b74:	6013      	str	r3, [r2, #0]
 8003b76:	e00b      	b.n	8003b90 <HAL_RCC_OscConfig+0xb0>
 8003b78:	4b78      	ldr	r3, [pc, #480]	; (8003d5c <HAL_RCC_OscConfig+0x27c>)
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	4a77      	ldr	r2, [pc, #476]	; (8003d5c <HAL_RCC_OscConfig+0x27c>)
 8003b7e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003b82:	6013      	str	r3, [r2, #0]
 8003b84:	4b75      	ldr	r3, [pc, #468]	; (8003d5c <HAL_RCC_OscConfig+0x27c>)
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	4a74      	ldr	r2, [pc, #464]	; (8003d5c <HAL_RCC_OscConfig+0x27c>)
 8003b8a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003b8e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	685b      	ldr	r3, [r3, #4]
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d013      	beq.n	8003bc0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b98:	f7fd fe2e 	bl	80017f8 <HAL_GetTick>
 8003b9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003b9e:	e008      	b.n	8003bb2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003ba0:	f7fd fe2a 	bl	80017f8 <HAL_GetTick>
 8003ba4:	4602      	mov	r2, r0
 8003ba6:	693b      	ldr	r3, [r7, #16]
 8003ba8:	1ad3      	subs	r3, r2, r3
 8003baa:	2b64      	cmp	r3, #100	; 0x64
 8003bac:	d901      	bls.n	8003bb2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003bae:	2303      	movs	r3, #3
 8003bb0:	e29e      	b.n	80040f0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003bb2:	4b6a      	ldr	r3, [pc, #424]	; (8003d5c <HAL_RCC_OscConfig+0x27c>)
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d0f0      	beq.n	8003ba0 <HAL_RCC_OscConfig+0xc0>
 8003bbe:	e014      	b.n	8003bea <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bc0:	f7fd fe1a 	bl	80017f8 <HAL_GetTick>
 8003bc4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003bc6:	e008      	b.n	8003bda <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003bc8:	f7fd fe16 	bl	80017f8 <HAL_GetTick>
 8003bcc:	4602      	mov	r2, r0
 8003bce:	693b      	ldr	r3, [r7, #16]
 8003bd0:	1ad3      	subs	r3, r2, r3
 8003bd2:	2b64      	cmp	r3, #100	; 0x64
 8003bd4:	d901      	bls.n	8003bda <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003bd6:	2303      	movs	r3, #3
 8003bd8:	e28a      	b.n	80040f0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003bda:	4b60      	ldr	r3, [pc, #384]	; (8003d5c <HAL_RCC_OscConfig+0x27c>)
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d1f0      	bne.n	8003bc8 <HAL_RCC_OscConfig+0xe8>
 8003be6:	e000      	b.n	8003bea <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003be8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	f003 0302 	and.w	r3, r3, #2
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d075      	beq.n	8003ce2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003bf6:	4b59      	ldr	r3, [pc, #356]	; (8003d5c <HAL_RCC_OscConfig+0x27c>)
 8003bf8:	689b      	ldr	r3, [r3, #8]
 8003bfa:	f003 030c 	and.w	r3, r3, #12
 8003bfe:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003c00:	4b56      	ldr	r3, [pc, #344]	; (8003d5c <HAL_RCC_OscConfig+0x27c>)
 8003c02:	68db      	ldr	r3, [r3, #12]
 8003c04:	f003 0303 	and.w	r3, r3, #3
 8003c08:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8003c0a:	69bb      	ldr	r3, [r7, #24]
 8003c0c:	2b0c      	cmp	r3, #12
 8003c0e:	d102      	bne.n	8003c16 <HAL_RCC_OscConfig+0x136>
 8003c10:	697b      	ldr	r3, [r7, #20]
 8003c12:	2b02      	cmp	r3, #2
 8003c14:	d002      	beq.n	8003c1c <HAL_RCC_OscConfig+0x13c>
 8003c16:	69bb      	ldr	r3, [r7, #24]
 8003c18:	2b04      	cmp	r3, #4
 8003c1a:	d11f      	bne.n	8003c5c <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003c1c:	4b4f      	ldr	r3, [pc, #316]	; (8003d5c <HAL_RCC_OscConfig+0x27c>)
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d005      	beq.n	8003c34 <HAL_RCC_OscConfig+0x154>
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	68db      	ldr	r3, [r3, #12]
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d101      	bne.n	8003c34 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8003c30:	2301      	movs	r3, #1
 8003c32:	e25d      	b.n	80040f0 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c34:	4b49      	ldr	r3, [pc, #292]	; (8003d5c <HAL_RCC_OscConfig+0x27c>)
 8003c36:	685b      	ldr	r3, [r3, #4]
 8003c38:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	691b      	ldr	r3, [r3, #16]
 8003c40:	061b      	lsls	r3, r3, #24
 8003c42:	4946      	ldr	r1, [pc, #280]	; (8003d5c <HAL_RCC_OscConfig+0x27c>)
 8003c44:	4313      	orrs	r3, r2
 8003c46:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003c48:	4b45      	ldr	r3, [pc, #276]	; (8003d60 <HAL_RCC_OscConfig+0x280>)
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	4618      	mov	r0, r3
 8003c4e:	f7fd fd87 	bl	8001760 <HAL_InitTick>
 8003c52:	4603      	mov	r3, r0
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d043      	beq.n	8003ce0 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8003c58:	2301      	movs	r3, #1
 8003c5a:	e249      	b.n	80040f0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	68db      	ldr	r3, [r3, #12]
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d023      	beq.n	8003cac <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003c64:	4b3d      	ldr	r3, [pc, #244]	; (8003d5c <HAL_RCC_OscConfig+0x27c>)
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	4a3c      	ldr	r2, [pc, #240]	; (8003d5c <HAL_RCC_OscConfig+0x27c>)
 8003c6a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003c6e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c70:	f7fd fdc2 	bl	80017f8 <HAL_GetTick>
 8003c74:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003c76:	e008      	b.n	8003c8a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003c78:	f7fd fdbe 	bl	80017f8 <HAL_GetTick>
 8003c7c:	4602      	mov	r2, r0
 8003c7e:	693b      	ldr	r3, [r7, #16]
 8003c80:	1ad3      	subs	r3, r2, r3
 8003c82:	2b02      	cmp	r3, #2
 8003c84:	d901      	bls.n	8003c8a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8003c86:	2303      	movs	r3, #3
 8003c88:	e232      	b.n	80040f0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003c8a:	4b34      	ldr	r3, [pc, #208]	; (8003d5c <HAL_RCC_OscConfig+0x27c>)
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d0f0      	beq.n	8003c78 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c96:	4b31      	ldr	r3, [pc, #196]	; (8003d5c <HAL_RCC_OscConfig+0x27c>)
 8003c98:	685b      	ldr	r3, [r3, #4]
 8003c9a:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	691b      	ldr	r3, [r3, #16]
 8003ca2:	061b      	lsls	r3, r3, #24
 8003ca4:	492d      	ldr	r1, [pc, #180]	; (8003d5c <HAL_RCC_OscConfig+0x27c>)
 8003ca6:	4313      	orrs	r3, r2
 8003ca8:	604b      	str	r3, [r1, #4]
 8003caa:	e01a      	b.n	8003ce2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003cac:	4b2b      	ldr	r3, [pc, #172]	; (8003d5c <HAL_RCC_OscConfig+0x27c>)
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	4a2a      	ldr	r2, [pc, #168]	; (8003d5c <HAL_RCC_OscConfig+0x27c>)
 8003cb2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003cb6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cb8:	f7fd fd9e 	bl	80017f8 <HAL_GetTick>
 8003cbc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003cbe:	e008      	b.n	8003cd2 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003cc0:	f7fd fd9a 	bl	80017f8 <HAL_GetTick>
 8003cc4:	4602      	mov	r2, r0
 8003cc6:	693b      	ldr	r3, [r7, #16]
 8003cc8:	1ad3      	subs	r3, r2, r3
 8003cca:	2b02      	cmp	r3, #2
 8003ccc:	d901      	bls.n	8003cd2 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8003cce:	2303      	movs	r3, #3
 8003cd0:	e20e      	b.n	80040f0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003cd2:	4b22      	ldr	r3, [pc, #136]	; (8003d5c <HAL_RCC_OscConfig+0x27c>)
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d1f0      	bne.n	8003cc0 <HAL_RCC_OscConfig+0x1e0>
 8003cde:	e000      	b.n	8003ce2 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003ce0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	f003 0308 	and.w	r3, r3, #8
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d041      	beq.n	8003d72 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	695b      	ldr	r3, [r3, #20]
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d01c      	beq.n	8003d30 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003cf6:	4b19      	ldr	r3, [pc, #100]	; (8003d5c <HAL_RCC_OscConfig+0x27c>)
 8003cf8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003cfc:	4a17      	ldr	r2, [pc, #92]	; (8003d5c <HAL_RCC_OscConfig+0x27c>)
 8003cfe:	f043 0301 	orr.w	r3, r3, #1
 8003d02:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d06:	f7fd fd77 	bl	80017f8 <HAL_GetTick>
 8003d0a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003d0c:	e008      	b.n	8003d20 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003d0e:	f7fd fd73 	bl	80017f8 <HAL_GetTick>
 8003d12:	4602      	mov	r2, r0
 8003d14:	693b      	ldr	r3, [r7, #16]
 8003d16:	1ad3      	subs	r3, r2, r3
 8003d18:	2b02      	cmp	r3, #2
 8003d1a:	d901      	bls.n	8003d20 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003d1c:	2303      	movs	r3, #3
 8003d1e:	e1e7      	b.n	80040f0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003d20:	4b0e      	ldr	r3, [pc, #56]	; (8003d5c <HAL_RCC_OscConfig+0x27c>)
 8003d22:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003d26:	f003 0302 	and.w	r3, r3, #2
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d0ef      	beq.n	8003d0e <HAL_RCC_OscConfig+0x22e>
 8003d2e:	e020      	b.n	8003d72 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003d30:	4b0a      	ldr	r3, [pc, #40]	; (8003d5c <HAL_RCC_OscConfig+0x27c>)
 8003d32:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003d36:	4a09      	ldr	r2, [pc, #36]	; (8003d5c <HAL_RCC_OscConfig+0x27c>)
 8003d38:	f023 0301 	bic.w	r3, r3, #1
 8003d3c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d40:	f7fd fd5a 	bl	80017f8 <HAL_GetTick>
 8003d44:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003d46:	e00d      	b.n	8003d64 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003d48:	f7fd fd56 	bl	80017f8 <HAL_GetTick>
 8003d4c:	4602      	mov	r2, r0
 8003d4e:	693b      	ldr	r3, [r7, #16]
 8003d50:	1ad3      	subs	r3, r2, r3
 8003d52:	2b02      	cmp	r3, #2
 8003d54:	d906      	bls.n	8003d64 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003d56:	2303      	movs	r3, #3
 8003d58:	e1ca      	b.n	80040f0 <HAL_RCC_OscConfig+0x610>
 8003d5a:	bf00      	nop
 8003d5c:	40021000 	.word	0x40021000
 8003d60:	2000784c 	.word	0x2000784c
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003d64:	4b8c      	ldr	r3, [pc, #560]	; (8003f98 <HAL_RCC_OscConfig+0x4b8>)
 8003d66:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003d6a:	f003 0302 	and.w	r3, r3, #2
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d1ea      	bne.n	8003d48 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	f003 0304 	and.w	r3, r3, #4
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	f000 80a6 	beq.w	8003ecc <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003d80:	2300      	movs	r3, #0
 8003d82:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003d84:	4b84      	ldr	r3, [pc, #528]	; (8003f98 <HAL_RCC_OscConfig+0x4b8>)
 8003d86:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d88:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d101      	bne.n	8003d94 <HAL_RCC_OscConfig+0x2b4>
 8003d90:	2301      	movs	r3, #1
 8003d92:	e000      	b.n	8003d96 <HAL_RCC_OscConfig+0x2b6>
 8003d94:	2300      	movs	r3, #0
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d00d      	beq.n	8003db6 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003d9a:	4b7f      	ldr	r3, [pc, #508]	; (8003f98 <HAL_RCC_OscConfig+0x4b8>)
 8003d9c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d9e:	4a7e      	ldr	r2, [pc, #504]	; (8003f98 <HAL_RCC_OscConfig+0x4b8>)
 8003da0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003da4:	6593      	str	r3, [r2, #88]	; 0x58
 8003da6:	4b7c      	ldr	r3, [pc, #496]	; (8003f98 <HAL_RCC_OscConfig+0x4b8>)
 8003da8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003daa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003dae:	60fb      	str	r3, [r7, #12]
 8003db0:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8003db2:	2301      	movs	r3, #1
 8003db4:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003db6:	4b79      	ldr	r3, [pc, #484]	; (8003f9c <HAL_RCC_OscConfig+0x4bc>)
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d118      	bne.n	8003df4 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003dc2:	4b76      	ldr	r3, [pc, #472]	; (8003f9c <HAL_RCC_OscConfig+0x4bc>)
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	4a75      	ldr	r2, [pc, #468]	; (8003f9c <HAL_RCC_OscConfig+0x4bc>)
 8003dc8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003dcc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003dce:	f7fd fd13 	bl	80017f8 <HAL_GetTick>
 8003dd2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003dd4:	e008      	b.n	8003de8 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003dd6:	f7fd fd0f 	bl	80017f8 <HAL_GetTick>
 8003dda:	4602      	mov	r2, r0
 8003ddc:	693b      	ldr	r3, [r7, #16]
 8003dde:	1ad3      	subs	r3, r2, r3
 8003de0:	2b02      	cmp	r3, #2
 8003de2:	d901      	bls.n	8003de8 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8003de4:	2303      	movs	r3, #3
 8003de6:	e183      	b.n	80040f0 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003de8:	4b6c      	ldr	r3, [pc, #432]	; (8003f9c <HAL_RCC_OscConfig+0x4bc>)
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d0f0      	beq.n	8003dd6 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	689b      	ldr	r3, [r3, #8]
 8003df8:	2b01      	cmp	r3, #1
 8003dfa:	d108      	bne.n	8003e0e <HAL_RCC_OscConfig+0x32e>
 8003dfc:	4b66      	ldr	r3, [pc, #408]	; (8003f98 <HAL_RCC_OscConfig+0x4b8>)
 8003dfe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e02:	4a65      	ldr	r2, [pc, #404]	; (8003f98 <HAL_RCC_OscConfig+0x4b8>)
 8003e04:	f043 0301 	orr.w	r3, r3, #1
 8003e08:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003e0c:	e024      	b.n	8003e58 <HAL_RCC_OscConfig+0x378>
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	689b      	ldr	r3, [r3, #8]
 8003e12:	2b05      	cmp	r3, #5
 8003e14:	d110      	bne.n	8003e38 <HAL_RCC_OscConfig+0x358>
 8003e16:	4b60      	ldr	r3, [pc, #384]	; (8003f98 <HAL_RCC_OscConfig+0x4b8>)
 8003e18:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e1c:	4a5e      	ldr	r2, [pc, #376]	; (8003f98 <HAL_RCC_OscConfig+0x4b8>)
 8003e1e:	f043 0304 	orr.w	r3, r3, #4
 8003e22:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003e26:	4b5c      	ldr	r3, [pc, #368]	; (8003f98 <HAL_RCC_OscConfig+0x4b8>)
 8003e28:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e2c:	4a5a      	ldr	r2, [pc, #360]	; (8003f98 <HAL_RCC_OscConfig+0x4b8>)
 8003e2e:	f043 0301 	orr.w	r3, r3, #1
 8003e32:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003e36:	e00f      	b.n	8003e58 <HAL_RCC_OscConfig+0x378>
 8003e38:	4b57      	ldr	r3, [pc, #348]	; (8003f98 <HAL_RCC_OscConfig+0x4b8>)
 8003e3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e3e:	4a56      	ldr	r2, [pc, #344]	; (8003f98 <HAL_RCC_OscConfig+0x4b8>)
 8003e40:	f023 0301 	bic.w	r3, r3, #1
 8003e44:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003e48:	4b53      	ldr	r3, [pc, #332]	; (8003f98 <HAL_RCC_OscConfig+0x4b8>)
 8003e4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e4e:	4a52      	ldr	r2, [pc, #328]	; (8003f98 <HAL_RCC_OscConfig+0x4b8>)
 8003e50:	f023 0304 	bic.w	r3, r3, #4
 8003e54:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	689b      	ldr	r3, [r3, #8]
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d016      	beq.n	8003e8e <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e60:	f7fd fcca 	bl	80017f8 <HAL_GetTick>
 8003e64:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003e66:	e00a      	b.n	8003e7e <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e68:	f7fd fcc6 	bl	80017f8 <HAL_GetTick>
 8003e6c:	4602      	mov	r2, r0
 8003e6e:	693b      	ldr	r3, [r7, #16]
 8003e70:	1ad3      	subs	r3, r2, r3
 8003e72:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e76:	4293      	cmp	r3, r2
 8003e78:	d901      	bls.n	8003e7e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8003e7a:	2303      	movs	r3, #3
 8003e7c:	e138      	b.n	80040f0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003e7e:	4b46      	ldr	r3, [pc, #280]	; (8003f98 <HAL_RCC_OscConfig+0x4b8>)
 8003e80:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e84:	f003 0302 	and.w	r3, r3, #2
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d0ed      	beq.n	8003e68 <HAL_RCC_OscConfig+0x388>
 8003e8c:	e015      	b.n	8003eba <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e8e:	f7fd fcb3 	bl	80017f8 <HAL_GetTick>
 8003e92:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003e94:	e00a      	b.n	8003eac <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e96:	f7fd fcaf 	bl	80017f8 <HAL_GetTick>
 8003e9a:	4602      	mov	r2, r0
 8003e9c:	693b      	ldr	r3, [r7, #16]
 8003e9e:	1ad3      	subs	r3, r2, r3
 8003ea0:	f241 3288 	movw	r2, #5000	; 0x1388
 8003ea4:	4293      	cmp	r3, r2
 8003ea6:	d901      	bls.n	8003eac <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8003ea8:	2303      	movs	r3, #3
 8003eaa:	e121      	b.n	80040f0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003eac:	4b3a      	ldr	r3, [pc, #232]	; (8003f98 <HAL_RCC_OscConfig+0x4b8>)
 8003eae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003eb2:	f003 0302 	and.w	r3, r3, #2
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d1ed      	bne.n	8003e96 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003eba:	7ffb      	ldrb	r3, [r7, #31]
 8003ebc:	2b01      	cmp	r3, #1
 8003ebe:	d105      	bne.n	8003ecc <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003ec0:	4b35      	ldr	r3, [pc, #212]	; (8003f98 <HAL_RCC_OscConfig+0x4b8>)
 8003ec2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ec4:	4a34      	ldr	r2, [pc, #208]	; (8003f98 <HAL_RCC_OscConfig+0x4b8>)
 8003ec6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003eca:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	f003 0320 	and.w	r3, r3, #32
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d03c      	beq.n	8003f52 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	699b      	ldr	r3, [r3, #24]
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d01c      	beq.n	8003f1a <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003ee0:	4b2d      	ldr	r3, [pc, #180]	; (8003f98 <HAL_RCC_OscConfig+0x4b8>)
 8003ee2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003ee6:	4a2c      	ldr	r2, [pc, #176]	; (8003f98 <HAL_RCC_OscConfig+0x4b8>)
 8003ee8:	f043 0301 	orr.w	r3, r3, #1
 8003eec:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ef0:	f7fd fc82 	bl	80017f8 <HAL_GetTick>
 8003ef4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003ef6:	e008      	b.n	8003f0a <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003ef8:	f7fd fc7e 	bl	80017f8 <HAL_GetTick>
 8003efc:	4602      	mov	r2, r0
 8003efe:	693b      	ldr	r3, [r7, #16]
 8003f00:	1ad3      	subs	r3, r2, r3
 8003f02:	2b02      	cmp	r3, #2
 8003f04:	d901      	bls.n	8003f0a <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8003f06:	2303      	movs	r3, #3
 8003f08:	e0f2      	b.n	80040f0 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003f0a:	4b23      	ldr	r3, [pc, #140]	; (8003f98 <HAL_RCC_OscConfig+0x4b8>)
 8003f0c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003f10:	f003 0302 	and.w	r3, r3, #2
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d0ef      	beq.n	8003ef8 <HAL_RCC_OscConfig+0x418>
 8003f18:	e01b      	b.n	8003f52 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003f1a:	4b1f      	ldr	r3, [pc, #124]	; (8003f98 <HAL_RCC_OscConfig+0x4b8>)
 8003f1c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003f20:	4a1d      	ldr	r2, [pc, #116]	; (8003f98 <HAL_RCC_OscConfig+0x4b8>)
 8003f22:	f023 0301 	bic.w	r3, r3, #1
 8003f26:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f2a:	f7fd fc65 	bl	80017f8 <HAL_GetTick>
 8003f2e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003f30:	e008      	b.n	8003f44 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003f32:	f7fd fc61 	bl	80017f8 <HAL_GetTick>
 8003f36:	4602      	mov	r2, r0
 8003f38:	693b      	ldr	r3, [r7, #16]
 8003f3a:	1ad3      	subs	r3, r2, r3
 8003f3c:	2b02      	cmp	r3, #2
 8003f3e:	d901      	bls.n	8003f44 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8003f40:	2303      	movs	r3, #3
 8003f42:	e0d5      	b.n	80040f0 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003f44:	4b14      	ldr	r3, [pc, #80]	; (8003f98 <HAL_RCC_OscConfig+0x4b8>)
 8003f46:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003f4a:	f003 0302 	and.w	r3, r3, #2
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d1ef      	bne.n	8003f32 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	69db      	ldr	r3, [r3, #28]
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	f000 80c9 	beq.w	80040ee <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003f5c:	4b0e      	ldr	r3, [pc, #56]	; (8003f98 <HAL_RCC_OscConfig+0x4b8>)
 8003f5e:	689b      	ldr	r3, [r3, #8]
 8003f60:	f003 030c 	and.w	r3, r3, #12
 8003f64:	2b0c      	cmp	r3, #12
 8003f66:	f000 8083 	beq.w	8004070 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	69db      	ldr	r3, [r3, #28]
 8003f6e:	2b02      	cmp	r3, #2
 8003f70:	d15e      	bne.n	8004030 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f72:	4b09      	ldr	r3, [pc, #36]	; (8003f98 <HAL_RCC_OscConfig+0x4b8>)
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	4a08      	ldr	r2, [pc, #32]	; (8003f98 <HAL_RCC_OscConfig+0x4b8>)
 8003f78:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003f7c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f7e:	f7fd fc3b 	bl	80017f8 <HAL_GetTick>
 8003f82:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003f84:	e00c      	b.n	8003fa0 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f86:	f7fd fc37 	bl	80017f8 <HAL_GetTick>
 8003f8a:	4602      	mov	r2, r0
 8003f8c:	693b      	ldr	r3, [r7, #16]
 8003f8e:	1ad3      	subs	r3, r2, r3
 8003f90:	2b02      	cmp	r3, #2
 8003f92:	d905      	bls.n	8003fa0 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8003f94:	2303      	movs	r3, #3
 8003f96:	e0ab      	b.n	80040f0 <HAL_RCC_OscConfig+0x610>
 8003f98:	40021000 	.word	0x40021000
 8003f9c:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003fa0:	4b55      	ldr	r3, [pc, #340]	; (80040f8 <HAL_RCC_OscConfig+0x618>)
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d1ec      	bne.n	8003f86 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003fac:	4b52      	ldr	r3, [pc, #328]	; (80040f8 <HAL_RCC_OscConfig+0x618>)
 8003fae:	68da      	ldr	r2, [r3, #12]
 8003fb0:	4b52      	ldr	r3, [pc, #328]	; (80040fc <HAL_RCC_OscConfig+0x61c>)
 8003fb2:	4013      	ands	r3, r2
 8003fb4:	687a      	ldr	r2, [r7, #4]
 8003fb6:	6a11      	ldr	r1, [r2, #32]
 8003fb8:	687a      	ldr	r2, [r7, #4]
 8003fba:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003fbc:	3a01      	subs	r2, #1
 8003fbe:	0112      	lsls	r2, r2, #4
 8003fc0:	4311      	orrs	r1, r2
 8003fc2:	687a      	ldr	r2, [r7, #4]
 8003fc4:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8003fc6:	0212      	lsls	r2, r2, #8
 8003fc8:	4311      	orrs	r1, r2
 8003fca:	687a      	ldr	r2, [r7, #4]
 8003fcc:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8003fce:	0852      	lsrs	r2, r2, #1
 8003fd0:	3a01      	subs	r2, #1
 8003fd2:	0552      	lsls	r2, r2, #21
 8003fd4:	4311      	orrs	r1, r2
 8003fd6:	687a      	ldr	r2, [r7, #4]
 8003fd8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003fda:	0852      	lsrs	r2, r2, #1
 8003fdc:	3a01      	subs	r2, #1
 8003fde:	0652      	lsls	r2, r2, #25
 8003fe0:	4311      	orrs	r1, r2
 8003fe2:	687a      	ldr	r2, [r7, #4]
 8003fe4:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8003fe6:	06d2      	lsls	r2, r2, #27
 8003fe8:	430a      	orrs	r2, r1
 8003fea:	4943      	ldr	r1, [pc, #268]	; (80040f8 <HAL_RCC_OscConfig+0x618>)
 8003fec:	4313      	orrs	r3, r2
 8003fee:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003ff0:	4b41      	ldr	r3, [pc, #260]	; (80040f8 <HAL_RCC_OscConfig+0x618>)
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	4a40      	ldr	r2, [pc, #256]	; (80040f8 <HAL_RCC_OscConfig+0x618>)
 8003ff6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003ffa:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003ffc:	4b3e      	ldr	r3, [pc, #248]	; (80040f8 <HAL_RCC_OscConfig+0x618>)
 8003ffe:	68db      	ldr	r3, [r3, #12]
 8004000:	4a3d      	ldr	r2, [pc, #244]	; (80040f8 <HAL_RCC_OscConfig+0x618>)
 8004002:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004006:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004008:	f7fd fbf6 	bl	80017f8 <HAL_GetTick>
 800400c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800400e:	e008      	b.n	8004022 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004010:	f7fd fbf2 	bl	80017f8 <HAL_GetTick>
 8004014:	4602      	mov	r2, r0
 8004016:	693b      	ldr	r3, [r7, #16]
 8004018:	1ad3      	subs	r3, r2, r3
 800401a:	2b02      	cmp	r3, #2
 800401c:	d901      	bls.n	8004022 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800401e:	2303      	movs	r3, #3
 8004020:	e066      	b.n	80040f0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004022:	4b35      	ldr	r3, [pc, #212]	; (80040f8 <HAL_RCC_OscConfig+0x618>)
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800402a:	2b00      	cmp	r3, #0
 800402c:	d0f0      	beq.n	8004010 <HAL_RCC_OscConfig+0x530>
 800402e:	e05e      	b.n	80040ee <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004030:	4b31      	ldr	r3, [pc, #196]	; (80040f8 <HAL_RCC_OscConfig+0x618>)
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	4a30      	ldr	r2, [pc, #192]	; (80040f8 <HAL_RCC_OscConfig+0x618>)
 8004036:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800403a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800403c:	f7fd fbdc 	bl	80017f8 <HAL_GetTick>
 8004040:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004042:	e008      	b.n	8004056 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004044:	f7fd fbd8 	bl	80017f8 <HAL_GetTick>
 8004048:	4602      	mov	r2, r0
 800404a:	693b      	ldr	r3, [r7, #16]
 800404c:	1ad3      	subs	r3, r2, r3
 800404e:	2b02      	cmp	r3, #2
 8004050:	d901      	bls.n	8004056 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8004052:	2303      	movs	r3, #3
 8004054:	e04c      	b.n	80040f0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004056:	4b28      	ldr	r3, [pc, #160]	; (80040f8 <HAL_RCC_OscConfig+0x618>)
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800405e:	2b00      	cmp	r3, #0
 8004060:	d1f0      	bne.n	8004044 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8004062:	4b25      	ldr	r3, [pc, #148]	; (80040f8 <HAL_RCC_OscConfig+0x618>)
 8004064:	68da      	ldr	r2, [r3, #12]
 8004066:	4924      	ldr	r1, [pc, #144]	; (80040f8 <HAL_RCC_OscConfig+0x618>)
 8004068:	4b25      	ldr	r3, [pc, #148]	; (8004100 <HAL_RCC_OscConfig+0x620>)
 800406a:	4013      	ands	r3, r2
 800406c:	60cb      	str	r3, [r1, #12]
 800406e:	e03e      	b.n	80040ee <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	69db      	ldr	r3, [r3, #28]
 8004074:	2b01      	cmp	r3, #1
 8004076:	d101      	bne.n	800407c <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8004078:	2301      	movs	r3, #1
 800407a:	e039      	b.n	80040f0 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800407c:	4b1e      	ldr	r3, [pc, #120]	; (80040f8 <HAL_RCC_OscConfig+0x618>)
 800407e:	68db      	ldr	r3, [r3, #12]
 8004080:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004082:	697b      	ldr	r3, [r7, #20]
 8004084:	f003 0203 	and.w	r2, r3, #3
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	6a1b      	ldr	r3, [r3, #32]
 800408c:	429a      	cmp	r2, r3
 800408e:	d12c      	bne.n	80040ea <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004090:	697b      	ldr	r3, [r7, #20]
 8004092:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800409a:	3b01      	subs	r3, #1
 800409c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800409e:	429a      	cmp	r2, r3
 80040a0:	d123      	bne.n	80040ea <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80040a2:	697b      	ldr	r3, [r7, #20]
 80040a4:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040ac:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80040ae:	429a      	cmp	r2, r3
 80040b0:	d11b      	bne.n	80040ea <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80040b2:	697b      	ldr	r3, [r7, #20]
 80040b4:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040bc:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80040be:	429a      	cmp	r2, r3
 80040c0:	d113      	bne.n	80040ea <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80040c2:	697b      	ldr	r3, [r7, #20]
 80040c4:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040cc:	085b      	lsrs	r3, r3, #1
 80040ce:	3b01      	subs	r3, #1
 80040d0:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80040d2:	429a      	cmp	r2, r3
 80040d4:	d109      	bne.n	80040ea <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80040d6:	697b      	ldr	r3, [r7, #20]
 80040d8:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80040e0:	085b      	lsrs	r3, r3, #1
 80040e2:	3b01      	subs	r3, #1
 80040e4:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80040e6:	429a      	cmp	r2, r3
 80040e8:	d001      	beq.n	80040ee <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 80040ea:	2301      	movs	r3, #1
 80040ec:	e000      	b.n	80040f0 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 80040ee:	2300      	movs	r3, #0
}
 80040f0:	4618      	mov	r0, r3
 80040f2:	3720      	adds	r7, #32
 80040f4:	46bd      	mov	sp, r7
 80040f6:	bd80      	pop	{r7, pc}
 80040f8:	40021000 	.word	0x40021000
 80040fc:	019f800c 	.word	0x019f800c
 8004100:	feeefffc 	.word	0xfeeefffc

08004104 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004104:	b580      	push	{r7, lr}
 8004106:	b086      	sub	sp, #24
 8004108:	af00      	add	r7, sp, #0
 800410a:	6078      	str	r0, [r7, #4]
 800410c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800410e:	2300      	movs	r3, #0
 8004110:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	2b00      	cmp	r3, #0
 8004116:	d101      	bne.n	800411c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004118:	2301      	movs	r3, #1
 800411a:	e11e      	b.n	800435a <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800411c:	4b91      	ldr	r3, [pc, #580]	; (8004364 <HAL_RCC_ClockConfig+0x260>)
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	f003 030f 	and.w	r3, r3, #15
 8004124:	683a      	ldr	r2, [r7, #0]
 8004126:	429a      	cmp	r2, r3
 8004128:	d910      	bls.n	800414c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800412a:	4b8e      	ldr	r3, [pc, #568]	; (8004364 <HAL_RCC_ClockConfig+0x260>)
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	f023 020f 	bic.w	r2, r3, #15
 8004132:	498c      	ldr	r1, [pc, #560]	; (8004364 <HAL_RCC_ClockConfig+0x260>)
 8004134:	683b      	ldr	r3, [r7, #0]
 8004136:	4313      	orrs	r3, r2
 8004138:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800413a:	4b8a      	ldr	r3, [pc, #552]	; (8004364 <HAL_RCC_ClockConfig+0x260>)
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	f003 030f 	and.w	r3, r3, #15
 8004142:	683a      	ldr	r2, [r7, #0]
 8004144:	429a      	cmp	r2, r3
 8004146:	d001      	beq.n	800414c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004148:	2301      	movs	r3, #1
 800414a:	e106      	b.n	800435a <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	f003 0301 	and.w	r3, r3, #1
 8004154:	2b00      	cmp	r3, #0
 8004156:	d073      	beq.n	8004240 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	685b      	ldr	r3, [r3, #4]
 800415c:	2b03      	cmp	r3, #3
 800415e:	d129      	bne.n	80041b4 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004160:	4b81      	ldr	r3, [pc, #516]	; (8004368 <HAL_RCC_ClockConfig+0x264>)
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004168:	2b00      	cmp	r3, #0
 800416a:	d101      	bne.n	8004170 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800416c:	2301      	movs	r3, #1
 800416e:	e0f4      	b.n	800435a <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8004170:	f000 f964 	bl	800443c <RCC_GetSysClockFreqFromPLLSource>
 8004174:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8004176:	693b      	ldr	r3, [r7, #16]
 8004178:	4a7c      	ldr	r2, [pc, #496]	; (800436c <HAL_RCC_ClockConfig+0x268>)
 800417a:	4293      	cmp	r3, r2
 800417c:	d93f      	bls.n	80041fe <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800417e:	4b7a      	ldr	r3, [pc, #488]	; (8004368 <HAL_RCC_ClockConfig+0x264>)
 8004180:	689b      	ldr	r3, [r3, #8]
 8004182:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004186:	2b00      	cmp	r3, #0
 8004188:	d009      	beq.n	800419e <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8004192:	2b00      	cmp	r3, #0
 8004194:	d033      	beq.n	80041fe <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800419a:	2b00      	cmp	r3, #0
 800419c:	d12f      	bne.n	80041fe <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800419e:	4b72      	ldr	r3, [pc, #456]	; (8004368 <HAL_RCC_ClockConfig+0x264>)
 80041a0:	689b      	ldr	r3, [r3, #8]
 80041a2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80041a6:	4a70      	ldr	r2, [pc, #448]	; (8004368 <HAL_RCC_ClockConfig+0x264>)
 80041a8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80041ac:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80041ae:	2380      	movs	r3, #128	; 0x80
 80041b0:	617b      	str	r3, [r7, #20]
 80041b2:	e024      	b.n	80041fe <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	685b      	ldr	r3, [r3, #4]
 80041b8:	2b02      	cmp	r3, #2
 80041ba:	d107      	bne.n	80041cc <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80041bc:	4b6a      	ldr	r3, [pc, #424]	; (8004368 <HAL_RCC_ClockConfig+0x264>)
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d109      	bne.n	80041dc <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80041c8:	2301      	movs	r3, #1
 80041ca:	e0c6      	b.n	800435a <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80041cc:	4b66      	ldr	r3, [pc, #408]	; (8004368 <HAL_RCC_ClockConfig+0x264>)
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d101      	bne.n	80041dc <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80041d8:	2301      	movs	r3, #1
 80041da:	e0be      	b.n	800435a <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80041dc:	f000 f8ce 	bl	800437c <HAL_RCC_GetSysClockFreq>
 80041e0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80041e2:	693b      	ldr	r3, [r7, #16]
 80041e4:	4a61      	ldr	r2, [pc, #388]	; (800436c <HAL_RCC_ClockConfig+0x268>)
 80041e6:	4293      	cmp	r3, r2
 80041e8:	d909      	bls.n	80041fe <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80041ea:	4b5f      	ldr	r3, [pc, #380]	; (8004368 <HAL_RCC_ClockConfig+0x264>)
 80041ec:	689b      	ldr	r3, [r3, #8]
 80041ee:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80041f2:	4a5d      	ldr	r2, [pc, #372]	; (8004368 <HAL_RCC_ClockConfig+0x264>)
 80041f4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80041f8:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80041fa:	2380      	movs	r3, #128	; 0x80
 80041fc:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80041fe:	4b5a      	ldr	r3, [pc, #360]	; (8004368 <HAL_RCC_ClockConfig+0x264>)
 8004200:	689b      	ldr	r3, [r3, #8]
 8004202:	f023 0203 	bic.w	r2, r3, #3
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	685b      	ldr	r3, [r3, #4]
 800420a:	4957      	ldr	r1, [pc, #348]	; (8004368 <HAL_RCC_ClockConfig+0x264>)
 800420c:	4313      	orrs	r3, r2
 800420e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004210:	f7fd faf2 	bl	80017f8 <HAL_GetTick>
 8004214:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004216:	e00a      	b.n	800422e <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004218:	f7fd faee 	bl	80017f8 <HAL_GetTick>
 800421c:	4602      	mov	r2, r0
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	1ad3      	subs	r3, r2, r3
 8004222:	f241 3288 	movw	r2, #5000	; 0x1388
 8004226:	4293      	cmp	r3, r2
 8004228:	d901      	bls.n	800422e <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800422a:	2303      	movs	r3, #3
 800422c:	e095      	b.n	800435a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800422e:	4b4e      	ldr	r3, [pc, #312]	; (8004368 <HAL_RCC_ClockConfig+0x264>)
 8004230:	689b      	ldr	r3, [r3, #8]
 8004232:	f003 020c 	and.w	r2, r3, #12
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	685b      	ldr	r3, [r3, #4]
 800423a:	009b      	lsls	r3, r3, #2
 800423c:	429a      	cmp	r2, r3
 800423e:	d1eb      	bne.n	8004218 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	f003 0302 	and.w	r3, r3, #2
 8004248:	2b00      	cmp	r3, #0
 800424a:	d023      	beq.n	8004294 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	f003 0304 	and.w	r3, r3, #4
 8004254:	2b00      	cmp	r3, #0
 8004256:	d005      	beq.n	8004264 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004258:	4b43      	ldr	r3, [pc, #268]	; (8004368 <HAL_RCC_ClockConfig+0x264>)
 800425a:	689b      	ldr	r3, [r3, #8]
 800425c:	4a42      	ldr	r2, [pc, #264]	; (8004368 <HAL_RCC_ClockConfig+0x264>)
 800425e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8004262:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	f003 0308 	and.w	r3, r3, #8
 800426c:	2b00      	cmp	r3, #0
 800426e:	d007      	beq.n	8004280 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8004270:	4b3d      	ldr	r3, [pc, #244]	; (8004368 <HAL_RCC_ClockConfig+0x264>)
 8004272:	689b      	ldr	r3, [r3, #8]
 8004274:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8004278:	4a3b      	ldr	r2, [pc, #236]	; (8004368 <HAL_RCC_ClockConfig+0x264>)
 800427a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800427e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004280:	4b39      	ldr	r3, [pc, #228]	; (8004368 <HAL_RCC_ClockConfig+0x264>)
 8004282:	689b      	ldr	r3, [r3, #8]
 8004284:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	689b      	ldr	r3, [r3, #8]
 800428c:	4936      	ldr	r1, [pc, #216]	; (8004368 <HAL_RCC_ClockConfig+0x264>)
 800428e:	4313      	orrs	r3, r2
 8004290:	608b      	str	r3, [r1, #8]
 8004292:	e008      	b.n	80042a6 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8004294:	697b      	ldr	r3, [r7, #20]
 8004296:	2b80      	cmp	r3, #128	; 0x80
 8004298:	d105      	bne.n	80042a6 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800429a:	4b33      	ldr	r3, [pc, #204]	; (8004368 <HAL_RCC_ClockConfig+0x264>)
 800429c:	689b      	ldr	r3, [r3, #8]
 800429e:	4a32      	ldr	r2, [pc, #200]	; (8004368 <HAL_RCC_ClockConfig+0x264>)
 80042a0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80042a4:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80042a6:	4b2f      	ldr	r3, [pc, #188]	; (8004364 <HAL_RCC_ClockConfig+0x260>)
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	f003 030f 	and.w	r3, r3, #15
 80042ae:	683a      	ldr	r2, [r7, #0]
 80042b0:	429a      	cmp	r2, r3
 80042b2:	d21d      	bcs.n	80042f0 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80042b4:	4b2b      	ldr	r3, [pc, #172]	; (8004364 <HAL_RCC_ClockConfig+0x260>)
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	f023 020f 	bic.w	r2, r3, #15
 80042bc:	4929      	ldr	r1, [pc, #164]	; (8004364 <HAL_RCC_ClockConfig+0x260>)
 80042be:	683b      	ldr	r3, [r7, #0]
 80042c0:	4313      	orrs	r3, r2
 80042c2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80042c4:	f7fd fa98 	bl	80017f8 <HAL_GetTick>
 80042c8:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80042ca:	e00a      	b.n	80042e2 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80042cc:	f7fd fa94 	bl	80017f8 <HAL_GetTick>
 80042d0:	4602      	mov	r2, r0
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	1ad3      	subs	r3, r2, r3
 80042d6:	f241 3288 	movw	r2, #5000	; 0x1388
 80042da:	4293      	cmp	r3, r2
 80042dc:	d901      	bls.n	80042e2 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80042de:	2303      	movs	r3, #3
 80042e0:	e03b      	b.n	800435a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80042e2:	4b20      	ldr	r3, [pc, #128]	; (8004364 <HAL_RCC_ClockConfig+0x260>)
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	f003 030f 	and.w	r3, r3, #15
 80042ea:	683a      	ldr	r2, [r7, #0]
 80042ec:	429a      	cmp	r2, r3
 80042ee:	d1ed      	bne.n	80042cc <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	f003 0304 	and.w	r3, r3, #4
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d008      	beq.n	800430e <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80042fc:	4b1a      	ldr	r3, [pc, #104]	; (8004368 <HAL_RCC_ClockConfig+0x264>)
 80042fe:	689b      	ldr	r3, [r3, #8]
 8004300:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	68db      	ldr	r3, [r3, #12]
 8004308:	4917      	ldr	r1, [pc, #92]	; (8004368 <HAL_RCC_ClockConfig+0x264>)
 800430a:	4313      	orrs	r3, r2
 800430c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	f003 0308 	and.w	r3, r3, #8
 8004316:	2b00      	cmp	r3, #0
 8004318:	d009      	beq.n	800432e <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800431a:	4b13      	ldr	r3, [pc, #76]	; (8004368 <HAL_RCC_ClockConfig+0x264>)
 800431c:	689b      	ldr	r3, [r3, #8]
 800431e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	691b      	ldr	r3, [r3, #16]
 8004326:	00db      	lsls	r3, r3, #3
 8004328:	490f      	ldr	r1, [pc, #60]	; (8004368 <HAL_RCC_ClockConfig+0x264>)
 800432a:	4313      	orrs	r3, r2
 800432c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800432e:	f000 f825 	bl	800437c <HAL_RCC_GetSysClockFreq>
 8004332:	4602      	mov	r2, r0
 8004334:	4b0c      	ldr	r3, [pc, #48]	; (8004368 <HAL_RCC_ClockConfig+0x264>)
 8004336:	689b      	ldr	r3, [r3, #8]
 8004338:	091b      	lsrs	r3, r3, #4
 800433a:	f003 030f 	and.w	r3, r3, #15
 800433e:	490c      	ldr	r1, [pc, #48]	; (8004370 <HAL_RCC_ClockConfig+0x26c>)
 8004340:	5ccb      	ldrb	r3, [r1, r3]
 8004342:	f003 031f 	and.w	r3, r3, #31
 8004346:	fa22 f303 	lsr.w	r3, r2, r3
 800434a:	4a0a      	ldr	r2, [pc, #40]	; (8004374 <HAL_RCC_ClockConfig+0x270>)
 800434c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800434e:	4b0a      	ldr	r3, [pc, #40]	; (8004378 <HAL_RCC_ClockConfig+0x274>)
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	4618      	mov	r0, r3
 8004354:	f7fd fa04 	bl	8001760 <HAL_InitTick>
 8004358:	4603      	mov	r3, r0
}
 800435a:	4618      	mov	r0, r3
 800435c:	3718      	adds	r7, #24
 800435e:	46bd      	mov	sp, r7
 8004360:	bd80      	pop	{r7, pc}
 8004362:	bf00      	nop
 8004364:	40022000 	.word	0x40022000
 8004368:	40021000 	.word	0x40021000
 800436c:	04c4b400 	.word	0x04c4b400
 8004370:	0800537c 	.word	0x0800537c
 8004374:	20007848 	.word	0x20007848
 8004378:	2000784c 	.word	0x2000784c

0800437c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800437c:	b480      	push	{r7}
 800437e:	b087      	sub	sp, #28
 8004380:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8004382:	4b2c      	ldr	r3, [pc, #176]	; (8004434 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004384:	689b      	ldr	r3, [r3, #8]
 8004386:	f003 030c 	and.w	r3, r3, #12
 800438a:	2b04      	cmp	r3, #4
 800438c:	d102      	bne.n	8004394 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800438e:	4b2a      	ldr	r3, [pc, #168]	; (8004438 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004390:	613b      	str	r3, [r7, #16]
 8004392:	e047      	b.n	8004424 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8004394:	4b27      	ldr	r3, [pc, #156]	; (8004434 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004396:	689b      	ldr	r3, [r3, #8]
 8004398:	f003 030c 	and.w	r3, r3, #12
 800439c:	2b08      	cmp	r3, #8
 800439e:	d102      	bne.n	80043a6 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80043a0:	4b25      	ldr	r3, [pc, #148]	; (8004438 <HAL_RCC_GetSysClockFreq+0xbc>)
 80043a2:	613b      	str	r3, [r7, #16]
 80043a4:	e03e      	b.n	8004424 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80043a6:	4b23      	ldr	r3, [pc, #140]	; (8004434 <HAL_RCC_GetSysClockFreq+0xb8>)
 80043a8:	689b      	ldr	r3, [r3, #8]
 80043aa:	f003 030c 	and.w	r3, r3, #12
 80043ae:	2b0c      	cmp	r3, #12
 80043b0:	d136      	bne.n	8004420 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80043b2:	4b20      	ldr	r3, [pc, #128]	; (8004434 <HAL_RCC_GetSysClockFreq+0xb8>)
 80043b4:	68db      	ldr	r3, [r3, #12]
 80043b6:	f003 0303 	and.w	r3, r3, #3
 80043ba:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80043bc:	4b1d      	ldr	r3, [pc, #116]	; (8004434 <HAL_RCC_GetSysClockFreq+0xb8>)
 80043be:	68db      	ldr	r3, [r3, #12]
 80043c0:	091b      	lsrs	r3, r3, #4
 80043c2:	f003 030f 	and.w	r3, r3, #15
 80043c6:	3301      	adds	r3, #1
 80043c8:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	2b03      	cmp	r3, #3
 80043ce:	d10c      	bne.n	80043ea <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80043d0:	4a19      	ldr	r2, [pc, #100]	; (8004438 <HAL_RCC_GetSysClockFreq+0xbc>)
 80043d2:	68bb      	ldr	r3, [r7, #8]
 80043d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80043d8:	4a16      	ldr	r2, [pc, #88]	; (8004434 <HAL_RCC_GetSysClockFreq+0xb8>)
 80043da:	68d2      	ldr	r2, [r2, #12]
 80043dc:	0a12      	lsrs	r2, r2, #8
 80043de:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80043e2:	fb02 f303 	mul.w	r3, r2, r3
 80043e6:	617b      	str	r3, [r7, #20]
      break;
 80043e8:	e00c      	b.n	8004404 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80043ea:	4a13      	ldr	r2, [pc, #76]	; (8004438 <HAL_RCC_GetSysClockFreq+0xbc>)
 80043ec:	68bb      	ldr	r3, [r7, #8]
 80043ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80043f2:	4a10      	ldr	r2, [pc, #64]	; (8004434 <HAL_RCC_GetSysClockFreq+0xb8>)
 80043f4:	68d2      	ldr	r2, [r2, #12]
 80043f6:	0a12      	lsrs	r2, r2, #8
 80043f8:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80043fc:	fb02 f303 	mul.w	r3, r2, r3
 8004400:	617b      	str	r3, [r7, #20]
      break;
 8004402:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004404:	4b0b      	ldr	r3, [pc, #44]	; (8004434 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004406:	68db      	ldr	r3, [r3, #12]
 8004408:	0e5b      	lsrs	r3, r3, #25
 800440a:	f003 0303 	and.w	r3, r3, #3
 800440e:	3301      	adds	r3, #1
 8004410:	005b      	lsls	r3, r3, #1
 8004412:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8004414:	697a      	ldr	r2, [r7, #20]
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	fbb2 f3f3 	udiv	r3, r2, r3
 800441c:	613b      	str	r3, [r7, #16]
 800441e:	e001      	b.n	8004424 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8004420:	2300      	movs	r3, #0
 8004422:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8004424:	693b      	ldr	r3, [r7, #16]
}
 8004426:	4618      	mov	r0, r3
 8004428:	371c      	adds	r7, #28
 800442a:	46bd      	mov	sp, r7
 800442c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004430:	4770      	bx	lr
 8004432:	bf00      	nop
 8004434:	40021000 	.word	0x40021000
 8004438:	00f42400 	.word	0x00f42400

0800443c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800443c:	b480      	push	{r7}
 800443e:	b087      	sub	sp, #28
 8004440:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004442:	4b1e      	ldr	r3, [pc, #120]	; (80044bc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004444:	68db      	ldr	r3, [r3, #12]
 8004446:	f003 0303 	and.w	r3, r3, #3
 800444a:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800444c:	4b1b      	ldr	r3, [pc, #108]	; (80044bc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800444e:	68db      	ldr	r3, [r3, #12]
 8004450:	091b      	lsrs	r3, r3, #4
 8004452:	f003 030f 	and.w	r3, r3, #15
 8004456:	3301      	adds	r3, #1
 8004458:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800445a:	693b      	ldr	r3, [r7, #16]
 800445c:	2b03      	cmp	r3, #3
 800445e:	d10c      	bne.n	800447a <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004460:	4a17      	ldr	r2, [pc, #92]	; (80044c0 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	fbb2 f3f3 	udiv	r3, r2, r3
 8004468:	4a14      	ldr	r2, [pc, #80]	; (80044bc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800446a:	68d2      	ldr	r2, [r2, #12]
 800446c:	0a12      	lsrs	r2, r2, #8
 800446e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004472:	fb02 f303 	mul.w	r3, r2, r3
 8004476:	617b      	str	r3, [r7, #20]
    break;
 8004478:	e00c      	b.n	8004494 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800447a:	4a11      	ldr	r2, [pc, #68]	; (80044c0 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004482:	4a0e      	ldr	r2, [pc, #56]	; (80044bc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004484:	68d2      	ldr	r2, [r2, #12]
 8004486:	0a12      	lsrs	r2, r2, #8
 8004488:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800448c:	fb02 f303 	mul.w	r3, r2, r3
 8004490:	617b      	str	r3, [r7, #20]
    break;
 8004492:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004494:	4b09      	ldr	r3, [pc, #36]	; (80044bc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004496:	68db      	ldr	r3, [r3, #12]
 8004498:	0e5b      	lsrs	r3, r3, #25
 800449a:	f003 0303 	and.w	r3, r3, #3
 800449e:	3301      	adds	r3, #1
 80044a0:	005b      	lsls	r3, r3, #1
 80044a2:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80044a4:	697a      	ldr	r2, [r7, #20]
 80044a6:	68bb      	ldr	r3, [r7, #8]
 80044a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80044ac:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80044ae:	687b      	ldr	r3, [r7, #4]
}
 80044b0:	4618      	mov	r0, r3
 80044b2:	371c      	adds	r7, #28
 80044b4:	46bd      	mov	sp, r7
 80044b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ba:	4770      	bx	lr
 80044bc:	40021000 	.word	0x40021000
 80044c0:	00f42400 	.word	0x00f42400

080044c4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80044c4:	b580      	push	{r7, lr}
 80044c6:	b086      	sub	sp, #24
 80044c8:	af00      	add	r7, sp, #0
 80044ca:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80044cc:	2300      	movs	r3, #0
 80044ce:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80044d0:	2300      	movs	r3, #0
 80044d2:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80044dc:	2b00      	cmp	r3, #0
 80044de:	f000 8098 	beq.w	8004612 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80044e2:	2300      	movs	r3, #0
 80044e4:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80044e6:	4b43      	ldr	r3, [pc, #268]	; (80045f4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80044e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80044ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d10d      	bne.n	800450e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80044f2:	4b40      	ldr	r3, [pc, #256]	; (80045f4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80044f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80044f6:	4a3f      	ldr	r2, [pc, #252]	; (80045f4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80044f8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80044fc:	6593      	str	r3, [r2, #88]	; 0x58
 80044fe:	4b3d      	ldr	r3, [pc, #244]	; (80045f4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004500:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004502:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004506:	60bb      	str	r3, [r7, #8]
 8004508:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800450a:	2301      	movs	r3, #1
 800450c:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800450e:	4b3a      	ldr	r3, [pc, #232]	; (80045f8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	4a39      	ldr	r2, [pc, #228]	; (80045f8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004514:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004518:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800451a:	f7fd f96d 	bl	80017f8 <HAL_GetTick>
 800451e:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004520:	e009      	b.n	8004536 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004522:	f7fd f969 	bl	80017f8 <HAL_GetTick>
 8004526:	4602      	mov	r2, r0
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	1ad3      	subs	r3, r2, r3
 800452c:	2b02      	cmp	r3, #2
 800452e:	d902      	bls.n	8004536 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8004530:	2303      	movs	r3, #3
 8004532:	74fb      	strb	r3, [r7, #19]
        break;
 8004534:	e005      	b.n	8004542 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004536:	4b30      	ldr	r3, [pc, #192]	; (80045f8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800453e:	2b00      	cmp	r3, #0
 8004540:	d0ef      	beq.n	8004522 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8004542:	7cfb      	ldrb	r3, [r7, #19]
 8004544:	2b00      	cmp	r3, #0
 8004546:	d159      	bne.n	80045fc <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004548:	4b2a      	ldr	r3, [pc, #168]	; (80045f4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800454a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800454e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004552:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004554:	697b      	ldr	r3, [r7, #20]
 8004556:	2b00      	cmp	r3, #0
 8004558:	d01e      	beq.n	8004598 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800455e:	697a      	ldr	r2, [r7, #20]
 8004560:	429a      	cmp	r2, r3
 8004562:	d019      	beq.n	8004598 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004564:	4b23      	ldr	r3, [pc, #140]	; (80045f4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004566:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800456a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800456e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004570:	4b20      	ldr	r3, [pc, #128]	; (80045f4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004572:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004576:	4a1f      	ldr	r2, [pc, #124]	; (80045f4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004578:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800457c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004580:	4b1c      	ldr	r3, [pc, #112]	; (80045f4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004582:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004586:	4a1b      	ldr	r2, [pc, #108]	; (80045f4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004588:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800458c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004590:	4a18      	ldr	r2, [pc, #96]	; (80045f4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004592:	697b      	ldr	r3, [r7, #20]
 8004594:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004598:	697b      	ldr	r3, [r7, #20]
 800459a:	f003 0301 	and.w	r3, r3, #1
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d016      	beq.n	80045d0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045a2:	f7fd f929 	bl	80017f8 <HAL_GetTick>
 80045a6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80045a8:	e00b      	b.n	80045c2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80045aa:	f7fd f925 	bl	80017f8 <HAL_GetTick>
 80045ae:	4602      	mov	r2, r0
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	1ad3      	subs	r3, r2, r3
 80045b4:	f241 3288 	movw	r2, #5000	; 0x1388
 80045b8:	4293      	cmp	r3, r2
 80045ba:	d902      	bls.n	80045c2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80045bc:	2303      	movs	r3, #3
 80045be:	74fb      	strb	r3, [r7, #19]
            break;
 80045c0:	e006      	b.n	80045d0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80045c2:	4b0c      	ldr	r3, [pc, #48]	; (80045f4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80045c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80045c8:	f003 0302 	and.w	r3, r3, #2
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d0ec      	beq.n	80045aa <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80045d0:	7cfb      	ldrb	r3, [r7, #19]
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d10b      	bne.n	80045ee <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80045d6:	4b07      	ldr	r3, [pc, #28]	; (80045f4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80045d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80045dc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80045e4:	4903      	ldr	r1, [pc, #12]	; (80045f4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80045e6:	4313      	orrs	r3, r2
 80045e8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80045ec:	e008      	b.n	8004600 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80045ee:	7cfb      	ldrb	r3, [r7, #19]
 80045f0:	74bb      	strb	r3, [r7, #18]
 80045f2:	e005      	b.n	8004600 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80045f4:	40021000 	.word	0x40021000
 80045f8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80045fc:	7cfb      	ldrb	r3, [r7, #19]
 80045fe:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004600:	7c7b      	ldrb	r3, [r7, #17]
 8004602:	2b01      	cmp	r3, #1
 8004604:	d105      	bne.n	8004612 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004606:	4ba7      	ldr	r3, [pc, #668]	; (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004608:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800460a:	4aa6      	ldr	r2, [pc, #664]	; (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800460c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004610:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	f003 0301 	and.w	r3, r3, #1
 800461a:	2b00      	cmp	r3, #0
 800461c:	d00a      	beq.n	8004634 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800461e:	4ba1      	ldr	r3, [pc, #644]	; (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004620:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004624:	f023 0203 	bic.w	r2, r3, #3
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	685b      	ldr	r3, [r3, #4]
 800462c:	499d      	ldr	r1, [pc, #628]	; (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800462e:	4313      	orrs	r3, r2
 8004630:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	f003 0302 	and.w	r3, r3, #2
 800463c:	2b00      	cmp	r3, #0
 800463e:	d00a      	beq.n	8004656 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004640:	4b98      	ldr	r3, [pc, #608]	; (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004642:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004646:	f023 020c 	bic.w	r2, r3, #12
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	689b      	ldr	r3, [r3, #8]
 800464e:	4995      	ldr	r1, [pc, #596]	; (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004650:	4313      	orrs	r3, r2
 8004652:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	f003 0304 	and.w	r3, r3, #4
 800465e:	2b00      	cmp	r3, #0
 8004660:	d00a      	beq.n	8004678 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004662:	4b90      	ldr	r3, [pc, #576]	; (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004664:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004668:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	68db      	ldr	r3, [r3, #12]
 8004670:	498c      	ldr	r1, [pc, #560]	; (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004672:	4313      	orrs	r3, r2
 8004674:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	f003 0308 	and.w	r3, r3, #8
 8004680:	2b00      	cmp	r3, #0
 8004682:	d00a      	beq.n	800469a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004684:	4b87      	ldr	r3, [pc, #540]	; (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004686:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800468a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	691b      	ldr	r3, [r3, #16]
 8004692:	4984      	ldr	r1, [pc, #528]	; (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004694:	4313      	orrs	r3, r2
 8004696:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	f003 0310 	and.w	r3, r3, #16
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d00a      	beq.n	80046bc <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80046a6:	4b7f      	ldr	r3, [pc, #508]	; (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80046a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80046ac:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	695b      	ldr	r3, [r3, #20]
 80046b4:	497b      	ldr	r1, [pc, #492]	; (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80046b6:	4313      	orrs	r3, r2
 80046b8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	f003 0320 	and.w	r3, r3, #32
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d00a      	beq.n	80046de <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80046c8:	4b76      	ldr	r3, [pc, #472]	; (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80046ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80046ce:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	699b      	ldr	r3, [r3, #24]
 80046d6:	4973      	ldr	r1, [pc, #460]	; (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80046d8:	4313      	orrs	r3, r2
 80046da:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d00a      	beq.n	8004700 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80046ea:	4b6e      	ldr	r3, [pc, #440]	; (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80046ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80046f0:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	69db      	ldr	r3, [r3, #28]
 80046f8:	496a      	ldr	r1, [pc, #424]	; (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80046fa:	4313      	orrs	r3, r2
 80046fc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004708:	2b00      	cmp	r3, #0
 800470a:	d00a      	beq.n	8004722 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800470c:	4b65      	ldr	r3, [pc, #404]	; (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800470e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004712:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	6a1b      	ldr	r3, [r3, #32]
 800471a:	4962      	ldr	r1, [pc, #392]	; (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800471c:	4313      	orrs	r3, r2
 800471e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800472a:	2b00      	cmp	r3, #0
 800472c:	d00a      	beq.n	8004744 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800472e:	4b5d      	ldr	r3, [pc, #372]	; (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004730:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004734:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800473c:	4959      	ldr	r1, [pc, #356]	; (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800473e:	4313      	orrs	r3, r2
 8004740:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800474c:	2b00      	cmp	r3, #0
 800474e:	d00a      	beq.n	8004766 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004750:	4b54      	ldr	r3, [pc, #336]	; (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004752:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004756:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800475e:	4951      	ldr	r1, [pc, #324]	; (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004760:	4313      	orrs	r3, r2
 8004762:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800476e:	2b00      	cmp	r3, #0
 8004770:	d015      	beq.n	800479e <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004772:	4b4c      	ldr	r3, [pc, #304]	; (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004774:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004778:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004780:	4948      	ldr	r1, [pc, #288]	; (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004782:	4313      	orrs	r3, r2
 8004784:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800478c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004790:	d105      	bne.n	800479e <HAL_RCCEx_PeriphCLKConfig+0x2da>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004792:	4b44      	ldr	r3, [pc, #272]	; (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004794:	68db      	ldr	r3, [r3, #12]
 8004796:	4a43      	ldr	r2, [pc, #268]	; (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004798:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800479c:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d015      	beq.n	80047d6 <HAL_RCCEx_PeriphCLKConfig+0x312>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80047aa:	4b3e      	ldr	r3, [pc, #248]	; (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80047ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80047b0:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047b8:	493a      	ldr	r1, [pc, #232]	; (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80047ba:	4313      	orrs	r3, r2
 80047bc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047c4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80047c8:	d105      	bne.n	80047d6 <HAL_RCCEx_PeriphCLKConfig+0x312>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80047ca:	4b36      	ldr	r3, [pc, #216]	; (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80047cc:	68db      	ldr	r3, [r3, #12]
 80047ce:	4a35      	ldr	r2, [pc, #212]	; (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80047d0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80047d4:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d015      	beq.n	800480e <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80047e2:	4b30      	ldr	r3, [pc, #192]	; (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80047e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80047e8:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80047f0:	492c      	ldr	r1, [pc, #176]	; (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80047f2:	4313      	orrs	r3, r2
 80047f4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80047fc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004800:	d105      	bne.n	800480e <HAL_RCCEx_PeriphCLKConfig+0x34a>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004802:	4b28      	ldr	r3, [pc, #160]	; (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004804:	68db      	ldr	r3, [r3, #12]
 8004806:	4a27      	ldr	r2, [pc, #156]	; (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004808:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800480c:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004816:	2b00      	cmp	r3, #0
 8004818:	d015      	beq.n	8004846 <HAL_RCCEx_PeriphCLKConfig+0x382>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800481a:	4b22      	ldr	r3, [pc, #136]	; (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800481c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004820:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004828:	491e      	ldr	r1, [pc, #120]	; (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800482a:	4313      	orrs	r3, r2
 800482c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004834:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004838:	d105      	bne.n	8004846 <HAL_RCCEx_PeriphCLKConfig+0x382>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800483a:	4b1a      	ldr	r3, [pc, #104]	; (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800483c:	68db      	ldr	r3, [r3, #12]
 800483e:	4a19      	ldr	r2, [pc, #100]	; (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004840:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004844:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800484e:	2b00      	cmp	r3, #0
 8004850:	d015      	beq.n	800487e <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004852:	4b14      	ldr	r3, [pc, #80]	; (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004854:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004858:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004860:	4910      	ldr	r1, [pc, #64]	; (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004862:	4313      	orrs	r3, r2
 8004864:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800486c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004870:	d105      	bne.n	800487e <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004872:	4b0c      	ldr	r3, [pc, #48]	; (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004874:	68db      	ldr	r3, [r3, #12]
 8004876:	4a0b      	ldr	r2, [pc, #44]	; (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004878:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800487c:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004886:	2b00      	cmp	r3, #0
 8004888:	d018      	beq.n	80048bc <HAL_RCCEx_PeriphCLKConfig+0x3f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800488a:	4b06      	ldr	r3, [pc, #24]	; (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800488c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004890:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004898:	4902      	ldr	r1, [pc, #8]	; (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800489a:	4313      	orrs	r3, r2
 800489c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	e001      	b.n	80048a8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 80048a4:	40021000 	.word	0x40021000
 80048a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048aa:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80048ae:	d105      	bne.n	80048bc <HAL_RCCEx_PeriphCLKConfig+0x3f8>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80048b0:	4b21      	ldr	r3, [pc, #132]	; (8004938 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 80048b2:	68db      	ldr	r3, [r3, #12]
 80048b4:	4a20      	ldr	r2, [pc, #128]	; (8004938 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 80048b6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80048ba:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d015      	beq.n	80048f4 <HAL_RCCEx_PeriphCLKConfig+0x430>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 80048c8:	4b1b      	ldr	r3, [pc, #108]	; (8004938 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 80048ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80048ce:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048d6:	4918      	ldr	r1, [pc, #96]	; (8004938 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 80048d8:	4313      	orrs	r3, r2
 80048da:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048e2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80048e6:	d105      	bne.n	80048f4 <HAL_RCCEx_PeriphCLKConfig+0x430>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80048e8:	4b13      	ldr	r3, [pc, #76]	; (8004938 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 80048ea:	68db      	ldr	r3, [r3, #12]
 80048ec:	4a12      	ldr	r2, [pc, #72]	; (8004938 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 80048ee:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80048f2:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d015      	beq.n	800492c <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8004900:	4b0d      	ldr	r3, [pc, #52]	; (8004938 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8004902:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004906:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800490e:	490a      	ldr	r1, [pc, #40]	; (8004938 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8004910:	4313      	orrs	r3, r2
 8004912:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800491a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800491e:	d105      	bne.n	800492c <HAL_RCCEx_PeriphCLKConfig+0x468>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004920:	4b05      	ldr	r3, [pc, #20]	; (8004938 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8004922:	68db      	ldr	r3, [r3, #12]
 8004924:	4a04      	ldr	r2, [pc, #16]	; (8004938 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8004926:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800492a:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800492c:	7cbb      	ldrb	r3, [r7, #18]
}
 800492e:	4618      	mov	r0, r3
 8004930:	3718      	adds	r7, #24
 8004932:	46bd      	mov	sp, r7
 8004934:	bd80      	pop	{r7, pc}
 8004936:	bf00      	nop
 8004938:	40021000 	.word	0x40021000

0800493c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800493c:	b580      	push	{r7, lr}
 800493e:	b082      	sub	sp, #8
 8004940:	af00      	add	r7, sp, #0
 8004942:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	2b00      	cmp	r3, #0
 8004948:	d101      	bne.n	800494e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800494a:	2301      	movs	r3, #1
 800494c:	e049      	b.n	80049e2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004954:	b2db      	uxtb	r3, r3
 8004956:	2b00      	cmp	r3, #0
 8004958:	d106      	bne.n	8004968 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	2200      	movs	r2, #0
 800495e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004962:	6878      	ldr	r0, [r7, #4]
 8004964:	f7fc fe18 	bl	8001598 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	2202      	movs	r2, #2
 800496c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681a      	ldr	r2, [r3, #0]
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	3304      	adds	r3, #4
 8004978:	4619      	mov	r1, r3
 800497a:	4610      	mov	r0, r2
 800497c:	f000 f878 	bl	8004a70 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	2201      	movs	r2, #1
 8004984:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	2201      	movs	r2, #1
 800498c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	2201      	movs	r2, #1
 8004994:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	2201      	movs	r2, #1
 800499c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	2201      	movs	r2, #1
 80049a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	2201      	movs	r2, #1
 80049ac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	2201      	movs	r2, #1
 80049b4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	2201      	movs	r2, #1
 80049bc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	2201      	movs	r2, #1
 80049c4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	2201      	movs	r2, #1
 80049cc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	2201      	movs	r2, #1
 80049d4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	2201      	movs	r2, #1
 80049dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80049e0:	2300      	movs	r3, #0
}
 80049e2:	4618      	mov	r0, r3
 80049e4:	3708      	adds	r7, #8
 80049e6:	46bd      	mov	sp, r7
 80049e8:	bd80      	pop	{r7, pc}

080049ea <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1, Reset + Trigger, Gated + Reset).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 80049ea:	b580      	push	{r7, lr}
 80049ec:	b082      	sub	sp, #8
 80049ee:	af00      	add	r7, sp, #0
 80049f0:	6078      	str	r0, [r7, #4]
 80049f2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_INSTANCE(htim->Instance, sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80049fa:	2b01      	cmp	r3, #1
 80049fc:	d101      	bne.n	8004a02 <HAL_TIM_SlaveConfigSynchro+0x18>
 80049fe:	2302      	movs	r3, #2
 8004a00:	e031      	b.n	8004a66 <HAL_TIM_SlaveConfigSynchro+0x7c>
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	2201      	movs	r2, #1
 8004a06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	2202      	movs	r2, #2
 8004a0e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8004a12:	6839      	ldr	r1, [r7, #0]
 8004a14:	6878      	ldr	r0, [r7, #4]
 8004a16:	f000 f8d5 	bl	8004bc4 <TIM_SlaveTimer_SetConfig>
 8004a1a:	4603      	mov	r3, r0
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d009      	beq.n	8004a34 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	2201      	movs	r2, #1
 8004a24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	2200      	movs	r2, #0
 8004a2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 8004a30:	2301      	movs	r3, #1
 8004a32:	e018      	b.n	8004a66 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	68da      	ldr	r2, [r3, #12]
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004a42:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	68da      	ldr	r2, [r3, #12]
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004a52:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	2201      	movs	r2, #1
 8004a58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	2200      	movs	r2, #0
 8004a60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004a64:	2300      	movs	r3, #0
}
 8004a66:	4618      	mov	r0, r3
 8004a68:	3708      	adds	r7, #8
 8004a6a:	46bd      	mov	sp, r7
 8004a6c:	bd80      	pop	{r7, pc}
	...

08004a70 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004a70:	b480      	push	{r7}
 8004a72:	b085      	sub	sp, #20
 8004a74:	af00      	add	r7, sp, #0
 8004a76:	6078      	str	r0, [r7, #4]
 8004a78:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	4a48      	ldr	r2, [pc, #288]	; (8004ba4 <TIM_Base_SetConfig+0x134>)
 8004a84:	4293      	cmp	r3, r2
 8004a86:	d013      	beq.n	8004ab0 <TIM_Base_SetConfig+0x40>
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004a8e:	d00f      	beq.n	8004ab0 <TIM_Base_SetConfig+0x40>
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	4a45      	ldr	r2, [pc, #276]	; (8004ba8 <TIM_Base_SetConfig+0x138>)
 8004a94:	4293      	cmp	r3, r2
 8004a96:	d00b      	beq.n	8004ab0 <TIM_Base_SetConfig+0x40>
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	4a44      	ldr	r2, [pc, #272]	; (8004bac <TIM_Base_SetConfig+0x13c>)
 8004a9c:	4293      	cmp	r3, r2
 8004a9e:	d007      	beq.n	8004ab0 <TIM_Base_SetConfig+0x40>
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	4a43      	ldr	r2, [pc, #268]	; (8004bb0 <TIM_Base_SetConfig+0x140>)
 8004aa4:	4293      	cmp	r3, r2
 8004aa6:	d003      	beq.n	8004ab0 <TIM_Base_SetConfig+0x40>
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	4a42      	ldr	r2, [pc, #264]	; (8004bb4 <TIM_Base_SetConfig+0x144>)
 8004aac:	4293      	cmp	r3, r2
 8004aae:	d108      	bne.n	8004ac2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004ab6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004ab8:	683b      	ldr	r3, [r7, #0]
 8004aba:	685b      	ldr	r3, [r3, #4]
 8004abc:	68fa      	ldr	r2, [r7, #12]
 8004abe:	4313      	orrs	r3, r2
 8004ac0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	4a37      	ldr	r2, [pc, #220]	; (8004ba4 <TIM_Base_SetConfig+0x134>)
 8004ac6:	4293      	cmp	r3, r2
 8004ac8:	d01f      	beq.n	8004b0a <TIM_Base_SetConfig+0x9a>
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004ad0:	d01b      	beq.n	8004b0a <TIM_Base_SetConfig+0x9a>
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	4a34      	ldr	r2, [pc, #208]	; (8004ba8 <TIM_Base_SetConfig+0x138>)
 8004ad6:	4293      	cmp	r3, r2
 8004ad8:	d017      	beq.n	8004b0a <TIM_Base_SetConfig+0x9a>
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	4a33      	ldr	r2, [pc, #204]	; (8004bac <TIM_Base_SetConfig+0x13c>)
 8004ade:	4293      	cmp	r3, r2
 8004ae0:	d013      	beq.n	8004b0a <TIM_Base_SetConfig+0x9a>
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	4a32      	ldr	r2, [pc, #200]	; (8004bb0 <TIM_Base_SetConfig+0x140>)
 8004ae6:	4293      	cmp	r3, r2
 8004ae8:	d00f      	beq.n	8004b0a <TIM_Base_SetConfig+0x9a>
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	4a32      	ldr	r2, [pc, #200]	; (8004bb8 <TIM_Base_SetConfig+0x148>)
 8004aee:	4293      	cmp	r3, r2
 8004af0:	d00b      	beq.n	8004b0a <TIM_Base_SetConfig+0x9a>
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	4a31      	ldr	r2, [pc, #196]	; (8004bbc <TIM_Base_SetConfig+0x14c>)
 8004af6:	4293      	cmp	r3, r2
 8004af8:	d007      	beq.n	8004b0a <TIM_Base_SetConfig+0x9a>
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	4a30      	ldr	r2, [pc, #192]	; (8004bc0 <TIM_Base_SetConfig+0x150>)
 8004afe:	4293      	cmp	r3, r2
 8004b00:	d003      	beq.n	8004b0a <TIM_Base_SetConfig+0x9a>
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	4a2b      	ldr	r2, [pc, #172]	; (8004bb4 <TIM_Base_SetConfig+0x144>)
 8004b06:	4293      	cmp	r3, r2
 8004b08:	d108      	bne.n	8004b1c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004b10:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004b12:	683b      	ldr	r3, [r7, #0]
 8004b14:	68db      	ldr	r3, [r3, #12]
 8004b16:	68fa      	ldr	r2, [r7, #12]
 8004b18:	4313      	orrs	r3, r2
 8004b1a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004b22:	683b      	ldr	r3, [r7, #0]
 8004b24:	695b      	ldr	r3, [r3, #20]
 8004b26:	4313      	orrs	r3, r2
 8004b28:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	68fa      	ldr	r2, [r7, #12]
 8004b2e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004b30:	683b      	ldr	r3, [r7, #0]
 8004b32:	689a      	ldr	r2, [r3, #8]
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004b38:	683b      	ldr	r3, [r7, #0]
 8004b3a:	681a      	ldr	r2, [r3, #0]
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	4a18      	ldr	r2, [pc, #96]	; (8004ba4 <TIM_Base_SetConfig+0x134>)
 8004b44:	4293      	cmp	r3, r2
 8004b46:	d013      	beq.n	8004b70 <TIM_Base_SetConfig+0x100>
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	4a19      	ldr	r2, [pc, #100]	; (8004bb0 <TIM_Base_SetConfig+0x140>)
 8004b4c:	4293      	cmp	r3, r2
 8004b4e:	d00f      	beq.n	8004b70 <TIM_Base_SetConfig+0x100>
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	4a19      	ldr	r2, [pc, #100]	; (8004bb8 <TIM_Base_SetConfig+0x148>)
 8004b54:	4293      	cmp	r3, r2
 8004b56:	d00b      	beq.n	8004b70 <TIM_Base_SetConfig+0x100>
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	4a18      	ldr	r2, [pc, #96]	; (8004bbc <TIM_Base_SetConfig+0x14c>)
 8004b5c:	4293      	cmp	r3, r2
 8004b5e:	d007      	beq.n	8004b70 <TIM_Base_SetConfig+0x100>
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	4a17      	ldr	r2, [pc, #92]	; (8004bc0 <TIM_Base_SetConfig+0x150>)
 8004b64:	4293      	cmp	r3, r2
 8004b66:	d003      	beq.n	8004b70 <TIM_Base_SetConfig+0x100>
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	4a12      	ldr	r2, [pc, #72]	; (8004bb4 <TIM_Base_SetConfig+0x144>)
 8004b6c:	4293      	cmp	r3, r2
 8004b6e:	d103      	bne.n	8004b78 <TIM_Base_SetConfig+0x108>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004b70:	683b      	ldr	r3, [r7, #0]
 8004b72:	691a      	ldr	r2, [r3, #16]
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	2201      	movs	r2, #1
 8004b7c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	691b      	ldr	r3, [r3, #16]
 8004b82:	f003 0301 	and.w	r3, r3, #1
 8004b86:	2b01      	cmp	r3, #1
 8004b88:	d105      	bne.n	8004b96 <TIM_Base_SetConfig+0x126>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	691b      	ldr	r3, [r3, #16]
 8004b8e:	f023 0201 	bic.w	r2, r3, #1
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	611a      	str	r2, [r3, #16]
  }
}
 8004b96:	bf00      	nop
 8004b98:	3714      	adds	r7, #20
 8004b9a:	46bd      	mov	sp, r7
 8004b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba0:	4770      	bx	lr
 8004ba2:	bf00      	nop
 8004ba4:	40012c00 	.word	0x40012c00
 8004ba8:	40000400 	.word	0x40000400
 8004bac:	40000800 	.word	0x40000800
 8004bb0:	40013400 	.word	0x40013400
 8004bb4:	40015000 	.word	0x40015000
 8004bb8:	40014000 	.word	0x40014000
 8004bbc:	40014400 	.word	0x40014400
 8004bc0:	40014800 	.word	0x40014800

08004bc4 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8004bc4:	b580      	push	{r7, lr}
 8004bc6:	b086      	sub	sp, #24
 8004bc8:	af00      	add	r7, sp, #0
 8004bca:	6078      	str	r0, [r7, #4]
 8004bcc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004bce:	2300      	movs	r3, #0
 8004bd0:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	689b      	ldr	r3, [r3, #8]
 8004bd8:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004bda:	693b      	ldr	r3, [r7, #16]
 8004bdc:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8004be0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004be4:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8004be6:	683b      	ldr	r3, [r7, #0]
 8004be8:	685b      	ldr	r3, [r3, #4]
 8004bea:	693a      	ldr	r2, [r7, #16]
 8004bec:	4313      	orrs	r3, r2
 8004bee:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8004bf0:	693b      	ldr	r3, [r7, #16]
 8004bf2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004bf6:	f023 0307 	bic.w	r3, r3, #7
 8004bfa:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8004bfc:	683b      	ldr	r3, [r7, #0]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	693a      	ldr	r2, [r7, #16]
 8004c02:	4313      	orrs	r3, r2
 8004c04:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	693a      	ldr	r2, [r7, #16]
 8004c0c:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8004c0e:	683b      	ldr	r3, [r7, #0]
 8004c10:	685b      	ldr	r3, [r3, #4]
 8004c12:	4a4e      	ldr	r2, [pc, #312]	; (8004d4c <TIM_SlaveTimer_SetConfig+0x188>)
 8004c14:	4293      	cmp	r3, r2
 8004c16:	f000 8092 	beq.w	8004d3e <TIM_SlaveTimer_SetConfig+0x17a>
 8004c1a:	4a4c      	ldr	r2, [pc, #304]	; (8004d4c <TIM_SlaveTimer_SetConfig+0x188>)
 8004c1c:	4293      	cmp	r3, r2
 8004c1e:	f200 808b 	bhi.w	8004d38 <TIM_SlaveTimer_SetConfig+0x174>
 8004c22:	4a4b      	ldr	r2, [pc, #300]	; (8004d50 <TIM_SlaveTimer_SetConfig+0x18c>)
 8004c24:	4293      	cmp	r3, r2
 8004c26:	f000 808a 	beq.w	8004d3e <TIM_SlaveTimer_SetConfig+0x17a>
 8004c2a:	4a49      	ldr	r2, [pc, #292]	; (8004d50 <TIM_SlaveTimer_SetConfig+0x18c>)
 8004c2c:	4293      	cmp	r3, r2
 8004c2e:	f200 8083 	bhi.w	8004d38 <TIM_SlaveTimer_SetConfig+0x174>
 8004c32:	4a48      	ldr	r2, [pc, #288]	; (8004d54 <TIM_SlaveTimer_SetConfig+0x190>)
 8004c34:	4293      	cmp	r3, r2
 8004c36:	f000 8082 	beq.w	8004d3e <TIM_SlaveTimer_SetConfig+0x17a>
 8004c3a:	4a46      	ldr	r2, [pc, #280]	; (8004d54 <TIM_SlaveTimer_SetConfig+0x190>)
 8004c3c:	4293      	cmp	r3, r2
 8004c3e:	d87b      	bhi.n	8004d38 <TIM_SlaveTimer_SetConfig+0x174>
 8004c40:	4a45      	ldr	r2, [pc, #276]	; (8004d58 <TIM_SlaveTimer_SetConfig+0x194>)
 8004c42:	4293      	cmp	r3, r2
 8004c44:	d07b      	beq.n	8004d3e <TIM_SlaveTimer_SetConfig+0x17a>
 8004c46:	4a44      	ldr	r2, [pc, #272]	; (8004d58 <TIM_SlaveTimer_SetConfig+0x194>)
 8004c48:	4293      	cmp	r3, r2
 8004c4a:	d875      	bhi.n	8004d38 <TIM_SlaveTimer_SetConfig+0x174>
 8004c4c:	4a43      	ldr	r2, [pc, #268]	; (8004d5c <TIM_SlaveTimer_SetConfig+0x198>)
 8004c4e:	4293      	cmp	r3, r2
 8004c50:	d075      	beq.n	8004d3e <TIM_SlaveTimer_SetConfig+0x17a>
 8004c52:	4a42      	ldr	r2, [pc, #264]	; (8004d5c <TIM_SlaveTimer_SetConfig+0x198>)
 8004c54:	4293      	cmp	r3, r2
 8004c56:	d86f      	bhi.n	8004d38 <TIM_SlaveTimer_SetConfig+0x174>
 8004c58:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8004c5c:	d06f      	beq.n	8004d3e <TIM_SlaveTimer_SetConfig+0x17a>
 8004c5e:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8004c62:	d869      	bhi.n	8004d38 <TIM_SlaveTimer_SetConfig+0x174>
 8004c64:	2b70      	cmp	r3, #112	; 0x70
 8004c66:	d01a      	beq.n	8004c9e <TIM_SlaveTimer_SetConfig+0xda>
 8004c68:	2b70      	cmp	r3, #112	; 0x70
 8004c6a:	d865      	bhi.n	8004d38 <TIM_SlaveTimer_SetConfig+0x174>
 8004c6c:	2b60      	cmp	r3, #96	; 0x60
 8004c6e:	d059      	beq.n	8004d24 <TIM_SlaveTimer_SetConfig+0x160>
 8004c70:	2b60      	cmp	r3, #96	; 0x60
 8004c72:	d861      	bhi.n	8004d38 <TIM_SlaveTimer_SetConfig+0x174>
 8004c74:	2b50      	cmp	r3, #80	; 0x50
 8004c76:	d04b      	beq.n	8004d10 <TIM_SlaveTimer_SetConfig+0x14c>
 8004c78:	2b50      	cmp	r3, #80	; 0x50
 8004c7a:	d85d      	bhi.n	8004d38 <TIM_SlaveTimer_SetConfig+0x174>
 8004c7c:	2b40      	cmp	r3, #64	; 0x40
 8004c7e:	d019      	beq.n	8004cb4 <TIM_SlaveTimer_SetConfig+0xf0>
 8004c80:	2b40      	cmp	r3, #64	; 0x40
 8004c82:	d859      	bhi.n	8004d38 <TIM_SlaveTimer_SetConfig+0x174>
 8004c84:	2b30      	cmp	r3, #48	; 0x30
 8004c86:	d05a      	beq.n	8004d3e <TIM_SlaveTimer_SetConfig+0x17a>
 8004c88:	2b30      	cmp	r3, #48	; 0x30
 8004c8a:	d855      	bhi.n	8004d38 <TIM_SlaveTimer_SetConfig+0x174>
 8004c8c:	2b20      	cmp	r3, #32
 8004c8e:	d056      	beq.n	8004d3e <TIM_SlaveTimer_SetConfig+0x17a>
 8004c90:	2b20      	cmp	r3, #32
 8004c92:	d851      	bhi.n	8004d38 <TIM_SlaveTimer_SetConfig+0x174>
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d052      	beq.n	8004d3e <TIM_SlaveTimer_SetConfig+0x17a>
 8004c98:	2b10      	cmp	r3, #16
 8004c9a:	d050      	beq.n	8004d3e <TIM_SlaveTimer_SetConfig+0x17a>
 8004c9c:	e04c      	b.n	8004d38 <TIM_SlaveTimer_SetConfig+0x174>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 8004ca2:	683b      	ldr	r3, [r7, #0]
 8004ca4:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 8004ca6:	683b      	ldr	r3, [r7, #0]
 8004ca8:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 8004caa:	683b      	ldr	r3, [r7, #0]
 8004cac:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 8004cae:	f000 f8b6 	bl	8004e1e <TIM_ETR_SetConfig>
      break;
 8004cb2:	e045      	b.n	8004d40 <TIM_SlaveTimer_SetConfig+0x17c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if ((sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED) || \
 8004cb4:	683b      	ldr	r3, [r7, #0]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	2b05      	cmp	r3, #5
 8004cba:	d004      	beq.n	8004cc6 <TIM_SlaveTimer_SetConfig+0x102>
          (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_COMBINED_GATEDRESET))
 8004cbc:	683b      	ldr	r3, [r7, #0]
 8004cbe:	681b      	ldr	r3, [r3, #0]
      if ((sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED) || \
 8004cc0:	f1b3 1f01 	cmp.w	r3, #65537	; 0x10001
 8004cc4:	d101      	bne.n	8004cca <TIM_SlaveTimer_SetConfig+0x106>
      {
        return HAL_ERROR;
 8004cc6:	2301      	movs	r3, #1
 8004cc8:	e03b      	b.n	8004d42 <TIM_SlaveTimer_SetConfig+0x17e>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	6a1b      	ldr	r3, [r3, #32]
 8004cd0:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	6a1a      	ldr	r2, [r3, #32]
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	f022 0201 	bic.w	r2, r2, #1
 8004ce0:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	699b      	ldr	r3, [r3, #24]
 8004ce8:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004cea:	68bb      	ldr	r3, [r7, #8]
 8004cec:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004cf0:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8004cf2:	683b      	ldr	r3, [r7, #0]
 8004cf4:	691b      	ldr	r3, [r3, #16]
 8004cf6:	011b      	lsls	r3, r3, #4
 8004cf8:	68ba      	ldr	r2, [r7, #8]
 8004cfa:	4313      	orrs	r3, r2
 8004cfc:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	68ba      	ldr	r2, [r7, #8]
 8004d04:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	68fa      	ldr	r2, [r7, #12]
 8004d0c:	621a      	str	r2, [r3, #32]
      break;
 8004d0e:	e017      	b.n	8004d40 <TIM_SlaveTimer_SetConfig+0x17c>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8004d14:	683b      	ldr	r3, [r7, #0]
 8004d16:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8004d18:	683b      	ldr	r3, [r7, #0]
 8004d1a:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d1c:	461a      	mov	r2, r3
 8004d1e:	f000 f81f 	bl	8004d60 <TIM_TI1_ConfigInputStage>
      break;
 8004d22:	e00d      	b.n	8004d40 <TIM_SlaveTimer_SetConfig+0x17c>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8004d28:	683b      	ldr	r3, [r7, #0]
 8004d2a:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8004d2c:	683b      	ldr	r3, [r7, #0]
 8004d2e:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004d30:	461a      	mov	r2, r3
 8004d32:	f000 f844 	bl	8004dbe <TIM_TI2_ConfigInputStage>
      break;
 8004d36:	e003      	b.n	8004d40 <TIM_SlaveTimer_SetConfig+0x17c>
      assert_param(IS_TIM_INTERNAL_TRIGGEREVENT_INSTANCE((htim->Instance), sSlaveConfig->InputTrigger));
      break;
    }

    default:
      status = HAL_ERROR;
 8004d38:	2301      	movs	r3, #1
 8004d3a:	75fb      	strb	r3, [r7, #23]
      break;
 8004d3c:	e000      	b.n	8004d40 <TIM_SlaveTimer_SetConfig+0x17c>
      break;
 8004d3e:	bf00      	nop
  }

  return status;
 8004d40:	7dfb      	ldrb	r3, [r7, #23]
}
 8004d42:	4618      	mov	r0, r3
 8004d44:	3718      	adds	r7, #24
 8004d46:	46bd      	mov	sp, r7
 8004d48:	bd80      	pop	{r7, pc}
 8004d4a:	bf00      	nop
 8004d4c:	00100070 	.word	0x00100070
 8004d50:	00100050 	.word	0x00100050
 8004d54:	00100040 	.word	0x00100040
 8004d58:	00100030 	.word	0x00100030
 8004d5c:	00100020 	.word	0x00100020

08004d60 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004d60:	b480      	push	{r7}
 8004d62:	b087      	sub	sp, #28
 8004d64:	af00      	add	r7, sp, #0
 8004d66:	60f8      	str	r0, [r7, #12]
 8004d68:	60b9      	str	r1, [r7, #8]
 8004d6a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	6a1b      	ldr	r3, [r3, #32]
 8004d70:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	6a1b      	ldr	r3, [r3, #32]
 8004d76:	f023 0201 	bic.w	r2, r3, #1
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	699b      	ldr	r3, [r3, #24]
 8004d82:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004d84:	693b      	ldr	r3, [r7, #16]
 8004d86:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004d8a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	011b      	lsls	r3, r3, #4
 8004d90:	693a      	ldr	r2, [r7, #16]
 8004d92:	4313      	orrs	r3, r2
 8004d94:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004d96:	697b      	ldr	r3, [r7, #20]
 8004d98:	f023 030a 	bic.w	r3, r3, #10
 8004d9c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004d9e:	697a      	ldr	r2, [r7, #20]
 8004da0:	68bb      	ldr	r3, [r7, #8]
 8004da2:	4313      	orrs	r3, r2
 8004da4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	693a      	ldr	r2, [r7, #16]
 8004daa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	697a      	ldr	r2, [r7, #20]
 8004db0:	621a      	str	r2, [r3, #32]
}
 8004db2:	bf00      	nop
 8004db4:	371c      	adds	r7, #28
 8004db6:	46bd      	mov	sp, r7
 8004db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dbc:	4770      	bx	lr

08004dbe <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004dbe:	b480      	push	{r7}
 8004dc0:	b087      	sub	sp, #28
 8004dc2:	af00      	add	r7, sp, #0
 8004dc4:	60f8      	str	r0, [r7, #12]
 8004dc6:	60b9      	str	r1, [r7, #8]
 8004dc8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	6a1b      	ldr	r3, [r3, #32]
 8004dce:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	6a1b      	ldr	r3, [r3, #32]
 8004dd4:	f023 0210 	bic.w	r2, r3, #16
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	699b      	ldr	r3, [r3, #24]
 8004de0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004de2:	693b      	ldr	r3, [r7, #16]
 8004de4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004de8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	031b      	lsls	r3, r3, #12
 8004dee:	693a      	ldr	r2, [r7, #16]
 8004df0:	4313      	orrs	r3, r2
 8004df2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004df4:	697b      	ldr	r3, [r7, #20]
 8004df6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004dfa:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004dfc:	68bb      	ldr	r3, [r7, #8]
 8004dfe:	011b      	lsls	r3, r3, #4
 8004e00:	697a      	ldr	r2, [r7, #20]
 8004e02:	4313      	orrs	r3, r2
 8004e04:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	693a      	ldr	r2, [r7, #16]
 8004e0a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	697a      	ldr	r2, [r7, #20]
 8004e10:	621a      	str	r2, [r3, #32]
}
 8004e12:	bf00      	nop
 8004e14:	371c      	adds	r7, #28
 8004e16:	46bd      	mov	sp, r7
 8004e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e1c:	4770      	bx	lr

08004e1e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004e1e:	b480      	push	{r7}
 8004e20:	b087      	sub	sp, #28
 8004e22:	af00      	add	r7, sp, #0
 8004e24:	60f8      	str	r0, [r7, #12]
 8004e26:	60b9      	str	r1, [r7, #8]
 8004e28:	607a      	str	r2, [r7, #4]
 8004e2a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	689b      	ldr	r3, [r3, #8]
 8004e30:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004e32:	697b      	ldr	r3, [r7, #20]
 8004e34:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004e38:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004e3a:	683b      	ldr	r3, [r7, #0]
 8004e3c:	021a      	lsls	r2, r3, #8
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	431a      	orrs	r2, r3
 8004e42:	68bb      	ldr	r3, [r7, #8]
 8004e44:	4313      	orrs	r3, r2
 8004e46:	697a      	ldr	r2, [r7, #20]
 8004e48:	4313      	orrs	r3, r2
 8004e4a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	697a      	ldr	r2, [r7, #20]
 8004e50:	609a      	str	r2, [r3, #8]
}
 8004e52:	bf00      	nop
 8004e54:	371c      	adds	r7, #28
 8004e56:	46bd      	mov	sp, r7
 8004e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e5c:	4770      	bx	lr
	...

08004e60 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004e60:	b480      	push	{r7}
 8004e62:	b085      	sub	sp, #20
 8004e64:	af00      	add	r7, sp, #0
 8004e66:	6078      	str	r0, [r7, #4]
 8004e68:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004e70:	2b01      	cmp	r3, #1
 8004e72:	d101      	bne.n	8004e78 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004e74:	2302      	movs	r3, #2
 8004e76:	e06f      	b.n	8004f58 <HAL_TIMEx_MasterConfigSynchronization+0xf8>
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	2201      	movs	r2, #1
 8004e7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	2202      	movs	r2, #2
 8004e84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	685b      	ldr	r3, [r3, #4]
 8004e8e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	689b      	ldr	r3, [r3, #8]
 8004e96:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	4a31      	ldr	r2, [pc, #196]	; (8004f64 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004e9e:	4293      	cmp	r3, r2
 8004ea0:	d009      	beq.n	8004eb6 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	4a30      	ldr	r2, [pc, #192]	; (8004f68 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8004ea8:	4293      	cmp	r3, r2
 8004eaa:	d004      	beq.n	8004eb6 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	4a2e      	ldr	r2, [pc, #184]	; (8004f6c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8004eb2:	4293      	cmp	r3, r2
 8004eb4:	d108      	bne.n	8004ec8 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8004ebc:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004ebe:	683b      	ldr	r3, [r7, #0]
 8004ec0:	685b      	ldr	r3, [r3, #4]
 8004ec2:	68fa      	ldr	r2, [r7, #12]
 8004ec4:	4313      	orrs	r3, r2
 8004ec6:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8004ece:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004ed2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004ed4:	683b      	ldr	r3, [r7, #0]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	68fa      	ldr	r2, [r7, #12]
 8004eda:	4313      	orrs	r3, r2
 8004edc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	68fa      	ldr	r2, [r7, #12]
 8004ee4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	4a1e      	ldr	r2, [pc, #120]	; (8004f64 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004eec:	4293      	cmp	r3, r2
 8004eee:	d01d      	beq.n	8004f2c <HAL_TIMEx_MasterConfigSynchronization+0xcc>
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004ef8:	d018      	beq.n	8004f2c <HAL_TIMEx_MasterConfigSynchronization+0xcc>
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	4a1c      	ldr	r2, [pc, #112]	; (8004f70 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8004f00:	4293      	cmp	r3, r2
 8004f02:	d013      	beq.n	8004f2c <HAL_TIMEx_MasterConfigSynchronization+0xcc>
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	4a1a      	ldr	r2, [pc, #104]	; (8004f74 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8004f0a:	4293      	cmp	r3, r2
 8004f0c:	d00e      	beq.n	8004f2c <HAL_TIMEx_MasterConfigSynchronization+0xcc>
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	4a15      	ldr	r2, [pc, #84]	; (8004f68 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8004f14:	4293      	cmp	r3, r2
 8004f16:	d009      	beq.n	8004f2c <HAL_TIMEx_MasterConfigSynchronization+0xcc>
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	4a16      	ldr	r2, [pc, #88]	; (8004f78 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8004f1e:	4293      	cmp	r3, r2
 8004f20:	d004      	beq.n	8004f2c <HAL_TIMEx_MasterConfigSynchronization+0xcc>
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	4a11      	ldr	r2, [pc, #68]	; (8004f6c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8004f28:	4293      	cmp	r3, r2
 8004f2a:	d10c      	bne.n	8004f46 <HAL_TIMEx_MasterConfigSynchronization+0xe6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004f2c:	68bb      	ldr	r3, [r7, #8]
 8004f2e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004f32:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004f34:	683b      	ldr	r3, [r7, #0]
 8004f36:	689b      	ldr	r3, [r3, #8]
 8004f38:	68ba      	ldr	r2, [r7, #8]
 8004f3a:	4313      	orrs	r3, r2
 8004f3c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	68ba      	ldr	r2, [r7, #8]
 8004f44:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	2201      	movs	r2, #1
 8004f4a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	2200      	movs	r2, #0
 8004f52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004f56:	2300      	movs	r3, #0
}
 8004f58:	4618      	mov	r0, r3
 8004f5a:	3714      	adds	r7, #20
 8004f5c:	46bd      	mov	sp, r7
 8004f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f62:	4770      	bx	lr
 8004f64:	40012c00 	.word	0x40012c00
 8004f68:	40013400 	.word	0x40013400
 8004f6c:	40015000 	.word	0x40015000
 8004f70:	40000400 	.word	0x40000400
 8004f74:	40000800 	.word	0x40000800
 8004f78:	40014000 	.word	0x40014000

08004f7c <arm_biquad_cascade_df2T_f32>:
 8004f7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f80:	7807      	ldrb	r7, [r0, #0]
 8004f82:	ea4f 1e13 	mov.w	lr, r3, lsr #4
 8004f86:	6885      	ldr	r5, [r0, #8]
 8004f88:	3514      	adds	r5, #20
 8004f8a:	6846      	ldr	r6, [r0, #4]
 8004f8c:	3608      	adds	r6, #8
 8004f8e:	ea4f 198e 	mov.w	r9, lr, lsl #6
 8004f92:	eb02 0b09 	add.w	fp, r2, r9
 8004f96:	f003 080f 	and.w	r8, r3, #15
 8004f9a:	ea4f 0a88 	mov.w	sl, r8, lsl #2
 8004f9e:	ed55 7a05 	vldr	s15, [r5, #-20]	; 0xffffffec
 8004fa2:	ed15 7a04 	vldr	s14, [r5, #-16]
 8004fa6:	ed55 6a03 	vldr	s13, [r5, #-12]
 8004faa:	ed15 6a02 	vldr	s12, [r5, #-8]
 8004fae:	ed55 5a01 	vldr	s11, [r5, #-4]
 8004fb2:	46b4      	mov	ip, r6
 8004fb4:	ed56 3a02 	vldr	s7, [r6, #-8]
 8004fb8:	ed16 4a01 	vldr	s8, [r6, #-4]
 8004fbc:	f1be 0f00 	cmp.w	lr, #0
 8004fc0:	f000 8195 	beq.w	80052ee <arm_biquad_cascade_df2T_f32+0x372>
 8004fc4:	f101 0040 	add.w	r0, r1, #64	; 0x40
 8004fc8:	f102 0340 	add.w	r3, r2, #64	; 0x40
 8004fcc:	4674      	mov	r4, lr
 8004fce:	ed10 3a10 	vldr	s6, [r0, #-64]	; 0xffffffc0
 8004fd2:	ee27 5a83 	vmul.f32	s10, s15, s6
 8004fd6:	ee35 5a23 	vadd.f32	s10, s10, s7
 8004fda:	ee67 4a03 	vmul.f32	s9, s14, s6
 8004fde:	ee34 4a84 	vadd.f32	s8, s9, s8
 8004fe2:	ee66 4a05 	vmul.f32	s9, s12, s10
 8004fe6:	ee34 4a84 	vadd.f32	s8, s9, s8
 8004fea:	ee26 3a83 	vmul.f32	s6, s13, s6
 8004fee:	ed03 5a10 	vstr	s10, [r3, #-64]	; 0xffffffc0
 8004ff2:	ed50 3a0f 	vldr	s7, [r0, #-60]	; 0xffffffc4
 8004ff6:	ee67 4aa3 	vmul.f32	s9, s15, s7
 8004ffa:	ee74 4a84 	vadd.f32	s9, s9, s8
 8004ffe:	ee25 5a85 	vmul.f32	s10, s11, s10
 8005002:	ee35 5a03 	vadd.f32	s10, s10, s6
 8005006:	ee27 4a23 	vmul.f32	s8, s14, s7
 800500a:	ee35 5a04 	vadd.f32	s10, s10, s8
 800500e:	ee26 3a24 	vmul.f32	s6, s12, s9
 8005012:	ee33 3a05 	vadd.f32	s6, s6, s10
 8005016:	ee66 3aa3 	vmul.f32	s7, s13, s7
 800501a:	ed43 4a0f 	vstr	s9, [r3, #-60]	; 0xffffffc4
 800501e:	ed10 4a0e 	vldr	s8, [r0, #-56]	; 0xffffffc8
 8005022:	ee27 5a84 	vmul.f32	s10, s15, s8
 8005026:	ee35 5a03 	vadd.f32	s10, s10, s6
 800502a:	ee65 4aa4 	vmul.f32	s9, s11, s9
 800502e:	ee74 4aa3 	vadd.f32	s9, s9, s7
 8005032:	ee67 3a04 	vmul.f32	s7, s14, s8
 8005036:	ee74 4aa3 	vadd.f32	s9, s9, s7
 800503a:	ee26 3a05 	vmul.f32	s6, s12, s10
 800503e:	ee33 3a24 	vadd.f32	s6, s6, s9
 8005042:	ee66 3a84 	vmul.f32	s7, s13, s8
 8005046:	ed03 5a0e 	vstr	s10, [r3, #-56]	; 0xffffffc8
 800504a:	ed10 4a0d 	vldr	s8, [r0, #-52]	; 0xffffffcc
 800504e:	ee67 4a84 	vmul.f32	s9, s15, s8
 8005052:	ee74 4a83 	vadd.f32	s9, s9, s6
 8005056:	ee25 5a85 	vmul.f32	s10, s11, s10
 800505a:	ee35 5a23 	vadd.f32	s10, s10, s7
 800505e:	ee67 3a04 	vmul.f32	s7, s14, s8
 8005062:	ee35 5a23 	vadd.f32	s10, s10, s7
 8005066:	ee26 3a24 	vmul.f32	s6, s12, s9
 800506a:	ee33 3a05 	vadd.f32	s6, s6, s10
 800506e:	ee66 3a84 	vmul.f32	s7, s13, s8
 8005072:	ed43 4a0d 	vstr	s9, [r3, #-52]	; 0xffffffcc
 8005076:	ed10 4a0c 	vldr	s8, [r0, #-48]	; 0xffffffd0
 800507a:	ee27 5a84 	vmul.f32	s10, s15, s8
 800507e:	ee35 5a03 	vadd.f32	s10, s10, s6
 8005082:	ee65 4aa4 	vmul.f32	s9, s11, s9
 8005086:	ee74 4aa3 	vadd.f32	s9, s9, s7
 800508a:	ee67 3a04 	vmul.f32	s7, s14, s8
 800508e:	ee74 4aa3 	vadd.f32	s9, s9, s7
 8005092:	ee26 3a05 	vmul.f32	s6, s12, s10
 8005096:	ee33 3a24 	vadd.f32	s6, s6, s9
 800509a:	ee66 3a84 	vmul.f32	s7, s13, s8
 800509e:	ed03 5a0c 	vstr	s10, [r3, #-48]	; 0xffffffd0
 80050a2:	ed10 4a0b 	vldr	s8, [r0, #-44]	; 0xffffffd4
 80050a6:	ee67 4a84 	vmul.f32	s9, s15, s8
 80050aa:	ee74 4a83 	vadd.f32	s9, s9, s6
 80050ae:	ee25 5a85 	vmul.f32	s10, s11, s10
 80050b2:	ee35 5a23 	vadd.f32	s10, s10, s7
 80050b6:	ee67 3a04 	vmul.f32	s7, s14, s8
 80050ba:	ee35 5a23 	vadd.f32	s10, s10, s7
 80050be:	ee26 3a24 	vmul.f32	s6, s12, s9
 80050c2:	ee33 3a05 	vadd.f32	s6, s6, s10
 80050c6:	ee66 3a84 	vmul.f32	s7, s13, s8
 80050ca:	ed43 4a0b 	vstr	s9, [r3, #-44]	; 0xffffffd4
 80050ce:	ed10 4a0a 	vldr	s8, [r0, #-40]	; 0xffffffd8
 80050d2:	ee27 5a84 	vmul.f32	s10, s15, s8
 80050d6:	ee35 5a03 	vadd.f32	s10, s10, s6
 80050da:	ee65 4aa4 	vmul.f32	s9, s11, s9
 80050de:	ee74 4aa3 	vadd.f32	s9, s9, s7
 80050e2:	ee67 3a04 	vmul.f32	s7, s14, s8
 80050e6:	ee74 4aa3 	vadd.f32	s9, s9, s7
 80050ea:	ee26 3a05 	vmul.f32	s6, s12, s10
 80050ee:	ee33 3a24 	vadd.f32	s6, s6, s9
 80050f2:	ee66 3a84 	vmul.f32	s7, s13, s8
 80050f6:	ed03 5a0a 	vstr	s10, [r3, #-40]	; 0xffffffd8
 80050fa:	ed10 4a09 	vldr	s8, [r0, #-36]	; 0xffffffdc
 80050fe:	ee67 4a84 	vmul.f32	s9, s15, s8
 8005102:	ee74 4a83 	vadd.f32	s9, s9, s6
 8005106:	ee25 5a85 	vmul.f32	s10, s11, s10
 800510a:	ee35 5a23 	vadd.f32	s10, s10, s7
 800510e:	ee67 3a04 	vmul.f32	s7, s14, s8
 8005112:	ee35 5a23 	vadd.f32	s10, s10, s7
 8005116:	ee26 3a24 	vmul.f32	s6, s12, s9
 800511a:	ee33 3a05 	vadd.f32	s6, s6, s10
 800511e:	ee66 3a84 	vmul.f32	s7, s13, s8
 8005122:	ed43 4a09 	vstr	s9, [r3, #-36]	; 0xffffffdc
 8005126:	ed10 4a08 	vldr	s8, [r0, #-32]	; 0xffffffe0
 800512a:	ee27 5a84 	vmul.f32	s10, s15, s8
 800512e:	ee35 5a03 	vadd.f32	s10, s10, s6
 8005132:	ee65 4aa4 	vmul.f32	s9, s11, s9
 8005136:	ee74 4aa3 	vadd.f32	s9, s9, s7
 800513a:	ee67 3a04 	vmul.f32	s7, s14, s8
 800513e:	ee74 4aa3 	vadd.f32	s9, s9, s7
 8005142:	ee26 3a05 	vmul.f32	s6, s12, s10
 8005146:	ee33 3a24 	vadd.f32	s6, s6, s9
 800514a:	ee66 3a84 	vmul.f32	s7, s13, s8
 800514e:	ed03 5a08 	vstr	s10, [r3, #-32]	; 0xffffffe0
 8005152:	ed10 4a07 	vldr	s8, [r0, #-28]	; 0xffffffe4
 8005156:	ee67 4a84 	vmul.f32	s9, s15, s8
 800515a:	ee74 4a83 	vadd.f32	s9, s9, s6
 800515e:	ee25 5a85 	vmul.f32	s10, s11, s10
 8005162:	ee35 5a23 	vadd.f32	s10, s10, s7
 8005166:	ee67 3a04 	vmul.f32	s7, s14, s8
 800516a:	ee35 5a23 	vadd.f32	s10, s10, s7
 800516e:	ee26 3a24 	vmul.f32	s6, s12, s9
 8005172:	ee33 3a05 	vadd.f32	s6, s6, s10
 8005176:	ee66 3a84 	vmul.f32	s7, s13, s8
 800517a:	ed43 4a07 	vstr	s9, [r3, #-28]	; 0xffffffe4
 800517e:	ed10 4a06 	vldr	s8, [r0, #-24]	; 0xffffffe8
 8005182:	ee27 5a84 	vmul.f32	s10, s15, s8
 8005186:	ee35 5a03 	vadd.f32	s10, s10, s6
 800518a:	ee65 4aa4 	vmul.f32	s9, s11, s9
 800518e:	ee74 4aa3 	vadd.f32	s9, s9, s7
 8005192:	ee67 3a04 	vmul.f32	s7, s14, s8
 8005196:	ee74 4aa3 	vadd.f32	s9, s9, s7
 800519a:	ee26 3a05 	vmul.f32	s6, s12, s10
 800519e:	ee33 3a24 	vadd.f32	s6, s6, s9
 80051a2:	ee66 3a84 	vmul.f32	s7, s13, s8
 80051a6:	ed03 5a06 	vstr	s10, [r3, #-24]	; 0xffffffe8
 80051aa:	ed10 4a05 	vldr	s8, [r0, #-20]	; 0xffffffec
 80051ae:	ee67 4a84 	vmul.f32	s9, s15, s8
 80051b2:	ee74 4a83 	vadd.f32	s9, s9, s6
 80051b6:	ee25 5a85 	vmul.f32	s10, s11, s10
 80051ba:	ee35 5a23 	vadd.f32	s10, s10, s7
 80051be:	ee67 3a04 	vmul.f32	s7, s14, s8
 80051c2:	ee35 5a23 	vadd.f32	s10, s10, s7
 80051c6:	ee26 3a24 	vmul.f32	s6, s12, s9
 80051ca:	ee33 3a05 	vadd.f32	s6, s6, s10
 80051ce:	ee66 3a84 	vmul.f32	s7, s13, s8
 80051d2:	ed43 4a05 	vstr	s9, [r3, #-20]	; 0xffffffec
 80051d6:	ed10 4a04 	vldr	s8, [r0, #-16]
 80051da:	ee27 5a84 	vmul.f32	s10, s15, s8
 80051de:	ee35 5a03 	vadd.f32	s10, s10, s6
 80051e2:	ee65 4aa4 	vmul.f32	s9, s11, s9
 80051e6:	ee74 4aa3 	vadd.f32	s9, s9, s7
 80051ea:	ee67 3a04 	vmul.f32	s7, s14, s8
 80051ee:	ee74 4aa3 	vadd.f32	s9, s9, s7
 80051f2:	ee26 3a05 	vmul.f32	s6, s12, s10
 80051f6:	ee33 3a24 	vadd.f32	s6, s6, s9
 80051fa:	ee66 3a84 	vmul.f32	s7, s13, s8
 80051fe:	ed03 5a04 	vstr	s10, [r3, #-16]
 8005202:	ed10 4a03 	vldr	s8, [r0, #-12]
 8005206:	ee67 4a84 	vmul.f32	s9, s15, s8
 800520a:	ee74 4a83 	vadd.f32	s9, s9, s6
 800520e:	ee25 5a85 	vmul.f32	s10, s11, s10
 8005212:	ee35 5a23 	vadd.f32	s10, s10, s7
 8005216:	ee67 3a04 	vmul.f32	s7, s14, s8
 800521a:	ee35 5a23 	vadd.f32	s10, s10, s7
 800521e:	ee26 3a24 	vmul.f32	s6, s12, s9
 8005222:	ee33 3a05 	vadd.f32	s6, s6, s10
 8005226:	ee66 3a84 	vmul.f32	s7, s13, s8
 800522a:	ed43 4a03 	vstr	s9, [r3, #-12]
 800522e:	ed10 4a02 	vldr	s8, [r0, #-8]
 8005232:	ee27 5a84 	vmul.f32	s10, s15, s8
 8005236:	ee35 5a03 	vadd.f32	s10, s10, s6
 800523a:	ee65 4aa4 	vmul.f32	s9, s11, s9
 800523e:	ee74 4aa3 	vadd.f32	s9, s9, s7
 8005242:	ee67 3a04 	vmul.f32	s7, s14, s8
 8005246:	ee74 4aa3 	vadd.f32	s9, s9, s7
 800524a:	ee26 3a05 	vmul.f32	s6, s12, s10
 800524e:	ee33 3a24 	vadd.f32	s6, s6, s9
 8005252:	ee66 3a84 	vmul.f32	s7, s13, s8
 8005256:	ed03 5a02 	vstr	s10, [r3, #-8]
 800525a:	ed10 4a01 	vldr	s8, [r0, #-4]
 800525e:	ee67 4a84 	vmul.f32	s9, s15, s8
 8005262:	ee74 4a83 	vadd.f32	s9, s9, s6
 8005266:	ee25 5a85 	vmul.f32	s10, s11, s10
 800526a:	ee35 5a23 	vadd.f32	s10, s10, s7
 800526e:	ee67 3a04 	vmul.f32	s7, s14, s8
 8005272:	ee35 5a23 	vadd.f32	s10, s10, s7
 8005276:	ee66 3a24 	vmul.f32	s7, s12, s9
 800527a:	ee73 3a85 	vadd.f32	s7, s7, s10
 800527e:	ee26 5a84 	vmul.f32	s10, s13, s8
 8005282:	ee25 4aa4 	vmul.f32	s8, s11, s9
 8005286:	ee34 4a05 	vadd.f32	s8, s8, s10
 800528a:	ed43 4a01 	vstr	s9, [r3, #-4]
 800528e:	3040      	adds	r0, #64	; 0x40
 8005290:	3340      	adds	r3, #64	; 0x40
 8005292:	3c01      	subs	r4, #1
 8005294:	f47f ae9b 	bne.w	8004fce <arm_biquad_cascade_df2T_f32+0x52>
 8005298:	4449      	add	r1, r9
 800529a:	465b      	mov	r3, fp
 800529c:	f1b8 0f00 	cmp.w	r8, #0
 80052a0:	d019      	beq.n	80052d6 <arm_biquad_cascade_df2T_f32+0x35a>
 80052a2:	eb01 000a 	add.w	r0, r1, sl
 80052a6:	ecf1 2a01 	vldmia	r1!, {s5}
 80052aa:	ee27 3aa2 	vmul.f32	s6, s15, s5
 80052ae:	ee33 3a23 	vadd.f32	s6, s6, s7
 80052b2:	ee67 3a22 	vmul.f32	s7, s14, s5
 80052b6:	ee33 4a84 	vadd.f32	s8, s7, s8
 80052ba:	ee26 5a03 	vmul.f32	s10, s12, s6
 80052be:	ee75 3a04 	vadd.f32	s7, s10, s8
 80052c2:	ee66 2aa2 	vmul.f32	s5, s13, s5
 80052c6:	ee25 4a83 	vmul.f32	s8, s11, s6
 80052ca:	ee34 4a22 	vadd.f32	s8, s8, s5
 80052ce:	eca3 3a01 	vstmia	r3!, {s6}
 80052d2:	4281      	cmp	r1, r0
 80052d4:	d1e7      	bne.n	80052a6 <arm_biquad_cascade_df2T_f32+0x32a>
 80052d6:	ed4c 3a02 	vstr	s7, [ip, #-8]
 80052da:	ed0c 4a01 	vstr	s8, [ip, #-4]
 80052de:	3514      	adds	r5, #20
 80052e0:	3608      	adds	r6, #8
 80052e2:	4611      	mov	r1, r2
 80052e4:	3f01      	subs	r7, #1
 80052e6:	f47f ae5a 	bne.w	8004f9e <arm_biquad_cascade_df2T_f32+0x22>
 80052ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80052ee:	4613      	mov	r3, r2
 80052f0:	e7d4      	b.n	800529c <arm_biquad_cascade_df2T_f32+0x320>
	...

080052f4 <arm_biquad_cascade_df2T_init_f32>:
 80052f4:	b510      	push	{r4, lr}
 80052f6:	6082      	str	r2, [r0, #8]
 80052f8:	7001      	strb	r1, [r0, #0]
 80052fa:	4604      	mov	r4, r0
 80052fc:	00ca      	lsls	r2, r1, #3
 80052fe:	4618      	mov	r0, r3
 8005300:	2100      	movs	r1, #0
 8005302:	f000 f803 	bl	800530c <memset>
 8005306:	6060      	str	r0, [r4, #4]
 8005308:	bd10      	pop	{r4, pc}
 800530a:	bf00      	nop

0800530c <memset>:
 800530c:	4402      	add	r2, r0
 800530e:	4603      	mov	r3, r0
 8005310:	4293      	cmp	r3, r2
 8005312:	d100      	bne.n	8005316 <memset+0xa>
 8005314:	4770      	bx	lr
 8005316:	f803 1b01 	strb.w	r1, [r3], #1
 800531a:	e7f9      	b.n	8005310 <memset+0x4>

0800531c <__libc_init_array>:
 800531c:	b570      	push	{r4, r5, r6, lr}
 800531e:	4d0d      	ldr	r5, [pc, #52]	; (8005354 <__libc_init_array+0x38>)
 8005320:	4c0d      	ldr	r4, [pc, #52]	; (8005358 <__libc_init_array+0x3c>)
 8005322:	1b64      	subs	r4, r4, r5
 8005324:	10a4      	asrs	r4, r4, #2
 8005326:	2600      	movs	r6, #0
 8005328:	42a6      	cmp	r6, r4
 800532a:	d109      	bne.n	8005340 <__libc_init_array+0x24>
 800532c:	4d0b      	ldr	r5, [pc, #44]	; (800535c <__libc_init_array+0x40>)
 800532e:	4c0c      	ldr	r4, [pc, #48]	; (8005360 <__libc_init_array+0x44>)
 8005330:	f000 f818 	bl	8005364 <_init>
 8005334:	1b64      	subs	r4, r4, r5
 8005336:	10a4      	asrs	r4, r4, #2
 8005338:	2600      	movs	r6, #0
 800533a:	42a6      	cmp	r6, r4
 800533c:	d105      	bne.n	800534a <__libc_init_array+0x2e>
 800533e:	bd70      	pop	{r4, r5, r6, pc}
 8005340:	f855 3b04 	ldr.w	r3, [r5], #4
 8005344:	4798      	blx	r3
 8005346:	3601      	adds	r6, #1
 8005348:	e7ee      	b.n	8005328 <__libc_init_array+0xc>
 800534a:	f855 3b04 	ldr.w	r3, [r5], #4
 800534e:	4798      	blx	r3
 8005350:	3601      	adds	r6, #1
 8005352:	e7f2      	b.n	800533a <__libc_init_array+0x1e>
 8005354:	0800538c 	.word	0x0800538c
 8005358:	0800538c 	.word	0x0800538c
 800535c:	0800538c 	.word	0x0800538c
 8005360:	08005390 	.word	0x08005390

08005364 <_init>:
 8005364:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005366:	bf00      	nop
 8005368:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800536a:	bc08      	pop	{r3}
 800536c:	469e      	mov	lr, r3
 800536e:	4770      	bx	lr

08005370 <_fini>:
 8005370:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005372:	bf00      	nop
 8005374:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005376:	bc08      	pop	{r3}
 8005378:	469e      	mov	lr, r3
 800537a:	4770      	bx	lr
