#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Sun Sep 17 12:12:28 2017
# Process ID: 6964
# Current directory: C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11884 C:\Users\ahmadw\Desktop\ECE491\DigitalDesign\Lab03\Lab03.xpr
# Log file: C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/vivado.log
# Journal file: C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
update_compile_order -fileset sources_1
set_property top rtl_transmitter_self_check_bench [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'rtl_transmitter_self_check_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.sim/sim_1/behav'
"xvlog -m64 --relax -prj rtl_transmitter_self_check_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter_fsm
WARNING: [VRFC 10-756] identifier D is used before its declaration [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:27]
WARNING: [VRFC 10-756] identifier N is used before its declaration [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:28]
WARNING: [VRFC 10-756] identifier N is used before its declaration [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:29]
WARNING: [VRFC 10-756] identifier N is used before its declaration [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:30]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_pulser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcdcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/rtl_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rtl_transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/imports/Downloads/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/imports/Downloads/check_p.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/new/rtl_transmitter_self_check_bench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rtl_transmitter_self_check_bench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 83f6e1599ada4e8393d091507958fa27 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot rtl_transmitter_self_check_bench_behav xil_defaultlib.rtl_transmitter_self_check_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/imports/Downloads/check_p.sv" Line 37. Module check_p doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/imports/Downloads/check_p.sv" Line 37. Module check_p doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.single_pulser
Compiling module xil_defaultlib.bcdcounter(COUNT_CEILING=9)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.bcdcounter(COUNT_CEILING=2)
Compiling module xil_defaultlib.bcdcounter(COUNT_CEILING=5)
Compiling module xil_defaultlib.transmitter_fsm(WAIT_BITS=2)
Compiling module xil_defaultlib.rtl_transmitter
Compiling module xil_defaultlib.rtl_transmitter_self_check_bench
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.check_p
Built simulation snapshot rtl_transmitter_self_check_bench_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.sim/sim_1/behav/xsim.dir/rtl_transmitter_self_check_bench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Sep 17 12:17:41 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "rtl_transmitter_self_check_bench_behav -key {Behavioral:sim_1:Functional:rtl_transmitter_self_check_bench} -tclbatch {rtl_transmitter_self_check_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source rtl_transmitter_self_check_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: 0ns : none of the conditions were true for unique case from File:C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:76
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
INFO: [USF-XSim-96] XSim completed. Design snapshot 'rtl_transmitter_self_check_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 865.230 ; gain = 0.000
run 10 ms
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: Ready goes low on send
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is high during transmission of the last bit
OK: Ready is high during transmission of the last bit
OK: TXEN is low before send is first asserted
OK: TXEN goes high after send is asserted
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for last bit and EOF
OK: TXEN stays high for last bit and EOF
OK: TXEN stays high for last bit and EOF
OK: TXEN is low after EOF
run 10 ms
run 10 ms
add_bp {C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/new/rtl_transmitter_self_check_bench.sv} 91
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'rtl_transmitter_self_check_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.sim/sim_1/behav'
"xvlog -m64 --relax -prj rtl_transmitter_self_check_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter_fsm
WARNING: [VRFC 10-756] identifier D is used before its declaration [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:27]
WARNING: [VRFC 10-756] identifier N is used before its declaration [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:28]
WARNING: [VRFC 10-756] identifier N is used before its declaration [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:29]
WARNING: [VRFC 10-756] identifier N is used before its declaration [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:30]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_pulser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcdcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/rtl_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rtl_transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/imports/Downloads/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/imports/Downloads/check_p.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/new/rtl_transmitter_self_check_bench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rtl_transmitter_self_check_bench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 83f6e1599ada4e8393d091507958fa27 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot rtl_transmitter_self_check_bench_behav xil_defaultlib.rtl_transmitter_self_check_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/imports/Downloads/check_p.sv" Line 37. Module check_p doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/imports/Downloads/check_p.sv" Line 37. Module check_p doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.single_pulser
Compiling module xil_defaultlib.bcdcounter(COUNT_CEILING=9)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.bcdcounter(COUNT_CEILING=2)
Compiling module xil_defaultlib.bcdcounter(COUNT_CEILING=5)
Compiling module xil_defaultlib.transmitter_fsm(WAIT_BITS=2)
Compiling module xil_defaultlib.rtl_transmitter
Compiling module xil_defaultlib.rtl_transmitter_self_check_bench
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.check_p
Built simulation snapshot rtl_transmitter_self_check_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
WARNING: 0ns : none of the conditions were true for unique case from File:C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:76
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 868.594 ; gain = 0.000
run 10 ms
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: Ready goes low on send
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is high during transmission of the last bit
OK: Ready is high during transmission of the last bit
Stopped at time : 190305 ns : File "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/new/rtl_transmitter_self_check_bench.sv" Line 91
remove_bps -file {C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/new/rtl_transmitter_self_check_bench.sv} -line 91
run 10 ms
OK: TXEN is low before send is first asserted
OK: TXEN goes high after send is asserted
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for last bit and EOF
OK: TXEN stays high for last bit and EOF
OK: TXEN stays high for last bit and EOF
OK: TXEN is low after EOF
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'rtl_transmitter_self_check_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.sim/sim_1/behav'
"xvlog -m64 --relax -prj rtl_transmitter_self_check_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter_fsm
WARNING: [VRFC 10-756] identifier D is used before its declaration [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:27]
WARNING: [VRFC 10-756] identifier N is used before its declaration [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:28]
WARNING: [VRFC 10-756] identifier N is used before its declaration [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:29]
WARNING: [VRFC 10-756] identifier N is used before its declaration [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:30]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_pulser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcdcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/rtl_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rtl_transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/imports/Downloads/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/imports/Downloads/check_p.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/new/rtl_transmitter_self_check_bench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rtl_transmitter_self_check_bench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 83f6e1599ada4e8393d091507958fa27 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot rtl_transmitter_self_check_bench_behav xil_defaultlib.rtl_transmitter_self_check_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/imports/Downloads/check_p.sv" Line 37. Module check_p doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/imports/Downloads/check_p.sv" Line 37. Module check_p doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.single_pulser
Compiling module xil_defaultlib.bcdcounter(COUNT_CEILING=9)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.bcdcounter(COUNT_CEILING=2)
Compiling module xil_defaultlib.bcdcounter(COUNT_CEILING=5)
Compiling module xil_defaultlib.transmitter_fsm(WAIT_BITS=2)
Compiling module xil_defaultlib.rtl_transmitter
Compiling module xil_defaultlib.rtl_transmitter_self_check_bench
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.check_p
Built simulation snapshot rtl_transmitter_self_check_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
WARNING: 0ns : none of the conditions were true for unique case from File:C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:76
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 881.086 ; gain = 0.000
run 10 ms
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: Ready goes low on send
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is high during transmission of the last bit
OK: Ready is high during transmission of the last bit
OK: TXEN is low before send is first asserted
OK: TXEN goes high after send is asserted
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for last bit and EOF
OK: TXEN stays high for last bit and EOF
OK: TXEN stays high for last bit and EOF
OK: TXEN is low after EOF
FAIL(TXD is low first for a 0 bit) Failed test 327 at time 390565.
  Expected value 0x0, Inspected Value 0x1
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'rtl_transmitter_self_check_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.sim/sim_1/behav'
"xvlog -m64 --relax -prj rtl_transmitter_self_check_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter_fsm
WARNING: [VRFC 10-756] identifier D is used before its declaration [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:27]
WARNING: [VRFC 10-756] identifier N is used before its declaration [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:28]
WARNING: [VRFC 10-756] identifier N is used before its declaration [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:29]
WARNING: [VRFC 10-756] identifier N is used before its declaration [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:30]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_pulser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcdcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/rtl_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rtl_transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/imports/Downloads/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/imports/Downloads/check_p.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/new/rtl_transmitter_self_check_bench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rtl_transmitter_self_check_bench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 83f6e1599ada4e8393d091507958fa27 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot rtl_transmitter_self_check_bench_behav xil_defaultlib.rtl_transmitter_self_check_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/imports/Downloads/check_p.sv" Line 37. Module check_p doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/imports/Downloads/check_p.sv" Line 37. Module check_p doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.single_pulser
Compiling module xil_defaultlib.bcdcounter(COUNT_CEILING=9)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.bcdcounter(COUNT_CEILING=2)
Compiling module xil_defaultlib.bcdcounter(COUNT_CEILING=5)
Compiling module xil_defaultlib.transmitter_fsm(WAIT_BITS=2)
Compiling module xil_defaultlib.rtl_transmitter
Compiling module xil_defaultlib.rtl_transmitter_self_check_bench
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.check_p
Built simulation snapshot rtl_transmitter_self_check_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
WARNING: 0ns : none of the conditions were true for unique case from File:C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:76
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
run all
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: Ready goes low on send
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is high during transmission of the last bit
OK: Ready is high during transmission of the last bit
OK: TXEN is low before send is first asserted
OK: TXEN goes high after send is asserted
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for last bit and EOF
OK: TXEN stays high for last bit and EOF
OK: TXEN stays high for last bit and EOF
OK: TXEN is low after EOF
FAIL(TXD is low first for a 0 bit) Failed test 327 at time 390565.
  Expected value 0x0, Inspected Value 0x1
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'run' was cancelled
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'rtl_transmitter_self_check_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.sim/sim_1/behav'
"xvlog -m64 --relax -prj rtl_transmitter_self_check_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter_fsm
WARNING: [VRFC 10-756] identifier D is used before its declaration [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:27]
WARNING: [VRFC 10-756] identifier N is used before its declaration [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:28]
WARNING: [VRFC 10-756] identifier N is used before its declaration [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:29]
WARNING: [VRFC 10-756] identifier N is used before its declaration [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:30]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_pulser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcdcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/rtl_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rtl_transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/imports/Downloads/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/imports/Downloads/check_p.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/new/rtl_transmitter_self_check_bench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rtl_transmitter_self_check_bench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 83f6e1599ada4e8393d091507958fa27 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot rtl_transmitter_self_check_bench_behav xil_defaultlib.rtl_transmitter_self_check_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/imports/Downloads/check_p.sv" Line 37. Module check_p doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/imports/Downloads/check_p.sv" Line 37. Module check_p doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.single_pulser
Compiling module xil_defaultlib.bcdcounter(COUNT_CEILING=9)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.bcdcounter(COUNT_CEILING=2)
Compiling module xil_defaultlib.bcdcounter(COUNT_CEILING=5)
Compiling module xil_defaultlib.transmitter_fsm(WAIT_BITS=2)
Compiling module xil_defaultlib.rtl_transmitter
Compiling module xil_defaultlib.rtl_transmitter_self_check_bench
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.check_p
Built simulation snapshot rtl_transmitter_self_check_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
WARNING: 0ns : none of the conditions were true for unique case from File:C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:76
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 884.008 ; gain = 0.000
run 10 ms
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: Ready goes low on send
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is high during transmission of the last bit
OK: Ready is high during transmission of the last bit
OK: TXEN is low before send is first asserted
OK: TXEN goes high after send is asserted
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for last bit and EOF
OK: TXEN stays high for last bit and EOF
OK: TXEN stays high for last bit and EOF
OK: TXEN is low after EOF
FAIL(TXD is high second for a 0 bit) Failed test 328 at time 390575.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 329 at time 390585.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 330 at time 390595.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 331 at time 390605.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 332 at time 390615.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 333 at time 390625.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 334 at time 390635.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 335 at time 390645.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 336 at time 390655.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 337 at time 390665.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 338 at time 390675.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 339 at time 390685.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 340 at time 390695.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 341 at time 390705.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 342 at time 390715.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 343 at time 390725.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 344 at time 390735.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 345 at time 390745.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 346 at time 390755.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 347 at time 390765.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 348 at time 390775.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 349 at time 390785.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 350 at time 390795.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 351 at time 390805.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 352 at time 390815.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 353 at time 390825.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 354 at time 390835.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 355 at time 390845.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 356 at time 390855.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 357 at time 390865.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 358 at time 390875.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 359 at time 390885.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 360 at time 390895.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 361 at time 390905.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 362 at time 390915.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 363 at time 390925.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 364 at time 390935.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 365 at time 390945.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 366 at time 390955.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 367 at time 390965.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 368 at time 390975.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 369 at time 390985.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 370 at time 390995.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 371 at time 391005.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 372 at time 391015.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 373 at time 391025.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 374 at time 391035.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 375 at time 391045.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 376 at time 391055.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 377 at time 391065.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 378 at time 391075.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 379 at time 391085.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 380 at time 391095.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 381 at time 391105.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 382 at time 391115.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 383 at time 391125.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 384 at time 391135.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 385 at time 391145.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 386 at time 391155.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 387 at time 391165.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 388 at time 391175.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 389 at time 391185.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 390 at time 391195.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 391 at time 391205.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 392 at time 391215.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 393 at time 391225.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 394 at time 391235.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 395 at time 391245.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 396 at time 391255.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 397 at time 391265.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 398 at time 391275.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 399 at time 391285.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 400 at time 391295.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 401 at time 391305.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 402 at time 391315.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 403 at time 391325.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 404 at time 391335.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 405 at time 391345.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 406 at time 391355.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 407 at time 391365.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 408 at time 391375.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 409 at time 391385.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 410 at time 391395.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 411 at time 391405.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 412 at time 391415.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 413 at time 391425.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 414 at time 391435.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 415 at time 391445.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 416 at time 391455.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 417 at time 391465.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 418 at time 391475.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 419 at time 391485.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 420 at time 391495.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 421 at time 391505.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 422 at time 391515.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 423 at time 391525.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 424 at time 391535.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 425 at time 391545.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 426 at time 391555.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 427 at time 391565.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 428 at time 391575.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 429 at time 391585.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 430 at time 391595.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 431 at time 391605.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 432 at time 391615.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 433 at time 391625.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 434 at time 391635.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 435 at time 391645.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 436 at time 391655.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 437 at time 391665.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 438 at time 391675.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 439 at time 391685.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 440 at time 391695.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 441 at time 391705.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 442 at time 391715.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 443 at time 391725.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 444 at time 391735.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 445 at time 391745.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 446 at time 391755.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 447 at time 391765.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 448 at time 391775.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 449 at time 391785.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 450 at time 391795.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 451 at time 391805.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 452 at time 391815.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 453 at time 391825.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 454 at time 391835.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 455 at time 391845.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 456 at time 391855.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 457 at time 391865.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 458 at time 391875.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 459 at time 391885.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 460 at time 391895.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 461 at time 391905.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 462 at time 391915.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 463 at time 391925.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 464 at time 391935.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 465 at time 391945.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 466 at time 391955.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 467 at time 391965.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 468 at time 391975.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 469 at time 391985.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 470 at time 391995.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 471 at time 392005.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 472 at time 392015.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 473 at time 392025.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 474 at time 392035.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 475 at time 392045.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 476 at time 392055.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 477 at time 392065.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 478 at time 392075.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 479 at time 392085.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 480 at time 392095.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 481 at time 392105.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 482 at time 392115.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 483 at time 392125.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 484 at time 392135.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 485 at time 392145.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 486 at time 392155.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 487 at time 392165.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 488 at time 392175.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 489 at time 392185.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 490 at time 392195.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 491 at time 392205.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 492 at time 392215.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 493 at time 392225.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 494 at time 392235.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 495 at time 392245.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 496 at time 392255.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 497 at time 392265.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 498 at time 392275.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 499 at time 392285.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 500 at time 392295.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 501 at time 392305.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 502 at time 392315.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 503 at time 392325.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 504 at time 392335.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 505 at time 392345.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 506 at time 392355.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 507 at time 392365.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 508 at time 392375.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 509 at time 392385.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 510 at time 392395.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 511 at time 392405.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 512 at time 392415.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 513 at time 392425.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 514 at time 392435.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 515 at time 392445.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 516 at time 392455.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 517 at time 392465.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 518 at time 392475.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 519 at time 392485.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 520 at time 392495.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 521 at time 392505.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 522 at time 392515.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 523 at time 392525.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 524 at time 392535.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 525 at time 392545.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 526 at time 392555.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 527 at time 392565.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 528 at time 392575.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 529 at time 392585.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 530 at time 392595.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 531 at time 392605.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 532 at time 392615.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 533 at time 392625.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 534 at time 392635.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 535 at time 392645.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 536 at time 392655.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 537 at time 392665.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 538 at time 392675.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 539 at time 392685.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 540 at time 392695.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 541 at time 392705.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 542 at time 392715.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 543 at time 392725.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 544 at time 392735.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 545 at time 392745.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 546 at time 392755.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 547 at time 392765.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 548 at time 392775.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 549 at time 392785.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 550 at time 392795.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 551 at time 392805.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 552 at time 392815.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 553 at time 392825.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 554 at time 392835.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 555 at time 392845.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 556 at time 392855.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 557 at time 392865.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 558 at time 392875.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 559 at time 392885.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 560 at time 392895.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 561 at time 392905.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 562 at time 392915.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 563 at time 392925.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 564 at time 392935.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 565 at time 392945.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 566 at time 392955.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 567 at time 392965.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 568 at time 392975.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 569 at time 392985.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 570 at time 392995.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 571 at time 393005.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 572 at time 393015.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 573 at time 393025.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 574 at time 393035.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 575 at time 393045.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 576 at time 393055.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 577 at time 393065.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 578 at time 393075.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 579 at time 393085.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 580 at time 393095.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 581 at time 393105.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 582 at time 393115.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 583 at time 393125.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 584 at time 393135.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 585 at time 393145.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 586 at time 393155.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 587 at time 393165.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 588 at time 393175.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 589 at time 393185.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 590 at time 393195.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 591 at time 393205.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 592 at time 393215.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 593 at time 393225.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 594 at time 393235.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 595 at time 393245.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 596 at time 393255.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 597 at time 393265.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 598 at time 393275.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 599 at time 393285.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 600 at time 393295.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 601 at time 393305.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 602 at time 393315.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 603 at time 393325.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 604 at time 393335.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 605 at time 393345.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 606 at time 393355.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 607 at time 393365.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 608 at time 393375.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 609 at time 393385.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 610 at time 393395.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 611 at time 393405.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 612 at time 393415.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 613 at time 393425.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 614 at time 393435.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 615 at time 393445.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 616 at time 393455.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 617 at time 393465.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 618 at time 393475.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 619 at time 393485.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 620 at time 393495.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 621 at time 393505.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 622 at time 393515.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 623 at time 393525.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 624 at time 393535.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 625 at time 393545.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 626 at time 393555.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 627 at time 393565.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 628 at time 393575.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 629 at time 393585.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 630 at time 393595.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 631 at time 393605.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 632 at time 393615.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 633 at time 393625.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 634 at time 393635.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 635 at time 393645.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 636 at time 393655.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 637 at time 393665.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 638 at time 393675.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 639 at time 393685.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 640 at time 393695.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 641 at time 393705.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 642 at time 393715.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 643 at time 393725.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 644 at time 393735.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 645 at time 393745.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 646 at time 393755.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 647 at time 393765.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 648 at time 393775.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 649 at time 393785.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 650 at time 393795.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 651 at time 393805.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 652 at time 393815.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 653 at time 393825.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 654 at time 393835.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 655 at time 393845.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 656 at time 393855.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 657 at time 393865.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 658 at time 393875.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 659 at time 393885.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 660 at time 393895.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 661 at time 393905.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 662 at time 393915.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 663 at time 393925.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 664 at time 393935.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 665 at time 393945.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 666 at time 393955.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 667 at time 393965.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 668 at time 393975.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 669 at time 393985.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 670 at time 393995.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 671 at time 394005.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 672 at time 394015.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 673 at time 394025.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 674 at time 394035.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 675 at time 394045.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 676 at time 394055.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 677 at time 394065.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 678 at time 394075.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 679 at time 394085.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 680 at time 394095.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 681 at time 394105.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 682 at time 394115.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 683 at time 394125.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 684 at time 394135.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 685 at time 394145.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 686 at time 394155.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 687 at time 394165.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 688 at time 394175.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 689 at time 394185.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 690 at time 394195.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 691 at time 394205.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 692 at time 394215.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 693 at time 394225.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 694 at time 394235.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 695 at time 394245.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 696 at time 394255.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 697 at time 394265.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 698 at time 394275.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 699 at time 394285.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 700 at time 394295.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 701 at time 394305.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 702 at time 394315.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 703 at time 394325.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 704 at time 394335.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 705 at time 394345.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 706 at time 394355.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 707 at time 394365.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 708 at time 394375.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 709 at time 394385.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 710 at time 394395.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 711 at time 394405.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 712 at time 394415.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 713 at time 394425.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 714 at time 394435.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 715 at time 394445.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 716 at time 394455.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 717 at time 394465.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 718 at time 394475.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 719 at time 394485.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 720 at time 394495.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 721 at time 394505.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 722 at time 394515.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 723 at time 394525.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 724 at time 394535.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 725 at time 394545.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 726 at time 394555.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 727 at time 394565.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 728 at time 394575.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 729 at time 394585.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 730 at time 394595.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 731 at time 394605.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 732 at time 394615.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 733 at time 394625.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 734 at time 394635.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 735 at time 394645.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 736 at time 394655.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 737 at time 394665.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 738 at time 394675.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 739 at time 394685.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 740 at time 394695.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 741 at time 394705.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 742 at time 394715.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 743 at time 394725.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 744 at time 394735.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 745 at time 394745.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 746 at time 394755.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 747 at time 394765.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 748 at time 394775.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 749 at time 394785.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 750 at time 394795.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 751 at time 394805.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 752 at time 394815.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 753 at time 394825.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 754 at time 394835.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 755 at time 394845.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 756 at time 394855.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 757 at time 394865.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 758 at time 394875.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 759 at time 394885.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 760 at time 394895.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 761 at time 394905.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 762 at time 394915.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 763 at time 394925.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 764 at time 394935.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 765 at time 394945.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 766 at time 394955.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 767 at time 394965.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 768 at time 394975.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 769 at time 394985.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 770 at time 394995.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 771 at time 395005.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 772 at time 395015.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 773 at time 395025.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 774 at time 395035.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 775 at time 395045.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 776 at time 395055.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 777 at time 395065.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 778 at time 395075.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 779 at time 395085.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 780 at time 395095.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 781 at time 395105.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 782 at time 395115.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 783 at time 395125.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 784 at time 395135.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 785 at time 395145.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 786 at time 395155.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 787 at time 395165.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 788 at time 395175.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 789 at time 395185.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 790 at time 395195.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 791 at time 395205.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 792 at time 395215.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 793 at time 395225.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 794 at time 395235.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 795 at time 395245.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 796 at time 395255.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 797 at time 395265.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 798 at time 395275.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 799 at time 395285.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 800 at time 395295.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 801 at time 395305.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 802 at time 395315.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 803 at time 395325.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 804 at time 395335.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 805 at time 395345.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 806 at time 395355.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 807 at time 395365.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 808 at time 395375.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 809 at time 395385.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 810 at time 395395.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 811 at time 395405.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 812 at time 395415.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 813 at time 395425.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 814 at time 395435.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 815 at time 395445.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 816 at time 395455.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 817 at time 395465.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 818 at time 395475.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 819 at time 395485.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 820 at time 395495.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 821 at time 395505.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 822 at time 395515.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 823 at time 395525.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 824 at time 395535.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 825 at time 395545.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 826 at time 395555.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 827 at time 395565.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 828 at time 395575.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 829 at time 395585.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 830 at time 395595.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 831 at time 395605.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 832 at time 395615.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 833 at time 395625.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 834 at time 395635.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 835 at time 395645.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 836 at time 395655.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 837 at time 395665.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 838 at time 395675.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 839 at time 395685.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 840 at time 395695.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 841 at time 395705.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 842 at time 395715.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 843 at time 395725.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 844 at time 395735.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 845 at time 395745.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 846 at time 395755.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 847 at time 395765.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 848 at time 395775.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 849 at time 395785.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 850 at time 395795.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 851 at time 395805.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 852 at time 395815.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 853 at time 395825.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 854 at time 395835.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 855 at time 395845.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 856 at time 395855.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 857 at time 395865.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 858 at time 395875.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 859 at time 395885.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 860 at time 395895.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 861 at time 395905.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 862 at time 395915.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 863 at time 395925.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 864 at time 395935.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 865 at time 395945.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 866 at time 395955.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 867 at time 395965.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 868 at time 395975.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 869 at time 395985.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 870 at time 395995.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 871 at time 396005.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 872 at time 396015.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 873 at time 396025.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 874 at time 396035.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 875 at time 396045.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 876 at time 396055.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 877 at time 396065.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 878 at time 396075.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 879 at time 396085.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 880 at time 396095.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 881 at time 396105.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 882 at time 396115.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 883 at time 396125.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 884 at time 396135.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 885 at time 396145.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 886 at time 396155.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 887 at time 396165.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 888 at time 396175.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 889 at time 396185.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 890 at time 396195.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 891 at time 396205.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 892 at time 396215.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 893 at time 396225.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 894 at time 396235.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 895 at time 396245.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 896 at time 396255.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 897 at time 396265.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 898 at time 396275.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 899 at time 396285.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 900 at time 396295.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 901 at time 396305.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 902 at time 396315.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 903 at time 396325.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 904 at time 396335.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 905 at time 396345.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 906 at time 396355.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 907 at time 396365.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 908 at time 396375.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 909 at time 396385.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 910 at time 396395.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 911 at time 396405.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 912 at time 396415.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 913 at time 396425.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 914 at time 396435.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 915 at time 396445.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 916 at time 396455.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 917 at time 396465.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 918 at time 396475.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 919 at time 396485.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 920 at time 396495.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 921 at time 396505.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 922 at time 396515.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 923 at time 396525.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 924 at time 396535.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 925 at time 396545.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 926 at time 396555.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 927 at time 396565.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 928 at time 396575.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 929 at time 396585.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 930 at time 396595.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 931 at time 396605.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 932 at time 396615.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 933 at time 396625.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 934 at time 396635.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 935 at time 396645.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 936 at time 396655.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 937 at time 396665.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 938 at time 396675.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 939 at time 396685.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 940 at time 396695.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 941 at time 396705.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 942 at time 396715.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 943 at time 396725.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 944 at time 396735.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 945 at time 396745.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 946 at time 396755.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 947 at time 396765.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 948 at time 396775.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 949 at time 396785.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 950 at time 396795.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 951 at time 396805.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 952 at time 396815.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 953 at time 396825.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 954 at time 396835.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 955 at time 396845.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 956 at time 396855.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 957 at time 396865.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 958 at time 396875.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 959 at time 396885.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 960 at time 396895.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 961 at time 396905.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 962 at time 396915.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 963 at time 396925.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 964 at time 396935.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 965 at time 396945.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 966 at time 396955.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 967 at time 396965.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 968 at time 396975.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 969 at time 396985.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 970 at time 396995.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 971 at time 397005.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 972 at time 397015.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 973 at time 397025.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 974 at time 397035.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 975 at time 397045.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 976 at time 397055.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 977 at time 397065.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 978 at time 397075.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 979 at time 397085.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 980 at time 397095.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 981 at time 397105.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 982 at time 397115.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 983 at time 397125.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 984 at time 397135.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 985 at time 397145.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 986 at time 397155.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 987 at time 397165.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 988 at time 397175.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 989 at time 397185.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 990 at time 397195.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 991 at time 397205.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 992 at time 397215.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 993 at time 397225.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 994 at time 397235.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 995 at time 397245.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 996 at time 397255.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 997 at time 397265.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 998 at time 397275.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 999 at time 397285.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1000 at time 397295.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1001 at time 397305.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1002 at time 397315.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1003 at time 397325.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1004 at time 397335.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1005 at time 397345.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1006 at time 397355.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1007 at time 397365.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1008 at time 397375.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1009 at time 397385.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1010 at time 397395.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1011 at time 397405.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1012 at time 397415.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1013 at time 397425.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1014 at time 397435.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1015 at time 397445.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1016 at time 397455.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1017 at time 397465.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1018 at time 397475.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1019 at time 397485.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1020 at time 397495.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1021 at time 397505.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1022 at time 397515.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1023 at time 397525.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1024 at time 397535.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1025 at time 397545.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1026 at time 397555.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1027 at time 397565.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1028 at time 397575.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1029 at time 397585.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1030 at time 397595.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1031 at time 397605.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1032 at time 397615.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1033 at time 397625.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1034 at time 397635.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1035 at time 397645.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1036 at time 397655.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1037 at time 397665.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1038 at time 397675.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1039 at time 397685.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1040 at time 397695.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1041 at time 397705.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1042 at time 397715.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1043 at time 397725.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1044 at time 397735.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1045 at time 397745.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1046 at time 397755.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1047 at time 397765.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1048 at time 397775.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1049 at time 397785.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1050 at time 397795.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1051 at time 397805.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1052 at time 397815.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1053 at time 397825.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1054 at time 397835.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1055 at time 397845.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1056 at time 397855.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1057 at time 397865.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1058 at time 397875.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1059 at time 397885.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1060 at time 397895.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1061 at time 397905.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1062 at time 397915.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1063 at time 397925.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1064 at time 397935.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1065 at time 397945.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1066 at time 397955.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1067 at time 397965.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1068 at time 397975.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1069 at time 397985.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1070 at time 397995.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1071 at time 398005.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1072 at time 398015.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1073 at time 398025.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1074 at time 398035.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1075 at time 398045.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1076 at time 398055.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1077 at time 398065.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1078 at time 398075.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1079 at time 398085.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1080 at time 398095.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1081 at time 398105.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1082 at time 398115.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1083 at time 398125.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1084 at time 398135.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1085 at time 398145.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1086 at time 398155.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1087 at time 398165.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1088 at time 398175.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1089 at time 398185.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1090 at time 398195.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1091 at time 398205.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1092 at time 398215.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1093 at time 398225.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1094 at time 398235.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1095 at time 398245.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1096 at time 398255.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1097 at time 398265.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1098 at time 398275.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1099 at time 398285.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1100 at time 398295.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1101 at time 398305.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1102 at time 398315.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1103 at time 398325.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1104 at time 398335.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1105 at time 398345.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1106 at time 398355.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1107 at time 398365.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1108 at time 398375.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1109 at time 398385.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1110 at time 398395.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1111 at time 398405.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1112 at time 398415.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1113 at time 398425.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1114 at time 398435.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1115 at time 398445.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1116 at time 398455.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1117 at time 398465.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1118 at time 398475.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1119 at time 398485.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1120 at time 398495.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1121 at time 398505.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1122 at time 398515.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1123 at time 398525.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1124 at time 398535.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1125 at time 398545.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1126 at time 398555.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1127 at time 398565.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1128 at time 398575.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1129 at time 398585.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1130 at time 398595.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1131 at time 398605.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1132 at time 398615.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1133 at time 398625.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1134 at time 398635.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1135 at time 398645.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1136 at time 398655.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1137 at time 398665.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1138 at time 398675.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1139 at time 398685.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1140 at time 398695.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1141 at time 398705.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1142 at time 398715.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1143 at time 398725.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1144 at time 398735.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1145 at time 398745.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1146 at time 398755.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1147 at time 398765.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1148 at time 398775.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1149 at time 398785.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1150 at time 398795.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1151 at time 398805.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1152 at time 398815.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1153 at time 398825.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1154 at time 398835.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1155 at time 398845.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1156 at time 398855.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1157 at time 398865.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1158 at time 398875.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1159 at time 398885.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1160 at time 398895.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1161 at time 398905.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1162 at time 398915.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1163 at time 398925.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1164 at time 398935.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1165 at time 398945.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1166 at time 398955.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1167 at time 398965.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1168 at time 398975.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1169 at time 398985.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1170 at time 398995.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1171 at time 399005.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1172 at time 399015.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1173 at time 399025.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1174 at time 399035.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1175 at time 399045.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1176 at time 399055.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1177 at time 399065.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1178 at time 399075.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1179 at time 399085.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1180 at time 399095.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1181 at time 399105.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1182 at time 399115.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1183 at time 399125.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1184 at time 399135.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1185 at time 399145.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1186 at time 399155.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1187 at time 399165.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1188 at time 399175.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1189 at time 399185.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1190 at time 399195.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1191 at time 399205.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1192 at time 399215.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1193 at time 399225.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1194 at time 399235.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1195 at time 399245.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1196 at time 399255.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1197 at time 399265.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1198 at time 399275.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1199 at time 399285.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1200 at time 399295.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1201 at time 399305.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1202 at time 399315.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1203 at time 399325.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1204 at time 399335.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1205 at time 399345.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1206 at time 399355.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1207 at time 399365.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1208 at time 399375.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1209 at time 399385.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1210 at time 399395.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1211 at time 399405.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1212 at time 399415.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1213 at time 399425.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1214 at time 399435.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1215 at time 399445.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1216 at time 399455.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1217 at time 399465.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1218 at time 399475.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1219 at time 399485.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1220 at time 399495.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1221 at time 399505.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1222 at time 399515.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1223 at time 399525.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1224 at time 399535.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1225 at time 399545.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1226 at time 399555.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1227 at time 399565.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1228 at time 399575.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1229 at time 399585.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1230 at time 399595.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1231 at time 399605.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1232 at time 399615.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1233 at time 399625.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1234 at time 399635.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1235 at time 399645.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1236 at time 399655.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1237 at time 399665.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1238 at time 399675.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1239 at time 399685.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1240 at time 399695.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1241 at time 399705.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1242 at time 399715.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1243 at time 399725.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1244 at time 399735.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1245 at time 399745.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1246 at time 399755.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1247 at time 399765.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1248 at time 399775.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1249 at time 399785.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1250 at time 399795.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1251 at time 399805.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1252 at time 399815.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1253 at time 399825.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1254 at time 399835.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1255 at time 399845.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1256 at time 399855.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1257 at time 399865.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1258 at time 399875.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1259 at time 399885.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1260 at time 399895.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1261 at time 399905.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1262 at time 399915.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1263 at time 399925.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1264 at time 399935.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1265 at time 399945.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1266 at time 399955.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1267 at time 399965.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1268 at time 399975.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1269 at time 399985.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1270 at time 399995.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1271 at time 400005.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1272 at time 400015.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1273 at time 400025.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1274 at time 400035.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1275 at time 400045.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1276 at time 400055.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1277 at time 400065.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1278 at time 400075.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1279 at time 400085.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1280 at time 400095.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1281 at time 400105.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1282 at time 400115.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1283 at time 400125.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1284 at time 400135.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1285 at time 400145.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1286 at time 400155.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1287 at time 400165.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1288 at time 400175.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1289 at time 400185.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1290 at time 400195.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1291 at time 400205.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1292 at time 400215.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1293 at time 400225.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1294 at time 400235.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1295 at time 400245.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1296 at time 400255.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1297 at time 400265.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1298 at time 400275.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1299 at time 400285.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1300 at time 400295.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1301 at time 400305.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1302 at time 400315.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1303 at time 400325.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1304 at time 400335.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1305 at time 400345.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1306 at time 400355.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1307 at time 400365.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1308 at time 400375.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1309 at time 400385.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1310 at time 400395.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1311 at time 400405.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1312 at time 400415.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1313 at time 400425.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1314 at time 400435.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1315 at time 400445.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1316 at time 400455.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1317 at time 400465.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1318 at time 400475.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1319 at time 400485.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1320 at time 400495.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1321 at time 400505.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1322 at time 400515.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1323 at time 400525.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1324 at time 400535.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1325 at time 400545.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1326 at time 400555.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1327 at time 400565.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high second for a 0 bit) Failed test 1328 at time 400575.
  Expected value 0x1, Inspected Value 0x0
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'rtl_transmitter_self_check_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.sim/sim_1/behav'
"xvlog -m64 --relax -prj rtl_transmitter_self_check_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter_fsm
WARNING: [VRFC 10-756] identifier D is used before its declaration [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:27]
WARNING: [VRFC 10-756] identifier N is used before its declaration [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:28]
WARNING: [VRFC 10-756] identifier N is used before its declaration [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:29]
WARNING: [VRFC 10-756] identifier N is used before its declaration [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:30]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_pulser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcdcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/rtl_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rtl_transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/imports/Downloads/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/imports/Downloads/check_p.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/new/rtl_transmitter_self_check_bench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rtl_transmitter_self_check_bench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 83f6e1599ada4e8393d091507958fa27 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot rtl_transmitter_self_check_bench_behav xil_defaultlib.rtl_transmitter_self_check_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/imports/Downloads/check_p.sv" Line 37. Module check_p doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/imports/Downloads/check_p.sv" Line 37. Module check_p doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.single_pulser
Compiling module xil_defaultlib.bcdcounter(COUNT_CEILING=9)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.bcdcounter(COUNT_CEILING=2)
Compiling module xil_defaultlib.bcdcounter(COUNT_CEILING=5)
Compiling module xil_defaultlib.transmitter_fsm(WAIT_BITS=2)
Compiling module xil_defaultlib.rtl_transmitter
Compiling module xil_defaultlib.rtl_transmitter_self_check_bench
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.check_p
Built simulation snapshot rtl_transmitter_self_check_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
WARNING: 0ns : none of the conditions were true for unique case from File:C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:76
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 884.008 ; gain = 0.000
run 10 ms
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: Ready goes low on send
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is high during transmission of the last bit
OK: Ready is high during transmission of the last bit
OK: TXEN is low before send is first asserted
OK: TXEN goes high after send is asserted
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for last bit and EOF
OK: TXEN stays high for last bit and EOF
OK: TXEN stays high for last bit and EOF
OK: TXEN is low after EOF
FAIL(TXD is high second for a 0 bit) Failed test 1328 at time 400575.
  Expected value 0x1, Inspected Value 0x0
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'rtl_transmitter_self_check_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.sim/sim_1/behav'
"xvlog -m64 --relax -prj rtl_transmitter_self_check_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter_fsm
WARNING: [VRFC 10-756] identifier D is used before its declaration [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:27]
WARNING: [VRFC 10-756] identifier N is used before its declaration [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:28]
WARNING: [VRFC 10-756] identifier N is used before its declaration [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:29]
WARNING: [VRFC 10-756] identifier N is used before its declaration [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:30]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_pulser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcdcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/rtl_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rtl_transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/imports/Downloads/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/imports/Downloads/check_p.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/new/rtl_transmitter_self_check_bench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rtl_transmitter_self_check_bench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 83f6e1599ada4e8393d091507958fa27 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot rtl_transmitter_self_check_bench_behav xil_defaultlib.rtl_transmitter_self_check_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/imports/Downloads/check_p.sv" Line 37. Module check_p doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/imports/Downloads/check_p.sv" Line 37. Module check_p doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.single_pulser
Compiling module xil_defaultlib.bcdcounter(COUNT_CEILING=9)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.bcdcounter(COUNT_CEILING=2)
Compiling module xil_defaultlib.bcdcounter(COUNT_CEILING=5)
Compiling module xil_defaultlib.transmitter_fsm(WAIT_BITS=2)
Compiling module xil_defaultlib.rtl_transmitter
Compiling module xil_defaultlib.rtl_transmitter_self_check_bench
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.check_p
Built simulation snapshot rtl_transmitter_self_check_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
WARNING: 0ns : none of the conditions were true for unique case from File:C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:76
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 884.008 ; gain = 0.000
run 10 ms
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: Ready goes low on send
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is high during transmission of the last bit
OK: Ready is high during transmission of the last bit
OK: TXEN is low before send is first asserted
OK: TXEN goes high after send is asserted
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for last bit and EOF
OK: TXEN stays high for last bit and EOF
OK: TXEN stays high for last bit and EOF
OK: TXEN is low after EOF
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'rtl_transmitter_self_check_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.sim/sim_1/behav'
"xvlog -m64 --relax -prj rtl_transmitter_self_check_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter_fsm
WARNING: [VRFC 10-756] identifier D is used before its declaration [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:27]
WARNING: [VRFC 10-756] identifier N is used before its declaration [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:28]
WARNING: [VRFC 10-756] identifier N is used before its declaration [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:29]
WARNING: [VRFC 10-756] identifier N is used before its declaration [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:30]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_pulser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcdcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/rtl_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rtl_transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/imports/Downloads/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/imports/Downloads/check_p.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/new/rtl_transmitter_self_check_bench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rtl_transmitter_self_check_bench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 83f6e1599ada4e8393d091507958fa27 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot rtl_transmitter_self_check_bench_behav xil_defaultlib.rtl_transmitter_self_check_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/imports/Downloads/check_p.sv" Line 37. Module check_p doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/imports/Downloads/check_p.sv" Line 37. Module check_p doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.single_pulser
Compiling module xil_defaultlib.bcdcounter(COUNT_CEILING=9)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.bcdcounter(COUNT_CEILING=2)
Compiling module xil_defaultlib.bcdcounter(COUNT_CEILING=5)
Compiling module xil_defaultlib.transmitter_fsm(WAIT_BITS=2)
Compiling module xil_defaultlib.rtl_transmitter
Compiling module xil_defaultlib.rtl_transmitter_self_check_bench
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.check_p
Built simulation snapshot rtl_transmitter_self_check_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
WARNING: 0ns : none of the conditions were true for unique case from File:C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:76
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 887.930 ; gain = 0.000
run 10 ms
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: Ready goes low on send
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is high during transmission of the last bit
OK: Ready is high during transmission of the last bit
OK: TXEN is low before send is first asserted
OK: TXEN goes high after send is asserted
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for last bit and EOF
OK: TXEN stays high for last bit and EOF
OK: TXEN stays high for last bit and EOF
OK: TXEN is low after EOF
FAIL(TXD is high First for a 1 bit) Failed test 3328 at time 420585.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high First for a 1 bit) Failed test 3329 at time 420595.
  Expected value 0x1, Inspected Value 0x0
run 10 ms
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'rtl_transmitter_self_check_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.sim/sim_1/behav'
"xvlog -m64 --relax -prj rtl_transmitter_self_check_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter_fsm
WARNING: [VRFC 10-756] identifier D is used before its declaration [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:27]
WARNING: [VRFC 10-756] identifier N is used before its declaration [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:28]
WARNING: [VRFC 10-756] identifier N is used before its declaration [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:29]
WARNING: [VRFC 10-756] identifier N is used before its declaration [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:30]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_pulser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcdcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/rtl_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rtl_transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/imports/Downloads/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/imports/Downloads/check_p.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/new/rtl_transmitter_self_check_bench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rtl_transmitter_self_check_bench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 83f6e1599ada4e8393d091507958fa27 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot rtl_transmitter_self_check_bench_behav xil_defaultlib.rtl_transmitter_self_check_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/imports/Downloads/check_p.sv" Line 37. Module check_p doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/imports/Downloads/check_p.sv" Line 37. Module check_p doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.single_pulser
Compiling module xil_defaultlib.bcdcounter(COUNT_CEILING=9)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.bcdcounter(COUNT_CEILING=2)
Compiling module xil_defaultlib.bcdcounter(COUNT_CEILING=5)
Compiling module xil_defaultlib.transmitter_fsm(WAIT_BITS=2)
Compiling module xil_defaultlib.rtl_transmitter
Compiling module xil_defaultlib.rtl_transmitter_self_check_bench
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.check_p
Built simulation snapshot rtl_transmitter_self_check_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
WARNING: 0ns : none of the conditions were true for unique case from File:C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:76
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 887.930 ; gain = 0.000
run 10 ms
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: Ready goes low on send
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is high during transmission of the last bit
OK: Ready is high during transmission of the last bit
OK: TXEN is low before send is first asserted
OK: TXEN goes high after send is asserted
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for last bit and EOF
OK: TXEN stays high for last bit and EOF
OK: TXEN stays high for last bit and EOF
OK: TXEN is low after EOF
FAIL(TXD is high First for a 1 bit) Failed test 3328 at time 420585.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high First for a 1 bit) Failed test 3329 at time 420595.
  Expected value 0x1, Inspected Value 0x0
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'rtl_transmitter_self_check_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.sim/sim_1/behav'
"xvlog -m64 --relax -prj rtl_transmitter_self_check_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter_fsm
WARNING: [VRFC 10-756] identifier D is used before its declaration [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:27]
WARNING: [VRFC 10-756] identifier N is used before its declaration [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:28]
WARNING: [VRFC 10-756] identifier N is used before its declaration [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:29]
WARNING: [VRFC 10-756] identifier N is used before its declaration [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:30]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_pulser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcdcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/rtl_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rtl_transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/imports/Downloads/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/imports/Downloads/check_p.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/new/rtl_transmitter_self_check_bench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rtl_transmitter_self_check_bench
ERROR: [VRFC 10-1412] syntax error near end [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/new/rtl_transmitter_self_check_bench.sv:171]
ERROR: [VRFC 10-1412] syntax error near end [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/new/rtl_transmitter_self_check_bench.sv:176]
ERROR: [VRFC 10-1040] module rtl_transmitter_self_check_bench ignored due to previous errors [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/new/rtl_transmitter_self_check_bench.sv:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'rtl_transmitter_self_check_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.sim/sim_1/behav'
"xvlog -m64 --relax -prj rtl_transmitter_self_check_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter_fsm
WARNING: [VRFC 10-756] identifier D is used before its declaration [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:27]
WARNING: [VRFC 10-756] identifier N is used before its declaration [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:28]
WARNING: [VRFC 10-756] identifier N is used before its declaration [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:29]
WARNING: [VRFC 10-756] identifier N is used before its declaration [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:30]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_pulser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcdcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/rtl_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rtl_transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/imports/Downloads/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/imports/Downloads/check_p.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/new/rtl_transmitter_self_check_bench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rtl_transmitter_self_check_bench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 83f6e1599ada4e8393d091507958fa27 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot rtl_transmitter_self_check_bench_behav xil_defaultlib.rtl_transmitter_self_check_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/imports/Downloads/check_p.sv" Line 37. Module check_p doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/imports/Downloads/check_p.sv" Line 37. Module check_p doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.single_pulser
Compiling module xil_defaultlib.bcdcounter(COUNT_CEILING=9)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.bcdcounter(COUNT_CEILING=2)
Compiling module xil_defaultlib.bcdcounter(COUNT_CEILING=5)
Compiling module xil_defaultlib.transmitter_fsm(WAIT_BITS=2)
Compiling module xil_defaultlib.rtl_transmitter
Compiling module xil_defaultlib.rtl_transmitter_self_check_bench
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.check_p
Built simulation snapshot rtl_transmitter_self_check_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
WARNING: 0ns : none of the conditions were true for unique case from File:C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:76
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
run 10 ms
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: Ready goes low on send
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is high during transmission of the last bit
OK: Ready is high during transmission of the last bit
OK: TXEN is low before send is first asserted
OK: TXEN goes high after send is asserted
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for last bit and EOF
OK: TXEN stays high for last bit and EOF
OK: TXEN stays high for last bit and EOF
OK: TXEN is low after EOF
FAIL(TXD is high First for a 1 bit) Failed test 3328 at time 420585.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high First for a 1 bit) Failed test 3329 at time 420595.
  Expected value 0x1, Inspected Value 0x0
run 10 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'rtl_transmitter_self_check_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.sim/sim_1/behav'
"xvlog -m64 --relax -prj rtl_transmitter_self_check_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter_fsm
WARNING: [VRFC 10-756] identifier D is used before its declaration [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:27]
WARNING: [VRFC 10-756] identifier N is used before its declaration [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:28]
WARNING: [VRFC 10-756] identifier N is used before its declaration [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:29]
WARNING: [VRFC 10-756] identifier N is used before its declaration [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:30]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_pulser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcdcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/rtl_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rtl_transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/imports/Downloads/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/imports/Downloads/check_p.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/new/rtl_transmitter_self_check_bench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rtl_transmitter_self_check_bench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 83f6e1599ada4e8393d091507958fa27 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot rtl_transmitter_self_check_bench_behav xil_defaultlib.rtl_transmitter_self_check_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/imports/Downloads/check_p.sv" Line 37. Module check_p doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/imports/Downloads/check_p.sv" Line 37. Module check_p doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.single_pulser
Compiling module xil_defaultlib.bcdcounter(COUNT_CEILING=9)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.bcdcounter(COUNT_CEILING=2)
Compiling module xil_defaultlib.bcdcounter(COUNT_CEILING=5)
Compiling module xil_defaultlib.transmitter_fsm(WAIT_BITS=2)
Compiling module xil_defaultlib.rtl_transmitter
Compiling module xil_defaultlib.rtl_transmitter_self_check_bench
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.check_p
Built simulation snapshot rtl_transmitter_self_check_bench_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.sim/sim_1/behav/xsim.dir/rtl_transmitter_self_check_bench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Sep 17 12:50:49 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "rtl_transmitter_self_check_bench_behav -key {Behavioral:sim_1:Functional:rtl_transmitter_self_check_bench} -tclbatch {rtl_transmitter_self_check_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source rtl_transmitter_self_check_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: 0ns : none of the conditions were true for unique case from File:C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:76
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
INFO: [USF-XSim-96] XSim completed. Design snapshot 'rtl_transmitter_self_check_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 918.652 ; gain = 0.000
run 10 ms
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: Ready goes low on send
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is high during transmission of the last bit
OK: Ready is high during transmission of the last bit
OK: TXEN is low before send is first asserted
OK: TXEN goes high after send is asserted
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for last bit and EOF
OK: TXEN stays high for last bit and EOF
OK: TXEN stays high for last bit and EOF
OK: TXEN is low after EOF
FAIL(TXD is high First for a 1 bit) Failed test 3328 at time 420585.
  Expected value 0x1, Inspected Value 0x0
FAIL(TXD is high First for a 1 bit) Failed test 3329 at time 420595.
  Expected value 0x1, Inspected Value 0x0
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'rtl_transmitter_self_check_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.sim/sim_1/behav'
"xvlog -m64 --relax -prj rtl_transmitter_self_check_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter_fsm
WARNING: [VRFC 10-756] identifier D is used before its declaration [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:27]
WARNING: [VRFC 10-756] identifier N is used before its declaration [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:28]
WARNING: [VRFC 10-756] identifier N is used before its declaration [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:29]
WARNING: [VRFC 10-756] identifier N is used before its declaration [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:30]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_pulser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcdcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/rtl_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rtl_transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/imports/Downloads/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/imports/Downloads/check_p.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/new/rtl_transmitter_self_check_bench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rtl_transmitter_self_check_bench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 83f6e1599ada4e8393d091507958fa27 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot rtl_transmitter_self_check_bench_behav xil_defaultlib.rtl_transmitter_self_check_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/imports/Downloads/check_p.sv" Line 37. Module check_p doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/imports/Downloads/check_p.sv" Line 37. Module check_p doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.single_pulser
Compiling module xil_defaultlib.bcdcounter(COUNT_CEILING=9)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.bcdcounter(COUNT_CEILING=2)
Compiling module xil_defaultlib.bcdcounter(COUNT_CEILING=5)
Compiling module xil_defaultlib.transmitter_fsm(WAIT_BITS=2)
Compiling module xil_defaultlib.rtl_transmitter
Compiling module xil_defaultlib.rtl_transmitter_self_check_bench
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.check_p
Built simulation snapshot rtl_transmitter_self_check_bench_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.sim/sim_1/behav/xsim.dir/rtl_transmitter_self_check_bench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Sep 17 12:52:28 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "rtl_transmitter_self_check_bench_behav -key {Behavioral:sim_1:Functional:rtl_transmitter_self_check_bench} -tclbatch {rtl_transmitter_self_check_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source rtl_transmitter_self_check_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: 0ns : none of the conditions were true for unique case from File:C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:76
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
INFO: [USF-XSim-96] XSim completed. Design snapshot 'rtl_transmitter_self_check_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 918.652 ; gain = 0.000
run 10 ms
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: Ready goes low on send
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is high during transmission of the last bit
OK: Ready is high during transmission of the last bit
OK: TXEN is low before send is first asserted
OK: TXEN goes high after send is asserted
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for last bit and EOF
OK: TXEN stays high for last bit and EOF
OK: TXEN stays high for last bit and EOF
OK: TXEN is low after EOF
FAIL(TXD is high First for a 1 bit) Failed test 3329 at time 420585.
  Expected value 0x1, Inspected Value 0x0
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'rtl_transmitter_self_check_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.sim/sim_1/behav'
"xvlog -m64 --relax -prj rtl_transmitter_self_check_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter_fsm
WARNING: [VRFC 10-756] identifier D is used before its declaration [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:27]
WARNING: [VRFC 10-756] identifier N is used before its declaration [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:28]
WARNING: [VRFC 10-756] identifier N is used before its declaration [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:29]
WARNING: [VRFC 10-756] identifier N is used before its declaration [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:30]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_pulser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcdcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/rtl_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rtl_transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/imports/Downloads/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/imports/Downloads/check_p.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/new/rtl_transmitter_self_check_bench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rtl_transmitter_self_check_bench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 83f6e1599ada4e8393d091507958fa27 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot rtl_transmitter_self_check_bench_behav xil_defaultlib.rtl_transmitter_self_check_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/imports/Downloads/check_p.sv" Line 37. Module check_p doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/imports/Downloads/check_p.sv" Line 37. Module check_p doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.single_pulser
Compiling module xil_defaultlib.bcdcounter(COUNT_CEILING=9)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.bcdcounter(COUNT_CEILING=2)
Compiling module xil_defaultlib.bcdcounter(COUNT_CEILING=5)
Compiling module xil_defaultlib.transmitter_fsm(WAIT_BITS=2)
Compiling module xil_defaultlib.rtl_transmitter
Compiling module xil_defaultlib.rtl_transmitter_self_check_bench
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.check_p
Built simulation snapshot rtl_transmitter_self_check_bench_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.sim/sim_1/behav/xsim.dir/rtl_transmitter_self_check_bench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Sep 17 12:53:12 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "rtl_transmitter_self_check_bench_behav -key {Behavioral:sim_1:Functional:rtl_transmitter_self_check_bench} -tclbatch {rtl_transmitter_self_check_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source rtl_transmitter_self_check_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: 0ns : none of the conditions were true for unique case from File:C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:76
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
INFO: [USF-XSim-96] XSim completed. Design snapshot 'rtl_transmitter_self_check_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 918.652 ; gain = 0.000
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'rtl_transmitter_self_check_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.sim/sim_1/behav'
"xvlog -m64 --relax -prj rtl_transmitter_self_check_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter_fsm
WARNING: [VRFC 10-756] identifier D is used before its declaration [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:27]
WARNING: [VRFC 10-756] identifier N is used before its declaration [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:28]
WARNING: [VRFC 10-756] identifier N is used before its declaration [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:29]
WARNING: [VRFC 10-756] identifier N is used before its declaration [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:30]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_pulser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcdcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/rtl_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rtl_transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/imports/Downloads/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/imports/Downloads/check_p.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/new/rtl_transmitter_self_check_bench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rtl_transmitter_self_check_bench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 83f6e1599ada4e8393d091507958fa27 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot rtl_transmitter_self_check_bench_behav xil_defaultlib.rtl_transmitter_self_check_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/imports/Downloads/check_p.sv" Line 37. Module check_p doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/imports/Downloads/check_p.sv" Line 37. Module check_p doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.single_pulser
Compiling module xil_defaultlib.bcdcounter(COUNT_CEILING=9)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.bcdcounter(COUNT_CEILING=2)
Compiling module xil_defaultlib.bcdcounter(COUNT_CEILING=5)
Compiling module xil_defaultlib.transmitter_fsm(WAIT_BITS=2)
Compiling module xil_defaultlib.rtl_transmitter
Compiling module xil_defaultlib.rtl_transmitter_self_check_bench
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.check_p
Built simulation snapshot rtl_transmitter_self_check_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
WARNING: 0ns : none of the conditions were true for unique case from File:C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:76
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 918.652 ; gain = 0.000
run 10 ms
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: Ready goes low on send
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is high during transmission of the last bit
OK: Ready is high during transmission of the last bit
OK: TXEN is low before send is first asserted
OK: TXEN goes high after send is asserted
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for last bit and EOF
OK: TXEN stays high for last bit and EOF
OK: TXEN stays high for last bit and EOF
OK: TXEN is low after EOF
add_bp {C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/new/rtl_transmitter_self_check_bench.sv} 180
run 10 ms
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'rtl_transmitter_self_check_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.sim/sim_1/behav'
"xvlog -m64 --relax -prj rtl_transmitter_self_check_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter_fsm
WARNING: [VRFC 10-756] identifier D is used before its declaration [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:27]
WARNING: [VRFC 10-756] identifier N is used before its declaration [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:28]
WARNING: [VRFC 10-756] identifier N is used before its declaration [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:29]
WARNING: [VRFC 10-756] identifier N is used before its declaration [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:30]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_pulser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcdcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/rtl_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rtl_transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/imports/Downloads/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/imports/Downloads/check_p.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/new/rtl_transmitter_self_check_bench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rtl_transmitter_self_check_bench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 83f6e1599ada4e8393d091507958fa27 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot rtl_transmitter_self_check_bench_behav xil_defaultlib.rtl_transmitter_self_check_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/imports/Downloads/check_p.sv" Line 37. Module check_p doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/imports/Downloads/check_p.sv" Line 37. Module check_p doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.single_pulser
Compiling module xil_defaultlib.bcdcounter(COUNT_CEILING=9)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.bcdcounter(COUNT_CEILING=2)
Compiling module xil_defaultlib.bcdcounter(COUNT_CEILING=5)
Compiling module xil_defaultlib.transmitter_fsm(WAIT_BITS=2)
Compiling module xil_defaultlib.rtl_transmitter
Compiling module xil_defaultlib.rtl_transmitter_self_check_bench
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.check_p
Built simulation snapshot rtl_transmitter_self_check_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
WARNING: 0ns : none of the conditions were true for unique case from File:C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:76
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 918.652 ; gain = 0.000
run 10 ms
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: Ready goes low on send
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is high during transmission of the last bit
OK: Ready is high during transmission of the last bit
OK: TXEN is low before send is first asserted
OK: TXEN goes high after send is asserted
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for last bit and EOF
OK: TXEN stays high for last bit and EOF
OK: TXEN stays high for last bit and EOF
OK: TXEN is low after EOF
run 10 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'rtl_transmitter_self_check_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.sim/sim_1/behav'
"xvlog -m64 --relax -prj rtl_transmitter_self_check_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter_fsm
WARNING: [VRFC 10-756] identifier D is used before its declaration [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:27]
WARNING: [VRFC 10-756] identifier N is used before its declaration [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:28]
WARNING: [VRFC 10-756] identifier N is used before its declaration [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:29]
WARNING: [VRFC 10-756] identifier N is used before its declaration [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:30]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_pulser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcdcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/rtl_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rtl_transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/imports/Downloads/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/imports/Downloads/check_p.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/new/rtl_transmitter_self_check_bench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rtl_transmitter_self_check_bench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 83f6e1599ada4e8393d091507958fa27 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot rtl_transmitter_self_check_bench_behav xil_defaultlib.rtl_transmitter_self_check_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/imports/Downloads/check_p.sv" Line 37. Module check_p doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/imports/Downloads/check_p.sv" Line 37. Module check_p doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.single_pulser
Compiling module xil_defaultlib.bcdcounter(COUNT_CEILING=9)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.bcdcounter(COUNT_CEILING=2)
Compiling module xil_defaultlib.bcdcounter(COUNT_CEILING=5)
Compiling module xil_defaultlib.transmitter_fsm(WAIT_BITS=2)
Compiling module xil_defaultlib.rtl_transmitter
Compiling module xil_defaultlib.rtl_transmitter_self_check_bench
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.check_p
Built simulation snapshot rtl_transmitter_self_check_bench_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.sim/sim_1/behav/xsim.dir/rtl_transmitter_self_check_bench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Sep 17 12:54:00 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "rtl_transmitter_self_check_bench_behav -key {Behavioral:sim_1:Functional:rtl_transmitter_self_check_bench} -tclbatch {rtl_transmitter_self_check_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source rtl_transmitter_self_check_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: 0ns : none of the conditions were true for unique case from File:C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:76
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
INFO: [USF-XSim-96] XSim completed. Design snapshot 'rtl_transmitter_self_check_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 918.652 ; gain = 0.000
run 10 ms
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: Ready goes low on send
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is high during transmission of the last bit
OK: Ready is high during transmission of the last bit
OK: TXEN is low before send is first asserted
OK: TXEN goes high after send is asserted
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for last bit and EOF
OK: TXEN stays high for last bit and EOF
OK: TXEN stays high for last bit and EOF
OK: TXEN is low after EOF
add_bp {C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/new/rtl_transmitter_self_check_bench.sv} 180
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'rtl_transmitter_self_check_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.sim/sim_1/behav'
"xvlog -m64 --relax -prj rtl_transmitter_self_check_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter_fsm
WARNING: [VRFC 10-756] identifier D is used before its declaration [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:27]
WARNING: [VRFC 10-756] identifier N is used before its declaration [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:28]
WARNING: [VRFC 10-756] identifier N is used before its declaration [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:29]
WARNING: [VRFC 10-756] identifier N is used before its declaration [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:30]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_pulser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcdcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/rtl_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rtl_transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/imports/Downloads/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/imports/Downloads/check_p.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/new/rtl_transmitter_self_check_bench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rtl_transmitter_self_check_bench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 83f6e1599ada4e8393d091507958fa27 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot rtl_transmitter_self_check_bench_behav xil_defaultlib.rtl_transmitter_self_check_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/imports/Downloads/check_p.sv" Line 37. Module check_p doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/imports/Downloads/check_p.sv" Line 37. Module check_p doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.single_pulser
Compiling module xil_defaultlib.bcdcounter(COUNT_CEILING=9)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.bcdcounter(COUNT_CEILING=2)
Compiling module xil_defaultlib.bcdcounter(COUNT_CEILING=5)
Compiling module xil_defaultlib.transmitter_fsm(WAIT_BITS=2)
Compiling module xil_defaultlib.rtl_transmitter
Compiling module xil_defaultlib.rtl_transmitter_self_check_bench
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.check_p
Built simulation snapshot rtl_transmitter_self_check_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
WARNING: 0ns : none of the conditions were true for unique case from File:C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:76
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 918.652 ; gain = 0.000
run 10 ms
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: Ready goes low on send
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is high during transmission of the last bit
OK: Ready is high during transmission of the last bit
OK: TXEN is low before send is first asserted
OK: TXEN goes high after send is asserted
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for last bit and EOF
OK: TXEN stays high for last bit and EOF
OK: TXEN stays high for last bit and EOF
OK: TXEN is low after EOF
run 10 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'rtl_transmitter_self_check_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.sim/sim_1/behav'
"xvlog -m64 --relax -prj rtl_transmitter_self_check_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter_fsm
WARNING: [VRFC 10-756] identifier D is used before its declaration [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:27]
WARNING: [VRFC 10-756] identifier N is used before its declaration [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:28]
WARNING: [VRFC 10-756] identifier N is used before its declaration [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:29]
WARNING: [VRFC 10-756] identifier N is used before its declaration [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:30]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_pulser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcdcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/rtl_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rtl_transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/imports/Downloads/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/imports/Downloads/check_p.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/new/rtl_transmitter_self_check_bench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rtl_transmitter_self_check_bench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 83f6e1599ada4e8393d091507958fa27 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot rtl_transmitter_self_check_bench_behav xil_defaultlib.rtl_transmitter_self_check_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/imports/Downloads/check_p.sv" Line 37. Module check_p doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/imports/Downloads/check_p.sv" Line 37. Module check_p doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.single_pulser
Compiling module xil_defaultlib.bcdcounter(COUNT_CEILING=9)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.bcdcounter(COUNT_CEILING=2)
Compiling module xil_defaultlib.bcdcounter(COUNT_CEILING=5)
Compiling module xil_defaultlib.transmitter_fsm(WAIT_BITS=2)
Compiling module xil_defaultlib.rtl_transmitter
Compiling module xil_defaultlib.rtl_transmitter_self_check_bench
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.check_p
Built simulation snapshot rtl_transmitter_self_check_bench_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.sim/sim_1/behav/xsim.dir/rtl_transmitter_self_check_bench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Sep 17 12:54:35 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "rtl_transmitter_self_check_bench_behav -key {Behavioral:sim_1:Functional:rtl_transmitter_self_check_bench} -tclbatch {rtl_transmitter_self_check_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source rtl_transmitter_self_check_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: 0ns : none of the conditions were true for unique case from File:C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:76
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
INFO: [USF-XSim-96] XSim completed. Design snapshot 'rtl_transmitter_self_check_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 920.141 ; gain = 1.488
add_bp {C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/new/rtl_transmitter_self_check_bench.sv} 180
run 10 ms
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: Ready goes low on send
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is high during transmission of the last bit
OK: Ready is high during transmission of the last bit
OK: TXEN is low before send is first asserted
OK: TXEN goes high after send is asserted
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for last bit and EOF
OK: TXEN stays high for last bit and EOF
OK: TXEN stays high for last bit and EOF
OK: TXEN is low after EOF
add_bp {C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/new/rtl_transmitter_self_check_bench.sv} 168
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'rtl_transmitter_self_check_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.sim/sim_1/behav'
"xvlog -m64 --relax -prj rtl_transmitter_self_check_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter_fsm
WARNING: [VRFC 10-756] identifier D is used before its declaration [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:27]
WARNING: [VRFC 10-756] identifier N is used before its declaration [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:28]
WARNING: [VRFC 10-756] identifier N is used before its declaration [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:29]
WARNING: [VRFC 10-756] identifier N is used before its declaration [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:30]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_pulser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcdcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/rtl_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rtl_transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/imports/Downloads/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/imports/Downloads/check_p.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/new/rtl_transmitter_self_check_bench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rtl_transmitter_self_check_bench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 83f6e1599ada4e8393d091507958fa27 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot rtl_transmitter_self_check_bench_behav xil_defaultlib.rtl_transmitter_self_check_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/imports/Downloads/check_p.sv" Line 37. Module check_p doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/imports/Downloads/check_p.sv" Line 37. Module check_p doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.single_pulser
Compiling module xil_defaultlib.bcdcounter(COUNT_CEILING=9)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.bcdcounter(COUNT_CEILING=2)
Compiling module xil_defaultlib.bcdcounter(COUNT_CEILING=5)
Compiling module xil_defaultlib.transmitter_fsm(WAIT_BITS=2)
Compiling module xil_defaultlib.rtl_transmitter
Compiling module xil_defaultlib.rtl_transmitter_self_check_bench
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.check_p
Built simulation snapshot rtl_transmitter_self_check_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
WARNING: 0ns : none of the conditions were true for unique case from File:C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:76
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 933.207 ; gain = 0.000
run 10 ms
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: Ready goes low on send
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is high during transmission of the last bit
OK: Ready is high during transmission of the last bit
OK: TXEN is low before send is first asserted
OK: TXEN goes high after send is asserted
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for last bit and EOF
OK: TXEN stays high for last bit and EOF
OK: TXEN stays high for last bit and EOF
OK: TXEN is low after EOF
Stopped at time : 430695 ns : File "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/new/rtl_transmitter_self_check_bench.sv" Line 168
step
Stopped at time : 430695 ns : File "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" Line 29
add_bp {C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/new/rtl_transmitter_self_check_bench.sv} 174
run 10 ms
Stopped at time : 430696 ns : File "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/new/rtl_transmitter_self_check_bench.sv" Line 168
run 10 ms
Stopped at time : 430696 ns : File "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/new/rtl_transmitter_self_check_bench.sv" Line 168
run 10 ms
Stopped at time : 430696 ns : File "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/new/rtl_transmitter_self_check_bench.sv" Line 168
run 10 ms
Stopped at time : 570725 ns : File "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/new/rtl_transmitter_self_check_bench.sv" Line 174
run 10 ms
Stopped at time : 570735 ns : File "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/new/rtl_transmitter_self_check_bench.sv" Line 174
run 10 ms
Stopped at time : 570745 ns : File "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/new/rtl_transmitter_self_check_bench.sv" Line 174
run 10 ms
Stopped at time : 570755 ns : File "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/new/rtl_transmitter_self_check_bench.sv" Line 174
run 10 ms
Stopped at time : 570765 ns : File "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/new/rtl_transmitter_self_check_bench.sv" Line 174
run 10 ms
Stopped at time : 570775 ns : File "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/new/rtl_transmitter_self_check_bench.sv" Line 174
run 10 ms
Stopped at time : 570785 ns : File "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/new/rtl_transmitter_self_check_bench.sv" Line 174
run 10 ms
Stopped at time : 570795 ns : File "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/new/rtl_transmitter_self_check_bench.sv" Line 174
run 10 ms
Stopped at time : 570805 ns : File "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/new/rtl_transmitter_self_check_bench.sv" Line 174
run 10 ms
Stopped at time : 570815 ns : File "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/new/rtl_transmitter_self_check_bench.sv" Line 174
run 10 ms
Stopped at time : 570825 ns : File "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/new/rtl_transmitter_self_check_bench.sv" Line 174
run 10 ms
Stopped at time : 570835 ns : File "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/new/rtl_transmitter_self_check_bench.sv" Line 174
run 10 ms
Stopped at time : 570845 ns : File "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/new/rtl_transmitter_self_check_bench.sv" Line 174
remove_bps -file {C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/new/rtl_transmitter_self_check_bench.sv} -line 174
run 10 ms
add_bp {C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/new/rtl_transmitter_self_check_bench.sv} 181
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'rtl_transmitter_self_check_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.sim/sim_1/behav'
"xvlog -m64 --relax -prj rtl_transmitter_self_check_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter_fsm
WARNING: [VRFC 10-756] identifier D is used before its declaration [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:27]
WARNING: [VRFC 10-756] identifier N is used before its declaration [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:28]
WARNING: [VRFC 10-756] identifier N is used before its declaration [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:29]
WARNING: [VRFC 10-756] identifier N is used before its declaration [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:30]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_pulser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcdcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/rtl_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rtl_transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/imports/Downloads/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/imports/Downloads/check_p.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/new/rtl_transmitter_self_check_bench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rtl_transmitter_self_check_bench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 83f6e1599ada4e8393d091507958fa27 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot rtl_transmitter_self_check_bench_behav xil_defaultlib.rtl_transmitter_self_check_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/imports/Downloads/check_p.sv" Line 37. Module check_p doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/imports/Downloads/check_p.sv" Line 37. Module check_p doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.single_pulser
Compiling module xil_defaultlib.bcdcounter(COUNT_CEILING=9)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.bcdcounter(COUNT_CEILING=2)
Compiling module xil_defaultlib.bcdcounter(COUNT_CEILING=5)
Compiling module xil_defaultlib.transmitter_fsm(WAIT_BITS=2)
Compiling module xil_defaultlib.rtl_transmitter
Compiling module xil_defaultlib.rtl_transmitter_self_check_bench
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.check_p
Built simulation snapshot rtl_transmitter_self_check_bench_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.sim/sim_1/behav/xsim.dir/rtl_transmitter_self_check_bench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Sep 17 12:58:12 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "rtl_transmitter_self_check_bench_behav -key {Behavioral:sim_1:Functional:rtl_transmitter_self_check_bench} -tclbatch {rtl_transmitter_self_check_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source rtl_transmitter_self_check_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: 0ns : none of the conditions were true for unique case from File:C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:76
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
INFO: [USF-XSim-96] XSim completed. Design snapshot 'rtl_transmitter_self_check_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 977.070 ; gain = 0.000
run 10 ms
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: Ready goes low on send
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is high during transmission of the last bit
OK: Ready is high during transmission of the last bit
OK: TXEN is low before send is first asserted
OK: TXEN goes high after send is asserted
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for last bit and EOF
OK: TXEN stays high for last bit and EOF
OK: TXEN stays high for last bit and EOF
OK: TXEN is low after EOF
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'rtl_transmitter_self_check_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.sim/sim_1/behav'
"xvlog -m64 --relax -prj rtl_transmitter_self_check_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter_fsm
WARNING: [VRFC 10-756] identifier D is used before its declaration [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:27]
WARNING: [VRFC 10-756] identifier N is used before its declaration [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:28]
WARNING: [VRFC 10-756] identifier N is used before its declaration [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:29]
WARNING: [VRFC 10-756] identifier N is used before its declaration [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:30]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_pulser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcdcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/rtl_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rtl_transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/imports/Downloads/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/imports/Downloads/check_p.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/new/rtl_transmitter_self_check_bench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rtl_transmitter_self_check_bench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 83f6e1599ada4e8393d091507958fa27 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot rtl_transmitter_self_check_bench_behav xil_defaultlib.rtl_transmitter_self_check_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/imports/Downloads/check_p.sv" Line 37. Module check_p doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/imports/Downloads/check_p.sv" Line 37. Module check_p doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.single_pulser
Compiling module xil_defaultlib.bcdcounter(COUNT_CEILING=9)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.bcdcounter(COUNT_CEILING=2)
Compiling module xil_defaultlib.bcdcounter(COUNT_CEILING=5)
Compiling module xil_defaultlib.transmitter_fsm(WAIT_BITS=2)
Compiling module xil_defaultlib.rtl_transmitter
Compiling module xil_defaultlib.rtl_transmitter_self_check_bench
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.check_p
Built simulation snapshot rtl_transmitter_self_check_bench_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.sim/sim_1/behav/xsim.dir/rtl_transmitter_self_check_bench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Sep 17 12:59:58 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "rtl_transmitter_self_check_bench_behav -key {Behavioral:sim_1:Functional:rtl_transmitter_self_check_bench} -tclbatch {rtl_transmitter_self_check_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source rtl_transmitter_self_check_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: 0ns : none of the conditions were true for unique case from File:C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:76
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
INFO: [USF-XSim-96] XSim completed. Design snapshot 'rtl_transmitter_self_check_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 977.070 ; gain = 0.000
run 10 ms
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: Ready goes low on send
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is high during transmission of the last bit
OK: Ready is high during transmission of the last bit
OK: TXEN is low before send is first asserted
OK: TXEN goes high after send is asserted
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for last bit and EOF
OK: TXEN stays high for last bit and EOF
OK: TXEN stays high for last bit and EOF
OK: TXEN is low after EOF
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'rtl_transmitter_self_check_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.sim/sim_1/behav'
"xvlog -m64 --relax -prj rtl_transmitter_self_check_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter_fsm
WARNING: [VRFC 10-756] identifier D is used before its declaration [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:27]
WARNING: [VRFC 10-756] identifier N is used before its declaration [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:28]
WARNING: [VRFC 10-756] identifier N is used before its declaration [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:29]
WARNING: [VRFC 10-756] identifier N is used before its declaration [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:30]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_pulser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcdcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/rtl_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rtl_transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/imports/Downloads/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/imports/Downloads/check_p.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/new/rtl_transmitter_self_check_bench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rtl_transmitter_self_check_bench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 83f6e1599ada4e8393d091507958fa27 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot rtl_transmitter_self_check_bench_behav xil_defaultlib.rtl_transmitter_self_check_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/imports/Downloads/check_p.sv" Line 37. Module check_p doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/imports/Downloads/check_p.sv" Line 37. Module check_p doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.single_pulser
Compiling module xil_defaultlib.bcdcounter(COUNT_CEILING=9)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.bcdcounter(COUNT_CEILING=2)
Compiling module xil_defaultlib.bcdcounter(COUNT_CEILING=5)
Compiling module xil_defaultlib.transmitter_fsm(WAIT_BITS=2)
Compiling module xil_defaultlib.rtl_transmitter
Compiling module xil_defaultlib.rtl_transmitter_self_check_bench
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.check_p
Built simulation snapshot rtl_transmitter_self_check_bench_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.sim/sim_1/behav/xsim.dir/rtl_transmitter_self_check_bench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Sep 17 13:01:21 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "rtl_transmitter_self_check_bench_behav -key {Behavioral:sim_1:Functional:rtl_transmitter_self_check_bench} -tclbatch {rtl_transmitter_self_check_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source rtl_transmitter_self_check_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: 0ns : none of the conditions were true for unique case from File:C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:76
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
INFO: [USF-XSim-96] XSim completed. Design snapshot 'rtl_transmitter_self_check_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 977.070 ; gain = 0.000
run 10 ms
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: Ready goes low on send
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is high during transmission of the last bit
OK: Ready is high during transmission of the last bit
OK: TXEN is low before send is first asserted
OK: TXEN goes high after send is asserted
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for last bit and EOF
OK: TXEN stays high for last bit and EOF
OK: TXEN stays high for last bit and EOF
OK: TXEN is low after EOF
add_bp {C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/new/rtl_transmitter_self_check_bench.sv} 179
run 10 ms
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'rtl_transmitter_self_check_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.sim/sim_1/behav'
"xvlog -m64 --relax -prj rtl_transmitter_self_check_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter_fsm
WARNING: [VRFC 10-756] identifier D is used before its declaration [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:27]
WARNING: [VRFC 10-756] identifier N is used before its declaration [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:28]
WARNING: [VRFC 10-756] identifier N is used before its declaration [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:29]
WARNING: [VRFC 10-756] identifier N is used before its declaration [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:30]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_pulser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcdcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/rtl_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rtl_transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/imports/Downloads/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/imports/Downloads/check_p.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/new/rtl_transmitter_self_check_bench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rtl_transmitter_self_check_bench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 83f6e1599ada4e8393d091507958fa27 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot rtl_transmitter_self_check_bench_behav xil_defaultlib.rtl_transmitter_self_check_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/imports/Downloads/check_p.sv" Line 37. Module check_p doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/imports/Downloads/check_p.sv" Line 37. Module check_p doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.single_pulser
Compiling module xil_defaultlib.bcdcounter(COUNT_CEILING=9)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.bcdcounter(COUNT_CEILING=2)
Compiling module xil_defaultlib.bcdcounter(COUNT_CEILING=5)
Compiling module xil_defaultlib.transmitter_fsm(WAIT_BITS=2)
Compiling module xil_defaultlib.rtl_transmitter
Compiling module xil_defaultlib.rtl_transmitter_self_check_bench
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.check_p
Built simulation snapshot rtl_transmitter_self_check_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
WARNING: 0ns : none of the conditions were true for unique case from File:C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:76
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 977.070 ; gain = 0.000
run 10 ms
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: Ready goes low on send
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is high during transmission of the last bit
OK: Ready is high during transmission of the last bit
OK: TXEN is low before send is first asserted
OK: TXEN goes high after send is asserted
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for last bit and EOF
OK: TXEN stays high for last bit and EOF
OK: TXEN stays high for last bit and EOF
OK: TXEN is low after EOF
Stopped at time : 600625 ns : File "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/new/rtl_transmitter_self_check_bench.sv" Line 179
remove_bps -file {C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/new/rtl_transmitter_self_check_bench.sv} -line 179
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'rtl_transmitter_self_check_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.sim/sim_1/behav'
"xvlog -m64 --relax -prj rtl_transmitter_self_check_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter_fsm
WARNING: [VRFC 10-756] identifier D is used before its declaration [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:27]
WARNING: [VRFC 10-756] identifier N is used before its declaration [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:28]
WARNING: [VRFC 10-756] identifier N is used before its declaration [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:29]
WARNING: [VRFC 10-756] identifier N is used before its declaration [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:30]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_pulser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcdcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/rtl_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rtl_transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/imports/Downloads/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/imports/Downloads/check_p.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/new/rtl_transmitter_self_check_bench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rtl_transmitter_self_check_bench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 83f6e1599ada4e8393d091507958fa27 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot rtl_transmitter_self_check_bench_behav xil_defaultlib.rtl_transmitter_self_check_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/imports/Downloads/check_p.sv" Line 37. Module check_p doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/imports/Downloads/check_p.sv" Line 37. Module check_p doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.single_pulser
Compiling module xil_defaultlib.bcdcounter(COUNT_CEILING=9)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.bcdcounter(COUNT_CEILING=2)
Compiling module xil_defaultlib.bcdcounter(COUNT_CEILING=5)
Compiling module xil_defaultlib.transmitter_fsm(WAIT_BITS=2)
Compiling module xil_defaultlib.rtl_transmitter
Compiling module xil_defaultlib.rtl_transmitter_self_check_bench
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.check_p
Built simulation snapshot rtl_transmitter_self_check_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
WARNING: 0ns : none of the conditions were true for unique case from File:C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:76
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 977.070 ; gain = 0.000
run 10 ms
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: Ready goes low on send
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is high during transmission of the last bit
OK: Ready is high during transmission of the last bit
OK: TXEN is low before send is first asserted
OK: TXEN goes high after send is asserted
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for last bit and EOF
OK: TXEN stays high for last bit and EOF
OK: TXEN stays high for last bit and EOF
OK: TXEN is low after EOF
Error: Assertion violation
Time: 600635 ns  Iteration: 0  Process: /rtl_transmitter_self_check_bench/check_consecutive_bytes  File: C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/new/rtl_transmitter_self_check_bench.sv
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'rtl_transmitter_self_check_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.sim/sim_1/behav'
"xvlog -m64 --relax -prj rtl_transmitter_self_check_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter_fsm
WARNING: [VRFC 10-756] identifier D is used before its declaration [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:27]
WARNING: [VRFC 10-756] identifier N is used before its declaration [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:28]
WARNING: [VRFC 10-756] identifier N is used before its declaration [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:29]
WARNING: [VRFC 10-756] identifier N is used before its declaration [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:30]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_pulser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcdcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/rtl_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rtl_transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/imports/Downloads/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/imports/Downloads/check_p.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/new/rtl_transmitter_self_check_bench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rtl_transmitter_self_check_bench
ERROR: [VRFC 10-91] i is not declared [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/new/rtl_transmitter_self_check_bench.sv:168]
ERROR: [VRFC 10-1040] module rtl_transmitter_self_check_bench ignored due to previous errors [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/new/rtl_transmitter_self_check_bench.sv:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'rtl_transmitter_self_check_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.sim/sim_1/behav'
"xvlog -m64 --relax -prj rtl_transmitter_self_check_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter_fsm
WARNING: [VRFC 10-756] identifier D is used before its declaration [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:27]
WARNING: [VRFC 10-756] identifier N is used before its declaration [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:28]
WARNING: [VRFC 10-756] identifier N is used before its declaration [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:29]
WARNING: [VRFC 10-756] identifier N is used before its declaration [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:30]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_pulser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcdcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/rtl_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rtl_transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/imports/Downloads/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/imports/Downloads/check_p.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/new/rtl_transmitter_self_check_bench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rtl_transmitter_self_check_bench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 83f6e1599ada4e8393d091507958fa27 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot rtl_transmitter_self_check_bench_behav xil_defaultlib.rtl_transmitter_self_check_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/imports/Downloads/check_p.sv" Line 37. Module check_p doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/imports/Downloads/check_p.sv" Line 37. Module check_p doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.single_pulser
Compiling module xil_defaultlib.bcdcounter(COUNT_CEILING=9)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.bcdcounter(COUNT_CEILING=2)
Compiling module xil_defaultlib.bcdcounter(COUNT_CEILING=5)
Compiling module xil_defaultlib.transmitter_fsm(WAIT_BITS=2)
Compiling module xil_defaultlib.rtl_transmitter
Compiling module xil_defaultlib.rtl_transmitter_self_check_bench
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.check_p
Built simulation snapshot rtl_transmitter_self_check_bench_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.sim/sim_1/behav/xsim.dir/rtl_transmitter_self_check_bench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Sep 17 13:05:09 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "rtl_transmitter_self_check_bench_behav -key {Behavioral:sim_1:Functional:rtl_transmitter_self_check_bench} -tclbatch {rtl_transmitter_self_check_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source rtl_transmitter_self_check_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: 0ns : none of the conditions were true for unique case from File:C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:76
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
INFO: [USF-XSim-96] XSim completed. Design snapshot 'rtl_transmitter_self_check_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 10 ms
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: Ready goes low on send
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is high during transmission of the last bit
OK: Ready is high during transmission of the last bit
OK: TXEN is low before send is first asserted
OK: TXEN goes high after send is asserted
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for last bit and EOF
OK: TXEN stays high for last bit and EOF
OK: TXEN stays high for last bit and EOF
OK: TXEN is low after EOF
OK. One byte transmission takes approximately 16000 clock cycles
run 10 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'rtl_transmitter_self_check_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.sim/sim_1/behav'
"xvlog -m64 --relax -prj rtl_transmitter_self_check_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter_fsm
WARNING: [VRFC 10-756] identifier D is used before its declaration [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:27]
WARNING: [VRFC 10-756] identifier N is used before its declaration [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:28]
WARNING: [VRFC 10-756] identifier N is used before its declaration [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:29]
WARNING: [VRFC 10-756] identifier N is used before its declaration [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:30]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_pulser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcdcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/rtl_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rtl_transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/imports/Downloads/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/imports/Downloads/check_p.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/new/rtl_transmitter_self_check_bench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rtl_transmitter_self_check_bench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 83f6e1599ada4e8393d091507958fa27 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot rtl_transmitter_self_check_bench_behav xil_defaultlib.rtl_transmitter_self_check_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/imports/Downloads/check_p.sv" Line 37. Module check_p doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/imports/Downloads/check_p.sv" Line 37. Module check_p doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.single_pulser
Compiling module xil_defaultlib.bcdcounter(COUNT_CEILING=9)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.bcdcounter(COUNT_CEILING=2)
Compiling module xil_defaultlib.bcdcounter(COUNT_CEILING=5)
Compiling module xil_defaultlib.transmitter_fsm(WAIT_BITS=2)
Compiling module xil_defaultlib.rtl_transmitter
Compiling module xil_defaultlib.rtl_transmitter_self_check_bench
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.check_p
Built simulation snapshot rtl_transmitter_self_check_bench_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.sim/sim_1/behav/xsim.dir/rtl_transmitter_self_check_bench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Sep 17 13:06:20 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "rtl_transmitter_self_check_bench_behav -key {Behavioral:sim_1:Functional:rtl_transmitter_self_check_bench} -tclbatch {rtl_transmitter_self_check_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source rtl_transmitter_self_check_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: 0ns : none of the conditions were true for unique case from File:C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:76
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
INFO: [USF-XSim-96] XSim completed. Design snapshot 'rtl_transmitter_self_check_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 977.070 ; gain = 0.000
add_bp {C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/new/rtl_transmitter_self_check_bench.sv} 187
run 10 ms
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: Ready goes low on send
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is high during transmission of the last bit
OK: Ready is high during transmission of the last bit
OK: TXEN is low before send is first asserted
OK: TXEN goes high after send is asserted
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for last bit and EOF
OK: TXEN stays high for last bit and EOF
OK: TXEN stays high for last bit and EOF
OK: TXEN is low after EOF
OK. One byte transmission takes approximately 16000 clock cycles
add_bp {C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/new/rtl_transmitter_self_check_bench.sv} 183
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'rtl_transmitter_self_check_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.sim/sim_1/behav'
"xvlog -m64 --relax -prj rtl_transmitter_self_check_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter_fsm
WARNING: [VRFC 10-756] identifier D is used before its declaration [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:27]
WARNING: [VRFC 10-756] identifier N is used before its declaration [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:28]
WARNING: [VRFC 10-756] identifier N is used before its declaration [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:29]
WARNING: [VRFC 10-756] identifier N is used before its declaration [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:30]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_pulser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcdcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/rtl_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rtl_transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/imports/Downloads/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/imports/Downloads/check_p.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/new/rtl_transmitter_self_check_bench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rtl_transmitter_self_check_bench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 83f6e1599ada4e8393d091507958fa27 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot rtl_transmitter_self_check_bench_behav xil_defaultlib.rtl_transmitter_self_check_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/imports/Downloads/check_p.sv" Line 37. Module check_p doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/imports/Downloads/check_p.sv" Line 37. Module check_p doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.single_pulser
Compiling module xil_defaultlib.bcdcounter(COUNT_CEILING=9)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.bcdcounter(COUNT_CEILING=2)
Compiling module xil_defaultlib.bcdcounter(COUNT_CEILING=5)
Compiling module xil_defaultlib.transmitter_fsm(WAIT_BITS=2)
Compiling module xil_defaultlib.rtl_transmitter
Compiling module xil_defaultlib.rtl_transmitter_self_check_bench
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.check_p
Built simulation snapshot rtl_transmitter_self_check_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
WARNING: 0ns : none of the conditions were true for unique case from File:C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:76
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 977.070 ; gain = 0.000
run 10 ms
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: Ready goes low on send
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is high during transmission of the last bit
OK: Ready is high during transmission of the last bit
OK: TXEN is low before send is first asserted
OK: TXEN goes high after send is asserted
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for last bit and EOF
OK: TXEN stays high for last bit and EOF
OK: TXEN stays high for last bit and EOF
OK: TXEN is low after EOF
OK. One byte transmission takes approximately 16000 clock cycles
Stopped at time : 740625 ns : File "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/new/rtl_transmitter_self_check_bench.sv" Line 183
run 10 ms
Stopped at time : 740635 ns : File "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/new/rtl_transmitter_self_check_bench.sv" Line 183
run 10 ms
Stopped at time : 740645 ns : File "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/new/rtl_transmitter_self_check_bench.sv" Line 183
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'rtl_transmitter_self_check_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.sim/sim_1/behav'
"xvlog -m64 --relax -prj rtl_transmitter_self_check_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter_fsm
WARNING: [VRFC 10-756] identifier D is used before its declaration [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:27]
WARNING: [VRFC 10-756] identifier N is used before its declaration [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:28]
WARNING: [VRFC 10-756] identifier N is used before its declaration [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:29]
WARNING: [VRFC 10-756] identifier N is used before its declaration [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:30]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_pulser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcdcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/rtl_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rtl_transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/imports/Downloads/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/imports/Downloads/check_p.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/new/rtl_transmitter_self_check_bench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rtl_transmitter_self_check_bench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 83f6e1599ada4e8393d091507958fa27 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot rtl_transmitter_self_check_bench_behav xil_defaultlib.rtl_transmitter_self_check_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/imports/Downloads/check_p.sv" Line 37. Module check_p doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 2 Reference Code-20170904/bcdcounter.sv" Line 18. Module bcdcounter(COUNT_CEILING=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/imports/Downloads/check_p.sv" Line 37. Module check_p doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.single_pulser
Compiling module xil_defaultlib.bcdcounter(COUNT_CEILING=9)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.bcdcounter(COUNT_CEILING=2)
Compiling module xil_defaultlib.bcdcounter(COUNT_CEILING=5)
Compiling module xil_defaultlib.transmitter_fsm(WAIT_BITS=2)
Compiling module xil_defaultlib.rtl_transmitter
Compiling module xil_defaultlib.rtl_transmitter_self_check_bench
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.check_p
Built simulation snapshot rtl_transmitter_self_check_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
WARNING: 0ns : none of the conditions were true for unique case from File:C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sources_1/imports/sources_1/new/transmitter_fsm.sv:76
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 977.070 ; gain = 0.000
run 10 ms
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: txen no transmission check
OK: rdy no transmission check
OK: txd no transmission check
OK: Ready goes low on send
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is low during transmission of first 7 bits
OK: Ready is high during transmission of the last bit
OK: Ready is high during transmission of the last bit
OK: TXEN is low before send is first asserted
OK: TXEN goes high after send is asserted
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for all the bits
OK: TXEN stays high for last bit and EOF
OK: TXEN stays high for last bit and EOF
OK: TXEN stays high for last bit and EOF
OK: TXEN is low after EOF
OK. One byte transmission takes approximately 16000 clock cycles
Stopped at time : 740625 ns : File "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/new/rtl_transmitter_self_check_bench.sv" Line 183
remove_bps -file {C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/new/rtl_transmitter_self_check_bench.sv} -line 183
run 10 ms
Stopped at time : 760635 ns : File "C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/new/rtl_transmitter_self_check_bench.sv" Line 187
remove_bps -file {C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab03/Lab03.srcs/sim_1/new/rtl_transmitter_self_check_bench.sv} -line 187
run 10 ms
OK. Two byte transmission takes approximately 32000 clock cycles
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Sep 17 13:08:53 2017...
