<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>lpssreg.h source code [netbsd/sys/arch/x86/pci/lpssreg.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/arch/x86/pci/lpssreg.h'; var root_path = '../../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>netbsd</a>/<a href='../../..'>sys</a>/<a href='../..'>arch</a>/<a href='..'>x86</a>/<a href='./'>pci</a>/<a href='lpssreg.h.html'>lpssreg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/* $NetBSD: lpssreg.h,v 1.1 2017/12/10 17:12:54 bouyer Exp $ */</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*-</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright (c) 2017 The NetBSD Foundation, Inc.</i></td></tr>
<tr><th id="5">5</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> * This code is derived from software contributed to The NetBSD Foundation</i></td></tr>
<tr><th id="8">8</th><td><i> * by Manuel Bouyer.</i></td></tr>
<tr><th id="9">9</th><td><i> *</i></td></tr>
<tr><th id="10">10</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="11">11</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="12">12</th><td><i> * are met:</i></td></tr>
<tr><th id="13">13</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="14">14</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="15">15</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="16">16</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="17">17</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="18">18</th><td><i> *</i></td></tr>
<tr><th id="19">19</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS</i></td></tr>
<tr><th id="20">20</th><td><i> * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED</i></td></tr>
<tr><th id="21">21</th><td><i> * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR</i></td></tr>
<tr><th id="22">22</th><td><i> * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS</i></td></tr>
<tr><th id="23">23</th><td><i> * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</i></td></tr>
<tr><th id="24">24</th><td><i> * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</i></td></tr>
<tr><th id="25">25</th><td><i> * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</i></td></tr>
<tr><th id="26">26</th><td><i> * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</i></td></tr>
<tr><th id="27">27</th><td><i> * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</i></td></tr>
<tr><th id="28">28</th><td><i> * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</i></td></tr>
<tr><th id="29">29</th><td><i> * POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="30">30</th><td><i> */</i></td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><i>/* LPSS registers, as found in several functions of Ivy Lake bridge */</i></td></tr>
<tr><th id="33">33</th><td><u>#define <dfn class="macro" id="_M/LPSS_RESET" data-ref="_M/LPSS_RESET">LPSS_RESET</dfn>	0x204</u></td></tr>
<tr><th id="34">34</th><td><u>#define <dfn class="macro" id="_M/LPSS_RESET_DMA" data-ref="_M/LPSS_RESET_DMA">LPSS_RESET_DMA</dfn>		__BIT(2)</u></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/LPSS_RESET_CTRL" data-ref="_M/LPSS_RESET_CTRL">LPSS_RESET_CTRL</dfn>		__BITS(1,0)</u></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/LPSS_RESET_CTRL_ASSERT" data-ref="_M/LPSS_RESET_CTRL_ASSERT">LPSS_RESET_CTRL_ASSERT</dfn>		0</u></td></tr>
<tr><th id="37">37</th><td><u>#define <dfn class="macro" id="_M/LPSS_RESET_CTRL_REL" data-ref="_M/LPSS_RESET_CTRL_REL">LPSS_RESET_CTRL_REL</dfn>		0x3</u></td></tr>
<tr><th id="38">38</th><td></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/LPSS_ACTIVELTR" data-ref="_M/LPSS_ACTIVELTR">LPSS_ACTIVELTR</dfn>	0x210</u></td></tr>
<tr><th id="40">40</th><td><u>#define <dfn class="macro" id="_M/LPSS_ACTIVELTR_SSCALE" data-ref="_M/LPSS_ACTIVELTR_SSCALE">LPSS_ACTIVELTR_SSCALE</dfn>	__BITS(12,10)</u></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/LPSS_ACTIVELTR_SSCALE_1" data-ref="_M/LPSS_ACTIVELTR_SSCALE_1">LPSS_ACTIVELTR_SSCALE_1</dfn>		(0x2 &lt;&lt; 10)</u></td></tr>
<tr><th id="42">42</th><td><u>#define <dfn class="macro" id="_M/LPSS_ACTIVELTR_SSCALE_32" data-ref="_M/LPSS_ACTIVELTR_SSCALE_32">LPSS_ACTIVELTR_SSCALE_32</dfn>	(0x3 &lt;&lt; 10)</u></td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/LPSS_ACTIVELTR_SVALUE" data-ref="_M/LPSS_ACTIVELTR_SVALUE">LPSS_ACTIVELTR_SVALUE</dfn>	__BITS(9,0)</u></td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/LPSS_IDLELTR" data-ref="_M/LPSS_IDLELTR">LPSS_IDLELTR</dfn>	0x214</u></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/LPSS_IDLELTR_SSCALE" data-ref="_M/LPSS_IDLELTR_SSCALE">LPSS_IDLELTR_SSCALE</dfn>	__BITS(12,10)</u></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/LPSS_IDLELTR_SSCALE_1" data-ref="_M/LPSS_IDLELTR_SSCALE_1">LPSS_IDLELTR_SSCALE_1</dfn>		(0x2 &lt;&lt; 10)</u></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/LPSS_IDLELTR_SSCALE_32" data-ref="_M/LPSS_IDLELTR_SSCALE_32">LPSS_IDLELTR_SSCALE_32</dfn>		(0x3 &lt;&lt; 10)</u></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/LPSS_IDLELTR_SVALUE" data-ref="_M/LPSS_IDLELTR_SVALUE">LPSS_IDLELTR_SVALUE</dfn>	__BITS(9,0)</u></td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/LPSS_TXACK" data-ref="_M/LPSS_TXACK">LPSS_TXACK</dfn>	0x218</u></td></tr>
<tr><th id="52">52</th><td><u>#define <dfn class="macro" id="_M/LPSS_TXACK_OVF" data-ref="_M/LPSS_TXACK_OVF">LPSS_TXACK_OVF</dfn>		__BIT(31)</u></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/LPSS_TXACK_CNT" data-ref="_M/LPSS_TXACK_CNT">LPSS_TXACK_CNT</dfn>		__BITS(23,0)</u></td></tr>
<tr><th id="54">54</th><td></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/LPSS_RXACK" data-ref="_M/LPSS_RXACK">LPSS_RXACK</dfn>	0x21C</u></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/LPSS_RXACK_OVF" data-ref="_M/LPSS_RXACK_OVF">LPSS_RXACK_OVF</dfn>		__BIT(31)</u></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/LPSS_RXACK_CNT" data-ref="_M/LPSS_RXACK_CNT">LPSS_RXACK_CNT</dfn>		__BITS(23,0)</u></td></tr>
<tr><th id="58">58</th><td></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/LPSS_TX_IRQ" data-ref="_M/LPSS_TX_IRQ">LPSS_TX_IRQ</dfn>	0x220</u></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/LPSS_TX_IRQ_MSK" data-ref="_M/LPSS_TX_IRQ_MSK">LPSS_TX_IRQ_MSK</dfn>		__BIT(1)</u></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/LPSS_TX_IRQ_I" data-ref="_M/LPSS_TX_IRQ_I">LPSS_TX_IRQ_I</dfn>		__BIT(0)</u></td></tr>
<tr><th id="62">62</th><td></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/LPSS_TX_IRQ_CLR" data-ref="_M/LPSS_TX_IRQ_CLR">LPSS_TX_IRQ_CLR</dfn>	0x224</u></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/LPSS_TX_IRQ_CLRI" data-ref="_M/LPSS_TX_IRQ_CLRI">LPSS_TX_IRQ_CLRI</dfn>	__BIT(0)</u></td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/LPSS_CLKGATE" data-ref="_M/LPSS_CLKGATE">LPSS_CLKGATE</dfn>	0x238</u></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/LPSS_CLKGATE_DMA" data-ref="_M/LPSS_CLKGATE_DMA">LPSS_CLKGATE_DMA</dfn>	__BITS(3,2)</u></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/LPSS_CLKGATE_DMA_AUTO" data-ref="_M/LPSS_CLKGATE_DMA_AUTO">LPSS_CLKGATE_DMA_AUTO</dfn>		(0x0 &lt;&lt; 2)</u></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/LPSS_CLKGATE_DMA_OFF" data-ref="_M/LPSS_CLKGATE_DMA_OFF">LPSS_CLKGATE_DMA_OFF</dfn>		(0x2 &lt;&lt; 2)</u></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/LPSS_CLKGATE_DMA_ON" data-ref="_M/LPSS_CLKGATE_DMA_ON">LPSS_CLKGATE_DMA_ON</dfn>		(0x3 &lt;&lt; 2)</u></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/LPSS_CLKGATE_CTRL" data-ref="_M/LPSS_CLKGATE_CTRL">LPSS_CLKGATE_CTRL</dfn>	__BITS(1,0)</u></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/LPSS_CLKGATE_CTRL_AUTO" data-ref="_M/LPSS_CLKGATE_CTRL_AUTO">LPSS_CLKGATE_CTRL_AUTO</dfn>		(0x0 &lt;&lt; 0)</u></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/LPSS_CLKGATE_CTRL_OFF" data-ref="_M/LPSS_CLKGATE_CTRL_OFF">LPSS_CLKGATE_CTRL_OFF</dfn>		(0x2 &lt;&lt; 0)</u></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/LPSS_CLKGATE_CTRL_ON" data-ref="_M/LPSS_CLKGATE_CTRL_ON">LPSS_CLKGATE_CTRL_ON</dfn>		(0x3 &lt;&lt; 0)</u></td></tr>
<tr><th id="75">75</th><td></td></tr>
<tr><th id="76">76</th><td><u>#define <dfn class="macro" id="_M/LPSS_REMAP_LO" data-ref="_M/LPSS_REMAP_LO">LPSS_REMAP_LO</dfn>	0x240</u></td></tr>
<tr><th id="77">77</th><td></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/LPSS_REMAP_HI" data-ref="_M/LPSS_REMAP_HI">LPSS_REMAP_HI</dfn>	0x244</u></td></tr>
<tr><th id="79">79</th><td></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/LPSS_DEVIDLE" data-ref="_M/LPSS_DEVIDLE">LPSS_DEVIDLE</dfn>	0x24c</u></td></tr>
<tr><th id="81">81</th><td><u>#define <dfn class="macro" id="_M/LPSS_DEVIDLE_IRQ" data-ref="_M/LPSS_DEVIDLE_IRQ">LPSS_DEVIDLE_IRQ</dfn>	__BIT(4)</u></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/LPSS_DEVIDLE_RESTORE" data-ref="_M/LPSS_DEVIDLE_RESTORE">LPSS_DEVIDLE_RESTORE</dfn>	__BIT(3)</u></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/LPSS_DEVIDLE_IDLE" data-ref="_M/LPSS_DEVIDLE_IDLE">LPSS_DEVIDLE_IDLE</dfn>	__BIT(2)</u></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/LPSS_DEVIDLE_INPROG" data-ref="_M/LPSS_DEVIDLE_INPROG">LPSS_DEVIDLE_INPROG</dfn>	__BIT(0)</u></td></tr>
<tr><th id="85">85</th><td></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/LPSS_CAP" data-ref="_M/LPSS_CAP">LPSS_CAP</dfn>	0x2fc</u></td></tr>
<tr><th id="87">87</th><td><u>#define <dfn class="macro" id="_M/LPSS_CAP_DMA" data-ref="_M/LPSS_CAP_DMA">LPSS_CAP_DMA</dfn>		__BIT(8)</u></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/LPSS_CAP_TYPE" data-ref="_M/LPSS_CAP_TYPE">LPSS_CAP_TYPE</dfn>		__BITS(7,4)</u></td></tr>
<tr><th id="89">89</th><td><u>#define <dfn class="macro" id="_M/LPSS_CAP_TYPE_I2C" data-ref="_M/LPSS_CAP_TYPE_I2C">LPSS_CAP_TYPE_I2C</dfn>		(0x0 &lt;&lt; 4)</u></td></tr>
<tr><th id="90">90</th><td><u>#define <dfn class="macro" id="_M/LPSS_CAP_TYPE_UART" data-ref="_M/LPSS_CAP_TYPE_UART">LPSS_CAP_TYPE_UART</dfn>		(0x1 &lt;&lt; 4)</u></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/LPSS_CAP_TYPE_SPI" data-ref="_M/LPSS_CAP_TYPE_SPI">LPSS_CAP_TYPE_SPI</dfn>		(0x2 &lt;&lt; 4)</u></td></tr>
<tr><th id="92">92</th><td><u>#define <dfn class="macro" id="_M/LPSS_CAP_INSTANCE" data-ref="_M/LPSS_CAP_INSTANCE">LPSS_CAP_INSTANCE</dfn>	__BITS(3,0)</u></td></tr>
<tr><th id="93">93</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='dwiic_pci.c.html'>netbsd/sys/arch/x86/pci/dwiic_pci.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
