// Seed: 1368902731
module module_0 (
    input tri1 id_0,
    input tri id_1,
    input supply0 id_2
);
  id_4 :
  assert property (@(posedge id_4) id_2)
  else $unsigned(28);
  ;
  assign module_1.id_1 = 0;
  tri0 id_5, id_6 = 1;
  wire id_7, id_8;
  module_2 modCall_1 (
      id_8,
      id_6,
      id_6,
      id_6,
      id_7,
      id_5,
      id_6,
      id_7,
      id_4,
      id_4,
      id_4,
      id_8,
      id_6,
      id_4,
      id_4,
      id_6,
      id_4,
      id_8
  );
endmodule
module module_1 (
    output uwire id_0,
    input supply1 id_1,
    output wand id_2
);
  wire id_4;
  assign id_2 = id_1 << -1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1
  );
  wire id_5;
  ;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  inout wire id_18;
  input wire id_17;
  inout wire id_16;
  input wire id_15;
  input wire id_14;
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_19, id_20, id_21, id_22, id_23;
endmodule
