module testbench_BCDadder;

logic [3:0] addend , augend;
logic [6:0] seg;
logic output_carry , carry_out , carry_in;
module BCDadder (
    input [3:0] addend , augend,
    input carry_in,
    output logic [6:0] seg,
    output logic output_carry,
    output logic carry_out
);

initial
begin
    addend = 4'b0111 ; augend = 4'b0111 ; carry_in = 1;
#10 $stop;

end
initial
begin
    $monitor($time , "addend = %b , augend = %b, carry_in = %b , carry_out = %b , output_carry = %b" , addend , augend , carry_in , carry_out , output_carry);
end

endmodule
