--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 12.237 ns
From           : B_MDR
To             : register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst
From Clock     : --
To Clock       : uIR6
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 35.719 ns
From           : register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst2
To             : LA15
From Clock     : CLR
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 26.833 ns
From           : B_MDR
To             : LA15
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : 7.702 ns
From           : S2
To             : register-8_with_CLR:IR|register-4_with_CLR:inst2|inst3
From Clock     : --
To Clock       : CLR
Failed Paths   : 0

Type           : Clock Setup: 'START'
Slack          : N/A
Required Time  : None
Actual Time    : 50.59 MHz ( period = 19.766 ns )
From           : register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst2
To             : register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst
From Clock     : START
To Clock       : START
Failed Paths   : 0

Type           : Clock Setup: 'uIR6'
Slack          : N/A
Required Time  : None
Actual Time    : 58.19 MHz ( period = 17.185 ns )
From           : register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst2
To             : register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst
From Clock     : uIR6
To Clock       : uIR6
Failed Paths   : 0

Type           : Clock Setup: 'uIR5'
Slack          : N/A
Required Time  : None
Actual Time    : 59.22 MHz ( period = 16.885 ns )
From           : register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst2
To             : register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst
From Clock     : uIR5
To Clock       : uIR5
Failed Paths   : 0

Type           : Clock Setup: 'uIR4'
Slack          : N/A
Required Time  : None
Actual Time    : 59.73 MHz ( period = 16.741 ns )
From           : register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst2
To             : register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst
From Clock     : uIR4
To Clock       : uIR4
Failed Paths   : 0

Type           : Clock Setup: 'CK_Single'
Slack          : N/A
Required Time  : None
Actual Time    : 60.39 MHz ( period = 16.558 ns )
From           : register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst2
To             : register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst
From Clock     : CK_Single
To Clock       : CK_Single
Failed Paths   : 0

Type           : Clock Setup: 'CLR'
Slack          : N/A
Required Time  : None
Actual Time    : 60.39 MHz ( period = 16.558 ns )
From           : register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst2
To             : register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst
From Clock     : CLR
To Clock       : CLR
Failed Paths   : 0

Type           : Clock Setup: 'CK_Consistant'
Slack          : N/A
Required Time  : None
Actual Time    : 60.39 MHz ( period = 16.558 ns )
From           : register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst2
To             : register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst
From Clock     : CK_Consistant
To Clock       : CK_Consistant
Failed Paths   : 0

Type           : Clock Hold: 'START'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : register-8_with_CLR:IR|register-4_with_CLR:inst|inst
To             : ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|9
From Clock     : START
To Clock       : START
Failed Paths   : 764

Type           : Clock Hold: 'CK_Consistant'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : register-8_with_CLR:IR|register-4_with_CLR:inst|inst
To             : ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|9
From Clock     : CK_Consistant
To Clock       : CK_Consistant
Failed Paths   : 62

Type           : Clock Hold: 'CLR'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : register-8_with_CLR:IR|register-4_with_CLR:inst|inst
To             : ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|9
From Clock     : CLR
To Clock       : CLR
Failed Paths   : 62

Type           : Clock Hold: 'CK_Single'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : register-8_with_CLR:IR|register-4_with_CLR:inst|inst
To             : ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|9
From Clock     : CK_Single
To Clock       : CK_Single
Failed Paths   : 62

Type           : Clock Hold: 'uIR5'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : register-8_with_CLR:IR|register-4_with_CLR:inst|inst2
To             : register-8_with_CLR:IR|register-4_with_CLR:inst2|inst2
From Clock     : uIR5
To Clock       : uIR5
Failed Paths   : 33

Type           : Clock Hold: 'uIR6'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : register-8_with_CLR:IR|register-4_with_CLR:inst|inst2
To             : register-8_with_CLR:IR|register-4_with_CLR:inst2|inst2
From Clock     : uIR6
To Clock       : uIR6
Failed Paths   : 57

Type           : Clock Hold: 'uIR4'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : register-8_with_CLR:IR|register-4_with_CLR:inst|inst2
To             : register-8_with_CLR:IR|register-4_with_CLR:inst2|inst2
From Clock     : uIR4
To Clock       : uIR4
Failed Paths   : 35

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 1075

--------------------------------------------------------------------------------------

