DEF(end, 0, 0)
DEF(nop, 0, 0)
DEF(nop1, 1, 0)
DEF(nop2, 2, 0)
DEF(nop3, 3, 0)
DEF(movl_A0_EAX, 0, 4)
DEF(addl_A0_EAX, 0, 4)
DEF(addl_A0_EAX_s1, 0, 4)
DEF(addl_A0_EAX_s2, 0, 4)
DEF(addl_A0_EAX_s3, 0, 4)
DEF(movl_T0_EAX, 0, 4)
DEF(movl_T1_EAX, 0, 4)
DEF(movh_T0_EAX, 0, 4)
DEF(movh_T1_EAX, 0, 4)
DEF(movl_EAX_T0, 0, 4)
DEF(movl_EAX_T1, 0, 4)
DEF(movl_EAX_A0, 0, 4)
DEF(cmovw_EAX_T1_T0, 0, 20)
DEF(cmovl_EAX_T1_T0, 0, 8)
DEF(movw_EAX_T0, 0, 16)
DEF(movw_EAX_T1, 0, 16)
DEF(movw_EAX_A0, 0, 16)
DEF(movb_EAX_T0, 0, 12)
DEF(movh_EAX_T0, 0, 12)
DEF(movb_EAX_T1, 0, 12)
DEF(movh_EAX_T1, 0, 12)
DEF(movl_A0_ECX, 0, 4)
DEF(addl_A0_ECX, 0, 8)
DEF(addl_A0_ECX_s1, 0, 8)
DEF(addl_A0_ECX_s2, 0, 8)
DEF(addl_A0_ECX_s3, 0, 8)
DEF(movl_T0_ECX, 0, 4)
DEF(movl_T1_ECX, 0, 4)
DEF(movh_T0_ECX, 0, 8)
DEF(movh_T1_ECX, 0, 8)
DEF(movl_ECX_T0, 0, 4)
DEF(movl_ECX_T1, 0, 4)
DEF(movl_ECX_A0, 0, 4)
DEF(cmovw_ECX_T1_T0, 0, 24)
DEF(cmovl_ECX_T1_T0, 0, 8)
DEF(movw_ECX_T0, 0, 20)
DEF(movw_ECX_T1, 0, 20)
DEF(movw_ECX_A0, 0, 20)
DEF(movb_ECX_T0, 0, 20)
DEF(movh_ECX_T0, 0, 20)
DEF(movb_ECX_T1, 0, 20)
DEF(movh_ECX_T1, 0, 20)
DEF(movl_A0_EDX, 0, 4)
DEF(addl_A0_EDX, 0, 8)
DEF(addl_A0_EDX_s1, 0, 8)
DEF(addl_A0_EDX_s2, 0, 8)
DEF(addl_A0_EDX_s3, 0, 8)
DEF(movl_T0_EDX, 0, 4)
DEF(movl_T1_EDX, 0, 4)
DEF(movh_T0_EDX, 0, 8)
DEF(movh_T1_EDX, 0, 8)
DEF(movl_EDX_T0, 0, 4)
DEF(movl_EDX_T1, 0, 4)
DEF(movl_EDX_A0, 0, 4)
DEF(cmovw_EDX_T1_T0, 0, 24)
DEF(cmovl_EDX_T1_T0, 0, 8)
DEF(movw_EDX_T0, 0, 20)
DEF(movw_EDX_T1, 0, 20)
DEF(movw_EDX_A0, 0, 20)
DEF(movb_EDX_T0, 0, 20)
DEF(movh_EDX_T0, 0, 20)
DEF(movb_EDX_T1, 0, 20)
DEF(movh_EDX_T1, 0, 20)
DEF(movl_A0_EBX, 0, 4)
DEF(addl_A0_EBX, 0, 8)
DEF(addl_A0_EBX_s1, 0, 8)
DEF(addl_A0_EBX_s2, 0, 8)
DEF(addl_A0_EBX_s3, 0, 8)
DEF(movl_T0_EBX, 0, 4)
DEF(movl_T1_EBX, 0, 4)
DEF(movh_T0_EBX, 0, 8)
DEF(movh_T1_EBX, 0, 8)
DEF(movl_EBX_T0, 0, 4)
DEF(movl_EBX_T1, 0, 4)
DEF(movl_EBX_A0, 0, 4)
DEF(cmovw_EBX_T1_T0, 0, 24)
DEF(cmovl_EBX_T1_T0, 0, 8)
DEF(movw_EBX_T0, 0, 20)
DEF(movw_EBX_T1, 0, 20)
DEF(movw_EBX_A0, 0, 20)
DEF(movb_EBX_T0, 0, 20)
DEF(movh_EBX_T0, 0, 20)
DEF(movb_EBX_T1, 0, 20)
DEF(movh_EBX_T1, 0, 20)
DEF(movl_A0_ESP, 0, 4)
DEF(addl_A0_ESP, 0, 4)
DEF(addl_A0_ESP_s1, 0, 4)
DEF(addl_A0_ESP_s2, 0, 4)
DEF(addl_A0_ESP_s3, 0, 4)
DEF(movl_T0_ESP, 0, 4)
DEF(movl_T1_ESP, 0, 4)
DEF(movh_T0_ESP, 0, 4)
DEF(movh_T1_ESP, 0, 4)
DEF(movl_ESP_T0, 0, 4)
DEF(movl_ESP_T1, 0, 4)
DEF(movl_ESP_A0, 0, 4)
DEF(cmovw_ESP_T1_T0, 0, 20)
DEF(cmovl_ESP_T1_T0, 0, 8)
DEF(movw_ESP_T0, 0, 16)
DEF(movw_ESP_T1, 0, 16)
DEF(movw_ESP_A0, 0, 16)
DEF(movb_ESP_T0, 0, 12)
DEF(movh_ESP_T0, 0, 12)
DEF(movb_ESP_T1, 0, 12)
DEF(movh_ESP_T1, 0, 12)
DEF(movl_A0_EBP, 0, 4)
DEF(addl_A0_EBP, 0, 8)
DEF(addl_A0_EBP_s1, 0, 8)
DEF(addl_A0_EBP_s2, 0, 8)
DEF(addl_A0_EBP_s3, 0, 8)
DEF(movl_T0_EBP, 0, 4)
DEF(movl_T1_EBP, 0, 4)
DEF(movh_T0_EBP, 0, 8)
DEF(movh_T1_EBP, 0, 8)
DEF(movl_EBP_T0, 0, 4)
DEF(movl_EBP_T1, 0, 4)
DEF(movl_EBP_A0, 0, 4)
DEF(cmovw_EBP_T1_T0, 0, 24)
DEF(cmovl_EBP_T1_T0, 0, 8)
DEF(movw_EBP_T0, 0, 20)
DEF(movw_EBP_T1, 0, 20)
DEF(movw_EBP_A0, 0, 20)
DEF(movb_EBP_T0, 0, 20)
DEF(movh_EBP_T0, 0, 20)
DEF(movb_EBP_T1, 0, 20)
DEF(movh_EBP_T1, 0, 20)
DEF(movl_A0_ESI, 0, 4)
DEF(addl_A0_ESI, 0, 8)
DEF(addl_A0_ESI_s1, 0, 8)
DEF(addl_A0_ESI_s2, 0, 8)
DEF(addl_A0_ESI_s3, 0, 8)
DEF(movl_T0_ESI, 0, 4)
DEF(movl_T1_ESI, 0, 4)
DEF(movh_T0_ESI, 0, 8)
DEF(movh_T1_ESI, 0, 8)
DEF(movl_ESI_T0, 0, 4)
DEF(movl_ESI_T1, 0, 4)
DEF(movl_ESI_A0, 0, 4)
DEF(cmovw_ESI_T1_T0, 0, 24)
DEF(cmovl_ESI_T1_T0, 0, 8)
DEF(movw_ESI_T0, 0, 20)
DEF(movw_ESI_T1, 0, 20)
DEF(movw_ESI_A0, 0, 20)
DEF(movb_ESI_T0, 0, 20)
DEF(movh_ESI_T0, 0, 20)
DEF(movb_ESI_T1, 0, 20)
DEF(movh_ESI_T1, 0, 20)
DEF(movl_A0_EDI, 0, 4)
DEF(addl_A0_EDI, 0, 8)
DEF(addl_A0_EDI_s1, 0, 8)
DEF(addl_A0_EDI_s2, 0, 8)
DEF(addl_A0_EDI_s3, 0, 8)
DEF(movl_T0_EDI, 0, 4)
DEF(movl_T1_EDI, 0, 4)
DEF(movh_T0_EDI, 0, 8)
DEF(movh_T1_EDI, 0, 8)
DEF(movl_EDI_T0, 0, 4)
DEF(movl_EDI_T1, 0, 4)
DEF(movl_EDI_A0, 0, 4)
DEF(cmovw_EDI_T1_T0, 0, 24)
DEF(cmovl_EDI_T1_T0, 0, 8)
DEF(movw_EDI_T0, 0, 20)
DEF(movw_EDI_T1, 0, 20)
DEF(movw_EDI_A0, 0, 20)
DEF(movb_EDI_T0, 0, 20)
DEF(movh_EDI_T0, 0, 20)
DEF(movb_EDI_T1, 0, 20)
DEF(movh_EDI_T1, 0, 20)
DEF(update2_cc, 0, 8)
DEF(update1_cc, 0, 4)
DEF(update_neg_cc, 0, 12)
DEF(cmpl_T0_T1_cc, 0, 12)
DEF(update_inc_cc, 0, 36)
DEF(testl_T0_T1_cc, 0, 8)
DEF(addl_T0_T1, 0, 4)
DEF(orl_T0_T1, 0, 4)
DEF(andl_T0_T1, 0, 4)
DEF(subl_T0_T1, 0, 4)
DEF(xorl_T0_T1, 0, 4)
DEF(negl_T0, 0, 4)
DEF(incl_T0, 0, 4)
DEF(decl_T0, 0, 4)
DEF(notl_T0, 0, 4)
DEF(bswapl_T0, 0, 24)
DEF(mulb_AL_T0, 0, 36)
DEF(imulb_AL_T0, 0, 60)
DEF(mulw_AX_T0, 0, 60)
DEF(imulw_AX_T0, 0, 76)
DEF(mull_EAX_T0, 0, 24)
DEF(imull_EAX_T0, 0, 44)
DEF(imulw_T0_T1, 0, 48)
DEF(imull_T0_T1, 0, 36)
DEF(divb_AL_T0, 0, 168)
DEF(idivb_AL_T0, 0, 176)
DEF(divw_AX_T0, 0, 196)
DEF(idivw_AX_T0, 0, 200)
DEF(divl_EAX_T0, 0, 24)
DEF(idivl_EAX_T0, 0, 24)
DEF(movl_T0_imu, 1, 12)
DEF(movl_T0_im, 1, 12)
DEF(addl_T0_im, 1, 16)
DEF(andl_T0_ffff, 0, 8)
DEF(andl_T0_im, 1, 16)
DEF(movl_T0_T1, 0, 4)
DEF(movl_T1_imu, 1, 12)
DEF(movl_T1_im, 1, 12)
DEF(addl_T1_im, 1, 16)
DEF(movl_T1_A0, 0, 4)
DEF(movl_A0_im, 1, 12)
DEF(addl_A0_im, 1, 16)
DEF(movl_A0_seg, 1, 16)
DEF(addl_A0_seg, 1, 20)
DEF(addl_A0_AL, 0, 8)
DEF(andl_A0_ffff, 0, 8)
DEF(ldub_raw_T0_A0, 0, 4)
DEF(ldsb_raw_T0_A0, 0, 4)
DEF(lduw_raw_T0_A0, 0, 12)
DEF(ldsw_raw_T0_A0, 0, 20)
DEF(ldl_raw_T0_A0, 0, 40)
DEF(ldub_raw_T1_A0, 0, 4)
DEF(ldsb_raw_T1_A0, 0, 4)
DEF(lduw_raw_T1_A0, 0, 12)
DEF(ldsw_raw_T1_A0, 0, 20)
DEF(ldl_raw_T1_A0, 0, 40)
DEF(stb_raw_T0_A0, 0, 4)
DEF(stw_raw_T0_A0, 0, 16)
DEF(stl_raw_T0_A0, 0, 40)
DEF(stw_raw_T1_A0, 0, 16)
DEF(stl_raw_T1_A0, 0, 40)
DEF(ldq_raw_env_A0, 1, 120)
DEF(stq_raw_env_A0, 1, 128)
DEF(ldo_raw_env_A0, 1, 228)
DEF(sto_raw_env_A0, 1, 236)
DEF(ldub_kernel_T0_A0, 0, 84)
DEF(ldsb_kernel_T0_A0, 0, 88)
DEF(lduw_kernel_T0_A0, 0, 144)
DEF(ldsw_kernel_T0_A0, 0, 152)
DEF(ldl_kernel_T0_A0, 0, 160)
DEF(ldub_kernel_T1_A0, 0, 84)
DEF(ldsb_kernel_T1_A0, 0, 88)
DEF(lduw_kernel_T1_A0, 0, 144)
DEF(ldsw_kernel_T1_A0, 0, 152)
DEF(ldl_kernel_T1_A0, 0, 160)
DEF(stb_kernel_T0_A0, 0, 84)
DEF(stw_kernel_T0_A0, 0, 88)
DEF(stl_kernel_T0_A0, 0, 80)
DEF(stw_kernel_T1_A0, 0, 88)
DEF(stl_kernel_T1_A0, 0, 80)
DEF(ldq_kernel_env_A0, 1, 296)
DEF(stq_kernel_env_A0, 1, 140)
DEF(ldo_kernel_env_A0, 1, 552)
DEF(sto_kernel_env_A0, 1, 264)
DEF(ldub_user_T0_A0, 0, 84)
DEF(ldsb_user_T0_A0, 0, 88)
DEF(lduw_user_T0_A0, 0, 144)
DEF(ldsw_user_T0_A0, 0, 152)
DEF(ldl_user_T0_A0, 0, 160)
DEF(ldub_user_T1_A0, 0, 84)
DEF(ldsb_user_T1_A0, 0, 88)
DEF(lduw_user_T1_A0, 0, 144)
DEF(ldsw_user_T1_A0, 0, 152)
DEF(ldl_user_T1_A0, 0, 160)
DEF(stb_user_T0_A0, 0, 88)
DEF(stw_user_T0_A0, 0, 92)
DEF(stl_user_T0_A0, 0, 84)
DEF(stw_user_T1_A0, 0, 92)
DEF(stl_user_T1_A0, 0, 84)
DEF(ldq_user_env_A0, 1, 296)
DEF(stq_user_env_A0, 1, 144)
DEF(ldo_user_env_A0, 1, 552)
DEF(sto_user_env_A0, 1, 272)
DEF(jmp_T0, 0, 4)
DEF(movl_eip_im, 1, 16)
DEF(hlt, 0, 24)
DEF(monitor, 0, 24)
DEF(mwait, 0, 24)
DEF(debug, 0, 36)
DEF(hook, 1, 48)
DEF(raise_interrupt, 2, 48)
DEF(raise_exception, 1, 32)
DEF(into, 1, 68)
DEF(cli, 0, 12)
DEF(sti, 0, 12)
DEF(set_inhibit_irq, 0, 12)
DEF(reset_inhibit_irq, 0, 12)
DEF(rsm, 0, 24)
DEF(boundw, 0, 432)
DEF(boundl, 0, 440)
DEF(cmpxchg8b, 0, 24)
DEF(single_step, 0, 24)
DEF(movl_T0_0, 0, 4)
DEF(exit_tb, 0, 8)
DEF(jb_subb, 1, 36)
DEF(jz_subb, 1, 20)
DEF(jnz_subb, 1, 20)
DEF(jbe_subb, 1, 36)
DEF(js_subb, 1, 20)
DEF(jl_subb, 1, 36)
DEF(jle_subb, 1, 36)
DEF(setb_T0_subb, 0, 32)
DEF(setz_T0_subb, 0, 16)
DEF(setbe_T0_subb, 0, 32)
DEF(sets_T0_subb, 0, 12)
DEF(setl_T0_subb, 0, 32)
DEF(setle_T0_subb, 0, 32)
DEF(shlb_T0_T1, 0, 8)
DEF(shrb_T0_T1, 0, 12)
DEF(sarb_T0_T1, 0, 16)
DEF(rolb_T0_T1_cc, 0, 112)
DEF(rorb_T0_T1_cc, 0, 116)
DEF(rolb_T0_T1, 0, 20)
DEF(rorb_T0_T1, 0, 20)
DEF(rclb_T0_T1_cc, 0, 164)
DEF(rcrb_T0_T1_cc, 0, 164)
DEF(shlb_T0_T1_cc, 0, 36)
DEF(shrb_T0_T1_cc, 0, 40)
DEF(sarb_T0_T1_cc, 0, 40)
DEF(adcb_T0_T1_cc, 0, 52)
DEF(sbbb_T0_T1_cc, 0, 52)
DEF(cmpxchgb_T0_T1_EAX_cc, 0, 36)
DEF(rolb_raw_T0_T1_cc, 0, 116)
DEF(rorb_raw_T0_T1_cc, 0, 120)
DEF(rolb_raw_T0_T1, 0, 24)
DEF(rorb_raw_T0_T1, 0, 24)
DEF(rclb_raw_T0_T1_cc, 0, 168)
DEF(rcrb_raw_T0_T1_cc, 0, 168)
DEF(shlb_raw_T0_T1_cc, 0, 40)
DEF(shrb_raw_T0_T1_cc, 0, 44)
DEF(sarb_raw_T0_T1_cc, 0, 44)
DEF(adcb_raw_T0_T1_cc, 0, 56)
DEF(sbbb_raw_T0_T1_cc, 0, 56)
DEF(cmpxchgb_raw_T0_T1_EAX_cc, 0, 40)
DEF(rolb_kernel_T0_T1_cc, 0, 188)
DEF(rorb_kernel_T0_T1_cc, 0, 192)
DEF(rolb_kernel_T0_T1, 0, 108)
DEF(rorb_kernel_T0_T1, 0, 108)
DEF(rclb_kernel_T0_T1_cc, 0, 256)
DEF(rcrb_kernel_T0_T1_cc, 0, 256)
DEF(shlb_kernel_T0_T1_cc, 0, 140)
DEF(shrb_kernel_T0_T1_cc, 0, 144)
DEF(sarb_kernel_T0_T1_cc, 0, 152)
DEF(adcb_kernel_T0_T1_cc, 0, 148)
DEF(sbbb_kernel_T0_T1_cc, 0, 148)
DEF(cmpxchgb_kernel_T0_T1_EAX_cc, 0, 148)
DEF(rolb_user_T0_T1_cc, 0, 192)
DEF(rorb_user_T0_T1_cc, 0, 196)
DEF(rolb_user_T0_T1, 0, 112)
DEF(rorb_user_T0_T1, 0, 112)
DEF(rclb_user_T0_T1_cc, 0, 260)
DEF(rcrb_user_T0_T1_cc, 0, 260)
DEF(shlb_user_T0_T1_cc, 0, 144)
DEF(shrb_user_T0_T1_cc, 0, 148)
DEF(sarb_user_T0_T1_cc, 0, 156)
DEF(adcb_user_T0_T1_cc, 0, 152)
DEF(sbbb_user_T0_T1_cc, 0, 152)
DEF(cmpxchgb_user_T0_T1_EAX_cc, 0, 152)
DEF(movl_T0_Dshiftb, 0, 4)
DEF(outb_T0_T1, 0, 60)
DEF(inb_T0_T1, 0, 60)
DEF(inb_DX_T0, 0, 60)
DEF(outb_DX_T0, 0, 60)
DEF(check_iob_T0, 0, 48)
DEF(check_iob_DX, 0, 48)
DEF(jb_subw, 1, 36)
DEF(jz_subw, 1, 20)
DEF(jnz_subw, 1, 20)
DEF(jbe_subw, 1, 36)
DEF(js_subw, 1, 20)
DEF(jl_subw, 1, 36)
DEF(jle_subw, 1, 36)
DEF(loopnzw, 1, 28)
DEF(loopzw, 1, 28)
DEF(jz_ecxw, 1, 20)
DEF(jnz_ecxw, 1, 20)
DEF(setb_T0_subw, 0, 32)
DEF(setz_T0_subw, 0, 16)
DEF(setbe_T0_subw, 0, 32)
DEF(sets_T0_subw, 0, 12)
DEF(setl_T0_subw, 0, 32)
DEF(setle_T0_subw, 0, 32)
DEF(shlw_T0_T1, 0, 8)
DEF(shrw_T0_T1, 0, 16)
DEF(sarw_T0_T1, 0, 16)
DEF(rolw_T0_T1_cc, 0, 116)
DEF(rorw_T0_T1_cc, 0, 120)
DEF(rolw_T0_T1, 0, 24)
DEF(rorw_T0_T1, 0, 24)
DEF(rclw_T0_T1_cc, 0, 164)
DEF(rcrw_T0_T1_cc, 0, 164)
DEF(shlw_T0_T1_cc, 0, 40)
DEF(shrw_T0_T1_cc, 0, 40)
DEF(sarw_T0_T1_cc, 0, 40)
DEF(shldw_T0_T1_im_cc, 1, 60)
DEF(shldw_T0_T1_ECX_cc, 0, 64)
DEF(shrdw_T0_T1_im_cc, 1, 60)
DEF(shrdw_T0_T1_ECX_cc, 0, 64)
DEF(adcw_T0_T1_cc, 0, 52)
DEF(sbbw_T0_T1_cc, 0, 52)
DEF(cmpxchgw_T0_T1_EAX_cc, 0, 40)
DEF(rolw_raw_T0_T1_cc, 0, 132)
DEF(rorw_raw_T0_T1_cc, 0, 136)
DEF(rolw_raw_T0_T1, 0, 44)
DEF(rorw_raw_T0_T1, 0, 44)
DEF(rclw_raw_T0_T1_cc, 0, 180)
DEF(rcrw_raw_T0_T1_cc, 0, 180)
DEF(shlw_raw_T0_T1_cc, 0, 56)
DEF(shrw_raw_T0_T1_cc, 0, 56)
DEF(sarw_raw_T0_T1_cc, 0, 56)
DEF(shldw_raw_T0_T1_im_cc, 1, 76)
DEF(shldw_raw_T0_T1_ECX_cc, 0, 80)
DEF(shrdw_raw_T0_T1_im_cc, 1, 76)
DEF(shrdw_raw_T0_T1_ECX_cc, 0, 80)
DEF(adcw_raw_T0_T1_cc, 0, 68)
DEF(sbbw_raw_T0_T1_cc, 0, 68)
DEF(cmpxchgw_raw_T0_T1_EAX_cc, 0, 56)
DEF(rolw_kernel_T0_T1_cc, 0, 196)
DEF(rorw_kernel_T0_T1_cc, 0, 200)
DEF(rolw_kernel_T0_T1, 0, 116)
DEF(rorw_kernel_T0_T1, 0, 116)
DEF(rclw_kernel_T0_T1_cc, 0, 260)
DEF(rcrw_kernel_T0_T1_cc, 0, 260)
DEF(shlw_kernel_T0_T1_cc, 0, 156)
DEF(shrw_kernel_T0_T1_cc, 0, 148)
DEF(sarw_kernel_T0_T1_cc, 0, 156)
DEF(shldw_kernel_T0_T1_im_cc, 1, 156)
DEF(shldw_kernel_T0_T1_ECX_cc, 0, 164)
DEF(shrdw_kernel_T0_T1_im_cc, 1, 164)
DEF(shrdw_kernel_T0_T1_ECX_cc, 0, 172)
DEF(adcw_kernel_T0_T1_cc, 0, 152)
DEF(sbbw_kernel_T0_T1_cc, 0, 152)
DEF(cmpxchgw_kernel_T0_T1_EAX_cc, 0, 160)
DEF(rolw_user_T0_T1_cc, 0, 200)
DEF(rorw_user_T0_T1_cc, 0, 204)
DEF(rolw_user_T0_T1, 0, 120)
DEF(rorw_user_T0_T1, 0, 120)
DEF(rclw_user_T0_T1_cc, 0, 264)
DEF(rcrw_user_T0_T1_cc, 0, 264)
DEF(shlw_user_T0_T1_cc, 0, 160)
DEF(shrw_user_T0_T1_cc, 0, 152)
DEF(sarw_user_T0_T1_cc, 0, 160)
DEF(shldw_user_T0_T1_im_cc, 1, 160)
DEF(shldw_user_T0_T1_ECX_cc, 0, 168)
DEF(shrdw_user_T0_T1_im_cc, 1, 168)
DEF(shrdw_user_T0_T1_ECX_cc, 0, 176)
DEF(adcw_user_T0_T1_cc, 0, 156)
DEF(sbbw_user_T0_T1_cc, 0, 156)
DEF(cmpxchgw_user_T0_T1_EAX_cc, 0, 160)
DEF(btw_T0_T1_cc, 0, 12)
DEF(btsw_T0_T1_cc, 0, 16)
DEF(btrw_T0_T1_cc, 0, 16)
DEF(btcw_T0_T1_cc, 0, 16)
DEF(add_bitw_A0_T1, 0, 12)
DEF(bsfw_T0_cc, 0, 60)
DEF(bsrw_T0_cc, 0, 60)
DEF(movl_T0_Dshiftw, 0, 8)
DEF(outw_T0_T1, 0, 64)
DEF(inw_T0_T1, 0, 60)
DEF(inw_DX_T0, 0, 60)
DEF(outw_DX_T0, 0, 60)
DEF(check_iow_T0, 0, 48)
DEF(check_iow_DX, 0, 48)
DEF(jb_subl, 1, 32)
DEF(jz_subl, 1, 20)
DEF(jnz_subl, 1, 20)
DEF(jbe_subl, 1, 32)
DEF(js_subl, 1, 20)
DEF(jl_subl, 1, 32)
DEF(jle_subl, 1, 32)
DEF(loopnzl, 1, 28)
DEF(loopzl, 1, 28)
DEF(jz_ecxl, 1, 20)
DEF(jnz_ecxl, 1, 20)
DEF(setb_T0_subl, 0, 28)
DEF(setz_T0_subl, 0, 16)
DEF(setbe_T0_subl, 0, 28)
DEF(sets_T0_subl, 0, 8)
DEF(setl_T0_subl, 0, 28)
DEF(setle_T0_subl, 0, 28)
DEF(shll_T0_T1, 0, 8)
DEF(shrl_T0_T1, 0, 8)
DEF(sarl_T0_T1, 0, 8)
DEF(roll_T0_T1_cc, 0, 104)
DEF(rorl_T0_T1_cc, 0, 96)
DEF(roll_T0_T1, 0, 12)
DEF(rorl_T0_T1, 0, 8)
DEF(rcll_T0_T1_cc, 0, 140)
DEF(rcrl_T0_T1_cc, 0, 140)
DEF(shll_T0_T1_cc, 0, 32)
DEF(shrl_T0_T1_cc, 0, 32)
DEF(sarl_T0_T1_cc, 0, 36)
DEF(shldl_T0_T1_im_cc, 1, 40)
DEF(shldl_T0_T1_ECX_cc, 0, 44)
DEF(shrdl_T0_T1_im_cc, 1, 40)
DEF(shrdl_T0_T1_ECX_cc, 0, 44)
DEF(adcl_T0_T1_cc, 0, 52)
DEF(sbbl_T0_T1_cc, 0, 52)
DEF(cmpxchgl_T0_T1_EAX_cc, 0, 24)
DEF(roll_raw_T0_T1_cc, 0, 144)
DEF(rorl_raw_T0_T1_cc, 0, 136)
DEF(roll_raw_T0_T1, 0, 56)
DEF(rorl_raw_T0_T1, 0, 52)
DEF(rcll_raw_T0_T1_cc, 0, 180)
DEF(rcrl_raw_T0_T1_cc, 0, 180)
DEF(shll_raw_T0_T1_cc, 0, 72)
DEF(shrl_raw_T0_T1_cc, 0, 72)
DEF(sarl_raw_T0_T1_cc, 0, 76)
DEF(shldl_raw_T0_T1_im_cc, 1, 80)
DEF(shldl_raw_T0_T1_ECX_cc, 0, 84)
DEF(shrdl_raw_T0_T1_im_cc, 1, 80)
DEF(shrdl_raw_T0_T1_ECX_cc, 0, 84)
DEF(adcl_raw_T0_T1_cc, 0, 92)
DEF(sbbl_raw_T0_T1_cc, 0, 92)
DEF(cmpxchgl_raw_T0_T1_EAX_cc, 0, 68)
DEF(roll_kernel_T0_T1_cc, 0, 176)
DEF(rorl_kernel_T0_T1_cc, 0, 168)
DEF(roll_kernel_T0_T1, 0, 96)
DEF(rorl_kernel_T0_T1, 0, 92)
DEF(rcll_kernel_T0_T1_cc, 0, 228)
DEF(rcrl_kernel_T0_T1_cc, 0, 228)
DEF(shll_kernel_T0_T1_cc, 0, 132)
DEF(shrl_kernel_T0_T1_cc, 0, 132)
DEF(sarl_kernel_T0_T1_cc, 0, 140)
DEF(shldl_kernel_T0_T1_im_cc, 1, 136)
DEF(shldl_kernel_T0_T1_ECX_cc, 0, 144)
DEF(shrdl_kernel_T0_T1_im_cc, 1, 136)
DEF(shrdl_kernel_T0_T1_ECX_cc, 0, 144)
DEF(adcl_kernel_T0_T1_cc, 0, 144)
DEF(sbbl_kernel_T0_T1_cc, 0, 144)
DEF(cmpxchgl_kernel_T0_T1_EAX_cc, 0, 132)
DEF(roll_user_T0_T1_cc, 0, 180)
DEF(rorl_user_T0_T1_cc, 0, 172)
DEF(roll_user_T0_T1, 0, 100)
DEF(rorl_user_T0_T1, 0, 96)
DEF(rcll_user_T0_T1_cc, 0, 232)
DEF(rcrl_user_T0_T1_cc, 0, 232)
DEF(shll_user_T0_T1_cc, 0, 136)
DEF(shrl_user_T0_T1_cc, 0, 136)
DEF(sarl_user_T0_T1_cc, 0, 144)
DEF(shldl_user_T0_T1_im_cc, 1, 140)
DEF(shldl_user_T0_T1_ECX_cc, 0, 148)
DEF(shrdl_user_T0_T1_im_cc, 1, 140)
DEF(shrdl_user_T0_T1_ECX_cc, 0, 148)
DEF(adcl_user_T0_T1_cc, 0, 148)
DEF(sbbl_user_T0_T1_cc, 0, 148)
DEF(cmpxchgl_user_T0_T1_EAX_cc, 0, 136)
DEF(btl_T0_T1_cc, 0, 12)
DEF(btsl_T0_T1_cc, 0, 16)
DEF(btrl_T0_T1_cc, 0, 16)
DEF(btcl_T0_T1_cc, 0, 16)
DEF(add_bitl_A0_T1, 0, 8)
DEF(bsfl_T0_cc, 0, 56)
DEF(bsrl_T0_cc, 0, 48)
DEF(update_bt_cc, 0, 4)
DEF(movl_T0_Dshiftl, 0, 8)
DEF(outl_T0_T1, 0, 60)
DEF(inl_T0_T1, 0, 60)
DEF(inl_DX_T0, 0, 60)
DEF(outl_DX_T0, 0, 60)
DEF(check_iol_T0, 0, 48)
DEF(check_iol_DX, 0, 48)
DEF(movsbl_T0_T0, 0, 8)
DEF(movzbl_T0_T0, 0, 8)
DEF(movswl_T0_T0, 0, 8)
DEF(movzwl_T0_T0, 0, 8)
DEF(movswl_EAX_AX, 0, 8)
DEF(movsbw_AX_AL, 0, 20)
DEF(movslq_EDX_EAX, 0, 8)
DEF(movswl_DX_AX, 0, 28)
DEF(addl_ESI_T0, 0, 12)
DEF(addw_ESI_T0, 0, 28)
DEF(addl_EDI_T0, 0, 12)
DEF(addw_EDI_T0, 0, 28)
DEF(decl_ECX, 0, 12)
DEF(decw_ECX, 0, 28)
DEF(addl_A0_SS, 0, 8)
DEF(subl_A0_2, 0, 4)
DEF(subl_A0_4, 0, 4)
DEF(addl_ESP_4, 0, 4)
DEF(addl_ESP_2, 0, 4)
DEF(addw_ESP_4, 0, 20)
DEF(addw_ESP_2, 0, 20)
DEF(addl_ESP_im, 1, 16)
DEF(addw_ESP_im, 1, 32)
DEF(rdtsc, 0, 24)
DEF(rdpmc, 0, 24)
DEF(cpuid, 0, 24)
DEF(enter_level, 2, 40)
DEF(sysenter, 0, 24)
DEF(sysexit, 0, 24)
DEF(rdmsr, 0, 24)
DEF(wrmsr, 0, 24)
DEF(aam, 1, 108)
DEF(aad, 1, 48)
DEF(aaa, 0, 128)
DEF(aas, 0, 128)
DEF(daa, 0, 144)
DEF(das, 0, 172)
DEF(movl_seg_T0, 1, 36)
DEF(movl_seg_T0_vm, 1, 32)
DEF(movl_T0_seg, 1, 20)
DEF(lsl, 0, 24)
DEF(lar, 0, 24)
DEF(verr, 0, 24)
DEF(verw, 0, 24)
DEF(arpl, 0, 28)
DEF(arpl_update, 0, 36)
DEF(ljmp_protected_T0_T1, 1, 32)
DEF(lcall_real_T0_T1, 2, 40)
DEF(lcall_protected_T0_T1, 2, 40)
DEF(iret_real, 1, 32)
DEF(iret_protected, 2, 40)
DEF(lret_protected, 2, 40)
DEF(lldt_T0, 0, 24)
DEF(ltr_T0, 0, 24)
DEF(movl_crN_T0, 1, 32)
DEF(svm_check_intercept, 2, 52)
DEF(svm_check_intercept_param, 2, 52)
DEF(svm_vmexit, 2, 60)
DEF(geneflags, 0, 28)
DEF(svm_check_intercept_io, 2, 184)
DEF(movtl_T0_cr8, 0, 36)
DEF(movl_drN_T0, 1, 32)
DEF(lmsw_T0, 0, 44)
DEF(invlpg_A0, 0, 28)
DEF(movl_T0_env, 1, 16)
DEF(movl_env_T0, 1, 16)
DEF(movl_env_T1, 1, 16)
DEF(movtl_T0_env, 1, 16)
DEF(movtl_env_T0, 1, 16)
DEF(movtl_T1_env, 1, 16)
DEF(movtl_env_T1, 1, 16)
DEF(clts, 0, 24)
DEF(goto_tb0, 0, 4)
DEF(goto_tb1, 0, 4)
DEF(jmp_label, 1, 8)
DEF(jnz_T0_label, 1, 16)
DEF(jz_T0_label, 1, 16)
DEF(seto_T0_cc, 0, 32)
DEF(setb_T0_cc, 0, 32)
DEF(setz_T0_cc, 0, 32)
DEF(setbe_T0_cc, 0, 36)
DEF(sets_T0_cc, 0, 32)
DEF(setp_T0_cc, 0, 32)
DEF(setl_T0_cc, 0, 36)
DEF(setle_T0_cc, 0, 56)
DEF(xor_T0_1, 0, 4)
DEF(set_cc_op_CC_OP_DYNAMIC, 0, 4)
DEF(set_cc_op_CC_OP_EFLAGS, 0, 4)
DEF(set_cc_op_CC_OP_MULB, 0, 4)
DEF(set_cc_op_CC_OP_MULW, 0, 4)
DEF(set_cc_op_CC_OP_MULL, 0, 4)
DEF(set_cc_op_CC_OP_MULQ, 0, 4)
DEF(set_cc_op_CC_OP_ADDB, 0, 4)
DEF(set_cc_op_CC_OP_ADDW, 0, 4)
DEF(set_cc_op_CC_OP_ADDL, 0, 4)
DEF(set_cc_op_CC_OP_ADDQ, 0, 4)
DEF(set_cc_op_CC_OP_ADCB, 0, 4)
DEF(set_cc_op_CC_OP_ADCW, 0, 4)
DEF(set_cc_op_CC_OP_ADCL, 0, 4)
DEF(set_cc_op_CC_OP_ADCQ, 0, 4)
DEF(set_cc_op_CC_OP_SUBB, 0, 4)
DEF(set_cc_op_CC_OP_SUBW, 0, 4)
DEF(set_cc_op_CC_OP_SUBL, 0, 4)
DEF(set_cc_op_CC_OP_SUBQ, 0, 4)
DEF(set_cc_op_CC_OP_SBBB, 0, 4)
DEF(set_cc_op_CC_OP_SBBW, 0, 4)
DEF(set_cc_op_CC_OP_SBBL, 0, 4)
DEF(set_cc_op_CC_OP_SBBQ, 0, 4)
DEF(set_cc_op_CC_OP_LOGICB, 0, 4)
DEF(set_cc_op_CC_OP_LOGICW, 0, 4)
DEF(set_cc_op_CC_OP_LOGICL, 0, 4)
DEF(set_cc_op_CC_OP_LOGICQ, 0, 4)
DEF(set_cc_op_CC_OP_INCB, 0, 4)
DEF(set_cc_op_CC_OP_INCW, 0, 4)
DEF(set_cc_op_CC_OP_INCL, 0, 4)
DEF(set_cc_op_CC_OP_INCQ, 0, 4)
DEF(set_cc_op_CC_OP_DECB, 0, 4)
DEF(set_cc_op_CC_OP_DECW, 0, 4)
DEF(set_cc_op_CC_OP_DECL, 0, 4)
DEF(set_cc_op_CC_OP_DECQ, 0, 4)
DEF(set_cc_op_CC_OP_SHLB, 0, 4)
DEF(set_cc_op_CC_OP_SHLW, 0, 4)
DEF(set_cc_op_CC_OP_SHLL, 0, 4)
DEF(set_cc_op_CC_OP_SHLQ, 0, 4)
DEF(set_cc_op_CC_OP_SARB, 0, 4)
DEF(set_cc_op_CC_OP_SARW, 0, 4)
DEF(set_cc_op_CC_OP_SARL, 0, 4)
DEF(set_cc_op_CC_OP_SARQ, 0, 4)
DEF(set_cc_op_CC_OP_NB, 0, 4)
DEF(mov_T0_cc, 0, 28)
DEF(movl_eflags_T0, 0, 64)
DEF(movw_eflags_T0, 0, 56)
DEF(movl_eflags_T0_io, 0, 64)
DEF(movw_eflags_T0_io, 0, 56)
DEF(movl_eflags_T0_cpl0, 0, 64)
DEF(movw_eflags_T0_cpl0, 0, 56)
DEF(movb_eflags_T0, 0, 40)
DEF(movl_T0_eflags, 0, 48)
DEF(cld, 0, 8)
DEF(std, 0, 8)
DEF(clc, 0, 32)
DEF(stc, 0, 32)
DEF(cmc, 0, 32)
DEF(salc, 0, 44)
DEF(flds_FT0_A0, 0, 240)
DEF(fldl_FT0_A0, 0, 336)
DEF(fild_FT0_A0, 0, 232)
DEF(fildl_FT0_A0, 0, 240)
DEF(fildll_FT0_A0, 0, 344)
DEF(flds_ST0_A0, 0, 288)
DEF(fldl_ST0_A0, 0, 380)
DEF(fldt_ST0_A0, 0, 24)
DEF(fild_ST0_A0, 0, 280)
DEF(fildl_ST0_A0, 0, 288)
DEF(fildll_ST0_A0, 0, 392)
DEF(fsts_ST0_A0, 0, 152)
DEF(fstl_ST0_A0, 0, 164)
DEF(fstt_ST0_A0, 0, 24)
DEF(fist_ST0_A0, 0, 172)
DEF(fistl_ST0_A0, 0, 140)
DEF(fistll_ST0_A0, 0, 184)
DEF(fistt_ST0_A0, 0, 172)
DEF(fisttl_ST0_A0, 0, 140)
DEF(fisttll_ST0_A0, 0, 184)
DEF(fbld_ST0_A0, 0, 24)
DEF(fbst_ST0_A0, 0, 24)
DEF(fpush, 0, 32)
DEF(fpop, 0, 36)
DEF(fdecstp, 0, 28)
DEF(fincstp, 0, 28)
DEF(ffree_STN, 1, 40)
DEF(fmov_ST0_FT0, 0, 24)
DEF(fmov_FT0_STN, 1, 44)
DEF(fmov_ST0_STN, 1, 48)
DEF(fmov_STN_ST0, 1, 52)
DEF(fxchg_ST0_STN, 1, 112)
DEF(fcom_ST0_FT0, 0, 100)
DEF(fucom_ST0_FT0, 0, 100)
DEF(fcomi_ST0_FT0, 0, 120)
DEF(fucomi_ST0_FT0, 0, 120)
DEF(fcmov_ST0_STN_T0, 1, 56)
DEF(fadd_ST0_FT0, 0, 84)
DEF(fmul_ST0_FT0, 0, 84)
DEF(fsub_ST0_FT0, 0, 84)
DEF(fsubr_ST0_FT0, 0, 84)
DEF(fdiv_ST0_FT0, 0, 84)
DEF(fdivr_ST0_FT0, 0, 84)
DEF(fadd_STN_ST0, 1, 116)
DEF(fmul_STN_ST0, 1, 116)
DEF(fsub_STN_ST0, 1, 116)
DEF(fsubr_STN_ST0, 1, 100)
DEF(fdiv_STN_ST0, 1, 100)
DEF(fdivr_STN_ST0, 1, 100)
DEF(fchs_ST0, 0, 76)
DEF(fabs_ST0, 0, 140)
DEF(fxam_ST0, 0, 24)
DEF(fld1_ST0, 0, 32)
DEF(fldl2t_ST0, 0, 32)
DEF(fldl2e_ST0, 0, 32)
DEF(fldpi_ST0, 0, 32)
DEF(fldlg2_ST0, 0, 32)
DEF(fldln2_ST0, 0, 32)
DEF(fldz_ST0, 0, 32)
DEF(fldz_FT0, 0, 24)
DEF(f2xm1, 0, 24)
DEF(fyl2x, 0, 24)
DEF(fptan, 0, 24)
DEF(fpatan, 0, 24)
DEF(fxtract, 0, 24)
DEF(fprem1, 0, 24)
DEF(fprem, 0, 24)
DEF(fyl2xp1, 0, 24)
DEF(fsqrt, 0, 24)
DEF(fsincos, 0, 24)
DEF(frndint, 0, 24)
DEF(fscale, 0, 24)
DEF(fsin, 0, 24)
DEF(fcos, 0, 24)
DEF(fnstsw_A0, 0, 132)
DEF(fnstsw_EAX, 0, 32)
DEF(fnstcw_A0, 0, 116)
DEF(fldcw_A0, 0, 200)
DEF(fclex, 0, 12)
DEF(fwait, 0, 32)
DEF(fninit, 0, 124)
DEF(fnstenv_A0, 1, 36)
DEF(fldenv_A0, 1, 36)
DEF(fnsave_A0, 1, 36)
DEF(frstor_A0, 1, 36)
DEF(lock, 0, 24)
DEF(unlock, 0, 24)
DEF(movo, 2, 52)
DEF(movq, 2, 36)
DEF(movl, 2, 28)
DEF(movq_env_0, 1, 28)
DEF(fxsave_A0, 1, 36)
DEF(fxrstor_A0, 1, 36)
DEF(enter_mmx, 0, 16)
DEF(emms, 0, 20)
DEF(psrlw_mmx, 2, 124)
DEF(psraw_mmx, 2, 116)
DEF(psllw_mmx, 2, 124)
DEF(psrld_mmx, 2, 100)
DEF(psrad_mmx, 2, 92)
DEF(pslld_mmx, 2, 100)
DEF(psrlq_mmx, 2, 132)
DEF(psllq_mmx, 2, 132)
DEF(paddb_mmx, 2, 148)
DEF(paddw_mmx, 2, 92)
DEF(paddl_mmx, 2, 52)
DEF(paddq_mmx, 2, 48)
DEF(psubb_mmx, 2, 148)
DEF(psubw_mmx, 2, 92)
DEF(psubl_mmx, 2, 52)
DEF(psubq_mmx, 2, 48)
DEF(paddusb_mmx, 2, 212)
DEF(paddsb_mmx, 2, 348)
DEF(psubusb_mmx, 2, 308)
DEF(psubsb_mmx, 2, 348)
DEF(paddusw_mmx, 2, 144)
DEF(paddsw_mmx, 2, 196)
DEF(psubusw_mmx, 2, 176)
DEF(psubsw_mmx, 2, 196)
DEF(pminub_mmx, 2, 180)
DEF(pmaxub_mmx, 2, 180)
DEF(pminsw_mmx, 2, 108)
DEF(pmaxsw_mmx, 2, 108)
DEF(pand_mmx, 2, 48)
DEF(pandn_mmx, 2, 48)
DEF(por_mmx, 2, 48)
DEF(pxor_mmx, 2, 48)
DEF(pcmpgtb_mmx, 2, 220)
DEF(pcmpgtw_mmx, 2, 124)
DEF(pcmpgtl_mmx, 2, 68)
DEF(pcmpeqb_mmx, 2, 212)
DEF(pcmpeqw_mmx, 2, 124)
DEF(pcmpeql_mmx, 2, 68)
DEF(pmullw_mmx, 2, 92)
DEF(pmulhuw_mmx, 2, 108)
DEF(pmulhw_mmx, 2, 108)
DEF(pavgb_mmx, 2, 212)
DEF(pavgw_mmx, 2, 124)
DEF(pmuludq_mmx, 2, 36)
DEF(pmaddwd_mmx, 2, 140)
DEF(psadbw_mmx, 2, 220)
DEF(maskmov_mmx, 2, 212)
DEF(movl_mm_T0_mmx, 1, 24)
DEF(movl_T0_mm_mmx, 1, 16)
DEF(pshufw_mmx, 3, 132)
DEF(pmovmskb_mmx, 1, 124)
DEF(pinsrw_mmx, 2, 32)
DEF(pextrw_mmx, 2, 32)
DEF(packsswb_mmx, 2, 332)
DEF(packuswb_mmx, 2, 332)
DEF(packssdw_mmx, 2, 192)
DEF(punpcklbw_mmx, 2, 124)
DEF(punpcklwd_mmx, 2, 92)
DEF(punpckldq_mmx, 2, 56)
DEF(punpckhbw_mmx, 2, 132)
DEF(punpckhwd_mmx, 2, 92)
DEF(punpckhdq_mmx, 2, 64)
DEF(psrlw_xmm, 2, 176)
DEF(psraw_xmm, 2, 164)
DEF(psllw_xmm, 2, 176)
DEF(psrld_xmm, 2, 128)
DEF(psrad_xmm, 2, 116)
DEF(pslld_xmm, 2, 128)
DEF(psrlq_xmm, 2, 176)
DEF(psllq_xmm, 2, 176)
DEF(psrldq_xmm, 2, 112)
DEF(pslldq_xmm, 2, 104)
DEF(paddb_xmm, 2, 276)
DEF(paddw_xmm, 2, 156)
DEF(paddl_xmm, 2, 84)
DEF(paddq_xmm, 2, 84)
DEF(psubb_xmm, 2, 276)
DEF(psubw_xmm, 2, 156)
DEF(psubl_xmm, 2, 84)
DEF(psubq_xmm, 2, 84)
DEF(paddusb_xmm, 2, 404)
DEF(paddsb_xmm, 2, 668)
DEF(psubusb_xmm, 2, 596)
DEF(psubsb_xmm, 2, 668)
DEF(paddusw_xmm, 2, 256)
DEF(paddsw_xmm, 2, 356)
DEF(psubusw_xmm, 2, 320)
DEF(psubsw_xmm, 2, 356)
DEF(pminub_xmm, 2, 340)
DEF(pmaxub_xmm, 2, 340)
DEF(pminsw_xmm, 2, 188)
DEF(pmaxsw_xmm, 2, 188)
DEF(pand_xmm, 2, 84)
DEF(pandn_xmm, 2, 84)
DEF(por_xmm, 2, 84)
DEF(pxor_xmm, 2, 84)
DEF(pcmpgtb_xmm, 2, 412)
DEF(pcmpgtw_xmm, 2, 220)
DEF(pcmpgtl_xmm, 2, 116)
DEF(pcmpeqb_xmm, 2, 404)
DEF(pcmpeqw_xmm, 2, 220)
DEF(pcmpeql_xmm, 2, 116)
DEF(pmullw_xmm, 2, 156)
DEF(pmulhuw_xmm, 2, 188)
DEF(pmulhw_xmm, 2, 188)
DEF(pavgb_xmm, 2, 404)
DEF(pavgw_xmm, 2, 220)
DEF(pmuludq_xmm, 2, 72)
DEF(pmaddwd_xmm, 2, 124)
DEF(psadbw_xmm, 2, 424)
DEF(maskmov_xmm, 2, 212)
DEF(movl_mm_T0_xmm, 1, 40)
DEF(movl_T0_mm_xmm, 1, 16)
DEF(shufps, 3, 116)
DEF(shufpd, 3, 104)
DEF(pshufd_xmm, 3, 116)
DEF(pshuflw_xmm, 3, 136)
DEF(pshufhw_xmm, 3, 144)
DEF(addps, 2, 188)
DEF(addss, 2, 76)
DEF(addpd, 2, 132)
DEF(addsd, 2, 84)
DEF(subps, 2, 188)
DEF(subss, 2, 76)
DEF(subpd, 2, 132)
DEF(subsd, 2, 84)
DEF(mulps, 2, 188)
DEF(mulss, 2, 76)
DEF(mulpd, 2, 132)
DEF(mulsd, 2, 84)
DEF(divps, 2, 188)
DEF(divss, 2, 76)
DEF(divpd, 2, 132)
DEF(divsd, 2, 84)
DEF(minps, 2, 264)
DEF(minss, 2, 112)
DEF(minpd, 2, 172)
DEF(minsd, 2, 112)
DEF(maxps, 2, 264)
DEF(maxss, 2, 112)
DEF(maxpd, 2, 172)
DEF(maxsd, 2, 112)
DEF(sqrtps, 2, 180)
DEF(sqrtss, 2, 76)
DEF(sqrtpd, 2, 120)
DEF(sqrtsd, 2, 80)
DEF(cvtps2pd, 2, 120)
DEF(cvtpd2ps, 2, 132)
DEF(cvtss2sd, 2, 76)
DEF(cvtsd2ss, 2, 80)
DEF(cvtdq2ps, 2, 176)
DEF(cvtdq2pd, 2, 116)
DEF(cvtpi2ps, 2, 112)
DEF(cvtpi2pd, 2, 116)
DEF(cvtsi2ss, 1, 68)
DEF(cvtsi2sd, 1, 68)
DEF(cvtps2dq, 2, 180)
DEF(cvtpd2dq, 2, 132)
DEF(cvtps2pi, 2, 116)
DEF(cvtpd2pi, 2, 116)
DEF(cvtss2si, 1, 44)
DEF(cvtsd2si, 1, 48)
DEF(cvttps2dq, 2, 180)
DEF(cvttpd2dq, 2, 132)
DEF(cvttps2pi, 2, 116)
DEF(cvttpd2pi, 2, 116)
DEF(cvttss2si, 1, 44)
DEF(cvttsd2si, 1, 48)
DEF(rsqrtps, 2, 164)
DEF(rsqrtss, 2, 72)
DEF(rcpps, 2, 164)
DEF(rcpss, 2, 72)
DEF(haddps, 2, 184)
DEF(haddpd, 2, 144)
DEF(hsubps, 2, 184)
DEF(hsubpd, 2, 144)
DEF(addsubps, 2, 192)
DEF(addsubpd, 2, 136)
DEF(cmpeqps, 2, 232)
DEF(cmpeqss, 2, 88)
DEF(cmpeqpd, 2, 168)
DEF(cmpeqsd, 2, 104)
DEF(cmpltps, 2, 232)
DEF(cmpltss, 2, 88)
DEF(cmpltpd, 2, 168)
DEF(cmpltsd, 2, 104)
DEF(cmpleps, 2, 232)
DEF(cmpless, 2, 88)
DEF(cmplepd, 2, 168)
DEF(cmplesd, 2, 104)
DEF(cmpunordps, 2, 448)
DEF(cmpunordss, 2, 140)
DEF(cmpunordpd, 2, 288)
DEF(cmpunordsd, 2, 164)
DEF(cmpneqps, 2, 232)
DEF(cmpneqss, 2, 88)
DEF(cmpneqpd, 2, 168)
DEF(cmpneqsd, 2, 104)
DEF(cmpnltps, 2, 232)
DEF(cmpnltss, 2, 88)
DEF(cmpnltpd, 2, 168)
DEF(cmpnltsd, 2, 104)
DEF(cmpnleps, 2, 232)
DEF(cmpnless, 2, 88)
DEF(cmpnlepd, 2, 168)
DEF(cmpnlesd, 2, 104)
DEF(cmpordps, 2, 448)
DEF(cmpordss, 2, 140)
DEF(cmpordpd, 2, 288)
DEF(cmpordsd, 2, 164)
DEF(ucomiss, 2, 72)
DEF(comiss, 2, 72)
DEF(ucomisd, 2, 96)
DEF(comisd, 2, 96)
DEF(movmskps, 1, 56)
DEF(movmskpd, 1, 36)
DEF(pmovmskb_xmm, 1, 252)
DEF(pinsrw_xmm, 2, 32)
DEF(pextrw_xmm, 2, 32)
DEF(packsswb_xmm, 2, 496)
DEF(packuswb_xmm, 2, 496)
DEF(packssdw_xmm, 2, 308)
DEF(punpcklbw_xmm, 2, 168)
DEF(punpcklwd_xmm, 2, 112)
DEF(punpckldq_xmm, 2, 72)
DEF(punpcklqdq_xmm, 2, 72)
DEF(punpckhbw_xmm, 2, 176)
DEF(punpckhwd_xmm, 2, 112)
DEF(punpckhdq_xmm, 2, 80)
DEF(punpckhqdq_xmm, 2, 76)
DEF(vmrun, 0, 28)
DEF(vmmcall, 0, 24)
DEF(vmload, 0, 28)
DEF(vmsave, 0, 28)
DEF(stgi, 0, 24)
DEF(clgi, 0, 24)
DEF(skinit, 0, 24)
DEF(invlpga, 0, 24)
DEF(the_last_function_in_file, 0, 0)
