[Inputs]
clk
rst
=in1[63:0]=
=in2[63:0]=
[Outputs]
=out[63:0]=
[BiDir]
[ATTRIBUTES]
VeriModel wrapper

