vendor_name = ModelSim
source_file = 1, D:/Users/ygcs/Downloads/projeto_2_SD/binario_bcd.sv
source_file = 1, D:/Users/ygcs/Downloads/projeto_2_SD/ula.v
source_file = 1, D:/Users/ygcs/Downloads/projeto_2_SD/memoria.v
source_file = 1, D:/Users/ygcs/Downloads/projeto_2_SD/displayLCD.v
source_file = 1, D:/Users/ygcs/Downloads/projeto_2_SD/detector_botao.v
source_file = 1, D:/Users/ygcs/Downloads/projeto_2_SD/CPU.v
source_file = 1, c:/altera/21.1/quartus/libraries/megafunctions/lpm_mult.tdf
source_file = 1, c:/altera/21.1/quartus/libraries/megafunctions/aglobal211.inc
source_file = 1, c:/altera/21.1/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, c:/altera/21.1/quartus/libraries/megafunctions/multcore.inc
source_file = 1, c:/altera/21.1/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, c:/altera/21.1/quartus/libraries/megafunctions/altshift.inc
source_file = 1, c:/altera/21.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, D:/Users/ygcs/Downloads/projeto_2_SD/db/mult_7dt.tdf
design_name = CPU
instance = comp, \flag_clear_memoria~output , flag_clear_memoria~output, CPU, 1
instance = comp, \flag_escrever~output , flag_escrever~output, CPU, 1
instance = comp, \lcd_data[0]~output , lcd_data[0]~output, CPU, 1
instance = comp, \lcd_data[1]~output , lcd_data[1]~output, CPU, 1
instance = comp, \lcd_data[2]~output , lcd_data[2]~output, CPU, 1
instance = comp, \lcd_data[3]~output , lcd_data[3]~output, CPU, 1
instance = comp, \lcd_data[4]~output , lcd_data[4]~output, CPU, 1
instance = comp, \lcd_data[5]~output , lcd_data[5]~output, CPU, 1
instance = comp, \lcd_data[6]~output , lcd_data[6]~output, CPU, 1
instance = comp, \lcd_data[7]~output , lcd_data[7]~output, CPU, 1
instance = comp, \lcd_rs~output , lcd_rs~output, CPU, 1
instance = comp, \lcd_rw~output , lcd_rw~output, CPU, 1
instance = comp, \lcd_e~output , lcd_e~output, CPU, 1
instance = comp, \lcd_on~output , lcd_on~output, CPU, 1
instance = comp, \instrucao_completa[16]~input , instrucao_completa[16]~input, CPU, 1
instance = comp, \instrucao_completa[15]~input , instrucao_completa[15]~input, CPU, 1
instance = comp, \clk~input , clk~input, CPU, 1
instance = comp, \clk~inputclkctrl , clk~inputclkctrl, CPU, 1
instance = comp, \detector_enviar|contador[0]~20 , detector_enviar|contador[0]~20, CPU, 1
instance = comp, \botao_enviar_agora~input , botao_enviar_agora~input, CPU, 1
instance = comp, \detector_enviar|always0~1 , detector_enviar|always0~1, CPU, 1
instance = comp, \detector_enviar|contador[9]~39 , detector_enviar|contador[9]~39, CPU, 1
instance = comp, \detector_enviar|contador[10]~41 , detector_enviar|contador[10]~41, CPU, 1
instance = comp, \detector_enviar|contador[10] , detector_enviar|contador[10], CPU, 1
instance = comp, \detector_enviar|contador[11]~43 , detector_enviar|contador[11]~43, CPU, 1
instance = comp, \detector_enviar|contador[11] , detector_enviar|contador[11], CPU, 1
instance = comp, \detector_enviar|contador[12]~45 , detector_enviar|contador[12]~45, CPU, 1
instance = comp, \detector_enviar|contador[12] , detector_enviar|contador[12], CPU, 1
instance = comp, \detector_enviar|contador[13]~47 , detector_enviar|contador[13]~47, CPU, 1
instance = comp, \detector_enviar|contador[13] , detector_enviar|contador[13], CPU, 1
instance = comp, \detector_enviar|contador[14]~49 , detector_enviar|contador[14]~49, CPU, 1
instance = comp, \detector_enviar|contador[14] , detector_enviar|contador[14], CPU, 1
instance = comp, \detector_enviar|contador[15]~51 , detector_enviar|contador[15]~51, CPU, 1
instance = comp, \detector_enviar|contador[15] , detector_enviar|contador[15], CPU, 1
instance = comp, \detector_enviar|contador[16]~53 , detector_enviar|contador[16]~53, CPU, 1
instance = comp, \detector_enviar|contador[16] , detector_enviar|contador[16], CPU, 1
instance = comp, \detector_enviar|contador[17]~55 , detector_enviar|contador[17]~55, CPU, 1
instance = comp, \detector_enviar|contador[17] , detector_enviar|contador[17], CPU, 1
instance = comp, \detector_enviar|contador[18]~57 , detector_enviar|contador[18]~57, CPU, 1
instance = comp, \detector_enviar|contador[18] , detector_enviar|contador[18], CPU, 1
instance = comp, \detector_enviar|LessThan0~3 , detector_enviar|LessThan0~3, CPU, 1
instance = comp, \detector_enviar|contador[19]~59 , detector_enviar|contador[19]~59, CPU, 1
instance = comp, \detector_enviar|contador[19] , detector_enviar|contador[19], CPU, 1
instance = comp, \detector_enviar|contador[19]~32 , detector_enviar|contador[19]~32, CPU, 1
instance = comp, \detector_enviar|contador[0] , detector_enviar|contador[0], CPU, 1
instance = comp, \detector_enviar|contador[1]~22 , detector_enviar|contador[1]~22, CPU, 1
instance = comp, \detector_enviar|contador[1] , detector_enviar|contador[1], CPU, 1
instance = comp, \detector_enviar|contador[2]~24 , detector_enviar|contador[2]~24, CPU, 1
instance = comp, \detector_enviar|contador[2] , detector_enviar|contador[2], CPU, 1
instance = comp, \detector_enviar|contador[3]~26 , detector_enviar|contador[3]~26, CPU, 1
instance = comp, \detector_enviar|contador[3] , detector_enviar|contador[3], CPU, 1
instance = comp, \detector_enviar|contador[4]~28 , detector_enviar|contador[4]~28, CPU, 1
instance = comp, \detector_enviar|contador[4] , detector_enviar|contador[4], CPU, 1
instance = comp, \detector_enviar|contador[5]~30 , detector_enviar|contador[5]~30, CPU, 1
instance = comp, \detector_enviar|contador[5] , detector_enviar|contador[5], CPU, 1
instance = comp, \detector_enviar|contador[6]~33 , detector_enviar|contador[6]~33, CPU, 1
instance = comp, \detector_enviar|contador[6] , detector_enviar|contador[6], CPU, 1
instance = comp, \detector_enviar|contador[7]~35 , detector_enviar|contador[7]~35, CPU, 1
instance = comp, \detector_enviar|contador[7] , detector_enviar|contador[7], CPU, 1
instance = comp, \detector_enviar|contador[8]~37 , detector_enviar|contador[8]~37, CPU, 1
instance = comp, \detector_enviar|contador[8] , detector_enviar|contador[8], CPU, 1
instance = comp, \detector_enviar|contador[9] , detector_enviar|contador[9], CPU, 1
instance = comp, \detector_enviar|LessThan0~1 , detector_enviar|LessThan0~1, CPU, 1
instance = comp, \detector_enviar|LessThan0~0 , detector_enviar|LessThan0~0, CPU, 1
instance = comp, \detector_enviar|LessThan0~2 , detector_enviar|LessThan0~2, CPU, 1
instance = comp, \detector_enviar|LessThan0~4 , detector_enviar|LessThan0~4, CPU, 1
instance = comp, \detector_enviar|estado_estavel~0 , detector_enviar|estado_estavel~0, CPU, 1
instance = comp, \detector_enviar|estado_estavel , detector_enviar|estado_estavel, CPU, 1
instance = comp, \detector_enviar|estado_anterior~feeder , detector_enviar|estado_anterior~feeder, CPU, 1
instance = comp, \detector_enviar|estado_anterior , detector_enviar|estado_anterior, CPU, 1
instance = comp, \detector_enviar|always0~0 , detector_enviar|always0~0, CPU, 1
instance = comp, \detector_enviar|flag_botao , detector_enviar|flag_botao, CPU, 1
instance = comp, \botao_ligar_agora~input , botao_ligar_agora~input, CPU, 1
instance = comp, \detector_ligar|always0~1 , detector_ligar|always0~1, CPU, 1
instance = comp, \detector_ligar|contador[0]~20 , detector_ligar|contador[0]~20, CPU, 1
instance = comp, \detector_ligar|LessThan0~1 , detector_ligar|LessThan0~1, CPU, 1
instance = comp, \detector_ligar|LessThan0~0 , detector_ligar|LessThan0~0, CPU, 1
instance = comp, \detector_ligar|LessThan0~2 , detector_ligar|LessThan0~2, CPU, 1
instance = comp, \detector_ligar|LessThan0~3 , detector_ligar|LessThan0~3, CPU, 1
instance = comp, \detector_ligar|contador[19]~60 , detector_ligar|contador[19]~60, CPU, 1
instance = comp, \detector_ligar|contador[0] , detector_ligar|contador[0], CPU, 1
instance = comp, \detector_ligar|contador[1]~22 , detector_ligar|contador[1]~22, CPU, 1
instance = comp, \detector_ligar|contador[1] , detector_ligar|contador[1], CPU, 1
instance = comp, \detector_ligar|contador[2]~24 , detector_ligar|contador[2]~24, CPU, 1
instance = comp, \detector_ligar|contador[2] , detector_ligar|contador[2], CPU, 1
instance = comp, \detector_ligar|contador[3]~26 , detector_ligar|contador[3]~26, CPU, 1
instance = comp, \detector_ligar|contador[3] , detector_ligar|contador[3], CPU, 1
instance = comp, \detector_ligar|contador[4]~28 , detector_ligar|contador[4]~28, CPU, 1
instance = comp, \detector_ligar|contador[4] , detector_ligar|contador[4], CPU, 1
instance = comp, \detector_ligar|contador[5]~30 , detector_ligar|contador[5]~30, CPU, 1
instance = comp, \detector_ligar|contador[5] , detector_ligar|contador[5], CPU, 1
instance = comp, \detector_ligar|contador[6]~32 , detector_ligar|contador[6]~32, CPU, 1
instance = comp, \detector_ligar|contador[6] , detector_ligar|contador[6], CPU, 1
instance = comp, \detector_ligar|contador[7]~34 , detector_ligar|contador[7]~34, CPU, 1
instance = comp, \detector_ligar|contador[7] , detector_ligar|contador[7], CPU, 1
instance = comp, \detector_ligar|contador[8]~36 , detector_ligar|contador[8]~36, CPU, 1
instance = comp, \detector_ligar|contador[8] , detector_ligar|contador[8], CPU, 1
instance = comp, \detector_ligar|contador[9]~38 , detector_ligar|contador[9]~38, CPU, 1
instance = comp, \detector_ligar|contador[9] , detector_ligar|contador[9], CPU, 1
instance = comp, \detector_ligar|contador[10]~40 , detector_ligar|contador[10]~40, CPU, 1
instance = comp, \detector_ligar|contador[10] , detector_ligar|contador[10], CPU, 1
instance = comp, \detector_ligar|contador[11]~42 , detector_ligar|contador[11]~42, CPU, 1
instance = comp, \detector_ligar|contador[11] , detector_ligar|contador[11], CPU, 1
instance = comp, \detector_ligar|contador[12]~44 , detector_ligar|contador[12]~44, CPU, 1
instance = comp, \detector_ligar|contador[12] , detector_ligar|contador[12], CPU, 1
instance = comp, \detector_ligar|contador[13]~46 , detector_ligar|contador[13]~46, CPU, 1
instance = comp, \detector_ligar|contador[13] , detector_ligar|contador[13], CPU, 1
instance = comp, \detector_ligar|contador[14]~48 , detector_ligar|contador[14]~48, CPU, 1
instance = comp, \detector_ligar|contador[14] , detector_ligar|contador[14], CPU, 1
instance = comp, \detector_ligar|contador[15]~50 , detector_ligar|contador[15]~50, CPU, 1
instance = comp, \detector_ligar|contador[15] , detector_ligar|contador[15], CPU, 1
instance = comp, \detector_ligar|contador[16]~52 , detector_ligar|contador[16]~52, CPU, 1
instance = comp, \detector_ligar|contador[16] , detector_ligar|contador[16], CPU, 1
instance = comp, \detector_ligar|contador[17]~54 , detector_ligar|contador[17]~54, CPU, 1
instance = comp, \detector_ligar|contador[17] , detector_ligar|contador[17], CPU, 1
instance = comp, \detector_ligar|contador[18]~56 , detector_ligar|contador[18]~56, CPU, 1
instance = comp, \detector_ligar|contador[18] , detector_ligar|contador[18], CPU, 1
instance = comp, \detector_ligar|contador[19]~58 , detector_ligar|contador[19]~58, CPU, 1
instance = comp, \detector_ligar|contador[19] , detector_ligar|contador[19], CPU, 1
instance = comp, \detector_ligar|estado_estavel~0 , detector_ligar|estado_estavel~0, CPU, 1
instance = comp, \detector_ligar|estado_estavel~1 , detector_ligar|estado_estavel~1, CPU, 1
instance = comp, \detector_ligar|estado_estavel , detector_ligar|estado_estavel, CPU, 1
instance = comp, \detector_ligar|estado_anterior~feeder , detector_ligar|estado_anterior~feeder, CPU, 1
instance = comp, \detector_ligar|estado_anterior , detector_ligar|estado_anterior, CPU, 1
instance = comp, \detector_ligar|always0~0 , detector_ligar|always0~0, CPU, 1
instance = comp, \detector_ligar|flag_botao , detector_ligar|flag_botao, CPU, 1
instance = comp, \sistema_ligado~0 , sistema_ligado~0, CPU, 1
instance = comp, \estado~9 , estado~9, CPU, 1
instance = comp, \estado.S_AGUARDANDO , estado.S_AGUARDANDO, CPU, 1
instance = comp, \estado~8 , estado~8, CPU, 1
instance = comp, \estado.S_EXECUTANDO , estado.S_EXECUTANDO, CPU, 1
instance = comp, \instrucao_completa[17]~input , instrucao_completa[17]~input, CPU, 1
instance = comp, \flag_clear_memoria~0 , flag_clear_memoria~0, CPU, 1
instance = comp, \flag_escrever~0 , flag_escrever~0, CPU, 1
instance = comp, \LCD|cnt[0]~32 , LCD|cnt[0]~32, CPU, 1
instance = comp, \LCD|state.S_OFF~feeder , LCD|state.S_OFF~feeder, CPU, 1
instance = comp, \LCD|state.S_OFF , LCD|state.S_OFF, CPU, 1
instance = comp, \LCD|msg_idx[0]~6 , LCD|msg_idx[0]~6, CPU, 1
instance = comp, \LCD|Mux6~5 , LCD|Mux6~5, CPU, 1
instance = comp, \LCD|always2~0 , LCD|always2~0, CPU, 1
instance = comp, \LCD|Selector39~0 , LCD|Selector39~0, CPU, 1
instance = comp, \LCD|state.S_CMD_PULSE , LCD|state.S_CMD_PULSE, CPU, 1
instance = comp, \LCD|cnt[5]~42 , LCD|cnt[5]~42, CPU, 1
instance = comp, \LCD|cnt[6]~44 , LCD|cnt[6]~44, CPU, 1
instance = comp, \LCD|Selector44~1 , LCD|Selector44~1, CPU, 1
instance = comp, \LCD|Selector44~2 , LCD|Selector44~2, CPU, 1
instance = comp, \LCD|state.S_WAIT_RELEASE , LCD|state.S_WAIT_RELEASE, CPU, 1
instance = comp, \LCD|Selector37~4 , LCD|Selector37~4, CPU, 1
instance = comp, \LCD|cnt[11]~54 , LCD|cnt[11]~54, CPU, 1
instance = comp, \LCD|cnt[12]~56 , LCD|cnt[12]~56, CPU, 1
instance = comp, \LCD|cnt[12] , LCD|cnt[12], CPU, 1
instance = comp, \LCD|cnt[13]~58 , LCD|cnt[13]~58, CPU, 1
instance = comp, \LCD|cnt[13] , LCD|cnt[13], CPU, 1
instance = comp, \LCD|cnt[14]~60 , LCD|cnt[14]~60, CPU, 1
instance = comp, \LCD|cnt[14] , LCD|cnt[14], CPU, 1
instance = comp, \LCD|cnt[15]~62 , LCD|cnt[15]~62, CPU, 1
instance = comp, \LCD|cnt[15] , LCD|cnt[15], CPU, 1
instance = comp, \LCD|cnt[16]~64 , LCD|cnt[16]~64, CPU, 1
instance = comp, \LCD|cnt[16] , LCD|cnt[16], CPU, 1
instance = comp, \LCD|cnt[17]~66 , LCD|cnt[17]~66, CPU, 1
instance = comp, \LCD|cnt[17] , LCD|cnt[17], CPU, 1
instance = comp, \LCD|cnt[18]~68 , LCD|cnt[18]~68, CPU, 1
instance = comp, \LCD|cnt[18] , LCD|cnt[18], CPU, 1
instance = comp, \LCD|cnt[19]~70 , LCD|cnt[19]~70, CPU, 1
instance = comp, \LCD|cnt[19] , LCD|cnt[19], CPU, 1
instance = comp, \LCD|cnt[20]~72 , LCD|cnt[20]~72, CPU, 1
instance = comp, \LCD|cnt[20] , LCD|cnt[20], CPU, 1
instance = comp, \LCD|cnt[21]~74 , LCD|cnt[21]~74, CPU, 1
instance = comp, \LCD|cnt[21] , LCD|cnt[21], CPU, 1
instance = comp, \LCD|LessThan2~3 , LCD|LessThan2~3, CPU, 1
instance = comp, \LCD|LessThan2~4 , LCD|LessThan2~4, CPU, 1
instance = comp, \LCD|LessThan2~5 , LCD|LessThan2~5, CPU, 1
instance = comp, \LCD|LessThan2~6 , LCD|LessThan2~6, CPU, 1
instance = comp, \LCD|LessThan2~7 , LCD|LessThan2~7, CPU, 1
instance = comp, \LCD|LessThan2~8 , LCD|LessThan2~8, CPU, 1
instance = comp, \LCD|cnt[22]~76 , LCD|cnt[22]~76, CPU, 1
instance = comp, \LCD|cnt[22] , LCD|cnt[22], CPU, 1
instance = comp, \LCD|cnt[23]~81 , LCD|cnt[23]~81, CPU, 1
instance = comp, \LCD|cnt[23] , LCD|cnt[23], CPU, 1
instance = comp, \LCD|cnt[24]~83 , LCD|cnt[24]~83, CPU, 1
instance = comp, \LCD|cnt[24] , LCD|cnt[24], CPU, 1
instance = comp, \LCD|cnt[25]~85 , LCD|cnt[25]~85, CPU, 1
instance = comp, \LCD|cnt[25] , LCD|cnt[25], CPU, 1
instance = comp, \LCD|cnt[26]~87 , LCD|cnt[26]~87, CPU, 1
instance = comp, \LCD|cnt[26] , LCD|cnt[26], CPU, 1
instance = comp, \LCD|cnt[27]~89 , LCD|cnt[27]~89, CPU, 1
instance = comp, \LCD|cnt[27] , LCD|cnt[27], CPU, 1
instance = comp, \LCD|cnt[28]~91 , LCD|cnt[28]~91, CPU, 1
instance = comp, \LCD|cnt[28] , LCD|cnt[28], CPU, 1
instance = comp, \LCD|cnt[29]~93 , LCD|cnt[29]~93, CPU, 1
instance = comp, \LCD|cnt[29] , LCD|cnt[29], CPU, 1
instance = comp, \LCD|cnt[30]~95 , LCD|cnt[30]~95, CPU, 1
instance = comp, \LCD|cnt[30] , LCD|cnt[30], CPU, 1
instance = comp, \LCD|cnt[31]~97 , LCD|cnt[31]~97, CPU, 1
instance = comp, \LCD|cnt[31] , LCD|cnt[31], CPU, 1
instance = comp, \LCD|LessThan2~1 , LCD|LessThan2~1, CPU, 1
instance = comp, \LCD|LessThan2~0 , LCD|LessThan2~0, CPU, 1
instance = comp, \LCD|LessThan2~2 , LCD|LessThan2~2, CPU, 1
instance = comp, \LCD|LessThan2~9 , LCD|LessThan2~9, CPU, 1
instance = comp, \LCD|Selector33~0 , LCD|Selector33~0, CPU, 1
instance = comp, \LCD|state.S_INIT_START , LCD|state.S_INIT_START, CPU, 1
instance = comp, \LCD|LessThan4~0 , LCD|LessThan4~0, CPU, 1
instance = comp, \LCD|LessThan4~1 , LCD|LessThan4~1, CPU, 1
instance = comp, \LCD|cmd_rom~0 , LCD|cmd_rom~0, CPU, 1
instance = comp, \LCD|LessThan5~1 , LCD|LessThan5~1, CPU, 1
instance = comp, \LCD|LessThan5~0 , LCD|LessThan5~0, CPU, 1
instance = comp, \LCD|Selector34~0 , LCD|Selector34~0, CPU, 1
instance = comp, \LCD|cmd_idx[2]~0 , LCD|cmd_idx[2]~0, CPU, 1
instance = comp, \LCD|cmd_idx[2] , LCD|cmd_idx[2], CPU, 1
instance = comp, \LCD|Equal0~0 , LCD|Equal0~0, CPU, 1
instance = comp, \LCD|LessThan4~3 , LCD|LessThan4~3, CPU, 1
instance = comp, \LCD|LessThan4~4 , LCD|LessThan4~4, CPU, 1
instance = comp, \LCD|LessThan6~0 , LCD|LessThan6~0, CPU, 1
instance = comp, \LCD|LessThan7~0 , LCD|LessThan7~0, CPU, 1
instance = comp, \LCD|LessThan4~5 , LCD|LessThan4~5, CPU, 1
instance = comp, \LCD|LessThan4~6 , LCD|LessThan4~6, CPU, 1
instance = comp, \LCD|LessThan4~2 , LCD|LessThan4~2, CPU, 1
instance = comp, \LCD|LessThan4~7 , LCD|LessThan4~7, CPU, 1
instance = comp, \LCD|LessThan4~8 , LCD|LessThan4~8, CPU, 1
instance = comp, \LCD|Selector35~2 , LCD|Selector35~2, CPU, 1
instance = comp, \LCD|Selector37~6 , LCD|Selector37~6, CPU, 1
instance = comp, \LCD|state.S_SYNC_CPU , LCD|state.S_SYNC_CPU, CPU, 1
instance = comp, \LCD|Selector37~0 , LCD|Selector37~0, CPU, 1
instance = comp, \LCD|Selector34~1 , LCD|Selector34~1, CPU, 1
instance = comp, \LCD|state.S_INIT_PULSE , LCD|state.S_INIT_PULSE, CPU, 1
instance = comp, \LCD|WideOr9~0 , LCD|WideOr9~0, CPU, 1
instance = comp, \LCD|Selector37~1 , LCD|Selector37~1, CPU, 1
instance = comp, \LCD|LessThan3~0 , LCD|LessThan3~0, CPU, 1
instance = comp, \LCD|LessThan3~1 , LCD|LessThan3~1, CPU, 1
instance = comp, \LCD|LessThan6~1 , LCD|LessThan6~1, CPU, 1
instance = comp, \LCD|LessThan6~2 , LCD|LessThan6~2, CPU, 1
instance = comp, \LCD|Selector37~2 , LCD|Selector37~2, CPU, 1
instance = comp, \LCD|Selector37~3 , LCD|Selector37~3, CPU, 1
instance = comp, \LCD|Selector37~5 , LCD|Selector37~5, CPU, 1
instance = comp, \LCD|state.S_IDLE~0 , LCD|state.S_IDLE~0, CPU, 1
instance = comp, \LCD|state.S_IDLE , LCD|state.S_IDLE, CPU, 1
instance = comp, \LCD|cnt[14]~80 , LCD|cnt[14]~80, CPU, 1
instance = comp, \LCD|cnt[6] , LCD|cnt[6], CPU, 1
instance = comp, \LCD|cnt[7]~46 , LCD|cnt[7]~46, CPU, 1
instance = comp, \LCD|cnt[7] , LCD|cnt[7], CPU, 1
instance = comp, \LCD|cnt[8]~48 , LCD|cnt[8]~48, CPU, 1
instance = comp, \LCD|cnt[8] , LCD|cnt[8], CPU, 1
instance = comp, \LCD|cnt[9]~50 , LCD|cnt[9]~50, CPU, 1
instance = comp, \LCD|cnt[9] , LCD|cnt[9], CPU, 1
instance = comp, \LCD|cnt[10]~52 , LCD|cnt[10]~52, CPU, 1
instance = comp, \LCD|cnt[10] , LCD|cnt[10], CPU, 1
instance = comp, \LCD|cnt[11] , LCD|cnt[11], CPU, 1
instance = comp, \LCD|LessThan7~1 , LCD|LessThan7~1, CPU, 1
instance = comp, \LCD|Selector40~0 , LCD|Selector40~0, CPU, 1
instance = comp, \LCD|state.S_CMD_WAIT , LCD|state.S_CMD_WAIT, CPU, 1
instance = comp, \LCD|Selector41~0 , LCD|Selector41~0, CPU, 1
instance = comp, \LCD|state.S_DATA_WRITE , LCD|state.S_DATA_WRITE, CPU, 1
instance = comp, \LCD|Selector42~0 , LCD|Selector42~0, CPU, 1
instance = comp, \LCD|state.S_DATA_PULSE , LCD|state.S_DATA_PULSE, CPU, 1
instance = comp, \LCD|Selector43~0 , LCD|Selector43~0, CPU, 1
instance = comp, \LCD|state.S_DATA_WAIT , LCD|state.S_DATA_WAIT, CPU, 1
instance = comp, \LCD|msg_idx[0] , LCD|msg_idx[0], CPU, 1
instance = comp, \LCD|msg_idx[1]~8 , LCD|msg_idx[1]~8, CPU, 1
instance = comp, \LCD|msg_idx[1] , LCD|msg_idx[1], CPU, 1
instance = comp, \LCD|msg_idx[2]~10 , LCD|msg_idx[2]~10, CPU, 1
instance = comp, \LCD|msg_idx[2] , LCD|msg_idx[2], CPU, 1
instance = comp, \LCD|msg_idx[3]~12 , LCD|msg_idx[3]~12, CPU, 1
instance = comp, \LCD|msg_idx[3] , LCD|msg_idx[3], CPU, 1
instance = comp, \LCD|msg_idx[4]~14 , LCD|msg_idx[4]~14, CPU, 1
instance = comp, \LCD|msg_idx[4] , LCD|msg_idx[4], CPU, 1
instance = comp, \LCD|msg_idx[5]~18 , LCD|msg_idx[5]~18, CPU, 1
instance = comp, \LCD|msg_idx[5] , LCD|msg_idx[5], CPU, 1
instance = comp, \LCD|Mux4~4 , LCD|Mux4~4, CPU, 1
instance = comp, \LCD|Selector44~0 , LCD|Selector44~0, CPU, 1
instance = comp, \LCD|msg_idx[5]~16 , LCD|msg_idx[5]~16, CPU, 1
instance = comp, \LCD|load_inputs~0 , LCD|load_inputs~0, CPU, 1
instance = comp, \LCD|msg_idx[5]~17 , LCD|msg_idx[5]~17, CPU, 1
instance = comp, \LCD|state.S_CMD_ADDR , LCD|state.S_CMD_ADDR, CPU, 1
instance = comp, \LCD|cnt[14]~78 , LCD|cnt[14]~78, CPU, 1
instance = comp, \LCD|cnt[14]~79 , LCD|cnt[14]~79, CPU, 1
instance = comp, \LCD|cnt[0] , LCD|cnt[0], CPU, 1
instance = comp, \LCD|cnt[1]~34 , LCD|cnt[1]~34, CPU, 1
instance = comp, \LCD|cnt[1] , LCD|cnt[1], CPU, 1
instance = comp, \LCD|cnt[2]~36 , LCD|cnt[2]~36, CPU, 1
instance = comp, \LCD|cnt[2] , LCD|cnt[2], CPU, 1
instance = comp, \LCD|cnt[3]~38 , LCD|cnt[3]~38, CPU, 1
instance = comp, \LCD|cnt[3] , LCD|cnt[3], CPU, 1
instance = comp, \LCD|cnt[4]~40 , LCD|cnt[4]~40, CPU, 1
instance = comp, \LCD|cnt[4] , LCD|cnt[4], CPU, 1
instance = comp, \LCD|cnt[5] , LCD|cnt[5], CPU, 1
instance = comp, \LCD|LessThan3~2 , LCD|LessThan3~2, CPU, 1
instance = comp, \LCD|LessThan3~3 , LCD|LessThan3~3, CPU, 1
instance = comp, \LCD|LessThan3~4 , LCD|LessThan3~4, CPU, 1
instance = comp, \LCD|Selector35~3 , LCD|Selector35~3, CPU, 1
instance = comp, \LCD|state.S_INIT_WAIT~feeder , LCD|state.S_INIT_WAIT~feeder, CPU, 1
instance = comp, \LCD|state.S_INIT_WAIT , LCD|state.S_INIT_WAIT, CPU, 1
instance = comp, \LCD|Selector47~0 , LCD|Selector47~0, CPU, 1
instance = comp, \LCD|cmd_idx[0] , LCD|cmd_idx[0], CPU, 1
instance = comp, \LCD|Selector46~0 , LCD|Selector46~0, CPU, 1
instance = comp, \LCD|cmd_idx[1] , LCD|cmd_idx[1], CPU, 1
instance = comp, \LCD|Selector63~0 , LCD|Selector63~0, CPU, 1
instance = comp, \instrucao_completa[6]~input , instrucao_completa[6]~input, CPU, 1
instance = comp, \instrucao_completa[5]~input , instrucao_completa[5]~input, CPU, 1
instance = comp, \instrucao_completa[4]~input , instrucao_completa[4]~input, CPU, 1
instance = comp, \instrucao_completa[3]~input , instrucao_completa[3]~input, CPU, 1
instance = comp, \instrucao_completa[2]~input , instrucao_completa[2]~input, CPU, 1
instance = comp, \instrucao_completa[1]~input , instrucao_completa[1]~input, CPU, 1
instance = comp, \instrucao_completa[0]~input , instrucao_completa[0]~input, CPU, 1
instance = comp, \Add0~0 , Add0~0, CPU, 1
instance = comp, \Add0~1 , Add0~1, CPU, 1
instance = comp, \Add0~3 , Add0~3, CPU, 1
instance = comp, \Add0~5 , Add0~5, CPU, 1
instance = comp, \Add0~7 , Add0~7, CPU, 1
instance = comp, \Add0~9 , Add0~9, CPU, 1
instance = comp, \Add0~11 , Add0~11, CPU, 1
instance = comp, \Add0~13 , Add0~13, CPU, 1
instance = comp, \Add0~15 , Add0~15, CPU, 1
instance = comp, \operador_2[9]~40 , operador_2[9]~40, CPU, 1
instance = comp, \estado.S_DESLIGADO , estado.S_DESLIGADO, CPU, 1
instance = comp, \reg_2_endereco[3]~1 , reg_2_endereco[3]~1, CPU, 1
instance = comp, \reg_2_endereco[0]~2 , reg_2_endereco[0]~2, CPU, 1
instance = comp, \reg_2_endereco[1]~3 , reg_2_endereco[1]~3, CPU, 1
instance = comp, \comb~0 , comb~0, CPU, 1
instance = comp, \instrucao_completa[12]~input , instrucao_completa[12]~input, CPU, 1
instance = comp, \escrita_endereco[0]~0 , escrita_endereco[0]~0, CPU, 1
instance = comp, \escrita_endereco[1]~2 , escrita_endereco[1]~2, CPU, 1
instance = comp, \instrucao_completa[13]~input , instrucao_completa[13]~input, CPU, 1
instance = comp, \escrita_endereco[2]~3 , escrita_endereco[2]~3, CPU, 1
instance = comp, \instrucao_completa[11]~input , instrucao_completa[11]~input, CPU, 1
instance = comp, \escrita_endereco[0]~1 , escrita_endereco[0]~1, CPU, 1
instance = comp, \banco_memoria|Decoder0~4 , banco_memoria|Decoder0~4, CPU, 1
instance = comp, \instrucao_completa[14]~input , instrucao_completa[14]~input, CPU, 1
instance = comp, \banco_memoria|banco_mem[8][6]~40 , banco_memoria|banco_mem[8][6]~40, CPU, 1
instance = comp, \banco_memoria|banco_mem[8][15] , banco_memoria|banco_mem[8][15], CPU, 1
instance = comp, \banco_memoria|banco_mem[9][15]~feeder , banco_memoria|banco_mem[9][15]~feeder, CPU, 1
instance = comp, \banco_memoria|Decoder0~1 , banco_memoria|Decoder0~1, CPU, 1
instance = comp, \banco_memoria|banco_mem[9][5]~33 , banco_memoria|banco_mem[9][5]~33, CPU, 1
instance = comp, \banco_memoria|banco_mem[9][15] , banco_memoria|banco_mem[9][15], CPU, 1
instance = comp, \operador_2[15]~41 , operador_2[15]~41, CPU, 1
instance = comp, \banco_memoria|Decoder0~7 , banco_memoria|Decoder0~7, CPU, 1
instance = comp, \banco_memoria|banco_mem[11][2]~45 , banco_memoria|banco_mem[11][2]~45, CPU, 1
instance = comp, \banco_memoria|banco_mem[11][15] , banco_memoria|banco_mem[11][15], CPU, 1
instance = comp, \operador_2[15]~42 , operador_2[15]~42, CPU, 1
instance = comp, \reg_2_endereco[2]~0 , reg_2_endereco[2]~0, CPU, 1
instance = comp, \banco_memoria|Decoder0~2 , banco_memoria|Decoder0~2, CPU, 1
instance = comp, \banco_memoria|banco_mem[2][11]~38 , banco_memoria|banco_mem[2][11]~38, CPU, 1
instance = comp, \banco_memoria|banco_mem[2][15] , banco_memoria|banco_mem[2][15], CPU, 1
instance = comp, \banco_memoria|banco_mem[3][13]~46 , banco_memoria|banco_mem[3][13]~46, CPU, 1
instance = comp, \banco_memoria|banco_mem[3][15] , banco_memoria|banco_mem[3][15], CPU, 1
instance = comp, \banco_memoria|banco_mem[1][12]~34 , banco_memoria|banco_mem[1][12]~34, CPU, 1
instance = comp, \banco_memoria|banco_mem[1][15] , banco_memoria|banco_mem[1][15], CPU, 1
instance = comp, \banco_memoria|banco_mem[0][15]~feeder , banco_memoria|banco_mem[0][15]~feeder, CPU, 1
instance = comp, \banco_memoria|banco_mem[0][0]~42 , banco_memoria|banco_mem[0][0]~42, CPU, 1
instance = comp, \banco_memoria|banco_mem[0][15] , banco_memoria|banco_mem[0][15], CPU, 1
instance = comp, \operador_2[15]~45 , operador_2[15]~45, CPU, 1
instance = comp, \operador_2[15]~46 , operador_2[15]~46, CPU, 1
instance = comp, \banco_memoria|Decoder0~0 , banco_memoria|Decoder0~0, CPU, 1
instance = comp, \banco_memoria|banco_mem[5][6]~32 , banco_memoria|banco_mem[5][6]~32, CPU, 1
instance = comp, \banco_memoria|banco_mem[5][15] , banco_memoria|banco_mem[5][15], CPU, 1
instance = comp, \banco_memoria|banco_mem[7][15]~feeder , banco_memoria|banco_mem[7][15]~feeder, CPU, 1
instance = comp, \banco_memoria|Decoder0~6 , banco_memoria|Decoder0~6, CPU, 1
instance = comp, \banco_memoria|banco_mem[7][13]~44 , banco_memoria|banco_mem[7][13]~44, CPU, 1
instance = comp, \banco_memoria|banco_mem[7][15] , banco_memoria|banco_mem[7][15], CPU, 1
instance = comp, \banco_memoria|Decoder0~3 , banco_memoria|Decoder0~3, CPU, 1
instance = comp, \banco_memoria|banco_mem[6][10]~37 , banco_memoria|banco_mem[6][10]~37, CPU, 1
instance = comp, \banco_memoria|banco_mem[6][15] , banco_memoria|banco_mem[6][15], CPU, 1
instance = comp, \banco_memoria|banco_mem[4][15]~feeder , banco_memoria|banco_mem[4][15]~feeder, CPU, 1
instance = comp, \banco_memoria|Decoder0~5 , banco_memoria|Decoder0~5, CPU, 1
instance = comp, \banco_memoria|banco_mem[4][0]~41 , banco_memoria|banco_mem[4][0]~41, CPU, 1
instance = comp, \banco_memoria|banco_mem[4][15] , banco_memoria|banco_mem[4][15], CPU, 1
instance = comp, \operador_2[15]~43 , operador_2[15]~43, CPU, 1
instance = comp, \operador_2[15]~44 , operador_2[15]~44, CPU, 1
instance = comp, \operador_2[15]~47 , operador_2[15]~47, CPU, 1
instance = comp, \banco_memoria|banco_mem[13][15]~feeder , banco_memoria|banco_mem[13][15]~feeder, CPU, 1
instance = comp, \banco_memoria|banco_mem[13][8]~35 , banco_memoria|banco_mem[13][8]~35, CPU, 1
instance = comp, \banco_memoria|banco_mem[13][15] , banco_memoria|banco_mem[13][15], CPU, 1
instance = comp, \banco_memoria|banco_mem[15][14]~47 , banco_memoria|banco_mem[15][14]~47, CPU, 1
instance = comp, \banco_memoria|banco_mem[15][15] , banco_memoria|banco_mem[15][15], CPU, 1
instance = comp, \banco_memoria|banco_mem[14][15]~feeder , banco_memoria|banco_mem[14][15]~feeder, CPU, 1
instance = comp, \banco_memoria|banco_mem[14][13]~39 , banco_memoria|banco_mem[14][13]~39, CPU, 1
instance = comp, \banco_memoria|banco_mem[14][15] , banco_memoria|banco_mem[14][15], CPU, 1
instance = comp, \banco_memoria|banco_mem[12][11]~43 , banco_memoria|banco_mem[12][11]~43, CPU, 1
instance = comp, \banco_memoria|banco_mem[12][15] , banco_memoria|banco_mem[12][15], CPU, 1
instance = comp, \operador_2[15]~48 , operador_2[15]~48, CPU, 1
instance = comp, \operador_2[15]~49 , operador_2[15]~49, CPU, 1
instance = comp, \operador_2[15]~50 , operador_2[15]~50, CPU, 1
instance = comp, \operador_2[15]~51 , operador_2[15]~51, CPU, 1
instance = comp, \operador_2[15]~52 , operador_2[15]~52, CPU, 1
instance = comp, \reg_1_endereco[3]~1 , reg_1_endereco[3]~1, CPU, 1
instance = comp, \operador_1[14]~0 , operador_1[14]~0, CPU, 1
instance = comp, \operador_1[15]~45 , operador_1[15]~45, CPU, 1
instance = comp, \ula|Mux0~1 , ula|Mux0~1, CPU, 1
instance = comp, \ula|Add0~12 , ula|Add0~12, CPU, 1
instance = comp, \reg_1_endereco[1]~7 , reg_1_endereco[1]~7, CPU, 1
instance = comp, \instrucao_completa[8]~input , instrucao_completa[8]~input, CPU, 1
instance = comp, \reg_1_endereco[1]~8 , reg_1_endereco[1]~8, CPU, 1
instance = comp, \banco_memoria|banco_mem[11][14] , banco_memoria|banco_mem[11][14], CPU, 1
instance = comp, \instrucao_completa[9]~input , instrucao_completa[9]~input, CPU, 1
instance = comp, \reg_1_endereco[2]~0 , reg_1_endereco[2]~0, CPU, 1
instance = comp, \reg_1_endereco[2]~2 , reg_1_endereco[2]~2, CPU, 1
instance = comp, \banco_memoria|banco_mem[7][14]~feeder , banco_memoria|banco_mem[7][14]~feeder, CPU, 1
instance = comp, \banco_memoria|banco_mem[7][14] , banco_memoria|banco_mem[7][14], CPU, 1
instance = comp, \banco_memoria|banco_mem[3][14] , banco_memoria|banco_mem[3][14], CPU, 1
instance = comp, \instrucao_completa[10]~input , instrucao_completa[10]~input, CPU, 1
instance = comp, \reg_1_endereco[3]~3 , reg_1_endereco[3]~3, CPU, 1
instance = comp, \reg_1_endereco[3]~4 , reg_1_endereco[3]~4, CPU, 1
instance = comp, \operador_1[14]~53 , operador_1[14]~53, CPU, 1
instance = comp, \operador_1[14]~54 , operador_1[14]~54, CPU, 1
instance = comp, \banco_memoria|banco_mem[14][14] , banco_memoria|banco_mem[14][14], CPU, 1
instance = comp, \banco_memoria|banco_mem[6][14] , banco_memoria|banco_mem[6][14], CPU, 1
instance = comp, \banco_memoria|banco_mem[2][14] , banco_memoria|banco_mem[2][14], CPU, 1
instance = comp, \banco_memoria|banco_mem[10][10]~36 , banco_memoria|banco_mem[10][10]~36, CPU, 1
instance = comp, \banco_memoria|banco_mem[10][14] , banco_memoria|banco_mem[10][14], CPU, 1
instance = comp, \operador_1[14]~46 , operador_1[14]~46, CPU, 1
instance = comp, \operador_1[14]~47 , operador_1[14]~47, CPU, 1
instance = comp, \reg_1_endereco[0]~5 , reg_1_endereco[0]~5, CPU, 1
instance = comp, \instrucao_completa[7]~input , instrucao_completa[7]~input, CPU, 1
instance = comp, \reg_1_endereco[0]~6 , reg_1_endereco[0]~6, CPU, 1
instance = comp, \banco_memoria|banco_mem[4][14]~feeder , banco_memoria|banco_mem[4][14]~feeder, CPU, 1
instance = comp, \banco_memoria|banco_mem[4][14] , banco_memoria|banco_mem[4][14], CPU, 1
instance = comp, \banco_memoria|banco_mem[12][14]~feeder , banco_memoria|banco_mem[12][14]~feeder, CPU, 1
instance = comp, \banco_memoria|banco_mem[12][14] , banco_memoria|banco_mem[12][14], CPU, 1
instance = comp, \banco_memoria|banco_mem[8][14]~feeder , banco_memoria|banco_mem[8][14]~feeder, CPU, 1
instance = comp, \banco_memoria|banco_mem[8][14] , banco_memoria|banco_mem[8][14], CPU, 1
instance = comp, \banco_memoria|banco_mem[0][14]~feeder , banco_memoria|banco_mem[0][14]~feeder, CPU, 1
instance = comp, \banco_memoria|banco_mem[0][14] , banco_memoria|banco_mem[0][14], CPU, 1
instance = comp, \operador_1[14]~50 , operador_1[14]~50, CPU, 1
instance = comp, \operador_1[14]~51 , operador_1[14]~51, CPU, 1
instance = comp, \banco_memoria|banco_mem[9][14]~feeder , banco_memoria|banco_mem[9][14]~feeder, CPU, 1
instance = comp, \banco_memoria|banco_mem[9][14] , banco_memoria|banco_mem[9][14], CPU, 1
instance = comp, \banco_memoria|banco_mem[13][14]~feeder , banco_memoria|banco_mem[13][14]~feeder, CPU, 1
instance = comp, \banco_memoria|banco_mem[13][14] , banco_memoria|banco_mem[13][14], CPU, 1
instance = comp, \banco_memoria|banco_mem[1][14]~feeder , banco_memoria|banco_mem[1][14]~feeder, CPU, 1
instance = comp, \banco_memoria|banco_mem[1][14] , banco_memoria|banco_mem[1][14], CPU, 1
instance = comp, \banco_memoria|banco_mem[5][14]~feeder , banco_memoria|banco_mem[5][14]~feeder, CPU, 1
instance = comp, \banco_memoria|banco_mem[5][14] , banco_memoria|banco_mem[5][14], CPU, 1
instance = comp, \operador_1[14]~48 , operador_1[14]~48, CPU, 1
instance = comp, \operador_1[14]~49 , operador_1[14]~49, CPU, 1
instance = comp, \operador_1[14]~52 , operador_1[14]~52, CPU, 1
instance = comp, \operador_1[14]~55 , operador_1[14]~55, CPU, 1
instance = comp, \operador_1[14]~56 , operador_1[14]~56, CPU, 1
instance = comp, \banco_memoria|banco_mem[6][13] , banco_memoria|banco_mem[6][13], CPU, 1
instance = comp, \banco_memoria|banco_mem[7][13]~feeder , banco_memoria|banco_mem[7][13]~feeder, CPU, 1
instance = comp, \banco_memoria|banco_mem[7][13] , banco_memoria|banco_mem[7][13], CPU, 1
instance = comp, \banco_memoria|banco_mem[5][13] , banco_memoria|banco_mem[5][13], CPU, 1
instance = comp, \banco_memoria|banco_mem[4][13] , banco_memoria|banco_mem[4][13], CPU, 1
instance = comp, \operador_2[13]~65 , operador_2[13]~65, CPU, 1
instance = comp, \operador_2[13]~66 , operador_2[13]~66, CPU, 1
instance = comp, \banco_memoria|banco_mem[1][13] , banco_memoria|banco_mem[1][13], CPU, 1
instance = comp, \banco_memoria|banco_mem[3][13] , banco_memoria|banco_mem[3][13], CPU, 1
instance = comp, \banco_memoria|banco_mem[0][13] , banco_memoria|banco_mem[0][13], CPU, 1
instance = comp, \banco_memoria|banco_mem[2][13]~feeder , banco_memoria|banco_mem[2][13]~feeder, CPU, 1
instance = comp, \banco_memoria|banco_mem[2][13] , banco_memoria|banco_mem[2][13], CPU, 1
instance = comp, \operador_2[13]~69 , operador_2[13]~69, CPU, 1
instance = comp, \operador_2[13]~70 , operador_2[13]~70, CPU, 1
instance = comp, \banco_memoria|banco_mem[9][13]~feeder , banco_memoria|banco_mem[9][13]~feeder, CPU, 1
instance = comp, \banco_memoria|banco_mem[9][13] , banco_memoria|banco_mem[9][13], CPU, 1
instance = comp, \banco_memoria|banco_mem[11][13] , banco_memoria|banco_mem[11][13], CPU, 1
instance = comp, \banco_memoria|banco_mem[10][13]~feeder , banco_memoria|banco_mem[10][13]~feeder, CPU, 1
instance = comp, \banco_memoria|banco_mem[10][13] , banco_memoria|banco_mem[10][13], CPU, 1
instance = comp, \banco_memoria|banco_mem[8][13] , banco_memoria|banco_mem[8][13], CPU, 1
instance = comp, \operador_2[13]~67 , operador_2[13]~67, CPU, 1
instance = comp, \operador_2[13]~68 , operador_2[13]~68, CPU, 1
instance = comp, \operador_2[13]~71 , operador_2[13]~71, CPU, 1
instance = comp, \banco_memoria|banco_mem[15][13] , banco_memoria|banco_mem[15][13], CPU, 1
instance = comp, \banco_memoria|banco_mem[13][13] , banco_memoria|banco_mem[13][13], CPU, 1
instance = comp, \banco_memoria|banco_mem[12][13] , banco_memoria|banco_mem[12][13], CPU, 1
instance = comp, \operador_2[13]~72 , operador_2[13]~72, CPU, 1
instance = comp, \operador_2[13]~73 , operador_2[13]~73, CPU, 1
instance = comp, \operador_2[13]~74 , operador_2[13]~74, CPU, 1
instance = comp, \operador_2[13]~75 , operador_2[13]~75, CPU, 1
instance = comp, \operador_2[13]~76 , operador_2[13]~76, CPU, 1
instance = comp, \ula|Mux0~0 , ula|Mux0~0, CPU, 1
instance = comp, \operador_2[0]~5 , operador_2[0]~5, CPU, 1
instance = comp, \operador_2[0]~4 , operador_2[0]~4, CPU, 1
instance = comp, \banco_memoria|banco_mem[5][0]~feeder , banco_memoria|banco_mem[5][0]~feeder, CPU, 1
instance = comp, \banco_memoria|banco_mem[5][0] , banco_memoria|banco_mem[5][0], CPU, 1
instance = comp, \banco_memoria|banco_mem[13][0] , banco_memoria|banco_mem[13][0], CPU, 1
instance = comp, \banco_memoria|banco_mem[9][0] , banco_memoria|banco_mem[9][0], CPU, 1
instance = comp, \banco_memoria|banco_mem[1][0]~feeder , banco_memoria|banco_mem[1][0]~feeder, CPU, 1
instance = comp, \banco_memoria|banco_mem[1][0] , banco_memoria|banco_mem[1][0], CPU, 1
instance = comp, \operador_2[0]~6 , operador_2[0]~6, CPU, 1
instance = comp, \operador_2[0]~7 , operador_2[0]~7, CPU, 1
instance = comp, \banco_memoria|banco_mem[12][0]~feeder , banco_memoria|banco_mem[12][0]~feeder, CPU, 1
instance = comp, \banco_memoria|banco_mem[12][0] , banco_memoria|banco_mem[12][0], CPU, 1
instance = comp, \banco_memoria|banco_mem[8][0]~feeder , banco_memoria|banco_mem[8][0]~feeder, CPU, 1
instance = comp, \banco_memoria|banco_mem[8][0] , banco_memoria|banco_mem[8][0], CPU, 1
instance = comp, \banco_memoria|banco_mem[4][0]~feeder , banco_memoria|banco_mem[4][0]~feeder, CPU, 1
instance = comp, \banco_memoria|banco_mem[4][0] , banco_memoria|banco_mem[4][0], CPU, 1
instance = comp, \banco_memoria|banco_mem[0][0]~feeder , banco_memoria|banco_mem[0][0]~feeder, CPU, 1
instance = comp, \banco_memoria|banco_mem[0][0] , banco_memoria|banco_mem[0][0], CPU, 1
instance = comp, \operador_2[0]~10 , operador_2[0]~10, CPU, 1
instance = comp, \operador_2[0]~11 , operador_2[0]~11, CPU, 1
instance = comp, \banco_memoria|banco_mem[10][0] , banco_memoria|banco_mem[10][0], CPU, 1
instance = comp, \banco_memoria|banco_mem[14][0] , banco_memoria|banco_mem[14][0], CPU, 1
instance = comp, \banco_memoria|banco_mem[6][0] , banco_memoria|banco_mem[6][0], CPU, 1
instance = comp, \banco_memoria|banco_mem[2][0] , banco_memoria|banco_mem[2][0], CPU, 1
instance = comp, \operador_2[0]~8 , operador_2[0]~8, CPU, 1
instance = comp, \operador_2[0]~9 , operador_2[0]~9, CPU, 1
instance = comp, \operador_2[0]~12 , operador_2[0]~12, CPU, 1
instance = comp, \banco_memoria|banco_mem[7][0] , banco_memoria|banco_mem[7][0], CPU, 1
instance = comp, \banco_memoria|banco_mem[11][0] , banco_memoria|banco_mem[11][0], CPU, 1
instance = comp, \banco_memoria|banco_mem[3][0] , banco_memoria|banco_mem[3][0], CPU, 1
instance = comp, \operador_2[0]~13 , operador_2[0]~13, CPU, 1
instance = comp, \operador_2[0]~14 , operador_2[0]~14, CPU, 1
instance = comp, \operador_2[0]~15 , operador_2[0]~15, CPU, 1
instance = comp, \operador_2[0]~16 , operador_2[0]~16, CPU, 1
instance = comp, \ula|Add0~0 , ula|Add0~0, CPU, 1
instance = comp, \ula|Add0~2 , ula|Add0~2, CPU, 1
instance = comp, \ula|Add0~3 , ula|Add0~3, CPU, 1
instance = comp, \ula|Mux15~0 , ula|Mux15~0, CPU, 1
instance = comp, \operador_2[1]~29 , operador_2[1]~29, CPU, 1
instance = comp, \banco_memoria|banco_mem[15][1]~feeder , banco_memoria|banco_mem[15][1]~feeder, CPU, 1
instance = comp, \banco_memoria|banco_mem[15][1] , banco_memoria|banco_mem[15][1], CPU, 1
instance = comp, \banco_memoria|banco_mem[14][1]~feeder , banco_memoria|banco_mem[14][1]~feeder, CPU, 1
instance = comp, \banco_memoria|banco_mem[14][1] , banco_memoria|banco_mem[14][1], CPU, 1
instance = comp, \banco_memoria|banco_mem[13][1] , banco_memoria|banco_mem[13][1], CPU, 1
instance = comp, \banco_memoria|banco_mem[12][1] , banco_memoria|banco_mem[12][1], CPU, 1
instance = comp, \operador_2[1]~37 , operador_2[1]~37, CPU, 1
instance = comp, \operador_2[1]~38 , operador_2[1]~38, CPU, 1
instance = comp, \banco_memoria|banco_mem[11][1] , banco_memoria|banco_mem[11][1], CPU, 1
instance = comp, \banco_memoria|banco_mem[9][1]~feeder , banco_memoria|banco_mem[9][1]~feeder, CPU, 1
instance = comp, \banco_memoria|banco_mem[9][1] , banco_memoria|banco_mem[9][1], CPU, 1
instance = comp, \banco_memoria|banco_mem[10][1]~feeder , banco_memoria|banco_mem[10][1]~feeder, CPU, 1
instance = comp, \banco_memoria|banco_mem[10][1] , banco_memoria|banco_mem[10][1], CPU, 1
instance = comp, \banco_memoria|banco_mem[8][1] , banco_memoria|banco_mem[8][1], CPU, 1
instance = comp, \operador_2[1]~32 , operador_2[1]~32, CPU, 1
instance = comp, \operador_2[1]~33 , operador_2[1]~33, CPU, 1
instance = comp, \banco_memoria|banco_mem[1][1] , banco_memoria|banco_mem[1][1], CPU, 1
instance = comp, \banco_memoria|banco_mem[3][1] , banco_memoria|banco_mem[3][1], CPU, 1
instance = comp, \banco_memoria|banco_mem[2][1] , banco_memoria|banco_mem[2][1], CPU, 1
instance = comp, \banco_memoria|banco_mem[0][1]~feeder , banco_memoria|banco_mem[0][1]~feeder, CPU, 1
instance = comp, \banco_memoria|banco_mem[0][1] , banco_memoria|banco_mem[0][1], CPU, 1
instance = comp, \operador_2[1]~34 , operador_2[1]~34, CPU, 1
instance = comp, \operador_2[1]~35 , operador_2[1]~35, CPU, 1
instance = comp, \operador_2[1]~36 , operador_2[1]~36, CPU, 1
instance = comp, \banco_memoria|banco_mem[5][1] , banco_memoria|banco_mem[5][1], CPU, 1
instance = comp, \banco_memoria|banco_mem[4][1] , banco_memoria|banco_mem[4][1], CPU, 1
instance = comp, \operador_2[1]~30 , operador_2[1]~30, CPU, 1
instance = comp, \banco_memoria|banco_mem[6][1] , banco_memoria|banco_mem[6][1], CPU, 1
instance = comp, \operador_2[1]~31 , operador_2[1]~31, CPU, 1
instance = comp, \operador_2[1]~39 , operador_2[1]~39, CPU, 1
instance = comp, \ula|Add0~6 , ula|Add0~6, CPU, 1
instance = comp, \ula|Add0~7 , ula|Add0~7, CPU, 1
instance = comp, \ula|Add0~8 , ula|Add0~8, CPU, 1
instance = comp, \ula|Mux14~0 , ula|Mux14~0, CPU, 1
instance = comp, \operador_2[2]~17 , operador_2[2]~17, CPU, 1
instance = comp, \banco_memoria|banco_mem[11][2] , banco_memoria|banco_mem[11][2], CPU, 1
instance = comp, \banco_memoria|banco_mem[3][2]~feeder , banco_memoria|banco_mem[3][2]~feeder, CPU, 1
instance = comp, \banco_memoria|banco_mem[3][2] , banco_memoria|banco_mem[3][2], CPU, 1
instance = comp, \banco_memoria|banco_mem[7][2] , banco_memoria|banco_mem[7][2], CPU, 1
instance = comp, \operador_2[2]~25 , operador_2[2]~25, CPU, 1
instance = comp, \operador_2[2]~26 , operador_2[2]~26, CPU, 1
instance = comp, \banco_memoria|banco_mem[6][2] , banco_memoria|banco_mem[6][2], CPU, 1
instance = comp, \banco_memoria|banco_mem[14][2] , banco_memoria|banco_mem[14][2], CPU, 1
instance = comp, \banco_memoria|banco_mem[2][2] , banco_memoria|banco_mem[2][2], CPU, 1
instance = comp, \banco_memoria|banco_mem[10][2] , banco_memoria|banco_mem[10][2], CPU, 1
instance = comp, \operador_2[2]~18 , operador_2[2]~18, CPU, 1
instance = comp, \operador_2[2]~19 , operador_2[2]~19, CPU, 1
instance = comp, \banco_memoria|banco_mem[4][2]~feeder , banco_memoria|banco_mem[4][2]~feeder, CPU, 1
instance = comp, \banco_memoria|banco_mem[4][2] , banco_memoria|banco_mem[4][2], CPU, 1
instance = comp, \banco_memoria|banco_mem[12][2]~feeder , banco_memoria|banco_mem[12][2]~feeder, CPU, 1
instance = comp, \banco_memoria|banco_mem[12][2] , banco_memoria|banco_mem[12][2], CPU, 1
instance = comp, \banco_memoria|banco_mem[0][2]~feeder , banco_memoria|banco_mem[0][2]~feeder, CPU, 1
instance = comp, \banco_memoria|banco_mem[0][2] , banco_memoria|banco_mem[0][2], CPU, 1
instance = comp, \banco_memoria|banco_mem[8][2] , banco_memoria|banco_mem[8][2], CPU, 1
instance = comp, \operador_2[2]~22 , operador_2[2]~22, CPU, 1
instance = comp, \operador_2[2]~23 , operador_2[2]~23, CPU, 1
instance = comp, \banco_memoria|banco_mem[9][2]~feeder , banco_memoria|banco_mem[9][2]~feeder, CPU, 1
instance = comp, \banco_memoria|banco_mem[9][2] , banco_memoria|banco_mem[9][2], CPU, 1
instance = comp, \banco_memoria|banco_mem[13][2]~feeder , banco_memoria|banco_mem[13][2]~feeder, CPU, 1
instance = comp, \banco_memoria|banco_mem[13][2] , banco_memoria|banco_mem[13][2], CPU, 1
instance = comp, \banco_memoria|banco_mem[1][2]~feeder , banco_memoria|banco_mem[1][2]~feeder, CPU, 1
instance = comp, \banco_memoria|banco_mem[1][2] , banco_memoria|banco_mem[1][2], CPU, 1
instance = comp, \banco_memoria|banco_mem[5][2] , banco_memoria|banco_mem[5][2], CPU, 1
instance = comp, \operador_2[2]~20 , operador_2[2]~20, CPU, 1
instance = comp, \operador_2[2]~21 , operador_2[2]~21, CPU, 1
instance = comp, \operador_2[2]~24 , operador_2[2]~24, CPU, 1
instance = comp, \operador_2[2]~27 , operador_2[2]~27, CPU, 1
instance = comp, \operador_2[2]~28 , operador_2[2]~28, CPU, 1
instance = comp, \ula|Add0~5 , ula|Add0~5, CPU, 1
instance = comp, \ula|Add0~10 , ula|Add0~10, CPU, 1
instance = comp, \ula|Mux13~0 , ula|Mux13~0, CPU, 1
instance = comp, \operador_2[3]~173 , operador_2[3]~173, CPU, 1
instance = comp, \banco_memoria|banco_mem[11][3] , banco_memoria|banco_mem[11][3], CPU, 1
instance = comp, \banco_memoria|banco_mem[8][3]~feeder , banco_memoria|banco_mem[8][3]~feeder, CPU, 1
instance = comp, \banco_memoria|banco_mem[8][3] , banco_memoria|banco_mem[8][3], CPU, 1
instance = comp, \banco_memoria|banco_mem[9][3] , banco_memoria|banco_mem[9][3], CPU, 1
instance = comp, \operador_2[3]~174 , operador_2[3]~174, CPU, 1
instance = comp, \operador_2[3]~175 , operador_2[3]~175, CPU, 1
instance = comp, \banco_memoria|banco_mem[12][3]~feeder , banco_memoria|banco_mem[12][3]~feeder, CPU, 1
instance = comp, \banco_memoria|banco_mem[12][3] , banco_memoria|banco_mem[12][3], CPU, 1
instance = comp, \banco_memoria|banco_mem[14][3]~feeder , banco_memoria|banco_mem[14][3]~feeder, CPU, 1
instance = comp, \banco_memoria|banco_mem[14][3] , banco_memoria|banco_mem[14][3], CPU, 1
instance = comp, \operador_2[3]~181 , operador_2[3]~181, CPU, 1
instance = comp, \banco_memoria|banco_mem[15][3] , banco_memoria|banco_mem[15][3], CPU, 1
instance = comp, \banco_memoria|banco_mem[13][3] , banco_memoria|banco_mem[13][3], CPU, 1
instance = comp, \operador_2[3]~182 , operador_2[3]~182, CPU, 1
instance = comp, \banco_memoria|banco_mem[3][3] , banco_memoria|banco_mem[3][3], CPU, 1
instance = comp, \banco_memoria|banco_mem[2][3] , banco_memoria|banco_mem[2][3], CPU, 1
instance = comp, \banco_memoria|banco_mem[0][3]~feeder , banco_memoria|banco_mem[0][3]~feeder, CPU, 1
instance = comp, \banco_memoria|banco_mem[0][3] , banco_memoria|banco_mem[0][3], CPU, 1
instance = comp, \banco_memoria|banco_mem[1][3] , banco_memoria|banco_mem[1][3], CPU, 1
instance = comp, \operador_2[3]~178 , operador_2[3]~178, CPU, 1
instance = comp, \operador_2[3]~179 , operador_2[3]~179, CPU, 1
instance = comp, \banco_memoria|banco_mem[7][3] , banco_memoria|banco_mem[7][3], CPU, 1
instance = comp, \banco_memoria|banco_mem[5][3] , banco_memoria|banco_mem[5][3], CPU, 1
instance = comp, \banco_memoria|banco_mem[4][3]~feeder , banco_memoria|banco_mem[4][3]~feeder, CPU, 1
instance = comp, \banco_memoria|banco_mem[4][3] , banco_memoria|banco_mem[4][3], CPU, 1
instance = comp, \banco_memoria|banco_mem[6][3]~feeder , banco_memoria|banco_mem[6][3]~feeder, CPU, 1
instance = comp, \banco_memoria|banco_mem[6][3] , banco_memoria|banco_mem[6][3], CPU, 1
instance = comp, \operador_2[3]~176 , operador_2[3]~176, CPU, 1
instance = comp, \operador_2[3]~177 , operador_2[3]~177, CPU, 1
instance = comp, \operador_2[3]~180 , operador_2[3]~180, CPU, 1
instance = comp, \operador_2[3]~183 , operador_2[3]~183, CPU, 1
instance = comp, \operador_2[3]~184 , operador_2[3]~184, CPU, 1
instance = comp, \operador_2[4]~161 , operador_2[4]~161, CPU, 1
instance = comp, \banco_memoria|banco_mem[14][4]~feeder , banco_memoria|banco_mem[14][4]~feeder, CPU, 1
instance = comp, \banco_memoria|banco_mem[14][4] , banco_memoria|banco_mem[14][4], CPU, 1
instance = comp, \banco_memoria|banco_mem[12][4]~feeder , banco_memoria|banco_mem[12][4]~feeder, CPU, 1
instance = comp, \banco_memoria|banco_mem[12][4] , banco_memoria|banco_mem[12][4], CPU, 1
instance = comp, \banco_memoria|banco_mem[13][4] , banco_memoria|banco_mem[13][4], CPU, 1
instance = comp, \operador_2[4]~169 , operador_2[4]~169, CPU, 1
instance = comp, \banco_memoria|banco_mem[15][4] , banco_memoria|banco_mem[15][4], CPU, 1
instance = comp, \operador_2[4]~170 , operador_2[4]~170, CPU, 1
instance = comp, \banco_memoria|banco_mem[5][4]~feeder , banco_memoria|banco_mem[5][4]~feeder, CPU, 1
instance = comp, \banco_memoria|banco_mem[5][4] , banco_memoria|banco_mem[5][4], CPU, 1
instance = comp, \banco_memoria|banco_mem[4][4]~feeder , banco_memoria|banco_mem[4][4]~feeder, CPU, 1
instance = comp, \banco_memoria|banco_mem[4][4] , banco_memoria|banco_mem[4][4], CPU, 1
instance = comp, \operador_2[4]~162 , operador_2[4]~162, CPU, 1
instance = comp, \banco_memoria|banco_mem[7][4] , banco_memoria|banco_mem[7][4], CPU, 1
instance = comp, \banco_memoria|banco_mem[6][4] , banco_memoria|banco_mem[6][4], CPU, 1
instance = comp, \operador_2[4]~163 , operador_2[4]~163, CPU, 1
instance = comp, \banco_memoria|banco_mem[1][4] , banco_memoria|banco_mem[1][4], CPU, 1
instance = comp, \banco_memoria|banco_mem[3][4] , banco_memoria|banco_mem[3][4], CPU, 1
instance = comp, \banco_memoria|banco_mem[0][4] , banco_memoria|banco_mem[0][4], CPU, 1
instance = comp, \banco_memoria|banco_mem[2][4]~feeder , banco_memoria|banco_mem[2][4]~feeder, CPU, 1
instance = comp, \banco_memoria|banco_mem[2][4] , banco_memoria|banco_mem[2][4], CPU, 1
instance = comp, \operador_2[4]~166 , operador_2[4]~166, CPU, 1
instance = comp, \operador_2[4]~167 , operador_2[4]~167, CPU, 1
instance = comp, \banco_memoria|banco_mem[9][4]~feeder , banco_memoria|banco_mem[9][4]~feeder, CPU, 1
instance = comp, \banco_memoria|banco_mem[9][4] , banco_memoria|banco_mem[9][4], CPU, 1
instance = comp, \banco_memoria|banco_mem[10][4]~feeder , banco_memoria|banco_mem[10][4]~feeder, CPU, 1
instance = comp, \banco_memoria|banco_mem[10][4] , banco_memoria|banco_mem[10][4], CPU, 1
instance = comp, \banco_memoria|banco_mem[8][4]~feeder , banco_memoria|banco_mem[8][4]~feeder, CPU, 1
instance = comp, \banco_memoria|banco_mem[8][4] , banco_memoria|banco_mem[8][4], CPU, 1
instance = comp, \operador_2[4]~164 , operador_2[4]~164, CPU, 1
instance = comp, \operador_2[4]~165 , operador_2[4]~165, CPU, 1
instance = comp, \operador_2[4]~168 , operador_2[4]~168, CPU, 1
instance = comp, \operador_2[4]~171 , operador_2[4]~171, CPU, 1
instance = comp, \operador_2[4]~172 , operador_2[4]~172, CPU, 1
instance = comp, \ula|Add0~23 , ula|Add0~23, CPU, 1
instance = comp, \ula|Add0~24 , ula|Add0~24, CPU, 1
instance = comp, \ula|Add0~25 , ula|Add0~25, CPU, 1
instance = comp, \ula|Add0~27 , ula|Add0~27, CPU, 1
instance = comp, \ula|Mux11~0 , ula|Mux11~0, CPU, 1
instance = comp, \operador_2[5]~186 , operador_2[5]~186, CPU, 1
instance = comp, \banco_memoria|banco_mem[5][5] , banco_memoria|banco_mem[5][5], CPU, 1
instance = comp, \banco_memoria|banco_mem[13][5] , banco_memoria|banco_mem[13][5], CPU, 1
instance = comp, \banco_memoria|banco_mem[9][5] , banco_memoria|banco_mem[9][5], CPU, 1
instance = comp, \banco_memoria|banco_mem[1][5] , banco_memoria|banco_mem[1][5], CPU, 1
instance = comp, \operador_2[5]~150 , operador_2[5]~150, CPU, 1
instance = comp, \operador_2[5]~151 , operador_2[5]~151, CPU, 1
instance = comp, \banco_memoria|banco_mem[15][5] , banco_memoria|banco_mem[15][5], CPU, 1
instance = comp, \banco_memoria|banco_mem[7][5] , banco_memoria|banco_mem[7][5], CPU, 1
instance = comp, \banco_memoria|banco_mem[11][5]~feeder , banco_memoria|banco_mem[11][5]~feeder, CPU, 1
instance = comp, \banco_memoria|banco_mem[11][5] , banco_memoria|banco_mem[11][5], CPU, 1
instance = comp, \banco_memoria|banco_mem[3][5] , banco_memoria|banco_mem[3][5], CPU, 1
instance = comp, \operador_2[5]~157 , operador_2[5]~157, CPU, 1
instance = comp, \operador_2[5]~158 , operador_2[5]~158, CPU, 1
instance = comp, \banco_memoria|banco_mem[0][5]~feeder , banco_memoria|banco_mem[0][5]~feeder, CPU, 1
instance = comp, \banco_memoria|banco_mem[0][5] , banco_memoria|banco_mem[0][5], CPU, 1
instance = comp, \operador_2[5]~154 , operador_2[5]~154, CPU, 1
instance = comp, \banco_memoria|banco_mem[8][5] , banco_memoria|banco_mem[8][5], CPU, 1
instance = comp, \banco_memoria|banco_mem[12][5]~feeder , banco_memoria|banco_mem[12][5]~feeder, CPU, 1
instance = comp, \banco_memoria|banco_mem[12][5] , banco_memoria|banco_mem[12][5], CPU, 1
instance = comp, \operador_2[5]~155 , operador_2[5]~155, CPU, 1
instance = comp, \banco_memoria|banco_mem[10][5] , banco_memoria|banco_mem[10][5], CPU, 1
instance = comp, \banco_memoria|banco_mem[14][5] , banco_memoria|banco_mem[14][5], CPU, 1
instance = comp, \banco_memoria|banco_mem[6][5] , banco_memoria|banco_mem[6][5], CPU, 1
instance = comp, \banco_memoria|banco_mem[2][5]~feeder , banco_memoria|banco_mem[2][5]~feeder, CPU, 1
instance = comp, \banco_memoria|banco_mem[2][5] , banco_memoria|banco_mem[2][5], CPU, 1
instance = comp, \operador_2[5]~152 , operador_2[5]~152, CPU, 1
instance = comp, \operador_2[5]~153 , operador_2[5]~153, CPU, 1
instance = comp, \operador_2[5]~156 , operador_2[5]~156, CPU, 1
instance = comp, \operador_2[5]~159 , operador_2[5]~159, CPU, 1
instance = comp, \operador_2[5]~160 , operador_2[5]~160, CPU, 1
instance = comp, \operador_2[6]~185 , operador_2[6]~185, CPU, 1
instance = comp, \banco_memoria|banco_mem[6][6] , banco_memoria|banco_mem[6][6], CPU, 1
instance = comp, \banco_memoria|banco_mem[10][6] , banco_memoria|banco_mem[10][6], CPU, 1
instance = comp, \banco_memoria|banco_mem[2][6]~feeder , banco_memoria|banco_mem[2][6]~feeder, CPU, 1
instance = comp, \banco_memoria|banco_mem[2][6] , banco_memoria|banco_mem[2][6], CPU, 1
instance = comp, \banco_memoria|Mux25~0 , banco_memoria|Mux25~0, CPU, 1
instance = comp, \banco_memoria|Mux25~1 , banco_memoria|Mux25~1, CPU, 1
instance = comp, \banco_memoria|banco_mem[11][6] , banco_memoria|banco_mem[11][6], CPU, 1
instance = comp, \banco_memoria|banco_mem[3][6] , banco_memoria|banco_mem[3][6], CPU, 1
instance = comp, \banco_memoria|banco_mem[7][6] , banco_memoria|banco_mem[7][6], CPU, 1
instance = comp, \banco_memoria|Mux25~7 , banco_memoria|Mux25~7, CPU, 1
instance = comp, \banco_memoria|banco_mem[15][6] , banco_memoria|banco_mem[15][6], CPU, 1
instance = comp, \banco_memoria|Mux25~8 , banco_memoria|Mux25~8, CPU, 1
instance = comp, \banco_memoria|banco_mem[12][6] , banco_memoria|banco_mem[12][6], CPU, 1
instance = comp, \banco_memoria|banco_mem[4][6] , banco_memoria|banco_mem[4][6], CPU, 1
instance = comp, \banco_memoria|banco_mem[8][6]~feeder , banco_memoria|banco_mem[8][6]~feeder, CPU, 1
instance = comp, \banco_memoria|banco_mem[8][6] , banco_memoria|banco_mem[8][6], CPU, 1
instance = comp, \banco_memoria|banco_mem[0][6]~feeder , banco_memoria|banco_mem[0][6]~feeder, CPU, 1
instance = comp, \banco_memoria|banco_mem[0][6] , banco_memoria|banco_mem[0][6], CPU, 1
instance = comp, \banco_memoria|Mux25~4 , banco_memoria|Mux25~4, CPU, 1
instance = comp, \banco_memoria|Mux25~5 , banco_memoria|Mux25~5, CPU, 1
instance = comp, \banco_memoria|banco_mem[13][6] , banco_memoria|banco_mem[13][6], CPU, 1
instance = comp, \banco_memoria|banco_mem[9][6] , banco_memoria|banco_mem[9][6], CPU, 1
instance = comp, \banco_memoria|banco_mem[1][6] , banco_memoria|banco_mem[1][6], CPU, 1
instance = comp, \banco_memoria|banco_mem[5][6] , banco_memoria|banco_mem[5][6], CPU, 1
instance = comp, \banco_memoria|Mux25~2 , banco_memoria|Mux25~2, CPU, 1
instance = comp, \banco_memoria|Mux25~3 , banco_memoria|Mux25~3, CPU, 1
instance = comp, \banco_memoria|Mux25~6 , banco_memoria|Mux25~6, CPU, 1
instance = comp, \banco_memoria|Mux25~9 , banco_memoria|Mux25~9, CPU, 1
instance = comp, \operador_2[6]~149 , operador_2[6]~149, CPU, 1
instance = comp, \ula|Add0~21 , ula|Add0~21, CPU, 1
instance = comp, \ula|Add0~22 , ula|Add0~22, CPU, 1
instance = comp, \ula|Add0~29 , ula|Add0~29, CPU, 1
instance = comp, \ula|Add0~31 , ula|Add0~31, CPU, 1
instance = comp, \ula|Mux9~0 , ula|Mux9~0, CPU, 1
instance = comp, \banco_memoria|banco_mem[10][7]~feeder , banco_memoria|banco_mem[10][7]~feeder, CPU, 1
instance = comp, \banco_memoria|banco_mem[10][7] , banco_memoria|banco_mem[10][7], CPU, 1
instance = comp, \banco_memoria|banco_mem[9][7]~feeder , banco_memoria|banco_mem[9][7]~feeder, CPU, 1
instance = comp, \banco_memoria|banco_mem[9][7] , banco_memoria|banco_mem[9][7], CPU, 1
instance = comp, \banco_memoria|banco_mem[8][7] , banco_memoria|banco_mem[8][7], CPU, 1
instance = comp, \operador_2[7]~137 , operador_2[7]~137, CPU, 1
instance = comp, \banco_memoria|banco_mem[11][7] , banco_memoria|banco_mem[11][7], CPU, 1
instance = comp, \operador_2[7]~138 , operador_2[7]~138, CPU, 1
instance = comp, \banco_memoria|banco_mem[1][7]~feeder , banco_memoria|banco_mem[1][7]~feeder, CPU, 1
instance = comp, \banco_memoria|banco_mem[1][7] , banco_memoria|banco_mem[1][7], CPU, 1
instance = comp, \banco_memoria|banco_mem[0][7] , banco_memoria|banco_mem[0][7], CPU, 1
instance = comp, \operador_2[7]~141 , operador_2[7]~141, CPU, 1
instance = comp, \banco_memoria|banco_mem[2][7]~feeder , banco_memoria|banco_mem[2][7]~feeder, CPU, 1
instance = comp, \banco_memoria|banco_mem[2][7] , banco_memoria|banco_mem[2][7], CPU, 1
instance = comp, \banco_memoria|banco_mem[3][7] , banco_memoria|banco_mem[3][7], CPU, 1
instance = comp, \operador_2[7]~142 , operador_2[7]~142, CPU, 1
instance = comp, \banco_memoria|banco_mem[5][7] , banco_memoria|banco_mem[5][7], CPU, 1
instance = comp, \banco_memoria|banco_mem[7][7] , banco_memoria|banco_mem[7][7], CPU, 1
instance = comp, \banco_memoria|banco_mem[6][7] , banco_memoria|banco_mem[6][7], CPU, 1
instance = comp, \banco_memoria|banco_mem[4][7] , banco_memoria|banco_mem[4][7], CPU, 1
instance = comp, \operador_2[7]~139 , operador_2[7]~139, CPU, 1
instance = comp, \operador_2[7]~140 , operador_2[7]~140, CPU, 1
instance = comp, \operador_2[7]~143 , operador_2[7]~143, CPU, 1
instance = comp, \banco_memoria|banco_mem[13][7] , banco_memoria|banco_mem[13][7], CPU, 1
instance = comp, \banco_memoria|banco_mem[14][7]~feeder , banco_memoria|banco_mem[14][7]~feeder, CPU, 1
instance = comp, \banco_memoria|banco_mem[14][7] , banco_memoria|banco_mem[14][7], CPU, 1
instance = comp, \banco_memoria|banco_mem[12][7] , banco_memoria|banco_mem[12][7], CPU, 1
instance = comp, \operador_2[7]~144 , operador_2[7]~144, CPU, 1
instance = comp, \operador_2[7]~145 , operador_2[7]~145, CPU, 1
instance = comp, \operador_2[7]~146 , operador_2[7]~146, CPU, 1
instance = comp, \operador_2[7]~147 , operador_2[7]~147, CPU, 1
instance = comp, \operador_2[7]~148 , operador_2[7]~148, CPU, 1
instance = comp, \ula|Add0~20 , ula|Add0~20, CPU, 1
instance = comp, \ula|Add0~33 , ula|Add0~33, CPU, 1
instance = comp, \ula|Mux8~0 , ula|Mux8~0, CPU, 1
instance = comp, \banco_memoria|banco_mem[9][8]~feeder , banco_memoria|banco_mem[9][8]~feeder, CPU, 1
instance = comp, \banco_memoria|banco_mem[9][8] , banco_memoria|banco_mem[9][8], CPU, 1
instance = comp, \banco_memoria|banco_mem[1][8] , banco_memoria|banco_mem[1][8], CPU, 1
instance = comp, \operador_2[8]~125 , operador_2[8]~125, CPU, 1
instance = comp, \banco_memoria|banco_mem[13][8] , banco_memoria|banco_mem[13][8], CPU, 1
instance = comp, \banco_memoria|banco_mem[5][8] , banco_memoria|banco_mem[5][8], CPU, 1
instance = comp, \operador_2[8]~126 , operador_2[8]~126, CPU, 1
instance = comp, \banco_memoria|banco_mem[15][8] , banco_memoria|banco_mem[15][8], CPU, 1
instance = comp, \banco_memoria|banco_mem[7][8] , banco_memoria|banco_mem[7][8], CPU, 1
instance = comp, \banco_memoria|banco_mem[11][8] , banco_memoria|banco_mem[11][8], CPU, 1
instance = comp, \operador_2[8]~132 , operador_2[8]~132, CPU, 1
instance = comp, \operador_2[8]~133 , operador_2[8]~133, CPU, 1
instance = comp, \banco_memoria|banco_mem[8][8]~feeder , banco_memoria|banco_mem[8][8]~feeder, CPU, 1
instance = comp, \banco_memoria|banco_mem[8][8] , banco_memoria|banco_mem[8][8], CPU, 1
instance = comp, \banco_memoria|banco_mem[12][8] , banco_memoria|banco_mem[12][8], CPU, 1
instance = comp, \banco_memoria|banco_mem[0][8]~feeder , banco_memoria|banco_mem[0][8]~feeder, CPU, 1
instance = comp, \banco_memoria|banco_mem[0][8] , banco_memoria|banco_mem[0][8], CPU, 1
instance = comp, \banco_memoria|banco_mem[4][8]~feeder , banco_memoria|banco_mem[4][8]~feeder, CPU, 1
instance = comp, \banco_memoria|banco_mem[4][8] , banco_memoria|banco_mem[4][8], CPU, 1
instance = comp, \operador_2[8]~129 , operador_2[8]~129, CPU, 1
instance = comp, \operador_2[8]~130 , operador_2[8]~130, CPU, 1
instance = comp, \banco_memoria|banco_mem[10][8] , banco_memoria|banco_mem[10][8], CPU, 1
instance = comp, \banco_memoria|banco_mem[14][8] , banco_memoria|banco_mem[14][8], CPU, 1
instance = comp, \banco_memoria|banco_mem[6][8] , banco_memoria|banco_mem[6][8], CPU, 1
instance = comp, \banco_memoria|banco_mem[2][8]~feeder , banco_memoria|banco_mem[2][8]~feeder, CPU, 1
instance = comp, \banco_memoria|banco_mem[2][8] , banco_memoria|banco_mem[2][8], CPU, 1
instance = comp, \operador_2[8]~127 , operador_2[8]~127, CPU, 1
instance = comp, \operador_2[8]~128 , operador_2[8]~128, CPU, 1
instance = comp, \operador_2[8]~131 , operador_2[8]~131, CPU, 1
instance = comp, \operador_2[8]~134 , operador_2[8]~134, CPU, 1
instance = comp, \operador_2[8]~135 , operador_2[8]~135, CPU, 1
instance = comp, \operador_2[8]~136 , operador_2[8]~136, CPU, 1
instance = comp, \ula|Add0~19 , ula|Add0~19, CPU, 1
instance = comp, \ula|Add0~35 , ula|Add0~35, CPU, 1
instance = comp, \ula|Mux7~0 , ula|Mux7~0, CPU, 1
instance = comp, \banco_memoria|banco_mem[1][9] , banco_memoria|banco_mem[1][9], CPU, 1
instance = comp, \banco_memoria|banco_mem[3][9] , banco_memoria|banco_mem[3][9], CPU, 1
instance = comp, \banco_memoria|banco_mem[0][9] , banco_memoria|banco_mem[0][9], CPU, 1
instance = comp, \banco_memoria|banco_mem[2][9]~feeder , banco_memoria|banco_mem[2][9]~feeder, CPU, 1
instance = comp, \banco_memoria|banco_mem[2][9] , banco_memoria|banco_mem[2][9], CPU, 1
instance = comp, \operador_2[9]~117 , operador_2[9]~117, CPU, 1
instance = comp, \operador_2[9]~118 , operador_2[9]~118, CPU, 1
instance = comp, \banco_memoria|banco_mem[9][9]~feeder , banco_memoria|banco_mem[9][9]~feeder, CPU, 1
instance = comp, \banco_memoria|banco_mem[9][9] , banco_memoria|banco_mem[9][9], CPU, 1
instance = comp, \banco_memoria|banco_mem[11][9] , banco_memoria|banco_mem[11][9], CPU, 1
instance = comp, \banco_memoria|banco_mem[10][9]~feeder , banco_memoria|banco_mem[10][9]~feeder, CPU, 1
instance = comp, \banco_memoria|banco_mem[10][9] , banco_memoria|banco_mem[10][9], CPU, 1
instance = comp, \banco_memoria|banco_mem[8][9] , banco_memoria|banco_mem[8][9], CPU, 1
instance = comp, \operador_2[9]~115 , operador_2[9]~115, CPU, 1
instance = comp, \operador_2[9]~116 , operador_2[9]~116, CPU, 1
instance = comp, \operador_2[9]~119 , operador_2[9]~119, CPU, 1
instance = comp, \banco_memoria|banco_mem[15][9] , banco_memoria|banco_mem[15][9], CPU, 1
instance = comp, \banco_memoria|banco_mem[14][9]~feeder , banco_memoria|banco_mem[14][9]~feeder, CPU, 1
instance = comp, \banco_memoria|banco_mem[14][9] , banco_memoria|banco_mem[14][9], CPU, 1
instance = comp, \banco_memoria|banco_mem[12][9] , banco_memoria|banco_mem[12][9], CPU, 1
instance = comp, \operador_2[9]~120 , operador_2[9]~120, CPU, 1
instance = comp, \operador_2[9]~121 , operador_2[9]~121, CPU, 1
instance = comp, \banco_memoria|banco_mem[7][9]~feeder , banco_memoria|banco_mem[7][9]~feeder, CPU, 1
instance = comp, \banco_memoria|banco_mem[7][9] , banco_memoria|banco_mem[7][9], CPU, 1
instance = comp, \banco_memoria|banco_mem[5][9] , banco_memoria|banco_mem[5][9], CPU, 1
instance = comp, \banco_memoria|banco_mem[4][9] , banco_memoria|banco_mem[4][9], CPU, 1
instance = comp, \operador_2[9]~113 , operador_2[9]~113, CPU, 1
instance = comp, \banco_memoria|banco_mem[6][9] , banco_memoria|banco_mem[6][9], CPU, 1
instance = comp, \operador_2[9]~114 , operador_2[9]~114, CPU, 1
instance = comp, \operador_2[9]~122 , operador_2[9]~122, CPU, 1
instance = comp, \operador_2[9]~123 , operador_2[9]~123, CPU, 1
instance = comp, \operador_2[9]~124 , operador_2[9]~124, CPU, 1
instance = comp, \ula|Add0~18 , ula|Add0~18, CPU, 1
instance = comp, \ula|Add0~37 , ula|Add0~37, CPU, 1
instance = comp, \ula|Mux6~0 , ula|Mux6~0, CPU, 1
instance = comp, \banco_memoria|banco_mem[15][10] , banco_memoria|banco_mem[15][10], CPU, 1
instance = comp, \banco_memoria|banco_mem[11][10] , banco_memoria|banco_mem[11][10], CPU, 1
instance = comp, \banco_memoria|banco_mem[7][10] , banco_memoria|banco_mem[7][10], CPU, 1
instance = comp, \banco_memoria|banco_mem[3][10] , banco_memoria|banco_mem[3][10], CPU, 1
instance = comp, \operador_2[10]~108 , operador_2[10]~108, CPU, 1
instance = comp, \operador_2[10]~109 , operador_2[10]~109, CPU, 1
instance = comp, \banco_memoria|banco_mem[6][10] , banco_memoria|banco_mem[6][10], CPU, 1
instance = comp, \banco_memoria|banco_mem[10][10] , banco_memoria|banco_mem[10][10], CPU, 1
instance = comp, \banco_memoria|banco_mem[2][10] , banco_memoria|banco_mem[2][10], CPU, 1
instance = comp, \operador_2[10]~101 , operador_2[10]~101, CPU, 1
instance = comp, \operador_2[10]~102 , operador_2[10]~102, CPU, 1
instance = comp, \banco_memoria|banco_mem[9][10]~feeder , banco_memoria|banco_mem[9][10]~feeder, CPU, 1
instance = comp, \banco_memoria|banco_mem[9][10] , banco_memoria|banco_mem[9][10], CPU, 1
instance = comp, \banco_memoria|banco_mem[13][10] , banco_memoria|banco_mem[13][10], CPU, 1
instance = comp, \banco_memoria|banco_mem[5][10]~feeder , banco_memoria|banco_mem[5][10]~feeder, CPU, 1
instance = comp, \banco_memoria|banco_mem[5][10] , banco_memoria|banco_mem[5][10], CPU, 1
instance = comp, \banco_memoria|banco_mem[1][10]~feeder , banco_memoria|banco_mem[1][10]~feeder, CPU, 1
instance = comp, \banco_memoria|banco_mem[1][10] , banco_memoria|banco_mem[1][10], CPU, 1
instance = comp, \operador_2[10]~103 , operador_2[10]~103, CPU, 1
instance = comp, \operador_2[10]~104 , operador_2[10]~104, CPU, 1
instance = comp, \banco_memoria|banco_mem[4][10]~feeder , banco_memoria|banco_mem[4][10]~feeder, CPU, 1
instance = comp, \banco_memoria|banco_mem[4][10] , banco_memoria|banco_mem[4][10], CPU, 1
instance = comp, \banco_memoria|banco_mem[12][10] , banco_memoria|banco_mem[12][10], CPU, 1
instance = comp, \banco_memoria|banco_mem[8][10]~feeder , banco_memoria|banco_mem[8][10]~feeder, CPU, 1
instance = comp, \banco_memoria|banco_mem[8][10] , banco_memoria|banco_mem[8][10], CPU, 1
instance = comp, \banco_memoria|banco_mem[0][10]~feeder , banco_memoria|banco_mem[0][10]~feeder, CPU, 1
instance = comp, \banco_memoria|banco_mem[0][10] , banco_memoria|banco_mem[0][10], CPU, 1
instance = comp, \operador_2[10]~105 , operador_2[10]~105, CPU, 1
instance = comp, \operador_2[10]~106 , operador_2[10]~106, CPU, 1
instance = comp, \operador_2[10]~107 , operador_2[10]~107, CPU, 1
instance = comp, \operador_2[10]~110 , operador_2[10]~110, CPU, 1
instance = comp, \operador_2[10]~111 , operador_2[10]~111, CPU, 1
instance = comp, \operador_2[10]~112 , operador_2[10]~112, CPU, 1
instance = comp, \banco_memoria|banco_mem[15][11] , banco_memoria|banco_mem[15][11], CPU, 1
instance = comp, \banco_memoria|banco_mem[13][11]~feeder , banco_memoria|banco_mem[13][11]~feeder, CPU, 1
instance = comp, \banco_memoria|banco_mem[13][11] , banco_memoria|banco_mem[13][11], CPU, 1
instance = comp, \banco_memoria|banco_mem[14][11]~feeder , banco_memoria|banco_mem[14][11]~feeder, CPU, 1
instance = comp, \banco_memoria|banco_mem[14][11] , banco_memoria|banco_mem[14][11], CPU, 1
instance = comp, \banco_memoria|banco_mem[12][11] , banco_memoria|banco_mem[12][11], CPU, 1
instance = comp, \operador_2[11]~96 , operador_2[11]~96, CPU, 1
instance = comp, \operador_2[11]~97 , operador_2[11]~97, CPU, 1
instance = comp, \banco_memoria|banco_mem[11][11] , banco_memoria|banco_mem[11][11], CPU, 1
instance = comp, \banco_memoria|banco_mem[9][11]~feeder , banco_memoria|banco_mem[9][11]~feeder, CPU, 1
instance = comp, \banco_memoria|banco_mem[9][11] , banco_memoria|banco_mem[9][11], CPU, 1
instance = comp, \banco_memoria|banco_mem[8][11] , banco_memoria|banco_mem[8][11], CPU, 1
instance = comp, \operador_2[11]~89 , operador_2[11]~89, CPU, 1
instance = comp, \operador_2[11]~90 , operador_2[11]~90, CPU, 1
instance = comp, \banco_memoria|banco_mem[7][11]~feeder , banco_memoria|banco_mem[7][11]~feeder, CPU, 1
instance = comp, \banco_memoria|banco_mem[7][11] , banco_memoria|banco_mem[7][11], CPU, 1
instance = comp, \banco_memoria|banco_mem[5][11] , banco_memoria|banco_mem[5][11], CPU, 1
instance = comp, \banco_memoria|banco_mem[6][11] , banco_memoria|banco_mem[6][11], CPU, 1
instance = comp, \banco_memoria|banco_mem[4][11] , banco_memoria|banco_mem[4][11], CPU, 1
instance = comp, \operador_2[11]~91 , operador_2[11]~91, CPU, 1
instance = comp, \operador_2[11]~92 , operador_2[11]~92, CPU, 1
instance = comp, \banco_memoria|banco_mem[2][11] , banco_memoria|banco_mem[2][11], CPU, 1
instance = comp, \banco_memoria|banco_mem[3][11] , banco_memoria|banco_mem[3][11], CPU, 1
instance = comp, \banco_memoria|banco_mem[1][11] , banco_memoria|banco_mem[1][11], CPU, 1
instance = comp, \banco_memoria|banco_mem[0][11]~feeder , banco_memoria|banco_mem[0][11]~feeder, CPU, 1
instance = comp, \banco_memoria|banco_mem[0][11] , banco_memoria|banco_mem[0][11], CPU, 1
instance = comp, \operador_2[11]~93 , operador_2[11]~93, CPU, 1
instance = comp, \operador_2[11]~94 , operador_2[11]~94, CPU, 1
instance = comp, \operador_2[11]~95 , operador_2[11]~95, CPU, 1
instance = comp, \operador_2[11]~98 , operador_2[11]~98, CPU, 1
instance = comp, \operador_2[11]~99 , operador_2[11]~99, CPU, 1
instance = comp, \operador_2[11]~100 , operador_2[11]~100, CPU, 1
instance = comp, \ula|Add0~16 , ula|Add0~16, CPU, 1
instance = comp, \ula|Add0~17 , ula|Add0~17, CPU, 1
instance = comp, \ula|Add0~39 , ula|Add0~39, CPU, 1
instance = comp, \ula|Add0~41 , ula|Add0~41, CPU, 1
instance = comp, \ula|Mux4~0 , ula|Mux4~0, CPU, 1
instance = comp, \banco_memoria|banco_mem[5][12] , banco_memoria|banco_mem[5][12], CPU, 1
instance = comp, \banco_memoria|banco_mem[1][12]~feeder , banco_memoria|banco_mem[1][12]~feeder, CPU, 1
instance = comp, \banco_memoria|banco_mem[1][12] , banco_memoria|banco_mem[1][12], CPU, 1
instance = comp, \banco_memoria|banco_mem[9][12]~feeder , banco_memoria|banco_mem[9][12]~feeder, CPU, 1
instance = comp, \banco_memoria|banco_mem[9][12] , banco_memoria|banco_mem[9][12], CPU, 1
instance = comp, \operador_2[12]~77 , operador_2[12]~77, CPU, 1
instance = comp, \operador_2[12]~78 , operador_2[12]~78, CPU, 1
instance = comp, \banco_memoria|banco_mem[12][12] , banco_memoria|banco_mem[12][12], CPU, 1
instance = comp, \banco_memoria|banco_mem[8][12] , banco_memoria|banco_mem[8][12], CPU, 1
instance = comp, \banco_memoria|banco_mem[0][12]~feeder , banco_memoria|banco_mem[0][12]~feeder, CPU, 1
instance = comp, \banco_memoria|banco_mem[0][12] , banco_memoria|banco_mem[0][12], CPU, 1
instance = comp, \banco_memoria|banco_mem[4][12] , banco_memoria|banco_mem[4][12], CPU, 1
instance = comp, \operador_2[12]~81 , operador_2[12]~81, CPU, 1
instance = comp, \operador_2[12]~82 , operador_2[12]~82, CPU, 1
instance = comp, \banco_memoria|banco_mem[10][12] , banco_memoria|banco_mem[10][12], CPU, 1
instance = comp, \banco_memoria|banco_mem[14][12] , banco_memoria|banco_mem[14][12], CPU, 1
instance = comp, \banco_memoria|banco_mem[6][12] , banco_memoria|banco_mem[6][12], CPU, 1
instance = comp, \banco_memoria|banco_mem[2][12] , banco_memoria|banco_mem[2][12], CPU, 1
instance = comp, \operador_2[12]~79 , operador_2[12]~79, CPU, 1
instance = comp, \operador_2[12]~80 , operador_2[12]~80, CPU, 1
instance = comp, \operador_2[12]~83 , operador_2[12]~83, CPU, 1
instance = comp, \banco_memoria|banco_mem[15][12] , banco_memoria|banco_mem[15][12], CPU, 1
instance = comp, \banco_memoria|banco_mem[7][12] , banco_memoria|banco_mem[7][12], CPU, 1
instance = comp, \banco_memoria|banco_mem[11][12] , banco_memoria|banco_mem[11][12], CPU, 1
instance = comp, \banco_memoria|banco_mem[3][12] , banco_memoria|banco_mem[3][12], CPU, 1
instance = comp, \operador_2[12]~84 , operador_2[12]~84, CPU, 1
instance = comp, \operador_2[12]~85 , operador_2[12]~85, CPU, 1
instance = comp, \operador_2[12]~86 , operador_2[12]~86, CPU, 1
instance = comp, \operador_2[12]~87 , operador_2[12]~87, CPU, 1
instance = comp, \operador_2[12]~88 , operador_2[12]~88, CPU, 1
instance = comp, \ula|Mult0|auto_generated|mac_mult1 , ula|Mult0|auto_generated|mac_mult1, CPU, 1
instance = comp, \ula|Mult0|auto_generated|mac_out2 , ula|Mult0|auto_generated|mac_out2, CPU, 1
instance = comp, \ula|Add0~15 , ula|Add0~15, CPU, 1
instance = comp, \ula|Add0~43 , ula|Add0~43, CPU, 1
instance = comp, \ula|Mux3~0 , ula|Mux3~0, CPU, 1
instance = comp, \ula|Mux3 , ula|Mux3, CPU, 1
instance = comp, \banco_memoria|banco_mem~54 , banco_memoria|banco_mem~54, CPU, 1
instance = comp, \banco_memoria|banco_mem[13][12] , banco_memoria|banco_mem[13][12], CPU, 1
instance = comp, \operador_1[12]~68 , operador_1[12]~68, CPU, 1
instance = comp, \operador_1[12]~69 , operador_1[12]~69, CPU, 1
instance = comp, \operador_1[12]~75 , operador_1[12]~75, CPU, 1
instance = comp, \operador_1[12]~76 , operador_1[12]~76, CPU, 1
instance = comp, \operador_1[12]~70 , operador_1[12]~70, CPU, 1
instance = comp, \operador_1[12]~71 , operador_1[12]~71, CPU, 1
instance = comp, \operador_1[12]~72 , operador_1[12]~72, CPU, 1
instance = comp, \operador_1[12]~73 , operador_1[12]~73, CPU, 1
instance = comp, \operador_1[12]~74 , operador_1[12]~74, CPU, 1
instance = comp, \operador_1[12]~77 , operador_1[12]~77, CPU, 1
instance = comp, \operador_1[12]~78 , operador_1[12]~78, CPU, 1
instance = comp, \ula|Mux4 , ula|Mux4, CPU, 1
instance = comp, \banco_memoria|banco_mem~55 , banco_memoria|banco_mem~55, CPU, 1
instance = comp, \banco_memoria|banco_mem[10][11]~feeder , banco_memoria|banco_mem[10][11]~feeder, CPU, 1
instance = comp, \banco_memoria|banco_mem[10][11] , banco_memoria|banco_mem[10][11], CPU, 1
instance = comp, \operador_1[11]~79 , operador_1[11]~79, CPU, 1
instance = comp, \operador_1[11]~80 , operador_1[11]~80, CPU, 1
instance = comp, \operador_1[11]~86 , operador_1[11]~86, CPU, 1
instance = comp, \operador_1[11]~87 , operador_1[11]~87, CPU, 1
instance = comp, \operador_1[11]~81 , operador_1[11]~81, CPU, 1
instance = comp, \operador_1[11]~82 , operador_1[11]~82, CPU, 1
instance = comp, \operador_1[11]~83 , operador_1[11]~83, CPU, 1
instance = comp, \operador_1[11]~84 , operador_1[11]~84, CPU, 1
instance = comp, \operador_1[11]~85 , operador_1[11]~85, CPU, 1
instance = comp, \operador_1[11]~88 , operador_1[11]~88, CPU, 1
instance = comp, \operador_1[11]~89 , operador_1[11]~89, CPU, 1
instance = comp, \ula|Mux5~0 , ula|Mux5~0, CPU, 1
instance = comp, \ula|Mux5 , ula|Mux5, CPU, 1
instance = comp, \banco_memoria|banco_mem~56 , banco_memoria|banco_mem~56, CPU, 1
instance = comp, \banco_memoria|banco_mem[14][10] , banco_memoria|banco_mem[14][10], CPU, 1
instance = comp, \operador_1[10]~90 , operador_1[10]~90, CPU, 1
instance = comp, \operador_1[10]~91 , operador_1[10]~91, CPU, 1
instance = comp, \operador_1[10]~97 , operador_1[10]~97, CPU, 1
instance = comp, \operador_1[10]~98 , operador_1[10]~98, CPU, 1
instance = comp, \operador_1[10]~94 , operador_1[10]~94, CPU, 1
instance = comp, \operador_1[10]~95 , operador_1[10]~95, CPU, 1
instance = comp, \operador_1[10]~92 , operador_1[10]~92, CPU, 1
instance = comp, \operador_1[10]~93 , operador_1[10]~93, CPU, 1
instance = comp, \operador_1[10]~96 , operador_1[10]~96, CPU, 1
instance = comp, \operador_1[10]~99 , operador_1[10]~99, CPU, 1
instance = comp, \operador_1[10]~100 , operador_1[10]~100, CPU, 1
instance = comp, \ula|Mux6 , ula|Mux6, CPU, 1
instance = comp, \banco_memoria|banco_mem~57 , banco_memoria|banco_mem~57, CPU, 1
instance = comp, \banco_memoria|banco_mem[13][9]~feeder , banco_memoria|banco_mem[13][9]~feeder, CPU, 1
instance = comp, \banco_memoria|banco_mem[13][9] , banco_memoria|banco_mem[13][9], CPU, 1
instance = comp, \operador_1[9]~108 , operador_1[9]~108, CPU, 1
instance = comp, \operador_1[9]~109 , operador_1[9]~109, CPU, 1
instance = comp, \operador_1[9]~101 , operador_1[9]~101, CPU, 1
instance = comp, \operador_1[9]~102 , operador_1[9]~102, CPU, 1
instance = comp, \operador_1[9]~103 , operador_1[9]~103, CPU, 1
instance = comp, \operador_1[9]~104 , operador_1[9]~104, CPU, 1
instance = comp, \operador_1[9]~105 , operador_1[9]~105, CPU, 1
instance = comp, \operador_1[9]~106 , operador_1[9]~106, CPU, 1
instance = comp, \operador_1[9]~107 , operador_1[9]~107, CPU, 1
instance = comp, \operador_1[9]~110 , operador_1[9]~110, CPU, 1
instance = comp, \operador_1[9]~111 , operador_1[9]~111, CPU, 1
instance = comp, \ula|Mux7 , ula|Mux7, CPU, 1
instance = comp, \banco_memoria|banco_mem~58 , banco_memoria|banco_mem~58, CPU, 1
instance = comp, \banco_memoria|banco_mem[3][8] , banco_memoria|banco_mem[3][8], CPU, 1
instance = comp, \operador_1[8]~119 , operador_1[8]~119, CPU, 1
instance = comp, \operador_1[8]~120 , operador_1[8]~120, CPU, 1
instance = comp, \operador_1[8]~112 , operador_1[8]~112, CPU, 1
instance = comp, \operador_1[8]~113 , operador_1[8]~113, CPU, 1
instance = comp, \operador_1[8]~116 , operador_1[8]~116, CPU, 1
instance = comp, \operador_1[8]~117 , operador_1[8]~117, CPU, 1
instance = comp, \operador_1[8]~114 , operador_1[8]~114, CPU, 1
instance = comp, \operador_1[8]~115 , operador_1[8]~115, CPU, 1
instance = comp, \operador_1[8]~118 , operador_1[8]~118, CPU, 1
instance = comp, \operador_1[8]~121 , operador_1[8]~121, CPU, 1
instance = comp, \operador_1[8]~122 , operador_1[8]~122, CPU, 1
instance = comp, \ula|Mux8 , ula|Mux8, CPU, 1
instance = comp, \banco_memoria|banco_mem~59 , banco_memoria|banco_mem~59, CPU, 1
instance = comp, \banco_memoria|banco_mem[15][7]~feeder , banco_memoria|banco_mem[15][7]~feeder, CPU, 1
instance = comp, \banco_memoria|banco_mem[15][7] , banco_memoria|banco_mem[15][7], CPU, 1
instance = comp, \operador_1[7]~130 , operador_1[7]~130, CPU, 1
instance = comp, \operador_1[7]~131 , operador_1[7]~131, CPU, 1
instance = comp, \operador_1[7]~127 , operador_1[7]~127, CPU, 1
instance = comp, \operador_1[7]~128 , operador_1[7]~128, CPU, 1
instance = comp, \operador_1[7]~125 , operador_1[7]~125, CPU, 1
instance = comp, \operador_1[7]~126 , operador_1[7]~126, CPU, 1
instance = comp, \operador_1[7]~129 , operador_1[7]~129, CPU, 1
instance = comp, \operador_1[7]~123 , operador_1[7]~123, CPU, 1
instance = comp, \operador_1[7]~124 , operador_1[7]~124, CPU, 1
instance = comp, \operador_1[7]~132 , operador_1[7]~132, CPU, 1
instance = comp, \operador_1[7]~133 , operador_1[7]~133, CPU, 1
instance = comp, \ula|Mux9 , ula|Mux9, CPU, 1
instance = comp, \banco_memoria|banco_mem~60 , banco_memoria|banco_mem~60, CPU, 1
instance = comp, \banco_memoria|banco_mem[14][6] , banco_memoria|banco_mem[14][6], CPU, 1
instance = comp, \operador_1[6]~134 , operador_1[6]~134, CPU, 1
instance = comp, \operador_1[6]~135 , operador_1[6]~135, CPU, 1
instance = comp, \operador_1[6]~141 , operador_1[6]~141, CPU, 1
instance = comp, \operador_1[6]~142 , operador_1[6]~142, CPU, 1
instance = comp, \operador_1[6]~136 , operador_1[6]~136, CPU, 1
instance = comp, \operador_1[6]~137 , operador_1[6]~137, CPU, 1
instance = comp, \operador_1[6]~138 , operador_1[6]~138, CPU, 1
instance = comp, \operador_1[6]~139 , operador_1[6]~139, CPU, 1
instance = comp, \operador_1[6]~140 , operador_1[6]~140, CPU, 1
instance = comp, \operador_1[6]~143 , operador_1[6]~143, CPU, 1
instance = comp, \operador_1[6]~144 , operador_1[6]~144, CPU, 1
instance = comp, \ula|Mux10~0 , ula|Mux10~0, CPU, 1
instance = comp, \ula|Mux10 , ula|Mux10, CPU, 1
instance = comp, \banco_memoria|banco_mem~61 , banco_memoria|banco_mem~61, CPU, 1
instance = comp, \banco_memoria|banco_mem[4][5] , banco_memoria|banco_mem[4][5], CPU, 1
instance = comp, \operador_1[5]~145 , operador_1[5]~145, CPU, 1
instance = comp, \operador_1[5]~146 , operador_1[5]~146, CPU, 1
instance = comp, \operador_1[5]~152 , operador_1[5]~152, CPU, 1
instance = comp, \operador_1[5]~153 , operador_1[5]~153, CPU, 1
instance = comp, \operador_1[5]~147 , operador_1[5]~147, CPU, 1
instance = comp, \operador_1[5]~148 , operador_1[5]~148, CPU, 1
instance = comp, \operador_1[5]~149 , operador_1[5]~149, CPU, 1
instance = comp, \operador_1[5]~150 , operador_1[5]~150, CPU, 1
instance = comp, \operador_1[5]~151 , operador_1[5]~151, CPU, 1
instance = comp, \operador_1[5]~154 , operador_1[5]~154, CPU, 1
instance = comp, \operador_1[5]~155 , operador_1[5]~155, CPU, 1
instance = comp, \ula|Mux11 , ula|Mux11, CPU, 1
instance = comp, \banco_memoria|banco_mem~62 , banco_memoria|banco_mem~62, CPU, 1
instance = comp, \banco_memoria|banco_mem[11][4] , banco_memoria|banco_mem[11][4], CPU, 1
instance = comp, \operador_1[4]~163 , operador_1[4]~163, CPU, 1
instance = comp, \operador_1[4]~164 , operador_1[4]~164, CPU, 1
instance = comp, \operador_1[4]~156 , operador_1[4]~156, CPU, 1
instance = comp, \operador_1[4]~157 , operador_1[4]~157, CPU, 1
instance = comp, \operador_1[4]~160 , operador_1[4]~160, CPU, 1
instance = comp, \operador_1[4]~161 , operador_1[4]~161, CPU, 1
instance = comp, \operador_1[4]~158 , operador_1[4]~158, CPU, 1
instance = comp, \operador_1[4]~159 , operador_1[4]~159, CPU, 1
instance = comp, \operador_1[4]~162 , operador_1[4]~162, CPU, 1
instance = comp, \operador_1[4]~165 , operador_1[4]~165, CPU, 1
instance = comp, \operador_1[4]~166 , operador_1[4]~166, CPU, 1
instance = comp, \ula|Mux12~0 , ula|Mux12~0, CPU, 1
instance = comp, \ula|Mux12 , ula|Mux12, CPU, 1
instance = comp, \banco_memoria|banco_mem~63 , banco_memoria|banco_mem~63, CPU, 1
instance = comp, \banco_memoria|banco_mem[10][3]~feeder , banco_memoria|banco_mem[10][3]~feeder, CPU, 1
instance = comp, \banco_memoria|banco_mem[10][3] , banco_memoria|banco_mem[10][3], CPU, 1
instance = comp, \operador_1[3]~167 , operador_1[3]~167, CPU, 1
instance = comp, \operador_1[3]~168 , operador_1[3]~168, CPU, 1
instance = comp, \operador_1[3]~169 , operador_1[3]~169, CPU, 1
instance = comp, \operador_1[3]~170 , operador_1[3]~170, CPU, 1
instance = comp, \operador_1[3]~171 , operador_1[3]~171, CPU, 1
instance = comp, \operador_1[3]~172 , operador_1[3]~172, CPU, 1
instance = comp, \operador_1[3]~173 , operador_1[3]~173, CPU, 1
instance = comp, \operador_1[3]~174 , operador_1[3]~174, CPU, 1
instance = comp, \operador_1[3]~175 , operador_1[3]~175, CPU, 1
instance = comp, \operador_1[3]~176 , operador_1[3]~176, CPU, 1
instance = comp, \operador_1[3]~177 , operador_1[3]~177, CPU, 1
instance = comp, \ula|Mux13 , ula|Mux13, CPU, 1
instance = comp, \banco_memoria|banco_mem~49 , banco_memoria|banco_mem~49, CPU, 1
instance = comp, \banco_memoria|banco_mem[15][2] , banco_memoria|banco_mem[15][2], CPU, 1
instance = comp, \operador_1[2]~19 , operador_1[2]~19, CPU, 1
instance = comp, \operador_1[2]~20 , operador_1[2]~20, CPU, 1
instance = comp, \operador_1[2]~12 , operador_1[2]~12, CPU, 1
instance = comp, \operador_1[2]~13 , operador_1[2]~13, CPU, 1
instance = comp, \operador_1[2]~16 , operador_1[2]~16, CPU, 1
instance = comp, \operador_1[2]~17 , operador_1[2]~17, CPU, 1
instance = comp, \operador_1[2]~14 , operador_1[2]~14, CPU, 1
instance = comp, \operador_1[2]~15 , operador_1[2]~15, CPU, 1
instance = comp, \operador_1[2]~18 , operador_1[2]~18, CPU, 1
instance = comp, \operador_1[2]~21 , operador_1[2]~21, CPU, 1
instance = comp, \operador_1[2]~22 , operador_1[2]~22, CPU, 1
instance = comp, \ula|Mux14 , ula|Mux14, CPU, 1
instance = comp, \banco_memoria|banco_mem~50 , banco_memoria|banco_mem~50, CPU, 1
instance = comp, \banco_memoria|banco_mem[7][1] , banco_memoria|banco_mem[7][1], CPU, 1
instance = comp, \operador_1[1]~23 , operador_1[1]~23, CPU, 1
instance = comp, \operador_1[1]~24 , operador_1[1]~24, CPU, 1
instance = comp, \operador_1[1]~25 , operador_1[1]~25, CPU, 1
instance = comp, \operador_1[1]~26 , operador_1[1]~26, CPU, 1
instance = comp, \operador_1[1]~27 , operador_1[1]~27, CPU, 1
instance = comp, \operador_1[1]~28 , operador_1[1]~28, CPU, 1
instance = comp, \operador_1[1]~31 , operador_1[1]~31, CPU, 1
instance = comp, \operador_1[1]~32 , operador_1[1]~32, CPU, 1
instance = comp, \operador_1[1]~29 , operador_1[1]~29, CPU, 1
instance = comp, \operador_1[1]~30 , operador_1[1]~30, CPU, 1
instance = comp, \operador_1[1]~33 , operador_1[1]~33, CPU, 1
instance = comp, \operador_1[1]~34 , operador_1[1]~34, CPU, 1
instance = comp, \ula|Mux15 , ula|Mux15, CPU, 1
instance = comp, \banco_memoria|banco_mem~48 , banco_memoria|banco_mem~48, CPU, 1
instance = comp, \banco_memoria|banco_mem[15][0] , banco_memoria|banco_mem[15][0], CPU, 1
instance = comp, \operador_1[0]~8 , operador_1[0]~8, CPU, 1
instance = comp, \operador_1[0]~9 , operador_1[0]~9, CPU, 1
instance = comp, \operador_1[0]~1 , operador_1[0]~1, CPU, 1
instance = comp, \operador_1[0]~2 , operador_1[0]~2, CPU, 1
instance = comp, \operador_1[0]~5 , operador_1[0]~5, CPU, 1
instance = comp, \operador_1[0]~6 , operador_1[0]~6, CPU, 1
instance = comp, \operador_1[0]~3 , operador_1[0]~3, CPU, 1
instance = comp, \operador_1[0]~4 , operador_1[0]~4, CPU, 1
instance = comp, \operador_1[0]~7 , operador_1[0]~7, CPU, 1
instance = comp, \operador_1[0]~10 , operador_1[0]~10, CPU, 1
instance = comp, \operador_1[0]~11 , operador_1[0]~11, CPU, 1
instance = comp, \ula|Add0~14 , ula|Add0~14, CPU, 1
instance = comp, \ula|Add0~45 , ula|Add0~45, CPU, 1
instance = comp, \ula|Mux2~0 , ula|Mux2~0, CPU, 1
instance = comp, \ula|Mux2 , ula|Mux2, CPU, 1
instance = comp, \banco_memoria|banco_mem~53 , banco_memoria|banco_mem~53, CPU, 1
instance = comp, \banco_memoria|banco_mem[14][13] , banco_memoria|banco_mem[14][13], CPU, 1
instance = comp, \operador_1[13]~64 , operador_1[13]~64, CPU, 1
instance = comp, \operador_1[13]~65 , operador_1[13]~65, CPU, 1
instance = comp, \operador_1[13]~57 , operador_1[13]~57, CPU, 1
instance = comp, \operador_1[13]~58 , operador_1[13]~58, CPU, 1
instance = comp, \operador_1[13]~61 , operador_1[13]~61, CPU, 1
instance = comp, \operador_1[13]~62 , operador_1[13]~62, CPU, 1
instance = comp, \operador_1[13]~59 , operador_1[13]~59, CPU, 1
instance = comp, \operador_1[13]~60 , operador_1[13]~60, CPU, 1
instance = comp, \operador_1[13]~63 , operador_1[13]~63, CPU, 1
instance = comp, \operador_1[13]~66 , operador_1[13]~66, CPU, 1
instance = comp, \operador_1[13]~67 , operador_1[13]~67, CPU, 1
instance = comp, \ula|Add0~47 , ula|Add0~47, CPU, 1
instance = comp, \ula|Mux1~0 , ula|Mux1~0, CPU, 1
instance = comp, \ula|Mux1 , ula|Mux1, CPU, 1
instance = comp, \banco_memoria|banco_mem~52 , banco_memoria|banco_mem~52, CPU, 1
instance = comp, \banco_memoria|banco_mem[15][14] , banco_memoria|banco_mem[15][14], CPU, 1
instance = comp, \operador_2[14]~60 , operador_2[14]~60, CPU, 1
instance = comp, \operador_2[14]~61 , operador_2[14]~61, CPU, 1
instance = comp, \operador_2[14]~53 , operador_2[14]~53, CPU, 1
instance = comp, \operador_2[14]~54 , operador_2[14]~54, CPU, 1
instance = comp, \operador_2[14]~57 , operador_2[14]~57, CPU, 1
instance = comp, \operador_2[14]~58 , operador_2[14]~58, CPU, 1
instance = comp, \operador_2[14]~55 , operador_2[14]~55, CPU, 1
instance = comp, \operador_2[14]~56 , operador_2[14]~56, CPU, 1
instance = comp, \operador_2[14]~59 , operador_2[14]~59, CPU, 1
instance = comp, \operador_2[14]~62 , operador_2[14]~62, CPU, 1
instance = comp, \operador_2[14]~63 , operador_2[14]~63, CPU, 1
instance = comp, \operador_2[14]~64 , operador_2[14]~64, CPU, 1
instance = comp, \ula|Add0~13 , ula|Add0~13, CPU, 1
instance = comp, \ula|Add0~49 , ula|Add0~49, CPU, 1
instance = comp, \ula|Mux0~2 , ula|Mux0~2, CPU, 1
instance = comp, \ula|Mux0 , ula|Mux0, CPU, 1
instance = comp, \banco_memoria|banco_mem~51 , banco_memoria|banco_mem~51, CPU, 1
instance = comp, \banco_memoria|banco_mem[10][15]~feeder , banco_memoria|banco_mem[10][15]~feeder, CPU, 1
instance = comp, \banco_memoria|banco_mem[10][15] , banco_memoria|banco_mem[10][15], CPU, 1
instance = comp, \operador_1[15]~35 , operador_1[15]~35, CPU, 1
instance = comp, \operador_1[15]~36 , operador_1[15]~36, CPU, 1
instance = comp, \operador_1[15]~42 , operador_1[15]~42, CPU, 1
instance = comp, \operador_1[15]~43 , operador_1[15]~43, CPU, 1
instance = comp, \operador_1[15]~37 , operador_1[15]~37, CPU, 1
instance = comp, \operador_1[15]~38 , operador_1[15]~38, CPU, 1
instance = comp, \operador_1[15]~39 , operador_1[15]~39, CPU, 1
instance = comp, \operador_1[15]~40 , operador_1[15]~40, CPU, 1
instance = comp, \operador_1[15]~41 , operador_1[15]~41, CPU, 1
instance = comp, \operador_1[15]~44 , operador_1[15]~44, CPU, 1
instance = comp, \Equal1~0 , Equal1~0, CPU, 1
instance = comp, \lcd_result_latched~31 , lcd_result_latched~31, CPU, 1
instance = comp, \lcd_result_latched~36 , lcd_result_latched~36, CPU, 1
instance = comp, \lcd_result_latched[15] , lcd_result_latched[15], CPU, 1
instance = comp, \LCD|reg_result[15] , LCD|reg_result[15], CPU, 1
instance = comp, \lcd_result_latched~39 , lcd_result_latched~39, CPU, 1
instance = comp, \lcd_result_latched[12] , lcd_result_latched[12], CPU, 1
instance = comp, \LCD|reg_result[12] , LCD|reg_result[12], CPU, 1
instance = comp, \lcd_result_latched~40 , lcd_result_latched~40, CPU, 1
instance = comp, \lcd_result_latched[11] , lcd_result_latched[11], CPU, 1
instance = comp, \LCD|reg_result[11] , LCD|reg_result[11], CPU, 1
instance = comp, \lcd_result_latched~41 , lcd_result_latched~41, CPU, 1
instance = comp, \lcd_result_latched[10] , lcd_result_latched[10], CPU, 1
instance = comp, \LCD|reg_result[10] , LCD|reg_result[10], CPU, 1
instance = comp, \lcd_result_latched~42 , lcd_result_latched~42, CPU, 1
instance = comp, \lcd_result_latched[9] , lcd_result_latched[9], CPU, 1
instance = comp, \LCD|reg_result[9] , LCD|reg_result[9], CPU, 1
instance = comp, \lcd_result_latched~43 , lcd_result_latched~43, CPU, 1
instance = comp, \lcd_result_latched[8] , lcd_result_latched[8], CPU, 1
instance = comp, \LCD|reg_result[8] , LCD|reg_result[8], CPU, 1
instance = comp, \lcd_result_latched~44 , lcd_result_latched~44, CPU, 1
instance = comp, \lcd_result_latched[7] , lcd_result_latched[7], CPU, 1
instance = comp, \LCD|reg_result[7] , LCD|reg_result[7], CPU, 1
instance = comp, \lcd_result_latched~45 , lcd_result_latched~45, CPU, 1
instance = comp, \lcd_result_latched[6] , lcd_result_latched[6], CPU, 1
instance = comp, \LCD|reg_result[6]~feeder , LCD|reg_result[6]~feeder, CPU, 1
instance = comp, \LCD|reg_result[6] , LCD|reg_result[6], CPU, 1
instance = comp, \lcd_result_latched~46 , lcd_result_latched~46, CPU, 1
instance = comp, \lcd_result_latched[5] , lcd_result_latched[5], CPU, 1
instance = comp, \LCD|reg_result[5] , LCD|reg_result[5], CPU, 1
instance = comp, \lcd_result_latched~47 , lcd_result_latched~47, CPU, 1
instance = comp, \lcd_result_latched[4] , lcd_result_latched[4], CPU, 1
instance = comp, \LCD|reg_result[4] , LCD|reg_result[4], CPU, 1
instance = comp, \lcd_result_latched~48 , lcd_result_latched~48, CPU, 1
instance = comp, \lcd_result_latched[3] , lcd_result_latched[3], CPU, 1
instance = comp, \LCD|reg_result[3] , LCD|reg_result[3], CPU, 1
instance = comp, \lcd_result_latched~35 , lcd_result_latched~35, CPU, 1
instance = comp, \lcd_result_latched[2] , lcd_result_latched[2], CPU, 1
instance = comp, \LCD|reg_result[2] , LCD|reg_result[2], CPU, 1
instance = comp, \lcd_result_latched~30 , lcd_result_latched~30, CPU, 1
instance = comp, \lcd_result_latched[1] , lcd_result_latched[1], CPU, 1
instance = comp, \LCD|reg_result[1] , LCD|reg_result[1], CPU, 1
instance = comp, \lcd_result_latched~34 , lcd_result_latched~34, CPU, 1
instance = comp, \lcd_result_latched[0] , lcd_result_latched[0], CPU, 1
instance = comp, \LCD|reg_result[0] , LCD|reg_result[0], CPU, 1
instance = comp, \LCD|Add0~1 , LCD|Add0~1, CPU, 1
instance = comp, \LCD|Add0~2 , LCD|Add0~2, CPU, 1
instance = comp, \LCD|Add0~4 , LCD|Add0~4, CPU, 1
instance = comp, \LCD|Add0~6 , LCD|Add0~6, CPU, 1
instance = comp, \LCD|Add0~8 , LCD|Add0~8, CPU, 1
instance = comp, \LCD|Add0~10 , LCD|Add0~10, CPU, 1
instance = comp, \LCD|Add0~12 , LCD|Add0~12, CPU, 1
instance = comp, \LCD|Add0~14 , LCD|Add0~14, CPU, 1
instance = comp, \LCD|Add0~16 , LCD|Add0~16, CPU, 1
instance = comp, \LCD|Add0~18 , LCD|Add0~18, CPU, 1
instance = comp, \LCD|Add0~20 , LCD|Add0~20, CPU, 1
instance = comp, \LCD|Add0~22 , LCD|Add0~22, CPU, 1
instance = comp, \LCD|Add0~24 , LCD|Add0~24, CPU, 1
instance = comp, \LCD|magnitude[12]~3 , LCD|magnitude[12]~3, CPU, 1
instance = comp, \lcd_result_latched~32 , lcd_result_latched~32, CPU, 1
instance = comp, \lcd_result_latched~37 , lcd_result_latched~37, CPU, 1
instance = comp, \lcd_result_latched[14] , lcd_result_latched[14], CPU, 1
instance = comp, \LCD|reg_result[14] , LCD|reg_result[14], CPU, 1
instance = comp, \lcd_result_latched~33 , lcd_result_latched~33, CPU, 1
instance = comp, \lcd_result_latched~38 , lcd_result_latched~38, CPU, 1
instance = comp, \lcd_result_latched[13] , lcd_result_latched[13], CPU, 1
instance = comp, \LCD|reg_result[13] , LCD|reg_result[13], CPU, 1
instance = comp, \LCD|Add0~26 , LCD|Add0~26, CPU, 1
instance = comp, \LCD|Add0~28 , LCD|Add0~28, CPU, 1
instance = comp, \LCD|Add0~30 , LCD|Add0~30, CPU, 1
instance = comp, \LCD|magnitude[13]~2 , LCD|magnitude[13]~2, CPU, 1
instance = comp, \LCD|magnitude[14]~1 , LCD|magnitude[14]~1, CPU, 1
instance = comp, \LCD|conversor|bcd~3 , LCD|conversor|bcd~3, CPU, 1
instance = comp, \LCD|conversor|bcd~2 , LCD|conversor|bcd~2, CPU, 1
instance = comp, \LCD|conversor|bcd~4 , LCD|conversor|bcd~4, CPU, 1
instance = comp, \LCD|conversor|bcd~6 , LCD|conversor|bcd~6, CPU, 1
instance = comp, \LCD|magnitude[11]~4 , LCD|magnitude[11]~4, CPU, 1
instance = comp, \LCD|conversor|LessThan0~0 , LCD|conversor|LessThan0~0, CPU, 1
instance = comp, \LCD|conversor|bcd~7 , LCD|conversor|bcd~7, CPU, 1
instance = comp, \LCD|conversor|LessThan1~0 , LCD|conversor|LessThan1~0, CPU, 1
instance = comp, \LCD|conversor|bcd~8 , LCD|conversor|bcd~8, CPU, 1
instance = comp, \LCD|conversor|bcd~5 , LCD|conversor|bcd~5, CPU, 1
instance = comp, \LCD|conversor|bcd~11 , LCD|conversor|bcd~11, CPU, 1
instance = comp, \LCD|conversor|bcd~9 , LCD|conversor|bcd~9, CPU, 1
instance = comp, \LCD|conversor|bcd~10 , LCD|conversor|bcd~10, CPU, 1
instance = comp, \LCD|magnitude[10]~5 , LCD|magnitude[10]~5, CPU, 1
instance = comp, \LCD|conversor|bcd~40 , LCD|conversor|bcd~40, CPU, 1
instance = comp, \LCD|conversor|bcd~37 , LCD|conversor|bcd~37, CPU, 1
instance = comp, \LCD|conversor|bcd~38 , LCD|conversor|bcd~38, CPU, 1
instance = comp, \LCD|conversor|LessThan0~1 , LCD|conversor|LessThan0~1, CPU, 1
instance = comp, \LCD|conversor|bcd~42 , LCD|conversor|bcd~42, CPU, 1
instance = comp, \LCD|conversor|bcd~41 , LCD|conversor|bcd~41, CPU, 1
instance = comp, \LCD|conversor|bcd~39 , LCD|conversor|bcd~39, CPU, 1
instance = comp, \LCD|conversor|bcd~52 , LCD|conversor|bcd~52, CPU, 1
instance = comp, \LCD|conversor|LessThan6~0 , LCD|conversor|LessThan6~0, CPU, 1
instance = comp, \LCD|conversor|bcd~44 , LCD|conversor|bcd~44, CPU, 1
instance = comp, \LCD|conversor|bcd~43 , LCD|conversor|bcd~43, CPU, 1
instance = comp, \LCD|conversor|bcd~45 , LCD|conversor|bcd~45, CPU, 1
instance = comp, \LCD|conversor|bcd~14 , LCD|conversor|bcd~14, CPU, 1
instance = comp, \LCD|conversor|bcd~12 , LCD|conversor|bcd~12, CPU, 1
instance = comp, \LCD|magnitude[9]~6 , LCD|magnitude[9]~6, CPU, 1
instance = comp, \LCD|conversor|bcd~13 , LCD|conversor|bcd~13, CPU, 1
instance = comp, \LCD|conversor|bcd~46 , LCD|conversor|bcd~46, CPU, 1
instance = comp, \LCD|conversor|bcd~48 , LCD|conversor|bcd~48, CPU, 1
instance = comp, \LCD|conversor|bcd~47 , LCD|conversor|bcd~47, CPU, 1
instance = comp, \LCD|conversor|bcd~49 , LCD|conversor|bcd~49, CPU, 1
instance = comp, \LCD|conversor|bcd~17 , LCD|conversor|bcd~17, CPU, 1
instance = comp, \LCD|magnitude[8]~7 , LCD|magnitude[8]~7, CPU, 1
instance = comp, \LCD|conversor|bcd~16 , LCD|conversor|bcd~16, CPU, 1
instance = comp, \LCD|conversor|bcd~15 , LCD|conversor|bcd~15, CPU, 1
instance = comp, \LCD|conversor|bcd~50 , LCD|conversor|bcd~50, CPU, 1
instance = comp, \LCD|conversor|bcd~51 , LCD|conversor|bcd~51, CPU, 1
instance = comp, \LCD|conversor|bcd~53 , LCD|conversor|bcd~53, CPU, 1
instance = comp, \LCD|conversor|LessThan4~0 , LCD|conversor|LessThan4~0, CPU, 1
instance = comp, \LCD|conversor|bcd~60 , LCD|conversor|bcd~60, CPU, 1
instance = comp, \LCD|conversor|bcd~57 , LCD|conversor|bcd~57, CPU, 1
instance = comp, \LCD|conversor|bcd~55 , LCD|conversor|bcd~55, CPU, 1
instance = comp, \LCD|conversor|bcd~56 , LCD|conversor|bcd~56, CPU, 1
instance = comp, \LCD|conversor|bcd~18 , LCD|conversor|bcd~18, CPU, 1
instance = comp, \LCD|conversor|bcd~20 , LCD|conversor|bcd~20, CPU, 1
instance = comp, \LCD|conversor|bcd~19 , LCD|conversor|bcd~19, CPU, 1
instance = comp, \LCD|magnitude[7]~8 , LCD|magnitude[7]~8, CPU, 1
instance = comp, \LCD|conversor|bcd~58 , LCD|conversor|bcd~58, CPU, 1
instance = comp, \LCD|conversor|bcd~59 , LCD|conversor|bcd~59, CPU, 1
instance = comp, \LCD|conversor|bcd~61 , LCD|conversor|bcd~61, CPU, 1
instance = comp, \LCD|conversor|bcd~54 , LCD|conversor|bcd~54, CPU, 1
instance = comp, \LCD|conversor|bcd~62 , LCD|conversor|bcd~62, CPU, 1
instance = comp, \LCD|conversor|bcd~63 , LCD|conversor|bcd~63, CPU, 1
instance = comp, \LCD|conversor|bcd~64 , LCD|conversor|bcd~64, CPU, 1
instance = comp, \LCD|conversor|bcd~65 , LCD|conversor|bcd~65, CPU, 1
instance = comp, \LCD|conversor|bcd~23 , LCD|conversor|bcd~23, CPU, 1
instance = comp, \LCD|magnitude[6]~9 , LCD|magnitude[6]~9, CPU, 1
instance = comp, \LCD|conversor|bcd~22 , LCD|conversor|bcd~22, CPU, 1
instance = comp, \LCD|conversor|bcd~21 , LCD|conversor|bcd~21, CPU, 1
instance = comp, \LCD|conversor|bcd~66 , LCD|conversor|bcd~66, CPU, 1
instance = comp, \LCD|conversor|bcd~67 , LCD|conversor|bcd~67, CPU, 1
instance = comp, \LCD|conversor|bcd~69 , LCD|conversor|bcd~69, CPU, 1
instance = comp, \LCD|conversor|bcd~68 , LCD|conversor|bcd~68, CPU, 1
instance = comp, \LCD|conversor|bcd~71 , LCD|conversor|bcd~71, CPU, 1
instance = comp, \LCD|conversor|bcd~70 , LCD|conversor|bcd~70, CPU, 1
instance = comp, \LCD|conversor|bcd~75 , LCD|conversor|bcd~75, CPU, 1
instance = comp, \LCD|conversor|bcd~74 , LCD|conversor|bcd~74, CPU, 1
instance = comp, \LCD|conversor|bcd~73 , LCD|conversor|bcd~73, CPU, 1
instance = comp, \LCD|conversor|LessThan12~0 , LCD|conversor|LessThan12~0, CPU, 1
instance = comp, \LCD|magnitude[5]~10 , LCD|magnitude[5]~10, CPU, 1
instance = comp, \LCD|conversor|Add15~0 , LCD|conversor|Add15~0, CPU, 1
instance = comp, \LCD|conversor|Add12~2 , LCD|conversor|Add12~2, CPU, 1
instance = comp, \LCD|conversor|bcd~76 , LCD|conversor|bcd~76, CPU, 1
instance = comp, \LCD|conversor|bcd~77 , LCD|conversor|bcd~77, CPU, 1
instance = comp, \LCD|conversor|bcd~72 , LCD|conversor|bcd~72, CPU, 1
instance = comp, \LCD|conversor|bcd~78 , LCD|conversor|bcd~78, CPU, 1
instance = comp, \LCD|conversor|bcd~79 , LCD|conversor|bcd~79, CPU, 1
instance = comp, \LCD|conversor|bcd~83 , LCD|conversor|bcd~83, CPU, 1
instance = comp, \LCD|conversor|bcd~81 , LCD|conversor|bcd~81, CPU, 1
instance = comp, \LCD|conversor|bcd~82 , LCD|conversor|bcd~82, CPU, 1
instance = comp, \LCD|conversor|LessThan15~0 , LCD|conversor|LessThan15~0, CPU, 1
instance = comp, \LCD|conversor|bcd~114 , LCD|conversor|bcd~114, CPU, 1
instance = comp, \LCD|conversor|bcd~24 , LCD|conversor|bcd~24, CPU, 1
instance = comp, \LCD|conversor|bcd~25 , LCD|conversor|bcd~25, CPU, 1
instance = comp, \LCD|conversor|bcd~26 , LCD|conversor|bcd~26, CPU, 1
instance = comp, \LCD|conversor|bcd~27 , LCD|conversor|bcd~27, CPU, 1
instance = comp, \LCD|magnitude[4]~11 , LCD|magnitude[4]~11, CPU, 1
instance = comp, \LCD|conversor|bcd~84 , LCD|conversor|bcd~84, CPU, 1
instance = comp, \LCD|conversor|bcd~85 , LCD|conversor|bcd~85, CPU, 1
instance = comp, \LCD|conversor|bcd~80 , LCD|conversor|bcd~80, CPU, 1
instance = comp, \LCD|conversor|bcd~86 , LCD|conversor|bcd~86, CPU, 1
instance = comp, \LCD|conversor|bcd~90 , LCD|conversor|bcd~90, CPU, 1
instance = comp, \LCD|conversor|bcd~93 , LCD|conversor|bcd~93, CPU, 1
instance = comp, \LCD|conversor|bcd~89 , LCD|conversor|bcd~89, CPU, 1
instance = comp, \LCD|conversor|bcd~94 , LCD|conversor|bcd~94, CPU, 1
instance = comp, \LCD|conversor|bcd~88 , LCD|conversor|bcd~88, CPU, 1
instance = comp, \LCD|conversor|bcd~91 , LCD|conversor|bcd~91, CPU, 1
instance = comp, \LCD|conversor|bcd~95 , LCD|conversor|bcd~95, CPU, 1
instance = comp, \LCD|conversor|bcd~92 , LCD|conversor|bcd~92, CPU, 1
instance = comp, \LCD|conversor|bcd~97 , LCD|conversor|bcd~97, CPU, 1
instance = comp, \LCD|conversor|bcd~115 , LCD|conversor|bcd~115, CPU, 1
instance = comp, \LCD|conversor|bcd~87 , LCD|conversor|bcd~87, CPU, 1
instance = comp, \LCD|conversor|bcd~96 , LCD|conversor|bcd~96, CPU, 1
instance = comp, \LCD|conversor|bcd~100 , LCD|conversor|bcd~100, CPU, 1
instance = comp, \LCD|conversor|bcd~98 , LCD|conversor|bcd~98, CPU, 1
instance = comp, \LCD|conversor|bcd~99 , LCD|conversor|bcd~99, CPU, 1
instance = comp, \LCD|Mux6~3 , LCD|Mux6~3, CPU, 1
instance = comp, \LCD|Mux6~0 , LCD|Mux6~0, CPU, 1
instance = comp, \LCD|conversor|bcd~30 , LCD|conversor|bcd~30, CPU, 1
instance = comp, \LCD|magnitude[3]~12 , LCD|magnitude[3]~12, CPU, 1
instance = comp, \LCD|conversor|bcd~29 , LCD|conversor|bcd~29, CPU, 1
instance = comp, \LCD|conversor|bcd~28 , LCD|conversor|bcd~28, CPU, 1
instance = comp, \LCD|conversor|bcd~32 , LCD|conversor|bcd~32, CPU, 1
instance = comp, \LCD|magnitude[2]~0 , LCD|magnitude[2]~0, CPU, 1
instance = comp, \LCD|conversor|bcd~33 , LCD|conversor|bcd~33, CPU, 1
instance = comp, \LCD|conversor|bcd~31 , LCD|conversor|bcd~31, CPU, 1
instance = comp, \LCD|conversor|bcd~35 , LCD|conversor|bcd~35, CPU, 1
instance = comp, \LCD|conversor|bcd~34 , LCD|conversor|bcd~34, CPU, 1
instance = comp, \LCD|conversor|bcd~36 , LCD|conversor|bcd~36, CPU, 1
instance = comp, \LCD|magnitude[1]~13 , LCD|magnitude[1]~13, CPU, 1
instance = comp, \LCD|Mux6~1 , LCD|Mux6~1, CPU, 1
instance = comp, \LCD|Mux6~2 , LCD|Mux6~2, CPU, 1
instance = comp, \LCD|Mux6~4 , LCD|Mux6~4, CPU, 1
instance = comp, \LCD|conversor|bcd~104 , LCD|conversor|bcd~104, CPU, 1
instance = comp, \LCD|conversor|bcd~103 , LCD|conversor|bcd~103, CPU, 1
instance = comp, \LCD|conversor|bcd~105 , LCD|conversor|bcd~105, CPU, 1
instance = comp, \LCD|conversor|bcd~106 , LCD|conversor|bcd~106, CPU, 1
instance = comp, \LCD|conversor|bcd~111 , LCD|conversor|bcd~111, CPU, 1
instance = comp, \LCD|Mux6~14 , LCD|Mux6~14, CPU, 1
instance = comp, \LCD|conversor|bcd~110 , LCD|conversor|bcd~110, CPU, 1
instance = comp, \LCD|conversor|bcd~109 , LCD|conversor|bcd~109, CPU, 1
instance = comp, \LCD|conversor|Add31~0 , LCD|conversor|Add31~0, CPU, 1
instance = comp, \LCD|Mux6~15 , LCD|Mux6~15, CPU, 1
instance = comp, \LCD|conversor|bcd~108 , LCD|conversor|bcd~108, CPU, 1
instance = comp, \LCD|conversor|bcd~102 , LCD|conversor|bcd~102, CPU, 1
instance = comp, \LCD|conversor|bcd~107 , LCD|conversor|bcd~107, CPU, 1
instance = comp, \LCD|conversor|bcd~101 , LCD|conversor|bcd~101, CPU, 1
instance = comp, \LCD|conversor|Add32~0 , LCD|conversor|Add32~0, CPU, 1
instance = comp, \LCD|Mux6~12 , LCD|Mux6~12, CPU, 1
instance = comp, \LCD|Mux6~13 , LCD|Mux6~13, CPU, 1
instance = comp, \lcd_opcode_latched~1 , lcd_opcode_latched~1, CPU, 1
instance = comp, \lcd_opcode_latched[2] , lcd_opcode_latched[2], CPU, 1
instance = comp, \LCD|reg_op[2] , LCD|reg_op[2], CPU, 1
instance = comp, \lcd_opcode_latched~0 , lcd_opcode_latched~0, CPU, 1
instance = comp, \lcd_opcode_latched[1] , lcd_opcode_latched[1], CPU, 1
instance = comp, \LCD|reg_op[1]~feeder , LCD|reg_op[1]~feeder, CPU, 1
instance = comp, \LCD|reg_op[1] , LCD|reg_op[1], CPU, 1
instance = comp, \lcd_opcode_latched~2 , lcd_opcode_latched~2, CPU, 1
instance = comp, \lcd_opcode_latched[0] , lcd_opcode_latched[0], CPU, 1
instance = comp, \LCD|reg_op[0]~feeder , LCD|reg_op[0]~feeder, CPU, 1
instance = comp, \LCD|reg_op[0] , LCD|reg_op[0], CPU, 1
instance = comp, \LCD|Mux6~6 , LCD|Mux6~6, CPU, 1
instance = comp, \LCD|message~0 , LCD|message~0, CPU, 1
instance = comp, \LCD|Mux6~7 , LCD|Mux6~7, CPU, 1
instance = comp, \lcd_logger_latched~0 , lcd_logger_latched~0, CPU, 1
instance = comp, \lcd_logger_latched[3] , lcd_logger_latched[3], CPU, 1
instance = comp, \LCD|reg_logger[3]~feeder , LCD|reg_logger[3]~feeder, CPU, 1
instance = comp, \LCD|reg_logger[3] , LCD|reg_logger[3], CPU, 1
instance = comp, \lcd_logger_latched~1 , lcd_logger_latched~1, CPU, 1
instance = comp, \lcd_logger_latched[0] , lcd_logger_latched[0], CPU, 1
instance = comp, \LCD|reg_logger[0] , LCD|reg_logger[0], CPU, 1
instance = comp, \LCD|Mux6~8 , LCD|Mux6~8, CPU, 1
instance = comp, \lcd_logger_latched~2 , lcd_logger_latched~2, CPU, 1
instance = comp, \lcd_logger_latched[1] , lcd_logger_latched[1], CPU, 1
instance = comp, \LCD|reg_logger[1] , LCD|reg_logger[1], CPU, 1
instance = comp, \lcd_logger_latched~3 , lcd_logger_latched~3, CPU, 1
instance = comp, \lcd_logger_latched[2] , lcd_logger_latched[2], CPU, 1
instance = comp, \LCD|reg_logger[2] , LCD|reg_logger[2], CPU, 1
instance = comp, \LCD|Mux6~9 , LCD|Mux6~9, CPU, 1
instance = comp, \LCD|Mux6~10 , LCD|Mux6~10, CPU, 1
instance = comp, \LCD|Mux6~11 , LCD|Mux6~11, CPU, 1
instance = comp, \LCD|Mux6~16 , LCD|Mux6~16, CPU, 1
instance = comp, \LCD|lcd_rs , LCD|lcd_rs, CPU, 1
instance = comp, \LCD|Selector63~1 , LCD|Selector63~1, CPU, 1
instance = comp, \LCD|Mux6~17 , LCD|Mux6~17, CPU, 1
instance = comp, \LCD|Mux4~2 , LCD|Mux4~2, CPU, 1
instance = comp, \LCD|Mux4~3 , LCD|Mux4~3, CPU, 1
instance = comp, \LCD|conversor|LessThan21~0 , LCD|conversor|LessThan21~0, CPU, 1
instance = comp, \LCD|Mux5~11 , LCD|Mux5~11, CPU, 1
instance = comp, \LCD|Mux5~12 , LCD|Mux5~12, CPU, 1
instance = comp, \LCD|Mux5~9 , LCD|Mux5~9, CPU, 1
instance = comp, \LCD|Mux5~8 , LCD|Mux5~8, CPU, 1
instance = comp, \LCD|Mux5~10 , LCD|Mux5~10, CPU, 1
instance = comp, \LCD|Mux5~13 , LCD|Mux5~13, CPU, 1
instance = comp, \LCD|conversor|unidade[1]~0 , LCD|conversor|unidade[1]~0, CPU, 1
instance = comp, \LCD|conversor|milhar[1]~0 , LCD|conversor|milhar[1]~0, CPU, 1
instance = comp, \LCD|conversor|centena[1]~0 , LCD|conversor|centena[1]~0, CPU, 1
instance = comp, \LCD|Mux5~14 , LCD|Mux5~14, CPU, 1
instance = comp, \LCD|conversor|bcd~112 , LCD|conversor|bcd~112, CPU, 1
instance = comp, \LCD|conversor|bcd~113 , LCD|conversor|bcd~113, CPU, 1
instance = comp, \LCD|conversor|dezena[1]~0 , LCD|conversor|dezena[1]~0, CPU, 1
instance = comp, \LCD|Mux5~15 , LCD|Mux5~15, CPU, 1
instance = comp, \LCD|Selector62~0 , LCD|Selector62~0, CPU, 1
instance = comp, \LCD|Selector62~1 , LCD|Selector62~1, CPU, 1
instance = comp, \LCD|Mux4~8 , LCD|Mux4~8, CPU, 1
instance = comp, \LCD|Mux4~6 , LCD|Mux4~6, CPU, 1
instance = comp, \LCD|Mux4~7 , LCD|Mux4~7, CPU, 1
instance = comp, \LCD|conversor|unidade[2]~1 , LCD|conversor|unidade[2]~1, CPU, 1
instance = comp, \LCD|conversor|dezena[2]~1 , LCD|conversor|dezena[2]~1, CPU, 1
instance = comp, \LCD|conversor|milhar[2]~1 , LCD|conversor|milhar[2]~1, CPU, 1
instance = comp, \LCD|conversor|centena[2]~1 , LCD|conversor|centena[2]~1, CPU, 1
instance = comp, \LCD|Mux5~16 , LCD|Mux5~16, CPU, 1
instance = comp, \LCD|Mux5~17 , LCD|Mux5~17, CPU, 1
instance = comp, \LCD|Equal3~0 , LCD|Equal3~0, CPU, 1
instance = comp, \LCD|Mux5~2 , LCD|Mux5~2, CPU, 1
instance = comp, \LCD|Mux5~3 , LCD|Mux5~3, CPU, 1
instance = comp, \LCD|Mux5~20 , LCD|Mux5~20, CPU, 1
instance = comp, \LCD|Mux4~5 , LCD|Mux4~5, CPU, 1
instance = comp, \LCD|Selector61~0 , LCD|Selector61~0, CPU, 1
instance = comp, \LCD|Selector61~1 , LCD|Selector61~1, CPU, 1
instance = comp, \LCD|conversor|unidade[3]~2 , LCD|conversor|unidade[3]~2, CPU, 1
instance = comp, \LCD|conversor|milhar[3]~2 , LCD|conversor|milhar[3]~2, CPU, 1
instance = comp, \LCD|conversor|centena[3]~2 , LCD|conversor|centena[3]~2, CPU, 1
instance = comp, \LCD|Mux5~18 , LCD|Mux5~18, CPU, 1
instance = comp, \LCD|conversor|dezena[3]~2 , LCD|conversor|dezena[3]~2, CPU, 1
instance = comp, \LCD|Mux5~19 , LCD|Mux5~19, CPU, 1
instance = comp, \LCD|Mux5~21 , LCD|Mux5~21, CPU, 1
instance = comp, \LCD|Mux5~22 , LCD|Mux5~22, CPU, 1
instance = comp, \LCD|Mux3~0 , LCD|Mux3~0, CPU, 1
instance = comp, \LCD|Mux3~1 , LCD|Mux3~1, CPU, 1
instance = comp, \LCD|Mux3~2 , LCD|Mux3~2, CPU, 1
instance = comp, \LCD|Selector60~0 , LCD|Selector60~0, CPU, 1
instance = comp, \LCD|Selector60~1 , LCD|Selector60~1, CPU, 1
instance = comp, \LCD|Mux2~6 , LCD|Mux2~6, CPU, 1
instance = comp, \LCD|Mux2~8 , LCD|Mux2~8, CPU, 1
instance = comp, \LCD|Mux2~9 , LCD|Mux2~9, CPU, 1
instance = comp, \LCD|Mux2~7 , LCD|Mux2~7, CPU, 1
instance = comp, \LCD|Selector59~2 , LCD|Selector59~2, CPU, 1
instance = comp, \LCD|Selector59~3 , LCD|Selector59~3, CPU, 1
instance = comp, \LCD|Mux1~0 , LCD|Mux1~0, CPU, 1
instance = comp, \LCD|Mux1~1 , LCD|Mux1~1, CPU, 1
instance = comp, \LCD|Mux1~2 , LCD|Mux1~2, CPU, 1
instance = comp, \LCD|Selector58~2 , LCD|Selector58~2, CPU, 1
instance = comp, \LCD|Selector56~0 , LCD|Selector56~0, CPU, 1
instance = comp, \LCD|Equal3~1 , LCD|Equal3~1, CPU, 1
instance = comp, \LCD|Selector57~0 , LCD|Selector57~0, CPU, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
