# Reading pref.tcl
do PRESENT.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:57:18 on Mar 11,2022
# vlog -reportprogress 300 -work work ../top.sv ../tb.v ../CanrightAESSbox.v ../linear32.v ../nluAES_tb.v ../nluANF_tb.v ../nluLIN_tb.v ../nlunit32.v ../nonlinear32.v ../tb.v 
# -- Compiling module bus_arbiter
# -- Compiling module flash
# -- Compiling module ram
# -- Compiling module rv32_alu
# -- Compiling module rv32_csrs
# -- Compiling module rv32_branch_pc_mux
# -- Compiling module rv32_branch_unit
# -- Compiling module rv32_imm_mux
# -- Compiling module rv32_mem
# -- Compiling module rv32_control_unit
# -- Compiling module rv32_regs
# -- Compiling module rv32_decode
# -- Compiling module rv32_execute
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(121): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(125): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(128): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(130): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(132): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# -- Compiling module rv32_fetch
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(90): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(91): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(94): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(95): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(98): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(99): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# -- Compiling module rv32_hazard_unit
# -- Compiling module rv32_writeback
# -- Compiling module rv32
# -- Compiling module timer
# -- Compiling module uart
# -- Compiling module icicle
# -- Compiling module pll
# -- Compiling module sync
# -- Compiling module top
# -- Compiling module tb
# -- Compiling module GF_SQ_2
# -- Compiling module GF_SCLW_2
# -- Compiling module GF_SCLW2_2
# -- Compiling module GF_MULS_2
# -- Compiling module GF_MULS_SCL_2
# -- Compiling module GF_INV_4
# -- Compiling module GF_SQ_SCL_4
# -- Compiling module GF_MULS_4
# -- Compiling module GF_INV_8
# -- Compiling module MUX21I
# -- Compiling module SELECT_NOT_8
# -- Compiling module bSbox
# -- Compiling module Sbox_r
# -- Compiling module linear32
# -- Compiling module NLUAES_tb
# -- Compiling module NLUANF_tb
# -- Compiling module NLULIN_tb
# -- Compiling module nlunit32
# -- Compiling module nonlinear32
# -- Compiling module AESunit
# -- Compiling module ANFunit
# -- Compiling module ANFSbox
# ** Warning: ../tb.v(2): (vlog-2275) Existing module 'tb' will be overwritten.
# -- Compiling module tb
# 
# Top level modules:
# 	flash
# 	tb
# 	GF_SCLW2_2
# 	GF_SQ_SCL_4
# 	NLUAES_tb
# 	NLUANF_tb
# 	NLULIN_tb
# End time: 10:57:18 on Mar 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 13
# vsim -voptargs=""+acc"" -t ns tb 
# Start time: 10:57:19 on Mar 11,2022
# Loading work.tb
# Loading sv_std.std
# Loading work.top
# Loading work.pll
# Loading work.sync
# Loading work.icicle
# Loading work.bus_arbiter
# Loading work.rv32
# Loading work.rv32_hazard_unit
# Loading work.rv32_fetch
# Loading work.rv32_decode
# Loading work.rv32_regs
# Loading work.rv32_control_unit
# Loading work.rv32_imm_mux
# Loading work.rv32_execute
# Loading work.rv32_alu
# Loading work.rv32_branch_pc_mux
# Loading work.nlunit32
# Loading work.linear32
# Loading work.nonlinear32
# Loading work.ANFunit
# Loading work.ANFSbox
# Loading work.AESunit
# Loading work.Sbox_r
# Loading work.bSbox
# Loading work.SELECT_NOT_8
# Loading work.MUX21I
# Loading work.GF_INV_8
# Loading work.GF_INV_4
# Loading work.GF_SQ_2
# Loading work.GF_MULS_2
# Loading work.GF_MULS_4
# Loading work.GF_MULS_SCL_2
# Loading work.rv32_mem
# Loading work.rv32_branch_unit
# Loading work.rv32_csrs
# Loading work.rv32_writeback
# Loading work.ram
# Loading work.uart
# Loading work.timer
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'sel'. The port definition is at: ../nlunit32.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /tb/dut/icicle/rv32/execute/nlunit File: ../rv32_execute.sv Line: 183
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: uzuneh  Hostname: MSGN17722  ProcessID: 31380
#           Attempting to use alternate WLF file "./wlftnm9z98".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftnm9z98
# ** Note: $stop    : ../tb.v(28)
#    Time: 2500 us  Iteration: 0  Instance: /tb
# Break in Module tb at ../tb.v line 28
do AES.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:52 on Mar 11,2022
# vlog -reportprogress 300 -work work ../top.sv ../tb.v ../CanrightAESSbox.v ../linear32.v ../nluAES_tb.v ../nluANF_tb.v ../nluLIN_tb.v ../nlunit32.v ../nonlinear32.v ../tb.v 
# -- Compiling module bus_arbiter
# -- Compiling module flash
# -- Compiling module ram
# -- Compiling module rv32_alu
# -- Compiling module rv32_csrs
# -- Compiling module rv32_branch_pc_mux
# -- Compiling module rv32_branch_unit
# -- Compiling module rv32_imm_mux
# -- Compiling module rv32_mem
# -- Compiling module rv32_control_unit
# -- Compiling module rv32_regs
# -- Compiling module rv32_decode
# -- Compiling module rv32_execute
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(121): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(125): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(128): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(130): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(132): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# -- Compiling module rv32_fetch
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(90): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(91): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(94): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(95): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(98): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(99): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# -- Compiling module rv32_hazard_unit
# -- Compiling module rv32_writeback
# -- Compiling module rv32
# -- Compiling module timer
# -- Compiling module uart
# -- Compiling module icicle
# -- Compiling module pll
# -- Compiling module sync
# -- Compiling module top
# -- Compiling module tb
# -- Compiling module GF_SQ_2
# -- Compiling module GF_SCLW_2
# -- Compiling module GF_SCLW2_2
# -- Compiling module GF_MULS_2
# -- Compiling module GF_MULS_SCL_2
# -- Compiling module GF_INV_4
# -- Compiling module GF_SQ_SCL_4
# -- Compiling module GF_MULS_4
# -- Compiling module GF_INV_8
# -- Compiling module MUX21I
# -- Compiling module SELECT_NOT_8
# -- Compiling module bSbox
# -- Compiling module Sbox_r
# -- Compiling module linear32
# -- Compiling module NLUAES_tb
# -- Compiling module NLUANF_tb
# -- Compiling module NLULIN_tb
# -- Compiling module nlunit32
# -- Compiling module nonlinear32
# -- Compiling module AESunit
# -- Compiling module ANFunit
# -- Compiling module ANFSbox
# ** Warning: ../tb.v(2): (vlog-2275) Existing module 'tb' will be overwritten.
# -- Compiling module tb
# 
# Top level modules:
# 	flash
# 	tb
# 	GF_SCLW2_2
# 	GF_SQ_SCL_4
# 	NLUAES_tb
# 	NLUANF_tb
# 	NLULIN_tb
# End time: 11:20:52 on Mar 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 13
# End time: 11:20:54 on Mar 11,2022, Elapsed time: 0:23:35
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t ns tb 
# Start time: 11:20:54 on Mar 11,2022
# Loading work.tb
# Loading sv_std.std
# Loading work.top
# Loading work.pll
# Loading work.sync
# Loading work.icicle
# Loading work.bus_arbiter
# Loading work.rv32
# Loading work.rv32_hazard_unit
# Loading work.rv32_fetch
# Loading work.rv32_decode
# Loading work.rv32_regs
# Loading work.rv32_control_unit
# Loading work.rv32_imm_mux
# Loading work.rv32_execute
# Loading work.rv32_alu
# Loading work.rv32_branch_pc_mux
# Loading work.nlunit32
# Loading work.linear32
# Loading work.nonlinear32
# Loading work.ANFunit
# Loading work.ANFSbox
# Loading work.AESunit
# Loading work.Sbox_r
# Loading work.bSbox
# Loading work.SELECT_NOT_8
# Loading work.MUX21I
# Loading work.GF_INV_8
# Loading work.GF_INV_4
# Loading work.GF_SQ_2
# Loading work.GF_MULS_2
# Loading work.GF_MULS_4
# Loading work.GF_MULS_SCL_2
# Loading work.rv32_mem
# Loading work.rv32_branch_unit
# Loading work.rv32_csrs
# Loading work.rv32_writeback
# Loading work.ram
# Loading work.uart
# Loading work.timer
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'sel'. The port definition is at: ../nlunit32.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /tb/dut/icicle/rv32/execute/nlunit File: ../rv32_execute.sv Line: 183
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: uzuneh  Hostname: MSGN17722  ProcessID: 11780
#           Attempting to use alternate WLF file "./wlftb05m1i".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftb05m1i
# ** Note: $stop    : ../tb.v(28)
#    Time: 2500 us  Iteration: 0  Instance: /tb
# Break in Module tb at ../tb.v line 28
# End time: 13:44:56 on Mar 13,2022, Elapsed time: 50:24:02
# Errors: 0, Warnings: 3
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                do AES.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:19:26 on Mar 11,2022
# vlog -reportprogress 300 -work work ../top.sv ../tb.v ../CanrightAESSbox.v ../linear32.v ../nluAES_tb.v ../nluANF_tb.v ../nluLIN_tb.v ../nlunit32.v ../nonlinear32.v ../tb.v 
# -- Compiling module bus_arbiter
# -- Compiling module flash
# -- Compiling module ram
# -- Compiling module rv32_alu
# -- Compiling module rv32_csrs
# -- Compiling module rv32_branch_pc_mux
# -- Compiling module rv32_branch_unit
# -- Compiling module rv32_imm_mux
# -- Compiling module rv32_mem
# -- Compiling module rv32_control_unit
# -- Compiling module rv32_regs
# -- Compiling module rv32_decode
# -- Compiling module rv32_execute
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(121): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(125): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(128): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(130): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(132): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# -- Compiling module rv32_fetch
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(90): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(91): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(94): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(95): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(98): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(99): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# -- Compiling module rv32_hazard_unit
# -- Compiling module rv32_writeback
# -- Compiling module rv32
# -- Compiling module timer
# -- Compiling module uart
# -- Compiling module icicle
# -- Compiling module pll
# -- Compiling module sync
# -- Compiling module top
# -- Compiling module tb
# -- Compiling module GF_SQ_2
# -- Compiling module GF_SCLW_2
# -- Compiling module GF_SCLW2_2
# -- Compiling module GF_MULS_2
# -- Compiling module GF_MULS_SCL_2
# -- Compiling module GF_INV_4
# -- Compiling module GF_SQ_SCL_4
# -- Compiling module GF_MULS_4
# -- Compiling module GF_INV_8
# -- Compiling module MUX21I
# -- Compiling module SELECT_NOT_8
# -- Compiling module bSbox
# -- Compiling module Sbox_r
# -- Compiling module linear32
# -- Compiling module NLUAES_tb
# -- Compiling module NLUANF_tb
# -- Compiling module NLULIN_tb
# -- Compiling module nlunit32
# -- Compiling module nonlinear32
# -- Compiling module AESunit
# -- Compiling module ANFunit
# -- Compiling module ANFSbox
# ** Warning: ../tb.v(2): (vlog-2275) Existing module 'tb' will be overwritten.
# -- Compiling module tb
# 
# Top level modules:
# 	flash
# 	tb
# 	GF_SCLW2_2
# 	GF_SQ_SCL_4
# 	NLUAES_tb
# 	NLUANF_tb
# 	NLULIN_tb
# End time: 11:19:27 on Mar 11,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 13
# End time: 11:19:28 on Mar 11,2022, Elapsed time: 0:36:00
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t ns tb 
# Start time: 11:19:28 on Mar 11,2022
# Loading work.tb
# Loading sv_std.std
# Loading work.top
# Loading work.pll
# Loading work.sync
# Loading work.icicle
# Loading work.bus_arbiter
# Loading work.rv32
# Loading work.rv32_hazard_unit
# Loading work.rv32_fetch
# Loading work.rv32_decode
# Loading work.rv32_regs
# Loading work.rv32_control_unit
# Loading work.rv32_imm_mux
# Loading work.rv32_execute
# Loading work.rv32_alu
# Loading work.rv32_branch_pc_mux
# Loading work.nlunit32
# Loading work.linear32
# Loading work.nonlinear32
# Loading work.ANFunit
# Loading work.ANFSbox
# Loading work.AESunit
# Loading work.Sbox_r
# Loading work.bSbox
# Loading work.SELECT_NOT_8
# Loading work.MUX21I
# Loading work.GF_INV_8
# Loading work.GF_INV_4
# Loading work.GF_SQ_2
# Loading work.GF_MULS_2
# Loading work.GF_MULS_4
# Loading work.GF_MULS_SCL_2
# Loading work.rv32_mem
# Loading work.rv32_branch_unit
# Loading work.rv32_csrs
# Loading work.rv32_writeback
# Loading work.ram
# Loading work.uart
# Loading work.timer
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'sel'. The port definition is at: ../nlunit32.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /tb/dut/icicle/rv32/execute/nlunit File: ../rv32_execute.sv Line: 183
# WARNING: No extended dataflow license exists
# ** Note: $stop    : ../tb.v(28)
#    Time: 2500 us  Iteration: 0  Instance: /tb
# Break in Module tb at ../tb.v line 28
add wave -position 3  sim:/tb/dut/icicle/rv32/fetch/pc
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Uni/Master/Master Thesis/RISCV icicle/icicleNLU/msim/waveAESshow.do}
do AES.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:32 on Mar 11,2022
# vlog -reportprogress 300 -work work ../top.sv ../tb.v ../CanrightAESSbox.v ../linear32.v ../nluAES_tb.v ../nluANF_tb.v ../nluLIN_tb.v ../nlunit32.v ../nonlinear32.v ../tb.v 
# -- Compiling module bus_arbiter
# -- Compiling module flash
# -- Compiling module ram
# -- Compiling module rv32_alu
# -- Compiling module rv32_csrs
# -- Compiling module rv32_branch_pc_mux
# -- Compiling module rv32_branch_unit
# -- Compiling module rv32_imm_mux
# -- Compiling module rv32_mem
# -- Compiling module rv32_control_unit
# -- Compiling module rv32_regs
# -- Compiling module rv32_decode
# -- Compiling module rv32_execute
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(121): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(125): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(128): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(130): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(132): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# -- Compiling module rv32_fetch
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(90): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(91): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(94): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(95): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(98): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(99): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# -- Compiling module rv32_hazard_unit
# -- Compiling module rv32_writeback
# -- Compiling module rv32
# -- Compiling module timer
# -- Compiling module uart
# -- Compiling module icicle
# -- Compiling module pll
# -- Compiling module sync
# -- Compiling module top
# -- Compiling module tb
# -- Compiling module GF_SQ_2
# -- Compiling module GF_SCLW_2
# -- Compiling module GF_SCLW2_2
# -- Compiling module GF_MULS_2
# -- Compiling module GF_MULS_SCL_2
# -- Compiling module GF_INV_4
# -- Compiling module GF_SQ_SCL_4
# -- Compiling module GF_MULS_4
# -- Compiling module GF_INV_8
# -- Compiling module MUX21I
# -- Compiling module SELECT_NOT_8
# -- Compiling module bSbox
# -- Compiling module Sbox_r
# -- Compiling module linear32
# -- Compiling module NLUAES_tb
# -- Compiling module NLUANF_tb
# -- Compiling module NLULIN_tb
# -- Compiling module nlunit32
# -- Compiling module nonlinear32
# -- Compiling module AESunit
# -- Compiling module ANFunit
# -- Compiling module ANFSbox
# ** Warning: ../tb.v(2): (vlog-2275) Existing module 'tb' will be overwritten.
# -- Compiling module tb
# 
# Top level modules:
# 	flash
# 	tb
# 	GF_SCLW2_2
# 	GF_SQ_SCL_4
# 	NLUAES_tb
# 	NLUANF_tb
# 	NLULIN_tb
# End time: 11:20:33 on Mar 11,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 13
# End time: 11:20:34 on Mar 11,2022, Elapsed time: 0:01:06
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t ns tb 
# Start time: 11:20:34 on Mar 11,2022
# Loading work.tb
# Loading sv_std.std
# Loading work.top
# Loading work.pll
# Loading work.sync
# Loading work.icicle
# Loading work.bus_arbiter
# Loading work.rv32
# Loading work.rv32_hazard_unit
# Loading work.rv32_fetch
# Loading work.rv32_decode
# Loading work.rv32_regs
# Loading work.rv32_control_unit
# Loading work.rv32_imm_mux
# Loading work.rv32_execute
# Loading work.rv32_alu
# Loading work.rv32_branch_pc_mux
# Loading work.nlunit32
# Loading work.linear32
# Loading work.nonlinear32
# Loading work.ANFunit
# Loading work.ANFSbox
# Loading work.AESunit
# Loading work.Sbox_r
# Loading work.bSbox
# Loading work.SELECT_NOT_8
# Loading work.MUX21I
# Loading work.GF_INV_8
# Loading work.GF_INV_4
# Loading work.GF_SQ_2
# Loading work.GF_MULS_2
# Loading work.GF_MULS_4
# Loading work.GF_MULS_SCL_2
# Loading work.rv32_mem
# Loading work.rv32_branch_unit
# Loading work.rv32_csrs
# Loading work.rv32_writeback
# Loading work.ram
# Loading work.uart
# Loading work.timer
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'sel'. The port definition is at: ../nlunit32.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /tb/dut/icicle/rv32/execute/nlunit File: ../rv32_execute.sv Line: 183
# WARNING: No extended dataflow license exists
# ** Note: $stop    : ../tb.v(28)
#    Time: 2500 us  Iteration: 0  Instance: /tb
# Break in Module tb at ../tb.v line 28
add wave -position 2  sim:/tb/dut/icicle/rv32/fetch/instr_out
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Uni/Master/Master Thesis/RISCV icicle/icicleNLU/msim/waveAESshow.do}
do AES.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:49:21 on Mar 11,2022
# vlog -reportprogress 300 -work work ../top.sv ../tb.v ../CanrightAESSbox.v ../linear32.v ../nluAES_tb.v ../nluANF_tb.v ../nluLIN_tb.v ../nlunit32.v ../nonlinear32.v ../tb.v 
# -- Compiling module bus_arbiter
# -- Compiling module flash
# -- Compiling module ram
# -- Compiling module rv32_alu
# -- Compiling module rv32_csrs
# -- Compiling module rv32_branch_pc_mux
# -- Compiling module rv32_branch_unit
# -- Compiling module rv32_imm_mux
# -- Compiling module rv32_mem
# -- Compiling module rv32_control_unit
# -- Compiling module rv32_regs
# -- Compiling module rv32_decode
# -- Compiling module rv32_execute
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(121): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(125): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(128): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(130): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(132): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# -- Compiling module rv32_fetch
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(90): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(91): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(94): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(95): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(98): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(99): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# -- Compiling module rv32_hazard_unit
# -- Compiling module rv32_writeback
# -- Compiling module rv32
# -- Compiling module timer
# -- Compiling module uart
# -- Compiling module icicle
# -- Compiling module pll
# -- Compiling module sync
# -- Compiling module top
# -- Compiling module tb
# -- Compiling module GF_SQ_2
# -- Compiling module GF_SCLW_2
# -- Compiling module GF_SCLW2_2
# -- Compiling module GF_MULS_2
# -- Compiling module GF_MULS_SCL_2
# -- Compiling module GF_INV_4
# -- Compiling module GF_SQ_SCL_4
# -- Compiling module GF_MULS_4
# -- Compiling module GF_INV_8
# -- Compiling module MUX21I
# -- Compiling module SELECT_NOT_8
# -- Compiling module bSbox
# -- Compiling module Sbox_r
# -- Compiling module linear32
# -- Compiling module NLUAES_tb
# -- Compiling module NLUANF_tb
# -- Compiling module NLULIN_tb
# -- Compiling module nlunit32
# -- Compiling module nonlinear32
# -- Compiling module AESunit
# -- Compiling module ANFunit
# -- Compiling module ANFSbox
# ** Warning: ../tb.v(2): (vlog-2275) Existing module 'tb' will be overwritten.
# -- Compiling module tb
# 
# Top level modules:
# 	flash
# 	tb
# 	GF_SCLW2_2
# 	GF_SQ_SCL_4
# 	NLUAES_tb
# 	NLUANF_tb
# 	NLULIN_tb
# End time: 11:49:21 on Mar 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 13
# End time: 11:49:27 on Mar 11,2022, Elapsed time: 0:28:53
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t ns tb 
# Start time: 11:49:27 on Mar 11,2022
# Loading work.tb
# Loading sv_std.std
# Loading work.top
# Loading work.pll
# Loading work.sync
# Loading work.icicle
# Loading work.bus_arbiter
# Loading work.rv32
# Loading work.rv32_hazard_unit
# Loading work.rv32_fetch
# Loading work.rv32_decode
# Loading work.rv32_regs
# Loading work.rv32_control_unit
# Loading work.rv32_imm_mux
# Loading work.rv32_execute
# Loading work.rv32_alu
# Loading work.rv32_branch_pc_mux
# Loading work.nlunit32
# Loading work.linear32
# Loading work.nonlinear32
# Loading work.ANFunit
# Loading work.ANFSbox
# Loading work.AESunit
# Loading work.Sbox_r
# Loading work.bSbox
# Loading work.SELECT_NOT_8
# Loading work.MUX21I
# Loading work.GF_INV_8
# Loading work.GF_INV_4
# Loading work.GF_SQ_2
# Loading work.GF_MULS_2
# Loading work.GF_MULS_4
# Loading work.GF_MULS_SCL_2
# Loading work.rv32_mem
# Loading work.rv32_branch_unit
# Loading work.rv32_csrs
# Loading work.rv32_writeback
# Loading work.ram
# Loading work.uart
# Loading work.timer
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'sel'. The port definition is at: ../nlunit32.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /tb/dut/icicle/rv32/execute/nlunit File: ../rv32_execute.sv Line: 183
# WARNING: No extended dataflow license exists
# ** Note: $stop    : ../tb.v(28)
#    Time: 2500 us  Iteration: 0  Instance: /tb
# Break in Module tb at ../tb.v line 28
do PRESENT.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:42:54 on Mar 13,2022
# vlog -reportprogress 300 -work work ../top.sv ../tb.v ../CanrightAESSbox.v ../linear32.v ../nluAES_tb.v ../nluANF_tb.v ../nluLIN_tb.v ../nlunit32.v ../nonlinear32.v ../tb.v 
# -- Compiling module bus_arbiter
# -- Compiling module flash
# -- Compiling module ram
# -- Compiling module rv32_alu
# -- Compiling module rv32_csrs
# -- Compiling module rv32_branch_pc_mux
# -- Compiling module rv32_branch_unit
# -- Compiling module rv32_imm_mux
# -- Compiling module rv32_mem
# -- Compiling module rv32_control_unit
# -- Compiling module rv32_regs
# -- Compiling module rv32_decode
# -- Compiling module rv32_execute
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(121): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(125): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(128): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(130): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(132): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# -- Compiling module rv32_fetch
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(90): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(91): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(94): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(95): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(98): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(99): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# -- Compiling module rv32_hazard_unit
# -- Compiling module rv32_writeback
# -- Compiling module rv32
# -- Compiling module timer
# -- Compiling module uart
# -- Compiling module icicle
# -- Compiling module pll
# -- Compiling module sync
# -- Compiling module top
# -- Compiling module tb
# -- Compiling module GF_SQ_2
# -- Compiling module GF_SCLW_2
# -- Compiling module GF_SCLW2_2
# -- Compiling module GF_MULS_2
# -- Compiling module GF_MULS_SCL_2
# -- Compiling module GF_INV_4
# -- Compiling module GF_SQ_SCL_4
# -- Compiling module GF_MULS_4
# -- Compiling module GF_INV_8
# -- Compiling module MUX21I
# -- Compiling module SELECT_NOT_8
# -- Compiling module bSbox
# -- Compiling module Sbox_r
# -- Compiling module linear32
# -- Compiling module NLUAES_tb
# -- Compiling module NLUANF_tb
# -- Compiling module NLULIN_tb
# -- Compiling module nlunit32
# -- Compiling module nonlinear32
# -- Compiling module AESunit
# -- Compiling module ANFunit
# -- Compiling module ANFSbox
# ** Warning: ../tb.v(2): (vlog-2275) Existing module 'tb' will be overwritten.
# -- Compiling module tb
# 
# Top level modules:
# 	flash
# 	tb
# 	GF_SCLW2_2
# 	GF_SQ_SCL_4
# 	NLUAES_tb
# 	NLUANF_tb
# 	NLULIN_tb
# End time: 13:42:54 on Mar 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 13
# End time: 13:42:57 on Mar 13,2022, Elapsed time: 49:53:30
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t ns tb 
# Start time: 13:42:57 on Mar 13,2022
# Loading work.tb
# Loading sv_std.std
# Loading work.top
# Loading work.pll
# Loading work.sync
# Loading work.icicle
# Loading work.bus_arbiter
# Loading work.rv32
# Loading work.rv32_hazard_unit
# Loading work.rv32_fetch
# Loading work.rv32_decode
# Loading work.rv32_regs
# Loading work.rv32_control_unit
# Loading work.rv32_imm_mux
# Loading work.rv32_execute
# Loading work.rv32_alu
# Loading work.rv32_branch_pc_mux
# Loading work.nlunit32
# Loading work.linear32
# Loading work.nonlinear32
# Loading work.ANFunit
# Loading work.ANFSbox
# Loading work.AESunit
# Loading work.Sbox_r
# Loading work.bSbox
# Loading work.SELECT_NOT_8
# Loading work.MUX21I
# Loading work.GF_INV_8
# Loading work.GF_INV_4
# Loading work.GF_SQ_2
# Loading work.GF_MULS_2
# Loading work.GF_MULS_4
# Loading work.GF_MULS_SCL_2
# Loading work.rv32_mem
# Loading work.rv32_branch_unit
# Loading work.rv32_csrs
# Loading work.rv32_writeback
# Loading work.ram
# Loading work.uart
# Loading work.timer
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'sel'. The port definition is at: ../nlunit32.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /tb/dut/icicle/rv32/execute/nlunit File: ../rv32_execute.sv Line: 183
# WARNING: No extended dataflow license exists
# ** Note: $stop    : ../tb.v(28)
#    Time: 2500 us  Iteration: 0  Instance: /tb
# Break in Module tb at ../tb.v line 28
do PRESENT.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:45:04 on Mar 13,2022
# vlog -reportprogress 300 -work work ../top.sv ../tb.v ../CanrightAESSbox.v ../linear32.v ../nluAES_tb.v ../nluANF_tb.v ../nluLIN_tb.v ../nlunit32.v ../nonlinear32.v ../tb.v 
# -- Compiling module bus_arbiter
# -- Compiling module flash
# -- Compiling module ram
# -- Compiling module rv32_alu
# -- Compiling module rv32_csrs
# -- Compiling module rv32_branch_pc_mux
# -- Compiling module rv32_branch_unit
# -- Compiling module rv32_imm_mux
# -- Compiling module rv32_mem
# -- Compiling module rv32_control_unit
# -- Compiling module rv32_regs
# -- Compiling module rv32_decode
# -- Compiling module rv32_execute
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(121): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(125): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(128): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(130): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(132): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# -- Compiling module rv32_fetch
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(90): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(91): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(94): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(95): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(98): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(99): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# -- Compiling module rv32_hazard_unit
# -- Compiling module rv32_writeback
# -- Compiling module rv32
# -- Compiling module timer
# -- Compiling module uart
# -- Compiling module icicle
# -- Compiling module pll
# -- Compiling module sync
# -- Compiling module top
# -- Compiling module tb
# -- Compiling module GF_SQ_2
# -- Compiling module GF_SCLW_2
# -- Compiling module GF_SCLW2_2
# -- Compiling module GF_MULS_2
# -- Compiling module GF_MULS_SCL_2
# -- Compiling module GF_INV_4
# -- Compiling module GF_SQ_SCL_4
# -- Compiling module GF_MULS_4
# -- Compiling module GF_INV_8
# -- Compiling module MUX21I
# -- Compiling module SELECT_NOT_8
# -- Compiling module bSbox
# -- Compiling module Sbox_r
# -- Compiling module linear32
# -- Compiling module NLUAES_tb
# -- Compiling module NLUANF_tb
# -- Compiling module NLULIN_tb
# -- Compiling module nlunit32
# -- Compiling module nonlinear32
# -- Compiling module AESunit
# -- Compiling module ANFunit
# -- Compiling module ANFSbox
# ** Warning: ../tb.v(2): (vlog-2275) Existing module 'tb' will be overwritten.
# -- Compiling module tb
# 
# Top level modules:
# 	flash
# 	tb
# 	GF_SCLW2_2
# 	GF_SQ_SCL_4
# 	NLUAES_tb
# 	NLUANF_tb
# 	NLULIN_tb
# End time: 13:45:05 on Mar 13,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 13
# End time: 13:45:06 on Mar 13,2022, Elapsed time: 0:02:09
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t ns tb 
# Start time: 13:45:06 on Mar 13,2022
# Loading work.tb
# Loading sv_std.std
# Loading work.top
# Loading work.pll
# Loading work.sync
# Loading work.icicle
# Loading work.bus_arbiter
# Loading work.rv32
# Loading work.rv32_hazard_unit
# Loading work.rv32_fetch
# Loading work.rv32_decode
# Loading work.rv32_regs
# Loading work.rv32_control_unit
# Loading work.rv32_imm_mux
# Loading work.rv32_execute
# Loading work.rv32_alu
# Loading work.rv32_branch_pc_mux
# Loading work.nlunit32
# Loading work.linear32
# Loading work.nonlinear32
# Loading work.ANFunit
# Loading work.ANFSbox
# Loading work.AESunit
# Loading work.Sbox_r
# Loading work.bSbox
# Loading work.SELECT_NOT_8
# Loading work.MUX21I
# Loading work.GF_INV_8
# Loading work.GF_INV_4
# Loading work.GF_SQ_2
# Loading work.GF_MULS_2
# Loading work.GF_MULS_4
# Loading work.GF_MULS_SCL_2
# Loading work.rv32_mem
# Loading work.rv32_branch_unit
# Loading work.rv32_csrs
# Loading work.rv32_writeback
# Loading work.ram
# Loading work.uart
# Loading work.timer
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'sel'. The port definition is at: ../nlunit32.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /tb/dut/icicle/rv32/execute/nlunit File: ../rv32_execute.sv Line: 183
# ** Note: $stop    : ../tb.v(28)
#    Time: 2500 us  Iteration: 0  Instance: /tb
# Break in Module tb at ../tb.v line 28
do PRESENT.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:46:29 on Mar 13,2022
# vlog -reportprogress 300 -work work ../top.sv ../tb.v ../CanrightAESSbox.v ../linear32.v ../nluAES_tb.v ../nluANF_tb.v ../nluLIN_tb.v ../nlunit32.v ../nonlinear32.v ../tb.v 
# -- Compiling module bus_arbiter
# -- Compiling module flash
# -- Compiling module ram
# -- Compiling module rv32_alu
# -- Compiling module rv32_csrs
# -- Compiling module rv32_branch_pc_mux
# -- Compiling module rv32_branch_unit
# -- Compiling module rv32_imm_mux
# -- Compiling module rv32_mem
# -- Compiling module rv32_control_unit
# -- Compiling module rv32_regs
# -- Compiling module rv32_decode
# -- Compiling module rv32_execute
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(121): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(125): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(128): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(130): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(132): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# -- Compiling module rv32_fetch
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(90): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(91): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(94): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(95): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(98): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(99): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# -- Compiling module rv32_hazard_unit
# -- Compiling module rv32_writeback
# -- Compiling module rv32
# -- Compiling module timer
# -- Compiling module uart
# -- Compiling module icicle
# -- Compiling module pll
# -- Compiling module sync
# -- Compiling module top
# -- Compiling module tb
# -- Compiling module GF_SQ_2
# -- Compiling module GF_SCLW_2
# -- Compiling module GF_SCLW2_2
# -- Compiling module GF_MULS_2
# -- Compiling module GF_MULS_SCL_2
# -- Compiling module GF_INV_4
# -- Compiling module GF_SQ_SCL_4
# -- Compiling module GF_MULS_4
# -- Compiling module GF_INV_8
# -- Compiling module MUX21I
# -- Compiling module SELECT_NOT_8
# -- Compiling module bSbox
# -- Compiling module Sbox_r
# -- Compiling module linear32
# -- Compiling module NLUAES_tb
# -- Compiling module NLUANF_tb
# -- Compiling module NLULIN_tb
# -- Compiling module nlunit32
# -- Compiling module nonlinear32
# -- Compiling module AESunit
# -- Compiling module ANFunit
# -- Compiling module ANFSbox
# ** Warning: ../tb.v(2): (vlog-2275) Existing module 'tb' will be overwritten.
# -- Compiling module tb
# 
# Top level modules:
# 	flash
# 	tb
# 	GF_SCLW2_2
# 	GF_SQ_SCL_4
# 	NLUAES_tb
# 	NLUANF_tb
# 	NLULIN_tb
# End time: 13:46:29 on Mar 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 13
# End time: 13:46:31 on Mar 13,2022, Elapsed time: 0:01:25
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t ns tb 
# Start time: 13:46:31 on Mar 13,2022
# Loading work.tb
# Loading sv_std.std
# Loading work.top
# Loading work.pll
# Loading work.sync
# Loading work.icicle
# Loading work.bus_arbiter
# Loading work.rv32
# Loading work.rv32_hazard_unit
# Loading work.rv32_fetch
# Loading work.rv32_decode
# Loading work.rv32_regs
# Loading work.rv32_control_unit
# Loading work.rv32_imm_mux
# Loading work.rv32_execute
# Loading work.rv32_alu
# Loading work.rv32_branch_pc_mux
# Loading work.nlunit32
# Loading work.linear32
# Loading work.nonlinear32
# Loading work.ANFunit
# Loading work.ANFSbox
# Loading work.AESunit
# Loading work.Sbox_r
# Loading work.bSbox
# Loading work.SELECT_NOT_8
# Loading work.MUX21I
# Loading work.GF_INV_8
# Loading work.GF_INV_4
# Loading work.GF_SQ_2
# Loading work.GF_MULS_2
# Loading work.GF_MULS_4
# Loading work.GF_MULS_SCL_2
# Loading work.rv32_mem
# Loading work.rv32_branch_unit
# Loading work.rv32_csrs
# Loading work.rv32_writeback
# Loading work.ram
# Loading work.uart
# Loading work.timer
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'sel'. The port definition is at: ../nlunit32.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /tb/dut/icicle/rv32/execute/nlunit File: ../rv32_execute.sv Line: 183
# WARNING: No extended dataflow license exists
# ** Note: $stop    : ../tb.v(28)
#    Time: 2500 us  Iteration: 0  Instance: /tb
# Break in Module tb at ../tb.v line 28
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Uni/Master/Master Thesis/RISCV icicle/icicleNLU/msim/wavePRESENTshow.do}
add wave -position end  sim:/tb/dut/icicle/rv32/decode/regs/regs
add wave -position end  sim:/tb/dut/icicle/rv32/decode/regs/regs[0]
add wave -position end  sim:/tb/dut/icicle/rv32/decode/regs/regs[1]
add wave -position end  sim:/tb/dut/icicle/rv32/decode/regs/regs[2]
add wave -position end  sim:/tb/dut/icicle/rv32/decode/regs/regs[3]
add wave -position end  sim:/tb/dut/icicle/rv32/decode/regs/regs[4]
add wave -position end  sim:/tb/dut/icicle/rv32/decode/regs/regs[5]
add wave -position end  sim:/tb/dut/icicle/rv32/decode/regs/regs[6]
add wave -position end  sim:/tb/dut/icicle/rv32/decode/regs/regs[7]
add wave -position end  sim:/tb/dut/icicle/rv32/decode/regs/regs[8]
add wave -position end  sim:/tb/dut/icicle/rv32/decode/regs/regs[9]
add wave -position end  sim:/tb/dut/icicle/rv32/decode/regs/regs[10]
add wave -position end  sim:/tb/dut/icicle/rv32/decode/regs/regs[11]
add wave -position end  sim:/tb/dut/icicle/rv32/decode/regs/regs[12]
add wave -position end  sim:/tb/dut/icicle/rv32/decode/regs/regs[13]
add wave -position end  sim:/tb/dut/icicle/rv32/decode/regs/regs[14]
add wave -position end  sim:/tb/dut/icicle/rv32/decode/regs/regs[15]
add wave -position end  sim:/tb/dut/icicle/rv32/decode/regs/regs[16]
add wave -position end  sim:/tb/dut/icicle/rv32/decode/regs/regs[17]
add wave -position end  sim:/tb/dut/icicle/rv32/decode/regs/regs[18]
add wave -position end  sim:/tb/dut/icicle/rv32/decode/regs/regs[19]
add wave -position end  sim:/tb/dut/icicle/rv32/decode/regs/regs[20]
add wave -position end  sim:/tb/dut/icicle/rv32/decode/regs/regs[21]
add wave -position end  sim:/tb/dut/icicle/rv32/decode/regs/regs[22]
add wave -position end  sim:/tb/dut/icicle/rv32/decode/regs/regs[23]
add wave -position end  sim:/tb/dut/icicle/rv32/decode/regs/regs[24]
add wave -position end  sim:/tb/dut/icicle/rv32/decode/regs/regs[25]
add wave -position end  sim:/tb/dut/icicle/rv32/decode/regs/regs[26]
add wave -position end  sim:/tb/dut/icicle/rv32/decode/regs/regs[27]
add wave -position end  sim:/tb/dut/icicle/rv32/decode/regs/regs[28]
add wave -position end  sim:/tb/dut/icicle/rv32/decode/regs/regs[29]
add wave -position end  sim:/tb/dut/icicle/rv32/decode/regs/regs[30]
add wave -position end  sim:/tb/dut/icicle/rv32/decode/regs/regs[31]
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Uni/Master/Master Thesis/RISCV icicle/icicleNLU/msim/wavePRESENTshow.do}
add wave -position 8  sim:/tb/dut/icicle/rv32/execute/nlunit/nlrg
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Uni/Master/Master Thesis/RISCV icicle/icicleNLU/msim/wavePRESENTshow.do}
do PRESENT.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:17:52 on Mar 13,2022
# vlog -reportprogress 300 -work work ../top.sv ../tb.v ../CanrightAESSbox.v ../linear32.v ../nluAES_tb.v ../nluANF_tb.v ../nluLIN_tb.v ../nlunit32.v ../nonlinear32.v ../tb.v 
# -- Compiling module bus_arbiter
# -- Compiling module flash
# -- Compiling module ram
# -- Compiling module rv32_alu
# -- Compiling module rv32_csrs
# -- Compiling module rv32_branch_pc_mux
# -- Compiling module rv32_branch_unit
# -- Compiling module rv32_imm_mux
# -- Compiling module rv32_mem
# -- Compiling module rv32_control_unit
# -- Compiling module rv32_regs
# -- Compiling module rv32_decode
# -- Compiling module rv32_execute
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(121): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(125): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(128): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(130): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(132): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# -- Compiling module rv32_fetch
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(90): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(91): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(94): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(95): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(98): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(99): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# -- Compiling module rv32_hazard_unit
# -- Compiling module rv32_writeback
# -- Compiling module rv32
# -- Compiling module timer
# -- Compiling module uart
# -- Compiling module icicle
# -- Compiling module pll
# -- Compiling module sync
# -- Compiling module top
# -- Compiling module tb
# -- Compiling module GF_SQ_2
# -- Compiling module GF_SCLW_2
# -- Compiling module GF_SCLW2_2
# -- Compiling module GF_MULS_2
# -- Compiling module GF_MULS_SCL_2
# -- Compiling module GF_INV_4
# -- Compiling module GF_SQ_SCL_4
# -- Compiling module GF_MULS_4
# -- Compiling module GF_INV_8
# -- Compiling module MUX21I
# -- Compiling module SELECT_NOT_8
# -- Compiling module bSbox
# -- Compiling module Sbox_r
# -- Compiling module linear32
# -- Compiling module NLUAES_tb
# -- Compiling module NLUANF_tb
# -- Compiling module NLULIN_tb
# -- Compiling module nlunit32
# -- Compiling module nonlinear32
# -- Compiling module AESunit
# -- Compiling module ANFunit
# -- Compiling module ANFSbox
# ** Warning: ../tb.v(2): (vlog-2275) Existing module 'tb' will be overwritten.
# -- Compiling module tb
# 
# Top level modules:
# 	flash
# 	tb
# 	GF_SCLW2_2
# 	GF_SQ_SCL_4
# 	NLUAES_tb
# 	NLUANF_tb
# 	NLULIN_tb
# End time: 14:17:52 on Mar 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 13
# End time: 14:17:54 on Mar 13,2022, Elapsed time: 0:31:23
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t ns tb 
# Start time: 14:17:54 on Mar 13,2022
# Loading work.tb
# Loading sv_std.std
# Loading work.top
# Loading work.pll
# Loading work.sync
# Loading work.icicle
# Loading work.bus_arbiter
# Loading work.rv32
# Loading work.rv32_hazard_unit
# Loading work.rv32_fetch
# Loading work.rv32_decode
# Loading work.rv32_regs
# Loading work.rv32_control_unit
# Loading work.rv32_imm_mux
# Loading work.rv32_execute
# Loading work.rv32_alu
# Loading work.rv32_branch_pc_mux
# Loading work.nlunit32
# Loading work.linear32
# Loading work.nonlinear32
# Loading work.ANFunit
# Loading work.ANFSbox
# Loading work.AESunit
# Loading work.Sbox_r
# Loading work.bSbox
# Loading work.SELECT_NOT_8
# Loading work.MUX21I
# Loading work.GF_INV_8
# Loading work.GF_INV_4
# Loading work.GF_SQ_2
# Loading work.GF_MULS_2
# Loading work.GF_MULS_4
# Loading work.GF_MULS_SCL_2
# Loading work.rv32_mem
# Loading work.rv32_branch_unit
# Loading work.rv32_csrs
# Loading work.rv32_writeback
# Loading work.ram
# Loading work.uart
# Loading work.timer
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'sel'. The port definition is at: ../nlunit32.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /tb/dut/icicle/rv32/execute/nlunit File: ../rv32_execute.sv Line: 183
# WARNING: No extended dataflow license exists
# ** Note: $stop    : ../tb.v(28)
#    Time: 2500 us  Iteration: 0  Instance: /tb
# Break in Module tb at ../tb.v line 28
add wave -position 9  sim:/tb/dut/icicle/rv32/execute/nlunit/lrg
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Uni/Master/Master Thesis/RISCV icicle/icicleNLU/msim/wavePRESENTshow.do}
do PRESENT.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:19:15 on Mar 13,2022
# vlog -reportprogress 300 -work work ../top.sv ../tb.v ../CanrightAESSbox.v ../linear32.v ../nluAES_tb.v ../nluANF_tb.v ../nluLIN_tb.v ../nlunit32.v ../nonlinear32.v ../tb.v 
# -- Compiling module bus_arbiter
# -- Compiling module flash
# -- Compiling module ram
# -- Compiling module rv32_alu
# -- Compiling module rv32_csrs
# -- Compiling module rv32_branch_pc_mux
# -- Compiling module rv32_branch_unit
# -- Compiling module rv32_imm_mux
# -- Compiling module rv32_mem
# -- Compiling module rv32_control_unit
# -- Compiling module rv32_regs
# -- Compiling module rv32_decode
# -- Compiling module rv32_execute
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(121): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(125): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(128): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(130): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(132): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# -- Compiling module rv32_fetch
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(90): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(91): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(94): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(95): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(98): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(99): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# -- Compiling module rv32_hazard_unit
# -- Compiling module rv32_writeback
# -- Compiling module rv32
# -- Compiling module timer
# -- Compiling module uart
# -- Compiling module icicle
# -- Compiling module pll
# -- Compiling module sync
# -- Compiling module top
# -- Compiling module tb
# -- Compiling module GF_SQ_2
# -- Compiling module GF_SCLW_2
# -- Compiling module GF_SCLW2_2
# -- Compiling module GF_MULS_2
# -- Compiling module GF_MULS_SCL_2
# -- Compiling module GF_INV_4
# -- Compiling module GF_SQ_SCL_4
# -- Compiling module GF_MULS_4
# -- Compiling module GF_INV_8
# -- Compiling module MUX21I
# -- Compiling module SELECT_NOT_8
# -- Compiling module bSbox
# -- Compiling module Sbox_r
# -- Compiling module linear32
# -- Compiling module NLUAES_tb
# -- Compiling module NLUANF_tb
# -- Compiling module NLULIN_tb
# -- Compiling module nlunit32
# -- Compiling module nonlinear32
# -- Compiling module AESunit
# -- Compiling module ANFunit
# -- Compiling module ANFSbox
# ** Warning: ../tb.v(2): (vlog-2275) Existing module 'tb' will be overwritten.
# -- Compiling module tb
# 
# Top level modules:
# 	flash
# 	tb
# 	GF_SCLW2_2
# 	GF_SQ_SCL_4
# 	NLUAES_tb
# 	NLUANF_tb
# 	NLULIN_tb
# End time: 14:19:16 on Mar 13,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 13
# End time: 14:19:18 on Mar 13,2022, Elapsed time: 0:01:24
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t ns tb 
# Start time: 14:19:18 on Mar 13,2022
# Loading work.tb
# Loading sv_std.std
# Loading work.top
# Loading work.pll
# Loading work.sync
# Loading work.icicle
# Loading work.bus_arbiter
# Loading work.rv32
# Loading work.rv32_hazard_unit
# Loading work.rv32_fetch
# Loading work.rv32_decode
# Loading work.rv32_regs
# Loading work.rv32_control_unit
# Loading work.rv32_imm_mux
# Loading work.rv32_execute
# Loading work.rv32_alu
# Loading work.rv32_branch_pc_mux
# Loading work.nlunit32
# Loading work.linear32
# Loading work.nonlinear32
# Loading work.ANFunit
# Loading work.ANFSbox
# Loading work.AESunit
# Loading work.Sbox_r
# Loading work.bSbox
# Loading work.SELECT_NOT_8
# Loading work.MUX21I
# Loading work.GF_INV_8
# Loading work.GF_INV_4
# Loading work.GF_SQ_2
# Loading work.GF_MULS_2
# Loading work.GF_MULS_4
# Loading work.GF_MULS_SCL_2
# Loading work.rv32_mem
# Loading work.rv32_branch_unit
# Loading work.rv32_csrs
# Loading work.rv32_writeback
# Loading work.ram
# Loading work.uart
# Loading work.timer
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'sel'. The port definition is at: ../nlunit32.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /tb/dut/icicle/rv32/execute/nlunit File: ../rv32_execute.sv Line: 183
# WARNING: No extended dataflow license exists
# ** Note: $stop    : ../tb.v(28)
#    Time: 2500 us  Iteration: 0  Instance: /tb
# Break in Module tb at ../tb.v line 28
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Uni/Master/Master Thesis/RISCV icicle/icicleNLU/msim/wavePRESENT.do}
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Uni/Master/Master Thesis/RISCV icicle/icicleNLU/msim/wavePRESENTsBox.do}
do PRESENT.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:29:28 on Mar 13,2022
# vlog -reportprogress 300 -work work ../top.sv ../tb.v ../CanrightAESSbox.v ../linear32.v ../nluAES_tb.v ../nluANF_tb.v ../nluLIN_tb.v ../nlunit32.v ../nonlinear32.v ../tb.v 
# -- Compiling module bus_arbiter
# -- Compiling module flash
# -- Compiling module ram
# -- Compiling module rv32_alu
# -- Compiling module rv32_csrs
# -- Compiling module rv32_branch_pc_mux
# -- Compiling module rv32_branch_unit
# -- Compiling module rv32_imm_mux
# -- Compiling module rv32_mem
# -- Compiling module rv32_control_unit
# -- Compiling module rv32_regs
# -- Compiling module rv32_decode
# -- Compiling module rv32_execute
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(121): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(125): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(128): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(130): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(132): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# -- Compiling module rv32_fetch
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(90): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(91): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(94): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(95): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(98): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(99): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# -- Compiling module rv32_hazard_unit
# -- Compiling module rv32_writeback
# -- Compiling module rv32
# -- Compiling module timer
# -- Compiling module uart
# -- Compiling module icicle
# -- Compiling module pll
# -- Compiling module sync
# -- Compiling module top
# -- Compiling module tb
# -- Compiling module GF_SQ_2
# -- Compiling module GF_SCLW_2
# -- Compiling module GF_SCLW2_2
# -- Compiling module GF_MULS_2
# -- Compiling module GF_MULS_SCL_2
# -- Compiling module GF_INV_4
# -- Compiling module GF_SQ_SCL_4
# -- Compiling module GF_MULS_4
# -- Compiling module GF_INV_8
# -- Compiling module MUX21I
# -- Compiling module SELECT_NOT_8
# -- Compiling module bSbox
# -- Compiling module Sbox_r
# -- Compiling module linear32
# -- Compiling module NLUAES_tb
# -- Compiling module NLUANF_tb
# -- Compiling module NLULIN_tb
# -- Compiling module nlunit32
# -- Compiling module nonlinear32
# -- Compiling module AESunit
# -- Compiling module ANFunit
# -- Compiling module ANFSbox
# ** Warning: ../tb.v(2): (vlog-2275) Existing module 'tb' will be overwritten.
# -- Compiling module tb
# 
# Top level modules:
# 	flash
# 	tb
# 	GF_SCLW2_2
# 	GF_SQ_SCL_4
# 	NLUAES_tb
# 	NLUANF_tb
# 	NLULIN_tb
# End time: 14:29:28 on Mar 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 13
# End time: 14:29:30 on Mar 13,2022, Elapsed time: 0:10:12
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t ns tb 
# Start time: 14:29:30 on Mar 13,2022
# Loading work.tb
# Loading sv_std.std
# Loading work.top
# Loading work.pll
# Loading work.sync
# Loading work.icicle
# Loading work.bus_arbiter
# Loading work.rv32
# Loading work.rv32_hazard_unit
# Loading work.rv32_fetch
# Loading work.rv32_decode
# Loading work.rv32_regs
# Loading work.rv32_control_unit
# Loading work.rv32_imm_mux
# Loading work.rv32_execute
# Loading work.rv32_alu
# Loading work.rv32_branch_pc_mux
# Loading work.nlunit32
# Loading work.linear32
# Loading work.nonlinear32
# Loading work.ANFunit
# Loading work.ANFSbox
# Loading work.AESunit
# Loading work.Sbox_r
# Loading work.bSbox
# Loading work.SELECT_NOT_8
# Loading work.MUX21I
# Loading work.GF_INV_8
# Loading work.GF_INV_4
# Loading work.GF_SQ_2
# Loading work.GF_MULS_2
# Loading work.GF_MULS_4
# Loading work.GF_MULS_SCL_2
# Loading work.rv32_mem
# Loading work.rv32_branch_unit
# Loading work.rv32_csrs
# Loading work.rv32_writeback
# Loading work.ram
# Loading work.uart
# Loading work.timer
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'sel'. The port definition is at: ../nlunit32.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /tb/dut/icicle/rv32/execute/nlunit File: ../rv32_execute.sv Line: 183
# WARNING: No extended dataflow license exists
# ** Note: $stop    : ../tb.v(28)
#    Time: 2500 us  Iteration: 0  Instance: /tb
# Break in Module tb at ../tb.v line 28
add wave -position end  sim:/tb/dut/icicle/rv32/execute/nlunit/lrg
add wave -position end  sim:/tb/dut/icicle/rv32/decode/regs/regs[0]
add wave -position end  sim:/tb/dut/icicle/rv32/decode/regs/regs[1]
add wave -position end  sim:/tb/dut/icicle/rv32/decode/regs/regs[2]
add wave -position end  sim:/tb/dut/icicle/rv32/decode/regs/regs[3]
add wave -position end  sim:/tb/dut/icicle/rv32/decode/regs/regs[4]
add wave -position end  sim:/tb/dut/icicle/rv32/decode/regs/regs[5]
add wave -position end  sim:/tb/dut/icicle/rv32/decode/regs/regs[6]
add wave -position end  sim:/tb/dut/icicle/rv32/decode/regs/regs[7]
add wave -position end  sim:/tb/dut/icicle/rv32/decode/regs/regs[8]
add wave -position end  sim:/tb/dut/icicle/rv32/decode/regs/regs[9]
add wave -position end  sim:/tb/dut/icicle/rv32/decode/regs/regs[10]
add wave -position end  sim:/tb/dut/icicle/rv32/decode/regs/regs[11]
add wave -position end  sim:/tb/dut/icicle/rv32/decode/regs/regs[12]
add wave -position end  sim:/tb/dut/icicle/rv32/decode/regs/regs[13]
add wave -position end  sim:/tb/dut/icicle/rv32/decode/regs/regs[14]
add wave -position end  sim:/tb/dut/icicle/rv32/decode/regs/regs[15]
add wave -position end  sim:/tb/dut/icicle/rv32/decode/regs/regs[16]
add wave -position end  sim:/tb/dut/icicle/rv32/decode/regs/regs[17]
add wave -position end  sim:/tb/dut/icicle/rv32/decode/regs/regs[18]
add wave -position end  sim:/tb/dut/icicle/rv32/decode/regs/regs[19]
add wave -position end  sim:/tb/dut/icicle/rv32/decode/regs/regs[20]
add wave -position end  sim:/tb/dut/icicle/rv32/decode/regs/regs[21]
add wave -position end  sim:/tb/dut/icicle/rv32/decode/regs/regs[22]
add wave -position end  sim:/tb/dut/icicle/rv32/decode/regs/regs[23]
add wave -position end  sim:/tb/dut/icicle/rv32/decode/regs/regs[24]
add wave -position end  sim:/tb/dut/icicle/rv32/decode/regs/regs[25]
add wave -position end  sim:/tb/dut/icicle/rv32/decode/regs/regs[26]
add wave -position end  sim:/tb/dut/icicle/rv32/decode/regs/regs[27]
add wave -position end  sim:/tb/dut/icicle/rv32/decode/regs/regs[28]
add wave -position end  sim:/tb/dut/icicle/rv32/decode/regs/regs[29]
add wave -position end  sim:/tb/dut/icicle/rv32/decode/regs/regs[30]
add wave -position end  sim:/tb/dut/icicle/rv32/decode/regs/regs[31]
# Can't move the Now cursor.
add wave -position end  sim:/tb/dut/icicle/rv32/decode/regs/regs[7]
add wave -position end  sim:/tb/dut/icicle/rv32/decode/regs/regs[28]
add wave -position end  sim:/tb/dut/icicle/rv32/decode/regs/regs[7]
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Uni/Master/Master Thesis/RISCV icicle/icicleNLU/msim/wavePRESENTNLUV.do}
do PRESENT.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:17:51 on Mar 14,2022
# vlog -reportprogress 300 -work work ../top.sv ../tb.v ../CanrightAESSbox.v ../linear32.v ../nluAES_tb.v ../nluANF_tb.v ../nluLIN_tb.v ../nlunit32.v ../nonlinear32.v ../tb.v 
# -- Compiling module bus_arbiter
# -- Compiling module flash
# -- Compiling module ram
# -- Compiling module rv32_alu
# -- Compiling module rv32_csrs
# -- Compiling module rv32_branch_pc_mux
# -- Compiling module rv32_branch_unit
# -- Compiling module rv32_imm_mux
# -- Compiling module rv32_mem
# -- Compiling module rv32_control_unit
# -- Compiling module rv32_regs
# -- Compiling module rv32_decode
# -- Compiling module rv32_execute
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(121): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(125): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(128): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(130): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(132): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# -- Compiling module rv32_fetch
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(90): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(91): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(94): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(95): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(98): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(99): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# -- Compiling module rv32_hazard_unit
# -- Compiling module rv32_writeback
# -- Compiling module rv32
# -- Compiling module timer
# -- Compiling module uart
# -- Compiling module icicle
# -- Compiling module pll
# -- Compiling module sync
# -- Compiling module top
# -- Compiling module tb
# -- Compiling module GF_SQ_2
# -- Compiling module GF_SCLW_2
# -- Compiling module GF_SCLW2_2
# -- Compiling module GF_MULS_2
# -- Compiling module GF_MULS_SCL_2
# -- Compiling module GF_INV_4
# -- Compiling module GF_SQ_SCL_4
# -- Compiling module GF_MULS_4
# -- Compiling module GF_INV_8
# -- Compiling module MUX21I
# -- Compiling module SELECT_NOT_8
# -- Compiling module bSbox
# -- Compiling module Sbox_r
# -- Compiling module linear32
# -- Compiling module NLUAES_tb
# -- Compiling module NLUANF_tb
# -- Compiling module NLULIN_tb
# -- Compiling module nlunit32
# -- Compiling module nonlinear32
# -- Compiling module AESunit
# -- Compiling module ANFunit
# -- Compiling module ANFSbox
# ** Warning: ../tb.v(2): (vlog-2275) Existing module 'tb' will be overwritten.
# -- Compiling module tb
# 
# Top level modules:
# 	flash
# 	tb
# 	GF_SCLW2_2
# 	GF_SQ_SCL_4
# 	NLUAES_tb
# 	NLUANF_tb
# 	NLULIN_tb
# End time: 07:17:51 on Mar 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 13
# End time: 07:17:53 on Mar 14,2022, Elapsed time: 16:48:23
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t ns tb 
# Start time: 07:17:53 on Mar 14,2022
# Loading work.tb
# Loading sv_std.std
# Loading work.top
# Loading work.pll
# Loading work.sync
# Loading work.icicle
# Loading work.bus_arbiter
# Loading work.rv32
# Loading work.rv32_hazard_unit
# Loading work.rv32_fetch
# Loading work.rv32_decode
# Loading work.rv32_regs
# Loading work.rv32_control_unit
# Loading work.rv32_imm_mux
# Loading work.rv32_execute
# Loading work.rv32_alu
# Loading work.rv32_branch_pc_mux
# Loading work.nlunit32
# Loading work.linear32
# Loading work.nonlinear32
# Loading work.ANFunit
# Loading work.ANFSbox
# Loading work.AESunit
# Loading work.Sbox_r
# Loading work.bSbox
# Loading work.SELECT_NOT_8
# Loading work.MUX21I
# Loading work.GF_INV_8
# Loading work.GF_INV_4
# Loading work.GF_SQ_2
# Loading work.GF_MULS_2
# Loading work.GF_MULS_4
# Loading work.GF_MULS_SCL_2
# Loading work.rv32_mem
# Loading work.rv32_branch_unit
# Loading work.rv32_csrs
# Loading work.rv32_writeback
# Loading work.ram
# Loading work.uart
# Loading work.timer
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'sel'. The port definition is at: ../nlunit32.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /tb/dut/icicle/rv32/execute/nlunit File: ../rv32_execute.sv Line: 183
# WARNING: No extended dataflow license exists
# ** Note: $stop    : ../tb.v(28)
#    Time: 2500 us  Iteration: 0  Instance: /tb
# Break in Module tb at ../tb.v line 28
add wave -position 1  sim:/tb/dut/icicle/rv32/fetch/pc
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Uni/Master/Master Thesis/RISCV icicle/icicleNLU/msim/wavePRESENTRV32I.do}
do PRESENTRV32I.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:22:37 on Mar 14,2022
# vlog -reportprogress 300 -work work ../top.sv ../tb.v ../CanrightAESSbox.v ../linear32.v ../nluAES_tb.v ../nluANF_tb.v ../nluLIN_tb.v ../nlunit32.v ../nonlinear32.v ../tb.v 
# -- Compiling module bus_arbiter
# -- Compiling module flash
# -- Compiling module ram
# -- Compiling module rv32_alu
# -- Compiling module rv32_csrs
# -- Compiling module rv32_branch_pc_mux
# -- Compiling module rv32_branch_unit
# -- Compiling module rv32_imm_mux
# -- Compiling module rv32_mem
# -- Compiling module rv32_control_unit
# -- Compiling module rv32_regs
# -- Compiling module rv32_decode
# -- Compiling module rv32_execute
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(121): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(125): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(128): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(130): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(132): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# -- Compiling module rv32_fetch
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(90): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(91): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(94): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(95): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(98): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(99): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# -- Compiling module rv32_hazard_unit
# -- Compiling module rv32_writeback
# -- Compiling module rv32
# -- Compiling module timer
# -- Compiling module uart
# -- Compiling module icicle
# -- Compiling module pll
# -- Compiling module sync
# -- Compiling module top
# -- Compiling module tb
# -- Compiling module GF_SQ_2
# -- Compiling module GF_SCLW_2
# -- Compiling module GF_SCLW2_2
# -- Compiling module GF_MULS_2
# -- Compiling module GF_MULS_SCL_2
# -- Compiling module GF_INV_4
# -- Compiling module GF_SQ_SCL_4
# -- Compiling module GF_MULS_4
# -- Compiling module GF_INV_8
# -- Compiling module MUX21I
# -- Compiling module SELECT_NOT_8
# -- Compiling module bSbox
# -- Compiling module Sbox_r
# -- Compiling module linear32
# -- Compiling module NLUAES_tb
# -- Compiling module NLUANF_tb
# -- Compiling module NLULIN_tb
# -- Compiling module nlunit32
# -- Compiling module nonlinear32
# -- Compiling module AESunit
# -- Compiling module ANFunit
# -- Compiling module ANFSbox
# ** Warning: ../tb.v(2): (vlog-2275) Existing module 'tb' will be overwritten.
# -- Compiling module tb
# 
# Top level modules:
# 	flash
# 	tb
# 	GF_SCLW2_2
# 	GF_SQ_SCL_4
# 	NLUAES_tb
# 	NLUANF_tb
# 	NLULIN_tb
# End time: 07:22:38 on Mar 14,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 13
# End time: 07:22:39 on Mar 14,2022, Elapsed time: 0:04:46
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t ns tb 
# Start time: 07:22:40 on Mar 14,2022
# Loading work.tb
# Loading sv_std.std
# Loading work.top
# Loading work.pll
# Loading work.sync
# Loading work.icicle
# Loading work.bus_arbiter
# Loading work.rv32
# Loading work.rv32_hazard_unit
# Loading work.rv32_fetch
# Loading work.rv32_decode
# Loading work.rv32_regs
# Loading work.rv32_control_unit
# Loading work.rv32_imm_mux
# Loading work.rv32_execute
# Loading work.rv32_alu
# Loading work.rv32_branch_pc_mux
# Loading work.nlunit32
# Loading work.linear32
# Loading work.nonlinear32
# Loading work.ANFunit
# Loading work.ANFSbox
# Loading work.AESunit
# Loading work.Sbox_r
# Loading work.bSbox
# Loading work.SELECT_NOT_8
# Loading work.MUX21I
# Loading work.GF_INV_8
# Loading work.GF_INV_4
# Loading work.GF_SQ_2
# Loading work.GF_MULS_2
# Loading work.GF_MULS_4
# Loading work.GF_MULS_SCL_2
# Loading work.rv32_mem
# Loading work.rv32_branch_unit
# Loading work.rv32_csrs
# Loading work.rv32_writeback
# Loading work.ram
# Loading work.uart
# Loading work.timer
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'sel'. The port definition is at: ../nlunit32.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /tb/dut/icicle/rv32/execute/nlunit File: ../rv32_execute.sv Line: 183
# WARNING: No extended dataflow license exists
# ** Note: $stop    : ../tb.v(28)
#    Time: 2500 us  Iteration: 0  Instance: /tb
# Break in Module tb at ../tb.v line 28
do PRESENTNLUV.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:29:55 on Mar 14,2022
# vlog -reportprogress 300 -work work ../top.sv ../tb.v ../CanrightAESSbox.v ../linear32.v ../nluAES_tb.v ../nluANF_tb.v ../nluLIN_tb.v ../nlunit32.v ../nonlinear32.v ../tb.v 
# -- Compiling module bus_arbiter
# -- Compiling module flash
# -- Compiling module ram
# -- Compiling module rv32_alu
# -- Compiling module rv32_csrs
# -- Compiling module rv32_branch_pc_mux
# -- Compiling module rv32_branch_unit
# -- Compiling module rv32_imm_mux
# -- Compiling module rv32_mem
# -- Compiling module rv32_control_unit
# -- Compiling module rv32_regs
# -- Compiling module rv32_decode
# -- Compiling module rv32_execute
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(121): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(125): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(128): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(130): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(132): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# -- Compiling module rv32_fetch
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(90): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(91): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(94): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(95): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(98): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(99): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# -- Compiling module rv32_hazard_unit
# -- Compiling module rv32_writeback
# -- Compiling module rv32
# -- Compiling module timer
# -- Compiling module uart
# -- Compiling module icicle
# -- Compiling module pll
# -- Compiling module sync
# -- Compiling module top
# -- Compiling module tb
# -- Compiling module GF_SQ_2
# -- Compiling module GF_SCLW_2
# -- Compiling module GF_SCLW2_2
# -- Compiling module GF_MULS_2
# -- Compiling module GF_MULS_SCL_2
# -- Compiling module GF_INV_4
# -- Compiling module GF_SQ_SCL_4
# -- Compiling module GF_MULS_4
# -- Compiling module GF_INV_8
# -- Compiling module MUX21I
# -- Compiling module SELECT_NOT_8
# -- Compiling module bSbox
# -- Compiling module Sbox_r
# -- Compiling module linear32
# -- Compiling module NLUAES_tb
# -- Compiling module NLUANF_tb
# -- Compiling module NLULIN_tb
# -- Compiling module nlunit32
# -- Compiling module nonlinear32
# -- Compiling module AESunit
# -- Compiling module ANFunit
# -- Compiling module ANFSbox
# ** Warning: ../tb.v(2): (vlog-2275) Existing module 'tb' will be overwritten.
# -- Compiling module tb
# 
# Top level modules:
# 	flash
# 	tb
# 	GF_SCLW2_2
# 	GF_SQ_SCL_4
# 	NLUAES_tb
# 	NLUANF_tb
# 	NLULIN_tb
# End time: 07:29:56 on Mar 14,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 13
# End time: 07:29:58 on Mar 14,2022, Elapsed time: 0:07:18
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t ns tb 
# Start time: 07:29:58 on Mar 14,2022
# Loading work.tb
# Loading sv_std.std
# Loading work.top
# Loading work.pll
# Loading work.sync
# Loading work.icicle
# Loading work.bus_arbiter
# Loading work.rv32
# Loading work.rv32_hazard_unit
# Loading work.rv32_fetch
# Loading work.rv32_decode
# Loading work.rv32_regs
# Loading work.rv32_control_unit
# Loading work.rv32_imm_mux
# Loading work.rv32_execute
# Loading work.rv32_alu
# Loading work.rv32_branch_pc_mux
# Loading work.nlunit32
# Loading work.linear32
# Loading work.nonlinear32
# Loading work.ANFunit
# Loading work.ANFSbox
# Loading work.AESunit
# Loading work.Sbox_r
# Loading work.bSbox
# Loading work.SELECT_NOT_8
# Loading work.MUX21I
# Loading work.GF_INV_8
# Loading work.GF_INV_4
# Loading work.GF_SQ_2
# Loading work.GF_MULS_2
# Loading work.GF_MULS_4
# Loading work.GF_MULS_SCL_2
# Loading work.rv32_mem
# Loading work.rv32_branch_unit
# Loading work.rv32_csrs
# Loading work.rv32_writeback
# Loading work.ram
# Loading work.uart
# Loading work.timer
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'sel'. The port definition is at: ../nlunit32.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /tb/dut/icicle/rv32/execute/nlunit File: ../rv32_execute.sv Line: 183
# WARNING: No extended dataflow license exists
# ** Note: $stop    : ../tb.v(28)
#    Time: 2500 us  Iteration: 0  Instance: /tb
# Break in Module tb at ../tb.v line 28
do PRESENTNLUV.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:31:41 on Mar 14,2022
# vlog -reportprogress 300 -work work ../top.sv ../tb.v ../CanrightAESSbox.v ../linear32.v ../nluAES_tb.v ../nluANF_tb.v ../nluLIN_tb.v ../nlunit32.v ../nonlinear32.v ../tb.v 
# -- Compiling module bus_arbiter
# -- Compiling module flash
# -- Compiling module ram
# -- Compiling module rv32_alu
# -- Compiling module rv32_csrs
# -- Compiling module rv32_branch_pc_mux
# -- Compiling module rv32_branch_unit
# -- Compiling module rv32_imm_mux
# -- Compiling module rv32_mem
# -- Compiling module rv32_control_unit
# -- Compiling module rv32_regs
# -- Compiling module rv32_decode
# -- Compiling module rv32_execute
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(121): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(125): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(128): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(130): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(132): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# -- Compiling module rv32_fetch
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(90): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(91): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(94): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(95): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(98): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(99): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# -- Compiling module rv32_hazard_unit
# -- Compiling module rv32_writeback
# -- Compiling module rv32
# -- Compiling module timer
# -- Compiling module uart
# -- Compiling module icicle
# -- Compiling module pll
# -- Compiling module sync
# -- Compiling module top
# -- Compiling module tb
# -- Compiling module GF_SQ_2
# -- Compiling module GF_SCLW_2
# -- Compiling module GF_SCLW2_2
# -- Compiling module GF_MULS_2
# -- Compiling module GF_MULS_SCL_2
# -- Compiling module GF_INV_4
# -- Compiling module GF_SQ_SCL_4
# -- Compiling module GF_MULS_4
# -- Compiling module GF_INV_8
# -- Compiling module MUX21I
# -- Compiling module SELECT_NOT_8
# -- Compiling module bSbox
# -- Compiling module Sbox_r
# -- Compiling module linear32
# -- Compiling module NLUAES_tb
# -- Compiling module NLUANF_tb
# -- Compiling module NLULIN_tb
# -- Compiling module nlunit32
# -- Compiling module nonlinear32
# -- Compiling module AESunit
# -- Compiling module ANFunit
# -- Compiling module ANFSbox
# ** Warning: ../tb.v(2): (vlog-2275) Existing module 'tb' will be overwritten.
# -- Compiling module tb
# 
# Top level modules:
# 	flash
# 	tb
# 	GF_SCLW2_2
# 	GF_SQ_SCL_4
# 	NLUAES_tb
# 	NLUANF_tb
# 	NLULIN_tb
# End time: 07:31:41 on Mar 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 13
# End time: 07:31:43 on Mar 14,2022, Elapsed time: 0:01:45
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t ns tb 
# Start time: 07:31:43 on Mar 14,2022
# Loading work.tb
# Loading sv_std.std
# Loading work.top
# Loading work.pll
# Loading work.sync
# Loading work.icicle
# Loading work.bus_arbiter
# Loading work.rv32
# Loading work.rv32_hazard_unit
# Loading work.rv32_fetch
# Loading work.rv32_decode
# Loading work.rv32_regs
# Loading work.rv32_control_unit
# Loading work.rv32_imm_mux
# Loading work.rv32_execute
# Loading work.rv32_alu
# Loading work.rv32_branch_pc_mux
# Loading work.nlunit32
# Loading work.linear32
# Loading work.nonlinear32
# Loading work.ANFunit
# Loading work.ANFSbox
# Loading work.AESunit
# Loading work.Sbox_r
# Loading work.bSbox
# Loading work.SELECT_NOT_8
# Loading work.MUX21I
# Loading work.GF_INV_8
# Loading work.GF_INV_4
# Loading work.GF_SQ_2
# Loading work.GF_MULS_2
# Loading work.GF_MULS_4
# Loading work.GF_MULS_SCL_2
# Loading work.rv32_mem
# Loading work.rv32_branch_unit
# Loading work.rv32_csrs
# Loading work.rv32_writeback
# Loading work.ram
# Loading work.uart
# Loading work.timer
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'sel'. The port definition is at: ../nlunit32.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /tb/dut/icicle/rv32/execute/nlunit File: ../rv32_execute.sv Line: 183
# WARNING: No extended dataflow license exists
# ** Note: $stop    : ../tb.v(28)
#    Time: 2500 us  Iteration: 0  Instance: /tb
# Break in Module tb at ../tb.v line 28
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Uni/Master/Master Thesis/RISCV icicle/icicleNLU/msim/wavePRESENTNLUV.do}
do PRESENTRV32I.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:52:11 on Mar 14,2022
# vlog -reportprogress 300 -work work ../top.sv ../tb.v ../CanrightAESSbox.v ../linear32.v ../nluAES_tb.v ../nluANF_tb.v ../nluLIN_tb.v ../nlunit32.v ../nonlinear32.v ../tb.v 
# -- Compiling module bus_arbiter
# -- Compiling module flash
# -- Compiling module ram
# -- Compiling module rv32_alu
# -- Compiling module rv32_csrs
# -- Compiling module rv32_branch_pc_mux
# -- Compiling module rv32_branch_unit
# -- Compiling module rv32_imm_mux
# -- Compiling module rv32_mem
# -- Compiling module rv32_control_unit
# -- Compiling module rv32_regs
# -- Compiling module rv32_decode
# -- Compiling module rv32_execute
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(121): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(125): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(128): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(130): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(132): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# -- Compiling module rv32_fetch
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(90): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(91): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(94): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(95): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(98): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(99): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# -- Compiling module rv32_hazard_unit
# -- Compiling module rv32_writeback
# -- Compiling module rv32
# -- Compiling module timer
# -- Compiling module uart
# -- Compiling module icicle
# -- Compiling module pll
# -- Compiling module sync
# -- Compiling module top
# -- Compiling module tb
# -- Compiling module GF_SQ_2
# -- Compiling module GF_SCLW_2
# -- Compiling module GF_SCLW2_2
# -- Compiling module GF_MULS_2
# -- Compiling module GF_MULS_SCL_2
# -- Compiling module GF_INV_4
# -- Compiling module GF_SQ_SCL_4
# -- Compiling module GF_MULS_4
# -- Compiling module GF_INV_8
# -- Compiling module MUX21I
# -- Compiling module SELECT_NOT_8
# -- Compiling module bSbox
# -- Compiling module Sbox_r
# -- Compiling module linear32
# -- Compiling module NLUAES_tb
# -- Compiling module NLUANF_tb
# -- Compiling module NLULIN_tb
# -- Compiling module nlunit32
# -- Compiling module nonlinear32
# -- Compiling module AESunit
# -- Compiling module ANFunit
# -- Compiling module ANFSbox
# ** Warning: ../tb.v(2): (vlog-2275) Existing module 'tb' will be overwritten.
# -- Compiling module tb
# 
# Top level modules:
# 	flash
# 	tb
# 	GF_SCLW2_2
# 	GF_SQ_SCL_4
# 	NLUAES_tb
# 	NLUANF_tb
# 	NLULIN_tb
# End time: 07:52:11 on Mar 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 13
# End time: 07:52:13 on Mar 14,2022, Elapsed time: 0:20:30
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t ns tb 
# Start time: 07:52:13 on Mar 14,2022
# Loading work.tb
# Loading sv_std.std
# Loading work.top
# Loading work.pll
# Loading work.sync
# Loading work.icicle
# Loading work.bus_arbiter
# Loading work.rv32
# Loading work.rv32_hazard_unit
# Loading work.rv32_fetch
# Loading work.rv32_decode
# Loading work.rv32_regs
# Loading work.rv32_control_unit
# Loading work.rv32_imm_mux
# Loading work.rv32_execute
# Loading work.rv32_alu
# Loading work.rv32_branch_pc_mux
# Loading work.nlunit32
# Loading work.linear32
# Loading work.nonlinear32
# Loading work.ANFunit
# Loading work.ANFSbox
# Loading work.AESunit
# Loading work.Sbox_r
# Loading work.bSbox
# Loading work.SELECT_NOT_8
# Loading work.MUX21I
# Loading work.GF_INV_8
# Loading work.GF_INV_4
# Loading work.GF_SQ_2
# Loading work.GF_MULS_2
# Loading work.GF_MULS_4
# Loading work.GF_MULS_SCL_2
# Loading work.rv32_mem
# Loading work.rv32_branch_unit
# Loading work.rv32_csrs
# Loading work.rv32_writeback
# Loading work.ram
# Loading work.uart
# Loading work.timer
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'sel'. The port definition is at: ../nlunit32.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /tb/dut/icicle/rv32/execute/nlunit File: ../rv32_execute.sv Line: 183
# WARNING: No extended dataflow license exists
# ** Note: $stop    : ../tb.v(28)
#    Time: 2500 us  Iteration: 0  Instance: /tb
# Break in Module tb at ../tb.v line 28
do PRESENTRV32I.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:54:08 on Mar 14,2022
# vlog -reportprogress 300 -work work ../top.sv ../tb.v ../CanrightAESSbox.v ../linear32.v ../nluAES_tb.v ../nluANF_tb.v ../nluLIN_tb.v ../nlunit32.v ../nonlinear32.v ../tb.v 
# -- Compiling module bus_arbiter
# -- Compiling module flash
# -- Compiling module ram
# -- Compiling module rv32_alu
# -- Compiling module rv32_csrs
# -- Compiling module rv32_branch_pc_mux
# -- Compiling module rv32_branch_unit
# -- Compiling module rv32_imm_mux
# -- Compiling module rv32_mem
# -- Compiling module rv32_control_unit
# -- Compiling module rv32_regs
# -- Compiling module rv32_decode
# -- Compiling module rv32_execute
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(121): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(125): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(128): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(130): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(132): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# -- Compiling module rv32_fetch
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(90): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(91): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(94): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(95): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(98): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(99): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# -- Compiling module rv32_hazard_unit
# -- Compiling module rv32_writeback
# -- Compiling module rv32
# -- Compiling module timer
# -- Compiling module uart
# -- Compiling module icicle
# -- Compiling module pll
# -- Compiling module sync
# -- Compiling module top
# -- Compiling module tb
# -- Compiling module GF_SQ_2
# -- Compiling module GF_SCLW_2
# -- Compiling module GF_SCLW2_2
# -- Compiling module GF_MULS_2
# -- Compiling module GF_MULS_SCL_2
# -- Compiling module GF_INV_4
# -- Compiling module GF_SQ_SCL_4
# -- Compiling module GF_MULS_4
# -- Compiling module GF_INV_8
# -- Compiling module MUX21I
# -- Compiling module SELECT_NOT_8
# -- Compiling module bSbox
# -- Compiling module Sbox_r
# -- Compiling module linear32
# -- Compiling module NLUAES_tb
# -- Compiling module NLUANF_tb
# -- Compiling module NLULIN_tb
# -- Compiling module nlunit32
# -- Compiling module nonlinear32
# -- Compiling module AESunit
# -- Compiling module ANFunit
# -- Compiling module ANFSbox
# ** Warning: ../tb.v(2): (vlog-2275) Existing module 'tb' will be overwritten.
# -- Compiling module tb
# 
# Top level modules:
# 	flash
# 	tb
# 	GF_SCLW2_2
# 	GF_SQ_SCL_4
# 	NLUAES_tb
# 	NLUANF_tb
# 	NLULIN_tb
# End time: 07:54:08 on Mar 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 13
# End time: 07:54:10 on Mar 14,2022, Elapsed time: 0:01:57
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t ns tb 
# Start time: 07:54:11 on Mar 14,2022
# Loading work.tb
# Loading sv_std.std
# Loading work.top
# Loading work.pll
# Loading work.sync
# Loading work.icicle
# Loading work.bus_arbiter
# Loading work.rv32
# Loading work.rv32_hazard_unit
# Loading work.rv32_fetch
# Loading work.rv32_decode
# Loading work.rv32_regs
# Loading work.rv32_control_unit
# Loading work.rv32_imm_mux
# Loading work.rv32_execute
# Loading work.rv32_alu
# Loading work.rv32_branch_pc_mux
# Loading work.nlunit32
# Loading work.linear32
# Loading work.nonlinear32
# Loading work.ANFunit
# Loading work.ANFSbox
# Loading work.AESunit
# Loading work.Sbox_r
# Loading work.bSbox
# Loading work.SELECT_NOT_8
# Loading work.MUX21I
# Loading work.GF_INV_8
# Loading work.GF_INV_4
# Loading work.GF_SQ_2
# Loading work.GF_MULS_2
# Loading work.GF_MULS_4
# Loading work.GF_MULS_SCL_2
# Loading work.rv32_mem
# Loading work.rv32_branch_unit
# Loading work.rv32_csrs
# Loading work.rv32_writeback
# Loading work.ram
# Loading work.uart
# Loading work.timer
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'sel'. The port definition is at: ../nlunit32.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /tb/dut/icicle/rv32/execute/nlunit File: ../rv32_execute.sv Line: 183
# WARNING: No extended dataflow license exists
# ** Note: $stop    : ../tb.v(28)
#    Time: 2500 us  Iteration: 0  Instance: /tb
# Break in Module tb at ../tb.v line 28
do AESRV32I.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:05:07 on Mar 14,2022
# vlog -reportprogress 300 -work work ../top.sv ../tb.v ../CanrightAESSbox.v ../linear32.v ../nluAES_tb.v ../nluANF_tb.v ../nluLIN_tb.v ../nlunit32.v ../nonlinear32.v ../tb.v 
# -- Compiling module bus_arbiter
# -- Compiling module flash
# -- Compiling module ram
# -- Compiling module rv32_alu
# -- Compiling module rv32_csrs
# -- Compiling module rv32_branch_pc_mux
# -- Compiling module rv32_branch_unit
# -- Compiling module rv32_imm_mux
# -- Compiling module rv32_mem
# -- Compiling module rv32_control_unit
# -- Compiling module rv32_regs
# -- Compiling module rv32_decode
# -- Compiling module rv32_execute
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(121): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(125): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(128): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(130): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(132): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# -- Compiling module rv32_fetch
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(90): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(91): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(94): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(95): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(98): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(99): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# -- Compiling module rv32_hazard_unit
# -- Compiling module rv32_writeback
# -- Compiling module rv32
# -- Compiling module timer
# -- Compiling module uart
# -- Compiling module icicle
# -- Compiling module pll
# -- Compiling module sync
# -- Compiling module top
# -- Compiling module tb
# -- Compiling module GF_SQ_2
# -- Compiling module GF_SCLW_2
# -- Compiling module GF_SCLW2_2
# -- Compiling module GF_MULS_2
# -- Compiling module GF_MULS_SCL_2
# -- Compiling module GF_INV_4
# -- Compiling module GF_SQ_SCL_4
# -- Compiling module GF_MULS_4
# -- Compiling module GF_INV_8
# -- Compiling module MUX21I
# -- Compiling module SELECT_NOT_8
# -- Compiling module bSbox
# -- Compiling module Sbox_r
# -- Compiling module linear32
# -- Compiling module NLUAES_tb
# -- Compiling module NLUANF_tb
# -- Compiling module NLULIN_tb
# -- Compiling module nlunit32
# -- Compiling module nonlinear32
# -- Compiling module AESunit
# -- Compiling module ANFunit
# -- Compiling module ANFSbox
# ** Warning: ../tb.v(2): (vlog-2275) Existing module 'tb' will be overwritten.
# -- Compiling module tb
# 
# Top level modules:
# 	flash
# 	tb
# 	GF_SCLW2_2
# 	GF_SQ_SCL_4
# 	NLUAES_tb
# 	NLUANF_tb
# 	NLULIN_tb
# End time: 08:05:08 on Mar 14,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 13
# End time: 08:05:10 on Mar 14,2022, Elapsed time: 0:10:59
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t ns tb 
# Start time: 08:05:10 on Mar 14,2022
# Loading work.tb
# Loading sv_std.std
# Loading work.top
# Loading work.pll
# Loading work.sync
# Loading work.icicle
# Loading work.bus_arbiter
# Loading work.rv32
# Loading work.rv32_hazard_unit
# Loading work.rv32_fetch
# Loading work.rv32_decode
# Loading work.rv32_regs
# Loading work.rv32_control_unit
# Loading work.rv32_imm_mux
# Loading work.rv32_execute
# Loading work.rv32_alu
# Loading work.rv32_branch_pc_mux
# Loading work.nlunit32
# Loading work.linear32
# Loading work.nonlinear32
# Loading work.ANFunit
# Loading work.ANFSbox
# Loading work.AESunit
# Loading work.Sbox_r
# Loading work.bSbox
# Loading work.SELECT_NOT_8
# Loading work.MUX21I
# Loading work.GF_INV_8
# Loading work.GF_INV_4
# Loading work.GF_SQ_2
# Loading work.GF_MULS_2
# Loading work.GF_MULS_4
# Loading work.GF_MULS_SCL_2
# Loading work.rv32_mem
# Loading work.rv32_branch_unit
# Loading work.rv32_csrs
# Loading work.rv32_writeback
# Loading work.ram
# Loading work.uart
# Loading work.timer
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'sel'. The port definition is at: ../nlunit32.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /tb/dut/icicle/rv32/execute/nlunit File: ../rv32_execute.sv Line: 183
# WARNING: No extended dataflow license exists
# ** Note: $stop    : ../tb.v(28)
#    Time: 2500 us  Iteration: 0  Instance: /tb
# Break in Module tb at ../tb.v line 28
do AESRV32I.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:05:59 on Mar 14,2022
# vlog -reportprogress 300 -work work ../top.sv ../tb.v ../CanrightAESSbox.v ../linear32.v ../nluAES_tb.v ../nluANF_tb.v ../nluLIN_tb.v ../nlunit32.v ../nonlinear32.v ../tb.v 
# -- Compiling module bus_arbiter
# -- Compiling module flash
# -- Compiling module ram
# -- Compiling module rv32_alu
# -- Compiling module rv32_csrs
# -- Compiling module rv32_branch_pc_mux
# -- Compiling module rv32_branch_unit
# -- Compiling module rv32_imm_mux
# -- Compiling module rv32_mem
# -- Compiling module rv32_control_unit
# -- Compiling module rv32_regs
# -- Compiling module rv32_decode
# -- Compiling module rv32_execute
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(121): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(125): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(128): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(130): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(132): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# -- Compiling module rv32_fetch
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(90): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(91): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(94): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(95): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(98): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(99): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# -- Compiling module rv32_hazard_unit
# -- Compiling module rv32_writeback
# -- Compiling module rv32
# -- Compiling module timer
# -- Compiling module uart
# -- Compiling module icicle
# -- Compiling module pll
# -- Compiling module sync
# -- Compiling module top
# -- Compiling module tb
# -- Compiling module GF_SQ_2
# -- Compiling module GF_SCLW_2
# -- Compiling module GF_SCLW2_2
# -- Compiling module GF_MULS_2
# -- Compiling module GF_MULS_SCL_2
# -- Compiling module GF_INV_4
# -- Compiling module GF_SQ_SCL_4
# -- Compiling module GF_MULS_4
# -- Compiling module GF_INV_8
# -- Compiling module MUX21I
# -- Compiling module SELECT_NOT_8
# -- Compiling module bSbox
# -- Compiling module Sbox_r
# -- Compiling module linear32
# -- Compiling module NLUAES_tb
# -- Compiling module NLUANF_tb
# -- Compiling module NLULIN_tb
# -- Compiling module nlunit32
# -- Compiling module nonlinear32
# -- Compiling module AESunit
# -- Compiling module ANFunit
# -- Compiling module ANFSbox
# ** Warning: ../tb.v(2): (vlog-2275) Existing module 'tb' will be overwritten.
# -- Compiling module tb
# 
# Top level modules:
# 	flash
# 	tb
# 	GF_SCLW2_2
# 	GF_SQ_SCL_4
# 	NLUAES_tb
# 	NLUANF_tb
# 	NLULIN_tb
# End time: 08:05:59 on Mar 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 13
# End time: 08:06:01 on Mar 14,2022, Elapsed time: 0:00:51
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t ns tb 
# Start time: 08:06:01 on Mar 14,2022
# Loading work.tb
# Loading sv_std.std
# Loading work.top
# Loading work.pll
# Loading work.sync
# Loading work.icicle
# Loading work.bus_arbiter
# Loading work.rv32
# Loading work.rv32_hazard_unit
# Loading work.rv32_fetch
# Loading work.rv32_decode
# Loading work.rv32_regs
# Loading work.rv32_control_unit
# Loading work.rv32_imm_mux
# Loading work.rv32_execute
# Loading work.rv32_alu
# Loading work.rv32_branch_pc_mux
# Loading work.nlunit32
# Loading work.linear32
# Loading work.nonlinear32
# Loading work.ANFunit
# Loading work.ANFSbox
# Loading work.AESunit
# Loading work.Sbox_r
# Loading work.bSbox
# Loading work.SELECT_NOT_8
# Loading work.MUX21I
# Loading work.GF_INV_8
# Loading work.GF_INV_4
# Loading work.GF_SQ_2
# Loading work.GF_MULS_2
# Loading work.GF_MULS_4
# Loading work.GF_MULS_SCL_2
# Loading work.rv32_mem
# Loading work.rv32_branch_unit
# Loading work.rv32_csrs
# Loading work.rv32_writeback
# Loading work.ram
# Loading work.uart
# Loading work.timer
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'sel'. The port definition is at: ../nlunit32.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /tb/dut/icicle/rv32/execute/nlunit File: ../rv32_execute.sv Line: 183
# WARNING: No extended dataflow license exists
# ** Note: $stop    : ../tb.v(28)
#    Time: 2500 us  Iteration: 0  Instance: /tb
# Break in Module tb at ../tb.v line 28
add wave -position 5  sim:/tb/dut/icicle/rv32/decode/regs/regs[27]
add wave -position 1  sim:/tb/dut/icicle/rv32/decode/regs/clk
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Uni/Master/Master Thesis/RISCV icicle/icicleNLU/msim/waveAESRV32I.do}
do AESRV32I.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:15:25 on Mar 14,2022
# vlog -reportprogress 300 -work work ../top.sv ../tb.v ../CanrightAESSbox.v ../linear32.v ../nluAES_tb.v ../nluANF_tb.v ../nluLIN_tb.v ../nlunit32.v ../nonlinear32.v ../tb.v 
# -- Compiling module bus_arbiter
# -- Compiling module flash
# -- Compiling module ram
# -- Compiling module rv32_alu
# -- Compiling module rv32_csrs
# -- Compiling module rv32_branch_pc_mux
# -- Compiling module rv32_branch_unit
# -- Compiling module rv32_imm_mux
# -- Compiling module rv32_mem
# -- Compiling module rv32_control_unit
# -- Compiling module rv32_regs
# -- Compiling module rv32_decode
# -- Compiling module rv32_execute
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(121): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(125): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(128): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(130): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(132): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# -- Compiling module rv32_fetch
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(90): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(91): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(94): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(95): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(98): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(99): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# -- Compiling module rv32_hazard_unit
# -- Compiling module rv32_writeback
# -- Compiling module rv32
# -- Compiling module timer
# -- Compiling module uart
# -- Compiling module icicle
# -- Compiling module pll
# -- Compiling module sync
# -- Compiling module top
# -- Compiling module tb
# -- Compiling module GF_SQ_2
# -- Compiling module GF_SCLW_2
# -- Compiling module GF_SCLW2_2
# -- Compiling module GF_MULS_2
# -- Compiling module GF_MULS_SCL_2
# -- Compiling module GF_INV_4
# -- Compiling module GF_SQ_SCL_4
# -- Compiling module GF_MULS_4
# -- Compiling module GF_INV_8
# -- Compiling module MUX21I
# -- Compiling module SELECT_NOT_8
# -- Compiling module bSbox
# -- Compiling module Sbox_r
# -- Compiling module linear32
# -- Compiling module NLUAES_tb
# -- Compiling module NLUANF_tb
# -- Compiling module NLULIN_tb
# -- Compiling module nlunit32
# -- Compiling module nonlinear32
# -- Compiling module AESunit
# -- Compiling module ANFunit
# -- Compiling module ANFSbox
# ** Warning: ../tb.v(2): (vlog-2275) Existing module 'tb' will be overwritten.
# -- Compiling module tb
# 
# Top level modules:
# 	flash
# 	tb
# 	GF_SCLW2_2
# 	GF_SQ_SCL_4
# 	NLUAES_tb
# 	NLUANF_tb
# 	NLULIN_tb
# End time: 08:15:26 on Mar 14,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 13
# End time: 08:15:28 on Mar 14,2022, Elapsed time: 0:09:27
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t ns tb 
# Start time: 08:15:28 on Mar 14,2022
# Loading work.tb
# Loading sv_std.std
# Loading work.top
# Loading work.pll
# Loading work.sync
# Loading work.icicle
# Loading work.bus_arbiter
# Loading work.rv32
# Loading work.rv32_hazard_unit
# Loading work.rv32_fetch
# Loading work.rv32_decode
# Loading work.rv32_regs
# Loading work.rv32_control_unit
# Loading work.rv32_imm_mux
# Loading work.rv32_execute
# Loading work.rv32_alu
# Loading work.rv32_branch_pc_mux
# Loading work.nlunit32
# Loading work.linear32
# Loading work.nonlinear32
# Loading work.ANFunit
# Loading work.ANFSbox
# Loading work.AESunit
# Loading work.Sbox_r
# Loading work.bSbox
# Loading work.SELECT_NOT_8
# Loading work.MUX21I
# Loading work.GF_INV_8
# Loading work.GF_INV_4
# Loading work.GF_SQ_2
# Loading work.GF_MULS_2
# Loading work.GF_MULS_4
# Loading work.GF_MULS_SCL_2
# Loading work.rv32_mem
# Loading work.rv32_branch_unit
# Loading work.rv32_csrs
# Loading work.rv32_writeback
# Loading work.ram
# Loading work.uart
# Loading work.timer
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'sel'. The port definition is at: ../nlunit32.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /tb/dut/icicle/rv32/execute/nlunit File: ../rv32_execute.sv Line: 183
# WARNING: No extended dataflow license exists
# ** Note: $stop    : ../tb.v(28)
#    Time: 2500 us  Iteration: 0  Instance: /tb
# Break in Module tb at ../tb.v line 28
do AESNLUV.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:22:12 on Mar 14,2022
# vlog -reportprogress 300 -work work ../top.sv ../tb.v ../CanrightAESSbox.v ../linear32.v ../nluAES_tb.v ../nluANF_tb.v ../nluLIN_tb.v ../nlunit32.v ../nonlinear32.v ../tb.v 
# -- Compiling module bus_arbiter
# -- Compiling module flash
# -- Compiling module ram
# -- Compiling module rv32_alu
# -- Compiling module rv32_csrs
# -- Compiling module rv32_branch_pc_mux
# -- Compiling module rv32_branch_unit
# -- Compiling module rv32_imm_mux
# -- Compiling module rv32_mem
# -- Compiling module rv32_control_unit
# -- Compiling module rv32_regs
# -- Compiling module rv32_decode
# -- Compiling module rv32_execute
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(121): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(125): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(128): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(130): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(132): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# -- Compiling module rv32_fetch
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(90): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(91): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(94): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(95): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(98): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(99): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# -- Compiling module rv32_hazard_unit
# -- Compiling module rv32_writeback
# -- Compiling module rv32
# -- Compiling module timer
# -- Compiling module uart
# -- Compiling module icicle
# -- Compiling module pll
# -- Compiling module sync
# -- Compiling module top
# -- Compiling module tb
# -- Compiling module GF_SQ_2
# -- Compiling module GF_SCLW_2
# -- Compiling module GF_SCLW2_2
# -- Compiling module GF_MULS_2
# -- Compiling module GF_MULS_SCL_2
# -- Compiling module GF_INV_4
# -- Compiling module GF_SQ_SCL_4
# -- Compiling module GF_MULS_4
# -- Compiling module GF_INV_8
# -- Compiling module MUX21I
# -- Compiling module SELECT_NOT_8
# -- Compiling module bSbox
# -- Compiling module Sbox_r
# -- Compiling module linear32
# -- Compiling module NLUAES_tb
# -- Compiling module NLUANF_tb
# -- Compiling module NLULIN_tb
# -- Compiling module nlunit32
# -- Compiling module nonlinear32
# -- Compiling module AESunit
# -- Compiling module ANFunit
# -- Compiling module ANFSbox
# ** Warning: ../tb.v(2): (vlog-2275) Existing module 'tb' will be overwritten.
# -- Compiling module tb
# 
# Top level modules:
# 	flash
# 	tb
# 	GF_SCLW2_2
# 	GF_SQ_SCL_4
# 	NLUAES_tb
# 	NLUANF_tb
# 	NLULIN_tb
# End time: 08:22:12 on Mar 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 13
# End time: 08:22:14 on Mar 14,2022, Elapsed time: 0:06:46
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t ns tb 
# Start time: 08:22:14 on Mar 14,2022
# Loading work.tb
# Loading sv_std.std
# Loading work.top
# Loading work.pll
# Loading work.sync
# Loading work.icicle
# Loading work.bus_arbiter
# Loading work.rv32
# Loading work.rv32_hazard_unit
# Loading work.rv32_fetch
# Loading work.rv32_decode
# Loading work.rv32_regs
# Loading work.rv32_control_unit
# Loading work.rv32_imm_mux
# Loading work.rv32_execute
# Loading work.rv32_alu
# Loading work.rv32_branch_pc_mux
# Loading work.nlunit32
# Loading work.linear32
# Loading work.nonlinear32
# Loading work.ANFunit
# Loading work.ANFSbox
# Loading work.AESunit
# Loading work.Sbox_r
# Loading work.bSbox
# Loading work.SELECT_NOT_8
# Loading work.MUX21I
# Loading work.GF_INV_8
# Loading work.GF_INV_4
# Loading work.GF_SQ_2
# Loading work.GF_MULS_2
# Loading work.GF_MULS_4
# Loading work.GF_MULS_SCL_2
# Loading work.rv32_mem
# Loading work.rv32_branch_unit
# Loading work.rv32_csrs
# Loading work.rv32_writeback
# Loading work.ram
# Loading work.uart
# Loading work.timer
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'sel'. The port definition is at: ../nlunit32.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /tb/dut/icicle/rv32/execute/nlunit File: ../rv32_execute.sv Line: 183
# WARNING: No extended dataflow license exists
# ** Note: $stop    : ../tb.v(28)
#    Time: 2500 us  Iteration: 0  Instance: /tb
# Break in Module tb at ../tb.v line 28
add wave -position 0  sim:/tb/clk
add wave -position 2  sim:/tb/dut/icicle/rv32/decode/regs/regs[27]
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Uni/Master/Master Thesis/RISCV icicle/icicleNLU/msim/waveAESNLUV.do}
do AESNLUV.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:25:19 on Mar 14,2022
# vlog -reportprogress 300 -work work ../top.sv ../tb.v ../CanrightAESSbox.v ../linear32.v ../nluAES_tb.v ../nluANF_tb.v ../nluLIN_tb.v ../nlunit32.v ../nonlinear32.v ../tb.v 
# -- Compiling module bus_arbiter
# -- Compiling module flash
# -- Compiling module ram
# -- Compiling module rv32_alu
# -- Compiling module rv32_csrs
# -- Compiling module rv32_branch_pc_mux
# -- Compiling module rv32_branch_unit
# -- Compiling module rv32_imm_mux
# -- Compiling module rv32_mem
# -- Compiling module rv32_control_unit
# -- Compiling module rv32_regs
# -- Compiling module rv32_decode
# -- Compiling module rv32_execute
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(121): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(125): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(128): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(130): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(132): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# -- Compiling module rv32_fetch
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(90): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(91): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(94): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(95): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(98): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(99): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# -- Compiling module rv32_hazard_unit
# -- Compiling module rv32_writeback
# -- Compiling module rv32
# -- Compiling module timer
# -- Compiling module uart
# -- Compiling module icicle
# -- Compiling module pll
# -- Compiling module sync
# -- Compiling module top
# -- Compiling module tb
# -- Compiling module GF_SQ_2
# -- Compiling module GF_SCLW_2
# -- Compiling module GF_SCLW2_2
# -- Compiling module GF_MULS_2
# -- Compiling module GF_MULS_SCL_2
# -- Compiling module GF_INV_4
# -- Compiling module GF_SQ_SCL_4
# -- Compiling module GF_MULS_4
# -- Compiling module GF_INV_8
# -- Compiling module MUX21I
# -- Compiling module SELECT_NOT_8
# -- Compiling module bSbox
# -- Compiling module Sbox_r
# -- Compiling module linear32
# -- Compiling module NLUAES_tb
# -- Compiling module NLUANF_tb
# -- Compiling module NLULIN_tb
# -- Compiling module nlunit32
# -- Compiling module nonlinear32
# -- Compiling module AESunit
# -- Compiling module ANFunit
# -- Compiling module ANFSbox
# ** Warning: ../tb.v(2): (vlog-2275) Existing module 'tb' will be overwritten.
# -- Compiling module tb
# 
# Top level modules:
# 	flash
# 	tb
# 	GF_SCLW2_2
# 	GF_SQ_SCL_4
# 	NLUAES_tb
# 	NLUANF_tb
# 	NLULIN_tb
# End time: 08:25:19 on Mar 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 13
# End time: 08:25:21 on Mar 14,2022, Elapsed time: 0:03:07
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t ns tb 
# Start time: 08:25:21 on Mar 14,2022
# Loading work.tb
# Loading sv_std.std
# Loading work.top
# Loading work.pll
# Loading work.sync
# Loading work.icicle
# Loading work.bus_arbiter
# Loading work.rv32
# Loading work.rv32_hazard_unit
# Loading work.rv32_fetch
# Loading work.rv32_decode
# Loading work.rv32_regs
# Loading work.rv32_control_unit
# Loading work.rv32_imm_mux
# Loading work.rv32_execute
# Loading work.rv32_alu
# Loading work.rv32_branch_pc_mux
# Loading work.nlunit32
# Loading work.linear32
# Loading work.nonlinear32
# Loading work.ANFunit
# Loading work.ANFSbox
# Loading work.AESunit
# Loading work.Sbox_r
# Loading work.bSbox
# Loading work.SELECT_NOT_8
# Loading work.MUX21I
# Loading work.GF_INV_8
# Loading work.GF_INV_4
# Loading work.GF_SQ_2
# Loading work.GF_MULS_2
# Loading work.GF_MULS_4
# Loading work.GF_MULS_SCL_2
# Loading work.rv32_mem
# Loading work.rv32_branch_unit
# Loading work.rv32_csrs
# Loading work.rv32_writeback
# Loading work.ram
# Loading work.uart
# Loading work.timer
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'sel'. The port definition is at: ../nlunit32.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /tb/dut/icicle/rv32/execute/nlunit File: ../rv32_execute.sv Line: 183
# WARNING: No extended dataflow license exists
# ** Note: $stop    : ../tb.v(28)
#    Time: 2500 us  Iteration: 0  Instance: /tb
# Break in Module tb at ../tb.v line 28
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Uni/Master/Master Thesis/RISCV icicle/icicleNLU/msim/waveAESNLUV.do}
add wave -position 2  sim:/tb/dut/icicle/rv32/fetch/instr_out
add wave -position 2  sim:/tb/dut/icicle/rv32/fetch/pc
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Uni/Master/Master Thesis/RISCV icicle/icicleNLU/msim/waveHAZARDUNIT.do}
do AESNLUV.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:33:38 on Mar 14,2022
# vlog -reportprogress 300 -work work ../top.sv ../tb.v ../CanrightAESSbox.v ../linear32.v ../nluAES_tb.v ../nluANF_tb.v ../nluLIN_tb.v ../nlunit32.v ../nonlinear32.v ../tb.v 
# -- Compiling module bus_arbiter
# -- Compiling module flash
# -- Compiling module ram
# -- Compiling module rv32_alu
# -- Compiling module rv32_csrs
# -- Compiling module rv32_branch_pc_mux
# -- Compiling module rv32_branch_unit
# -- Compiling module rv32_imm_mux
# -- Compiling module rv32_mem
# -- Compiling module rv32_control_unit
# -- Compiling module rv32_regs
# -- Compiling module rv32_decode
# -- Compiling module rv32_execute
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(121): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(125): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(128): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(130): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(132): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# -- Compiling module rv32_fetch
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(90): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(91): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(94): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(95): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(98): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(99): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# -- Compiling module rv32_hazard_unit
# -- Compiling module rv32_writeback
# -- Compiling module rv32
# -- Compiling module timer
# -- Compiling module uart
# -- Compiling module icicle
# -- Compiling module pll
# -- Compiling module sync
# -- Compiling module top
# -- Compiling module tb
# -- Compiling module GF_SQ_2
# -- Compiling module GF_SCLW_2
# -- Compiling module GF_SCLW2_2
# -- Compiling module GF_MULS_2
# -- Compiling module GF_MULS_SCL_2
# -- Compiling module GF_INV_4
# -- Compiling module GF_SQ_SCL_4
# -- Compiling module GF_MULS_4
# -- Compiling module GF_INV_8
# -- Compiling module MUX21I
# -- Compiling module SELECT_NOT_8
# -- Compiling module bSbox
# -- Compiling module Sbox_r
# -- Compiling module linear32
# -- Compiling module NLUAES_tb
# -- Compiling module NLUANF_tb
# -- Compiling module NLULIN_tb
# -- Compiling module nlunit32
# -- Compiling module nonlinear32
# -- Compiling module AESunit
# -- Compiling module ANFunit
# -- Compiling module ANFSbox
# ** Warning: ../tb.v(2): (vlog-2275) Existing module 'tb' will be overwritten.
# -- Compiling module tb
# 
# Top level modules:
# 	flash
# 	tb
# 	GF_SCLW2_2
# 	GF_SQ_SCL_4
# 	NLUAES_tb
# 	NLUANF_tb
# 	NLULIN_tb
# End time: 08:33:39 on Mar 14,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 13
# End time: 08:33:41 on Mar 14,2022, Elapsed time: 0:08:20
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t ns tb 
# Start time: 08:33:41 on Mar 14,2022
# Loading work.tb
# Loading sv_std.std
# Loading work.top
# Loading work.pll
# Loading work.sync
# Loading work.icicle
# Loading work.bus_arbiter
# Loading work.rv32
# Loading work.rv32_hazard_unit
# Loading work.rv32_fetch
# Loading work.rv32_decode
# Loading work.rv32_regs
# Loading work.rv32_control_unit
# Loading work.rv32_imm_mux
# Loading work.rv32_execute
# Loading work.rv32_alu
# Loading work.rv32_branch_pc_mux
# Loading work.nlunit32
# Loading work.linear32
# Loading work.nonlinear32
# Loading work.ANFunit
# Loading work.ANFSbox
# Loading work.AESunit
# Loading work.Sbox_r
# Loading work.bSbox
# Loading work.SELECT_NOT_8
# Loading work.MUX21I
# Loading work.GF_INV_8
# Loading work.GF_INV_4
# Loading work.GF_SQ_2
# Loading work.GF_MULS_2
# Loading work.GF_MULS_4
# Loading work.GF_MULS_SCL_2
# Loading work.rv32_mem
# Loading work.rv32_branch_unit
# Loading work.rv32_csrs
# Loading work.rv32_writeback
# Loading work.ram
# Loading work.uart
# Loading work.timer
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'sel'. The port definition is at: ../nlunit32.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /tb/dut/icicle/rv32/execute/nlunit File: ../rv32_execute.sv Line: 183
# WARNING: No extended dataflow license exists
# ** Note: $stop    : ../tb.v(28)
#    Time: 2500 us  Iteration: 0  Instance: /tb
# Break in Module tb at ../tb.v line 28
do hazardunit.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:34:40 on Mar 14,2022
# vlog -reportprogress 300 -work work ../top.sv ../tb.v ../CanrightAESSbox.v ../linear32.v ../nluAES_tb.v ../nluANF_tb.v ../nluLIN_tb.v ../nlunit32.v ../nonlinear32.v ../tb.v 
# -- Compiling module bus_arbiter
# -- Compiling module flash
# -- Compiling module ram
# -- Compiling module rv32_alu
# -- Compiling module rv32_csrs
# -- Compiling module rv32_branch_pc_mux
# -- Compiling module rv32_branch_unit
# -- Compiling module rv32_imm_mux
# -- Compiling module rv32_mem
# -- Compiling module rv32_control_unit
# -- Compiling module rv32_regs
# -- Compiling module rv32_decode
# -- Compiling module rv32_execute
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(121): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(125): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(128): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(130): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(132): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# -- Compiling module rv32_fetch
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(90): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(91): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(94): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(95): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(98): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(99): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# -- Compiling module rv32_hazard_unit
# -- Compiling module rv32_writeback
# -- Compiling module rv32
# -- Compiling module timer
# -- Compiling module uart
# -- Compiling module icicle
# -- Compiling module pll
# -- Compiling module sync
# -- Compiling module top
# -- Compiling module tb
# -- Compiling module GF_SQ_2
# -- Compiling module GF_SCLW_2
# -- Compiling module GF_SCLW2_2
# -- Compiling module GF_MULS_2
# -- Compiling module GF_MULS_SCL_2
# -- Compiling module GF_INV_4
# -- Compiling module GF_SQ_SCL_4
# -- Compiling module GF_MULS_4
# -- Compiling module GF_INV_8
# -- Compiling module MUX21I
# -- Compiling module SELECT_NOT_8
# -- Compiling module bSbox
# -- Compiling module Sbox_r
# -- Compiling module linear32
# -- Compiling module NLUAES_tb
# -- Compiling module NLUANF_tb
# -- Compiling module NLULIN_tb
# -- Compiling module nlunit32
# -- Compiling module nonlinear32
# -- Compiling module AESunit
# -- Compiling module ANFunit
# -- Compiling module ANFSbox
# ** Warning: ../tb.v(2): (vlog-2275) Existing module 'tb' will be overwritten.
# -- Compiling module tb
# 
# Top level modules:
# 	flash
# 	tb
# 	GF_SCLW2_2
# 	GF_SQ_SCL_4
# 	NLUAES_tb
# 	NLUANF_tb
# 	NLULIN_tb
# End time: 08:34:41 on Mar 14,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 13
# End time: 08:34:43 on Mar 14,2022, Elapsed time: 0:01:02
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t ns tb 
# Start time: 08:34:43 on Mar 14,2022
# Loading work.tb
# Loading sv_std.std
# Loading work.top
# Loading work.pll
# Loading work.sync
# Loading work.icicle
# Loading work.bus_arbiter
# Loading work.rv32
# Loading work.rv32_hazard_unit
# Loading work.rv32_fetch
# Loading work.rv32_decode
# Loading work.rv32_regs
# Loading work.rv32_control_unit
# Loading work.rv32_imm_mux
# Loading work.rv32_execute
# Loading work.rv32_alu
# Loading work.rv32_branch_pc_mux
# Loading work.nlunit32
# Loading work.linear32
# Loading work.nonlinear32
# Loading work.ANFunit
# Loading work.ANFSbox
# Loading work.AESunit
# Loading work.Sbox_r
# Loading work.bSbox
# Loading work.SELECT_NOT_8
# Loading work.MUX21I
# Loading work.GF_INV_8
# Loading work.GF_INV_4
# Loading work.GF_SQ_2
# Loading work.GF_MULS_2
# Loading work.GF_MULS_4
# Loading work.GF_MULS_SCL_2
# Loading work.rv32_mem
# Loading work.rv32_branch_unit
# Loading work.rv32_csrs
# Loading work.rv32_writeback
# Loading work.ram
# Loading work.uart
# Loading work.timer
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'sel'. The port definition is at: ../nlunit32.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /tb/dut/icicle/rv32/execute/nlunit File: ../rv32_execute.sv Line: 183
# WARNING: No extended dataflow license exists
# ** Note: $stop    : ../tb.v(28)
#    Time: 2500 us  Iteration: 0  Instance: /tb
# Break in Module tb at ../tb.v line 28
do AESNLUV.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:47:46 on Mar 14,2022
# vlog -reportprogress 300 -work work ../top.sv ../tb.v ../CanrightAESSbox.v ../linear32.v ../nluAES_tb.v ../nluANF_tb.v ../nluLIN_tb.v ../nlunit32.v ../nonlinear32.v ../tb.v 
# -- Compiling module bus_arbiter
# -- Compiling module flash
# -- Compiling module ram
# -- Compiling module rv32_alu
# -- Compiling module rv32_csrs
# -- Compiling module rv32_branch_pc_mux
# -- Compiling module rv32_branch_unit
# -- Compiling module rv32_imm_mux
# -- Compiling module rv32_mem
# -- Compiling module rv32_control_unit
# -- Compiling module rv32_regs
# -- Compiling module rv32_decode
# -- Compiling module rv32_execute
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(121): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(125): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(128): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(130): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(132): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# -- Compiling module rv32_fetch
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(90): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(91): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(94): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(95): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(98): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(99): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# -- Compiling module rv32_hazard_unit
# -- Compiling module rv32_writeback
# -- Compiling module rv32
# -- Compiling module timer
# -- Compiling module uart
# -- Compiling module icicle
# -- Compiling module pll
# -- Compiling module sync
# -- Compiling module top
# -- Compiling module tb
# -- Compiling module GF_SQ_2
# -- Compiling module GF_SCLW_2
# -- Compiling module GF_SCLW2_2
# -- Compiling module GF_MULS_2
# -- Compiling module GF_MULS_SCL_2
# -- Compiling module GF_INV_4
# -- Compiling module GF_SQ_SCL_4
# -- Compiling module GF_MULS_4
# -- Compiling module GF_INV_8
# -- Compiling module MUX21I
# -- Compiling module SELECT_NOT_8
# -- Compiling module bSbox
# -- Compiling module Sbox_r
# -- Compiling module linear32
# -- Compiling module NLUAES_tb
# -- Compiling module NLUANF_tb
# -- Compiling module NLULIN_tb
# -- Compiling module nlunit32
# -- Compiling module nonlinear32
# -- Compiling module AESunit
# -- Compiling module ANFunit
# -- Compiling module ANFSbox
# ** Warning: ../tb.v(2): (vlog-2275) Existing module 'tb' will be overwritten.
# -- Compiling module tb
# 
# Top level modules:
# 	flash
# 	tb
# 	GF_SCLW2_2
# 	GF_SQ_SCL_4
# 	NLUAES_tb
# 	NLUANF_tb
# 	NLULIN_tb
# End time: 08:47:46 on Mar 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 13
# End time: 08:48:23 on Mar 14,2022, Elapsed time: 0:13:40
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t ns tb 
# Start time: 08:48:23 on Mar 14,2022
# Loading work.tb
# Loading sv_std.std
# Loading work.top
# Loading work.pll
# Loading work.sync
# Loading work.icicle
# Loading work.bus_arbiter
# Loading work.rv32
# Loading work.rv32_hazard_unit
# Loading work.rv32_fetch
# Loading work.rv32_decode
# Loading work.rv32_regs
# Loading work.rv32_control_unit
# Loading work.rv32_imm_mux
# Loading work.rv32_execute
# Loading work.rv32_alu
# Loading work.rv32_branch_pc_mux
# Loading work.nlunit32
# Loading work.linear32
# Loading work.nonlinear32
# Loading work.ANFunit
# Loading work.ANFSbox
# Loading work.AESunit
# Loading work.Sbox_r
# Loading work.bSbox
# Loading work.SELECT_NOT_8
# Loading work.MUX21I
# Loading work.GF_INV_8
# Loading work.GF_INV_4
# Loading work.GF_SQ_2
# Loading work.GF_MULS_2
# Loading work.GF_MULS_4
# Loading work.GF_MULS_SCL_2
# Loading work.rv32_mem
# Loading work.rv32_branch_unit
# Loading work.rv32_csrs
# Loading work.rv32_writeback
# Loading work.ram
# Loading work.uart
# Loading work.timer
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'sel'. The port definition is at: ../nlunit32.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /tb/dut/icicle/rv32/execute/nlunit File: ../rv32_execute.sv Line: 183
# WARNING: No extended dataflow license exists
# ** Note: $stop    : ../tb.v(28)
#    Time: 2500 us  Iteration: 0  Instance: /tb
# Break in Module tb at ../tb.v line 28
do AESRV32I.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:50:39 on Mar 14,2022
# vlog -reportprogress 300 -work work ../top.sv ../tb.v ../CanrightAESSbox.v ../linear32.v ../nluAES_tb.v ../nluANF_tb.v ../nluLIN_tb.v ../nlunit32.v ../nonlinear32.v ../tb.v 
# -- Compiling module bus_arbiter
# -- Compiling module flash
# -- Compiling module ram
# -- Compiling module rv32_alu
# -- Compiling module rv32_csrs
# -- Compiling module rv32_branch_pc_mux
# -- Compiling module rv32_branch_unit
# -- Compiling module rv32_imm_mux
# -- Compiling module rv32_mem
# -- Compiling module rv32_control_unit
# -- Compiling module rv32_regs
# -- Compiling module rv32_decode
# -- Compiling module rv32_execute
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(121): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(125): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(128): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(130): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(132): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# -- Compiling module rv32_fetch
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(90): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(91): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(94): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(95): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(98): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(99): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# -- Compiling module rv32_hazard_unit
# -- Compiling module rv32_writeback
# -- Compiling module rv32
# -- Compiling module timer
# -- Compiling module uart
# -- Compiling module icicle
# -- Compiling module pll
# -- Compiling module sync
# -- Compiling module top
# -- Compiling module tb
# -- Compiling module GF_SQ_2
# -- Compiling module GF_SCLW_2
# -- Compiling module GF_SCLW2_2
# -- Compiling module GF_MULS_2
# -- Compiling module GF_MULS_SCL_2
# -- Compiling module GF_INV_4
# -- Compiling module GF_SQ_SCL_4
# -- Compiling module GF_MULS_4
# -- Compiling module GF_INV_8
# -- Compiling module MUX21I
# -- Compiling module SELECT_NOT_8
# -- Compiling module bSbox
# -- Compiling module Sbox_r
# -- Compiling module linear32
# -- Compiling module NLUAES_tb
# -- Compiling module NLUANF_tb
# -- Compiling module NLULIN_tb
# -- Compiling module nlunit32
# -- Compiling module nonlinear32
# -- Compiling module AESunit
# -- Compiling module ANFunit
# -- Compiling module ANFSbox
# ** Warning: ../tb.v(2): (vlog-2275) Existing module 'tb' will be overwritten.
# -- Compiling module tb
# 
# Top level modules:
# 	flash
# 	tb
# 	GF_SCLW2_2
# 	GF_SQ_SCL_4
# 	NLUAES_tb
# 	NLUANF_tb
# 	NLULIN_tb
# End time: 08:50:39 on Mar 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 13
# End time: 08:50:41 on Mar 14,2022, Elapsed time: 0:02:18
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t ns tb 
# Start time: 08:50:41 on Mar 14,2022
# Loading work.tb
# Loading sv_std.std
# Loading work.top
# Loading work.pll
# Loading work.sync
# Loading work.icicle
# Loading work.bus_arbiter
# Loading work.rv32
# Loading work.rv32_hazard_unit
# Loading work.rv32_fetch
# Loading work.rv32_decode
# Loading work.rv32_regs
# Loading work.rv32_control_unit
# Loading work.rv32_imm_mux
# Loading work.rv32_execute
# Loading work.rv32_alu
# Loading work.rv32_branch_pc_mux
# Loading work.nlunit32
# Loading work.linear32
# Loading work.nonlinear32
# Loading work.ANFunit
# Loading work.ANFSbox
# Loading work.AESunit
# Loading work.Sbox_r
# Loading work.bSbox
# Loading work.SELECT_NOT_8
# Loading work.MUX21I
# Loading work.GF_INV_8
# Loading work.GF_INV_4
# Loading work.GF_SQ_2
# Loading work.GF_MULS_2
# Loading work.GF_MULS_4
# Loading work.GF_MULS_SCL_2
# Loading work.rv32_mem
# Loading work.rv32_branch_unit
# Loading work.rv32_csrs
# Loading work.rv32_writeback
# Loading work.ram
# Loading work.uart
# Loading work.timer
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'sel'. The port definition is at: ../nlunit32.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /tb/dut/icicle/rv32/execute/nlunit File: ../rv32_execute.sv Line: 183
# WARNING: No extended dataflow license exists
# ** Note: $stop    : ../tb.v(28)
#    Time: 2500 us  Iteration: 0  Instance: /tb
# Break in Module tb at ../tb.v line 28
do AESRV32I.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:51:20 on Mar 14,2022
# vlog -reportprogress 300 -work work ../top.sv ../tb.v ../CanrightAESSbox.v ../linear32.v ../nluAES_tb.v ../nluANF_tb.v ../nluLIN_tb.v ../nlunit32.v ../nonlinear32.v ../tb.v 
# -- Compiling module bus_arbiter
# -- Compiling module flash
# -- Compiling module ram
# -- Compiling module rv32_alu
# -- Compiling module rv32_csrs
# -- Compiling module rv32_branch_pc_mux
# -- Compiling module rv32_branch_unit
# -- Compiling module rv32_imm_mux
# -- Compiling module rv32_mem
# -- Compiling module rv32_control_unit
# -- Compiling module rv32_regs
# -- Compiling module rv32_decode
# -- Compiling module rv32_execute
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(121): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(125): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(128): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(130): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(132): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# -- Compiling module rv32_fetch
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(90): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(91): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(94): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(95): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(98): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(99): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# -- Compiling module rv32_hazard_unit
# -- Compiling module rv32_writeback
# -- Compiling module rv32
# -- Compiling module timer
# -- Compiling module uart
# -- Compiling module icicle
# -- Compiling module pll
# -- Compiling module sync
# -- Compiling module top
# -- Compiling module tb
# -- Compiling module GF_SQ_2
# -- Compiling module GF_SCLW_2
# -- Compiling module GF_SCLW2_2
# -- Compiling module GF_MULS_2
# -- Compiling module GF_MULS_SCL_2
# -- Compiling module GF_INV_4
# -- Compiling module GF_SQ_SCL_4
# -- Compiling module GF_MULS_4
# -- Compiling module GF_INV_8
# -- Compiling module MUX21I
# -- Compiling module SELECT_NOT_8
# -- Compiling module bSbox
# -- Compiling module Sbox_r
# -- Compiling module linear32
# -- Compiling module NLUAES_tb
# -- Compiling module NLUANF_tb
# -- Compiling module NLULIN_tb
# -- Compiling module nlunit32
# -- Compiling module nonlinear32
# -- Compiling module AESunit
# -- Compiling module ANFunit
# -- Compiling module ANFSbox
# ** Warning: ../tb.v(2): (vlog-2275) Existing module 'tb' will be overwritten.
# -- Compiling module tb
# 
# Top level modules:
# 	flash
# 	tb
# 	GF_SCLW2_2
# 	GF_SQ_SCL_4
# 	NLUAES_tb
# 	NLUANF_tb
# 	NLULIN_tb
# End time: 08:51:20 on Mar 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 13
# End time: 08:51:22 on Mar 14,2022, Elapsed time: 0:00:41
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t ns tb 
# Start time: 08:51:22 on Mar 14,2022
# Loading work.tb
# Loading sv_std.std
# Loading work.top
# Loading work.pll
# Loading work.sync
# Loading work.icicle
# Loading work.bus_arbiter
# Loading work.rv32
# Loading work.rv32_hazard_unit
# Loading work.rv32_fetch
# Loading work.rv32_decode
# Loading work.rv32_regs
# Loading work.rv32_control_unit
# Loading work.rv32_imm_mux
# Loading work.rv32_execute
# Loading work.rv32_alu
# Loading work.rv32_branch_pc_mux
# Loading work.nlunit32
# Loading work.linear32
# Loading work.nonlinear32
# Loading work.ANFunit
# Loading work.ANFSbox
# Loading work.AESunit
# Loading work.Sbox_r
# Loading work.bSbox
# Loading work.SELECT_NOT_8
# Loading work.MUX21I
# Loading work.GF_INV_8
# Loading work.GF_INV_4
# Loading work.GF_SQ_2
# Loading work.GF_MULS_2
# Loading work.GF_MULS_4
# Loading work.GF_MULS_SCL_2
# Loading work.rv32_mem
# Loading work.rv32_branch_unit
# Loading work.rv32_csrs
# Loading work.rv32_writeback
# Loading work.ram
# Loading work.uart
# Loading work.timer
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'sel'. The port definition is at: ../nlunit32.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /tb/dut/icicle/rv32/execute/nlunit File: ../rv32_execute.sv Line: 183
# WARNING: No extended dataflow license exists
# ** Note: $stop    : ../tb.v(28)
#    Time: 2500 us  Iteration: 0  Instance: /tb
# Break in Module tb at ../tb.v line 28
do PRESENTRV32I.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:56:14 on Mar 14,2022
# vlog -reportprogress 300 -work work ../top.sv ../tb.v ../CanrightAESSbox.v ../linear32.v ../nluAES_tb.v ../nluANF_tb.v ../nluLIN_tb.v ../nlunit32.v ../nonlinear32.v ../tb.v 
# -- Compiling module bus_arbiter
# -- Compiling module flash
# -- Compiling module ram
# -- Compiling module rv32_alu
# -- Compiling module rv32_csrs
# -- Compiling module rv32_branch_pc_mux
# -- Compiling module rv32_branch_unit
# -- Compiling module rv32_imm_mux
# -- Compiling module rv32_mem
# -- Compiling module rv32_control_unit
# -- Compiling module rv32_regs
# -- Compiling module rv32_decode
# -- Compiling module rv32_execute
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(121): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(125): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(128): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(130): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(132): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# -- Compiling module rv32_fetch
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(90): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(91): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(94): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(95): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(98): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(99): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# -- Compiling module rv32_hazard_unit
# -- Compiling module rv32_writeback
# -- Compiling module rv32
# -- Compiling module timer
# -- Compiling module uart
# -- Compiling module icicle
# -- Compiling module pll
# -- Compiling module sync
# -- Compiling module top
# -- Compiling module tb
# -- Compiling module GF_SQ_2
# -- Compiling module GF_SCLW_2
# -- Compiling module GF_SCLW2_2
# -- Compiling module GF_MULS_2
# -- Compiling module GF_MULS_SCL_2
# -- Compiling module GF_INV_4
# -- Compiling module GF_SQ_SCL_4
# -- Compiling module GF_MULS_4
# -- Compiling module GF_INV_8
# -- Compiling module MUX21I
# -- Compiling module SELECT_NOT_8
# -- Compiling module bSbox
# -- Compiling module Sbox_r
# -- Compiling module linear32
# -- Compiling module NLUAES_tb
# -- Compiling module NLUANF_tb
# -- Compiling module NLULIN_tb
# -- Compiling module nlunit32
# -- Compiling module nonlinear32
# -- Compiling module AESunit
# -- Compiling module ANFunit
# -- Compiling module ANFSbox
# ** Warning: ../tb.v(2): (vlog-2275) Existing module 'tb' will be overwritten.
# -- Compiling module tb
# 
# Top level modules:
# 	flash
# 	tb
# 	GF_SCLW2_2
# 	GF_SQ_SCL_4
# 	NLUAES_tb
# 	NLUANF_tb
# 	NLULIN_tb
# End time: 08:56:14 on Mar 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 13
# End time: 08:56:16 on Mar 14,2022, Elapsed time: 0:04:54
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t ns tb 
# Start time: 08:56:16 on Mar 14,2022
# Loading work.tb
# Loading sv_std.std
# Loading work.top
# Loading work.pll
# Loading work.sync
# Loading work.icicle
# Loading work.bus_arbiter
# Loading work.rv32
# Loading work.rv32_hazard_unit
# Loading work.rv32_fetch
# Loading work.rv32_decode
# Loading work.rv32_regs
# Loading work.rv32_control_unit
# Loading work.rv32_imm_mux
# Loading work.rv32_execute
# Loading work.rv32_alu
# Loading work.rv32_branch_pc_mux
# Loading work.nlunit32
# Loading work.linear32
# Loading work.nonlinear32
# Loading work.ANFunit
# Loading work.ANFSbox
# Loading work.AESunit
# Loading work.Sbox_r
# Loading work.bSbox
# Loading work.SELECT_NOT_8
# Loading work.MUX21I
# Loading work.GF_INV_8
# Loading work.GF_INV_4
# Loading work.GF_SQ_2
# Loading work.GF_MULS_2
# Loading work.GF_MULS_4
# Loading work.GF_MULS_SCL_2
# Loading work.rv32_mem
# Loading work.rv32_branch_unit
# Loading work.rv32_csrs
# Loading work.rv32_writeback
# Loading work.ram
# Loading work.uart
# Loading work.timer
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'sel'. The port definition is at: ../nlunit32.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /tb/dut/icicle/rv32/execute/nlunit File: ../rv32_execute.sv Line: 183
# WARNING: No extended dataflow license exists
# ** Note: $stop    : ../tb.v(28)
#    Time: 2500 us  Iteration: 0  Instance: /tb
# Break in Module tb at ../tb.v line 28
do PRESENTNLUV.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:58:43 on Mar 14,2022
# vlog -reportprogress 300 -work work ../top.sv ../tb.v ../CanrightAESSbox.v ../linear32.v ../nluAES_tb.v ../nluANF_tb.v ../nluLIN_tb.v ../nlunit32.v ../nonlinear32.v ../tb.v 
# -- Compiling module bus_arbiter
# -- Compiling module flash
# -- Compiling module ram
# -- Compiling module rv32_alu
# -- Compiling module rv32_csrs
# -- Compiling module rv32_branch_pc_mux
# -- Compiling module rv32_branch_unit
# -- Compiling module rv32_imm_mux
# -- Compiling module rv32_mem
# -- Compiling module rv32_control_unit
# -- Compiling module rv32_regs
# -- Compiling module rv32_decode
# -- Compiling module rv32_execute
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(121): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(125): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(128): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(130): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(132): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# -- Compiling module rv32_fetch
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(90): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(91): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(94): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(95): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(98): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(99): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# -- Compiling module rv32_hazard_unit
# -- Compiling module rv32_writeback
# -- Compiling module rv32
# -- Compiling module timer
# -- Compiling module uart
# -- Compiling module icicle
# -- Compiling module pll
# -- Compiling module sync
# -- Compiling module top
# -- Compiling module tb
# -- Compiling module GF_SQ_2
# -- Compiling module GF_SCLW_2
# -- Compiling module GF_SCLW2_2
# -- Compiling module GF_MULS_2
# -- Compiling module GF_MULS_SCL_2
# -- Compiling module GF_INV_4
# -- Compiling module GF_SQ_SCL_4
# -- Compiling module GF_MULS_4
# -- Compiling module GF_INV_8
# -- Compiling module MUX21I
# -- Compiling module SELECT_NOT_8
# -- Compiling module bSbox
# -- Compiling module Sbox_r
# -- Compiling module linear32
# -- Compiling module NLUAES_tb
# -- Compiling module NLUANF_tb
# -- Compiling module NLULIN_tb
# -- Compiling module nlunit32
# -- Compiling module nonlinear32
# -- Compiling module AESunit
# -- Compiling module ANFunit
# -- Compiling module ANFSbox
# ** Warning: ../tb.v(2): (vlog-2275) Existing module 'tb' will be overwritten.
# -- Compiling module tb
# 
# Top level modules:
# 	flash
# 	tb
# 	GF_SCLW2_2
# 	GF_SQ_SCL_4
# 	NLUAES_tb
# 	NLUANF_tb
# 	NLULIN_tb
# End time: 08:58:44 on Mar 14,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 13
# End time: 08:58:46 on Mar 14,2022, Elapsed time: 0:02:30
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t ns tb 
# Start time: 08:58:46 on Mar 14,2022
# Loading work.tb
# Loading sv_std.std
# Loading work.top
# Loading work.pll
# Loading work.sync
# Loading work.icicle
# Loading work.bus_arbiter
# Loading work.rv32
# Loading work.rv32_hazard_unit
# Loading work.rv32_fetch
# Loading work.rv32_decode
# Loading work.rv32_regs
# Loading work.rv32_control_unit
# Loading work.rv32_imm_mux
# Loading work.rv32_execute
# Loading work.rv32_alu
# Loading work.rv32_branch_pc_mux
# Loading work.nlunit32
# Loading work.linear32
# Loading work.nonlinear32
# Loading work.ANFunit
# Loading work.ANFSbox
# Loading work.AESunit
# Loading work.Sbox_r
# Loading work.bSbox
# Loading work.SELECT_NOT_8
# Loading work.MUX21I
# Loading work.GF_INV_8
# Loading work.GF_INV_4
# Loading work.GF_SQ_2
# Loading work.GF_MULS_2
# Loading work.GF_MULS_4
# Loading work.GF_MULS_SCL_2
# Loading work.rv32_mem
# Loading work.rv32_branch_unit
# Loading work.rv32_csrs
# Loading work.rv32_writeback
# Loading work.ram
# Loading work.uart
# Loading work.timer
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'sel'. The port definition is at: ../nlunit32.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /tb/dut/icicle/rv32/execute/nlunit File: ../rv32_execute.sv Line: 183
# WARNING: No extended dataflow license exists
# ** Note: $stop    : ../tb.v(28)
#    Time: 2500 us  Iteration: 0  Instance: /tb
# Break in Module tb at ../tb.v line 28
do AESNLUV.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:23:29 on Mar 14,2022
# vlog -reportprogress 300 -work work ../top.sv ../tb.v ../CanrightAESSbox.v ../linear32.v ../nluAES_tb.v ../nluANF_tb.v ../nluLIN_tb.v ../nlunit32.v ../nonlinear32.v ../tb.v 
# -- Compiling module bus_arbiter
# -- Compiling module flash
# -- Compiling module ram
# -- Compiling module rv32_alu
# -- Compiling module rv32_csrs
# -- Compiling module rv32_branch_pc_mux
# -- Compiling module rv32_branch_unit
# -- Compiling module rv32_imm_mux
# -- Compiling module rv32_mem
# -- Compiling module rv32_control_unit
# -- Compiling module rv32_regs
# -- Compiling module rv32_decode
# -- Compiling module rv32_execute
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(121): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(125): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(128): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(130): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(132): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# -- Compiling module rv32_fetch
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(90): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(91): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(94): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(95): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(98): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(99): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# -- Compiling module rv32_hazard_unit
# -- Compiling module rv32_writeback
# -- Compiling module rv32
# -- Compiling module timer
# -- Compiling module uart
# -- Compiling module icicle
# -- Compiling module pll
# -- Compiling module sync
# -- Compiling module top
# -- Compiling module tb
# -- Compiling module GF_SQ_2
# -- Compiling module GF_SCLW_2
# -- Compiling module GF_SCLW2_2
# -- Compiling module GF_MULS_2
# -- Compiling module GF_MULS_SCL_2
# -- Compiling module GF_INV_4
# -- Compiling module GF_SQ_SCL_4
# -- Compiling module GF_MULS_4
# -- Compiling module GF_INV_8
# -- Compiling module MUX21I
# -- Compiling module SELECT_NOT_8
# -- Compiling module bSbox
# -- Compiling module Sbox_r
# -- Compiling module linear32
# -- Compiling module NLUAES_tb
# -- Compiling module NLUANF_tb
# -- Compiling module NLULIN_tb
# -- Compiling module nlunit32
# -- Compiling module nonlinear32
# -- Compiling module AESunit
# -- Compiling module ANFunit
# -- Compiling module ANFSbox
# ** Warning: ../tb.v(2): (vlog-2275) Existing module 'tb' will be overwritten.
# -- Compiling module tb
# 
# Top level modules:
# 	flash
# 	tb
# 	GF_SCLW2_2
# 	GF_SQ_SCL_4
# 	NLUAES_tb
# 	NLUANF_tb
# 	NLULIN_tb
# End time: 12:23:29 on Mar 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 13
# End time: 12:23:31 on Mar 14,2022, Elapsed time: 3:24:45
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t ns tb 
# Start time: 12:23:31 on Mar 14,2022
# Loading work.tb
# Loading sv_std.std
# Loading work.top
# Loading work.pll
# Loading work.sync
# Loading work.icicle
# Loading work.bus_arbiter
# Loading work.rv32
# Loading work.rv32_hazard_unit
# Loading work.rv32_fetch
# Loading work.rv32_decode
# Loading work.rv32_regs
# Loading work.rv32_control_unit
# Loading work.rv32_imm_mux
# Loading work.rv32_execute
# Loading work.rv32_alu
# Loading work.rv32_branch_pc_mux
# Loading work.nlunit32
# Loading work.linear32
# Loading work.nonlinear32
# Loading work.ANFunit
# Loading work.ANFSbox
# Loading work.AESunit
# Loading work.Sbox_r
# Loading work.bSbox
# Loading work.SELECT_NOT_8
# Loading work.MUX21I
# Loading work.GF_INV_8
# Loading work.GF_INV_4
# Loading work.GF_SQ_2
# Loading work.GF_MULS_2
# Loading work.GF_MULS_4
# Loading work.GF_MULS_SCL_2
# Loading work.rv32_mem
# Loading work.rv32_branch_unit
# Loading work.rv32_csrs
# Loading work.rv32_writeback
# Loading work.ram
# Loading work.uart
# Loading work.timer
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'sel'. The port definition is at: ../nlunit32.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /tb/dut/icicle/rv32/execute/nlunit File: ../rv32_execute.sv Line: 183
# WARNING: No extended dataflow license exists
# ** Note: $stop    : ../tb.v(28)
#    Time: 2500 us  Iteration: 0  Instance: /tb
# Break in Module tb at ../tb.v line 28
do AESNLUV.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:24:15 on Mar 14,2022
# vlog -reportprogress 300 -work work ../top.sv ../tb.v ../CanrightAESSbox.v ../linear32.v ../nluAES_tb.v ../nluANF_tb.v ../nluLIN_tb.v ../nlunit32.v ../nonlinear32.v ../tb.v 
# -- Compiling module bus_arbiter
# -- Compiling module flash
# -- Compiling module ram
# -- Compiling module rv32_alu
# -- Compiling module rv32_csrs
# -- Compiling module rv32_branch_pc_mux
# -- Compiling module rv32_branch_unit
# -- Compiling module rv32_imm_mux
# -- Compiling module rv32_mem
# -- Compiling module rv32_control_unit
# -- Compiling module rv32_regs
# -- Compiling module rv32_decode
# -- Compiling module rv32_execute
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(121): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(123): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(125): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(128): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(130): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(5)
# ** at ..\rv32_execute.sv(132): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# -- Compiling module rv32_fetch
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(90): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(91): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(94): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(95): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(98): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at ../top.sv(2)
# ** while parsing file included at ..\icicle.sv(4)
# ** while parsing file included at ..\rv32.sv(6)
# ** at ..\rv32_fetch.sv(99): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# -- Compiling module rv32_hazard_unit
# -- Compiling module rv32_writeback
# -- Compiling module rv32
# -- Compiling module timer
# -- Compiling module uart
# -- Compiling module icicle
# -- Compiling module pll
# -- Compiling module sync
# -- Compiling module top
# -- Compiling module tb
# -- Compiling module GF_SQ_2
# -- Compiling module GF_SCLW_2
# -- Compiling module GF_SCLW2_2
# -- Compiling module GF_MULS_2
# -- Compiling module GF_MULS_SCL_2
# -- Compiling module GF_INV_4
# -- Compiling module GF_SQ_SCL_4
# -- Compiling module GF_MULS_4
# -- Compiling module GF_INV_8
# -- Compiling module MUX21I
# -- Compiling module SELECT_NOT_8
# -- Compiling module bSbox
# -- Compiling module Sbox_r
# -- Compiling module linear32
# -- Compiling module NLUAES_tb
# -- Compiling module NLUANF_tb
# -- Compiling module NLULIN_tb
# -- Compiling module nlunit32
# -- Compiling module nonlinear32
# -- Compiling module AESunit
# -- Compiling module ANFunit
# -- Compiling module ANFSbox
# ** Warning: ../tb.v(2): (vlog-2275) Existing module 'tb' will be overwritten.
# -- Compiling module tb
# 
# Top level modules:
# 	flash
# 	tb
# 	GF_SCLW2_2
# 	GF_SQ_SCL_4
# 	NLUAES_tb
# 	NLUANF_tb
# 	NLULIN_tb
# End time: 12:24:15 on Mar 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 13
# End time: 12:24:17 on Mar 14,2022, Elapsed time: 0:00:46
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t ns tb 
# Start time: 12:24:17 on Mar 14,2022
# Loading work.tb
# Loading sv_std.std
# Loading work.top
# Loading work.pll
# Loading work.sync
# Loading work.icicle
# Loading work.bus_arbiter
# Loading work.rv32
# Loading work.rv32_hazard_unit
# Loading work.rv32_fetch
# Loading work.rv32_decode
# Loading work.rv32_regs
# Loading work.rv32_control_unit
# Loading work.rv32_imm_mux
# Loading work.rv32_execute
# Loading work.rv32_alu
# Loading work.rv32_branch_pc_mux
# Loading work.nlunit32
# Loading work.linear32
# Loading work.nonlinear32
# Loading work.ANFunit
# Loading work.ANFSbox
# Loading work.AESunit
# Loading work.Sbox_r
# Loading work.bSbox
# Loading work.SELECT_NOT_8
# Loading work.MUX21I
# Loading work.GF_INV_8
# Loading work.GF_INV_4
# Loading work.GF_SQ_2
# Loading work.GF_MULS_2
# Loading work.GF_MULS_4
# Loading work.GF_MULS_SCL_2
# Loading work.rv32_mem
# Loading work.rv32_branch_unit
# Loading work.rv32_csrs
# Loading work.rv32_writeback
# Loading work.ram
# Loading work.uart
# Loading work.timer
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'sel'. The port definition is at: ../nlunit32.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /tb/dut/icicle/rv32/execute/nlunit File: ../rv32_execute.sv Line: 183
# WARNING: No extended dataflow license exists
# ** Note: $stop    : ../tb.v(28)
#    Time: 2500 us  Iteration: 0  Instance: /tb
# Break in Module tb at ../tb.v line 28
