m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dD:/qq/quartus_17_1/modelsim_altera
vequalizer
Z0 !s110 1650202040
!i10b 1
!s100 VlSbeHizK5M>8J^^2SWNP3
IanHDVF`8n=<]Y4kJ]43690
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dD:/qq/fpga_learning/li/fpga/au_filter/iir_sim
w1650197499
8D:/qq/fpga_learning/li/fpga/au_filter/iir_sim/equalizer.v
FD:/qq/fpga_learning/li/fpga/au_filter/iir_sim/equalizer.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1650202040.000000
!s107 D:/qq/fpga_learning/li/fpga/au_filter/iir_sim/equalizer.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/qq/fpga_learning/li/fpga/au_filter/iir_sim/equalizer.v|
!i113 1
Z5 o-work work
Z6 tCvgOpt 0
viir
Z7 !s110 1650202041
!i10b 1
!s100 AGUB;2j73giiFbo0EE>:;3
IZM21^aQlRnB4n4JBI7S1;0
R1
R2
w1650106236
8D:/qq/fpga_learning/li/fpga/au_filter/iir_sim/iir_filter/iir.v
FD:/qq/fpga_learning/li/fpga/au_filter/iir_sim/iir_filter/iir.v
L0 4
R3
r1
!s85 0
31
Z8 !s108 1650202041.000000
!s107 D:/qq/fpga_learning/li/fpga/au_filter/iir_sim/iir_filter/iir.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/qq/fpga_learning/li/fpga/au_filter/iir_sim/iir_filter/iir.v|
!i113 1
R5
R6
viir_tb
R0
!i10b 1
!s100 7Tm7]WflLjU>[Y7i^RIVB2
IHCgZ7eg7V<ZjRcbDNo`^=3
R1
R2
w1650196994
8D:/qq/fpga_learning/li/fpga/au_filter/iir_sim/iir_tb.v
FD:/qq/fpga_learning/li/fpga/au_filter/iir_sim/iir_tb.v
L0 3
R3
r1
!s85 0
31
R4
!s107 D:/qq/fpga_learning/li/fpga/au_filter/iir_sim/iir_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/qq/fpga_learning/li/fpga/au_filter/iir_sim/iir_tb.v|
!i113 1
R5
R6
vmy_lpm_mult
R7
!i10b 1
!s100 Km5jkK`_zE4OcSm96HeSm0
I1N3Z1:N8HVH3RV]jWD^z71
R1
R2
w1650042319
8D:/qq/fpga_learning/li/fpga/au_filter/iir_sim/my_lpm_mult/my_lpm_mult.v
FD:/qq/fpga_learning/li/fpga/au_filter/iir_sim/my_lpm_mult/my_lpm_mult.v
Z9 L0 39
R3
r1
!s85 0
31
R8
!s107 D:/qq/fpga_learning/li/fpga/au_filter/iir_sim/my_lpm_mult/my_lpm_mult.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/qq/fpga_learning/li/fpga/au_filter/iir_sim/my_lpm_mult/my_lpm_mult.v|
!i113 1
R5
R6
vmy_lpm_mult28in
R7
!i10b 1
!s100 VT:G1Y:Zcm3TYOO=VAG_f1
IGmAh<l5N^7ffooio;m_ZE3
R1
R2
w1650042429
8D:/qq/fpga_learning/li/fpga/au_filter/iir_sim/my_lpm_mult28in/my_lpm_mult28in.v
FD:/qq/fpga_learning/li/fpga/au_filter/iir_sim/my_lpm_mult28in/my_lpm_mult28in.v
R9
R3
r1
!s85 0
31
R8
!s107 D:/qq/fpga_learning/li/fpga/au_filter/iir_sim/my_lpm_mult28in/my_lpm_mult28in.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/qq/fpga_learning/li/fpga/au_filter/iir_sim/my_lpm_mult28in/my_lpm_mult28in.v|
!i113 1
R5
R6
vrom_iir_1000
R0
!i10b 1
!s100 E@cOaj_DVA?T8]9;ii5O01
IAJWM8HbPMch>QDB3kT?j[3
R1
R2
w1650201960
8D:/qq/fpga_learning/li/fpga/au_filter/iir_sim/rom_iir_1000/rom_iir_1000.v
FD:/qq/fpga_learning/li/fpga/au_filter/iir_sim/rom_iir_1000/rom_iir_1000.v
R9
R3
r1
!s85 0
31
R4
!s107 D:/qq/fpga_learning/li/fpga/au_filter/iir_sim/rom_iir_1000/rom_iir_1000.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/qq/fpga_learning/li/fpga/au_filter/iir_sim/rom_iir_1000/rom_iir_1000.v|
!i113 1
R5
R6
vrom_iir_2250
R0
!i10b 1
!s100 Ga2hcIc0QhmjA<]OCeo:42
I;eH`66DD<5o0oC0eAWkQO2
R1
R2
w1650201938
8D:/qq/fpga_learning/li/fpga/au_filter/iir_sim/rom_iir_2250/rom_iir_2250.v
FD:/qq/fpga_learning/li/fpga/au_filter/iir_sim/rom_iir_2250/rom_iir_2250.v
R9
R3
r1
!s85 0
31
R4
!s107 D:/qq/fpga_learning/li/fpga/au_filter/iir_sim/rom_iir_2250/rom_iir_2250.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/qq/fpga_learning/li/fpga/au_filter/iir_sim/rom_iir_2250/rom_iir_2250.v|
!i113 1
R5
R6
vrom_iir_250
R7
!i10b 1
!s100 JCj:NKDE3?A=ViOT2DTke0
IzVKm_jMO[3`4K7ZXZ0L][0
R1
R2
w1650201907
8D:/qq/fpga_learning/li/fpga/au_filter/iir_sim/rom_iir_250/rom_iir_250.v
FD:/qq/fpga_learning/li/fpga/au_filter/iir_sim/rom_iir_250/rom_iir_250.v
R9
R3
r1
!s85 0
31
R8
!s107 D:/qq/fpga_learning/li/fpga/au_filter/iir_sim/rom_iir_250/rom_iir_250.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/qq/fpga_learning/li/fpga/au_filter/iir_sim/rom_iir_250/rom_iir_250.v|
!i113 1
R5
R6
