---
title:  "AND Gate"
excerpt: "Logic Gate AND"

category:
  - Gate
tags:
  - [FPGA, Verilog, Logic, Gate]

toc: true
toc_sticky: true
 
date: 2022-01-23
last_modified_at: 2022-01-23
---

# Truth Table

|  A  |  B  |  Y  |
|:---:|:---:|:---:|
|  0  |  0  |  0  |
|  0  |  1  |  0  |
|  1  |  0  |  0  |
|  1  |  1  |  1  |

## Boolean Equation

	A Ã— B = Y

---

# Logic

![AND](/images/2022-01-23-AND_GATE/gate.png)

---

# Design Source

## Structual modeling

```verilog
module AND_Structural(
	y,
	a,
	b
	);
     
	output y;
	input a;
	input b;

//           o, i, i, ...
	and( y, a, b );
endmodule
```

## Dataflow modeling

```verilog
module AND_Dataflow(
	y,
	a,
	b
	);
     
	output y;
	input a;
	input b;

	assign y = a & b;
endmodule
```

## Behavioral modeling

```verilog
module AND_behavioral(
	y,
	a,
	b
	);
     
	output reg y;
	input a;
	input b;

	case( { b, a } )
		2'b00: y = 1'b0;
		2'b01: y = 1'b0;
		2'b10: y = 1'b0;
		2'b11: y = 1'b1;
	endcase
endmodule
```
---

# Simulation Source

```verilog
module Tb_AND();
     	reg i0;
        	reg i1;
     	wire o;

	AND_Structural sim_and( .y(o), .a(i[0]), .b(i[1]) );
//	AND_Dataflow sim_and( .y(o), .a(i[0]), .b(i[1]) );
//	AND_behavioral sim_and( .y(o), .a(i[0]), .b(i[1]) );

	initial
	begin
			i0 = 1'b0; i1 = 1'b0;
		#100	i0 = 1'b1; i1 = 1'b0;
		#100 	i0 = 1'b0; i1 = 1'b1;
		#100 	i0 = 1'b1; i1 = 1'b1;
	end
endmodule
```
---

# Simulation data

![Tb_AND](/images/2022-01-23-AND_GATE/tb.png)
