C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\m_proasic.exe  -prodtype  synplify_pro   -encrypt  -pro  -rundir  C:\Users\micha\Documents\Clyde\synthesis   -part A3P125  -package TQFP144  -grade STD    -maxfan 24 -globalthreshold 50 -opcond COMWC -report_path 4000 -RWCheckOnRam 0 -summaryfile C:\Users\micha\Documents\Clyde\synthesis\synlog\report\Minimal_SoC_fpga_mapper.xml  -top_level_module  Minimal_SoC  -licensetype  synplifypro_actel  -flow mapping  -mp  4  -prjfile  C:\Users\micha\Documents\Clyde\synthesis\scratchproject.prs  -implementation  synthesis  -multisrs  -oedif  C:\Users\micha\Documents\Clyde\synthesis\Minimal_SoC.edn   -freq 100.000   C:\Users\micha\Documents\Clyde\synthesis\synwork\Minimal_SoC_prem.srd  -sap  C:\Users\micha\Documents\Clyde\synthesis\Minimal_SoC.sap  -otap  C:\Users\micha\Documents\Clyde\synthesis\Minimal_SoC.tap  -omap  C:\Users\micha\Documents\Clyde\synthesis\Minimal_SoC.map  -devicelib  C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v  -sap  C:\Users\micha\Documents\Clyde\synthesis\Minimal_SoC.sap  -ologparam  C:\Users\micha\Documents\Clyde\synthesis\syntmp\Minimal_SoC.plg  -osyn  C:\Users\micha\Documents\Clyde\synthesis\Minimal_SoC.srm  -prjdir  C:\Users\micha\Documents\Clyde\synthesis\  -prjname  Minimal_SoC_syn  -log  C:\Users\micha\Documents\Clyde\synthesis\synlog\Minimal_SoC_fpga_mapper.srr 
relcom:..\..\..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\m_proasic.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\synthesis -part A3P125 -package TQFP144 -grade STD -maxfan 24 -globalthreshold 50 -opcond COMWC -report_path 4000 -RWCheckOnRam 0 -summaryfile ..\synlog\report\Minimal_SoC_fpga_mapper.xml -top_level_module Minimal_SoC -licensetype synplifypro_actel -flow mapping -mp 4 -prjfile ..\scratchproject.prs -implementation synthesis -multisrs -oedif ..\Minimal_SoC.edn -freq 100.000 ..\synwork\Minimal_SoC_prem.srd -sap ..\Minimal_SoC.sap -otap ..\Minimal_SoC.tap -omap ..\Minimal_SoC.map -devicelib ..\..\..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v -sap ..\Minimal_SoC.sap -ologparam Minimal_SoC.plg -osyn ..\Minimal_SoC.srm -prjdir ..\ -prjname Minimal_SoC_syn -log ..\synlog\Minimal_SoC_fpga_mapper.srr
rc:1 success:1 runtime:9
file:..\scratchproject.prs|io:o|time:1662570039|size:5946|exec:0|csum:
file:..\Minimal_SoC.edn|io:o|time:1662570051|size:1536509|exec:0|csum:
file:..\synwork\Minimal_SoC_prem.srd|io:i|time:1662570042|size:154851|exec:0|csum:866E1FD80C0D58FB6987712FFD6D5D8B
file:..\Minimal_SoC.sap|io:o|time:1662570042|size:4124|exec:0|csum:
file:..\Minimal_SoC.tap|io:o|time:0|size:0|exec:0|csum:
file:..\Minimal_SoC.map|io:o|time:1662570051|size:28|exec:0|csum:
file:..\..\..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v|io:i|time:1509005888|size:49355|exec:0|csum:8134F444E2143EC94271A46B5CC33DA2
file:..\Minimal_SoC.sap|io:o|time:1662570042|size:4124|exec:0|csum:
file:Minimal_SoC.plg|io:o|time:1662570051|size:1110|exec:0|csum:
file:..\Minimal_SoC.srm|io:o|time:1662570051|size:85035|exec:0|csum:
file:..\synlog\Minimal_SoC_fpga_mapper.srr|io:o|time:1662570051|size:85963|exec:0|csum:
file:..\..\..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\m_proasic.exe|io:i|time:1509352272|size:11119104|exec:1|csum:6BD6E9876645BB1B346C655471A0D71C
file:..\..\..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\m_proasic.exe|io:i|time:1509353686|size:14301696|exec:1|csum:CA7B630F1194A591FA1E520688EE75E2
