<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN" "http://www.w3.org/TR/html4/loose.dtd">

<html><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" /><title>mvu_pe_acc.sv</title><link rel="stylesheet" type="text/css" href="../../../styles/main.css" /><script type="text/javascript" src="../../../styles/main.js"></script><script type="text/javascript">NDLoader.LoadJS("Content", "../../../styles/");</script></head>

<!-- Generated by Natural Docs, version 2.1 -->

<!-- saved from url=(0016)http://localhost -->

<body onload="NDLoader.OnLoad('Content');" class="NDPage NDContentPage">

<a name="Modules"></a><a name="Topic12"></a><div class="CTopic TGroup LSystemVerilog first">
 <div class="CTitle">Modules</div>
</div>

<a name="PE_Accumulator"></a><a name="Topic13"></a><div class="CTopic TModule LSystemVerilog">
 <div class="CTitle"><span class="Qualifier">PE Accumulator (mvu_pe.</span>&#8203;sv)</div>
 <div class="CBody"><p>Author(s): Syed Asad Alam <a href="#" onclick="javascript:location.href='ma\u0069'+'lto\u003a'+'syed\u002eas'+'ad\u002ealam'+'\u0040'+'tcd'+'\u002eie';return false;">syed&#46;as<span style="display: none">[xxx]</span>ad&#46;alam<span>&#64;</span>tcd<span style="display: none">[xxx]</span>&#46;ie</a></p><p>This file lists an RTL implementation of the accumulator This accumulator is used to accumulator as a row of weights is multiplied by the input activation vector It is part of a processing element which is part of the Matrix-Vector-Multiplication Unit</p><p>This material is based upon work supported, in part, by Science Foundation Ireland, www.sfi.ie under Grant No. 13/RC/2094 and, in part, by the European Union's Horizon 2020 research and innovation programme under the Marie Sklodowska-Curie grant agreement Grant No.754489.</p><div class="CHeading">Inputs</div><table class="CDefinitionList"><tr><td class="CDLEntry">rst_n</td><td class="CDLDefinition"><p>Active low synchronous reset</p></td></tr><tr><td class="CDLEntry">clk</td><td class="CDLDefinition"><p>Main clock</p></td></tr><tr><td class="CDLEntry">sf_clr</td><td class="CDLDefinition"><p>Control signal from the control block for resetting the accumulator</p></td></tr><tr><td class="CDLEntry">[TDstI-1:0] in_acc</td><td class="CDLDefinition"><p>Input to the accumulator from the adders, word length TDstI</p></td></tr></table><div class="CHeading">Outputs</div><table class="CDefinitionList"><tr><td class="CDLEntry">[TDstI-1:0] out_add</td><td class="CDLDefinition"><p>Output from adder, word length TDstI</p></td></tr></table></div>
</div>

<a name="Signals"></a><a name="Topic14"></a><div class="CTopic TGroup LSystemVerilog">
 <div class="CTitle">Signals</div>
</div>

<a name="sf_clr_dly"></a><a name="Topic15"></a><div class="CTopic TSignal LSystemVerilog last">
 <div class="CTitle">sf_clr_dly</div>
 <div class="CBody"><p>A two bit signal to delay the sf_clr input by two clock cycles</p></div>
</div>

</body></html>