<def f='llvm/llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h' l='57' ll='58' type='void llvm::VReg2SUnit::VReg2SUnit(unsigned int VReg, llvm::LaneBitmask LaneMask, llvm::SUnit * SU)'/>
<use f='llvm/llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h' l='71' u='c' c='_ZN4llvm17VReg2SUnitOperIdxC1EjNS_11LaneBitmaskEjPNS_5SUnitE'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='982' u='c' c='_ZN4llvm17ScheduleDAGMILive15collectVRegUsesERNS_5SUnitE'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='502' u='c' c='_ZN4llvm17ScheduleDAGInstrs14addVRegDefDepsEPNS_5SUnitEj'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='506' u='c' c='_ZN4llvm17ScheduleDAGInstrs14addVRegDefDepsEPNS_5SUnitEj'/>
