// Seed: 1436047068
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  assign module_1.id_7 = 0;
  input wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout uwire id_7;
  input wire id_6;
  module_0 modCall_1 (
      id_4,
      id_4
  );
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_7 = (id_5 || id_6);
endmodule
module module_2 (
    input supply0 id_0,
    input tri id_1
);
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_3
  );
endmodule
