##   0:00:00  Solver: z3
##   0:00:00  Checking cover reachability in step 0..
##   0:00:00  Checking cover reachability in step 1..
##   0:00:00  Reached cover statement at w_nzero_write in step 1.
##   0:00:00  Reached cover statement at w_nzero_read in step 1.
##   0:00:00  Writing trace to VCD file: engine_0/trace0.vcd
##   0:00:00  Writing trace to Verilog testbench: engine_0/trace0_tb.v
##   0:00:00  Writing trace to constraints file: engine_0/trace0.smtc
##   0:00:00  Writing trace to Yosys witness file: engine_0/trace0.yw
##   0:00:00  Checking cover reachability in step 1..
##   0:00:00  Reached cover statement at w_reset in step 1.
##   0:00:00  Writing trace to VCD file: engine_0/trace1.vcd
##   0:00:00  Writing trace to Verilog testbench: engine_0/trace1_tb.v
##   0:00:00  Writing trace to constraints file: engine_0/trace1.smtc
##   0:00:00  Writing trace to Yosys witness file: engine_0/trace1.yw
##   0:00:00  Checking cover reachability in step 1..
##   0:00:00  Checking cover reachability in step 2..
##   0:00:00  Reached cover statement at w_nreset in step 2.
##   0:00:00  Reached cover statement at w_empty in step 2.
##   0:00:00  Writing trace to VCD file: engine_0/trace2.vcd
##   0:00:00  Writing trace to Verilog testbench: engine_0/trace2_tb.v
##   0:00:00  Writing trace to constraints file: engine_0/trace2.smtc
##   0:00:00  Writing trace to Yosys witness file: engine_0/trace2.yw
##   0:00:00  Checking cover reachability in step 2..
##   0:00:00  Reached cover statement at w_underfill in step 2.
##   0:00:00  Writing trace to VCD file: engine_0/trace3.vcd
##   0:00:00  Writing trace to Verilog testbench: engine_0/trace3_tb.v
##   0:00:00  Writing trace to constraints file: engine_0/trace3.smtc
##   0:00:00  Writing trace to Yosys witness file: engine_0/trace3.yw
##   0:00:00  Checking cover reachability in step 2..
##   0:00:00  Checking cover reachability in step 3..
##   0:00:00  Checking cover reachability in step 4..
##   0:00:00  Checking cover reachability in step 5..
##   0:00:00  Checking cover reachability in step 6..
##   0:00:00  Checking cover reachability in step 7..
##   0:00:00  Checking cover reachability in step 8..
##   0:00:00  Checking cover reachability in step 9..
##   0:00:01  Checking cover reachability in step 10..
##   0:00:01  Checking cover reachability in step 11..
##   0:00:01  Checking cover reachability in step 12..
##   0:00:02  Checking cover reachability in step 13..
##   0:00:03  Checking cover reachability in step 14..
##   0:00:04  Checking cover reachability in step 15..
##   0:00:05  Checking cover reachability in step 16..
##   0:00:06  Reached cover statement at w_full in step 16.
##   0:00:06  Writing trace to VCD file: engine_0/trace4.vcd
##   0:00:06  Writing trace to Verilog testbench: engine_0/trace4_tb.v
##   0:00:06  Writing trace to constraints file: engine_0/trace4.smtc
##   0:00:06  Writing trace to Yosys witness file: engine_0/trace4.yw
##   0:00:06  Checking cover reachability in step 16..
##   0:00:06  Checking cover reachability in step 17..
##   0:00:07  Checking cover reachability in step 18..
##   0:00:10  Reached cover statement at w_overfill in step 18.
##   0:00:10  Writing trace to VCD file: engine_0/trace5.vcd
##   0:00:10  Writing trace to Verilog testbench: engine_0/trace5_tb.v
##   0:00:10  Writing trace to constraints file: engine_0/trace5.smtc
##   0:00:10  Writing trace to Yosys witness file: engine_0/trace5.yw
##   0:00:10  Status: passed
