OpenROAD 0.9.0 e582f2522b
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  /openLANE_flow/designs/ibex/runs/mult_iterations_4/tmp/merged_unpadded.lef
Notice 0:     Created 11 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 437 library cells
Notice 0: Finished LEF file:  /openLANE_flow/designs/ibex/runs/mult_iterations_4/tmp/merged_unpadded.lef
Warning: /pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib, line 31 default_operating_condition tt_025C_1v80 not found.
Warning: Liberty cell sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1 pin VPB missing from LEF macro
Warning: Liberty cell sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2 pin VPB missing from LEF macro
Warning: Liberty cell sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4 pin VPB missing from LEF macro
Warning: Liberty cell sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1 pin VPB missing from LEF macro
Warning: Liberty cell sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2 pin VPB missing from LEF macro
Warning: Liberty cell sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4 pin VPB missing from LEF macro
Notice 0: 
Reading DEF file: /openLANE_flow/designs/ibex/runs/mult_iterations_4/results/placement/ibex_core.placement.def
Notice 0: Design: ibex_core
Notice 0:     Created 264 pins.
Notice 0:     Created 43082 components and 170336 component-terminals.
Notice 0:     Created 25226 nets and 84166 connections.
Notice 0: Finished DEF file: /openLANE_flow/designs/ibex/runs/mult_iterations_4/results/placement/ibex_core.placement.def
[INFO]: Setting output delay to: 2.0
[INFO]: Setting input delay to: 2.0
[INFO]: Setting load to: 0.01765
[INFO]: Configuring cts characterization...
[INFO]: Performing clock tree synthesis...
[INFO]: Looking for the following net(s): clk_i
 *****************
 * TritonCTS 2.0 *
 *****************
 *****************************
 *  Create characterization  *
 *****************************
Number of created patterns = 50000.
Number of created patterns = 100000.
Number of created patterns = 150000.
Number of created patterns = 200000.
Number of created patterns = 250000.
Number of created patterns = 300000.
Number of created patterns = 313632.
 Compiling LUT
    Min. len    Max. len    Min. cap    Max. cap   Min. slew   Max. slew
           2           8           1          39           1         199
    [WARNING] 6336 wires are pure wire and no slew degration.
    TritonCTS forced slew degradation on these wires.
    Num wire segments: 216048
    Num keys in characterization LUT: 1887
    Actual min input cap: 2
 **********************
 *  Find clock roots  *
 **********************
 Running TritonCTS with user-specified clock roots: clk_i
 ************************
 *  Populate TritonCTS  *
 ************************
 Initializing clock nets
 Looking for clock nets in the design
 Net "clk_i" found
 Initializing clock net for : "clk_i"
 Clock net "clk_i" has 995 sinks
 TritonCTS found 1 clock nets.
 ****************************
 *  Check characterization  *
 ****************************
    The chacterization used 4 buffer(s) types. All of them are in the loaded DB.
 ***********************
 *  Build clock trees  *
 ***********************
 Generating H-Tree topology for net clk_i...
    Tot. number of sinks: 995
    Number of static layers: 0
 Wire segment unit: 13000 dbu (13 um)
 Original sink region: [(660825, 153740), (1138305, 850060)]
 Normalized sink region: [(50.8327, 11.8262), (87.5619, 65.3892)]
    Width:  36.7292
    Height: 53.5631
 Level 1
    Direction: Vertical
    # sinks per sub-region: 498
    Sub-region size: 36.7292 X 26.7815
    Segment length (rounded): 14
    Key: 9408 outSlew: 36 load: 1 length: 8 isBuffered: 1
    Key: 1639 outSlew: 11 load: 1 length: 6 isBuffered: 1
 Level 2
    Direction: Horizontal
    # sinks per sub-region: 249
    Sub-region size: 18.3646 X 26.7815
    Segment length (rounded): 10
    Key: 9417 outSlew: 36 load: 1 length: 8 isBuffered: 1
    Key: 55 outSlew: 11 load: 1 length: 2 isBuffered: 1
 Level 3
    Direction: Vertical
    # sinks per sub-region: 125
    Sub-region size: 18.3646 X 13.3908
    Segment length (rounded): 6
    Key: 1881 outSlew: 23 load: 1 length: 6 isBuffered: 1
 Level 4
    Direction: Horizontal
    # sinks per sub-region: 63
    Sub-region size: 9.18231 X 13.3908
    Segment length (rounded): 4
    Key: 339 outSlew: 11 load: 1 length: 4 isBuffered: 1
 Level 5
    Direction: Vertical
    # sinks per sub-region: 32
    Sub-region size: 9.18231 X 6.69538
    Segment length (rounded): 4
    Key: 337 outSlew: 11 load: 1 length: 4 isBuffered: 1
 Level 6
    Direction: Horizontal
    # sinks per sub-region: 16
    Sub-region size: 4.59115 X 6.69538
    Segment length (rounded): 2
    Key: 53 outSlew: 11 load: 1 length: 2 isBuffered: 1
 [WARNING] Creating fake entries in the LUT.
 Level 7
    Direction: Vertical
    # sinks per sub-region: 8
    Sub-region size: 4.59115 X 3.34769
    Segment length (rounded): 1
    Key: 216289 outSlew: 11 load: 1 length: 1 isBuffered: 1
 Stop criterion found. Max number of sinks is (15)
 Building clock sub nets...
 Number of sinks covered: 995
 Clock topology of net "clk_i" done.
 ****************
 * Post CTS opt *
 ****************
 Avg. source sink dist: 28276.3 dbu.
 Num outlier sinks: 3
 ********************
 * Write data to DB *
 ********************
 Writing clock net "clk_i" to DB
    Created 264 clock buffers.
    Minimum number of buffers in the clock path: 10.
    Maximum number of buffers in the clock path: 11.
    Created 264 clock nets.
    Fanout distribution for the current clock = 3:3, 4:8, 5:7, 6:23, 7:22, 8:18, 9:19, 10:11, 11:9, 12:4, 13:2, 14:1, 15:1.
    Max level of the clock tree: 7.
 ... End of TritonCTS execution.
[INFO]: Legalizing...
Warning: could not find power special net
Design Stats
--------------------------------
total instances         43346
multi row instances         0
fixed instances         18014
nets                    25490
design area          1317904.0 u^2
fixed area            24651.1 u^2
movable area         343669.6 u^2
utilization                27 %
utilization padded         27 %
rows                      422
row height                2.7 u

Placement Analysis
--------------------------------
total displacement     1002.4 u
average displacement      0.0 u
max displacement         10.0 u
original HPWL        1800232.0 u
legalized HPWL       1800404.0 u
delta HPWL                  0 %

