Timing Report Max Delay Analysis

SmartTime Version v2021.2
Microsemi Corporation - Microsemi Libero Software Release v2021.2 (Version 2021.2.0.11)
Date: Fri Jan 21 20:20:32 2022


Design: DRM2_top
Family: IGLOO2
Die: M2GL090T
Package: 676 FBGA
Temperature Range: 0 - 85 C
Voltage Range: 1.14 - 1.26 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Multi Corner Report Operating Conditions: BEST, TYPICAL, WORST


-----------------------------------------------------
SUMMARY

Clock Domain:               CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0
Required Period (ns):       8.000
Required Frequency (MHz):   125.000
Worst Slack (ns):           1.256
Operating Conditions:       BEST

Clock Domain:               CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK[0]
Required Period (ns):       8.000
Required Frequency (MHz):   125.000
Worst Slack (ns):           0.397
Operating Conditions:       WORST

Clock Domain:               CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0
Required Period (ns):       8.000
Required Frequency (MHz):   125.000
Worst Slack (ns):           -0.688
Operating Conditions:       WORST

Clock Domain:               CAEN_LINK_instance/I_conet_interf/endpck:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               CAEN_LINK_instance/I_conet_interf/token:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               EPCS_Demo_instance/CCC_0/GL0
Required Period (ns):       50.000
Required Frequency (MHz):   20.000
Worst Slack (ns):           38.878
Operating Conditions:       WORST

Clock Domain:               EPCS_Demo_instance/CCC_0/GL1
Required Period (ns):       25.000
Required Frequency (MHz):   40.000
Worst Slack (ns):           20.413
Operating Conditions:       WORST

Clock Domain:               EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB
Required Period (ns):       200.000
Required Frequency (MHz):   5.000
Worst Slack (ns):           0.577
Operating Conditions:       BEST

Clock Domain:               EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT
Required Period (ns):       20.000
Required Frequency (MHz):   50.000
Worst Slack (ns):           17.646
Operating Conditions:       WORST

Clock Domain:               atck
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               vme_int_instance/DS:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               DCLK0
Required Period (ns):       25.000
Required Frequency (MHz):   40.000
Worst Slack (ns):           1.456
Operating Conditions:       WORST

Clock Domain:               tx_clk
Required Period (ns):       8.000
Required Frequency (MHz):   125.000
Worst Slack (ns):           1.621
Operating Conditions:       WORST

Clock Domain:               rx_clk
Required Period (ns):       8.000
Required Frequency (MHz):   125.000
Worst Slack (ns):           -0.863
Operating Conditions:       WORST

Clock Domain:               FPGACK40
Required Period (ns):       25.000
Required Frequency (MHz):   40.000
Worst Slack (ns):           -1.689
Operating Conditions:       WORST

                            Input to Output
Max Delay (ns):             15.784

END SUMMARY
-----------------------------------------------------

Clock Domain CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0

SET Register to Register

Path 1
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l[2]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l2[2]:D
  Delay (ns):              0.818
  Slack (ns):              2.702
  Arrival (ns):            6.440
  Required (ns):           9.142
  Setup (ns):              0.254
  Minimum Period (ns):     2.596
  Operating Conditions:    WORST

Path 2
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l[3]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l2[3]:D
  Delay (ns):              0.808
  Slack (ns):              2.712
  Arrival (ns):            6.430
  Required (ns):           9.142
  Setup (ns):              0.254
  Minimum Period (ns):     2.576
  Operating Conditions:    WORST

Path 3
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l[9]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l2[9]:D
  Delay (ns):              0.775
  Slack (ns):              2.744
  Arrival (ns):            6.398
  Required (ns):           9.142
  Setup (ns):              0.254
  Minimum Period (ns):     2.512
  Operating Conditions:    WORST

Path 4
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l[5]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l2[5]:D
  Delay (ns):              0.595
  Slack (ns):              2.938
  Arrival (ns):            6.219
  Required (ns):           9.157
  Setup (ns):              0.254
  Minimum Period (ns):     2.124
  Operating Conditions:    WORST

Path 5
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l[0]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l2[0]:D
  Delay (ns):              0.464
  Slack (ns):              3.049
  Arrival (ns):            6.097
  Required (ns):           9.146
  Setup (ns):              0.254
  Minimum Period (ns):     1.902
  Operating Conditions:    WORST


Expanded Path 1
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l[2]:CLK
  To: CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l2[2]:D
  data required time                                  9.142
  data arrival time                          -        6.440
  slack                                               2.702
  ________________________________________________________
  Data arrival time calculation
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK_0 (f)
               +     3.872          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_RXCLK_0
  3.872                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:An (r)
               +     0.384          cell: ADLIB:GBM
  4.256                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:YWn (r)
               +     0.574          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_YWn
  4.830                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB11:An (r)
               +     0.248          cell: ADLIB:RGB
  5.078                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB11:YL (f)
               +     0.544          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB11_rgbl_net_1
  5.622                        CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l[2]:CLK (r)
               +     0.087          cell: ADLIB:SLE
  5.709                        CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l[2]:Q (r)
               +     0.731          net: CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l[2]
  6.440                        CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l2[2]:D (r)
                                    
  6.440                        data arrival time
  ________________________________________________________
  Data required time calculation
  4.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0
               +     0.000          Clock source
  4.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK_0 (r)
               +     3.618          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_RXCLK_0
  7.618                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:An (f)
               +     0.374          cell: ADLIB:GBM
  7.992                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:YWn (f)
               +     0.589          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_YWn
  8.581                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB9:An (f)
               +     0.317          cell: ADLIB:RGB
  8.898                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB9:YL (r)
               +     0.498          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB9_rgbl_net_1
  9.396                        CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l2[2]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  9.142                        CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l2[2]:D
                                    
  9.142                        data required time


Operating Conditions : WORST

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_reset_n[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/USYNC/SYNC_STATE[3]:ALn
  Delay (ns):              2.547
  Slack (ns):              5.106
  Arrival (ns):            7.951
  Required (ns):          13.057
  Recovery (ns):           0.354
  Minimum Period (ns):     2.894
  Skew (ns):              -0.007
  Operating Conditions:    WORST

Path 2
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_reset_n[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/USYNC/SYNC_STATE[0]:ALn
  Delay (ns):              2.547
  Slack (ns):              5.106
  Arrival (ns):            7.951
  Required (ns):          13.057
  Recovery (ns):           0.354
  Minimum Period (ns):     2.894
  Skew (ns):              -0.007
  Operating Conditions:    WORST

Path 3
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_reset_n[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/USYNC/SYNC_STATE[4]:ALn
  Delay (ns):              2.547
  Slack (ns):              5.115
  Arrival (ns):            7.951
  Required (ns):          13.066
  Recovery (ns):           0.354
  Minimum Period (ns):     2.885
  Skew (ns):              -0.016
  Operating Conditions:    WORST

Path 4
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_reset_n[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/USYNC/SYNC_STATE[2]:ALn
  Delay (ns):              2.547
  Slack (ns):              5.115
  Arrival (ns):            7.951
  Required (ns):          13.066
  Recovery (ns):           0.354
  Minimum Period (ns):     2.885
  Skew (ns):              -0.016
  Operating Conditions:    WORST

Path 5
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_reset_n[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/USYNC/SYNC_STATE[1]:ALn
  Delay (ns):              2.547
  Slack (ns):              5.115
  Arrival (ns):            7.951
  Required (ns):          13.066
  Recovery (ns):           0.354
  Minimum Period (ns):     2.885
  Skew (ns):              -0.016
  Operating Conditions:    WORST


Expanded Path 1
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_reset_n[1]:CLK
  To: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/USYNC/SYNC_STATE[3]:ALn
  data required time                                 13.057
  data arrival time                          -        7.951
  slack                                               5.106
  ________________________________________________________
  Data arrival time calculation
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK_0 (r)
               +     3.618          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_RXCLK_0
  3.618                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:An (f)
               +     0.374          cell: ADLIB:GBM
  3.992                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:YWn (f)
               +     0.589          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_YWn
  4.581                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB1:An (f)
               +     0.317          cell: ADLIB:RGB
  4.898                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB1:YL (r)
               +     0.506          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB1_rgbl_net_1
  5.404                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_reset_n[1]:CLK (r)
               +     0.087          cell: ADLIB:SLE
  5.491                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_reset_n[1]:Q (r)
               +     0.316          net: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_reset_n[1]
  5.807                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_rst_n:B (r)
               +     0.100          cell: ADLIB:CFG2
  5.907                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_rst_n:Y (f)
               +     0.687          net: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_rst_n_0
  6.594                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/USYNC/SYNC_STATE_13:B (f)
               +     0.095          cell: ADLIB:CFG2
  6.689                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/USYNC/SYNC_STATE_13:Y (r)
               +     1.262          net: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/USYNC/N_33_i
  7.951                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/USYNC/SYNC_STATE[3]:ALn (r)
                                    
  7.951                        data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0
               +     0.000          Clock source
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK_0 (r)
               +     3.618          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_RXCLK_0
  11.618                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:An (f)
               +     0.374          cell: ADLIB:GBM
  11.992                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:YWn (f)
               +     0.589          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_YWn
  12.581                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB2:An (f)
               +     0.317          cell: ADLIB:RGB
  12.898                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB2:YL (r)
               +     0.513          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB2_rgbl_net_1
  13.411                       CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/USYNC/SYNC_STATE[3]:CLK (r)
               -     0.354          Library recovery time: ADLIB:SLE
  13.057                       CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/USYNC/SYNC_STATE[3]:ALn
                                    
  13.057                       data required time


Operating Conditions : WORST

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0 to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0

No Path 

END SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0 to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0

----------------------------------------------------

SET rx_clk to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0

Path 1
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[6]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/MUX_SEL[4]:D
  Delay (ns):              2.629
  Slack (ns):              8.520
  Arrival (ns):            2.999
  Required (ns):          11.519
  Setup (ns):              0.202
  Operating Conditions:     BEST

Path 2
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[6]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/MUX_SEL[1]:D
  Delay (ns):              2.628
  Slack (ns):              8.528
  Arrival (ns):            2.998
  Required (ns):          11.526
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 3
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[6]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/MUX_SEL[3]:D
  Delay (ns):              2.616
  Slack (ns):              8.530
  Arrival (ns):            2.986
  Required (ns):          11.516
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 4
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[6]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/MUX_SEL[0]:D
  Delay (ns):              2.599
  Slack (ns):              8.541
  Arrival (ns):            2.969
  Required (ns):          11.510
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 5
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[6]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/WA_FSM_STATE[1]:D
  Delay (ns):              2.589
  Slack (ns):              8.560
  Arrival (ns):            2.959
  Required (ns):          11.519
  Setup (ns):              0.202
  Operating Conditions:     BEST


Expanded Path 1
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[6]:CLK
  To: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/MUX_SEL[4]:D
  data required time                                 11.519
  data arrival time                          -        2.999
  slack                                               8.520
  ________________________________________________________
  Data arrival time calculation
  0.000                        rx_clk
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1:YL (r)
               +     0.370          net: CAEN_LINK_instance/EPCS_SERDES_Lane0_RX_CLK
  0.370                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[6]:CLK (r)
               +     0.060          cell: ADLIB:SLE
  0.430                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[6]:Q (r)
               +     0.497          net: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[6]
  0.927                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/un65_count_hotlto11_3:B (r)
               +     0.223          cell: ADLIB:CFG4
  1.150                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/un65_count_hotlto11_3:Y (f)
               +     0.152          net: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/un65_count_hotlto11_3
  1.302                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/un65_count_hotlto11:C (f)
               +     0.112          cell: ADLIB:CFG3
  1.414                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/un65_count_hotlto11:Y (f)
               +     0.610          net: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/un65_count_hot_i
  2.024                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/un23_count_hotlto11_RNI30CC1:D (f)
               +     0.200          cell: ADLIB:CFG4
  2.224                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/un23_count_hotlto11_RNI30CC1:Y (f)
               +     0.124          net: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/g0_7_5
  2.348                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/un16_count_hotlto11_RNI0M537:A (f)
               +     0.193          cell: ADLIB:CFG4
  2.541                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/un16_count_hotlto11_RNI0M537:Y (f)
               +     0.200          net: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/N_778
  2.741                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/MUX_SEL_RNO[4]:B (f)
               +     0.214          cell: ADLIB:CFG4
  2.955                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/MUX_SEL_RNO[4]:Y (r)
               +     0.044          net: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/N_50_i
  2.999                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/MUX_SEL[4]:D (r)
                                    
  2.999                        data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0
               +     0.000          Clock source
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK_0 (r)
               +     2.500          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_RXCLK_0
  10.500                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:An (f)
               +     0.257          cell: ADLIB:GBM
  10.757                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:YWn (f)
               +     0.404          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_YWn
  11.161                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB2:An (f)
               +     0.219          cell: ADLIB:RGB
  11.380                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB2:YL (r)
               +     0.341          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB2_rgbl_net_1
  11.721                       CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/MUX_SEL[4]:CLK (r)
               -     0.202          Library setup time: ADLIB:SLE
  11.519                       CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/MUX_SEL[4]:D
                                    
  11.519                       data required time


Operating Conditions : BEST

END SET rx_clk to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0

----------------------------------------------------

SET FPGACK40 to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0

Path 1
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[1]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[1]:D
  Delay (ns):              0.329
  Slack (ns):              1.256
  Arrival (ns):            3.257
  Required (ns):           4.513
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 2
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[2]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[2]:D
  Delay (ns):              0.320
  Slack (ns):              1.258
  Arrival (ns):            3.255
  Required (ns):           4.513
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 3
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[0]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[0]:D
  Delay (ns):              0.323
  Slack (ns):              1.260
  Arrival (ns):            3.255
  Required (ns):           4.515
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 4
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[4]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[4]:D
  Delay (ns):              0.330
  Slack (ns):              1.261
  Arrival (ns):            3.254
  Required (ns):           4.515
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 5
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[3]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[3]:D
  Delay (ns):              0.320
  Slack (ns):              1.271
  Arrival (ns):            3.250
  Required (ns):           4.521
  Setup (ns):              0.201
  Operating Conditions:     BEST


Expanded Path 1
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[1]:CLK
  To: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[1]:D
  data required time                                  4.513
  data arrival time                          -        3.257
  slack                                               1.256
  ________________________________________________________
  Data arrival time calculation
  0.000                        FPGACK40
               +     0.000          Clock source
  0.000                        FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  0.000                        fpgack40_buf/U_IOPADP:PAD_P (r)
               +     0.970          cell: ADLIB:IOPADP_IN
  0.970                        fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     0.894          net: fpgack40_buf/YOUT
  1.864                        fpgack40_buf/U_GB:An (f)
               +     0.061          cell: ADLIB:GBM
  1.925                        fpgack40_buf/U_GB:YWn (f)
               +     0.422          net: fpgack40_buf/U_GB_YWn
  2.347                        fpgack40_buf/U_GB_RGB1_RGB86:An (f)
               +     0.219          cell: ADLIB:RGB
  2.566                        fpgack40_buf/U_GB_RGB1_RGB86:YL (r)
               +     0.362          net: fpgack40_buf/U_GB_RGB1_RGB86_rgbl_net_1
  2.928                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[1]:CLK (r)
               +     0.060          cell: ADLIB:SLE
  2.988                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[1]:Q (r)
               +     0.269          net: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[1]
  3.257                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[1]:D (r)
                                    
  3.257                        data arrival time
  ________________________________________________________
  Data required time calculation
  1.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0
               +     0.000          Clock source
  1.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK_0 (r)
               +     2.500          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_RXCLK_0
  3.500                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:An (f)
               +     0.257          cell: ADLIB:GBM
  3.757                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:YWn (f)
               +     0.409          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_YWn
  4.166                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB8:An (f)
               +     0.219          cell: ADLIB:RGB
  4.385                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB8:YL (r)
               +     0.329          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB8_rgbl_net_1
  4.714                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[1]:CLK (r)
               -     0.201          Library setup time: ADLIB:SLE
  4.513                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[1]:D
                                    
  4.513                        data required time


Operating Conditions : BEST

END SET FPGACK40 to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0

----------------------------------------------------

Clock Domain CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK[0]

SET Register to Register

Path 1
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[9]
  Delay (ns):              0.948
  Slack (ns):              0.397
  Arrival (ns):            5.891
  Required (ns):           6.288
  Setup (ns):              1.712
  Minimum Period (ns):     7.603
  Operating Conditions:    WORST

Path 2
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[1]
  Delay (ns):              0.931
  Slack (ns):              0.426
  Arrival (ns):            5.874
  Required (ns):           6.300
  Setup (ns):              1.700
  Minimum Period (ns):     7.574
  Operating Conditions:    WORST

Path 3
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[0]
  Delay (ns):              0.925
  Slack (ns):              0.443
  Arrival (ns):            5.868
  Required (ns):           6.311
  Setup (ns):              1.689
  Minimum Period (ns):     7.557
  Operating Conditions:    WORST

Path 4
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[7]
  Delay (ns):              0.947
  Slack (ns):              0.457
  Arrival (ns):            5.890
  Required (ns):           6.347
  Setup (ns):              1.653
  Minimum Period (ns):     7.543
  Operating Conditions:    WORST

Path 5
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdin_p[0]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:D
  Delay (ns):              1.067
  Slack (ns):              6.657
  Arrival (ns):            6.018
  Required (ns):          12.675
  Setup (ns):              0.254
  Minimum Period (ns):     1.343
  Operating Conditions:    WORST


Expanded Path 1
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:CLK
  To: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[9]
  data required time                                  6.288
  data arrival time                          -        5.891
  slack                                               0.397
  ________________________________________________________
  Data arrival time calculation
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK[0]
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK[0] (r)
               +     3.183          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_TXCLK[0]
  3.183                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_0:An (f)
               +     0.374          cell: ADLIB:GBM
  3.557                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_0:YWn (f)
               +     0.587          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_0/U0_YWn
  4.144                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_0/U0_RGB1_RGB0:An (f)
               +     0.317          cell: ADLIB:RGB
  4.461                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_0/U0_RGB1_RGB0:YL (r)
               +     0.482          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_0/U0_RGB1_RGB0_rgbl_net_1
  4.943                        CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:CLK (r)
               +     0.108          cell: ADLIB:SLE
  5.051                        CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:Q (f)
               +     0.420          net: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2_txdout[0]
  5.471                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/IP_INTERFACE_189:B (f)
               +     0.224          cell: ADLIB:IP_INTERFACE
  5.695                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/IP_INTERFACE_189:IPB (f)
               +     0.196          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXDATA_net[9]
  5.891                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[9] (f)
                                    
  5.891                        data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK[0]
               +     0.000          Clock source
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK[0] (r)
               -     1.712          Library setup time: ADLIB:SERDESIF_075_IP
  6.288                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[9]
                                    
  6.288                        data required time


Operating Conditions : WORST

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK[0]
  To:   CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdin_p[0]:ALn
  Delay (ns):              1.724
  Slack (ns):              9.402
  Arrival (ns):            1.724
  Required (ns):          11.126
  Recovery (ns):           0.280
  Minimum Period (ns):    -1.402
  Skew (ns):              -3.406
  Operating Conditions:     BEST

Path 2
  From: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK[0]
  To:   CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:ALn
  Delay (ns):              1.400
  Slack (ns):              9.721
  Arrival (ns):            1.400
  Required (ns):          11.121
  Recovery (ns):           0.280
  Minimum Period (ns):    -1.721
  Skew (ns):              -3.401
  Operating Conditions:     BEST


Expanded Path 1
  From: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK[0]
  To: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdin_p[0]:ALn
  data required time                                 11.126
  data arrival time                          -        1.724
  slack                                               9.402
  ________________________________________________________
  Data arrival time calculation
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK[0]
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK[0] (r)
               +     0.783          cell: ADLIB:SERDESIF_075_IP
  0.783                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXRSTN[0] (r)
               +     0.941          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_2_TX_RESET_N
  1.724                        CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdin_p[0]:ALn (r)
                                    
  1.724                        data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK[0]
               +     0.000          Clock source
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK[0] (r)
               +     2.199          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_TXCLK[0]
  10.199                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_0:An (f)
               +     0.257          cell: ADLIB:GBM
  10.456                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_0:YWn (f)
               +     0.399          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_0/U0_YWn
  10.855                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_0/U0_RGB1:An (f)
               +     0.219          cell: ADLIB:RGB
  11.074                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_0/U0_RGB1:YL (r)
               +     0.332          net: CAEN_LINK_instance/I_EPCS_SERDES/Lane2_TX_CLK
  11.406                       CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdin_p[0]:CLK (r)
               -     0.280          Library recovery time: ADLIB:SLE
  11.126                       CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdin_p[0]:ALn
                                    
  11.126                       data required time


Operating Conditions : BEST

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0

SET Register to Register

Path 1
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0/txdout[2]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:M_RDATA_HRDATA[34]
  Delay (ns):              1.094
  Slack (ns):             -0.688
  Arrival (ns):            6.597
  Required (ns):           5.909
  Setup (ns):              2.091
  Minimum Period (ns):     8.688
  Operating Conditions:    WORST

Path 2
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0/txdout[0]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:M_RDATA_HRDATA[32]
  Delay (ns):              0.929
  Slack (ns):             -0.583
  Arrival (ns):            6.432
  Required (ns):           5.849
  Setup (ns):              2.151
  Minimum Period (ns):     8.583
  Operating Conditions:    WORST

Path 3
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0/txdout[9]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:M_RDATA_HRDATA[41]
  Delay (ns):              1.105
  Slack (ns):             -0.578
  Arrival (ns):            6.608
  Required (ns):           6.030
  Setup (ns):              1.970
  Minimum Period (ns):     8.578
  Operating Conditions:    WORST

Path 4
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0/txdout[3]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:M_RDATA_HRDATA[35]
  Delay (ns):              1.011
  Slack (ns):             -0.551
  Arrival (ns):            6.473
  Required (ns):           5.922
  Setup (ns):              2.078
  Minimum Period (ns):     8.551
  Operating Conditions:    WORST

Path 5
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0/txdout[1]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:M_RDATA_HRDATA[33]
  Delay (ns):              0.929
  Slack (ns):             -0.508
  Arrival (ns):            6.445
  Required (ns):           5.937
  Setup (ns):              2.063
  Minimum Period (ns):     8.508
  Operating Conditions:    WORST


Expanded Path 1
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0/txdout[2]:CLK
  To: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:M_RDATA_HRDATA[34]
  data required time                                  5.909
  data arrival time                          -        6.597
  slack                                              -0.688
  ________________________________________________________
  Data arrival time calculation
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK_0 (r)
               +     3.693          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_TXCLK_0
  3.693                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:An (f)
               +     0.374          cell: ADLIB:GBM
  4.067                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:YWn (f)
               +     0.588          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_YWn
  4.655                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB5:An (f)
               +     0.317          cell: ADLIB:RGB
  4.972                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB5:YL (r)
               +     0.531          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB5_rgbl_net_1
  5.503                        CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0/txdout[2]:CLK (r)
               +     0.087          cell: ADLIB:SLE
  5.590                        CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0/txdout[2]:Q (r)
               +     0.592          net: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0_txdout[2]
  6.182                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/IP_INTERFACE_122:A (r)
               +     0.194          cell: ADLIB:IP_INTERFACE
  6.376                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/IP_INTERFACE_122:IPA (r)
               +     0.221          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/M_RDATA_HRDATA_net[34]
  6.597                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:M_RDATA_HRDATA[34] (r)
                                    
  6.597                        data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0
               +     0.000          Clock source
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK_0 (r)
               -     2.091          Library setup time: ADLIB:SERDESIF_075_IP
  5.909                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:M_RDATA_HRDATA[34]
                                    
  5.909                        data required time


Operating Conditions : WORST

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_reset_n[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_ENC_10.ENC_10/UD/Y[2]:ALn
  Delay (ns):              2.032
  Slack (ns):              5.602
  Arrival (ns):            7.534
  Required (ns):          13.136
  Recovery (ns):           0.353
  Minimum Period (ns):     2.398
  Skew (ns):               0.013
  Operating Conditions:    WORST

Path 2
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_reset_n[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_ENC_10.ENC_10/UD/Y[1]:ALn
  Delay (ns):              2.032
  Slack (ns):              5.602
  Arrival (ns):            7.534
  Required (ns):          13.136
  Recovery (ns):           0.353
  Minimum Period (ns):     2.398
  Skew (ns):               0.013
  Operating Conditions:    WORST

Path 3
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_reset_n[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_ENC_10.ENC_10/UD/Y[0]:ALn
  Delay (ns):              2.032
  Slack (ns):              5.602
  Arrival (ns):            7.534
  Required (ns):          13.136
  Recovery (ns):           0.353
  Minimum Period (ns):     2.398
  Skew (ns):               0.013
  Operating Conditions:    WORST

Path 4
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_reset_n[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_ENC_10.ENC_10/UD/DCODE_4B[2]:ALn
  Delay (ns):              2.032
  Slack (ns):              5.602
  Arrival (ns):            7.534
  Required (ns):          13.136
  Recovery (ns):           0.353
  Minimum Period (ns):     2.398
  Skew (ns):               0.013
  Operating Conditions:    WORST

Path 5
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_reset_n[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_ENC_10.ENC_10/UD/DCODE_4B[0]:ALn
  Delay (ns):              2.032
  Slack (ns):              5.602
  Arrival (ns):            7.534
  Required (ns):          13.136
  Recovery (ns):           0.353
  Minimum Period (ns):     2.398
  Skew (ns):               0.013
  Operating Conditions:    WORST


Expanded Path 1
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_reset_n[1]:CLK
  To: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_ENC_10.ENC_10/UD/Y[2]:ALn
  data required time                                 13.136
  data arrival time                          -        7.534
  slack                                               5.602
  ________________________________________________________
  Data arrival time calculation
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK_0 (r)
               +     3.693          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_TXCLK_0
  3.693                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:An (f)
               +     0.374          cell: ADLIB:GBM
  4.067                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:YWn (f)
               +     0.586          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_YWn
  4.653                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB4:An (f)
               +     0.317          cell: ADLIB:RGB
  4.970                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB4:YL (r)
               +     0.532          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB4_rgbl_net_1
  5.502                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_reset_n[1]:CLK (r)
               +     0.087          cell: ADLIB:SLE
  5.589                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_reset_n[1]:Q (r)
               +     0.568          net: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_reset_n[1]
  6.157                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_rst_n:B (r)
               +     0.074          cell: ADLIB:CFG2
  6.231                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_rst_n:Y (r)
               +     1.303          net: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_rst_n
  7.534                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_ENC_10.ENC_10/UD/Y[2]:ALn (r)
                                    
  7.534                        data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0
               +     0.000          Clock source
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK_0 (r)
               +     3.693          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_TXCLK_0
  11.693                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:An (f)
               +     0.374          cell: ADLIB:GBM
  12.067                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:YWn (f)
               +     0.586          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_YWn
  12.653                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB4:An (f)
               +     0.317          cell: ADLIB:RGB
  12.970                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB4:YL (r)
               +     0.519          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB4_rgbl_net_1
  13.489                       CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_ENC_10.ENC_10/UD/Y[2]:CLK (r)
               -     0.353          Library recovery time: ADLIB:SLE
  13.136                       CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_ENC_10.ENC_10/UD/Y[2]:ALn
                                    
  13.136                       data required time


Operating Conditions : WORST

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0 to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0

No Path 

END SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0 to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0

----------------------------------------------------

SET CAEN_LINK_instance/I_conet_interf/token:Q to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0

No Path 

END SET CAEN_LINK_instance/I_conet_interf/token:Q to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0

----------------------------------------------------

SET tx_clk to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0

Path 1
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/RW1.UI_ram_wrapper_1/U2_asyncnonpipe/trigger_fifo_trigger_fifo_0_USRAM_top_R0C0/INST_RAM64x18_IP:A_ADDR_CLK
  To:   CAEN_LINK_instance/I_conet_interf/irq1:D
  Delay (ns):              1.785
  Slack (ns):              9.405
  Arrival (ns):            2.231
  Required (ns):          11.636
  Setup (ns):              0.138
  Operating Conditions:     BEST


Expanded Path 1
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/RW1.UI_ram_wrapper_1/U2_asyncnonpipe/trigger_fifo_trigger_fifo_0_USRAM_top_R0C0/INST_RAM64x18_IP:A_ADDR_CLK
  To: CAEN_LINK_instance/I_conet_interf/irq1:D
  data required time                                 11.636
  data arrival time                          -        2.231
  slack                                               9.405
  ________________________________________________________
  Data arrival time calculation
  0.000                        tx_clk
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1:YL (r)
               +     0.343          net: CAEN_LINK_instance/EPCS_SERDES_Lane0_TX_CLK
  0.343                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/RW1.UI_ram_wrapper_1/U2_asyncnonpipe/trigger_fifo_trigger_fifo_0_USRAM_top_R0C0/FF_0:CLK (r)
               +     0.041          cell: ADLIB:SLE_IP_CLK
  0.384                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/RW1.UI_ram_wrapper_1/U2_asyncnonpipe/trigger_fifo_trigger_fifo_0_USRAM_top_R0C0/FF_0:IPCLKn (f)
               +     0.062          net: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/RW1.UI_ram_wrapper_1/U2_asyncnonpipe/trigger_fifo_trigger_fifo_0_USRAM_top_R0C0/A_ADDR_CLK_net
  0.446                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/RW1.UI_ram_wrapper_1/U2_asyncnonpipe/trigger_fifo_trigger_fifo_0_USRAM_top_R0C0/INST_RAM64x18_IP:A_ADDR_CLK (r)
               +     1.197          cell: ADLIB:RAM64x18_IP
  1.643                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/RW1.UI_ram_wrapper_1/U2_asyncnonpipe/trigger_fifo_trigger_fifo_0_USRAM_top_R0C0/INST_RAM64x18_IP:A_DOUT[0] (f)
               +     0.588          net: CAEN_LINK_instance/I_conet_interf/irq_tclk
  2.231                        CAEN_LINK_instance/I_conet_interf/irq1:D (f)
                                    
  2.231                        data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0
               +     0.000          Clock source
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK_0 (r)
               +     2.551          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_TXCLK_0
  10.551                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:An (f)
               +     0.257          cell: ADLIB:GBM
  10.808                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:YWn (f)
               +     0.402          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_YWn
  11.210                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB4:An (f)
               +     0.219          cell: ADLIB:RGB
  11.429                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB4:YL (r)
               +     0.345          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB4_rgbl_net_1
  11.774                       CAEN_LINK_instance/I_conet_interf/irq1:CLK (r)
               -     0.138          Library setup time: ADLIB:SLE
  11.636                       CAEN_LINK_instance/I_conet_interf/irq1:D
                                    
  11.636                       data required time


Operating Conditions : BEST

END SET tx_clk to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0

----------------------------------------------------

SET FPGACK40 to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0

Path 1
  From: CAEN_LINK_instance/I_conet_interf/pckw:CLK
  To:   CAEN_LINK_instance/I_conet_interf/inc[0]:D
  Delay (ns):              0.546
  Slack (ns):              1.104
  Arrival (ns):            3.475
  Required (ns):           4.579
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 2
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[0]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[0]:D
  Delay (ns):              0.418
  Slack (ns):              1.248
  Arrival (ns):            3.341
  Required (ns):           4.589
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 3
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[4]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[4]:D
  Delay (ns):              0.410
  Slack (ns):              1.256
  Arrival (ns):            3.333
  Required (ns):           4.589
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 4
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[2]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[2]:D
  Delay (ns):              0.329
  Slack (ns):              1.300
  Arrival (ns):            3.258
  Required (ns):           4.558
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 5
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[1]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[1]:D
  Delay (ns):              0.323
  Slack (ns):              1.312
  Arrival (ns):            3.253
  Required (ns):           4.565
  Setup (ns):              0.201
  Operating Conditions:     BEST


Expanded Path 1
  From: CAEN_LINK_instance/I_conet_interf/pckw:CLK
  To: CAEN_LINK_instance/I_conet_interf/inc[0]:D
  data required time                                  4.579
  data arrival time                          -        3.475
  slack                                               1.104
  ________________________________________________________
  Data arrival time calculation
  0.000                        FPGACK40
               +     0.000          Clock source
  0.000                        FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  0.000                        fpgack40_buf/U_IOPADP:PAD_P (r)
               +     0.970          cell: ADLIB:IOPADP_IN
  0.970                        fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     0.894          net: fpgack40_buf/YOUT
  1.864                        fpgack40_buf/U_GB:An (f)
               +     0.061          cell: ADLIB:GBM
  1.925                        fpgack40_buf/U_GB:YWn (f)
               +     0.422          net: fpgack40_buf/U_GB_YWn
  2.347                        fpgack40_buf/U_GB_RGB1_RGB86:An (f)
               +     0.219          cell: ADLIB:RGB
  2.566                        fpgack40_buf/U_GB_RGB1_RGB86:YL (r)
               +     0.363          net: fpgack40_buf/U_GB_RGB1_RGB86_rgbl_net_1
  2.929                        CAEN_LINK_instance/I_conet_interf/pckw:CLK (r)
               +     0.060          cell: ADLIB:SLE
  2.989                        CAEN_LINK_instance/I_conet_interf/pckw:Q (r)
               +     0.486          net: CAEN_LINK_instance/I_conet_interf/pckw
  3.475                        CAEN_LINK_instance/I_conet_interf/inc[0]:D (r)
                                    
  3.475                        data arrival time
  ________________________________________________________
  Data required time calculation
  1.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0
               +     0.000          Clock source
  1.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK_0 (r)
               +     2.551          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_TXCLK_0
  3.551                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:An (f)
               +     0.257          cell: ADLIB:GBM
  3.808                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:YWn (f)
               +     0.399          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_YWn
  4.207                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB1:An (f)
               +     0.219          cell: ADLIB:RGB
  4.426                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB1:YL (r)
               +     0.354          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB1_rgbl_net_1
  4.780                        CAEN_LINK_instance/I_conet_interf/inc[0]:CLK (r)
               -     0.201          Library setup time: ADLIB:SLE
  4.579                        CAEN_LINK_instance/I_conet_interf/inc[0]:D
                                    
  4.579                        data required time


Operating Conditions : BEST

END SET FPGACK40 to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0

----------------------------------------------------

Clock Domain CAEN_LINK_instance/I_conet_interf/endpck:Q

Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin CAEN_LINK_instance/I_conet_interf/Q_arst0_i_rs:CLK

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain CAEN_LINK_instance/I_conet_interf/token:Q

Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin CAEN_LINK_instance/I_conet_interf/toksr:CLK

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain EPCS_Demo_instance/CCC_0/GL0

SET Register to Register

Path 1
  From: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_BASE
  To:   EPCS_Demo_instance/ConfigMaster_0/HADDR_int[19]:D
  Delay (ns):             10.522
  Slack (ns):             38.878
  Arrival (ns):           18.107
  Required (ns):          56.985
  Setup (ns):              0.254
  Minimum Period (ns):    11.122
  Operating Conditions:    WORST

Path 2
  From: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_BASE
  To:   EPCS_Demo_instance/ConfigMaster_0/HADDR_int[6]:D
  Delay (ns):             10.490
  Slack (ns):             38.910
  Arrival (ns):           18.075
  Required (ns):          56.985
  Setup (ns):              0.254
  Minimum Period (ns):    11.090
  Operating Conditions:    WORST

Path 3
  From: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_BASE
  To:   EPCS_Demo_instance/ConfigMaster_0/HADDR_int[3]:D
  Delay (ns):             10.490
  Slack (ns):             38.910
  Arrival (ns):           18.075
  Required (ns):          56.985
  Setup (ns):              0.254
  Minimum Period (ns):    11.090
  Operating Conditions:    WORST

Path 4
  From: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_BASE
  To:   EPCS_Demo_instance/ConfigMaster_0/HADDR_int[20]:D
  Delay (ns):             10.350
  Slack (ns):             39.041
  Arrival (ns):           17.935
  Required (ns):          56.976
  Setup (ns):              0.254
  Minimum Period (ns):    10.959
  Operating Conditions:    WORST

Path 5
  From: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_BASE
  To:   EPCS_Demo_instance/ConfigMaster_0/HADDR_int[23]:D
  Delay (ns):             10.350
  Slack (ns):             39.042
  Arrival (ns):           17.935
  Required (ns):          56.977
  Setup (ns):              0.254
  Minimum Period (ns):    10.958
  Operating Conditions:    WORST


Expanded Path 1
  From: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_BASE
  To: EPCS_Demo_instance/ConfigMaster_0/HADDR_int[19]:D
  data required time                                 56.985
  data arrival time                          -       18.107
  slack                                              38.878
  ________________________________________________________
  Data arrival time calculation
  0.000                        EPCS_Demo_instance/CCC_0/GL0
               +     0.000          Clock source
  0.000                        EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     5.164          Clock generation
  5.164                        
               +     0.458          net: EPCS_Demo_instance/CCC_0/GL0_net
  5.622                        EPCS_Demo_instance/CCC_0/GL0_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  5.800                        EPCS_Demo_instance/CCC_0/GL0_INST:YEn (f)
               +     0.631          net: EPCS_Demo_instance/CCC_0/GL0_INST/U0_YWn_GEast
  6.431                        EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1:An (f)
               +     0.316          cell: ADLIB:RGB
  6.747                        EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1:YR (r)
               +     0.413          net: EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_YR
  7.160                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_268:B (r)
               +     0.209          cell: ADLIB:IP_INTERFACE
  7.369                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_268:IPB (r)
               +     0.216          net: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST/CLK_BASE_net
  7.585                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_BASE (r)
               +     1.714          cell: ADLIB:MSS_075_IP
  9.299                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST/INST_MSS_075_IP:F_FM0_READYOUT (f)
               +     0.987          net: EPCS_Demo_instance/CoreAHBLite_0_AHBmslave16_HREADY
  10.286                       EPCS_Demo_instance/CoreAHBLite_0/matrix4x16/masterstage_0/HREADY_M_u_i_a2:B (f)
               +     0.315          cell: ADLIB:CFG4
  10.601                       EPCS_Demo_instance/CoreAHBLite_0/matrix4x16/masterstage_0/HREADY_M_u_i_a2:Y (r)
               +     0.313          net: EPCS_Demo_instance/CoreAHBLite_0/matrix4x16/masterstage_0/N_76
  10.914                       EPCS_Demo_instance/CoreAHBLite_0/matrix4x16/masterstage_0/HREADY_M_u_i_a5:D (r)
               +     0.336          cell: ADLIB:CFG4
  11.250                       EPCS_Demo_instance/CoreAHBLite_0/matrix4x16/masterstage_0/HREADY_M_u_i_a5:Y (f)
               +     1.989          net: EPCS_Demo_instance/N_59
  13.239                       EPCS_Demo_instance/ConfigMaster_0/d_haddr_write_1_sqmuxa_1:B (f)
               +     0.087          cell: ADLIB:CFG4
  13.326                       EPCS_Demo_instance/ConfigMaster_0/d_haddr_write_1_sqmuxa_1:Y (f)
               +     0.224          net: EPCS_Demo_instance/ConfigMaster_0/d_haddr_write_1_sqmuxa_1
  13.550                       EPCS_Demo_instance/ConfigMaster_0/un1_d_haddr_write_1_sqmuxa:D (f)
               +     0.087          cell: ADLIB:CFG4
  13.637                       EPCS_Demo_instance/ConfigMaster_0/un1_d_haddr_write_1_sqmuxa:Y (f)
               +     0.222          net: EPCS_Demo_instance/ConfigMaster_0/un1_d_haddr_write_1_sqmuxa
  13.859                       EPCS_Demo_instance/ConfigMaster_0/d_haddr_write_1_sqmuxa_2:A (f)
               +     0.087          cell: ADLIB:CFG2
  13.946                       EPCS_Demo_instance/ConfigMaster_0/d_haddr_write_1_sqmuxa_2:Y (f)
               +     0.231          net: EPCS_Demo_instance/ConfigMaster_0/d_haddr_write_1_sqmuxa_2
  14.177                       EPCS_Demo_instance/ConfigMaster_0/un1_d_HWRITE_0_sqmuxa_1:C (f)
               +     0.209          cell: ADLIB:CFG3
  14.386                       EPCS_Demo_instance/ConfigMaster_0/un1_d_HWRITE_0_sqmuxa_1:Y (f)
               +     0.611          net: EPCS_Demo_instance/ConfigMaster_0/un1_d_HWRITE_0_sqmuxa_1_i
  14.997                       EPCS_Demo_instance/ConfigMaster_0/un1_d_state89_1:C (f)
               +     0.164          cell: ADLIB:CFG4
  15.161                       EPCS_Demo_instance/ConfigMaster_0/un1_d_state89_1:Y (f)
               +     0.300          net: EPCS_Demo_instance/ConfigMaster_0/un1_d_state89_1_i
  15.461                       EPCS_Demo_instance/ConfigMaster_0/un1_d_state89_3:C (f)
               +     0.324          cell: ADLIB:CFG4
  15.785                       EPCS_Demo_instance/ConfigMaster_0/un1_d_state89_3:Y (r)
               +     2.045          net: EPCS_Demo_instance/ConfigMaster_0/un1_d_state89_3
  17.830                       EPCS_Demo_instance/ConfigMaster_0/d_HADDR_0_iv[19]:B (r)
               +     0.202          cell: ADLIB:CFG4
  18.032                       EPCS_Demo_instance/ConfigMaster_0/d_HADDR_0_iv[19]:Y (r)
               +     0.075          net: EPCS_Demo_instance/ConfigMaster_0/d_HADDR[19]
  18.107                       EPCS_Demo_instance/ConfigMaster_0/HADDR_int[19]:D (r)
                                    
  18.107                       data arrival time
  ________________________________________________________
  Data required time calculation
  50.000                       EPCS_Demo_instance/CCC_0/GL0
               +     0.000          Clock source
  50.000                       EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     5.164          Clock generation
  55.164                       
               +     0.458          net: EPCS_Demo_instance/CCC_0/GL0_net
  55.622                       EPCS_Demo_instance/CCC_0/GL0_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  55.800                       EPCS_Demo_instance/CCC_0/GL0_INST:YEn (f)
               +     0.622          net: EPCS_Demo_instance/CCC_0/GL0_INST/U0_YWn_GEast
  56.422                       EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB9:An (f)
               +     0.316          cell: ADLIB:RGB
  56.738                       EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB9:YR (r)
               +     0.501          net: EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB9_rgbr_net_1
  57.239                       EPCS_Demo_instance/ConfigMaster_0/HADDR_int[19]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  56.985                       EPCS_Demo_instance/ConfigMaster_0/HADDR_int[19]:D
                                    
  56.985                       data required time


Operating Conditions : WORST

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int_rep:CLK
  To:   EPCS_Demo_instance/ConfigMaster_0/rdata[4]:ALn
  Delay (ns):              3.029
  Slack (ns):             46.605
  Arrival (ns):           10.296
  Required (ns):          56.901
  Recovery (ns):           0.353
  Minimum Period (ns):     3.395
  Skew (ns):               0.013
  Operating Conditions:    WORST

Path 2
  From: EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int_rep:CLK
  To:   EPCS_Demo_instance/ConfigMaster_0/ins2[14]:ALn
  Delay (ns):              3.029
  Slack (ns):             46.605
  Arrival (ns):           10.296
  Required (ns):          56.901
  Recovery (ns):           0.353
  Minimum Period (ns):     3.395
  Skew (ns):               0.013
  Operating Conditions:    WORST

Path 3
  From: EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int_rep:CLK
  To:   EPCS_Demo_instance/ConfigMaster_0/acc[6]:ALn
  Delay (ns):              3.029
  Slack (ns):             46.605
  Arrival (ns):           10.296
  Required (ns):          56.901
  Recovery (ns):           0.353
  Minimum Period (ns):     3.395
  Skew (ns):               0.013
  Operating Conditions:    WORST

Path 4
  From: EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int_rep:CLK
  To:   EPCS_Demo_instance/ConfigMaster_0/acc[14]:ALn
  Delay (ns):              3.029
  Slack (ns):             46.605
  Arrival (ns):           10.296
  Required (ns):          56.901
  Recovery (ns):           0.353
  Minimum Period (ns):     3.395
  Skew (ns):               0.013
  Operating Conditions:    WORST

Path 5
  From: EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int_rep:CLK
  To:   EPCS_Demo_instance/ConfigMaster_0/acc[13]:ALn
  Delay (ns):              3.017
  Slack (ns):             46.608
  Arrival (ns):           10.284
  Required (ns):          56.892
  Recovery (ns):           0.353
  Minimum Period (ns):     3.392
  Skew (ns):               0.022
  Operating Conditions:    WORST


Expanded Path 1
  From: EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int_rep:CLK
  To: EPCS_Demo_instance/ConfigMaster_0/rdata[4]:ALn
  data required time                                 56.901
  data arrival time                          -       10.296
  slack                                              46.605
  ________________________________________________________
  Data arrival time calculation
  0.000                        EPCS_Demo_instance/CCC_0/GL0
               +     0.000          Clock source
  0.000                        EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     5.164          Clock generation
  5.164                        
               +     0.458          net: EPCS_Demo_instance/CCC_0/GL0_net
  5.622                        EPCS_Demo_instance/CCC_0/GL0_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  5.800                        EPCS_Demo_instance/CCC_0/GL0_INST:YEn (f)
               +     0.638          net: EPCS_Demo_instance/CCC_0/GL0_INST/U0_YWn_GEast
  6.438                        EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB11:An (f)
               +     0.316          cell: ADLIB:RGB
  6.754                        EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB11:YR (r)
               +     0.513          net: EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB11_rgbr_net_1
  7.267                        EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int_rep:CLK (r)
               +     0.087          cell: ADLIB:SLE
  7.354                        EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int_rep:Q (r)
               +     2.065          net: EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int_rep
  9.419                        EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int_rep_RNIOB72/U0_RGB1_RGB0:An (f)
               +     0.316          cell: ADLIB:RGB
  9.735                        EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int_rep_RNIOB72/U0_RGB1_RGB0:YR (r)
               +     0.561          net: EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int_rep_RNIOB72/U0_RGB1_RGB0_rgbr_net_1
  10.296                       EPCS_Demo_instance/ConfigMaster_0/rdata[4]:ALn (r)
                                    
  10.296                       data arrival time
  ________________________________________________________
  Data required time calculation
  50.000                       EPCS_Demo_instance/CCC_0/GL0
               +     0.000          Clock source
  50.000                       EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     5.164          Clock generation
  55.164                       
               +     0.458          net: EPCS_Demo_instance/CCC_0/GL0_net
  55.622                       EPCS_Demo_instance/CCC_0/GL0_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  55.800                       EPCS_Demo_instance/CCC_0/GL0_INST:YEn (f)
               +     0.630          net: EPCS_Demo_instance/CCC_0/GL0_INST/U0_YWn_GEast
  56.430                       EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB1:An (f)
               +     0.316          cell: ADLIB:RGB
  56.746                       EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB1:YR (r)
               +     0.508          net: EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB1_rgbr_net_1
  57.254                       EPCS_Demo_instance/ConfigMaster_0/rdata[4]:CLK (r)
               -     0.353          Library recovery time: ADLIB:SLE
  56.901                       EPCS_Demo_instance/ConfigMaster_0/rdata[4]:ALn
                                    
  56.901                       data required time


Operating Conditions : WORST

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB to EPCS_Demo_instance/CCC_0/GL0

No Path 

END SET EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB to EPCS_Demo_instance/CCC_0/GL0

----------------------------------------------------

SET EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT to EPCS_Demo_instance/CCC_0/GL0

No Path 

END SET EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT to EPCS_Demo_instance/CCC_0/GL0

----------------------------------------------------

Clock Domain EPCS_Demo_instance/CCC_0/GL1

SET Register to Register

Path 1
  From: clock_counter[3]:CLK
  To:   state_clock[0]:D
  Delay (ns):              2.461
  Slack (ns):             22.240
  Arrival (ns):            9.336
  Required (ns):          31.576
  Setup (ns):              0.254
  Minimum Period (ns):     2.760
  Operating Conditions:    WORST

Path 2
  From: clock_counter[4]:CLK
  To:   state_clock[0]:D
  Delay (ns):              2.313
  Slack (ns):             22.399
  Arrival (ns):            9.177
  Required (ns):          31.576
  Setup (ns):              0.254
  Minimum Period (ns):     2.601
  Operating Conditions:    WORST

Path 3
  From: clock_counter[11]:CLK
  To:   state_clock[0]:D
  Delay (ns):              2.294
  Slack (ns):             22.411
  Arrival (ns):            9.165
  Required (ns):          31.576
  Setup (ns):              0.254
  Minimum Period (ns):     2.589
  Operating Conditions:    WORST

Path 4
  From: clock_counter[0]:CLK
  To:   state_clock[0]:D
  Delay (ns):              2.268
  Slack (ns):             22.444
  Arrival (ns):            9.132
  Required (ns):          31.576
  Setup (ns):              0.254
  Minimum Period (ns):     2.556
  Operating Conditions:    WORST

Path 5
  From: clock_counter[5]:CLK
  To:   state_clock[0]:D
  Delay (ns):              2.228
  Slack (ns):             22.474
  Arrival (ns):            9.102
  Required (ns):          31.576
  Setup (ns):              0.254
  Minimum Period (ns):     2.526
  Operating Conditions:    WORST


Expanded Path 1
  From: clock_counter[3]:CLK
  To: state_clock[0]:D
  data required time                                 31.576
  data arrival time                          -        9.336
  slack                                              22.240
  ________________________________________________________
  Data arrival time calculation
  0.000                        EPCS_Demo_instance/CCC_0/GL1
               +     0.000          Clock source
  0.000                        EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL1 (r)
               +     4.835          Clock generation
  4.835                        
               +     0.459          net: EPCS_Demo_instance/CCC_0/GL1_net
  5.294                        EPCS_Demo_instance/CCC_0/GL1_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  5.471                        EPCS_Demo_instance/CCC_0/GL1_INST:YWn (f)
               +     0.560          net: EPCS_Demo_instance/CCC_0/GL1_INST/U0_YWn
  6.031                        EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1:An (f)
               +     0.316          cell: ADLIB:RGB
  6.347                        EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1:YR (r)
               +     0.528          net: EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_YR
  6.875                        clock_counter[3]:CLK (r)
               +     0.108          cell: ADLIB:SLE
  6.983                        clock_counter[3]:Q (f)
               +     0.429          net: clock_counter[3]
  7.412                        state_clock_ns_1_0_.m15_e_11:C (f)
               +     0.287          cell: ADLIB:CFG4
  7.699                        state_clock_ns_1_0_.m15_e_11:Y (f)
               +     0.423          net: state_clock_ns_1_0_.m15_e_11
  8.122                        state_clock_ns_1_0_.m15_e:A (f)
               +     0.209          cell: ADLIB:CFG4
  8.331                        state_clock_ns_1_0_.m15_e:Y (f)
               +     0.448          net: state_clock_ns_1_0_.N_43_mux
  8.779                        state_clock_ns_1_0_.m17:A (f)
               +     0.099          cell: ADLIB:CFG3
  8.878                        state_clock_ns_1_0_.m17:Y (r)
               +     0.225          net: state_clock_ns_1_0_.N_44_mux
  9.103                        state_clock_ns_1_0_.m24:D (r)
               +     0.158          cell: ADLIB:CFG4
  9.261                        state_clock_ns_1_0_.m24:Y (r)
               +     0.075          net: state_clock_ns[0]
  9.336                        state_clock[0]:D (r)
                                    
  9.336                        data arrival time
  ________________________________________________________
  Data required time calculation
  25.000                       EPCS_Demo_instance/CCC_0/GL1
               +     0.000          Clock source
  25.000                       EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL1 (r)
               +     4.835          Clock generation
  29.835                       
               +     0.459          net: EPCS_Demo_instance/CCC_0/GL1_net
  30.294                       EPCS_Demo_instance/CCC_0/GL1_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  30.472                       EPCS_Demo_instance/CCC_0/GL1_INST:YEn (f)
               +     0.553          net: EPCS_Demo_instance/CCC_0/GL1_INST/U0_YWn_GEast
  31.025                       EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0:An (f)
               +     0.317          cell: ADLIB:RGB
  31.342                       EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0:YL (r)
               +     0.488          net: EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0_rgbl_net_1
  31.830                       state_clock[0]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  31.576                       state_clock[0]:D
                                    
  31.576                       data required time


Operating Conditions : WORST

END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From: lvCLKLOS
  To:   state_clock[0]:D
  Delay (ns):              6.441
  Arrival (ns):            6.441
  Setup (ns):              0.174
  External Setup (ns):    -0.024
  Operating Conditions:    WORST

Path 2
  From: lvCLKLOS
  To:   state_clock[1]:D
  Delay (ns):              6.439
  Arrival (ns):            6.439
  Setup (ns):              0.174
  External Setup (ns):    -0.035
  Operating Conditions:    WORST

Path 3
  From: lvCLKLOS
  To:   clock_selection[0]:D
  Delay (ns):              6.323
  Arrival (ns):            6.323
  Setup (ns):              0.254
  External Setup (ns):    -0.061
  Operating Conditions:    WORST

Path 4
  From: lvCLKLOS
  To:   clock_selection[1]:D
  Delay (ns):              3.823
  Arrival (ns):            3.823
  Setup (ns):              0.201
  External Setup (ns):    -0.565
  Operating Conditions:     BEST


Expanded Path 1
  From: lvCLKLOS
  To: state_clock[0]:D
  data required time                                    N/C
  data arrival time                          -        6.441
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        lvCLKLOS (r)
               +     0.000          net: lvCLKLOS
  0.000                        lvCLKLOS_ibuf/U0/U_IOPAD:PAD (r)
               +     1.960          cell: ADLIB:IOPAD_IN
  1.960                        lvCLKLOS_ibuf/U0/U_IOPAD:Y (r)
               +     0.030          net: lvCLKLOS_ibuf/U0/YIN1
  1.990                        lvCLKLOS_ibuf/U0/U_IOINFF:A (r)
               +     0.088          cell: ADLIB:IOINFF_BYPASS
  2.078                        lvCLKLOS_ibuf/U0/U_IOINFF:Y (r)
               +     3.443          net: lvCLKLOS_0
  5.521                        state_clock_ns_1_0_.m22_1_0:B (r)
               +     0.100          cell: ADLIB:CFG3
  5.621                        state_clock_ns_1_0_.m22_1_0:Y (f)
               +     0.219          net: state_clock_ns_1_0_.m22_1_0
  5.840                        state_clock_ns_1_0_.m22:C (f)
               +     0.087          cell: ADLIB:CFG3
  5.927                        state_clock_ns_1_0_.m22:Y (f)
               +     0.229          net: state_clock_ns_1_0_.N_31_mux
  6.156                        state_clock_ns_1_0_.m24:C (f)
               +     0.209          cell: ADLIB:CFG4
  6.365                        state_clock_ns_1_0_.m24:Y (f)
               +     0.076          net: state_clock_ns[0]
  6.441                        state_clock[0]:D (f)
                                    
  6.441                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          EPCS_Demo_instance/CCC_0/GL1
               +     0.000          Clock source
  N/C                          EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL1 (r)
               +     4.690          Clock generation
  N/C                          
               +     0.445          net: EPCS_Demo_instance/CCC_0/GL1_net
  N/C                          EPCS_Demo_instance/CCC_0/GL1_INST:An (r)
               +     0.173          cell: ADLIB:GBM
  N/C                          EPCS_Demo_instance/CCC_0/GL1_INST:YEn (f)
               +     0.536          net: EPCS_Demo_instance/CCC_0/GL1_INST/U0_YWn_GEast
  N/C                          EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0:An (f)
               +     0.307          cell: ADLIB:RGB
  N/C                          EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0:YL (r)
               +     0.488          net: EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0_rgbl_net_1
  N/C                          state_clock[0]:CLK (r)
               -     0.174          Library setup time: ADLIB:SLE
  N/C                          state_clock[0]:D


Operating Conditions : WORST

END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From: clock_selection[1]:CLK
  To:   CLK_SEL2
  Delay (ns):              8.438
  Arrival (ns):           15.291
  Clock to Out (ns):      15.291
  Operating Conditions:    WORST

Path 2
  From: clock_selection[0]:CLK
  To:   CLK_SEL1
  Delay (ns):              6.823
  Arrival (ns):           13.667
  Clock to Out (ns):      13.667
  Operating Conditions:    WORST

Path 3
  From: clock_selection[1]:CLK
  To:   CLKLEDG
  Delay (ns):              6.733
  Arrival (ns):           13.586
  Clock to Out (ns):      13.586
  Operating Conditions:    WORST

Path 4
  From: clock_selection[0]:CLK
  To:   CLKLEDR
  Delay (ns):              6.523
  Arrival (ns):           13.367
  Clock to Out (ns):      13.367
  Operating Conditions:    WORST


Expanded Path 1
  From: clock_selection[1]:CLK
  To: CLK_SEL2
  data required time                                    N/C
  data arrival time                          -       15.291
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        EPCS_Demo_instance/CCC_0/GL1
               +     0.000          Clock source
  0.000                        EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL1 (r)
               +     4.835          Clock generation
  4.835                        
               +     0.459          net: EPCS_Demo_instance/CCC_0/GL1_net
  5.294                        EPCS_Demo_instance/CCC_0/GL1_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  5.472                        EPCS_Demo_instance/CCC_0/GL1_INST:YEn (f)
               +     0.553          net: EPCS_Demo_instance/CCC_0/GL1_INST/U0_YWn_GEast
  6.025                        EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0:An (f)
               +     0.317          cell: ADLIB:RGB
  6.342                        EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0:YL (r)
               +     0.511          net: EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0_rgbl_net_1
  6.853                        clock_selection[1]:CLK (r)
               +     0.108          cell: ADLIB:SLE
  6.961                        clock_selection[1]:Q (f)
               +     5.501          net: CLKLEDG_c
  12.462                       CLK_SEL2_obuf/U0/U_IOOUTFF:A (f)
               +     0.330          cell: ADLIB:IOOUTFF_BYPASS
  12.792                       CLK_SEL2_obuf/U0/U_IOOUTFF:Y (f)
               +     0.095          net: CLK_SEL2_obuf/U0/DOUT
  12.887                       CLK_SEL2_obuf/U0/U_IOPAD:D (f)
               +     2.404          cell: ADLIB:IOPAD_TRI
  15.291                       CLK_SEL2_obuf/U0/U_IOPAD:PAD (f)
               +     0.000          net: CLK_SEL2
  15.291                       CLK_SEL2 (f)
                                    
  15.291                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          EPCS_Demo_instance/CCC_0/GL1
               +     0.000          Clock source
  N/C                          EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL1 (r)
               +     4.835          Clock generation
  N/C                          
                                    
  N/C                          CLK_SEL2 (f)


Operating Conditions : WORST

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET EPCS_Demo_instance/CCC_0/GL0 to EPCS_Demo_instance/CCC_0/GL1

No Path 

END SET EPCS_Demo_instance/CCC_0/GL0 to EPCS_Demo_instance/CCC_0/GL1

----------------------------------------------------

SET FPGACK40 to EPCS_Demo_instance/CCC_0/GL1

Path 1
  From: vme_int_instance/regs.clocksel[0]:CLK
  To:   state_clock[0]:D
  Delay (ns):              0.826
  Slack (ns):             25.760
  Arrival (ns):            3.754
  Required (ns):          29.514
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 2
  From: vme_int_instance/regs.clocksel[0]:CLK
  To:   state_clock[1]:D
  Delay (ns):              0.825
  Slack (ns):             25.766
  Arrival (ns):            3.753
  Required (ns):          29.519
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 3
  From: vme_int_instance/regs.clocksel[1]:CLK
  To:   clock_selection[0]:D
  Delay (ns):              0.822
  Slack (ns):             25.770
  Arrival (ns):            3.744
  Required (ns):          29.514
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 4
  From: vme_int_instance/regs.clocksel[2]:CLK
  To:   clock_selection[0]:D
  Delay (ns):              0.540
  Slack (ns):             26.036
  Arrival (ns):            3.478
  Required (ns):          29.514
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 5
  From: vme_int_instance/regs.clocksel[1]:CLK
  To:   clock_selection[1]:D
  Delay (ns):              0.479
  Slack (ns):             26.118
  Arrival (ns):            3.401
  Required (ns):          29.519
  Setup (ns):              0.201
  Operating Conditions:     BEST


Expanded Path 1
  From: vme_int_instance/regs.clocksel[0]:CLK
  To: state_clock[0]:D
  data required time                                 29.514
  data arrival time                          -        3.754
  slack                                              25.760
  ________________________________________________________
  Data arrival time calculation
  0.000                        FPGACK40
               +     0.000          Clock source
  0.000                        FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  0.000                        fpgack40_buf/U_IOPADP:PAD_P (r)
               +     0.970          cell: ADLIB:IOPADP_IN
  0.970                        fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     0.894          net: fpgack40_buf/YOUT
  1.864                        fpgack40_buf/U_GB:An (f)
               +     0.061          cell: ADLIB:GBM
  1.925                        fpgack40_buf/U_GB:YEn (f)
               +     0.424          net: fpgack40_buf/U_GB_YWn_GEast
  2.349                        fpgack40_buf/U_GB_RGB1_RGB51:An (f)
               +     0.219          cell: ADLIB:RGB
  2.568                        fpgack40_buf/U_GB_RGB1_RGB51:YL (r)
               +     0.360          net: fpgack40_buf/U_GB_RGB1_RGB51_rgbl_net_1
  2.928                        vme_int_instance/regs.clocksel[0]:CLK (r)
               +     0.074          cell: ADLIB:SLE
  3.002                        vme_int_instance/regs.clocksel[0]:Q (f)
               +     0.297          net: regs.clocksel[0]
  3.299                        state_clock_ns_1_0_.m22:B (f)
               +     0.102          cell: ADLIB:CFG3
  3.401                        state_clock_ns_1_0_.m22:Y (r)
               +     0.163          net: state_clock_ns_1_0_.N_31_mux
  3.564                        state_clock_ns_1_0_.m24:C (r)
               +     0.139          cell: ADLIB:CFG4
  3.703                        state_clock_ns_1_0_.m24:Y (r)
               +     0.051          net: state_clock_ns[0]
  3.754                        state_clock[0]:D (r)
                                    
  3.754                        data arrival time
  ________________________________________________________
  Data required time calculation
  25.000                       EPCS_Demo_instance/CCC_0/GL1
               +     0.000          Clock source
  25.000                       EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL1 (r)
               +     3.341          Clock generation
  28.341                       
               +     0.317          net: EPCS_Demo_instance/CCC_0/GL1_net
  28.658                       EPCS_Demo_instance/CCC_0/GL1_INST:An (r)
               +     0.122          cell: ADLIB:GBM
  28.780                       EPCS_Demo_instance/CCC_0/GL1_INST:YEn (f)
               +     0.379          net: EPCS_Demo_instance/CCC_0/GL1_INST/U0_YWn_GEast
  29.159                       EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0:An (f)
               +     0.219          cell: ADLIB:RGB
  29.378                       EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0:YL (r)
               +     0.337          net: EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0_rgbl_net_1
  29.715                       state_clock[0]:CLK (r)
               -     0.201          Library setup time: ADLIB:SLE
  29.514                       state_clock[0]:D
                                    
  29.514                       data required time


Operating Conditions : BEST

END SET FPGACK40 to EPCS_Demo_instance/CCC_0/GL1

----------------------------------------------------

SET DCLK0 to EPCS_Demo_instance/CCC_0/GL1

Path 1
  From: GBTX_RXRDY
  To:   state_clock[0]:D
  Delay (ns):              7.052
  Slack (ns):             20.413
  Arrival (ns):           11.052
  Required (ns):          31.465
  Setup (ns):              0.174
  Operating Conditions:    WORST

Path 2
  From: GBTX_RXRDY
  To:   state_clock[1]:D
  Delay (ns):              7.050
  Slack (ns):             20.424
  Arrival (ns):           11.050
  Required (ns):          31.474
  Setup (ns):              0.174
  Operating Conditions:    WORST

Path 3
  From: GBTX_RXRDY
  To:   clock_selection[0]:D
  Delay (ns):              6.318
  Slack (ns):             21.066
  Arrival (ns):           10.318
  Required (ns):          31.384
  Setup (ns):              0.254
  Operating Conditions:    WORST


Expanded Path 1
  From: GBTX_RXRDY
  To: state_clock[0]:D
  data required time                                 31.465
  data arrival time                          -       11.052
  slack                                              20.413
  ________________________________________________________
  Data arrival time calculation
  0.000                        DCLK0
               +     4.000          Input Delay Constraint
  4.000                        GBTX_RXRDY (f)
               +     0.000          net: GBTX_RXRDY
  4.000                        GBTX_RXRDY_ibuf/U0/U_IOPAD:PAD (f)
               +     1.916          cell: ADLIB:IOPAD_IN
  5.916                        GBTX_RXRDY_ibuf/U0/U_IOPAD:Y (f)
               +     0.098          net: GBTX_RXRDY_ibuf/U0/YIN1
  6.014                        GBTX_RXRDY_ibuf/U0/U_IOINFF:A (f)
               +     0.141          cell: ADLIB:IOINFF_BYPASS
  6.155                        GBTX_RXRDY_ibuf/U0/U_IOINFF:Y (f)
               +     3.868          net: GBTX_RXRDY_0
  10.023                       state_clock_ns_1_0_.m22_1_0:A (f)
               +     0.209          cell: ADLIB:CFG3
  10.232                       state_clock_ns_1_0_.m22_1_0:Y (f)
               +     0.219          net: state_clock_ns_1_0_.m22_1_0
  10.451                       state_clock_ns_1_0_.m22:C (f)
               +     0.087          cell: ADLIB:CFG3
  10.538                       state_clock_ns_1_0_.m22:Y (f)
               +     0.229          net: state_clock_ns_1_0_.N_31_mux
  10.767                       state_clock_ns_1_0_.m24:C (f)
               +     0.209          cell: ADLIB:CFG4
  10.976                       state_clock_ns_1_0_.m24:Y (f)
               +     0.076          net: state_clock_ns[0]
  11.052                       state_clock[0]:D (f)
                                    
  11.052                       data arrival time
  ________________________________________________________
  Data required time calculation
  25.000                       EPCS_Demo_instance/CCC_0/GL1
               +     0.000          Clock source
  25.000                       EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL1 (r)
               +     4.690          Clock generation
  29.690                       
               +     0.445          net: EPCS_Demo_instance/CCC_0/GL1_net
  30.135                       EPCS_Demo_instance/CCC_0/GL1_INST:An (r)
               +     0.173          cell: ADLIB:GBM
  30.308                       EPCS_Demo_instance/CCC_0/GL1_INST:YEn (f)
               +     0.536          net: EPCS_Demo_instance/CCC_0/GL1_INST/U0_YWn_GEast
  30.844                       EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0:An (f)
               +     0.307          cell: ADLIB:RGB
  31.151                       EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0:YL (r)
               +     0.488          net: EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0_rgbl_net_1
  31.639                       state_clock[0]:CLK (r)
               -     0.174          Library setup time: ADLIB:SLE
  31.465                       state_clock[0]:D
                                    
  31.465                       data required time


Operating Conditions : WORST

END SET DCLK0 to EPCS_Demo_instance/CCC_0/GL1

----------------------------------------------------

Clock Domain EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB

SET Register to Register

Path 1
  From: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_CONFIG_APB
  To:   EPCS_Demo_instance/CORECONFIGP_0/FIC_2_APB_M_PREADY_0:EN
  Delay (ns):              3.024
  Slack (ns):              0.577
  Arrival (ns):            3.024
  Required (ns):           3.601
  Setup (ns):              0.202
  Minimum Period (ns):    -0.577
  Operating Conditions:     BEST

Path 2
  From: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_CONFIG_APB
  To:   EPCS_Demo_instance/CORECONFIGP_0/state[0]:D
  Delay (ns):              2.596
  Slack (ns):              1.006
  Arrival (ns):            2.596
  Required (ns):           3.602
  Setup (ns):              0.201
  Minimum Period (ns):    -1.006
  Operating Conditions:     BEST

Path 3
  From: EPCS_Demo_instance/CORECONFIGP_0/psel:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:APB_PSEL
  Delay (ns):              6.445
  Slack (ns):             91.032
  Arrival (ns):           12.090
  Required (ns):         103.122
  Setup (ns):              2.663
  Minimum Period (ns):    17.936
  Operating Conditions:    WORST

Path 4
  From: EPCS_Demo_instance/CORECONFIGP_0/SDIF0_PENABLE_0:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:APB_PENABLE
  Delay (ns):              5.343
  Slack (ns):             94.094
  Arrival (ns):           10.976
  Required (ns):         105.070
  Setup (ns):              0.715
  Minimum Period (ns):    11.812
  Operating Conditions:    WORST

Path 5
  From: EPCS_Demo_instance/CORECONFIGP_0/psel:CLK
  To:   EPCS_Demo_instance/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[10]:D
  Delay (ns):              3.715
  Slack (ns):             95.887
  Arrival (ns):            9.360
  Required (ns):         105.247
  Setup (ns):              0.254
  Minimum Period (ns):     8.226
  Operating Conditions:    WORST


Expanded Path 1
  From: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_CONFIG_APB
  To: EPCS_Demo_instance/CORECONFIGP_0/FIC_2_APB_M_PREADY_0:EN
  data required time                                  3.601
  data arrival time                          -        3.024
  slack                                               0.577
  ________________________________________________________
  Data arrival time calculation
  0.000                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB
               +     0.000          Clock source
  0.000                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_CONFIG_APB (r)
               +     0.605          cell: ADLIB:MSS_075_IP
  0.605                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST/INST_MSS_075_IP:PER2_FABRIC_PSEL (r)
               +     0.393          net: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_TMP_0_FIC_2_APB_MASTER_PSELx
  0.998                        EPCS_Demo_instance/CORECONFIGP_0/un1_fic_2_apb_m_psel:B (r)
               +     0.110          cell: ADLIB:CFG2
  1.108                        EPCS_Demo_instance/CORECONFIGP_0/un1_fic_2_apb_m_psel:Y (r)
               +     1.387          net: EPCS_Demo_instance/CORECONFIGP_0/un1_fic_2_apb_m_psel_i_0
  2.495                        EPCS_Demo_instance/CORECONFIGP_0/un1_next_state_0_sqmuxa_i_m4:A (r)
               +     0.051          cell: ADLIB:CFG3
  2.546                        EPCS_Demo_instance/CORECONFIGP_0/un1_next_state_0_sqmuxa_i_m4:Y (r)
               +     0.063          net: EPCS_Demo_instance/CORECONFIGP_0/N_41
  2.609                        EPCS_Demo_instance/CORECONFIGP_0/FIC_2_APB_M_PREADY_0_RNO:B (r)
               +     0.051          cell: ADLIB:CFG3
  2.660                        EPCS_Demo_instance/CORECONFIGP_0/FIC_2_APB_M_PREADY_0_RNO:Y (r)
               +     0.364          net: EPCS_Demo_instance/CORECONFIGP_0/N_40_i
  3.024                        EPCS_Demo_instance/CORECONFIGP_0/FIC_2_APB_M_PREADY_0:EN (r)
                                    
  3.024                        data arrival time
  ________________________________________________________
  Data required time calculation
  0.000                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB
               +     0.000          Clock source
  0.000                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_CONFIG_APB (r)
               +     2.543          net: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB
  2.543                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907:An (f)
               +     0.257          cell: ADLIB:GBM
  2.800                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907:YEn (f)
               +     0.428          net: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_YWn_GEast
  3.228                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_RGB1:An (f)
               +     0.218          cell: ADLIB:RGB
  3.446                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_RGB1:YR (r)
               +     0.357          net: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_RGB1_YR
  3.803                        EPCS_Demo_instance/CORECONFIGP_0/FIC_2_APB_M_PREADY_0:CLK (r)
               -     0.202          Library setup time: ADLIB:SLE
  3.601                        EPCS_Demo_instance/CORECONFIGP_0/FIC_2_APB_M_PREADY_0:EN
                                    
  3.601                        data required time


Operating Conditions : BEST

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: EPCS_Demo_instance/CORECONFIGP_0/state_illegalpipe1:CLK
  To:   EPCS_Demo_instance/CORECONFIGP_0/state[1]:ALn
  Delay (ns):              1.731
  Slack (ns):            197.890
  Arrival (ns):            7.257
  Required (ns):         205.147
  Recovery (ns):           0.353
  Minimum Period (ns):     2.110
  Skew (ns):               0.026
  Operating Conditions:    WORST

Path 2
  From: EPCS_Demo_instance/CORECONFIGP_0/state_illegalpipe1:CLK
  To:   EPCS_Demo_instance/CORECONFIGP_0/state[0]:ALn
  Delay (ns):              1.730
  Slack (ns):            197.900
  Arrival (ns):            7.256
  Required (ns):         205.156
  Recovery (ns):           0.353
  Minimum Period (ns):     2.100
  Skew (ns):               0.017
  Operating Conditions:    WORST


Expanded Path 1
  From: EPCS_Demo_instance/CORECONFIGP_0/state_illegalpipe1:CLK
  To: EPCS_Demo_instance/CORECONFIGP_0/state[1]:ALn
  data required time                                205.147
  data arrival time                          -        7.257
  slack                                             197.890
  ________________________________________________________
  Data arrival time calculation
  0.000                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB
               +     0.000          Clock source
  0.000                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_CONFIG_APB (r)
               +     3.680          net: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB
  3.680                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907:An (f)
               +     0.374          cell: ADLIB:GBM
  4.054                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907:YEn (f)
               +     0.623          net: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_YWn_GEast
  4.677                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_RGB1:An (f)
               +     0.316          cell: ADLIB:RGB
  4.993                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_RGB1:YR (r)
               +     0.533          net: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_RGB1_YR
  5.526                        EPCS_Demo_instance/CORECONFIGP_0/state_illegalpipe1:CLK (r)
               +     0.108          cell: ADLIB:SLE
  5.634                        EPCS_Demo_instance/CORECONFIGP_0/state_illegalpipe1:Q (f)
               +     0.476          net: EPCS_Demo_instance/CORECONFIGP_0/state_illegalpipe1_0
  6.110                        EPCS_Demo_instance/CORECONFIGP_0/state_4:A (f)
               +     0.099          cell: ADLIB:CFG2
  6.209                        EPCS_Demo_instance/CORECONFIGP_0/state_4:Y (r)
               +     1.048          net: EPCS_Demo_instance/CORECONFIGP_0/N_26_i
  7.257                        EPCS_Demo_instance/CORECONFIGP_0/state[1]:ALn (r)
                                    
  7.257                        data arrival time
  ________________________________________________________
  Data required time calculation
  200.000                      EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB
               +     0.000          Clock source
  200.000                      EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_CONFIG_APB (r)
               +     3.680          net: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB
  203.680                      EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907:An (f)
               +     0.374          cell: ADLIB:GBM
  204.054                      EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907:YEn (f)
               +     0.623          net: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_YWn_GEast
  204.677                      EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_RGB1:An (f)
               +     0.316          cell: ADLIB:RGB
  204.993                      EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_RGB1:YR (r)
               +     0.507          net: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_RGB1_YR
  205.500                      EPCS_Demo_instance/CORECONFIGP_0/state[1]:CLK (r)
               -     0.353          Library recovery time: ADLIB:SLE
  205.147                      EPCS_Demo_instance/CORECONFIGP_0/state[1]:ALn
                                    
  205.147                      data required time


Operating Conditions : WORST

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET EPCS_Demo_instance/CCC_0/GL0 to EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB

No Path 

END SET EPCS_Demo_instance/CCC_0/GL0 to EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB

----------------------------------------------------

Clock Domain EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT

SET Register to Register

Path 1
  From: EPCS_Demo_instance/CORERESETP_0/count_sdif0[5]:CLK
  To:   EPCS_Demo_instance/CORERESETP_0/release_sdif0_core:EN
  Delay (ns):              2.019
  Slack (ns):             17.646
  Arrival (ns):           10.611
  Required (ns):          28.257
  Setup (ns):              0.308
  Minimum Period (ns):     2.354
  Operating Conditions:    WORST

Path 2
  From: EPCS_Demo_instance/CORERESETP_0/count_sdif0[11]:CLK
  To:   EPCS_Demo_instance/CORERESETP_0/release_sdif0_core:EN
  Delay (ns):              1.876
  Slack (ns):             17.769
  Arrival (ns):           10.488
  Required (ns):          28.257
  Setup (ns):              0.308
  Minimum Period (ns):     2.231
  Operating Conditions:    WORST

Path 3
  From: EPCS_Demo_instance/CORERESETP_0/count_sdif0[9]:CLK
  To:   EPCS_Demo_instance/CORERESETP_0/release_sdif0_core:EN
  Delay (ns):              1.876
  Slack (ns):             17.770
  Arrival (ns):           10.487
  Required (ns):          28.257
  Setup (ns):              0.308
  Minimum Period (ns):     2.230
  Operating Conditions:    WORST

Path 4
  From: EPCS_Demo_instance/CORERESETP_0/count_sdif0[7]:CLK
  To:   EPCS_Demo_instance/CORERESETP_0/release_sdif0_core:EN
  Delay (ns):              1.874
  Slack (ns):             17.772
  Arrival (ns):           10.485
  Required (ns):          28.257
  Setup (ns):              0.308
  Minimum Period (ns):     2.228
  Operating Conditions:    WORST

Path 5
  From: EPCS_Demo_instance/CORERESETP_0/count_sdif0[12]:CLK
  To:   EPCS_Demo_instance/CORERESETP_0/release_sdif0_core:EN
  Delay (ns):              1.816
  Slack (ns):             17.842
  Arrival (ns):           10.415
  Required (ns):          28.257
  Setup (ns):              0.308
  Minimum Period (ns):     2.158
  Operating Conditions:    WORST


Expanded Path 1
  From: EPCS_Demo_instance/CORERESETP_0/count_sdif0[5]:CLK
  To: EPCS_Demo_instance/CORERESETP_0/release_sdif0_core:EN
  data required time                                 28.257
  data arrival time                          -       10.611
  slack                                              17.646
  ________________________________________________________
  Data arrival time calculation
  0.000                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT
               +     0.000          Clock source
  0.000                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT (r)
               +     3.101          net: EPCS_Demo_instance/FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC
  3.101                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB:A (r)
               +     0.152          cell: ADLIB:RCOSC_25_50MHZ_FAB
  3.253                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB:CLKOUT (r)
               +     3.564          net: EPCS_Demo_instance/FABOSC_0/N_RCOSC_25_50MHZ_CLKINT
  6.817                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:An (f)
               +     0.374          cell: ADLIB:GBM
  7.191                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:YEn (f)
               +     0.568          net: EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_YWn_GEast
  7.759                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0:An (f)
               +     0.316          cell: ADLIB:RGB
  8.075                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0:YR (r)
               +     0.517          net: EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0_rgbr_net_1
  8.592                        EPCS_Demo_instance/CORERESETP_0/count_sdif0[5]:CLK (r)
               +     0.108          cell: ADLIB:SLE
  8.700                        EPCS_Demo_instance/CORERESETP_0/count_sdif0[5]:Q (f)
               +     0.423          net: EPCS_Demo_instance/CORERESETP_0/count_sdif0[5]
  9.123                        EPCS_Demo_instance/CORERESETP_0/un14_count_sdif0_1:C (f)
               +     0.315          cell: ADLIB:CFG4
  9.438                        EPCS_Demo_instance/CORERESETP_0/un14_count_sdif0_1:Y (r)
               +     0.306          net: EPCS_Demo_instance/CORERESETP_0/un14_count_sdif0_1
  9.744                        EPCS_Demo_instance/CORERESETP_0/un14_count_sdif0:C (r)
               +     0.326          cell: ADLIB:CFG4
  10.070                       EPCS_Demo_instance/CORERESETP_0/un14_count_sdif0:Y (f)
               +     0.541          net: EPCS_Demo_instance/CORERESETP_0/un14_count_sdif0
  10.611                       EPCS_Demo_instance/CORERESETP_0/release_sdif0_core:EN (f)
                                    
  10.611                       data arrival time
  ________________________________________________________
  Data required time calculation
  20.000                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT
               +     0.000          Clock source
  20.000                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT (r)
               +     3.101          net: EPCS_Demo_instance/FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC
  23.101                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB:A (r)
               +     0.152          cell: ADLIB:RCOSC_25_50MHZ_FAB
  23.253                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB:CLKOUT (r)
               +     3.564          net: EPCS_Demo_instance/FABOSC_0/N_RCOSC_25_50MHZ_CLKINT
  26.817                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:An (f)
               +     0.374          cell: ADLIB:GBM
  27.191                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:YEn (f)
               +     0.568          net: EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_YWn_GEast
  27.759                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0:An (f)
               +     0.316          cell: ADLIB:RGB
  28.075                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0:YR (r)
               +     0.490          net: EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0_rgbr_net_1
  28.565                       EPCS_Demo_instance/CORERESETP_0/release_sdif0_core:CLK (r)
               -     0.308          Library setup time: ADLIB:SLE
  28.257                       EPCS_Demo_instance/CORERESETP_0/release_sdif0_core:EN
                                    
  28.257                       data required time


Operating Conditions : WORST

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: EPCS_Demo_instance/CORERESETP_0/sm0_areset_n_rcosc:CLK
  To:   EPCS_Demo_instance/CORERESETP_0/ddr_settled:ALn
  Delay (ns):              1.609
  Slack (ns):             18.050
  Arrival (ns):           10.180
  Required (ns):          28.230
  Recovery (ns):           0.353
  Minimum Period (ns):     1.950
  Skew (ns):              -0.012
  Operating Conditions:    WORST

Path 2
  From: EPCS_Demo_instance/CORERESETP_0/sm0_areset_n_rcosc:CLK
  To:   EPCS_Demo_instance/CORERESETP_0/count_sdif0_enable_q1:ALn
  Delay (ns):              1.610
  Slack (ns):             18.061
  Arrival (ns):           10.181
  Required (ns):          28.242
  Recovery (ns):           0.353
  Minimum Period (ns):     1.939
  Skew (ns):              -0.024
  Operating Conditions:    WORST

Path 3
  From: EPCS_Demo_instance/CORERESETP_0/sm0_areset_n_rcosc:CLK
  To:   EPCS_Demo_instance/CORERESETP_0/count_sdif0_enable_rcosc:ALn
  Delay (ns):              1.609
  Slack (ns):             18.063
  Arrival (ns):           10.180
  Required (ns):          28.243
  Recovery (ns):           0.353
  Minimum Period (ns):     1.937
  Skew (ns):              -0.025
  Operating Conditions:    WORST

Path 4
  From: EPCS_Demo_instance/CORERESETP_0/sdif0_areset_n_rcosc:CLK
  To:   EPCS_Demo_instance/CORERESETP_0/count_sdif0[0]:ALn
  Delay (ns):              1.015
  Slack (ns):             18.616
  Arrival (ns):            9.596
  Required (ns):          28.212
  Recovery (ns):           0.353
  Minimum Period (ns):     1.384
  Skew (ns):               0.016
  Operating Conditions:    WORST

Path 5
  From: EPCS_Demo_instance/CORERESETP_0/sdif0_areset_n_rcosc:CLK
  To:   EPCS_Demo_instance/CORERESETP_0/count_sdif0[4]:ALn
  Delay (ns):              1.014
  Slack (ns):             18.617
  Arrival (ns):            9.595
  Required (ns):          28.212
  Recovery (ns):           0.353
  Minimum Period (ns):     1.383
  Skew (ns):               0.016
  Operating Conditions:    WORST


Expanded Path 1
  From: EPCS_Demo_instance/CORERESETP_0/sm0_areset_n_rcosc:CLK
  To: EPCS_Demo_instance/CORERESETP_0/ddr_settled:ALn
  data required time                                 28.230
  data arrival time                          -       10.180
  slack                                              18.050
  ________________________________________________________
  Data arrival time calculation
  0.000                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT
               +     0.000          Clock source
  0.000                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT (r)
               +     3.101          net: EPCS_Demo_instance/FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC
  3.101                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB:A (r)
               +     0.152          cell: ADLIB:RCOSC_25_50MHZ_FAB
  3.253                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB:CLKOUT (r)
               +     3.564          net: EPCS_Demo_instance/FABOSC_0/N_RCOSC_25_50MHZ_CLKINT
  6.817                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:An (f)
               +     0.374          cell: ADLIB:GBM
  7.191                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:YEn (f)
               +     0.572          net: EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_YWn_GEast
  7.763                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1:An (f)
               +     0.316          cell: ADLIB:RGB
  8.079                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1:YR (r)
               +     0.492          net: EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_YR
  8.571                        EPCS_Demo_instance/CORERESETP_0/sm0_areset_n_rcosc:CLK (r)
               +     0.087          cell: ADLIB:SLE
  8.658                        EPCS_Demo_instance/CORERESETP_0/sm0_areset_n_rcosc:Q (r)
               +     1.522          net: EPCS_Demo_instance/CORERESETP_0/sm0_areset_n_rcosc
  10.180                       EPCS_Demo_instance/CORERESETP_0/ddr_settled:ALn (r)
                                    
  10.180                       data arrival time
  ________________________________________________________
  Data required time calculation
  20.000                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT
               +     0.000          Clock source
  20.000                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT (r)
               +     3.101          net: EPCS_Demo_instance/FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC
  23.101                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB:A (r)
               +     0.152          cell: ADLIB:RCOSC_25_50MHZ_FAB
  23.253                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB:CLKOUT (r)
               +     3.564          net: EPCS_Demo_instance/FABOSC_0/N_RCOSC_25_50MHZ_CLKINT
  26.817                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:An (f)
               +     0.374          cell: ADLIB:GBM
  27.191                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:YEn (f)
               +     0.568          net: EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_YWn_GEast
  27.759                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0:An (f)
               +     0.316          cell: ADLIB:RGB
  28.075                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0:YR (r)
               +     0.508          net: EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0_rgbr_net_1
  28.583                       EPCS_Demo_instance/CORERESETP_0/ddr_settled:CLK (r)
               -     0.353          Library recovery time: ADLIB:SLE
  28.230                       EPCS_Demo_instance/CORERESETP_0/ddr_settled:ALn
                                    
  28.230                       data required time


Operating Conditions : WORST

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET EPCS_Demo_instance/CCC_0/GL0 to EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT

No Path 

END SET EPCS_Demo_instance/CCC_0/GL0 to EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT

----------------------------------------------------

Clock Domain atck

Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:TCK

SET Register to Register

Path 1
  From: ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9[0]:CLK
  To:   ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:UTDO
  Delay (ns):              8.245
  Arrival (ns):           16.952
  Setup (ns):             -0.941
  Minimum Period (ns):    32.022
  Operating Conditions:    WORST

Path 2
  From: ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[0]:CLK
  To:   ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:UTDO
  Delay (ns):              7.758
  Arrival (ns):           16.477
  Setup (ns):             -0.941
  Minimum Period (ns):    31.072
  Operating Conditions:    WORST

Path 3
  From: ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[0]:CLK
  To:   ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:UTDO
  Delay (ns):              7.688
  Arrival (ns):           16.417
  Setup (ns):             -0.941
  Minimum Period (ns):    30.952
  Operating Conditions:    WORST

Path 4
  From: ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/b10_nfs_M9kYfr[0]:CLK
  To:   ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:UTDO
  Delay (ns):              7.178
  Arrival (ns):           15.855
  Setup (ns):             -0.941
  Minimum Period (ns):    29.828
  Operating Conditions:    WORST

Path 5
  From: ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/b15_vABZ3qsY_ub3Rme:CLK
  To:   ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:UTDO
  Delay (ns):              6.838
  Arrival (ns):           15.544
  Setup (ns):             -0.941
  Minimum Period (ns):    29.206
  Operating Conditions:    WORST


Expanded Path 1
  From: ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9[0]:CLK
  To: ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:UTDO
  data required time                                    N/C
  data arrival time                          -       16.952
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        atck
               +     0.000          Clock source
  0.000                        atck (r)
               +     0.000          net: atck
  0.000                        ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:TCK (r)
               +     3.088          cell: ADLIB:UJTAG_SYSRESET_FF_IP
  3.088                        ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:UDRCK (r)
               +     3.825          net: ident_coreinst/comm_block_INST/jtagi/identify_clk_int
  6.913                        ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim:An (f)
               +     0.374          cell: ADLIB:GBM
  7.287                        ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim:YEn (f)
               +     0.568          net: ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_YWn_GEast
  7.855                        ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB10:An (f)
               +     0.316          cell: ADLIB:RGB
  8.171                        ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB10:YR (r)
               +     0.536          net: ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB10_rgbr_net_1
  8.707                        ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9[0]:CLK (r)
               +     0.108          cell: ADLIB:SLE
  8.815                        ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9[0]:Q (f)
               +     0.690          net: ident_coreinst/IICE_INST/b3_SoW/ttdo
  9.505                        ident_coreinst/IICE_INST/b3_SoW/b7_yYh03wy_u_i:C (f)
               +     0.234          cell: ADLIB:CFG4
  9.739                        ident_coreinst/IICE_INST/b3_SoW/b7_yYh03wy_u_i:Y (r)
               +     0.622          net: ident_coreinst/IICE_INST/N_13
  10.361                       ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_0_a2:B (r)
               +     0.096          cell: ADLIB:CFG2
  10.457                       ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_0_a2:Y (f)
               +     0.764          net: ident_coreinst/IICE_INST/b8_uKr_IFLY/N_61
  11.221                       ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_0_1:B (f)
               +     0.209          cell: ADLIB:CFG4
  11.430                       ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_0_1:Y (f)
               +     0.093          net: ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_0_1
  11.523                       ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_0_2:C (f)
               +     0.087          cell: ADLIB:CFG4
  11.610                       ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_0_2:Y (f)
               +     0.513          net: ident_coreinst/b3_PLF_0_2
  12.123                       ident_coreinst/comm_block_INST/b7_Rcmi_ql/b3_PLF_1_1:C (f)
               +     0.099          cell: ADLIB:CFG4
  12.222                       ident_coreinst/comm_block_INST/b7_Rcmi_ql/b3_PLF_1_1:Y (r)
               +     0.792          net: ident_coreinst/comm_block_INST/b7_Rcmi_ql/b3_PLF_1_1
  13.014                       ident_coreinst/comm_block_INST/b7_Rcmi_ql/b3_PLF:B (r)
               +     0.234          cell: ADLIB:CFG3
  13.248                       ident_coreinst/comm_block_INST/b7_Rcmi_ql/b3_PLF:Y (f)
               +     0.237          net: ident_coreinst/comm_block_INST/b6_PLF_Bq
  13.485                       ident_coreinst/comm_block_INST/jtagi/b9_PLF_6lNa2:C (f)
               +     0.198          cell: ADLIB:CFG4
  13.683                       ident_coreinst/comm_block_INST/jtagi/b9_PLF_6lNa2:Y (f)
               +     1.751          net: ident_coreinst/comm_block_INST/jtagi/b9_PLF_6lNa2
  15.434                       ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/IP_INTERFACE_0:A (f)
               +     0.199          cell: ADLIB:IP_INTERFACE
  15.633                       ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/IP_INTERFACE_0:IPA (f)
               +     1.319          net: ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/UTDO_net
  16.952                       ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:UTDO (f)
                                    
  16.952                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          atck
               +     0.000          Clock source
  N/C                          atck (f)
               +     0.000          net: atck
  N/C                          ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:TCK (f)
               -    -0.941          Library setup time: ADLIB:UJTAG_SYSRESET_FF_IP
  N/C                          ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:UTDO


Operating Conditions : WORST

END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From: atdi
  To:   ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[29]:D
  Delay (ns):              3.619
  Arrival (ns):            3.619
  Setup (ns):              0.201
  External Setup (ns):    -1.958
  Operating Conditions:     BEST

Path 2
  From: atdi
  To:   ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN[22]:D
  Delay (ns):              3.317
  Arrival (ns):            3.317
  Setup (ns):              0.202
  External Setup (ns):    -2.279
  Operating Conditions:     BEST

Path 3
  From: atdi
  To:   ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/b10_nfs_M9kYfr[4]:D
  Delay (ns):              3.287
  Arrival (ns):            3.287
  Setup (ns):              0.201
  External Setup (ns):    -2.285
  Operating Conditions:     BEST

Path 4
  From: atdi
  To:   ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/b15_vABZ3qsY_ub3Rme:D
  Delay (ns):              3.053
  Arrival (ns):            3.053
  Setup (ns):              0.201
  External Setup (ns):    -2.532
  Operating Conditions:     BEST

Path 5
  From: atdi
  To:   ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/b10_nUT_M9kYfr[6]:D
  Delay (ns):              3.053
  Arrival (ns):            3.053
  Setup (ns):              0.201
  External Setup (ns):    -2.532
  Operating Conditions:     BEST


Expanded Path 1
  From: atdi
  To: ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[29]:D
  data required time                                    N/C
  data arrival time                          -        3.619
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        atdi (r)
               +     0.000          net: atdi
  0.000                        ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:TDI (r)
               +     1.370          cell: ADLIB:UJTAG_SYSRESET_FF_IP
  1.370                        ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:UTDI (r)
               +     2.249          net: ident_coreinst/IICE_comm2iice[7]
  3.619                        ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[29]:D (r)
                                    
  3.619                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          atck
               +     0.000          Clock source
  N/C                          atck (r)
               +     0.000          net: atck
  N/C                          ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:TCK (r)
               +     2.024          cell: ADLIB:UJTAG_SYSRESET_FF_IP
  N/C                          ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:UDRCK (r)
               +     2.563          net: ident_coreinst/comm_block_INST/jtagi/identify_clk_int
  N/C                          ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim:An (f)
               +     0.250          cell: ADLIB:GBM
  N/C                          ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim:YEn (f)
               +     0.379          net: ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_YWn_GEast
  N/C                          ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB10:An (f)
               +     0.213          cell: ADLIB:RGB
  N/C                          ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB10:YL (r)
               +     0.349          net: ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB10_rgbl_net_1
  N/C                          ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[29]:CLK (r)
               -     0.201          Library setup time: ADLIB:SLE
  N/C                          ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[29]:D


Operating Conditions : BEST

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET FPGACK40 to atck

No Path 

END SET FPGACK40 to atck

----------------------------------------------------

Clock Domain vme_int_instance/DS:Q

Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin vme_int_instance/DSINHIB:CLK

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From: vme_int_instance/DSINHIB:CLK
  To:   DS0L
  Delay (ns):              6.446
  Arrival (ns):            7.012
  Clock to Out (ns):       7.012
  Operating Conditions:    WORST

Path 2
  From: vme_int_instance/DSINHIB:CLK
  To:   DS1L
  Delay (ns):              6.382
  Arrival (ns):            6.948
  Clock to Out (ns):       6.948
  Operating Conditions:    WORST


Expanded Path 1
  From: vme_int_instance/DSINHIB:CLK
  To: DS0L
  data required time                                    N/C
  data arrival time                          -        7.012
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        vme_int_instance/DS:Q
               +     0.000          Clock source
  0.000                        vme_int_instance/DS:Q (r)
               +     0.566          net: vme_int_instance/DS
  0.566                        vme_int_instance/DSINHIB:CLK (r)
               +     0.108          cell: ADLIB:SLE
  0.674                        vme_int_instance/DSINHIB:Q (f)
               +     0.058          net: vme_int_instance/DSINHIB
  0.732                        vme_int_instance/DS1L:A (f)
               +     0.296          cell: ADLIB:CFG3
  1.028                        vme_int_instance/DS1L:Y (f)
               +     2.753          net: DS0L_c
  3.781                        DS0L_obuf/U0/U_IOOUTFF:A (f)
               +     0.330          cell: ADLIB:IOOUTFF_BYPASS
  4.111                        DS0L_obuf/U0/U_IOOUTFF:Y (f)
               +     0.497          net: DS0L_obuf/U0/DOUT
  4.608                        DS0L_obuf/U0/U_IOPAD:D (f)
               +     2.404          cell: ADLIB:IOPAD_TRI
  7.012                        DS0L_obuf/U0/U_IOPAD:PAD (f)
               +     0.000          net: DS0L
  7.012                        DS0L (f)
                                    
  7.012                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          vme_int_instance/DS:Q
               +     0.000          Clock source
  N/C                          vme_int_instance/DS:Q (r)
                                    
  N/C                          DS0L (f)


Operating Conditions : WORST

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET FPGACK40 to vme_int_instance/DS:Q

No Path 

END SET FPGACK40 to vme_int_instance/DS:Q

----------------------------------------------------

Clock Domain DCLK0

SET Register to Register

Path 1
  From: dout_inbuf_instance.27.DDR_IN_inst:CLK
  To:   GBTx_interface_instance/data_from_gbtx[54]:D
  Delay (ns):              3.064
  Slack (ns):              9.075
  Arrival (ns):            6.797
  Required (ns):          15.872
  Setup (ns):              0.254
  Minimum Period (ns):     6.850
  Operating Conditions:    WORST

Path 2
  From: dout_inbuf_instance.27.DDR_IN_inst:CLK
  To:   GBTx_interface_instance/data_from_gbtx[55]:D
  Delay (ns):              3.012
  Slack (ns):              9.118
  Arrival (ns):            6.745
  Required (ns):          15.863
  Setup (ns):              0.254
  Minimum Period (ns):     6.764
  Operating Conditions:    WORST

Path 3
  From: dout_inbuf_instance.16.DDR_IN_inst:CLK
  To:   GBTx_interface_instance/data_from_gbtx[32]:D
  Delay (ns):              3.010
  Slack (ns):              9.136
  Arrival (ns):            6.782
  Required (ns):          15.918
  Setup (ns):              0.174
  Minimum Period (ns):     6.728
  Operating Conditions:    WORST

Path 4
  From: dout_inbuf_instance.13.DDR_IN_inst:CLK
  To:   GBTx_interface_instance/data_from_gbtx[27]:D
  Delay (ns):              2.853
  Slack (ns):              9.195
  Arrival (ns):            6.654
  Required (ns):          15.849
  Setup (ns):              0.254
  Minimum Period (ns):     6.610
  Operating Conditions:    WORST

Path 5
  From: dout_inbuf_instance.14.DDR_IN_inst:CLK
  To:   GBTx_interface_instance/data_from_gbtx[28]:D
  Delay (ns):              2.814
  Slack (ns):              9.248
  Arrival (ns):            6.604
  Required (ns):          15.852
  Setup (ns):              0.254
  Minimum Period (ns):     6.504
  Operating Conditions:    WORST


Expanded Path 1
  From: dout_inbuf_instance.27.DDR_IN_inst:CLK
  To: GBTx_interface_instance/data_from_gbtx[54]:D
  data required time                                 15.872
  data arrival time                          -        6.797
  slack                                               9.075
  ________________________________________________________
  Data arrival time calculation
  0.000                        DCLK0
               +     0.000          Clock source
  0.000                        DCLK00_P (f)
               +     0.000          net: DCLK00_P
  0.000                        DCLK00_buf/U_IOPADP:PAD_P (f)
               +     1.733          cell: ADLIB:IOPADP_IN
  1.733                        DCLK00_buf/U_IOPADP:IOUT_P (f)
               +     0.536          net: DCLK00_buf/YOUT
  2.269                        DCLK00_buf/U_GB:An (r)
               +     0.082          cell: ADLIB:GBM
  2.351                        DCLK00_buf/U_GB:YWn (r)
               +     0.556          net: DCLK00_buf/U_GB_YWn
  2.907                        DCLK00_buf/U_GB_RGB1_RGB42:An (r)
               +     0.248          cell: ADLIB:RGB
  3.155                        DCLK00_buf/U_GB_RGB1_RGB42:YL (f)
               +     0.578          net: DCLK00_buf/U_GB_RGB1_RGB42_rgbl_net_1
  3.733                        dout_inbuf_instance.27.DDR_IN_inst:CLK (r)
               +     0.126          cell: ADLIB:DDR_IN_UNIT
  3.859                        dout_inbuf_instance.27.DDR_IN_inst:QR (r)
               +     2.938          net: GBTX_DOUT_rise[27]
  6.797                        GBTx_interface_instance/data_from_gbtx[54]:D (r)
                                    
  6.797                        data arrival time
  ________________________________________________________
  Data required time calculation
  12.500                       DCLK0
               +     0.000          Clock source
  12.500                       DCLK00_P (r)
               +     0.000          net: DCLK00_P
  12.500                       DCLK00_buf/U_IOPADP:PAD_P (r)
               +     1.705          cell: ADLIB:IOPADP_IN
  14.205                       DCLK00_buf/U_IOPADP:IOUT_P (r)
               +     0.433          net: DCLK00_buf/YOUT
  14.638                       DCLK00_buf/U_GB:An (f)
               +     0.089          cell: ADLIB:GBM
  14.727                       DCLK00_buf/U_GB:YEn (f)
               +     0.579          net: DCLK00_buf/U_GB_YWn_GEast
  15.306                       DCLK00_buf/U_GB_RGB1_RGB55:An (f)
               +     0.317          cell: ADLIB:RGB
  15.623                       DCLK00_buf/U_GB_RGB1_RGB55:YL (r)
               +     0.503          net: DCLK00_buf/U_GB_RGB1_RGB55_rgbl_net_1
  16.126                       GBTx_interface_instance/data_from_gbtx[54]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  15.872                       GBTx_interface_instance/data_from_gbtx[54]:D
                                    
  15.872                       data required time


Operating Conditions : WORST

END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From: DO_P[22]
  To:   dout_inbuf_instance.22.DDR_IN_inst:D
  Delay (ns):              1.182
  Slack (ns):              9.459
  Arrival (ns):            5.182
  Required (ns):          14.641
  Setup (ns):              0.262
  External Setup (ns):    -0.959
  Operating Conditions:     BEST

Path 2
  From: DO_N[22]
  To:   dout_inbuf_instance.22.DDR_IN_inst:D
  Delay (ns):              1.182
  Slack (ns):              9.459
  Arrival (ns):            5.182
  Required (ns):          14.641
  Setup (ns):              0.262
  External Setup (ns):    -0.959
  Operating Conditions:     BEST

Path 3
  From: DO_P[5]
  To:   dout_inbuf_instance.5.DDR_IN_inst:D
  Delay (ns):              1.136
  Slack (ns):              9.519
  Arrival (ns):            5.136
  Required (ns):          14.655
  Setup (ns):              0.242
  External Setup (ns):    -1.019
  Operating Conditions:     BEST

Path 4
  From: DO_N[5]
  To:   dout_inbuf_instance.5.DDR_IN_inst:D
  Delay (ns):              1.136
  Slack (ns):              9.519
  Arrival (ns):            5.136
  Required (ns):          14.655
  Setup (ns):              0.242
  External Setup (ns):    -1.019
  Operating Conditions:     BEST

Path 5
  From: DO_N[3]
  To:   dout_inbuf_instance.3.DDR_IN_inst:D
  Delay (ns):              1.142
  Slack (ns):              9.527
  Arrival (ns):            5.142
  Required (ns):          14.669
  Setup (ns):              0.228
  External Setup (ns):    -1.027
  Operating Conditions:     BEST


Expanded Path 1
  From: DO_P[22]
  To: dout_inbuf_instance.22.DDR_IN_inst:D
  data required time                                 14.641
  data arrival time                          -        5.182
  slack                                               9.459
  ________________________________________________________
  Data arrival time calculation
  0.000                        DCLK0
               +     4.000          Input Delay Constraint
  4.000                        DO_P[22] (r)
               +     0.000          net: DO_P[22]
  4.000                        dout_inbuf_instance.22.inbuf_instance_low/U0/U_IOPADP:PAD_P (r)
               +     1.086          cell: ADLIB:IOPADP_IN
  5.086                        dout_inbuf_instance.22.inbuf_instance_low/U0/U_IOPADP:IOUT_P (r)
               +     0.096          net: dout_inbuf_instance.22.inbuf_instance_low/U0/NET1
  5.182                        dout_inbuf_instance.22.DDR_IN_inst:D (r)
                                    
  5.182                        data arrival time
  ________________________________________________________
  Data required time calculation
  12.500                       DCLK0
               +     0.000          Clock source
  12.500                       DCLK00_P (f)
               +     0.000          net: DCLK00_P
  12.500                       DCLK00_buf/U_IOPADP:PAD_P (f)
               +     1.031          cell: ADLIB:IOPADP_IN
  13.531                       DCLK00_buf/U_IOPADP:IOUT_P (f)
               +     0.357          net: DCLK00_buf/YOUT
  13.888                       DCLK00_buf/U_GB:An (r)
               +     0.056          cell: ADLIB:GBM
  13.944                       DCLK00_buf/U_GB:YEn (r)
               +     0.387          net: DCLK00_buf/U_GB_YWn_GEast
  14.331                       DCLK00_buf/U_GB_RGB1_RGB80:An (r)
               +     0.165          cell: ADLIB:RGB
  14.496                       DCLK00_buf/U_GB_RGB1_RGB80:YL (f)
               +     0.407          net: DCLK00_buf/U_GB_RGB1_RGB80_rgbl_net_1
  14.903                       dout_inbuf_instance.22.DDR_IN_inst:CLK (r)
               -     0.262          Library setup time: ADLIB:DDR_IN_UNIT
  14.641                       dout_inbuf_instance.22.DDR_IN_inst:D
                                    
  14.641                       data required time


Operating Conditions : BEST

END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From: din_outbuf_instance.1.DDR_OUT_inst:CLK
  To:   DI_N[1]
  Delay (ns):              3.268
  Slack (ns):              1.456
  Arrival (ns):            7.044
  Required (ns):           8.500
  Clock to Out (ns):       7.044
  Operating Conditions:    WORST

Path 2
  From: din_outbuf_instance.1.DDR_OUT_inst:CLK
  To:   DI_P[1]
  Delay (ns):              3.266
  Slack (ns):              1.458
  Arrival (ns):            7.042
  Required (ns):           8.500
  Clock to Out (ns):       7.042
  Operating Conditions:    WORST

Path 3
  From: din_outbuf_instance.11.DDR_OUT_inst:CLK
  To:   DI_N[11]
  Delay (ns):              2.971
  Slack (ns):              1.761
  Arrival (ns):            6.739
  Required (ns):           8.500
  Clock to Out (ns):       6.739
  Operating Conditions:    WORST

Path 4
  From: din_outbuf_instance.11.DDR_OUT_inst:CLK
  To:   DI_P[11]
  Delay (ns):              2.969
  Slack (ns):              1.763
  Arrival (ns):            6.737
  Required (ns):           8.500
  Clock to Out (ns):       6.737
  Operating Conditions:    WORST

Path 5
  From: din_outbuf_instance.22.DDR_OUT_inst:CLK
  To:   DI_N[22]
  Delay (ns):              2.915
  Slack (ns):              1.811
  Arrival (ns):            6.689
  Required (ns):           8.500
  Clock to Out (ns):       6.689
  Operating Conditions:    WORST


Expanded Path 1
  From: din_outbuf_instance.1.DDR_OUT_inst:CLK
  To: DI_N[1]
  data required time                                  8.500
  data arrival time                          -        7.044
  slack                                               1.456
  ________________________________________________________
  Data arrival time calculation
  0.000                        DCLK0
               +     0.000          Clock source
  0.000                        DCLK00_P (f)
               +     0.000          net: DCLK00_P
  0.000                        DCLK00_buf/U_IOPADP:PAD_P (f)
               +     1.733          cell: ADLIB:IOPADP_IN
  1.733                        DCLK00_buf/U_IOPADP:IOUT_P (f)
               +     0.536          net: DCLK00_buf/YOUT
  2.269                        DCLK00_buf/U_GB:An (r)
               +     0.083          cell: ADLIB:GBM
  2.352                        DCLK00_buf/U_GB:YEn (r)
               +     0.577          net: DCLK00_buf/U_GB_YWn_GEast
  2.929                        DCLK00_buf/U_GB_RGB1_RGB80:An (r)
               +     0.248          cell: ADLIB:RGB
  3.177                        DCLK00_buf/U_GB_RGB1_RGB80:YR (f)
               +     0.599          net: DCLK00_buf/U_GB_RGB1_RGB80_rgbr_net_1
  3.776                        din_outbuf_instance.1.DDR_OUT_inst:CLK (f)
               +     0.227          cell: ADLIB:DDR_OE_UNIT
  4.003                        din_outbuf_instance.1.DDR_OUT_inst:Q (r)
               +     0.873          net: din_outbuf_instance.1.outbuf_instance_low/U0/DOUT
  4.876                        din_outbuf_instance.1.outbuf_instance_low/U0/U_IOPADN:OIN_P (r)
               +     2.168          cell: ADLIB:IOPADN_TRI
  7.044                        din_outbuf_instance.1.outbuf_instance_low/U0/U_IOPADN:PAD_P (r)
               +     0.000          net: DI_N[1]
  7.044                        DI_N[1] (r)
                                    
  7.044                        data arrival time
  ________________________________________________________
  Data required time calculation
  12.500                       DCLK0
               +     0.000          Clock source
  12.500                       DCLK00_P (r)
               -     4.000          Output Delay Constraint
  8.500                        DI_N[1] (r)
                                    
  8.500                        data required time


Operating Conditions : WORST

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/R1.r_corefifo_resetSync/shift_reg[1]:CLK
  To:   GBTx_interface_instance/l1msg_instance/l1msg_0/L31.U_corefifo_async/wptr_gray[7]:ALn
  Delay (ns):              2.957
  Slack (ns):             21.676
  Arrival (ns):            6.592
  Required (ns):          28.268
  Recovery (ns):           0.353
  Minimum Period (ns):     3.324
  Skew (ns):               0.014
  Operating Conditions:    WORST

Path 2
  From: GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/R1.r_corefifo_resetSync/shift_reg[1]:CLK
  To:   GBTx_interface_instance/l1msg_instance/l1msg_0/L31.U_corefifo_async/wptr[4]:ALn
  Delay (ns):              2.957
  Slack (ns):             21.676
  Arrival (ns):            6.592
  Required (ns):          28.268
  Recovery (ns):           0.353
  Minimum Period (ns):     3.324
  Skew (ns):               0.014
  Operating Conditions:    WORST

Path 3
  From: GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/R1.r_corefifo_resetSync/shift_reg[1]:CLK
  To:   GBTx_interface_instance/l1msg_instance/l1msg_0/L31.U_corefifo_async/wptr[2]:ALn
  Delay (ns):              2.957
  Slack (ns):             21.676
  Arrival (ns):            6.592
  Required (ns):          28.268
  Recovery (ns):           0.353
  Minimum Period (ns):     3.324
  Skew (ns):               0.014
  Operating Conditions:    WORST

Path 4
  From: GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/R1.r_corefifo_resetSync/shift_reg[1]:CLK
  To:   GBTx_interface_instance/l1msg_instance/l1msg_0/L31.U_corefifo_async/wptr[3]:ALn
  Delay (ns):              2.957
  Slack (ns):             21.684
  Arrival (ns):            6.592
  Required (ns):          28.276
  Recovery (ns):           0.353
  Minimum Period (ns):     3.316
  Skew (ns):               0.006
  Operating Conditions:    WORST

Path 5
  From: GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/R1.r_corefifo_resetSync/shift_reg[1]:CLK
  To:   GBTx_interface_instance/l1msg_instance/l1msg_0/L31.U_corefifo_async/wptr[1]:ALn
  Delay (ns):              2.957
  Slack (ns):             21.684
  Arrival (ns):            6.592
  Required (ns):          28.276
  Recovery (ns):           0.353
  Minimum Period (ns):     3.316
  Skew (ns):               0.006
  Operating Conditions:    WORST


Expanded Path 1
  From: GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/R1.r_corefifo_resetSync/shift_reg[1]:CLK
  To: GBTx_interface_instance/l1msg_instance/l1msg_0/L31.U_corefifo_async/wptr_gray[7]:ALn
  data required time                                 28.268
  data arrival time                          -        6.592
  slack                                              21.676
  ________________________________________________________
  Data arrival time calculation
  0.000                        DCLK0
               +     0.000          Clock source
  0.000                        DCLK00_P (r)
               +     0.000          net: DCLK00_P
  0.000                        DCLK00_buf/U_IOPADP:PAD_P (r)
               +     1.705          cell: ADLIB:IOPADP_IN
  1.705                        DCLK00_buf/U_IOPADP:IOUT_P (r)
               +     0.433          net: DCLK00_buf/YOUT
  2.138                        DCLK00_buf/U_GB:An (f)
               +     0.089          cell: ADLIB:GBM
  2.227                        DCLK00_buf/U_GB:YEn (f)
               +     0.580          net: DCLK00_buf/U_GB_YWn_GEast
  2.807                        DCLK00_buf/U_GB_RGB1_RGB57:An (f)
               +     0.317          cell: ADLIB:RGB
  3.124                        DCLK00_buf/U_GB_RGB1_RGB57:YL (r)
               +     0.511          net: DCLK00_buf/U_GB_RGB1_RGB57_rgbl_net_1
  3.635                        GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/R1.r_corefifo_resetSync/shift_reg[1]:CLK (r)
               +     0.087          cell: ADLIB:SLE
  3.722                        GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/R1.r_corefifo_resetSync/shift_reg[1]:Q (r)
               +     2.870          net: GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/R1.r_corefifo_resetSync/shift_reg[1]
  6.592                        GBTx_interface_instance/l1msg_instance/l1msg_0/L31.U_corefifo_async/wptr_gray[7]:ALn (r)
                                    
  6.592                        data arrival time
  ________________________________________________________
  Data required time calculation
  25.000                       DCLK0
               +     0.000          Clock source
  25.000                       DCLK00_P (r)
               +     0.000          net: DCLK00_P
  25.000                       DCLK00_buf/U_IOPADP:PAD_P (r)
               +     1.705          cell: ADLIB:IOPADP_IN
  26.705                       DCLK00_buf/U_IOPADP:IOUT_P (r)
               +     0.433          net: DCLK00_buf/YOUT
  27.138                       DCLK00_buf/U_GB:An (f)
               +     0.089          cell: ADLIB:GBM
  27.227                       DCLK00_buf/U_GB:YWn (f)
               +     0.580          net: DCLK00_buf/U_GB_YWn
  27.807                       DCLK00_buf/U_GB_RGB1_RGB42:An (f)
               +     0.316          cell: ADLIB:RGB
  28.123                       DCLK00_buf/U_GB_RGB1_RGB42:YR (r)
               +     0.498          net: DCLK00_buf/U_GB_RGB1_RGB42_rgbr_net_1
  28.621                       GBTx_interface_instance/l1msg_instance/l1msg_0/L31.U_corefifo_async/wptr_gray[7]:CLK (r)
               -     0.353          Library recovery time: ADLIB:SLE
  28.268                       GBTx_interface_instance/l1msg_instance/l1msg_0/L31.U_corefifo_async/wptr_gray[7]:ALn
                                    
  28.268                       data required time


Operating Conditions : WORST

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET EPCS_Demo_instance/CCC_0/GL0 to DCLK0

No Path 

END SET EPCS_Demo_instance/CCC_0/GL0 to DCLK0

----------------------------------------------------

SET FPGACK40 to DCLK0

Path 1
  From: I2C_CORE_instance/GBTX_CTRL_0/GBTX_RESETB:CLK
  To:   GBTX_RESETB
  Delay (ns):              6.446
  Slack (ns):             11.280
  Arrival (ns):           10.720
  Required (ns):          22.000
  Operating Conditions:    WORST

Path 2
  From: vme_int_instance/regs.ctrl2_rep[8]:CLK
  To:   GBTx_interface_instance/l1msg_gbtck_instance/l1msg_gbtck_0/RW1.UI_ram_wrapper_1/U5_syncnonpipe/l1msg_gbtck_l1msg_gbtck_0_USRAM_top_R0C2/INST_RAM64x18_IP:C_WEN
  Delay (ns):              8.865
  Slack (ns):             15.240
  Arrival (ns):           13.145
  Required (ns):          28.385
  Setup (ns):              0.397
  Operating Conditions:    WORST

Path 3
  From: vme_int_instance/WPULSE[2]:CLK
  To:   GBTx_interface_instance/l1msg_gbtck_instance/l1msg_gbtck_0/RW1.UI_ram_wrapper_1/U5_syncnonpipe/l1msg_gbtck_l1msg_gbtck_0_USRAM_top_R0C1/INST_RAM64x18_IP:B_ADDR_ARST_N
  Delay (ns):              8.981
  Slack (ns):             15.289
  Arrival (ns):           13.273
  Required (ns):          28.562
  Operating Conditions:    WORST

Path 4
  From: vme_int_instance/WPULSE[1]:CLK
  To:   GBTx_interface_instance/l1msg_gbtck_instance/l1msg_gbtck_0/RW1.UI_ram_wrapper_1/U5_syncnonpipe/l1msg_gbtck_l1msg_gbtck_0_USRAM_top_R0C1/INST_RAM64x18_IP:B_ADDR_ARST_N
  Delay (ns):              8.890
  Slack (ns):             15.371
  Arrival (ns):           13.191
  Required (ns):          28.562
  Operating Conditions:    WORST

Path 5
  From: vme_int_instance/regs.ctrl2_rep[8]:CLK
  To:   GBTx_interface_instance/l1msg_gbtck_instance/l1msg_gbtck_0/RW1.UI_ram_wrapper_1/U5_syncnonpipe/l1msg_gbtck_l1msg_gbtck_0_USRAM_top_R0C3/INST_RAM64x18_IP:C_WEN
  Delay (ns):              8.656
  Slack (ns):             15.450
  Arrival (ns):           12.936
  Required (ns):          28.386
  Setup (ns):              0.397
  Operating Conditions:    WORST


Expanded Path 1
  From: I2C_CORE_instance/GBTX_CTRL_0/GBTX_RESETB:CLK
  To: GBTX_RESETB
  data required time                                 22.000
  data arrival time                          -       10.720
  slack                                              11.280
  ________________________________________________________
  Data arrival time calculation
  0.000                        FPGACK40
               +     0.000          Clock source
  0.000                        FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  0.000                        fpgack40_buf/U_IOPADP:PAD_P (r)
               +     1.466          cell: ADLIB:IOPADP_IN
  1.466                        fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     1.294          net: fpgack40_buf/YOUT
  2.760                        fpgack40_buf/U_GB:An (f)
               +     0.089          cell: ADLIB:GBM
  2.849                        fpgack40_buf/U_GB:YWn (f)
               +     0.595          net: fpgack40_buf/U_GB_YWn
  3.444                        fpgack40_buf/U_GB_RGB1_RGB48:An (f)
               +     0.316          cell: ADLIB:RGB
  3.760                        fpgack40_buf/U_GB_RGB1_RGB48:YR (r)
               +     0.514          net: fpgack40_buf/U_GB_RGB1_RGB48_rgbr_net_1
  4.274                        I2C_CORE_instance/GBTX_CTRL_0/GBTX_RESETB:CLK (r)
               +     0.108          cell: ADLIB:SLE
  4.382                        I2C_CORE_instance/GBTX_CTRL_0/GBTX_RESETB:Q (f)
               +     3.167          net: GBTX_RESETB_c
  7.549                        GBTX_RESETB_obuf/U0/U_IOOUTFF:A (f)
               +     0.330          cell: ADLIB:IOOUTFF_BYPASS
  7.879                        GBTX_RESETB_obuf/U0/U_IOOUTFF:Y (f)
               +     0.303          net: GBTX_RESETB_obuf/U0/DOUT
  8.182                        GBTX_RESETB_obuf/U0/U_IOPAD:D (f)
               +     2.538          cell: ADLIB:IOPAD_TRI
  10.720                       GBTX_RESETB_obuf/U0/U_IOPAD:PAD (f)
               +     0.000          net: GBTX_RESETB
  10.720                       GBTX_RESETB (f)
                                    
  10.720                       data arrival time
  ________________________________________________________
  Data required time calculation
  25.000                       DCLK0
               +     0.000          Clock source
  25.000                       DCLK00_P (r)
               -     3.000          Output Delay Constraint
  22.000                       GBTX_RESETB (f)
                                    
  22.000                       data required time


Operating Conditions : WORST

END SET FPGACK40 to DCLK0

----------------------------------------------------

Clock Domain tx_clk

Info: The maximum frequency of this clock domain is limited by the period of pin CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/RW1.UI_ram_wrapper_1/U2_asyncnonpipe/trigger_fifo_trigger_fifo_0_USRAM_top_R0C0/INST_RAM64x18_IP:A_ADDR_CLK

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0 to tx_clk

Path 1
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/empty_r:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/RW1.UI_ram_wrapper_1/U2_asyncnonpipe/trigger_fifo_trigger_fifo_0_USRAM_top_R0C0/INST_RAM64x18_IP:A_BLK[1]
  Delay (ns):              1.210
  Slack (ns):              1.621
  Arrival (ns):            6.706
  Required (ns):           8.327
  Setup (ns):              0.314
  Operating Conditions:    WORST

Path 2
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/empty_r:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/RW1.UI_ram_wrapper_1/U2_asyncnonpipe/trigger_fifo_trigger_fifo_0_USRAM_top_R0C0/INST_RAM64x18_IP:A_ADDR_EN
  Delay (ns):              1.208
  Slack (ns):              1.659
  Arrival (ns):            6.704
  Required (ns):           8.363
  Setup (ns):              0.278
  Operating Conditions:    WORST

Path 3
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/empty_r:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/RW1.UI_ram_wrapper_1/U2_asyncnonpipe/trigger_fifo_trigger_fifo_0_USRAM_top_R0C0/INST_RAM64x18_IP:B_BLK[1]
  Delay (ns):              1.017
  Slack (ns):              1.721
  Arrival (ns):            6.513
  Required (ns):           8.234
  Setup (ns):              0.409
  Operating Conditions:    WORST

Path 4
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/memraddr_r[0]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/RW1.UI_ram_wrapper_1/U2_asyncnonpipe/trigger_fifo_trigger_fifo_0_USRAM_top_R0C0/INST_RAM64x18_IP:B_ADDR[0]
  Delay (ns):              1.149
  Slack (ns):              1.810
  Arrival (ns):            6.639
  Required (ns):           8.449
  Setup (ns):              0.194
  Operating Conditions:    WORST

Path 5
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/memraddr_r[0]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/RW1.UI_ram_wrapper_1/U2_asyncnonpipe/trigger_fifo_trigger_fifo_0_USRAM_top_R0C0/INST_RAM64x18_IP:A_ADDR[0]
  Delay (ns):              1.152
  Slack (ns):              1.823
  Arrival (ns):            6.642
  Required (ns):           8.465
  Setup (ns):              0.176
  Operating Conditions:    WORST


Expanded Path 1
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/empty_r:CLK
  To: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/RW1.UI_ram_wrapper_1/U2_asyncnonpipe/trigger_fifo_trigger_fifo_0_USRAM_top_R0C0/INST_RAM64x18_IP:A_BLK[1]
  data required time                                  8.327
  data arrival time                          -        6.706
  slack                                               1.621
  ________________________________________________________
  Data arrival time calculation
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK_0 (r)
               +     3.693          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_TXCLK_0
  3.693                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:An (f)
               +     0.374          cell: ADLIB:GBM
  4.067                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:YWn (f)
               +     0.582          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_YWn
  4.649                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB1:An (f)
               +     0.317          cell: ADLIB:RGB
  4.966                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB1:YL (r)
               +     0.530          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB1_rgbl_net_1
  5.496                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/empty_r:CLK (r)
               +     0.108          cell: ADLIB:SLE
  5.604                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/empty_r:Q (f)
               +     0.962          net: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/empty_r
  6.566                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/RW1.UI_ram_wrapper_1/U2_asyncnonpipe/trigger_fifo_trigger_fifo_0_USRAM_top_R0C0/FF_11:EN (r)
               +     0.056          cell: ADLIB:SLE_IP_EN
  6.622                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/RW1.UI_ram_wrapper_1/U2_asyncnonpipe/trigger_fifo_trigger_fifo_0_USRAM_top_R0C0/FF_11:IPENn (f)
               +     0.084          net: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/RW1.UI_ram_wrapper_1/U2_asyncnonpipe/trigger_fifo_trigger_fifo_0_USRAM_top_R0C0/A_BLK_net[1]
  6.706                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/RW1.UI_ram_wrapper_1/U2_asyncnonpipe/trigger_fifo_trigger_fifo_0_USRAM_top_R0C0/INST_RAM64x18_IP:A_BLK[1] (r)
                                    
  6.706                        data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        tx_clk
               +     0.000          Clock source
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1:YL (r)
               +     0.495          net: CAEN_LINK_instance/EPCS_SERDES_Lane0_TX_CLK
  8.495                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/RW1.UI_ram_wrapper_1/U2_asyncnonpipe/trigger_fifo_trigger_fifo_0_USRAM_top_R0C0/FF_0:CLK (r)
               +     0.059          cell: ADLIB:SLE_IP_CLK
  8.554                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/RW1.UI_ram_wrapper_1/U2_asyncnonpipe/trigger_fifo_trigger_fifo_0_USRAM_top_R0C0/FF_0:IPCLKn (f)
               +     0.087          net: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/RW1.UI_ram_wrapper_1/U2_asyncnonpipe/trigger_fifo_trigger_fifo_0_USRAM_top_R0C0/A_ADDR_CLK_net
  8.641                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/RW1.UI_ram_wrapper_1/U2_asyncnonpipe/trigger_fifo_trigger_fifo_0_USRAM_top_R0C0/INST_RAM64x18_IP:A_ADDR_CLK (r)
               -     0.314          Library setup time: ADLIB:RAM64x18_IP
  8.327                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/RW1.UI_ram_wrapper_1/U2_asyncnonpipe/trigger_fifo_trigger_fifo_0_USRAM_top_R0C0/INST_RAM64x18_IP:A_BLK[1]
                                    
  8.327                        data required time


Operating Conditions : WORST

END SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0 to tx_clk

----------------------------------------------------

Clock Domain rx_clk

SET Register to Register

Path 1
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[5]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[4]:D
  Delay (ns):              3.189
  Slack (ns):              4.517
  Arrival (ns):            3.716
  Required (ns):           8.233
  Setup (ns):              0.254
  Minimum Period (ns):     3.483
  Operating Conditions:    WORST

Path 2
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[5]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[10]:D
  Delay (ns):              3.124
  Slack (ns):              4.616
  Arrival (ns):            3.651
  Required (ns):           8.267
  Setup (ns):              0.254
  Minimum Period (ns):     3.384
  Operating Conditions:    WORST

Path 3
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[5]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[9]:D
  Delay (ns):              3.077
  Slack (ns):              4.653
  Arrival (ns):            3.604
  Required (ns):           8.257
  Setup (ns):              0.254
  Minimum Period (ns):     3.347
  Operating Conditions:    WORST

Path 4
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[5]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[7]:D
  Delay (ns):              3.058
  Slack (ns):              4.673
  Arrival (ns):            3.585
  Required (ns):           8.258
  Setup (ns):              0.254
  Minimum Period (ns):     3.327
  Operating Conditions:    WORST

Path 5
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[4]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[4]:D
  Delay (ns):              3.063
  Slack (ns):              4.683
  Arrival (ns):            3.565
  Required (ns):           8.248
  Setup (ns):              0.254
  Minimum Period (ns):     3.317
  Operating Conditions:    WORST


Expanded Path 1
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[5]:CLK
  To: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[4]:D
  data required time                                  8.233
  data arrival time                          -        3.716
  slack                                               4.517
  ________________________________________________________
  Data arrival time calculation
  0.000                        rx_clk
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1:YL (r)
               +     0.527          net: CAEN_LINK_instance/EPCS_SERDES_Lane0_RX_CLK
  0.527                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[5]:CLK (r)
               +     0.108          cell: ADLIB:SLE
  0.635                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[5]:Q (f)
               +     0.627          net: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[5]
  1.262                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/un107_aligned_int_3:A (f)
               +     0.221          cell: ADLIB:CFG4
  1.483                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/un107_aligned_int_3:Y (r)
               +     0.530          net: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/un107_aligned_int_3
  2.013                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9_1_sqmuxa_0_RNILQ171:C (r)
               +     0.408          cell: ADLIB:ARI1_CC
  2.421                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9_1_sqmuxa_0_RNILQ171:P (f)
               +     0.000          net: NET_CC_CONFIG1349
  2.421                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9_1_sqmuxa_0_RNILQ171_CC_0:P[0] (f)
               +     0.714          cell: ADLIB:CC_CONFIG
  3.135                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9_1_sqmuxa_0_RNILQ171_CC_0:CC[5] (r)
               +     0.000          net: NET_CC_CONFIG1366
  3.135                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9_RNIQSQV6[4]:CC (r)
               +     0.066          cell: ADLIB:ARI1_CC
  3.201                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9_RNIQSQV6[4]:S (r)
               +     0.515          net: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9_s[4]
  3.716                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[4]:D (r)
                                    
  3.716                        data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        rx_clk
               +     0.000          Clock source
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1:YL (r)
               +     0.487          net: CAEN_LINK_instance/EPCS_SERDES_Lane0_RX_CLK
  8.487                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[4]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  8.233                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[4]:D
                                    
  8.233                        data required time


Operating Conditions : WORST

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0 to rx_clk

Path 1
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/WA_FSM_STATE[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[4]:D
  Delay (ns):              3.690
  Slack (ns):             -0.863
  Arrival (ns):            9.096
  Required (ns):           8.233
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 2
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/WA_FSM_STATE[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[10]:D
  Delay (ns):              3.673
  Slack (ns):             -0.812
  Arrival (ns):            9.079
  Required (ns):           8.267
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 3
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/WA_FSM_STATE[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[9]:D
  Delay (ns):              3.626
  Slack (ns):             -0.775
  Arrival (ns):            9.032
  Required (ns):           8.257
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 4
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/WA_FSM_STATE[0]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[4]:D
  Delay (ns):              3.587
  Slack (ns):             -0.770
  Arrival (ns):            9.003
  Required (ns):           8.233
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 5
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/WA_FSM_STATE[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[7]:D
  Delay (ns):              3.607
  Slack (ns):             -0.755
  Arrival (ns):            9.013
  Required (ns):           8.258
  Setup (ns):              0.254
  Operating Conditions:    WORST


Expanded Path 1
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/WA_FSM_STATE[1]:CLK
  To: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[4]:D
  data required time                                  8.233
  data arrival time                          -        9.096
  slack                                              -0.863
  ________________________________________________________
  Data arrival time calculation
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK_0 (r)
               +     3.618          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_RXCLK_0
  3.618                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:An (f)
               +     0.374          cell: ADLIB:GBM
  3.992                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:YWn (f)
               +     0.589          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_YWn
  4.581                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB2:An (f)
               +     0.317          cell: ADLIB:RGB
  4.898                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB2:YL (r)
               +     0.508          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB2_rgbl_net_1
  5.406                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/WA_FSM_STATE[1]:CLK (r)
               +     0.110          cell: ADLIB:SLE
  5.516                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/WA_FSM_STATE[1]:Q (f)
               +     0.627          net: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/WA_FSM_STATE[1]
  6.143                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count0_1_sqmuxa_1_i_o2:B (f)
               +     0.234          cell: ADLIB:CFG3
  6.377                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count0_1_sqmuxa_1_i_o2:Y (r)
               +     0.288          net: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count0_1_sqmuxa_1_i_o2
  6.665                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9_1_sqmuxa_0:C (r)
               +     0.134          cell: ADLIB:CFG3
  6.799                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9_1_sqmuxa_0:Y (f)
               +     0.759          net: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9_1_sqmuxa_0
  7.558                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9_1_sqmuxa_0_RNILQ171:B (f)
               +     0.243          cell: ADLIB:ARI1_CC
  7.801                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9_1_sqmuxa_0_RNILQ171:P (f)
               +     0.000          net: NET_CC_CONFIG1349
  7.801                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9_1_sqmuxa_0_RNILQ171_CC_0:P[0] (f)
               +     0.714          cell: ADLIB:CC_CONFIG
  8.515                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9_1_sqmuxa_0_RNILQ171_CC_0:CC[5] (r)
               +     0.000          net: NET_CC_CONFIG1366
  8.515                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9_RNIQSQV6[4]:CC (r)
               +     0.066          cell: ADLIB:ARI1_CC
  8.581                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9_RNIQSQV6[4]:S (r)
               +     0.515          net: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9_s[4]
  9.096                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[4]:D (r)
                                    
  9.096                        data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        rx_clk
               +     0.000          Clock source
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1:YL (r)
               +     0.487          net: CAEN_LINK_instance/EPCS_SERDES_Lane0_RX_CLK
  8.487                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[4]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  8.233                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[4]:D
                                    
  8.233                        data required time


Operating Conditions : WORST

END SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0 to rx_clk

----------------------------------------------------

Clock Domain FPGACK40

SET Register to Register

Path 1
  From: vme_int_instance/DTACKS:CLK
  To:   vme_int_instance/DTACKSN:D
  Delay (ns):              2.217
  Slack (ns):              9.905
  Arrival (ns):            6.542
  Required (ns):          16.447
  Setup (ns):              0.254
  Minimum Period (ns):     5.190
  Operating Conditions:    WORST

Path 2
  From: vme_int_instance/CYC2ESST:CLK
  To:   vme_int_instance/DTACKSN:D
  Delay (ns):              0.659
  Slack (ns):             11.498
  Arrival (ns):            4.949
  Required (ns):          16.447
  Setup (ns):              0.254
  Minimum Period (ns):     2.004
  Operating Conditions:    WORST

Path 3
  From: CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/RL_RL_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_CLK
  To:   CAEN_LINK_instance/I_clint/addr[20]:SLn
  Delay (ns):             10.379
  Slack (ns):             13.937
  Arrival (ns):           14.788
  Required (ns):          28.725
  Setup (ns):              0.548
  Minimum Period (ns):    11.063
  Operating Conditions:    WORST

Path 4
  From: CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/RL_RL_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_CLK
  To:   CAEN_LINK_instance/I_clint/addr[17]:SLn
  Delay (ns):             10.379
  Slack (ns):             13.948
  Arrival (ns):           14.788
  Required (ns):          28.736
  Setup (ns):              0.548
  Minimum Period (ns):    11.052
  Operating Conditions:    WORST

Path 5
  From: I2C_CORE_instance/I2C_GBTX_inst_0/COREI2C_0/G0a.0.ui2c/fsmsta[22]:CLK
  To:   I2C_CORE_instance/I2C_GBTX_inst_0/COREI2C_0/G0a.0.ui2c/serdat[3]:D
  Delay (ns):             10.666
  Slack (ns):             14.090
  Arrival (ns):           14.924
  Required (ns):          29.014
  Setup (ns):              0.254
  Minimum Period (ns):    10.910
  Operating Conditions:    WORST


Expanded Path 1
  From: vme_int_instance/DTACKS:CLK
  To: vme_int_instance/DTACKSN:D
  data required time                                 16.447
  data arrival time                          -        6.542
  slack                                               9.905
  ________________________________________________________
  Data arrival time calculation
  0.000                        FPGACK40
               +     0.000          Clock source
  0.000                        FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  0.000                        fpgack40_buf/U_IOPADP:PAD_P (r)
               +     1.466          cell: ADLIB:IOPADP_IN
  1.466                        fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     1.294          net: fpgack40_buf/YOUT
  2.760                        fpgack40_buf/U_GB:An (f)
               +     0.089          cell: ADLIB:GBM
  2.849                        fpgack40_buf/U_GB:YEn (f)
               +     0.663          net: fpgack40_buf/U_GB_YWn_GEast
  3.512                        fpgack40_buf/U_GB_RGB1_RGB19:An (f)
               +     0.316          cell: ADLIB:RGB
  3.828                        fpgack40_buf/U_GB_RGB1_RGB19:YR (r)
               +     0.497          net: fpgack40_buf/U_GB_RGB1_RGB19_rgbr_net_1
  4.325                        vme_int_instance/DTACKS:CLK (r)
               +     0.087          cell: ADLIB:SLE
  4.412                        vme_int_instance/DTACKS:Q (r)
               +     1.983          net: vme_int_instance/DTACKS
  6.395                        vme_int_instance/DTACKSN_3:A (r)
               +     0.074          cell: ADLIB:CFG2
  6.469                        vme_int_instance/DTACKSN_3:Y (r)
               +     0.073          net: vme_int_instance/DTACKSN_3
  6.542                        vme_int_instance/DTACKSN:D (r)
                                    
  6.542                        data arrival time
  ________________________________________________________
  Data required time calculation
  12.500                       FPGACK40
               +     0.000          Clock source
  12.500                       FPGACK40_P (f)
               +     0.000          net: FPGACK40_P
  12.500                       fpgack40_buf/U_IOPADP:PAD_P (f)
               +     1.299          cell: ADLIB:IOPADP_IN
  13.799                       fpgack40_buf/U_IOPADP:IOUT_P (f)
               +     1.452          net: fpgack40_buf/YOUT
  15.251                       fpgack40_buf/U_GB:An (r)
               +     0.083          cell: ADLIB:GBM
  15.334                       fpgack40_buf/U_GB:YEn (r)
               +     0.588          net: fpgack40_buf/U_GB_YWn_GEast
  15.922                       fpgack40_buf/U_GB_RGB1_RGB59:An (r)
               +     0.248          cell: ADLIB:RGB
  16.170                       fpgack40_buf/U_GB_RGB1_RGB59:YL (f)
               +     0.531          net: fpgack40_buf/U_GB_RGB1_RGB59_rgbl_net_1
  16.701                       vme_int_instance/DTACKSN:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  16.447                       vme_int_instance/DTACKSN:D
                                    
  16.447                       data required time


Operating Conditions : WORST

END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From: VDB[4]
  To:   vme_int_instance/event_data[19]:D
  Delay (ns):              9.126
  Slack (ns):             15.780
  Arrival (ns):           13.126
  Required (ns):          28.906
  Setup (ns):              0.254
  External Setup (ns):     5.220
  Operating Conditions:    WORST

Path 2
  From: VDB[11]
  To:   vme_int_instance/lb_rdata_i[10]:D
  Delay (ns):              8.860
  Slack (ns):             16.052
  Arrival (ns):           12.860
  Required (ns):          28.912
  Setup (ns):              0.254
  External Setup (ns):     4.948
  Operating Conditions:    WORST

Path 3
  From: VDB[5]
  To:   vme_int_instance/lb_rdata_i[4]:D
  Delay (ns):              8.551
  Slack (ns):             16.429
  Arrival (ns):           12.551
  Required (ns):          28.980
  Setup (ns):              0.174
  External Setup (ns):     4.571
  Operating Conditions:    WORST

Path 4
  From: VDB[8]
  To:   vme_int_instance/lb_rdata_i[7]:D
  Delay (ns):              8.248
  Slack (ns):             16.645
  Arrival (ns):           12.248
  Required (ns):          28.893
  Setup (ns):              0.254
  External Setup (ns):     4.355
  Operating Conditions:    WORST

Path 5
  From: VDB[7]
  To:   vme_int_instance/lb_rdata_i[6]:D
  Delay (ns):              8.219
  Slack (ns):             16.719
  Arrival (ns):           12.219
  Required (ns):          28.938
  Setup (ns):              0.254
  External Setup (ns):     4.281
  Operating Conditions:    WORST


Expanded Path 1
  From: VDB[4]
  To: vme_int_instance/event_data[19]:D
  data required time                                 28.906
  data arrival time                          -       13.126
  slack                                              15.780
  ________________________________________________________
  Data arrival time calculation
  0.000                        FPGACK40
               +     4.000          Input Delay Constraint
  4.000                        VDB[4] (f)
               +     0.000          net: VDB[4]
  4.000                        VDB_iobuf[4]/U0/U_IOPAD:PAD (f)
               +     1.152          cell: ADLIB:IOPAD_BI
  5.152                        VDB_iobuf[4]/U0/U_IOPAD:Y (f)
               +     0.001          net: VDB_iobuf[4]/U0/YIN1
  5.153                        VDB_iobuf[4]/U0/U_IOINFF:A (f)
               +     0.076          cell: ADLIB:IOINFF_BYPASS
  5.229                        VDB_iobuf[4]/U0/U_IOINFF:Y (f)
               +     6.428          net: VDB_in[4]
  11.657                       vme_int_instance/local_bcid_instance/local_bcid_0/event_data_13_iv_5[19]:B (f)
               +     0.209          cell: ADLIB:CFG4
  11.866                       vme_int_instance/local_bcid_instance/local_bcid_0/event_data_13_iv_5[19]:Y (f)
               +     0.503          net: vme_int_instance/local_bcid_instance/local_bcid_0/event_data_13_iv_5[19]
  12.369                       vme_int_instance/local_bcid_instance/local_bcid_0/event_data_13_iv_7[19]:A (f)
               +     0.311          cell: ADLIB:CFG4
  12.680                       vme_int_instance/local_bcid_instance/local_bcid_0/event_data_13_iv_7[19]:Y (f)
               +     0.224          net: vme_int_instance/local_bcid_instance/local_bcid_0/event_data_13_iv_7[19]
  12.904                       vme_int_instance/local_bcid_instance/local_bcid_0/event_data_13_iv_i[19]:C (f)
               +     0.147          cell: ADLIB:CFG3
  13.051                       vme_int_instance/local_bcid_instance/local_bcid_0/event_data_13_iv_i[19]:Y (r)
               +     0.075          net: vme_int_instance/event_data_13_iv_i[19]
  13.126                       vme_int_instance/event_data[19]:D (r)
                                    
  13.126                       data arrival time
  ________________________________________________________
  Data required time calculation
  25.000                       FPGACK40
               +     0.000          Clock source
  25.000                       FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  25.000                       fpgack40_buf/U_IOPADP:PAD_P (r)
               +     1.422          cell: ADLIB:IOPADP_IN
  26.422                       fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     1.255          net: fpgack40_buf/YOUT
  27.677                       fpgack40_buf/U_GB:An (f)
               +     0.086          cell: ADLIB:GBM
  27.763                       fpgack40_buf/U_GB:YEn (f)
               +     0.598          net: fpgack40_buf/U_GB_YWn_GEast
  28.361                       fpgack40_buf/U_GB_RGB1_RGB55:An (f)
               +     0.307          cell: ADLIB:RGB
  28.668                       fpgack40_buf/U_GB_RGB1_RGB55:YL (r)
               +     0.492          net: fpgack40_buf/U_GB_RGB1_RGB55_rgbl_net_1
  29.160                       vme_int_instance/event_data[19]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  28.906                       vme_int_instance/event_data[19]:D
                                    
  28.906                       data required time


Operating Conditions : WORST

END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From: vme_int_instance/NOEADWi:CLK
  To:   AML[2]
  Delay (ns):              9.352
  Slack (ns):              7.363
  Arrival (ns):           13.637
  Required (ns):          21.000
  Clock to Out (ns):      13.637
  Operating Conditions:    WORST

Path 2
  From: vme_int_instance/NOEADWi:CLK
  To:   AML[4]
  Delay (ns):              9.342
  Slack (ns):              7.373
  Arrival (ns):           13.627
  Required (ns):          21.000
  Clock to Out (ns):      13.627
  Operating Conditions:    WORST

Path 3
  From: vme_int_instance/NOEADWi:CLK
  To:   AML[5]
  Delay (ns):              8.873
  Slack (ns):              7.842
  Arrival (ns):           13.158
  Required (ns):          21.000
  Clock to Out (ns):      13.158
  Operating Conditions:    WORST

Path 4
  From: vme_int_instance/NOEADWi:CLK
  To:   AML[3]
  Delay (ns):              8.858
  Slack (ns):              7.857
  Arrival (ns):           13.143
  Required (ns):          21.000
  Clock to Out (ns):      13.143
  Operating Conditions:    WORST

Path 5
  From: vme_int_instance/NOEADWi:CLK
  To:   AML[1]
  Delay (ns):              8.783
  Slack (ns):              7.932
  Arrival (ns):           13.068
  Required (ns):          21.000
  Clock to Out (ns):      13.068
  Operating Conditions:    WORST


Expanded Path 1
  From: vme_int_instance/NOEADWi:CLK
  To: AML[2]
  data required time                                 21.000
  data arrival time                          -       13.637
  slack                                               7.363
  ________________________________________________________
  Data arrival time calculation
  0.000                        FPGACK40
               +     0.000          Clock source
  0.000                        FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  0.000                        fpgack40_buf/U_IOPADP:PAD_P (r)
               +     1.466          cell: ADLIB:IOPADP_IN
  1.466                        fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     1.294          net: fpgack40_buf/YOUT
  2.760                        fpgack40_buf/U_GB:An (f)
               +     0.089          cell: ADLIB:GBM
  2.849                        fpgack40_buf/U_GB:YEn (f)
               +     0.613          net: fpgack40_buf/U_GB_YWn_GEast
  3.462                        fpgack40_buf/U_GB_RGB1_RGB61:An (f)
               +     0.316          cell: ADLIB:RGB
  3.778                        fpgack40_buf/U_GB_RGB1_RGB61:YR (r)
               +     0.507          net: fpgack40_buf/U_GB_RGB1_RGB61_rgbr_net_1
  4.285                        vme_int_instance/NOEADWi:CLK (r)
               +     0.087          cell: ADLIB:SLE
  4.372                        vme_int_instance/NOEADWi:Q (r)
               +     1.230          net: NOEADW_c
  5.602                        vme_int_instance/NOEADWi_RNIR2B5:A (r)
               +     0.100          cell: ADLIB:CFG1
  5.702                        vme_int_instance/NOEADWi_RNIR2B5:Y (f)
               +     2.218          net: NOEADW_c_i
  7.920                        AML_obuft[2]/U0/U_IOENFF:A (f)
               +     0.330          cell: ADLIB:IOENFF_BYPASS
  8.250                        AML_obuft[2]/U0/U_IOENFF:Y (f)
               +     0.655          net: AML_obuft[2]/U0/EOUT
  8.905                        AML_obuft[2]/U0/U_IOPAD:E (f)
               +     4.732          cell: ADLIB:IOPAD_TRI
  13.637                       AML_obuft[2]/U0/U_IOPAD:PAD (f)
               +     0.000          net: AML[2]
  13.637                       AML[2] (f)
                                    
  13.637                       data arrival time
  ________________________________________________________
  Data required time calculation
  25.000                       FPGACK40
               +     0.000          Clock source
  25.000                       FPGACK40_N (r)
               -     4.000          Output Delay Constraint
  21.000                       AML[2] (f)
                                    
  21.000                       data required time


Operating Conditions : WORST

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: vme_int_instance/DTACKSN:CLK
  To:   vme_int_instance/DRLTC:ALn
  Delay (ns):              1.255
  Slack (ns):             10.941
  Arrival (ns):            5.472
  Required (ns):          16.413
  Recovery (ns):           0.353
  Minimum Period (ns):     3.118
  Skew (ns):              -0.049
  Operating Conditions:    WORST

Path 2
  From: vme_int_instance/WPULSE[2]:CLK
  To:   vme_int_instance/int_sram_instance/int_sram_0/int_sram_int_sram_0_TPSRAM_R1C21/INST_RAM1K18_IP:A_DOUT_ARST_N
  Delay (ns):              9.479
  Slack (ns):             15.382
  Arrival (ns):           13.771
  Required (ns):          29.153
  Recovery (ns):           0.327
  Minimum Period (ns):     9.618
  Skew (ns):              -0.188
  Operating Conditions:    WORST

Path 3
  From: vme_int_instance/WPULSE[1]:CLK
  To:   vme_int_instance/int_sram_instance/int_sram_0/int_sram_int_sram_0_TPSRAM_R1C21/INST_RAM1K18_IP:A_DOUT_ARST_N
  Delay (ns):              9.388
  Slack (ns):             15.464
  Arrival (ns):           13.689
  Required (ns):          29.153
  Recovery (ns):           0.327
  Minimum Period (ns):     9.536
  Skew (ns):              -0.179
  Operating Conditions:    WORST

Path 4
  From: vme_int_instance/WPULSE[2]:CLK
  To:   vme_int_instance/int_sram_instance/int_sram_0/int_sram_int_sram_0_TPSRAM_R0C12/INST_RAM1K18_IP:A_DOUT_ARST_N
  Delay (ns):              9.248
  Slack (ns):             15.612
  Arrival (ns):           13.540
  Required (ns):          29.152
  Recovery (ns):           0.327
  Minimum Period (ns):     9.388
  Skew (ns):              -0.187
  Operating Conditions:    WORST

Path 5
  From: vme_int_instance/WPULSE[1]:CLK
  To:   vme_int_instance/int_sram_instance/int_sram_0/int_sram_int_sram_0_TPSRAM_R0C12/INST_RAM1K18_IP:A_DOUT_ARST_N
  Delay (ns):              9.157
  Slack (ns):             15.694
  Arrival (ns):           13.458
  Required (ns):          29.152
  Recovery (ns):           0.327
  Minimum Period (ns):     9.306
  Skew (ns):              -0.178
  Operating Conditions:    WORST


Expanded Path 1
  From: vme_int_instance/DTACKSN:CLK
  To: vme_int_instance/DRLTC:ALn
  data required time                                 16.413
  data arrival time                          -        5.472
  slack                                              10.941
  ________________________________________________________
  Data arrival time calculation
  0.000                        FPGACK40
               +     0.000          Clock source
  0.000                        FPGACK40_P (f)
               +     0.000          net: FPGACK40_P
  0.000                        fpgack40_buf/U_IOPADP:PAD_P (f)
               +     1.299          cell: ADLIB:IOPADP_IN
  1.299                        fpgack40_buf/U_IOPADP:IOUT_P (f)
               +     1.452          net: fpgack40_buf/YOUT
  2.751                        fpgack40_buf/U_GB:An (r)
               +     0.083          cell: ADLIB:GBM
  2.834                        fpgack40_buf/U_GB:YEn (r)
               +     0.588          net: fpgack40_buf/U_GB_YWn_GEast
  3.422                        fpgack40_buf/U_GB_RGB1_RGB59:An (r)
               +     0.248          cell: ADLIB:RGB
  3.670                        fpgack40_buf/U_GB_RGB1_RGB59:YL (f)
               +     0.547          net: fpgack40_buf/U_GB_RGB1_RGB59_rgbl_net_1
  4.217                        vme_int_instance/DTACKSN:CLK (r)
               +     0.108          cell: ADLIB:SLE
  4.325                        vme_int_instance/DTACKSN:Q (f)
               +     0.303          net: vme_int_instance/DTACKSN
  4.628                        vme_int_instance/un23_active_high_reset:B (f)
               +     0.147          cell: ADLIB:CFG3
  4.775                        vme_int_instance/un23_active_high_reset:Y (r)
               +     0.697          net: vme_int_instance/un23_active_high_reset_i
  5.472                        vme_int_instance/DRLTC:ALn (r)
                                    
  5.472                        data arrival time
  ________________________________________________________
  Data required time calculation
  12.500                       FPGACK40
               +     0.000          Clock source
  12.500                       FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  12.500                       fpgack40_buf/U_IOPADP:PAD_P (r)
               +     1.466          cell: ADLIB:IOPADP_IN
  13.966                       fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     1.294          net: fpgack40_buf/YOUT
  15.260                       fpgack40_buf/U_GB:An (f)
               +     0.089          cell: ADLIB:GBM
  15.349                       fpgack40_buf/U_GB:YEn (f)
               +     0.617          net: fpgack40_buf/U_GB_YWn_GEast
  15.966                       fpgack40_buf/U_GB_RGB1_RGB57:An (f)
               +     0.317          cell: ADLIB:RGB
  16.283                       fpgack40_buf/U_GB_RGB1_RGB57:YL (r)
               +     0.483          net: fpgack40_buf/U_GB_RGB1_RGB57_rgbl_net_1
  16.766                       vme_int_instance/DRLTC:CLK (r)
               -     0.353          Library recovery time: ADLIB:SLE
  16.413                       vme_int_instance/DRLTC:ALn
                                    
  16.413                       data required time


Operating Conditions : WORST

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET EPCS_Demo_instance/CCC_0/GL0 to FPGACK40

No Path 

END SET EPCS_Demo_instance/CCC_0/GL0 to FPGACK40

----------------------------------------------------

SET EPCS_Demo_instance/CCC_0/GL1 to FPGACK40

Path 1
  From: clock_selection[0]:CLK
  To:   vme_int_instance/event_data[16]:D
  Delay (ns):              3.596
  Slack (ns):             18.579
  Arrival (ns):           10.440
  Required (ns):          29.019
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 2
  From: clock_selection[1]:CLK
  To:   vme_int_instance/event_data[17]:D
  Delay (ns):              3.569
  Slack (ns):             18.597
  Arrival (ns):           10.422
  Required (ns):          29.019
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 3
  From: clock_selection[0]:CLK
  To:   vme_int_instance/lb_rdata_i[3]:D
  Delay (ns):              3.038
  Slack (ns):             19.129
  Arrival (ns):            9.882
  Required (ns):          29.011
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 4
  From: clock_selection[1]:CLK
  To:   vme_int_instance/lb_rdata_i[9]:D
  Delay (ns):              2.984
  Slack (ns):             19.174
  Arrival (ns):            9.837
  Required (ns):          29.011
  Setup (ns):              0.254
  Operating Conditions:    WORST


Expanded Path 1
  From: clock_selection[0]:CLK
  To: vme_int_instance/event_data[16]:D
  data required time                                 29.019
  data arrival time                          -       10.440
  slack                                              18.579
  ________________________________________________________
  Data arrival time calculation
  0.000                        EPCS_Demo_instance/CCC_0/GL1
               +     0.000          Clock source
  0.000                        EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL1 (r)
               +     4.835          Clock generation
  4.835                        
               +     0.459          net: EPCS_Demo_instance/CCC_0/GL1_net
  5.294                        EPCS_Demo_instance/CCC_0/GL1_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  5.472                        EPCS_Demo_instance/CCC_0/GL1_INST:YEn (f)
               +     0.553          net: EPCS_Demo_instance/CCC_0/GL1_INST/U0_YWn_GEast
  6.025                        EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0:An (f)
               +     0.317          cell: ADLIB:RGB
  6.342                        EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0:YL (r)
               +     0.502          net: EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0_rgbl_net_1
  6.844                        clock_selection[0]:CLK (r)
               +     0.087          cell: ADLIB:SLE
  6.931                        clock_selection[0]:Q (r)
               +     1.153          net: CLKLEDR_c
  8.084                        vme_int_instance/local_bcid_instance/local_bcid_0/event_data_13_iv_2[16]:D (r)
               +     0.292          cell: ADLIB:CFG4
  8.376                        vme_int_instance/local_bcid_instance/local_bcid_0/event_data_13_iv_2[16]:Y (r)
               +     0.507          net: vme_int_instance/local_bcid_instance/local_bcid_0/event_data_13_iv_2[16]
  8.883                        vme_int_instance/local_bcid_instance/local_bcid_0/event_data_13_iv_5[16]:B (r)
               +     0.292          cell: ADLIB:CFG4
  9.175                        vme_int_instance/local_bcid_instance/local_bcid_0/event_data_13_iv_5[16]:Y (r)
               +     0.515          net: vme_int_instance/local_bcid_instance/local_bcid_0/event_data_13_iv_5[16]
  9.690                        vme_int_instance/local_bcid_instance/local_bcid_0/event_data_13_iv_7[16]:A (r)
               +     0.292          cell: ADLIB:CFG4
  9.982                        vme_int_instance/local_bcid_instance/local_bcid_0/event_data_13_iv_7[16]:Y (r)
               +     0.225          net: vme_int_instance/local_bcid_instance/local_bcid_0/event_data_13_iv_7[16]
  10.207                       vme_int_instance/local_bcid_instance/local_bcid_0/event_data_13_iv[16]:C (r)
               +     0.158          cell: ADLIB:CFG3
  10.365                       vme_int_instance/local_bcid_instance/local_bcid_0/event_data_13_iv[16]:Y (r)
               +     0.075          net: vme_int_instance/event_data_13[16]
  10.440                       vme_int_instance/event_data[16]:D (r)
                                    
  10.440                       data arrival time
  ________________________________________________________
  Data required time calculation
  25.000                       FPGACK40
               +     0.000          Clock source
  25.000                       FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  25.000                       fpgack40_buf/U_IOPADP:PAD_P (r)
               +     1.466          cell: ADLIB:IOPADP_IN
  26.466                       fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     1.294          net: fpgack40_buf/YOUT
  27.760                       fpgack40_buf/U_GB:An (f)
               +     0.089          cell: ADLIB:GBM
  27.849                       fpgack40_buf/U_GB:YEn (f)
               +     0.617          net: fpgack40_buf/U_GB_YWn_GEast
  28.466                       fpgack40_buf/U_GB_RGB1_RGB57:An (f)
               +     0.317          cell: ADLIB:RGB
  28.783                       fpgack40_buf/U_GB_RGB1_RGB57:YL (r)
               +     0.490          net: fpgack40_buf/U_GB_RGB1_RGB57_rgbl_net_1
  29.273                       vme_int_instance/event_data[16]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  29.019                       vme_int_instance/event_data[16]:D
                                    
  29.019                       data required time


Operating Conditions : WORST

END SET EPCS_Demo_instance/CCC_0/GL1 to FPGACK40

----------------------------------------------------

SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0 to FPGACK40

Path 1
  From: CAEN_LINK_instance/I_conet_interf/rl_wr:CLK
  To:   CAEN_LINK_instance/I_conet_interf/tmonos:ALn
  Delay (ns):              1.074
  Slack (ns):             -1.567
  Arrival (ns):            6.472
  Required (ns):           4.905
  Operating Conditions:    WORST

Path 2
  From: CAEN_LINK_instance/I_conet_interf/rl_wr:CLK
  To:   CAEN_LINK_instance/I_conet_interf/led_opt:ALn
  Delay (ns):              1.075
  Slack (ns):             -1.561
  Arrival (ns):            6.473
  Required (ns):           4.912
  Operating Conditions:    WORST

Path 3
  From: CAEN_LINK_instance/I_conet_interf/endpck:CLK
  To:   CAEN_LINK_instance/I_conet_interf/endpck_set:ALn
  Delay (ns):              0.874
  Slack (ns):             -1.374
  Arrival (ns):            6.301
  Required (ns):           4.927
  Operating Conditions:    WORST

Path 4
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[0]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[0]:D
  Delay (ns):              0.599
  Slack (ns):             -1.013
  Arrival (ns):            6.021
  Required (ns):           5.008
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 5
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[2]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[2]:D
  Delay (ns):              0.476
  Slack (ns):             -0.900
  Arrival (ns):            5.908
  Required (ns):           5.008
  Setup (ns):              0.254
  Operating Conditions:    WORST


Expanded Path 1
  From: CAEN_LINK_instance/I_conet_interf/rl_wr:CLK
  To: CAEN_LINK_instance/I_conet_interf/tmonos:ALn
  data required time                                  4.905
  data arrival time                          -        6.472
  slack                                              -1.567
  ________________________________________________________
  Data arrival time calculation
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK_0 (r)
               +     3.618          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_RXCLK_0
  3.618                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:An (f)
               +     0.374          cell: ADLIB:GBM
  3.992                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:YWn (f)
               +     0.595          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_YWn
  4.587                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB8:An (f)
               +     0.317          cell: ADLIB:RGB
  4.904                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB8:YL (r)
               +     0.494          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB8_rgbl_net_1
  5.398                        CAEN_LINK_instance/I_conet_interf/rl_wr:CLK (r)
               +     0.108          cell: ADLIB:SLE
  5.506                        CAEN_LINK_instance/I_conet_interf/rl_wr:Q (f)
               +     0.343          net: CAEN_LINK_instance/I_conet_interf/fifo_MEMWE
  5.849                        CAEN_LINK_instance/I_conet_interf/I_TX/TL_0/L31.U_corefifo_async/N_43_i:A (f)
               +     0.099          cell: ADLIB:CFG2
  5.948                        CAEN_LINK_instance/I_conet_interf/I_TX/TL_0/L31.U_corefifo_async/N_43_i:Y (r)
               +     0.524          net: CAEN_LINK_instance/I_conet_interf/N_43_i_i
  6.472                        CAEN_LINK_instance/I_conet_interf/tmonos:ALn (r)
                                    
  6.472                        data arrival time
  ________________________________________________________
  Data required time calculation
  1.000                        FPGACK40
               +     0.000          Clock source
  1.000                        FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  1.000                        fpgack40_buf/U_IOPADP:PAD_P (r)
               +     1.466          cell: ADLIB:IOPADP_IN
  2.466                        fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     1.294          net: fpgack40_buf/YOUT
  3.760                        fpgack40_buf/U_GB:An (f)
               +     0.089          cell: ADLIB:GBM
  3.849                        fpgack40_buf/U_GB:YWn (f)
               +     0.614          net: fpgack40_buf/U_GB_YWn
  4.463                        fpgack40_buf/U_GB_RGB1_RGB86:An (f)
               +     0.317          cell: ADLIB:RGB
  4.780                        fpgack40_buf/U_GB_RGB1_RGB86:YL (r)
               +     0.478          net: fpgack40_buf/U_GB_RGB1_RGB86_rgbl_net_1
  5.258                        CAEN_LINK_instance/I_conet_interf/tmonos:CLK (r)
               -     0.353          Library recovery time: ADLIB:SLE
  4.905                        CAEN_LINK_instance/I_conet_interf/tmonos:ALn
                                    
  4.905                        data required time


Operating Conditions : WORST

END SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0 to FPGACK40

----------------------------------------------------

SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0 to FPGACK40

Path 1
  From: CAEN_LINK_instance/I_conet_interf/tl_rd:CLK
  To:   CAEN_LINK_instance/I_conet_interf/tmonos:ALn
  Delay (ns):              1.094
  Slack (ns):             -1.689
  Arrival (ns):            6.594
  Required (ns):           4.905
  Operating Conditions:    WORST

Path 2
  From: CAEN_LINK_instance/I_conet_interf/tl_rd:CLK
  To:   CAEN_LINK_instance/I_conet_interf/led_opt:ALn
  Delay (ns):              1.095
  Slack (ns):             -1.683
  Arrival (ns):            6.595
  Required (ns):           4.912
  Operating Conditions:    WORST

Path 3
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[0]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[0]:D
  Delay (ns):              0.600
  Slack (ns):             -1.081
  Arrival (ns):            6.088
  Required (ns):           5.007
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 4
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[1]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[1]:D
  Delay (ns):              0.476
  Slack (ns):             -0.957
  Arrival (ns):            5.964
  Required (ns):           5.007
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 5
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[3]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[3]:D
  Delay (ns):              0.476
  Slack (ns):             -0.947
  Arrival (ns):            5.954
  Required (ns):           5.007
  Setup (ns):              0.254
  Operating Conditions:    WORST


Expanded Path 1
  From: CAEN_LINK_instance/I_conet_interf/tl_rd:CLK
  To: CAEN_LINK_instance/I_conet_interf/tmonos:ALn
  data required time                                  4.905
  data arrival time                          -        6.594
  slack                                              -1.689
  ________________________________________________________
  Data arrival time calculation
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK_0 (r)
               +     3.693          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_TXCLK_0
  3.693                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:An (f)
               +     0.374          cell: ADLIB:GBM
  4.067                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:YWn (f)
               +     0.582          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_YWn
  4.649                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB1:An (f)
               +     0.317          cell: ADLIB:RGB
  4.966                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB1:YL (r)
               +     0.534          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB1_rgbl_net_1
  5.500                        CAEN_LINK_instance/I_conet_interf/tl_rd:CLK (r)
               +     0.108          cell: ADLIB:SLE
  5.608                        CAEN_LINK_instance/I_conet_interf/tl_rd:Q (f)
               +     0.315          net: CAEN_LINK_instance/I_conet_interf/N_1023_i
  5.923                        CAEN_LINK_instance/I_conet_interf/I_TX/TL_0/L31.U_corefifo_async/N_43_i:B (f)
               +     0.147          cell: ADLIB:CFG2
  6.070                        CAEN_LINK_instance/I_conet_interf/I_TX/TL_0/L31.U_corefifo_async/N_43_i:Y (r)
               +     0.524          net: CAEN_LINK_instance/I_conet_interf/N_43_i_i
  6.594                        CAEN_LINK_instance/I_conet_interf/tmonos:ALn (r)
                                    
  6.594                        data arrival time
  ________________________________________________________
  Data required time calculation
  1.000                        FPGACK40
               +     0.000          Clock source
  1.000                        FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  1.000                        fpgack40_buf/U_IOPADP:PAD_P (r)
               +     1.466          cell: ADLIB:IOPADP_IN
  2.466                        fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     1.294          net: fpgack40_buf/YOUT
  3.760                        fpgack40_buf/U_GB:An (f)
               +     0.089          cell: ADLIB:GBM
  3.849                        fpgack40_buf/U_GB:YWn (f)
               +     0.614          net: fpgack40_buf/U_GB_YWn
  4.463                        fpgack40_buf/U_GB_RGB1_RGB86:An (f)
               +     0.317          cell: ADLIB:RGB
  4.780                        fpgack40_buf/U_GB_RGB1_RGB86:YL (r)
               +     0.478          net: fpgack40_buf/U_GB_RGB1_RGB86_rgbl_net_1
  5.258                        CAEN_LINK_instance/I_conet_interf/tmonos:CLK (r)
               -     0.353          Library recovery time: ADLIB:SLE
  4.905                        CAEN_LINK_instance/I_conet_interf/tmonos:ALn
                                    
  4.905                        data required time


Operating Conditions : WORST

END SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0 to FPGACK40

----------------------------------------------------

SET DCLK0 to FPGACK40

Path 1
  From: GBTX_RXRDY
  To:   vme_int_instance/BUNCH_RES:Dn
  Delay (ns):             10.001
  Slack (ns):             15.023
  Arrival (ns):           14.001
  Required (ns):          29.024
  Setup (ns):              0.159
  Operating Conditions:    WORST

Path 2
  From: GBTX_RXRDY
  To:   vme_int_instance/DRM_BCNT[9]:D
  Delay (ns):              8.854
  Slack (ns):             16.045
  Arrival (ns):           12.854
  Required (ns):          28.899
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 3
  From: GBTX_RXRDY
  To:   vme_int_instance/DRM_BCNT[8]:D
  Delay (ns):              8.854
  Slack (ns):             16.045
  Arrival (ns):           12.854
  Required (ns):          28.899
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 4
  From: GBTX_RXRDY
  To:   vme_int_instance/DRM_BCNT[6]:D
  Delay (ns):              8.853
  Slack (ns):             16.056
  Arrival (ns):           12.853
  Required (ns):          28.909
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 5
  From: GBTX_RXRDY
  To:   vme_int_instance/DRM_BCNT[11]:D
  Delay (ns):              8.854
  Slack (ns):             16.056
  Arrival (ns):           12.854
  Required (ns):          28.910
  Setup (ns):              0.254
  Operating Conditions:    WORST


Expanded Path 1
  From: GBTX_RXRDY
  To: vme_int_instance/BUNCH_RES:Dn
  data required time                                 29.024
  data arrival time                          -       14.001
  slack                                              15.023
  ________________________________________________________
  Data arrival time calculation
  0.000                        DCLK0
               +     4.000          Input Delay Constraint
  4.000                        GBTX_RXRDY (f)
               +     0.000          net: GBTX_RXRDY
  4.000                        GBTX_RXRDY_ibuf/U0/U_IOPAD:PAD (f)
               +     1.916          cell: ADLIB:IOPAD_IN
  5.916                        GBTX_RXRDY_ibuf/U0/U_IOPAD:Y (f)
               +     0.098          net: GBTX_RXRDY_ibuf/U0/YIN1
  6.014                        GBTX_RXRDY_ibuf/U0/U_IOINFF:A (f)
               +     0.141          cell: ADLIB:IOINFF_BYPASS
  6.155                        GBTX_RXRDY_ibuf/U0/U_IOINFF:Y (f)
               +     3.661          net: GBTX_RXRDY_0
  9.816                        GBTx_interface_instance/fake_gbt_instance/fake_l1msg_fifo_instance/fake_l1msg_fifo_0/L1.fifo_corefifo_sync_scntr/bunch_reset_clk_u:C (f)
               +     0.209          cell: ADLIB:CFG4
  10.025                       GBTx_interface_instance/fake_gbt_instance/fake_l1msg_fifo_instance/fake_l1msg_fifo_0/L1.fifo_corefifo_sync_scntr/bunch_reset_clk_u:Y (f)
               +     0.223          net: GBTx_interface_instance/bunch_reset_clk
  10.248                       GBTx_interface_instance/fake_gbt_instance/fake_l1msg_fifo_instance/fake_l1msg_fifo_0/L1.fifo_corefifo_sync_scntr/bunch_reset_delay:D (f)
               +     0.164          cell: ADLIB:CFG4
  10.412                       GBTx_interface_instance/fake_gbt_instance/fake_l1msg_fifo_instance/fake_l1msg_fifo_0/L1.fifo_corefifo_sync_scntr/bunch_reset_delay:Y (f)
               +     1.307          net: bunch_reset_delay
  11.719                       vme_int_instance/p2_trigger_signals_process.BUNCH_RES_2:B (f)
               +     0.087          cell: ADLIB:CFG3
  11.806                       vme_int_instance/p2_trigger_signals_process.BUNCH_RES_2:Y (f)
               +     2.195          net: vme_int_instance/BUNCH_RES_2
  14.001                       vme_int_instance/BUNCH_RES:Dn (r)
                                    
  14.001                       data arrival time
  ________________________________________________________
  Data required time calculation
  25.000                       FPGACK40
               +     0.000          Clock source
  25.000                       FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  25.000                       fpgack40_buf/U_IOPADP:PAD_P (r)
               +     1.422          cell: ADLIB:IOPADP_IN
  26.422                       fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     1.255          net: fpgack40_buf/YOUT
  27.677                       fpgack40_buf/U_GB:An (f)
               +     0.086          cell: ADLIB:GBM
  27.763                       fpgack40_buf/U_GB:YEn (f)
               +     0.594          net: fpgack40_buf/U_GB_YWn_GEast
  28.357                       fpgack40_buf/U_GB_RGB1_RGB47:An (f)
               +     0.307          cell: ADLIB:RGB
  28.664                       fpgack40_buf/U_GB_RGB1_RGB47:YR (r)
               +     0.519          net: fpgack40_buf/U_GB_RGB1_RGB47_rgbr_net_1
  29.183                       vme_int_instance/BUNCH_RES:CLK (r)
               -     0.159          Library setup time: ADLIB:IOOEFF
  29.024                       vme_int_instance/BUNCH_RES:Dn
                                    
  29.024                       data required time


Operating Conditions : WORST

END SET DCLK0 to FPGACK40

----------------------------------------------------

SET CAEN_LINK_instance/I_conet_interf/endpck:Q to FPGACK40

No Path 

END SET CAEN_LINK_instance/I_conet_interf/endpck:Q to FPGACK40

----------------------------------------------------

SET atck to FPGACK40

No Path 

END SET atck to FPGACK40

----------------------------------------------------

SET vme_int_instance/DS:Q to FPGACK40

No Path 

END SET vme_int_instance/DS:Q to FPGACK40

----------------------------------------------------

Path set Pin to Pin

SET Input to Output

Path 1
  From: DCLK00_P
  To:   lvFPGA_SCOPE
  Delay (ns):             12.451
  Arrival (ns):           12.451

Path 2
  From: FPGACK40_P
  To:   lvFPGA_SCOPE
  Delay (ns):             12.429
  Arrival (ns):           12.429

Path 3
  From: FPGACK40_N
  To:   lvFPGA_SCOPE
  Delay (ns):             12.429
  Arrival (ns):           12.429

Path 4
  From: FPGACK40_P
  To:   lvFPGAIO1
  Delay (ns):             11.768
  Arrival (ns):           11.768

Path 5
  From: FPGACK40_N
  To:   lvFPGAIO1
  Delay (ns):             11.768
  Arrival (ns):           11.768


Expanded Path 1
  From: DCLK00_P
  To: lvFPGA_SCOPE
  data required time                                    N/C
  data arrival time                          -       12.451
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        DCLK0
               +     0.000          Clock source
  0.000                        DCLK00_P (r)
               +     0.000          net: DCLK00_P
  0.000                        DCLK00_buf/U_IOPADP:PAD_P (r)
               +     1.705          cell: ADLIB:IOPADP_IN
  1.705                        DCLK00_buf/U_IOPADP:IOUT_P (r)
               +     0.433          net: DCLK00_buf/YOUT
  2.138                        DCLK00_buf/U_GB:An (f)
               +     0.089          cell: ADLIB:GBM
  2.227                        DCLK00_buf/U_GB:YEn (f)
               +     0.572          net: DCLK00_buf/U_GB_YWn_GEast
  2.799                        DCLK00_buf/U_GB_RGB1_RGB32:An (f)
               +     0.317          cell: ADLIB:RGB
  3.116                        DCLK00_buf/U_GB_RGB1_RGB32:YL (r)
               +     0.499          net: DCLK00_buf/U_GB_RGB1_RGB32_rgbl_net_1
  3.615                        lvFPGA_SCOPE_m2_1:C (r)
               +     0.346          cell: ADLIB:CFG4
  3.961                        lvFPGA_SCOPE_m2_1:Y (f)
               +     0.229          net: lvFPGA_SCOPE_m2_1
  4.190                        lvFPGA_SCOPE_m2:B (f)
               +     0.221          cell: ADLIB:CFG3
  4.411                        lvFPGA_SCOPE_m2:Y (r)
               +     0.224          net: lvFPGA_SCOPE_m2
  4.635                        lvFPGA_SCOPE_1_2:B (r)
               +     0.100          cell: ADLIB:CFG3
  4.735                        lvFPGA_SCOPE_1_2:Y (f)
               +     0.228          net: lvFPGA_SCOPE_1_2
  4.963                        lvFPGA_SCOPE:B (f)
               +     0.221          cell: ADLIB:CFG3
  5.184                        lvFPGA_SCOPE:Y (r)
               +     3.676          net: lvFPGA_SCOPE_c
  8.860                        lvFPGA_SCOPE_obuf/U0/U_IOOUTFF:A (r)
               +     0.186          cell: ADLIB:IOOUTFF_BYPASS
  9.046                        lvFPGA_SCOPE_obuf/U0/U_IOOUTFF:Y (r)
               +     0.238          net: lvFPGA_SCOPE_obuf/U0/DOUT
  9.284                        lvFPGA_SCOPE_obuf/U0/U_IOPAD:D (r)
               +     3.167          cell: ADLIB:IOPAD_TRI
  12.451                       lvFPGA_SCOPE_obuf/U0/U_IOPAD:PAD (r)
               +     0.000          net: lvFPGA_SCOPE
  12.451                       lvFPGA_SCOPE (r)
                                    
  12.451                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          DCLK00_P (r)
                                    
  N/C                          lvFPGA_SCOPE (r)
                                    
  N/C                          data required time


Operating Conditions : WORST

END SET Input to Output

----------------------------------------------------

Path set User Sets

