Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 76d39d663c254e59b6f471cee9f5102b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package ieee.numeric_std
Compiling architecture arch_imp of entity xil_defaultlib.barrett_reduce_v1_0 [barrett_reduce_v1_0_default]
Compiling architecture arch_imp of entity work.polyvec_reduce_v1_0 [polyvec_reduce_v1_0_default]
Compiling architecture behavioral of entity work.testbench
Built simulation snapshot testbench_behav
