# Reading D:/altera/14.1/modelsim_ase/tcl/vsim/pref.tcl
# do stateMachine_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim PE vmap 10.3c Lib Mapping Utility 2014.09 Sep 20 2014
# vmap -modelsim_quiet work rtl_work 
# Copying D:/altera/14.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied D:/altera/14.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+D:/altera_project/logicDesignLab/Lab_2state {D:/altera_project/logicDesignLab/Lab_2state/stateMachine.v}
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 11:31:04 on Nov 30,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/altera_project/logicDesignLab/Lab_2state" D:/altera_project/logicDesignLab/Lab_2state/stateMachine.v 
# -- Compiling module stateMachine
# -- Compiling module flipflop
# 
# Top level modules:
# 	stateMachine
# End time: 11:31:05 on Nov 30,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/altera_project/logicDesignLab/Lab_2state {D:/altera_project/logicDesignLab/Lab_2state/testbench.v}
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 11:31:05 on Nov 30,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/altera_project/logicDesignLab/Lab_2state" D:/altera_project/logicDesignLab/Lab_2state/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 11:31:05 on Nov 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -gui "+altera" -l msim_transcript -do "stateMachine_run_msim_rtl_verilog.do" 
# Start time: 11:31:05 on Nov 30,2018
# Loading work.testbench
# Loading work.stateMachine
# Loading work.flipflop
# ** Warning: (vsim-3017) D:/altera_project/logicDesignLab/Lab_2state/stateMachine.v(9): [TFMPC] - Too few port connections. Expected 5, found 4.
# 
#         Region: /testbench/FSM/ff
# ** Warning: (vsim-3722) D:/altera_project/logicDesignLab/Lab_2state/stateMachine.v(9): [TFMPC] - Missing connection for port 'Qc'.
# 
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $finish    : D:/altera_project/logicDesignLab/Lab_2state/testbench.v(33)
#    Time: 10001 ns  Iteration: 0  Instance: /testbench
# 1
# Break in Module testbench at D:/altera_project/logicDesignLab/Lab_2state/testbench.v line 33
# Simulation Breakpoint: 1
# Break in Module testbench at D:/altera_project/logicDesignLab/Lab_2state/testbench.v line 33
# MACRO ./stateMachine_run_msim_rtl_verilog.do PAUSED at line 17
# End time: 12:12:02 on Nov 30,2018, Elapsed time: 0:40:57
# Errors: 0, Warnings: 2
