
IO_Tile_2_33

 (16 0)  (76 528)  (76 528)  IOB_0 IO Functioning bit
 (17 3)  (77 530)  (77 530)  IOB_0 IO Functioning bit
 (12 4)  (106 532)  (106 532)  routing T_2_33.lc_trk_g1_7 <X> T_2_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (107 532)  (107 532)  routing T_2_33.lc_trk_g1_7 <X> T_2_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (76 532)  (76 532)  IOB_0 IO Functioning bit
 (12 5)  (106 533)  (106 533)  routing T_2_33.lc_trk_g1_7 <X> T_2_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (107 533)  (107 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (98 535)  (98 535)  IO control bit: IOUP_REN_0

 (5 14)  (89 543)  (89 543)  routing T_2_33.span4_horz_r_7 <X> T_2_33.lc_trk_g1_7
 (7 14)  (91 543)  (91 543)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_r_7 lc_trk_g1_7
 (8 15)  (92 542)  (92 542)  routing T_2_33.span4_horz_r_7 <X> T_2_33.lc_trk_g1_7


IO_Tile_3_33

 (16 0)  (130 528)  (130 528)  IOB_0 IO Functioning bit
 (3 1)  (153 529)  (153 529)  IO control bit: IOUP_REN_1

 (17 3)  (131 530)  (131 530)  IOB_0 IO Functioning bit
 (13 4)  (161 532)  (161 532)  routing T_3_33.lc_trk_g0_4 <X> T_3_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (130 532)  (130 532)  IOB_0 IO Functioning bit
 (4 5)  (142 533)  (142 533)  routing T_3_33.span4_horz_r_4 <X> T_3_33.lc_trk_g0_4
 (5 5)  (143 533)  (143 533)  routing T_3_33.span4_horz_r_4 <X> T_3_33.lc_trk_g0_4
 (7 5)  (145 533)  (145 533)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_r_4 lc_trk_g0_4
 (13 5)  (161 533)  (161 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (152 535)  (152 535)  IO control bit: IOUP_REN_0

 (12 10)  (160 539)  (160 539)  routing T_3_33.lc_trk_g1_4 <X> T_3_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (161 539)  (161 539)  routing T_3_33.lc_trk_g1_4 <X> T_3_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (130 539)  (130 539)  IOB_1 IO Functioning bit
 (13 11)  (161 538)  (161 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (142 540)  (142 540)  routing T_3_33.span4_horz_r_12 <X> T_3_33.lc_trk_g1_4
 (5 13)  (143 541)  (143 541)  routing T_3_33.span4_horz_r_12 <X> T_3_33.lc_trk_g1_4
 (7 13)  (145 541)  (145 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_12 lc_trk_g1_4
 (17 13)  (131 541)  (131 541)  IOB_1 IO Functioning bit
 (16 14)  (130 543)  (130 543)  IOB_1 IO Functioning bit


IO_Tile_4_33

 (11 0)  (213 528)  (213 528)  routing T_4_33.span4_horz_r_0 <X> T_4_33.span4_horz_l_12
 (16 0)  (184 528)  (184 528)  IOB_0 IO Functioning bit
 (17 3)  (185 530)  (185 530)  IOB_0 IO Functioning bit
 (13 4)  (215 532)  (215 532)  routing T_4_33.lc_trk_g0_6 <X> T_4_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (184 532)  (184 532)  IOB_0 IO Functioning bit
 (12 5)  (214 533)  (214 533)  routing T_4_33.lc_trk_g0_6 <X> T_4_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (215 533)  (215 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (206 535)  (206 535)  IO control bit: IOUP_REN_0

 (5 7)  (197 534)  (197 534)  routing T_4_33.span4_vert_22 <X> T_4_33.lc_trk_g0_6
 (6 7)  (198 534)  (198 534)  routing T_4_33.span4_vert_22 <X> T_4_33.lc_trk_g0_6
 (7 7)  (199 534)  (199 534)  Enable bit of Mux _local_links/g0_mux_6 => span4_vert_22 lc_trk_g0_6


IO_Tile_5_33

 (16 0)  (238 528)  (238 528)  IOB_0 IO Functioning bit
 (17 3)  (239 530)  (239 530)  IOB_0 IO Functioning bit
 (12 4)  (268 532)  (268 532)  routing T_5_33.lc_trk_g1_7 <X> T_5_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (269 532)  (269 532)  routing T_5_33.lc_trk_g1_7 <X> T_5_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (238 532)  (238 532)  IOB_0 IO Functioning bit
 (12 5)  (268 533)  (268 533)  routing T_5_33.lc_trk_g1_7 <X> T_5_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (269 533)  (269 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (260 535)  (260 535)  IO control bit: BIOUP_REN_0

 (11 12)  (267 540)  (267 540)  routing T_5_33.span4_horz_r_3 <X> T_5_33.span4_horz_l_15
 (6 14)  (252 543)  (252 543)  routing T_5_33.span12_vert_15 <X> T_5_33.lc_trk_g1_7
 (7 14)  (253 543)  (253 543)  Enable bit of Mux _local_links/g1_mux_7 => span12_vert_15 lc_trk_g1_7


IO_Tile_6_33

 (11 0)  (321 528)  (321 528)  routing T_6_33.span4_vert_1 <X> T_6_33.span4_horz_l_12
 (12 0)  (322 528)  (322 528)  routing T_6_33.span4_vert_1 <X> T_6_33.span4_horz_l_12


IO_Tile_8_33

 (11 0)  (429 528)  (429 528)  routing T_8_33.span4_vert_1 <X> T_8_33.span4_horz_l_12
 (12 0)  (430 528)  (430 528)  routing T_8_33.span4_vert_1 <X> T_8_33.span4_horz_l_12


IO_Tile_9_33

 (16 0)  (442 528)  (442 528)  IOB_0 IO Functioning bit
 (17 3)  (443 530)  (443 530)  IOB_0 IO Functioning bit
 (13 4)  (473 532)  (473 532)  routing T_9_33.lc_trk_g0_6 <X> T_9_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (442 532)  (442 532)  IOB_0 IO Functioning bit
 (12 5)  (472 533)  (472 533)  routing T_9_33.lc_trk_g0_6 <X> T_9_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (473 533)  (473 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (464 535)  (464 535)  IO control bit: BIOUP_REN_0

 (5 7)  (455 534)  (455 534)  routing T_9_33.span4_vert_22 <X> T_9_33.lc_trk_g0_6
 (6 7)  (456 534)  (456 534)  routing T_9_33.span4_vert_22 <X> T_9_33.lc_trk_g0_6
 (7 7)  (457 534)  (457 534)  Enable bit of Mux _local_links/g0_mux_6 => span4_vert_22 lc_trk_g0_6
 (11 12)  (471 540)  (471 540)  routing T_9_33.span4_horz_r_3 <X> T_9_33.span4_horz_l_15


IO_Tile_10_33

 (3 1)  (519 529)  (519 529)  IO control bit: BIOUP_REN_1

 (12 10)  (526 539)  (526 539)  routing T_10_33.lc_trk_g1_6 <X> T_10_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (527 539)  (527 539)  routing T_10_33.lc_trk_g1_6 <X> T_10_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (496 539)  (496 539)  IOB_1 IO Functioning bit
 (12 11)  (526 538)  (526 538)  routing T_10_33.lc_trk_g1_6 <X> T_10_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (527 538)  (527 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (497 541)  (497 541)  IOB_1 IO Functioning bit
 (16 14)  (496 543)  (496 543)  IOB_1 IO Functioning bit
 (4 15)  (508 542)  (508 542)  routing T_10_33.span4_horz_r_6 <X> T_10_33.lc_trk_g1_6
 (5 15)  (509 542)  (509 542)  routing T_10_33.span4_horz_r_6 <X> T_10_33.lc_trk_g1_6
 (7 15)  (511 542)  (511 542)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_r_6 lc_trk_g1_6


IO_Tile_11_33

 (16 0)  (550 528)  (550 528)  IOB_0 IO Functioning bit
 (3 1)  (573 529)  (573 529)  IO control bit: BIOUP_REN_1

 (5 2)  (563 531)  (563 531)  routing T_11_33.span4_horz_r_11 <X> T_11_33.lc_trk_g0_3
 (7 2)  (565 531)  (565 531)  Enable bit of Mux _local_links/g0_mux_3 => span4_horz_r_11 lc_trk_g0_3
 (8 2)  (566 531)  (566 531)  routing T_11_33.span4_horz_r_11 <X> T_11_33.lc_trk_g0_3
 (17 3)  (551 530)  (551 530)  IOB_0 IO Functioning bit
 (13 4)  (581 532)  (581 532)  routing T_11_33.lc_trk_g0_4 <X> T_11_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (550 532)  (550 532)  IOB_0 IO Functioning bit
 (4 5)  (562 533)  (562 533)  routing T_11_33.span4_horz_r_4 <X> T_11_33.lc_trk_g0_4
 (5 5)  (563 533)  (563 533)  routing T_11_33.span4_horz_r_4 <X> T_11_33.lc_trk_g0_4
 (7 5)  (565 533)  (565 533)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_r_4 lc_trk_g0_4
 (13 5)  (581 533)  (581 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (572 535)  (572 535)  IO control bit: BIOUP_REN_0

 (16 10)  (550 539)  (550 539)  IOB_1 IO Functioning bit
 (12 11)  (580 538)  (580 538)  routing T_11_33.lc_trk_g0_3 <X> T_11_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (581 538)  (581 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (551 541)  (551 541)  IOB_1 IO Functioning bit
 (16 14)  (550 543)  (550 543)  IOB_1 IO Functioning bit


IO_Tile_13_33

 (14 4)  (690 532)  (690 532)  routing T_13_33.lc_trk_g1_6 <X> T_13_33.fabout
 (15 4)  (691 532)  (691 532)  Enable bit of Mux _fablink/Mux => lc_trk_g1_6 fabout
 (14 5)  (690 533)  (690 533)  routing T_13_33.lc_trk_g1_6 <X> T_13_33.fabout
 (15 5)  (691 533)  (691 533)  routing T_13_33.lc_trk_g1_6 <X> T_13_33.fabout
 (11 6)  (687 535)  (687 535)  routing T_13_33.span4_vert_13 <X> T_13_33.span4_horz_l_14
 (12 6)  (688 535)  (688 535)  routing T_13_33.span4_vert_13 <X> T_13_33.span4_horz_l_14
 (11 12)  (687 540)  (687 540)  routing T_13_33.span4_vert_19 <X> T_13_33.span4_horz_l_15
 (12 12)  (688 540)  (688 540)  routing T_13_33.span4_vert_19 <X> T_13_33.span4_horz_l_15
 (4 14)  (670 543)  (670 543)  routing T_13_33.span4_vert_38 <X> T_13_33.lc_trk_g1_6
 (5 15)  (671 542)  (671 542)  routing T_13_33.span4_vert_38 <X> T_13_33.lc_trk_g1_6
 (6 15)  (672 542)  (672 542)  routing T_13_33.span4_vert_38 <X> T_13_33.lc_trk_g1_6
 (7 15)  (673 542)  (673 542)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_38 lc_trk_g1_6


IO_Tile_14_33

 (11 0)  (741 528)  (741 528)  routing T_14_33.span4_vert_1 <X> T_14_33.span4_horz_l_12
 (12 0)  (742 528)  (742 528)  routing T_14_33.span4_vert_1 <X> T_14_33.span4_horz_l_12
 (2 4)  (734 532)  (734 532)  PLL config bit: CLOCK_T_14_33_IOUP_cf_bit_7

 (3 5)  (735 533)  (735 533)  PLL config bit: CLOCK_T_14_33_IOUP_cf_bit_6



IO_Tile_15_33

 (2 0)  (788 528)  (788 528)  PLL config bit: CLOCK_T_15_33_IOUP_cf_bit_1

 (3 2)  (789 531)  (789 531)  PLL config bit: CLOCK_T_15_33_IOUP_cf_bit_5

 (2 4)  (788 532)  (788 532)  PLL config bit: CLOCK_T_15_33_IOUP_cf_bit_7



IO_Tile_16_33

 (3 2)  (843 531)  (843 531)  PLL config bit: CLOCK_T_16_33_IOUP_cf_bit_5

 (1 8)  (841 536)  (841 536)  Enable bit of Mux _out_links/OutMux3_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_28
 (16 9)  (820 537)  (820 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 9)  (821 537)  (821 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (2 11)  (842 538)  (842 538)  Enable bit of Mux _out_links/OutMux9_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_r_14
 (17 13)  (821 541)  (821 541)  IOB_1 IO Functioning bit


IO_Tile_17_33

 (14 7)  (910 534)  (910 534)  routing T_17_33.span4_horz_l_14 <X> T_17_33.span4_horz_r_2


IO_Tile_18_33

 (2 0)  (954 528)  (954 528)  PLL config bit: CLOCK_T_18_33_IOUP_cf_bit_1

 (3 2)  (955 531)  (955 531)  PLL config bit: CLOCK_T_18_33_IOUP_cf_bit_5



IO_Tile_19_33

 (3 1)  (1009 529)  (1009 529)  IO control bit: BIOUP_REN_1

 (6 2)  (1000 531)  (1000 531)  routing T_19_33.span4_vert_3 <X> T_19_33.lc_trk_g0_3
 (7 2)  (1001 531)  (1001 531)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_3 lc_trk_g0_3
 (8 2)  (1002 531)  (1002 531)  routing T_19_33.span4_vert_3 <X> T_19_33.lc_trk_g0_3
 (16 10)  (986 539)  (986 539)  IOB_1 IO Functioning bit
 (12 11)  (1016 538)  (1016 538)  routing T_19_33.lc_trk_g0_3 <X> T_19_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1017 538)  (1017 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (987 541)  (987 541)  IOB_1 IO Functioning bit
 (16 14)  (986 543)  (986 543)  IOB_1 IO Functioning bit


IO_Tile_20_33

 (16 0)  (1040 528)  (1040 528)  IOB_0 IO Functioning bit
 (3 1)  (1063 529)  (1063 529)  IO control bit: BIOUP_REN_1

 (5 1)  (1053 529)  (1053 529)  routing T_20_33.span4_vert_16 <X> T_20_33.lc_trk_g0_0
 (6 1)  (1054 529)  (1054 529)  routing T_20_33.span4_vert_16 <X> T_20_33.lc_trk_g0_0
 (7 1)  (1055 529)  (1055 529)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_16 lc_trk_g0_0
 (17 3)  (1041 530)  (1041 530)  IOB_0 IO Functioning bit
 (15 4)  (1073 532)  (1073 532)  Enable bit of Mux _fablink/Mux => lc_trk_g1_0 fabout
 (16 4)  (1040 532)  (1040 532)  IOB_0 IO Functioning bit
 (13 5)  (1071 533)  (1071 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (14 5)  (1072 533)  (1072 533)  routing T_20_33.lc_trk_g1_0 <X> T_20_33.fabout
 (5 6)  (1053 535)  (1053 535)  routing T_20_33.span4_vert_23 <X> T_20_33.lc_trk_g0_7
 (6 6)  (1054 535)  (1054 535)  routing T_20_33.span4_vert_23 <X> T_20_33.lc_trk_g0_7
 (7 6)  (1055 535)  (1055 535)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_23 lc_trk_g0_7
 (5 9)  (1053 537)  (1053 537)  routing T_20_33.span4_vert_16 <X> T_20_33.lc_trk_g1_0
 (6 9)  (1054 537)  (1054 537)  routing T_20_33.span4_vert_16 <X> T_20_33.lc_trk_g1_0
 (7 9)  (1055 537)  (1055 537)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_16 lc_trk_g1_0
 (13 10)  (1071 539)  (1071 539)  routing T_20_33.lc_trk_g0_7 <X> T_20_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1040 539)  (1040 539)  IOB_1 IO Functioning bit
 (12 11)  (1070 538)  (1070 538)  routing T_20_33.lc_trk_g0_7 <X> T_20_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1071 538)  (1071 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1041 541)  (1041 541)  IOB_1 IO Functioning bit
 (16 14)  (1040 543)  (1040 543)  IOB_1 IO Functioning bit


IO_Tile_21_33

 (14 6)  (1126 535)  (1126 535)  routing T_21_33.span4_horz_l_14 <X> T_21_33.span4_vert_13


IO_Tile_26_33

 (5 0)  (1365 528)  (1365 528)  routing T_26_33.span4_vert_41 <X> T_26_33.lc_trk_g0_1
 (6 0)  (1366 528)  (1366 528)  routing T_26_33.span4_vert_41 <X> T_26_33.lc_trk_g0_1
 (7 0)  (1367 528)  (1367 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_41 lc_trk_g0_1
 (8 0)  (1368 528)  (1368 528)  routing T_26_33.span4_vert_41 <X> T_26_33.lc_trk_g0_1
 (16 0)  (1352 528)  (1352 528)  IOB_0 IO Functioning bit
 (3 1)  (1375 529)  (1375 529)  IO control bit: IOUP_REN_1

 (8 1)  (1368 529)  (1368 529)  routing T_26_33.span4_vert_41 <X> T_26_33.lc_trk_g0_1
 (17 3)  (1353 530)  (1353 530)  IOB_0 IO Functioning bit
 (16 4)  (1352 532)  (1352 532)  IOB_0 IO Functioning bit
 (16 10)  (1352 539)  (1352 539)  IOB_1 IO Functioning bit
 (13 11)  (1383 538)  (1383 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1353 541)  (1353 541)  IOB_1 IO Functioning bit
 (16 14)  (1352 543)  (1352 543)  IOB_1 IO Functioning bit


IO_Tile_27_33

 (16 0)  (1406 528)  (1406 528)  IOB_0 IO Functioning bit
 (17 3)  (1407 530)  (1407 530)  IOB_0 IO Functioning bit
 (12 4)  (1436 532)  (1436 532)  routing T_27_33.lc_trk_g1_1 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1406 532)  (1406 532)  IOB_0 IO Functioning bit
 (13 5)  (1437 533)  (1437 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1428 535)  (1428 535)  IO control bit: IOUP_REN_0

 (5 8)  (1419 536)  (1419 536)  routing T_27_33.span4_vert_25 <X> T_27_33.lc_trk_g1_1
 (6 8)  (1420 536)  (1420 536)  routing T_27_33.span4_vert_25 <X> T_27_33.lc_trk_g1_1
 (7 8)  (1421 536)  (1421 536)  Enable bit of Mux _local_links/g1_mux_1 => span4_vert_25 lc_trk_g1_1
 (8 9)  (1422 537)  (1422 537)  routing T_27_33.span4_vert_25 <X> T_27_33.lc_trk_g1_1


IO_Tile_28_33

 (3 1)  (1483 529)  (1483 529)  IO control bit: IOUP_REN_1

 (12 10)  (1490 539)  (1490 539)  routing T_28_33.lc_trk_g1_6 <X> T_28_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1491 539)  (1491 539)  routing T_28_33.lc_trk_g1_6 <X> T_28_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1460 539)  (1460 539)  IOB_1 IO Functioning bit
 (12 11)  (1490 538)  (1490 538)  routing T_28_33.lc_trk_g1_6 <X> T_28_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1491 538)  (1491 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (13 13)  (1491 541)  (1491 541)  routing T_28_33.span4_vert_43 <X> T_28_33.span4_horz_r_3
 (17 13)  (1461 541)  (1461 541)  IOB_1 IO Functioning bit
 (16 14)  (1460 543)  (1460 543)  IOB_1 IO Functioning bit
 (6 15)  (1474 542)  (1474 542)  routing T_28_33.span12_vert_14 <X> T_28_33.lc_trk_g1_6
 (7 15)  (1475 542)  (1475 542)  Enable bit of Mux _local_links/g1_mux_6 => span12_vert_14 lc_trk_g1_6


IO_Tile_29_33

 (3 1)  (1537 529)  (1537 529)  IO control bit: IOUP_REN_1

 (5 2)  (1527 531)  (1527 531)  routing T_29_33.span4_vert_19 <X> T_29_33.lc_trk_g0_3
 (6 2)  (1528 531)  (1528 531)  routing T_29_33.span4_vert_19 <X> T_29_33.lc_trk_g0_3
 (7 2)  (1529 531)  (1529 531)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_19 lc_trk_g0_3
 (16 10)  (1514 539)  (1514 539)  IOB_1 IO Functioning bit
 (12 11)  (1544 538)  (1544 538)  routing T_29_33.lc_trk_g0_3 <X> T_29_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1545 538)  (1545 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1515 541)  (1515 541)  IOB_1 IO Functioning bit
 (16 14)  (1514 543)  (1514 543)  IOB_1 IO Functioning bit


IO_Tile_30_33

 (3 1)  (1591 529)  (1591 529)  IO control bit: IOUP_REN_1

 (4 8)  (1580 536)  (1580 536)  routing T_30_33.span4_vert_40 <X> T_30_33.lc_trk_g1_0
 (4 9)  (1580 537)  (1580 537)  routing T_30_33.span4_vert_40 <X> T_30_33.lc_trk_g1_0
 (5 9)  (1581 537)  (1581 537)  routing T_30_33.span4_vert_40 <X> T_30_33.lc_trk_g1_0
 (6 9)  (1582 537)  (1582 537)  routing T_30_33.span4_vert_40 <X> T_30_33.lc_trk_g1_0
 (7 9)  (1583 537)  (1583 537)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_40 lc_trk_g1_0
 (12 10)  (1598 539)  (1598 539)  routing T_30_33.lc_trk_g1_0 <X> T_30_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1568 539)  (1568 539)  IOB_1 IO Functioning bit
 (13 11)  (1599 538)  (1599 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1569 541)  (1569 541)  IOB_1 IO Functioning bit
 (16 14)  (1568 543)  (1568 543)  IOB_1 IO Functioning bit


IO_Tile_31_33

 (3 1)  (1645 529)  (1645 529)  IO control bit: IOUP_REN_1

 (5 6)  (1635 535)  (1635 535)  routing T_31_33.span4_horz_r_15 <X> T_31_33.lc_trk_g0_7
 (7 6)  (1637 535)  (1637 535)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_r_15 lc_trk_g0_7
 (8 6)  (1638 535)  (1638 535)  routing T_31_33.span4_horz_r_15 <X> T_31_33.lc_trk_g0_7
 (13 10)  (1653 539)  (1653 539)  routing T_31_33.lc_trk_g0_7 <X> T_31_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1622 539)  (1622 539)  IOB_1 IO Functioning bit
 (12 11)  (1652 538)  (1652 538)  routing T_31_33.lc_trk_g0_7 <X> T_31_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1653 538)  (1653 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1623 541)  (1623 541)  IOB_1 IO Functioning bit
 (16 14)  (1622 543)  (1622 543)  IOB_1 IO Functioning bit


RAM_Tile_8_32

 (7 0)  (403 512)  (403 512)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (403 513)  (403 513)  Ram config bit: MEMT_bram_cbit_0

 (15 1)  (411 513)  (411 513)  routing T_8_32.sp4_v_b_16 <X> T_8_32.lc_trk_g0_0
 (16 1)  (412 513)  (412 513)  routing T_8_32.sp4_v_b_16 <X> T_8_32.lc_trk_g0_0
 (17 1)  (413 513)  (413 513)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_16 lc_trk_g0_0
 (27 1)  (423 513)  (423 513)  routing T_8_32.lc_trk_g3_1 <X> T_8_32.input0_0
 (28 1)  (424 513)  (424 513)  routing T_8_32.lc_trk_g3_1 <X> T_8_32.input0_0
 (29 1)  (425 513)  (425 513)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g3_1 input0_0
 (0 2)  (396 514)  (396 514)  routing T_8_32.glb_netwk_3 <X> T_8_32.wire_bram/ram/WCLK
 (2 2)  (398 514)  (398 514)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (403 514)  (403 514)  Ram config bit: MEMT_bram_cbit_3

 (22 2)  (418 514)  (418 514)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (26 2)  (422 514)  (422 514)  routing T_8_32.lc_trk_g1_6 <X> T_8_32.input0_1
 (0 3)  (396 515)  (396 515)  routing T_8_32.glb_netwk_3 <X> T_8_32.wire_bram/ram/WCLK
 (7 3)  (403 515)  (403 515)  Ram config bit: MEMT_bram_cbit_2

 (21 3)  (417 515)  (417 515)  routing T_8_32.sp4_r_v_b_31 <X> T_8_32.lc_trk_g0_7
 (22 3)  (418 515)  (418 515)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (421 515)  (421 515)  routing T_8_32.sp4_r_v_b_30 <X> T_8_32.lc_trk_g0_6
 (26 3)  (422 515)  (422 515)  routing T_8_32.lc_trk_g1_6 <X> T_8_32.input0_1
 (27 3)  (423 515)  (423 515)  routing T_8_32.lc_trk_g1_6 <X> T_8_32.input0_1
 (29 3)  (425 515)  (425 515)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g1_6 input0_1
 (7 4)  (403 516)  (403 516)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_5

 (14 4)  (410 516)  (410 516)  routing T_8_32.sp4_h_l_5 <X> T_8_32.lc_trk_g1_0
 (26 4)  (422 516)  (422 516)  routing T_8_32.lc_trk_g0_6 <X> T_8_32.input0_2
 (14 5)  (410 517)  (410 517)  routing T_8_32.sp4_h_l_5 <X> T_8_32.lc_trk_g1_0
 (15 5)  (411 517)  (411 517)  routing T_8_32.sp4_h_l_5 <X> T_8_32.lc_trk_g1_0
 (16 5)  (412 517)  (412 517)  routing T_8_32.sp4_h_l_5 <X> T_8_32.lc_trk_g1_0
 (17 5)  (413 517)  (413 517)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (26 5)  (422 517)  (422 517)  routing T_8_32.lc_trk_g0_6 <X> T_8_32.input0_2
 (29 5)  (425 517)  (425 517)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g0_6 input0_2
 (7 6)  (403 518)  (403 518)  Cascade buffer Enable bit: MEMT_LC01_inmux00_bram_cbit_7

 (26 6)  (422 518)  (422 518)  routing T_8_32.lc_trk_g3_6 <X> T_8_32.input0_3
 (22 7)  (418 519)  (418 519)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_13 lc_trk_g1_6
 (23 7)  (419 519)  (419 519)  routing T_8_32.sp12_h_l_13 <X> T_8_32.lc_trk_g1_6
 (26 7)  (422 519)  (422 519)  routing T_8_32.lc_trk_g3_6 <X> T_8_32.input0_3
 (27 7)  (423 519)  (423 519)  routing T_8_32.lc_trk_g3_6 <X> T_8_32.input0_3
 (28 7)  (424 519)  (424 519)  routing T_8_32.lc_trk_g3_6 <X> T_8_32.input0_3
 (29 7)  (425 519)  (425 519)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g3_6 input0_3
 (15 8)  (411 520)  (411 520)  routing T_8_32.sp4_v_b_41 <X> T_8_32.lc_trk_g2_1
 (16 8)  (412 520)  (412 520)  routing T_8_32.sp4_v_b_41 <X> T_8_32.lc_trk_g2_1
 (17 8)  (413 520)  (413 520)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_41 lc_trk_g2_1
 (28 8)  (424 520)  (424 520)  routing T_8_32.lc_trk_g2_5 <X> T_8_32.wire_bram/ram/WDATA_3
 (29 8)  (425 520)  (425 520)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_5 wire_bram/ram/WDATA_3
 (30 8)  (426 520)  (426 520)  routing T_8_32.lc_trk_g2_5 <X> T_8_32.wire_bram/ram/WDATA_3
 (26 9)  (422 521)  (422 521)  routing T_8_32.lc_trk_g3_3 <X> T_8_32.input0_4
 (27 9)  (423 521)  (423 521)  routing T_8_32.lc_trk_g3_3 <X> T_8_32.input0_4
 (28 9)  (424 521)  (424 521)  routing T_8_32.lc_trk_g3_3 <X> T_8_32.input0_4
 (29 9)  (425 521)  (425 521)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g3_3 input0_4
 (38 9)  (434 521)  (434 521)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_3 sp12_h_r_16
 (16 10)  (412 522)  (412 522)  routing T_8_32.sp4_v_b_37 <X> T_8_32.lc_trk_g2_5
 (17 10)  (413 522)  (413 522)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (414 522)  (414 522)  routing T_8_32.sp4_v_b_37 <X> T_8_32.lc_trk_g2_5
 (25 10)  (421 522)  (421 522)  routing T_8_32.sp4_v_b_38 <X> T_8_32.lc_trk_g2_6
 (17 11)  (413 523)  (413 523)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (18 11)  (414 523)  (414 523)  routing T_8_32.sp4_v_b_37 <X> T_8_32.lc_trk_g2_5
 (22 11)  (418 523)  (418 523)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (419 523)  (419 523)  routing T_8_32.sp4_v_b_38 <X> T_8_32.lc_trk_g2_6
 (25 11)  (421 523)  (421 523)  routing T_8_32.sp4_v_b_38 <X> T_8_32.lc_trk_g2_6
 (28 11)  (424 523)  (424 523)  routing T_8_32.lc_trk_g2_1 <X> T_8_32.input0_5
 (29 11)  (425 523)  (425 523)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g2_1 input0_5
 (32 11)  (428 523)  (428 523)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g1_0 input2_5
 (34 11)  (430 523)  (430 523)  routing T_8_32.lc_trk_g1_0 <X> T_8_32.input2_5
 (17 12)  (413 524)  (413 524)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (22 12)  (418 524)  (418 524)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (26 12)  (422 524)  (422 524)  routing T_8_32.lc_trk_g2_6 <X> T_8_32.input0_6
 (18 13)  (414 525)  (414 525)  routing T_8_32.sp4_r_v_b_41 <X> T_8_32.lc_trk_g3_1
 (21 13)  (417 525)  (417 525)  routing T_8_32.sp4_r_v_b_43 <X> T_8_32.lc_trk_g3_3
 (26 13)  (422 525)  (422 525)  routing T_8_32.lc_trk_g2_6 <X> T_8_32.input0_6
 (28 13)  (424 525)  (424 525)  routing T_8_32.lc_trk_g2_6 <X> T_8_32.input0_6
 (29 13)  (425 525)  (425 525)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g2_6 input0_6
 (32 13)  (428 525)  (428 525)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g0_0 input2_6
 (0 14)  (396 526)  (396 526)  routing T_8_32.lc_trk_g2_4 <X> T_8_32.wire_bram/ram/WE
 (1 14)  (397 526)  (397 526)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (26 14)  (422 526)  (422 526)  routing T_8_32.lc_trk_g3_4 <X> T_8_32.input0_7
 (35 14)  (431 526)  (431 526)  routing T_8_32.lc_trk_g0_7 <X> T_8_32.input2_7
 (1 15)  (397 527)  (397 527)  routing T_8_32.lc_trk_g2_4 <X> T_8_32.wire_bram/ram/WE
 (14 15)  (410 527)  (410 527)  routing T_8_32.sp4_r_v_b_44 <X> T_8_32.lc_trk_g3_4
 (17 15)  (413 527)  (413 527)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (22 15)  (418 527)  (418 527)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (421 527)  (421 527)  routing T_8_32.sp4_r_v_b_46 <X> T_8_32.lc_trk_g3_6
 (27 15)  (423 527)  (423 527)  routing T_8_32.lc_trk_g3_4 <X> T_8_32.input0_7
 (28 15)  (424 527)  (424 527)  routing T_8_32.lc_trk_g3_4 <X> T_8_32.input0_7
 (29 15)  (425 527)  (425 527)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g3_4 input0_7
 (32 15)  (428 527)  (428 527)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g0_7 input2_7
 (35 15)  (431 527)  (431 527)  routing T_8_32.lc_trk_g0_7 <X> T_8_32.input2_7


LogicTile_11_32

 (12 6)  (558 518)  (558 518)  routing T_11_32.sp4_v_b_5 <X> T_11_32.sp4_h_l_40


LogicTile_12_32

 (3 1)  (603 513)  (603 513)  routing T_12_32.sp12_h_l_23 <X> T_12_32.sp12_v_b_0


LogicTile_13_32

 (3 4)  (657 516)  (657 516)  routing T_13_32.sp12_v_b_0 <X> T_13_32.sp12_h_r_0
 (3 5)  (657 517)  (657 517)  routing T_13_32.sp12_v_b_0 <X> T_13_32.sp12_h_r_0
 (4 6)  (658 518)  (658 518)  routing T_13_32.sp4_h_r_9 <X> T_13_32.sp4_v_t_38
 (6 6)  (660 518)  (660 518)  routing T_13_32.sp4_h_r_9 <X> T_13_32.sp4_v_t_38
 (5 7)  (659 519)  (659 519)  routing T_13_32.sp4_h_r_9 <X> T_13_32.sp4_v_t_38
 (3 11)  (657 523)  (657 523)  routing T_13_32.sp12_v_b_1 <X> T_13_32.sp12_h_l_22


LogicTile_16_32

 (22 3)  (838 515)  (838 515)  Enable bit of Mux _local_links/g0_mux_6 => glb2local_2 lc_trk_g0_6
 (0 10)  (816 522)  (816 522)  routing T_16_32.glb_netwk_3 <X> T_16_32.glb2local_2
 (1 10)  (817 522)  (817 522)  Enable bit of Mux _local_links/global_mux_2 => glb_netwk_3 glb2local_2
 (0 11)  (816 523)  (816 523)  routing T_16_32.glb_netwk_3 <X> T_16_32.glb2local_2
 (26 12)  (842 524)  (842 524)  routing T_16_32.lc_trk_g0_6 <X> T_16_32.wire_logic_cluster/lc_6/in_0
 (36 12)  (852 524)  (852 524)  LC_6 Logic Functioning bit
 (38 12)  (854 524)  (854 524)  LC_6 Logic Functioning bit
 (41 12)  (857 524)  (857 524)  LC_6 Logic Functioning bit
 (43 12)  (859 524)  (859 524)  LC_6 Logic Functioning bit
 (26 13)  (842 525)  (842 525)  routing T_16_32.lc_trk_g0_6 <X> T_16_32.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 525)  (845 525)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (37 13)  (853 525)  (853 525)  LC_6 Logic Functioning bit
 (39 13)  (855 525)  (855 525)  LC_6 Logic Functioning bit
 (40 13)  (856 525)  (856 525)  LC_6 Logic Functioning bit
 (42 13)  (858 525)  (858 525)  LC_6 Logic Functioning bit
 (47 13)  (863 525)  (863 525)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44


LogicTile_23_32

 (2 12)  (1200 524)  (1200 524)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (12 12)  (1210 524)  (1210 524)  routing T_23_32.sp4_v_b_5 <X> T_23_32.sp4_h_r_11
 (11 13)  (1209 525)  (1209 525)  routing T_23_32.sp4_v_b_5 <X> T_23_32.sp4_h_r_11
 (13 13)  (1211 525)  (1211 525)  routing T_23_32.sp4_v_b_5 <X> T_23_32.sp4_h_r_11


RAM_Tile_25_32

 (7 0)  (1313 512)  (1313 512)  Ram config bit: MEMT_bram_cbit_1

 (17 0)  (1323 512)  (1323 512)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (22 0)  (1328 512)  (1328 512)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (7 1)  (1313 513)  (1313 513)  Ram config bit: MEMT_bram_cbit_0

 (18 1)  (1324 513)  (1324 513)  routing T_25_32.sp4_r_v_b_34 <X> T_25_32.lc_trk_g0_1
 (27 1)  (1333 513)  (1333 513)  routing T_25_32.lc_trk_g3_1 <X> T_25_32.input0_0
 (28 1)  (1334 513)  (1334 513)  routing T_25_32.lc_trk_g3_1 <X> T_25_32.input0_0
 (29 1)  (1335 513)  (1335 513)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g3_1 input0_0
 (0 2)  (1306 514)  (1306 514)  routing T_25_32.glb_netwk_3 <X> T_25_32.wire_bram/ram/WCLK
 (2 2)  (1308 514)  (1308 514)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (1313 514)  (1313 514)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (1306 515)  (1306 515)  routing T_25_32.glb_netwk_3 <X> T_25_32.wire_bram/ram/WCLK
 (7 3)  (1313 515)  (1313 515)  Ram config bit: MEMT_bram_cbit_2

 (22 3)  (1328 515)  (1328 515)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (1329 515)  (1329 515)  routing T_25_32.sp4_v_b_22 <X> T_25_32.lc_trk_g0_6
 (24 3)  (1330 515)  (1330 515)  routing T_25_32.sp4_v_b_22 <X> T_25_32.lc_trk_g0_6
 (28 3)  (1334 515)  (1334 515)  routing T_25_32.lc_trk_g2_1 <X> T_25_32.input0_1
 (29 3)  (1335 515)  (1335 515)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g2_1 input0_1
 (7 4)  (1313 516)  (1313 516)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_5

 (26 4)  (1332 516)  (1332 516)  routing T_25_32.lc_trk_g2_4 <X> T_25_32.input0_2
 (28 5)  (1334 517)  (1334 517)  routing T_25_32.lc_trk_g2_4 <X> T_25_32.input0_2
 (29 5)  (1335 517)  (1335 517)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g2_4 input0_2
 (7 6)  (1313 518)  (1313 518)  Cascade buffer Enable bit: MEMT_LC01_inmux00_bram_cbit_7

 (26 6)  (1332 518)  (1332 518)  routing T_25_32.lc_trk_g2_5 <X> T_25_32.input0_3
 (28 7)  (1334 519)  (1334 519)  routing T_25_32.lc_trk_g2_5 <X> T_25_32.input0_3
 (29 7)  (1335 519)  (1335 519)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g2_5 input0_3
 (15 8)  (1321 520)  (1321 520)  routing T_25_32.sp12_v_b_1 <X> T_25_32.lc_trk_g2_1
 (17 8)  (1323 520)  (1323 520)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_b_1 lc_trk_g2_1
 (18 8)  (1324 520)  (1324 520)  routing T_25_32.sp12_v_b_1 <X> T_25_32.lc_trk_g2_1
 (21 8)  (1327 520)  (1327 520)  routing T_25_32.sp4_h_r_35 <X> T_25_32.lc_trk_g2_3
 (22 8)  (1328 520)  (1328 520)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (1329 520)  (1329 520)  routing T_25_32.sp4_h_r_35 <X> T_25_32.lc_trk_g2_3
 (24 8)  (1330 520)  (1330 520)  routing T_25_32.sp4_h_r_35 <X> T_25_32.lc_trk_g2_3
 (29 8)  (1335 520)  (1335 520)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_1 wire_bram/ram/WDATA_3
 (18 9)  (1324 521)  (1324 521)  routing T_25_32.sp12_v_b_1 <X> T_25_32.lc_trk_g2_1
 (26 9)  (1332 521)  (1332 521)  routing T_25_32.lc_trk_g3_3 <X> T_25_32.input0_4
 (27 9)  (1333 521)  (1333 521)  routing T_25_32.lc_trk_g3_3 <X> T_25_32.input0_4
 (28 9)  (1334 521)  (1334 521)  routing T_25_32.lc_trk_g3_3 <X> T_25_32.input0_4
 (29 9)  (1335 521)  (1335 521)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g3_3 input0_4
 (40 9)  (1346 521)  (1346 521)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_3 sp12_v_t_7
 (14 10)  (1320 522)  (1320 522)  routing T_25_32.sp4_v_b_28 <X> T_25_32.lc_trk_g2_4
 (15 10)  (1321 522)  (1321 522)  routing T_25_32.sp12_v_b_5 <X> T_25_32.lc_trk_g2_5
 (17 10)  (1323 522)  (1323 522)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_5 lc_trk_g2_5
 (18 10)  (1324 522)  (1324 522)  routing T_25_32.sp12_v_b_5 <X> T_25_32.lc_trk_g2_5
 (21 10)  (1327 522)  (1327 522)  routing T_25_32.sp12_v_b_7 <X> T_25_32.lc_trk_g2_7
 (22 10)  (1328 522)  (1328 522)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_7 lc_trk_g2_7
 (24 10)  (1330 522)  (1330 522)  routing T_25_32.sp12_v_b_7 <X> T_25_32.lc_trk_g2_7
 (25 10)  (1331 522)  (1331 522)  routing T_25_32.sp4_v_b_38 <X> T_25_32.lc_trk_g2_6
 (16 11)  (1322 523)  (1322 523)  routing T_25_32.sp4_v_b_28 <X> T_25_32.lc_trk_g2_4
 (17 11)  (1323 523)  (1323 523)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_28 lc_trk_g2_4
 (18 11)  (1324 523)  (1324 523)  routing T_25_32.sp12_v_b_5 <X> T_25_32.lc_trk_g2_5
 (21 11)  (1327 523)  (1327 523)  routing T_25_32.sp12_v_b_7 <X> T_25_32.lc_trk_g2_7
 (22 11)  (1328 523)  (1328 523)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (1329 523)  (1329 523)  routing T_25_32.sp4_v_b_38 <X> T_25_32.lc_trk_g2_6
 (25 11)  (1331 523)  (1331 523)  routing T_25_32.sp4_v_b_38 <X> T_25_32.lc_trk_g2_6
 (26 11)  (1332 523)  (1332 523)  routing T_25_32.lc_trk_g0_3 <X> T_25_32.input0_5
 (29 11)  (1335 523)  (1335 523)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g0_3 input0_5
 (32 11)  (1338 523)  (1338 523)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g2_3 input2_5
 (33 11)  (1339 523)  (1339 523)  routing T_25_32.lc_trk_g2_3 <X> T_25_32.input2_5
 (35 11)  (1341 523)  (1341 523)  routing T_25_32.lc_trk_g2_3 <X> T_25_32.input2_5
 (15 12)  (1321 524)  (1321 524)  routing T_25_32.sp4_v_b_41 <X> T_25_32.lc_trk_g3_1
 (16 12)  (1322 524)  (1322 524)  routing T_25_32.sp4_v_b_41 <X> T_25_32.lc_trk_g3_1
 (17 12)  (1323 524)  (1323 524)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_41 lc_trk_g3_1
 (22 12)  (1328 524)  (1328 524)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (26 12)  (1332 524)  (1332 524)  routing T_25_32.lc_trk_g2_6 <X> T_25_32.input0_6
 (35 12)  (1341 524)  (1341 524)  routing T_25_32.lc_trk_g0_6 <X> T_25_32.input2_6
 (21 13)  (1327 525)  (1327 525)  routing T_25_32.sp4_r_v_b_43 <X> T_25_32.lc_trk_g3_3
 (26 13)  (1332 525)  (1332 525)  routing T_25_32.lc_trk_g2_6 <X> T_25_32.input0_6
 (28 13)  (1334 525)  (1334 525)  routing T_25_32.lc_trk_g2_6 <X> T_25_32.input0_6
 (29 13)  (1335 525)  (1335 525)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g2_6 input0_6
 (32 13)  (1338 525)  (1338 525)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g0_6 input2_6
 (35 13)  (1341 525)  (1341 525)  routing T_25_32.lc_trk_g0_6 <X> T_25_32.input2_6
 (0 14)  (1306 526)  (1306 526)  routing T_25_32.lc_trk_g3_5 <X> T_25_32.wire_bram/ram/WE
 (1 14)  (1307 526)  (1307 526)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (16 14)  (1322 526)  (1322 526)  routing T_25_32.sp12_v_t_10 <X> T_25_32.lc_trk_g3_5
 (17 14)  (1323 526)  (1323 526)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (25 14)  (1331 526)  (1331 526)  routing T_25_32.sp12_v_b_6 <X> T_25_32.lc_trk_g3_6
 (26 14)  (1332 526)  (1332 526)  routing T_25_32.lc_trk_g2_7 <X> T_25_32.input0_7
 (35 14)  (1341 526)  (1341 526)  routing T_25_32.lc_trk_g3_6 <X> T_25_32.input2_7
 (0 15)  (1306 527)  (1306 527)  routing T_25_32.lc_trk_g3_5 <X> T_25_32.wire_bram/ram/WE
 (1 15)  (1307 527)  (1307 527)  routing T_25_32.lc_trk_g3_5 <X> T_25_32.wire_bram/ram/WE
 (22 15)  (1328 527)  (1328 527)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_6 lc_trk_g3_6
 (24 15)  (1330 527)  (1330 527)  routing T_25_32.sp12_v_b_6 <X> T_25_32.lc_trk_g3_6
 (25 15)  (1331 527)  (1331 527)  routing T_25_32.sp12_v_b_6 <X> T_25_32.lc_trk_g3_6
 (26 15)  (1332 527)  (1332 527)  routing T_25_32.lc_trk_g2_7 <X> T_25_32.input0_7
 (28 15)  (1334 527)  (1334 527)  routing T_25_32.lc_trk_g2_7 <X> T_25_32.input0_7
 (29 15)  (1335 527)  (1335 527)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g2_7 input0_7
 (32 15)  (1338 527)  (1338 527)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g3_6 input2_7
 (33 15)  (1339 527)  (1339 527)  routing T_25_32.lc_trk_g3_6 <X> T_25_32.input2_7
 (34 15)  (1340 527)  (1340 527)  routing T_25_32.lc_trk_g3_6 <X> T_25_32.input2_7
 (35 15)  (1341 527)  (1341 527)  routing T_25_32.lc_trk_g3_6 <X> T_25_32.input2_7


LogicTile_26_32

 (10 7)  (1358 519)  (1358 519)  routing T_26_32.sp4_h_l_46 <X> T_26_32.sp4_v_t_41


LogicTile_28_32

 (4 10)  (1460 522)  (1460 522)  routing T_28_32.sp4_v_b_10 <X> T_28_32.sp4_v_t_43
 (6 10)  (1462 522)  (1462 522)  routing T_28_32.sp4_v_b_10 <X> T_28_32.sp4_v_t_43


LogicTile_30_32

 (13 6)  (1577 518)  (1577 518)  routing T_30_32.sp4_v_b_5 <X> T_30_32.sp4_v_t_40


LogicTile_5_31

 (2 4)  (236 500)  (236 500)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (8 4)  (242 500)  (242 500)  routing T_5_31.sp4_v_b_4 <X> T_5_31.sp4_h_r_4
 (9 4)  (243 500)  (243 500)  routing T_5_31.sp4_v_b_4 <X> T_5_31.sp4_h_r_4


LogicTile_7_31

 (3 4)  (345 500)  (345 500)  routing T_7_31.sp12_v_b_0 <X> T_7_31.sp12_h_r_0
 (3 5)  (345 501)  (345 501)  routing T_7_31.sp12_v_b_0 <X> T_7_31.sp12_h_r_0


RAM_Tile_8_31

 (21 0)  (417 496)  (417 496)  routing T_8_31.sp12_h_r_3 <X> T_8_31.lc_trk_g0_3
 (22 0)  (418 496)  (418 496)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (420 496)  (420 496)  routing T_8_31.sp12_h_r_3 <X> T_8_31.lc_trk_g0_3
 (7 1)  (403 497)  (403 497)  Ram config bit: MEMB_Power_Up_Control

 (8 1)  (404 497)  (404 497)  routing T_8_31.sp4_h_r_1 <X> T_8_31.sp4_v_b_1
 (16 1)  (412 497)  (412 497)  routing T_8_31.sp12_h_r_8 <X> T_8_31.lc_trk_g0_0
 (17 1)  (413 497)  (413 497)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (21 1)  (417 497)  (417 497)  routing T_8_31.sp12_h_r_3 <X> T_8_31.lc_trk_g0_3
 (29 1)  (425 497)  (425 497)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g0_0 input0_0
 (2 2)  (398 498)  (398 498)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_bram/ram/RCLK
 (6 2)  (402 498)  (402 498)  routing T_8_31.sp4_h_l_42 <X> T_8_31.sp4_v_t_37
 (22 2)  (418 498)  (418 498)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (419 498)  (419 498)  routing T_8_31.sp12_h_l_12 <X> T_8_31.lc_trk_g0_7
 (0 3)  (396 499)  (396 499)  routing T_8_31.lc_trk_g1_1 <X> T_8_31.wire_bram/ram/RCLK
 (2 3)  (398 499)  (398 499)  routing T_8_31.lc_trk_g1_1 <X> T_8_31.wire_bram/ram/RCLK
 (22 3)  (418 499)  (418 499)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (419 499)  (419 499)  routing T_8_31.sp4_h_r_6 <X> T_8_31.lc_trk_g0_6
 (24 3)  (420 499)  (420 499)  routing T_8_31.sp4_h_r_6 <X> T_8_31.lc_trk_g0_6
 (25 3)  (421 499)  (421 499)  routing T_8_31.sp4_h_r_6 <X> T_8_31.lc_trk_g0_6
 (26 3)  (422 499)  (422 499)  routing T_8_31.lc_trk_g0_3 <X> T_8_31.input0_1
 (29 3)  (425 499)  (425 499)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g0_3 input0_1
 (14 4)  (410 500)  (410 500)  routing T_8_31.sp4_h_r_8 <X> T_8_31.lc_trk_g1_0
 (15 4)  (411 500)  (411 500)  routing T_8_31.sp4_h_r_1 <X> T_8_31.lc_trk_g1_1
 (16 4)  (412 500)  (412 500)  routing T_8_31.sp4_h_r_1 <X> T_8_31.lc_trk_g1_1
 (17 4)  (413 500)  (413 500)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (25 4)  (421 500)  (421 500)  routing T_8_31.sp4_v_b_10 <X> T_8_31.lc_trk_g1_2
 (26 4)  (422 500)  (422 500)  routing T_8_31.lc_trk_g0_6 <X> T_8_31.input0_2
 (15 5)  (411 501)  (411 501)  routing T_8_31.sp4_h_r_8 <X> T_8_31.lc_trk_g1_0
 (16 5)  (412 501)  (412 501)  routing T_8_31.sp4_h_r_8 <X> T_8_31.lc_trk_g1_0
 (17 5)  (413 501)  (413 501)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (18 5)  (414 501)  (414 501)  routing T_8_31.sp4_h_r_1 <X> T_8_31.lc_trk_g1_1
 (22 5)  (418 501)  (418 501)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (419 501)  (419 501)  routing T_8_31.sp4_v_b_10 <X> T_8_31.lc_trk_g1_2
 (25 5)  (421 501)  (421 501)  routing T_8_31.sp4_v_b_10 <X> T_8_31.lc_trk_g1_2
 (26 5)  (422 501)  (422 501)  routing T_8_31.lc_trk_g0_6 <X> T_8_31.input0_2
 (29 5)  (425 501)  (425 501)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g0_6 input0_2
 (4 6)  (400 502)  (400 502)  routing T_8_31.sp4_h_r_9 <X> T_8_31.sp4_v_t_38
 (6 6)  (402 502)  (402 502)  routing T_8_31.sp4_h_r_9 <X> T_8_31.sp4_v_t_38
 (15 6)  (411 502)  (411 502)  routing T_8_31.sp4_h_r_5 <X> T_8_31.lc_trk_g1_5
 (16 6)  (412 502)  (412 502)  routing T_8_31.sp4_h_r_5 <X> T_8_31.lc_trk_g1_5
 (17 6)  (413 502)  (413 502)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (21 6)  (417 502)  (417 502)  routing T_8_31.sp12_h_r_7 <X> T_8_31.lc_trk_g1_7
 (22 6)  (418 502)  (418 502)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_r_7 lc_trk_g1_7
 (24 6)  (420 502)  (420 502)  routing T_8_31.sp12_h_r_7 <X> T_8_31.lc_trk_g1_7
 (26 6)  (422 502)  (422 502)  routing T_8_31.lc_trk_g1_4 <X> T_8_31.input0_3
 (5 7)  (401 503)  (401 503)  routing T_8_31.sp4_h_r_9 <X> T_8_31.sp4_v_t_38
 (8 7)  (404 503)  (404 503)  routing T_8_31.sp4_h_r_10 <X> T_8_31.sp4_v_t_41
 (9 7)  (405 503)  (405 503)  routing T_8_31.sp4_h_r_10 <X> T_8_31.sp4_v_t_41
 (10 7)  (406 503)  (406 503)  routing T_8_31.sp4_h_r_10 <X> T_8_31.sp4_v_t_41
 (14 7)  (410 503)  (410 503)  routing T_8_31.sp12_h_r_20 <X> T_8_31.lc_trk_g1_4
 (16 7)  (412 503)  (412 503)  routing T_8_31.sp12_h_r_20 <X> T_8_31.lc_trk_g1_4
 (17 7)  (413 503)  (413 503)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (18 7)  (414 503)  (414 503)  routing T_8_31.sp4_h_r_5 <X> T_8_31.lc_trk_g1_5
 (21 7)  (417 503)  (417 503)  routing T_8_31.sp12_h_r_7 <X> T_8_31.lc_trk_g1_7
 (27 7)  (423 503)  (423 503)  routing T_8_31.lc_trk_g1_4 <X> T_8_31.input0_3
 (29 7)  (425 503)  (425 503)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g1_4 input0_3
 (21 8)  (417 504)  (417 504)  routing T_8_31.sp4_h_r_43 <X> T_8_31.lc_trk_g2_3
 (22 8)  (418 504)  (418 504)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (419 504)  (419 504)  routing T_8_31.sp4_h_r_43 <X> T_8_31.lc_trk_g2_3
 (24 8)  (420 504)  (420 504)  routing T_8_31.sp4_h_r_43 <X> T_8_31.lc_trk_g2_3
 (26 8)  (422 504)  (422 504)  routing T_8_31.lc_trk_g1_5 <X> T_8_31.input0_4
 (27 8)  (423 504)  (423 504)  routing T_8_31.lc_trk_g1_2 <X> T_8_31.wire_bram/ram/WDATA_11
 (29 8)  (425 504)  (425 504)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_2 wire_bram/ram/WDATA_11
 (21 9)  (417 505)  (417 505)  routing T_8_31.sp4_h_r_43 <X> T_8_31.lc_trk_g2_3
 (27 9)  (423 505)  (423 505)  routing T_8_31.lc_trk_g1_5 <X> T_8_31.input0_4
 (29 9)  (425 505)  (425 505)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g1_5 input0_4
 (30 9)  (426 505)  (426 505)  routing T_8_31.lc_trk_g1_2 <X> T_8_31.wire_bram/ram/WDATA_11
 (40 9)  (436 505)  (436 505)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_11 sp12_v_t_7
 (26 10)  (422 506)  (422 506)  routing T_8_31.lc_trk_g0_7 <X> T_8_31.input0_5
 (26 11)  (422 507)  (422 507)  routing T_8_31.lc_trk_g0_7 <X> T_8_31.input0_5
 (29 11)  (425 507)  (425 507)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g0_7 input0_5
 (32 11)  (428 507)  (428 507)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g3_0 input2_5
 (33 11)  (429 507)  (429 507)  routing T_8_31.lc_trk_g3_0 <X> T_8_31.input2_5
 (34 11)  (430 507)  (430 507)  routing T_8_31.lc_trk_g3_0 <X> T_8_31.input2_5
 (14 12)  (410 508)  (410 508)  routing T_8_31.sp12_v_b_0 <X> T_8_31.lc_trk_g3_0
 (26 12)  (422 508)  (422 508)  routing T_8_31.lc_trk_g3_7 <X> T_8_31.input0_6
 (35 12)  (431 508)  (431 508)  routing T_8_31.lc_trk_g1_7 <X> T_8_31.input2_6
 (14 13)  (410 509)  (410 509)  routing T_8_31.sp12_v_b_0 <X> T_8_31.lc_trk_g3_0
 (15 13)  (411 509)  (411 509)  routing T_8_31.sp12_v_b_0 <X> T_8_31.lc_trk_g3_0
 (17 13)  (413 509)  (413 509)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_0 lc_trk_g3_0
 (26 13)  (422 509)  (422 509)  routing T_8_31.lc_trk_g3_7 <X> T_8_31.input0_6
 (27 13)  (423 509)  (423 509)  routing T_8_31.lc_trk_g3_7 <X> T_8_31.input0_6
 (28 13)  (424 509)  (424 509)  routing T_8_31.lc_trk_g3_7 <X> T_8_31.input0_6
 (29 13)  (425 509)  (425 509)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g3_7 input0_6
 (32 13)  (428 509)  (428 509)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g1_7 input2_6
 (34 13)  (430 509)  (430 509)  routing T_8_31.lc_trk_g1_7 <X> T_8_31.input2_6
 (35 13)  (431 509)  (431 509)  routing T_8_31.lc_trk_g1_7 <X> T_8_31.input2_6
 (0 14)  (396 510)  (396 510)  routing T_8_31.lc_trk_g3_5 <X> T_8_31.wire_bram/ram/RE
 (1 14)  (397 510)  (397 510)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (15 14)  (411 510)  (411 510)  routing T_8_31.sp4_h_r_37 <X> T_8_31.lc_trk_g3_5
 (16 14)  (412 510)  (412 510)  routing T_8_31.sp4_h_r_37 <X> T_8_31.lc_trk_g3_5
 (17 14)  (413 510)  (413 510)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_37 lc_trk_g3_5
 (18 14)  (414 510)  (414 510)  routing T_8_31.sp4_h_r_37 <X> T_8_31.lc_trk_g3_5
 (21 14)  (417 510)  (417 510)  routing T_8_31.sp4_h_l_26 <X> T_8_31.lc_trk_g3_7
 (22 14)  (418 510)  (418 510)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_26 lc_trk_g3_7
 (23 14)  (419 510)  (419 510)  routing T_8_31.sp4_h_l_26 <X> T_8_31.lc_trk_g3_7
 (24 14)  (420 510)  (420 510)  routing T_8_31.sp4_h_l_26 <X> T_8_31.lc_trk_g3_7
 (0 15)  (396 511)  (396 511)  routing T_8_31.lc_trk_g3_5 <X> T_8_31.wire_bram/ram/RE
 (1 15)  (397 511)  (397 511)  routing T_8_31.lc_trk_g3_5 <X> T_8_31.wire_bram/ram/RE
 (26 15)  (422 511)  (422 511)  routing T_8_31.lc_trk_g2_3 <X> T_8_31.input0_7
 (28 15)  (424 511)  (424 511)  routing T_8_31.lc_trk_g2_3 <X> T_8_31.input0_7
 (29 15)  (425 511)  (425 511)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g2_3 input0_7
 (32 15)  (428 511)  (428 511)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g1_0 input2_7
 (34 15)  (430 511)  (430 511)  routing T_8_31.lc_trk_g1_0 <X> T_8_31.input2_7


LogicTile_9_31

 (6 3)  (444 499)  (444 499)  routing T_9_31.sp4_h_r_0 <X> T_9_31.sp4_h_l_37
 (11 3)  (449 499)  (449 499)  routing T_9_31.sp4_h_r_2 <X> T_9_31.sp4_h_l_39
 (11 4)  (449 500)  (449 500)  routing T_9_31.sp4_h_r_0 <X> T_9_31.sp4_v_b_5
 (9 7)  (447 503)  (447 503)  routing T_9_31.sp4_v_b_4 <X> T_9_31.sp4_v_t_41
 (4 10)  (442 506)  (442 506)  routing T_9_31.sp4_v_b_6 <X> T_9_31.sp4_v_t_43
 (6 11)  (444 507)  (444 507)  routing T_9_31.sp4_h_r_6 <X> T_9_31.sp4_h_l_43
 (6 14)  (444 510)  (444 510)  routing T_9_31.sp4_h_l_41 <X> T_9_31.sp4_v_t_44
 (11 14)  (449 510)  (449 510)  routing T_9_31.sp4_h_r_5 <X> T_9_31.sp4_v_t_46
 (13 14)  (451 510)  (451 510)  routing T_9_31.sp4_h_r_5 <X> T_9_31.sp4_v_t_46
 (12 15)  (450 511)  (450 511)  routing T_9_31.sp4_h_r_5 <X> T_9_31.sp4_v_t_46


LogicTile_10_31

 (3 3)  (495 499)  (495 499)  routing T_10_31.sp12_v_b_0 <X> T_10_31.sp12_h_l_23
 (19 12)  (511 508)  (511 508)  Enable bit of Mux _span_links/cross_mux_horz_1 => sp12_h_r_2 sp4_h_r_13


LogicTile_11_31

 (3 3)  (549 499)  (549 499)  routing T_11_31.sp12_v_b_0 <X> T_11_31.sp12_h_l_23
 (19 5)  (565 501)  (565 501)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5


LogicTile_12_31

 (9 2)  (609 498)  (609 498)  routing T_12_31.sp4_h_r_10 <X> T_12_31.sp4_h_l_36
 (10 2)  (610 498)  (610 498)  routing T_12_31.sp4_h_r_10 <X> T_12_31.sp4_h_l_36
 (13 7)  (613 503)  (613 503)  routing T_12_31.sp4_v_b_0 <X> T_12_31.sp4_h_l_40
 (12 10)  (612 506)  (612 506)  routing T_12_31.sp4_v_b_8 <X> T_12_31.sp4_h_l_45
 (4 11)  (604 507)  (604 507)  routing T_12_31.sp4_v_b_1 <X> T_12_31.sp4_h_l_43
 (6 12)  (606 508)  (606 508)  routing T_12_31.sp4_h_r_4 <X> T_12_31.sp4_v_b_9
 (10 14)  (610 510)  (610 510)  routing T_12_31.sp4_v_b_5 <X> T_12_31.sp4_h_l_47
 (4 15)  (604 511)  (604 511)  routing T_12_31.sp4_v_b_4 <X> T_12_31.sp4_h_l_44


LogicTile_13_31

 (12 2)  (666 498)  (666 498)  routing T_13_31.sp4_v_b_2 <X> T_13_31.sp4_h_l_39
 (3 3)  (657 499)  (657 499)  routing T_13_31.sp12_v_b_0 <X> T_13_31.sp12_h_l_23
 (12 6)  (666 502)  (666 502)  routing T_13_31.sp4_v_b_5 <X> T_13_31.sp4_h_l_40
 (5 10)  (659 506)  (659 506)  routing T_13_31.sp4_v_b_6 <X> T_13_31.sp4_h_l_43


LogicTile_16_31

 (3 3)  (819 499)  (819 499)  routing T_16_31.sp12_v_b_0 <X> T_16_31.sp12_h_l_23
 (3 4)  (819 500)  (819 500)  routing T_16_31.sp12_v_b_0 <X> T_16_31.sp12_h_r_0
 (3 5)  (819 501)  (819 501)  routing T_16_31.sp12_v_b_0 <X> T_16_31.sp12_h_r_0
 (8 6)  (824 502)  (824 502)  routing T_16_31.sp4_v_t_41 <X> T_16_31.sp4_h_l_41
 (9 6)  (825 502)  (825 502)  routing T_16_31.sp4_v_t_41 <X> T_16_31.sp4_h_l_41
 (6 8)  (822 504)  (822 504)  routing T_16_31.sp4_h_r_1 <X> T_16_31.sp4_v_b_6
 (8 14)  (824 510)  (824 510)  routing T_16_31.sp4_v_t_41 <X> T_16_31.sp4_h_l_47
 (9 14)  (825 510)  (825 510)  routing T_16_31.sp4_v_t_41 <X> T_16_31.sp4_h_l_47
 (10 14)  (826 510)  (826 510)  routing T_16_31.sp4_v_t_41 <X> T_16_31.sp4_h_l_47


LogicTile_17_31

 (3 3)  (877 499)  (877 499)  routing T_17_31.sp12_v_b_0 <X> T_17_31.sp12_h_l_23
 (3 12)  (877 508)  (877 508)  routing T_17_31.sp12_v_b_1 <X> T_17_31.sp12_h_r_1
 (3 13)  (877 509)  (877 509)  routing T_17_31.sp12_v_b_1 <X> T_17_31.sp12_h_r_1
 (19 13)  (893 509)  (893 509)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_18_31

 (8 12)  (936 508)  (936 508)  routing T_18_31.sp4_v_b_4 <X> T_18_31.sp4_h_r_10
 (9 12)  (937 508)  (937 508)  routing T_18_31.sp4_v_b_4 <X> T_18_31.sp4_h_r_10
 (10 12)  (938 508)  (938 508)  routing T_18_31.sp4_v_b_4 <X> T_18_31.sp4_h_r_10


LogicTile_19_31

 (3 4)  (985 500)  (985 500)  routing T_19_31.sp12_v_b_0 <X> T_19_31.sp12_h_r_0
 (3 5)  (985 501)  (985 501)  routing T_19_31.sp12_v_b_0 <X> T_19_31.sp12_h_r_0


LogicTile_20_31

 (3 4)  (1039 500)  (1039 500)  routing T_20_31.sp12_v_b_0 <X> T_20_31.sp12_h_r_0
 (3 5)  (1039 501)  (1039 501)  routing T_20_31.sp12_v_b_0 <X> T_20_31.sp12_h_r_0


LogicTile_21_31

 (3 4)  (1093 500)  (1093 500)  routing T_21_31.sp12_v_b_0 <X> T_21_31.sp12_h_r_0
 (8 4)  (1098 500)  (1098 500)  routing T_21_31.sp4_v_b_4 <X> T_21_31.sp4_h_r_4
 (9 4)  (1099 500)  (1099 500)  routing T_21_31.sp4_v_b_4 <X> T_21_31.sp4_h_r_4
 (3 5)  (1093 501)  (1093 501)  routing T_21_31.sp12_v_b_0 <X> T_21_31.sp12_h_r_0
 (3 8)  (1093 504)  (1093 504)  routing T_21_31.sp12_h_r_1 <X> T_21_31.sp12_v_b_1
 (3 9)  (1093 505)  (1093 505)  routing T_21_31.sp12_h_r_1 <X> T_21_31.sp12_v_b_1
 (3 10)  (1093 506)  (1093 506)  routing T_21_31.sp12_h_r_1 <X> T_21_31.sp12_h_l_22
 (3 11)  (1093 507)  (1093 507)  routing T_21_31.sp12_h_r_1 <X> T_21_31.sp12_h_l_22


LogicTile_22_31

 (9 0)  (1153 496)  (1153 496)  routing T_22_31.sp4_h_l_47 <X> T_22_31.sp4_h_r_1
 (10 0)  (1154 496)  (1154 496)  routing T_22_31.sp4_h_l_47 <X> T_22_31.sp4_h_r_1
 (3 4)  (1147 500)  (1147 500)  routing T_22_31.sp12_v_b_0 <X> T_22_31.sp12_h_r_0
 (3 5)  (1147 501)  (1147 501)  routing T_22_31.sp12_v_b_0 <X> T_22_31.sp12_h_r_0


LogicTile_23_31

 (19 5)  (1217 501)  (1217 501)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5


LogicTile_24_31

 (5 0)  (1257 496)  (1257 496)  routing T_24_31.sp4_v_b_0 <X> T_24_31.sp4_h_r_0
 (6 1)  (1258 497)  (1258 497)  routing T_24_31.sp4_v_b_0 <X> T_24_31.sp4_h_r_0
 (36 14)  (1288 510)  (1288 510)  LC_7 Logic Functioning bit
 (37 14)  (1289 510)  (1289 510)  LC_7 Logic Functioning bit
 (38 14)  (1290 510)  (1290 510)  LC_7 Logic Functioning bit
 (39 14)  (1291 510)  (1291 510)  LC_7 Logic Functioning bit
 (40 14)  (1292 510)  (1292 510)  LC_7 Logic Functioning bit
 (41 14)  (1293 510)  (1293 510)  LC_7 Logic Functioning bit
 (42 14)  (1294 510)  (1294 510)  LC_7 Logic Functioning bit
 (43 14)  (1295 510)  (1295 510)  LC_7 Logic Functioning bit
 (47 14)  (1299 510)  (1299 510)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (48 14)  (1300 510)  (1300 510)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (51 14)  (1303 510)  (1303 510)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (36 15)  (1288 511)  (1288 511)  LC_7 Logic Functioning bit
 (37 15)  (1289 511)  (1289 511)  LC_7 Logic Functioning bit
 (38 15)  (1290 511)  (1290 511)  LC_7 Logic Functioning bit
 (39 15)  (1291 511)  (1291 511)  LC_7 Logic Functioning bit
 (40 15)  (1292 511)  (1292 511)  LC_7 Logic Functioning bit
 (41 15)  (1293 511)  (1293 511)  LC_7 Logic Functioning bit
 (42 15)  (1294 511)  (1294 511)  LC_7 Logic Functioning bit
 (43 15)  (1295 511)  (1295 511)  LC_7 Logic Functioning bit


RAM_Tile_25_31

 (22 0)  (1328 496)  (1328 496)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (1329 496)  (1329 496)  routing T_25_31.sp12_h_r_11 <X> T_25_31.lc_trk_g0_3
 (7 1)  (1313 497)  (1313 497)  Ram config bit: MEMB_Power_Up_Control

 (16 1)  (1322 497)  (1322 497)  routing T_25_31.sp12_h_r_8 <X> T_25_31.lc_trk_g0_0
 (17 1)  (1323 497)  (1323 497)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (26 1)  (1332 497)  (1332 497)  routing T_25_31.lc_trk_g1_3 <X> T_25_31.input0_0
 (27 1)  (1333 497)  (1333 497)  routing T_25_31.lc_trk_g1_3 <X> T_25_31.input0_0
 (29 1)  (1335 497)  (1335 497)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g1_3 input0_0
 (0 2)  (1306 498)  (1306 498)  routing T_25_31.lc_trk_g2_0 <X> T_25_31.wire_bram/ram/RCLK
 (2 2)  (1308 498)  (1308 498)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_bram/ram/RCLK
 (21 2)  (1327 498)  (1327 498)  routing T_25_31.sp12_h_r_7 <X> T_25_31.lc_trk_g0_7
 (22 2)  (1328 498)  (1328 498)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_r_7 lc_trk_g0_7
 (24 2)  (1330 498)  (1330 498)  routing T_25_31.sp12_h_r_7 <X> T_25_31.lc_trk_g0_7
 (26 2)  (1332 498)  (1332 498)  routing T_25_31.lc_trk_g1_4 <X> T_25_31.input0_1
 (2 3)  (1308 499)  (1308 499)  routing T_25_31.lc_trk_g2_0 <X> T_25_31.wire_bram/ram/RCLK
 (14 3)  (1320 499)  (1320 499)  routing T_25_31.sp4_h_r_4 <X> T_25_31.lc_trk_g0_4
 (15 3)  (1321 499)  (1321 499)  routing T_25_31.sp4_h_r_4 <X> T_25_31.lc_trk_g0_4
 (16 3)  (1322 499)  (1322 499)  routing T_25_31.sp4_h_r_4 <X> T_25_31.lc_trk_g0_4
 (17 3)  (1323 499)  (1323 499)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (21 3)  (1327 499)  (1327 499)  routing T_25_31.sp12_h_r_7 <X> T_25_31.lc_trk_g0_7
 (27 3)  (1333 499)  (1333 499)  routing T_25_31.lc_trk_g1_4 <X> T_25_31.input0_1
 (29 3)  (1335 499)  (1335 499)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g1_4 input0_1
 (14 4)  (1320 500)  (1320 500)  routing T_25_31.sp4_v_b_8 <X> T_25_31.lc_trk_g1_0
 (16 4)  (1322 500)  (1322 500)  routing T_25_31.sp12_h_l_14 <X> T_25_31.lc_trk_g1_1
 (17 4)  (1323 500)  (1323 500)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_l_14 lc_trk_g1_1
 (22 4)  (1328 500)  (1328 500)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (1329 500)  (1329 500)  routing T_25_31.sp12_h_l_16 <X> T_25_31.lc_trk_g1_3
 (8 5)  (1314 501)  (1314 501)  routing T_25_31.sp4_h_r_4 <X> T_25_31.sp4_v_b_4
 (14 5)  (1320 501)  (1320 501)  routing T_25_31.sp4_v_b_8 <X> T_25_31.lc_trk_g1_0
 (16 5)  (1322 501)  (1322 501)  routing T_25_31.sp4_v_b_8 <X> T_25_31.lc_trk_g1_0
 (17 5)  (1323 501)  (1323 501)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (18 5)  (1324 501)  (1324 501)  routing T_25_31.sp12_h_l_14 <X> T_25_31.lc_trk_g1_1
 (21 5)  (1327 501)  (1327 501)  routing T_25_31.sp12_h_l_16 <X> T_25_31.lc_trk_g1_3
 (27 5)  (1333 501)  (1333 501)  routing T_25_31.lc_trk_g1_1 <X> T_25_31.input0_2
 (29 5)  (1335 501)  (1335 501)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g1_1 input0_2
 (6 6)  (1312 502)  (1312 502)  routing T_25_31.sp4_v_b_0 <X> T_25_31.sp4_v_t_38
 (15 6)  (1321 502)  (1321 502)  routing T_25_31.sp4_h_r_13 <X> T_25_31.lc_trk_g1_5
 (16 6)  (1322 502)  (1322 502)  routing T_25_31.sp4_h_r_13 <X> T_25_31.lc_trk_g1_5
 (17 6)  (1323 502)  (1323 502)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (1324 502)  (1324 502)  routing T_25_31.sp4_h_r_13 <X> T_25_31.lc_trk_g1_5
 (26 6)  (1332 502)  (1332 502)  routing T_25_31.lc_trk_g0_7 <X> T_25_31.input0_3
 (5 7)  (1311 503)  (1311 503)  routing T_25_31.sp4_v_b_0 <X> T_25_31.sp4_v_t_38
 (8 7)  (1314 503)  (1314 503)  routing T_25_31.sp4_h_l_41 <X> T_25_31.sp4_v_t_41
 (16 7)  (1322 503)  (1322 503)  routing T_25_31.sp12_h_r_12 <X> T_25_31.lc_trk_g1_4
 (17 7)  (1323 503)  (1323 503)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (26 7)  (1332 503)  (1332 503)  routing T_25_31.lc_trk_g0_7 <X> T_25_31.input0_3
 (29 7)  (1335 503)  (1335 503)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g0_7 input0_3
 (22 8)  (1328 504)  (1328 504)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (26 8)  (1332 504)  (1332 504)  routing T_25_31.lc_trk_g1_5 <X> T_25_31.input0_4
 (28 8)  (1334 504)  (1334 504)  routing T_25_31.lc_trk_g2_3 <X> T_25_31.wire_bram/ram/WDATA_11
 (29 8)  (1335 504)  (1335 504)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_11
 (3 9)  (1309 505)  (1309 505)  routing T_25_31.sp12_h_l_22 <X> T_25_31.sp12_v_b_1
 (15 9)  (1321 505)  (1321 505)  routing T_25_31.sp4_v_b_40 <X> T_25_31.lc_trk_g2_0
 (16 9)  (1322 505)  (1322 505)  routing T_25_31.sp4_v_b_40 <X> T_25_31.lc_trk_g2_0
 (17 9)  (1323 505)  (1323 505)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_40 lc_trk_g2_0
 (27 9)  (1333 505)  (1333 505)  routing T_25_31.lc_trk_g1_5 <X> T_25_31.input0_4
 (29 9)  (1335 505)  (1335 505)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g1_5 input0_4
 (30 9)  (1336 505)  (1336 505)  routing T_25_31.lc_trk_g2_3 <X> T_25_31.wire_bram/ram/WDATA_11
 (38 9)  (1344 505)  (1344 505)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_11 sp12_h_l_15
 (14 10)  (1320 506)  (1320 506)  routing T_25_31.sp12_v_b_4 <X> T_25_31.lc_trk_g2_4
 (14 11)  (1320 507)  (1320 507)  routing T_25_31.sp12_v_b_4 <X> T_25_31.lc_trk_g2_4
 (15 11)  (1321 507)  (1321 507)  routing T_25_31.sp12_v_b_4 <X> T_25_31.lc_trk_g2_4
 (17 11)  (1323 507)  (1323 507)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_4 lc_trk_g2_4
 (27 11)  (1333 507)  (1333 507)  routing T_25_31.lc_trk_g3_0 <X> T_25_31.input0_5
 (28 11)  (1334 507)  (1334 507)  routing T_25_31.lc_trk_g3_0 <X> T_25_31.input0_5
 (29 11)  (1335 507)  (1335 507)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g3_0 input0_5
 (32 11)  (1338 507)  (1338 507)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g0_3 input2_5
 (35 11)  (1341 507)  (1341 507)  routing T_25_31.lc_trk_g0_3 <X> T_25_31.input2_5
 (14 12)  (1320 508)  (1320 508)  routing T_25_31.sp12_v_b_0 <X> T_25_31.lc_trk_g3_0
 (26 12)  (1332 508)  (1332 508)  routing T_25_31.lc_trk_g2_4 <X> T_25_31.input0_6
 (14 13)  (1320 509)  (1320 509)  routing T_25_31.sp12_v_b_0 <X> T_25_31.lc_trk_g3_0
 (15 13)  (1321 509)  (1321 509)  routing T_25_31.sp12_v_b_0 <X> T_25_31.lc_trk_g3_0
 (17 13)  (1323 509)  (1323 509)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_0 lc_trk_g3_0
 (28 13)  (1334 509)  (1334 509)  routing T_25_31.lc_trk_g2_4 <X> T_25_31.input0_6
 (29 13)  (1335 509)  (1335 509)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g2_4 input0_6
 (32 13)  (1338 509)  (1338 509)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g0_0 input2_6
 (1 14)  (1307 510)  (1307 510)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/RE
 (26 14)  (1332 510)  (1332 510)  routing T_25_31.lc_trk_g3_4 <X> T_25_31.input0_7
 (1 15)  (1307 511)  (1307 511)  routing T_25_31.lc_trk_g0_4 <X> T_25_31.wire_bram/ram/RE
 (16 15)  (1322 511)  (1322 511)  routing T_25_31.sp12_v_t_11 <X> T_25_31.lc_trk_g3_4
 (17 15)  (1323 511)  (1323 511)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_11 lc_trk_g3_4
 (27 15)  (1333 511)  (1333 511)  routing T_25_31.lc_trk_g3_4 <X> T_25_31.input0_7
 (28 15)  (1334 511)  (1334 511)  routing T_25_31.lc_trk_g3_4 <X> T_25_31.input0_7
 (29 15)  (1335 511)  (1335 511)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g3_4 input0_7
 (32 15)  (1338 511)  (1338 511)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g1_0 input2_7
 (34 15)  (1340 511)  (1340 511)  routing T_25_31.lc_trk_g1_0 <X> T_25_31.input2_7


LogicTile_26_31

 (1 3)  (1349 499)  (1349 499)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4
 (6 10)  (1354 506)  (1354 506)  routing T_26_31.sp4_h_l_36 <X> T_26_31.sp4_v_t_43


LogicTile_27_31

 (8 3)  (1410 499)  (1410 499)  routing T_27_31.sp4_v_b_10 <X> T_27_31.sp4_v_t_36
 (10 3)  (1412 499)  (1412 499)  routing T_27_31.sp4_v_b_10 <X> T_27_31.sp4_v_t_36


IO_Tile_0_30

 (5 0)  (12 480)  (12 480)  routing T_0_30.span4_horz_41 <X> T_0_30.lc_trk_g0_1
 (6 0)  (11 480)  (11 480)  routing T_0_30.span4_horz_41 <X> T_0_30.lc_trk_g0_1
 (7 0)  (10 480)  (10 480)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_41 lc_trk_g0_1
 (8 0)  (9 480)  (9 480)  routing T_0_30.span4_horz_41 <X> T_0_30.lc_trk_g0_1
 (16 0)  (1 480)  (1 480)  IOB_0 IO Functioning bit
 (3 1)  (14 481)  (14 481)  IO control bit: IOLEFT_REN_1

 (8 1)  (9 481)  (9 481)  routing T_0_30.span4_horz_41 <X> T_0_30.lc_trk_g0_1
 (17 3)  (0 483)  (0 483)  IOB_0 IO Functioning bit
 (12 4)  (5 484)  (5 484)  routing T_0_30.lc_trk_g1_5 <X> T_0_30.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 484)  (4 484)  routing T_0_30.lc_trk_g1_5 <X> T_0_30.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 484)  (1 484)  IOB_0 IO Functioning bit
 (13 5)  (4 485)  (4 485)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 486)  (15 486)  IO control bit: IOLEFT_REN_0

 (16 10)  (1 490)  (1 490)  IOB_1 IO Functioning bit
 (13 11)  (4 491)  (4 491)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (12 492)  (12 492)  routing T_0_30.span4_horz_37 <X> T_0_30.lc_trk_g1_5
 (6 12)  (11 492)  (11 492)  routing T_0_30.span4_horz_37 <X> T_0_30.lc_trk_g1_5
 (7 12)  (10 492)  (10 492)  Enable bit of Mux _local_links/g1_mux_5 => span4_horz_37 lc_trk_g1_5
 (8 12)  (9 492)  (9 492)  routing T_0_30.span4_horz_37 <X> T_0_30.lc_trk_g1_5
 (17 13)  (0 493)  (0 493)  IOB_1 IO Functioning bit
 (16 14)  (1 494)  (1 494)  IOB_1 IO Functioning bit


LogicTile_1_30

 (4 3)  (22 483)  (22 483)  routing T_1_30.sp4_v_b_7 <X> T_1_30.sp4_h_l_37
 (9 6)  (27 486)  (27 486)  routing T_1_30.sp4_v_b_4 <X> T_1_30.sp4_h_l_41


LogicTile_4_30

 (13 14)  (193 494)  (193 494)  routing T_4_30.sp4_v_b_11 <X> T_4_30.sp4_v_t_46


LogicTile_5_30

 (19 4)  (253 484)  (253 484)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


RAM_Tile_8_30

 (7 0)  (403 480)  (403 480)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (403 481)  (403 481)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (396 482)  (396 482)  routing T_8_30.glb_netwk_3 <X> T_8_30.wire_bram/ram/WCLK
 (2 2)  (398 482)  (398 482)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (403 482)  (403 482)  Ram config bit: MEMT_bram_cbit_3

 (16 2)  (412 482)  (412 482)  routing T_8_30.sp4_v_b_5 <X> T_8_30.lc_trk_g0_5
 (17 2)  (413 482)  (413 482)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (414 482)  (414 482)  routing T_8_30.sp4_v_b_5 <X> T_8_30.lc_trk_g0_5
 (0 3)  (396 483)  (396 483)  routing T_8_30.glb_netwk_3 <X> T_8_30.wire_bram/ram/WCLK
 (7 3)  (403 483)  (403 483)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (403 484)  (403 484)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_5

 (7 5)  (403 485)  (403 485)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_4

 (7 6)  (403 486)  (403 486)  Cascade buffer Enable bit: MEMT_LC01_inmux00_bram_cbit_7

 (7 7)  (403 487)  (403 487)  Cascade bit: MEMT_LC01_inmux00_bram_cbit_6

 (29 8)  (425 488)  (425 488)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_5 wire_bram/ram/WDATA_3
 (30 8)  (426 488)  (426 488)  routing T_8_30.lc_trk_g0_5 <X> T_8_30.wire_bram/ram/WDATA_3
 (40 9)  (436 489)  (436 489)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_3 sp12_v_t_7
 (14 11)  (410 491)  (410 491)  routing T_8_30.sp4_r_v_b_36 <X> T_8_30.lc_trk_g2_4
 (17 11)  (413 491)  (413 491)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (0 14)  (396 494)  (396 494)  routing T_8_30.lc_trk_g2_4 <X> T_8_30.wire_bram/ram/WE
 (1 14)  (397 494)  (397 494)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (1 15)  (397 495)  (397 495)  routing T_8_30.lc_trk_g2_4 <X> T_8_30.wire_bram/ram/WE


LogicTile_9_30

 (19 4)  (457 484)  (457 484)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (4 10)  (442 490)  (442 490)  routing T_9_30.sp4_h_r_0 <X> T_9_30.sp4_v_t_43
 (6 10)  (444 490)  (444 490)  routing T_9_30.sp4_h_r_0 <X> T_9_30.sp4_v_t_43
 (5 11)  (443 491)  (443 491)  routing T_9_30.sp4_h_r_0 <X> T_9_30.sp4_v_t_43
 (9 11)  (447 491)  (447 491)  routing T_9_30.sp4_v_b_7 <X> T_9_30.sp4_v_t_42
 (11 14)  (449 494)  (449 494)  routing T_9_30.sp4_h_r_5 <X> T_9_30.sp4_v_t_46
 (13 14)  (451 494)  (451 494)  routing T_9_30.sp4_h_r_5 <X> T_9_30.sp4_v_t_46
 (12 15)  (450 495)  (450 495)  routing T_9_30.sp4_h_r_5 <X> T_9_30.sp4_v_t_46


LogicTile_12_30

 (19 0)  (619 480)  (619 480)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (19 1)  (619 481)  (619 481)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (19 4)  (619 484)  (619 484)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (19 5)  (619 485)  (619 485)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5
 (19 8)  (619 488)  (619 488)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21


LogicTile_13_30

 (5 0)  (659 480)  (659 480)  routing T_13_30.sp4_v_b_0 <X> T_13_30.sp4_h_r_0
 (6 1)  (660 481)  (660 481)  routing T_13_30.sp4_v_b_0 <X> T_13_30.sp4_h_r_0
 (4 2)  (658 482)  (658 482)  routing T_13_30.sp4_v_b_4 <X> T_13_30.sp4_v_t_37
 (5 2)  (659 482)  (659 482)  routing T_13_30.sp4_v_b_0 <X> T_13_30.sp4_h_l_37
 (6 2)  (660 482)  (660 482)  routing T_13_30.sp4_v_b_4 <X> T_13_30.sp4_v_t_37
 (19 2)  (673 482)  (673 482)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (19 5)  (673 485)  (673 485)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5
 (12 6)  (666 486)  (666 486)  routing T_13_30.sp4_v_b_5 <X> T_13_30.sp4_h_l_40
 (19 6)  (673 486)  (673 486)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (4 10)  (658 490)  (658 490)  routing T_13_30.sp4_v_b_6 <X> T_13_30.sp4_v_t_43


LogicTile_17_30

 (11 9)  (885 489)  (885 489)  routing T_17_30.sp4_h_l_37 <X> T_17_30.sp4_h_r_8
 (13 9)  (887 489)  (887 489)  routing T_17_30.sp4_h_l_37 <X> T_17_30.sp4_h_r_8


LogicTile_18_30

 (19 4)  (947 484)  (947 484)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


LogicTile_20_30

 (11 6)  (1047 486)  (1047 486)  routing T_20_30.sp4_h_r_11 <X> T_20_30.sp4_v_t_40
 (13 6)  (1049 486)  (1049 486)  routing T_20_30.sp4_h_r_11 <X> T_20_30.sp4_v_t_40
 (12 7)  (1048 487)  (1048 487)  routing T_20_30.sp4_h_r_11 <X> T_20_30.sp4_v_t_40
 (9 15)  (1045 495)  (1045 495)  routing T_20_30.sp4_v_b_10 <X> T_20_30.sp4_v_t_47


LogicTile_21_30

 (19 4)  (1109 484)  (1109 484)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (13 5)  (1103 485)  (1103 485)  routing T_21_30.sp4_v_t_37 <X> T_21_30.sp4_h_r_5
 (12 12)  (1102 492)  (1102 492)  routing T_21_30.sp4_h_l_45 <X> T_21_30.sp4_h_r_11
 (13 13)  (1103 493)  (1103 493)  routing T_21_30.sp4_h_l_45 <X> T_21_30.sp4_h_r_11


LogicTile_24_30

 (19 0)  (1271 480)  (1271 480)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (12 14)  (1264 494)  (1264 494)  routing T_24_30.sp4_v_t_46 <X> T_24_30.sp4_h_l_46
 (11 15)  (1263 495)  (1263 495)  routing T_24_30.sp4_v_t_46 <X> T_24_30.sp4_h_l_46


RAM_Tile_25_30

 (3 0)  (1309 480)  (1309 480)  routing T_25_30.sp12_h_r_0 <X> T_25_30.sp12_v_b_0
 (7 0)  (1313 480)  (1313 480)  Ram config bit: MEMT_bram_cbit_1

 (8 0)  (1314 480)  (1314 480)  routing T_25_30.sp4_h_l_40 <X> T_25_30.sp4_h_r_1
 (10 0)  (1316 480)  (1316 480)  routing T_25_30.sp4_h_l_40 <X> T_25_30.sp4_h_r_1
 (3 1)  (1309 481)  (1309 481)  routing T_25_30.sp12_h_r_0 <X> T_25_30.sp12_v_b_0
 (7 1)  (1313 481)  (1313 481)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 482)  (1306 482)  routing T_25_30.glb_netwk_3 <X> T_25_30.wire_bram/ram/WCLK
 (2 2)  (1308 482)  (1308 482)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (1313 482)  (1313 482)  Ram config bit: MEMT_bram_cbit_3

 (14 2)  (1320 482)  (1320 482)  routing T_25_30.sp4_v_t_1 <X> T_25_30.lc_trk_g0_4
 (0 3)  (1306 483)  (1306 483)  routing T_25_30.glb_netwk_3 <X> T_25_30.wire_bram/ram/WCLK
 (7 3)  (1313 483)  (1313 483)  Ram config bit: MEMT_bram_cbit_2

 (14 3)  (1320 483)  (1320 483)  routing T_25_30.sp4_v_t_1 <X> T_25_30.lc_trk_g0_4
 (16 3)  (1322 483)  (1322 483)  routing T_25_30.sp4_v_t_1 <X> T_25_30.lc_trk_g0_4
 (17 3)  (1323 483)  (1323 483)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (7 4)  (1313 484)  (1313 484)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_5

 (13 4)  (1319 484)  (1319 484)  routing T_25_30.sp4_h_l_40 <X> T_25_30.sp4_v_b_5
 (7 5)  (1313 485)  (1313 485)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_4

 (12 5)  (1318 485)  (1318 485)  routing T_25_30.sp4_h_l_40 <X> T_25_30.sp4_v_b_5
 (7 6)  (1313 486)  (1313 486)  Cascade buffer Enable bit: MEMT_LC01_inmux00_bram_cbit_7

 (7 7)  (1313 487)  (1313 487)  Cascade bit: MEMT_LC01_inmux00_bram_cbit_6

 (10 7)  (1316 487)  (1316 487)  routing T_25_30.sp4_h_l_46 <X> T_25_30.sp4_v_t_41
 (12 7)  (1318 487)  (1318 487)  routing T_25_30.sp4_h_l_40 <X> T_25_30.sp4_v_t_40
 (28 8)  (1334 488)  (1334 488)  routing T_25_30.lc_trk_g2_5 <X> T_25_30.wire_bram/ram/WDATA_3
 (29 8)  (1335 488)  (1335 488)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_5 wire_bram/ram/WDATA_3
 (30 8)  (1336 488)  (1336 488)  routing T_25_30.lc_trk_g2_5 <X> T_25_30.wire_bram/ram/WDATA_3
 (37 8)  (1343 488)  (1343 488)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_3 sp12_h_r_0
 (17 10)  (1323 490)  (1323 490)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (1 14)  (1307 494)  (1307 494)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (1 15)  (1307 495)  (1307 495)  routing T_25_30.lc_trk_g0_4 <X> T_25_30.wire_bram/ram/WE


LogicTile_26_30

 (4 6)  (1352 486)  (1352 486)  routing T_26_30.sp4_v_b_3 <X> T_26_30.sp4_v_t_38
 (9 15)  (1357 495)  (1357 495)  routing T_26_30.sp4_v_b_2 <X> T_26_30.sp4_v_t_47
 (10 15)  (1358 495)  (1358 495)  routing T_26_30.sp4_v_b_2 <X> T_26_30.sp4_v_t_47


LogicTile_29_30

 (6 10)  (1516 490)  (1516 490)  routing T_29_30.sp4_h_l_36 <X> T_29_30.sp4_v_t_43


LogicTile_1_29

 (19 4)  (37 468)  (37 468)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (19 7)  (37 471)  (37 471)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18


LogicTile_6_29

 (9 3)  (297 467)  (297 467)  routing T_6_29.sp4_v_b_1 <X> T_6_29.sp4_v_t_36


RAM_Tile_8_29

 (7 1)  (403 465)  (403 465)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (396 466)  (396 466)  routing T_8_29.lc_trk_g3_1 <X> T_8_29.wire_bram/ram/RCLK
 (2 2)  (398 466)  (398 466)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_bram/ram/RCLK
 (0 3)  (396 467)  (396 467)  routing T_8_29.lc_trk_g3_1 <X> T_8_29.wire_bram/ram/RCLK
 (2 3)  (398 467)  (398 467)  routing T_8_29.lc_trk_g3_1 <X> T_8_29.wire_bram/ram/RCLK
 (9 3)  (405 467)  (405 467)  routing T_8_29.sp4_v_b_1 <X> T_8_29.sp4_v_t_36
 (13 6)  (409 470)  (409 470)  routing T_8_29.sp4_h_r_5 <X> T_8_29.sp4_v_t_40
 (17 6)  (413 470)  (413 470)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (25 6)  (421 470)  (421 470)  routing T_8_29.sp4_h_l_3 <X> T_8_29.lc_trk_g1_6
 (12 7)  (408 471)  (408 471)  routing T_8_29.sp4_h_r_5 <X> T_8_29.sp4_v_t_40
 (18 7)  (414 471)  (414 471)  routing T_8_29.sp4_r_v_b_29 <X> T_8_29.lc_trk_g1_5
 (22 7)  (418 471)  (418 471)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_3 lc_trk_g1_6
 (23 7)  (419 471)  (419 471)  routing T_8_29.sp4_h_l_3 <X> T_8_29.lc_trk_g1_6
 (24 7)  (420 471)  (420 471)  routing T_8_29.sp4_h_l_3 <X> T_8_29.lc_trk_g1_6
 (27 8)  (423 472)  (423 472)  routing T_8_29.lc_trk_g1_6 <X> T_8_29.wire_bram/ram/WDATA_11
 (29 8)  (425 472)  (425 472)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_6 wire_bram/ram/WDATA_11
 (30 8)  (426 472)  (426 472)  routing T_8_29.lc_trk_g1_6 <X> T_8_29.wire_bram/ram/WDATA_11
 (30 9)  (426 473)  (426 473)  routing T_8_29.lc_trk_g1_6 <X> T_8_29.wire_bram/ram/WDATA_11
 (40 9)  (436 473)  (436 473)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_11 sp12_v_t_7
 (16 12)  (412 476)  (412 476)  routing T_8_29.sp4_v_b_25 <X> T_8_29.lc_trk_g3_1
 (17 12)  (413 476)  (413 476)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_25 lc_trk_g3_1
 (18 12)  (414 476)  (414 476)  routing T_8_29.sp4_v_b_25 <X> T_8_29.lc_trk_g3_1
 (1 14)  (397 478)  (397 478)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (0 15)  (396 479)  (396 479)  routing T_8_29.lc_trk_g1_5 <X> T_8_29.wire_bram/ram/RE
 (1 15)  (397 479)  (397 479)  routing T_8_29.lc_trk_g1_5 <X> T_8_29.wire_bram/ram/RE


LogicTile_9_29

 (9 3)  (447 467)  (447 467)  routing T_9_29.sp4_v_b_1 <X> T_9_29.sp4_v_t_36
 (19 7)  (457 471)  (457 471)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18


LogicTile_11_29

 (4 7)  (550 471)  (550 471)  routing T_11_29.sp4_h_r_7 <X> T_11_29.sp4_h_l_38
 (6 7)  (552 471)  (552 471)  routing T_11_29.sp4_h_r_7 <X> T_11_29.sp4_h_l_38


LogicTile_12_29

 (3 4)  (603 468)  (603 468)  routing T_12_29.sp12_v_b_0 <X> T_12_29.sp12_h_r_0
 (3 5)  (603 469)  (603 469)  routing T_12_29.sp12_v_b_0 <X> T_12_29.sp12_h_r_0
 (13 7)  (613 471)  (613 471)  routing T_12_29.sp4_v_b_0 <X> T_12_29.sp4_h_l_40


LogicTile_13_29

 (19 4)  (673 468)  (673 468)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (19 5)  (673 469)  (673 469)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5
 (19 6)  (673 470)  (673 470)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_14_29

 (9 3)  (717 467)  (717 467)  routing T_14_29.sp4_v_b_1 <X> T_14_29.sp4_v_t_36


LogicTile_15_29

 (10 10)  (772 474)  (772 474)  routing T_15_29.sp4_v_b_2 <X> T_15_29.sp4_h_l_42


LogicTile_17_29

 (3 0)  (877 464)  (877 464)  routing T_17_29.sp12_h_r_0 <X> T_17_29.sp12_v_b_0
 (3 1)  (877 465)  (877 465)  routing T_17_29.sp12_h_r_0 <X> T_17_29.sp12_v_b_0


LogicTile_19_29

 (4 6)  (986 470)  (986 470)  routing T_19_29.sp4_v_b_7 <X> T_19_29.sp4_v_t_38
 (6 6)  (988 470)  (988 470)  routing T_19_29.sp4_v_b_7 <X> T_19_29.sp4_v_t_38


LogicTile_22_29

 (2 12)  (1146 476)  (1146 476)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


RAM_Tile_25_29

 (7 1)  (1313 465)  (1313 465)  Ram config bit: MEMB_Power_Up_Control

 (15 1)  (1321 465)  (1321 465)  routing T_25_29.sp4_v_b_16 <X> T_25_29.lc_trk_g0_0
 (16 1)  (1322 465)  (1322 465)  routing T_25_29.sp4_v_b_16 <X> T_25_29.lc_trk_g0_0
 (17 1)  (1323 465)  (1323 465)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_16 lc_trk_g0_0
 (2 2)  (1308 466)  (1308 466)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_bram/ram/RCLK
 (2 3)  (1308 467)  (1308 467)  routing T_25_29.lc_trk_g0_0 <X> T_25_29.wire_bram/ram/RCLK
 (21 8)  (1327 472)  (1327 472)  routing T_25_29.sp4_v_b_35 <X> T_25_29.lc_trk_g2_3
 (22 8)  (1328 472)  (1328 472)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_b_35 lc_trk_g2_3
 (23 8)  (1329 472)  (1329 472)  routing T_25_29.sp4_v_b_35 <X> T_25_29.lc_trk_g2_3
 (28 8)  (1334 472)  (1334 472)  routing T_25_29.lc_trk_g2_3 <X> T_25_29.wire_bram/ram/WDATA_11
 (29 8)  (1335 472)  (1335 472)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_11
 (21 9)  (1327 473)  (1327 473)  routing T_25_29.sp4_v_b_35 <X> T_25_29.lc_trk_g2_3
 (30 9)  (1336 473)  (1336 473)  routing T_25_29.lc_trk_g2_3 <X> T_25_29.wire_bram/ram/WDATA_11
 (38 9)  (1344 473)  (1344 473)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_11 sp12_h_l_15
 (14 10)  (1320 474)  (1320 474)  routing T_25_29.sp4_v_b_28 <X> T_25_29.lc_trk_g2_4
 (16 11)  (1322 475)  (1322 475)  routing T_25_29.sp4_v_b_28 <X> T_25_29.lc_trk_g2_4
 (17 11)  (1323 475)  (1323 475)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_28 lc_trk_g2_4
 (0 14)  (1306 478)  (1306 478)  routing T_25_29.lc_trk_g2_4 <X> T_25_29.wire_bram/ram/RE
 (1 14)  (1307 478)  (1307 478)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (1 15)  (1307 479)  (1307 479)  routing T_25_29.lc_trk_g2_4 <X> T_25_29.wire_bram/ram/RE
 (12 15)  (1318 479)  (1318 479)  routing T_25_29.sp4_h_l_46 <X> T_25_29.sp4_v_t_46


LogicTile_5_28

 (3 6)  (237 454)  (237 454)  routing T_5_28.sp12_v_b_0 <X> T_5_28.sp12_v_t_23


LogicTile_6_28

 (19 1)  (307 449)  (307 449)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1


RAM_Tile_8_28

 (7 0)  (403 448)  (403 448)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (403 449)  (403 449)  Ram config bit: MEMT_bram_cbit_0

 (19 1)  (415 449)  (415 449)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (0 2)  (396 450)  (396 450)  routing T_8_28.glb_netwk_3 <X> T_8_28.wire_bram/ram/WCLK
 (2 2)  (398 450)  (398 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (403 450)  (403 450)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (396 451)  (396 451)  routing T_8_28.glb_netwk_3 <X> T_8_28.wire_bram/ram/WCLK
 (7 3)  (403 451)  (403 451)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (403 452)  (403 452)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_5

 (7 5)  (403 453)  (403 453)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_4

 (7 6)  (403 454)  (403 454)  Cascade buffer Enable bit: MEMT_LC01_inmux00_bram_cbit_7

 (7 7)  (403 455)  (403 455)  Cascade bit: MEMT_LC01_inmux00_bram_cbit_6

 (27 8)  (423 456)  (423 456)  routing T_8_28.lc_trk_g3_2 <X> T_8_28.wire_bram/ram/WDATA_3
 (28 8)  (424 456)  (424 456)  routing T_8_28.lc_trk_g3_2 <X> T_8_28.wire_bram/ram/WDATA_3
 (29 8)  (425 456)  (425 456)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_2 wire_bram/ram/WDATA_3
 (30 9)  (426 457)  (426 457)  routing T_8_28.lc_trk_g3_2 <X> T_8_28.wire_bram/ram/WDATA_3
 (37 9)  (433 457)  (433 457)  Enable bit of Mux _out_links/OutMux7_4 => wire_bram/ram/RDATA_3 sp4_h_l_13
 (17 11)  (413 459)  (413 459)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 13)  (418 461)  (418 461)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (421 461)  (421 461)  routing T_8_28.sp4_r_v_b_42 <X> T_8_28.lc_trk_g3_2
 (0 14)  (396 462)  (396 462)  routing T_8_28.lc_trk_g2_4 <X> T_8_28.wire_bram/ram/WE
 (1 14)  (397 462)  (397 462)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (1 15)  (397 463)  (397 463)  routing T_8_28.lc_trk_g2_4 <X> T_8_28.wire_bram/ram/WE


LogicTile_10_28

 (6 1)  (498 449)  (498 449)  routing T_10_28.sp4_h_l_37 <X> T_10_28.sp4_h_r_0


LogicTile_12_28

 (19 0)  (619 448)  (619 448)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13


LogicTile_14_28

 (19 1)  (727 449)  (727 449)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (4 8)  (712 456)  (712 456)  routing T_14_28.sp4_h_l_37 <X> T_14_28.sp4_v_b_6
 (6 8)  (714 456)  (714 456)  routing T_14_28.sp4_h_l_37 <X> T_14_28.sp4_v_b_6
 (5 9)  (713 457)  (713 457)  routing T_14_28.sp4_h_l_37 <X> T_14_28.sp4_v_b_6
 (3 12)  (711 460)  (711 460)  routing T_14_28.sp12_v_b_1 <X> T_14_28.sp12_h_r_1
 (3 13)  (711 461)  (711 461)  routing T_14_28.sp12_v_b_1 <X> T_14_28.sp12_h_r_1


LogicTile_15_28

 (19 2)  (781 450)  (781 450)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_23_28

 (3 4)  (1201 452)  (1201 452)  routing T_23_28.sp12_v_b_0 <X> T_23_28.sp12_h_r_0
 (3 5)  (1201 453)  (1201 453)  routing T_23_28.sp12_v_b_0 <X> T_23_28.sp12_h_r_0


RAM_Tile_25_28

 (7 0)  (1313 448)  (1313 448)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 449)  (1313 449)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 450)  (1306 450)  routing T_25_28.glb_netwk_3 <X> T_25_28.wire_bram/ram/WCLK
 (2 2)  (1308 450)  (1308 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (1313 450)  (1313 450)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (1306 451)  (1306 451)  routing T_25_28.glb_netwk_3 <X> T_25_28.wire_bram/ram/WCLK
 (7 3)  (1313 451)  (1313 451)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (1313 452)  (1313 452)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_5

 (7 5)  (1313 453)  (1313 453)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_4

 (7 6)  (1313 454)  (1313 454)  Cascade buffer Enable bit: MEMT_LC01_inmux00_bram_cbit_7

 (14 6)  (1320 454)  (1320 454)  routing T_25_28.sp4_v_t_1 <X> T_25_28.lc_trk_g1_4
 (7 7)  (1313 455)  (1313 455)  Cascade bit: MEMT_LC01_inmux00_bram_cbit_6

 (14 7)  (1320 455)  (1320 455)  routing T_25_28.sp4_v_t_1 <X> T_25_28.lc_trk_g1_4
 (16 7)  (1322 455)  (1322 455)  routing T_25_28.sp4_v_t_1 <X> T_25_28.lc_trk_g1_4
 (17 7)  (1323 455)  (1323 455)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (27 8)  (1333 456)  (1333 456)  routing T_25_28.lc_trk_g1_4 <X> T_25_28.wire_bram/ram/WDATA_3
 (29 8)  (1335 456)  (1335 456)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_4 wire_bram/ram/WDATA_3
 (30 8)  (1336 456)  (1336 456)  routing T_25_28.lc_trk_g1_4 <X> T_25_28.wire_bram/ram/WDATA_3
 (39 8)  (1345 456)  (1345 456)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (0 14)  (1306 462)  (1306 462)  routing T_25_28.lc_trk_g3_5 <X> T_25_28.wire_bram/ram/WE
 (1 14)  (1307 462)  (1307 462)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (2 14)  (1308 462)  (1308 462)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10
 (16 14)  (1322 462)  (1322 462)  routing T_25_28.sp12_v_b_21 <X> T_25_28.lc_trk_g3_5
 (17 14)  (1323 462)  (1323 462)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (0 15)  (1306 463)  (1306 463)  routing T_25_28.lc_trk_g3_5 <X> T_25_28.wire_bram/ram/WE
 (1 15)  (1307 463)  (1307 463)  routing T_25_28.lc_trk_g3_5 <X> T_25_28.wire_bram/ram/WE
 (18 15)  (1324 463)  (1324 463)  routing T_25_28.sp12_v_b_21 <X> T_25_28.lc_trk_g3_5


LogicTile_27_28

 (2 0)  (1404 448)  (1404 448)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_28_28

 (3 14)  (1459 462)  (1459 462)  routing T_28_28.sp12_v_b_1 <X> T_28_28.sp12_v_t_22
 (8 15)  (1464 463)  (1464 463)  routing T_28_28.sp4_h_l_47 <X> T_28_28.sp4_v_t_47


LogicTile_30_28

 (12 7)  (1576 455)  (1576 455)  routing T_30_28.sp4_h_l_40 <X> T_30_28.sp4_v_t_40


IO_Tile_0_27

 (16 0)  (1 432)  (1 432)  IOB_0 IO Functioning bit
 (3 1)  (14 433)  (14 433)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 435)  (0 435)  IOB_0 IO Functioning bit
 (12 4)  (5 436)  (5 436)  routing T_0_27.lc_trk_g1_3 <X> T_0_27.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 436)  (1 436)  IOB_0 IO Functioning bit
 (12 5)  (5 437)  (5 437)  routing T_0_27.lc_trk_g1_3 <X> T_0_27.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 437)  (4 437)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 438)  (15 438)  IO control bit: IOLEFT_REN_0

 (6 10)  (11 442)  (11 442)  routing T_0_27.span4_horz_3 <X> T_0_27.lc_trk_g1_3
 (7 10)  (10 442)  (10 442)  Enable bit of Mux _local_links/g1_mux_3 => span4_horz_3 lc_trk_g1_3
 (8 10)  (9 442)  (9 442)  routing T_0_27.span4_horz_3 <X> T_0_27.lc_trk_g1_3
 (12 10)  (5 442)  (5 442)  routing T_0_27.lc_trk_g1_6 <X> T_0_27.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 442)  (4 442)  routing T_0_27.lc_trk_g1_6 <X> T_0_27.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 442)  (1 442)  IOB_1 IO Functioning bit
 (12 11)  (5 443)  (5 443)  routing T_0_27.lc_trk_g1_6 <X> T_0_27.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 443)  (4 443)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 445)  (0 445)  IOB_1 IO Functioning bit
 (16 14)  (1 446)  (1 446)  IOB_1 IO Functioning bit
 (4 15)  (13 447)  (13 447)  routing T_0_27.span4_vert_b_6 <X> T_0_27.lc_trk_g1_6
 (5 15)  (12 447)  (12 447)  routing T_0_27.span4_vert_b_6 <X> T_0_27.lc_trk_g1_6
 (7 15)  (10 447)  (10 447)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_b_6 lc_trk_g1_6


LogicTile_4_27

 (6 7)  (186 439)  (186 439)  routing T_4_27.sp4_h_r_3 <X> T_4_27.sp4_h_l_38


RAM_Tile_8_27

 (7 1)  (403 433)  (403 433)  Ram config bit: MEMB_Power_Up_Control

 (9 1)  (405 433)  (405 433)  routing T_8_27.sp4_v_t_36 <X> T_8_27.sp4_v_b_1
 (16 1)  (412 433)  (412 433)  routing T_8_27.sp12_h_r_8 <X> T_8_27.lc_trk_g0_0
 (17 1)  (413 433)  (413 433)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (2 2)  (398 434)  (398 434)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_bram/ram/RCLK
 (21 2)  (417 434)  (417 434)  routing T_8_27.sp4_v_b_7 <X> T_8_27.lc_trk_g0_7
 (22 2)  (418 434)  (418 434)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (419 434)  (419 434)  routing T_8_27.sp4_v_b_7 <X> T_8_27.lc_trk_g0_7
 (2 3)  (398 435)  (398 435)  routing T_8_27.lc_trk_g0_0 <X> T_8_27.wire_bram/ram/RCLK
 (5 6)  (401 438)  (401 438)  routing T_8_27.sp4_v_b_3 <X> T_8_27.sp4_h_l_38
 (17 6)  (413 438)  (413 438)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (29 8)  (425 440)  (425 440)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_7 wire_bram/ram/WDATA_11
 (30 8)  (426 440)  (426 440)  routing T_8_27.lc_trk_g0_7 <X> T_8_27.wire_bram/ram/WDATA_11
 (38 8)  (434 440)  (434 440)  Enable bit of Mux _out_links/OutMux1_4 => wire_bram/ram/RDATA_11 sp4_v_t_13
 (30 9)  (426 441)  (426 441)  routing T_8_27.lc_trk_g0_7 <X> T_8_27.wire_bram/ram/WDATA_11
 (1 14)  (397 446)  (397 446)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (0 15)  (396 447)  (396 447)  routing T_8_27.lc_trk_g1_5 <X> T_8_27.wire_bram/ram/RE
 (1 15)  (397 447)  (397 447)  routing T_8_27.lc_trk_g1_5 <X> T_8_27.wire_bram/ram/RE
 (9 15)  (405 447)  (405 447)  routing T_8_27.sp4_v_b_10 <X> T_8_27.sp4_v_t_47


LogicTile_9_27

 (13 4)  (451 436)  (451 436)  routing T_9_27.sp4_v_t_40 <X> T_9_27.sp4_v_b_5
 (4 10)  (442 442)  (442 442)  routing T_9_27.sp4_v_b_6 <X> T_9_27.sp4_v_t_43
 (9 11)  (447 443)  (447 443)  routing T_9_27.sp4_v_b_7 <X> T_9_27.sp4_v_t_42


LogicTile_12_27

 (3 4)  (603 436)  (603 436)  routing T_12_27.sp12_v_b_0 <X> T_12_27.sp12_h_r_0
 (11 4)  (611 436)  (611 436)  routing T_12_27.sp4_v_t_44 <X> T_12_27.sp4_v_b_5
 (13 4)  (613 436)  (613 436)  routing T_12_27.sp4_v_t_44 <X> T_12_27.sp4_v_b_5
 (3 5)  (603 437)  (603 437)  routing T_12_27.sp12_v_b_0 <X> T_12_27.sp12_h_r_0
 (3 6)  (603 438)  (603 438)  routing T_12_27.sp12_v_b_0 <X> T_12_27.sp12_v_t_23


LogicTile_13_27

 (3 12)  (657 444)  (657 444)  routing T_13_27.sp12_v_b_1 <X> T_13_27.sp12_h_r_1
 (3 13)  (657 445)  (657 445)  routing T_13_27.sp12_v_b_1 <X> T_13_27.sp12_h_r_1


LogicTile_15_27

 (3 4)  (765 436)  (765 436)  routing T_15_27.sp12_v_b_0 <X> T_15_27.sp12_h_r_0
 (3 5)  (765 437)  (765 437)  routing T_15_27.sp12_v_b_0 <X> T_15_27.sp12_h_r_0


LogicTile_16_27

 (3 0)  (819 432)  (819 432)  routing T_16_27.sp12_v_t_23 <X> T_16_27.sp12_v_b_0
 (3 2)  (819 434)  (819 434)  routing T_16_27.sp12_v_t_23 <X> T_16_27.sp12_h_l_23
 (6 12)  (822 444)  (822 444)  routing T_16_27.sp4_v_t_43 <X> T_16_27.sp4_v_b_9
 (5 13)  (821 445)  (821 445)  routing T_16_27.sp4_v_t_43 <X> T_16_27.sp4_v_b_9


LogicTile_17_27

 (3 0)  (877 432)  (877 432)  routing T_17_27.sp12_h_r_0 <X> T_17_27.sp12_v_b_0
 (3 1)  (877 433)  (877 433)  routing T_17_27.sp12_h_r_0 <X> T_17_27.sp12_v_b_0


LogicTile_18_27

 (2 4)  (930 436)  (930 436)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_21_27

 (4 5)  (1094 437)  (1094 437)  routing T_21_27.sp4_h_l_42 <X> T_21_27.sp4_h_r_3
 (6 5)  (1096 437)  (1096 437)  routing T_21_27.sp4_h_l_42 <X> T_21_27.sp4_h_r_3
 (10 5)  (1100 437)  (1100 437)  routing T_21_27.sp4_h_r_11 <X> T_21_27.sp4_v_b_4


LogicTile_24_27

 (2 14)  (1254 446)  (1254 446)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


RAM_Tile_25_27

 (7 1)  (1313 433)  (1313 433)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 434)  (1306 434)  routing T_25_27.lc_trk_g2_0 <X> T_25_27.wire_bram/ram/RCLK
 (2 2)  (1308 434)  (1308 434)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_bram/ram/RCLK
 (6 2)  (1312 434)  (1312 434)  routing T_25_27.sp4_v_b_9 <X> T_25_27.sp4_v_t_37
 (2 3)  (1308 435)  (1308 435)  routing T_25_27.lc_trk_g2_0 <X> T_25_27.wire_bram/ram/RCLK
 (5 3)  (1311 435)  (1311 435)  routing T_25_27.sp4_v_b_9 <X> T_25_27.sp4_v_t_37
 (9 3)  (1315 435)  (1315 435)  routing T_25_27.sp4_v_b_1 <X> T_25_27.sp4_v_t_36
 (14 3)  (1320 435)  (1320 435)  routing T_25_27.sp4_h_r_4 <X> T_25_27.lc_trk_g0_4
 (15 3)  (1321 435)  (1321 435)  routing T_25_27.sp4_h_r_4 <X> T_25_27.lc_trk_g0_4
 (16 3)  (1322 435)  (1322 435)  routing T_25_27.sp4_h_r_4 <X> T_25_27.lc_trk_g0_4
 (17 3)  (1323 435)  (1323 435)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (9 4)  (1315 436)  (1315 436)  routing T_25_27.sp4_v_t_41 <X> T_25_27.sp4_h_r_4
 (9 5)  (1315 437)  (1315 437)  routing T_25_27.sp4_v_t_41 <X> T_25_27.sp4_v_b_4
 (14 7)  (1320 439)  (1320 439)  routing T_25_27.sp12_h_r_20 <X> T_25_27.lc_trk_g1_4
 (16 7)  (1322 439)  (1322 439)  routing T_25_27.sp12_h_r_20 <X> T_25_27.lc_trk_g1_4
 (17 7)  (1323 439)  (1323 439)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (27 8)  (1333 440)  (1333 440)  routing T_25_27.lc_trk_g1_4 <X> T_25_27.wire_bram/ram/WDATA_11
 (29 8)  (1335 440)  (1335 440)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_4 wire_bram/ram/WDATA_11
 (30 8)  (1336 440)  (1336 440)  routing T_25_27.lc_trk_g1_4 <X> T_25_27.wire_bram/ram/WDATA_11
 (15 9)  (1321 441)  (1321 441)  routing T_25_27.sp4_v_b_40 <X> T_25_27.lc_trk_g2_0
 (16 9)  (1322 441)  (1322 441)  routing T_25_27.sp4_v_b_40 <X> T_25_27.lc_trk_g2_0
 (17 9)  (1323 441)  (1323 441)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_40 lc_trk_g2_0
 (38 9)  (1344 441)  (1344 441)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_11 sp12_h_l_15
 (11 10)  (1317 442)  (1317 442)  routing T_25_27.sp4_h_l_38 <X> T_25_27.sp4_v_t_45
 (1 14)  (1307 446)  (1307 446)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/RE
 (11 14)  (1317 446)  (1317 446)  routing T_25_27.sp4_v_b_8 <X> T_25_27.sp4_v_t_46
 (12 14)  (1318 446)  (1318 446)  routing T_25_27.sp4_v_t_40 <X> T_25_27.sp4_h_l_46
 (1 15)  (1307 447)  (1307 447)  routing T_25_27.lc_trk_g0_4 <X> T_25_27.wire_bram/ram/RE
 (11 15)  (1317 447)  (1317 447)  routing T_25_27.sp4_v_t_40 <X> T_25_27.sp4_h_l_46
 (12 15)  (1318 447)  (1318 447)  routing T_25_27.sp4_v_b_8 <X> T_25_27.sp4_v_t_46
 (13 15)  (1319 447)  (1319 447)  routing T_25_27.sp4_v_t_40 <X> T_25_27.sp4_h_l_46


LogicTile_26_27

 (4 2)  (1352 434)  (1352 434)  routing T_26_27.sp4_v_b_0 <X> T_26_27.sp4_v_t_37
 (13 14)  (1361 446)  (1361 446)  routing T_26_27.sp4_v_b_11 <X> T_26_27.sp4_v_t_46


LogicTile_27_27

 (8 15)  (1410 447)  (1410 447)  routing T_27_27.sp4_h_l_47 <X> T_27_27.sp4_v_t_47


LogicTile_4_26

 (11 14)  (191 430)  (191 430)  routing T_4_26.sp4_h_r_5 <X> T_4_26.sp4_v_t_46
 (13 14)  (193 430)  (193 430)  routing T_4_26.sp4_h_r_5 <X> T_4_26.sp4_v_t_46
 (12 15)  (192 431)  (192 431)  routing T_4_26.sp4_h_r_5 <X> T_4_26.sp4_v_t_46


LogicTile_5_26

 (2 0)  (236 416)  (236 416)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


RAM_Tile_8_26

 (7 0)  (403 416)  (403 416)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (403 417)  (403 417)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (396 418)  (396 418)  routing T_8_26.glb_netwk_3 <X> T_8_26.wire_bram/ram/WCLK
 (2 2)  (398 418)  (398 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (403 418)  (403 418)  Ram config bit: MEMT_bram_cbit_3

 (14 2)  (410 418)  (410 418)  routing T_8_26.sp4_v_b_4 <X> T_8_26.lc_trk_g0_4
 (0 3)  (396 419)  (396 419)  routing T_8_26.glb_netwk_3 <X> T_8_26.wire_bram/ram/WCLK
 (7 3)  (403 419)  (403 419)  Ram config bit: MEMT_bram_cbit_2

 (16 3)  (412 419)  (412 419)  routing T_8_26.sp4_v_b_4 <X> T_8_26.lc_trk_g0_4
 (17 3)  (413 419)  (413 419)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (19 3)  (415 419)  (415 419)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_b_5 sp4_v_b_14
 (7 4)  (403 420)  (403 420)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_5

 (7 5)  (403 421)  (403 421)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_4

 (7 6)  (403 422)  (403 422)  Cascade buffer Enable bit: MEMT_LC01_inmux00_bram_cbit_7

 (11 6)  (407 422)  (407 422)  routing T_8_26.sp4_v_b_2 <X> T_8_26.sp4_v_t_40
 (7 7)  (403 423)  (403 423)  Cascade bit: MEMT_LC01_inmux00_bram_cbit_6

 (12 7)  (408 423)  (408 423)  routing T_8_26.sp4_v_b_2 <X> T_8_26.sp4_v_t_40
 (27 8)  (423 424)  (423 424)  routing T_8_26.lc_trk_g3_2 <X> T_8_26.wire_bram/ram/WDATA_3
 (28 8)  (424 424)  (424 424)  routing T_8_26.lc_trk_g3_2 <X> T_8_26.wire_bram/ram/WDATA_3
 (29 8)  (425 424)  (425 424)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_2 wire_bram/ram/WDATA_3
 (39 8)  (435 424)  (435 424)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (30 9)  (426 425)  (426 425)  routing T_8_26.lc_trk_g3_2 <X> T_8_26.wire_bram/ram/WDATA_3
 (22 13)  (418 429)  (418 429)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (1 14)  (397 430)  (397 430)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (1 15)  (397 431)  (397 431)  routing T_8_26.lc_trk_g0_4 <X> T_8_26.wire_bram/ram/WE


LogicTile_13_26

 (4 2)  (658 418)  (658 418)  routing T_13_26.sp4_v_b_0 <X> T_13_26.sp4_v_t_37
 (3 3)  (657 419)  (657 419)  routing T_13_26.sp12_v_b_0 <X> T_13_26.sp12_h_l_23
 (3 4)  (657 420)  (657 420)  routing T_13_26.sp12_v_b_0 <X> T_13_26.sp12_h_r_0
 (3 5)  (657 421)  (657 421)  routing T_13_26.sp12_v_b_0 <X> T_13_26.sp12_h_r_0


LogicTile_17_26

 (2 0)  (876 416)  (876 416)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_20_26

 (10 15)  (1046 431)  (1046 431)  routing T_20_26.sp4_h_l_40 <X> T_20_26.sp4_v_t_47


RAM_Tile_25_26

 (7 0)  (1313 416)  (1313 416)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 417)  (1313 417)  Ram config bit: MEMT_bram_cbit_0

 (19 1)  (1325 417)  (1325 417)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (0 2)  (1306 418)  (1306 418)  routing T_25_26.glb_netwk_3 <X> T_25_26.wire_bram/ram/WCLK
 (2 2)  (1308 418)  (1308 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (1313 418)  (1313 418)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (1306 419)  (1306 419)  routing T_25_26.glb_netwk_3 <X> T_25_26.wire_bram/ram/WCLK
 (7 3)  (1313 419)  (1313 419)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (1313 420)  (1313 420)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_5

 (13 4)  (1319 420)  (1319 420)  routing T_25_26.sp4_v_t_40 <X> T_25_26.sp4_v_b_5
 (7 5)  (1313 421)  (1313 421)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_4

 (7 6)  (1313 422)  (1313 422)  Cascade buffer Enable bit: MEMT_LC01_inmux00_bram_cbit_7

 (16 6)  (1322 422)  (1322 422)  routing T_25_26.sp4_v_b_13 <X> T_25_26.lc_trk_g1_5
 (17 6)  (1323 422)  (1323 422)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (1324 422)  (1324 422)  routing T_25_26.sp4_v_b_13 <X> T_25_26.lc_trk_g1_5
 (25 6)  (1331 422)  (1331 422)  routing T_25_26.sp4_v_b_14 <X> T_25_26.lc_trk_g1_6
 (7 7)  (1313 423)  (1313 423)  Cascade bit: MEMT_LC01_inmux00_bram_cbit_6

 (18 7)  (1324 423)  (1324 423)  routing T_25_26.sp4_v_b_13 <X> T_25_26.lc_trk_g1_5
 (22 7)  (1328 423)  (1328 423)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_14 lc_trk_g1_6
 (23 7)  (1329 423)  (1329 423)  routing T_25_26.sp4_v_b_14 <X> T_25_26.lc_trk_g1_6
 (25 7)  (1331 423)  (1331 423)  routing T_25_26.sp4_v_b_14 <X> T_25_26.lc_trk_g1_6
 (27 8)  (1333 424)  (1333 424)  routing T_25_26.lc_trk_g1_6 <X> T_25_26.wire_bram/ram/WDATA_3
 (29 8)  (1335 424)  (1335 424)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_6 wire_bram/ram/WDATA_3
 (30 8)  (1336 424)  (1336 424)  routing T_25_26.lc_trk_g1_6 <X> T_25_26.wire_bram/ram/WDATA_3
 (39 8)  (1345 424)  (1345 424)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (30 9)  (1336 425)  (1336 425)  routing T_25_26.lc_trk_g1_6 <X> T_25_26.wire_bram/ram/WDATA_3
 (1 14)  (1307 430)  (1307 430)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (3 14)  (1309 430)  (1309 430)  routing T_25_26.sp12_v_b_1 <X> T_25_26.sp12_v_t_22
 (0 15)  (1306 431)  (1306 431)  routing T_25_26.lc_trk_g1_5 <X> T_25_26.wire_bram/ram/WE
 (1 15)  (1307 431)  (1307 431)  routing T_25_26.lc_trk_g1_5 <X> T_25_26.wire_bram/ram/WE


LogicTile_26_26

 (11 2)  (1359 418)  (1359 418)  routing T_26_26.sp4_v_b_6 <X> T_26_26.sp4_v_t_39
 (13 2)  (1361 418)  (1361 418)  routing T_26_26.sp4_v_b_6 <X> T_26_26.sp4_v_t_39
 (4 6)  (1352 422)  (1352 422)  routing T_26_26.sp4_v_b_3 <X> T_26_26.sp4_v_t_38


IO_Tile_0_25

 (16 0)  (1 400)  (1 400)  IOB_0 IO Functioning bit
 (3 1)  (14 401)  (14 401)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 403)  (0 403)  IOB_0 IO Functioning bit
 (4 4)  (13 404)  (13 404)  routing T_0_25.span4_vert_b_12 <X> T_0_25.lc_trk_g0_4
 (13 4)  (4 404)  (4 404)  routing T_0_25.lc_trk_g0_4 <X> T_0_25.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 404)  (1 404)  IOB_0 IO Functioning bit
 (5 5)  (12 405)  (12 405)  routing T_0_25.span4_vert_b_12 <X> T_0_25.lc_trk_g0_4
 (7 5)  (10 405)  (10 405)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_12 lc_trk_g0_4
 (13 5)  (4 405)  (4 405)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 406)  (15 406)  IO control bit: IOLEFT_REN_0

 (4 10)  (13 410)  (13 410)  routing T_0_25.span4_horz_10 <X> T_0_25.lc_trk_g1_2
 (12 10)  (5 410)  (5 410)  routing T_0_25.lc_trk_g1_2 <X> T_0_25.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 410)  (1 410)  IOB_1 IO Functioning bit
 (4 11)  (13 411)  (13 411)  routing T_0_25.span4_horz_10 <X> T_0_25.lc_trk_g1_2
 (6 11)  (11 411)  (11 411)  routing T_0_25.span4_horz_10 <X> T_0_25.lc_trk_g1_2
 (7 11)  (10 411)  (10 411)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_10 lc_trk_g1_2
 (12 11)  (5 411)  (5 411)  routing T_0_25.lc_trk_g1_2 <X> T_0_25.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 411)  (4 411)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 413)  (0 413)  IOB_1 IO Functioning bit
 (16 14)  (1 414)  (1 414)  IOB_1 IO Functioning bit


LogicTile_1_25



LogicTile_2_25



LogicTile_3_25



LogicTile_4_25

 (10 14)  (190 414)  (190 414)  routing T_4_25.sp4_v_b_5 <X> T_4_25.sp4_h_l_47


LogicTile_5_25



LogicTile_6_25



LogicTile_7_25



RAM_Tile_8_25

 (7 1)  (403 401)  (403 401)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (396 402)  (396 402)  routing T_8_25.lc_trk_g3_1 <X> T_8_25.wire_bram/ram/RCLK
 (2 2)  (398 402)  (398 402)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_bram/ram/RCLK
 (0 3)  (396 403)  (396 403)  routing T_8_25.lc_trk_g3_1 <X> T_8_25.wire_bram/ram/RCLK
 (2 3)  (398 403)  (398 403)  routing T_8_25.lc_trk_g3_1 <X> T_8_25.wire_bram/ram/RCLK
 (13 4)  (409 404)  (409 404)  routing T_8_25.sp4_v_t_40 <X> T_8_25.sp4_v_b_5
 (13 5)  (409 405)  (409 405)  routing T_8_25.sp4_v_t_37 <X> T_8_25.sp4_h_r_5
 (17 6)  (413 406)  (413 406)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (18 7)  (414 407)  (414 407)  routing T_8_25.sp4_r_v_b_29 <X> T_8_25.lc_trk_g1_5
 (28 8)  (424 408)  (424 408)  routing T_8_25.lc_trk_g2_7 <X> T_8_25.wire_bram/ram/WDATA_11
 (29 8)  (425 408)  (425 408)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_7 wire_bram/ram/WDATA_11
 (30 8)  (426 408)  (426 408)  routing T_8_25.lc_trk_g2_7 <X> T_8_25.wire_bram/ram/WDATA_11
 (30 9)  (426 409)  (426 409)  routing T_8_25.lc_trk_g2_7 <X> T_8_25.wire_bram/ram/WDATA_11
 (41 9)  (437 409)  (437 409)  Enable bit of Mux _out_links/OutMux9_4 => wire_bram/ram/RDATA_11 sp4_r_v_b_9
 (7 10)  (403 410)  (403 410)  Column buffer control bit: MEMB_colbuf_cntl_3

 (21 10)  (417 410)  (417 410)  routing T_8_25.sp4_v_b_31 <X> T_8_25.lc_trk_g2_7
 (22 10)  (418 410)  (418 410)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_31 lc_trk_g2_7
 (23 10)  (419 410)  (419 410)  routing T_8_25.sp4_v_b_31 <X> T_8_25.lc_trk_g2_7
 (16 12)  (412 412)  (412 412)  routing T_8_25.sp4_v_b_25 <X> T_8_25.lc_trk_g3_1
 (17 12)  (413 412)  (413 412)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_25 lc_trk_g3_1
 (18 12)  (414 412)  (414 412)  routing T_8_25.sp4_v_b_25 <X> T_8_25.lc_trk_g3_1
 (1 14)  (397 414)  (397 414)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (0 15)  (396 415)  (396 415)  routing T_8_25.lc_trk_g1_5 <X> T_8_25.wire_bram/ram/RE
 (1 15)  (397 415)  (397 415)  routing T_8_25.lc_trk_g1_5 <X> T_8_25.wire_bram/ram/RE


LogicTile_9_25

 (8 3)  (446 403)  (446 403)  routing T_9_25.sp4_h_r_1 <X> T_9_25.sp4_v_t_36
 (9 3)  (447 403)  (447 403)  routing T_9_25.sp4_h_r_1 <X> T_9_25.sp4_v_t_36


LogicTile_10_25



LogicTile_11_25



LogicTile_12_25

 (11 5)  (611 405)  (611 405)  routing T_12_25.sp4_h_l_40 <X> T_12_25.sp4_h_r_5


LogicTile_13_25

 (10 2)  (664 402)  (664 402)  routing T_13_25.sp4_v_b_8 <X> T_13_25.sp4_h_l_36
 (3 4)  (657 404)  (657 404)  routing T_13_25.sp12_v_b_0 <X> T_13_25.sp12_h_r_0
 (3 5)  (657 405)  (657 405)  routing T_13_25.sp12_v_b_0 <X> T_13_25.sp12_h_r_0
 (3 6)  (657 406)  (657 406)  routing T_13_25.sp12_v_b_0 <X> T_13_25.sp12_v_t_23
 (3 12)  (657 412)  (657 412)  routing T_13_25.sp12_v_b_1 <X> T_13_25.sp12_h_r_1
 (3 13)  (657 413)  (657 413)  routing T_13_25.sp12_v_b_1 <X> T_13_25.sp12_h_r_1


LogicTile_14_25



LogicTile_15_25

 (14 3)  (776 403)  (776 403)  routing T_15_25.sp12_h_r_20 <X> T_15_25.lc_trk_g0_4
 (16 3)  (778 403)  (778 403)  routing T_15_25.sp12_h_r_20 <X> T_15_25.lc_trk_g0_4
 (17 3)  (779 403)  (779 403)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (26 8)  (788 408)  (788 408)  routing T_15_25.lc_trk_g0_4 <X> T_15_25.wire_logic_cluster/lc_4/in_0
 (27 8)  (789 408)  (789 408)  routing T_15_25.lc_trk_g3_0 <X> T_15_25.wire_logic_cluster/lc_4/in_1
 (28 8)  (790 408)  (790 408)  routing T_15_25.lc_trk_g3_0 <X> T_15_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 408)  (791 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (794 408)  (794 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 408)  (795 408)  routing T_15_25.lc_trk_g3_2 <X> T_15_25.wire_logic_cluster/lc_4/in_3
 (34 8)  (796 408)  (796 408)  routing T_15_25.lc_trk_g3_2 <X> T_15_25.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 408)  (798 408)  LC_4 Logic Functioning bit
 (38 8)  (800 408)  (800 408)  LC_4 Logic Functioning bit
 (41 8)  (803 408)  (803 408)  LC_4 Logic Functioning bit
 (43 8)  (805 408)  (805 408)  LC_4 Logic Functioning bit
 (29 9)  (791 409)  (791 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (793 409)  (793 409)  routing T_15_25.lc_trk_g3_2 <X> T_15_25.wire_logic_cluster/lc_4/in_3
 (37 9)  (799 409)  (799 409)  LC_4 Logic Functioning bit
 (39 9)  (801 409)  (801 409)  LC_4 Logic Functioning bit
 (41 9)  (803 409)  (803 409)  LC_4 Logic Functioning bit
 (43 9)  (805 409)  (805 409)  LC_4 Logic Functioning bit
 (48 9)  (810 409)  (810 409)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (14 12)  (776 412)  (776 412)  routing T_15_25.sp4_h_r_40 <X> T_15_25.lc_trk_g3_0
 (25 12)  (787 412)  (787 412)  routing T_15_25.sp4_v_t_23 <X> T_15_25.lc_trk_g3_2
 (14 13)  (776 413)  (776 413)  routing T_15_25.sp4_h_r_40 <X> T_15_25.lc_trk_g3_0
 (15 13)  (777 413)  (777 413)  routing T_15_25.sp4_h_r_40 <X> T_15_25.lc_trk_g3_0
 (16 13)  (778 413)  (778 413)  routing T_15_25.sp4_h_r_40 <X> T_15_25.lc_trk_g3_0
 (17 13)  (779 413)  (779 413)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (22 13)  (784 413)  (784 413)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (785 413)  (785 413)  routing T_15_25.sp4_v_t_23 <X> T_15_25.lc_trk_g3_2
 (25 13)  (787 413)  (787 413)  routing T_15_25.sp4_v_t_23 <X> T_15_25.lc_trk_g3_2


LogicTile_16_25

 (7 10)  (823 410)  (823 410)  Column buffer control bit: LH_colbuf_cntl_3

 (19 14)  (835 414)  (835 414)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2


LogicTile_17_25

 (3 2)  (877 402)  (877 402)  routing T_17_25.sp12_h_r_0 <X> T_17_25.sp12_h_l_23
 (3 3)  (877 403)  (877 403)  routing T_17_25.sp12_h_r_0 <X> T_17_25.sp12_h_l_23
 (12 5)  (886 405)  (886 405)  routing T_17_25.sp4_h_r_5 <X> T_17_25.sp4_v_b_5


LogicTile_18_25



LogicTile_19_25

 (10 11)  (992 411)  (992 411)  routing T_19_25.sp4_h_l_39 <X> T_19_25.sp4_v_t_42


LogicTile_20_25



LogicTile_21_25

 (11 7)  (1101 407)  (1101 407)  routing T_21_25.sp4_h_r_5 <X> T_21_25.sp4_h_l_40


LogicTile_22_25



LogicTile_23_25



LogicTile_24_25

 (3 4)  (1255 404)  (1255 404)  routing T_24_25.sp12_v_b_0 <X> T_24_25.sp12_h_r_0
 (3 5)  (1255 405)  (1255 405)  routing T_24_25.sp12_v_b_0 <X> T_24_25.sp12_h_r_0


RAM_Tile_25_25

 (21 0)  (1327 400)  (1327 400)  routing T_25_25.sp12_h_r_3 <X> T_25_25.lc_trk_g0_3
 (22 0)  (1328 400)  (1328 400)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (1330 400)  (1330 400)  routing T_25_25.sp12_h_r_3 <X> T_25_25.lc_trk_g0_3
 (7 1)  (1313 401)  (1313 401)  Ram config bit: MEMB_Power_Up_Control

 (15 1)  (1321 401)  (1321 401)  routing T_25_25.sp4_v_b_16 <X> T_25_25.lc_trk_g0_0
 (16 1)  (1322 401)  (1322 401)  routing T_25_25.sp4_v_b_16 <X> T_25_25.lc_trk_g0_0
 (17 1)  (1323 401)  (1323 401)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_16 lc_trk_g0_0
 (21 1)  (1327 401)  (1327 401)  routing T_25_25.sp12_h_r_3 <X> T_25_25.lc_trk_g0_3
 (2 2)  (1308 402)  (1308 402)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_bram/ram/RCLK
 (2 3)  (1308 403)  (1308 403)  routing T_25_25.lc_trk_g0_0 <X> T_25_25.wire_bram/ram/RCLK
 (9 3)  (1315 403)  (1315 403)  routing T_25_25.sp4_v_b_1 <X> T_25_25.sp4_v_t_36
 (12 6)  (1318 406)  (1318 406)  routing T_25_25.sp4_v_t_40 <X> T_25_25.sp4_h_l_40
 (3 7)  (1309 407)  (1309 407)  routing T_25_25.sp12_h_l_23 <X> T_25_25.sp12_v_t_23
 (11 7)  (1317 407)  (1317 407)  routing T_25_25.sp4_v_t_40 <X> T_25_25.sp4_h_l_40
 (29 8)  (1335 408)  (1335 408)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_3 wire_bram/ram/WDATA_11
 (30 9)  (1336 409)  (1336 409)  routing T_25_25.lc_trk_g0_3 <X> T_25_25.wire_bram/ram/WDATA_11
 (38 9)  (1344 409)  (1344 409)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_11 sp12_h_l_15
 (7 10)  (1313 410)  (1313 410)  Column buffer control bit: MEMB_colbuf_cntl_3

 (14 10)  (1320 410)  (1320 410)  routing T_25_25.sp4_v_b_28 <X> T_25_25.lc_trk_g2_4
 (16 11)  (1322 411)  (1322 411)  routing T_25_25.sp4_v_b_28 <X> T_25_25.lc_trk_g2_4
 (17 11)  (1323 411)  (1323 411)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_28 lc_trk_g2_4
 (0 14)  (1306 414)  (1306 414)  routing T_25_25.lc_trk_g2_4 <X> T_25_25.wire_bram/ram/RE
 (1 14)  (1307 414)  (1307 414)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (1 15)  (1307 415)  (1307 415)  routing T_25_25.lc_trk_g2_4 <X> T_25_25.wire_bram/ram/RE


LogicTile_26_25



LogicTile_27_25



LogicTile_28_25



LogicTile_29_25



LogicTile_30_25



LogicTile_31_25



LogicTile_32_25



IO_Tile_33_25



IO_Tile_0_24

 (11 0)  (6 384)  (6 384)  routing T_0_24.span4_vert_b_0 <X> T_0_24.span4_vert_t_12
 (12 6)  (5 390)  (5 390)  routing T_0_24.span4_horz_37 <X> T_0_24.span4_vert_t_14


LogicTile_1_24

 (5 2)  (23 386)  (23 386)  routing T_1_24.sp4_v_b_0 <X> T_1_24.sp4_h_l_37


LogicTile_2_24



LogicTile_3_24



LogicTile_4_24

 (19 5)  (199 389)  (199 389)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5


LogicTile_5_24



LogicTile_6_24



LogicTile_7_24



RAM_Tile_8_24

 (7 0)  (403 384)  (403 384)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (403 385)  (403 385)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (396 386)  (396 386)  routing T_8_24.glb_netwk_3 <X> T_8_24.wire_bram/ram/WCLK
 (2 2)  (398 386)  (398 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (403 386)  (403 386)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (396 387)  (396 387)  routing T_8_24.glb_netwk_3 <X> T_8_24.wire_bram/ram/WCLK
 (7 3)  (403 387)  (403 387)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (403 388)  (403 388)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_5

 (7 5)  (403 389)  (403 389)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_4

 (7 6)  (403 390)  (403 390)  Cascade buffer Enable bit: MEMT_LC01_inmux00_bram_cbit_7

 (7 7)  (403 391)  (403 391)  Cascade bit: MEMT_LC01_inmux00_bram_cbit_6

 (27 8)  (423 392)  (423 392)  routing T_8_24.lc_trk_g3_2 <X> T_8_24.wire_bram/ram/WDATA_3
 (28 8)  (424 392)  (424 392)  routing T_8_24.lc_trk_g3_2 <X> T_8_24.wire_bram/ram/WDATA_3
 (29 8)  (425 392)  (425 392)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_2 wire_bram/ram/WDATA_3
 (30 9)  (426 393)  (426 393)  routing T_8_24.lc_trk_g3_2 <X> T_8_24.wire_bram/ram/WDATA_3
 (36 9)  (432 393)  (432 393)  Enable bit of Mux _out_links/OutMux6_4 => wire_bram/ram/RDATA_3 sp4_h_r_8
 (7 10)  (403 394)  (403 394)  Column buffer control bit: MEMT_colbuf_cntl_3

 (22 13)  (418 397)  (418 397)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (421 397)  (421 397)  routing T_8_24.sp4_r_v_b_42 <X> T_8_24.lc_trk_g3_2
 (0 14)  (396 398)  (396 398)  routing T_8_24.lc_trk_g3_5 <X> T_8_24.wire_bram/ram/WE
 (1 14)  (397 398)  (397 398)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (16 14)  (412 398)  (412 398)  routing T_8_24.sp4_v_b_29 <X> T_8_24.lc_trk_g3_5
 (17 14)  (413 398)  (413 398)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_29 lc_trk_g3_5
 (18 14)  (414 398)  (414 398)  routing T_8_24.sp4_v_b_29 <X> T_8_24.lc_trk_g3_5
 (0 15)  (396 399)  (396 399)  routing T_8_24.lc_trk_g3_5 <X> T_8_24.wire_bram/ram/WE
 (1 15)  (397 399)  (397 399)  routing T_8_24.lc_trk_g3_5 <X> T_8_24.wire_bram/ram/WE


LogicTile_9_24



LogicTile_10_24



LogicTile_11_24



LogicTile_12_24

 (8 4)  (608 388)  (608 388)  routing T_12_24.sp4_h_l_45 <X> T_12_24.sp4_h_r_4
 (10 4)  (610 388)  (610 388)  routing T_12_24.sp4_h_l_45 <X> T_12_24.sp4_h_r_4


LogicTile_13_24

 (3 6)  (657 390)  (657 390)  routing T_13_24.sp12_v_b_0 <X> T_13_24.sp12_v_t_23


LogicTile_14_24

 (6 12)  (714 396)  (714 396)  routing T_14_24.sp4_v_t_43 <X> T_14_24.sp4_v_b_9
 (5 13)  (713 397)  (713 397)  routing T_14_24.sp4_v_t_43 <X> T_14_24.sp4_v_b_9


LogicTile_15_24



LogicTile_16_24

 (8 13)  (824 397)  (824 397)  routing T_16_24.sp4_h_l_41 <X> T_16_24.sp4_v_b_10
 (9 13)  (825 397)  (825 397)  routing T_16_24.sp4_h_l_41 <X> T_16_24.sp4_v_b_10
 (10 13)  (826 397)  (826 397)  routing T_16_24.sp4_h_l_41 <X> T_16_24.sp4_v_b_10


LogicTile_17_24



LogicTile_18_24



LogicTile_19_24



LogicTile_20_24

 (11 0)  (1047 384)  (1047 384)  routing T_20_24.sp4_h_r_9 <X> T_20_24.sp4_v_b_2


LogicTile_21_24

 (2 8)  (1092 392)  (1092 392)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_22_24



LogicTile_23_24



LogicTile_24_24



RAM_Tile_25_24

 (7 0)  (1313 384)  (1313 384)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 385)  (1313 385)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 386)  (1306 386)  routing T_25_24.glb_netwk_3 <X> T_25_24.wire_bram/ram/WCLK
 (2 2)  (1308 386)  (1308 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (3 2)  (1309 386)  (1309 386)  routing T_25_24.sp12_v_t_23 <X> T_25_24.sp12_h_l_23
 (7 2)  (1313 386)  (1313 386)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (1306 387)  (1306 387)  routing T_25_24.glb_netwk_3 <X> T_25_24.wire_bram/ram/WCLK
 (7 3)  (1313 387)  (1313 387)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (1313 388)  (1313 388)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_5

 (7 5)  (1313 389)  (1313 389)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_4

 (7 6)  (1313 390)  (1313 390)  Cascade buffer Enable bit: MEMT_LC01_inmux00_bram_cbit_7

 (7 7)  (1313 391)  (1313 391)  Cascade bit: MEMT_LC01_inmux00_bram_cbit_6

 (22 7)  (1328 391)  (1328 391)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (1331 391)  (1331 391)  routing T_25_24.sp4_r_v_b_30 <X> T_25_24.lc_trk_g1_6
 (27 8)  (1333 392)  (1333 392)  routing T_25_24.lc_trk_g1_6 <X> T_25_24.wire_bram/ram/WDATA_3
 (29 8)  (1335 392)  (1335 392)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_6 wire_bram/ram/WDATA_3
 (30 8)  (1336 392)  (1336 392)  routing T_25_24.lc_trk_g1_6 <X> T_25_24.wire_bram/ram/WDATA_3
 (39 8)  (1345 392)  (1345 392)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (30 9)  (1336 393)  (1336 393)  routing T_25_24.lc_trk_g1_6 <X> T_25_24.wire_bram/ram/WDATA_3
 (7 10)  (1313 394)  (1313 394)  Column buffer control bit: MEMT_colbuf_cntl_3

 (0 14)  (1306 398)  (1306 398)  routing T_25_24.lc_trk_g3_5 <X> T_25_24.wire_bram/ram/WE
 (1 14)  (1307 398)  (1307 398)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (16 14)  (1322 398)  (1322 398)  routing T_25_24.sp12_v_t_10 <X> T_25_24.lc_trk_g3_5
 (17 14)  (1323 398)  (1323 398)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (0 15)  (1306 399)  (1306 399)  routing T_25_24.lc_trk_g3_5 <X> T_25_24.wire_bram/ram/WE
 (1 15)  (1307 399)  (1307 399)  routing T_25_24.lc_trk_g3_5 <X> T_25_24.wire_bram/ram/WE


LogicTile_26_24



LogicTile_27_24



LogicTile_28_24



LogicTile_29_24



LogicTile_30_24



LogicTile_31_24



LogicTile_32_24



IO_Tile_33_24



LogicTile_1_23

 (19 0)  (37 368)  (37 368)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (3 14)  (21 382)  (21 382)  routing T_1_23.sp12_h_r_1 <X> T_1_23.sp12_v_t_22
 (3 15)  (21 383)  (21 383)  routing T_1_23.sp12_h_r_1 <X> T_1_23.sp12_v_t_22


LogicTile_5_23

 (3 6)  (237 374)  (237 374)  routing T_5_23.sp12_v_b_0 <X> T_5_23.sp12_v_t_23


LogicTile_6_23

 (19 13)  (307 381)  (307 381)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


RAM_Tile_8_23

 (21 0)  (417 368)  (417 368)  routing T_8_23.sp4_v_b_11 <X> T_8_23.lc_trk_g0_3
 (22 0)  (418 368)  (418 368)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (419 368)  (419 368)  routing T_8_23.sp4_v_b_11 <X> T_8_23.lc_trk_g0_3
 (7 1)  (403 369)  (403 369)  Ram config bit: MEMB_Power_Up_Control

 (16 1)  (412 369)  (412 369)  routing T_8_23.sp12_h_r_8 <X> T_8_23.lc_trk_g0_0
 (17 1)  (413 369)  (413 369)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (21 1)  (417 369)  (417 369)  routing T_8_23.sp4_v_b_11 <X> T_8_23.lc_trk_g0_3
 (2 2)  (398 370)  (398 370)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_bram/ram/RCLK
 (2 3)  (398 371)  (398 371)  routing T_8_23.lc_trk_g0_0 <X> T_8_23.wire_bram/ram/RCLK
 (3 4)  (399 372)  (399 372)  routing T_8_23.sp12_v_t_23 <X> T_8_23.sp12_h_r_0
 (8 5)  (404 373)  (404 373)  routing T_8_23.sp4_v_t_36 <X> T_8_23.sp4_v_b_4
 (10 5)  (406 373)  (406 373)  routing T_8_23.sp4_v_t_36 <X> T_8_23.sp4_v_b_4
 (17 6)  (413 374)  (413 374)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (29 8)  (425 376)  (425 376)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_3 wire_bram/ram/WDATA_11
 (40 8)  (436 376)  (436 376)  Enable bit of Mux _out_links/OutMuxa_4 => wire_bram/ram/RDATA_11 sp4_r_v_b_25
 (30 9)  (426 377)  (426 377)  routing T_8_23.lc_trk_g0_3 <X> T_8_23.wire_bram/ram/WDATA_11
 (9 11)  (405 379)  (405 379)  routing T_8_23.sp4_v_b_11 <X> T_8_23.sp4_v_t_42
 (10 11)  (406 379)  (406 379)  routing T_8_23.sp4_v_b_11 <X> T_8_23.sp4_v_t_42
 (1 14)  (397 382)  (397 382)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (0 15)  (396 383)  (396 383)  routing T_8_23.lc_trk_g1_5 <X> T_8_23.wire_bram/ram/RE
 (1 15)  (397 383)  (397 383)  routing T_8_23.lc_trk_g1_5 <X> T_8_23.wire_bram/ram/RE
 (9 15)  (405 383)  (405 383)  routing T_8_23.sp4_v_b_10 <X> T_8_23.sp4_v_t_47


LogicTile_9_23

 (6 0)  (444 368)  (444 368)  routing T_9_23.sp4_h_r_7 <X> T_9_23.sp4_v_b_0
 (9 1)  (447 369)  (447 369)  routing T_9_23.sp4_v_t_40 <X> T_9_23.sp4_v_b_1
 (10 1)  (448 369)  (448 369)  routing T_9_23.sp4_v_t_40 <X> T_9_23.sp4_v_b_1
 (13 4)  (451 372)  (451 372)  routing T_9_23.sp4_v_t_40 <X> T_9_23.sp4_v_b_5
 (3 6)  (441 374)  (441 374)  routing T_9_23.sp12_v_b_0 <X> T_9_23.sp12_v_t_23
 (6 10)  (444 378)  (444 378)  routing T_9_23.sp4_h_l_36 <X> T_9_23.sp4_v_t_43
 (9 11)  (447 379)  (447 379)  routing T_9_23.sp4_v_b_7 <X> T_9_23.sp4_v_t_42
 (3 14)  (441 382)  (441 382)  routing T_9_23.sp12_v_b_1 <X> T_9_23.sp12_v_t_22


LogicTile_10_23

 (2 4)  (494 372)  (494 372)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_11_23

 (11 4)  (557 372)  (557 372)  routing T_11_23.sp4_v_t_44 <X> T_11_23.sp4_v_b_5
 (13 4)  (559 372)  (559 372)  routing T_11_23.sp4_v_t_44 <X> T_11_23.sp4_v_b_5
 (3 14)  (549 382)  (549 382)  routing T_11_23.sp12_v_b_1 <X> T_11_23.sp12_v_t_22
 (4 14)  (550 382)  (550 382)  routing T_11_23.sp4_h_r_9 <X> T_11_23.sp4_v_t_44
 (5 15)  (551 383)  (551 383)  routing T_11_23.sp4_h_r_9 <X> T_11_23.sp4_v_t_44


LogicTile_12_23

 (2 0)  (602 368)  (602 368)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (13 4)  (613 372)  (613 372)  routing T_12_23.sp4_v_t_40 <X> T_12_23.sp4_v_b_5
 (3 6)  (603 374)  (603 374)  routing T_12_23.sp12_v_b_0 <X> T_12_23.sp12_v_t_23
 (11 8)  (611 376)  (611 376)  routing T_12_23.sp4_v_t_40 <X> T_12_23.sp4_v_b_8
 (19 8)  (619 376)  (619 376)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (12 9)  (612 377)  (612 377)  routing T_12_23.sp4_v_t_40 <X> T_12_23.sp4_v_b_8


LogicTile_13_23

 (6 0)  (660 368)  (660 368)  routing T_13_23.sp4_v_t_44 <X> T_13_23.sp4_v_b_0
 (5 1)  (659 369)  (659 369)  routing T_13_23.sp4_v_t_44 <X> T_13_23.sp4_v_b_0
 (8 1)  (662 369)  (662 369)  routing T_13_23.sp4_h_l_42 <X> T_13_23.sp4_v_b_1
 (9 1)  (663 369)  (663 369)  routing T_13_23.sp4_h_l_42 <X> T_13_23.sp4_v_b_1
 (10 1)  (664 369)  (664 369)  routing T_13_23.sp4_h_l_42 <X> T_13_23.sp4_v_b_1
 (11 4)  (665 372)  (665 372)  routing T_13_23.sp4_v_t_44 <X> T_13_23.sp4_v_b_5
 (13 4)  (667 372)  (667 372)  routing T_13_23.sp4_v_t_44 <X> T_13_23.sp4_v_b_5
 (3 11)  (657 379)  (657 379)  routing T_13_23.sp12_v_b_1 <X> T_13_23.sp12_h_l_22
 (4 14)  (658 382)  (658 382)  routing T_13_23.sp4_v_b_1 <X> T_13_23.sp4_v_t_44
 (6 14)  (660 382)  (660 382)  routing T_13_23.sp4_v_b_1 <X> T_13_23.sp4_v_t_44


LogicTile_15_23

 (8 1)  (770 369)  (770 369)  routing T_15_23.sp4_h_r_1 <X> T_15_23.sp4_v_b_1
 (13 4)  (775 372)  (775 372)  routing T_15_23.sp4_h_l_40 <X> T_15_23.sp4_v_b_5
 (12 5)  (774 373)  (774 373)  routing T_15_23.sp4_h_l_40 <X> T_15_23.sp4_v_b_5
 (4 15)  (766 383)  (766 383)  routing T_15_23.sp4_h_r_1 <X> T_15_23.sp4_h_l_44
 (6 15)  (768 383)  (768 383)  routing T_15_23.sp4_h_r_1 <X> T_15_23.sp4_h_l_44
 (9 15)  (771 383)  (771 383)  routing T_15_23.sp4_v_b_10 <X> T_15_23.sp4_v_t_47


LogicTile_16_23

 (3 0)  (819 368)  (819 368)  routing T_16_23.sp12_v_t_23 <X> T_16_23.sp12_v_b_0
 (3 2)  (819 370)  (819 370)  routing T_16_23.sp12_v_t_23 <X> T_16_23.sp12_h_l_23
 (3 4)  (819 372)  (819 372)  routing T_16_23.sp12_v_t_23 <X> T_16_23.sp12_h_r_0
 (11 4)  (827 372)  (827 372)  routing T_16_23.sp4_v_t_44 <X> T_16_23.sp4_v_b_5
 (13 4)  (829 372)  (829 372)  routing T_16_23.sp4_v_t_44 <X> T_16_23.sp4_v_b_5
 (19 13)  (835 381)  (835 381)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_18_23

 (3 3)  (931 371)  (931 371)  routing T_18_23.sp12_v_b_0 <X> T_18_23.sp12_h_l_23
 (3 6)  (931 374)  (931 374)  routing T_18_23.sp12_v_b_0 <X> T_18_23.sp12_v_t_23


LogicTile_19_23

 (8 1)  (990 369)  (990 369)  routing T_19_23.sp4_h_l_36 <X> T_19_23.sp4_v_b_1
 (9 1)  (991 369)  (991 369)  routing T_19_23.sp4_h_l_36 <X> T_19_23.sp4_v_b_1


LogicTile_21_23

 (10 5)  (1100 373)  (1100 373)  routing T_21_23.sp4_h_r_11 <X> T_21_23.sp4_v_b_4
 (3 6)  (1093 374)  (1093 374)  routing T_21_23.sp12_v_b_0 <X> T_21_23.sp12_v_t_23
 (8 9)  (1098 377)  (1098 377)  routing T_21_23.sp4_v_t_41 <X> T_21_23.sp4_v_b_7
 (10 9)  (1100 377)  (1100 377)  routing T_21_23.sp4_v_t_41 <X> T_21_23.sp4_v_b_7


LogicTile_22_23

 (2 4)  (1146 372)  (1146 372)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_23_23

 (3 14)  (1201 382)  (1201 382)  routing T_23_23.sp12_v_b_1 <X> T_23_23.sp12_v_t_22


LogicTile_24_23

 (3 4)  (1255 372)  (1255 372)  routing T_24_23.sp12_v_b_0 <X> T_24_23.sp12_h_r_0
 (3 5)  (1255 373)  (1255 373)  routing T_24_23.sp12_v_b_0 <X> T_24_23.sp12_h_r_0


RAM_Tile_25_23

 (7 1)  (1313 369)  (1313 369)  Ram config bit: MEMB_Power_Up_Control

 (8 1)  (1314 369)  (1314 369)  routing T_25_23.sp4_h_l_42 <X> T_25_23.sp4_v_b_1
 (9 1)  (1315 369)  (1315 369)  routing T_25_23.sp4_h_l_42 <X> T_25_23.sp4_v_b_1
 (10 1)  (1316 369)  (1316 369)  routing T_25_23.sp4_h_l_42 <X> T_25_23.sp4_v_b_1
 (0 2)  (1306 370)  (1306 370)  routing T_25_23.lc_trk_g2_0 <X> T_25_23.wire_bram/ram/RCLK
 (2 2)  (1308 370)  (1308 370)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_bram/ram/RCLK
 (6 2)  (1312 370)  (1312 370)  routing T_25_23.sp4_v_b_9 <X> T_25_23.sp4_v_t_37
 (2 3)  (1308 371)  (1308 371)  routing T_25_23.lc_trk_g2_0 <X> T_25_23.wire_bram/ram/RCLK
 (5 3)  (1311 371)  (1311 371)  routing T_25_23.sp4_v_b_9 <X> T_25_23.sp4_v_t_37
 (14 3)  (1320 371)  (1320 371)  routing T_25_23.sp4_h_r_4 <X> T_25_23.lc_trk_g0_4
 (15 3)  (1321 371)  (1321 371)  routing T_25_23.sp4_h_r_4 <X> T_25_23.lc_trk_g0_4
 (16 3)  (1322 371)  (1322 371)  routing T_25_23.sp4_h_r_4 <X> T_25_23.lc_trk_g0_4
 (17 3)  (1323 371)  (1323 371)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (9 4)  (1315 372)  (1315 372)  routing T_25_23.sp4_v_t_41 <X> T_25_23.sp4_h_r_4
 (9 5)  (1315 373)  (1315 373)  routing T_25_23.sp4_v_t_41 <X> T_25_23.sp4_v_b_4
 (3 6)  (1309 374)  (1309 374)  routing T_25_23.sp12_v_b_0 <X> T_25_23.sp12_v_t_23
 (4 6)  (1310 374)  (1310 374)  routing T_25_23.sp4_v_b_7 <X> T_25_23.sp4_v_t_38
 (6 6)  (1312 374)  (1312 374)  routing T_25_23.sp4_v_b_7 <X> T_25_23.sp4_v_t_38
 (22 8)  (1328 376)  (1328 376)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (28 8)  (1334 376)  (1334 376)  routing T_25_23.lc_trk_g2_3 <X> T_25_23.wire_bram/ram/WDATA_11
 (29 8)  (1335 376)  (1335 376)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_11
 (38 8)  (1344 376)  (1344 376)  Enable bit of Mux _out_links/OutMux1_4 => wire_bram/ram/RDATA_11 sp4_v_t_13
 (15 9)  (1321 377)  (1321 377)  routing T_25_23.sp4_v_b_40 <X> T_25_23.lc_trk_g2_0
 (16 9)  (1322 377)  (1322 377)  routing T_25_23.sp4_v_b_40 <X> T_25_23.lc_trk_g2_0
 (17 9)  (1323 377)  (1323 377)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_40 lc_trk_g2_0
 (30 9)  (1336 377)  (1336 377)  routing T_25_23.lc_trk_g2_3 <X> T_25_23.wire_bram/ram/WDATA_11
 (11 10)  (1317 378)  (1317 378)  routing T_25_23.sp4_v_b_5 <X> T_25_23.sp4_v_t_45
 (12 11)  (1318 379)  (1318 379)  routing T_25_23.sp4_v_b_5 <X> T_25_23.sp4_v_t_45
 (1 14)  (1307 382)  (1307 382)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/RE
 (3 14)  (1309 382)  (1309 382)  routing T_25_23.sp12_v_b_1 <X> T_25_23.sp12_v_t_22
 (4 14)  (1310 382)  (1310 382)  routing T_25_23.sp4_h_r_3 <X> T_25_23.sp4_v_t_44
 (6 14)  (1312 382)  (1312 382)  routing T_25_23.sp4_h_r_3 <X> T_25_23.sp4_v_t_44
 (12 14)  (1318 382)  (1318 382)  routing T_25_23.sp4_v_t_40 <X> T_25_23.sp4_h_l_46
 (1 15)  (1307 383)  (1307 383)  routing T_25_23.lc_trk_g0_4 <X> T_25_23.wire_bram/ram/RE
 (5 15)  (1311 383)  (1311 383)  routing T_25_23.sp4_h_r_3 <X> T_25_23.sp4_v_t_44
 (11 15)  (1317 383)  (1317 383)  routing T_25_23.sp4_v_t_40 <X> T_25_23.sp4_h_l_46
 (13 15)  (1319 383)  (1319 383)  routing T_25_23.sp4_v_t_40 <X> T_25_23.sp4_h_l_46


LogicTile_26_23

 (4 2)  (1352 370)  (1352 370)  routing T_26_23.sp4_v_b_0 <X> T_26_23.sp4_v_t_37
 (13 14)  (1361 382)  (1361 382)  routing T_26_23.sp4_v_b_11 <X> T_26_23.sp4_v_t_46
 (19 15)  (1367 383)  (1367 383)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


IO_Tile_0_22

 (16 0)  (1 352)  (1 352)  IOB_0 IO Functioning bit
 (3 1)  (14 353)  (14 353)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 355)  (0 355)  IOB_0 IO Functioning bit
 (4 4)  (13 356)  (13 356)  routing T_0_22.span4_horz_44 <X> T_0_22.lc_trk_g0_4
 (13 4)  (4 356)  (4 356)  routing T_0_22.lc_trk_g0_4 <X> T_0_22.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 356)  (1 356)  IOB_0 IO Functioning bit
 (4 5)  (13 357)  (13 357)  routing T_0_22.span4_horz_44 <X> T_0_22.lc_trk_g0_4
 (5 5)  (12 357)  (12 357)  routing T_0_22.span4_horz_44 <X> T_0_22.lc_trk_g0_4
 (6 5)  (11 357)  (11 357)  routing T_0_22.span4_horz_44 <X> T_0_22.lc_trk_g0_4
 (7 5)  (10 357)  (10 357)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_44 lc_trk_g0_4
 (13 5)  (4 357)  (4 357)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 358)  (15 358)  IO control bit: IOLEFT_REN_0

 (4 10)  (13 362)  (13 362)  routing T_0_22.span4_horz_10 <X> T_0_22.lc_trk_g1_2
 (12 10)  (5 362)  (5 362)  routing T_0_22.lc_trk_g1_2 <X> T_0_22.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 362)  (1 362)  IOB_1 IO Functioning bit
 (4 11)  (13 363)  (13 363)  routing T_0_22.span4_horz_10 <X> T_0_22.lc_trk_g1_2
 (6 11)  (11 363)  (11 363)  routing T_0_22.span4_horz_10 <X> T_0_22.lc_trk_g1_2
 (7 11)  (10 363)  (10 363)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_10 lc_trk_g1_2
 (12 11)  (5 363)  (5 363)  routing T_0_22.lc_trk_g1_2 <X> T_0_22.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 363)  (4 363)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 365)  (0 365)  IOB_1 IO Functioning bit
 (16 14)  (1 366)  (1 366)  IOB_1 IO Functioning bit


LogicTile_1_22

 (3 6)  (21 358)  (21 358)  routing T_1_22.sp12_h_r_0 <X> T_1_22.sp12_v_t_23
 (3 7)  (21 359)  (21 359)  routing T_1_22.sp12_h_r_0 <X> T_1_22.sp12_v_t_23
 (4 15)  (22 367)  (22 367)  routing T_1_22.sp4_v_b_4 <X> T_1_22.sp4_h_l_44


LogicTile_4_22

 (10 14)  (190 366)  (190 366)  routing T_4_22.sp4_v_b_5 <X> T_4_22.sp4_h_l_47


RAM_Tile_8_22

 (7 0)  (403 352)  (403 352)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (403 353)  (403 353)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (396 354)  (396 354)  routing T_8_22.glb_netwk_3 <X> T_8_22.wire_bram/ram/WCLK
 (2 2)  (398 354)  (398 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (403 354)  (403 354)  Ram config bit: MEMT_bram_cbit_3

 (11 2)  (407 354)  (407 354)  routing T_8_22.sp4_v_b_11 <X> T_8_22.sp4_v_t_39
 (0 3)  (396 355)  (396 355)  routing T_8_22.glb_netwk_3 <X> T_8_22.wire_bram/ram/WCLK
 (7 3)  (403 355)  (403 355)  Ram config bit: MEMT_bram_cbit_2

 (12 3)  (408 355)  (408 355)  routing T_8_22.sp4_v_b_11 <X> T_8_22.sp4_v_t_39
 (3 4)  (399 356)  (399 356)  routing T_8_22.sp12_v_t_23 <X> T_8_22.sp12_h_r_0
 (7 4)  (403 356)  (403 356)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_5

 (7 5)  (403 357)  (403 357)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_4

 (7 6)  (403 358)  (403 358)  Cascade buffer Enable bit: MEMT_LC01_inmux00_bram_cbit_7

 (11 6)  (407 358)  (407 358)  routing T_8_22.sp4_v_b_2 <X> T_8_22.sp4_v_t_40
 (7 7)  (403 359)  (403 359)  Cascade bit: MEMT_LC01_inmux00_bram_cbit_6

 (9 7)  (405 359)  (405 359)  routing T_8_22.sp4_v_b_4 <X> T_8_22.sp4_v_t_41
 (12 7)  (408 359)  (408 359)  routing T_8_22.sp4_v_b_2 <X> T_8_22.sp4_v_t_40
 (27 8)  (423 360)  (423 360)  routing T_8_22.lc_trk_g3_2 <X> T_8_22.wire_bram/ram/WDATA_3
 (28 8)  (424 360)  (424 360)  routing T_8_22.lc_trk_g3_2 <X> T_8_22.wire_bram/ram/WDATA_3
 (29 8)  (425 360)  (425 360)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_2 wire_bram/ram/WDATA_3
 (41 8)  (437 360)  (437 360)  Enable bit of Mux _out_links/OutMuxb_4 => wire_bram/ram/RDATA_3 sp4_r_v_b_41
 (30 9)  (426 361)  (426 361)  routing T_8_22.lc_trk_g3_2 <X> T_8_22.wire_bram/ram/WDATA_3
 (22 13)  (418 365)  (418 365)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (0 14)  (396 366)  (396 366)  routing T_8_22.lc_trk_g3_5 <X> T_8_22.wire_bram/ram/WE
 (1 14)  (397 366)  (397 366)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (16 14)  (412 366)  (412 366)  routing T_8_22.sp4_v_b_29 <X> T_8_22.lc_trk_g3_5
 (17 14)  (413 366)  (413 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_29 lc_trk_g3_5
 (18 14)  (414 366)  (414 366)  routing T_8_22.sp4_v_b_29 <X> T_8_22.lc_trk_g3_5
 (0 15)  (396 367)  (396 367)  routing T_8_22.lc_trk_g3_5 <X> T_8_22.wire_bram/ram/WE
 (1 15)  (397 367)  (397 367)  routing T_8_22.lc_trk_g3_5 <X> T_8_22.wire_bram/ram/WE


LogicTile_12_22

 (3 12)  (603 364)  (603 364)  routing T_12_22.sp12_v_b_1 <X> T_12_22.sp12_h_r_1
 (3 13)  (603 365)  (603 365)  routing T_12_22.sp12_v_b_1 <X> T_12_22.sp12_h_r_1
 (3 14)  (603 366)  (603 366)  routing T_12_22.sp12_v_b_1 <X> T_12_22.sp12_v_t_22


LogicTile_13_22

 (6 2)  (660 354)  (660 354)  routing T_13_22.sp4_v_b_9 <X> T_13_22.sp4_v_t_37
 (3 3)  (657 355)  (657 355)  routing T_13_22.sp12_v_b_0 <X> T_13_22.sp12_h_l_23
 (5 3)  (659 355)  (659 355)  routing T_13_22.sp4_v_b_9 <X> T_13_22.sp4_v_t_37
 (3 6)  (657 358)  (657 358)  routing T_13_22.sp12_v_b_0 <X> T_13_22.sp12_v_t_23
 (3 12)  (657 364)  (657 364)  routing T_13_22.sp12_v_b_1 <X> T_13_22.sp12_h_r_1
 (3 13)  (657 365)  (657 365)  routing T_13_22.sp12_v_b_1 <X> T_13_22.sp12_h_r_1
 (3 14)  (657 366)  (657 366)  routing T_13_22.sp12_v_b_1 <X> T_13_22.sp12_v_t_22


LogicTile_14_22

 (2 4)  (710 356)  (710 356)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_15_22

 (15 1)  (777 353)  (777 353)  routing T_15_22.sp4_v_t_5 <X> T_15_22.lc_trk_g0_0
 (16 1)  (778 353)  (778 353)  routing T_15_22.sp4_v_t_5 <X> T_15_22.lc_trk_g0_0
 (17 1)  (779 353)  (779 353)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (22 6)  (784 358)  (784 358)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (785 358)  (785 358)  routing T_15_22.sp4_v_b_23 <X> T_15_22.lc_trk_g1_7
 (24 6)  (786 358)  (786 358)  routing T_15_22.sp4_v_b_23 <X> T_15_22.lc_trk_g1_7
 (29 6)  (791 358)  (791 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (793 358)  (793 358)  routing T_15_22.lc_trk_g1_7 <X> T_15_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 358)  (794 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (796 358)  (796 358)  routing T_15_22.lc_trk_g1_7 <X> T_15_22.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 358)  (798 358)  LC_3 Logic Functioning bit
 (38 6)  (800 358)  (800 358)  LC_3 Logic Functioning bit
 (41 6)  (803 358)  (803 358)  LC_3 Logic Functioning bit
 (43 6)  (805 358)  (805 358)  LC_3 Logic Functioning bit
 (48 6)  (810 358)  (810 358)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (26 7)  (788 359)  (788 359)  routing T_15_22.lc_trk_g3_2 <X> T_15_22.wire_logic_cluster/lc_3/in_0
 (27 7)  (789 359)  (789 359)  routing T_15_22.lc_trk_g3_2 <X> T_15_22.wire_logic_cluster/lc_3/in_0
 (28 7)  (790 359)  (790 359)  routing T_15_22.lc_trk_g3_2 <X> T_15_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 359)  (791 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (793 359)  (793 359)  routing T_15_22.lc_trk_g1_7 <X> T_15_22.wire_logic_cluster/lc_3/in_3
 (37 7)  (799 359)  (799 359)  LC_3 Logic Functioning bit
 (39 7)  (801 359)  (801 359)  LC_3 Logic Functioning bit
 (41 7)  (803 359)  (803 359)  LC_3 Logic Functioning bit
 (43 7)  (805 359)  (805 359)  LC_3 Logic Functioning bit
 (22 13)  (784 365)  (784 365)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (787 365)  (787 365)  routing T_15_22.sp4_r_v_b_42 <X> T_15_22.lc_trk_g3_2


LogicTile_16_22

 (8 1)  (824 353)  (824 353)  routing T_16_22.sp4_h_r_1 <X> T_16_22.sp4_v_b_1


LogicTile_17_22

 (8 1)  (882 353)  (882 353)  routing T_17_22.sp4_h_l_42 <X> T_17_22.sp4_v_b_1
 (9 1)  (883 353)  (883 353)  routing T_17_22.sp4_h_l_42 <X> T_17_22.sp4_v_b_1
 (10 1)  (884 353)  (884 353)  routing T_17_22.sp4_h_l_42 <X> T_17_22.sp4_v_b_1
 (19 13)  (893 365)  (893 365)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_23_22

 (2 14)  (1200 366)  (1200 366)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


RAM_Tile_25_22

 (7 0)  (1313 352)  (1313 352)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 353)  (1313 353)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 354)  (1306 354)  routing T_25_22.glb_netwk_3 <X> T_25_22.wire_bram/ram/WCLK
 (2 2)  (1308 354)  (1308 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (1313 354)  (1313 354)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (1306 355)  (1306 355)  routing T_25_22.glb_netwk_3 <X> T_25_22.wire_bram/ram/WCLK
 (7 3)  (1313 355)  (1313 355)  Ram config bit: MEMT_bram_cbit_2

 (15 3)  (1321 355)  (1321 355)  routing T_25_22.sp4_v_b_20 <X> T_25_22.lc_trk_g0_4
 (16 3)  (1322 355)  (1322 355)  routing T_25_22.sp4_v_b_20 <X> T_25_22.lc_trk_g0_4
 (17 3)  (1323 355)  (1323 355)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_20 lc_trk_g0_4
 (7 4)  (1313 356)  (1313 356)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_5

 (7 5)  (1313 357)  (1313 357)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_4

 (7 6)  (1313 358)  (1313 358)  Cascade buffer Enable bit: MEMT_LC01_inmux00_bram_cbit_7

 (7 7)  (1313 359)  (1313 359)  Cascade bit: MEMT_LC01_inmux00_bram_cbit_6

 (28 8)  (1334 360)  (1334 360)  routing T_25_22.lc_trk_g2_5 <X> T_25_22.wire_bram/ram/WDATA_3
 (29 8)  (1335 360)  (1335 360)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_5 wire_bram/ram/WDATA_3
 (30 8)  (1336 360)  (1336 360)  routing T_25_22.lc_trk_g2_5 <X> T_25_22.wire_bram/ram/WDATA_3
 (19 9)  (1325 361)  (1325 361)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_b_17 sp4_v_b_20
 (38 9)  (1344 361)  (1344 361)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_3 sp12_h_r_16
 (17 10)  (1323 362)  (1323 362)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (1 14)  (1307 366)  (1307 366)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (1 15)  (1307 367)  (1307 367)  routing T_25_22.lc_trk_g0_4 <X> T_25_22.wire_bram/ram/WE
 (3 15)  (1309 367)  (1309 367)  routing T_25_22.sp12_h_l_22 <X> T_25_22.sp12_v_t_22


LogicTile_26_22

 (6 6)  (1354 358)  (1354 358)  routing T_26_22.sp4_h_l_47 <X> T_26_22.sp4_v_t_38
 (4 10)  (1352 362)  (1352 362)  routing T_26_22.sp4_v_b_6 <X> T_26_22.sp4_v_t_43


IO_Tile_0_21

 (16 0)  (1 336)  (1 336)  IOB_0 IO Functioning bit
 (3 1)  (14 337)  (14 337)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 339)  (0 339)  IOB_0 IO Functioning bit
 (12 4)  (5 340)  (5 340)  routing T_0_21.lc_trk_g1_7 <X> T_0_21.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 340)  (4 340)  routing T_0_21.lc_trk_g1_7 <X> T_0_21.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 340)  (1 340)  IOB_0 IO Functioning bit
 (12 5)  (5 341)  (5 341)  routing T_0_21.lc_trk_g1_7 <X> T_0_21.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 341)  (4 341)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 342)  (15 342)  IO control bit: IOLEFT_REN_0

 (4 9)  (13 345)  (13 345)  routing T_0_21.span4_horz_24 <X> T_0_21.lc_trk_g1_0
 (5 9)  (12 345)  (12 345)  routing T_0_21.span4_horz_24 <X> T_0_21.lc_trk_g1_0
 (6 9)  (11 345)  (11 345)  routing T_0_21.span4_horz_24 <X> T_0_21.lc_trk_g1_0
 (7 9)  (10 345)  (10 345)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_24 lc_trk_g1_0
 (12 10)  (5 346)  (5 346)  routing T_0_21.lc_trk_g1_0 <X> T_0_21.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 346)  (1 346)  IOB_1 IO Functioning bit
 (13 11)  (4 347)  (4 347)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 349)  (0 349)  IOB_1 IO Functioning bit
 (5 14)  (12 350)  (12 350)  routing T_0_21.span4_horz_39 <X> T_0_21.lc_trk_g1_7
 (6 14)  (11 350)  (11 350)  routing T_0_21.span4_horz_39 <X> T_0_21.lc_trk_g1_7
 (7 14)  (10 350)  (10 350)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_39 lc_trk_g1_7
 (8 14)  (9 350)  (9 350)  routing T_0_21.span4_horz_39 <X> T_0_21.lc_trk_g1_7
 (16 14)  (1 350)  (1 350)  IOB_1 IO Functioning bit


LogicTile_1_21

 (13 3)  (31 339)  (31 339)  routing T_1_21.sp4_v_b_9 <X> T_1_21.sp4_h_l_39
 (19 4)  (37 340)  (37 340)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


LogicTile_2_21

 (5 2)  (77 338)  (77 338)  routing T_2_21.sp4_h_r_9 <X> T_2_21.sp4_h_l_37
 (4 3)  (76 339)  (76 339)  routing T_2_21.sp4_h_r_9 <X> T_2_21.sp4_h_l_37


LogicTile_4_21

 (19 5)  (199 341)  (199 341)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5


LogicTile_6_21

 (5 14)  (293 350)  (293 350)  routing T_6_21.sp4_v_b_9 <X> T_6_21.sp4_h_l_44


RAM_Tile_8_21

 (7 1)  (403 337)  (403 337)  Ram config bit: MEMB_Power_Up_Control

 (17 1)  (413 337)  (413 337)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (2 2)  (398 338)  (398 338)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_bram/ram/RCLK
 (2 3)  (398 339)  (398 339)  routing T_8_21.lc_trk_g0_0 <X> T_8_21.wire_bram/ram/RCLK
 (3 4)  (399 340)  (399 340)  routing T_8_21.sp12_v_t_23 <X> T_8_21.sp12_h_r_0
 (14 5)  (410 341)  (410 341)  routing T_8_21.sp12_h_l_15 <X> T_8_21.lc_trk_g1_0
 (16 5)  (412 341)  (412 341)  routing T_8_21.sp12_h_l_15 <X> T_8_21.lc_trk_g1_0
 (17 5)  (413 341)  (413 341)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_l_15 lc_trk_g1_0
 (17 6)  (413 342)  (413 342)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (18 7)  (414 343)  (414 343)  routing T_8_21.sp4_r_v_b_29 <X> T_8_21.lc_trk_g1_5
 (27 8)  (423 344)  (423 344)  routing T_8_21.lc_trk_g1_0 <X> T_8_21.wire_bram/ram/WDATA_11
 (29 8)  (425 344)  (425 344)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_0 wire_bram/ram/WDATA_11
 (36 9)  (432 345)  (432 345)  Enable bit of Mux _out_links/OutMux6_4 => wire_bram/ram/RDATA_11 sp4_h_r_8
 (10 12)  (406 348)  (406 348)  routing T_8_21.sp4_v_t_40 <X> T_8_21.sp4_h_r_10
 (1 14)  (397 350)  (397 350)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (0 15)  (396 351)  (396 351)  routing T_8_21.lc_trk_g1_5 <X> T_8_21.wire_bram/ram/RE
 (1 15)  (397 351)  (397 351)  routing T_8_21.lc_trk_g1_5 <X> T_8_21.wire_bram/ram/RE


LogicTile_9_21

 (6 0)  (444 336)  (444 336)  routing T_9_21.sp4_v_t_44 <X> T_9_21.sp4_v_b_0
 (9 0)  (447 336)  (447 336)  routing T_9_21.sp4_v_t_36 <X> T_9_21.sp4_h_r_1
 (5 1)  (443 337)  (443 337)  routing T_9_21.sp4_v_t_44 <X> T_9_21.sp4_v_b_0
 (9 4)  (447 340)  (447 340)  routing T_9_21.sp4_v_t_41 <X> T_9_21.sp4_h_r_4


LogicTile_11_21

 (21 0)  (567 336)  (567 336)  routing T_11_21.sp4_h_r_19 <X> T_11_21.lc_trk_g0_3
 (22 0)  (568 336)  (568 336)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (569 336)  (569 336)  routing T_11_21.sp4_h_r_19 <X> T_11_21.lc_trk_g0_3
 (24 0)  (570 336)  (570 336)  routing T_11_21.sp4_h_r_19 <X> T_11_21.lc_trk_g0_3
 (21 1)  (567 337)  (567 337)  routing T_11_21.sp4_h_r_19 <X> T_11_21.lc_trk_g0_3
 (14 3)  (560 339)  (560 339)  routing T_11_21.sp4_r_v_b_28 <X> T_11_21.lc_trk_g0_4
 (17 3)  (563 339)  (563 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (26 4)  (572 340)  (572 340)  routing T_11_21.lc_trk_g0_4 <X> T_11_21.wire_logic_cluster/lc_2/in_0
 (29 4)  (575 340)  (575 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (578 340)  (578 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 340)  (579 340)  routing T_11_21.lc_trk_g3_0 <X> T_11_21.wire_logic_cluster/lc_2/in_3
 (34 4)  (580 340)  (580 340)  routing T_11_21.lc_trk_g3_0 <X> T_11_21.wire_logic_cluster/lc_2/in_3
 (35 4)  (581 340)  (581 340)  routing T_11_21.lc_trk_g3_7 <X> T_11_21.input_2_2
 (36 4)  (582 340)  (582 340)  LC_2 Logic Functioning bit
 (37 4)  (583 340)  (583 340)  LC_2 Logic Functioning bit
 (39 4)  (585 340)  (585 340)  LC_2 Logic Functioning bit
 (41 4)  (587 340)  (587 340)  LC_2 Logic Functioning bit
 (43 4)  (589 340)  (589 340)  LC_2 Logic Functioning bit
 (29 5)  (575 341)  (575 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 341)  (576 341)  routing T_11_21.lc_trk_g0_3 <X> T_11_21.wire_logic_cluster/lc_2/in_1
 (32 5)  (578 341)  (578 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (579 341)  (579 341)  routing T_11_21.lc_trk_g3_7 <X> T_11_21.input_2_2
 (34 5)  (580 341)  (580 341)  routing T_11_21.lc_trk_g3_7 <X> T_11_21.input_2_2
 (35 5)  (581 341)  (581 341)  routing T_11_21.lc_trk_g3_7 <X> T_11_21.input_2_2
 (36 5)  (582 341)  (582 341)  LC_2 Logic Functioning bit
 (37 5)  (583 341)  (583 341)  LC_2 Logic Functioning bit
 (39 5)  (585 341)  (585 341)  LC_2 Logic Functioning bit
 (14 12)  (560 348)  (560 348)  routing T_11_21.sp4_v_t_21 <X> T_11_21.lc_trk_g3_0
 (14 13)  (560 349)  (560 349)  routing T_11_21.sp4_v_t_21 <X> T_11_21.lc_trk_g3_0
 (16 13)  (562 349)  (562 349)  routing T_11_21.sp4_v_t_21 <X> T_11_21.lc_trk_g3_0
 (17 13)  (563 349)  (563 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (21 14)  (567 350)  (567 350)  routing T_11_21.sp4_h_l_34 <X> T_11_21.lc_trk_g3_7
 (22 14)  (568 350)  (568 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (569 350)  (569 350)  routing T_11_21.sp4_h_l_34 <X> T_11_21.lc_trk_g3_7
 (24 14)  (570 350)  (570 350)  routing T_11_21.sp4_h_l_34 <X> T_11_21.lc_trk_g3_7
 (21 15)  (567 351)  (567 351)  routing T_11_21.sp4_h_l_34 <X> T_11_21.lc_trk_g3_7


LogicTile_12_21

 (3 3)  (603 339)  (603 339)  routing T_12_21.sp12_v_b_0 <X> T_12_21.sp12_h_l_23
 (8 4)  (608 340)  (608 340)  routing T_12_21.sp4_h_l_45 <X> T_12_21.sp4_h_r_4
 (10 4)  (610 340)  (610 340)  routing T_12_21.sp4_h_l_45 <X> T_12_21.sp4_h_r_4
 (25 4)  (625 340)  (625 340)  routing T_12_21.lft_op_2 <X> T_12_21.lc_trk_g1_2
 (22 5)  (622 341)  (622 341)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (624 341)  (624 341)  routing T_12_21.lft_op_2 <X> T_12_21.lc_trk_g1_2
 (27 8)  (627 344)  (627 344)  routing T_12_21.lc_trk_g1_2 <X> T_12_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 344)  (629 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (631 344)  (631 344)  routing T_12_21.lc_trk_g3_6 <X> T_12_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 344)  (632 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 344)  (633 344)  routing T_12_21.lc_trk_g3_6 <X> T_12_21.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 344)  (634 344)  routing T_12_21.lc_trk_g3_6 <X> T_12_21.wire_logic_cluster/lc_4/in_3
 (35 8)  (635 344)  (635 344)  routing T_12_21.lc_trk_g3_5 <X> T_12_21.input_2_4
 (36 8)  (636 344)  (636 344)  LC_4 Logic Functioning bit
 (38 8)  (638 344)  (638 344)  LC_4 Logic Functioning bit
 (41 8)  (641 344)  (641 344)  LC_4 Logic Functioning bit
 (42 8)  (642 344)  (642 344)  LC_4 Logic Functioning bit
 (43 8)  (643 344)  (643 344)  LC_4 Logic Functioning bit
 (27 9)  (627 345)  (627 345)  routing T_12_21.lc_trk_g3_1 <X> T_12_21.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 345)  (628 345)  routing T_12_21.lc_trk_g3_1 <X> T_12_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 345)  (629 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 345)  (630 345)  routing T_12_21.lc_trk_g1_2 <X> T_12_21.wire_logic_cluster/lc_4/in_1
 (31 9)  (631 345)  (631 345)  routing T_12_21.lc_trk_g3_6 <X> T_12_21.wire_logic_cluster/lc_4/in_3
 (32 9)  (632 345)  (632 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (633 345)  (633 345)  routing T_12_21.lc_trk_g3_5 <X> T_12_21.input_2_4
 (34 9)  (634 345)  (634 345)  routing T_12_21.lc_trk_g3_5 <X> T_12_21.input_2_4
 (36 9)  (636 345)  (636 345)  LC_4 Logic Functioning bit
 (38 9)  (638 345)  (638 345)  LC_4 Logic Functioning bit
 (42 9)  (642 345)  (642 345)  LC_4 Logic Functioning bit
 (15 12)  (615 348)  (615 348)  routing T_12_21.sp4_h_r_41 <X> T_12_21.lc_trk_g3_1
 (16 12)  (616 348)  (616 348)  routing T_12_21.sp4_h_r_41 <X> T_12_21.lc_trk_g3_1
 (17 12)  (617 348)  (617 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (618 348)  (618 348)  routing T_12_21.sp4_h_r_41 <X> T_12_21.lc_trk_g3_1
 (18 13)  (618 349)  (618 349)  routing T_12_21.sp4_h_r_41 <X> T_12_21.lc_trk_g3_1
 (17 14)  (617 350)  (617 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (22 15)  (622 351)  (622 351)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (623 351)  (623 351)  routing T_12_21.sp4_h_r_30 <X> T_12_21.lc_trk_g3_6
 (24 15)  (624 351)  (624 351)  routing T_12_21.sp4_h_r_30 <X> T_12_21.lc_trk_g3_6
 (25 15)  (625 351)  (625 351)  routing T_12_21.sp4_h_r_30 <X> T_12_21.lc_trk_g3_6


LogicTile_13_21

 (26 0)  (680 336)  (680 336)  routing T_13_21.lc_trk_g2_4 <X> T_13_21.wire_logic_cluster/lc_0/in_0
 (27 0)  (681 336)  (681 336)  routing T_13_21.lc_trk_g1_4 <X> T_13_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 336)  (683 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 336)  (684 336)  routing T_13_21.lc_trk_g1_4 <X> T_13_21.wire_logic_cluster/lc_0/in_1
 (31 0)  (685 336)  (685 336)  routing T_13_21.lc_trk_g2_5 <X> T_13_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 336)  (686 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 336)  (687 336)  routing T_13_21.lc_trk_g2_5 <X> T_13_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 336)  (690 336)  LC_0 Logic Functioning bit
 (37 0)  (691 336)  (691 336)  LC_0 Logic Functioning bit
 (38 0)  (692 336)  (692 336)  LC_0 Logic Functioning bit
 (39 0)  (693 336)  (693 336)  LC_0 Logic Functioning bit
 (41 0)  (695 336)  (695 336)  LC_0 Logic Functioning bit
 (43 0)  (697 336)  (697 336)  LC_0 Logic Functioning bit
 (45 0)  (699 336)  (699 336)  LC_0 Logic Functioning bit
 (8 1)  (662 337)  (662 337)  routing T_13_21.sp4_h_l_36 <X> T_13_21.sp4_v_b_1
 (9 1)  (663 337)  (663 337)  routing T_13_21.sp4_h_l_36 <X> T_13_21.sp4_v_b_1
 (28 1)  (682 337)  (682 337)  routing T_13_21.lc_trk_g2_4 <X> T_13_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 337)  (683 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (36 1)  (690 337)  (690 337)  LC_0 Logic Functioning bit
 (38 1)  (692 337)  (692 337)  LC_0 Logic Functioning bit
 (51 1)  (705 337)  (705 337)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (654 338)  (654 338)  routing T_13_21.lc_trk_g3_1 <X> T_13_21.wire_logic_cluster/lc_7/clk
 (2 2)  (656 338)  (656 338)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (0 3)  (654 339)  (654 339)  routing T_13_21.lc_trk_g3_1 <X> T_13_21.wire_logic_cluster/lc_7/clk
 (2 3)  (656 339)  (656 339)  routing T_13_21.lc_trk_g3_1 <X> T_13_21.wire_logic_cluster/lc_7/clk
 (3 4)  (657 340)  (657 340)  routing T_13_21.sp12_v_t_23 <X> T_13_21.sp12_h_r_0
 (3 6)  (657 342)  (657 342)  routing T_13_21.sp12_v_b_0 <X> T_13_21.sp12_v_t_23
 (14 6)  (668 342)  (668 342)  routing T_13_21.lft_op_4 <X> T_13_21.lc_trk_g1_4
 (15 7)  (669 343)  (669 343)  routing T_13_21.lft_op_4 <X> T_13_21.lc_trk_g1_4
 (17 7)  (671 343)  (671 343)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (19 8)  (673 344)  (673 344)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (13 10)  (667 346)  (667 346)  routing T_13_21.sp4_v_b_8 <X> T_13_21.sp4_v_t_45
 (14 10)  (668 346)  (668 346)  routing T_13_21.sp4_v_t_17 <X> T_13_21.lc_trk_g2_4
 (15 10)  (669 346)  (669 346)  routing T_13_21.rgt_op_5 <X> T_13_21.lc_trk_g2_5
 (17 10)  (671 346)  (671 346)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (672 346)  (672 346)  routing T_13_21.rgt_op_5 <X> T_13_21.lc_trk_g2_5
 (16 11)  (670 347)  (670 347)  routing T_13_21.sp4_v_t_17 <X> T_13_21.lc_trk_g2_4
 (17 11)  (671 347)  (671 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (16 12)  (670 348)  (670 348)  routing T_13_21.sp4_v_t_12 <X> T_13_21.lc_trk_g3_1
 (17 12)  (671 348)  (671 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (672 348)  (672 348)  routing T_13_21.sp4_v_t_12 <X> T_13_21.lc_trk_g3_1
 (3 14)  (657 350)  (657 350)  routing T_13_21.sp12_v_b_1 <X> T_13_21.sp12_v_t_22


LogicTile_14_21

 (25 2)  (733 338)  (733 338)  routing T_14_21.sp4_v_b_6 <X> T_14_21.lc_trk_g0_6
 (22 3)  (730 339)  (730 339)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_6 lc_trk_g0_6
 (23 3)  (731 339)  (731 339)  routing T_14_21.sp4_v_b_6 <X> T_14_21.lc_trk_g0_6
 (2 4)  (710 340)  (710 340)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (14 4)  (722 340)  (722 340)  routing T_14_21.sp4_h_l_5 <X> T_14_21.lc_trk_g1_0
 (14 5)  (722 341)  (722 341)  routing T_14_21.sp4_h_l_5 <X> T_14_21.lc_trk_g1_0
 (15 5)  (723 341)  (723 341)  routing T_14_21.sp4_h_l_5 <X> T_14_21.lc_trk_g1_0
 (16 5)  (724 341)  (724 341)  routing T_14_21.sp4_h_l_5 <X> T_14_21.lc_trk_g1_0
 (17 5)  (725 341)  (725 341)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (5 8)  (713 344)  (713 344)  routing T_14_21.sp4_v_b_6 <X> T_14_21.sp4_h_r_6
 (6 9)  (714 345)  (714 345)  routing T_14_21.sp4_v_b_6 <X> T_14_21.sp4_h_r_6
 (5 10)  (713 346)  (713 346)  routing T_14_21.sp4_v_b_6 <X> T_14_21.sp4_h_l_43
 (25 10)  (733 346)  (733 346)  routing T_14_21.rgt_op_6 <X> T_14_21.lc_trk_g2_6
 (28 10)  (736 346)  (736 346)  routing T_14_21.lc_trk_g2_6 <X> T_14_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 346)  (737 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 346)  (738 346)  routing T_14_21.lc_trk_g2_6 <X> T_14_21.wire_logic_cluster/lc_5/in_1
 (31 10)  (739 346)  (739 346)  routing T_14_21.lc_trk_g0_6 <X> T_14_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 346)  (740 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (35 10)  (743 346)  (743 346)  routing T_14_21.lc_trk_g3_4 <X> T_14_21.input_2_5
 (36 10)  (744 346)  (744 346)  LC_5 Logic Functioning bit
 (38 10)  (746 346)  (746 346)  LC_5 Logic Functioning bit
 (41 10)  (749 346)  (749 346)  LC_5 Logic Functioning bit
 (42 10)  (750 346)  (750 346)  LC_5 Logic Functioning bit
 (43 10)  (751 346)  (751 346)  LC_5 Logic Functioning bit
 (22 11)  (730 347)  (730 347)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (732 347)  (732 347)  routing T_14_21.rgt_op_6 <X> T_14_21.lc_trk_g2_6
 (27 11)  (735 347)  (735 347)  routing T_14_21.lc_trk_g1_0 <X> T_14_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 347)  (737 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 347)  (738 347)  routing T_14_21.lc_trk_g2_6 <X> T_14_21.wire_logic_cluster/lc_5/in_1
 (31 11)  (739 347)  (739 347)  routing T_14_21.lc_trk_g0_6 <X> T_14_21.wire_logic_cluster/lc_5/in_3
 (32 11)  (740 347)  (740 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (741 347)  (741 347)  routing T_14_21.lc_trk_g3_4 <X> T_14_21.input_2_5
 (34 11)  (742 347)  (742 347)  routing T_14_21.lc_trk_g3_4 <X> T_14_21.input_2_5
 (36 11)  (744 347)  (744 347)  LC_5 Logic Functioning bit
 (38 11)  (746 347)  (746 347)  LC_5 Logic Functioning bit
 (42 11)  (750 347)  (750 347)  LC_5 Logic Functioning bit
 (15 15)  (723 351)  (723 351)  routing T_14_21.sp4_v_t_33 <X> T_14_21.lc_trk_g3_4
 (16 15)  (724 351)  (724 351)  routing T_14_21.sp4_v_t_33 <X> T_14_21.lc_trk_g3_4
 (17 15)  (725 351)  (725 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4


LogicTile_15_21

 (21 0)  (783 336)  (783 336)  routing T_15_21.sp4_h_r_19 <X> T_15_21.lc_trk_g0_3
 (22 0)  (784 336)  (784 336)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (785 336)  (785 336)  routing T_15_21.sp4_h_r_19 <X> T_15_21.lc_trk_g0_3
 (24 0)  (786 336)  (786 336)  routing T_15_21.sp4_h_r_19 <X> T_15_21.lc_trk_g0_3
 (21 1)  (783 337)  (783 337)  routing T_15_21.sp4_h_r_19 <X> T_15_21.lc_trk_g0_3
 (13 8)  (775 344)  (775 344)  routing T_15_21.sp4_v_t_45 <X> T_15_21.sp4_v_b_8
 (14 11)  (776 347)  (776 347)  routing T_15_21.sp4_r_v_b_36 <X> T_15_21.lc_trk_g2_4
 (17 11)  (779 347)  (779 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (25 12)  (787 348)  (787 348)  routing T_15_21.sp4_v_t_23 <X> T_15_21.lc_trk_g3_2
 (26 12)  (788 348)  (788 348)  routing T_15_21.lc_trk_g2_4 <X> T_15_21.wire_logic_cluster/lc_6/in_0
 (29 12)  (791 348)  (791 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (794 348)  (794 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 348)  (795 348)  routing T_15_21.lc_trk_g3_2 <X> T_15_21.wire_logic_cluster/lc_6/in_3
 (34 12)  (796 348)  (796 348)  routing T_15_21.lc_trk_g3_2 <X> T_15_21.wire_logic_cluster/lc_6/in_3
 (35 12)  (797 348)  (797 348)  routing T_15_21.lc_trk_g3_7 <X> T_15_21.input_2_6
 (36 12)  (798 348)  (798 348)  LC_6 Logic Functioning bit
 (37 12)  (799 348)  (799 348)  LC_6 Logic Functioning bit
 (39 12)  (801 348)  (801 348)  LC_6 Logic Functioning bit
 (41 12)  (803 348)  (803 348)  LC_6 Logic Functioning bit
 (43 12)  (805 348)  (805 348)  LC_6 Logic Functioning bit
 (22 13)  (784 349)  (784 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (785 349)  (785 349)  routing T_15_21.sp4_v_t_23 <X> T_15_21.lc_trk_g3_2
 (25 13)  (787 349)  (787 349)  routing T_15_21.sp4_v_t_23 <X> T_15_21.lc_trk_g3_2
 (28 13)  (790 349)  (790 349)  routing T_15_21.lc_trk_g2_4 <X> T_15_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 349)  (791 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 349)  (792 349)  routing T_15_21.lc_trk_g0_3 <X> T_15_21.wire_logic_cluster/lc_6/in_1
 (31 13)  (793 349)  (793 349)  routing T_15_21.lc_trk_g3_2 <X> T_15_21.wire_logic_cluster/lc_6/in_3
 (32 13)  (794 349)  (794 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (795 349)  (795 349)  routing T_15_21.lc_trk_g3_7 <X> T_15_21.input_2_6
 (34 13)  (796 349)  (796 349)  routing T_15_21.lc_trk_g3_7 <X> T_15_21.input_2_6
 (35 13)  (797 349)  (797 349)  routing T_15_21.lc_trk_g3_7 <X> T_15_21.input_2_6
 (36 13)  (798 349)  (798 349)  LC_6 Logic Functioning bit
 (37 13)  (799 349)  (799 349)  LC_6 Logic Functioning bit
 (39 13)  (801 349)  (801 349)  LC_6 Logic Functioning bit
 (22 14)  (784 350)  (784 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (21 15)  (783 351)  (783 351)  routing T_15_21.sp4_r_v_b_47 <X> T_15_21.lc_trk_g3_7


LogicTile_16_21

 (8 11)  (824 347)  (824 347)  routing T_16_21.sp4_h_r_1 <X> T_16_21.sp4_v_t_42
 (9 11)  (825 347)  (825 347)  routing T_16_21.sp4_h_r_1 <X> T_16_21.sp4_v_t_42
 (10 11)  (826 347)  (826 347)  routing T_16_21.sp4_h_r_1 <X> T_16_21.sp4_v_t_42
 (8 13)  (824 349)  (824 349)  routing T_16_21.sp4_h_l_41 <X> T_16_21.sp4_v_b_10
 (9 13)  (825 349)  (825 349)  routing T_16_21.sp4_h_l_41 <X> T_16_21.sp4_v_b_10
 (10 13)  (826 349)  (826 349)  routing T_16_21.sp4_h_l_41 <X> T_16_21.sp4_v_b_10


LogicTile_17_21

 (8 1)  (882 337)  (882 337)  routing T_17_21.sp4_h_l_42 <X> T_17_21.sp4_v_b_1
 (9 1)  (883 337)  (883 337)  routing T_17_21.sp4_h_l_42 <X> T_17_21.sp4_v_b_1
 (10 1)  (884 337)  (884 337)  routing T_17_21.sp4_h_l_42 <X> T_17_21.sp4_v_b_1
 (12 6)  (886 342)  (886 342)  routing T_17_21.sp4_v_t_40 <X> T_17_21.sp4_h_l_40
 (11 7)  (885 343)  (885 343)  routing T_17_21.sp4_v_t_40 <X> T_17_21.sp4_h_l_40
 (19 13)  (893 349)  (893 349)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_21_21

 (5 1)  (1095 337)  (1095 337)  routing T_21_21.sp4_h_r_0 <X> T_21_21.sp4_v_b_0


RAM_Tile_25_21

 (7 1)  (1313 337)  (1313 337)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 338)  (1306 338)  routing T_25_21.lc_trk_g3_1 <X> T_25_21.wire_bram/ram/RCLK
 (2 2)  (1308 338)  (1308 338)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_bram/ram/RCLK
 (5 2)  (1311 338)  (1311 338)  routing T_25_21.sp4_v_t_37 <X> T_25_21.sp4_h_l_37
 (0 3)  (1306 339)  (1306 339)  routing T_25_21.lc_trk_g3_1 <X> T_25_21.wire_bram/ram/RCLK
 (2 3)  (1308 339)  (1308 339)  routing T_25_21.lc_trk_g3_1 <X> T_25_21.wire_bram/ram/RCLK
 (6 3)  (1312 339)  (1312 339)  routing T_25_21.sp4_v_t_37 <X> T_25_21.sp4_h_l_37
 (8 3)  (1314 339)  (1314 339)  routing T_25_21.sp4_v_b_10 <X> T_25_21.sp4_v_t_36
 (10 3)  (1316 339)  (1316 339)  routing T_25_21.sp4_v_b_10 <X> T_25_21.sp4_v_t_36
 (3 7)  (1309 343)  (1309 343)  routing T_25_21.sp12_h_l_23 <X> T_25_21.sp12_v_t_23
 (28 8)  (1334 344)  (1334 344)  routing T_25_21.lc_trk_g2_5 <X> T_25_21.wire_bram/ram/WDATA_11
 (29 8)  (1335 344)  (1335 344)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_5 wire_bram/ram/WDATA_11
 (30 8)  (1336 344)  (1336 344)  routing T_25_21.lc_trk_g2_5 <X> T_25_21.wire_bram/ram/WDATA_11
 (38 9)  (1344 345)  (1344 345)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_11 sp12_h_l_15
 (14 10)  (1320 346)  (1320 346)  routing T_25_21.sp4_v_b_28 <X> T_25_21.lc_trk_g2_4
 (16 10)  (1322 346)  (1322 346)  routing T_25_21.sp4_v_b_29 <X> T_25_21.lc_trk_g2_5
 (17 10)  (1323 346)  (1323 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_29 lc_trk_g2_5
 (18 10)  (1324 346)  (1324 346)  routing T_25_21.sp4_v_b_29 <X> T_25_21.lc_trk_g2_5
 (16 11)  (1322 347)  (1322 347)  routing T_25_21.sp4_v_b_28 <X> T_25_21.lc_trk_g2_4
 (17 11)  (1323 347)  (1323 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_28 lc_trk_g2_4
 (16 12)  (1322 348)  (1322 348)  routing T_25_21.sp4_v_b_25 <X> T_25_21.lc_trk_g3_1
 (17 12)  (1323 348)  (1323 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_25 lc_trk_g3_1
 (18 12)  (1324 348)  (1324 348)  routing T_25_21.sp4_v_b_25 <X> T_25_21.lc_trk_g3_1
 (0 14)  (1306 350)  (1306 350)  routing T_25_21.lc_trk_g2_4 <X> T_25_21.wire_bram/ram/RE
 (1 14)  (1307 350)  (1307 350)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (1 15)  (1307 351)  (1307 351)  routing T_25_21.lc_trk_g2_4 <X> T_25_21.wire_bram/ram/RE


IO_Tile_0_20

 (11 0)  (6 320)  (6 320)  routing T_0_20.span4_horz_1 <X> T_0_20.span4_vert_t_12
 (12 0)  (5 320)  (5 320)  routing T_0_20.span4_horz_1 <X> T_0_20.span4_vert_t_12
 (16 10)  (1 330)  (1 330)  IOB_1 IO Functioning bit
 (17 13)  (0 333)  (0 333)  IOB_1 IO Functioning bit
 (16 14)  (1 334)  (1 334)  IOB_1 IO Functioning bit


LogicTile_1_20

 (19 9)  (37 329)  (37 329)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9
 (19 13)  (37 333)  (37 333)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_6_20

 (8 8)  (296 328)  (296 328)  routing T_6_20.sp4_v_b_7 <X> T_6_20.sp4_h_r_7
 (9 8)  (297 328)  (297 328)  routing T_6_20.sp4_v_b_7 <X> T_6_20.sp4_h_r_7
 (19 9)  (307 329)  (307 329)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9


RAM_Tile_8_20

 (7 0)  (403 320)  (403 320)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (403 321)  (403 321)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (396 322)  (396 322)  routing T_8_20.glb_netwk_3 <X> T_8_20.wire_bram/ram/WCLK
 (2 2)  (398 322)  (398 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (403 322)  (403 322)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (396 323)  (396 323)  routing T_8_20.glb_netwk_3 <X> T_8_20.wire_bram/ram/WCLK
 (7 3)  (403 323)  (403 323)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (403 324)  (403 324)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_5

 (7 5)  (403 325)  (403 325)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_4

 (7 6)  (403 326)  (403 326)  Cascade buffer Enable bit: MEMT_LC01_inmux00_bram_cbit_7

 (11 6)  (407 326)  (407 326)  routing T_8_20.sp4_h_r_11 <X> T_8_20.sp4_v_t_40
 (13 6)  (409 326)  (409 326)  routing T_8_20.sp4_h_r_11 <X> T_8_20.sp4_v_t_40
 (7 7)  (403 327)  (403 327)  Cascade bit: MEMT_LC01_inmux00_bram_cbit_6

 (12 7)  (408 327)  (408 327)  routing T_8_20.sp4_h_r_11 <X> T_8_20.sp4_v_t_40
 (28 8)  (424 328)  (424 328)  routing T_8_20.lc_trk_g2_7 <X> T_8_20.wire_bram/ram/WDATA_3
 (29 8)  (425 328)  (425 328)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_7 wire_bram/ram/WDATA_3
 (30 8)  (426 328)  (426 328)  routing T_8_20.lc_trk_g2_7 <X> T_8_20.wire_bram/ram/WDATA_3
 (37 8)  (433 328)  (433 328)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_3 sp12_h_r_0
 (5 9)  (401 329)  (401 329)  routing T_8_20.sp4_h_r_6 <X> T_8_20.sp4_v_b_6
 (30 9)  (426 329)  (426 329)  routing T_8_20.lc_trk_g2_7 <X> T_8_20.wire_bram/ram/WDATA_3
 (14 10)  (410 330)  (410 330)  routing T_8_20.sp4_v_b_28 <X> T_8_20.lc_trk_g2_4
 (22 10)  (418 330)  (418 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_18 lc_trk_g2_7
 (23 10)  (419 330)  (419 330)  routing T_8_20.sp4_h_l_18 <X> T_8_20.lc_trk_g2_7
 (24 10)  (420 330)  (420 330)  routing T_8_20.sp4_h_l_18 <X> T_8_20.lc_trk_g2_7
 (16 11)  (412 331)  (412 331)  routing T_8_20.sp4_v_b_28 <X> T_8_20.lc_trk_g2_4
 (17 11)  (413 331)  (413 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_28 lc_trk_g2_4
 (21 11)  (417 331)  (417 331)  routing T_8_20.sp4_h_l_18 <X> T_8_20.lc_trk_g2_7
 (0 14)  (396 334)  (396 334)  routing T_8_20.lc_trk_g2_4 <X> T_8_20.wire_bram/ram/WE
 (1 14)  (397 334)  (397 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (1 15)  (397 335)  (397 335)  routing T_8_20.lc_trk_g2_4 <X> T_8_20.wire_bram/ram/WE


LogicTile_11_20

 (14 0)  (560 320)  (560 320)  routing T_11_20.sp4_h_r_8 <X> T_11_20.lc_trk_g0_0
 (15 1)  (561 321)  (561 321)  routing T_11_20.sp4_h_r_8 <X> T_11_20.lc_trk_g0_0
 (16 1)  (562 321)  (562 321)  routing T_11_20.sp4_h_r_8 <X> T_11_20.lc_trk_g0_0
 (17 1)  (563 321)  (563 321)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (0 2)  (546 322)  (546 322)  routing T_11_20.lc_trk_g2_0 <X> T_11_20.wire_logic_cluster/lc_7/clk
 (2 2)  (548 322)  (548 322)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (29 2)  (575 322)  (575 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (36 2)  (582 322)  (582 322)  LC_1 Logic Functioning bit
 (38 2)  (584 322)  (584 322)  LC_1 Logic Functioning bit
 (41 2)  (587 322)  (587 322)  LC_1 Logic Functioning bit
 (43 2)  (589 322)  (589 322)  LC_1 Logic Functioning bit
 (45 2)  (591 322)  (591 322)  LC_1 Logic Functioning bit
 (2 3)  (548 323)  (548 323)  routing T_11_20.lc_trk_g2_0 <X> T_11_20.wire_logic_cluster/lc_7/clk
 (36 3)  (582 323)  (582 323)  LC_1 Logic Functioning bit
 (38 3)  (584 323)  (584 323)  LC_1 Logic Functioning bit
 (41 3)  (587 323)  (587 323)  LC_1 Logic Functioning bit
 (43 3)  (589 323)  (589 323)  LC_1 Logic Functioning bit
 (44 3)  (590 323)  (590 323)  LC_1 Logic Functioning bit
 (0 4)  (546 324)  (546 324)  routing T_11_20.lc_trk_g3_3 <X> T_11_20.wire_logic_cluster/lc_7/cen
 (1 4)  (547 324)  (547 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (546 325)  (546 325)  routing T_11_20.lc_trk_g3_3 <X> T_11_20.wire_logic_cluster/lc_7/cen
 (1 5)  (547 325)  (547 325)  routing T_11_20.lc_trk_g3_3 <X> T_11_20.wire_logic_cluster/lc_7/cen
 (17 6)  (563 326)  (563 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (32 6)  (578 326)  (578 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 326)  (579 326)  routing T_11_20.lc_trk_g3_1 <X> T_11_20.wire_logic_cluster/lc_3/in_3
 (34 6)  (580 326)  (580 326)  routing T_11_20.lc_trk_g3_1 <X> T_11_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 326)  (582 326)  LC_3 Logic Functioning bit
 (37 6)  (583 326)  (583 326)  LC_3 Logic Functioning bit
 (38 6)  (584 326)  (584 326)  LC_3 Logic Functioning bit
 (39 6)  (585 326)  (585 326)  LC_3 Logic Functioning bit
 (45 6)  (591 326)  (591 326)  LC_3 Logic Functioning bit
 (18 7)  (564 327)  (564 327)  routing T_11_20.sp4_r_v_b_29 <X> T_11_20.lc_trk_g1_5
 (36 7)  (582 327)  (582 327)  LC_3 Logic Functioning bit
 (37 7)  (583 327)  (583 327)  LC_3 Logic Functioning bit
 (38 7)  (584 327)  (584 327)  LC_3 Logic Functioning bit
 (39 7)  (585 327)  (585 327)  LC_3 Logic Functioning bit
 (15 9)  (561 329)  (561 329)  routing T_11_20.sp4_v_t_29 <X> T_11_20.lc_trk_g2_0
 (16 9)  (562 329)  (562 329)  routing T_11_20.sp4_v_t_29 <X> T_11_20.lc_trk_g2_0
 (17 9)  (563 329)  (563 329)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (17 12)  (563 332)  (563 332)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (564 332)  (564 332)  routing T_11_20.wire_logic_cluster/lc_1/out <X> T_11_20.lc_trk_g3_1
 (21 12)  (567 332)  (567 332)  routing T_11_20.sp4_h_r_43 <X> T_11_20.lc_trk_g3_3
 (22 12)  (568 332)  (568 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (569 332)  (569 332)  routing T_11_20.sp4_h_r_43 <X> T_11_20.lc_trk_g3_3
 (24 12)  (570 332)  (570 332)  routing T_11_20.sp4_h_r_43 <X> T_11_20.lc_trk_g3_3
 (21 13)  (567 333)  (567 333)  routing T_11_20.sp4_h_r_43 <X> T_11_20.lc_trk_g3_3
 (1 14)  (547 334)  (547 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (546 335)  (546 335)  routing T_11_20.lc_trk_g1_5 <X> T_11_20.wire_logic_cluster/lc_7/s_r
 (1 15)  (547 335)  (547 335)  routing T_11_20.lc_trk_g1_5 <X> T_11_20.wire_logic_cluster/lc_7/s_r


LogicTile_12_20

 (21 0)  (621 320)  (621 320)  routing T_12_20.wire_logic_cluster/lc_3/out <X> T_12_20.lc_trk_g0_3
 (22 0)  (622 320)  (622 320)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (11 1)  (611 321)  (611 321)  routing T_12_20.sp4_h_l_43 <X> T_12_20.sp4_h_r_2
 (13 1)  (613 321)  (613 321)  routing T_12_20.sp4_h_l_43 <X> T_12_20.sp4_h_r_2
 (22 1)  (622 321)  (622 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (623 321)  (623 321)  routing T_12_20.sp4_h_r_2 <X> T_12_20.lc_trk_g0_2
 (24 1)  (624 321)  (624 321)  routing T_12_20.sp4_h_r_2 <X> T_12_20.lc_trk_g0_2
 (25 1)  (625 321)  (625 321)  routing T_12_20.sp4_h_r_2 <X> T_12_20.lc_trk_g0_2
 (0 2)  (600 322)  (600 322)  routing T_12_20.lc_trk_g2_0 <X> T_12_20.wire_logic_cluster/lc_7/clk
 (2 2)  (602 322)  (602 322)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (14 2)  (614 322)  (614 322)  routing T_12_20.wire_logic_cluster/lc_4/out <X> T_12_20.lc_trk_g0_4
 (31 2)  (631 322)  (631 322)  routing T_12_20.lc_trk_g3_7 <X> T_12_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 322)  (632 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 322)  (633 322)  routing T_12_20.lc_trk_g3_7 <X> T_12_20.wire_logic_cluster/lc_1/in_3
 (34 2)  (634 322)  (634 322)  routing T_12_20.lc_trk_g3_7 <X> T_12_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 322)  (636 322)  LC_1 Logic Functioning bit
 (37 2)  (637 322)  (637 322)  LC_1 Logic Functioning bit
 (38 2)  (638 322)  (638 322)  LC_1 Logic Functioning bit
 (39 2)  (639 322)  (639 322)  LC_1 Logic Functioning bit
 (45 2)  (645 322)  (645 322)  LC_1 Logic Functioning bit
 (2 3)  (602 323)  (602 323)  routing T_12_20.lc_trk_g2_0 <X> T_12_20.wire_logic_cluster/lc_7/clk
 (17 3)  (617 323)  (617 323)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (31 3)  (631 323)  (631 323)  routing T_12_20.lc_trk_g3_7 <X> T_12_20.wire_logic_cluster/lc_1/in_3
 (36 3)  (636 323)  (636 323)  LC_1 Logic Functioning bit
 (37 3)  (637 323)  (637 323)  LC_1 Logic Functioning bit
 (38 3)  (638 323)  (638 323)  LC_1 Logic Functioning bit
 (39 3)  (639 323)  (639 323)  LC_1 Logic Functioning bit
 (1 4)  (601 324)  (601 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (1 5)  (601 325)  (601 325)  routing T_12_20.lc_trk_g0_2 <X> T_12_20.wire_logic_cluster/lc_7/cen
 (9 5)  (609 325)  (609 325)  routing T_12_20.sp4_v_t_45 <X> T_12_20.sp4_v_b_4
 (10 5)  (610 325)  (610 325)  routing T_12_20.sp4_v_t_45 <X> T_12_20.sp4_v_b_4
 (32 6)  (632 326)  (632 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 326)  (633 326)  routing T_12_20.lc_trk_g3_1 <X> T_12_20.wire_logic_cluster/lc_3/in_3
 (34 6)  (634 326)  (634 326)  routing T_12_20.lc_trk_g3_1 <X> T_12_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 326)  (636 326)  LC_3 Logic Functioning bit
 (37 6)  (637 326)  (637 326)  LC_3 Logic Functioning bit
 (38 6)  (638 326)  (638 326)  LC_3 Logic Functioning bit
 (39 6)  (639 326)  (639 326)  LC_3 Logic Functioning bit
 (45 6)  (645 326)  (645 326)  LC_3 Logic Functioning bit
 (36 7)  (636 327)  (636 327)  LC_3 Logic Functioning bit
 (37 7)  (637 327)  (637 327)  LC_3 Logic Functioning bit
 (38 7)  (638 327)  (638 327)  LC_3 Logic Functioning bit
 (39 7)  (639 327)  (639 327)  LC_3 Logic Functioning bit
 (44 7)  (644 327)  (644 327)  LC_3 Logic Functioning bit
 (8 8)  (608 328)  (608 328)  routing T_12_20.sp4_v_b_1 <X> T_12_20.sp4_h_r_7
 (9 8)  (609 328)  (609 328)  routing T_12_20.sp4_v_b_1 <X> T_12_20.sp4_h_r_7
 (10 8)  (610 328)  (610 328)  routing T_12_20.sp4_v_b_1 <X> T_12_20.sp4_h_r_7
 (32 8)  (632 328)  (632 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (636 328)  (636 328)  LC_4 Logic Functioning bit
 (37 8)  (637 328)  (637 328)  LC_4 Logic Functioning bit
 (38 8)  (638 328)  (638 328)  LC_4 Logic Functioning bit
 (39 8)  (639 328)  (639 328)  LC_4 Logic Functioning bit
 (45 8)  (645 328)  (645 328)  LC_4 Logic Functioning bit
 (15 9)  (615 329)  (615 329)  routing T_12_20.sp4_v_t_29 <X> T_12_20.lc_trk_g2_0
 (16 9)  (616 329)  (616 329)  routing T_12_20.sp4_v_t_29 <X> T_12_20.lc_trk_g2_0
 (17 9)  (617 329)  (617 329)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (31 9)  (631 329)  (631 329)  routing T_12_20.lc_trk_g0_3 <X> T_12_20.wire_logic_cluster/lc_4/in_3
 (36 9)  (636 329)  (636 329)  LC_4 Logic Functioning bit
 (37 9)  (637 329)  (637 329)  LC_4 Logic Functioning bit
 (38 9)  (638 329)  (638 329)  LC_4 Logic Functioning bit
 (39 9)  (639 329)  (639 329)  LC_4 Logic Functioning bit
 (44 9)  (644 329)  (644 329)  LC_4 Logic Functioning bit
 (31 10)  (631 330)  (631 330)  routing T_12_20.lc_trk_g0_4 <X> T_12_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 330)  (632 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (636 330)  (636 330)  LC_5 Logic Functioning bit
 (37 10)  (637 330)  (637 330)  LC_5 Logic Functioning bit
 (38 10)  (638 330)  (638 330)  LC_5 Logic Functioning bit
 (39 10)  (639 330)  (639 330)  LC_5 Logic Functioning bit
 (45 10)  (645 330)  (645 330)  LC_5 Logic Functioning bit
 (4 11)  (604 331)  (604 331)  routing T_12_20.sp4_v_b_1 <X> T_12_20.sp4_h_l_43
 (36 11)  (636 331)  (636 331)  LC_5 Logic Functioning bit
 (37 11)  (637 331)  (637 331)  LC_5 Logic Functioning bit
 (38 11)  (638 331)  (638 331)  LC_5 Logic Functioning bit
 (39 11)  (639 331)  (639 331)  LC_5 Logic Functioning bit
 (17 12)  (617 332)  (617 332)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (618 332)  (618 332)  routing T_12_20.wire_logic_cluster/lc_1/out <X> T_12_20.lc_trk_g3_1
 (0 14)  (600 334)  (600 334)  routing T_12_20.lc_trk_g3_5 <X> T_12_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 334)  (601 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (12 14)  (612 334)  (612 334)  routing T_12_20.sp4_v_b_11 <X> T_12_20.sp4_h_l_46
 (16 14)  (616 334)  (616 334)  routing T_12_20.sp4_v_t_16 <X> T_12_20.lc_trk_g3_5
 (17 14)  (617 334)  (617 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (618 334)  (618 334)  routing T_12_20.sp4_v_t_16 <X> T_12_20.lc_trk_g3_5
 (22 14)  (622 334)  (622 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (0 15)  (600 335)  (600 335)  routing T_12_20.lc_trk_g3_5 <X> T_12_20.wire_logic_cluster/lc_7/s_r
 (1 15)  (601 335)  (601 335)  routing T_12_20.lc_trk_g3_5 <X> T_12_20.wire_logic_cluster/lc_7/s_r
 (21 15)  (621 335)  (621 335)  routing T_12_20.sp4_r_v_b_47 <X> T_12_20.lc_trk_g3_7


LogicTile_13_20

 (12 0)  (666 320)  (666 320)  routing T_13_20.sp4_v_b_2 <X> T_13_20.sp4_h_r_2
 (25 0)  (679 320)  (679 320)  routing T_13_20.sp4_h_l_7 <X> T_13_20.lc_trk_g0_2
 (32 0)  (686 320)  (686 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 320)  (687 320)  routing T_13_20.lc_trk_g2_1 <X> T_13_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 320)  (690 320)  LC_0 Logic Functioning bit
 (37 0)  (691 320)  (691 320)  LC_0 Logic Functioning bit
 (38 0)  (692 320)  (692 320)  LC_0 Logic Functioning bit
 (39 0)  (693 320)  (693 320)  LC_0 Logic Functioning bit
 (45 0)  (699 320)  (699 320)  LC_0 Logic Functioning bit
 (11 1)  (665 321)  (665 321)  routing T_13_20.sp4_v_b_2 <X> T_13_20.sp4_h_r_2
 (22 1)  (676 321)  (676 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (677 321)  (677 321)  routing T_13_20.sp4_h_l_7 <X> T_13_20.lc_trk_g0_2
 (24 1)  (678 321)  (678 321)  routing T_13_20.sp4_h_l_7 <X> T_13_20.lc_trk_g0_2
 (25 1)  (679 321)  (679 321)  routing T_13_20.sp4_h_l_7 <X> T_13_20.lc_trk_g0_2
 (36 1)  (690 321)  (690 321)  LC_0 Logic Functioning bit
 (37 1)  (691 321)  (691 321)  LC_0 Logic Functioning bit
 (38 1)  (692 321)  (692 321)  LC_0 Logic Functioning bit
 (39 1)  (693 321)  (693 321)  LC_0 Logic Functioning bit
 (44 1)  (698 321)  (698 321)  LC_0 Logic Functioning bit
 (47 1)  (701 321)  (701 321)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (48 1)  (702 321)  (702 321)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (654 322)  (654 322)  routing T_13_20.lc_trk_g2_0 <X> T_13_20.wire_logic_cluster/lc_7/clk
 (2 2)  (656 322)  (656 322)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (15 2)  (669 322)  (669 322)  routing T_13_20.lft_op_5 <X> T_13_20.lc_trk_g0_5
 (17 2)  (671 322)  (671 322)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (672 322)  (672 322)  routing T_13_20.lft_op_5 <X> T_13_20.lc_trk_g0_5
 (32 2)  (686 322)  (686 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 322)  (687 322)  routing T_13_20.lc_trk_g2_2 <X> T_13_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 322)  (690 322)  LC_1 Logic Functioning bit
 (37 2)  (691 322)  (691 322)  LC_1 Logic Functioning bit
 (38 2)  (692 322)  (692 322)  LC_1 Logic Functioning bit
 (39 2)  (693 322)  (693 322)  LC_1 Logic Functioning bit
 (45 2)  (699 322)  (699 322)  LC_1 Logic Functioning bit
 (2 3)  (656 323)  (656 323)  routing T_13_20.lc_trk_g2_0 <X> T_13_20.wire_logic_cluster/lc_7/clk
 (3 3)  (657 323)  (657 323)  routing T_13_20.sp12_v_b_0 <X> T_13_20.sp12_h_l_23
 (31 3)  (685 323)  (685 323)  routing T_13_20.lc_trk_g2_2 <X> T_13_20.wire_logic_cluster/lc_1/in_3
 (36 3)  (690 323)  (690 323)  LC_1 Logic Functioning bit
 (37 3)  (691 323)  (691 323)  LC_1 Logic Functioning bit
 (38 3)  (692 323)  (692 323)  LC_1 Logic Functioning bit
 (39 3)  (693 323)  (693 323)  LC_1 Logic Functioning bit
 (1 4)  (655 324)  (655 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (31 4)  (685 324)  (685 324)  routing T_13_20.lc_trk_g3_6 <X> T_13_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 324)  (686 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 324)  (687 324)  routing T_13_20.lc_trk_g3_6 <X> T_13_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (688 324)  (688 324)  routing T_13_20.lc_trk_g3_6 <X> T_13_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 324)  (690 324)  LC_2 Logic Functioning bit
 (37 4)  (691 324)  (691 324)  LC_2 Logic Functioning bit
 (38 4)  (692 324)  (692 324)  LC_2 Logic Functioning bit
 (39 4)  (693 324)  (693 324)  LC_2 Logic Functioning bit
 (45 4)  (699 324)  (699 324)  LC_2 Logic Functioning bit
 (1 5)  (655 325)  (655 325)  routing T_13_20.lc_trk_g0_2 <X> T_13_20.wire_logic_cluster/lc_7/cen
 (31 5)  (685 325)  (685 325)  routing T_13_20.lc_trk_g3_6 <X> T_13_20.wire_logic_cluster/lc_2/in_3
 (36 5)  (690 325)  (690 325)  LC_2 Logic Functioning bit
 (37 5)  (691 325)  (691 325)  LC_2 Logic Functioning bit
 (38 5)  (692 325)  (692 325)  LC_2 Logic Functioning bit
 (39 5)  (693 325)  (693 325)  LC_2 Logic Functioning bit
 (44 5)  (698 325)  (698 325)  LC_2 Logic Functioning bit
 (3 6)  (657 326)  (657 326)  routing T_13_20.sp12_v_b_0 <X> T_13_20.sp12_v_t_23
 (14 6)  (668 326)  (668 326)  routing T_13_20.wire_logic_cluster/lc_4/out <X> T_13_20.lc_trk_g1_4
 (17 7)  (671 327)  (671 327)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (17 8)  (671 328)  (671 328)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (672 328)  (672 328)  routing T_13_20.wire_logic_cluster/lc_1/out <X> T_13_20.lc_trk_g2_1
 (25 8)  (679 328)  (679 328)  routing T_13_20.wire_logic_cluster/lc_2/out <X> T_13_20.lc_trk_g2_2
 (31 8)  (685 328)  (685 328)  routing T_13_20.lc_trk_g0_5 <X> T_13_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 328)  (686 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (690 328)  (690 328)  LC_4 Logic Functioning bit
 (37 8)  (691 328)  (691 328)  LC_4 Logic Functioning bit
 (38 8)  (692 328)  (692 328)  LC_4 Logic Functioning bit
 (39 8)  (693 328)  (693 328)  LC_4 Logic Functioning bit
 (45 8)  (699 328)  (699 328)  LC_4 Logic Functioning bit
 (15 9)  (669 329)  (669 329)  routing T_13_20.sp4_v_t_29 <X> T_13_20.lc_trk_g2_0
 (16 9)  (670 329)  (670 329)  routing T_13_20.sp4_v_t_29 <X> T_13_20.lc_trk_g2_0
 (17 9)  (671 329)  (671 329)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (22 9)  (676 329)  (676 329)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (36 9)  (690 329)  (690 329)  LC_4 Logic Functioning bit
 (37 9)  (691 329)  (691 329)  LC_4 Logic Functioning bit
 (38 9)  (692 329)  (692 329)  LC_4 Logic Functioning bit
 (39 9)  (693 329)  (693 329)  LC_4 Logic Functioning bit
 (44 9)  (698 329)  (698 329)  LC_4 Logic Functioning bit
 (14 10)  (668 330)  (668 330)  routing T_13_20.sp4_v_t_17 <X> T_13_20.lc_trk_g2_4
 (16 11)  (670 331)  (670 331)  routing T_13_20.sp4_v_t_17 <X> T_13_20.lc_trk_g2_4
 (17 11)  (671 331)  (671 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (3 12)  (657 332)  (657 332)  routing T_13_20.sp12_v_b_1 <X> T_13_20.sp12_h_r_1
 (31 12)  (685 332)  (685 332)  routing T_13_20.lc_trk_g1_4 <X> T_13_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 332)  (686 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (688 332)  (688 332)  routing T_13_20.lc_trk_g1_4 <X> T_13_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 332)  (690 332)  LC_6 Logic Functioning bit
 (37 12)  (691 332)  (691 332)  LC_6 Logic Functioning bit
 (38 12)  (692 332)  (692 332)  LC_6 Logic Functioning bit
 (39 12)  (693 332)  (693 332)  LC_6 Logic Functioning bit
 (45 12)  (699 332)  (699 332)  LC_6 Logic Functioning bit
 (3 13)  (657 333)  (657 333)  routing T_13_20.sp12_v_b_1 <X> T_13_20.sp12_h_r_1
 (19 13)  (673 333)  (673 333)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (36 13)  (690 333)  (690 333)  LC_6 Logic Functioning bit
 (37 13)  (691 333)  (691 333)  LC_6 Logic Functioning bit
 (38 13)  (692 333)  (692 333)  LC_6 Logic Functioning bit
 (39 13)  (693 333)  (693 333)  LC_6 Logic Functioning bit
 (0 14)  (654 334)  (654 334)  routing T_13_20.lc_trk_g2_4 <X> T_13_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 334)  (655 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (3 14)  (657 334)  (657 334)  routing T_13_20.sp12_v_b_1 <X> T_13_20.sp12_v_t_22
 (25 14)  (679 334)  (679 334)  routing T_13_20.wire_logic_cluster/lc_6/out <X> T_13_20.lc_trk_g3_6
 (1 15)  (655 335)  (655 335)  routing T_13_20.lc_trk_g2_4 <X> T_13_20.wire_logic_cluster/lc_7/s_r
 (22 15)  (676 335)  (676 335)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_14_20

 (19 3)  (727 323)  (727 323)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3


LogicTile_15_20

 (22 9)  (784 329)  (784 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (785 329)  (785 329)  routing T_15_20.sp4_h_l_15 <X> T_15_20.lc_trk_g2_2
 (24 9)  (786 329)  (786 329)  routing T_15_20.sp4_h_l_15 <X> T_15_20.lc_trk_g2_2
 (25 9)  (787 329)  (787 329)  routing T_15_20.sp4_h_l_15 <X> T_15_20.lc_trk_g2_2
 (14 13)  (776 333)  (776 333)  routing T_15_20.sp4_r_v_b_40 <X> T_15_20.lc_trk_g3_0
 (17 13)  (779 333)  (779 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (22 14)  (784 334)  (784 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (785 334)  (785 334)  routing T_15_20.sp4_v_b_47 <X> T_15_20.lc_trk_g3_7
 (24 14)  (786 334)  (786 334)  routing T_15_20.sp4_v_b_47 <X> T_15_20.lc_trk_g3_7
 (28 14)  (790 334)  (790 334)  routing T_15_20.lc_trk_g2_2 <X> T_15_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 334)  (791 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (793 334)  (793 334)  routing T_15_20.lc_trk_g3_7 <X> T_15_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 334)  (794 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 334)  (795 334)  routing T_15_20.lc_trk_g3_7 <X> T_15_20.wire_logic_cluster/lc_7/in_3
 (34 14)  (796 334)  (796 334)  routing T_15_20.lc_trk_g3_7 <X> T_15_20.wire_logic_cluster/lc_7/in_3
 (35 14)  (797 334)  (797 334)  routing T_15_20.lc_trk_g3_4 <X> T_15_20.input_2_7
 (36 14)  (798 334)  (798 334)  LC_7 Logic Functioning bit
 (37 14)  (799 334)  (799 334)  LC_7 Logic Functioning bit
 (39 14)  (801 334)  (801 334)  LC_7 Logic Functioning bit
 (41 14)  (803 334)  (803 334)  LC_7 Logic Functioning bit
 (43 14)  (805 334)  (805 334)  LC_7 Logic Functioning bit
 (14 15)  (776 335)  (776 335)  routing T_15_20.sp4_r_v_b_44 <X> T_15_20.lc_trk_g3_4
 (17 15)  (779 335)  (779 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (27 15)  (789 335)  (789 335)  routing T_15_20.lc_trk_g3_0 <X> T_15_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 335)  (790 335)  routing T_15_20.lc_trk_g3_0 <X> T_15_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 335)  (791 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 335)  (792 335)  routing T_15_20.lc_trk_g2_2 <X> T_15_20.wire_logic_cluster/lc_7/in_1
 (31 15)  (793 335)  (793 335)  routing T_15_20.lc_trk_g3_7 <X> T_15_20.wire_logic_cluster/lc_7/in_3
 (32 15)  (794 335)  (794 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (795 335)  (795 335)  routing T_15_20.lc_trk_g3_4 <X> T_15_20.input_2_7
 (34 15)  (796 335)  (796 335)  routing T_15_20.lc_trk_g3_4 <X> T_15_20.input_2_7
 (36 15)  (798 335)  (798 335)  LC_7 Logic Functioning bit
 (37 15)  (799 335)  (799 335)  LC_7 Logic Functioning bit
 (39 15)  (801 335)  (801 335)  LC_7 Logic Functioning bit
 (52 15)  (814 335)  (814 335)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_16_20

 (8 3)  (824 323)  (824 323)  routing T_16_20.sp4_h_l_36 <X> T_16_20.sp4_v_t_36
 (2 8)  (818 328)  (818 328)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_17_20

 (14 0)  (888 320)  (888 320)  routing T_17_20.sp12_h_r_0 <X> T_17_20.lc_trk_g0_0
 (14 1)  (888 321)  (888 321)  routing T_17_20.sp12_h_r_0 <X> T_17_20.lc_trk_g0_0
 (15 1)  (889 321)  (889 321)  routing T_17_20.sp12_h_r_0 <X> T_17_20.lc_trk_g0_0
 (17 1)  (891 321)  (891 321)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_0 lc_trk_g0_0
 (16 8)  (890 328)  (890 328)  routing T_17_20.sp4_v_t_12 <X> T_17_20.lc_trk_g2_1
 (17 8)  (891 328)  (891 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (892 328)  (892 328)  routing T_17_20.sp4_v_t_12 <X> T_17_20.lc_trk_g2_1
 (28 8)  (902 328)  (902 328)  routing T_17_20.lc_trk_g2_1 <X> T_17_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 328)  (903 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (906 328)  (906 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 328)  (907 328)  routing T_17_20.lc_trk_g3_2 <X> T_17_20.wire_logic_cluster/lc_4/in_3
 (34 8)  (908 328)  (908 328)  routing T_17_20.lc_trk_g3_2 <X> T_17_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 328)  (910 328)  LC_4 Logic Functioning bit
 (38 8)  (912 328)  (912 328)  LC_4 Logic Functioning bit
 (41 8)  (915 328)  (915 328)  LC_4 Logic Functioning bit
 (43 8)  (917 328)  (917 328)  LC_4 Logic Functioning bit
 (29 9)  (903 329)  (903 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (905 329)  (905 329)  routing T_17_20.lc_trk_g3_2 <X> T_17_20.wire_logic_cluster/lc_4/in_3
 (37 9)  (911 329)  (911 329)  LC_4 Logic Functioning bit
 (39 9)  (913 329)  (913 329)  LC_4 Logic Functioning bit
 (41 9)  (915 329)  (915 329)  LC_4 Logic Functioning bit
 (43 9)  (917 329)  (917 329)  LC_4 Logic Functioning bit
 (48 9)  (922 329)  (922 329)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (22 13)  (896 333)  (896 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (899 333)  (899 333)  routing T_17_20.sp4_r_v_b_42 <X> T_17_20.lc_trk_g3_2


LogicTile_19_20

 (4 12)  (986 332)  (986 332)  routing T_19_20.sp4_h_l_44 <X> T_19_20.sp4_v_b_9
 (5 13)  (987 333)  (987 333)  routing T_19_20.sp4_h_l_44 <X> T_19_20.sp4_v_b_9


LogicTile_20_20

 (13 0)  (1049 320)  (1049 320)  routing T_20_20.sp4_v_t_39 <X> T_20_20.sp4_v_b_2


RAM_Tile_25_20

 (7 0)  (1313 320)  (1313 320)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 321)  (1313 321)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 322)  (1306 322)  routing T_25_20.glb_netwk_3 <X> T_25_20.wire_bram/ram/WCLK
 (2 2)  (1308 322)  (1308 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (1313 322)  (1313 322)  Ram config bit: MEMT_bram_cbit_3

 (22 2)  (1328 322)  (1328 322)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_t_10 lc_trk_g0_7
 (23 2)  (1329 322)  (1329 322)  routing T_25_20.sp4_v_t_10 <X> T_25_20.lc_trk_g0_7
 (24 2)  (1330 322)  (1330 322)  routing T_25_20.sp4_v_t_10 <X> T_25_20.lc_trk_g0_7
 (0 3)  (1306 323)  (1306 323)  routing T_25_20.glb_netwk_3 <X> T_25_20.wire_bram/ram/WCLK
 (3 3)  (1309 323)  (1309 323)  routing T_25_20.sp12_v_b_0 <X> T_25_20.sp12_h_l_23
 (7 3)  (1313 323)  (1313 323)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (1313 324)  (1313 324)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_5

 (7 5)  (1313 325)  (1313 325)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_4

 (7 6)  (1313 326)  (1313 326)  Cascade buffer Enable bit: MEMT_LC01_inmux00_bram_cbit_7

 (7 7)  (1313 327)  (1313 327)  Cascade bit: MEMT_LC01_inmux00_bram_cbit_6

 (29 8)  (1335 328)  (1335 328)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_7 wire_bram/ram/WDATA_3
 (30 8)  (1336 328)  (1336 328)  routing T_25_20.lc_trk_g0_7 <X> T_25_20.wire_bram/ram/WDATA_3
 (30 9)  (1336 329)  (1336 329)  routing T_25_20.lc_trk_g0_7 <X> T_25_20.wire_bram/ram/WDATA_3
 (38 9)  (1344 329)  (1344 329)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_3 sp12_h_r_16
 (0 14)  (1306 334)  (1306 334)  routing T_25_20.lc_trk_g3_5 <X> T_25_20.wire_bram/ram/WE
 (1 14)  (1307 334)  (1307 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (16 14)  (1322 334)  (1322 334)  routing T_25_20.sp12_v_b_21 <X> T_25_20.lc_trk_g3_5
 (17 14)  (1323 334)  (1323 334)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (0 15)  (1306 335)  (1306 335)  routing T_25_20.lc_trk_g3_5 <X> T_25_20.wire_bram/ram/WE
 (1 15)  (1307 335)  (1307 335)  routing T_25_20.lc_trk_g3_5 <X> T_25_20.wire_bram/ram/WE
 (3 15)  (1309 335)  (1309 335)  routing T_25_20.sp12_h_l_22 <X> T_25_20.sp12_v_t_22
 (18 15)  (1324 335)  (1324 335)  routing T_25_20.sp12_v_b_21 <X> T_25_20.lc_trk_g3_5


LogicTile_7_19

 (0 2)  (342 306)  (342 306)  routing T_7_19.lc_trk_g3_1 <X> T_7_19.wire_logic_cluster/lc_7/clk
 (2 2)  (344 306)  (344 306)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (25 2)  (367 306)  (367 306)  routing T_7_19.sp4_h_r_14 <X> T_7_19.lc_trk_g0_6
 (0 3)  (342 307)  (342 307)  routing T_7_19.lc_trk_g3_1 <X> T_7_19.wire_logic_cluster/lc_7/clk
 (2 3)  (344 307)  (344 307)  routing T_7_19.lc_trk_g3_1 <X> T_7_19.wire_logic_cluster/lc_7/clk
 (22 3)  (364 307)  (364 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (365 307)  (365 307)  routing T_7_19.sp4_h_r_14 <X> T_7_19.lc_trk_g0_6
 (24 3)  (366 307)  (366 307)  routing T_7_19.sp4_h_r_14 <X> T_7_19.lc_trk_g0_6
 (0 4)  (342 308)  (342 308)  routing T_7_19.lc_trk_g3_3 <X> T_7_19.wire_logic_cluster/lc_7/cen
 (1 4)  (343 308)  (343 308)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (342 309)  (342 309)  routing T_7_19.lc_trk_g3_3 <X> T_7_19.wire_logic_cluster/lc_7/cen
 (1 5)  (343 309)  (343 309)  routing T_7_19.lc_trk_g3_3 <X> T_7_19.wire_logic_cluster/lc_7/cen
 (3 6)  (345 310)  (345 310)  routing T_7_19.sp12_h_r_0 <X> T_7_19.sp12_v_t_23
 (3 7)  (345 311)  (345 311)  routing T_7_19.sp12_h_r_0 <X> T_7_19.sp12_v_t_23
 (5 8)  (347 312)  (347 312)  routing T_7_19.sp4_v_b_0 <X> T_7_19.sp4_h_r_6
 (4 9)  (346 313)  (346 313)  routing T_7_19.sp4_v_b_0 <X> T_7_19.sp4_h_r_6
 (6 9)  (348 313)  (348 313)  routing T_7_19.sp4_v_b_0 <X> T_7_19.sp4_h_r_6
 (31 10)  (373 314)  (373 314)  routing T_7_19.lc_trk_g0_6 <X> T_7_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (374 314)  (374 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (378 314)  (378 314)  LC_5 Logic Functioning bit
 (37 10)  (379 314)  (379 314)  LC_5 Logic Functioning bit
 (38 10)  (380 314)  (380 314)  LC_5 Logic Functioning bit
 (39 10)  (381 314)  (381 314)  LC_5 Logic Functioning bit
 (45 10)  (387 314)  (387 314)  LC_5 Logic Functioning bit
 (46 10)  (388 314)  (388 314)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (31 11)  (373 315)  (373 315)  routing T_7_19.lc_trk_g0_6 <X> T_7_19.wire_logic_cluster/lc_5/in_3
 (36 11)  (378 315)  (378 315)  LC_5 Logic Functioning bit
 (37 11)  (379 315)  (379 315)  LC_5 Logic Functioning bit
 (38 11)  (380 315)  (380 315)  LC_5 Logic Functioning bit
 (39 11)  (381 315)  (381 315)  LC_5 Logic Functioning bit
 (44 11)  (386 315)  (386 315)  LC_5 Logic Functioning bit
 (15 12)  (357 316)  (357 316)  routing T_7_19.sp4_h_r_33 <X> T_7_19.lc_trk_g3_1
 (16 12)  (358 316)  (358 316)  routing T_7_19.sp4_h_r_33 <X> T_7_19.lc_trk_g3_1
 (17 12)  (359 316)  (359 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (360 316)  (360 316)  routing T_7_19.sp4_h_r_33 <X> T_7_19.lc_trk_g3_1
 (22 12)  (364 316)  (364 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (12 13)  (354 317)  (354 317)  routing T_7_19.sp4_h_r_11 <X> T_7_19.sp4_v_b_11
 (0 14)  (342 318)  (342 318)  routing T_7_19.lc_trk_g3_5 <X> T_7_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (343 318)  (343 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (357 318)  (357 318)  routing T_7_19.sp4_h_l_16 <X> T_7_19.lc_trk_g3_5
 (16 14)  (358 318)  (358 318)  routing T_7_19.sp4_h_l_16 <X> T_7_19.lc_trk_g3_5
 (17 14)  (359 318)  (359 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (0 15)  (342 319)  (342 319)  routing T_7_19.lc_trk_g3_5 <X> T_7_19.wire_logic_cluster/lc_7/s_r
 (1 15)  (343 319)  (343 319)  routing T_7_19.lc_trk_g3_5 <X> T_7_19.wire_logic_cluster/lc_7/s_r
 (18 15)  (360 319)  (360 319)  routing T_7_19.sp4_h_l_16 <X> T_7_19.lc_trk_g3_5


RAM_Tile_8_19

 (4 0)  (400 304)  (400 304)  routing T_8_19.sp4_v_t_41 <X> T_8_19.sp4_v_b_0
 (6 0)  (402 304)  (402 304)  routing T_8_19.sp4_v_t_41 <X> T_8_19.sp4_v_b_0
 (14 0)  (410 304)  (410 304)  routing T_8_19.sp4_h_r_16 <X> T_8_19.lc_trk_g0_0
 (21 0)  (417 304)  (417 304)  routing T_8_19.sp4_h_l_6 <X> T_8_19.lc_trk_g0_3
 (22 0)  (418 304)  (418 304)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_l_6 lc_trk_g0_3
 (23 0)  (419 304)  (419 304)  routing T_8_19.sp4_h_l_6 <X> T_8_19.lc_trk_g0_3
 (24 0)  (420 304)  (420 304)  routing T_8_19.sp4_h_l_6 <X> T_8_19.lc_trk_g0_3
 (7 1)  (403 305)  (403 305)  Ram config bit: MEMB_Power_Up_Control

 (14 1)  (410 305)  (410 305)  routing T_8_19.sp4_h_r_16 <X> T_8_19.lc_trk_g0_0
 (15 1)  (411 305)  (411 305)  routing T_8_19.sp4_h_r_16 <X> T_8_19.lc_trk_g0_0
 (16 1)  (412 305)  (412 305)  routing T_8_19.sp4_h_r_16 <X> T_8_19.lc_trk_g0_0
 (17 1)  (413 305)  (413 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_16 lc_trk_g0_0
 (21 1)  (417 305)  (417 305)  routing T_8_19.sp4_h_l_6 <X> T_8_19.lc_trk_g0_3
 (2 2)  (398 306)  (398 306)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_bram/ram/RCLK
 (2 3)  (398 307)  (398 307)  routing T_8_19.lc_trk_g0_0 <X> T_8_19.wire_bram/ram/RCLK
 (3 6)  (399 310)  (399 310)  routing T_8_19.sp12_h_r_0 <X> T_8_19.sp12_v_t_23
 (3 7)  (399 311)  (399 311)  routing T_8_19.sp12_h_r_0 <X> T_8_19.sp12_v_t_23
 (29 8)  (425 312)  (425 312)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_3 wire_bram/ram/WDATA_11
 (30 9)  (426 313)  (426 313)  routing T_8_19.lc_trk_g0_3 <X> T_8_19.wire_bram/ram/WDATA_11
 (36 9)  (432 313)  (432 313)  Enable bit of Mux _out_links/OutMux6_4 => wire_bram/ram/RDATA_11 sp4_h_r_8
 (14 10)  (410 314)  (410 314)  routing T_8_19.sp4_h_r_36 <X> T_8_19.lc_trk_g2_4
 (15 11)  (411 315)  (411 315)  routing T_8_19.sp4_h_r_36 <X> T_8_19.lc_trk_g2_4
 (16 11)  (412 315)  (412 315)  routing T_8_19.sp4_h_r_36 <X> T_8_19.lc_trk_g2_4
 (17 11)  (413 315)  (413 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (12 12)  (408 316)  (408 316)  routing T_8_19.sp4_v_b_5 <X> T_8_19.sp4_h_r_11
 (11 13)  (407 317)  (407 317)  routing T_8_19.sp4_v_b_5 <X> T_8_19.sp4_h_r_11
 (13 13)  (409 317)  (409 317)  routing T_8_19.sp4_v_b_5 <X> T_8_19.sp4_h_r_11
 (0 14)  (396 318)  (396 318)  routing T_8_19.lc_trk_g2_4 <X> T_8_19.wire_bram/ram/RE
 (1 14)  (397 318)  (397 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (13 14)  (409 318)  (409 318)  routing T_8_19.sp4_v_b_11 <X> T_8_19.sp4_v_t_46
 (1 15)  (397 319)  (397 319)  routing T_8_19.lc_trk_g2_4 <X> T_8_19.wire_bram/ram/RE
 (9 15)  (405 319)  (405 319)  routing T_8_19.sp4_v_b_10 <X> T_8_19.sp4_v_t_47


LogicTile_9_19

 (32 0)  (470 304)  (470 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 304)  (471 304)  routing T_9_19.lc_trk_g2_1 <X> T_9_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (474 304)  (474 304)  LC_0 Logic Functioning bit
 (37 0)  (475 304)  (475 304)  LC_0 Logic Functioning bit
 (38 0)  (476 304)  (476 304)  LC_0 Logic Functioning bit
 (39 0)  (477 304)  (477 304)  LC_0 Logic Functioning bit
 (45 0)  (483 304)  (483 304)  LC_0 Logic Functioning bit
 (8 1)  (446 305)  (446 305)  routing T_9_19.sp4_h_r_1 <X> T_9_19.sp4_v_b_1
 (19 1)  (457 305)  (457 305)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (36 1)  (474 305)  (474 305)  LC_0 Logic Functioning bit
 (37 1)  (475 305)  (475 305)  LC_0 Logic Functioning bit
 (38 1)  (476 305)  (476 305)  LC_0 Logic Functioning bit
 (39 1)  (477 305)  (477 305)  LC_0 Logic Functioning bit
 (44 1)  (482 305)  (482 305)  LC_0 Logic Functioning bit
 (2 2)  (440 306)  (440 306)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (8 2)  (446 306)  (446 306)  routing T_9_19.sp4_v_t_36 <X> T_9_19.sp4_h_l_36
 (9 2)  (447 306)  (447 306)  routing T_9_19.sp4_v_t_36 <X> T_9_19.sp4_h_l_36
 (0 3)  (438 307)  (438 307)  routing T_9_19.lc_trk_g1_1 <X> T_9_19.wire_logic_cluster/lc_7/clk
 (2 3)  (440 307)  (440 307)  routing T_9_19.lc_trk_g1_1 <X> T_9_19.wire_logic_cluster/lc_7/clk
 (0 4)  (438 308)  (438 308)  routing T_9_19.lc_trk_g3_3 <X> T_9_19.wire_logic_cluster/lc_7/cen
 (1 4)  (439 308)  (439 308)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (12 4)  (450 308)  (450 308)  routing T_9_19.sp4_h_l_39 <X> T_9_19.sp4_h_r_5
 (15 4)  (453 308)  (453 308)  routing T_9_19.sp4_h_r_1 <X> T_9_19.lc_trk_g1_1
 (16 4)  (454 308)  (454 308)  routing T_9_19.sp4_h_r_1 <X> T_9_19.lc_trk_g1_1
 (17 4)  (455 308)  (455 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (0 5)  (438 309)  (438 309)  routing T_9_19.lc_trk_g3_3 <X> T_9_19.wire_logic_cluster/lc_7/cen
 (1 5)  (439 309)  (439 309)  routing T_9_19.lc_trk_g3_3 <X> T_9_19.wire_logic_cluster/lc_7/cen
 (8 5)  (446 309)  (446 309)  routing T_9_19.sp4_h_r_4 <X> T_9_19.sp4_v_b_4
 (13 5)  (451 309)  (451 309)  routing T_9_19.sp4_h_l_39 <X> T_9_19.sp4_h_r_5
 (18 5)  (456 309)  (456 309)  routing T_9_19.sp4_h_r_1 <X> T_9_19.lc_trk_g1_1
 (12 6)  (450 310)  (450 310)  routing T_9_19.sp4_v_b_5 <X> T_9_19.sp4_h_l_40
 (16 6)  (454 310)  (454 310)  routing T_9_19.sp4_v_b_5 <X> T_9_19.lc_trk_g1_5
 (17 6)  (455 310)  (455 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (456 310)  (456 310)  routing T_9_19.sp4_v_b_5 <X> T_9_19.lc_trk_g1_5
 (32 6)  (470 310)  (470 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (471 310)  (471 310)  routing T_9_19.lc_trk_g2_0 <X> T_9_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (474 310)  (474 310)  LC_3 Logic Functioning bit
 (37 6)  (475 310)  (475 310)  LC_3 Logic Functioning bit
 (38 6)  (476 310)  (476 310)  LC_3 Logic Functioning bit
 (39 6)  (477 310)  (477 310)  LC_3 Logic Functioning bit
 (45 6)  (483 310)  (483 310)  LC_3 Logic Functioning bit
 (36 7)  (474 311)  (474 311)  LC_3 Logic Functioning bit
 (37 7)  (475 311)  (475 311)  LC_3 Logic Functioning bit
 (38 7)  (476 311)  (476 311)  LC_3 Logic Functioning bit
 (39 7)  (477 311)  (477 311)  LC_3 Logic Functioning bit
 (47 7)  (485 311)  (485 311)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (3 8)  (441 312)  (441 312)  routing T_9_19.sp12_h_r_1 <X> T_9_19.sp12_v_b_1
 (11 8)  (449 312)  (449 312)  routing T_9_19.sp4_h_r_3 <X> T_9_19.sp4_v_b_8
 (14 8)  (452 312)  (452 312)  routing T_9_19.wire_logic_cluster/lc_0/out <X> T_9_19.lc_trk_g2_0
 (15 8)  (453 312)  (453 312)  routing T_9_19.rgt_op_1 <X> T_9_19.lc_trk_g2_1
 (17 8)  (455 312)  (455 312)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (456 312)  (456 312)  routing T_9_19.rgt_op_1 <X> T_9_19.lc_trk_g2_1
 (3 9)  (441 313)  (441 313)  routing T_9_19.sp12_h_r_1 <X> T_9_19.sp12_v_b_1
 (17 9)  (455 313)  (455 313)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (9 11)  (447 315)  (447 315)  routing T_9_19.sp4_v_b_7 <X> T_9_19.sp4_v_t_42
 (4 12)  (442 316)  (442 316)  routing T_9_19.sp4_v_t_36 <X> T_9_19.sp4_v_b_9
 (6 12)  (444 316)  (444 316)  routing T_9_19.sp4_v_t_36 <X> T_9_19.sp4_v_b_9
 (22 12)  (460 316)  (460 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (461 316)  (461 316)  routing T_9_19.sp4_v_t_30 <X> T_9_19.lc_trk_g3_3
 (24 12)  (462 316)  (462 316)  routing T_9_19.sp4_v_t_30 <X> T_9_19.lc_trk_g3_3
 (1 14)  (439 318)  (439 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (438 319)  (438 319)  routing T_9_19.lc_trk_g1_5 <X> T_9_19.wire_logic_cluster/lc_7/s_r
 (1 15)  (439 319)  (439 319)  routing T_9_19.lc_trk_g1_5 <X> T_9_19.wire_logic_cluster/lc_7/s_r
 (4 15)  (442 319)  (442 319)  routing T_9_19.sp4_h_r_1 <X> T_9_19.sp4_h_l_44
 (6 15)  (444 319)  (444 319)  routing T_9_19.sp4_h_r_1 <X> T_9_19.sp4_h_l_44


LogicTile_10_19

 (2 2)  (494 306)  (494 306)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (31 2)  (523 306)  (523 306)  routing T_10_19.lc_trk_g2_4 <X> T_10_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 306)  (524 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 306)  (525 306)  routing T_10_19.lc_trk_g2_4 <X> T_10_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 306)  (528 306)  LC_1 Logic Functioning bit
 (37 2)  (529 306)  (529 306)  LC_1 Logic Functioning bit
 (38 2)  (530 306)  (530 306)  LC_1 Logic Functioning bit
 (39 2)  (531 306)  (531 306)  LC_1 Logic Functioning bit
 (45 2)  (537 306)  (537 306)  LC_1 Logic Functioning bit
 (0 3)  (492 307)  (492 307)  routing T_10_19.lc_trk_g1_1 <X> T_10_19.wire_logic_cluster/lc_7/clk
 (2 3)  (494 307)  (494 307)  routing T_10_19.lc_trk_g1_1 <X> T_10_19.wire_logic_cluster/lc_7/clk
 (14 3)  (506 307)  (506 307)  routing T_10_19.sp12_h_r_20 <X> T_10_19.lc_trk_g0_4
 (16 3)  (508 307)  (508 307)  routing T_10_19.sp12_h_r_20 <X> T_10_19.lc_trk_g0_4
 (17 3)  (509 307)  (509 307)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (36 3)  (528 307)  (528 307)  LC_1 Logic Functioning bit
 (37 3)  (529 307)  (529 307)  LC_1 Logic Functioning bit
 (38 3)  (530 307)  (530 307)  LC_1 Logic Functioning bit
 (39 3)  (531 307)  (531 307)  LC_1 Logic Functioning bit
 (0 4)  (492 308)  (492 308)  routing T_10_19.lc_trk_g2_2 <X> T_10_19.wire_logic_cluster/lc_7/cen
 (1 4)  (493 308)  (493 308)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (15 4)  (507 308)  (507 308)  routing T_10_19.sp4_h_l_4 <X> T_10_19.lc_trk_g1_1
 (16 4)  (508 308)  (508 308)  routing T_10_19.sp4_h_l_4 <X> T_10_19.lc_trk_g1_1
 (17 4)  (509 308)  (509 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (510 308)  (510 308)  routing T_10_19.sp4_h_l_4 <X> T_10_19.lc_trk_g1_1
 (1 5)  (493 309)  (493 309)  routing T_10_19.lc_trk_g2_2 <X> T_10_19.wire_logic_cluster/lc_7/cen
 (18 5)  (510 309)  (510 309)  routing T_10_19.sp4_h_l_4 <X> T_10_19.lc_trk_g1_1
 (3 6)  (495 310)  (495 310)  routing T_10_19.sp12_h_r_0 <X> T_10_19.sp12_v_t_23
 (3 7)  (495 311)  (495 311)  routing T_10_19.sp12_h_r_0 <X> T_10_19.sp12_v_t_23
 (22 8)  (514 312)  (514 312)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (516 312)  (516 312)  routing T_10_19.tnr_op_3 <X> T_10_19.lc_trk_g2_3
 (32 8)  (524 312)  (524 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 312)  (525 312)  routing T_10_19.lc_trk_g2_3 <X> T_10_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 312)  (528 312)  LC_4 Logic Functioning bit
 (37 8)  (529 312)  (529 312)  LC_4 Logic Functioning bit
 (38 8)  (530 312)  (530 312)  LC_4 Logic Functioning bit
 (39 8)  (531 312)  (531 312)  LC_4 Logic Functioning bit
 (45 8)  (537 312)  (537 312)  LC_4 Logic Functioning bit
 (22 9)  (514 313)  (514 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (517 313)  (517 313)  routing T_10_19.sp4_r_v_b_34 <X> T_10_19.lc_trk_g2_2
 (31 9)  (523 313)  (523 313)  routing T_10_19.lc_trk_g2_3 <X> T_10_19.wire_logic_cluster/lc_4/in_3
 (36 9)  (528 313)  (528 313)  LC_4 Logic Functioning bit
 (37 9)  (529 313)  (529 313)  LC_4 Logic Functioning bit
 (38 9)  (530 313)  (530 313)  LC_4 Logic Functioning bit
 (39 9)  (531 313)  (531 313)  LC_4 Logic Functioning bit
 (44 9)  (536 313)  (536 313)  LC_4 Logic Functioning bit
 (14 10)  (506 314)  (506 314)  routing T_10_19.wire_logic_cluster/lc_4/out <X> T_10_19.lc_trk_g2_4
 (17 11)  (509 315)  (509 315)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (1 14)  (493 318)  (493 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (493 319)  (493 319)  routing T_10_19.lc_trk_g0_4 <X> T_10_19.wire_logic_cluster/lc_7/s_r


LogicTile_11_19

 (21 0)  (567 304)  (567 304)  routing T_11_19.bnr_op_3 <X> T_11_19.lc_trk_g0_3
 (22 0)  (568 304)  (568 304)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (25 0)  (571 304)  (571 304)  routing T_11_19.bnr_op_2 <X> T_11_19.lc_trk_g0_2
 (29 0)  (575 304)  (575 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (578 304)  (578 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (580 304)  (580 304)  routing T_11_19.lc_trk_g1_0 <X> T_11_19.wire_logic_cluster/lc_0/in_3
 (38 0)  (584 304)  (584 304)  LC_0 Logic Functioning bit
 (41 0)  (587 304)  (587 304)  LC_0 Logic Functioning bit
 (47 0)  (593 304)  (593 304)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (9 1)  (555 305)  (555 305)  routing T_11_19.sp4_v_t_40 <X> T_11_19.sp4_v_b_1
 (10 1)  (556 305)  (556 305)  routing T_11_19.sp4_v_t_40 <X> T_11_19.sp4_v_b_1
 (21 1)  (567 305)  (567 305)  routing T_11_19.bnr_op_3 <X> T_11_19.lc_trk_g0_3
 (22 1)  (568 305)  (568 305)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (571 305)  (571 305)  routing T_11_19.bnr_op_2 <X> T_11_19.lc_trk_g0_2
 (26 1)  (572 305)  (572 305)  routing T_11_19.lc_trk_g0_2 <X> T_11_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 305)  (575 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 305)  (576 305)  routing T_11_19.lc_trk_g0_3 <X> T_11_19.wire_logic_cluster/lc_0/in_1
 (32 1)  (578 305)  (578 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (579 305)  (579 305)  routing T_11_19.lc_trk_g3_3 <X> T_11_19.input_2_0
 (34 1)  (580 305)  (580 305)  routing T_11_19.lc_trk_g3_3 <X> T_11_19.input_2_0
 (35 1)  (581 305)  (581 305)  routing T_11_19.lc_trk_g3_3 <X> T_11_19.input_2_0
 (39 1)  (585 305)  (585 305)  LC_0 Logic Functioning bit
 (41 1)  (587 305)  (587 305)  LC_0 Logic Functioning bit
 (12 4)  (558 308)  (558 308)  routing T_11_19.sp4_v_b_5 <X> T_11_19.sp4_h_r_5
 (14 4)  (560 308)  (560 308)  routing T_11_19.sp4_v_b_0 <X> T_11_19.lc_trk_g1_0
 (11 5)  (557 309)  (557 309)  routing T_11_19.sp4_v_b_5 <X> T_11_19.sp4_h_r_5
 (16 5)  (562 309)  (562 309)  routing T_11_19.sp4_v_b_0 <X> T_11_19.lc_trk_g1_0
 (17 5)  (563 309)  (563 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_0 lc_trk_g1_0
 (3 6)  (549 310)  (549 310)  routing T_11_19.sp12_v_b_0 <X> T_11_19.sp12_v_t_23
 (12 6)  (558 310)  (558 310)  routing T_11_19.sp4_v_t_40 <X> T_11_19.sp4_h_l_40
 (11 7)  (557 311)  (557 311)  routing T_11_19.sp4_v_t_40 <X> T_11_19.sp4_h_l_40
 (11 10)  (557 314)  (557 314)  routing T_11_19.sp4_v_b_5 <X> T_11_19.sp4_v_t_45
 (12 11)  (558 315)  (558 315)  routing T_11_19.sp4_v_b_5 <X> T_11_19.sp4_v_t_45
 (22 12)  (568 316)  (568 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (569 316)  (569 316)  routing T_11_19.sp4_h_r_27 <X> T_11_19.lc_trk_g3_3
 (24 12)  (570 316)  (570 316)  routing T_11_19.sp4_h_r_27 <X> T_11_19.lc_trk_g3_3
 (21 13)  (567 317)  (567 317)  routing T_11_19.sp4_h_r_27 <X> T_11_19.lc_trk_g3_3
 (12 14)  (558 318)  (558 318)  routing T_11_19.sp4_v_t_40 <X> T_11_19.sp4_h_l_46
 (11 15)  (557 319)  (557 319)  routing T_11_19.sp4_v_t_40 <X> T_11_19.sp4_h_l_46
 (13 15)  (559 319)  (559 319)  routing T_11_19.sp4_v_t_40 <X> T_11_19.sp4_h_l_46


LogicTile_12_19

 (28 0)  (628 304)  (628 304)  routing T_12_19.lc_trk_g2_5 <X> T_12_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 304)  (629 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 304)  (630 304)  routing T_12_19.lc_trk_g2_5 <X> T_12_19.wire_logic_cluster/lc_0/in_1
 (31 0)  (631 304)  (631 304)  routing T_12_19.lc_trk_g3_6 <X> T_12_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 304)  (632 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 304)  (633 304)  routing T_12_19.lc_trk_g3_6 <X> T_12_19.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 304)  (634 304)  routing T_12_19.lc_trk_g3_6 <X> T_12_19.wire_logic_cluster/lc_0/in_3
 (38 0)  (638 304)  (638 304)  LC_0 Logic Functioning bit
 (41 0)  (641 304)  (641 304)  LC_0 Logic Functioning bit
 (52 0)  (652 304)  (652 304)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (9 1)  (609 305)  (609 305)  routing T_12_19.sp4_v_t_40 <X> T_12_19.sp4_v_b_1
 (10 1)  (610 305)  (610 305)  routing T_12_19.sp4_v_t_40 <X> T_12_19.sp4_v_b_1
 (27 1)  (627 305)  (627 305)  routing T_12_19.lc_trk_g3_1 <X> T_12_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (628 305)  (628 305)  routing T_12_19.lc_trk_g3_1 <X> T_12_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 305)  (629 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (631 305)  (631 305)  routing T_12_19.lc_trk_g3_6 <X> T_12_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (632 305)  (632 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (633 305)  (633 305)  routing T_12_19.lc_trk_g2_2 <X> T_12_19.input_2_0
 (35 1)  (635 305)  (635 305)  routing T_12_19.lc_trk_g2_2 <X> T_12_19.input_2_0
 (39 1)  (639 305)  (639 305)  LC_0 Logic Functioning bit
 (41 1)  (641 305)  (641 305)  LC_0 Logic Functioning bit
 (2 2)  (602 306)  (602 306)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (17 2)  (617 306)  (617 306)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (618 306)  (618 306)  routing T_12_19.bnr_op_5 <X> T_12_19.lc_trk_g0_5
 (25 2)  (625 306)  (625 306)  routing T_12_19.sp4_v_t_3 <X> T_12_19.lc_trk_g0_6
 (27 2)  (627 306)  (627 306)  routing T_12_19.lc_trk_g3_7 <X> T_12_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 306)  (628 306)  routing T_12_19.lc_trk_g3_7 <X> T_12_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 306)  (629 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 306)  (630 306)  routing T_12_19.lc_trk_g3_7 <X> T_12_19.wire_logic_cluster/lc_1/in_1
 (31 2)  (631 306)  (631 306)  routing T_12_19.lc_trk_g2_6 <X> T_12_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 306)  (632 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 306)  (633 306)  routing T_12_19.lc_trk_g2_6 <X> T_12_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 306)  (636 306)  LC_1 Logic Functioning bit
 (38 2)  (638 306)  (638 306)  LC_1 Logic Functioning bit
 (0 3)  (600 307)  (600 307)  routing T_12_19.lc_trk_g1_1 <X> T_12_19.wire_logic_cluster/lc_7/clk
 (2 3)  (602 307)  (602 307)  routing T_12_19.lc_trk_g1_1 <X> T_12_19.wire_logic_cluster/lc_7/clk
 (3 3)  (603 307)  (603 307)  routing T_12_19.sp12_v_b_0 <X> T_12_19.sp12_h_l_23
 (18 3)  (618 307)  (618 307)  routing T_12_19.bnr_op_5 <X> T_12_19.lc_trk_g0_5
 (22 3)  (622 307)  (622 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (623 307)  (623 307)  routing T_12_19.sp4_v_t_3 <X> T_12_19.lc_trk_g0_6
 (25 3)  (625 307)  (625 307)  routing T_12_19.sp4_v_t_3 <X> T_12_19.lc_trk_g0_6
 (27 3)  (627 307)  (627 307)  routing T_12_19.lc_trk_g1_0 <X> T_12_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 307)  (629 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 307)  (630 307)  routing T_12_19.lc_trk_g3_7 <X> T_12_19.wire_logic_cluster/lc_1/in_1
 (31 3)  (631 307)  (631 307)  routing T_12_19.lc_trk_g2_6 <X> T_12_19.wire_logic_cluster/lc_1/in_3
 (36 3)  (636 307)  (636 307)  LC_1 Logic Functioning bit
 (37 3)  (637 307)  (637 307)  LC_1 Logic Functioning bit
 (38 3)  (638 307)  (638 307)  LC_1 Logic Functioning bit
 (39 3)  (639 307)  (639 307)  LC_1 Logic Functioning bit
 (41 3)  (641 307)  (641 307)  LC_1 Logic Functioning bit
 (43 3)  (643 307)  (643 307)  LC_1 Logic Functioning bit
 (8 4)  (608 308)  (608 308)  routing T_12_19.sp4_h_l_45 <X> T_12_19.sp4_h_r_4
 (10 4)  (610 308)  (610 308)  routing T_12_19.sp4_h_l_45 <X> T_12_19.sp4_h_r_4
 (17 4)  (617 308)  (617 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (26 4)  (626 308)  (626 308)  routing T_12_19.lc_trk_g3_5 <X> T_12_19.wire_logic_cluster/lc_2/in_0
 (29 4)  (629 308)  (629 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 308)  (630 308)  routing T_12_19.lc_trk_g0_5 <X> T_12_19.wire_logic_cluster/lc_2/in_1
 (31 4)  (631 308)  (631 308)  routing T_12_19.lc_trk_g1_4 <X> T_12_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 308)  (632 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (634 308)  (634 308)  routing T_12_19.lc_trk_g1_4 <X> T_12_19.wire_logic_cluster/lc_2/in_3
 (35 4)  (635 308)  (635 308)  routing T_12_19.lc_trk_g0_6 <X> T_12_19.input_2_2
 (36 4)  (636 308)  (636 308)  LC_2 Logic Functioning bit
 (37 4)  (637 308)  (637 308)  LC_2 Logic Functioning bit
 (38 4)  (638 308)  (638 308)  LC_2 Logic Functioning bit
 (39 4)  (639 308)  (639 308)  LC_2 Logic Functioning bit
 (43 4)  (643 308)  (643 308)  LC_2 Logic Functioning bit
 (9 5)  (609 309)  (609 309)  routing T_12_19.sp4_v_t_45 <X> T_12_19.sp4_v_b_4
 (10 5)  (610 309)  (610 309)  routing T_12_19.sp4_v_t_45 <X> T_12_19.sp4_v_b_4
 (14 5)  (614 309)  (614 309)  routing T_12_19.sp4_r_v_b_24 <X> T_12_19.lc_trk_g1_0
 (17 5)  (617 309)  (617 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (22 5)  (622 309)  (622 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (27 5)  (627 309)  (627 309)  routing T_12_19.lc_trk_g3_5 <X> T_12_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 309)  (628 309)  routing T_12_19.lc_trk_g3_5 <X> T_12_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 309)  (629 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (32 5)  (632 309)  (632 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (635 309)  (635 309)  routing T_12_19.lc_trk_g0_6 <X> T_12_19.input_2_2
 (36 5)  (636 309)  (636 309)  LC_2 Logic Functioning bit
 (38 5)  (638 309)  (638 309)  LC_2 Logic Functioning bit
 (39 5)  (639 309)  (639 309)  LC_2 Logic Functioning bit
 (3 6)  (603 310)  (603 310)  routing T_12_19.sp12_h_r_0 <X> T_12_19.sp12_v_t_23
 (14 6)  (614 310)  (614 310)  routing T_12_19.wire_logic_cluster/lc_4/out <X> T_12_19.lc_trk_g1_4
 (25 6)  (625 310)  (625 310)  routing T_12_19.sp4_v_t_3 <X> T_12_19.lc_trk_g1_6
 (26 6)  (626 310)  (626 310)  routing T_12_19.lc_trk_g3_6 <X> T_12_19.wire_logic_cluster/lc_3/in_0
 (28 6)  (628 310)  (628 310)  routing T_12_19.lc_trk_g2_2 <X> T_12_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 310)  (629 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (631 310)  (631 310)  routing T_12_19.lc_trk_g2_4 <X> T_12_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 310)  (632 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 310)  (633 310)  routing T_12_19.lc_trk_g2_4 <X> T_12_19.wire_logic_cluster/lc_3/in_3
 (37 6)  (637 310)  (637 310)  LC_3 Logic Functioning bit
 (42 6)  (642 310)  (642 310)  LC_3 Logic Functioning bit
 (47 6)  (647 310)  (647 310)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (50 6)  (650 310)  (650 310)  Cascade bit: LH_LC03_inmux02_5

 (52 6)  (652 310)  (652 310)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (3 7)  (603 311)  (603 311)  routing T_12_19.sp12_h_r_0 <X> T_12_19.sp12_v_t_23
 (10 7)  (610 311)  (610 311)  routing T_12_19.sp4_h_l_46 <X> T_12_19.sp4_v_t_41
 (17 7)  (617 311)  (617 311)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (622 311)  (622 311)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (623 311)  (623 311)  routing T_12_19.sp4_v_t_3 <X> T_12_19.lc_trk_g1_6
 (25 7)  (625 311)  (625 311)  routing T_12_19.sp4_v_t_3 <X> T_12_19.lc_trk_g1_6
 (26 7)  (626 311)  (626 311)  routing T_12_19.lc_trk_g3_6 <X> T_12_19.wire_logic_cluster/lc_3/in_0
 (27 7)  (627 311)  (627 311)  routing T_12_19.lc_trk_g3_6 <X> T_12_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 311)  (628 311)  routing T_12_19.lc_trk_g3_6 <X> T_12_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 311)  (629 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 311)  (630 311)  routing T_12_19.lc_trk_g2_2 <X> T_12_19.wire_logic_cluster/lc_3/in_1
 (37 7)  (637 311)  (637 311)  LC_3 Logic Functioning bit
 (39 7)  (639 311)  (639 311)  LC_3 Logic Functioning bit
 (25 8)  (625 312)  (625 312)  routing T_12_19.sp4_h_r_42 <X> T_12_19.lc_trk_g2_2
 (26 8)  (626 312)  (626 312)  routing T_12_19.lc_trk_g2_4 <X> T_12_19.wire_logic_cluster/lc_4/in_0
 (27 8)  (627 312)  (627 312)  routing T_12_19.lc_trk_g3_2 <X> T_12_19.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 312)  (628 312)  routing T_12_19.lc_trk_g3_2 <X> T_12_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 312)  (629 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (631 312)  (631 312)  routing T_12_19.lc_trk_g3_6 <X> T_12_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 312)  (632 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 312)  (633 312)  routing T_12_19.lc_trk_g3_6 <X> T_12_19.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 312)  (634 312)  routing T_12_19.lc_trk_g3_6 <X> T_12_19.wire_logic_cluster/lc_4/in_3
 (38 8)  (638 312)  (638 312)  LC_4 Logic Functioning bit
 (41 8)  (641 312)  (641 312)  LC_4 Logic Functioning bit
 (45 8)  (645 312)  (645 312)  LC_4 Logic Functioning bit
 (22 9)  (622 313)  (622 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (623 313)  (623 313)  routing T_12_19.sp4_h_r_42 <X> T_12_19.lc_trk_g2_2
 (24 9)  (624 313)  (624 313)  routing T_12_19.sp4_h_r_42 <X> T_12_19.lc_trk_g2_2
 (25 9)  (625 313)  (625 313)  routing T_12_19.sp4_h_r_42 <X> T_12_19.lc_trk_g2_2
 (28 9)  (628 313)  (628 313)  routing T_12_19.lc_trk_g2_4 <X> T_12_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 313)  (629 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 313)  (630 313)  routing T_12_19.lc_trk_g3_2 <X> T_12_19.wire_logic_cluster/lc_4/in_1
 (31 9)  (631 313)  (631 313)  routing T_12_19.lc_trk_g3_6 <X> T_12_19.wire_logic_cluster/lc_4/in_3
 (32 9)  (632 313)  (632 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (633 313)  (633 313)  routing T_12_19.lc_trk_g2_2 <X> T_12_19.input_2_4
 (35 9)  (635 313)  (635 313)  routing T_12_19.lc_trk_g2_2 <X> T_12_19.input_2_4
 (39 9)  (639 313)  (639 313)  LC_4 Logic Functioning bit
 (41 9)  (641 313)  (641 313)  LC_4 Logic Functioning bit
 (48 9)  (648 313)  (648 313)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (51 9)  (651 313)  (651 313)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (17 10)  (617 314)  (617 314)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (618 314)  (618 314)  routing T_12_19.wire_logic_cluster/lc_5/out <X> T_12_19.lc_trk_g2_5
 (25 10)  (625 314)  (625 314)  routing T_12_19.wire_logic_cluster/lc_6/out <X> T_12_19.lc_trk_g2_6
 (26 10)  (626 314)  (626 314)  routing T_12_19.lc_trk_g1_6 <X> T_12_19.wire_logic_cluster/lc_5/in_0
 (28 10)  (628 314)  (628 314)  routing T_12_19.lc_trk_g2_6 <X> T_12_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 314)  (629 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 314)  (630 314)  routing T_12_19.lc_trk_g2_6 <X> T_12_19.wire_logic_cluster/lc_5/in_1
 (31 10)  (631 314)  (631 314)  routing T_12_19.lc_trk_g3_5 <X> T_12_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 314)  (632 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 314)  (633 314)  routing T_12_19.lc_trk_g3_5 <X> T_12_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (634 314)  (634 314)  routing T_12_19.lc_trk_g3_5 <X> T_12_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 314)  (636 314)  LC_5 Logic Functioning bit
 (41 10)  (641 314)  (641 314)  LC_5 Logic Functioning bit
 (43 10)  (643 314)  (643 314)  LC_5 Logic Functioning bit
 (16 11)  (616 315)  (616 315)  routing T_12_19.sp12_v_b_12 <X> T_12_19.lc_trk_g2_4
 (17 11)  (617 315)  (617 315)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (22 11)  (622 315)  (622 315)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (626 315)  (626 315)  routing T_12_19.lc_trk_g1_6 <X> T_12_19.wire_logic_cluster/lc_5/in_0
 (27 11)  (627 315)  (627 315)  routing T_12_19.lc_trk_g1_6 <X> T_12_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 315)  (629 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 315)  (630 315)  routing T_12_19.lc_trk_g2_6 <X> T_12_19.wire_logic_cluster/lc_5/in_1
 (32 11)  (632 315)  (632 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (633 315)  (633 315)  routing T_12_19.lc_trk_g3_0 <X> T_12_19.input_2_5
 (34 11)  (634 315)  (634 315)  routing T_12_19.lc_trk_g3_0 <X> T_12_19.input_2_5
 (36 11)  (636 315)  (636 315)  LC_5 Logic Functioning bit
 (37 11)  (637 315)  (637 315)  LC_5 Logic Functioning bit
 (38 11)  (638 315)  (638 315)  LC_5 Logic Functioning bit
 (41 11)  (641 315)  (641 315)  LC_5 Logic Functioning bit
 (43 11)  (643 315)  (643 315)  LC_5 Logic Functioning bit
 (14 12)  (614 316)  (614 316)  routing T_12_19.rgt_op_0 <X> T_12_19.lc_trk_g3_0
 (17 12)  (617 316)  (617 316)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (618 316)  (618 316)  routing T_12_19.wire_logic_cluster/lc_1/out <X> T_12_19.lc_trk_g3_1
 (25 12)  (625 316)  (625 316)  routing T_12_19.wire_logic_cluster/lc_2/out <X> T_12_19.lc_trk_g3_2
 (27 12)  (627 316)  (627 316)  routing T_12_19.lc_trk_g1_2 <X> T_12_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 316)  (629 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (631 316)  (631 316)  routing T_12_19.lc_trk_g3_6 <X> T_12_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 316)  (632 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 316)  (633 316)  routing T_12_19.lc_trk_g3_6 <X> T_12_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (634 316)  (634 316)  routing T_12_19.lc_trk_g3_6 <X> T_12_19.wire_logic_cluster/lc_6/in_3
 (42 12)  (642 316)  (642 316)  LC_6 Logic Functioning bit
 (45 12)  (645 316)  (645 316)  LC_6 Logic Functioning bit
 (50 12)  (650 316)  (650 316)  Cascade bit: LH_LC06_inmux02_5

 (15 13)  (615 317)  (615 317)  routing T_12_19.rgt_op_0 <X> T_12_19.lc_trk_g3_0
 (17 13)  (617 317)  (617 317)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (22 13)  (622 317)  (622 317)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (627 317)  (627 317)  routing T_12_19.lc_trk_g3_1 <X> T_12_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 317)  (628 317)  routing T_12_19.lc_trk_g3_1 <X> T_12_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 317)  (629 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 317)  (630 317)  routing T_12_19.lc_trk_g1_2 <X> T_12_19.wire_logic_cluster/lc_6/in_1
 (31 13)  (631 317)  (631 317)  routing T_12_19.lc_trk_g3_6 <X> T_12_19.wire_logic_cluster/lc_6/in_3
 (37 13)  (637 317)  (637 317)  LC_6 Logic Functioning bit
 (39 13)  (639 317)  (639 317)  LC_6 Logic Functioning bit
 (42 13)  (642 317)  (642 317)  LC_6 Logic Functioning bit
 (15 14)  (615 318)  (615 318)  routing T_12_19.sp4_v_t_32 <X> T_12_19.lc_trk_g3_5
 (16 14)  (616 318)  (616 318)  routing T_12_19.sp4_v_t_32 <X> T_12_19.lc_trk_g3_5
 (17 14)  (617 318)  (617 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (21 14)  (621 318)  (621 318)  routing T_12_19.rgt_op_7 <X> T_12_19.lc_trk_g3_7
 (22 14)  (622 318)  (622 318)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (624 318)  (624 318)  routing T_12_19.rgt_op_7 <X> T_12_19.lc_trk_g3_7
 (22 15)  (622 319)  (622 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (625 319)  (625 319)  routing T_12_19.sp4_r_v_b_46 <X> T_12_19.lc_trk_g3_6


LogicTile_13_19

 (4 0)  (658 304)  (658 304)  routing T_13_19.sp4_v_t_37 <X> T_13_19.sp4_v_b_0
 (9 0)  (663 304)  (663 304)  routing T_13_19.sp4_v_t_36 <X> T_13_19.sp4_h_r_1
 (14 0)  (668 304)  (668 304)  routing T_13_19.sp4_v_b_8 <X> T_13_19.lc_trk_g0_0
 (27 0)  (681 304)  (681 304)  routing T_13_19.lc_trk_g1_6 <X> T_13_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 304)  (683 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 304)  (684 304)  routing T_13_19.lc_trk_g1_6 <X> T_13_19.wire_logic_cluster/lc_0/in_1
 (32 0)  (686 304)  (686 304)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (690 304)  (690 304)  LC_0 Logic Functioning bit
 (39 0)  (693 304)  (693 304)  LC_0 Logic Functioning bit
 (41 0)  (695 304)  (695 304)  LC_0 Logic Functioning bit
 (42 0)  (696 304)  (696 304)  LC_0 Logic Functioning bit
 (44 0)  (698 304)  (698 304)  LC_0 Logic Functioning bit
 (8 1)  (662 305)  (662 305)  routing T_13_19.sp4_h_r_1 <X> T_13_19.sp4_v_b_1
 (14 1)  (668 305)  (668 305)  routing T_13_19.sp4_v_b_8 <X> T_13_19.lc_trk_g0_0
 (16 1)  (670 305)  (670 305)  routing T_13_19.sp4_v_b_8 <X> T_13_19.lc_trk_g0_0
 (17 1)  (671 305)  (671 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (30 1)  (684 305)  (684 305)  routing T_13_19.lc_trk_g1_6 <X> T_13_19.wire_logic_cluster/lc_0/in_1
 (36 1)  (690 305)  (690 305)  LC_0 Logic Functioning bit
 (39 1)  (693 305)  (693 305)  LC_0 Logic Functioning bit
 (41 1)  (695 305)  (695 305)  LC_0 Logic Functioning bit
 (42 1)  (696 305)  (696 305)  LC_0 Logic Functioning bit
 (49 1)  (703 305)  (703 305)  Carry_In_Mux bit 

 (2 2)  (656 306)  (656 306)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (8 2)  (662 306)  (662 306)  routing T_13_19.sp4_h_r_1 <X> T_13_19.sp4_h_l_36
 (27 2)  (681 306)  (681 306)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 306)  (683 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 306)  (684 306)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.wire_logic_cluster/lc_1/in_1
 (32 2)  (686 306)  (686 306)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (690 306)  (690 306)  LC_1 Logic Functioning bit
 (39 2)  (693 306)  (693 306)  LC_1 Logic Functioning bit
 (41 2)  (695 306)  (695 306)  LC_1 Logic Functioning bit
 (42 2)  (696 306)  (696 306)  LC_1 Logic Functioning bit
 (44 2)  (698 306)  (698 306)  LC_1 Logic Functioning bit
 (46 2)  (700 306)  (700 306)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (654 307)  (654 307)  routing T_13_19.lc_trk_g1_1 <X> T_13_19.wire_logic_cluster/lc_7/clk
 (2 3)  (656 307)  (656 307)  routing T_13_19.lc_trk_g1_1 <X> T_13_19.wire_logic_cluster/lc_7/clk
 (30 3)  (684 307)  (684 307)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.wire_logic_cluster/lc_1/in_1
 (36 3)  (690 307)  (690 307)  LC_1 Logic Functioning bit
 (39 3)  (693 307)  (693 307)  LC_1 Logic Functioning bit
 (41 3)  (695 307)  (695 307)  LC_1 Logic Functioning bit
 (42 3)  (696 307)  (696 307)  LC_1 Logic Functioning bit
 (1 4)  (655 308)  (655 308)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (3 4)  (657 308)  (657 308)  routing T_13_19.sp12_v_t_23 <X> T_13_19.sp12_h_r_0
 (13 4)  (667 308)  (667 308)  routing T_13_19.sp4_v_t_40 <X> T_13_19.sp4_v_b_5
 (15 4)  (669 308)  (669 308)  routing T_13_19.sp4_h_r_1 <X> T_13_19.lc_trk_g1_1
 (16 4)  (670 308)  (670 308)  routing T_13_19.sp4_h_r_1 <X> T_13_19.lc_trk_g1_1
 (17 4)  (671 308)  (671 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (22 4)  (676 308)  (676 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (28 4)  (682 308)  (682 308)  routing T_13_19.lc_trk_g2_5 <X> T_13_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 308)  (683 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 308)  (684 308)  routing T_13_19.lc_trk_g2_5 <X> T_13_19.wire_logic_cluster/lc_2/in_1
 (32 4)  (686 308)  (686 308)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (690 308)  (690 308)  LC_2 Logic Functioning bit
 (39 4)  (693 308)  (693 308)  LC_2 Logic Functioning bit
 (41 4)  (695 308)  (695 308)  LC_2 Logic Functioning bit
 (42 4)  (696 308)  (696 308)  LC_2 Logic Functioning bit
 (44 4)  (698 308)  (698 308)  LC_2 Logic Functioning bit
 (0 5)  (654 309)  (654 309)  routing T_13_19.lc_trk_g1_3 <X> T_13_19.wire_logic_cluster/lc_7/cen
 (1 5)  (655 309)  (655 309)  routing T_13_19.lc_trk_g1_3 <X> T_13_19.wire_logic_cluster/lc_7/cen
 (9 5)  (663 309)  (663 309)  routing T_13_19.sp4_v_t_45 <X> T_13_19.sp4_v_b_4
 (10 5)  (664 309)  (664 309)  routing T_13_19.sp4_v_t_45 <X> T_13_19.sp4_v_b_4
 (18 5)  (672 309)  (672 309)  routing T_13_19.sp4_h_r_1 <X> T_13_19.lc_trk_g1_1
 (21 5)  (675 309)  (675 309)  routing T_13_19.sp4_r_v_b_27 <X> T_13_19.lc_trk_g1_3
 (36 5)  (690 309)  (690 309)  LC_2 Logic Functioning bit
 (39 5)  (693 309)  (693 309)  LC_2 Logic Functioning bit
 (41 5)  (695 309)  (695 309)  LC_2 Logic Functioning bit
 (42 5)  (696 309)  (696 309)  LC_2 Logic Functioning bit
 (51 5)  (705 309)  (705 309)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (3 6)  (657 310)  (657 310)  routing T_13_19.sp12_v_b_0 <X> T_13_19.sp12_v_t_23
 (5 6)  (659 310)  (659 310)  routing T_13_19.sp4_h_r_0 <X> T_13_19.sp4_h_l_38
 (9 6)  (663 310)  (663 310)  routing T_13_19.sp4_h_r_1 <X> T_13_19.sp4_h_l_41
 (10 6)  (664 310)  (664 310)  routing T_13_19.sp4_h_r_1 <X> T_13_19.sp4_h_l_41
 (16 6)  (670 310)  (670 310)  routing T_13_19.sp4_v_b_13 <X> T_13_19.lc_trk_g1_5
 (17 6)  (671 310)  (671 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (672 310)  (672 310)  routing T_13_19.sp4_v_b_13 <X> T_13_19.lc_trk_g1_5
 (21 6)  (675 310)  (675 310)  routing T_13_19.bnr_op_7 <X> T_13_19.lc_trk_g1_7
 (22 6)  (676 310)  (676 310)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (25 6)  (679 310)  (679 310)  routing T_13_19.lft_op_6 <X> T_13_19.lc_trk_g1_6
 (27 6)  (681 310)  (681 310)  routing T_13_19.lc_trk_g3_5 <X> T_13_19.wire_logic_cluster/lc_3/in_1
 (28 6)  (682 310)  (682 310)  routing T_13_19.lc_trk_g3_5 <X> T_13_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 310)  (683 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 310)  (684 310)  routing T_13_19.lc_trk_g3_5 <X> T_13_19.wire_logic_cluster/lc_3/in_1
 (32 6)  (686 310)  (686 310)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (690 310)  (690 310)  LC_3 Logic Functioning bit
 (39 6)  (693 310)  (693 310)  LC_3 Logic Functioning bit
 (41 6)  (695 310)  (695 310)  LC_3 Logic Functioning bit
 (42 6)  (696 310)  (696 310)  LC_3 Logic Functioning bit
 (44 6)  (698 310)  (698 310)  LC_3 Logic Functioning bit
 (48 6)  (702 310)  (702 310)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (4 7)  (658 311)  (658 311)  routing T_13_19.sp4_h_r_0 <X> T_13_19.sp4_h_l_38
 (9 7)  (663 311)  (663 311)  routing T_13_19.sp4_v_b_8 <X> T_13_19.sp4_v_t_41
 (10 7)  (664 311)  (664 311)  routing T_13_19.sp4_v_b_8 <X> T_13_19.sp4_v_t_41
 (18 7)  (672 311)  (672 311)  routing T_13_19.sp4_v_b_13 <X> T_13_19.lc_trk_g1_5
 (21 7)  (675 311)  (675 311)  routing T_13_19.bnr_op_7 <X> T_13_19.lc_trk_g1_7
 (22 7)  (676 311)  (676 311)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (678 311)  (678 311)  routing T_13_19.lft_op_6 <X> T_13_19.lc_trk_g1_6
 (36 7)  (690 311)  (690 311)  LC_3 Logic Functioning bit
 (39 7)  (693 311)  (693 311)  LC_3 Logic Functioning bit
 (41 7)  (695 311)  (695 311)  LC_3 Logic Functioning bit
 (42 7)  (696 311)  (696 311)  LC_3 Logic Functioning bit
 (15 8)  (669 312)  (669 312)  routing T_13_19.sp12_v_b_1 <X> T_13_19.lc_trk_g2_1
 (17 8)  (671 312)  (671 312)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_b_1 lc_trk_g2_1
 (18 8)  (672 312)  (672 312)  routing T_13_19.sp12_v_b_1 <X> T_13_19.lc_trk_g2_1
 (28 8)  (682 312)  (682 312)  routing T_13_19.lc_trk_g2_1 <X> T_13_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 312)  (683 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (686 312)  (686 312)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (690 312)  (690 312)  LC_4 Logic Functioning bit
 (39 8)  (693 312)  (693 312)  LC_4 Logic Functioning bit
 (41 8)  (695 312)  (695 312)  LC_4 Logic Functioning bit
 (42 8)  (696 312)  (696 312)  LC_4 Logic Functioning bit
 (44 8)  (698 312)  (698 312)  LC_4 Logic Functioning bit
 (52 8)  (706 312)  (706 312)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (18 9)  (672 313)  (672 313)  routing T_13_19.sp12_v_b_1 <X> T_13_19.lc_trk_g2_1
 (36 9)  (690 313)  (690 313)  LC_4 Logic Functioning bit
 (39 9)  (693 313)  (693 313)  LC_4 Logic Functioning bit
 (41 9)  (695 313)  (695 313)  LC_4 Logic Functioning bit
 (42 9)  (696 313)  (696 313)  LC_4 Logic Functioning bit
 (10 10)  (664 314)  (664 314)  routing T_13_19.sp4_v_b_2 <X> T_13_19.sp4_h_l_42
 (17 10)  (671 314)  (671 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (29 10)  (683 314)  (683 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (686 314)  (686 314)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (690 314)  (690 314)  LC_5 Logic Functioning bit
 (39 10)  (693 314)  (693 314)  LC_5 Logic Functioning bit
 (41 10)  (695 314)  (695 314)  LC_5 Logic Functioning bit
 (42 10)  (696 314)  (696 314)  LC_5 Logic Functioning bit
 (18 11)  (672 315)  (672 315)  routing T_13_19.sp4_r_v_b_37 <X> T_13_19.lc_trk_g2_5
 (36 11)  (690 315)  (690 315)  LC_5 Logic Functioning bit
 (39 11)  (693 315)  (693 315)  LC_5 Logic Functioning bit
 (41 11)  (695 315)  (695 315)  LC_5 Logic Functioning bit
 (42 11)  (696 315)  (696 315)  LC_5 Logic Functioning bit
 (48 11)  (702 315)  (702 315)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (3 12)  (657 316)  (657 316)  routing T_13_19.sp12_v_b_1 <X> T_13_19.sp12_h_r_1
 (26 12)  (680 316)  (680 316)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.wire_logic_cluster/lc_6/in_0
 (36 12)  (690 316)  (690 316)  LC_6 Logic Functioning bit
 (38 12)  (692 316)  (692 316)  LC_6 Logic Functioning bit
 (41 12)  (695 316)  (695 316)  LC_6 Logic Functioning bit
 (43 12)  (697 316)  (697 316)  LC_6 Logic Functioning bit
 (45 12)  (699 316)  (699 316)  LC_6 Logic Functioning bit
 (3 13)  (657 317)  (657 317)  routing T_13_19.sp12_v_b_1 <X> T_13_19.sp12_h_r_1
 (26 13)  (680 317)  (680 317)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.wire_logic_cluster/lc_6/in_0
 (27 13)  (681 317)  (681 317)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 317)  (683 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (37 13)  (691 317)  (691 317)  LC_6 Logic Functioning bit
 (39 13)  (693 317)  (693 317)  LC_6 Logic Functioning bit
 (40 13)  (694 317)  (694 317)  LC_6 Logic Functioning bit
 (42 13)  (696 317)  (696 317)  LC_6 Logic Functioning bit
 (1 14)  (655 318)  (655 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (669 318)  (669 318)  routing T_13_19.sp4_h_l_16 <X> T_13_19.lc_trk_g3_5
 (16 14)  (670 318)  (670 318)  routing T_13_19.sp4_h_l_16 <X> T_13_19.lc_trk_g3_5
 (17 14)  (671 318)  (671 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (26 14)  (680 318)  (680 318)  routing T_13_19.lc_trk_g1_6 <X> T_13_19.wire_logic_cluster/lc_7/in_0
 (36 14)  (690 318)  (690 318)  LC_7 Logic Functioning bit
 (38 14)  (692 318)  (692 318)  LC_7 Logic Functioning bit
 (41 14)  (695 318)  (695 318)  LC_7 Logic Functioning bit
 (43 14)  (697 318)  (697 318)  LC_7 Logic Functioning bit
 (45 14)  (699 318)  (699 318)  LC_7 Logic Functioning bit
 (0 15)  (654 319)  (654 319)  routing T_13_19.lc_trk_g1_5 <X> T_13_19.wire_logic_cluster/lc_7/s_r
 (1 15)  (655 319)  (655 319)  routing T_13_19.lc_trk_g1_5 <X> T_13_19.wire_logic_cluster/lc_7/s_r
 (10 15)  (664 319)  (664 319)  routing T_13_19.sp4_h_l_40 <X> T_13_19.sp4_v_t_47
 (18 15)  (672 319)  (672 319)  routing T_13_19.sp4_h_l_16 <X> T_13_19.lc_trk_g3_5
 (26 15)  (680 319)  (680 319)  routing T_13_19.lc_trk_g1_6 <X> T_13_19.wire_logic_cluster/lc_7/in_0
 (27 15)  (681 319)  (681 319)  routing T_13_19.lc_trk_g1_6 <X> T_13_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 319)  (683 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (37 15)  (691 319)  (691 319)  LC_7 Logic Functioning bit
 (39 15)  (693 319)  (693 319)  LC_7 Logic Functioning bit
 (40 15)  (694 319)  (694 319)  LC_7 Logic Functioning bit
 (42 15)  (696 319)  (696 319)  LC_7 Logic Functioning bit


LogicTile_14_19

 (22 0)  (730 304)  (730 304)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (732 304)  (732 304)  routing T_14_19.bot_op_3 <X> T_14_19.lc_trk_g0_3
 (29 0)  (737 304)  (737 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (739 304)  (739 304)  routing T_14_19.lc_trk_g1_6 <X> T_14_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 304)  (740 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (742 304)  (742 304)  routing T_14_19.lc_trk_g1_6 <X> T_14_19.wire_logic_cluster/lc_0/in_3
 (35 0)  (743 304)  (743 304)  routing T_14_19.lc_trk_g1_5 <X> T_14_19.input_2_0
 (38 0)  (746 304)  (746 304)  LC_0 Logic Functioning bit
 (41 0)  (749 304)  (749 304)  LC_0 Logic Functioning bit
 (47 0)  (755 304)  (755 304)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (15 1)  (723 305)  (723 305)  routing T_14_19.bot_op_0 <X> T_14_19.lc_trk_g0_0
 (17 1)  (725 305)  (725 305)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (27 1)  (735 305)  (735 305)  routing T_14_19.lc_trk_g1_1 <X> T_14_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 305)  (737 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 305)  (738 305)  routing T_14_19.lc_trk_g0_3 <X> T_14_19.wire_logic_cluster/lc_0/in_1
 (31 1)  (739 305)  (739 305)  routing T_14_19.lc_trk_g1_6 <X> T_14_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (740 305)  (740 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (742 305)  (742 305)  routing T_14_19.lc_trk_g1_5 <X> T_14_19.input_2_0
 (39 1)  (747 305)  (747 305)  LC_0 Logic Functioning bit
 (41 1)  (749 305)  (749 305)  LC_0 Logic Functioning bit
 (15 2)  (723 306)  (723 306)  routing T_14_19.bot_op_5 <X> T_14_19.lc_trk_g0_5
 (17 2)  (725 306)  (725 306)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (25 2)  (733 306)  (733 306)  routing T_14_19.lft_op_6 <X> T_14_19.lc_trk_g0_6
 (22 3)  (730 307)  (730 307)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (732 307)  (732 307)  routing T_14_19.lft_op_6 <X> T_14_19.lc_trk_g0_6
 (15 4)  (723 308)  (723 308)  routing T_14_19.bot_op_1 <X> T_14_19.lc_trk_g1_1
 (17 4)  (725 308)  (725 308)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (15 6)  (723 310)  (723 310)  routing T_14_19.sp4_h_r_13 <X> T_14_19.lc_trk_g1_5
 (16 6)  (724 310)  (724 310)  routing T_14_19.sp4_h_r_13 <X> T_14_19.lc_trk_g1_5
 (17 6)  (725 310)  (725 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (726 310)  (726 310)  routing T_14_19.sp4_h_r_13 <X> T_14_19.lc_trk_g1_5
 (22 6)  (730 310)  (730 310)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (732 310)  (732 310)  routing T_14_19.bot_op_7 <X> T_14_19.lc_trk_g1_7
 (22 7)  (730 311)  (730 311)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (21 10)  (729 314)  (729 314)  routing T_14_19.sp4_v_t_18 <X> T_14_19.lc_trk_g2_7
 (22 10)  (730 314)  (730 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (731 314)  (731 314)  routing T_14_19.sp4_v_t_18 <X> T_14_19.lc_trk_g2_7
 (26 10)  (734 314)  (734 314)  routing T_14_19.lc_trk_g2_7 <X> T_14_19.wire_logic_cluster/lc_5/in_0
 (29 10)  (737 314)  (737 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 314)  (738 314)  routing T_14_19.lc_trk_g0_6 <X> T_14_19.wire_logic_cluster/lc_5/in_1
 (31 10)  (739 314)  (739 314)  routing T_14_19.lc_trk_g1_7 <X> T_14_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 314)  (740 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (742 314)  (742 314)  routing T_14_19.lc_trk_g1_7 <X> T_14_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 314)  (744 314)  LC_5 Logic Functioning bit
 (38 10)  (746 314)  (746 314)  LC_5 Logic Functioning bit
 (26 11)  (734 315)  (734 315)  routing T_14_19.lc_trk_g2_7 <X> T_14_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 315)  (736 315)  routing T_14_19.lc_trk_g2_7 <X> T_14_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 315)  (737 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 315)  (738 315)  routing T_14_19.lc_trk_g0_6 <X> T_14_19.wire_logic_cluster/lc_5/in_1
 (31 11)  (739 315)  (739 315)  routing T_14_19.lc_trk_g1_7 <X> T_14_19.wire_logic_cluster/lc_5/in_3
 (36 11)  (744 315)  (744 315)  LC_5 Logic Functioning bit
 (37 11)  (745 315)  (745 315)  LC_5 Logic Functioning bit
 (38 11)  (746 315)  (746 315)  LC_5 Logic Functioning bit
 (39 11)  (747 315)  (747 315)  LC_5 Logic Functioning bit
 (41 11)  (749 315)  (749 315)  LC_5 Logic Functioning bit
 (43 11)  (751 315)  (751 315)  LC_5 Logic Functioning bit
 (46 11)  (754 315)  (754 315)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (29 12)  (737 316)  (737 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 316)  (738 316)  routing T_14_19.lc_trk_g0_5 <X> T_14_19.wire_logic_cluster/lc_6/in_1
 (31 12)  (739 316)  (739 316)  routing T_14_19.lc_trk_g1_6 <X> T_14_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 316)  (740 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (742 316)  (742 316)  routing T_14_19.lc_trk_g1_6 <X> T_14_19.wire_logic_cluster/lc_6/in_3
 (35 12)  (743 316)  (743 316)  routing T_14_19.lc_trk_g1_5 <X> T_14_19.input_2_6
 (38 12)  (746 316)  (746 316)  LC_6 Logic Functioning bit
 (41 12)  (749 316)  (749 316)  LC_6 Logic Functioning bit
 (48 12)  (756 316)  (756 316)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (29 13)  (737 317)  (737 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (739 317)  (739 317)  routing T_14_19.lc_trk_g1_6 <X> T_14_19.wire_logic_cluster/lc_6/in_3
 (32 13)  (740 317)  (740 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (742 317)  (742 317)  routing T_14_19.lc_trk_g1_5 <X> T_14_19.input_2_6
 (39 13)  (747 317)  (747 317)  LC_6 Logic Functioning bit
 (41 13)  (749 317)  (749 317)  LC_6 Logic Functioning bit


LogicTile_15_19

 (5 0)  (767 304)  (767 304)  routing T_15_19.sp4_v_b_6 <X> T_15_19.sp4_h_r_0
 (4 1)  (766 305)  (766 305)  routing T_15_19.sp4_v_b_6 <X> T_15_19.sp4_h_r_0
 (6 1)  (768 305)  (768 305)  routing T_15_19.sp4_v_b_6 <X> T_15_19.sp4_h_r_0
 (9 1)  (771 305)  (771 305)  routing T_15_19.sp4_v_t_36 <X> T_15_19.sp4_v_b_1
 (0 2)  (762 306)  (762 306)  routing T_15_19.lc_trk_g3_1 <X> T_15_19.wire_logic_cluster/lc_7/clk
 (2 2)  (764 306)  (764 306)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (0 3)  (762 307)  (762 307)  routing T_15_19.lc_trk_g3_1 <X> T_15_19.wire_logic_cluster/lc_7/clk
 (2 3)  (764 307)  (764 307)  routing T_15_19.lc_trk_g3_1 <X> T_15_19.wire_logic_cluster/lc_7/clk
 (1 4)  (763 308)  (763 308)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (3 4)  (765 308)  (765 308)  routing T_15_19.sp12_v_b_0 <X> T_15_19.sp12_h_r_0
 (21 4)  (783 308)  (783 308)  routing T_15_19.sp4_v_b_11 <X> T_15_19.lc_trk_g1_3
 (22 4)  (784 308)  (784 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (785 308)  (785 308)  routing T_15_19.sp4_v_b_11 <X> T_15_19.lc_trk_g1_3
 (0 5)  (762 309)  (762 309)  routing T_15_19.lc_trk_g1_3 <X> T_15_19.wire_logic_cluster/lc_7/cen
 (1 5)  (763 309)  (763 309)  routing T_15_19.lc_trk_g1_3 <X> T_15_19.wire_logic_cluster/lc_7/cen
 (3 5)  (765 309)  (765 309)  routing T_15_19.sp12_v_b_0 <X> T_15_19.sp12_h_r_0
 (8 5)  (770 309)  (770 309)  routing T_15_19.sp4_v_t_36 <X> T_15_19.sp4_v_b_4
 (10 5)  (772 309)  (772 309)  routing T_15_19.sp4_v_t_36 <X> T_15_19.sp4_v_b_4
 (21 5)  (783 309)  (783 309)  routing T_15_19.sp4_v_b_11 <X> T_15_19.lc_trk_g1_3
 (3 6)  (765 310)  (765 310)  routing T_15_19.sp12_v_b_0 <X> T_15_19.sp12_v_t_23
 (14 6)  (776 310)  (776 310)  routing T_15_19.bnr_op_4 <X> T_15_19.lc_trk_g1_4
 (14 7)  (776 311)  (776 311)  routing T_15_19.bnr_op_4 <X> T_15_19.lc_trk_g1_4
 (17 7)  (779 311)  (779 311)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (15 12)  (777 316)  (777 316)  routing T_15_19.sp4_h_r_25 <X> T_15_19.lc_trk_g3_1
 (16 12)  (778 316)  (778 316)  routing T_15_19.sp4_h_r_25 <X> T_15_19.lc_trk_g3_1
 (17 12)  (779 316)  (779 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (31 12)  (793 316)  (793 316)  routing T_15_19.lc_trk_g1_4 <X> T_15_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 316)  (794 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (796 316)  (796 316)  routing T_15_19.lc_trk_g1_4 <X> T_15_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 316)  (798 316)  LC_6 Logic Functioning bit
 (37 12)  (799 316)  (799 316)  LC_6 Logic Functioning bit
 (38 12)  (800 316)  (800 316)  LC_6 Logic Functioning bit
 (39 12)  (801 316)  (801 316)  LC_6 Logic Functioning bit
 (45 12)  (807 316)  (807 316)  LC_6 Logic Functioning bit
 (18 13)  (780 317)  (780 317)  routing T_15_19.sp4_h_r_25 <X> T_15_19.lc_trk_g3_1
 (36 13)  (798 317)  (798 317)  LC_6 Logic Functioning bit
 (37 13)  (799 317)  (799 317)  LC_6 Logic Functioning bit
 (38 13)  (800 317)  (800 317)  LC_6 Logic Functioning bit
 (39 13)  (801 317)  (801 317)  LC_6 Logic Functioning bit
 (0 14)  (762 318)  (762 318)  routing T_15_19.lc_trk_g3_5 <X> T_15_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 318)  (763 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (16 14)  (778 318)  (778 318)  routing T_15_19.sp4_v_t_16 <X> T_15_19.lc_trk_g3_5
 (17 14)  (779 318)  (779 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (780 318)  (780 318)  routing T_15_19.sp4_v_t_16 <X> T_15_19.lc_trk_g3_5
 (0 15)  (762 319)  (762 319)  routing T_15_19.lc_trk_g3_5 <X> T_15_19.wire_logic_cluster/lc_7/s_r
 (1 15)  (763 319)  (763 319)  routing T_15_19.lc_trk_g3_5 <X> T_15_19.wire_logic_cluster/lc_7/s_r
 (9 15)  (771 319)  (771 319)  routing T_15_19.sp4_v_b_10 <X> T_15_19.sp4_v_t_47


LogicTile_16_19

 (22 0)  (838 304)  (838 304)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (840 304)  (840 304)  routing T_16_19.bot_op_3 <X> T_16_19.lc_trk_g0_3
 (26 0)  (842 304)  (842 304)  routing T_16_19.lc_trk_g1_5 <X> T_16_19.wire_logic_cluster/lc_0/in_0
 (28 0)  (844 304)  (844 304)  routing T_16_19.lc_trk_g2_7 <X> T_16_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 304)  (845 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 304)  (846 304)  routing T_16_19.lc_trk_g2_7 <X> T_16_19.wire_logic_cluster/lc_0/in_1
 (31 0)  (847 304)  (847 304)  routing T_16_19.lc_trk_g0_5 <X> T_16_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 304)  (848 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (35 0)  (851 304)  (851 304)  routing T_16_19.lc_trk_g1_7 <X> T_16_19.input_2_0
 (38 0)  (854 304)  (854 304)  LC_0 Logic Functioning bit
 (41 0)  (857 304)  (857 304)  LC_0 Logic Functioning bit
 (47 0)  (863 304)  (863 304)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (8 1)  (824 305)  (824 305)  routing T_16_19.sp4_h_l_42 <X> T_16_19.sp4_v_b_1
 (9 1)  (825 305)  (825 305)  routing T_16_19.sp4_h_l_42 <X> T_16_19.sp4_v_b_1
 (10 1)  (826 305)  (826 305)  routing T_16_19.sp4_h_l_42 <X> T_16_19.sp4_v_b_1
 (27 1)  (843 305)  (843 305)  routing T_16_19.lc_trk_g1_5 <X> T_16_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 305)  (845 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (846 305)  (846 305)  routing T_16_19.lc_trk_g2_7 <X> T_16_19.wire_logic_cluster/lc_0/in_1
 (32 1)  (848 305)  (848 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (850 305)  (850 305)  routing T_16_19.lc_trk_g1_7 <X> T_16_19.input_2_0
 (35 1)  (851 305)  (851 305)  routing T_16_19.lc_trk_g1_7 <X> T_16_19.input_2_0
 (38 1)  (854 305)  (854 305)  LC_0 Logic Functioning bit
 (40 1)  (856 305)  (856 305)  LC_0 Logic Functioning bit
 (15 2)  (831 306)  (831 306)  routing T_16_19.sp4_h_r_13 <X> T_16_19.lc_trk_g0_5
 (16 2)  (832 306)  (832 306)  routing T_16_19.sp4_h_r_13 <X> T_16_19.lc_trk_g0_5
 (17 2)  (833 306)  (833 306)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (834 306)  (834 306)  routing T_16_19.sp4_h_r_13 <X> T_16_19.lc_trk_g0_5
 (25 2)  (841 306)  (841 306)  routing T_16_19.lft_op_6 <X> T_16_19.lc_trk_g0_6
 (15 3)  (831 307)  (831 307)  routing T_16_19.bot_op_4 <X> T_16_19.lc_trk_g0_4
 (17 3)  (833 307)  (833 307)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (22 3)  (838 307)  (838 307)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (840 307)  (840 307)  routing T_16_19.lft_op_6 <X> T_16_19.lc_trk_g0_6
 (3 4)  (819 308)  (819 308)  routing T_16_19.sp12_v_b_0 <X> T_16_19.sp12_h_r_0
 (3 5)  (819 309)  (819 309)  routing T_16_19.sp12_v_b_0 <X> T_16_19.sp12_h_r_0
 (15 6)  (831 310)  (831 310)  routing T_16_19.bot_op_5 <X> T_16_19.lc_trk_g1_5
 (17 6)  (833 310)  (833 310)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (22 6)  (838 310)  (838 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (26 6)  (842 310)  (842 310)  routing T_16_19.lc_trk_g3_4 <X> T_16_19.wire_logic_cluster/lc_3/in_0
 (29 6)  (845 310)  (845 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 310)  (846 310)  routing T_16_19.lc_trk_g0_6 <X> T_16_19.wire_logic_cluster/lc_3/in_1
 (31 6)  (847 310)  (847 310)  routing T_16_19.lc_trk_g0_4 <X> T_16_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 310)  (848 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (852 310)  (852 310)  LC_3 Logic Functioning bit
 (38 6)  (854 310)  (854 310)  LC_3 Logic Functioning bit
 (3 7)  (819 311)  (819 311)  routing T_16_19.sp12_h_l_23 <X> T_16_19.sp12_v_t_23
 (27 7)  (843 311)  (843 311)  routing T_16_19.lc_trk_g3_4 <X> T_16_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 311)  (844 311)  routing T_16_19.lc_trk_g3_4 <X> T_16_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 311)  (845 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 311)  (846 311)  routing T_16_19.lc_trk_g0_6 <X> T_16_19.wire_logic_cluster/lc_3/in_1
 (36 7)  (852 311)  (852 311)  LC_3 Logic Functioning bit
 (37 7)  (853 311)  (853 311)  LC_3 Logic Functioning bit
 (38 7)  (854 311)  (854 311)  LC_3 Logic Functioning bit
 (39 7)  (855 311)  (855 311)  LC_3 Logic Functioning bit
 (41 7)  (857 311)  (857 311)  LC_3 Logic Functioning bit
 (43 7)  (859 311)  (859 311)  LC_3 Logic Functioning bit
 (26 8)  (842 312)  (842 312)  routing T_16_19.lc_trk_g1_7 <X> T_16_19.wire_logic_cluster/lc_4/in_0
 (29 8)  (845 312)  (845 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (847 312)  (847 312)  routing T_16_19.lc_trk_g0_5 <X> T_16_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 312)  (848 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (37 8)  (853 312)  (853 312)  LC_4 Logic Functioning bit
 (48 8)  (864 312)  (864 312)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (50 8)  (866 312)  (866 312)  Cascade bit: LH_LC04_inmux02_5

 (26 9)  (842 313)  (842 313)  routing T_16_19.lc_trk_g1_7 <X> T_16_19.wire_logic_cluster/lc_4/in_0
 (27 9)  (843 313)  (843 313)  routing T_16_19.lc_trk_g1_7 <X> T_16_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 313)  (845 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 313)  (846 313)  routing T_16_19.lc_trk_g0_3 <X> T_16_19.wire_logic_cluster/lc_4/in_1
 (36 9)  (852 313)  (852 313)  LC_4 Logic Functioning bit
 (41 9)  (857 313)  (857 313)  LC_4 Logic Functioning bit
 (43 9)  (859 313)  (859 313)  LC_4 Logic Functioning bit
 (21 10)  (837 314)  (837 314)  routing T_16_19.bnl_op_7 <X> T_16_19.lc_trk_g2_7
 (22 10)  (838 314)  (838 314)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (21 11)  (837 315)  (837 315)  routing T_16_19.bnl_op_7 <X> T_16_19.lc_trk_g2_7
 (6 14)  (822 318)  (822 318)  routing T_16_19.sp4_h_l_41 <X> T_16_19.sp4_v_t_44
 (16 15)  (832 319)  (832 319)  routing T_16_19.sp12_v_b_12 <X> T_16_19.lc_trk_g3_4
 (17 15)  (833 319)  (833 319)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4


LogicTile_17_19

 (8 1)  (882 305)  (882 305)  routing T_17_19.sp4_h_l_36 <X> T_17_19.sp4_v_b_1
 (9 1)  (883 305)  (883 305)  routing T_17_19.sp4_h_l_36 <X> T_17_19.sp4_v_b_1
 (4 3)  (878 307)  (878 307)  routing T_17_19.sp4_v_b_7 <X> T_17_19.sp4_h_l_37
 (3 6)  (877 310)  (877 310)  routing T_17_19.sp12_h_r_0 <X> T_17_19.sp12_v_t_23
 (21 6)  (895 310)  (895 310)  routing T_17_19.sp4_v_b_7 <X> T_17_19.lc_trk_g1_7
 (22 6)  (896 310)  (896 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (897 310)  (897 310)  routing T_17_19.sp4_v_b_7 <X> T_17_19.lc_trk_g1_7
 (3 7)  (877 311)  (877 311)  routing T_17_19.sp12_h_r_0 <X> T_17_19.sp12_v_t_23
 (26 8)  (900 312)  (900 312)  routing T_17_19.lc_trk_g3_7 <X> T_17_19.wire_logic_cluster/lc_4/in_0
 (28 8)  (902 312)  (902 312)  routing T_17_19.lc_trk_g2_7 <X> T_17_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 312)  (903 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 312)  (904 312)  routing T_17_19.lc_trk_g2_7 <X> T_17_19.wire_logic_cluster/lc_4/in_1
 (32 8)  (906 312)  (906 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 312)  (907 312)  routing T_17_19.lc_trk_g3_0 <X> T_17_19.wire_logic_cluster/lc_4/in_3
 (34 8)  (908 312)  (908 312)  routing T_17_19.lc_trk_g3_0 <X> T_17_19.wire_logic_cluster/lc_4/in_3
 (35 8)  (909 312)  (909 312)  routing T_17_19.lc_trk_g1_7 <X> T_17_19.input_2_4
 (38 8)  (912 312)  (912 312)  LC_4 Logic Functioning bit
 (41 8)  (915 312)  (915 312)  LC_4 Logic Functioning bit
 (47 8)  (921 312)  (921 312)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (48 8)  (922 312)  (922 312)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (26 9)  (900 313)  (900 313)  routing T_17_19.lc_trk_g3_7 <X> T_17_19.wire_logic_cluster/lc_4/in_0
 (27 9)  (901 313)  (901 313)  routing T_17_19.lc_trk_g3_7 <X> T_17_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (902 313)  (902 313)  routing T_17_19.lc_trk_g3_7 <X> T_17_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 313)  (903 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (904 313)  (904 313)  routing T_17_19.lc_trk_g2_7 <X> T_17_19.wire_logic_cluster/lc_4/in_1
 (32 9)  (906 313)  (906 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (908 313)  (908 313)  routing T_17_19.lc_trk_g1_7 <X> T_17_19.input_2_4
 (35 9)  (909 313)  (909 313)  routing T_17_19.lc_trk_g1_7 <X> T_17_19.input_2_4
 (39 9)  (913 313)  (913 313)  LC_4 Logic Functioning bit
 (41 9)  (915 313)  (915 313)  LC_4 Logic Functioning bit
 (21 10)  (895 314)  (895 314)  routing T_17_19.bnl_op_7 <X> T_17_19.lc_trk_g2_7
 (22 10)  (896 314)  (896 314)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (21 11)  (895 315)  (895 315)  routing T_17_19.bnl_op_7 <X> T_17_19.lc_trk_g2_7
 (14 13)  (888 317)  (888 317)  routing T_17_19.sp4_h_r_24 <X> T_17_19.lc_trk_g3_0
 (15 13)  (889 317)  (889 317)  routing T_17_19.sp4_h_r_24 <X> T_17_19.lc_trk_g3_0
 (16 13)  (890 317)  (890 317)  routing T_17_19.sp4_h_r_24 <X> T_17_19.lc_trk_g3_0
 (17 13)  (891 317)  (891 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (21 14)  (895 318)  (895 318)  routing T_17_19.sp4_h_l_34 <X> T_17_19.lc_trk_g3_7
 (22 14)  (896 318)  (896 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (897 318)  (897 318)  routing T_17_19.sp4_h_l_34 <X> T_17_19.lc_trk_g3_7
 (24 14)  (898 318)  (898 318)  routing T_17_19.sp4_h_l_34 <X> T_17_19.lc_trk_g3_7
 (3 15)  (877 319)  (877 319)  routing T_17_19.sp12_h_l_22 <X> T_17_19.sp12_v_t_22
 (21 15)  (895 319)  (895 319)  routing T_17_19.sp4_h_l_34 <X> T_17_19.lc_trk_g3_7


LogicTile_18_19

 (8 11)  (936 315)  (936 315)  routing T_18_19.sp4_v_b_4 <X> T_18_19.sp4_v_t_42
 (10 11)  (938 315)  (938 315)  routing T_18_19.sp4_v_b_4 <X> T_18_19.sp4_v_t_42


LogicTile_19_19

 (25 0)  (1007 304)  (1007 304)  routing T_19_19.sp4_v_b_10 <X> T_19_19.lc_trk_g0_2
 (22 1)  (1004 305)  (1004 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (1005 305)  (1005 305)  routing T_19_19.sp4_v_b_10 <X> T_19_19.lc_trk_g0_2
 (25 1)  (1007 305)  (1007 305)  routing T_19_19.sp4_v_b_10 <X> T_19_19.lc_trk_g0_2
 (16 2)  (998 306)  (998 306)  routing T_19_19.sp12_h_r_13 <X> T_19_19.lc_trk_g0_5
 (17 2)  (999 306)  (999 306)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_13 lc_trk_g0_5
 (27 2)  (1009 306)  (1009 306)  routing T_19_19.lc_trk_g3_7 <X> T_19_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (1010 306)  (1010 306)  routing T_19_19.lc_trk_g3_7 <X> T_19_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 306)  (1011 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (1012 306)  (1012 306)  routing T_19_19.lc_trk_g3_7 <X> T_19_19.wire_logic_cluster/lc_1/in_1
 (32 2)  (1014 306)  (1014 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 306)  (1018 306)  LC_1 Logic Functioning bit
 (38 2)  (1020 306)  (1020 306)  LC_1 Logic Functioning bit
 (41 2)  (1023 306)  (1023 306)  LC_1 Logic Functioning bit
 (43 2)  (1025 306)  (1025 306)  LC_1 Logic Functioning bit
 (15 3)  (997 307)  (997 307)  routing T_19_19.sp4_v_t_9 <X> T_19_19.lc_trk_g0_4
 (16 3)  (998 307)  (998 307)  routing T_19_19.sp4_v_t_9 <X> T_19_19.lc_trk_g0_4
 (17 3)  (999 307)  (999 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (27 3)  (1009 307)  (1009 307)  routing T_19_19.lc_trk_g3_0 <X> T_19_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (1010 307)  (1010 307)  routing T_19_19.lc_trk_g3_0 <X> T_19_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 307)  (1011 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (1012 307)  (1012 307)  routing T_19_19.lc_trk_g3_7 <X> T_19_19.wire_logic_cluster/lc_1/in_1
 (31 3)  (1013 307)  (1013 307)  routing T_19_19.lc_trk_g0_2 <X> T_19_19.wire_logic_cluster/lc_1/in_3
 (37 3)  (1019 307)  (1019 307)  LC_1 Logic Functioning bit
 (39 3)  (1021 307)  (1021 307)  LC_1 Logic Functioning bit
 (41 3)  (1023 307)  (1023 307)  LC_1 Logic Functioning bit
 (43 3)  (1025 307)  (1025 307)  LC_1 Logic Functioning bit
 (48 3)  (1030 307)  (1030 307)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (8 5)  (990 309)  (990 309)  routing T_19_19.sp4_v_t_36 <X> T_19_19.sp4_v_b_4
 (10 5)  (992 309)  (992 309)  routing T_19_19.sp4_v_t_36 <X> T_19_19.sp4_v_b_4
 (3 7)  (985 311)  (985 311)  routing T_19_19.sp12_h_l_23 <X> T_19_19.sp12_v_t_23
 (28 8)  (1010 312)  (1010 312)  routing T_19_19.lc_trk_g2_7 <X> T_19_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 312)  (1011 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (1012 312)  (1012 312)  routing T_19_19.lc_trk_g2_7 <X> T_19_19.wire_logic_cluster/lc_4/in_1
 (31 8)  (1013 312)  (1013 312)  routing T_19_19.lc_trk_g0_5 <X> T_19_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (1014 312)  (1014 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (35 8)  (1017 312)  (1017 312)  routing T_19_19.lc_trk_g0_4 <X> T_19_19.input_2_4
 (36 8)  (1018 312)  (1018 312)  LC_4 Logic Functioning bit
 (41 8)  (1023 312)  (1023 312)  LC_4 Logic Functioning bit
 (43 8)  (1025 312)  (1025 312)  LC_4 Logic Functioning bit
 (26 9)  (1008 313)  (1008 313)  routing T_19_19.lc_trk_g0_2 <X> T_19_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 313)  (1011 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (1012 313)  (1012 313)  routing T_19_19.lc_trk_g2_7 <X> T_19_19.wire_logic_cluster/lc_4/in_1
 (32 9)  (1014 313)  (1014 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (1018 313)  (1018 313)  LC_4 Logic Functioning bit
 (37 9)  (1019 313)  (1019 313)  LC_4 Logic Functioning bit
 (38 9)  (1020 313)  (1020 313)  LC_4 Logic Functioning bit
 (40 9)  (1022 313)  (1022 313)  LC_4 Logic Functioning bit
 (42 9)  (1024 313)  (1024 313)  LC_4 Logic Functioning bit
 (48 9)  (1030 313)  (1030 313)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (22 10)  (1004 314)  (1004 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (15 13)  (997 317)  (997 317)  routing T_19_19.sp4_v_t_29 <X> T_19_19.lc_trk_g3_0
 (16 13)  (998 317)  (998 317)  routing T_19_19.sp4_v_t_29 <X> T_19_19.lc_trk_g3_0
 (17 13)  (999 317)  (999 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (22 14)  (1004 318)  (1004 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (1005 318)  (1005 318)  routing T_19_19.sp4_h_r_31 <X> T_19_19.lc_trk_g3_7
 (24 14)  (1006 318)  (1006 318)  routing T_19_19.sp4_h_r_31 <X> T_19_19.lc_trk_g3_7
 (21 15)  (1003 319)  (1003 319)  routing T_19_19.sp4_h_r_31 <X> T_19_19.lc_trk_g3_7


LogicTile_20_19

 (3 7)  (1039 311)  (1039 311)  routing T_20_19.sp12_h_l_23 <X> T_20_19.sp12_v_t_23


LogicTile_21_19

 (4 0)  (1094 304)  (1094 304)  routing T_21_19.sp4_v_t_41 <X> T_21_19.sp4_v_b_0
 (6 0)  (1096 304)  (1096 304)  routing T_21_19.sp4_v_t_41 <X> T_21_19.sp4_v_b_0
 (3 7)  (1093 311)  (1093 311)  routing T_21_19.sp12_h_l_23 <X> T_21_19.sp12_v_t_23
 (3 10)  (1093 314)  (1093 314)  routing T_21_19.sp12_v_t_22 <X> T_21_19.sp12_h_l_22
 (8 10)  (1098 314)  (1098 314)  routing T_21_19.sp4_v_t_42 <X> T_21_19.sp4_h_l_42
 (9 10)  (1099 314)  (1099 314)  routing T_21_19.sp4_v_t_42 <X> T_21_19.sp4_h_l_42


LogicTile_22_19

 (2 4)  (1146 308)  (1146 308)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (3 7)  (1147 311)  (1147 311)  routing T_22_19.sp12_h_l_23 <X> T_22_19.sp12_v_t_23


LogicTile_24_19

 (3 7)  (1255 311)  (1255 311)  routing T_24_19.sp12_h_l_23 <X> T_24_19.sp12_v_t_23


RAM_Tile_25_19

 (9 0)  (1315 304)  (1315 304)  routing T_25_19.sp4_v_t_36 <X> T_25_19.sp4_h_r_1
 (7 1)  (1313 305)  (1313 305)  Ram config bit: MEMB_Power_Up_Control

 (2 2)  (1308 306)  (1308 306)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_bram/ram/RCLK
 (0 3)  (1306 307)  (1306 307)  routing T_25_19.lc_trk_g1_1 <X> T_25_19.wire_bram/ram/RCLK
 (2 3)  (1308 307)  (1308 307)  routing T_25_19.lc_trk_g1_1 <X> T_25_19.wire_bram/ram/RCLK
 (14 3)  (1320 307)  (1320 307)  routing T_25_19.sp4_h_r_4 <X> T_25_19.lc_trk_g0_4
 (15 3)  (1321 307)  (1321 307)  routing T_25_19.sp4_h_r_4 <X> T_25_19.lc_trk_g0_4
 (16 3)  (1322 307)  (1322 307)  routing T_25_19.sp4_h_r_4 <X> T_25_19.lc_trk_g0_4
 (17 3)  (1323 307)  (1323 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (9 4)  (1315 308)  (1315 308)  routing T_25_19.sp4_v_t_41 <X> T_25_19.sp4_h_r_4
 (15 4)  (1321 308)  (1321 308)  routing T_25_19.sp4_h_r_1 <X> T_25_19.lc_trk_g1_1
 (16 4)  (1322 308)  (1322 308)  routing T_25_19.sp4_h_r_1 <X> T_25_19.lc_trk_g1_1
 (17 4)  (1323 308)  (1323 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (9 5)  (1315 309)  (1315 309)  routing T_25_19.sp4_v_t_41 <X> T_25_19.sp4_v_b_4
 (18 5)  (1324 309)  (1324 309)  routing T_25_19.sp4_h_r_1 <X> T_25_19.lc_trk_g1_1
 (13 6)  (1319 310)  (1319 310)  routing T_25_19.sp4_v_b_5 <X> T_25_19.sp4_v_t_40
 (3 7)  (1309 311)  (1309 311)  routing T_25_19.sp12_h_l_23 <X> T_25_19.sp12_v_t_23
 (14 7)  (1320 311)  (1320 311)  routing T_25_19.sp12_h_r_20 <X> T_25_19.lc_trk_g1_4
 (16 7)  (1322 311)  (1322 311)  routing T_25_19.sp12_h_r_20 <X> T_25_19.lc_trk_g1_4
 (17 7)  (1323 311)  (1323 311)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (3 8)  (1309 312)  (1309 312)  routing T_25_19.sp12_v_t_22 <X> T_25_19.sp12_v_b_1
 (27 8)  (1333 312)  (1333 312)  routing T_25_19.lc_trk_g1_4 <X> T_25_19.wire_bram/ram/WDATA_11
 (29 8)  (1335 312)  (1335 312)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_4 wire_bram/ram/WDATA_11
 (30 8)  (1336 312)  (1336 312)  routing T_25_19.lc_trk_g1_4 <X> T_25_19.wire_bram/ram/WDATA_11
 (39 8)  (1345 312)  (1345 312)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_11 sp4_v_b_40
 (8 11)  (1314 315)  (1314 315)  routing T_25_19.sp4_h_l_42 <X> T_25_19.sp4_v_t_42
 (4 12)  (1310 316)  (1310 316)  routing T_25_19.sp4_v_t_36 <X> T_25_19.sp4_v_b_9
 (6 12)  (1312 316)  (1312 316)  routing T_25_19.sp4_v_t_36 <X> T_25_19.sp4_v_b_9
 (1 14)  (1307 318)  (1307 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/RE
 (1 15)  (1307 319)  (1307 319)  routing T_25_19.lc_trk_g0_4 <X> T_25_19.wire_bram/ram/RE


LogicTile_26_19

 (4 2)  (1352 306)  (1352 306)  routing T_26_19.sp4_v_b_0 <X> T_26_19.sp4_v_t_37
 (13 14)  (1361 318)  (1361 318)  routing T_26_19.sp4_v_b_11 <X> T_26_19.sp4_v_t_46


IO_Tile_0_18

 (16 0)  (1 288)  (1 288)  IOB_0 IO Functioning bit
 (17 3)  (0 291)  (0 291)  IOB_0 IO Functioning bit
 (13 4)  (4 292)  (4 292)  routing T_0_18.lc_trk_g0_4 <X> T_0_18.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 292)  (1 292)  IOB_0 IO Functioning bit
 (5 5)  (12 293)  (12 293)  routing T_0_18.span4_horz_20 <X> T_0_18.lc_trk_g0_4
 (6 5)  (11 293)  (11 293)  routing T_0_18.span4_horz_20 <X> T_0_18.lc_trk_g0_4
 (7 5)  (10 293)  (10 293)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_20 lc_trk_g0_4
 (13 5)  (4 293)  (4 293)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (12 10)  (5 298)  (5 298)  routing T_0_18.lc_trk_g1_4 <X> T_0_18.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 298)  (4 298)  routing T_0_18.lc_trk_g1_4 <X> T_0_18.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 298)  (1 298)  IOB_1 IO Functioning bit
 (13 11)  (4 299)  (4 299)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (13 300)  (13 300)  routing T_0_18.span4_vert_b_12 <X> T_0_18.lc_trk_g1_4
 (5 13)  (12 301)  (12 301)  routing T_0_18.span4_vert_b_12 <X> T_0_18.lc_trk_g1_4
 (7 13)  (10 301)  (10 301)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_12 lc_trk_g1_4
 (17 13)  (0 301)  (0 301)  IOB_1 IO Functioning bit
 (16 14)  (1 302)  (1 302)  IOB_1 IO Functioning bit


LogicTile_3_18

 (5 14)  (131 302)  (131 302)  routing T_3_18.sp4_h_r_6 <X> T_3_18.sp4_h_l_44
 (4 15)  (130 303)  (130 303)  routing T_3_18.sp4_h_r_6 <X> T_3_18.sp4_h_l_44


LogicTile_7_18

 (19 0)  (361 288)  (361 288)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (6 11)  (348 299)  (348 299)  routing T_7_18.sp4_h_r_6 <X> T_7_18.sp4_h_l_43


RAM_Tile_8_18

 (7 0)  (403 288)  (403 288)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (403 289)  (403 289)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (396 290)  (396 290)  routing T_8_18.glb_netwk_3 <X> T_8_18.wire_bram/ram/WCLK
 (2 2)  (398 290)  (398 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (403 290)  (403 290)  Ram config bit: MEMT_bram_cbit_3

 (11 2)  (407 290)  (407 290)  routing T_8_18.sp4_v_b_6 <X> T_8_18.sp4_v_t_39
 (13 2)  (409 290)  (409 290)  routing T_8_18.sp4_v_b_6 <X> T_8_18.sp4_v_t_39
 (14 2)  (410 290)  (410 290)  routing T_8_18.sp4_v_b_4 <X> T_8_18.lc_trk_g0_4
 (15 2)  (411 290)  (411 290)  routing T_8_18.sp4_h_r_13 <X> T_8_18.lc_trk_g0_5
 (16 2)  (412 290)  (412 290)  routing T_8_18.sp4_h_r_13 <X> T_8_18.lc_trk_g0_5
 (17 2)  (413 290)  (413 290)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (414 290)  (414 290)  routing T_8_18.sp4_h_r_13 <X> T_8_18.lc_trk_g0_5
 (0 3)  (396 291)  (396 291)  routing T_8_18.glb_netwk_3 <X> T_8_18.wire_bram/ram/WCLK
 (7 3)  (403 291)  (403 291)  Ram config bit: MEMT_bram_cbit_2

 (16 3)  (412 291)  (412 291)  routing T_8_18.sp4_v_b_4 <X> T_8_18.lc_trk_g0_4
 (17 3)  (413 291)  (413 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (7 4)  (403 292)  (403 292)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_5

 (7 5)  (403 293)  (403 293)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_4

 (7 6)  (403 294)  (403 294)  Cascade buffer Enable bit: MEMT_LC01_inmux00_bram_cbit_7

 (7 7)  (403 295)  (403 295)  Cascade bit: MEMT_LC01_inmux00_bram_cbit_6

 (9 7)  (405 295)  (405 295)  routing T_8_18.sp4_v_b_4 <X> T_8_18.sp4_v_t_41
 (29 8)  (425 296)  (425 296)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_5 wire_bram/ram/WDATA_3
 (30 8)  (426 296)  (426 296)  routing T_8_18.lc_trk_g0_5 <X> T_8_18.wire_bram/ram/WDATA_3
 (39 8)  (435 296)  (435 296)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (1 14)  (397 302)  (397 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (13 14)  (409 302)  (409 302)  routing T_8_18.sp4_v_b_11 <X> T_8_18.sp4_v_t_46
 (1 15)  (397 303)  (397 303)  routing T_8_18.lc_trk_g0_4 <X> T_8_18.wire_bram/ram/WE


LogicTile_9_18

 (26 0)  (464 288)  (464 288)  routing T_9_18.lc_trk_g3_5 <X> T_9_18.wire_logic_cluster/lc_0/in_0
 (27 0)  (465 288)  (465 288)  routing T_9_18.lc_trk_g1_4 <X> T_9_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 288)  (467 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (468 288)  (468 288)  routing T_9_18.lc_trk_g1_4 <X> T_9_18.wire_logic_cluster/lc_0/in_1
 (31 0)  (469 288)  (469 288)  routing T_9_18.lc_trk_g2_7 <X> T_9_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (470 288)  (470 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 288)  (471 288)  routing T_9_18.lc_trk_g2_7 <X> T_9_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (474 288)  (474 288)  LC_0 Logic Functioning bit
 (38 0)  (476 288)  (476 288)  LC_0 Logic Functioning bit
 (41 0)  (479 288)  (479 288)  LC_0 Logic Functioning bit
 (43 0)  (481 288)  (481 288)  LC_0 Logic Functioning bit
 (47 0)  (485 288)  (485 288)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (27 1)  (465 289)  (465 289)  routing T_9_18.lc_trk_g3_5 <X> T_9_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (466 289)  (466 289)  routing T_9_18.lc_trk_g3_5 <X> T_9_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 289)  (467 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (469 289)  (469 289)  routing T_9_18.lc_trk_g2_7 <X> T_9_18.wire_logic_cluster/lc_0/in_3
 (37 1)  (475 289)  (475 289)  LC_0 Logic Functioning bit
 (39 1)  (477 289)  (477 289)  LC_0 Logic Functioning bit
 (41 1)  (479 289)  (479 289)  LC_0 Logic Functioning bit
 (43 1)  (481 289)  (481 289)  LC_0 Logic Functioning bit
 (14 6)  (452 294)  (452 294)  routing T_9_18.sp4_v_b_4 <X> T_9_18.lc_trk_g1_4
 (16 7)  (454 295)  (454 295)  routing T_9_18.sp4_v_b_4 <X> T_9_18.lc_trk_g1_4
 (17 7)  (455 295)  (455 295)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (4 10)  (442 298)  (442 298)  routing T_9_18.sp4_h_r_0 <X> T_9_18.sp4_v_t_43
 (6 10)  (444 298)  (444 298)  routing T_9_18.sp4_h_r_0 <X> T_9_18.sp4_v_t_43
 (22 10)  (460 298)  (460 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (5 11)  (443 299)  (443 299)  routing T_9_18.sp4_h_r_0 <X> T_9_18.sp4_v_t_43
 (16 14)  (454 302)  (454 302)  routing T_9_18.sp4_v_b_37 <X> T_9_18.lc_trk_g3_5
 (17 14)  (455 302)  (455 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (456 302)  (456 302)  routing T_9_18.sp4_v_b_37 <X> T_9_18.lc_trk_g3_5
 (18 15)  (456 303)  (456 303)  routing T_9_18.sp4_v_b_37 <X> T_9_18.lc_trk_g3_5


LogicTile_10_18

 (5 4)  (497 292)  (497 292)  routing T_10_18.sp4_v_b_9 <X> T_10_18.sp4_h_r_3
 (4 5)  (496 293)  (496 293)  routing T_10_18.sp4_v_b_9 <X> T_10_18.sp4_h_r_3
 (6 5)  (498 293)  (498 293)  routing T_10_18.sp4_v_b_9 <X> T_10_18.sp4_h_r_3


LogicTile_11_18

 (21 0)  (567 288)  (567 288)  routing T_11_18.bnr_op_3 <X> T_11_18.lc_trk_g0_3
 (22 0)  (568 288)  (568 288)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (21 1)  (567 289)  (567 289)  routing T_11_18.bnr_op_3 <X> T_11_18.lc_trk_g0_3
 (4 3)  (550 291)  (550 291)  routing T_11_18.sp4_v_b_7 <X> T_11_18.sp4_h_l_37
 (17 8)  (563 296)  (563 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (29 8)  (575 296)  (575 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (578 296)  (578 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 296)  (579 296)  routing T_11_18.lc_trk_g2_1 <X> T_11_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 296)  (582 296)  LC_4 Logic Functioning bit
 (37 8)  (583 296)  (583 296)  LC_4 Logic Functioning bit
 (38 8)  (584 296)  (584 296)  LC_4 Logic Functioning bit
 (42 8)  (588 296)  (588 296)  LC_4 Logic Functioning bit
 (43 8)  (589 296)  (589 296)  LC_4 Logic Functioning bit
 (46 8)  (592 296)  (592 296)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (51 8)  (597 296)  (597 296)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (53 8)  (599 296)  (599 296)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (17 9)  (563 297)  (563 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (28 9)  (574 297)  (574 297)  routing T_11_18.lc_trk_g2_0 <X> T_11_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 297)  (575 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (576 297)  (576 297)  routing T_11_18.lc_trk_g0_3 <X> T_11_18.wire_logic_cluster/lc_4/in_1
 (32 9)  (578 297)  (578 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (579 297)  (579 297)  routing T_11_18.lc_trk_g3_1 <X> T_11_18.input_2_4
 (34 9)  (580 297)  (580 297)  routing T_11_18.lc_trk_g3_1 <X> T_11_18.input_2_4
 (36 9)  (582 297)  (582 297)  LC_4 Logic Functioning bit
 (37 9)  (583 297)  (583 297)  LC_4 Logic Functioning bit
 (38 9)  (584 297)  (584 297)  LC_4 Logic Functioning bit
 (39 9)  (585 297)  (585 297)  LC_4 Logic Functioning bit
 (42 9)  (588 297)  (588 297)  LC_4 Logic Functioning bit
 (43 9)  (589 297)  (589 297)  LC_4 Logic Functioning bit
 (5 10)  (551 298)  (551 298)  routing T_11_18.sp4_v_b_6 <X> T_11_18.sp4_h_l_43
 (15 12)  (561 300)  (561 300)  routing T_11_18.sp4_v_t_28 <X> T_11_18.lc_trk_g3_1
 (16 12)  (562 300)  (562 300)  routing T_11_18.sp4_v_t_28 <X> T_11_18.lc_trk_g3_1
 (17 12)  (563 300)  (563 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1


LogicTile_12_18

 (22 0)  (622 288)  (622 288)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (624 288)  (624 288)  routing T_12_18.bot_op_3 <X> T_12_18.lc_trk_g0_3
 (22 1)  (622 289)  (622 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (623 289)  (623 289)  routing T_12_18.sp4_h_r_2 <X> T_12_18.lc_trk_g0_2
 (24 1)  (624 289)  (624 289)  routing T_12_18.sp4_h_r_2 <X> T_12_18.lc_trk_g0_2
 (25 1)  (625 289)  (625 289)  routing T_12_18.sp4_h_r_2 <X> T_12_18.lc_trk_g0_2
 (2 2)  (602 290)  (602 290)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (0 3)  (600 291)  (600 291)  routing T_12_18.lc_trk_g1_1 <X> T_12_18.wire_logic_cluster/lc_7/clk
 (2 3)  (602 291)  (602 291)  routing T_12_18.lc_trk_g1_1 <X> T_12_18.wire_logic_cluster/lc_7/clk
 (15 4)  (615 292)  (615 292)  routing T_12_18.sp4_v_b_17 <X> T_12_18.lc_trk_g1_1
 (16 4)  (616 292)  (616 292)  routing T_12_18.sp4_v_b_17 <X> T_12_18.lc_trk_g1_1
 (17 4)  (617 292)  (617 292)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (28 4)  (628 292)  (628 292)  routing T_12_18.lc_trk_g2_1 <X> T_12_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 292)  (629 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (631 292)  (631 292)  routing T_12_18.lc_trk_g1_4 <X> T_12_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 292)  (632 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (634 292)  (634 292)  routing T_12_18.lc_trk_g1_4 <X> T_12_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 292)  (636 292)  LC_2 Logic Functioning bit
 (38 4)  (638 292)  (638 292)  LC_2 Logic Functioning bit
 (26 5)  (626 293)  (626 293)  routing T_12_18.lc_trk_g3_3 <X> T_12_18.wire_logic_cluster/lc_2/in_0
 (27 5)  (627 293)  (627 293)  routing T_12_18.lc_trk_g3_3 <X> T_12_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 293)  (628 293)  routing T_12_18.lc_trk_g3_3 <X> T_12_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 293)  (629 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (36 5)  (636 293)  (636 293)  LC_2 Logic Functioning bit
 (37 5)  (637 293)  (637 293)  LC_2 Logic Functioning bit
 (38 5)  (638 293)  (638 293)  LC_2 Logic Functioning bit
 (39 5)  (639 293)  (639 293)  LC_2 Logic Functioning bit
 (41 5)  (641 293)  (641 293)  LC_2 Logic Functioning bit
 (43 5)  (643 293)  (643 293)  LC_2 Logic Functioning bit
 (13 6)  (613 294)  (613 294)  routing T_12_18.sp4_v_b_5 <X> T_12_18.sp4_v_t_40
 (14 6)  (614 294)  (614 294)  routing T_12_18.wire_logic_cluster/lc_4/out <X> T_12_18.lc_trk_g1_4
 (22 6)  (622 294)  (622 294)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (26 6)  (626 294)  (626 294)  routing T_12_18.lc_trk_g1_4 <X> T_12_18.wire_logic_cluster/lc_3/in_0
 (28 6)  (628 294)  (628 294)  routing T_12_18.lc_trk_g2_6 <X> T_12_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 294)  (629 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 294)  (630 294)  routing T_12_18.lc_trk_g2_6 <X> T_12_18.wire_logic_cluster/lc_3/in_1
 (32 6)  (632 294)  (632 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (636 294)  (636 294)  LC_3 Logic Functioning bit
 (38 6)  (638 294)  (638 294)  LC_3 Logic Functioning bit
 (41 6)  (641 294)  (641 294)  LC_3 Logic Functioning bit
 (43 6)  (643 294)  (643 294)  LC_3 Logic Functioning bit
 (17 7)  (617 295)  (617 295)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (21 7)  (621 295)  (621 295)  routing T_12_18.sp4_r_v_b_31 <X> T_12_18.lc_trk_g1_7
 (27 7)  (627 295)  (627 295)  routing T_12_18.lc_trk_g1_4 <X> T_12_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 295)  (629 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 295)  (630 295)  routing T_12_18.lc_trk_g2_6 <X> T_12_18.wire_logic_cluster/lc_3/in_1
 (31 7)  (631 295)  (631 295)  routing T_12_18.lc_trk_g0_2 <X> T_12_18.wire_logic_cluster/lc_3/in_3
 (32 7)  (632 295)  (632 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (635 295)  (635 295)  routing T_12_18.lc_trk_g0_3 <X> T_12_18.input_2_3
 (36 7)  (636 295)  (636 295)  LC_3 Logic Functioning bit
 (39 7)  (639 295)  (639 295)  LC_3 Logic Functioning bit
 (40 7)  (640 295)  (640 295)  LC_3 Logic Functioning bit
 (42 7)  (642 295)  (642 295)  LC_3 Logic Functioning bit
 (15 8)  (615 296)  (615 296)  routing T_12_18.sp4_h_r_33 <X> T_12_18.lc_trk_g2_1
 (16 8)  (616 296)  (616 296)  routing T_12_18.sp4_h_r_33 <X> T_12_18.lc_trk_g2_1
 (17 8)  (617 296)  (617 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (618 296)  (618 296)  routing T_12_18.sp4_h_r_33 <X> T_12_18.lc_trk_g2_1
 (22 8)  (622 296)  (622 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (26 8)  (626 296)  (626 296)  routing T_12_18.lc_trk_g1_7 <X> T_12_18.wire_logic_cluster/lc_4/in_0
 (27 8)  (627 296)  (627 296)  routing T_12_18.lc_trk_g3_2 <X> T_12_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 296)  (628 296)  routing T_12_18.lc_trk_g3_2 <X> T_12_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 296)  (629 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (632 296)  (632 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 296)  (633 296)  routing T_12_18.lc_trk_g2_3 <X> T_12_18.wire_logic_cluster/lc_4/in_3
 (42 8)  (642 296)  (642 296)  LC_4 Logic Functioning bit
 (45 8)  (645 296)  (645 296)  LC_4 Logic Functioning bit
 (50 8)  (650 296)  (650 296)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (651 296)  (651 296)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (26 9)  (626 297)  (626 297)  routing T_12_18.lc_trk_g1_7 <X> T_12_18.wire_logic_cluster/lc_4/in_0
 (27 9)  (627 297)  (627 297)  routing T_12_18.lc_trk_g1_7 <X> T_12_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 297)  (629 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 297)  (630 297)  routing T_12_18.lc_trk_g3_2 <X> T_12_18.wire_logic_cluster/lc_4/in_1
 (31 9)  (631 297)  (631 297)  routing T_12_18.lc_trk_g2_3 <X> T_12_18.wire_logic_cluster/lc_4/in_3
 (36 9)  (636 297)  (636 297)  LC_4 Logic Functioning bit
 (38 9)  (638 297)  (638 297)  LC_4 Logic Functioning bit
 (43 9)  (643 297)  (643 297)  LC_4 Logic Functioning bit
 (11 10)  (611 298)  (611 298)  routing T_12_18.sp4_h_r_2 <X> T_12_18.sp4_v_t_45
 (13 10)  (613 298)  (613 298)  routing T_12_18.sp4_h_r_2 <X> T_12_18.sp4_v_t_45
 (25 10)  (625 298)  (625 298)  routing T_12_18.rgt_op_6 <X> T_12_18.lc_trk_g2_6
 (12 11)  (612 299)  (612 299)  routing T_12_18.sp4_h_r_2 <X> T_12_18.sp4_v_t_45
 (22 11)  (622 299)  (622 299)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (624 299)  (624 299)  routing T_12_18.rgt_op_6 <X> T_12_18.lc_trk_g2_6
 (22 12)  (622 300)  (622 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (623 300)  (623 300)  routing T_12_18.sp4_h_r_27 <X> T_12_18.lc_trk_g3_3
 (24 12)  (624 300)  (624 300)  routing T_12_18.sp4_h_r_27 <X> T_12_18.lc_trk_g3_3
 (25 12)  (625 300)  (625 300)  routing T_12_18.wire_logic_cluster/lc_2/out <X> T_12_18.lc_trk_g3_2
 (21 13)  (621 301)  (621 301)  routing T_12_18.sp4_h_r_27 <X> T_12_18.lc_trk_g3_3
 (22 13)  (622 301)  (622 301)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2


LogicTile_13_18

 (9 0)  (663 288)  (663 288)  routing T_13_18.sp4_v_t_36 <X> T_13_18.sp4_h_r_1
 (27 0)  (681 288)  (681 288)  routing T_13_18.lc_trk_g1_0 <X> T_13_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 288)  (683 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (36 0)  (690 288)  (690 288)  LC_0 Logic Functioning bit
 (39 0)  (693 288)  (693 288)  LC_0 Logic Functioning bit
 (41 0)  (695 288)  (695 288)  LC_0 Logic Functioning bit
 (42 0)  (696 288)  (696 288)  LC_0 Logic Functioning bit
 (44 0)  (698 288)  (698 288)  LC_0 Logic Functioning bit
 (48 0)  (702 288)  (702 288)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (32 1)  (686 289)  (686 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (687 289)  (687 289)  routing T_13_18.lc_trk_g2_0 <X> T_13_18.input_2_0
 (36 1)  (690 289)  (690 289)  LC_0 Logic Functioning bit
 (39 1)  (693 289)  (693 289)  LC_0 Logic Functioning bit
 (41 1)  (695 289)  (695 289)  LC_0 Logic Functioning bit
 (42 1)  (696 289)  (696 289)  LC_0 Logic Functioning bit
 (15 2)  (669 290)  (669 290)  routing T_13_18.bot_op_5 <X> T_13_18.lc_trk_g0_5
 (17 2)  (671 290)  (671 290)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (29 2)  (683 290)  (683 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 290)  (684 290)  routing T_13_18.lc_trk_g0_4 <X> T_13_18.wire_logic_cluster/lc_1/in_1
 (32 2)  (686 290)  (686 290)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (690 290)  (690 290)  LC_1 Logic Functioning bit
 (39 2)  (693 290)  (693 290)  LC_1 Logic Functioning bit
 (41 2)  (695 290)  (695 290)  LC_1 Logic Functioning bit
 (42 2)  (696 290)  (696 290)  LC_1 Logic Functioning bit
 (44 2)  (698 290)  (698 290)  LC_1 Logic Functioning bit
 (15 3)  (669 291)  (669 291)  routing T_13_18.bot_op_4 <X> T_13_18.lc_trk_g0_4
 (17 3)  (671 291)  (671 291)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (36 3)  (690 291)  (690 291)  LC_1 Logic Functioning bit
 (39 3)  (693 291)  (693 291)  LC_1 Logic Functioning bit
 (41 3)  (695 291)  (695 291)  LC_1 Logic Functioning bit
 (42 3)  (696 291)  (696 291)  LC_1 Logic Functioning bit
 (48 3)  (702 291)  (702 291)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (8 4)  (662 292)  (662 292)  routing T_13_18.sp4_v_b_10 <X> T_13_18.sp4_h_r_4
 (9 4)  (663 292)  (663 292)  routing T_13_18.sp4_v_b_10 <X> T_13_18.sp4_h_r_4
 (10 4)  (664 292)  (664 292)  routing T_13_18.sp4_v_b_10 <X> T_13_18.sp4_h_r_4
 (15 4)  (669 292)  (669 292)  routing T_13_18.sp4_h_r_9 <X> T_13_18.lc_trk_g1_1
 (16 4)  (670 292)  (670 292)  routing T_13_18.sp4_h_r_9 <X> T_13_18.lc_trk_g1_1
 (17 4)  (671 292)  (671 292)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (672 292)  (672 292)  routing T_13_18.sp4_h_r_9 <X> T_13_18.lc_trk_g1_1
 (29 4)  (683 292)  (683 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 292)  (684 292)  routing T_13_18.lc_trk_g0_5 <X> T_13_18.wire_logic_cluster/lc_2/in_1
 (32 4)  (686 292)  (686 292)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (690 292)  (690 292)  LC_2 Logic Functioning bit
 (39 4)  (693 292)  (693 292)  LC_2 Logic Functioning bit
 (41 4)  (695 292)  (695 292)  LC_2 Logic Functioning bit
 (42 4)  (696 292)  (696 292)  LC_2 Logic Functioning bit
 (44 4)  (698 292)  (698 292)  LC_2 Logic Functioning bit
 (15 5)  (669 293)  (669 293)  routing T_13_18.bot_op_0 <X> T_13_18.lc_trk_g1_0
 (17 5)  (671 293)  (671 293)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (36 5)  (690 293)  (690 293)  LC_2 Logic Functioning bit
 (39 5)  (693 293)  (693 293)  LC_2 Logic Functioning bit
 (41 5)  (695 293)  (695 293)  LC_2 Logic Functioning bit
 (42 5)  (696 293)  (696 293)  LC_2 Logic Functioning bit
 (48 5)  (702 293)  (702 293)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (3 6)  (657 294)  (657 294)  routing T_13_18.sp12_v_b_0 <X> T_13_18.sp12_v_t_23
 (14 6)  (668 294)  (668 294)  routing T_13_18.lft_op_4 <X> T_13_18.lc_trk_g1_4
 (27 6)  (681 294)  (681 294)  routing T_13_18.lc_trk_g1_1 <X> T_13_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 294)  (683 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 294)  (686 294)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (690 294)  (690 294)  LC_3 Logic Functioning bit
 (39 6)  (693 294)  (693 294)  LC_3 Logic Functioning bit
 (41 6)  (695 294)  (695 294)  LC_3 Logic Functioning bit
 (42 6)  (696 294)  (696 294)  LC_3 Logic Functioning bit
 (44 6)  (698 294)  (698 294)  LC_3 Logic Functioning bit
 (9 7)  (663 295)  (663 295)  routing T_13_18.sp4_v_b_4 <X> T_13_18.sp4_v_t_41
 (15 7)  (669 295)  (669 295)  routing T_13_18.lft_op_4 <X> T_13_18.lc_trk_g1_4
 (17 7)  (671 295)  (671 295)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (36 7)  (690 295)  (690 295)  LC_3 Logic Functioning bit
 (39 7)  (693 295)  (693 295)  LC_3 Logic Functioning bit
 (41 7)  (695 295)  (695 295)  LC_3 Logic Functioning bit
 (42 7)  (696 295)  (696 295)  LC_3 Logic Functioning bit
 (46 7)  (700 295)  (700 295)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (27 8)  (681 296)  (681 296)  routing T_13_18.lc_trk_g3_2 <X> T_13_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (682 296)  (682 296)  routing T_13_18.lc_trk_g3_2 <X> T_13_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 296)  (683 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (686 296)  (686 296)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (690 296)  (690 296)  LC_4 Logic Functioning bit
 (39 8)  (693 296)  (693 296)  LC_4 Logic Functioning bit
 (41 8)  (695 296)  (695 296)  LC_4 Logic Functioning bit
 (42 8)  (696 296)  (696 296)  LC_4 Logic Functioning bit
 (44 8)  (698 296)  (698 296)  LC_4 Logic Functioning bit
 (15 9)  (669 297)  (669 297)  routing T_13_18.sp4_v_t_29 <X> T_13_18.lc_trk_g2_0
 (16 9)  (670 297)  (670 297)  routing T_13_18.sp4_v_t_29 <X> T_13_18.lc_trk_g2_0
 (17 9)  (671 297)  (671 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (30 9)  (684 297)  (684 297)  routing T_13_18.lc_trk_g3_2 <X> T_13_18.wire_logic_cluster/lc_4/in_1
 (36 9)  (690 297)  (690 297)  LC_4 Logic Functioning bit
 (39 9)  (693 297)  (693 297)  LC_4 Logic Functioning bit
 (41 9)  (695 297)  (695 297)  LC_4 Logic Functioning bit
 (42 9)  (696 297)  (696 297)  LC_4 Logic Functioning bit
 (25 10)  (679 298)  (679 298)  routing T_13_18.rgt_op_6 <X> T_13_18.lc_trk_g2_6
 (28 10)  (682 298)  (682 298)  routing T_13_18.lc_trk_g2_4 <X> T_13_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 298)  (683 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 298)  (684 298)  routing T_13_18.lc_trk_g2_4 <X> T_13_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 298)  (686 298)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (690 298)  (690 298)  LC_5 Logic Functioning bit
 (39 10)  (693 298)  (693 298)  LC_5 Logic Functioning bit
 (41 10)  (695 298)  (695 298)  LC_5 Logic Functioning bit
 (42 10)  (696 298)  (696 298)  LC_5 Logic Functioning bit
 (44 10)  (698 298)  (698 298)  LC_5 Logic Functioning bit
 (14 11)  (668 299)  (668 299)  routing T_13_18.tnl_op_4 <X> T_13_18.lc_trk_g2_4
 (15 11)  (669 299)  (669 299)  routing T_13_18.tnl_op_4 <X> T_13_18.lc_trk_g2_4
 (17 11)  (671 299)  (671 299)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (22 11)  (676 299)  (676 299)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (678 299)  (678 299)  routing T_13_18.rgt_op_6 <X> T_13_18.lc_trk_g2_6
 (36 11)  (690 299)  (690 299)  LC_5 Logic Functioning bit
 (39 11)  (693 299)  (693 299)  LC_5 Logic Functioning bit
 (41 11)  (695 299)  (695 299)  LC_5 Logic Functioning bit
 (42 11)  (696 299)  (696 299)  LC_5 Logic Functioning bit
 (3 12)  (657 300)  (657 300)  routing T_13_18.sp12_v_b_1 <X> T_13_18.sp12_h_r_1
 (12 12)  (666 300)  (666 300)  routing T_13_18.sp4_v_b_11 <X> T_13_18.sp4_h_r_11
 (25 12)  (679 300)  (679 300)  routing T_13_18.rgt_op_2 <X> T_13_18.lc_trk_g3_2
 (27 12)  (681 300)  (681 300)  routing T_13_18.lc_trk_g1_4 <X> T_13_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 300)  (683 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 300)  (684 300)  routing T_13_18.lc_trk_g1_4 <X> T_13_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (686 300)  (686 300)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (690 300)  (690 300)  LC_6 Logic Functioning bit
 (39 12)  (693 300)  (693 300)  LC_6 Logic Functioning bit
 (41 12)  (695 300)  (695 300)  LC_6 Logic Functioning bit
 (42 12)  (696 300)  (696 300)  LC_6 Logic Functioning bit
 (44 12)  (698 300)  (698 300)  LC_6 Logic Functioning bit
 (3 13)  (657 301)  (657 301)  routing T_13_18.sp12_v_b_1 <X> T_13_18.sp12_h_r_1
 (11 13)  (665 301)  (665 301)  routing T_13_18.sp4_v_b_11 <X> T_13_18.sp4_h_r_11
 (22 13)  (676 301)  (676 301)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (678 301)  (678 301)  routing T_13_18.rgt_op_2 <X> T_13_18.lc_trk_g3_2
 (36 13)  (690 301)  (690 301)  LC_6 Logic Functioning bit
 (39 13)  (693 301)  (693 301)  LC_6 Logic Functioning bit
 (41 13)  (695 301)  (695 301)  LC_6 Logic Functioning bit
 (42 13)  (696 301)  (696 301)  LC_6 Logic Functioning bit
 (4 14)  (658 302)  (658 302)  routing T_13_18.sp4_v_b_1 <X> T_13_18.sp4_v_t_44
 (6 14)  (660 302)  (660 302)  routing T_13_18.sp4_v_b_1 <X> T_13_18.sp4_v_t_44
 (13 14)  (667 302)  (667 302)  routing T_13_18.sp4_v_b_11 <X> T_13_18.sp4_v_t_46
 (28 14)  (682 302)  (682 302)  routing T_13_18.lc_trk_g2_6 <X> T_13_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 302)  (683 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 302)  (684 302)  routing T_13_18.lc_trk_g2_6 <X> T_13_18.wire_logic_cluster/lc_7/in_1
 (32 14)  (686 302)  (686 302)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (690 302)  (690 302)  LC_7 Logic Functioning bit
 (39 14)  (693 302)  (693 302)  LC_7 Logic Functioning bit
 (41 14)  (695 302)  (695 302)  LC_7 Logic Functioning bit
 (42 14)  (696 302)  (696 302)  LC_7 Logic Functioning bit
 (44 14)  (698 302)  (698 302)  LC_7 Logic Functioning bit
 (30 15)  (684 303)  (684 303)  routing T_13_18.lc_trk_g2_6 <X> T_13_18.wire_logic_cluster/lc_7/in_1
 (36 15)  (690 303)  (690 303)  LC_7 Logic Functioning bit
 (39 15)  (693 303)  (693 303)  LC_7 Logic Functioning bit
 (41 15)  (695 303)  (695 303)  LC_7 Logic Functioning bit
 (42 15)  (696 303)  (696 303)  LC_7 Logic Functioning bit


LogicTile_14_18

 (15 0)  (723 288)  (723 288)  routing T_14_18.sp4_h_l_4 <X> T_14_18.lc_trk_g0_1
 (16 0)  (724 288)  (724 288)  routing T_14_18.sp4_h_l_4 <X> T_14_18.lc_trk_g0_1
 (17 0)  (725 288)  (725 288)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (726 288)  (726 288)  routing T_14_18.sp4_h_l_4 <X> T_14_18.lc_trk_g0_1
 (21 0)  (729 288)  (729 288)  routing T_14_18.wire_logic_cluster/lc_3/out <X> T_14_18.lc_trk_g0_3
 (22 0)  (730 288)  (730 288)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (733 288)  (733 288)  routing T_14_18.wire_logic_cluster/lc_2/out <X> T_14_18.lc_trk_g0_2
 (27 0)  (735 288)  (735 288)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 288)  (736 288)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 288)  (737 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (739 288)  (739 288)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 288)  (740 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 288)  (741 288)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 288)  (742 288)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 288)  (744 288)  LC_0 Logic Functioning bit
 (38 0)  (746 288)  (746 288)  LC_0 Logic Functioning bit
 (15 1)  (723 289)  (723 289)  routing T_14_18.bot_op_0 <X> T_14_18.lc_trk_g0_0
 (17 1)  (725 289)  (725 289)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (18 1)  (726 289)  (726 289)  routing T_14_18.sp4_h_l_4 <X> T_14_18.lc_trk_g0_1
 (22 1)  (730 289)  (730 289)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (734 289)  (734 289)  routing T_14_18.lc_trk_g1_3 <X> T_14_18.wire_logic_cluster/lc_0/in_0
 (27 1)  (735 289)  (735 289)  routing T_14_18.lc_trk_g1_3 <X> T_14_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 289)  (737 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 289)  (738 289)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_0/in_1
 (31 1)  (739 289)  (739 289)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_0/in_3
 (36 1)  (744 289)  (744 289)  LC_0 Logic Functioning bit
 (37 1)  (745 289)  (745 289)  LC_0 Logic Functioning bit
 (38 1)  (746 289)  (746 289)  LC_0 Logic Functioning bit
 (39 1)  (747 289)  (747 289)  LC_0 Logic Functioning bit
 (40 1)  (748 289)  (748 289)  LC_0 Logic Functioning bit
 (42 1)  (750 289)  (750 289)  LC_0 Logic Functioning bit
 (0 2)  (708 290)  (708 290)  routing T_14_18.lc_trk_g3_1 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (2 2)  (710 290)  (710 290)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (4 2)  (712 290)  (712 290)  routing T_14_18.sp4_h_r_0 <X> T_14_18.sp4_v_t_37
 (15 2)  (723 290)  (723 290)  routing T_14_18.top_op_5 <X> T_14_18.lc_trk_g0_5
 (17 2)  (725 290)  (725 290)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (29 2)  (737 290)  (737 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 290)  (740 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (744 290)  (744 290)  LC_1 Logic Functioning bit
 (38 2)  (746 290)  (746 290)  LC_1 Logic Functioning bit
 (0 3)  (708 291)  (708 291)  routing T_14_18.lc_trk_g3_1 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (2 3)  (710 291)  (710 291)  routing T_14_18.lc_trk_g3_1 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (5 3)  (713 291)  (713 291)  routing T_14_18.sp4_h_r_0 <X> T_14_18.sp4_v_t_37
 (18 3)  (726 291)  (726 291)  routing T_14_18.top_op_5 <X> T_14_18.lc_trk_g0_5
 (22 3)  (730 291)  (730 291)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (731 291)  (731 291)  routing T_14_18.sp4_h_r_6 <X> T_14_18.lc_trk_g0_6
 (24 3)  (732 291)  (732 291)  routing T_14_18.sp4_h_r_6 <X> T_14_18.lc_trk_g0_6
 (25 3)  (733 291)  (733 291)  routing T_14_18.sp4_h_r_6 <X> T_14_18.lc_trk_g0_6
 (26 3)  (734 291)  (734 291)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_1/in_0
 (27 3)  (735 291)  (735 291)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 291)  (736 291)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 291)  (737 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (739 291)  (739 291)  routing T_14_18.lc_trk_g0_2 <X> T_14_18.wire_logic_cluster/lc_1/in_3
 (36 3)  (744 291)  (744 291)  LC_1 Logic Functioning bit
 (37 3)  (745 291)  (745 291)  LC_1 Logic Functioning bit
 (38 3)  (746 291)  (746 291)  LC_1 Logic Functioning bit
 (39 3)  (747 291)  (747 291)  LC_1 Logic Functioning bit
 (41 3)  (749 291)  (749 291)  LC_1 Logic Functioning bit
 (43 3)  (751 291)  (751 291)  LC_1 Logic Functioning bit
 (14 4)  (722 292)  (722 292)  routing T_14_18.wire_logic_cluster/lc_0/out <X> T_14_18.lc_trk_g1_0
 (22 4)  (730 292)  (730 292)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (732 292)  (732 292)  routing T_14_18.bot_op_3 <X> T_14_18.lc_trk_g1_3
 (27 4)  (735 292)  (735 292)  routing T_14_18.lc_trk_g3_0 <X> T_14_18.wire_logic_cluster/lc_2/in_1
 (28 4)  (736 292)  (736 292)  routing T_14_18.lc_trk_g3_0 <X> T_14_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 292)  (737 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 292)  (740 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (37 4)  (745 292)  (745 292)  LC_2 Logic Functioning bit
 (39 4)  (747 292)  (747 292)  LC_2 Logic Functioning bit
 (45 4)  (753 292)  (753 292)  LC_2 Logic Functioning bit
 (50 4)  (758 292)  (758 292)  Cascade bit: LH_LC02_inmux02_5

 (17 5)  (725 293)  (725 293)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (26 5)  (734 293)  (734 293)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.wire_logic_cluster/lc_2/in_0
 (27 5)  (735 293)  (735 293)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 293)  (736 293)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 293)  (737 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (739 293)  (739 293)  routing T_14_18.lc_trk_g0_3 <X> T_14_18.wire_logic_cluster/lc_2/in_3
 (37 5)  (745 293)  (745 293)  LC_2 Logic Functioning bit
 (42 5)  (750 293)  (750 293)  LC_2 Logic Functioning bit
 (14 6)  (722 294)  (722 294)  routing T_14_18.lft_op_4 <X> T_14_18.lc_trk_g1_4
 (21 6)  (729 294)  (729 294)  routing T_14_18.lft_op_7 <X> T_14_18.lc_trk_g1_7
 (22 6)  (730 294)  (730 294)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (732 294)  (732 294)  routing T_14_18.lft_op_7 <X> T_14_18.lc_trk_g1_7
 (26 6)  (734 294)  (734 294)  routing T_14_18.lc_trk_g1_4 <X> T_14_18.wire_logic_cluster/lc_3/in_0
 (29 6)  (737 294)  (737 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 294)  (740 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 294)  (741 294)  routing T_14_18.lc_trk_g2_2 <X> T_14_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 294)  (744 294)  LC_3 Logic Functioning bit
 (38 6)  (746 294)  (746 294)  LC_3 Logic Functioning bit
 (41 6)  (749 294)  (749 294)  LC_3 Logic Functioning bit
 (43 6)  (751 294)  (751 294)  LC_3 Logic Functioning bit
 (15 7)  (723 295)  (723 295)  routing T_14_18.lft_op_4 <X> T_14_18.lc_trk_g1_4
 (17 7)  (725 295)  (725 295)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (27 7)  (735 295)  (735 295)  routing T_14_18.lc_trk_g1_4 <X> T_14_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 295)  (737 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 295)  (738 295)  routing T_14_18.lc_trk_g0_2 <X> T_14_18.wire_logic_cluster/lc_3/in_1
 (31 7)  (739 295)  (739 295)  routing T_14_18.lc_trk_g2_2 <X> T_14_18.wire_logic_cluster/lc_3/in_3
 (32 7)  (740 295)  (740 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (37 7)  (745 295)  (745 295)  LC_3 Logic Functioning bit
 (38 7)  (746 295)  (746 295)  LC_3 Logic Functioning bit
 (41 7)  (749 295)  (749 295)  LC_3 Logic Functioning bit
 (43 7)  (751 295)  (751 295)  LC_3 Logic Functioning bit
 (22 9)  (730 297)  (730 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (731 297)  (731 297)  routing T_14_18.sp4_h_l_15 <X> T_14_18.lc_trk_g2_2
 (24 9)  (732 297)  (732 297)  routing T_14_18.sp4_h_l_15 <X> T_14_18.lc_trk_g2_2
 (25 9)  (733 297)  (733 297)  routing T_14_18.sp4_h_l_15 <X> T_14_18.lc_trk_g2_2
 (26 10)  (734 298)  (734 298)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_5/in_0
 (27 10)  (735 298)  (735 298)  routing T_14_18.lc_trk_g1_7 <X> T_14_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 298)  (737 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 298)  (738 298)  routing T_14_18.lc_trk_g1_7 <X> T_14_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 298)  (740 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 298)  (741 298)  routing T_14_18.lc_trk_g2_2 <X> T_14_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 298)  (744 298)  LC_5 Logic Functioning bit
 (38 10)  (746 298)  (746 298)  LC_5 Logic Functioning bit
 (41 10)  (749 298)  (749 298)  LC_5 Logic Functioning bit
 (43 10)  (751 298)  (751 298)  LC_5 Logic Functioning bit
 (26 11)  (734 299)  (734 299)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_5/in_0
 (27 11)  (735 299)  (735 299)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 299)  (736 299)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 299)  (737 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 299)  (738 299)  routing T_14_18.lc_trk_g1_7 <X> T_14_18.wire_logic_cluster/lc_5/in_1
 (31 11)  (739 299)  (739 299)  routing T_14_18.lc_trk_g2_2 <X> T_14_18.wire_logic_cluster/lc_5/in_3
 (32 11)  (740 299)  (740 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (36 11)  (744 299)  (744 299)  LC_5 Logic Functioning bit
 (39 11)  (747 299)  (747 299)  LC_5 Logic Functioning bit
 (40 11)  (748 299)  (748 299)  LC_5 Logic Functioning bit
 (42 11)  (750 299)  (750 299)  LC_5 Logic Functioning bit
 (17 12)  (725 300)  (725 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (22 12)  (730 300)  (730 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (27 12)  (735 300)  (735 300)  routing T_14_18.lc_trk_g3_0 <X> T_14_18.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 300)  (736 300)  routing T_14_18.lc_trk_g3_0 <X> T_14_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 300)  (737 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (740 300)  (740 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (742 300)  (742 300)  routing T_14_18.lc_trk_g1_0 <X> T_14_18.wire_logic_cluster/lc_6/in_3
 (37 12)  (745 300)  (745 300)  LC_6 Logic Functioning bit
 (42 12)  (750 300)  (750 300)  LC_6 Logic Functioning bit
 (45 12)  (753 300)  (753 300)  LC_6 Logic Functioning bit
 (50 12)  (758 300)  (758 300)  Cascade bit: LH_LC06_inmux02_5

 (11 13)  (719 301)  (719 301)  routing T_14_18.sp4_h_l_38 <X> T_14_18.sp4_h_r_11
 (13 13)  (721 301)  (721 301)  routing T_14_18.sp4_h_l_38 <X> T_14_18.sp4_h_r_11
 (14 13)  (722 301)  (722 301)  routing T_14_18.sp4_r_v_b_40 <X> T_14_18.lc_trk_g3_0
 (17 13)  (725 301)  (725 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (22 13)  (730 301)  (730 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (731 301)  (731 301)  routing T_14_18.sp4_v_b_42 <X> T_14_18.lc_trk_g3_2
 (24 13)  (732 301)  (732 301)  routing T_14_18.sp4_v_b_42 <X> T_14_18.lc_trk_g3_2
 (26 13)  (734 301)  (734 301)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.wire_logic_cluster/lc_6/in_0
 (27 13)  (735 301)  (735 301)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 301)  (736 301)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 301)  (737 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (37 13)  (745 301)  (745 301)  LC_6 Logic Functioning bit
 (39 13)  (747 301)  (747 301)  LC_6 Logic Functioning bit
 (5 14)  (713 302)  (713 302)  routing T_14_18.sp4_v_b_9 <X> T_14_18.sp4_h_l_44
 (25 14)  (733 302)  (733 302)  routing T_14_18.wire_logic_cluster/lc_6/out <X> T_14_18.lc_trk_g3_6
 (26 14)  (734 302)  (734 302)  routing T_14_18.lc_trk_g0_5 <X> T_14_18.wire_logic_cluster/lc_7/in_0
 (29 14)  (737 302)  (737 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 302)  (738 302)  routing T_14_18.lc_trk_g0_6 <X> T_14_18.wire_logic_cluster/lc_7/in_1
 (32 14)  (740 302)  (740 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 302)  (741 302)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.wire_logic_cluster/lc_7/in_3
 (34 14)  (742 302)  (742 302)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.wire_logic_cluster/lc_7/in_3
 (38 14)  (746 302)  (746 302)  LC_7 Logic Functioning bit
 (41 14)  (749 302)  (749 302)  LC_7 Logic Functioning bit
 (45 14)  (753 302)  (753 302)  LC_7 Logic Functioning bit
 (46 14)  (754 302)  (754 302)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (22 15)  (730 303)  (730 303)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (29 15)  (737 303)  (737 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 303)  (738 303)  routing T_14_18.lc_trk_g0_6 <X> T_14_18.wire_logic_cluster/lc_7/in_1
 (31 15)  (739 303)  (739 303)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.wire_logic_cluster/lc_7/in_3
 (32 15)  (740 303)  (740 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (741 303)  (741 303)  routing T_14_18.lc_trk_g3_0 <X> T_14_18.input_2_7
 (34 15)  (742 303)  (742 303)  routing T_14_18.lc_trk_g3_0 <X> T_14_18.input_2_7
 (39 15)  (747 303)  (747 303)  LC_7 Logic Functioning bit
 (41 15)  (749 303)  (749 303)  LC_7 Logic Functioning bit


LogicTile_15_18

 (26 0)  (788 288)  (788 288)  routing T_15_18.lc_trk_g0_4 <X> T_15_18.wire_logic_cluster/lc_0/in_0
 (27 0)  (789 288)  (789 288)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (790 288)  (790 288)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 288)  (791 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 288)  (794 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (796 288)  (796 288)  routing T_15_18.lc_trk_g1_2 <X> T_15_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 288)  (798 288)  LC_0 Logic Functioning bit
 (38 0)  (800 288)  (800 288)  LC_0 Logic Functioning bit
 (39 0)  (801 288)  (801 288)  LC_0 Logic Functioning bit
 (43 0)  (805 288)  (805 288)  LC_0 Logic Functioning bit
 (15 1)  (777 289)  (777 289)  routing T_15_18.sp4_v_t_5 <X> T_15_18.lc_trk_g0_0
 (16 1)  (778 289)  (778 289)  routing T_15_18.sp4_v_t_5 <X> T_15_18.lc_trk_g0_0
 (17 1)  (779 289)  (779 289)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (29 1)  (791 289)  (791 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 289)  (792 289)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.wire_logic_cluster/lc_0/in_1
 (31 1)  (793 289)  (793 289)  routing T_15_18.lc_trk_g1_2 <X> T_15_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (794 289)  (794 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (37 1)  (799 289)  (799 289)  LC_0 Logic Functioning bit
 (38 1)  (800 289)  (800 289)  LC_0 Logic Functioning bit
 (39 1)  (801 289)  (801 289)  LC_0 Logic Functioning bit
 (43 1)  (805 289)  (805 289)  LC_0 Logic Functioning bit
 (0 2)  (762 290)  (762 290)  routing T_15_18.lc_trk_g3_1 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (2 2)  (764 290)  (764 290)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (22 2)  (784 290)  (784 290)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (785 290)  (785 290)  routing T_15_18.sp4_v_b_23 <X> T_15_18.lc_trk_g0_7
 (24 2)  (786 290)  (786 290)  routing T_15_18.sp4_v_b_23 <X> T_15_18.lc_trk_g0_7
 (26 2)  (788 290)  (788 290)  routing T_15_18.lc_trk_g1_4 <X> T_15_18.wire_logic_cluster/lc_1/in_0
 (29 2)  (791 290)  (791 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (793 290)  (793 290)  routing T_15_18.lc_trk_g3_5 <X> T_15_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 290)  (794 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 290)  (795 290)  routing T_15_18.lc_trk_g3_5 <X> T_15_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (796 290)  (796 290)  routing T_15_18.lc_trk_g3_5 <X> T_15_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 290)  (798 290)  LC_1 Logic Functioning bit
 (39 2)  (801 290)  (801 290)  LC_1 Logic Functioning bit
 (43 2)  (805 290)  (805 290)  LC_1 Logic Functioning bit
 (45 2)  (807 290)  (807 290)  LC_1 Logic Functioning bit
 (50 2)  (812 290)  (812 290)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (762 291)  (762 291)  routing T_15_18.lc_trk_g3_1 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (2 3)  (764 291)  (764 291)  routing T_15_18.lc_trk_g3_1 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (14 3)  (776 291)  (776 291)  routing T_15_18.sp12_h_r_20 <X> T_15_18.lc_trk_g0_4
 (16 3)  (778 291)  (778 291)  routing T_15_18.sp12_h_r_20 <X> T_15_18.lc_trk_g0_4
 (17 3)  (779 291)  (779 291)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (27 3)  (789 291)  (789 291)  routing T_15_18.lc_trk_g1_4 <X> T_15_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 291)  (791 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (36 3)  (798 291)  (798 291)  LC_1 Logic Functioning bit
 (37 3)  (799 291)  (799 291)  LC_1 Logic Functioning bit
 (39 3)  (801 291)  (801 291)  LC_1 Logic Functioning bit
 (42 3)  (804 291)  (804 291)  LC_1 Logic Functioning bit
 (43 3)  (805 291)  (805 291)  LC_1 Logic Functioning bit
 (51 3)  (813 291)  (813 291)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (25 4)  (787 292)  (787 292)  routing T_15_18.sp4_v_b_2 <X> T_15_18.lc_trk_g1_2
 (26 4)  (788 292)  (788 292)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.wire_logic_cluster/lc_2/in_0
 (27 4)  (789 292)  (789 292)  routing T_15_18.lc_trk_g3_6 <X> T_15_18.wire_logic_cluster/lc_2/in_1
 (28 4)  (790 292)  (790 292)  routing T_15_18.lc_trk_g3_6 <X> T_15_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 292)  (791 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 292)  (792 292)  routing T_15_18.lc_trk_g3_6 <X> T_15_18.wire_logic_cluster/lc_2/in_1
 (31 4)  (793 292)  (793 292)  routing T_15_18.lc_trk_g0_7 <X> T_15_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 292)  (794 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (798 292)  (798 292)  LC_2 Logic Functioning bit
 (38 4)  (800 292)  (800 292)  LC_2 Logic Functioning bit
 (41 4)  (803 292)  (803 292)  LC_2 Logic Functioning bit
 (43 4)  (805 292)  (805 292)  LC_2 Logic Functioning bit
 (22 5)  (784 293)  (784 293)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_2 lc_trk_g1_2
 (23 5)  (785 293)  (785 293)  routing T_15_18.sp4_v_b_2 <X> T_15_18.lc_trk_g1_2
 (26 5)  (788 293)  (788 293)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.wire_logic_cluster/lc_2/in_0
 (27 5)  (789 293)  (789 293)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 293)  (790 293)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 293)  (791 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 293)  (792 293)  routing T_15_18.lc_trk_g3_6 <X> T_15_18.wire_logic_cluster/lc_2/in_1
 (31 5)  (793 293)  (793 293)  routing T_15_18.lc_trk_g0_7 <X> T_15_18.wire_logic_cluster/lc_2/in_3
 (37 5)  (799 293)  (799 293)  LC_2 Logic Functioning bit
 (39 5)  (801 293)  (801 293)  LC_2 Logic Functioning bit
 (41 5)  (803 293)  (803 293)  LC_2 Logic Functioning bit
 (43 5)  (805 293)  (805 293)  LC_2 Logic Functioning bit
 (14 6)  (776 294)  (776 294)  routing T_15_18.bnr_op_4 <X> T_15_18.lc_trk_g1_4
 (25 6)  (787 294)  (787 294)  routing T_15_18.sp4_h_l_11 <X> T_15_18.lc_trk_g1_6
 (14 7)  (776 295)  (776 295)  routing T_15_18.bnr_op_4 <X> T_15_18.lc_trk_g1_4
 (17 7)  (779 295)  (779 295)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (22 7)  (784 295)  (784 295)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (785 295)  (785 295)  routing T_15_18.sp4_h_l_11 <X> T_15_18.lc_trk_g1_6
 (24 7)  (786 295)  (786 295)  routing T_15_18.sp4_h_l_11 <X> T_15_18.lc_trk_g1_6
 (25 7)  (787 295)  (787 295)  routing T_15_18.sp4_h_l_11 <X> T_15_18.lc_trk_g1_6
 (4 8)  (766 296)  (766 296)  routing T_15_18.sp4_v_t_43 <X> T_15_18.sp4_v_b_6
 (14 10)  (776 298)  (776 298)  routing T_15_18.bnl_op_4 <X> T_15_18.lc_trk_g2_4
 (25 10)  (787 298)  (787 298)  routing T_15_18.rgt_op_6 <X> T_15_18.lc_trk_g2_6
 (14 11)  (776 299)  (776 299)  routing T_15_18.bnl_op_4 <X> T_15_18.lc_trk_g2_4
 (17 11)  (779 299)  (779 299)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (22 11)  (784 299)  (784 299)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (786 299)  (786 299)  routing T_15_18.rgt_op_6 <X> T_15_18.lc_trk_g2_6
 (17 12)  (779 300)  (779 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (25 12)  (787 300)  (787 300)  routing T_15_18.wire_logic_cluster/lc_2/out <X> T_15_18.lc_trk_g3_2
 (22 13)  (784 301)  (784 301)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (15 14)  (777 302)  (777 302)  routing T_15_18.sp4_v_t_32 <X> T_15_18.lc_trk_g3_5
 (16 14)  (778 302)  (778 302)  routing T_15_18.sp4_v_t_32 <X> T_15_18.lc_trk_g3_5
 (17 14)  (779 302)  (779 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (22 14)  (784 302)  (784 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (26 14)  (788 302)  (788 302)  routing T_15_18.lc_trk_g1_6 <X> T_15_18.wire_logic_cluster/lc_7/in_0
 (28 14)  (790 302)  (790 302)  routing T_15_18.lc_trk_g2_4 <X> T_15_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 302)  (791 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 302)  (792 302)  routing T_15_18.lc_trk_g2_4 <X> T_15_18.wire_logic_cluster/lc_7/in_1
 (31 14)  (793 302)  (793 302)  routing T_15_18.lc_trk_g2_6 <X> T_15_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 302)  (794 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 302)  (795 302)  routing T_15_18.lc_trk_g2_6 <X> T_15_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (798 302)  (798 302)  LC_7 Logic Functioning bit
 (38 14)  (800 302)  (800 302)  LC_7 Logic Functioning bit
 (21 15)  (783 303)  (783 303)  routing T_15_18.sp4_r_v_b_47 <X> T_15_18.lc_trk_g3_7
 (22 15)  (784 303)  (784 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (787 303)  (787 303)  routing T_15_18.sp4_r_v_b_46 <X> T_15_18.lc_trk_g3_6
 (26 15)  (788 303)  (788 303)  routing T_15_18.lc_trk_g1_6 <X> T_15_18.wire_logic_cluster/lc_7/in_0
 (27 15)  (789 303)  (789 303)  routing T_15_18.lc_trk_g1_6 <X> T_15_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 303)  (791 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (793 303)  (793 303)  routing T_15_18.lc_trk_g2_6 <X> T_15_18.wire_logic_cluster/lc_7/in_3
 (36 15)  (798 303)  (798 303)  LC_7 Logic Functioning bit
 (37 15)  (799 303)  (799 303)  LC_7 Logic Functioning bit
 (38 15)  (800 303)  (800 303)  LC_7 Logic Functioning bit
 (39 15)  (801 303)  (801 303)  LC_7 Logic Functioning bit
 (41 15)  (803 303)  (803 303)  LC_7 Logic Functioning bit
 (43 15)  (805 303)  (805 303)  LC_7 Logic Functioning bit


LogicTile_16_18

 (15 0)  (831 288)  (831 288)  routing T_16_18.sp4_h_r_9 <X> T_16_18.lc_trk_g0_1
 (16 0)  (832 288)  (832 288)  routing T_16_18.sp4_h_r_9 <X> T_16_18.lc_trk_g0_1
 (17 0)  (833 288)  (833 288)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (834 288)  (834 288)  routing T_16_18.sp4_h_r_9 <X> T_16_18.lc_trk_g0_1
 (25 0)  (841 288)  (841 288)  routing T_16_18.sp4_v_b_2 <X> T_16_18.lc_trk_g0_2
 (22 1)  (838 289)  (838 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (839 289)  (839 289)  routing T_16_18.sp4_v_b_2 <X> T_16_18.lc_trk_g0_2
 (2 2)  (818 290)  (818 290)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (12 2)  (828 290)  (828 290)  routing T_16_18.sp4_v_b_2 <X> T_16_18.sp4_h_l_39
 (14 2)  (830 290)  (830 290)  routing T_16_18.sp4_v_t_1 <X> T_16_18.lc_trk_g0_4
 (0 3)  (816 291)  (816 291)  routing T_16_18.lc_trk_g1_1 <X> T_16_18.wire_logic_cluster/lc_7/clk
 (2 3)  (818 291)  (818 291)  routing T_16_18.lc_trk_g1_1 <X> T_16_18.wire_logic_cluster/lc_7/clk
 (14 3)  (830 291)  (830 291)  routing T_16_18.sp4_v_t_1 <X> T_16_18.lc_trk_g0_4
 (16 3)  (832 291)  (832 291)  routing T_16_18.sp4_v_t_1 <X> T_16_18.lc_trk_g0_4
 (17 3)  (833 291)  (833 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (15 4)  (831 292)  (831 292)  routing T_16_18.sp4_v_b_17 <X> T_16_18.lc_trk_g1_1
 (16 4)  (832 292)  (832 292)  routing T_16_18.sp4_v_b_17 <X> T_16_18.lc_trk_g1_1
 (17 4)  (833 292)  (833 292)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (19 4)  (835 292)  (835 292)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (22 4)  (838 292)  (838 292)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (840 292)  (840 292)  routing T_16_18.top_op_3 <X> T_16_18.lc_trk_g1_3
 (12 5)  (828 293)  (828 293)  routing T_16_18.sp4_h_r_5 <X> T_16_18.sp4_v_b_5
 (21 5)  (837 293)  (837 293)  routing T_16_18.top_op_3 <X> T_16_18.lc_trk_g1_3
 (21 6)  (837 294)  (837 294)  routing T_16_18.lft_op_7 <X> T_16_18.lc_trk_g1_7
 (22 6)  (838 294)  (838 294)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (840 294)  (840 294)  routing T_16_18.lft_op_7 <X> T_16_18.lc_trk_g1_7
 (28 6)  (844 294)  (844 294)  routing T_16_18.lc_trk_g2_4 <X> T_16_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 294)  (845 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 294)  (846 294)  routing T_16_18.lc_trk_g2_4 <X> T_16_18.wire_logic_cluster/lc_3/in_1
 (32 6)  (848 294)  (848 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (35 6)  (851 294)  (851 294)  routing T_16_18.lc_trk_g3_4 <X> T_16_18.input_2_3
 (36 6)  (852 294)  (852 294)  LC_3 Logic Functioning bit
 (37 6)  (853 294)  (853 294)  LC_3 Logic Functioning bit
 (38 6)  (854 294)  (854 294)  LC_3 Logic Functioning bit
 (42 6)  (858 294)  (858 294)  LC_3 Logic Functioning bit
 (43 6)  (859 294)  (859 294)  LC_3 Logic Functioning bit
 (28 7)  (844 295)  (844 295)  routing T_16_18.lc_trk_g2_1 <X> T_16_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 295)  (845 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (847 295)  (847 295)  routing T_16_18.lc_trk_g0_2 <X> T_16_18.wire_logic_cluster/lc_3/in_3
 (32 7)  (848 295)  (848 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (849 295)  (849 295)  routing T_16_18.lc_trk_g3_4 <X> T_16_18.input_2_3
 (34 7)  (850 295)  (850 295)  routing T_16_18.lc_trk_g3_4 <X> T_16_18.input_2_3
 (36 7)  (852 295)  (852 295)  LC_3 Logic Functioning bit
 (42 7)  (858 295)  (858 295)  LC_3 Logic Functioning bit
 (43 7)  (859 295)  (859 295)  LC_3 Logic Functioning bit
 (15 8)  (831 296)  (831 296)  routing T_16_18.sp4_h_r_41 <X> T_16_18.lc_trk_g2_1
 (16 8)  (832 296)  (832 296)  routing T_16_18.sp4_h_r_41 <X> T_16_18.lc_trk_g2_1
 (17 8)  (833 296)  (833 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (834 296)  (834 296)  routing T_16_18.sp4_h_r_41 <X> T_16_18.lc_trk_g2_1
 (21 8)  (837 296)  (837 296)  routing T_16_18.sp4_h_r_43 <X> T_16_18.lc_trk_g2_3
 (22 8)  (838 296)  (838 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (839 296)  (839 296)  routing T_16_18.sp4_h_r_43 <X> T_16_18.lc_trk_g2_3
 (24 8)  (840 296)  (840 296)  routing T_16_18.sp4_h_r_43 <X> T_16_18.lc_trk_g2_3
 (27 8)  (843 296)  (843 296)  routing T_16_18.lc_trk_g3_2 <X> T_16_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (844 296)  (844 296)  routing T_16_18.lc_trk_g3_2 <X> T_16_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 296)  (845 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (847 296)  (847 296)  routing T_16_18.lc_trk_g3_6 <X> T_16_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 296)  (848 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 296)  (849 296)  routing T_16_18.lc_trk_g3_6 <X> T_16_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (850 296)  (850 296)  routing T_16_18.lc_trk_g3_6 <X> T_16_18.wire_logic_cluster/lc_4/in_3
 (42 8)  (858 296)  (858 296)  LC_4 Logic Functioning bit
 (45 8)  (861 296)  (861 296)  LC_4 Logic Functioning bit
 (46 8)  (862 296)  (862 296)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (50 8)  (866 296)  (866 296)  Cascade bit: LH_LC04_inmux02_5

 (18 9)  (834 297)  (834 297)  routing T_16_18.sp4_h_r_41 <X> T_16_18.lc_trk_g2_1
 (21 9)  (837 297)  (837 297)  routing T_16_18.sp4_h_r_43 <X> T_16_18.lc_trk_g2_3
 (26 9)  (842 297)  (842 297)  routing T_16_18.lc_trk_g1_3 <X> T_16_18.wire_logic_cluster/lc_4/in_0
 (27 9)  (843 297)  (843 297)  routing T_16_18.lc_trk_g1_3 <X> T_16_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 297)  (845 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 297)  (846 297)  routing T_16_18.lc_trk_g3_2 <X> T_16_18.wire_logic_cluster/lc_4/in_1
 (31 9)  (847 297)  (847 297)  routing T_16_18.lc_trk_g3_6 <X> T_16_18.wire_logic_cluster/lc_4/in_3
 (37 9)  (853 297)  (853 297)  LC_4 Logic Functioning bit
 (39 9)  (855 297)  (855 297)  LC_4 Logic Functioning bit
 (42 9)  (858 297)  (858 297)  LC_4 Logic Functioning bit
 (14 10)  (830 298)  (830 298)  routing T_16_18.sp4_h_r_36 <X> T_16_18.lc_trk_g2_4
 (25 10)  (841 298)  (841 298)  routing T_16_18.wire_logic_cluster/lc_6/out <X> T_16_18.lc_trk_g2_6
 (28 10)  (844 298)  (844 298)  routing T_16_18.lc_trk_g2_6 <X> T_16_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 298)  (845 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 298)  (846 298)  routing T_16_18.lc_trk_g2_6 <X> T_16_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (848 298)  (848 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (852 298)  (852 298)  LC_5 Logic Functioning bit
 (41 10)  (857 298)  (857 298)  LC_5 Logic Functioning bit
 (43 10)  (859 298)  (859 298)  LC_5 Logic Functioning bit
 (15 11)  (831 299)  (831 299)  routing T_16_18.sp4_h_r_36 <X> T_16_18.lc_trk_g2_4
 (16 11)  (832 299)  (832 299)  routing T_16_18.sp4_h_r_36 <X> T_16_18.lc_trk_g2_4
 (17 11)  (833 299)  (833 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (22 11)  (838 299)  (838 299)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (28 11)  (844 299)  (844 299)  routing T_16_18.lc_trk_g2_1 <X> T_16_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 299)  (845 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (846 299)  (846 299)  routing T_16_18.lc_trk_g2_6 <X> T_16_18.wire_logic_cluster/lc_5/in_1
 (31 11)  (847 299)  (847 299)  routing T_16_18.lc_trk_g0_2 <X> T_16_18.wire_logic_cluster/lc_5/in_3
 (32 11)  (848 299)  (848 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (849 299)  (849 299)  routing T_16_18.lc_trk_g2_3 <X> T_16_18.input_2_5
 (35 11)  (851 299)  (851 299)  routing T_16_18.lc_trk_g2_3 <X> T_16_18.input_2_5
 (36 11)  (852 299)  (852 299)  LC_5 Logic Functioning bit
 (37 11)  (853 299)  (853 299)  LC_5 Logic Functioning bit
 (38 11)  (854 299)  (854 299)  LC_5 Logic Functioning bit
 (41 11)  (857 299)  (857 299)  LC_5 Logic Functioning bit
 (43 11)  (859 299)  (859 299)  LC_5 Logic Functioning bit
 (4 12)  (820 300)  (820 300)  routing T_16_18.sp4_v_t_36 <X> T_16_18.sp4_v_b_9
 (5 12)  (821 300)  (821 300)  routing T_16_18.sp4_h_l_43 <X> T_16_18.sp4_h_r_9
 (6 12)  (822 300)  (822 300)  routing T_16_18.sp4_v_t_36 <X> T_16_18.sp4_v_b_9
 (26 12)  (842 300)  (842 300)  routing T_16_18.lc_trk_g1_7 <X> T_16_18.wire_logic_cluster/lc_6/in_0
 (27 12)  (843 300)  (843 300)  routing T_16_18.lc_trk_g3_2 <X> T_16_18.wire_logic_cluster/lc_6/in_1
 (28 12)  (844 300)  (844 300)  routing T_16_18.lc_trk_g3_2 <X> T_16_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 300)  (845 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (847 300)  (847 300)  routing T_16_18.lc_trk_g3_6 <X> T_16_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 300)  (848 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 300)  (849 300)  routing T_16_18.lc_trk_g3_6 <X> T_16_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (850 300)  (850 300)  routing T_16_18.lc_trk_g3_6 <X> T_16_18.wire_logic_cluster/lc_6/in_3
 (42 12)  (858 300)  (858 300)  LC_6 Logic Functioning bit
 (45 12)  (861 300)  (861 300)  LC_6 Logic Functioning bit
 (50 12)  (866 300)  (866 300)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (867 300)  (867 300)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (4 13)  (820 301)  (820 301)  routing T_16_18.sp4_h_l_43 <X> T_16_18.sp4_h_r_9
 (22 13)  (838 301)  (838 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (842 301)  (842 301)  routing T_16_18.lc_trk_g1_7 <X> T_16_18.wire_logic_cluster/lc_6/in_0
 (27 13)  (843 301)  (843 301)  routing T_16_18.lc_trk_g1_7 <X> T_16_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 301)  (845 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 301)  (846 301)  routing T_16_18.lc_trk_g3_2 <X> T_16_18.wire_logic_cluster/lc_6/in_1
 (31 13)  (847 301)  (847 301)  routing T_16_18.lc_trk_g3_6 <X> T_16_18.wire_logic_cluster/lc_6/in_3
 (37 13)  (853 301)  (853 301)  LC_6 Logic Functioning bit
 (39 13)  (855 301)  (855 301)  LC_6 Logic Functioning bit
 (42 13)  (858 301)  (858 301)  LC_6 Logic Functioning bit
 (47 13)  (863 301)  (863 301)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (14 14)  (830 302)  (830 302)  routing T_16_18.wire_logic_cluster/lc_4/out <X> T_16_18.lc_trk_g3_4
 (25 14)  (841 302)  (841 302)  routing T_16_18.sp4_h_r_46 <X> T_16_18.lc_trk_g3_6
 (29 14)  (845 302)  (845 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 302)  (846 302)  routing T_16_18.lc_trk_g0_4 <X> T_16_18.wire_logic_cluster/lc_7/in_1
 (32 14)  (848 302)  (848 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (852 302)  (852 302)  LC_7 Logic Functioning bit
 (37 14)  (853 302)  (853 302)  LC_7 Logic Functioning bit
 (38 14)  (854 302)  (854 302)  LC_7 Logic Functioning bit
 (42 14)  (858 302)  (858 302)  LC_7 Logic Functioning bit
 (43 14)  (859 302)  (859 302)  LC_7 Logic Functioning bit
 (46 14)  (862 302)  (862 302)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (17 15)  (833 303)  (833 303)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (838 303)  (838 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (839 303)  (839 303)  routing T_16_18.sp4_h_r_46 <X> T_16_18.lc_trk_g3_6
 (24 15)  (840 303)  (840 303)  routing T_16_18.sp4_h_r_46 <X> T_16_18.lc_trk_g3_6
 (25 15)  (841 303)  (841 303)  routing T_16_18.sp4_h_r_46 <X> T_16_18.lc_trk_g3_6
 (28 15)  (844 303)  (844 303)  routing T_16_18.lc_trk_g2_1 <X> T_16_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 303)  (845 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (847 303)  (847 303)  routing T_16_18.lc_trk_g0_2 <X> T_16_18.wire_logic_cluster/lc_7/in_3
 (32 15)  (848 303)  (848 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_1 input_2_7
 (36 15)  (852 303)  (852 303)  LC_7 Logic Functioning bit
 (42 15)  (858 303)  (858 303)  LC_7 Logic Functioning bit
 (43 15)  (859 303)  (859 303)  LC_7 Logic Functioning bit


LogicTile_17_18

 (2 0)  (876 288)  (876 288)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_19_18

 (10 1)  (992 289)  (992 289)  routing T_19_18.sp4_h_r_8 <X> T_19_18.sp4_v_b_1
 (11 6)  (993 294)  (993 294)  routing T_19_18.sp4_v_b_9 <X> T_19_18.sp4_v_t_40
 (13 6)  (995 294)  (995 294)  routing T_19_18.sp4_v_b_9 <X> T_19_18.sp4_v_t_40


LogicTile_21_18

 (10 5)  (1100 293)  (1100 293)  routing T_21_18.sp4_h_r_11 <X> T_21_18.sp4_v_b_4


LogicTile_23_18

 (11 11)  (1209 299)  (1209 299)  routing T_23_18.sp4_h_r_0 <X> T_23_18.sp4_h_l_45
 (13 11)  (1211 299)  (1211 299)  routing T_23_18.sp4_h_r_0 <X> T_23_18.sp4_h_l_45


RAM_Tile_25_18

 (7 0)  (1313 288)  (1313 288)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 289)  (1313 289)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 290)  (1306 290)  routing T_25_18.glb_netwk_3 <X> T_25_18.wire_bram/ram/WCLK
 (2 2)  (1308 290)  (1308 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (3 2)  (1309 290)  (1309 290)  routing T_25_18.sp12_v_t_23 <X> T_25_18.sp12_h_l_23
 (7 2)  (1313 290)  (1313 290)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (1306 291)  (1306 291)  routing T_25_18.glb_netwk_3 <X> T_25_18.wire_bram/ram/WCLK
 (7 3)  (1313 291)  (1313 291)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (1313 292)  (1313 292)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_5

 (7 5)  (1313 293)  (1313 293)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_4

 (7 6)  (1313 294)  (1313 294)  Cascade buffer Enable bit: MEMT_LC01_inmux00_bram_cbit_7

 (16 6)  (1322 294)  (1322 294)  routing T_25_18.sp4_v_b_13 <X> T_25_18.lc_trk_g1_5
 (17 6)  (1323 294)  (1323 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (1324 294)  (1324 294)  routing T_25_18.sp4_v_b_13 <X> T_25_18.lc_trk_g1_5
 (7 7)  (1313 295)  (1313 295)  Cascade bit: MEMT_LC01_inmux00_bram_cbit_6

 (18 7)  (1324 295)  (1324 295)  routing T_25_18.sp4_v_b_13 <X> T_25_18.lc_trk_g1_5
 (22 7)  (1328 295)  (1328 295)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (27 8)  (1333 296)  (1333 296)  routing T_25_18.lc_trk_g1_6 <X> T_25_18.wire_bram/ram/WDATA_3
 (29 8)  (1335 296)  (1335 296)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_6 wire_bram/ram/WDATA_3
 (30 8)  (1336 296)  (1336 296)  routing T_25_18.lc_trk_g1_6 <X> T_25_18.wire_bram/ram/WDATA_3
 (30 9)  (1336 297)  (1336 297)  routing T_25_18.lc_trk_g1_6 <X> T_25_18.wire_bram/ram/WDATA_3
 (37 9)  (1343 297)  (1343 297)  Enable bit of Mux _out_links/OutMux7_4 => wire_bram/ram/RDATA_3 sp4_h_l_13
 (1 14)  (1307 302)  (1307 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (12 14)  (1318 302)  (1318 302)  routing T_25_18.sp4_v_t_40 <X> T_25_18.sp4_h_l_46
 (0 15)  (1306 303)  (1306 303)  routing T_25_18.lc_trk_g1_5 <X> T_25_18.wire_bram/ram/WE
 (1 15)  (1307 303)  (1307 303)  routing T_25_18.lc_trk_g1_5 <X> T_25_18.wire_bram/ram/WE
 (3 15)  (1309 303)  (1309 303)  routing T_25_18.sp12_h_l_22 <X> T_25_18.sp12_v_t_22
 (11 15)  (1317 303)  (1317 303)  routing T_25_18.sp4_v_t_40 <X> T_25_18.sp4_h_l_46
 (13 15)  (1319 303)  (1319 303)  routing T_25_18.sp4_v_t_40 <X> T_25_18.sp4_h_l_46


LogicTile_26_18

 (4 10)  (1352 298)  (1352 298)  routing T_26_18.sp4_v_b_6 <X> T_26_18.sp4_v_t_43


IO_Tile_0_17

 (11 0)  (6 272)  (6 272)  routing T_0_17.span4_vert_b_0 <X> T_0_17.span4_vert_t_12


LogicTile_6_17

 (25 0)  (313 272)  (313 272)  routing T_6_17.wire_logic_cluster/lc_2/out <X> T_6_17.lc_trk_g0_2
 (14 1)  (302 273)  (302 273)  routing T_6_17.sp4_r_v_b_35 <X> T_6_17.lc_trk_g0_0
 (17 1)  (305 273)  (305 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (22 1)  (310 273)  (310 273)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (2 2)  (290 274)  (290 274)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (15 2)  (303 274)  (303 274)  routing T_6_17.sp4_h_r_13 <X> T_6_17.lc_trk_g0_5
 (16 2)  (304 274)  (304 274)  routing T_6_17.sp4_h_r_13 <X> T_6_17.lc_trk_g0_5
 (17 2)  (305 274)  (305 274)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (306 274)  (306 274)  routing T_6_17.sp4_h_r_13 <X> T_6_17.lc_trk_g0_5
 (32 2)  (320 274)  (320 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (322 274)  (322 274)  routing T_6_17.lc_trk_g1_3 <X> T_6_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (324 274)  (324 274)  LC_1 Logic Functioning bit
 (37 2)  (325 274)  (325 274)  LC_1 Logic Functioning bit
 (38 2)  (326 274)  (326 274)  LC_1 Logic Functioning bit
 (39 2)  (327 274)  (327 274)  LC_1 Logic Functioning bit
 (45 2)  (333 274)  (333 274)  LC_1 Logic Functioning bit
 (2 3)  (290 275)  (290 275)  routing T_6_17.lc_trk_g0_0 <X> T_6_17.wire_logic_cluster/lc_7/clk
 (31 3)  (319 275)  (319 275)  routing T_6_17.lc_trk_g1_3 <X> T_6_17.wire_logic_cluster/lc_1/in_3
 (36 3)  (324 275)  (324 275)  LC_1 Logic Functioning bit
 (37 3)  (325 275)  (325 275)  LC_1 Logic Functioning bit
 (38 3)  (326 275)  (326 275)  LC_1 Logic Functioning bit
 (39 3)  (327 275)  (327 275)  LC_1 Logic Functioning bit
 (44 3)  (332 275)  (332 275)  LC_1 Logic Functioning bit
 (0 4)  (288 276)  (288 276)  routing T_6_17.lc_trk_g2_2 <X> T_6_17.wire_logic_cluster/lc_7/cen
 (1 4)  (289 276)  (289 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (21 4)  (309 276)  (309 276)  routing T_6_17.wire_logic_cluster/lc_3/out <X> T_6_17.lc_trk_g1_3
 (22 4)  (310 276)  (310 276)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (31 4)  (319 276)  (319 276)  routing T_6_17.lc_trk_g0_5 <X> T_6_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (320 276)  (320 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (324 276)  (324 276)  LC_2 Logic Functioning bit
 (37 4)  (325 276)  (325 276)  LC_2 Logic Functioning bit
 (38 4)  (326 276)  (326 276)  LC_2 Logic Functioning bit
 (39 4)  (327 276)  (327 276)  LC_2 Logic Functioning bit
 (45 4)  (333 276)  (333 276)  LC_2 Logic Functioning bit
 (1 5)  (289 277)  (289 277)  routing T_6_17.lc_trk_g2_2 <X> T_6_17.wire_logic_cluster/lc_7/cen
 (36 5)  (324 277)  (324 277)  LC_2 Logic Functioning bit
 (37 5)  (325 277)  (325 277)  LC_2 Logic Functioning bit
 (38 5)  (326 277)  (326 277)  LC_2 Logic Functioning bit
 (39 5)  (327 277)  (327 277)  LC_2 Logic Functioning bit
 (14 6)  (302 278)  (302 278)  routing T_6_17.wire_logic_cluster/lc_4/out <X> T_6_17.lc_trk_g1_4
 (17 6)  (305 278)  (305 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (32 6)  (320 278)  (320 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (324 278)  (324 278)  LC_3 Logic Functioning bit
 (37 6)  (325 278)  (325 278)  LC_3 Logic Functioning bit
 (38 6)  (326 278)  (326 278)  LC_3 Logic Functioning bit
 (39 6)  (327 278)  (327 278)  LC_3 Logic Functioning bit
 (45 6)  (333 278)  (333 278)  LC_3 Logic Functioning bit
 (17 7)  (305 279)  (305 279)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (31 7)  (319 279)  (319 279)  routing T_6_17.lc_trk_g0_2 <X> T_6_17.wire_logic_cluster/lc_3/in_3
 (36 7)  (324 279)  (324 279)  LC_3 Logic Functioning bit
 (37 7)  (325 279)  (325 279)  LC_3 Logic Functioning bit
 (38 7)  (326 279)  (326 279)  LC_3 Logic Functioning bit
 (39 7)  (327 279)  (327 279)  LC_3 Logic Functioning bit
 (44 7)  (332 279)  (332 279)  LC_3 Logic Functioning bit
 (17 8)  (305 280)  (305 280)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (306 280)  (306 280)  routing T_6_17.wire_logic_cluster/lc_1/out <X> T_6_17.lc_trk_g2_1
 (32 8)  (320 280)  (320 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (321 280)  (321 280)  routing T_6_17.lc_trk_g2_1 <X> T_6_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (324 280)  (324 280)  LC_4 Logic Functioning bit
 (37 8)  (325 280)  (325 280)  LC_4 Logic Functioning bit
 (38 8)  (326 280)  (326 280)  LC_4 Logic Functioning bit
 (39 8)  (327 280)  (327 280)  LC_4 Logic Functioning bit
 (45 8)  (333 280)  (333 280)  LC_4 Logic Functioning bit
 (22 9)  (310 281)  (310 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (313 281)  (313 281)  routing T_6_17.sp4_r_v_b_34 <X> T_6_17.lc_trk_g2_2
 (36 9)  (324 281)  (324 281)  LC_4 Logic Functioning bit
 (37 9)  (325 281)  (325 281)  LC_4 Logic Functioning bit
 (38 9)  (326 281)  (326 281)  LC_4 Logic Functioning bit
 (39 9)  (327 281)  (327 281)  LC_4 Logic Functioning bit
 (31 12)  (319 284)  (319 284)  routing T_6_17.lc_trk_g1_4 <X> T_6_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (320 284)  (320 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (322 284)  (322 284)  routing T_6_17.lc_trk_g1_4 <X> T_6_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (324 284)  (324 284)  LC_6 Logic Functioning bit
 (37 12)  (325 284)  (325 284)  LC_6 Logic Functioning bit
 (38 12)  (326 284)  (326 284)  LC_6 Logic Functioning bit
 (39 12)  (327 284)  (327 284)  LC_6 Logic Functioning bit
 (45 12)  (333 284)  (333 284)  LC_6 Logic Functioning bit
 (47 12)  (335 284)  (335 284)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (36 13)  (324 285)  (324 285)  LC_6 Logic Functioning bit
 (37 13)  (325 285)  (325 285)  LC_6 Logic Functioning bit
 (38 13)  (326 285)  (326 285)  LC_6 Logic Functioning bit
 (39 13)  (327 285)  (327 285)  LC_6 Logic Functioning bit
 (44 13)  (332 285)  (332 285)  LC_6 Logic Functioning bit
 (1 14)  (289 286)  (289 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (288 287)  (288 287)  routing T_6_17.lc_trk_g1_5 <X> T_6_17.wire_logic_cluster/lc_7/s_r
 (1 15)  (289 287)  (289 287)  routing T_6_17.lc_trk_g1_5 <X> T_6_17.wire_logic_cluster/lc_7/s_r


LogicTile_7_17

 (17 1)  (359 273)  (359 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (2 2)  (344 274)  (344 274)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (2 3)  (344 275)  (344 275)  routing T_7_17.lc_trk_g0_0 <X> T_7_17.wire_logic_cluster/lc_7/clk
 (0 4)  (342 276)  (342 276)  routing T_7_17.lc_trk_g2_2 <X> T_7_17.wire_logic_cluster/lc_7/cen
 (1 4)  (343 276)  (343 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (21 4)  (363 276)  (363 276)  routing T_7_17.sp4_h_r_11 <X> T_7_17.lc_trk_g1_3
 (22 4)  (364 276)  (364 276)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (365 276)  (365 276)  routing T_7_17.sp4_h_r_11 <X> T_7_17.lc_trk_g1_3
 (24 4)  (366 276)  (366 276)  routing T_7_17.sp4_h_r_11 <X> T_7_17.lc_trk_g1_3
 (1 5)  (343 277)  (343 277)  routing T_7_17.lc_trk_g2_2 <X> T_7_17.wire_logic_cluster/lc_7/cen
 (15 6)  (357 278)  (357 278)  routing T_7_17.sp4_h_r_5 <X> T_7_17.lc_trk_g1_5
 (16 6)  (358 278)  (358 278)  routing T_7_17.sp4_h_r_5 <X> T_7_17.lc_trk_g1_5
 (17 6)  (359 278)  (359 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (32 6)  (374 278)  (374 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (376 278)  (376 278)  routing T_7_17.lc_trk_g1_3 <X> T_7_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (378 278)  (378 278)  LC_3 Logic Functioning bit
 (37 6)  (379 278)  (379 278)  LC_3 Logic Functioning bit
 (38 6)  (380 278)  (380 278)  LC_3 Logic Functioning bit
 (39 6)  (381 278)  (381 278)  LC_3 Logic Functioning bit
 (45 6)  (387 278)  (387 278)  LC_3 Logic Functioning bit
 (18 7)  (360 279)  (360 279)  routing T_7_17.sp4_h_r_5 <X> T_7_17.lc_trk_g1_5
 (31 7)  (373 279)  (373 279)  routing T_7_17.lc_trk_g1_3 <X> T_7_17.wire_logic_cluster/lc_3/in_3
 (36 7)  (378 279)  (378 279)  LC_3 Logic Functioning bit
 (37 7)  (379 279)  (379 279)  LC_3 Logic Functioning bit
 (38 7)  (380 279)  (380 279)  LC_3 Logic Functioning bit
 (39 7)  (381 279)  (381 279)  LC_3 Logic Functioning bit
 (46 7)  (388 279)  (388 279)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (25 8)  (367 280)  (367 280)  routing T_7_17.sp4_v_t_23 <X> T_7_17.lc_trk_g2_2
 (22 9)  (364 281)  (364 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (365 281)  (365 281)  routing T_7_17.sp4_v_t_23 <X> T_7_17.lc_trk_g2_2
 (25 9)  (367 281)  (367 281)  routing T_7_17.sp4_v_t_23 <X> T_7_17.lc_trk_g2_2
 (1 14)  (343 286)  (343 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (342 287)  (342 287)  routing T_7_17.lc_trk_g1_5 <X> T_7_17.wire_logic_cluster/lc_7/s_r
 (1 15)  (343 287)  (343 287)  routing T_7_17.lc_trk_g1_5 <X> T_7_17.wire_logic_cluster/lc_7/s_r


RAM_Tile_8_17

 (7 1)  (403 273)  (403 273)  Ram config bit: MEMB_Power_Up_Control

 (2 2)  (398 274)  (398 274)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_bram/ram/RCLK
 (0 3)  (396 275)  (396 275)  routing T_8_17.lc_trk_g1_1 <X> T_8_17.wire_bram/ram/RCLK
 (2 3)  (398 275)  (398 275)  routing T_8_17.lc_trk_g1_1 <X> T_8_17.wire_bram/ram/RCLK
 (12 4)  (408 276)  (408 276)  routing T_8_17.sp4_v_t_40 <X> T_8_17.sp4_h_r_5
 (17 4)  (413 276)  (413 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (18 5)  (414 277)  (414 277)  routing T_8_17.sp4_r_v_b_25 <X> T_8_17.lc_trk_g1_1
 (27 8)  (423 280)  (423 280)  routing T_8_17.lc_trk_g3_2 <X> T_8_17.wire_bram/ram/WDATA_11
 (28 8)  (424 280)  (424 280)  routing T_8_17.lc_trk_g3_2 <X> T_8_17.wire_bram/ram/WDATA_11
 (29 8)  (425 280)  (425 280)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_2 wire_bram/ram/WDATA_11
 (37 8)  (433 280)  (433 280)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_11 sp12_h_r_0
 (30 9)  (426 281)  (426 281)  routing T_8_17.lc_trk_g3_2 <X> T_8_17.wire_bram/ram/WDATA_11
 (14 11)  (410 283)  (410 283)  routing T_8_17.sp4_r_v_b_36 <X> T_8_17.lc_trk_g2_4
 (17 11)  (413 283)  (413 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (25 12)  (421 284)  (421 284)  routing T_8_17.sp4_v_b_34 <X> T_8_17.lc_trk_g3_2
 (22 13)  (418 285)  (418 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_34 lc_trk_g3_2
 (23 13)  (419 285)  (419 285)  routing T_8_17.sp4_v_b_34 <X> T_8_17.lc_trk_g3_2
 (25 13)  (421 285)  (421 285)  routing T_8_17.sp4_v_b_34 <X> T_8_17.lc_trk_g3_2
 (0 14)  (396 286)  (396 286)  routing T_8_17.lc_trk_g2_4 <X> T_8_17.wire_bram/ram/RE
 (1 14)  (397 286)  (397 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (1 15)  (397 287)  (397 287)  routing T_8_17.lc_trk_g2_4 <X> T_8_17.wire_bram/ram/RE


LogicTile_9_17

 (17 0)  (455 272)  (455 272)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (456 272)  (456 272)  routing T_9_17.wire_logic_cluster/lc_1/out <X> T_9_17.lc_trk_g0_1
 (29 0)  (467 272)  (467 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (36 0)  (474 272)  (474 272)  LC_0 Logic Functioning bit
 (38 0)  (476 272)  (476 272)  LC_0 Logic Functioning bit
 (41 0)  (479 272)  (479 272)  LC_0 Logic Functioning bit
 (43 0)  (481 272)  (481 272)  LC_0 Logic Functioning bit
 (45 0)  (483 272)  (483 272)  LC_0 Logic Functioning bit
 (36 1)  (474 273)  (474 273)  LC_0 Logic Functioning bit
 (38 1)  (476 273)  (476 273)  LC_0 Logic Functioning bit
 (41 1)  (479 273)  (479 273)  LC_0 Logic Functioning bit
 (43 1)  (481 273)  (481 273)  LC_0 Logic Functioning bit
 (44 1)  (482 273)  (482 273)  LC_0 Logic Functioning bit
 (46 1)  (484 273)  (484 273)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (0 2)  (438 274)  (438 274)  routing T_9_17.lc_trk_g3_1 <X> T_9_17.wire_logic_cluster/lc_7/clk
 (2 2)  (440 274)  (440 274)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (32 2)  (470 274)  (470 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (472 274)  (472 274)  routing T_9_17.lc_trk_g1_3 <X> T_9_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (474 274)  (474 274)  LC_1 Logic Functioning bit
 (37 2)  (475 274)  (475 274)  LC_1 Logic Functioning bit
 (38 2)  (476 274)  (476 274)  LC_1 Logic Functioning bit
 (39 2)  (477 274)  (477 274)  LC_1 Logic Functioning bit
 (45 2)  (483 274)  (483 274)  LC_1 Logic Functioning bit
 (0 3)  (438 275)  (438 275)  routing T_9_17.lc_trk_g3_1 <X> T_9_17.wire_logic_cluster/lc_7/clk
 (2 3)  (440 275)  (440 275)  routing T_9_17.lc_trk_g3_1 <X> T_9_17.wire_logic_cluster/lc_7/clk
 (6 3)  (444 275)  (444 275)  routing T_9_17.sp4_h_r_0 <X> T_9_17.sp4_h_l_37
 (31 3)  (469 275)  (469 275)  routing T_9_17.lc_trk_g1_3 <X> T_9_17.wire_logic_cluster/lc_1/in_3
 (36 3)  (474 275)  (474 275)  LC_1 Logic Functioning bit
 (37 3)  (475 275)  (475 275)  LC_1 Logic Functioning bit
 (38 3)  (476 275)  (476 275)  LC_1 Logic Functioning bit
 (39 3)  (477 275)  (477 275)  LC_1 Logic Functioning bit
 (44 3)  (482 275)  (482 275)  LC_1 Logic Functioning bit
 (0 4)  (438 276)  (438 276)  routing T_9_17.lc_trk_g2_2 <X> T_9_17.wire_logic_cluster/lc_7/cen
 (1 4)  (439 276)  (439 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (22 4)  (460 276)  (460 276)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (462 276)  (462 276)  routing T_9_17.bot_op_3 <X> T_9_17.lc_trk_g1_3
 (1 5)  (439 277)  (439 277)  routing T_9_17.lc_trk_g2_2 <X> T_9_17.wire_logic_cluster/lc_7/cen
 (15 8)  (453 280)  (453 280)  routing T_9_17.rgt_op_1 <X> T_9_17.lc_trk_g2_1
 (17 8)  (455 280)  (455 280)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (456 280)  (456 280)  routing T_9_17.rgt_op_1 <X> T_9_17.lc_trk_g2_1
 (22 9)  (460 281)  (460 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (463 281)  (463 281)  routing T_9_17.sp4_r_v_b_34 <X> T_9_17.lc_trk_g2_2
 (25 10)  (463 282)  (463 282)  routing T_9_17.rgt_op_6 <X> T_9_17.lc_trk_g2_6
 (22 11)  (460 283)  (460 283)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (462 283)  (462 283)  routing T_9_17.rgt_op_6 <X> T_9_17.lc_trk_g2_6
 (16 12)  (454 284)  (454 284)  routing T_9_17.sp4_v_t_12 <X> T_9_17.lc_trk_g3_1
 (17 12)  (455 284)  (455 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (456 284)  (456 284)  routing T_9_17.sp4_v_t_12 <X> T_9_17.lc_trk_g3_1
 (32 12)  (470 284)  (470 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 284)  (471 284)  routing T_9_17.lc_trk_g2_1 <X> T_9_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (474 284)  (474 284)  LC_6 Logic Functioning bit
 (37 12)  (475 284)  (475 284)  LC_6 Logic Functioning bit
 (38 12)  (476 284)  (476 284)  LC_6 Logic Functioning bit
 (39 12)  (477 284)  (477 284)  LC_6 Logic Functioning bit
 (45 12)  (483 284)  (483 284)  LC_6 Logic Functioning bit
 (36 13)  (474 285)  (474 285)  LC_6 Logic Functioning bit
 (37 13)  (475 285)  (475 285)  LC_6 Logic Functioning bit
 (38 13)  (476 285)  (476 285)  LC_6 Logic Functioning bit
 (39 13)  (477 285)  (477 285)  LC_6 Logic Functioning bit
 (44 13)  (482 285)  (482 285)  LC_6 Logic Functioning bit
 (0 14)  (438 286)  (438 286)  routing T_9_17.lc_trk_g3_5 <X> T_9_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (439 286)  (439 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (453 286)  (453 286)  routing T_9_17.sp4_h_l_16 <X> T_9_17.lc_trk_g3_5
 (16 14)  (454 286)  (454 286)  routing T_9_17.sp4_h_l_16 <X> T_9_17.lc_trk_g3_5
 (17 14)  (455 286)  (455 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (31 14)  (469 286)  (469 286)  routing T_9_17.lc_trk_g2_6 <X> T_9_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 286)  (470 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (471 286)  (471 286)  routing T_9_17.lc_trk_g2_6 <X> T_9_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (474 286)  (474 286)  LC_7 Logic Functioning bit
 (37 14)  (475 286)  (475 286)  LC_7 Logic Functioning bit
 (38 14)  (476 286)  (476 286)  LC_7 Logic Functioning bit
 (39 14)  (477 286)  (477 286)  LC_7 Logic Functioning bit
 (45 14)  (483 286)  (483 286)  LC_7 Logic Functioning bit
 (0 15)  (438 287)  (438 287)  routing T_9_17.lc_trk_g3_5 <X> T_9_17.wire_logic_cluster/lc_7/s_r
 (1 15)  (439 287)  (439 287)  routing T_9_17.lc_trk_g3_5 <X> T_9_17.wire_logic_cluster/lc_7/s_r
 (18 15)  (456 287)  (456 287)  routing T_9_17.sp4_h_l_16 <X> T_9_17.lc_trk_g3_5
 (31 15)  (469 287)  (469 287)  routing T_9_17.lc_trk_g2_6 <X> T_9_17.wire_logic_cluster/lc_7/in_3
 (36 15)  (474 287)  (474 287)  LC_7 Logic Functioning bit
 (37 15)  (475 287)  (475 287)  LC_7 Logic Functioning bit
 (38 15)  (476 287)  (476 287)  LC_7 Logic Functioning bit
 (39 15)  (477 287)  (477 287)  LC_7 Logic Functioning bit
 (44 15)  (482 287)  (482 287)  LC_7 Logic Functioning bit
 (52 15)  (490 287)  (490 287)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_10_17

 (31 0)  (523 272)  (523 272)  routing T_10_17.lc_trk_g1_4 <X> T_10_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 272)  (524 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (526 272)  (526 272)  routing T_10_17.lc_trk_g1_4 <X> T_10_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (528 272)  (528 272)  LC_0 Logic Functioning bit
 (37 0)  (529 272)  (529 272)  LC_0 Logic Functioning bit
 (38 0)  (530 272)  (530 272)  LC_0 Logic Functioning bit
 (39 0)  (531 272)  (531 272)  LC_0 Logic Functioning bit
 (45 0)  (537 272)  (537 272)  LC_0 Logic Functioning bit
 (22 1)  (514 273)  (514 273)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (516 273)  (516 273)  routing T_10_17.bot_op_2 <X> T_10_17.lc_trk_g0_2
 (36 1)  (528 273)  (528 273)  LC_0 Logic Functioning bit
 (37 1)  (529 273)  (529 273)  LC_0 Logic Functioning bit
 (38 1)  (530 273)  (530 273)  LC_0 Logic Functioning bit
 (39 1)  (531 273)  (531 273)  LC_0 Logic Functioning bit
 (44 1)  (536 273)  (536 273)  LC_0 Logic Functioning bit
 (2 2)  (494 274)  (494 274)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (32 2)  (524 274)  (524 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 274)  (525 274)  routing T_10_17.lc_trk_g3_3 <X> T_10_17.wire_logic_cluster/lc_1/in_3
 (34 2)  (526 274)  (526 274)  routing T_10_17.lc_trk_g3_3 <X> T_10_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 274)  (528 274)  LC_1 Logic Functioning bit
 (37 2)  (529 274)  (529 274)  LC_1 Logic Functioning bit
 (38 2)  (530 274)  (530 274)  LC_1 Logic Functioning bit
 (39 2)  (531 274)  (531 274)  LC_1 Logic Functioning bit
 (45 2)  (537 274)  (537 274)  LC_1 Logic Functioning bit
 (0 3)  (492 275)  (492 275)  routing T_10_17.lc_trk_g1_1 <X> T_10_17.wire_logic_cluster/lc_7/clk
 (2 3)  (494 275)  (494 275)  routing T_10_17.lc_trk_g1_1 <X> T_10_17.wire_logic_cluster/lc_7/clk
 (31 3)  (523 275)  (523 275)  routing T_10_17.lc_trk_g3_3 <X> T_10_17.wire_logic_cluster/lc_1/in_3
 (36 3)  (528 275)  (528 275)  LC_1 Logic Functioning bit
 (37 3)  (529 275)  (529 275)  LC_1 Logic Functioning bit
 (38 3)  (530 275)  (530 275)  LC_1 Logic Functioning bit
 (39 3)  (531 275)  (531 275)  LC_1 Logic Functioning bit
 (44 3)  (536 275)  (536 275)  LC_1 Logic Functioning bit
 (0 4)  (492 276)  (492 276)  routing T_10_17.lc_trk_g2_2 <X> T_10_17.wire_logic_cluster/lc_7/cen
 (1 4)  (493 276)  (493 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (14 4)  (506 276)  (506 276)  routing T_10_17.wire_logic_cluster/lc_0/out <X> T_10_17.lc_trk_g1_0
 (17 4)  (509 276)  (509 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (22 4)  (514 276)  (514 276)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (516 276)  (516 276)  routing T_10_17.bot_op_3 <X> T_10_17.lc_trk_g1_3
 (1 5)  (493 277)  (493 277)  routing T_10_17.lc_trk_g2_2 <X> T_10_17.wire_logic_cluster/lc_7/cen
 (17 5)  (509 277)  (509 277)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (510 277)  (510 277)  routing T_10_17.sp4_r_v_b_25 <X> T_10_17.lc_trk_g1_1
 (17 6)  (509 278)  (509 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (32 6)  (524 278)  (524 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (528 278)  (528 278)  LC_3 Logic Functioning bit
 (37 6)  (529 278)  (529 278)  LC_3 Logic Functioning bit
 (38 6)  (530 278)  (530 278)  LC_3 Logic Functioning bit
 (39 6)  (531 278)  (531 278)  LC_3 Logic Functioning bit
 (45 6)  (537 278)  (537 278)  LC_3 Logic Functioning bit
 (16 7)  (508 279)  (508 279)  routing T_10_17.sp12_h_r_12 <X> T_10_17.lc_trk_g1_4
 (17 7)  (509 279)  (509 279)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (31 7)  (523 279)  (523 279)  routing T_10_17.lc_trk_g0_2 <X> T_10_17.wire_logic_cluster/lc_3/in_3
 (36 7)  (528 279)  (528 279)  LC_3 Logic Functioning bit
 (37 7)  (529 279)  (529 279)  LC_3 Logic Functioning bit
 (38 7)  (530 279)  (530 279)  LC_3 Logic Functioning bit
 (39 7)  (531 279)  (531 279)  LC_3 Logic Functioning bit
 (44 7)  (536 279)  (536 279)  LC_3 Logic Functioning bit
 (25 8)  (517 280)  (517 280)  routing T_10_17.sp4_v_t_23 <X> T_10_17.lc_trk_g2_2
 (22 9)  (514 281)  (514 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (515 281)  (515 281)  routing T_10_17.sp4_v_t_23 <X> T_10_17.lc_trk_g2_2
 (25 9)  (517 281)  (517 281)  routing T_10_17.sp4_v_t_23 <X> T_10_17.lc_trk_g2_2
 (21 12)  (513 284)  (513 284)  routing T_10_17.sp4_h_r_43 <X> T_10_17.lc_trk_g3_3
 (22 12)  (514 284)  (514 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (515 284)  (515 284)  routing T_10_17.sp4_h_r_43 <X> T_10_17.lc_trk_g3_3
 (24 12)  (516 284)  (516 284)  routing T_10_17.sp4_h_r_43 <X> T_10_17.lc_trk_g3_3
 (32 12)  (524 284)  (524 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (526 284)  (526 284)  routing T_10_17.lc_trk_g1_0 <X> T_10_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 284)  (528 284)  LC_6 Logic Functioning bit
 (37 12)  (529 284)  (529 284)  LC_6 Logic Functioning bit
 (38 12)  (530 284)  (530 284)  LC_6 Logic Functioning bit
 (39 12)  (531 284)  (531 284)  LC_6 Logic Functioning bit
 (45 12)  (537 284)  (537 284)  LC_6 Logic Functioning bit
 (21 13)  (513 285)  (513 285)  routing T_10_17.sp4_h_r_43 <X> T_10_17.lc_trk_g3_3
 (36 13)  (528 285)  (528 285)  LC_6 Logic Functioning bit
 (37 13)  (529 285)  (529 285)  LC_6 Logic Functioning bit
 (38 13)  (530 285)  (530 285)  LC_6 Logic Functioning bit
 (39 13)  (531 285)  (531 285)  LC_6 Logic Functioning bit
 (1 14)  (493 286)  (493 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (32 14)  (524 286)  (524 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (526 286)  (526 286)  routing T_10_17.lc_trk_g1_3 <X> T_10_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (528 286)  (528 286)  LC_7 Logic Functioning bit
 (37 14)  (529 286)  (529 286)  LC_7 Logic Functioning bit
 (38 14)  (530 286)  (530 286)  LC_7 Logic Functioning bit
 (39 14)  (531 286)  (531 286)  LC_7 Logic Functioning bit
 (45 14)  (537 286)  (537 286)  LC_7 Logic Functioning bit
 (0 15)  (492 287)  (492 287)  routing T_10_17.lc_trk_g1_5 <X> T_10_17.wire_logic_cluster/lc_7/s_r
 (1 15)  (493 287)  (493 287)  routing T_10_17.lc_trk_g1_5 <X> T_10_17.wire_logic_cluster/lc_7/s_r
 (31 15)  (523 287)  (523 287)  routing T_10_17.lc_trk_g1_3 <X> T_10_17.wire_logic_cluster/lc_7/in_3
 (36 15)  (528 287)  (528 287)  LC_7 Logic Functioning bit
 (37 15)  (529 287)  (529 287)  LC_7 Logic Functioning bit
 (38 15)  (530 287)  (530 287)  LC_7 Logic Functioning bit
 (39 15)  (531 287)  (531 287)  LC_7 Logic Functioning bit
 (44 15)  (536 287)  (536 287)  LC_7 Logic Functioning bit
 (47 15)  (539 287)  (539 287)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_11_17

 (21 0)  (567 272)  (567 272)  routing T_11_17.wire_logic_cluster/lc_3/out <X> T_11_17.lc_trk_g0_3
 (22 0)  (568 272)  (568 272)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (22 1)  (568 273)  (568 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (2 2)  (548 274)  (548 274)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (14 2)  (560 274)  (560 274)  routing T_11_17.wire_logic_cluster/lc_4/out <X> T_11_17.lc_trk_g0_4
 (32 2)  (578 274)  (578 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 274)  (579 274)  routing T_11_17.lc_trk_g2_2 <X> T_11_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 274)  (582 274)  LC_1 Logic Functioning bit
 (37 2)  (583 274)  (583 274)  LC_1 Logic Functioning bit
 (38 2)  (584 274)  (584 274)  LC_1 Logic Functioning bit
 (39 2)  (585 274)  (585 274)  LC_1 Logic Functioning bit
 (45 2)  (591 274)  (591 274)  LC_1 Logic Functioning bit
 (51 2)  (597 274)  (597 274)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (0 3)  (546 275)  (546 275)  routing T_11_17.lc_trk_g1_1 <X> T_11_17.wire_logic_cluster/lc_7/clk
 (2 3)  (548 275)  (548 275)  routing T_11_17.lc_trk_g1_1 <X> T_11_17.wire_logic_cluster/lc_7/clk
 (17 3)  (563 275)  (563 275)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (31 3)  (577 275)  (577 275)  routing T_11_17.lc_trk_g2_2 <X> T_11_17.wire_logic_cluster/lc_1/in_3
 (36 3)  (582 275)  (582 275)  LC_1 Logic Functioning bit
 (37 3)  (583 275)  (583 275)  LC_1 Logic Functioning bit
 (38 3)  (584 275)  (584 275)  LC_1 Logic Functioning bit
 (39 3)  (585 275)  (585 275)  LC_1 Logic Functioning bit
 (1 4)  (547 276)  (547 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (17 4)  (563 276)  (563 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (21 4)  (567 276)  (567 276)  routing T_11_17.lft_op_3 <X> T_11_17.lc_trk_g1_3
 (22 4)  (568 276)  (568 276)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (570 276)  (570 276)  routing T_11_17.lft_op_3 <X> T_11_17.lc_trk_g1_3
 (32 4)  (578 276)  (578 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (582 276)  (582 276)  LC_2 Logic Functioning bit
 (37 4)  (583 276)  (583 276)  LC_2 Logic Functioning bit
 (38 4)  (584 276)  (584 276)  LC_2 Logic Functioning bit
 (39 4)  (585 276)  (585 276)  LC_2 Logic Functioning bit
 (45 4)  (591 276)  (591 276)  LC_2 Logic Functioning bit
 (1 5)  (547 277)  (547 277)  routing T_11_17.lc_trk_g0_2 <X> T_11_17.wire_logic_cluster/lc_7/cen
 (18 5)  (564 277)  (564 277)  routing T_11_17.sp4_r_v_b_25 <X> T_11_17.lc_trk_g1_1
 (31 5)  (577 277)  (577 277)  routing T_11_17.lc_trk_g0_3 <X> T_11_17.wire_logic_cluster/lc_2/in_3
 (36 5)  (582 277)  (582 277)  LC_2 Logic Functioning bit
 (37 5)  (583 277)  (583 277)  LC_2 Logic Functioning bit
 (38 5)  (584 277)  (584 277)  LC_2 Logic Functioning bit
 (39 5)  (585 277)  (585 277)  LC_2 Logic Functioning bit
 (44 5)  (590 277)  (590 277)  LC_2 Logic Functioning bit
 (12 6)  (558 278)  (558 278)  routing T_11_17.sp4_v_b_5 <X> T_11_17.sp4_h_l_40
 (16 6)  (562 278)  (562 278)  routing T_11_17.sp4_v_b_5 <X> T_11_17.lc_trk_g1_5
 (17 6)  (563 278)  (563 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (564 278)  (564 278)  routing T_11_17.sp4_v_b_5 <X> T_11_17.lc_trk_g1_5
 (31 6)  (577 278)  (577 278)  routing T_11_17.lc_trk_g0_4 <X> T_11_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 278)  (578 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (582 278)  (582 278)  LC_3 Logic Functioning bit
 (37 6)  (583 278)  (583 278)  LC_3 Logic Functioning bit
 (38 6)  (584 278)  (584 278)  LC_3 Logic Functioning bit
 (39 6)  (585 278)  (585 278)  LC_3 Logic Functioning bit
 (45 6)  (591 278)  (591 278)  LC_3 Logic Functioning bit
 (9 7)  (555 279)  (555 279)  routing T_11_17.sp4_v_b_8 <X> T_11_17.sp4_v_t_41
 (10 7)  (556 279)  (556 279)  routing T_11_17.sp4_v_b_8 <X> T_11_17.sp4_v_t_41
 (36 7)  (582 279)  (582 279)  LC_3 Logic Functioning bit
 (37 7)  (583 279)  (583 279)  LC_3 Logic Functioning bit
 (38 7)  (584 279)  (584 279)  LC_3 Logic Functioning bit
 (39 7)  (585 279)  (585 279)  LC_3 Logic Functioning bit
 (44 7)  (590 279)  (590 279)  LC_3 Logic Functioning bit
 (25 8)  (571 280)  (571 280)  routing T_11_17.wire_logic_cluster/lc_2/out <X> T_11_17.lc_trk_g2_2
 (31 8)  (577 280)  (577 280)  routing T_11_17.lc_trk_g2_5 <X> T_11_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 280)  (578 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 280)  (579 280)  routing T_11_17.lc_trk_g2_5 <X> T_11_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 280)  (582 280)  LC_4 Logic Functioning bit
 (37 8)  (583 280)  (583 280)  LC_4 Logic Functioning bit
 (38 8)  (584 280)  (584 280)  LC_4 Logic Functioning bit
 (39 8)  (585 280)  (585 280)  LC_4 Logic Functioning bit
 (45 8)  (591 280)  (591 280)  LC_4 Logic Functioning bit
 (22 9)  (568 281)  (568 281)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (36 9)  (582 281)  (582 281)  LC_4 Logic Functioning bit
 (37 9)  (583 281)  (583 281)  LC_4 Logic Functioning bit
 (38 9)  (584 281)  (584 281)  LC_4 Logic Functioning bit
 (39 9)  (585 281)  (585 281)  LC_4 Logic Functioning bit
 (16 10)  (562 282)  (562 282)  routing T_11_17.sp12_v_b_21 <X> T_11_17.lc_trk_g2_5
 (17 10)  (563 282)  (563 282)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_21 lc_trk_g2_5
 (32 10)  (578 282)  (578 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (580 282)  (580 282)  routing T_11_17.lc_trk_g1_3 <X> T_11_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (582 282)  (582 282)  LC_5 Logic Functioning bit
 (37 10)  (583 282)  (583 282)  LC_5 Logic Functioning bit
 (38 10)  (584 282)  (584 282)  LC_5 Logic Functioning bit
 (39 10)  (585 282)  (585 282)  LC_5 Logic Functioning bit
 (45 10)  (591 282)  (591 282)  LC_5 Logic Functioning bit
 (18 11)  (564 283)  (564 283)  routing T_11_17.sp12_v_b_21 <X> T_11_17.lc_trk_g2_5
 (31 11)  (577 283)  (577 283)  routing T_11_17.lc_trk_g1_3 <X> T_11_17.wire_logic_cluster/lc_5/in_3
 (36 11)  (582 283)  (582 283)  LC_5 Logic Functioning bit
 (37 11)  (583 283)  (583 283)  LC_5 Logic Functioning bit
 (38 11)  (584 283)  (584 283)  LC_5 Logic Functioning bit
 (39 11)  (585 283)  (585 283)  LC_5 Logic Functioning bit
 (44 11)  (590 283)  (590 283)  LC_5 Logic Functioning bit
 (51 11)  (597 283)  (597 283)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (10 12)  (556 284)  (556 284)  routing T_11_17.sp4_v_t_40 <X> T_11_17.sp4_h_r_10
 (1 14)  (547 286)  (547 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (546 287)  (546 287)  routing T_11_17.lc_trk_g1_5 <X> T_11_17.wire_logic_cluster/lc_7/s_r
 (1 15)  (547 287)  (547 287)  routing T_11_17.lc_trk_g1_5 <X> T_11_17.wire_logic_cluster/lc_7/s_r
 (8 15)  (554 287)  (554 287)  routing T_11_17.sp4_h_r_10 <X> T_11_17.sp4_v_t_47
 (9 15)  (555 287)  (555 287)  routing T_11_17.sp4_h_r_10 <X> T_11_17.sp4_v_t_47


LogicTile_12_17

 (5 0)  (605 272)  (605 272)  routing T_12_17.sp4_v_t_37 <X> T_12_17.sp4_h_r_0
 (16 0)  (616 272)  (616 272)  routing T_12_17.sp4_v_b_9 <X> T_12_17.lc_trk_g0_1
 (17 0)  (617 272)  (617 272)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (618 272)  (618 272)  routing T_12_17.sp4_v_b_9 <X> T_12_17.lc_trk_g0_1
 (27 0)  (627 272)  (627 272)  routing T_12_17.lc_trk_g1_2 <X> T_12_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 272)  (629 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 272)  (632 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 272)  (633 272)  routing T_12_17.lc_trk_g3_0 <X> T_12_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 272)  (634 272)  routing T_12_17.lc_trk_g3_0 <X> T_12_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 272)  (636 272)  LC_0 Logic Functioning bit
 (38 0)  (638 272)  (638 272)  LC_0 Logic Functioning bit
 (52 0)  (652 272)  (652 272)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (18 1)  (618 273)  (618 273)  routing T_12_17.sp4_v_b_9 <X> T_12_17.lc_trk_g0_1
 (19 1)  (619 273)  (619 273)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (26 1)  (626 273)  (626 273)  routing T_12_17.lc_trk_g2_2 <X> T_12_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (628 273)  (628 273)  routing T_12_17.lc_trk_g2_2 <X> T_12_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 273)  (629 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 273)  (630 273)  routing T_12_17.lc_trk_g1_2 <X> T_12_17.wire_logic_cluster/lc_0/in_1
 (36 1)  (636 273)  (636 273)  LC_0 Logic Functioning bit
 (37 1)  (637 273)  (637 273)  LC_0 Logic Functioning bit
 (38 1)  (638 273)  (638 273)  LC_0 Logic Functioning bit
 (39 1)  (639 273)  (639 273)  LC_0 Logic Functioning bit
 (41 1)  (641 273)  (641 273)  LC_0 Logic Functioning bit
 (43 1)  (643 273)  (643 273)  LC_0 Logic Functioning bit
 (12 4)  (612 276)  (612 276)  routing T_12_17.sp4_v_t_40 <X> T_12_17.sp4_h_r_5
 (25 4)  (625 276)  (625 276)  routing T_12_17.sp4_h_r_10 <X> T_12_17.lc_trk_g1_2
 (22 5)  (622 277)  (622 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (623 277)  (623 277)  routing T_12_17.sp4_h_r_10 <X> T_12_17.lc_trk_g1_2
 (24 5)  (624 277)  (624 277)  routing T_12_17.sp4_h_r_10 <X> T_12_17.lc_trk_g1_2
 (3 6)  (603 278)  (603 278)  routing T_12_17.sp12_v_b_0 <X> T_12_17.sp12_v_t_23
 (27 6)  (627 278)  (627 278)  routing T_12_17.lc_trk_g3_1 <X> T_12_17.wire_logic_cluster/lc_3/in_1
 (28 6)  (628 278)  (628 278)  routing T_12_17.lc_trk_g3_1 <X> T_12_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 278)  (629 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 278)  (632 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 278)  (633 278)  routing T_12_17.lc_trk_g2_0 <X> T_12_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 278)  (636 278)  LC_3 Logic Functioning bit
 (37 6)  (637 278)  (637 278)  LC_3 Logic Functioning bit
 (38 6)  (638 278)  (638 278)  LC_3 Logic Functioning bit
 (41 6)  (641 278)  (641 278)  LC_3 Logic Functioning bit
 (43 6)  (643 278)  (643 278)  LC_3 Logic Functioning bit
 (53 6)  (653 278)  (653 278)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (26 7)  (626 279)  (626 279)  routing T_12_17.lc_trk_g3_2 <X> T_12_17.wire_logic_cluster/lc_3/in_0
 (27 7)  (627 279)  (627 279)  routing T_12_17.lc_trk_g3_2 <X> T_12_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 279)  (628 279)  routing T_12_17.lc_trk_g3_2 <X> T_12_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 279)  (629 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (32 7)  (632 279)  (632 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (36 7)  (636 279)  (636 279)  LC_3 Logic Functioning bit
 (37 7)  (637 279)  (637 279)  LC_3 Logic Functioning bit
 (38 7)  (638 279)  (638 279)  LC_3 Logic Functioning bit
 (39 7)  (639 279)  (639 279)  LC_3 Logic Functioning bit
 (40 7)  (640 279)  (640 279)  LC_3 Logic Functioning bit
 (41 7)  (641 279)  (641 279)  LC_3 Logic Functioning bit
 (42 7)  (642 279)  (642 279)  LC_3 Logic Functioning bit
 (43 7)  (643 279)  (643 279)  LC_3 Logic Functioning bit
 (51 7)  (651 279)  (651 279)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (12 8)  (612 280)  (612 280)  routing T_12_17.sp4_h_l_40 <X> T_12_17.sp4_h_r_8
 (14 8)  (614 280)  (614 280)  routing T_12_17.bnl_op_0 <X> T_12_17.lc_trk_g2_0
 (13 9)  (613 281)  (613 281)  routing T_12_17.sp4_h_l_40 <X> T_12_17.sp4_h_r_8
 (14 9)  (614 281)  (614 281)  routing T_12_17.bnl_op_0 <X> T_12_17.lc_trk_g2_0
 (17 9)  (617 281)  (617 281)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (22 9)  (622 281)  (622 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (623 281)  (623 281)  routing T_12_17.sp4_h_l_15 <X> T_12_17.lc_trk_g2_2
 (24 9)  (624 281)  (624 281)  routing T_12_17.sp4_h_l_15 <X> T_12_17.lc_trk_g2_2
 (25 9)  (625 281)  (625 281)  routing T_12_17.sp4_h_l_15 <X> T_12_17.lc_trk_g2_2
 (14 12)  (614 284)  (614 284)  routing T_12_17.sp4_v_t_21 <X> T_12_17.lc_trk_g3_0
 (17 12)  (617 284)  (617 284)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (618 284)  (618 284)  routing T_12_17.bnl_op_1 <X> T_12_17.lc_trk_g3_1
 (25 12)  (625 284)  (625 284)  routing T_12_17.bnl_op_2 <X> T_12_17.lc_trk_g3_2
 (14 13)  (614 285)  (614 285)  routing T_12_17.sp4_v_t_21 <X> T_12_17.lc_trk_g3_0
 (16 13)  (616 285)  (616 285)  routing T_12_17.sp4_v_t_21 <X> T_12_17.lc_trk_g3_0
 (17 13)  (617 285)  (617 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (18 13)  (618 285)  (618 285)  routing T_12_17.bnl_op_1 <X> T_12_17.lc_trk_g3_1
 (22 13)  (622 285)  (622 285)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (625 285)  (625 285)  routing T_12_17.bnl_op_2 <X> T_12_17.lc_trk_g3_2


LogicTile_13_17

 (5 0)  (659 272)  (659 272)  routing T_13_17.sp4_v_b_0 <X> T_13_17.sp4_h_r_0
 (9 0)  (663 272)  (663 272)  routing T_13_17.sp4_v_t_36 <X> T_13_17.sp4_h_r_1
 (21 0)  (675 272)  (675 272)  routing T_13_17.lft_op_3 <X> T_13_17.lc_trk_g0_3
 (22 0)  (676 272)  (676 272)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (678 272)  (678 272)  routing T_13_17.lft_op_3 <X> T_13_17.lc_trk_g0_3
 (27 0)  (681 272)  (681 272)  routing T_13_17.lc_trk_g1_2 <X> T_13_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 272)  (683 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (685 272)  (685 272)  routing T_13_17.lc_trk_g1_6 <X> T_13_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 272)  (686 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 272)  (688 272)  routing T_13_17.lc_trk_g1_6 <X> T_13_17.wire_logic_cluster/lc_0/in_3
 (38 0)  (692 272)  (692 272)  LC_0 Logic Functioning bit
 (41 0)  (695 272)  (695 272)  LC_0 Logic Functioning bit
 (45 0)  (699 272)  (699 272)  LC_0 Logic Functioning bit
 (53 0)  (707 272)  (707 272)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (6 1)  (660 273)  (660 273)  routing T_13_17.sp4_v_b_0 <X> T_13_17.sp4_h_r_0
 (22 1)  (676 273)  (676 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (677 273)  (677 273)  routing T_13_17.sp4_v_b_18 <X> T_13_17.lc_trk_g0_2
 (24 1)  (678 273)  (678 273)  routing T_13_17.sp4_v_b_18 <X> T_13_17.lc_trk_g0_2
 (26 1)  (680 273)  (680 273)  routing T_13_17.lc_trk_g3_3 <X> T_13_17.wire_logic_cluster/lc_0/in_0
 (27 1)  (681 273)  (681 273)  routing T_13_17.lc_trk_g3_3 <X> T_13_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 273)  (682 273)  routing T_13_17.lc_trk_g3_3 <X> T_13_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 273)  (683 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 273)  (684 273)  routing T_13_17.lc_trk_g1_2 <X> T_13_17.wire_logic_cluster/lc_0/in_1
 (31 1)  (685 273)  (685 273)  routing T_13_17.lc_trk_g1_6 <X> T_13_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (686 273)  (686 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (687 273)  (687 273)  routing T_13_17.lc_trk_g2_2 <X> T_13_17.input_2_0
 (35 1)  (689 273)  (689 273)  routing T_13_17.lc_trk_g2_2 <X> T_13_17.input_2_0
 (39 1)  (693 273)  (693 273)  LC_0 Logic Functioning bit
 (41 1)  (695 273)  (695 273)  LC_0 Logic Functioning bit
 (0 2)  (654 274)  (654 274)  routing T_13_17.lc_trk_g2_0 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (2 2)  (656 274)  (656 274)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (6 2)  (660 274)  (660 274)  routing T_13_17.sp4_v_b_9 <X> T_13_17.sp4_v_t_37
 (14 2)  (668 274)  (668 274)  routing T_13_17.wire_logic_cluster/lc_4/out <X> T_13_17.lc_trk_g0_4
 (27 2)  (681 274)  (681 274)  routing T_13_17.lc_trk_g1_5 <X> T_13_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 274)  (683 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 274)  (684 274)  routing T_13_17.lc_trk_g1_5 <X> T_13_17.wire_logic_cluster/lc_1/in_1
 (31 2)  (685 274)  (685 274)  routing T_13_17.lc_trk_g1_7 <X> T_13_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 274)  (686 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (688 274)  (688 274)  routing T_13_17.lc_trk_g1_7 <X> T_13_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 274)  (690 274)  LC_1 Logic Functioning bit
 (41 2)  (695 274)  (695 274)  LC_1 Logic Functioning bit
 (43 2)  (697 274)  (697 274)  LC_1 Logic Functioning bit
 (2 3)  (656 275)  (656 275)  routing T_13_17.lc_trk_g2_0 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (5 3)  (659 275)  (659 275)  routing T_13_17.sp4_v_b_9 <X> T_13_17.sp4_v_t_37
 (17 3)  (671 275)  (671 275)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (26 3)  (680 275)  (680 275)  routing T_13_17.lc_trk_g0_3 <X> T_13_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 275)  (683 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (685 275)  (685 275)  routing T_13_17.lc_trk_g1_7 <X> T_13_17.wire_logic_cluster/lc_1/in_3
 (32 3)  (686 275)  (686 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (687 275)  (687 275)  routing T_13_17.lc_trk_g2_1 <X> T_13_17.input_2_1
 (36 3)  (690 275)  (690 275)  LC_1 Logic Functioning bit
 (37 3)  (691 275)  (691 275)  LC_1 Logic Functioning bit
 (38 3)  (692 275)  (692 275)  LC_1 Logic Functioning bit
 (41 3)  (695 275)  (695 275)  LC_1 Logic Functioning bit
 (43 3)  (697 275)  (697 275)  LC_1 Logic Functioning bit
 (17 4)  (671 276)  (671 276)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (672 276)  (672 276)  routing T_13_17.bnr_op_1 <X> T_13_17.lc_trk_g1_1
 (25 4)  (679 276)  (679 276)  routing T_13_17.sp4_v_b_10 <X> T_13_17.lc_trk_g1_2
 (28 4)  (682 276)  (682 276)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 276)  (683 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 276)  (684 276)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.wire_logic_cluster/lc_2/in_1
 (31 4)  (685 276)  (685 276)  routing T_13_17.lc_trk_g1_6 <X> T_13_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 276)  (686 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 276)  (688 276)  routing T_13_17.lc_trk_g1_6 <X> T_13_17.wire_logic_cluster/lc_2/in_3
 (42 4)  (696 276)  (696 276)  LC_2 Logic Functioning bit
 (50 4)  (704 276)  (704 276)  Cascade bit: LH_LC02_inmux02_5

 (51 4)  (705 276)  (705 276)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (18 5)  (672 277)  (672 277)  routing T_13_17.bnr_op_1 <X> T_13_17.lc_trk_g1_1
 (22 5)  (676 277)  (676 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (677 277)  (677 277)  routing T_13_17.sp4_v_b_10 <X> T_13_17.lc_trk_g1_2
 (25 5)  (679 277)  (679 277)  routing T_13_17.sp4_v_b_10 <X> T_13_17.lc_trk_g1_2
 (26 5)  (680 277)  (680 277)  routing T_13_17.lc_trk_g2_2 <X> T_13_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 277)  (682 277)  routing T_13_17.lc_trk_g2_2 <X> T_13_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 277)  (683 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 277)  (684 277)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.wire_logic_cluster/lc_2/in_1
 (31 5)  (685 277)  (685 277)  routing T_13_17.lc_trk_g1_6 <X> T_13_17.wire_logic_cluster/lc_2/in_3
 (36 5)  (690 277)  (690 277)  LC_2 Logic Functioning bit
 (38 5)  (692 277)  (692 277)  LC_2 Logic Functioning bit
 (43 5)  (697 277)  (697 277)  LC_2 Logic Functioning bit
 (17 6)  (671 278)  (671 278)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (672 278)  (672 278)  routing T_13_17.wire_logic_cluster/lc_5/out <X> T_13_17.lc_trk_g1_5
 (22 6)  (676 278)  (676 278)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (677 278)  (677 278)  routing T_13_17.sp4_h_r_7 <X> T_13_17.lc_trk_g1_7
 (24 6)  (678 278)  (678 278)  routing T_13_17.sp4_h_r_7 <X> T_13_17.lc_trk_g1_7
 (26 6)  (680 278)  (680 278)  routing T_13_17.lc_trk_g1_4 <X> T_13_17.wire_logic_cluster/lc_3/in_0
 (27 6)  (681 278)  (681 278)  routing T_13_17.lc_trk_g1_1 <X> T_13_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 278)  (683 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (685 278)  (685 278)  routing T_13_17.lc_trk_g0_4 <X> T_13_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 278)  (686 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (690 278)  (690 278)  LC_3 Logic Functioning bit
 (38 6)  (692 278)  (692 278)  LC_3 Logic Functioning bit
 (17 7)  (671 279)  (671 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (21 7)  (675 279)  (675 279)  routing T_13_17.sp4_h_r_7 <X> T_13_17.lc_trk_g1_7
 (22 7)  (676 279)  (676 279)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (677 279)  (677 279)  routing T_13_17.sp4_v_b_22 <X> T_13_17.lc_trk_g1_6
 (24 7)  (678 279)  (678 279)  routing T_13_17.sp4_v_b_22 <X> T_13_17.lc_trk_g1_6
 (27 7)  (681 279)  (681 279)  routing T_13_17.lc_trk_g1_4 <X> T_13_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 279)  (683 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (36 7)  (690 279)  (690 279)  LC_3 Logic Functioning bit
 (37 7)  (691 279)  (691 279)  LC_3 Logic Functioning bit
 (38 7)  (692 279)  (692 279)  LC_3 Logic Functioning bit
 (39 7)  (693 279)  (693 279)  LC_3 Logic Functioning bit
 (41 7)  (695 279)  (695 279)  LC_3 Logic Functioning bit
 (43 7)  (697 279)  (697 279)  LC_3 Logic Functioning bit
 (51 7)  (705 279)  (705 279)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (8 8)  (662 280)  (662 280)  routing T_13_17.sp4_v_b_1 <X> T_13_17.sp4_h_r_7
 (9 8)  (663 280)  (663 280)  routing T_13_17.sp4_v_b_1 <X> T_13_17.sp4_h_r_7
 (10 8)  (664 280)  (664 280)  routing T_13_17.sp4_v_b_1 <X> T_13_17.sp4_h_r_7
 (14 8)  (668 280)  (668 280)  routing T_13_17.sp4_v_b_24 <X> T_13_17.lc_trk_g2_0
 (16 8)  (670 280)  (670 280)  routing T_13_17.sp4_v_b_33 <X> T_13_17.lc_trk_g2_1
 (17 8)  (671 280)  (671 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (672 280)  (672 280)  routing T_13_17.sp4_v_b_33 <X> T_13_17.lc_trk_g2_1
 (25 8)  (679 280)  (679 280)  routing T_13_17.sp4_v_b_26 <X> T_13_17.lc_trk_g2_2
 (27 8)  (681 280)  (681 280)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (682 280)  (682 280)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 280)  (683 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (685 280)  (685 280)  routing T_13_17.lc_trk_g1_6 <X> T_13_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 280)  (686 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (688 280)  (688 280)  routing T_13_17.lc_trk_g1_6 <X> T_13_17.wire_logic_cluster/lc_4/in_3
 (37 8)  (691 280)  (691 280)  LC_4 Logic Functioning bit
 (45 8)  (699 280)  (699 280)  LC_4 Logic Functioning bit
 (50 8)  (704 280)  (704 280)  Cascade bit: LH_LC04_inmux02_5

 (16 9)  (670 281)  (670 281)  routing T_13_17.sp4_v_b_24 <X> T_13_17.lc_trk_g2_0
 (17 9)  (671 281)  (671 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (18 9)  (672 281)  (672 281)  routing T_13_17.sp4_v_b_33 <X> T_13_17.lc_trk_g2_1
 (22 9)  (676 281)  (676 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (677 281)  (677 281)  routing T_13_17.sp4_v_b_26 <X> T_13_17.lc_trk_g2_2
 (26 9)  (680 281)  (680 281)  routing T_13_17.lc_trk_g0_2 <X> T_13_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 281)  (683 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 281)  (684 281)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.wire_logic_cluster/lc_4/in_1
 (31 9)  (685 281)  (685 281)  routing T_13_17.lc_trk_g1_6 <X> T_13_17.wire_logic_cluster/lc_4/in_3
 (37 9)  (691 281)  (691 281)  LC_4 Logic Functioning bit
 (40 9)  (694 281)  (694 281)  LC_4 Logic Functioning bit
 (42 9)  (696 281)  (696 281)  LC_4 Logic Functioning bit
 (48 9)  (702 281)  (702 281)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (11 10)  (665 282)  (665 282)  routing T_13_17.sp4_v_b_5 <X> T_13_17.sp4_v_t_45
 (21 10)  (675 282)  (675 282)  routing T_13_17.wire_logic_cluster/lc_7/out <X> T_13_17.lc_trk_g2_7
 (22 10)  (676 282)  (676 282)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (679 282)  (679 282)  routing T_13_17.rgt_op_6 <X> T_13_17.lc_trk_g2_6
 (26 10)  (680 282)  (680 282)  routing T_13_17.lc_trk_g1_6 <X> T_13_17.wire_logic_cluster/lc_5/in_0
 (28 10)  (682 282)  (682 282)  routing T_13_17.lc_trk_g2_2 <X> T_13_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 282)  (683 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (686 282)  (686 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 282)  (687 282)  routing T_13_17.lc_trk_g3_1 <X> T_13_17.wire_logic_cluster/lc_5/in_3
 (34 10)  (688 282)  (688 282)  routing T_13_17.lc_trk_g3_1 <X> T_13_17.wire_logic_cluster/lc_5/in_3
 (35 10)  (689 282)  (689 282)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.input_2_5
 (37 10)  (691 282)  (691 282)  LC_5 Logic Functioning bit
 (39 10)  (693 282)  (693 282)  LC_5 Logic Functioning bit
 (45 10)  (699 282)  (699 282)  LC_5 Logic Functioning bit
 (12 11)  (666 283)  (666 283)  routing T_13_17.sp4_v_b_5 <X> T_13_17.sp4_v_t_45
 (22 11)  (676 283)  (676 283)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (678 283)  (678 283)  routing T_13_17.rgt_op_6 <X> T_13_17.lc_trk_g2_6
 (26 11)  (680 283)  (680 283)  routing T_13_17.lc_trk_g1_6 <X> T_13_17.wire_logic_cluster/lc_5/in_0
 (27 11)  (681 283)  (681 283)  routing T_13_17.lc_trk_g1_6 <X> T_13_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 283)  (683 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 283)  (684 283)  routing T_13_17.lc_trk_g2_2 <X> T_13_17.wire_logic_cluster/lc_5/in_1
 (32 11)  (686 283)  (686 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (687 283)  (687 283)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.input_2_5
 (35 11)  (689 283)  (689 283)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.input_2_5
 (37 11)  (691 283)  (691 283)  LC_5 Logic Functioning bit
 (42 11)  (696 283)  (696 283)  LC_5 Logic Functioning bit
 (17 12)  (671 284)  (671 284)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 284)  (672 284)  routing T_13_17.wire_logic_cluster/lc_1/out <X> T_13_17.lc_trk_g3_1
 (21 12)  (675 284)  (675 284)  routing T_13_17.sp4_v_t_22 <X> T_13_17.lc_trk_g3_3
 (22 12)  (676 284)  (676 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (677 284)  (677 284)  routing T_13_17.sp4_v_t_22 <X> T_13_17.lc_trk_g3_3
 (25 12)  (679 284)  (679 284)  routing T_13_17.sp4_v_b_26 <X> T_13_17.lc_trk_g3_2
 (21 13)  (675 285)  (675 285)  routing T_13_17.sp4_v_t_22 <X> T_13_17.lc_trk_g3_3
 (22 13)  (676 285)  (676 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (677 285)  (677 285)  routing T_13_17.sp4_v_b_26 <X> T_13_17.lc_trk_g3_2
 (26 14)  (680 286)  (680 286)  routing T_13_17.lc_trk_g1_4 <X> T_13_17.wire_logic_cluster/lc_7/in_0
 (28 14)  (682 286)  (682 286)  routing T_13_17.lc_trk_g2_6 <X> T_13_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 286)  (683 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 286)  (684 286)  routing T_13_17.lc_trk_g2_6 <X> T_13_17.wire_logic_cluster/lc_7/in_1
 (31 14)  (685 286)  (685 286)  routing T_13_17.lc_trk_g1_5 <X> T_13_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 286)  (686 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (688 286)  (688 286)  routing T_13_17.lc_trk_g1_5 <X> T_13_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 286)  (690 286)  LC_7 Logic Functioning bit
 (38 14)  (692 286)  (692 286)  LC_7 Logic Functioning bit
 (27 15)  (681 287)  (681 287)  routing T_13_17.lc_trk_g1_4 <X> T_13_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 287)  (683 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 287)  (684 287)  routing T_13_17.lc_trk_g2_6 <X> T_13_17.wire_logic_cluster/lc_7/in_1
 (36 15)  (690 287)  (690 287)  LC_7 Logic Functioning bit
 (37 15)  (691 287)  (691 287)  LC_7 Logic Functioning bit
 (38 15)  (692 287)  (692 287)  LC_7 Logic Functioning bit
 (39 15)  (693 287)  (693 287)  LC_7 Logic Functioning bit
 (41 15)  (695 287)  (695 287)  LC_7 Logic Functioning bit
 (43 15)  (697 287)  (697 287)  LC_7 Logic Functioning bit


LogicTile_14_17

 (32 0)  (740 272)  (740 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (742 272)  (742 272)  routing T_14_17.lc_trk_g1_2 <X> T_14_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 272)  (744 272)  LC_0 Logic Functioning bit
 (37 0)  (745 272)  (745 272)  LC_0 Logic Functioning bit
 (38 0)  (746 272)  (746 272)  LC_0 Logic Functioning bit
 (39 0)  (747 272)  (747 272)  LC_0 Logic Functioning bit
 (45 0)  (753 272)  (753 272)  LC_0 Logic Functioning bit
 (31 1)  (739 273)  (739 273)  routing T_14_17.lc_trk_g1_2 <X> T_14_17.wire_logic_cluster/lc_0/in_3
 (36 1)  (744 273)  (744 273)  LC_0 Logic Functioning bit
 (37 1)  (745 273)  (745 273)  LC_0 Logic Functioning bit
 (38 1)  (746 273)  (746 273)  LC_0 Logic Functioning bit
 (39 1)  (747 273)  (747 273)  LC_0 Logic Functioning bit
 (2 2)  (710 274)  (710 274)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (15 2)  (723 274)  (723 274)  routing T_14_17.lft_op_5 <X> T_14_17.lc_trk_g0_5
 (17 2)  (725 274)  (725 274)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (726 274)  (726 274)  routing T_14_17.lft_op_5 <X> T_14_17.lc_trk_g0_5
 (32 2)  (740 274)  (740 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 274)  (741 274)  routing T_14_17.lc_trk_g2_0 <X> T_14_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 274)  (744 274)  LC_1 Logic Functioning bit
 (37 2)  (745 274)  (745 274)  LC_1 Logic Functioning bit
 (38 2)  (746 274)  (746 274)  LC_1 Logic Functioning bit
 (39 2)  (747 274)  (747 274)  LC_1 Logic Functioning bit
 (45 2)  (753 274)  (753 274)  LC_1 Logic Functioning bit
 (0 3)  (708 275)  (708 275)  routing T_14_17.lc_trk_g1_1 <X> T_14_17.wire_logic_cluster/lc_7/clk
 (2 3)  (710 275)  (710 275)  routing T_14_17.lc_trk_g1_1 <X> T_14_17.wire_logic_cluster/lc_7/clk
 (13 3)  (721 275)  (721 275)  routing T_14_17.sp4_v_b_9 <X> T_14_17.sp4_h_l_39
 (22 3)  (730 275)  (730 275)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (732 275)  (732 275)  routing T_14_17.top_op_6 <X> T_14_17.lc_trk_g0_6
 (25 3)  (733 275)  (733 275)  routing T_14_17.top_op_6 <X> T_14_17.lc_trk_g0_6
 (36 3)  (744 275)  (744 275)  LC_1 Logic Functioning bit
 (37 3)  (745 275)  (745 275)  LC_1 Logic Functioning bit
 (38 3)  (746 275)  (746 275)  LC_1 Logic Functioning bit
 (39 3)  (747 275)  (747 275)  LC_1 Logic Functioning bit
 (47 3)  (755 275)  (755 275)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (0 4)  (708 276)  (708 276)  routing T_14_17.lc_trk_g2_2 <X> T_14_17.wire_logic_cluster/lc_7/cen
 (1 4)  (709 276)  (709 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (17 4)  (725 276)  (725 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (31 4)  (739 276)  (739 276)  routing T_14_17.lc_trk_g2_5 <X> T_14_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 276)  (740 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 276)  (741 276)  routing T_14_17.lc_trk_g2_5 <X> T_14_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 276)  (744 276)  LC_2 Logic Functioning bit
 (37 4)  (745 276)  (745 276)  LC_2 Logic Functioning bit
 (38 4)  (746 276)  (746 276)  LC_2 Logic Functioning bit
 (39 4)  (747 276)  (747 276)  LC_2 Logic Functioning bit
 (45 4)  (753 276)  (753 276)  LC_2 Logic Functioning bit
 (1 5)  (709 277)  (709 277)  routing T_14_17.lc_trk_g2_2 <X> T_14_17.wire_logic_cluster/lc_7/cen
 (18 5)  (726 277)  (726 277)  routing T_14_17.sp4_r_v_b_25 <X> T_14_17.lc_trk_g1_1
 (22 5)  (730 277)  (730 277)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (732 277)  (732 277)  routing T_14_17.top_op_2 <X> T_14_17.lc_trk_g1_2
 (25 5)  (733 277)  (733 277)  routing T_14_17.top_op_2 <X> T_14_17.lc_trk_g1_2
 (36 5)  (744 277)  (744 277)  LC_2 Logic Functioning bit
 (37 5)  (745 277)  (745 277)  LC_2 Logic Functioning bit
 (38 5)  (746 277)  (746 277)  LC_2 Logic Functioning bit
 (39 5)  (747 277)  (747 277)  LC_2 Logic Functioning bit
 (48 5)  (756 277)  (756 277)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (31 6)  (739 278)  (739 278)  routing T_14_17.lc_trk_g0_6 <X> T_14_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 278)  (740 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (744 278)  (744 278)  LC_3 Logic Functioning bit
 (37 6)  (745 278)  (745 278)  LC_3 Logic Functioning bit
 (38 6)  (746 278)  (746 278)  LC_3 Logic Functioning bit
 (39 6)  (747 278)  (747 278)  LC_3 Logic Functioning bit
 (45 6)  (753 278)  (753 278)  LC_3 Logic Functioning bit
 (31 7)  (739 279)  (739 279)  routing T_14_17.lc_trk_g0_6 <X> T_14_17.wire_logic_cluster/lc_3/in_3
 (36 7)  (744 279)  (744 279)  LC_3 Logic Functioning bit
 (37 7)  (745 279)  (745 279)  LC_3 Logic Functioning bit
 (38 7)  (746 279)  (746 279)  LC_3 Logic Functioning bit
 (39 7)  (747 279)  (747 279)  LC_3 Logic Functioning bit
 (5 8)  (713 280)  (713 280)  routing T_14_17.sp4_v_b_6 <X> T_14_17.sp4_h_r_6
 (15 8)  (723 280)  (723 280)  routing T_14_17.sp4_h_r_33 <X> T_14_17.lc_trk_g2_1
 (16 8)  (724 280)  (724 280)  routing T_14_17.sp4_h_r_33 <X> T_14_17.lc_trk_g2_1
 (17 8)  (725 280)  (725 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (726 280)  (726 280)  routing T_14_17.sp4_h_r_33 <X> T_14_17.lc_trk_g2_1
 (32 8)  (740 280)  (740 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 280)  (741 280)  routing T_14_17.lc_trk_g2_1 <X> T_14_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 280)  (744 280)  LC_4 Logic Functioning bit
 (37 8)  (745 280)  (745 280)  LC_4 Logic Functioning bit
 (38 8)  (746 280)  (746 280)  LC_4 Logic Functioning bit
 (39 8)  (747 280)  (747 280)  LC_4 Logic Functioning bit
 (45 8)  (753 280)  (753 280)  LC_4 Logic Functioning bit
 (6 9)  (714 281)  (714 281)  routing T_14_17.sp4_v_b_6 <X> T_14_17.sp4_h_r_6
 (14 9)  (722 281)  (722 281)  routing T_14_17.sp4_h_r_24 <X> T_14_17.lc_trk_g2_0
 (15 9)  (723 281)  (723 281)  routing T_14_17.sp4_h_r_24 <X> T_14_17.lc_trk_g2_0
 (16 9)  (724 281)  (724 281)  routing T_14_17.sp4_h_r_24 <X> T_14_17.lc_trk_g2_0
 (17 9)  (725 281)  (725 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (22 9)  (730 281)  (730 281)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_9 lc_trk_g2_2
 (23 9)  (731 281)  (731 281)  routing T_14_17.sp12_v_t_9 <X> T_14_17.lc_trk_g2_2
 (36 9)  (744 281)  (744 281)  LC_4 Logic Functioning bit
 (37 9)  (745 281)  (745 281)  LC_4 Logic Functioning bit
 (38 9)  (746 281)  (746 281)  LC_4 Logic Functioning bit
 (39 9)  (747 281)  (747 281)  LC_4 Logic Functioning bit
 (4 10)  (712 282)  (712 282)  routing T_14_17.sp4_v_b_6 <X> T_14_17.sp4_v_t_43
 (14 10)  (722 282)  (722 282)  routing T_14_17.sp4_h_r_36 <X> T_14_17.lc_trk_g2_4
 (15 10)  (723 282)  (723 282)  routing T_14_17.sp4_h_l_16 <X> T_14_17.lc_trk_g2_5
 (16 10)  (724 282)  (724 282)  routing T_14_17.sp4_h_l_16 <X> T_14_17.lc_trk_g2_5
 (17 10)  (725 282)  (725 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (8 11)  (716 283)  (716 283)  routing T_14_17.sp4_v_b_4 <X> T_14_17.sp4_v_t_42
 (10 11)  (718 283)  (718 283)  routing T_14_17.sp4_v_b_4 <X> T_14_17.sp4_v_t_42
 (15 11)  (723 283)  (723 283)  routing T_14_17.sp4_h_r_36 <X> T_14_17.lc_trk_g2_4
 (16 11)  (724 283)  (724 283)  routing T_14_17.sp4_h_r_36 <X> T_14_17.lc_trk_g2_4
 (17 11)  (725 283)  (725 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (18 11)  (726 283)  (726 283)  routing T_14_17.sp4_h_l_16 <X> T_14_17.lc_trk_g2_5
 (31 12)  (739 284)  (739 284)  routing T_14_17.lc_trk_g0_5 <X> T_14_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 284)  (740 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (744 284)  (744 284)  LC_6 Logic Functioning bit
 (37 12)  (745 284)  (745 284)  LC_6 Logic Functioning bit
 (38 12)  (746 284)  (746 284)  LC_6 Logic Functioning bit
 (39 12)  (747 284)  (747 284)  LC_6 Logic Functioning bit
 (45 12)  (753 284)  (753 284)  LC_6 Logic Functioning bit
 (36 13)  (744 285)  (744 285)  LC_6 Logic Functioning bit
 (37 13)  (745 285)  (745 285)  LC_6 Logic Functioning bit
 (38 13)  (746 285)  (746 285)  LC_6 Logic Functioning bit
 (39 13)  (747 285)  (747 285)  LC_6 Logic Functioning bit
 (0 14)  (708 286)  (708 286)  routing T_14_17.lc_trk_g2_4 <X> T_14_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 286)  (709 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (709 287)  (709 287)  routing T_14_17.lc_trk_g2_4 <X> T_14_17.wire_logic_cluster/lc_7/s_r


LogicTile_15_17

 (10 2)  (772 274)  (772 274)  routing T_15_17.sp4_v_b_8 <X> T_15_17.sp4_h_l_36
 (22 2)  (784 274)  (784 274)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (785 274)  (785 274)  routing T_15_17.sp12_h_l_12 <X> T_15_17.lc_trk_g0_7
 (26 2)  (788 274)  (788 274)  routing T_15_17.lc_trk_g0_7 <X> T_15_17.wire_logic_cluster/lc_1/in_0
 (29 2)  (791 274)  (791 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 274)  (792 274)  routing T_15_17.lc_trk_g0_4 <X> T_15_17.wire_logic_cluster/lc_1/in_1
 (32 2)  (794 274)  (794 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 274)  (795 274)  routing T_15_17.lc_trk_g2_2 <X> T_15_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 274)  (798 274)  LC_1 Logic Functioning bit
 (38 2)  (800 274)  (800 274)  LC_1 Logic Functioning bit
 (41 2)  (803 274)  (803 274)  LC_1 Logic Functioning bit
 (43 2)  (805 274)  (805 274)  LC_1 Logic Functioning bit
 (14 3)  (776 275)  (776 275)  routing T_15_17.sp12_h_r_20 <X> T_15_17.lc_trk_g0_4
 (16 3)  (778 275)  (778 275)  routing T_15_17.sp12_h_r_20 <X> T_15_17.lc_trk_g0_4
 (17 3)  (779 275)  (779 275)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (26 3)  (788 275)  (788 275)  routing T_15_17.lc_trk_g0_7 <X> T_15_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 275)  (791 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (793 275)  (793 275)  routing T_15_17.lc_trk_g2_2 <X> T_15_17.wire_logic_cluster/lc_1/in_3
 (37 3)  (799 275)  (799 275)  LC_1 Logic Functioning bit
 (39 3)  (801 275)  (801 275)  LC_1 Logic Functioning bit
 (41 3)  (803 275)  (803 275)  LC_1 Logic Functioning bit
 (43 3)  (805 275)  (805 275)  LC_1 Logic Functioning bit
 (21 4)  (783 276)  (783 276)  routing T_15_17.sp4_h_r_19 <X> T_15_17.lc_trk_g1_3
 (22 4)  (784 276)  (784 276)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (785 276)  (785 276)  routing T_15_17.sp4_h_r_19 <X> T_15_17.lc_trk_g1_3
 (24 4)  (786 276)  (786 276)  routing T_15_17.sp4_h_r_19 <X> T_15_17.lc_trk_g1_3
 (21 5)  (783 277)  (783 277)  routing T_15_17.sp4_h_r_19 <X> T_15_17.lc_trk_g1_3
 (11 6)  (773 278)  (773 278)  routing T_15_17.sp4_v_b_2 <X> T_15_17.sp4_v_t_40
 (12 7)  (774 279)  (774 279)  routing T_15_17.sp4_v_b_2 <X> T_15_17.sp4_v_t_40
 (11 8)  (773 280)  (773 280)  routing T_15_17.sp4_v_t_40 <X> T_15_17.sp4_v_b_8
 (25 8)  (787 280)  (787 280)  routing T_15_17.sp4_v_t_23 <X> T_15_17.lc_trk_g2_2
 (12 9)  (774 281)  (774 281)  routing T_15_17.sp4_v_t_40 <X> T_15_17.sp4_v_b_8
 (22 9)  (784 281)  (784 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (785 281)  (785 281)  routing T_15_17.sp4_v_t_23 <X> T_15_17.lc_trk_g2_2
 (25 9)  (787 281)  (787 281)  routing T_15_17.sp4_v_t_23 <X> T_15_17.lc_trk_g2_2
 (15 10)  (777 282)  (777 282)  routing T_15_17.sp4_h_r_45 <X> T_15_17.lc_trk_g2_5
 (16 10)  (778 282)  (778 282)  routing T_15_17.sp4_h_r_45 <X> T_15_17.lc_trk_g2_5
 (17 10)  (779 282)  (779 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (780 282)  (780 282)  routing T_15_17.sp4_h_r_45 <X> T_15_17.lc_trk_g2_5
 (27 10)  (789 282)  (789 282)  routing T_15_17.lc_trk_g1_3 <X> T_15_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 282)  (791 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (794 282)  (794 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 282)  (795 282)  routing T_15_17.lc_trk_g2_2 <X> T_15_17.wire_logic_cluster/lc_5/in_3
 (35 10)  (797 282)  (797 282)  routing T_15_17.lc_trk_g2_5 <X> T_15_17.input_2_5
 (36 10)  (798 282)  (798 282)  LC_5 Logic Functioning bit
 (37 10)  (799 282)  (799 282)  LC_5 Logic Functioning bit
 (39 10)  (801 282)  (801 282)  LC_5 Logic Functioning bit
 (41 10)  (803 282)  (803 282)  LC_5 Logic Functioning bit
 (43 10)  (805 282)  (805 282)  LC_5 Logic Functioning bit
 (18 11)  (780 283)  (780 283)  routing T_15_17.sp4_h_r_45 <X> T_15_17.lc_trk_g2_5
 (27 11)  (789 283)  (789 283)  routing T_15_17.lc_trk_g3_0 <X> T_15_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (790 283)  (790 283)  routing T_15_17.lc_trk_g3_0 <X> T_15_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 283)  (791 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 283)  (792 283)  routing T_15_17.lc_trk_g1_3 <X> T_15_17.wire_logic_cluster/lc_5/in_1
 (31 11)  (793 283)  (793 283)  routing T_15_17.lc_trk_g2_2 <X> T_15_17.wire_logic_cluster/lc_5/in_3
 (32 11)  (794 283)  (794 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (795 283)  (795 283)  routing T_15_17.lc_trk_g2_5 <X> T_15_17.input_2_5
 (36 11)  (798 283)  (798 283)  LC_5 Logic Functioning bit
 (37 11)  (799 283)  (799 283)  LC_5 Logic Functioning bit
 (39 11)  (801 283)  (801 283)  LC_5 Logic Functioning bit
 (17 13)  (779 285)  (779 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0


LogicTile_16_17

 (11 4)  (827 276)  (827 276)  routing T_16_17.sp4_v_t_39 <X> T_16_17.sp4_v_b_5
 (12 5)  (828 277)  (828 277)  routing T_16_17.sp4_v_t_39 <X> T_16_17.sp4_v_b_5
 (22 5)  (838 277)  (838 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (26 8)  (842 280)  (842 280)  routing T_16_17.lc_trk_g2_4 <X> T_16_17.wire_logic_cluster/lc_4/in_0
 (27 8)  (843 280)  (843 280)  routing T_16_17.lc_trk_g1_2 <X> T_16_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 280)  (845 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (848 280)  (848 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 280)  (849 280)  routing T_16_17.lc_trk_g3_0 <X> T_16_17.wire_logic_cluster/lc_4/in_3
 (34 8)  (850 280)  (850 280)  routing T_16_17.lc_trk_g3_0 <X> T_16_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 280)  (852 280)  LC_4 Logic Functioning bit
 (38 8)  (854 280)  (854 280)  LC_4 Logic Functioning bit
 (41 8)  (857 280)  (857 280)  LC_4 Logic Functioning bit
 (43 8)  (859 280)  (859 280)  LC_4 Logic Functioning bit
 (28 9)  (844 281)  (844 281)  routing T_16_17.lc_trk_g2_4 <X> T_16_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 281)  (845 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 281)  (846 281)  routing T_16_17.lc_trk_g1_2 <X> T_16_17.wire_logic_cluster/lc_4/in_1
 (37 9)  (853 281)  (853 281)  LC_4 Logic Functioning bit
 (39 9)  (855 281)  (855 281)  LC_4 Logic Functioning bit
 (41 9)  (857 281)  (857 281)  LC_4 Logic Functioning bit
 (43 9)  (859 281)  (859 281)  LC_4 Logic Functioning bit
 (14 10)  (830 282)  (830 282)  routing T_16_17.sp4_h_r_36 <X> T_16_17.lc_trk_g2_4
 (15 11)  (831 283)  (831 283)  routing T_16_17.sp4_h_r_36 <X> T_16_17.lc_trk_g2_4
 (16 11)  (832 283)  (832 283)  routing T_16_17.sp4_h_r_36 <X> T_16_17.lc_trk_g2_4
 (17 11)  (833 283)  (833 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (14 12)  (830 284)  (830 284)  routing T_16_17.sp4_v_b_24 <X> T_16_17.lc_trk_g3_0
 (16 13)  (832 285)  (832 285)  routing T_16_17.sp4_v_b_24 <X> T_16_17.lc_trk_g3_0
 (17 13)  (833 285)  (833 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (5 14)  (821 286)  (821 286)  routing T_16_17.sp4_v_t_44 <X> T_16_17.sp4_h_l_44
 (11 14)  (827 286)  (827 286)  routing T_16_17.sp4_h_r_5 <X> T_16_17.sp4_v_t_46
 (13 14)  (829 286)  (829 286)  routing T_16_17.sp4_h_r_5 <X> T_16_17.sp4_v_t_46
 (6 15)  (822 287)  (822 287)  routing T_16_17.sp4_v_t_44 <X> T_16_17.sp4_h_l_44
 (12 15)  (828 287)  (828 287)  routing T_16_17.sp4_h_r_5 <X> T_16_17.sp4_v_t_46


LogicTile_17_17

 (2 0)  (876 272)  (876 272)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (6 1)  (880 273)  (880 273)  routing T_17_17.sp4_h_l_37 <X> T_17_17.sp4_h_r_0
 (9 1)  (883 273)  (883 273)  routing T_17_17.sp4_v_t_36 <X> T_17_17.sp4_v_b_1
 (0 2)  (874 274)  (874 274)  routing T_17_17.lc_trk_g3_1 <X> T_17_17.wire_logic_cluster/lc_7/clk
 (2 2)  (876 274)  (876 274)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (3 2)  (877 274)  (877 274)  routing T_17_17.sp12_v_t_23 <X> T_17_17.sp12_h_l_23
 (0 3)  (874 275)  (874 275)  routing T_17_17.lc_trk_g3_1 <X> T_17_17.wire_logic_cluster/lc_7/clk
 (2 3)  (876 275)  (876 275)  routing T_17_17.lc_trk_g3_1 <X> T_17_17.wire_logic_cluster/lc_7/clk
 (25 4)  (899 276)  (899 276)  routing T_17_17.sp4_h_r_10 <X> T_17_17.lc_trk_g1_2
 (26 4)  (900 276)  (900 276)  routing T_17_17.lc_trk_g2_6 <X> T_17_17.wire_logic_cluster/lc_2/in_0
 (27 4)  (901 276)  (901 276)  routing T_17_17.lc_trk_g1_0 <X> T_17_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 276)  (903 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (906 276)  (906 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (908 276)  (908 276)  routing T_17_17.lc_trk_g1_2 <X> T_17_17.wire_logic_cluster/lc_2/in_3
 (35 4)  (909 276)  (909 276)  routing T_17_17.lc_trk_g3_5 <X> T_17_17.input_2_2
 (36 4)  (910 276)  (910 276)  LC_2 Logic Functioning bit
 (38 4)  (912 276)  (912 276)  LC_2 Logic Functioning bit
 (42 4)  (916 276)  (916 276)  LC_2 Logic Functioning bit
 (45 4)  (919 276)  (919 276)  LC_2 Logic Functioning bit
 (14 5)  (888 277)  (888 277)  routing T_17_17.sp4_h_r_0 <X> T_17_17.lc_trk_g1_0
 (15 5)  (889 277)  (889 277)  routing T_17_17.sp4_h_r_0 <X> T_17_17.lc_trk_g1_0
 (16 5)  (890 277)  (890 277)  routing T_17_17.sp4_h_r_0 <X> T_17_17.lc_trk_g1_0
 (17 5)  (891 277)  (891 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (22 5)  (896 277)  (896 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (897 277)  (897 277)  routing T_17_17.sp4_h_r_10 <X> T_17_17.lc_trk_g1_2
 (24 5)  (898 277)  (898 277)  routing T_17_17.sp4_h_r_10 <X> T_17_17.lc_trk_g1_2
 (26 5)  (900 277)  (900 277)  routing T_17_17.lc_trk_g2_6 <X> T_17_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (902 277)  (902 277)  routing T_17_17.lc_trk_g2_6 <X> T_17_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 277)  (903 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (905 277)  (905 277)  routing T_17_17.lc_trk_g1_2 <X> T_17_17.wire_logic_cluster/lc_2/in_3
 (32 5)  (906 277)  (906 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (907 277)  (907 277)  routing T_17_17.lc_trk_g3_5 <X> T_17_17.input_2_2
 (34 5)  (908 277)  (908 277)  routing T_17_17.lc_trk_g3_5 <X> T_17_17.input_2_2
 (36 5)  (910 277)  (910 277)  LC_2 Logic Functioning bit
 (37 5)  (911 277)  (911 277)  LC_2 Logic Functioning bit
 (38 5)  (912 277)  (912 277)  LC_2 Logic Functioning bit
 (39 5)  (913 277)  (913 277)  LC_2 Logic Functioning bit
 (42 5)  (916 277)  (916 277)  LC_2 Logic Functioning bit
 (51 5)  (925 277)  (925 277)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (25 10)  (899 282)  (899 282)  routing T_17_17.sp12_v_b_6 <X> T_17_17.lc_trk_g2_6
 (22 11)  (896 283)  (896 283)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_6 lc_trk_g2_6
 (24 11)  (898 283)  (898 283)  routing T_17_17.sp12_v_b_6 <X> T_17_17.lc_trk_g2_6
 (25 11)  (899 283)  (899 283)  routing T_17_17.sp12_v_b_6 <X> T_17_17.lc_trk_g2_6
 (16 12)  (890 284)  (890 284)  routing T_17_17.sp4_v_t_12 <X> T_17_17.lc_trk_g3_1
 (17 12)  (891 284)  (891 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (892 284)  (892 284)  routing T_17_17.sp4_v_t_12 <X> T_17_17.lc_trk_g3_1
 (15 14)  (889 286)  (889 286)  routing T_17_17.sp4_v_t_32 <X> T_17_17.lc_trk_g3_5
 (16 14)  (890 286)  (890 286)  routing T_17_17.sp4_v_t_32 <X> T_17_17.lc_trk_g3_5
 (17 14)  (891 286)  (891 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5


LogicTile_18_17

 (5 12)  (933 284)  (933 284)  routing T_18_17.sp4_h_l_43 <X> T_18_17.sp4_h_r_9
 (4 13)  (932 285)  (932 285)  routing T_18_17.sp4_h_l_43 <X> T_18_17.sp4_h_r_9


LogicTile_19_17

 (14 2)  (996 274)  (996 274)  routing T_19_17.sp4_h_l_9 <X> T_19_17.lc_trk_g0_4
 (28 2)  (1010 274)  (1010 274)  routing T_19_17.lc_trk_g2_2 <X> T_19_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 274)  (1011 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (1013 274)  (1013 274)  routing T_19_17.lc_trk_g0_4 <X> T_19_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (1014 274)  (1014 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 274)  (1018 274)  LC_1 Logic Functioning bit
 (38 2)  (1020 274)  (1020 274)  LC_1 Logic Functioning bit
 (39 2)  (1021 274)  (1021 274)  LC_1 Logic Functioning bit
 (43 2)  (1025 274)  (1025 274)  LC_1 Logic Functioning bit
 (14 3)  (996 275)  (996 275)  routing T_19_17.sp4_h_l_9 <X> T_19_17.lc_trk_g0_4
 (15 3)  (997 275)  (997 275)  routing T_19_17.sp4_h_l_9 <X> T_19_17.lc_trk_g0_4
 (16 3)  (998 275)  (998 275)  routing T_19_17.sp4_h_l_9 <X> T_19_17.lc_trk_g0_4
 (17 3)  (999 275)  (999 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (26 3)  (1008 275)  (1008 275)  routing T_19_17.lc_trk_g3_2 <X> T_19_17.wire_logic_cluster/lc_1/in_0
 (27 3)  (1009 275)  (1009 275)  routing T_19_17.lc_trk_g3_2 <X> T_19_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (1010 275)  (1010 275)  routing T_19_17.lc_trk_g3_2 <X> T_19_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 275)  (1011 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (1012 275)  (1012 275)  routing T_19_17.lc_trk_g2_2 <X> T_19_17.wire_logic_cluster/lc_1/in_1
 (32 3)  (1014 275)  (1014 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (1015 275)  (1015 275)  routing T_19_17.lc_trk_g3_0 <X> T_19_17.input_2_1
 (34 3)  (1016 275)  (1016 275)  routing T_19_17.lc_trk_g3_0 <X> T_19_17.input_2_1
 (37 3)  (1019 275)  (1019 275)  LC_1 Logic Functioning bit
 (38 3)  (1020 275)  (1020 275)  LC_1 Logic Functioning bit
 (39 3)  (1021 275)  (1021 275)  LC_1 Logic Functioning bit
 (43 3)  (1025 275)  (1025 275)  LC_1 Logic Functioning bit
 (47 3)  (1029 275)  (1029 275)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (22 9)  (1004 281)  (1004 281)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_b_18 lc_trk_g2_2
 (23 9)  (1005 281)  (1005 281)  routing T_19_17.sp12_v_b_18 <X> T_19_17.lc_trk_g2_2
 (25 9)  (1007 281)  (1007 281)  routing T_19_17.sp12_v_b_18 <X> T_19_17.lc_trk_g2_2
 (14 13)  (996 285)  (996 285)  routing T_19_17.sp4_h_r_24 <X> T_19_17.lc_trk_g3_0
 (15 13)  (997 285)  (997 285)  routing T_19_17.sp4_h_r_24 <X> T_19_17.lc_trk_g3_0
 (16 13)  (998 285)  (998 285)  routing T_19_17.sp4_h_r_24 <X> T_19_17.lc_trk_g3_0
 (17 13)  (999 285)  (999 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (22 13)  (1004 285)  (1004 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (1005 285)  (1005 285)  routing T_19_17.sp4_v_b_42 <X> T_19_17.lc_trk_g3_2
 (24 13)  (1006 285)  (1006 285)  routing T_19_17.sp4_v_b_42 <X> T_19_17.lc_trk_g3_2


LogicTile_20_17

 (19 0)  (1055 272)  (1055 272)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13


LogicTile_21_17

 (6 4)  (1096 276)  (1096 276)  routing T_21_17.sp4_v_t_37 <X> T_21_17.sp4_v_b_3
 (5 5)  (1095 277)  (1095 277)  routing T_21_17.sp4_v_t_37 <X> T_21_17.sp4_v_b_3
 (8 5)  (1098 277)  (1098 277)  routing T_21_17.sp4_h_r_4 <X> T_21_17.sp4_v_b_4


RAM_Tile_25_17

 (7 1)  (1313 273)  (1313 273)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 274)  (1306 274)  routing T_25_17.lc_trk_g3_1 <X> T_25_17.wire_bram/ram/RCLK
 (2 2)  (1308 274)  (1308 274)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_bram/ram/RCLK
 (22 2)  (1328 274)  (1328 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (0 3)  (1306 275)  (1306 275)  routing T_25_17.lc_trk_g3_1 <X> T_25_17.wire_bram/ram/RCLK
 (2 3)  (1308 275)  (1308 275)  routing T_25_17.lc_trk_g3_1 <X> T_25_17.wire_bram/ram/RCLK
 (3 3)  (1309 275)  (1309 275)  routing T_25_17.sp12_v_b_0 <X> T_25_17.sp12_h_l_23
 (21 3)  (1327 275)  (1327 275)  routing T_25_17.sp4_r_v_b_31 <X> T_25_17.lc_trk_g0_7
 (8 6)  (1314 278)  (1314 278)  routing T_25_17.sp4_h_r_8 <X> T_25_17.sp4_h_l_41
 (10 6)  (1316 278)  (1316 278)  routing T_25_17.sp4_h_r_8 <X> T_25_17.sp4_h_l_41
 (29 8)  (1335 280)  (1335 280)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_7 wire_bram/ram/WDATA_11
 (30 8)  (1336 280)  (1336 280)  routing T_25_17.lc_trk_g0_7 <X> T_25_17.wire_bram/ram/WDATA_11
 (30 9)  (1336 281)  (1336 281)  routing T_25_17.lc_trk_g0_7 <X> T_25_17.wire_bram/ram/WDATA_11
 (36 9)  (1342 281)  (1342 281)  Enable bit of Mux _out_links/OutMux6_4 => wire_bram/ram/RDATA_11 sp4_h_r_8
 (14 10)  (1320 282)  (1320 282)  routing T_25_17.sp4_v_b_28 <X> T_25_17.lc_trk_g2_4
 (16 11)  (1322 283)  (1322 283)  routing T_25_17.sp4_v_b_28 <X> T_25_17.lc_trk_g2_4
 (17 11)  (1323 283)  (1323 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_28 lc_trk_g2_4
 (16 12)  (1322 284)  (1322 284)  routing T_25_17.sp4_v_t_20 <X> T_25_17.lc_trk_g3_1
 (17 12)  (1323 284)  (1323 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_20 lc_trk_g3_1
 (18 12)  (1324 284)  (1324 284)  routing T_25_17.sp4_v_t_20 <X> T_25_17.lc_trk_g3_1
 (18 13)  (1324 285)  (1324 285)  routing T_25_17.sp4_v_t_20 <X> T_25_17.lc_trk_g3_1
 (0 14)  (1306 286)  (1306 286)  routing T_25_17.lc_trk_g2_4 <X> T_25_17.wire_bram/ram/RE
 (1 14)  (1307 286)  (1307 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (1 15)  (1307 287)  (1307 287)  routing T_25_17.lc_trk_g2_4 <X> T_25_17.wire_bram/ram/RE
 (8 15)  (1314 287)  (1314 287)  routing T_25_17.sp4_v_b_7 <X> T_25_17.sp4_v_t_47
 (10 15)  (1316 287)  (1316 287)  routing T_25_17.sp4_v_b_7 <X> T_25_17.sp4_v_t_47


IO_Tile_0_16

 (16 0)  (1 256)  (1 256)  IOB_0 IO Functioning bit
 (17 3)  (0 259)  (0 259)  IOB_0 IO Functioning bit
 (12 4)  (5 260)  (5 260)  routing T_0_16.lc_trk_g1_5 <X> T_0_16.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 260)  (4 260)  routing T_0_16.lc_trk_g1_5 <X> T_0_16.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 260)  (1 260)  IOB_0 IO Functioning bit
 (13 5)  (4 261)  (4 261)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (5 12)  (12 268)  (12 268)  routing T_0_16.span4_vert_b_13 <X> T_0_16.lc_trk_g1_5
 (7 12)  (10 268)  (10 268)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_13 lc_trk_g1_5
 (8 12)  (9 268)  (9 268)  routing T_0_16.span4_vert_b_13 <X> T_0_16.lc_trk_g1_5


LogicTile_1_16

 (3 14)  (21 270)  (21 270)  routing T_1_16.sp12_h_r_1 <X> T_1_16.sp12_v_t_22
 (3 15)  (21 271)  (21 271)  routing T_1_16.sp12_h_r_1 <X> T_1_16.sp12_v_t_22


LogicTile_4_16

 (3 14)  (183 270)  (183 270)  routing T_4_16.sp12_h_r_1 <X> T_4_16.sp12_v_t_22
 (3 15)  (183 271)  (183 271)  routing T_4_16.sp12_h_r_1 <X> T_4_16.sp12_v_t_22


LogicTile_5_16

 (3 6)  (237 262)  (237 262)  routing T_5_16.sp12_h_r_0 <X> T_5_16.sp12_v_t_23
 (3 7)  (237 263)  (237 263)  routing T_5_16.sp12_h_r_0 <X> T_5_16.sp12_v_t_23


LogicTile_6_16

 (8 11)  (296 267)  (296 267)  routing T_6_16.sp4_v_b_4 <X> T_6_16.sp4_v_t_42
 (10 11)  (298 267)  (298 267)  routing T_6_16.sp4_v_b_4 <X> T_6_16.sp4_v_t_42
 (3 14)  (291 270)  (291 270)  routing T_6_16.sp12_h_r_1 <X> T_6_16.sp12_v_t_22
 (3 15)  (291 271)  (291 271)  routing T_6_16.sp12_h_r_1 <X> T_6_16.sp12_v_t_22


RAM_Tile_8_16

 (7 0)  (403 256)  (403 256)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (403 257)  (403 257)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (396 258)  (396 258)  routing T_8_16.glb_netwk_3 <X> T_8_16.wire_bram/ram/WCLK
 (2 2)  (398 258)  (398 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (403 258)  (403 258)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (396 259)  (396 259)  routing T_8_16.glb_netwk_3 <X> T_8_16.wire_bram/ram/WCLK
 (7 3)  (403 259)  (403 259)  Ram config bit: MEMT_bram_cbit_2

 (3 4)  (399 260)  (399 260)  routing T_8_16.sp12_v_b_0 <X> T_8_16.sp12_h_r_0
 (7 4)  (403 260)  (403 260)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_5

 (3 5)  (399 261)  (399 261)  routing T_8_16.sp12_v_b_0 <X> T_8_16.sp12_h_r_0
 (7 5)  (403 261)  (403 261)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_4

 (7 6)  (403 262)  (403 262)  Cascade buffer Enable bit: MEMT_LC01_inmux00_bram_cbit_7

 (7 7)  (403 263)  (403 263)  Cascade bit: MEMT_LC01_inmux00_bram_cbit_6

 (27 8)  (423 264)  (423 264)  routing T_8_16.lc_trk_g3_2 <X> T_8_16.wire_bram/ram/WDATA_3
 (28 8)  (424 264)  (424 264)  routing T_8_16.lc_trk_g3_2 <X> T_8_16.wire_bram/ram/WDATA_3
 (29 8)  (425 264)  (425 264)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_2 wire_bram/ram/WDATA_3
 (39 8)  (435 264)  (435 264)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (30 9)  (426 265)  (426 265)  routing T_8_16.lc_trk_g3_2 <X> T_8_16.wire_bram/ram/WDATA_3
 (22 13)  (418 269)  (418 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (421 269)  (421 269)  routing T_8_16.sp4_r_v_b_42 <X> T_8_16.lc_trk_g3_2
 (0 14)  (396 270)  (396 270)  routing T_8_16.lc_trk_g3_5 <X> T_8_16.wire_bram/ram/WE
 (1 14)  (397 270)  (397 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (3 14)  (399 270)  (399 270)  routing T_8_16.sp12_h_r_1 <X> T_8_16.sp12_v_t_22
 (15 14)  (411 270)  (411 270)  routing T_8_16.sp4_h_r_45 <X> T_8_16.lc_trk_g3_5
 (16 14)  (412 270)  (412 270)  routing T_8_16.sp4_h_r_45 <X> T_8_16.lc_trk_g3_5
 (17 14)  (413 270)  (413 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (414 270)  (414 270)  routing T_8_16.sp4_h_r_45 <X> T_8_16.lc_trk_g3_5
 (0 15)  (396 271)  (396 271)  routing T_8_16.lc_trk_g3_5 <X> T_8_16.wire_bram/ram/WE
 (1 15)  (397 271)  (397 271)  routing T_8_16.lc_trk_g3_5 <X> T_8_16.wire_bram/ram/WE
 (3 15)  (399 271)  (399 271)  routing T_8_16.sp12_h_r_1 <X> T_8_16.sp12_v_t_22
 (18 15)  (414 271)  (414 271)  routing T_8_16.sp4_h_r_45 <X> T_8_16.lc_trk_g3_5


LogicTile_9_16

 (22 0)  (460 256)  (460 256)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (462 256)  (462 256)  routing T_9_16.bot_op_3 <X> T_9_16.lc_trk_g0_3
 (32 0)  (470 256)  (470 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 256)  (471 256)  routing T_9_16.lc_trk_g2_1 <X> T_9_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (474 256)  (474 256)  LC_0 Logic Functioning bit
 (37 0)  (475 256)  (475 256)  LC_0 Logic Functioning bit
 (38 0)  (476 256)  (476 256)  LC_0 Logic Functioning bit
 (39 0)  (477 256)  (477 256)  LC_0 Logic Functioning bit
 (45 0)  (483 256)  (483 256)  LC_0 Logic Functioning bit
 (36 1)  (474 257)  (474 257)  LC_0 Logic Functioning bit
 (37 1)  (475 257)  (475 257)  LC_0 Logic Functioning bit
 (38 1)  (476 257)  (476 257)  LC_0 Logic Functioning bit
 (39 1)  (477 257)  (477 257)  LC_0 Logic Functioning bit
 (44 1)  (482 257)  (482 257)  LC_0 Logic Functioning bit
 (0 2)  (438 258)  (438 258)  routing T_9_16.lc_trk_g3_1 <X> T_9_16.wire_logic_cluster/lc_7/clk
 (2 2)  (440 258)  (440 258)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (31 2)  (469 258)  (469 258)  routing T_9_16.lc_trk_g0_6 <X> T_9_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 258)  (470 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (474 258)  (474 258)  LC_1 Logic Functioning bit
 (37 2)  (475 258)  (475 258)  LC_1 Logic Functioning bit
 (38 2)  (476 258)  (476 258)  LC_1 Logic Functioning bit
 (39 2)  (477 258)  (477 258)  LC_1 Logic Functioning bit
 (45 2)  (483 258)  (483 258)  LC_1 Logic Functioning bit
 (0 3)  (438 259)  (438 259)  routing T_9_16.lc_trk_g3_1 <X> T_9_16.wire_logic_cluster/lc_7/clk
 (2 3)  (440 259)  (440 259)  routing T_9_16.lc_trk_g3_1 <X> T_9_16.wire_logic_cluster/lc_7/clk
 (22 3)  (460 259)  (460 259)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (462 259)  (462 259)  routing T_9_16.top_op_6 <X> T_9_16.lc_trk_g0_6
 (25 3)  (463 259)  (463 259)  routing T_9_16.top_op_6 <X> T_9_16.lc_trk_g0_6
 (31 3)  (469 259)  (469 259)  routing T_9_16.lc_trk_g0_6 <X> T_9_16.wire_logic_cluster/lc_1/in_3
 (36 3)  (474 259)  (474 259)  LC_1 Logic Functioning bit
 (37 3)  (475 259)  (475 259)  LC_1 Logic Functioning bit
 (38 3)  (476 259)  (476 259)  LC_1 Logic Functioning bit
 (39 3)  (477 259)  (477 259)  LC_1 Logic Functioning bit
 (0 4)  (438 260)  (438 260)  routing T_9_16.lc_trk_g3_3 <X> T_9_16.wire_logic_cluster/lc_7/cen
 (1 4)  (439 260)  (439 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (438 261)  (438 261)  routing T_9_16.lc_trk_g3_3 <X> T_9_16.wire_logic_cluster/lc_7/cen
 (1 5)  (439 261)  (439 261)  routing T_9_16.lc_trk_g3_3 <X> T_9_16.wire_logic_cluster/lc_7/cen
 (15 6)  (453 262)  (453 262)  routing T_9_16.bot_op_5 <X> T_9_16.lc_trk_g1_5
 (17 6)  (455 262)  (455 262)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (32 6)  (470 262)  (470 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (471 262)  (471 262)  routing T_9_16.lc_trk_g2_0 <X> T_9_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (474 262)  (474 262)  LC_3 Logic Functioning bit
 (37 6)  (475 262)  (475 262)  LC_3 Logic Functioning bit
 (38 6)  (476 262)  (476 262)  LC_3 Logic Functioning bit
 (39 6)  (477 262)  (477 262)  LC_3 Logic Functioning bit
 (45 6)  (483 262)  (483 262)  LC_3 Logic Functioning bit
 (36 7)  (474 263)  (474 263)  LC_3 Logic Functioning bit
 (37 7)  (475 263)  (475 263)  LC_3 Logic Functioning bit
 (38 7)  (476 263)  (476 263)  LC_3 Logic Functioning bit
 (39 7)  (477 263)  (477 263)  LC_3 Logic Functioning bit
 (14 8)  (452 264)  (452 264)  routing T_9_16.wire_logic_cluster/lc_0/out <X> T_9_16.lc_trk_g2_0
 (17 8)  (455 264)  (455 264)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (456 264)  (456 264)  routing T_9_16.wire_logic_cluster/lc_1/out <X> T_9_16.lc_trk_g2_1
 (31 8)  (469 264)  (469 264)  routing T_9_16.lc_trk_g3_6 <X> T_9_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 264)  (470 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (471 264)  (471 264)  routing T_9_16.lc_trk_g3_6 <X> T_9_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (472 264)  (472 264)  routing T_9_16.lc_trk_g3_6 <X> T_9_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (474 264)  (474 264)  LC_4 Logic Functioning bit
 (37 8)  (475 264)  (475 264)  LC_4 Logic Functioning bit
 (38 8)  (476 264)  (476 264)  LC_4 Logic Functioning bit
 (39 8)  (477 264)  (477 264)  LC_4 Logic Functioning bit
 (45 8)  (483 264)  (483 264)  LC_4 Logic Functioning bit
 (17 9)  (455 265)  (455 265)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (31 9)  (469 265)  (469 265)  routing T_9_16.lc_trk_g3_6 <X> T_9_16.wire_logic_cluster/lc_4/in_3
 (36 9)  (474 265)  (474 265)  LC_4 Logic Functioning bit
 (37 9)  (475 265)  (475 265)  LC_4 Logic Functioning bit
 (38 9)  (476 265)  (476 265)  LC_4 Logic Functioning bit
 (39 9)  (477 265)  (477 265)  LC_4 Logic Functioning bit
 (44 9)  (482 265)  (482 265)  LC_4 Logic Functioning bit
 (53 9)  (491 265)  (491 265)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (11 11)  (449 267)  (449 267)  routing T_9_16.sp4_h_r_8 <X> T_9_16.sp4_h_l_45
 (15 12)  (453 268)  (453 268)  routing T_9_16.sp4_v_t_28 <X> T_9_16.lc_trk_g3_1
 (16 12)  (454 268)  (454 268)  routing T_9_16.sp4_v_t_28 <X> T_9_16.lc_trk_g3_1
 (17 12)  (455 268)  (455 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (22 12)  (460 268)  (460 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (32 12)  (470 268)  (470 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (474 268)  (474 268)  LC_6 Logic Functioning bit
 (37 12)  (475 268)  (475 268)  LC_6 Logic Functioning bit
 (38 12)  (476 268)  (476 268)  LC_6 Logic Functioning bit
 (39 12)  (477 268)  (477 268)  LC_6 Logic Functioning bit
 (45 12)  (483 268)  (483 268)  LC_6 Logic Functioning bit
 (21 13)  (459 269)  (459 269)  routing T_9_16.sp4_r_v_b_43 <X> T_9_16.lc_trk_g3_3
 (31 13)  (469 269)  (469 269)  routing T_9_16.lc_trk_g0_3 <X> T_9_16.wire_logic_cluster/lc_6/in_3
 (36 13)  (474 269)  (474 269)  LC_6 Logic Functioning bit
 (37 13)  (475 269)  (475 269)  LC_6 Logic Functioning bit
 (38 13)  (476 269)  (476 269)  LC_6 Logic Functioning bit
 (39 13)  (477 269)  (477 269)  LC_6 Logic Functioning bit
 (0 14)  (438 270)  (438 270)  routing T_9_16.lc_trk_g3_5 <X> T_9_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (439 270)  (439 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (453 270)  (453 270)  routing T_9_16.sp4_v_t_32 <X> T_9_16.lc_trk_g3_5
 (16 14)  (454 270)  (454 270)  routing T_9_16.sp4_v_t_32 <X> T_9_16.lc_trk_g3_5
 (17 14)  (455 270)  (455 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (25 14)  (463 270)  (463 270)  routing T_9_16.wire_logic_cluster/lc_6/out <X> T_9_16.lc_trk_g3_6
 (31 14)  (469 270)  (469 270)  routing T_9_16.lc_trk_g1_5 <X> T_9_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 270)  (470 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (472 270)  (472 270)  routing T_9_16.lc_trk_g1_5 <X> T_9_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (474 270)  (474 270)  LC_7 Logic Functioning bit
 (37 14)  (475 270)  (475 270)  LC_7 Logic Functioning bit
 (38 14)  (476 270)  (476 270)  LC_7 Logic Functioning bit
 (39 14)  (477 270)  (477 270)  LC_7 Logic Functioning bit
 (45 14)  (483 270)  (483 270)  LC_7 Logic Functioning bit
 (0 15)  (438 271)  (438 271)  routing T_9_16.lc_trk_g3_5 <X> T_9_16.wire_logic_cluster/lc_7/s_r
 (1 15)  (439 271)  (439 271)  routing T_9_16.lc_trk_g3_5 <X> T_9_16.wire_logic_cluster/lc_7/s_r
 (22 15)  (460 271)  (460 271)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (36 15)  (474 271)  (474 271)  LC_7 Logic Functioning bit
 (37 15)  (475 271)  (475 271)  LC_7 Logic Functioning bit
 (38 15)  (476 271)  (476 271)  LC_7 Logic Functioning bit
 (39 15)  (477 271)  (477 271)  LC_7 Logic Functioning bit


LogicTile_10_16

 (22 1)  (514 257)  (514 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (515 257)  (515 257)  routing T_10_16.sp4_h_r_2 <X> T_10_16.lc_trk_g0_2
 (24 1)  (516 257)  (516 257)  routing T_10_16.sp4_h_r_2 <X> T_10_16.lc_trk_g0_2
 (25 1)  (517 257)  (517 257)  routing T_10_16.sp4_h_r_2 <X> T_10_16.lc_trk_g0_2
 (0 2)  (492 258)  (492 258)  routing T_10_16.lc_trk_g3_1 <X> T_10_16.wire_logic_cluster/lc_7/clk
 (2 2)  (494 258)  (494 258)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (0 3)  (492 259)  (492 259)  routing T_10_16.lc_trk_g3_1 <X> T_10_16.wire_logic_cluster/lc_7/clk
 (2 3)  (494 259)  (494 259)  routing T_10_16.lc_trk_g3_1 <X> T_10_16.wire_logic_cluster/lc_7/clk
 (15 3)  (507 259)  (507 259)  routing T_10_16.bot_op_4 <X> T_10_16.lc_trk_g0_4
 (17 3)  (509 259)  (509 259)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (1 4)  (493 260)  (493 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (31 4)  (523 260)  (523 260)  routing T_10_16.lc_trk_g1_4 <X> T_10_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 260)  (524 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (526 260)  (526 260)  routing T_10_16.lc_trk_g1_4 <X> T_10_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 260)  (528 260)  LC_2 Logic Functioning bit
 (37 4)  (529 260)  (529 260)  LC_2 Logic Functioning bit
 (38 4)  (530 260)  (530 260)  LC_2 Logic Functioning bit
 (39 4)  (531 260)  (531 260)  LC_2 Logic Functioning bit
 (45 4)  (537 260)  (537 260)  LC_2 Logic Functioning bit
 (1 5)  (493 261)  (493 261)  routing T_10_16.lc_trk_g0_2 <X> T_10_16.wire_logic_cluster/lc_7/cen
 (36 5)  (528 261)  (528 261)  LC_2 Logic Functioning bit
 (37 5)  (529 261)  (529 261)  LC_2 Logic Functioning bit
 (38 5)  (530 261)  (530 261)  LC_2 Logic Functioning bit
 (39 5)  (531 261)  (531 261)  LC_2 Logic Functioning bit
 (14 6)  (506 262)  (506 262)  routing T_10_16.wire_logic_cluster/lc_4/out <X> T_10_16.lc_trk_g1_4
 (31 6)  (523 262)  (523 262)  routing T_10_16.lc_trk_g0_4 <X> T_10_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 262)  (524 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (528 262)  (528 262)  LC_3 Logic Functioning bit
 (37 6)  (529 262)  (529 262)  LC_3 Logic Functioning bit
 (38 6)  (530 262)  (530 262)  LC_3 Logic Functioning bit
 (39 6)  (531 262)  (531 262)  LC_3 Logic Functioning bit
 (45 6)  (537 262)  (537 262)  LC_3 Logic Functioning bit
 (17 7)  (509 263)  (509 263)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (36 7)  (528 263)  (528 263)  LC_3 Logic Functioning bit
 (37 7)  (529 263)  (529 263)  LC_3 Logic Functioning bit
 (38 7)  (530 263)  (530 263)  LC_3 Logic Functioning bit
 (39 7)  (531 263)  (531 263)  LC_3 Logic Functioning bit
 (44 7)  (536 263)  (536 263)  LC_3 Logic Functioning bit
 (31 8)  (523 264)  (523 264)  routing T_10_16.lc_trk_g2_5 <X> T_10_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 264)  (524 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 264)  (525 264)  routing T_10_16.lc_trk_g2_5 <X> T_10_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 264)  (528 264)  LC_4 Logic Functioning bit
 (37 8)  (529 264)  (529 264)  LC_4 Logic Functioning bit
 (38 8)  (530 264)  (530 264)  LC_4 Logic Functioning bit
 (39 8)  (531 264)  (531 264)  LC_4 Logic Functioning bit
 (45 8)  (537 264)  (537 264)  LC_4 Logic Functioning bit
 (36 9)  (528 265)  (528 265)  LC_4 Logic Functioning bit
 (37 9)  (529 265)  (529 265)  LC_4 Logic Functioning bit
 (38 9)  (530 265)  (530 265)  LC_4 Logic Functioning bit
 (39 9)  (531 265)  (531 265)  LC_4 Logic Functioning bit
 (44 9)  (536 265)  (536 265)  LC_4 Logic Functioning bit
 (17 10)  (509 266)  (509 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (17 12)  (509 268)  (509 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (18 13)  (510 269)  (510 269)  routing T_10_16.sp4_r_v_b_41 <X> T_10_16.lc_trk_g3_1
 (0 14)  (492 270)  (492 270)  routing T_10_16.lc_trk_g3_5 <X> T_10_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 270)  (493 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (17 14)  (509 270)  (509 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (0 15)  (492 271)  (492 271)  routing T_10_16.lc_trk_g3_5 <X> T_10_16.wire_logic_cluster/lc_7/s_r
 (1 15)  (493 271)  (493 271)  routing T_10_16.lc_trk_g3_5 <X> T_10_16.wire_logic_cluster/lc_7/s_r


LogicTile_11_16

 (27 0)  (573 256)  (573 256)  routing T_11_16.lc_trk_g3_0 <X> T_11_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (574 256)  (574 256)  routing T_11_16.lc_trk_g3_0 <X> T_11_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 256)  (575 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (578 256)  (578 256)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (582 256)  (582 256)  LC_0 Logic Functioning bit
 (39 0)  (585 256)  (585 256)  LC_0 Logic Functioning bit
 (41 0)  (587 256)  (587 256)  LC_0 Logic Functioning bit
 (42 0)  (588 256)  (588 256)  LC_0 Logic Functioning bit
 (44 0)  (590 256)  (590 256)  LC_0 Logic Functioning bit
 (45 0)  (591 256)  (591 256)  LC_0 Logic Functioning bit
 (46 0)  (592 256)  (592 256)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (53 0)  (599 256)  (599 256)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (36 1)  (582 257)  (582 257)  LC_0 Logic Functioning bit
 (39 1)  (585 257)  (585 257)  LC_0 Logic Functioning bit
 (41 1)  (587 257)  (587 257)  LC_0 Logic Functioning bit
 (42 1)  (588 257)  (588 257)  LC_0 Logic Functioning bit
 (49 1)  (595 257)  (595 257)  Carry_In_Mux bit 

 (0 2)  (546 258)  (546 258)  routing T_11_16.lc_trk_g3_1 <X> T_11_16.wire_logic_cluster/lc_7/clk
 (2 2)  (548 258)  (548 258)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (27 2)  (573 258)  (573 258)  routing T_11_16.lc_trk_g1_1 <X> T_11_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 258)  (575 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (578 258)  (578 258)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (582 258)  (582 258)  LC_1 Logic Functioning bit
 (39 2)  (585 258)  (585 258)  LC_1 Logic Functioning bit
 (41 2)  (587 258)  (587 258)  LC_1 Logic Functioning bit
 (42 2)  (588 258)  (588 258)  LC_1 Logic Functioning bit
 (44 2)  (590 258)  (590 258)  LC_1 Logic Functioning bit
 (45 2)  (591 258)  (591 258)  LC_1 Logic Functioning bit
 (53 2)  (599 258)  (599 258)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (546 259)  (546 259)  routing T_11_16.lc_trk_g3_1 <X> T_11_16.wire_logic_cluster/lc_7/clk
 (2 3)  (548 259)  (548 259)  routing T_11_16.lc_trk_g3_1 <X> T_11_16.wire_logic_cluster/lc_7/clk
 (36 3)  (582 259)  (582 259)  LC_1 Logic Functioning bit
 (39 3)  (585 259)  (585 259)  LC_1 Logic Functioning bit
 (41 3)  (587 259)  (587 259)  LC_1 Logic Functioning bit
 (42 3)  (588 259)  (588 259)  LC_1 Logic Functioning bit
 (17 4)  (563 260)  (563 260)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (564 260)  (564 260)  routing T_11_16.wire_logic_cluster/lc_1/out <X> T_11_16.lc_trk_g1_1
 (27 4)  (573 260)  (573 260)  routing T_11_16.lc_trk_g3_2 <X> T_11_16.wire_logic_cluster/lc_2/in_1
 (28 4)  (574 260)  (574 260)  routing T_11_16.lc_trk_g3_2 <X> T_11_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 260)  (575 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (578 260)  (578 260)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (582 260)  (582 260)  LC_2 Logic Functioning bit
 (39 4)  (585 260)  (585 260)  LC_2 Logic Functioning bit
 (41 4)  (587 260)  (587 260)  LC_2 Logic Functioning bit
 (42 4)  (588 260)  (588 260)  LC_2 Logic Functioning bit
 (45 4)  (591 260)  (591 260)  LC_2 Logic Functioning bit
 (30 5)  (576 261)  (576 261)  routing T_11_16.lc_trk_g3_2 <X> T_11_16.wire_logic_cluster/lc_2/in_1
 (36 5)  (582 261)  (582 261)  LC_2 Logic Functioning bit
 (39 5)  (585 261)  (585 261)  LC_2 Logic Functioning bit
 (41 5)  (587 261)  (587 261)  LC_2 Logic Functioning bit
 (42 5)  (588 261)  (588 261)  LC_2 Logic Functioning bit
 (47 5)  (593 261)  (593 261)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (14 12)  (560 268)  (560 268)  routing T_11_16.wire_logic_cluster/lc_0/out <X> T_11_16.lc_trk_g3_0
 (17 12)  (563 268)  (563 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (25 12)  (571 268)  (571 268)  routing T_11_16.wire_logic_cluster/lc_2/out <X> T_11_16.lc_trk_g3_2
 (17 13)  (563 269)  (563 269)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (18 13)  (564 269)  (564 269)  routing T_11_16.sp4_r_v_b_41 <X> T_11_16.lc_trk_g3_1
 (22 13)  (568 269)  (568 269)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (0 14)  (546 270)  (546 270)  routing T_11_16.lc_trk_g3_5 <X> T_11_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 270)  (547 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (17 14)  (563 270)  (563 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (0 15)  (546 271)  (546 271)  routing T_11_16.lc_trk_g3_5 <X> T_11_16.wire_logic_cluster/lc_7/s_r
 (1 15)  (547 271)  (547 271)  routing T_11_16.lc_trk_g3_5 <X> T_11_16.wire_logic_cluster/lc_7/s_r


LogicTile_12_16

 (8 0)  (608 256)  (608 256)  routing T_12_16.sp4_v_b_1 <X> T_12_16.sp4_h_r_1
 (9 0)  (609 256)  (609 256)  routing T_12_16.sp4_v_b_1 <X> T_12_16.sp4_h_r_1
 (14 0)  (614 256)  (614 256)  routing T_12_16.lft_op_0 <X> T_12_16.lc_trk_g0_0
 (25 0)  (625 256)  (625 256)  routing T_12_16.lft_op_2 <X> T_12_16.lc_trk_g0_2
 (27 0)  (627 256)  (627 256)  routing T_12_16.lc_trk_g1_4 <X> T_12_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 256)  (629 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 256)  (630 256)  routing T_12_16.lc_trk_g1_4 <X> T_12_16.wire_logic_cluster/lc_0/in_1
 (31 0)  (631 256)  (631 256)  routing T_12_16.lc_trk_g0_7 <X> T_12_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 256)  (632 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (41 0)  (641 256)  (641 256)  LC_0 Logic Functioning bit
 (43 0)  (643 256)  (643 256)  LC_0 Logic Functioning bit
 (15 1)  (615 257)  (615 257)  routing T_12_16.lft_op_0 <X> T_12_16.lc_trk_g0_0
 (17 1)  (617 257)  (617 257)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (22 1)  (622 257)  (622 257)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (624 257)  (624 257)  routing T_12_16.lft_op_2 <X> T_12_16.lc_trk_g0_2
 (31 1)  (631 257)  (631 257)  routing T_12_16.lc_trk_g0_7 <X> T_12_16.wire_logic_cluster/lc_0/in_3
 (41 1)  (641 257)  (641 257)  LC_0 Logic Functioning bit
 (43 1)  (643 257)  (643 257)  LC_0 Logic Functioning bit
 (47 1)  (647 257)  (647 257)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (51 1)  (651 257)  (651 257)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (600 258)  (600 258)  routing T_12_16.lc_trk_g3_1 <X> T_12_16.wire_logic_cluster/lc_7/clk
 (2 2)  (602 258)  (602 258)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (21 2)  (621 258)  (621 258)  routing T_12_16.wire_logic_cluster/lc_7/out <X> T_12_16.lc_trk_g0_7
 (22 2)  (622 258)  (622 258)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (26 2)  (626 258)  (626 258)  routing T_12_16.lc_trk_g1_6 <X> T_12_16.wire_logic_cluster/lc_1/in_0
 (27 2)  (627 258)  (627 258)  routing T_12_16.lc_trk_g3_7 <X> T_12_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 258)  (628 258)  routing T_12_16.lc_trk_g3_7 <X> T_12_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 258)  (629 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 258)  (630 258)  routing T_12_16.lc_trk_g3_7 <X> T_12_16.wire_logic_cluster/lc_1/in_1
 (31 2)  (631 258)  (631 258)  routing T_12_16.lc_trk_g2_4 <X> T_12_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 258)  (632 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 258)  (633 258)  routing T_12_16.lc_trk_g2_4 <X> T_12_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 258)  (636 258)  LC_1 Logic Functioning bit
 (38 2)  (638 258)  (638 258)  LC_1 Logic Functioning bit
 (41 2)  (641 258)  (641 258)  LC_1 Logic Functioning bit
 (43 2)  (643 258)  (643 258)  LC_1 Logic Functioning bit
 (50 2)  (650 258)  (650 258)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (600 259)  (600 259)  routing T_12_16.lc_trk_g3_1 <X> T_12_16.wire_logic_cluster/lc_7/clk
 (2 3)  (602 259)  (602 259)  routing T_12_16.lc_trk_g3_1 <X> T_12_16.wire_logic_cluster/lc_7/clk
 (26 3)  (626 259)  (626 259)  routing T_12_16.lc_trk_g1_6 <X> T_12_16.wire_logic_cluster/lc_1/in_0
 (27 3)  (627 259)  (627 259)  routing T_12_16.lc_trk_g1_6 <X> T_12_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 259)  (629 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 259)  (630 259)  routing T_12_16.lc_trk_g3_7 <X> T_12_16.wire_logic_cluster/lc_1/in_1
 (37 3)  (637 259)  (637 259)  LC_1 Logic Functioning bit
 (38 3)  (638 259)  (638 259)  LC_1 Logic Functioning bit
 (41 3)  (641 259)  (641 259)  LC_1 Logic Functioning bit
 (43 3)  (643 259)  (643 259)  LC_1 Logic Functioning bit
 (15 4)  (615 260)  (615 260)  routing T_12_16.lft_op_1 <X> T_12_16.lc_trk_g1_1
 (17 4)  (617 260)  (617 260)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (618 260)  (618 260)  routing T_12_16.lft_op_1 <X> T_12_16.lc_trk_g1_1
 (25 4)  (625 260)  (625 260)  routing T_12_16.lft_op_2 <X> T_12_16.lc_trk_g1_2
 (22 5)  (622 261)  (622 261)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (624 261)  (624 261)  routing T_12_16.lft_op_2 <X> T_12_16.lc_trk_g1_2
 (14 6)  (614 262)  (614 262)  routing T_12_16.wire_logic_cluster/lc_4/out <X> T_12_16.lc_trk_g1_4
 (29 6)  (629 262)  (629 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 262)  (632 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 262)  (634 262)  routing T_12_16.lc_trk_g1_1 <X> T_12_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 262)  (636 262)  LC_3 Logic Functioning bit
 (37 6)  (637 262)  (637 262)  LC_3 Logic Functioning bit
 (38 6)  (638 262)  (638 262)  LC_3 Logic Functioning bit
 (39 6)  (639 262)  (639 262)  LC_3 Logic Functioning bit
 (41 6)  (641 262)  (641 262)  LC_3 Logic Functioning bit
 (43 6)  (643 262)  (643 262)  LC_3 Logic Functioning bit
 (17 7)  (617 263)  (617 263)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (622 263)  (622 263)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_r_14 lc_trk_g1_6
 (23 7)  (623 263)  (623 263)  routing T_12_16.sp12_h_r_14 <X> T_12_16.lc_trk_g1_6
 (30 7)  (630 263)  (630 263)  routing T_12_16.lc_trk_g0_2 <X> T_12_16.wire_logic_cluster/lc_3/in_1
 (36 7)  (636 263)  (636 263)  LC_3 Logic Functioning bit
 (37 7)  (637 263)  (637 263)  LC_3 Logic Functioning bit
 (38 7)  (638 263)  (638 263)  LC_3 Logic Functioning bit
 (39 7)  (639 263)  (639 263)  LC_3 Logic Functioning bit
 (41 7)  (641 263)  (641 263)  LC_3 Logic Functioning bit
 (43 7)  (643 263)  (643 263)  LC_3 Logic Functioning bit
 (31 8)  (631 264)  (631 264)  routing T_12_16.lc_trk_g0_7 <X> T_12_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 264)  (632 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (636 264)  (636 264)  LC_4 Logic Functioning bit
 (37 8)  (637 264)  (637 264)  LC_4 Logic Functioning bit
 (38 8)  (638 264)  (638 264)  LC_4 Logic Functioning bit
 (39 8)  (639 264)  (639 264)  LC_4 Logic Functioning bit
 (45 8)  (645 264)  (645 264)  LC_4 Logic Functioning bit
 (46 8)  (646 264)  (646 264)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (8 9)  (608 265)  (608 265)  routing T_12_16.sp4_h_l_36 <X> T_12_16.sp4_v_b_7
 (9 9)  (609 265)  (609 265)  routing T_12_16.sp4_h_l_36 <X> T_12_16.sp4_v_b_7
 (10 9)  (610 265)  (610 265)  routing T_12_16.sp4_h_l_36 <X> T_12_16.sp4_v_b_7
 (31 9)  (631 265)  (631 265)  routing T_12_16.lc_trk_g0_7 <X> T_12_16.wire_logic_cluster/lc_4/in_3
 (36 9)  (636 265)  (636 265)  LC_4 Logic Functioning bit
 (37 9)  (637 265)  (637 265)  LC_4 Logic Functioning bit
 (38 9)  (638 265)  (638 265)  LC_4 Logic Functioning bit
 (39 9)  (639 265)  (639 265)  LC_4 Logic Functioning bit
 (21 10)  (621 266)  (621 266)  routing T_12_16.bnl_op_7 <X> T_12_16.lc_trk_g2_7
 (22 10)  (622 266)  (622 266)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (26 10)  (626 266)  (626 266)  routing T_12_16.lc_trk_g3_4 <X> T_12_16.wire_logic_cluster/lc_5/in_0
 (31 10)  (631 266)  (631 266)  routing T_12_16.lc_trk_g3_5 <X> T_12_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 266)  (632 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 266)  (633 266)  routing T_12_16.lc_trk_g3_5 <X> T_12_16.wire_logic_cluster/lc_5/in_3
 (34 10)  (634 266)  (634 266)  routing T_12_16.lc_trk_g3_5 <X> T_12_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 266)  (636 266)  LC_5 Logic Functioning bit
 (37 10)  (637 266)  (637 266)  LC_5 Logic Functioning bit
 (38 10)  (638 266)  (638 266)  LC_5 Logic Functioning bit
 (39 10)  (639 266)  (639 266)  LC_5 Logic Functioning bit
 (41 10)  (641 266)  (641 266)  LC_5 Logic Functioning bit
 (43 10)  (643 266)  (643 266)  LC_5 Logic Functioning bit
 (17 11)  (617 267)  (617 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (21 11)  (621 267)  (621 267)  routing T_12_16.bnl_op_7 <X> T_12_16.lc_trk_g2_7
 (27 11)  (627 267)  (627 267)  routing T_12_16.lc_trk_g3_4 <X> T_12_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 267)  (628 267)  routing T_12_16.lc_trk_g3_4 <X> T_12_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 267)  (629 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (36 11)  (636 267)  (636 267)  LC_5 Logic Functioning bit
 (37 11)  (637 267)  (637 267)  LC_5 Logic Functioning bit
 (38 11)  (638 267)  (638 267)  LC_5 Logic Functioning bit
 (39 11)  (639 267)  (639 267)  LC_5 Logic Functioning bit
 (40 11)  (640 267)  (640 267)  LC_5 Logic Functioning bit
 (42 11)  (642 267)  (642 267)  LC_5 Logic Functioning bit
 (15 12)  (615 268)  (615 268)  routing T_12_16.sp4_v_t_28 <X> T_12_16.lc_trk_g3_1
 (16 12)  (616 268)  (616 268)  routing T_12_16.sp4_v_t_28 <X> T_12_16.lc_trk_g3_1
 (17 12)  (617 268)  (617 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (22 12)  (622 268)  (622 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (28 12)  (628 268)  (628 268)  routing T_12_16.lc_trk_g2_7 <X> T_12_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 268)  (629 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 268)  (630 268)  routing T_12_16.lc_trk_g2_7 <X> T_12_16.wire_logic_cluster/lc_6/in_1
 (31 12)  (631 268)  (631 268)  routing T_12_16.lc_trk_g3_6 <X> T_12_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 268)  (632 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 268)  (633 268)  routing T_12_16.lc_trk_g3_6 <X> T_12_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (634 268)  (634 268)  routing T_12_16.lc_trk_g3_6 <X> T_12_16.wire_logic_cluster/lc_6/in_3
 (37 12)  (637 268)  (637 268)  LC_6 Logic Functioning bit
 (39 12)  (639 268)  (639 268)  LC_6 Logic Functioning bit
 (41 12)  (641 268)  (641 268)  LC_6 Logic Functioning bit
 (50 12)  (650 268)  (650 268)  Cascade bit: LH_LC06_inmux02_5

 (4 13)  (604 269)  (604 269)  routing T_12_16.sp4_v_t_41 <X> T_12_16.sp4_h_r_9
 (26 13)  (626 269)  (626 269)  routing T_12_16.lc_trk_g3_3 <X> T_12_16.wire_logic_cluster/lc_6/in_0
 (27 13)  (627 269)  (627 269)  routing T_12_16.lc_trk_g3_3 <X> T_12_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 269)  (628 269)  routing T_12_16.lc_trk_g3_3 <X> T_12_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 269)  (629 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 269)  (630 269)  routing T_12_16.lc_trk_g2_7 <X> T_12_16.wire_logic_cluster/lc_6/in_1
 (31 13)  (631 269)  (631 269)  routing T_12_16.lc_trk_g3_6 <X> T_12_16.wire_logic_cluster/lc_6/in_3
 (37 13)  (637 269)  (637 269)  LC_6 Logic Functioning bit
 (39 13)  (639 269)  (639 269)  LC_6 Logic Functioning bit
 (40 13)  (640 269)  (640 269)  LC_6 Logic Functioning bit
 (41 13)  (641 269)  (641 269)  LC_6 Logic Functioning bit
 (42 13)  (642 269)  (642 269)  LC_6 Logic Functioning bit
 (11 14)  (611 270)  (611 270)  routing T_12_16.sp4_v_b_8 <X> T_12_16.sp4_v_t_46
 (14 14)  (614 270)  (614 270)  routing T_12_16.bnl_op_4 <X> T_12_16.lc_trk_g3_4
 (17 14)  (617 270)  (617 270)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (618 270)  (618 270)  routing T_12_16.bnl_op_5 <X> T_12_16.lc_trk_g3_5
 (22 14)  (622 270)  (622 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (25 14)  (625 270)  (625 270)  routing T_12_16.bnl_op_6 <X> T_12_16.lc_trk_g3_6
 (29 14)  (629 270)  (629 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (632 270)  (632 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (634 270)  (634 270)  routing T_12_16.lc_trk_g1_1 <X> T_12_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 270)  (636 270)  LC_7 Logic Functioning bit
 (37 14)  (637 270)  (637 270)  LC_7 Logic Functioning bit
 (38 14)  (638 270)  (638 270)  LC_7 Logic Functioning bit
 (39 14)  (639 270)  (639 270)  LC_7 Logic Functioning bit
 (40 14)  (640 270)  (640 270)  LC_7 Logic Functioning bit
 (41 14)  (641 270)  (641 270)  LC_7 Logic Functioning bit
 (43 14)  (643 270)  (643 270)  LC_7 Logic Functioning bit
 (45 14)  (645 270)  (645 270)  LC_7 Logic Functioning bit
 (48 14)  (648 270)  (648 270)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (50 14)  (650 270)  (650 270)  Cascade bit: LH_LC07_inmux02_5

 (51 14)  (651 270)  (651 270)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (12 15)  (612 271)  (612 271)  routing T_12_16.sp4_v_b_8 <X> T_12_16.sp4_v_t_46
 (14 15)  (614 271)  (614 271)  routing T_12_16.bnl_op_4 <X> T_12_16.lc_trk_g3_4
 (17 15)  (617 271)  (617 271)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (18 15)  (618 271)  (618 271)  routing T_12_16.bnl_op_5 <X> T_12_16.lc_trk_g3_5
 (21 15)  (621 271)  (621 271)  routing T_12_16.sp4_r_v_b_47 <X> T_12_16.lc_trk_g3_7
 (22 15)  (622 271)  (622 271)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (625 271)  (625 271)  routing T_12_16.bnl_op_6 <X> T_12_16.lc_trk_g3_6
 (26 15)  (626 271)  (626 271)  routing T_12_16.lc_trk_g1_2 <X> T_12_16.wire_logic_cluster/lc_7/in_0
 (27 15)  (627 271)  (627 271)  routing T_12_16.lc_trk_g1_2 <X> T_12_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 271)  (629 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (36 15)  (636 271)  (636 271)  LC_7 Logic Functioning bit
 (37 15)  (637 271)  (637 271)  LC_7 Logic Functioning bit
 (38 15)  (638 271)  (638 271)  LC_7 Logic Functioning bit
 (39 15)  (639 271)  (639 271)  LC_7 Logic Functioning bit
 (40 15)  (640 271)  (640 271)  LC_7 Logic Functioning bit
 (41 15)  (641 271)  (641 271)  LC_7 Logic Functioning bit
 (42 15)  (642 271)  (642 271)  LC_7 Logic Functioning bit
 (43 15)  (643 271)  (643 271)  LC_7 Logic Functioning bit
 (52 15)  (652 271)  (652 271)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_13_16

 (0 0)  (654 256)  (654 256)  Negative Clock bit

 (12 0)  (666 256)  (666 256)  routing T_13_16.sp4_v_b_2 <X> T_13_16.sp4_h_r_2
 (31 0)  (685 256)  (685 256)  routing T_13_16.lc_trk_g1_6 <X> T_13_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 256)  (686 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 256)  (688 256)  routing T_13_16.lc_trk_g1_6 <X> T_13_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 256)  (690 256)  LC_0 Logic Functioning bit
 (37 0)  (691 256)  (691 256)  LC_0 Logic Functioning bit
 (38 0)  (692 256)  (692 256)  LC_0 Logic Functioning bit
 (39 0)  (693 256)  (693 256)  LC_0 Logic Functioning bit
 (45 0)  (699 256)  (699 256)  LC_0 Logic Functioning bit
 (52 0)  (706 256)  (706 256)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (11 1)  (665 257)  (665 257)  routing T_13_16.sp4_v_b_2 <X> T_13_16.sp4_h_r_2
 (14 1)  (668 257)  (668 257)  routing T_13_16.sp4_h_r_0 <X> T_13_16.lc_trk_g0_0
 (15 1)  (669 257)  (669 257)  routing T_13_16.sp4_h_r_0 <X> T_13_16.lc_trk_g0_0
 (16 1)  (670 257)  (670 257)  routing T_13_16.sp4_h_r_0 <X> T_13_16.lc_trk_g0_0
 (17 1)  (671 257)  (671 257)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (31 1)  (685 257)  (685 257)  routing T_13_16.lc_trk_g1_6 <X> T_13_16.wire_logic_cluster/lc_0/in_3
 (36 1)  (690 257)  (690 257)  LC_0 Logic Functioning bit
 (37 1)  (691 257)  (691 257)  LC_0 Logic Functioning bit
 (38 1)  (692 257)  (692 257)  LC_0 Logic Functioning bit
 (39 1)  (693 257)  (693 257)  LC_0 Logic Functioning bit
 (0 2)  (654 258)  (654 258)  routing T_13_16.lc_trk_g2_0 <X> T_13_16.wire_logic_cluster/lc_7/clk
 (2 2)  (656 258)  (656 258)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (13 2)  (667 258)  (667 258)  routing T_13_16.sp4_v_b_2 <X> T_13_16.sp4_v_t_39
 (14 2)  (668 258)  (668 258)  routing T_13_16.sp4_h_l_1 <X> T_13_16.lc_trk_g0_4
 (22 2)  (676 258)  (676 258)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (677 258)  (677 258)  routing T_13_16.sp4_h_r_7 <X> T_13_16.lc_trk_g0_7
 (24 2)  (678 258)  (678 258)  routing T_13_16.sp4_h_r_7 <X> T_13_16.lc_trk_g0_7
 (32 2)  (686 258)  (686 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 258)  (687 258)  routing T_13_16.lc_trk_g2_2 <X> T_13_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 258)  (690 258)  LC_1 Logic Functioning bit
 (37 2)  (691 258)  (691 258)  LC_1 Logic Functioning bit
 (38 2)  (692 258)  (692 258)  LC_1 Logic Functioning bit
 (39 2)  (693 258)  (693 258)  LC_1 Logic Functioning bit
 (45 2)  (699 258)  (699 258)  LC_1 Logic Functioning bit
 (47 2)  (701 258)  (701 258)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (52 2)  (706 258)  (706 258)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (2 3)  (656 259)  (656 259)  routing T_13_16.lc_trk_g2_0 <X> T_13_16.wire_logic_cluster/lc_7/clk
 (4 3)  (658 259)  (658 259)  routing T_13_16.sp4_v_b_7 <X> T_13_16.sp4_h_l_37
 (5 3)  (659 259)  (659 259)  routing T_13_16.sp4_h_l_37 <X> T_13_16.sp4_v_t_37
 (15 3)  (669 259)  (669 259)  routing T_13_16.sp4_h_l_1 <X> T_13_16.lc_trk_g0_4
 (16 3)  (670 259)  (670 259)  routing T_13_16.sp4_h_l_1 <X> T_13_16.lc_trk_g0_4
 (17 3)  (671 259)  (671 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (21 3)  (675 259)  (675 259)  routing T_13_16.sp4_h_r_7 <X> T_13_16.lc_trk_g0_7
 (31 3)  (685 259)  (685 259)  routing T_13_16.lc_trk_g2_2 <X> T_13_16.wire_logic_cluster/lc_1/in_3
 (36 3)  (690 259)  (690 259)  LC_1 Logic Functioning bit
 (37 3)  (691 259)  (691 259)  LC_1 Logic Functioning bit
 (38 3)  (692 259)  (692 259)  LC_1 Logic Functioning bit
 (39 3)  (693 259)  (693 259)  LC_1 Logic Functioning bit
 (15 4)  (669 260)  (669 260)  routing T_13_16.sp4_h_r_1 <X> T_13_16.lc_trk_g1_1
 (16 4)  (670 260)  (670 260)  routing T_13_16.sp4_h_r_1 <X> T_13_16.lc_trk_g1_1
 (17 4)  (671 260)  (671 260)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (25 4)  (679 260)  (679 260)  routing T_13_16.sp12_h_r_2 <X> T_13_16.lc_trk_g1_2
 (32 4)  (686 260)  (686 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 260)  (688 260)  routing T_13_16.lc_trk_g1_2 <X> T_13_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 260)  (690 260)  LC_2 Logic Functioning bit
 (37 4)  (691 260)  (691 260)  LC_2 Logic Functioning bit
 (38 4)  (692 260)  (692 260)  LC_2 Logic Functioning bit
 (39 4)  (693 260)  (693 260)  LC_2 Logic Functioning bit
 (45 4)  (699 260)  (699 260)  LC_2 Logic Functioning bit
 (52 4)  (706 260)  (706 260)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (18 5)  (672 261)  (672 261)  routing T_13_16.sp4_h_r_1 <X> T_13_16.lc_trk_g1_1
 (22 5)  (676 261)  (676 261)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_2 lc_trk_g1_2
 (24 5)  (678 261)  (678 261)  routing T_13_16.sp12_h_r_2 <X> T_13_16.lc_trk_g1_2
 (25 5)  (679 261)  (679 261)  routing T_13_16.sp12_h_r_2 <X> T_13_16.lc_trk_g1_2
 (31 5)  (685 261)  (685 261)  routing T_13_16.lc_trk_g1_2 <X> T_13_16.wire_logic_cluster/lc_2/in_3
 (36 5)  (690 261)  (690 261)  LC_2 Logic Functioning bit
 (37 5)  (691 261)  (691 261)  LC_2 Logic Functioning bit
 (38 5)  (692 261)  (692 261)  LC_2 Logic Functioning bit
 (39 5)  (693 261)  (693 261)  LC_2 Logic Functioning bit
 (25 6)  (679 262)  (679 262)  routing T_13_16.sp12_h_l_5 <X> T_13_16.lc_trk_g1_6
 (29 6)  (683 262)  (683 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (36 6)  (690 262)  (690 262)  LC_3 Logic Functioning bit
 (38 6)  (692 262)  (692 262)  LC_3 Logic Functioning bit
 (41 6)  (695 262)  (695 262)  LC_3 Logic Functioning bit
 (43 6)  (697 262)  (697 262)  LC_3 Logic Functioning bit
 (45 6)  (699 262)  (699 262)  LC_3 Logic Functioning bit
 (47 6)  (701 262)  (701 262)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (52 6)  (706 262)  (706 262)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (22 7)  (676 263)  (676 263)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_5 lc_trk_g1_6
 (24 7)  (678 263)  (678 263)  routing T_13_16.sp12_h_l_5 <X> T_13_16.lc_trk_g1_6
 (25 7)  (679 263)  (679 263)  routing T_13_16.sp12_h_l_5 <X> T_13_16.lc_trk_g1_6
 (36 7)  (690 263)  (690 263)  LC_3 Logic Functioning bit
 (38 7)  (692 263)  (692 263)  LC_3 Logic Functioning bit
 (41 7)  (695 263)  (695 263)  LC_3 Logic Functioning bit
 (43 7)  (697 263)  (697 263)  LC_3 Logic Functioning bit
 (15 8)  (669 264)  (669 264)  routing T_13_16.sp4_v_t_28 <X> T_13_16.lc_trk_g2_1
 (16 8)  (670 264)  (670 264)  routing T_13_16.sp4_v_t_28 <X> T_13_16.lc_trk_g2_1
 (17 8)  (671 264)  (671 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (31 8)  (685 264)  (685 264)  routing T_13_16.lc_trk_g0_7 <X> T_13_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 264)  (686 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (690 264)  (690 264)  LC_4 Logic Functioning bit
 (37 8)  (691 264)  (691 264)  LC_4 Logic Functioning bit
 (38 8)  (692 264)  (692 264)  LC_4 Logic Functioning bit
 (39 8)  (693 264)  (693 264)  LC_4 Logic Functioning bit
 (45 8)  (699 264)  (699 264)  LC_4 Logic Functioning bit
 (48 8)  (702 264)  (702 264)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (52 8)  (706 264)  (706 264)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (15 9)  (669 265)  (669 265)  routing T_13_16.sp4_v_t_29 <X> T_13_16.lc_trk_g2_0
 (16 9)  (670 265)  (670 265)  routing T_13_16.sp4_v_t_29 <X> T_13_16.lc_trk_g2_0
 (17 9)  (671 265)  (671 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (22 9)  (676 265)  (676 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (677 265)  (677 265)  routing T_13_16.sp4_h_l_15 <X> T_13_16.lc_trk_g2_2
 (24 9)  (678 265)  (678 265)  routing T_13_16.sp4_h_l_15 <X> T_13_16.lc_trk_g2_2
 (25 9)  (679 265)  (679 265)  routing T_13_16.sp4_h_l_15 <X> T_13_16.lc_trk_g2_2
 (31 9)  (685 265)  (685 265)  routing T_13_16.lc_trk_g0_7 <X> T_13_16.wire_logic_cluster/lc_4/in_3
 (36 9)  (690 265)  (690 265)  LC_4 Logic Functioning bit
 (37 9)  (691 265)  (691 265)  LC_4 Logic Functioning bit
 (38 9)  (692 265)  (692 265)  LC_4 Logic Functioning bit
 (39 9)  (693 265)  (693 265)  LC_4 Logic Functioning bit
 (32 10)  (686 266)  (686 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (688 266)  (688 266)  routing T_13_16.lc_trk_g1_1 <X> T_13_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 266)  (690 266)  LC_5 Logic Functioning bit
 (37 10)  (691 266)  (691 266)  LC_5 Logic Functioning bit
 (38 10)  (692 266)  (692 266)  LC_5 Logic Functioning bit
 (39 10)  (693 266)  (693 266)  LC_5 Logic Functioning bit
 (45 10)  (699 266)  (699 266)  LC_5 Logic Functioning bit
 (48 10)  (702 266)  (702 266)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (52 10)  (706 266)  (706 266)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (9 11)  (663 267)  (663 267)  routing T_13_16.sp4_v_b_7 <X> T_13_16.sp4_v_t_42
 (13 11)  (667 267)  (667 267)  routing T_13_16.sp4_v_b_3 <X> T_13_16.sp4_h_l_45
 (14 11)  (668 267)  (668 267)  routing T_13_16.sp4_h_l_17 <X> T_13_16.lc_trk_g2_4
 (15 11)  (669 267)  (669 267)  routing T_13_16.sp4_h_l_17 <X> T_13_16.lc_trk_g2_4
 (16 11)  (670 267)  (670 267)  routing T_13_16.sp4_h_l_17 <X> T_13_16.lc_trk_g2_4
 (17 11)  (671 267)  (671 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (36 11)  (690 267)  (690 267)  LC_5 Logic Functioning bit
 (37 11)  (691 267)  (691 267)  LC_5 Logic Functioning bit
 (38 11)  (692 267)  (692 267)  LC_5 Logic Functioning bit
 (39 11)  (693 267)  (693 267)  LC_5 Logic Functioning bit
 (11 12)  (665 268)  (665 268)  routing T_13_16.sp4_v_t_38 <X> T_13_16.sp4_v_b_11
 (13 12)  (667 268)  (667 268)  routing T_13_16.sp4_v_t_38 <X> T_13_16.sp4_v_b_11
 (32 12)  (686 268)  (686 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 268)  (687 268)  routing T_13_16.lc_trk_g2_1 <X> T_13_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 268)  (690 268)  LC_6 Logic Functioning bit
 (37 12)  (691 268)  (691 268)  LC_6 Logic Functioning bit
 (38 12)  (692 268)  (692 268)  LC_6 Logic Functioning bit
 (39 12)  (693 268)  (693 268)  LC_6 Logic Functioning bit
 (45 12)  (699 268)  (699 268)  LC_6 Logic Functioning bit
 (47 12)  (701 268)  (701 268)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (52 12)  (706 268)  (706 268)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (36 13)  (690 269)  (690 269)  LC_6 Logic Functioning bit
 (37 13)  (691 269)  (691 269)  LC_6 Logic Functioning bit
 (38 13)  (692 269)  (692 269)  LC_6 Logic Functioning bit
 (39 13)  (693 269)  (693 269)  LC_6 Logic Functioning bit
 (1 14)  (655 270)  (655 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (31 14)  (685 270)  (685 270)  routing T_13_16.lc_trk_g2_4 <X> T_13_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 270)  (686 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 270)  (687 270)  routing T_13_16.lc_trk_g2_4 <X> T_13_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 270)  (690 270)  LC_7 Logic Functioning bit
 (37 14)  (691 270)  (691 270)  LC_7 Logic Functioning bit
 (38 14)  (692 270)  (692 270)  LC_7 Logic Functioning bit
 (39 14)  (693 270)  (693 270)  LC_7 Logic Functioning bit
 (45 14)  (699 270)  (699 270)  LC_7 Logic Functioning bit
 (48 14)  (702 270)  (702 270)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (52 14)  (706 270)  (706 270)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (1 15)  (655 271)  (655 271)  routing T_13_16.lc_trk_g0_4 <X> T_13_16.wire_logic_cluster/lc_7/s_r
 (36 15)  (690 271)  (690 271)  LC_7 Logic Functioning bit
 (37 15)  (691 271)  (691 271)  LC_7 Logic Functioning bit
 (38 15)  (692 271)  (692 271)  LC_7 Logic Functioning bit
 (39 15)  (693 271)  (693 271)  LC_7 Logic Functioning bit


LogicTile_14_16

 (0 2)  (708 258)  (708 258)  routing T_14_16.lc_trk_g3_1 <X> T_14_16.wire_logic_cluster/lc_7/clk
 (2 2)  (710 258)  (710 258)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (14 2)  (722 258)  (722 258)  routing T_14_16.sp4_v_t_1 <X> T_14_16.lc_trk_g0_4
 (31 2)  (739 258)  (739 258)  routing T_14_16.lc_trk_g2_4 <X> T_14_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 258)  (740 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 258)  (741 258)  routing T_14_16.lc_trk_g2_4 <X> T_14_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 258)  (744 258)  LC_1 Logic Functioning bit
 (37 2)  (745 258)  (745 258)  LC_1 Logic Functioning bit
 (38 2)  (746 258)  (746 258)  LC_1 Logic Functioning bit
 (39 2)  (747 258)  (747 258)  LC_1 Logic Functioning bit
 (45 2)  (753 258)  (753 258)  LC_1 Logic Functioning bit
 (0 3)  (708 259)  (708 259)  routing T_14_16.lc_trk_g3_1 <X> T_14_16.wire_logic_cluster/lc_7/clk
 (2 3)  (710 259)  (710 259)  routing T_14_16.lc_trk_g3_1 <X> T_14_16.wire_logic_cluster/lc_7/clk
 (13 3)  (721 259)  (721 259)  routing T_14_16.sp4_v_b_9 <X> T_14_16.sp4_h_l_39
 (14 3)  (722 259)  (722 259)  routing T_14_16.sp4_v_t_1 <X> T_14_16.lc_trk_g0_4
 (16 3)  (724 259)  (724 259)  routing T_14_16.sp4_v_t_1 <X> T_14_16.lc_trk_g0_4
 (17 3)  (725 259)  (725 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (36 3)  (744 259)  (744 259)  LC_1 Logic Functioning bit
 (37 3)  (745 259)  (745 259)  LC_1 Logic Functioning bit
 (38 3)  (746 259)  (746 259)  LC_1 Logic Functioning bit
 (39 3)  (747 259)  (747 259)  LC_1 Logic Functioning bit
 (0 4)  (708 260)  (708 260)  routing T_14_16.lc_trk_g3_3 <X> T_14_16.wire_logic_cluster/lc_7/cen
 (1 4)  (709 260)  (709 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (708 261)  (708 261)  routing T_14_16.lc_trk_g3_3 <X> T_14_16.wire_logic_cluster/lc_7/cen
 (1 5)  (709 261)  (709 261)  routing T_14_16.lc_trk_g3_3 <X> T_14_16.wire_logic_cluster/lc_7/cen
 (22 5)  (730 261)  (730 261)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (733 261)  (733 261)  routing T_14_16.sp4_r_v_b_26 <X> T_14_16.lc_trk_g1_2
 (31 6)  (739 262)  (739 262)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 262)  (740 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 262)  (741 262)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.wire_logic_cluster/lc_3/in_3
 (34 6)  (742 262)  (742 262)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 262)  (744 262)  LC_3 Logic Functioning bit
 (37 6)  (745 262)  (745 262)  LC_3 Logic Functioning bit
 (38 6)  (746 262)  (746 262)  LC_3 Logic Functioning bit
 (39 6)  (747 262)  (747 262)  LC_3 Logic Functioning bit
 (45 6)  (753 262)  (753 262)  LC_3 Logic Functioning bit
 (31 7)  (739 263)  (739 263)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.wire_logic_cluster/lc_3/in_3
 (36 7)  (744 263)  (744 263)  LC_3 Logic Functioning bit
 (37 7)  (745 263)  (745 263)  LC_3 Logic Functioning bit
 (38 7)  (746 263)  (746 263)  LC_3 Logic Functioning bit
 (39 7)  (747 263)  (747 263)  LC_3 Logic Functioning bit
 (51 7)  (759 263)  (759 263)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (4 8)  (712 264)  (712 264)  routing T_14_16.sp4_h_l_37 <X> T_14_16.sp4_v_b_6
 (6 8)  (714 264)  (714 264)  routing T_14_16.sp4_h_l_37 <X> T_14_16.sp4_v_b_6
 (13 8)  (721 264)  (721 264)  routing T_14_16.sp4_h_l_45 <X> T_14_16.sp4_v_b_8
 (32 8)  (740 264)  (740 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 264)  (742 264)  routing T_14_16.lc_trk_g1_2 <X> T_14_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 264)  (744 264)  LC_4 Logic Functioning bit
 (37 8)  (745 264)  (745 264)  LC_4 Logic Functioning bit
 (38 8)  (746 264)  (746 264)  LC_4 Logic Functioning bit
 (39 8)  (747 264)  (747 264)  LC_4 Logic Functioning bit
 (45 8)  (753 264)  (753 264)  LC_4 Logic Functioning bit
 (53 8)  (761 264)  (761 264)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (5 9)  (713 265)  (713 265)  routing T_14_16.sp4_h_l_37 <X> T_14_16.sp4_v_b_6
 (12 9)  (720 265)  (720 265)  routing T_14_16.sp4_h_l_45 <X> T_14_16.sp4_v_b_8
 (31 9)  (739 265)  (739 265)  routing T_14_16.lc_trk_g1_2 <X> T_14_16.wire_logic_cluster/lc_4/in_3
 (36 9)  (744 265)  (744 265)  LC_4 Logic Functioning bit
 (37 9)  (745 265)  (745 265)  LC_4 Logic Functioning bit
 (38 9)  (746 265)  (746 265)  LC_4 Logic Functioning bit
 (39 9)  (747 265)  (747 265)  LC_4 Logic Functioning bit
 (31 10)  (739 266)  (739 266)  routing T_14_16.lc_trk_g0_4 <X> T_14_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 266)  (740 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (744 266)  (744 266)  LC_5 Logic Functioning bit
 (37 10)  (745 266)  (745 266)  LC_5 Logic Functioning bit
 (38 10)  (746 266)  (746 266)  LC_5 Logic Functioning bit
 (39 10)  (747 266)  (747 266)  LC_5 Logic Functioning bit
 (45 10)  (753 266)  (753 266)  LC_5 Logic Functioning bit
 (48 10)  (756 266)  (756 266)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (14 11)  (722 267)  (722 267)  routing T_14_16.tnl_op_4 <X> T_14_16.lc_trk_g2_4
 (15 11)  (723 267)  (723 267)  routing T_14_16.tnl_op_4 <X> T_14_16.lc_trk_g2_4
 (17 11)  (725 267)  (725 267)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (36 11)  (744 267)  (744 267)  LC_5 Logic Functioning bit
 (37 11)  (745 267)  (745 267)  LC_5 Logic Functioning bit
 (38 11)  (746 267)  (746 267)  LC_5 Logic Functioning bit
 (39 11)  (747 267)  (747 267)  LC_5 Logic Functioning bit
 (11 12)  (719 268)  (719 268)  routing T_14_16.sp4_h_l_40 <X> T_14_16.sp4_v_b_11
 (13 12)  (721 268)  (721 268)  routing T_14_16.sp4_h_l_40 <X> T_14_16.sp4_v_b_11
 (17 12)  (725 268)  (725 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (21 12)  (729 268)  (729 268)  routing T_14_16.sp4_v_t_22 <X> T_14_16.lc_trk_g3_3
 (22 12)  (730 268)  (730 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (731 268)  (731 268)  routing T_14_16.sp4_v_t_22 <X> T_14_16.lc_trk_g3_3
 (32 12)  (740 268)  (740 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 268)  (741 268)  routing T_14_16.lc_trk_g3_0 <X> T_14_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (742 268)  (742 268)  routing T_14_16.lc_trk_g3_0 <X> T_14_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 268)  (744 268)  LC_6 Logic Functioning bit
 (37 12)  (745 268)  (745 268)  LC_6 Logic Functioning bit
 (38 12)  (746 268)  (746 268)  LC_6 Logic Functioning bit
 (39 12)  (747 268)  (747 268)  LC_6 Logic Functioning bit
 (45 12)  (753 268)  (753 268)  LC_6 Logic Functioning bit
 (12 13)  (720 269)  (720 269)  routing T_14_16.sp4_h_l_40 <X> T_14_16.sp4_v_b_11
 (14 13)  (722 269)  (722 269)  routing T_14_16.tnl_op_0 <X> T_14_16.lc_trk_g3_0
 (15 13)  (723 269)  (723 269)  routing T_14_16.tnl_op_0 <X> T_14_16.lc_trk_g3_0
 (17 13)  (725 269)  (725 269)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (18 13)  (726 269)  (726 269)  routing T_14_16.sp4_r_v_b_41 <X> T_14_16.lc_trk_g3_1
 (21 13)  (729 269)  (729 269)  routing T_14_16.sp4_v_t_22 <X> T_14_16.lc_trk_g3_3
 (36 13)  (744 269)  (744 269)  LC_6 Logic Functioning bit
 (37 13)  (745 269)  (745 269)  LC_6 Logic Functioning bit
 (38 13)  (746 269)  (746 269)  LC_6 Logic Functioning bit
 (39 13)  (747 269)  (747 269)  LC_6 Logic Functioning bit
 (0 14)  (708 270)  (708 270)  routing T_14_16.lc_trk_g3_5 <X> T_14_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 270)  (709 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (17 14)  (725 270)  (725 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (22 14)  (730 270)  (730 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (0 15)  (708 271)  (708 271)  routing T_14_16.lc_trk_g3_5 <X> T_14_16.wire_logic_cluster/lc_7/s_r
 (1 15)  (709 271)  (709 271)  routing T_14_16.lc_trk_g3_5 <X> T_14_16.wire_logic_cluster/lc_7/s_r
 (3 15)  (711 271)  (711 271)  routing T_14_16.sp12_h_l_22 <X> T_14_16.sp12_v_t_22
 (21 15)  (729 271)  (729 271)  routing T_14_16.sp4_r_v_b_47 <X> T_14_16.lc_trk_g3_7


LogicTile_15_16

 (15 0)  (777 256)  (777 256)  routing T_15_16.top_op_1 <X> T_15_16.lc_trk_g0_1
 (17 0)  (779 256)  (779 256)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (25 0)  (787 256)  (787 256)  routing T_15_16.wire_logic_cluster/lc_2/out <X> T_15_16.lc_trk_g0_2
 (18 1)  (780 257)  (780 257)  routing T_15_16.top_op_1 <X> T_15_16.lc_trk_g0_1
 (22 1)  (784 257)  (784 257)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (0 2)  (762 258)  (762 258)  routing T_15_16.lc_trk_g3_1 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (2 2)  (764 258)  (764 258)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (12 2)  (774 258)  (774 258)  routing T_15_16.sp4_v_b_2 <X> T_15_16.sp4_h_l_39
 (15 2)  (777 258)  (777 258)  routing T_15_16.top_op_5 <X> T_15_16.lc_trk_g0_5
 (17 2)  (779 258)  (779 258)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (22 2)  (784 258)  (784 258)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (785 258)  (785 258)  routing T_15_16.sp12_h_l_12 <X> T_15_16.lc_trk_g0_7
 (0 3)  (762 259)  (762 259)  routing T_15_16.lc_trk_g3_1 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (2 3)  (764 259)  (764 259)  routing T_15_16.lc_trk_g3_1 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (18 3)  (780 259)  (780 259)  routing T_15_16.top_op_5 <X> T_15_16.lc_trk_g0_5
 (17 4)  (779 260)  (779 260)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (29 4)  (791 260)  (791 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 260)  (792 260)  routing T_15_16.lc_trk_g0_7 <X> T_15_16.wire_logic_cluster/lc_2/in_1
 (31 4)  (793 260)  (793 260)  routing T_15_16.lc_trk_g0_5 <X> T_15_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 260)  (794 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (798 260)  (798 260)  LC_2 Logic Functioning bit
 (38 4)  (800 260)  (800 260)  LC_2 Logic Functioning bit
 (42 4)  (804 260)  (804 260)  LC_2 Logic Functioning bit
 (18 5)  (780 261)  (780 261)  routing T_15_16.sp4_r_v_b_25 <X> T_15_16.lc_trk_g1_1
 (26 5)  (788 261)  (788 261)  routing T_15_16.lc_trk_g2_2 <X> T_15_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 261)  (790 261)  routing T_15_16.lc_trk_g2_2 <X> T_15_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 261)  (791 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 261)  (792 261)  routing T_15_16.lc_trk_g0_7 <X> T_15_16.wire_logic_cluster/lc_2/in_1
 (32 5)  (794 261)  (794 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (796 261)  (796 261)  routing T_15_16.lc_trk_g1_1 <X> T_15_16.input_2_2
 (36 5)  (798 261)  (798 261)  LC_2 Logic Functioning bit
 (37 5)  (799 261)  (799 261)  LC_2 Logic Functioning bit
 (38 5)  (800 261)  (800 261)  LC_2 Logic Functioning bit
 (39 5)  (801 261)  (801 261)  LC_2 Logic Functioning bit
 (43 5)  (805 261)  (805 261)  LC_2 Logic Functioning bit
 (8 6)  (770 262)  (770 262)  routing T_15_16.sp4_v_t_47 <X> T_15_16.sp4_h_l_41
 (9 6)  (771 262)  (771 262)  routing T_15_16.sp4_v_t_47 <X> T_15_16.sp4_h_l_41
 (10 6)  (772 262)  (772 262)  routing T_15_16.sp4_v_t_47 <X> T_15_16.sp4_h_l_41
 (14 6)  (776 262)  (776 262)  routing T_15_16.sp12_h_l_3 <X> T_15_16.lc_trk_g1_4
 (25 6)  (787 262)  (787 262)  routing T_15_16.sp4_v_t_3 <X> T_15_16.lc_trk_g1_6
 (27 6)  (789 262)  (789 262)  routing T_15_16.lc_trk_g3_3 <X> T_15_16.wire_logic_cluster/lc_3/in_1
 (28 6)  (790 262)  (790 262)  routing T_15_16.lc_trk_g3_3 <X> T_15_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 262)  (791 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 262)  (794 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 262)  (795 262)  routing T_15_16.lc_trk_g2_2 <X> T_15_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 262)  (798 262)  LC_3 Logic Functioning bit
 (38 6)  (800 262)  (800 262)  LC_3 Logic Functioning bit
 (39 6)  (801 262)  (801 262)  LC_3 Logic Functioning bit
 (43 6)  (805 262)  (805 262)  LC_3 Logic Functioning bit
 (14 7)  (776 263)  (776 263)  routing T_15_16.sp12_h_l_3 <X> T_15_16.lc_trk_g1_4
 (15 7)  (777 263)  (777 263)  routing T_15_16.sp12_h_l_3 <X> T_15_16.lc_trk_g1_4
 (17 7)  (779 263)  (779 263)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (22 7)  (784 263)  (784 263)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (785 263)  (785 263)  routing T_15_16.sp4_v_t_3 <X> T_15_16.lc_trk_g1_6
 (25 7)  (787 263)  (787 263)  routing T_15_16.sp4_v_t_3 <X> T_15_16.lc_trk_g1_6
 (29 7)  (791 263)  (791 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 263)  (792 263)  routing T_15_16.lc_trk_g3_3 <X> T_15_16.wire_logic_cluster/lc_3/in_1
 (31 7)  (793 263)  (793 263)  routing T_15_16.lc_trk_g2_2 <X> T_15_16.wire_logic_cluster/lc_3/in_3
 (32 7)  (794 263)  (794 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (795 263)  (795 263)  routing T_15_16.lc_trk_g3_0 <X> T_15_16.input_2_3
 (34 7)  (796 263)  (796 263)  routing T_15_16.lc_trk_g3_0 <X> T_15_16.input_2_3
 (37 7)  (799 263)  (799 263)  LC_3 Logic Functioning bit
 (38 7)  (800 263)  (800 263)  LC_3 Logic Functioning bit
 (39 7)  (801 263)  (801 263)  LC_3 Logic Functioning bit
 (43 7)  (805 263)  (805 263)  LC_3 Logic Functioning bit
 (17 8)  (779 264)  (779 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (26 8)  (788 264)  (788 264)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.wire_logic_cluster/lc_4/in_0
 (27 8)  (789 264)  (789 264)  routing T_15_16.lc_trk_g1_6 <X> T_15_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 264)  (791 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 264)  (792 264)  routing T_15_16.lc_trk_g1_6 <X> T_15_16.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 264)  (794 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 264)  (795 264)  routing T_15_16.lc_trk_g3_0 <X> T_15_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (796 264)  (796 264)  routing T_15_16.lc_trk_g3_0 <X> T_15_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 264)  (798 264)  LC_4 Logic Functioning bit
 (37 8)  (799 264)  (799 264)  LC_4 Logic Functioning bit
 (41 8)  (803 264)  (803 264)  LC_4 Logic Functioning bit
 (43 8)  (805 264)  (805 264)  LC_4 Logic Functioning bit
 (45 8)  (807 264)  (807 264)  LC_4 Logic Functioning bit
 (46 8)  (808 264)  (808 264)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (50 8)  (812 264)  (812 264)  Cascade bit: LH_LC04_inmux02_5

 (18 9)  (780 265)  (780 265)  routing T_15_16.sp4_r_v_b_33 <X> T_15_16.lc_trk_g2_1
 (22 9)  (784 265)  (784 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (785 265)  (785 265)  routing T_15_16.sp4_h_l_15 <X> T_15_16.lc_trk_g2_2
 (24 9)  (786 265)  (786 265)  routing T_15_16.sp4_h_l_15 <X> T_15_16.lc_trk_g2_2
 (25 9)  (787 265)  (787 265)  routing T_15_16.sp4_h_l_15 <X> T_15_16.lc_trk_g2_2
 (26 9)  (788 265)  (788 265)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 265)  (790 265)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 265)  (791 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (792 265)  (792 265)  routing T_15_16.lc_trk_g1_6 <X> T_15_16.wire_logic_cluster/lc_4/in_1
 (36 9)  (798 265)  (798 265)  LC_4 Logic Functioning bit
 (37 9)  (799 265)  (799 265)  LC_4 Logic Functioning bit
 (40 9)  (802 265)  (802 265)  LC_4 Logic Functioning bit
 (43 9)  (805 265)  (805 265)  LC_4 Logic Functioning bit
 (22 10)  (784 266)  (784 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (25 10)  (787 266)  (787 266)  routing T_15_16.sp4_v_b_30 <X> T_15_16.lc_trk_g2_6
 (26 10)  (788 266)  (788 266)  routing T_15_16.lc_trk_g1_4 <X> T_15_16.wire_logic_cluster/lc_5/in_0
 (28 10)  (790 266)  (790 266)  routing T_15_16.lc_trk_g2_2 <X> T_15_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 266)  (791 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (793 266)  (793 266)  routing T_15_16.lc_trk_g3_7 <X> T_15_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 266)  (794 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 266)  (795 266)  routing T_15_16.lc_trk_g3_7 <X> T_15_16.wire_logic_cluster/lc_5/in_3
 (34 10)  (796 266)  (796 266)  routing T_15_16.lc_trk_g3_7 <X> T_15_16.wire_logic_cluster/lc_5/in_3
 (35 10)  (797 266)  (797 266)  routing T_15_16.lc_trk_g2_7 <X> T_15_16.input_2_5
 (36 10)  (798 266)  (798 266)  LC_5 Logic Functioning bit
 (37 10)  (799 266)  (799 266)  LC_5 Logic Functioning bit
 (39 10)  (801 266)  (801 266)  LC_5 Logic Functioning bit
 (41 10)  (803 266)  (803 266)  LC_5 Logic Functioning bit
 (43 10)  (805 266)  (805 266)  LC_5 Logic Functioning bit
 (22 11)  (784 267)  (784 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (785 267)  (785 267)  routing T_15_16.sp4_v_b_30 <X> T_15_16.lc_trk_g2_6
 (27 11)  (789 267)  (789 267)  routing T_15_16.lc_trk_g1_4 <X> T_15_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 267)  (791 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 267)  (792 267)  routing T_15_16.lc_trk_g2_2 <X> T_15_16.wire_logic_cluster/lc_5/in_1
 (31 11)  (793 267)  (793 267)  routing T_15_16.lc_trk_g3_7 <X> T_15_16.wire_logic_cluster/lc_5/in_3
 (32 11)  (794 267)  (794 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (795 267)  (795 267)  routing T_15_16.lc_trk_g2_7 <X> T_15_16.input_2_5
 (35 11)  (797 267)  (797 267)  routing T_15_16.lc_trk_g2_7 <X> T_15_16.input_2_5
 (36 11)  (798 267)  (798 267)  LC_5 Logic Functioning bit
 (37 11)  (799 267)  (799 267)  LC_5 Logic Functioning bit
 (39 11)  (801 267)  (801 267)  LC_5 Logic Functioning bit
 (17 12)  (779 268)  (779 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (21 12)  (783 268)  (783 268)  routing T_15_16.sp12_v_t_0 <X> T_15_16.lc_trk_g3_3
 (22 12)  (784 268)  (784 268)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (786 268)  (786 268)  routing T_15_16.sp12_v_t_0 <X> T_15_16.lc_trk_g3_3
 (27 12)  (789 268)  (789 268)  routing T_15_16.lc_trk_g3_4 <X> T_15_16.wire_logic_cluster/lc_6/in_1
 (28 12)  (790 268)  (790 268)  routing T_15_16.lc_trk_g3_4 <X> T_15_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 268)  (791 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 268)  (792 268)  routing T_15_16.lc_trk_g3_4 <X> T_15_16.wire_logic_cluster/lc_6/in_1
 (32 12)  (794 268)  (794 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 268)  (795 268)  routing T_15_16.lc_trk_g2_1 <X> T_15_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 268)  (798 268)  LC_6 Logic Functioning bit
 (37 12)  (799 268)  (799 268)  LC_6 Logic Functioning bit
 (43 12)  (805 268)  (805 268)  LC_6 Logic Functioning bit
 (50 12)  (812 268)  (812 268)  Cascade bit: LH_LC06_inmux02_5

 (15 13)  (777 269)  (777 269)  routing T_15_16.sp4_v_t_29 <X> T_15_16.lc_trk_g3_0
 (16 13)  (778 269)  (778 269)  routing T_15_16.sp4_v_t_29 <X> T_15_16.lc_trk_g3_0
 (17 13)  (779 269)  (779 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (18 13)  (780 269)  (780 269)  routing T_15_16.sp4_r_v_b_41 <X> T_15_16.lc_trk_g3_1
 (21 13)  (783 269)  (783 269)  routing T_15_16.sp12_v_t_0 <X> T_15_16.lc_trk_g3_3
 (26 13)  (788 269)  (788 269)  routing T_15_16.lc_trk_g2_2 <X> T_15_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 269)  (790 269)  routing T_15_16.lc_trk_g2_2 <X> T_15_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 269)  (791 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (36 13)  (798 269)  (798 269)  LC_6 Logic Functioning bit
 (37 13)  (799 269)  (799 269)  LC_6 Logic Functioning bit
 (38 13)  (800 269)  (800 269)  LC_6 Logic Functioning bit
 (41 13)  (803 269)  (803 269)  LC_6 Logic Functioning bit
 (42 13)  (804 269)  (804 269)  LC_6 Logic Functioning bit
 (14 14)  (776 270)  (776 270)  routing T_15_16.sp4_h_r_44 <X> T_15_16.lc_trk_g3_4
 (22 14)  (784 270)  (784 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (785 270)  (785 270)  routing T_15_16.sp4_v_b_47 <X> T_15_16.lc_trk_g3_7
 (24 14)  (786 270)  (786 270)  routing T_15_16.sp4_v_b_47 <X> T_15_16.lc_trk_g3_7
 (32 14)  (794 270)  (794 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (798 270)  (798 270)  LC_7 Logic Functioning bit
 (37 14)  (799 270)  (799 270)  LC_7 Logic Functioning bit
 (38 14)  (800 270)  (800 270)  LC_7 Logic Functioning bit
 (42 14)  (804 270)  (804 270)  LC_7 Logic Functioning bit
 (45 14)  (807 270)  (807 270)  LC_7 Logic Functioning bit
 (47 14)  (809 270)  (809 270)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (50 14)  (812 270)  (812 270)  Cascade bit: LH_LC07_inmux02_5

 (14 15)  (776 271)  (776 271)  routing T_15_16.sp4_h_r_44 <X> T_15_16.lc_trk_g3_4
 (15 15)  (777 271)  (777 271)  routing T_15_16.sp4_h_r_44 <X> T_15_16.lc_trk_g3_4
 (16 15)  (778 271)  (778 271)  routing T_15_16.sp4_h_r_44 <X> T_15_16.lc_trk_g3_4
 (17 15)  (779 271)  (779 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (27 15)  (789 271)  (789 271)  routing T_15_16.lc_trk_g3_0 <X> T_15_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 271)  (790 271)  routing T_15_16.lc_trk_g3_0 <X> T_15_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 271)  (791 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (793 271)  (793 271)  routing T_15_16.lc_trk_g0_2 <X> T_15_16.wire_logic_cluster/lc_7/in_3
 (36 15)  (798 271)  (798 271)  LC_7 Logic Functioning bit
 (37 15)  (799 271)  (799 271)  LC_7 Logic Functioning bit
 (39 15)  (801 271)  (801 271)  LC_7 Logic Functioning bit
 (43 15)  (805 271)  (805 271)  LC_7 Logic Functioning bit


LogicTile_16_16

 (19 8)  (835 264)  (835 264)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (19 10)  (835 266)  (835 266)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (3 13)  (819 269)  (819 269)  routing T_16_16.sp12_h_l_22 <X> T_16_16.sp12_h_r_1


LogicTile_17_16

 (9 2)  (883 258)  (883 258)  routing T_17_16.sp4_v_b_1 <X> T_17_16.sp4_h_l_36
 (8 10)  (882 266)  (882 266)  routing T_17_16.sp4_v_t_36 <X> T_17_16.sp4_h_l_42
 (9 10)  (883 266)  (883 266)  routing T_17_16.sp4_v_t_36 <X> T_17_16.sp4_h_l_42
 (10 10)  (884 266)  (884 266)  routing T_17_16.sp4_v_t_36 <X> T_17_16.sp4_h_l_42
 (19 10)  (893 266)  (893 266)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_19_16

 (17 1)  (999 257)  (999 257)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (0 2)  (982 258)  (982 258)  routing T_19_16.lc_trk_g3_1 <X> T_19_16.wire_logic_cluster/lc_7/clk
 (2 2)  (984 258)  (984 258)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (0 3)  (982 259)  (982 259)  routing T_19_16.lc_trk_g3_1 <X> T_19_16.wire_logic_cluster/lc_7/clk
 (2 3)  (984 259)  (984 259)  routing T_19_16.lc_trk_g3_1 <X> T_19_16.wire_logic_cluster/lc_7/clk
 (15 4)  (997 260)  (997 260)  routing T_19_16.bot_op_1 <X> T_19_16.lc_trk_g1_1
 (17 4)  (999 260)  (999 260)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (21 4)  (1003 260)  (1003 260)  routing T_19_16.sp4_h_r_11 <X> T_19_16.lc_trk_g1_3
 (22 4)  (1004 260)  (1004 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (1005 260)  (1005 260)  routing T_19_16.sp4_h_r_11 <X> T_19_16.lc_trk_g1_3
 (24 4)  (1006 260)  (1006 260)  routing T_19_16.sp4_h_r_11 <X> T_19_16.lc_trk_g1_3
 (14 7)  (996 263)  (996 263)  routing T_19_16.sp4_r_v_b_28 <X> T_19_16.lc_trk_g1_4
 (17 7)  (999 263)  (999 263)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (28 8)  (1010 264)  (1010 264)  routing T_19_16.lc_trk_g2_5 <X> T_19_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 264)  (1011 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (1012 264)  (1012 264)  routing T_19_16.lc_trk_g2_5 <X> T_19_16.wire_logic_cluster/lc_4/in_1
 (31 8)  (1013 264)  (1013 264)  routing T_19_16.lc_trk_g1_4 <X> T_19_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (1014 264)  (1014 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (1016 264)  (1016 264)  routing T_19_16.lc_trk_g1_4 <X> T_19_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (1018 264)  (1018 264)  LC_4 Logic Functioning bit
 (38 8)  (1020 264)  (1020 264)  LC_4 Logic Functioning bit
 (41 8)  (1023 264)  (1023 264)  LC_4 Logic Functioning bit
 (42 8)  (1024 264)  (1024 264)  LC_4 Logic Functioning bit
 (43 8)  (1025 264)  (1025 264)  LC_4 Logic Functioning bit
 (29 9)  (1011 265)  (1011 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (32 9)  (1014 265)  (1014 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (1016 265)  (1016 265)  routing T_19_16.lc_trk_g1_3 <X> T_19_16.input_2_4
 (35 9)  (1017 265)  (1017 265)  routing T_19_16.lc_trk_g1_3 <X> T_19_16.input_2_4
 (36 9)  (1018 265)  (1018 265)  LC_4 Logic Functioning bit
 (38 9)  (1020 265)  (1020 265)  LC_4 Logic Functioning bit
 (42 9)  (1024 265)  (1024 265)  LC_4 Logic Functioning bit
 (15 10)  (997 266)  (997 266)  routing T_19_16.sp4_v_t_32 <X> T_19_16.lc_trk_g2_5
 (16 10)  (998 266)  (998 266)  routing T_19_16.sp4_v_t_32 <X> T_19_16.lc_trk_g2_5
 (17 10)  (999 266)  (999 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (25 10)  (1007 266)  (1007 266)  routing T_19_16.sp4_v_b_38 <X> T_19_16.lc_trk_g2_6
 (28 10)  (1010 266)  (1010 266)  routing T_19_16.lc_trk_g2_6 <X> T_19_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 266)  (1011 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 266)  (1012 266)  routing T_19_16.lc_trk_g2_6 <X> T_19_16.wire_logic_cluster/lc_5/in_1
 (32 10)  (1014 266)  (1014 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (1016 266)  (1016 266)  routing T_19_16.lc_trk_g1_1 <X> T_19_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 266)  (1018 266)  LC_5 Logic Functioning bit
 (37 10)  (1019 266)  (1019 266)  LC_5 Logic Functioning bit
 (39 10)  (1021 266)  (1021 266)  LC_5 Logic Functioning bit
 (43 10)  (1025 266)  (1025 266)  LC_5 Logic Functioning bit
 (45 10)  (1027 266)  (1027 266)  LC_5 Logic Functioning bit
 (48 10)  (1030 266)  (1030 266)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (50 10)  (1032 266)  (1032 266)  Cascade bit: LH_LC05_inmux02_5

 (22 11)  (1004 267)  (1004 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (1005 267)  (1005 267)  routing T_19_16.sp4_v_b_38 <X> T_19_16.lc_trk_g2_6
 (25 11)  (1007 267)  (1007 267)  routing T_19_16.sp4_v_b_38 <X> T_19_16.lc_trk_g2_6
 (30 11)  (1012 267)  (1012 267)  routing T_19_16.lc_trk_g2_6 <X> T_19_16.wire_logic_cluster/lc_5/in_1
 (36 11)  (1018 267)  (1018 267)  LC_5 Logic Functioning bit
 (37 11)  (1019 267)  (1019 267)  LC_5 Logic Functioning bit
 (39 11)  (1021 267)  (1021 267)  LC_5 Logic Functioning bit
 (43 11)  (1025 267)  (1025 267)  LC_5 Logic Functioning bit
 (15 12)  (997 268)  (997 268)  routing T_19_16.sp4_v_t_28 <X> T_19_16.lc_trk_g3_1
 (16 12)  (998 268)  (998 268)  routing T_19_16.sp4_v_t_28 <X> T_19_16.lc_trk_g3_1
 (17 12)  (999 268)  (999 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1


LogicTile_23_16

 (3 7)  (1201 263)  (1201 263)  routing T_23_16.sp12_h_l_23 <X> T_23_16.sp12_v_t_23
 (13 15)  (1211 271)  (1211 271)  routing T_23_16.sp4_v_b_6 <X> T_23_16.sp4_h_l_46


RAM_Tile_25_16

 (7 0)  (1313 256)  (1313 256)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 257)  (1313 257)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 258)  (1306 258)  routing T_25_16.glb_netwk_3 <X> T_25_16.wire_bram/ram/WCLK
 (2 2)  (1308 258)  (1308 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (3 2)  (1309 258)  (1309 258)  routing T_25_16.sp12_h_r_0 <X> T_25_16.sp12_h_l_23
 (7 2)  (1313 258)  (1313 258)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (1306 259)  (1306 259)  routing T_25_16.glb_netwk_3 <X> T_25_16.wire_bram/ram/WCLK
 (3 3)  (1309 259)  (1309 259)  routing T_25_16.sp12_h_r_0 <X> T_25_16.sp12_h_l_23
 (7 3)  (1313 259)  (1313 259)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (1313 260)  (1313 260)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_5

 (7 5)  (1313 261)  (1313 261)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_4

 (7 6)  (1313 262)  (1313 262)  Cascade buffer Enable bit: MEMT_LC01_inmux00_bram_cbit_7

 (7 7)  (1313 263)  (1313 263)  Cascade bit: MEMT_LC01_inmux00_bram_cbit_6

 (28 8)  (1334 264)  (1334 264)  routing T_25_16.lc_trk_g2_5 <X> T_25_16.wire_bram/ram/WDATA_3
 (29 8)  (1335 264)  (1335 264)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_5 wire_bram/ram/WDATA_3
 (30 8)  (1336 264)  (1336 264)  routing T_25_16.lc_trk_g2_5 <X> T_25_16.wire_bram/ram/WDATA_3
 (37 8)  (1343 264)  (1343 264)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_3 sp12_h_r_0
 (17 10)  (1323 266)  (1323 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (18 11)  (1324 267)  (1324 267)  routing T_25_16.sp4_r_v_b_37 <X> T_25_16.lc_trk_g2_5
 (0 14)  (1306 270)  (1306 270)  routing T_25_16.lc_trk_g3_5 <X> T_25_16.wire_bram/ram/WE
 (1 14)  (1307 270)  (1307 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (16 14)  (1322 270)  (1322 270)  routing T_25_16.sp4_v_b_37 <X> T_25_16.lc_trk_g3_5
 (17 14)  (1323 270)  (1323 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (1324 270)  (1324 270)  routing T_25_16.sp4_v_b_37 <X> T_25_16.lc_trk_g3_5
 (0 15)  (1306 271)  (1306 271)  routing T_25_16.lc_trk_g3_5 <X> T_25_16.wire_bram/ram/WE
 (1 15)  (1307 271)  (1307 271)  routing T_25_16.lc_trk_g3_5 <X> T_25_16.wire_bram/ram/WE
 (18 15)  (1324 271)  (1324 271)  routing T_25_16.sp4_v_b_37 <X> T_25_16.lc_trk_g3_5


LogicTile_28_16

 (3 15)  (1459 271)  (1459 271)  routing T_28_16.sp12_h_l_22 <X> T_28_16.sp12_v_t_22


IO_Tile_0_15

 (11 2)  (6 242)  (6 242)  routing T_0_15.span4_horz_7 <X> T_0_15.span4_vert_t_13
 (12 2)  (5 242)  (5 242)  routing T_0_15.span4_horz_7 <X> T_0_15.span4_vert_t_13


LogicTile_4_15

 (8 1)  (188 241)  (188 241)  routing T_4_15.sp4_h_r_1 <X> T_4_15.sp4_v_b_1
 (9 10)  (189 250)  (189 250)  routing T_4_15.sp4_h_r_4 <X> T_4_15.sp4_h_l_42
 (10 10)  (190 250)  (190 250)  routing T_4_15.sp4_h_r_4 <X> T_4_15.sp4_h_l_42


LogicTile_5_15

 (19 13)  (253 253)  (253 253)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_7_15

 (8 15)  (350 255)  (350 255)  routing T_7_15.sp4_h_r_4 <X> T_7_15.sp4_v_t_47
 (9 15)  (351 255)  (351 255)  routing T_7_15.sp4_h_r_4 <X> T_7_15.sp4_v_t_47
 (10 15)  (352 255)  (352 255)  routing T_7_15.sp4_h_r_4 <X> T_7_15.sp4_v_t_47


RAM_Tile_8_15

 (7 1)  (403 241)  (403 241)  Ram config bit: MEMB_Power_Up_Control

 (16 1)  (412 241)  (412 241)  routing T_8_15.sp12_h_r_8 <X> T_8_15.lc_trk_g0_0
 (17 1)  (413 241)  (413 241)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (2 2)  (398 242)  (398 242)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_bram/ram/RCLK
 (15 2)  (411 242)  (411 242)  routing T_8_15.sp4_h_r_5 <X> T_8_15.lc_trk_g0_5
 (16 2)  (412 242)  (412 242)  routing T_8_15.sp4_h_r_5 <X> T_8_15.lc_trk_g0_5
 (17 2)  (413 242)  (413 242)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (2 3)  (398 243)  (398 243)  routing T_8_15.lc_trk_g0_0 <X> T_8_15.wire_bram/ram/RCLK
 (18 3)  (414 243)  (414 243)  routing T_8_15.sp4_h_r_5 <X> T_8_15.lc_trk_g0_5
 (8 6)  (404 246)  (404 246)  routing T_8_15.sp4_h_r_8 <X> T_8_15.sp4_h_l_41
 (10 6)  (406 246)  (406 246)  routing T_8_15.sp4_h_r_8 <X> T_8_15.sp4_h_l_41
 (29 8)  (425 248)  (425 248)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_5 wire_bram/ram/WDATA_11
 (30 8)  (426 248)  (426 248)  routing T_8_15.lc_trk_g0_5 <X> T_8_15.wire_bram/ram/WDATA_11
 (41 8)  (437 248)  (437 248)  Enable bit of Mux _out_links/OutMuxb_4 => wire_bram/ram/RDATA_11 sp4_r_v_b_41
 (14 10)  (410 250)  (410 250)  routing T_8_15.sp4_h_r_44 <X> T_8_15.lc_trk_g2_4
 (14 11)  (410 251)  (410 251)  routing T_8_15.sp4_h_r_44 <X> T_8_15.lc_trk_g2_4
 (15 11)  (411 251)  (411 251)  routing T_8_15.sp4_h_r_44 <X> T_8_15.lc_trk_g2_4
 (16 11)  (412 251)  (412 251)  routing T_8_15.sp4_h_r_44 <X> T_8_15.lc_trk_g2_4
 (17 11)  (413 251)  (413 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (0 14)  (396 254)  (396 254)  routing T_8_15.lc_trk_g2_4 <X> T_8_15.wire_bram/ram/RE
 (1 14)  (397 254)  (397 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (11 14)  (407 254)  (407 254)  routing T_8_15.sp4_h_r_5 <X> T_8_15.sp4_v_t_46
 (13 14)  (409 254)  (409 254)  routing T_8_15.sp4_h_r_5 <X> T_8_15.sp4_v_t_46
 (1 15)  (397 255)  (397 255)  routing T_8_15.lc_trk_g2_4 <X> T_8_15.wire_bram/ram/RE
 (8 15)  (404 255)  (404 255)  routing T_8_15.sp4_v_b_7 <X> T_8_15.sp4_v_t_47
 (10 15)  (406 255)  (406 255)  routing T_8_15.sp4_v_b_7 <X> T_8_15.sp4_v_t_47
 (12 15)  (408 255)  (408 255)  routing T_8_15.sp4_h_r_5 <X> T_8_15.sp4_v_t_46


LogicTile_9_15

 (25 0)  (463 240)  (463 240)  routing T_9_15.wire_logic_cluster/lc_2/out <X> T_9_15.lc_trk_g0_2
 (22 1)  (460 241)  (460 241)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (2 2)  (440 242)  (440 242)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (14 2)  (452 242)  (452 242)  routing T_9_15.sp4_v_b_4 <X> T_9_15.lc_trk_g0_4
 (32 2)  (470 242)  (470 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (474 242)  (474 242)  LC_1 Logic Functioning bit
 (37 2)  (475 242)  (475 242)  LC_1 Logic Functioning bit
 (38 2)  (476 242)  (476 242)  LC_1 Logic Functioning bit
 (39 2)  (477 242)  (477 242)  LC_1 Logic Functioning bit
 (45 2)  (483 242)  (483 242)  LC_1 Logic Functioning bit
 (0 3)  (438 243)  (438 243)  routing T_9_15.lc_trk_g1_1 <X> T_9_15.wire_logic_cluster/lc_7/clk
 (2 3)  (440 243)  (440 243)  routing T_9_15.lc_trk_g1_1 <X> T_9_15.wire_logic_cluster/lc_7/clk
 (16 3)  (454 243)  (454 243)  routing T_9_15.sp4_v_b_4 <X> T_9_15.lc_trk_g0_4
 (17 3)  (455 243)  (455 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (31 3)  (469 243)  (469 243)  routing T_9_15.lc_trk_g0_2 <X> T_9_15.wire_logic_cluster/lc_1/in_3
 (36 3)  (474 243)  (474 243)  LC_1 Logic Functioning bit
 (37 3)  (475 243)  (475 243)  LC_1 Logic Functioning bit
 (38 3)  (476 243)  (476 243)  LC_1 Logic Functioning bit
 (39 3)  (477 243)  (477 243)  LC_1 Logic Functioning bit
 (44 3)  (482 243)  (482 243)  LC_1 Logic Functioning bit
 (1 4)  (439 244)  (439 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (11 4)  (449 244)  (449 244)  routing T_9_15.sp4_v_t_44 <X> T_9_15.sp4_v_b_5
 (13 4)  (451 244)  (451 244)  routing T_9_15.sp4_v_t_44 <X> T_9_15.sp4_v_b_5
 (15 4)  (453 244)  (453 244)  routing T_9_15.sp4_h_r_9 <X> T_9_15.lc_trk_g1_1
 (16 4)  (454 244)  (454 244)  routing T_9_15.sp4_h_r_9 <X> T_9_15.lc_trk_g1_1
 (17 4)  (455 244)  (455 244)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (456 244)  (456 244)  routing T_9_15.sp4_h_r_9 <X> T_9_15.lc_trk_g1_1
 (21 4)  (459 244)  (459 244)  routing T_9_15.sp12_h_r_3 <X> T_9_15.lc_trk_g1_3
 (22 4)  (460 244)  (460 244)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (462 244)  (462 244)  routing T_9_15.sp12_h_r_3 <X> T_9_15.lc_trk_g1_3
 (32 4)  (470 244)  (470 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 244)  (471 244)  routing T_9_15.lc_trk_g3_0 <X> T_9_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (472 244)  (472 244)  routing T_9_15.lc_trk_g3_0 <X> T_9_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (474 244)  (474 244)  LC_2 Logic Functioning bit
 (37 4)  (475 244)  (475 244)  LC_2 Logic Functioning bit
 (38 4)  (476 244)  (476 244)  LC_2 Logic Functioning bit
 (39 4)  (477 244)  (477 244)  LC_2 Logic Functioning bit
 (45 4)  (483 244)  (483 244)  LC_2 Logic Functioning bit
 (0 5)  (438 245)  (438 245)  routing T_9_15.lc_trk_g1_3 <X> T_9_15.wire_logic_cluster/lc_7/cen
 (1 5)  (439 245)  (439 245)  routing T_9_15.lc_trk_g1_3 <X> T_9_15.wire_logic_cluster/lc_7/cen
 (9 5)  (447 245)  (447 245)  routing T_9_15.sp4_v_t_45 <X> T_9_15.sp4_v_b_4
 (10 5)  (448 245)  (448 245)  routing T_9_15.sp4_v_t_45 <X> T_9_15.sp4_v_b_4
 (21 5)  (459 245)  (459 245)  routing T_9_15.sp12_h_r_3 <X> T_9_15.lc_trk_g1_3
 (36 5)  (474 245)  (474 245)  LC_2 Logic Functioning bit
 (37 5)  (475 245)  (475 245)  LC_2 Logic Functioning bit
 (38 5)  (476 245)  (476 245)  LC_2 Logic Functioning bit
 (39 5)  (477 245)  (477 245)  LC_2 Logic Functioning bit
 (13 6)  (451 246)  (451 246)  routing T_9_15.sp4_h_r_5 <X> T_9_15.sp4_v_t_40
 (31 6)  (469 246)  (469 246)  routing T_9_15.lc_trk_g2_6 <X> T_9_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (470 246)  (470 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (471 246)  (471 246)  routing T_9_15.lc_trk_g2_6 <X> T_9_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (474 246)  (474 246)  LC_3 Logic Functioning bit
 (37 6)  (475 246)  (475 246)  LC_3 Logic Functioning bit
 (38 6)  (476 246)  (476 246)  LC_3 Logic Functioning bit
 (39 6)  (477 246)  (477 246)  LC_3 Logic Functioning bit
 (45 6)  (483 246)  (483 246)  LC_3 Logic Functioning bit
 (12 7)  (450 247)  (450 247)  routing T_9_15.sp4_h_r_5 <X> T_9_15.sp4_v_t_40
 (31 7)  (469 247)  (469 247)  routing T_9_15.lc_trk_g2_6 <X> T_9_15.wire_logic_cluster/lc_3/in_3
 (36 7)  (474 247)  (474 247)  LC_3 Logic Functioning bit
 (37 7)  (475 247)  (475 247)  LC_3 Logic Functioning bit
 (38 7)  (476 247)  (476 247)  LC_3 Logic Functioning bit
 (39 7)  (477 247)  (477 247)  LC_3 Logic Functioning bit
 (44 7)  (482 247)  (482 247)  LC_3 Logic Functioning bit
 (25 10)  (463 250)  (463 250)  routing T_9_15.rgt_op_6 <X> T_9_15.lc_trk_g2_6
 (32 10)  (470 250)  (470 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 250)  (471 250)  routing T_9_15.lc_trk_g3_1 <X> T_9_15.wire_logic_cluster/lc_5/in_3
 (34 10)  (472 250)  (472 250)  routing T_9_15.lc_trk_g3_1 <X> T_9_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (474 250)  (474 250)  LC_5 Logic Functioning bit
 (37 10)  (475 250)  (475 250)  LC_5 Logic Functioning bit
 (38 10)  (476 250)  (476 250)  LC_5 Logic Functioning bit
 (39 10)  (477 250)  (477 250)  LC_5 Logic Functioning bit
 (45 10)  (483 250)  (483 250)  LC_5 Logic Functioning bit
 (9 11)  (447 251)  (447 251)  routing T_9_15.sp4_v_b_7 <X> T_9_15.sp4_v_t_42
 (22 11)  (460 251)  (460 251)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (462 251)  (462 251)  routing T_9_15.rgt_op_6 <X> T_9_15.lc_trk_g2_6
 (36 11)  (474 251)  (474 251)  LC_5 Logic Functioning bit
 (37 11)  (475 251)  (475 251)  LC_5 Logic Functioning bit
 (38 11)  (476 251)  (476 251)  LC_5 Logic Functioning bit
 (39 11)  (477 251)  (477 251)  LC_5 Logic Functioning bit
 (44 11)  (482 251)  (482 251)  LC_5 Logic Functioning bit
 (14 12)  (452 252)  (452 252)  routing T_9_15.sp4_h_l_21 <X> T_9_15.lc_trk_g3_0
 (17 12)  (455 252)  (455 252)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (456 252)  (456 252)  routing T_9_15.wire_logic_cluster/lc_1/out <X> T_9_15.lc_trk_g3_1
 (15 13)  (453 253)  (453 253)  routing T_9_15.sp4_h_l_21 <X> T_9_15.lc_trk_g3_0
 (16 13)  (454 253)  (454 253)  routing T_9_15.sp4_h_l_21 <X> T_9_15.lc_trk_g3_0
 (17 13)  (455 253)  (455 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (1 14)  (439 254)  (439 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (5 14)  (443 254)  (443 254)  routing T_9_15.sp4_v_t_44 <X> T_9_15.sp4_h_l_44
 (1 15)  (439 255)  (439 255)  routing T_9_15.lc_trk_g0_4 <X> T_9_15.wire_logic_cluster/lc_7/s_r
 (6 15)  (444 255)  (444 255)  routing T_9_15.sp4_v_t_44 <X> T_9_15.sp4_h_l_44


LogicTile_10_15

 (15 0)  (507 240)  (507 240)  routing T_10_15.bot_op_1 <X> T_10_15.lc_trk_g0_1
 (17 0)  (509 240)  (509 240)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (25 0)  (517 240)  (517 240)  routing T_10_15.sp4_h_r_10 <X> T_10_15.lc_trk_g0_2
 (31 0)  (523 240)  (523 240)  routing T_10_15.lc_trk_g2_7 <X> T_10_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 240)  (524 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 240)  (525 240)  routing T_10_15.lc_trk_g2_7 <X> T_10_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (528 240)  (528 240)  LC_0 Logic Functioning bit
 (37 0)  (529 240)  (529 240)  LC_0 Logic Functioning bit
 (38 0)  (530 240)  (530 240)  LC_0 Logic Functioning bit
 (39 0)  (531 240)  (531 240)  LC_0 Logic Functioning bit
 (45 0)  (537 240)  (537 240)  LC_0 Logic Functioning bit
 (22 1)  (514 241)  (514 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (515 241)  (515 241)  routing T_10_15.sp4_h_r_10 <X> T_10_15.lc_trk_g0_2
 (24 1)  (516 241)  (516 241)  routing T_10_15.sp4_h_r_10 <X> T_10_15.lc_trk_g0_2
 (31 1)  (523 241)  (523 241)  routing T_10_15.lc_trk_g2_7 <X> T_10_15.wire_logic_cluster/lc_0/in_3
 (36 1)  (528 241)  (528 241)  LC_0 Logic Functioning bit
 (37 1)  (529 241)  (529 241)  LC_0 Logic Functioning bit
 (38 1)  (530 241)  (530 241)  LC_0 Logic Functioning bit
 (39 1)  (531 241)  (531 241)  LC_0 Logic Functioning bit
 (44 1)  (536 241)  (536 241)  LC_0 Logic Functioning bit
 (2 2)  (494 242)  (494 242)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (11 2)  (503 242)  (503 242)  routing T_10_15.sp4_h_r_8 <X> T_10_15.sp4_v_t_39
 (13 2)  (505 242)  (505 242)  routing T_10_15.sp4_h_r_8 <X> T_10_15.sp4_v_t_39
 (21 2)  (513 242)  (513 242)  routing T_10_15.wire_logic_cluster/lc_7/out <X> T_10_15.lc_trk_g0_7
 (22 2)  (514 242)  (514 242)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (31 2)  (523 242)  (523 242)  routing T_10_15.lc_trk_g3_5 <X> T_10_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 242)  (524 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 242)  (525 242)  routing T_10_15.lc_trk_g3_5 <X> T_10_15.wire_logic_cluster/lc_1/in_3
 (34 2)  (526 242)  (526 242)  routing T_10_15.lc_trk_g3_5 <X> T_10_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 242)  (528 242)  LC_1 Logic Functioning bit
 (37 2)  (529 242)  (529 242)  LC_1 Logic Functioning bit
 (38 2)  (530 242)  (530 242)  LC_1 Logic Functioning bit
 (39 2)  (531 242)  (531 242)  LC_1 Logic Functioning bit
 (45 2)  (537 242)  (537 242)  LC_1 Logic Functioning bit
 (0 3)  (492 243)  (492 243)  routing T_10_15.lc_trk_g1_1 <X> T_10_15.wire_logic_cluster/lc_7/clk
 (2 3)  (494 243)  (494 243)  routing T_10_15.lc_trk_g1_1 <X> T_10_15.wire_logic_cluster/lc_7/clk
 (6 3)  (498 243)  (498 243)  routing T_10_15.sp4_h_r_0 <X> T_10_15.sp4_h_l_37
 (12 3)  (504 243)  (504 243)  routing T_10_15.sp4_h_r_8 <X> T_10_15.sp4_v_t_39
 (36 3)  (528 243)  (528 243)  LC_1 Logic Functioning bit
 (37 3)  (529 243)  (529 243)  LC_1 Logic Functioning bit
 (38 3)  (530 243)  (530 243)  LC_1 Logic Functioning bit
 (39 3)  (531 243)  (531 243)  LC_1 Logic Functioning bit
 (44 3)  (536 243)  (536 243)  LC_1 Logic Functioning bit
 (1 4)  (493 244)  (493 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (9 4)  (501 244)  (501 244)  routing T_10_15.sp4_v_t_41 <X> T_10_15.sp4_h_r_4
 (14 4)  (506 244)  (506 244)  routing T_10_15.wire_logic_cluster/lc_0/out <X> T_10_15.lc_trk_g1_0
 (15 4)  (507 244)  (507 244)  routing T_10_15.sp4_h_l_4 <X> T_10_15.lc_trk_g1_1
 (16 4)  (508 244)  (508 244)  routing T_10_15.sp4_h_l_4 <X> T_10_15.lc_trk_g1_1
 (17 4)  (509 244)  (509 244)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (510 244)  (510 244)  routing T_10_15.sp4_h_l_4 <X> T_10_15.lc_trk_g1_1
 (31 4)  (523 244)  (523 244)  routing T_10_15.lc_trk_g0_7 <X> T_10_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 244)  (524 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (528 244)  (528 244)  LC_2 Logic Functioning bit
 (37 4)  (529 244)  (529 244)  LC_2 Logic Functioning bit
 (38 4)  (530 244)  (530 244)  LC_2 Logic Functioning bit
 (39 4)  (531 244)  (531 244)  LC_2 Logic Functioning bit
 (45 4)  (537 244)  (537 244)  LC_2 Logic Functioning bit
 (1 5)  (493 245)  (493 245)  routing T_10_15.lc_trk_g0_2 <X> T_10_15.wire_logic_cluster/lc_7/cen
 (17 5)  (509 245)  (509 245)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (510 245)  (510 245)  routing T_10_15.sp4_h_l_4 <X> T_10_15.lc_trk_g1_1
 (31 5)  (523 245)  (523 245)  routing T_10_15.lc_trk_g0_7 <X> T_10_15.wire_logic_cluster/lc_2/in_3
 (36 5)  (528 245)  (528 245)  LC_2 Logic Functioning bit
 (37 5)  (529 245)  (529 245)  LC_2 Logic Functioning bit
 (38 5)  (530 245)  (530 245)  LC_2 Logic Functioning bit
 (39 5)  (531 245)  (531 245)  LC_2 Logic Functioning bit
 (17 6)  (509 246)  (509 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (31 6)  (523 246)  (523 246)  routing T_10_15.lc_trk_g3_7 <X> T_10_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 246)  (524 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 246)  (525 246)  routing T_10_15.lc_trk_g3_7 <X> T_10_15.wire_logic_cluster/lc_3/in_3
 (34 6)  (526 246)  (526 246)  routing T_10_15.lc_trk_g3_7 <X> T_10_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (528 246)  (528 246)  LC_3 Logic Functioning bit
 (37 6)  (529 246)  (529 246)  LC_3 Logic Functioning bit
 (38 6)  (530 246)  (530 246)  LC_3 Logic Functioning bit
 (39 6)  (531 246)  (531 246)  LC_3 Logic Functioning bit
 (45 6)  (537 246)  (537 246)  LC_3 Logic Functioning bit
 (18 7)  (510 247)  (510 247)  routing T_10_15.sp4_r_v_b_29 <X> T_10_15.lc_trk_g1_5
 (31 7)  (523 247)  (523 247)  routing T_10_15.lc_trk_g3_7 <X> T_10_15.wire_logic_cluster/lc_3/in_3
 (36 7)  (528 247)  (528 247)  LC_3 Logic Functioning bit
 (37 7)  (529 247)  (529 247)  LC_3 Logic Functioning bit
 (38 7)  (530 247)  (530 247)  LC_3 Logic Functioning bit
 (39 7)  (531 247)  (531 247)  LC_3 Logic Functioning bit
 (4 8)  (496 248)  (496 248)  routing T_10_15.sp4_h_l_37 <X> T_10_15.sp4_v_b_6
 (6 8)  (498 248)  (498 248)  routing T_10_15.sp4_h_l_37 <X> T_10_15.sp4_v_b_6
 (32 8)  (524 248)  (524 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (526 248)  (526 248)  routing T_10_15.lc_trk_g1_0 <X> T_10_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 248)  (528 248)  LC_4 Logic Functioning bit
 (37 8)  (529 248)  (529 248)  LC_4 Logic Functioning bit
 (38 8)  (530 248)  (530 248)  LC_4 Logic Functioning bit
 (39 8)  (531 248)  (531 248)  LC_4 Logic Functioning bit
 (45 8)  (537 248)  (537 248)  LC_4 Logic Functioning bit
 (5 9)  (497 249)  (497 249)  routing T_10_15.sp4_h_l_37 <X> T_10_15.sp4_v_b_6
 (36 9)  (528 249)  (528 249)  LC_4 Logic Functioning bit
 (37 9)  (529 249)  (529 249)  LC_4 Logic Functioning bit
 (38 9)  (530 249)  (530 249)  LC_4 Logic Functioning bit
 (39 9)  (531 249)  (531 249)  LC_4 Logic Functioning bit
 (4 10)  (496 250)  (496 250)  routing T_10_15.sp4_h_r_6 <X> T_10_15.sp4_v_t_43
 (22 10)  (514 250)  (514 250)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (516 250)  (516 250)  routing T_10_15.tnl_op_7 <X> T_10_15.lc_trk_g2_7
 (32 10)  (524 250)  (524 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 250)  (525 250)  routing T_10_15.lc_trk_g3_3 <X> T_10_15.wire_logic_cluster/lc_5/in_3
 (34 10)  (526 250)  (526 250)  routing T_10_15.lc_trk_g3_3 <X> T_10_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (528 250)  (528 250)  LC_5 Logic Functioning bit
 (37 10)  (529 250)  (529 250)  LC_5 Logic Functioning bit
 (38 10)  (530 250)  (530 250)  LC_5 Logic Functioning bit
 (39 10)  (531 250)  (531 250)  LC_5 Logic Functioning bit
 (45 10)  (537 250)  (537 250)  LC_5 Logic Functioning bit
 (5 11)  (497 251)  (497 251)  routing T_10_15.sp4_h_r_6 <X> T_10_15.sp4_v_t_43
 (21 11)  (513 251)  (513 251)  routing T_10_15.tnl_op_7 <X> T_10_15.lc_trk_g2_7
 (31 11)  (523 251)  (523 251)  routing T_10_15.lc_trk_g3_3 <X> T_10_15.wire_logic_cluster/lc_5/in_3
 (36 11)  (528 251)  (528 251)  LC_5 Logic Functioning bit
 (37 11)  (529 251)  (529 251)  LC_5 Logic Functioning bit
 (38 11)  (530 251)  (530 251)  LC_5 Logic Functioning bit
 (39 11)  (531 251)  (531 251)  LC_5 Logic Functioning bit
 (17 12)  (509 252)  (509 252)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (510 252)  (510 252)  routing T_10_15.wire_logic_cluster/lc_1/out <X> T_10_15.lc_trk_g3_1
 (21 12)  (513 252)  (513 252)  routing T_10_15.sp4_h_r_35 <X> T_10_15.lc_trk_g3_3
 (22 12)  (514 252)  (514 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (515 252)  (515 252)  routing T_10_15.sp4_h_r_35 <X> T_10_15.lc_trk_g3_3
 (24 12)  (516 252)  (516 252)  routing T_10_15.sp4_h_r_35 <X> T_10_15.lc_trk_g3_3
 (29 12)  (521 252)  (521 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (36 12)  (528 252)  (528 252)  LC_6 Logic Functioning bit
 (38 12)  (530 252)  (530 252)  LC_6 Logic Functioning bit
 (41 12)  (533 252)  (533 252)  LC_6 Logic Functioning bit
 (43 12)  (535 252)  (535 252)  LC_6 Logic Functioning bit
 (45 12)  (537 252)  (537 252)  LC_6 Logic Functioning bit
 (36 13)  (528 253)  (528 253)  LC_6 Logic Functioning bit
 (38 13)  (530 253)  (530 253)  LC_6 Logic Functioning bit
 (41 13)  (533 253)  (533 253)  LC_6 Logic Functioning bit
 (43 13)  (535 253)  (535 253)  LC_6 Logic Functioning bit
 (44 13)  (536 253)  (536 253)  LC_6 Logic Functioning bit
 (1 14)  (493 254)  (493 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (17 14)  (509 254)  (509 254)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (510 254)  (510 254)  routing T_10_15.wire_logic_cluster/lc_5/out <X> T_10_15.lc_trk_g3_5
 (21 14)  (513 254)  (513 254)  routing T_10_15.sp4_v_t_26 <X> T_10_15.lc_trk_g3_7
 (22 14)  (514 254)  (514 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (515 254)  (515 254)  routing T_10_15.sp4_v_t_26 <X> T_10_15.lc_trk_g3_7
 (32 14)  (524 254)  (524 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (525 254)  (525 254)  routing T_10_15.lc_trk_g3_1 <X> T_10_15.wire_logic_cluster/lc_7/in_3
 (34 14)  (526 254)  (526 254)  routing T_10_15.lc_trk_g3_1 <X> T_10_15.wire_logic_cluster/lc_7/in_3
 (36 14)  (528 254)  (528 254)  LC_7 Logic Functioning bit
 (37 14)  (529 254)  (529 254)  LC_7 Logic Functioning bit
 (38 14)  (530 254)  (530 254)  LC_7 Logic Functioning bit
 (39 14)  (531 254)  (531 254)  LC_7 Logic Functioning bit
 (45 14)  (537 254)  (537 254)  LC_7 Logic Functioning bit
 (0 15)  (492 255)  (492 255)  routing T_10_15.lc_trk_g1_5 <X> T_10_15.wire_logic_cluster/lc_7/s_r
 (1 15)  (493 255)  (493 255)  routing T_10_15.lc_trk_g1_5 <X> T_10_15.wire_logic_cluster/lc_7/s_r
 (8 15)  (500 255)  (500 255)  routing T_10_15.sp4_h_r_10 <X> T_10_15.sp4_v_t_47
 (9 15)  (501 255)  (501 255)  routing T_10_15.sp4_h_r_10 <X> T_10_15.sp4_v_t_47
 (21 15)  (513 255)  (513 255)  routing T_10_15.sp4_v_t_26 <X> T_10_15.lc_trk_g3_7
 (36 15)  (528 255)  (528 255)  LC_7 Logic Functioning bit
 (37 15)  (529 255)  (529 255)  LC_7 Logic Functioning bit
 (38 15)  (530 255)  (530 255)  LC_7 Logic Functioning bit
 (39 15)  (531 255)  (531 255)  LC_7 Logic Functioning bit
 (44 15)  (536 255)  (536 255)  LC_7 Logic Functioning bit


LogicTile_11_15

 (4 0)  (550 240)  (550 240)  routing T_11_15.sp4_v_t_41 <X> T_11_15.sp4_v_b_0
 (6 0)  (552 240)  (552 240)  routing T_11_15.sp4_v_t_41 <X> T_11_15.sp4_v_b_0
 (27 0)  (573 240)  (573 240)  routing T_11_15.lc_trk_g3_0 <X> T_11_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (574 240)  (574 240)  routing T_11_15.lc_trk_g3_0 <X> T_11_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 240)  (575 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (578 240)  (578 240)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (582 240)  (582 240)  LC_0 Logic Functioning bit
 (39 0)  (585 240)  (585 240)  LC_0 Logic Functioning bit
 (41 0)  (587 240)  (587 240)  LC_0 Logic Functioning bit
 (42 0)  (588 240)  (588 240)  LC_0 Logic Functioning bit
 (44 0)  (590 240)  (590 240)  LC_0 Logic Functioning bit
 (45 0)  (591 240)  (591 240)  LC_0 Logic Functioning bit
 (36 1)  (582 241)  (582 241)  LC_0 Logic Functioning bit
 (39 1)  (585 241)  (585 241)  LC_0 Logic Functioning bit
 (41 1)  (587 241)  (587 241)  LC_0 Logic Functioning bit
 (42 1)  (588 241)  (588 241)  LC_0 Logic Functioning bit
 (50 1)  (596 241)  (596 241)  Carry_In_Mux bit 

 (2 2)  (548 242)  (548 242)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (4 2)  (550 242)  (550 242)  routing T_11_15.sp4_h_r_6 <X> T_11_15.sp4_v_t_37
 (6 2)  (552 242)  (552 242)  routing T_11_15.sp4_h_r_6 <X> T_11_15.sp4_v_t_37
 (27 2)  (573 242)  (573 242)  routing T_11_15.lc_trk_g3_1 <X> T_11_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (574 242)  (574 242)  routing T_11_15.lc_trk_g3_1 <X> T_11_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 242)  (575 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (578 242)  (578 242)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (582 242)  (582 242)  LC_1 Logic Functioning bit
 (39 2)  (585 242)  (585 242)  LC_1 Logic Functioning bit
 (41 2)  (587 242)  (587 242)  LC_1 Logic Functioning bit
 (42 2)  (588 242)  (588 242)  LC_1 Logic Functioning bit
 (44 2)  (590 242)  (590 242)  LC_1 Logic Functioning bit
 (45 2)  (591 242)  (591 242)  LC_1 Logic Functioning bit
 (0 3)  (546 243)  (546 243)  routing T_11_15.lc_trk_g1_1 <X> T_11_15.wire_logic_cluster/lc_7/clk
 (2 3)  (548 243)  (548 243)  routing T_11_15.lc_trk_g1_1 <X> T_11_15.wire_logic_cluster/lc_7/clk
 (5 3)  (551 243)  (551 243)  routing T_11_15.sp4_h_r_6 <X> T_11_15.sp4_v_t_37
 (36 3)  (582 243)  (582 243)  LC_1 Logic Functioning bit
 (39 3)  (585 243)  (585 243)  LC_1 Logic Functioning bit
 (41 3)  (587 243)  (587 243)  LC_1 Logic Functioning bit
 (42 3)  (588 243)  (588 243)  LC_1 Logic Functioning bit
 (3 4)  (549 244)  (549 244)  routing T_11_15.sp12_v_b_0 <X> T_11_15.sp12_h_r_0
 (15 4)  (561 244)  (561 244)  routing T_11_15.sp4_h_r_9 <X> T_11_15.lc_trk_g1_1
 (16 4)  (562 244)  (562 244)  routing T_11_15.sp4_h_r_9 <X> T_11_15.lc_trk_g1_1
 (17 4)  (563 244)  (563 244)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (564 244)  (564 244)  routing T_11_15.sp4_h_r_9 <X> T_11_15.lc_trk_g1_1
 (21 4)  (567 244)  (567 244)  routing T_11_15.wire_logic_cluster/lc_3/out <X> T_11_15.lc_trk_g1_3
 (22 4)  (568 244)  (568 244)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (571 244)  (571 244)  routing T_11_15.wire_logic_cluster/lc_2/out <X> T_11_15.lc_trk_g1_2
 (27 4)  (573 244)  (573 244)  routing T_11_15.lc_trk_g1_2 <X> T_11_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 244)  (575 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (578 244)  (578 244)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (582 244)  (582 244)  LC_2 Logic Functioning bit
 (39 4)  (585 244)  (585 244)  LC_2 Logic Functioning bit
 (41 4)  (587 244)  (587 244)  LC_2 Logic Functioning bit
 (42 4)  (588 244)  (588 244)  LC_2 Logic Functioning bit
 (44 4)  (590 244)  (590 244)  LC_2 Logic Functioning bit
 (45 4)  (591 244)  (591 244)  LC_2 Logic Functioning bit
 (3 5)  (549 245)  (549 245)  routing T_11_15.sp12_v_b_0 <X> T_11_15.sp12_h_r_0
 (8 5)  (554 245)  (554 245)  routing T_11_15.sp4_h_r_4 <X> T_11_15.sp4_v_b_4
 (22 5)  (568 245)  (568 245)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (576 245)  (576 245)  routing T_11_15.lc_trk_g1_2 <X> T_11_15.wire_logic_cluster/lc_2/in_1
 (36 5)  (582 245)  (582 245)  LC_2 Logic Functioning bit
 (39 5)  (585 245)  (585 245)  LC_2 Logic Functioning bit
 (41 5)  (587 245)  (587 245)  LC_2 Logic Functioning bit
 (42 5)  (588 245)  (588 245)  LC_2 Logic Functioning bit
 (9 6)  (555 246)  (555 246)  routing T_11_15.sp4_h_r_1 <X> T_11_15.sp4_h_l_41
 (10 6)  (556 246)  (556 246)  routing T_11_15.sp4_h_r_1 <X> T_11_15.sp4_h_l_41
 (13 6)  (559 246)  (559 246)  routing T_11_15.sp4_h_r_5 <X> T_11_15.sp4_v_t_40
 (17 6)  (563 246)  (563 246)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (564 246)  (564 246)  routing T_11_15.wire_logic_cluster/lc_5/out <X> T_11_15.lc_trk_g1_5
 (25 6)  (571 246)  (571 246)  routing T_11_15.wire_logic_cluster/lc_6/out <X> T_11_15.lc_trk_g1_6
 (27 6)  (573 246)  (573 246)  routing T_11_15.lc_trk_g1_3 <X> T_11_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 246)  (575 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (578 246)  (578 246)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (582 246)  (582 246)  LC_3 Logic Functioning bit
 (39 6)  (585 246)  (585 246)  LC_3 Logic Functioning bit
 (41 6)  (587 246)  (587 246)  LC_3 Logic Functioning bit
 (42 6)  (588 246)  (588 246)  LC_3 Logic Functioning bit
 (44 6)  (590 246)  (590 246)  LC_3 Logic Functioning bit
 (45 6)  (591 246)  (591 246)  LC_3 Logic Functioning bit
 (8 7)  (554 247)  (554 247)  routing T_11_15.sp4_h_r_4 <X> T_11_15.sp4_v_t_41
 (9 7)  (555 247)  (555 247)  routing T_11_15.sp4_h_r_4 <X> T_11_15.sp4_v_t_41
 (12 7)  (558 247)  (558 247)  routing T_11_15.sp4_h_r_5 <X> T_11_15.sp4_v_t_40
 (22 7)  (568 247)  (568 247)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (576 247)  (576 247)  routing T_11_15.lc_trk_g1_3 <X> T_11_15.wire_logic_cluster/lc_3/in_1
 (36 7)  (582 247)  (582 247)  LC_3 Logic Functioning bit
 (39 7)  (585 247)  (585 247)  LC_3 Logic Functioning bit
 (41 7)  (587 247)  (587 247)  LC_3 Logic Functioning bit
 (42 7)  (588 247)  (588 247)  LC_3 Logic Functioning bit
 (52 7)  (598 247)  (598 247)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (6 8)  (552 248)  (552 248)  routing T_11_15.sp4_h_r_1 <X> T_11_15.sp4_v_b_6
 (27 8)  (573 248)  (573 248)  routing T_11_15.lc_trk_g3_4 <X> T_11_15.wire_logic_cluster/lc_4/in_1
 (28 8)  (574 248)  (574 248)  routing T_11_15.lc_trk_g3_4 <X> T_11_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 248)  (575 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 248)  (576 248)  routing T_11_15.lc_trk_g3_4 <X> T_11_15.wire_logic_cluster/lc_4/in_1
 (32 8)  (578 248)  (578 248)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (582 248)  (582 248)  LC_4 Logic Functioning bit
 (39 8)  (585 248)  (585 248)  LC_4 Logic Functioning bit
 (41 8)  (587 248)  (587 248)  LC_4 Logic Functioning bit
 (42 8)  (588 248)  (588 248)  LC_4 Logic Functioning bit
 (44 8)  (590 248)  (590 248)  LC_4 Logic Functioning bit
 (45 8)  (591 248)  (591 248)  LC_4 Logic Functioning bit
 (36 9)  (582 249)  (582 249)  LC_4 Logic Functioning bit
 (39 9)  (585 249)  (585 249)  LC_4 Logic Functioning bit
 (41 9)  (587 249)  (587 249)  LC_4 Logic Functioning bit
 (42 9)  (588 249)  (588 249)  LC_4 Logic Functioning bit
 (48 9)  (594 249)  (594 249)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (12 10)  (558 250)  (558 250)  routing T_11_15.sp4_v_t_39 <X> T_11_15.sp4_h_l_45
 (27 10)  (573 250)  (573 250)  routing T_11_15.lc_trk_g1_5 <X> T_11_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 250)  (575 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 250)  (576 250)  routing T_11_15.lc_trk_g1_5 <X> T_11_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (578 250)  (578 250)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (582 250)  (582 250)  LC_5 Logic Functioning bit
 (39 10)  (585 250)  (585 250)  LC_5 Logic Functioning bit
 (41 10)  (587 250)  (587 250)  LC_5 Logic Functioning bit
 (42 10)  (588 250)  (588 250)  LC_5 Logic Functioning bit
 (44 10)  (590 250)  (590 250)  LC_5 Logic Functioning bit
 (45 10)  (591 250)  (591 250)  LC_5 Logic Functioning bit
 (11 11)  (557 251)  (557 251)  routing T_11_15.sp4_v_t_39 <X> T_11_15.sp4_h_l_45
 (13 11)  (559 251)  (559 251)  routing T_11_15.sp4_v_t_39 <X> T_11_15.sp4_h_l_45
 (14 11)  (560 251)  (560 251)  routing T_11_15.sp4_r_v_b_36 <X> T_11_15.lc_trk_g2_4
 (17 11)  (563 251)  (563 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (36 11)  (582 251)  (582 251)  LC_5 Logic Functioning bit
 (39 11)  (585 251)  (585 251)  LC_5 Logic Functioning bit
 (41 11)  (587 251)  (587 251)  LC_5 Logic Functioning bit
 (42 11)  (588 251)  (588 251)  LC_5 Logic Functioning bit
 (48 11)  (594 251)  (594 251)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (14 12)  (560 252)  (560 252)  routing T_11_15.wire_logic_cluster/lc_0/out <X> T_11_15.lc_trk_g3_0
 (17 12)  (563 252)  (563 252)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (564 252)  (564 252)  routing T_11_15.wire_logic_cluster/lc_1/out <X> T_11_15.lc_trk_g3_1
 (27 12)  (573 252)  (573 252)  routing T_11_15.lc_trk_g1_6 <X> T_11_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 252)  (575 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 252)  (576 252)  routing T_11_15.lc_trk_g1_6 <X> T_11_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (578 252)  (578 252)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (582 252)  (582 252)  LC_6 Logic Functioning bit
 (39 12)  (585 252)  (585 252)  LC_6 Logic Functioning bit
 (41 12)  (587 252)  (587 252)  LC_6 Logic Functioning bit
 (42 12)  (588 252)  (588 252)  LC_6 Logic Functioning bit
 (44 12)  (590 252)  (590 252)  LC_6 Logic Functioning bit
 (45 12)  (591 252)  (591 252)  LC_6 Logic Functioning bit
 (5 13)  (551 253)  (551 253)  routing T_11_15.sp4_h_r_9 <X> T_11_15.sp4_v_b_9
 (17 13)  (563 253)  (563 253)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (576 253)  (576 253)  routing T_11_15.lc_trk_g1_6 <X> T_11_15.wire_logic_cluster/lc_6/in_1
 (36 13)  (582 253)  (582 253)  LC_6 Logic Functioning bit
 (39 13)  (585 253)  (585 253)  LC_6 Logic Functioning bit
 (41 13)  (587 253)  (587 253)  LC_6 Logic Functioning bit
 (42 13)  (588 253)  (588 253)  LC_6 Logic Functioning bit
 (0 14)  (546 254)  (546 254)  routing T_11_15.lc_trk_g2_4 <X> T_11_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 254)  (547 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (3 14)  (549 254)  (549 254)  routing T_11_15.sp12_h_r_1 <X> T_11_15.sp12_v_t_22
 (14 14)  (560 254)  (560 254)  routing T_11_15.wire_logic_cluster/lc_4/out <X> T_11_15.lc_trk_g3_4
 (21 14)  (567 254)  (567 254)  routing T_11_15.wire_logic_cluster/lc_7/out <X> T_11_15.lc_trk_g3_7
 (22 14)  (568 254)  (568 254)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (573 254)  (573 254)  routing T_11_15.lc_trk_g3_7 <X> T_11_15.wire_logic_cluster/lc_7/in_1
 (28 14)  (574 254)  (574 254)  routing T_11_15.lc_trk_g3_7 <X> T_11_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 254)  (575 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 254)  (576 254)  routing T_11_15.lc_trk_g3_7 <X> T_11_15.wire_logic_cluster/lc_7/in_1
 (32 14)  (578 254)  (578 254)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (582 254)  (582 254)  LC_7 Logic Functioning bit
 (39 14)  (585 254)  (585 254)  LC_7 Logic Functioning bit
 (41 14)  (587 254)  (587 254)  LC_7 Logic Functioning bit
 (42 14)  (588 254)  (588 254)  LC_7 Logic Functioning bit
 (44 14)  (590 254)  (590 254)  LC_7 Logic Functioning bit
 (45 14)  (591 254)  (591 254)  LC_7 Logic Functioning bit
 (1 15)  (547 255)  (547 255)  routing T_11_15.lc_trk_g2_4 <X> T_11_15.wire_logic_cluster/lc_7/s_r
 (3 15)  (549 255)  (549 255)  routing T_11_15.sp12_h_r_1 <X> T_11_15.sp12_v_t_22
 (17 15)  (563 255)  (563 255)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (576 255)  (576 255)  routing T_11_15.lc_trk_g3_7 <X> T_11_15.wire_logic_cluster/lc_7/in_1
 (36 15)  (582 255)  (582 255)  LC_7 Logic Functioning bit
 (39 15)  (585 255)  (585 255)  LC_7 Logic Functioning bit
 (41 15)  (587 255)  (587 255)  LC_7 Logic Functioning bit
 (42 15)  (588 255)  (588 255)  LC_7 Logic Functioning bit


LogicTile_12_15

 (25 0)  (625 240)  (625 240)  routing T_12_15.sp4_h_l_7 <X> T_12_15.lc_trk_g0_2
 (28 0)  (628 240)  (628 240)  routing T_12_15.lc_trk_g2_5 <X> T_12_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 240)  (629 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 240)  (630 240)  routing T_12_15.lc_trk_g2_5 <X> T_12_15.wire_logic_cluster/lc_0/in_1
 (32 0)  (632 240)  (632 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (634 240)  (634 240)  routing T_12_15.lc_trk_g1_2 <X> T_12_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 240)  (636 240)  LC_0 Logic Functioning bit
 (41 0)  (641 240)  (641 240)  LC_0 Logic Functioning bit
 (43 0)  (643 240)  (643 240)  LC_0 Logic Functioning bit
 (45 0)  (645 240)  (645 240)  LC_0 Logic Functioning bit
 (46 0)  (646 240)  (646 240)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (14 1)  (614 241)  (614 241)  routing T_12_15.top_op_0 <X> T_12_15.lc_trk_g0_0
 (15 1)  (615 241)  (615 241)  routing T_12_15.top_op_0 <X> T_12_15.lc_trk_g0_0
 (17 1)  (617 241)  (617 241)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (22 1)  (622 241)  (622 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (623 241)  (623 241)  routing T_12_15.sp4_h_l_7 <X> T_12_15.lc_trk_g0_2
 (24 1)  (624 241)  (624 241)  routing T_12_15.sp4_h_l_7 <X> T_12_15.lc_trk_g0_2
 (25 1)  (625 241)  (625 241)  routing T_12_15.sp4_h_l_7 <X> T_12_15.lc_trk_g0_2
 (29 1)  (629 241)  (629 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (631 241)  (631 241)  routing T_12_15.lc_trk_g1_2 <X> T_12_15.wire_logic_cluster/lc_0/in_3
 (32 1)  (632 241)  (632 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (633 241)  (633 241)  routing T_12_15.lc_trk_g3_1 <X> T_12_15.input_2_0
 (34 1)  (634 241)  (634 241)  routing T_12_15.lc_trk_g3_1 <X> T_12_15.input_2_0
 (36 1)  (636 241)  (636 241)  LC_0 Logic Functioning bit
 (37 1)  (637 241)  (637 241)  LC_0 Logic Functioning bit
 (38 1)  (638 241)  (638 241)  LC_0 Logic Functioning bit
 (41 1)  (641 241)  (641 241)  LC_0 Logic Functioning bit
 (43 1)  (643 241)  (643 241)  LC_0 Logic Functioning bit
 (46 1)  (646 241)  (646 241)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (47 1)  (647 241)  (647 241)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (48 1)  (648 241)  (648 241)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (2 2)  (602 242)  (602 242)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (11 2)  (611 242)  (611 242)  routing T_12_15.sp4_h_r_8 <X> T_12_15.sp4_v_t_39
 (13 2)  (613 242)  (613 242)  routing T_12_15.sp4_h_r_8 <X> T_12_15.sp4_v_t_39
 (0 3)  (600 243)  (600 243)  routing T_12_15.lc_trk_g1_1 <X> T_12_15.wire_logic_cluster/lc_7/clk
 (2 3)  (602 243)  (602 243)  routing T_12_15.lc_trk_g1_1 <X> T_12_15.wire_logic_cluster/lc_7/clk
 (12 3)  (612 243)  (612 243)  routing T_12_15.sp4_h_r_8 <X> T_12_15.sp4_v_t_39
 (14 3)  (614 243)  (614 243)  routing T_12_15.top_op_4 <X> T_12_15.lc_trk_g0_4
 (15 3)  (615 243)  (615 243)  routing T_12_15.top_op_4 <X> T_12_15.lc_trk_g0_4
 (17 3)  (617 243)  (617 243)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (22 3)  (622 243)  (622 243)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (624 243)  (624 243)  routing T_12_15.bot_op_6 <X> T_12_15.lc_trk_g0_6
 (1 4)  (601 244)  (601 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (10 4)  (610 244)  (610 244)  routing T_12_15.sp4_v_t_46 <X> T_12_15.sp4_h_r_4
 (15 4)  (615 244)  (615 244)  routing T_12_15.sp4_h_l_4 <X> T_12_15.lc_trk_g1_1
 (16 4)  (616 244)  (616 244)  routing T_12_15.sp4_h_l_4 <X> T_12_15.lc_trk_g1_1
 (17 4)  (617 244)  (617 244)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (618 244)  (618 244)  routing T_12_15.sp4_h_l_4 <X> T_12_15.lc_trk_g1_1
 (22 4)  (622 244)  (622 244)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (624 244)  (624 244)  routing T_12_15.top_op_3 <X> T_12_15.lc_trk_g1_3
 (25 4)  (625 244)  (625 244)  routing T_12_15.bnr_op_2 <X> T_12_15.lc_trk_g1_2
 (1 5)  (601 245)  (601 245)  routing T_12_15.lc_trk_g0_2 <X> T_12_15.wire_logic_cluster/lc_7/cen
 (9 5)  (609 245)  (609 245)  routing T_12_15.sp4_v_t_41 <X> T_12_15.sp4_v_b_4
 (18 5)  (618 245)  (618 245)  routing T_12_15.sp4_h_l_4 <X> T_12_15.lc_trk_g1_1
 (21 5)  (621 245)  (621 245)  routing T_12_15.top_op_3 <X> T_12_15.lc_trk_g1_3
 (22 5)  (622 245)  (622 245)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (625 245)  (625 245)  routing T_12_15.bnr_op_2 <X> T_12_15.lc_trk_g1_2
 (12 6)  (612 246)  (612 246)  routing T_12_15.sp4_v_b_5 <X> T_12_15.sp4_h_l_40
 (22 6)  (622 246)  (622 246)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (624 246)  (624 246)  routing T_12_15.top_op_7 <X> T_12_15.lc_trk_g1_7
 (29 6)  (629 246)  (629 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 246)  (630 246)  routing T_12_15.lc_trk_g0_4 <X> T_12_15.wire_logic_cluster/lc_3/in_1
 (31 6)  (631 246)  (631 246)  routing T_12_15.lc_trk_g1_7 <X> T_12_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 246)  (632 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 246)  (634 246)  routing T_12_15.lc_trk_g1_7 <X> T_12_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 246)  (636 246)  LC_3 Logic Functioning bit
 (37 6)  (637 246)  (637 246)  LC_3 Logic Functioning bit
 (41 6)  (641 246)  (641 246)  LC_3 Logic Functioning bit
 (42 6)  (642 246)  (642 246)  LC_3 Logic Functioning bit
 (43 6)  (643 246)  (643 246)  LC_3 Logic Functioning bit
 (48 6)  (648 246)  (648 246)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (51 6)  (651 246)  (651 246)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (21 7)  (621 247)  (621 247)  routing T_12_15.top_op_7 <X> T_12_15.lc_trk_g1_7
 (26 7)  (626 247)  (626 247)  routing T_12_15.lc_trk_g1_2 <X> T_12_15.wire_logic_cluster/lc_3/in_0
 (27 7)  (627 247)  (627 247)  routing T_12_15.lc_trk_g1_2 <X> T_12_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 247)  (629 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (631 247)  (631 247)  routing T_12_15.lc_trk_g1_7 <X> T_12_15.wire_logic_cluster/lc_3/in_3
 (32 7)  (632 247)  (632 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (633 247)  (633 247)  routing T_12_15.lc_trk_g3_2 <X> T_12_15.input_2_3
 (34 7)  (634 247)  (634 247)  routing T_12_15.lc_trk_g3_2 <X> T_12_15.input_2_3
 (35 7)  (635 247)  (635 247)  routing T_12_15.lc_trk_g3_2 <X> T_12_15.input_2_3
 (36 7)  (636 247)  (636 247)  LC_3 Logic Functioning bit
 (37 7)  (637 247)  (637 247)  LC_3 Logic Functioning bit
 (42 7)  (642 247)  (642 247)  LC_3 Logic Functioning bit
 (43 7)  (643 247)  (643 247)  LC_3 Logic Functioning bit
 (51 7)  (651 247)  (651 247)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (26 8)  (626 248)  (626 248)  routing T_12_15.lc_trk_g0_4 <X> T_12_15.wire_logic_cluster/lc_4/in_0
 (27 8)  (627 248)  (627 248)  routing T_12_15.lc_trk_g3_2 <X> T_12_15.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 248)  (628 248)  routing T_12_15.lc_trk_g3_2 <X> T_12_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 248)  (629 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (632 248)  (632 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (634 248)  (634 248)  routing T_12_15.lc_trk_g1_2 <X> T_12_15.wire_logic_cluster/lc_4/in_3
 (35 8)  (635 248)  (635 248)  routing T_12_15.lc_trk_g1_7 <X> T_12_15.input_2_4
 (36 8)  (636 248)  (636 248)  LC_4 Logic Functioning bit
 (38 8)  (638 248)  (638 248)  LC_4 Logic Functioning bit
 (41 8)  (641 248)  (641 248)  LC_4 Logic Functioning bit
 (43 8)  (643 248)  (643 248)  LC_4 Logic Functioning bit
 (46 8)  (646 248)  (646 248)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (51 8)  (651 248)  (651 248)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (52 8)  (652 248)  (652 248)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (29 9)  (629 249)  (629 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 249)  (630 249)  routing T_12_15.lc_trk_g3_2 <X> T_12_15.wire_logic_cluster/lc_4/in_1
 (31 9)  (631 249)  (631 249)  routing T_12_15.lc_trk_g1_2 <X> T_12_15.wire_logic_cluster/lc_4/in_3
 (32 9)  (632 249)  (632 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (634 249)  (634 249)  routing T_12_15.lc_trk_g1_7 <X> T_12_15.input_2_4
 (35 9)  (635 249)  (635 249)  routing T_12_15.lc_trk_g1_7 <X> T_12_15.input_2_4
 (36 9)  (636 249)  (636 249)  LC_4 Logic Functioning bit
 (38 9)  (638 249)  (638 249)  LC_4 Logic Functioning bit
 (39 9)  (639 249)  (639 249)  LC_4 Logic Functioning bit
 (41 9)  (641 249)  (641 249)  LC_4 Logic Functioning bit
 (43 9)  (643 249)  (643 249)  LC_4 Logic Functioning bit
 (46 9)  (646 249)  (646 249)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (47 9)  (647 249)  (647 249)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (51 9)  (651 249)  (651 249)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (53 9)  (653 249)  (653 249)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (12 10)  (612 250)  (612 250)  routing T_12_15.sp4_h_r_5 <X> T_12_15.sp4_h_l_45
 (15 10)  (615 250)  (615 250)  routing T_12_15.sp4_h_l_24 <X> T_12_15.lc_trk_g2_5
 (16 10)  (616 250)  (616 250)  routing T_12_15.sp4_h_l_24 <X> T_12_15.lc_trk_g2_5
 (17 10)  (617 250)  (617 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (618 250)  (618 250)  routing T_12_15.sp4_h_l_24 <X> T_12_15.lc_trk_g2_5
 (13 11)  (613 251)  (613 251)  routing T_12_15.sp4_h_r_5 <X> T_12_15.sp4_h_l_45
 (15 12)  (615 252)  (615 252)  routing T_12_15.sp4_h_r_33 <X> T_12_15.lc_trk_g3_1
 (16 12)  (616 252)  (616 252)  routing T_12_15.sp4_h_r_33 <X> T_12_15.lc_trk_g3_1
 (17 12)  (617 252)  (617 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (618 252)  (618 252)  routing T_12_15.sp4_h_r_33 <X> T_12_15.lc_trk_g3_1
 (26 12)  (626 252)  (626 252)  routing T_12_15.lc_trk_g0_6 <X> T_12_15.wire_logic_cluster/lc_6/in_0
 (27 12)  (627 252)  (627 252)  routing T_12_15.lc_trk_g3_0 <X> T_12_15.wire_logic_cluster/lc_6/in_1
 (28 12)  (628 252)  (628 252)  routing T_12_15.lc_trk_g3_0 <X> T_12_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 252)  (629 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (632 252)  (632 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (634 252)  (634 252)  routing T_12_15.lc_trk_g1_2 <X> T_12_15.wire_logic_cluster/lc_6/in_3
 (39 12)  (639 252)  (639 252)  LC_6 Logic Functioning bit
 (40 12)  (640 252)  (640 252)  LC_6 Logic Functioning bit
 (41 12)  (641 252)  (641 252)  LC_6 Logic Functioning bit
 (42 12)  (642 252)  (642 252)  LC_6 Logic Functioning bit
 (43 12)  (643 252)  (643 252)  LC_6 Logic Functioning bit
 (14 13)  (614 253)  (614 253)  routing T_12_15.tnl_op_0 <X> T_12_15.lc_trk_g3_0
 (15 13)  (615 253)  (615 253)  routing T_12_15.tnl_op_0 <X> T_12_15.lc_trk_g3_0
 (17 13)  (617 253)  (617 253)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (22 13)  (622 253)  (622 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (626 253)  (626 253)  routing T_12_15.lc_trk_g0_6 <X> T_12_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 253)  (629 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (631 253)  (631 253)  routing T_12_15.lc_trk_g1_2 <X> T_12_15.wire_logic_cluster/lc_6/in_3
 (32 13)  (632 253)  (632 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (634 253)  (634 253)  routing T_12_15.lc_trk_g1_3 <X> T_12_15.input_2_6
 (35 13)  (635 253)  (635 253)  routing T_12_15.lc_trk_g1_3 <X> T_12_15.input_2_6
 (38 13)  (638 253)  (638 253)  LC_6 Logic Functioning bit
 (39 13)  (639 253)  (639 253)  LC_6 Logic Functioning bit
 (40 13)  (640 253)  (640 253)  LC_6 Logic Functioning bit
 (41 13)  (641 253)  (641 253)  LC_6 Logic Functioning bit
 (42 13)  (642 253)  (642 253)  LC_6 Logic Functioning bit
 (43 13)  (643 253)  (643 253)  LC_6 Logic Functioning bit
 (48 13)  (648 253)  (648 253)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (600 254)  (600 254)  routing T_12_15.lc_trk_g3_5 <X> T_12_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 254)  (601 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (12 14)  (612 254)  (612 254)  routing T_12_15.sp4_v_b_11 <X> T_12_15.sp4_h_l_46
 (15 14)  (615 254)  (615 254)  routing T_12_15.sp4_h_r_45 <X> T_12_15.lc_trk_g3_5
 (16 14)  (616 254)  (616 254)  routing T_12_15.sp4_h_r_45 <X> T_12_15.lc_trk_g3_5
 (17 14)  (617 254)  (617 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (618 254)  (618 254)  routing T_12_15.sp4_h_r_45 <X> T_12_15.lc_trk_g3_5
 (0 15)  (600 255)  (600 255)  routing T_12_15.lc_trk_g3_5 <X> T_12_15.wire_logic_cluster/lc_7/s_r
 (1 15)  (601 255)  (601 255)  routing T_12_15.lc_trk_g3_5 <X> T_12_15.wire_logic_cluster/lc_7/s_r
 (18 15)  (618 255)  (618 255)  routing T_12_15.sp4_h_r_45 <X> T_12_15.lc_trk_g3_5


LogicTile_13_15

 (12 0)  (666 240)  (666 240)  routing T_13_15.sp4_v_b_2 <X> T_13_15.sp4_h_r_2
 (25 0)  (679 240)  (679 240)  routing T_13_15.sp4_v_b_2 <X> T_13_15.lc_trk_g0_2
 (26 0)  (680 240)  (680 240)  routing T_13_15.lc_trk_g2_6 <X> T_13_15.wire_logic_cluster/lc_0/in_0
 (27 0)  (681 240)  (681 240)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 240)  (682 240)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 240)  (683 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 240)  (684 240)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.wire_logic_cluster/lc_0/in_1
 (32 0)  (686 240)  (686 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 240)  (688 240)  routing T_13_15.lc_trk_g1_2 <X> T_13_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 240)  (690 240)  LC_0 Logic Functioning bit
 (37 0)  (691 240)  (691 240)  LC_0 Logic Functioning bit
 (38 0)  (692 240)  (692 240)  LC_0 Logic Functioning bit
 (46 0)  (700 240)  (700 240)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (11 1)  (665 241)  (665 241)  routing T_13_15.sp4_v_b_2 <X> T_13_15.sp4_h_r_2
 (22 1)  (676 241)  (676 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (677 241)  (677 241)  routing T_13_15.sp4_v_b_2 <X> T_13_15.lc_trk_g0_2
 (26 1)  (680 241)  (680 241)  routing T_13_15.lc_trk_g2_6 <X> T_13_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 241)  (682 241)  routing T_13_15.lc_trk_g2_6 <X> T_13_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 241)  (683 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 241)  (684 241)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.wire_logic_cluster/lc_0/in_1
 (31 1)  (685 241)  (685 241)  routing T_13_15.lc_trk_g1_2 <X> T_13_15.wire_logic_cluster/lc_0/in_3
 (32 1)  (686 241)  (686 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (687 241)  (687 241)  routing T_13_15.lc_trk_g3_3 <X> T_13_15.input_2_0
 (34 1)  (688 241)  (688 241)  routing T_13_15.lc_trk_g3_3 <X> T_13_15.input_2_0
 (35 1)  (689 241)  (689 241)  routing T_13_15.lc_trk_g3_3 <X> T_13_15.input_2_0
 (36 1)  (690 241)  (690 241)  LC_0 Logic Functioning bit
 (37 1)  (691 241)  (691 241)  LC_0 Logic Functioning bit
 (2 2)  (656 242)  (656 242)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (5 2)  (659 242)  (659 242)  routing T_13_15.sp4_v_t_43 <X> T_13_15.sp4_h_l_37
 (13 2)  (667 242)  (667 242)  routing T_13_15.sp4_v_b_2 <X> T_13_15.sp4_v_t_39
 (14 2)  (668 242)  (668 242)  routing T_13_15.wire_logic_cluster/lc_4/out <X> T_13_15.lc_trk_g0_4
 (22 2)  (676 242)  (676 242)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (677 242)  (677 242)  routing T_13_15.sp4_h_r_7 <X> T_13_15.lc_trk_g0_7
 (24 2)  (678 242)  (678 242)  routing T_13_15.sp4_h_r_7 <X> T_13_15.lc_trk_g0_7
 (27 2)  (681 242)  (681 242)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 242)  (682 242)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 242)  (683 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 242)  (684 242)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_1/in_1
 (32 2)  (686 242)  (686 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 242)  (687 242)  routing T_13_15.lc_trk_g3_1 <X> T_13_15.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 242)  (688 242)  routing T_13_15.lc_trk_g3_1 <X> T_13_15.wire_logic_cluster/lc_1/in_3
 (35 2)  (689 242)  (689 242)  routing T_13_15.lc_trk_g2_5 <X> T_13_15.input_2_1
 (36 2)  (690 242)  (690 242)  LC_1 Logic Functioning bit
 (37 2)  (691 242)  (691 242)  LC_1 Logic Functioning bit
 (39 2)  (693 242)  (693 242)  LC_1 Logic Functioning bit
 (43 2)  (697 242)  (697 242)  LC_1 Logic Functioning bit
 (0 3)  (654 243)  (654 243)  routing T_13_15.lc_trk_g1_1 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (2 3)  (656 243)  (656 243)  routing T_13_15.lc_trk_g1_1 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (4 3)  (658 243)  (658 243)  routing T_13_15.sp4_v_t_43 <X> T_13_15.sp4_h_l_37
 (6 3)  (660 243)  (660 243)  routing T_13_15.sp4_v_t_43 <X> T_13_15.sp4_h_l_37
 (17 3)  (671 243)  (671 243)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (21 3)  (675 243)  (675 243)  routing T_13_15.sp4_h_r_7 <X> T_13_15.lc_trk_g0_7
 (26 3)  (680 243)  (680 243)  routing T_13_15.lc_trk_g1_2 <X> T_13_15.wire_logic_cluster/lc_1/in_0
 (27 3)  (681 243)  (681 243)  routing T_13_15.lc_trk_g1_2 <X> T_13_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 243)  (683 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 243)  (684 243)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_1/in_1
 (32 3)  (686 243)  (686 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (687 243)  (687 243)  routing T_13_15.lc_trk_g2_5 <X> T_13_15.input_2_1
 (36 3)  (690 243)  (690 243)  LC_1 Logic Functioning bit
 (37 3)  (691 243)  (691 243)  LC_1 Logic Functioning bit
 (38 3)  (692 243)  (692 243)  LC_1 Logic Functioning bit
 (39 3)  (693 243)  (693 243)  LC_1 Logic Functioning bit
 (51 3)  (705 243)  (705 243)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (3 4)  (657 244)  (657 244)  routing T_13_15.sp12_v_b_0 <X> T_13_15.sp12_h_r_0
 (8 4)  (662 244)  (662 244)  routing T_13_15.sp4_h_l_45 <X> T_13_15.sp4_h_r_4
 (10 4)  (664 244)  (664 244)  routing T_13_15.sp4_h_l_45 <X> T_13_15.sp4_h_r_4
 (11 4)  (665 244)  (665 244)  routing T_13_15.sp4_v_t_39 <X> T_13_15.sp4_v_b_5
 (15 4)  (669 244)  (669 244)  routing T_13_15.sp4_h_r_1 <X> T_13_15.lc_trk_g1_1
 (16 4)  (670 244)  (670 244)  routing T_13_15.sp4_h_r_1 <X> T_13_15.lc_trk_g1_1
 (17 4)  (671 244)  (671 244)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (28 4)  (682 244)  (682 244)  routing T_13_15.lc_trk_g2_3 <X> T_13_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 244)  (683 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (685 244)  (685 244)  routing T_13_15.lc_trk_g2_7 <X> T_13_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 244)  (686 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 244)  (687 244)  routing T_13_15.lc_trk_g2_7 <X> T_13_15.wire_logic_cluster/lc_2/in_3
 (42 4)  (696 244)  (696 244)  LC_2 Logic Functioning bit
 (50 4)  (704 244)  (704 244)  Cascade bit: LH_LC02_inmux02_5

 (52 4)  (706 244)  (706 244)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (3 5)  (657 245)  (657 245)  routing T_13_15.sp12_v_b_0 <X> T_13_15.sp12_h_r_0
 (8 5)  (662 245)  (662 245)  routing T_13_15.sp4_v_t_36 <X> T_13_15.sp4_v_b_4
 (10 5)  (664 245)  (664 245)  routing T_13_15.sp4_v_t_36 <X> T_13_15.sp4_v_b_4
 (12 5)  (666 245)  (666 245)  routing T_13_15.sp4_v_t_39 <X> T_13_15.sp4_v_b_5
 (18 5)  (672 245)  (672 245)  routing T_13_15.sp4_h_r_1 <X> T_13_15.lc_trk_g1_1
 (22 5)  (676 245)  (676 245)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (678 245)  (678 245)  routing T_13_15.bot_op_2 <X> T_13_15.lc_trk_g1_2
 (26 5)  (680 245)  (680 245)  routing T_13_15.lc_trk_g0_2 <X> T_13_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 245)  (683 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 245)  (684 245)  routing T_13_15.lc_trk_g2_3 <X> T_13_15.wire_logic_cluster/lc_2/in_1
 (31 5)  (685 245)  (685 245)  routing T_13_15.lc_trk_g2_7 <X> T_13_15.wire_logic_cluster/lc_2/in_3
 (36 5)  (690 245)  (690 245)  LC_2 Logic Functioning bit
 (38 5)  (692 245)  (692 245)  LC_2 Logic Functioning bit
 (43 5)  (697 245)  (697 245)  LC_2 Logic Functioning bit
 (9 6)  (663 246)  (663 246)  routing T_13_15.sp4_h_r_1 <X> T_13_15.sp4_h_l_41
 (10 6)  (664 246)  (664 246)  routing T_13_15.sp4_h_r_1 <X> T_13_15.sp4_h_l_41
 (16 6)  (670 246)  (670 246)  routing T_13_15.sp4_v_b_5 <X> T_13_15.lc_trk_g1_5
 (17 6)  (671 246)  (671 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (672 246)  (672 246)  routing T_13_15.sp4_v_b_5 <X> T_13_15.lc_trk_g1_5
 (22 7)  (676 247)  (676 247)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (677 247)  (677 247)  routing T_13_15.sp4_v_b_22 <X> T_13_15.lc_trk_g1_6
 (24 7)  (678 247)  (678 247)  routing T_13_15.sp4_v_b_22 <X> T_13_15.lc_trk_g1_6
 (9 8)  (663 248)  (663 248)  routing T_13_15.sp4_v_t_42 <X> T_13_15.sp4_h_r_7
 (11 8)  (665 248)  (665 248)  routing T_13_15.sp4_v_t_37 <X> T_13_15.sp4_v_b_8
 (13 8)  (667 248)  (667 248)  routing T_13_15.sp4_v_t_37 <X> T_13_15.sp4_v_b_8
 (14 8)  (668 248)  (668 248)  routing T_13_15.sp4_v_t_21 <X> T_13_15.lc_trk_g2_0
 (15 8)  (669 248)  (669 248)  routing T_13_15.tnl_op_1 <X> T_13_15.lc_trk_g2_1
 (17 8)  (671 248)  (671 248)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (21 8)  (675 248)  (675 248)  routing T_13_15.rgt_op_3 <X> T_13_15.lc_trk_g2_3
 (22 8)  (676 248)  (676 248)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (678 248)  (678 248)  routing T_13_15.rgt_op_3 <X> T_13_15.lc_trk_g2_3
 (25 8)  (679 248)  (679 248)  routing T_13_15.sp4_v_b_26 <X> T_13_15.lc_trk_g2_2
 (26 8)  (680 248)  (680 248)  routing T_13_15.lc_trk_g0_4 <X> T_13_15.wire_logic_cluster/lc_4/in_0
 (28 8)  (682 248)  (682 248)  routing T_13_15.lc_trk_g2_1 <X> T_13_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 248)  (683 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (686 248)  (686 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 248)  (687 248)  routing T_13_15.lc_trk_g3_2 <X> T_13_15.wire_logic_cluster/lc_4/in_3
 (34 8)  (688 248)  (688 248)  routing T_13_15.lc_trk_g3_2 <X> T_13_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 248)  (690 248)  LC_4 Logic Functioning bit
 (38 8)  (692 248)  (692 248)  LC_4 Logic Functioning bit
 (41 8)  (695 248)  (695 248)  LC_4 Logic Functioning bit
 (43 8)  (697 248)  (697 248)  LC_4 Logic Functioning bit
 (45 8)  (699 248)  (699 248)  LC_4 Logic Functioning bit
 (46 8)  (700 248)  (700 248)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (48 8)  (702 248)  (702 248)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (53 8)  (707 248)  (707 248)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (14 9)  (668 249)  (668 249)  routing T_13_15.sp4_v_t_21 <X> T_13_15.lc_trk_g2_0
 (16 9)  (670 249)  (670 249)  routing T_13_15.sp4_v_t_21 <X> T_13_15.lc_trk_g2_0
 (17 9)  (671 249)  (671 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (18 9)  (672 249)  (672 249)  routing T_13_15.tnl_op_1 <X> T_13_15.lc_trk_g2_1
 (22 9)  (676 249)  (676 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (677 249)  (677 249)  routing T_13_15.sp4_v_b_26 <X> T_13_15.lc_trk_g2_2
 (29 9)  (683 249)  (683 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (685 249)  (685 249)  routing T_13_15.lc_trk_g3_2 <X> T_13_15.wire_logic_cluster/lc_4/in_3
 (36 9)  (690 249)  (690 249)  LC_4 Logic Functioning bit
 (38 9)  (692 249)  (692 249)  LC_4 Logic Functioning bit
 (40 9)  (694 249)  (694 249)  LC_4 Logic Functioning bit
 (42 9)  (696 249)  (696 249)  LC_4 Logic Functioning bit
 (46 9)  (700 249)  (700 249)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (51 9)  (705 249)  (705 249)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (12 10)  (666 250)  (666 250)  routing T_13_15.sp4_v_t_39 <X> T_13_15.sp4_h_l_45
 (13 10)  (667 250)  (667 250)  routing T_13_15.sp4_h_r_8 <X> T_13_15.sp4_v_t_45
 (16 10)  (670 250)  (670 250)  routing T_13_15.sp4_v_b_37 <X> T_13_15.lc_trk_g2_5
 (17 10)  (671 250)  (671 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (672 250)  (672 250)  routing T_13_15.sp4_v_b_37 <X> T_13_15.lc_trk_g2_5
 (21 10)  (675 250)  (675 250)  routing T_13_15.wire_logic_cluster/lc_7/out <X> T_13_15.lc_trk_g2_7
 (22 10)  (676 250)  (676 250)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (679 250)  (679 250)  routing T_13_15.bnl_op_6 <X> T_13_15.lc_trk_g2_6
 (27 10)  (681 250)  (681 250)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_5/in_1
 (28 10)  (682 250)  (682 250)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 250)  (683 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 250)  (684 250)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 250)  (686 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 250)  (687 250)  routing T_13_15.lc_trk_g2_0 <X> T_13_15.wire_logic_cluster/lc_5/in_3
 (35 10)  (689 250)  (689 250)  routing T_13_15.lc_trk_g0_7 <X> T_13_15.input_2_5
 (36 10)  (690 250)  (690 250)  LC_5 Logic Functioning bit
 (37 10)  (691 250)  (691 250)  LC_5 Logic Functioning bit
 (39 10)  (693 250)  (693 250)  LC_5 Logic Functioning bit
 (43 10)  (697 250)  (697 250)  LC_5 Logic Functioning bit
 (51 10)  (705 250)  (705 250)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (11 11)  (665 251)  (665 251)  routing T_13_15.sp4_v_t_39 <X> T_13_15.sp4_h_l_45
 (12 11)  (666 251)  (666 251)  routing T_13_15.sp4_h_r_8 <X> T_13_15.sp4_v_t_45
 (13 11)  (667 251)  (667 251)  routing T_13_15.sp4_v_t_39 <X> T_13_15.sp4_h_l_45
 (14 11)  (668 251)  (668 251)  routing T_13_15.tnl_op_4 <X> T_13_15.lc_trk_g2_4
 (15 11)  (669 251)  (669 251)  routing T_13_15.tnl_op_4 <X> T_13_15.lc_trk_g2_4
 (17 11)  (671 251)  (671 251)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (18 11)  (672 251)  (672 251)  routing T_13_15.sp4_v_b_37 <X> T_13_15.lc_trk_g2_5
 (22 11)  (676 251)  (676 251)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (679 251)  (679 251)  routing T_13_15.bnl_op_6 <X> T_13_15.lc_trk_g2_6
 (26 11)  (680 251)  (680 251)  routing T_13_15.lc_trk_g1_2 <X> T_13_15.wire_logic_cluster/lc_5/in_0
 (27 11)  (681 251)  (681 251)  routing T_13_15.lc_trk_g1_2 <X> T_13_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 251)  (683 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 251)  (684 251)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_5/in_1
 (32 11)  (686 251)  (686 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (689 251)  (689 251)  routing T_13_15.lc_trk_g0_7 <X> T_13_15.input_2_5
 (36 11)  (690 251)  (690 251)  LC_5 Logic Functioning bit
 (37 11)  (691 251)  (691 251)  LC_5 Logic Functioning bit
 (38 11)  (692 251)  (692 251)  LC_5 Logic Functioning bit
 (39 11)  (693 251)  (693 251)  LC_5 Logic Functioning bit
 (17 12)  (671 252)  (671 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (22 12)  (676 252)  (676 252)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (678 252)  (678 252)  routing T_13_15.tnl_op_3 <X> T_13_15.lc_trk_g3_3
 (25 12)  (679 252)  (679 252)  routing T_13_15.sp4_h_r_34 <X> T_13_15.lc_trk_g3_2
 (27 12)  (681 252)  (681 252)  routing T_13_15.lc_trk_g1_6 <X> T_13_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 252)  (683 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 252)  (684 252)  routing T_13_15.lc_trk_g1_6 <X> T_13_15.wire_logic_cluster/lc_6/in_1
 (31 12)  (685 252)  (685 252)  routing T_13_15.lc_trk_g2_7 <X> T_13_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 252)  (686 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 252)  (687 252)  routing T_13_15.lc_trk_g2_7 <X> T_13_15.wire_logic_cluster/lc_6/in_3
 (42 12)  (696 252)  (696 252)  LC_6 Logic Functioning bit
 (50 12)  (704 252)  (704 252)  Cascade bit: LH_LC06_inmux02_5

 (52 12)  (706 252)  (706 252)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (18 13)  (672 253)  (672 253)  routing T_13_15.sp4_r_v_b_41 <X> T_13_15.lc_trk_g3_1
 (21 13)  (675 253)  (675 253)  routing T_13_15.tnl_op_3 <X> T_13_15.lc_trk_g3_3
 (22 13)  (676 253)  (676 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (677 253)  (677 253)  routing T_13_15.sp4_h_r_34 <X> T_13_15.lc_trk_g3_2
 (24 13)  (678 253)  (678 253)  routing T_13_15.sp4_h_r_34 <X> T_13_15.lc_trk_g3_2
 (26 13)  (680 253)  (680 253)  routing T_13_15.lc_trk_g0_2 <X> T_13_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 253)  (683 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 253)  (684 253)  routing T_13_15.lc_trk_g1_6 <X> T_13_15.wire_logic_cluster/lc_6/in_1
 (31 13)  (685 253)  (685 253)  routing T_13_15.lc_trk_g2_7 <X> T_13_15.wire_logic_cluster/lc_6/in_3
 (36 13)  (690 253)  (690 253)  LC_6 Logic Functioning bit
 (38 13)  (692 253)  (692 253)  LC_6 Logic Functioning bit
 (43 13)  (697 253)  (697 253)  LC_6 Logic Functioning bit
 (1 14)  (655 254)  (655 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (13 14)  (667 254)  (667 254)  routing T_13_15.sp4_h_r_11 <X> T_13_15.sp4_v_t_46
 (22 14)  (676 254)  (676 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (677 254)  (677 254)  routing T_13_15.sp4_v_b_47 <X> T_13_15.lc_trk_g3_7
 (24 14)  (678 254)  (678 254)  routing T_13_15.sp4_v_b_47 <X> T_13_15.lc_trk_g3_7
 (28 14)  (682 254)  (682 254)  routing T_13_15.lc_trk_g2_4 <X> T_13_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 254)  (683 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 254)  (684 254)  routing T_13_15.lc_trk_g2_4 <X> T_13_15.wire_logic_cluster/lc_7/in_1
 (32 14)  (686 254)  (686 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 254)  (687 254)  routing T_13_15.lc_trk_g2_2 <X> T_13_15.wire_logic_cluster/lc_7/in_3
 (41 14)  (695 254)  (695 254)  LC_7 Logic Functioning bit
 (43 14)  (697 254)  (697 254)  LC_7 Logic Functioning bit
 (46 14)  (700 254)  (700 254)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (51 14)  (705 254)  (705 254)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (0 15)  (654 255)  (654 255)  routing T_13_15.lc_trk_g1_5 <X> T_13_15.wire_logic_cluster/lc_7/s_r
 (1 15)  (655 255)  (655 255)  routing T_13_15.lc_trk_g1_5 <X> T_13_15.wire_logic_cluster/lc_7/s_r
 (4 15)  (658 255)  (658 255)  routing T_13_15.sp4_h_r_1 <X> T_13_15.sp4_h_l_44
 (6 15)  (660 255)  (660 255)  routing T_13_15.sp4_h_r_1 <X> T_13_15.sp4_h_l_44
 (12 15)  (666 255)  (666 255)  routing T_13_15.sp4_h_r_11 <X> T_13_15.sp4_v_t_46
 (22 15)  (676 255)  (676 255)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (26 15)  (680 255)  (680 255)  routing T_13_15.lc_trk_g1_2 <X> T_13_15.wire_logic_cluster/lc_7/in_0
 (27 15)  (681 255)  (681 255)  routing T_13_15.lc_trk_g1_2 <X> T_13_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 255)  (683 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (685 255)  (685 255)  routing T_13_15.lc_trk_g2_2 <X> T_13_15.wire_logic_cluster/lc_7/in_3


LogicTile_14_15

 (4 1)  (712 241)  (712 241)  routing T_14_15.sp4_h_l_41 <X> T_14_15.sp4_h_r_0
 (6 1)  (714 241)  (714 241)  routing T_14_15.sp4_h_l_41 <X> T_14_15.sp4_h_r_0
 (21 2)  (729 242)  (729 242)  routing T_14_15.sp4_h_l_2 <X> T_14_15.lc_trk_g0_7
 (22 2)  (730 242)  (730 242)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (731 242)  (731 242)  routing T_14_15.sp4_h_l_2 <X> T_14_15.lc_trk_g0_7
 (24 2)  (732 242)  (732 242)  routing T_14_15.sp4_h_l_2 <X> T_14_15.lc_trk_g0_7
 (22 3)  (730 243)  (730 243)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (732 243)  (732 243)  routing T_14_15.top_op_6 <X> T_14_15.lc_trk_g0_6
 (25 3)  (733 243)  (733 243)  routing T_14_15.top_op_6 <X> T_14_15.lc_trk_g0_6
 (8 4)  (716 244)  (716 244)  routing T_14_15.sp4_h_l_45 <X> T_14_15.sp4_h_r_4
 (10 4)  (718 244)  (718 244)  routing T_14_15.sp4_h_l_45 <X> T_14_15.sp4_h_r_4
 (22 4)  (730 244)  (730 244)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (731 244)  (731 244)  routing T_14_15.sp4_v_b_19 <X> T_14_15.lc_trk_g1_3
 (24 4)  (732 244)  (732 244)  routing T_14_15.sp4_v_b_19 <X> T_14_15.lc_trk_g1_3
 (29 4)  (737 244)  (737 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 244)  (738 244)  routing T_14_15.lc_trk_g0_7 <X> T_14_15.wire_logic_cluster/lc_2/in_1
 (31 4)  (739 244)  (739 244)  routing T_14_15.lc_trk_g3_4 <X> T_14_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 244)  (740 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 244)  (741 244)  routing T_14_15.lc_trk_g3_4 <X> T_14_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 244)  (742 244)  routing T_14_15.lc_trk_g3_4 <X> T_14_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 244)  (744 244)  LC_2 Logic Functioning bit
 (38 4)  (746 244)  (746 244)  LC_2 Logic Functioning bit
 (41 4)  (749 244)  (749 244)  LC_2 Logic Functioning bit
 (43 4)  (751 244)  (751 244)  LC_2 Logic Functioning bit
 (47 4)  (755 244)  (755 244)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (48 4)  (756 244)  (756 244)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (26 5)  (734 245)  (734 245)  routing T_14_15.lc_trk_g2_2 <X> T_14_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 245)  (736 245)  routing T_14_15.lc_trk_g2_2 <X> T_14_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 245)  (737 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 245)  (738 245)  routing T_14_15.lc_trk_g0_7 <X> T_14_15.wire_logic_cluster/lc_2/in_1
 (32 5)  (740 245)  (740 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (742 245)  (742 245)  routing T_14_15.lc_trk_g1_3 <X> T_14_15.input_2_2
 (35 5)  (743 245)  (743 245)  routing T_14_15.lc_trk_g1_3 <X> T_14_15.input_2_2
 (36 5)  (744 245)  (744 245)  LC_2 Logic Functioning bit
 (38 5)  (746 245)  (746 245)  LC_2 Logic Functioning bit
 (41 5)  (749 245)  (749 245)  LC_2 Logic Functioning bit
 (42 5)  (750 245)  (750 245)  LC_2 Logic Functioning bit
 (43 5)  (751 245)  (751 245)  LC_2 Logic Functioning bit
 (47 5)  (755 245)  (755 245)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (48 5)  (756 245)  (756 245)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (15 6)  (723 246)  (723 246)  routing T_14_15.sp4_v_b_21 <X> T_14_15.lc_trk_g1_5
 (16 6)  (724 246)  (724 246)  routing T_14_15.sp4_v_b_21 <X> T_14_15.lc_trk_g1_5
 (17 6)  (725 246)  (725 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (29 6)  (737 246)  (737 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 246)  (738 246)  routing T_14_15.lc_trk_g0_6 <X> T_14_15.wire_logic_cluster/lc_3/in_1
 (32 6)  (740 246)  (740 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 246)  (741 246)  routing T_14_15.lc_trk_g3_1 <X> T_14_15.wire_logic_cluster/lc_3/in_3
 (34 6)  (742 246)  (742 246)  routing T_14_15.lc_trk_g3_1 <X> T_14_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 246)  (744 246)  LC_3 Logic Functioning bit
 (38 6)  (746 246)  (746 246)  LC_3 Logic Functioning bit
 (46 6)  (754 246)  (754 246)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (28 7)  (736 247)  (736 247)  routing T_14_15.lc_trk_g2_1 <X> T_14_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 247)  (737 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 247)  (738 247)  routing T_14_15.lc_trk_g0_6 <X> T_14_15.wire_logic_cluster/lc_3/in_1
 (36 7)  (744 247)  (744 247)  LC_3 Logic Functioning bit
 (37 7)  (745 247)  (745 247)  LC_3 Logic Functioning bit
 (38 7)  (746 247)  (746 247)  LC_3 Logic Functioning bit
 (39 7)  (747 247)  (747 247)  LC_3 Logic Functioning bit
 (41 7)  (749 247)  (749 247)  LC_3 Logic Functioning bit
 (43 7)  (751 247)  (751 247)  LC_3 Logic Functioning bit
 (16 8)  (724 248)  (724 248)  routing T_14_15.sp4_v_b_33 <X> T_14_15.lc_trk_g2_1
 (17 8)  (725 248)  (725 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (726 248)  (726 248)  routing T_14_15.sp4_v_b_33 <X> T_14_15.lc_trk_g2_1
 (25 8)  (733 248)  (733 248)  routing T_14_15.bnl_op_2 <X> T_14_15.lc_trk_g2_2
 (18 9)  (726 249)  (726 249)  routing T_14_15.sp4_v_b_33 <X> T_14_15.lc_trk_g2_1
 (22 9)  (730 249)  (730 249)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (733 249)  (733 249)  routing T_14_15.bnl_op_2 <X> T_14_15.lc_trk_g2_2
 (4 11)  (712 251)  (712 251)  routing T_14_15.sp4_h_r_10 <X> T_14_15.sp4_h_l_43
 (6 11)  (714 251)  (714 251)  routing T_14_15.sp4_h_r_10 <X> T_14_15.sp4_h_l_43
 (8 12)  (716 252)  (716 252)  routing T_14_15.sp4_v_b_4 <X> T_14_15.sp4_h_r_10
 (9 12)  (717 252)  (717 252)  routing T_14_15.sp4_v_b_4 <X> T_14_15.sp4_h_r_10
 (10 12)  (718 252)  (718 252)  routing T_14_15.sp4_v_b_4 <X> T_14_15.sp4_h_r_10
 (15 12)  (723 252)  (723 252)  routing T_14_15.sp4_v_t_28 <X> T_14_15.lc_trk_g3_1
 (16 12)  (724 252)  (724 252)  routing T_14_15.sp4_v_t_28 <X> T_14_15.lc_trk_g3_1
 (17 12)  (725 252)  (725 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (5 14)  (713 254)  (713 254)  routing T_14_15.sp4_v_t_38 <X> T_14_15.sp4_h_l_44
 (8 14)  (716 254)  (716 254)  routing T_14_15.sp4_h_r_10 <X> T_14_15.sp4_h_l_47
 (27 14)  (735 254)  (735 254)  routing T_14_15.lc_trk_g1_5 <X> T_14_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 254)  (737 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 254)  (738 254)  routing T_14_15.lc_trk_g1_5 <X> T_14_15.wire_logic_cluster/lc_7/in_1
 (32 14)  (740 254)  (740 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 254)  (741 254)  routing T_14_15.lc_trk_g2_2 <X> T_14_15.wire_logic_cluster/lc_7/in_3
 (35 14)  (743 254)  (743 254)  routing T_14_15.lc_trk_g0_7 <X> T_14_15.input_2_7
 (36 14)  (744 254)  (744 254)  LC_7 Logic Functioning bit
 (37 14)  (745 254)  (745 254)  LC_7 Logic Functioning bit
 (38 14)  (746 254)  (746 254)  LC_7 Logic Functioning bit
 (42 14)  (750 254)  (750 254)  LC_7 Logic Functioning bit
 (43 14)  (751 254)  (751 254)  LC_7 Logic Functioning bit
 (51 14)  (759 254)  (759 254)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (52 14)  (760 254)  (760 254)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (4 15)  (712 255)  (712 255)  routing T_14_15.sp4_v_t_38 <X> T_14_15.sp4_h_l_44
 (6 15)  (714 255)  (714 255)  routing T_14_15.sp4_v_t_38 <X> T_14_15.sp4_h_l_44
 (14 15)  (722 255)  (722 255)  routing T_14_15.sp4_h_l_17 <X> T_14_15.lc_trk_g3_4
 (15 15)  (723 255)  (723 255)  routing T_14_15.sp4_h_l_17 <X> T_14_15.lc_trk_g3_4
 (16 15)  (724 255)  (724 255)  routing T_14_15.sp4_h_l_17 <X> T_14_15.lc_trk_g3_4
 (17 15)  (725 255)  (725 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (28 15)  (736 255)  (736 255)  routing T_14_15.lc_trk_g2_1 <X> T_14_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 255)  (737 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (739 255)  (739 255)  routing T_14_15.lc_trk_g2_2 <X> T_14_15.wire_logic_cluster/lc_7/in_3
 (32 15)  (740 255)  (740 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (743 255)  (743 255)  routing T_14_15.lc_trk_g0_7 <X> T_14_15.input_2_7
 (36 15)  (744 255)  (744 255)  LC_7 Logic Functioning bit
 (37 15)  (745 255)  (745 255)  LC_7 Logic Functioning bit
 (42 15)  (750 255)  (750 255)  LC_7 Logic Functioning bit
 (43 15)  (751 255)  (751 255)  LC_7 Logic Functioning bit
 (47 15)  (755 255)  (755 255)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_15_15

 (4 0)  (766 240)  (766 240)  routing T_15_15.sp4_v_t_41 <X> T_15_15.sp4_v_b_0
 (6 0)  (768 240)  (768 240)  routing T_15_15.sp4_v_t_41 <X> T_15_15.sp4_v_b_0
 (21 0)  (783 240)  (783 240)  routing T_15_15.wire_logic_cluster/lc_3/out <X> T_15_15.lc_trk_g0_3
 (22 0)  (784 240)  (784 240)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (787 240)  (787 240)  routing T_15_15.lft_op_2 <X> T_15_15.lc_trk_g0_2
 (22 1)  (784 241)  (784 241)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (786 241)  (786 241)  routing T_15_15.lft_op_2 <X> T_15_15.lc_trk_g0_2
 (2 2)  (764 242)  (764 242)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (14 2)  (776 242)  (776 242)  routing T_15_15.wire_logic_cluster/lc_4/out <X> T_15_15.lc_trk_g0_4
 (15 2)  (777 242)  (777 242)  routing T_15_15.sp4_h_r_13 <X> T_15_15.lc_trk_g0_5
 (16 2)  (778 242)  (778 242)  routing T_15_15.sp4_h_r_13 <X> T_15_15.lc_trk_g0_5
 (17 2)  (779 242)  (779 242)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (780 242)  (780 242)  routing T_15_15.sp4_h_r_13 <X> T_15_15.lc_trk_g0_5
 (31 2)  (793 242)  (793 242)  routing T_15_15.lc_trk_g2_6 <X> T_15_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 242)  (794 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 242)  (795 242)  routing T_15_15.lc_trk_g2_6 <X> T_15_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 242)  (798 242)  LC_1 Logic Functioning bit
 (37 2)  (799 242)  (799 242)  LC_1 Logic Functioning bit
 (38 2)  (800 242)  (800 242)  LC_1 Logic Functioning bit
 (39 2)  (801 242)  (801 242)  LC_1 Logic Functioning bit
 (45 2)  (807 242)  (807 242)  LC_1 Logic Functioning bit
 (0 3)  (762 243)  (762 243)  routing T_15_15.lc_trk_g1_1 <X> T_15_15.wire_logic_cluster/lc_7/clk
 (2 3)  (764 243)  (764 243)  routing T_15_15.lc_trk_g1_1 <X> T_15_15.wire_logic_cluster/lc_7/clk
 (17 3)  (779 243)  (779 243)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (31 3)  (793 243)  (793 243)  routing T_15_15.lc_trk_g2_6 <X> T_15_15.wire_logic_cluster/lc_1/in_3
 (36 3)  (798 243)  (798 243)  LC_1 Logic Functioning bit
 (37 3)  (799 243)  (799 243)  LC_1 Logic Functioning bit
 (38 3)  (800 243)  (800 243)  LC_1 Logic Functioning bit
 (39 3)  (801 243)  (801 243)  LC_1 Logic Functioning bit
 (44 3)  (806 243)  (806 243)  LC_1 Logic Functioning bit
 (1 4)  (763 244)  (763 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (5 4)  (767 244)  (767 244)  routing T_15_15.sp4_h_l_37 <X> T_15_15.sp4_h_r_3
 (15 4)  (777 244)  (777 244)  routing T_15_15.sp4_h_r_9 <X> T_15_15.lc_trk_g1_1
 (16 4)  (778 244)  (778 244)  routing T_15_15.sp4_h_r_9 <X> T_15_15.lc_trk_g1_1
 (17 4)  (779 244)  (779 244)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (780 244)  (780 244)  routing T_15_15.sp4_h_r_9 <X> T_15_15.lc_trk_g1_1
 (32 4)  (794 244)  (794 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 244)  (795 244)  routing T_15_15.lc_trk_g2_1 <X> T_15_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 244)  (798 244)  LC_2 Logic Functioning bit
 (37 4)  (799 244)  (799 244)  LC_2 Logic Functioning bit
 (38 4)  (800 244)  (800 244)  LC_2 Logic Functioning bit
 (39 4)  (801 244)  (801 244)  LC_2 Logic Functioning bit
 (45 4)  (807 244)  (807 244)  LC_2 Logic Functioning bit
 (1 5)  (763 245)  (763 245)  routing T_15_15.lc_trk_g0_2 <X> T_15_15.wire_logic_cluster/lc_7/cen
 (4 5)  (766 245)  (766 245)  routing T_15_15.sp4_h_l_37 <X> T_15_15.sp4_h_r_3
 (8 5)  (770 245)  (770 245)  routing T_15_15.sp4_v_t_36 <X> T_15_15.sp4_v_b_4
 (10 5)  (772 245)  (772 245)  routing T_15_15.sp4_v_t_36 <X> T_15_15.sp4_v_b_4
 (11 5)  (773 245)  (773 245)  routing T_15_15.sp4_h_l_40 <X> T_15_15.sp4_h_r_5
 (36 5)  (798 245)  (798 245)  LC_2 Logic Functioning bit
 (37 5)  (799 245)  (799 245)  LC_2 Logic Functioning bit
 (38 5)  (800 245)  (800 245)  LC_2 Logic Functioning bit
 (39 5)  (801 245)  (801 245)  LC_2 Logic Functioning bit
 (44 5)  (806 245)  (806 245)  LC_2 Logic Functioning bit
 (3 6)  (765 246)  (765 246)  routing T_15_15.sp12_v_b_0 <X> T_15_15.sp12_v_t_23
 (8 6)  (770 246)  (770 246)  routing T_15_15.sp4_v_t_41 <X> T_15_15.sp4_h_l_41
 (9 6)  (771 246)  (771 246)  routing T_15_15.sp4_v_t_41 <X> T_15_15.sp4_h_l_41
 (11 6)  (773 246)  (773 246)  routing T_15_15.sp4_h_l_37 <X> T_15_15.sp4_v_t_40
 (17 6)  (779 246)  (779 246)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (780 246)  (780 246)  routing T_15_15.wire_logic_cluster/lc_5/out <X> T_15_15.lc_trk_g1_5
 (31 6)  (793 246)  (793 246)  routing T_15_15.lc_trk_g1_5 <X> T_15_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 246)  (794 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (796 246)  (796 246)  routing T_15_15.lc_trk_g1_5 <X> T_15_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 246)  (798 246)  LC_3 Logic Functioning bit
 (37 6)  (799 246)  (799 246)  LC_3 Logic Functioning bit
 (38 6)  (800 246)  (800 246)  LC_3 Logic Functioning bit
 (39 6)  (801 246)  (801 246)  LC_3 Logic Functioning bit
 (45 6)  (807 246)  (807 246)  LC_3 Logic Functioning bit
 (36 7)  (798 247)  (798 247)  LC_3 Logic Functioning bit
 (37 7)  (799 247)  (799 247)  LC_3 Logic Functioning bit
 (38 7)  (800 247)  (800 247)  LC_3 Logic Functioning bit
 (39 7)  (801 247)  (801 247)  LC_3 Logic Functioning bit
 (44 7)  (806 247)  (806 247)  LC_3 Logic Functioning bit
 (4 8)  (766 248)  (766 248)  routing T_15_15.sp4_h_l_37 <X> T_15_15.sp4_v_b_6
 (6 8)  (768 248)  (768 248)  routing T_15_15.sp4_h_l_37 <X> T_15_15.sp4_v_b_6
 (17 8)  (779 248)  (779 248)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (780 248)  (780 248)  routing T_15_15.wire_logic_cluster/lc_1/out <X> T_15_15.lc_trk_g2_1
 (25 8)  (787 248)  (787 248)  routing T_15_15.wire_logic_cluster/lc_2/out <X> T_15_15.lc_trk_g2_2
 (32 8)  (794 248)  (794 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (798 248)  (798 248)  LC_4 Logic Functioning bit
 (37 8)  (799 248)  (799 248)  LC_4 Logic Functioning bit
 (38 8)  (800 248)  (800 248)  LC_4 Logic Functioning bit
 (39 8)  (801 248)  (801 248)  LC_4 Logic Functioning bit
 (45 8)  (807 248)  (807 248)  LC_4 Logic Functioning bit
 (5 9)  (767 249)  (767 249)  routing T_15_15.sp4_h_l_37 <X> T_15_15.sp4_v_b_6
 (22 9)  (784 249)  (784 249)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (31 9)  (793 249)  (793 249)  routing T_15_15.lc_trk_g0_3 <X> T_15_15.wire_logic_cluster/lc_4/in_3
 (36 9)  (798 249)  (798 249)  LC_4 Logic Functioning bit
 (37 9)  (799 249)  (799 249)  LC_4 Logic Functioning bit
 (38 9)  (800 249)  (800 249)  LC_4 Logic Functioning bit
 (39 9)  (801 249)  (801 249)  LC_4 Logic Functioning bit
 (44 9)  (806 249)  (806 249)  LC_4 Logic Functioning bit
 (8 10)  (770 250)  (770 250)  routing T_15_15.sp4_h_r_11 <X> T_15_15.sp4_h_l_42
 (10 10)  (772 250)  (772 250)  routing T_15_15.sp4_h_r_11 <X> T_15_15.sp4_h_l_42
 (25 10)  (787 250)  (787 250)  routing T_15_15.wire_logic_cluster/lc_6/out <X> T_15_15.lc_trk_g2_6
 (32 10)  (794 250)  (794 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 250)  (795 250)  routing T_15_15.lc_trk_g2_2 <X> T_15_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 250)  (798 250)  LC_5 Logic Functioning bit
 (37 10)  (799 250)  (799 250)  LC_5 Logic Functioning bit
 (38 10)  (800 250)  (800 250)  LC_5 Logic Functioning bit
 (39 10)  (801 250)  (801 250)  LC_5 Logic Functioning bit
 (45 10)  (807 250)  (807 250)  LC_5 Logic Functioning bit
 (5 11)  (767 251)  (767 251)  routing T_15_15.sp4_h_l_43 <X> T_15_15.sp4_v_t_43
 (14 11)  (776 251)  (776 251)  routing T_15_15.sp4_h_l_17 <X> T_15_15.lc_trk_g2_4
 (15 11)  (777 251)  (777 251)  routing T_15_15.sp4_h_l_17 <X> T_15_15.lc_trk_g2_4
 (16 11)  (778 251)  (778 251)  routing T_15_15.sp4_h_l_17 <X> T_15_15.lc_trk_g2_4
 (17 11)  (779 251)  (779 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (22 11)  (784 251)  (784 251)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (31 11)  (793 251)  (793 251)  routing T_15_15.lc_trk_g2_2 <X> T_15_15.wire_logic_cluster/lc_5/in_3
 (36 11)  (798 251)  (798 251)  LC_5 Logic Functioning bit
 (37 11)  (799 251)  (799 251)  LC_5 Logic Functioning bit
 (38 11)  (800 251)  (800 251)  LC_5 Logic Functioning bit
 (39 11)  (801 251)  (801 251)  LC_5 Logic Functioning bit
 (11 12)  (773 252)  (773 252)  routing T_15_15.sp4_h_l_40 <X> T_15_15.sp4_v_b_11
 (12 12)  (774 252)  (774 252)  routing T_15_15.sp4_v_b_5 <X> T_15_15.sp4_h_r_11
 (13 12)  (775 252)  (775 252)  routing T_15_15.sp4_h_l_40 <X> T_15_15.sp4_v_b_11
 (31 12)  (793 252)  (793 252)  routing T_15_15.lc_trk_g0_5 <X> T_15_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 252)  (794 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (798 252)  (798 252)  LC_6 Logic Functioning bit
 (37 12)  (799 252)  (799 252)  LC_6 Logic Functioning bit
 (38 12)  (800 252)  (800 252)  LC_6 Logic Functioning bit
 (39 12)  (801 252)  (801 252)  LC_6 Logic Functioning bit
 (45 12)  (807 252)  (807 252)  LC_6 Logic Functioning bit
 (4 13)  (766 253)  (766 253)  routing T_15_15.sp4_v_t_41 <X> T_15_15.sp4_h_r_9
 (11 13)  (773 253)  (773 253)  routing T_15_15.sp4_v_b_5 <X> T_15_15.sp4_h_r_11
 (12 13)  (774 253)  (774 253)  routing T_15_15.sp4_h_l_40 <X> T_15_15.sp4_v_b_11
 (13 13)  (775 253)  (775 253)  routing T_15_15.sp4_v_b_5 <X> T_15_15.sp4_h_r_11
 (36 13)  (798 253)  (798 253)  LC_6 Logic Functioning bit
 (37 13)  (799 253)  (799 253)  LC_6 Logic Functioning bit
 (38 13)  (800 253)  (800 253)  LC_6 Logic Functioning bit
 (39 13)  (801 253)  (801 253)  LC_6 Logic Functioning bit
 (0 14)  (762 254)  (762 254)  routing T_15_15.lc_trk_g2_4 <X> T_15_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 254)  (763 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (10 14)  (772 254)  (772 254)  routing T_15_15.sp4_v_b_5 <X> T_15_15.sp4_h_l_47
 (31 14)  (793 254)  (793 254)  routing T_15_15.lc_trk_g0_4 <X> T_15_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 254)  (794 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (798 254)  (798 254)  LC_7 Logic Functioning bit
 (37 14)  (799 254)  (799 254)  LC_7 Logic Functioning bit
 (38 14)  (800 254)  (800 254)  LC_7 Logic Functioning bit
 (39 14)  (801 254)  (801 254)  LC_7 Logic Functioning bit
 (45 14)  (807 254)  (807 254)  LC_7 Logic Functioning bit
 (1 15)  (763 255)  (763 255)  routing T_15_15.lc_trk_g2_4 <X> T_15_15.wire_logic_cluster/lc_7/s_r
 (6 15)  (768 255)  (768 255)  routing T_15_15.sp4_h_r_9 <X> T_15_15.sp4_h_l_44
 (10 15)  (772 255)  (772 255)  routing T_15_15.sp4_h_l_40 <X> T_15_15.sp4_v_t_47
 (12 15)  (774 255)  (774 255)  routing T_15_15.sp4_h_l_46 <X> T_15_15.sp4_v_t_46
 (36 15)  (798 255)  (798 255)  LC_7 Logic Functioning bit
 (37 15)  (799 255)  (799 255)  LC_7 Logic Functioning bit
 (38 15)  (800 255)  (800 255)  LC_7 Logic Functioning bit
 (39 15)  (801 255)  (801 255)  LC_7 Logic Functioning bit


LogicTile_16_15

 (3 0)  (819 240)  (819 240)  routing T_16_15.sp12_v_t_23 <X> T_16_15.sp12_v_b_0
 (4 0)  (820 240)  (820 240)  routing T_16_15.sp4_v_t_41 <X> T_16_15.sp4_v_b_0
 (6 0)  (822 240)  (822 240)  routing T_16_15.sp4_v_t_41 <X> T_16_15.sp4_v_b_0
 (8 1)  (824 241)  (824 241)  routing T_16_15.sp4_h_r_1 <X> T_16_15.sp4_v_b_1
 (0 2)  (816 242)  (816 242)  routing T_16_15.lc_trk_g2_0 <X> T_16_15.wire_logic_cluster/lc_7/clk
 (2 2)  (818 242)  (818 242)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (3 2)  (819 242)  (819 242)  routing T_16_15.sp12_v_t_23 <X> T_16_15.sp12_h_l_23
 (31 2)  (847 242)  (847 242)  routing T_16_15.lc_trk_g1_7 <X> T_16_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 242)  (848 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (850 242)  (850 242)  routing T_16_15.lc_trk_g1_7 <X> T_16_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 242)  (852 242)  LC_1 Logic Functioning bit
 (37 2)  (853 242)  (853 242)  LC_1 Logic Functioning bit
 (38 2)  (854 242)  (854 242)  LC_1 Logic Functioning bit
 (39 2)  (855 242)  (855 242)  LC_1 Logic Functioning bit
 (45 2)  (861 242)  (861 242)  LC_1 Logic Functioning bit
 (47 2)  (863 242)  (863 242)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (2 3)  (818 243)  (818 243)  routing T_16_15.lc_trk_g2_0 <X> T_16_15.wire_logic_cluster/lc_7/clk
 (5 3)  (821 243)  (821 243)  routing T_16_15.sp4_h_l_37 <X> T_16_15.sp4_v_t_37
 (31 3)  (847 243)  (847 243)  routing T_16_15.lc_trk_g1_7 <X> T_16_15.wire_logic_cluster/lc_1/in_3
 (36 3)  (852 243)  (852 243)  LC_1 Logic Functioning bit
 (37 3)  (853 243)  (853 243)  LC_1 Logic Functioning bit
 (38 3)  (854 243)  (854 243)  LC_1 Logic Functioning bit
 (39 3)  (855 243)  (855 243)  LC_1 Logic Functioning bit
 (44 3)  (860 243)  (860 243)  LC_1 Logic Functioning bit
 (1 4)  (817 244)  (817 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (21 4)  (837 244)  (837 244)  routing T_16_15.sp4_h_r_11 <X> T_16_15.lc_trk_g1_3
 (22 4)  (838 244)  (838 244)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (839 244)  (839 244)  routing T_16_15.sp4_h_r_11 <X> T_16_15.lc_trk_g1_3
 (24 4)  (840 244)  (840 244)  routing T_16_15.sp4_h_r_11 <X> T_16_15.lc_trk_g1_3
 (0 5)  (816 245)  (816 245)  routing T_16_15.lc_trk_g1_3 <X> T_16_15.wire_logic_cluster/lc_7/cen
 (1 5)  (817 245)  (817 245)  routing T_16_15.lc_trk_g1_3 <X> T_16_15.wire_logic_cluster/lc_7/cen
 (9 5)  (825 245)  (825 245)  routing T_16_15.sp4_v_t_41 <X> T_16_15.sp4_v_b_4
 (21 6)  (837 246)  (837 246)  routing T_16_15.lft_op_7 <X> T_16_15.lc_trk_g1_7
 (22 6)  (838 246)  (838 246)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (840 246)  (840 246)  routing T_16_15.lft_op_7 <X> T_16_15.lc_trk_g1_7
 (4 8)  (820 248)  (820 248)  routing T_16_15.sp4_h_l_37 <X> T_16_15.sp4_v_b_6
 (6 8)  (822 248)  (822 248)  routing T_16_15.sp4_h_l_37 <X> T_16_15.sp4_v_b_6
 (5 9)  (821 249)  (821 249)  routing T_16_15.sp4_h_l_37 <X> T_16_15.sp4_v_b_6
 (14 9)  (830 249)  (830 249)  routing T_16_15.sp12_v_b_16 <X> T_16_15.lc_trk_g2_0
 (16 9)  (832 249)  (832 249)  routing T_16_15.sp12_v_b_16 <X> T_16_15.lc_trk_g2_0
 (17 9)  (833 249)  (833 249)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (11 12)  (827 252)  (827 252)  routing T_16_15.sp4_h_l_40 <X> T_16_15.sp4_v_b_11
 (12 12)  (828 252)  (828 252)  routing T_16_15.sp4_h_l_45 <X> T_16_15.sp4_h_r_11
 (13 12)  (829 252)  (829 252)  routing T_16_15.sp4_h_l_40 <X> T_16_15.sp4_v_b_11
 (12 13)  (828 253)  (828 253)  routing T_16_15.sp4_h_l_40 <X> T_16_15.sp4_v_b_11
 (13 13)  (829 253)  (829 253)  routing T_16_15.sp4_h_l_45 <X> T_16_15.sp4_h_r_11
 (0 14)  (816 254)  (816 254)  routing T_16_15.lc_trk_g3_5 <X> T_16_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 254)  (817 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (16 14)  (832 254)  (832 254)  routing T_16_15.sp12_v_b_21 <X> T_16_15.lc_trk_g3_5
 (17 14)  (833 254)  (833 254)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (0 15)  (816 255)  (816 255)  routing T_16_15.lc_trk_g3_5 <X> T_16_15.wire_logic_cluster/lc_7/s_r
 (1 15)  (817 255)  (817 255)  routing T_16_15.lc_trk_g3_5 <X> T_16_15.wire_logic_cluster/lc_7/s_r
 (18 15)  (834 255)  (834 255)  routing T_16_15.sp12_v_b_21 <X> T_16_15.lc_trk_g3_5


LogicTile_17_15

 (8 2)  (882 242)  (882 242)  routing T_17_15.sp4_v_t_36 <X> T_17_15.sp4_h_l_36
 (9 2)  (883 242)  (883 242)  routing T_17_15.sp4_v_t_36 <X> T_17_15.sp4_h_l_36
 (13 8)  (887 248)  (887 248)  routing T_17_15.sp4_h_l_45 <X> T_17_15.sp4_v_b_8
 (12 9)  (886 249)  (886 249)  routing T_17_15.sp4_h_l_45 <X> T_17_15.sp4_v_b_8
 (10 11)  (884 251)  (884 251)  routing T_17_15.sp4_h_l_39 <X> T_17_15.sp4_v_t_42
 (19 13)  (893 253)  (893 253)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_18_15

 (26 4)  (954 244)  (954 244)  routing T_18_15.lc_trk_g2_4 <X> T_18_15.wire_logic_cluster/lc_2/in_0
 (27 4)  (955 244)  (955 244)  routing T_18_15.lc_trk_g3_4 <X> T_18_15.wire_logic_cluster/lc_2/in_1
 (28 4)  (956 244)  (956 244)  routing T_18_15.lc_trk_g3_4 <X> T_18_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 244)  (957 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (958 244)  (958 244)  routing T_18_15.lc_trk_g3_4 <X> T_18_15.wire_logic_cluster/lc_2/in_1
 (32 4)  (960 244)  (960 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 244)  (961 244)  routing T_18_15.lc_trk_g3_0 <X> T_18_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (962 244)  (962 244)  routing T_18_15.lc_trk_g3_0 <X> T_18_15.wire_logic_cluster/lc_2/in_3
 (35 4)  (963 244)  (963 244)  routing T_18_15.lc_trk_g1_5 <X> T_18_15.input_2_2
 (36 4)  (964 244)  (964 244)  LC_2 Logic Functioning bit
 (37 4)  (965 244)  (965 244)  LC_2 Logic Functioning bit
 (39 4)  (967 244)  (967 244)  LC_2 Logic Functioning bit
 (41 4)  (969 244)  (969 244)  LC_2 Logic Functioning bit
 (43 4)  (971 244)  (971 244)  LC_2 Logic Functioning bit
 (8 5)  (936 245)  (936 245)  routing T_18_15.sp4_h_l_41 <X> T_18_15.sp4_v_b_4
 (9 5)  (937 245)  (937 245)  routing T_18_15.sp4_h_l_41 <X> T_18_15.sp4_v_b_4
 (28 5)  (956 245)  (956 245)  routing T_18_15.lc_trk_g2_4 <X> T_18_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 245)  (957 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (32 5)  (960 245)  (960 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (962 245)  (962 245)  routing T_18_15.lc_trk_g1_5 <X> T_18_15.input_2_2
 (36 5)  (964 245)  (964 245)  LC_2 Logic Functioning bit
 (37 5)  (965 245)  (965 245)  LC_2 Logic Functioning bit
 (39 5)  (967 245)  (967 245)  LC_2 Logic Functioning bit
 (15 6)  (943 246)  (943 246)  routing T_18_15.sp4_v_b_21 <X> T_18_15.lc_trk_g1_5
 (16 6)  (944 246)  (944 246)  routing T_18_15.sp4_v_b_21 <X> T_18_15.lc_trk_g1_5
 (17 6)  (945 246)  (945 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (8 7)  (936 247)  (936 247)  routing T_18_15.sp4_h_l_41 <X> T_18_15.sp4_v_t_41
 (14 11)  (942 251)  (942 251)  routing T_18_15.sp4_r_v_b_36 <X> T_18_15.lc_trk_g2_4
 (17 11)  (945 251)  (945 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (14 12)  (942 252)  (942 252)  routing T_18_15.sp4_h_r_40 <X> T_18_15.lc_trk_g3_0
 (14 13)  (942 253)  (942 253)  routing T_18_15.sp4_h_r_40 <X> T_18_15.lc_trk_g3_0
 (15 13)  (943 253)  (943 253)  routing T_18_15.sp4_h_r_40 <X> T_18_15.lc_trk_g3_0
 (16 13)  (944 253)  (944 253)  routing T_18_15.sp4_h_r_40 <X> T_18_15.lc_trk_g3_0
 (17 13)  (945 253)  (945 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (14 14)  (942 254)  (942 254)  routing T_18_15.sp4_v_t_17 <X> T_18_15.lc_trk_g3_4
 (16 15)  (944 255)  (944 255)  routing T_18_15.sp4_v_t_17 <X> T_18_15.lc_trk_g3_4
 (17 15)  (945 255)  (945 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4


LogicTile_19_15

 (25 0)  (1007 240)  (1007 240)  routing T_19_15.lft_op_2 <X> T_19_15.lc_trk_g0_2
 (22 1)  (1004 241)  (1004 241)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (1006 241)  (1006 241)  routing T_19_15.lft_op_2 <X> T_19_15.lc_trk_g0_2
 (29 2)  (1011 242)  (1011 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (1014 242)  (1014 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (1015 242)  (1015 242)  routing T_19_15.lc_trk_g3_1 <X> T_19_15.wire_logic_cluster/lc_1/in_3
 (34 2)  (1016 242)  (1016 242)  routing T_19_15.lc_trk_g3_1 <X> T_19_15.wire_logic_cluster/lc_1/in_3
 (35 2)  (1017 242)  (1017 242)  routing T_19_15.lc_trk_g3_6 <X> T_19_15.input_2_1
 (36 2)  (1018 242)  (1018 242)  LC_1 Logic Functioning bit
 (38 2)  (1020 242)  (1020 242)  LC_1 Logic Functioning bit
 (41 2)  (1023 242)  (1023 242)  LC_1 Logic Functioning bit
 (42 2)  (1024 242)  (1024 242)  LC_1 Logic Functioning bit
 (43 2)  (1025 242)  (1025 242)  LC_1 Logic Functioning bit
 (27 3)  (1009 243)  (1009 243)  routing T_19_15.lc_trk_g3_0 <X> T_19_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (1010 243)  (1010 243)  routing T_19_15.lc_trk_g3_0 <X> T_19_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 243)  (1011 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (1012 243)  (1012 243)  routing T_19_15.lc_trk_g0_2 <X> T_19_15.wire_logic_cluster/lc_1/in_1
 (32 3)  (1014 243)  (1014 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (1015 243)  (1015 243)  routing T_19_15.lc_trk_g3_6 <X> T_19_15.input_2_1
 (34 3)  (1016 243)  (1016 243)  routing T_19_15.lc_trk_g3_6 <X> T_19_15.input_2_1
 (35 3)  (1017 243)  (1017 243)  routing T_19_15.lc_trk_g3_6 <X> T_19_15.input_2_1
 (36 3)  (1018 243)  (1018 243)  LC_1 Logic Functioning bit
 (38 3)  (1020 243)  (1020 243)  LC_1 Logic Functioning bit
 (42 3)  (1024 243)  (1024 243)  LC_1 Logic Functioning bit
 (5 7)  (987 247)  (987 247)  routing T_19_15.sp4_h_l_38 <X> T_19_15.sp4_v_t_38
 (2 8)  (984 248)  (984 248)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (17 12)  (999 252)  (999 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (14 13)  (996 253)  (996 253)  routing T_19_15.sp4_h_r_24 <X> T_19_15.lc_trk_g3_0
 (15 13)  (997 253)  (997 253)  routing T_19_15.sp4_h_r_24 <X> T_19_15.lc_trk_g3_0
 (16 13)  (998 253)  (998 253)  routing T_19_15.sp4_h_r_24 <X> T_19_15.lc_trk_g3_0
 (17 13)  (999 253)  (999 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (18 13)  (1000 253)  (1000 253)  routing T_19_15.sp4_r_v_b_41 <X> T_19_15.lc_trk_g3_1
 (25 14)  (1007 254)  (1007 254)  routing T_19_15.sp4_v_b_38 <X> T_19_15.lc_trk_g3_6
 (10 15)  (992 255)  (992 255)  routing T_19_15.sp4_h_l_40 <X> T_19_15.sp4_v_t_47
 (22 15)  (1004 255)  (1004 255)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (1005 255)  (1005 255)  routing T_19_15.sp4_v_b_38 <X> T_19_15.lc_trk_g3_6
 (25 15)  (1007 255)  (1007 255)  routing T_19_15.sp4_v_b_38 <X> T_19_15.lc_trk_g3_6


LogicTile_21_15

 (5 2)  (1095 242)  (1095 242)  routing T_21_15.sp4_v_t_37 <X> T_21_15.sp4_h_l_37
 (6 3)  (1096 243)  (1096 243)  routing T_21_15.sp4_v_t_37 <X> T_21_15.sp4_h_l_37


LogicTile_22_15

 (5 0)  (1149 240)  (1149 240)  routing T_22_15.sp4_h_l_44 <X> T_22_15.sp4_h_r_0
 (4 1)  (1148 241)  (1148 241)  routing T_22_15.sp4_h_l_44 <X> T_22_15.sp4_h_r_0


RAM_Tile_25_15

 (3 1)  (1309 241)  (1309 241)  routing T_25_15.sp12_h_l_23 <X> T_25_15.sp12_v_b_0
 (7 1)  (1313 241)  (1313 241)  Ram config bit: MEMB_Power_Up_Control

 (2 2)  (1308 242)  (1308 242)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_bram/ram/RCLK
 (4 2)  (1310 242)  (1310 242)  routing T_25_15.sp4_v_b_0 <X> T_25_15.sp4_v_t_37
 (0 3)  (1306 243)  (1306 243)  routing T_25_15.lc_trk_g1_1 <X> T_25_15.wire_bram/ram/RCLK
 (2 3)  (1308 243)  (1308 243)  routing T_25_15.lc_trk_g1_1 <X> T_25_15.wire_bram/ram/RCLK
 (14 3)  (1320 243)  (1320 243)  routing T_25_15.sp4_h_r_4 <X> T_25_15.lc_trk_g0_4
 (15 3)  (1321 243)  (1321 243)  routing T_25_15.sp4_h_r_4 <X> T_25_15.lc_trk_g0_4
 (16 3)  (1322 243)  (1322 243)  routing T_25_15.sp4_h_r_4 <X> T_25_15.lc_trk_g0_4
 (17 3)  (1323 243)  (1323 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (9 4)  (1315 244)  (1315 244)  routing T_25_15.sp4_v_t_41 <X> T_25_15.sp4_h_r_4
 (15 4)  (1321 244)  (1321 244)  routing T_25_15.sp4_h_r_9 <X> T_25_15.lc_trk_g1_1
 (16 4)  (1322 244)  (1322 244)  routing T_25_15.sp4_h_r_9 <X> T_25_15.lc_trk_g1_1
 (17 4)  (1323 244)  (1323 244)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (1324 244)  (1324 244)  routing T_25_15.sp4_h_r_9 <X> T_25_15.lc_trk_g1_1
 (25 4)  (1331 244)  (1331 244)  routing T_25_15.sp4_v_b_2 <X> T_25_15.lc_trk_g1_2
 (9 5)  (1315 245)  (1315 245)  routing T_25_15.sp4_v_t_41 <X> T_25_15.sp4_v_b_4
 (22 5)  (1328 245)  (1328 245)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_2 lc_trk_g1_2
 (23 5)  (1329 245)  (1329 245)  routing T_25_15.sp4_v_b_2 <X> T_25_15.lc_trk_g1_2
 (11 6)  (1317 246)  (1317 246)  routing T_25_15.sp4_v_b_2 <X> T_25_15.sp4_v_t_40
 (12 7)  (1318 247)  (1318 247)  routing T_25_15.sp4_v_b_2 <X> T_25_15.sp4_v_t_40
 (27 8)  (1333 248)  (1333 248)  routing T_25_15.lc_trk_g1_2 <X> T_25_15.wire_bram/ram/WDATA_11
 (29 8)  (1335 248)  (1335 248)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_2 wire_bram/ram/WDATA_11
 (30 9)  (1336 249)  (1336 249)  routing T_25_15.lc_trk_g1_2 <X> T_25_15.wire_bram/ram/WDATA_11
 (38 9)  (1344 249)  (1344 249)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_11 sp12_h_l_15
 (4 12)  (1310 252)  (1310 252)  routing T_25_15.sp4_v_t_44 <X> T_25_15.sp4_v_b_9
 (5 12)  (1311 252)  (1311 252)  routing T_25_15.sp4_v_t_44 <X> T_25_15.sp4_h_r_9
 (1 14)  (1307 254)  (1307 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/RE
 (1 15)  (1307 255)  (1307 255)  routing T_25_15.lc_trk_g0_4 <X> T_25_15.wire_bram/ram/RE


LogicTile_26_15

 (5 3)  (1353 243)  (1353 243)  routing T_26_15.sp4_h_l_37 <X> T_26_15.sp4_v_t_37
 (9 11)  (1357 251)  (1357 251)  routing T_26_15.sp4_v_b_11 <X> T_26_15.sp4_v_t_42
 (10 11)  (1358 251)  (1358 251)  routing T_26_15.sp4_v_b_11 <X> T_26_15.sp4_v_t_42
 (13 14)  (1361 254)  (1361 254)  routing T_26_15.sp4_v_b_11 <X> T_26_15.sp4_v_t_46


LogicTile_1_14

 (3 6)  (21 230)  (21 230)  routing T_1_14.sp12_h_r_0 <X> T_1_14.sp12_v_t_23
 (3 7)  (21 231)  (21 231)  routing T_1_14.sp12_h_r_0 <X> T_1_14.sp12_v_t_23


RAM_Tile_8_14

 (7 0)  (403 224)  (403 224)  Ram config bit: MEMT_bram_cbit_1

 (21 0)  (417 224)  (417 224)  routing T_8_14.sp4_v_b_11 <X> T_8_14.lc_trk_g0_3
 (22 0)  (418 224)  (418 224)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (419 224)  (419 224)  routing T_8_14.sp4_v_b_11 <X> T_8_14.lc_trk_g0_3
 (7 1)  (403 225)  (403 225)  Ram config bit: MEMT_bram_cbit_0

 (21 1)  (417 225)  (417 225)  routing T_8_14.sp4_v_b_11 <X> T_8_14.lc_trk_g0_3
 (0 2)  (396 226)  (396 226)  routing T_8_14.glb_netwk_3 <X> T_8_14.wire_bram/ram/WCLK
 (2 2)  (398 226)  (398 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (403 226)  (403 226)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (396 227)  (396 227)  routing T_8_14.glb_netwk_3 <X> T_8_14.wire_bram/ram/WCLK
 (7 3)  (403 227)  (403 227)  Ram config bit: MEMT_bram_cbit_2

 (14 3)  (410 227)  (410 227)  routing T_8_14.sp4_h_r_4 <X> T_8_14.lc_trk_g0_4
 (15 3)  (411 227)  (411 227)  routing T_8_14.sp4_h_r_4 <X> T_8_14.lc_trk_g0_4
 (16 3)  (412 227)  (412 227)  routing T_8_14.sp4_h_r_4 <X> T_8_14.lc_trk_g0_4
 (17 3)  (413 227)  (413 227)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (7 4)  (403 228)  (403 228)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_5

 (7 5)  (403 229)  (403 229)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_4

 (7 6)  (403 230)  (403 230)  Cascade buffer Enable bit: MEMT_LC01_inmux00_bram_cbit_7

 (7 7)  (403 231)  (403 231)  Cascade bit: MEMT_LC01_inmux00_bram_cbit_6

 (8 7)  (404 231)  (404 231)  routing T_8_14.sp4_h_r_4 <X> T_8_14.sp4_v_t_41
 (9 7)  (405 231)  (405 231)  routing T_8_14.sp4_h_r_4 <X> T_8_14.sp4_v_t_41
 (29 8)  (425 232)  (425 232)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_3 wire_bram/ram/WDATA_3
 (37 8)  (433 232)  (433 232)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_3 sp12_h_r_0
 (30 9)  (426 233)  (426 233)  routing T_8_14.lc_trk_g0_3 <X> T_8_14.wire_bram/ram/WDATA_3
 (4 10)  (400 234)  (400 234)  routing T_8_14.sp4_v_b_10 <X> T_8_14.sp4_v_t_43
 (6 10)  (402 234)  (402 234)  routing T_8_14.sp4_v_b_10 <X> T_8_14.sp4_v_t_43
 (1 14)  (397 238)  (397 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (13 14)  (409 238)  (409 238)  routing T_8_14.sp4_v_b_11 <X> T_8_14.sp4_v_t_46
 (1 15)  (397 239)  (397 239)  routing T_8_14.lc_trk_g0_4 <X> T_8_14.wire_bram/ram/WE


LogicTile_10_14

 (22 0)  (514 224)  (514 224)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (516 224)  (516 224)  routing T_10_14.top_op_3 <X> T_10_14.lc_trk_g0_3
 (21 1)  (513 225)  (513 225)  routing T_10_14.top_op_3 <X> T_10_14.lc_trk_g0_3
 (22 1)  (514 225)  (514 225)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (516 225)  (516 225)  routing T_10_14.top_op_2 <X> T_10_14.lc_trk_g0_2
 (25 1)  (517 225)  (517 225)  routing T_10_14.top_op_2 <X> T_10_14.lc_trk_g0_2
 (0 2)  (492 226)  (492 226)  routing T_10_14.lc_trk_g3_1 <X> T_10_14.wire_logic_cluster/lc_7/clk
 (2 2)  (494 226)  (494 226)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (32 2)  (524 226)  (524 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (526 226)  (526 226)  routing T_10_14.lc_trk_g1_3 <X> T_10_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 226)  (528 226)  LC_1 Logic Functioning bit
 (37 2)  (529 226)  (529 226)  LC_1 Logic Functioning bit
 (38 2)  (530 226)  (530 226)  LC_1 Logic Functioning bit
 (39 2)  (531 226)  (531 226)  LC_1 Logic Functioning bit
 (45 2)  (537 226)  (537 226)  LC_1 Logic Functioning bit
 (0 3)  (492 227)  (492 227)  routing T_10_14.lc_trk_g3_1 <X> T_10_14.wire_logic_cluster/lc_7/clk
 (2 3)  (494 227)  (494 227)  routing T_10_14.lc_trk_g3_1 <X> T_10_14.wire_logic_cluster/lc_7/clk
 (22 3)  (514 227)  (514 227)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (516 227)  (516 227)  routing T_10_14.bot_op_6 <X> T_10_14.lc_trk_g0_6
 (31 3)  (523 227)  (523 227)  routing T_10_14.lc_trk_g1_3 <X> T_10_14.wire_logic_cluster/lc_1/in_3
 (36 3)  (528 227)  (528 227)  LC_1 Logic Functioning bit
 (37 3)  (529 227)  (529 227)  LC_1 Logic Functioning bit
 (38 3)  (530 227)  (530 227)  LC_1 Logic Functioning bit
 (39 3)  (531 227)  (531 227)  LC_1 Logic Functioning bit
 (0 4)  (492 228)  (492 228)  routing T_10_14.lc_trk_g3_3 <X> T_10_14.wire_logic_cluster/lc_7/cen
 (1 4)  (493 228)  (493 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (21 4)  (513 228)  (513 228)  routing T_10_14.wire_logic_cluster/lc_3/out <X> T_10_14.lc_trk_g1_3
 (22 4)  (514 228)  (514 228)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (31 4)  (523 228)  (523 228)  routing T_10_14.lc_trk_g1_4 <X> T_10_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 228)  (524 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (526 228)  (526 228)  routing T_10_14.lc_trk_g1_4 <X> T_10_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 228)  (528 228)  LC_2 Logic Functioning bit
 (37 4)  (529 228)  (529 228)  LC_2 Logic Functioning bit
 (38 4)  (530 228)  (530 228)  LC_2 Logic Functioning bit
 (39 4)  (531 228)  (531 228)  LC_2 Logic Functioning bit
 (45 4)  (537 228)  (537 228)  LC_2 Logic Functioning bit
 (0 5)  (492 229)  (492 229)  routing T_10_14.lc_trk_g3_3 <X> T_10_14.wire_logic_cluster/lc_7/cen
 (1 5)  (493 229)  (493 229)  routing T_10_14.lc_trk_g3_3 <X> T_10_14.wire_logic_cluster/lc_7/cen
 (36 5)  (528 229)  (528 229)  LC_2 Logic Functioning bit
 (37 5)  (529 229)  (529 229)  LC_2 Logic Functioning bit
 (38 5)  (530 229)  (530 229)  LC_2 Logic Functioning bit
 (39 5)  (531 229)  (531 229)  LC_2 Logic Functioning bit
 (44 5)  (536 229)  (536 229)  LC_2 Logic Functioning bit
 (53 5)  (545 229)  (545 229)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (14 6)  (506 230)  (506 230)  routing T_10_14.wire_logic_cluster/lc_4/out <X> T_10_14.lc_trk_g1_4
 (31 6)  (523 230)  (523 230)  routing T_10_14.lc_trk_g2_6 <X> T_10_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 230)  (524 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 230)  (525 230)  routing T_10_14.lc_trk_g2_6 <X> T_10_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (528 230)  (528 230)  LC_3 Logic Functioning bit
 (37 6)  (529 230)  (529 230)  LC_3 Logic Functioning bit
 (38 6)  (530 230)  (530 230)  LC_3 Logic Functioning bit
 (39 6)  (531 230)  (531 230)  LC_3 Logic Functioning bit
 (45 6)  (537 230)  (537 230)  LC_3 Logic Functioning bit
 (17 7)  (509 231)  (509 231)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (31 7)  (523 231)  (523 231)  routing T_10_14.lc_trk_g2_6 <X> T_10_14.wire_logic_cluster/lc_3/in_3
 (36 7)  (528 231)  (528 231)  LC_3 Logic Functioning bit
 (37 7)  (529 231)  (529 231)  LC_3 Logic Functioning bit
 (38 7)  (530 231)  (530 231)  LC_3 Logic Functioning bit
 (39 7)  (531 231)  (531 231)  LC_3 Logic Functioning bit
 (44 7)  (536 231)  (536 231)  LC_3 Logic Functioning bit
 (31 8)  (523 232)  (523 232)  routing T_10_14.lc_trk_g2_7 <X> T_10_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 232)  (524 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 232)  (525 232)  routing T_10_14.lc_trk_g2_7 <X> T_10_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 232)  (528 232)  LC_4 Logic Functioning bit
 (37 8)  (529 232)  (529 232)  LC_4 Logic Functioning bit
 (38 8)  (530 232)  (530 232)  LC_4 Logic Functioning bit
 (39 8)  (531 232)  (531 232)  LC_4 Logic Functioning bit
 (45 8)  (537 232)  (537 232)  LC_4 Logic Functioning bit
 (31 9)  (523 233)  (523 233)  routing T_10_14.lc_trk_g2_7 <X> T_10_14.wire_logic_cluster/lc_4/in_3
 (36 9)  (528 233)  (528 233)  LC_4 Logic Functioning bit
 (37 9)  (529 233)  (529 233)  LC_4 Logic Functioning bit
 (38 9)  (530 233)  (530 233)  LC_4 Logic Functioning bit
 (39 9)  (531 233)  (531 233)  LC_4 Logic Functioning bit
 (21 10)  (513 234)  (513 234)  routing T_10_14.wire_logic_cluster/lc_7/out <X> T_10_14.lc_trk_g2_7
 (22 10)  (514 234)  (514 234)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (517 234)  (517 234)  routing T_10_14.wire_logic_cluster/lc_6/out <X> T_10_14.lc_trk_g2_6
 (31 10)  (523 234)  (523 234)  routing T_10_14.lc_trk_g0_6 <X> T_10_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 234)  (524 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (528 234)  (528 234)  LC_5 Logic Functioning bit
 (37 10)  (529 234)  (529 234)  LC_5 Logic Functioning bit
 (38 10)  (530 234)  (530 234)  LC_5 Logic Functioning bit
 (39 10)  (531 234)  (531 234)  LC_5 Logic Functioning bit
 (45 10)  (537 234)  (537 234)  LC_5 Logic Functioning bit
 (22 11)  (514 235)  (514 235)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (31 11)  (523 235)  (523 235)  routing T_10_14.lc_trk_g0_6 <X> T_10_14.wire_logic_cluster/lc_5/in_3
 (36 11)  (528 235)  (528 235)  LC_5 Logic Functioning bit
 (37 11)  (529 235)  (529 235)  LC_5 Logic Functioning bit
 (38 11)  (530 235)  (530 235)  LC_5 Logic Functioning bit
 (39 11)  (531 235)  (531 235)  LC_5 Logic Functioning bit
 (44 11)  (536 235)  (536 235)  LC_5 Logic Functioning bit
 (17 12)  (509 236)  (509 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (22 12)  (514 236)  (514 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (32 12)  (524 236)  (524 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (528 236)  (528 236)  LC_6 Logic Functioning bit
 (37 12)  (529 236)  (529 236)  LC_6 Logic Functioning bit
 (38 12)  (530 236)  (530 236)  LC_6 Logic Functioning bit
 (39 12)  (531 236)  (531 236)  LC_6 Logic Functioning bit
 (45 12)  (537 236)  (537 236)  LC_6 Logic Functioning bit
 (31 13)  (523 237)  (523 237)  routing T_10_14.lc_trk_g0_3 <X> T_10_14.wire_logic_cluster/lc_6/in_3
 (36 13)  (528 237)  (528 237)  LC_6 Logic Functioning bit
 (37 13)  (529 237)  (529 237)  LC_6 Logic Functioning bit
 (38 13)  (530 237)  (530 237)  LC_6 Logic Functioning bit
 (39 13)  (531 237)  (531 237)  LC_6 Logic Functioning bit
 (44 13)  (536 237)  (536 237)  LC_6 Logic Functioning bit
 (0 14)  (492 238)  (492 238)  routing T_10_14.lc_trk_g3_5 <X> T_10_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 238)  (493 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (4 14)  (496 238)  (496 238)  routing T_10_14.sp4_v_b_9 <X> T_10_14.sp4_v_t_44
 (17 14)  (509 238)  (509 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (32 14)  (524 238)  (524 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (528 238)  (528 238)  LC_7 Logic Functioning bit
 (37 14)  (529 238)  (529 238)  LC_7 Logic Functioning bit
 (38 14)  (530 238)  (530 238)  LC_7 Logic Functioning bit
 (39 14)  (531 238)  (531 238)  LC_7 Logic Functioning bit
 (45 14)  (537 238)  (537 238)  LC_7 Logic Functioning bit
 (0 15)  (492 239)  (492 239)  routing T_10_14.lc_trk_g3_5 <X> T_10_14.wire_logic_cluster/lc_7/s_r
 (1 15)  (493 239)  (493 239)  routing T_10_14.lc_trk_g3_5 <X> T_10_14.wire_logic_cluster/lc_7/s_r
 (18 15)  (510 239)  (510 239)  routing T_10_14.sp4_r_v_b_45 <X> T_10_14.lc_trk_g3_5
 (31 15)  (523 239)  (523 239)  routing T_10_14.lc_trk_g0_2 <X> T_10_14.wire_logic_cluster/lc_7/in_3
 (36 15)  (528 239)  (528 239)  LC_7 Logic Functioning bit
 (37 15)  (529 239)  (529 239)  LC_7 Logic Functioning bit
 (38 15)  (530 239)  (530 239)  LC_7 Logic Functioning bit
 (39 15)  (531 239)  (531 239)  LC_7 Logic Functioning bit
 (44 15)  (536 239)  (536 239)  LC_7 Logic Functioning bit


LogicTile_11_14

 (21 0)  (567 224)  (567 224)  routing T_11_14.bnr_op_3 <X> T_11_14.lc_trk_g0_3
 (22 0)  (568 224)  (568 224)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (31 0)  (577 224)  (577 224)  routing T_11_14.lc_trk_g1_4 <X> T_11_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 224)  (578 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (580 224)  (580 224)  routing T_11_14.lc_trk_g1_4 <X> T_11_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (582 224)  (582 224)  LC_0 Logic Functioning bit
 (37 0)  (583 224)  (583 224)  LC_0 Logic Functioning bit
 (38 0)  (584 224)  (584 224)  LC_0 Logic Functioning bit
 (39 0)  (585 224)  (585 224)  LC_0 Logic Functioning bit
 (45 0)  (591 224)  (591 224)  LC_0 Logic Functioning bit
 (21 1)  (567 225)  (567 225)  routing T_11_14.bnr_op_3 <X> T_11_14.lc_trk_g0_3
 (36 1)  (582 225)  (582 225)  LC_0 Logic Functioning bit
 (37 1)  (583 225)  (583 225)  LC_0 Logic Functioning bit
 (38 1)  (584 225)  (584 225)  LC_0 Logic Functioning bit
 (39 1)  (585 225)  (585 225)  LC_0 Logic Functioning bit
 (44 1)  (590 225)  (590 225)  LC_0 Logic Functioning bit
 (0 2)  (546 226)  (546 226)  routing T_11_14.lc_trk_g3_1 <X> T_11_14.wire_logic_cluster/lc_7/clk
 (2 2)  (548 226)  (548 226)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (0 3)  (546 227)  (546 227)  routing T_11_14.lc_trk_g3_1 <X> T_11_14.wire_logic_cluster/lc_7/clk
 (2 3)  (548 227)  (548 227)  routing T_11_14.lc_trk_g3_1 <X> T_11_14.wire_logic_cluster/lc_7/clk
 (0 4)  (546 228)  (546 228)  routing T_11_14.lc_trk_g3_3 <X> T_11_14.wire_logic_cluster/lc_7/cen
 (1 4)  (547 228)  (547 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (546 229)  (546 229)  routing T_11_14.lc_trk_g3_3 <X> T_11_14.wire_logic_cluster/lc_7/cen
 (1 5)  (547 229)  (547 229)  routing T_11_14.lc_trk_g3_3 <X> T_11_14.wire_logic_cluster/lc_7/cen
 (21 6)  (567 230)  (567 230)  routing T_11_14.wire_logic_cluster/lc_7/out <X> T_11_14.lc_trk_g1_7
 (22 6)  (568 230)  (568 230)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (31 6)  (577 230)  (577 230)  routing T_11_14.lc_trk_g1_7 <X> T_11_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 230)  (578 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (580 230)  (580 230)  routing T_11_14.lc_trk_g1_7 <X> T_11_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 230)  (582 230)  LC_3 Logic Functioning bit
 (37 6)  (583 230)  (583 230)  LC_3 Logic Functioning bit
 (38 6)  (584 230)  (584 230)  LC_3 Logic Functioning bit
 (39 6)  (585 230)  (585 230)  LC_3 Logic Functioning bit
 (45 6)  (591 230)  (591 230)  LC_3 Logic Functioning bit
 (15 7)  (561 231)  (561 231)  routing T_11_14.bot_op_4 <X> T_11_14.lc_trk_g1_4
 (17 7)  (563 231)  (563 231)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (31 7)  (577 231)  (577 231)  routing T_11_14.lc_trk_g1_7 <X> T_11_14.wire_logic_cluster/lc_3/in_3
 (36 7)  (582 231)  (582 231)  LC_3 Logic Functioning bit
 (37 7)  (583 231)  (583 231)  LC_3 Logic Functioning bit
 (38 7)  (584 231)  (584 231)  LC_3 Logic Functioning bit
 (39 7)  (585 231)  (585 231)  LC_3 Logic Functioning bit
 (14 8)  (560 232)  (560 232)  routing T_11_14.wire_logic_cluster/lc_0/out <X> T_11_14.lc_trk_g2_0
 (17 9)  (563 233)  (563 233)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (6 10)  (552 234)  (552 234)  routing T_11_14.sp4_v_b_3 <X> T_11_14.sp4_v_t_43
 (25 10)  (571 234)  (571 234)  routing T_11_14.wire_logic_cluster/lc_6/out <X> T_11_14.lc_trk_g2_6
 (31 10)  (577 234)  (577 234)  routing T_11_14.lc_trk_g2_6 <X> T_11_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 234)  (578 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 234)  (579 234)  routing T_11_14.lc_trk_g2_6 <X> T_11_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (582 234)  (582 234)  LC_5 Logic Functioning bit
 (37 10)  (583 234)  (583 234)  LC_5 Logic Functioning bit
 (38 10)  (584 234)  (584 234)  LC_5 Logic Functioning bit
 (39 10)  (585 234)  (585 234)  LC_5 Logic Functioning bit
 (45 10)  (591 234)  (591 234)  LC_5 Logic Functioning bit
 (5 11)  (551 235)  (551 235)  routing T_11_14.sp4_v_b_3 <X> T_11_14.sp4_v_t_43
 (9 11)  (555 235)  (555 235)  routing T_11_14.sp4_v_b_7 <X> T_11_14.sp4_v_t_42
 (22 11)  (568 235)  (568 235)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (31 11)  (577 235)  (577 235)  routing T_11_14.lc_trk_g2_6 <X> T_11_14.wire_logic_cluster/lc_5/in_3
 (36 11)  (582 235)  (582 235)  LC_5 Logic Functioning bit
 (37 11)  (583 235)  (583 235)  LC_5 Logic Functioning bit
 (38 11)  (584 235)  (584 235)  LC_5 Logic Functioning bit
 (39 11)  (585 235)  (585 235)  LC_5 Logic Functioning bit
 (17 12)  (563 236)  (563 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (22 12)  (568 236)  (568 236)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (570 236)  (570 236)  routing T_11_14.tnr_op_3 <X> T_11_14.lc_trk_g3_3
 (32 12)  (578 236)  (578 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (582 236)  (582 236)  LC_6 Logic Functioning bit
 (37 12)  (583 236)  (583 236)  LC_6 Logic Functioning bit
 (38 12)  (584 236)  (584 236)  LC_6 Logic Functioning bit
 (39 12)  (585 236)  (585 236)  LC_6 Logic Functioning bit
 (45 12)  (591 236)  (591 236)  LC_6 Logic Functioning bit
 (31 13)  (577 237)  (577 237)  routing T_11_14.lc_trk_g0_3 <X> T_11_14.wire_logic_cluster/lc_6/in_3
 (36 13)  (582 237)  (582 237)  LC_6 Logic Functioning bit
 (37 13)  (583 237)  (583 237)  LC_6 Logic Functioning bit
 (38 13)  (584 237)  (584 237)  LC_6 Logic Functioning bit
 (39 13)  (585 237)  (585 237)  LC_6 Logic Functioning bit
 (44 13)  (590 237)  (590 237)  LC_6 Logic Functioning bit
 (0 14)  (546 238)  (546 238)  routing T_11_14.lc_trk_g3_5 <X> T_11_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 238)  (547 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (561 238)  (561 238)  routing T_11_14.sp4_v_t_32 <X> T_11_14.lc_trk_g3_5
 (16 14)  (562 238)  (562 238)  routing T_11_14.sp4_v_t_32 <X> T_11_14.lc_trk_g3_5
 (17 14)  (563 238)  (563 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (32 14)  (578 238)  (578 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 238)  (579 238)  routing T_11_14.lc_trk_g2_0 <X> T_11_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (582 238)  (582 238)  LC_7 Logic Functioning bit
 (37 14)  (583 238)  (583 238)  LC_7 Logic Functioning bit
 (38 14)  (584 238)  (584 238)  LC_7 Logic Functioning bit
 (39 14)  (585 238)  (585 238)  LC_7 Logic Functioning bit
 (45 14)  (591 238)  (591 238)  LC_7 Logic Functioning bit
 (0 15)  (546 239)  (546 239)  routing T_11_14.lc_trk_g3_5 <X> T_11_14.wire_logic_cluster/lc_7/s_r
 (1 15)  (547 239)  (547 239)  routing T_11_14.lc_trk_g3_5 <X> T_11_14.wire_logic_cluster/lc_7/s_r
 (36 15)  (582 239)  (582 239)  LC_7 Logic Functioning bit
 (37 15)  (583 239)  (583 239)  LC_7 Logic Functioning bit
 (38 15)  (584 239)  (584 239)  LC_7 Logic Functioning bit
 (39 15)  (585 239)  (585 239)  LC_7 Logic Functioning bit
 (44 15)  (590 239)  (590 239)  LC_7 Logic Functioning bit


LogicTile_12_14

 (32 2)  (632 226)  (632 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 226)  (633 226)  routing T_12_14.lc_trk_g2_2 <X> T_12_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 226)  (636 226)  LC_1 Logic Functioning bit
 (28 3)  (628 227)  (628 227)  routing T_12_14.lc_trk_g2_1 <X> T_12_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 227)  (629 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (631 227)  (631 227)  routing T_12_14.lc_trk_g2_2 <X> T_12_14.wire_logic_cluster/lc_1/in_3
 (32 3)  (632 227)  (632 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (633 227)  (633 227)  routing T_12_14.lc_trk_g2_3 <X> T_12_14.input_2_1
 (35 3)  (635 227)  (635 227)  routing T_12_14.lc_trk_g2_3 <X> T_12_14.input_2_1
 (37 3)  (637 227)  (637 227)  LC_1 Logic Functioning bit
 (12 4)  (612 228)  (612 228)  routing T_12_14.sp4_v_t_40 <X> T_12_14.sp4_h_r_5
 (26 4)  (626 228)  (626 228)  routing T_12_14.lc_trk_g2_4 <X> T_12_14.wire_logic_cluster/lc_2/in_0
 (27 4)  (627 228)  (627 228)  routing T_12_14.lc_trk_g3_0 <X> T_12_14.wire_logic_cluster/lc_2/in_1
 (28 4)  (628 228)  (628 228)  routing T_12_14.lc_trk_g3_0 <X> T_12_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 228)  (629 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (631 228)  (631 228)  routing T_12_14.lc_trk_g1_6 <X> T_12_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 228)  (632 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (634 228)  (634 228)  routing T_12_14.lc_trk_g1_6 <X> T_12_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 228)  (636 228)  LC_2 Logic Functioning bit
 (37 4)  (637 228)  (637 228)  LC_2 Logic Functioning bit
 (38 4)  (638 228)  (638 228)  LC_2 Logic Functioning bit
 (39 4)  (639 228)  (639 228)  LC_2 Logic Functioning bit
 (43 4)  (643 228)  (643 228)  LC_2 Logic Functioning bit
 (50 4)  (650 228)  (650 228)  Cascade bit: LH_LC02_inmux02_5

 (28 5)  (628 229)  (628 229)  routing T_12_14.lc_trk_g2_4 <X> T_12_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 229)  (629 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (631 229)  (631 229)  routing T_12_14.lc_trk_g1_6 <X> T_12_14.wire_logic_cluster/lc_2/in_3
 (36 5)  (636 229)  (636 229)  LC_2 Logic Functioning bit
 (37 5)  (637 229)  (637 229)  LC_2 Logic Functioning bit
 (38 5)  (638 229)  (638 229)  LC_2 Logic Functioning bit
 (39 5)  (639 229)  (639 229)  LC_2 Logic Functioning bit
 (10 6)  (610 230)  (610 230)  routing T_12_14.sp4_v_b_11 <X> T_12_14.sp4_h_l_41
 (25 6)  (625 230)  (625 230)  routing T_12_14.wire_logic_cluster/lc_6/out <X> T_12_14.lc_trk_g1_6
 (26 6)  (626 230)  (626 230)  routing T_12_14.lc_trk_g2_7 <X> T_12_14.wire_logic_cluster/lc_3/in_0
 (27 6)  (627 230)  (627 230)  routing T_12_14.lc_trk_g3_3 <X> T_12_14.wire_logic_cluster/lc_3/in_1
 (28 6)  (628 230)  (628 230)  routing T_12_14.lc_trk_g3_3 <X> T_12_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 230)  (629 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 230)  (632 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 230)  (633 230)  routing T_12_14.lc_trk_g3_1 <X> T_12_14.wire_logic_cluster/lc_3/in_3
 (34 6)  (634 230)  (634 230)  routing T_12_14.lc_trk_g3_1 <X> T_12_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 230)  (636 230)  LC_3 Logic Functioning bit
 (38 6)  (638 230)  (638 230)  LC_3 Logic Functioning bit
 (41 6)  (641 230)  (641 230)  LC_3 Logic Functioning bit
 (43 6)  (643 230)  (643 230)  LC_3 Logic Functioning bit
 (47 6)  (647 230)  (647 230)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (50 6)  (650 230)  (650 230)  Cascade bit: LH_LC03_inmux02_5

 (51 6)  (651 230)  (651 230)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (22 7)  (622 231)  (622 231)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (626 231)  (626 231)  routing T_12_14.lc_trk_g2_7 <X> T_12_14.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 231)  (628 231)  routing T_12_14.lc_trk_g2_7 <X> T_12_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 231)  (629 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 231)  (630 231)  routing T_12_14.lc_trk_g3_3 <X> T_12_14.wire_logic_cluster/lc_3/in_1
 (37 7)  (637 231)  (637 231)  LC_3 Logic Functioning bit
 (51 7)  (651 231)  (651 231)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (6 8)  (606 232)  (606 232)  routing T_12_14.sp4_v_t_38 <X> T_12_14.sp4_v_b_6
 (15 8)  (615 232)  (615 232)  routing T_12_14.tnl_op_1 <X> T_12_14.lc_trk_g2_1
 (17 8)  (617 232)  (617 232)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (22 8)  (622 232)  (622 232)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (624 232)  (624 232)  routing T_12_14.tnl_op_3 <X> T_12_14.lc_trk_g2_3
 (5 9)  (605 233)  (605 233)  routing T_12_14.sp4_v_t_38 <X> T_12_14.sp4_v_b_6
 (18 9)  (618 233)  (618 233)  routing T_12_14.tnl_op_1 <X> T_12_14.lc_trk_g2_1
 (21 9)  (621 233)  (621 233)  routing T_12_14.tnl_op_3 <X> T_12_14.lc_trk_g2_3
 (22 9)  (622 233)  (622 233)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (624 233)  (624 233)  routing T_12_14.tnl_op_2 <X> T_12_14.lc_trk_g2_2
 (25 9)  (625 233)  (625 233)  routing T_12_14.tnl_op_2 <X> T_12_14.lc_trk_g2_2
 (15 10)  (615 234)  (615 234)  routing T_12_14.tnl_op_5 <X> T_12_14.lc_trk_g2_5
 (17 10)  (617 234)  (617 234)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (21 10)  (621 234)  (621 234)  routing T_12_14.sp4_v_t_18 <X> T_12_14.lc_trk_g2_7
 (22 10)  (622 234)  (622 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (623 234)  (623 234)  routing T_12_14.sp4_v_t_18 <X> T_12_14.lc_trk_g2_7
 (14 11)  (614 235)  (614 235)  routing T_12_14.tnl_op_4 <X> T_12_14.lc_trk_g2_4
 (15 11)  (615 235)  (615 235)  routing T_12_14.tnl_op_4 <X> T_12_14.lc_trk_g2_4
 (17 11)  (617 235)  (617 235)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (18 11)  (618 235)  (618 235)  routing T_12_14.tnl_op_5 <X> T_12_14.lc_trk_g2_5
 (15 12)  (615 236)  (615 236)  routing T_12_14.sp4_v_t_28 <X> T_12_14.lc_trk_g3_1
 (16 12)  (616 236)  (616 236)  routing T_12_14.sp4_v_t_28 <X> T_12_14.lc_trk_g3_1
 (17 12)  (617 236)  (617 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (22 12)  (622 236)  (622 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (623 236)  (623 236)  routing T_12_14.sp4_v_t_30 <X> T_12_14.lc_trk_g3_3
 (24 12)  (624 236)  (624 236)  routing T_12_14.sp4_v_t_30 <X> T_12_14.lc_trk_g3_3
 (26 12)  (626 236)  (626 236)  routing T_12_14.lc_trk_g3_7 <X> T_12_14.wire_logic_cluster/lc_6/in_0
 (28 12)  (628 236)  (628 236)  routing T_12_14.lc_trk_g2_5 <X> T_12_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 236)  (629 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 236)  (630 236)  routing T_12_14.lc_trk_g2_5 <X> T_12_14.wire_logic_cluster/lc_6/in_1
 (31 12)  (631 236)  (631 236)  routing T_12_14.lc_trk_g3_6 <X> T_12_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 236)  (632 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 236)  (633 236)  routing T_12_14.lc_trk_g3_6 <X> T_12_14.wire_logic_cluster/lc_6/in_3
 (34 12)  (634 236)  (634 236)  routing T_12_14.lc_trk_g3_6 <X> T_12_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 236)  (636 236)  LC_6 Logic Functioning bit
 (37 12)  (637 236)  (637 236)  LC_6 Logic Functioning bit
 (38 12)  (638 236)  (638 236)  LC_6 Logic Functioning bit
 (39 12)  (639 236)  (639 236)  LC_6 Logic Functioning bit
 (41 12)  (641 236)  (641 236)  LC_6 Logic Functioning bit
 (43 12)  (643 236)  (643 236)  LC_6 Logic Functioning bit
 (51 12)  (651 236)  (651 236)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (10 13)  (610 237)  (610 237)  routing T_12_14.sp4_h_r_5 <X> T_12_14.sp4_v_b_10
 (14 13)  (614 237)  (614 237)  routing T_12_14.tnl_op_0 <X> T_12_14.lc_trk_g3_0
 (15 13)  (615 237)  (615 237)  routing T_12_14.tnl_op_0 <X> T_12_14.lc_trk_g3_0
 (17 13)  (617 237)  (617 237)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (26 13)  (626 237)  (626 237)  routing T_12_14.lc_trk_g3_7 <X> T_12_14.wire_logic_cluster/lc_6/in_0
 (27 13)  (627 237)  (627 237)  routing T_12_14.lc_trk_g3_7 <X> T_12_14.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 237)  (628 237)  routing T_12_14.lc_trk_g3_7 <X> T_12_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 237)  (629 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (631 237)  (631 237)  routing T_12_14.lc_trk_g3_6 <X> T_12_14.wire_logic_cluster/lc_6/in_3
 (36 13)  (636 237)  (636 237)  LC_6 Logic Functioning bit
 (37 13)  (637 237)  (637 237)  LC_6 Logic Functioning bit
 (38 13)  (638 237)  (638 237)  LC_6 Logic Functioning bit
 (39 13)  (639 237)  (639 237)  LC_6 Logic Functioning bit
 (40 13)  (640 237)  (640 237)  LC_6 Logic Functioning bit
 (41 13)  (641 237)  (641 237)  LC_6 Logic Functioning bit
 (42 13)  (642 237)  (642 237)  LC_6 Logic Functioning bit
 (43 13)  (643 237)  (643 237)  LC_6 Logic Functioning bit
 (4 14)  (604 238)  (604 238)  routing T_12_14.sp4_h_r_9 <X> T_12_14.sp4_v_t_44
 (22 14)  (622 238)  (622 238)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (624 238)  (624 238)  routing T_12_14.tnl_op_7 <X> T_12_14.lc_trk_g3_7
 (26 14)  (626 238)  (626 238)  routing T_12_14.lc_trk_g2_7 <X> T_12_14.wire_logic_cluster/lc_7/in_0
 (27 14)  (627 238)  (627 238)  routing T_12_14.lc_trk_g3_3 <X> T_12_14.wire_logic_cluster/lc_7/in_1
 (28 14)  (628 238)  (628 238)  routing T_12_14.lc_trk_g3_3 <X> T_12_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 238)  (629 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (632 238)  (632 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 238)  (633 238)  routing T_12_14.lc_trk_g3_1 <X> T_12_14.wire_logic_cluster/lc_7/in_3
 (34 14)  (634 238)  (634 238)  routing T_12_14.lc_trk_g3_1 <X> T_12_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 238)  (636 238)  LC_7 Logic Functioning bit
 (38 14)  (638 238)  (638 238)  LC_7 Logic Functioning bit
 (41 14)  (641 238)  (641 238)  LC_7 Logic Functioning bit
 (43 14)  (643 238)  (643 238)  LC_7 Logic Functioning bit
 (50 14)  (650 238)  (650 238)  Cascade bit: LH_LC07_inmux02_5

 (5 15)  (605 239)  (605 239)  routing T_12_14.sp4_h_r_9 <X> T_12_14.sp4_v_t_44
 (21 15)  (621 239)  (621 239)  routing T_12_14.tnl_op_7 <X> T_12_14.lc_trk_g3_7
 (22 15)  (622 239)  (622 239)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (624 239)  (624 239)  routing T_12_14.tnl_op_6 <X> T_12_14.lc_trk_g3_6
 (25 15)  (625 239)  (625 239)  routing T_12_14.tnl_op_6 <X> T_12_14.lc_trk_g3_6
 (26 15)  (626 239)  (626 239)  routing T_12_14.lc_trk_g2_7 <X> T_12_14.wire_logic_cluster/lc_7/in_0
 (28 15)  (628 239)  (628 239)  routing T_12_14.lc_trk_g2_7 <X> T_12_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 239)  (629 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 239)  (630 239)  routing T_12_14.lc_trk_g3_3 <X> T_12_14.wire_logic_cluster/lc_7/in_1
 (37 15)  (637 239)  (637 239)  LC_7 Logic Functioning bit


LogicTile_13_14

 (15 0)  (669 224)  (669 224)  routing T_13_14.bot_op_1 <X> T_13_14.lc_trk_g0_1
 (17 0)  (671 224)  (671 224)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (22 1)  (676 225)  (676 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (677 225)  (677 225)  routing T_13_14.sp4_h_r_2 <X> T_13_14.lc_trk_g0_2
 (24 1)  (678 225)  (678 225)  routing T_13_14.sp4_h_r_2 <X> T_13_14.lc_trk_g0_2
 (25 1)  (679 225)  (679 225)  routing T_13_14.sp4_h_r_2 <X> T_13_14.lc_trk_g0_2
 (2 2)  (656 226)  (656 226)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (3 2)  (657 226)  (657 226)  routing T_13_14.sp12_v_t_23 <X> T_13_14.sp12_h_l_23
 (14 2)  (668 226)  (668 226)  routing T_13_14.wire_logic_cluster/lc_4/out <X> T_13_14.lc_trk_g0_4
 (17 2)  (671 226)  (671 226)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (672 226)  (672 226)  routing T_13_14.bnr_op_5 <X> T_13_14.lc_trk_g0_5
 (21 2)  (675 226)  (675 226)  routing T_13_14.lft_op_7 <X> T_13_14.lc_trk_g0_7
 (22 2)  (676 226)  (676 226)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (678 226)  (678 226)  routing T_13_14.lft_op_7 <X> T_13_14.lc_trk_g0_7
 (25 2)  (679 226)  (679 226)  routing T_13_14.bnr_op_6 <X> T_13_14.lc_trk_g0_6
 (26 2)  (680 226)  (680 226)  routing T_13_14.lc_trk_g1_4 <X> T_13_14.wire_logic_cluster/lc_1/in_0
 (27 2)  (681 226)  (681 226)  routing T_13_14.lc_trk_g1_3 <X> T_13_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 226)  (683 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (685 226)  (685 226)  routing T_13_14.lc_trk_g0_4 <X> T_13_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 226)  (686 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (35 2)  (689 226)  (689 226)  routing T_13_14.lc_trk_g2_5 <X> T_13_14.input_2_1
 (37 2)  (691 226)  (691 226)  LC_1 Logic Functioning bit
 (39 2)  (693 226)  (693 226)  LC_1 Logic Functioning bit
 (0 3)  (654 227)  (654 227)  routing T_13_14.lc_trk_g1_1 <X> T_13_14.wire_logic_cluster/lc_7/clk
 (2 3)  (656 227)  (656 227)  routing T_13_14.lc_trk_g1_1 <X> T_13_14.wire_logic_cluster/lc_7/clk
 (9 3)  (663 227)  (663 227)  routing T_13_14.sp4_v_b_1 <X> T_13_14.sp4_v_t_36
 (17 3)  (671 227)  (671 227)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (672 227)  (672 227)  routing T_13_14.bnr_op_5 <X> T_13_14.lc_trk_g0_5
 (22 3)  (676 227)  (676 227)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (679 227)  (679 227)  routing T_13_14.bnr_op_6 <X> T_13_14.lc_trk_g0_6
 (27 3)  (681 227)  (681 227)  routing T_13_14.lc_trk_g1_4 <X> T_13_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 227)  (683 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 227)  (684 227)  routing T_13_14.lc_trk_g1_3 <X> T_13_14.wire_logic_cluster/lc_1/in_1
 (32 3)  (686 227)  (686 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (687 227)  (687 227)  routing T_13_14.lc_trk_g2_5 <X> T_13_14.input_2_1
 (36 3)  (690 227)  (690 227)  LC_1 Logic Functioning bit
 (38 3)  (692 227)  (692 227)  LC_1 Logic Functioning bit
 (43 3)  (697 227)  (697 227)  LC_1 Logic Functioning bit
 (1 4)  (655 228)  (655 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (15 4)  (669 228)  (669 228)  routing T_13_14.sp4_v_b_17 <X> T_13_14.lc_trk_g1_1
 (16 4)  (670 228)  (670 228)  routing T_13_14.sp4_v_b_17 <X> T_13_14.lc_trk_g1_1
 (17 4)  (671 228)  (671 228)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (22 4)  (676 228)  (676 228)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (678 228)  (678 228)  routing T_13_14.bot_op_3 <X> T_13_14.lc_trk_g1_3
 (29 4)  (683 228)  (683 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (685 228)  (685 228)  routing T_13_14.lc_trk_g0_7 <X> T_13_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 228)  (686 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (42 4)  (696 228)  (696 228)  LC_2 Logic Functioning bit
 (46 4)  (700 228)  (700 228)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (704 228)  (704 228)  Cascade bit: LH_LC02_inmux02_5

 (1 5)  (655 229)  (655 229)  routing T_13_14.lc_trk_g0_2 <X> T_13_14.wire_logic_cluster/lc_7/cen
 (22 5)  (676 229)  (676 229)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (678 229)  (678 229)  routing T_13_14.bot_op_2 <X> T_13_14.lc_trk_g1_2
 (27 5)  (681 229)  (681 229)  routing T_13_14.lc_trk_g3_1 <X> T_13_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 229)  (682 229)  routing T_13_14.lc_trk_g3_1 <X> T_13_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 229)  (683 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (685 229)  (685 229)  routing T_13_14.lc_trk_g0_7 <X> T_13_14.wire_logic_cluster/lc_2/in_3
 (42 5)  (696 229)  (696 229)  LC_2 Logic Functioning bit
 (43 5)  (697 229)  (697 229)  LC_2 Logic Functioning bit
 (51 5)  (705 229)  (705 229)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (15 6)  (669 230)  (669 230)  routing T_13_14.bot_op_5 <X> T_13_14.lc_trk_g1_5
 (17 6)  (671 230)  (671 230)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (26 6)  (680 230)  (680 230)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_3/in_0
 (28 6)  (682 230)  (682 230)  routing T_13_14.lc_trk_g2_2 <X> T_13_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 230)  (683 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (685 230)  (685 230)  routing T_13_14.lc_trk_g0_6 <X> T_13_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 230)  (686 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (690 230)  (690 230)  LC_3 Logic Functioning bit
 (37 6)  (691 230)  (691 230)  LC_3 Logic Functioning bit
 (38 6)  (692 230)  (692 230)  LC_3 Logic Functioning bit
 (39 6)  (693 230)  (693 230)  LC_3 Logic Functioning bit
 (41 6)  (695 230)  (695 230)  LC_3 Logic Functioning bit
 (43 6)  (697 230)  (697 230)  LC_3 Logic Functioning bit
 (14 7)  (668 231)  (668 231)  routing T_13_14.sp4_h_r_4 <X> T_13_14.lc_trk_g1_4
 (15 7)  (669 231)  (669 231)  routing T_13_14.sp4_h_r_4 <X> T_13_14.lc_trk_g1_4
 (16 7)  (670 231)  (670 231)  routing T_13_14.sp4_h_r_4 <X> T_13_14.lc_trk_g1_4
 (17 7)  (671 231)  (671 231)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (26 7)  (680 231)  (680 231)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_3/in_0
 (27 7)  (681 231)  (681 231)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 231)  (682 231)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 231)  (683 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 231)  (684 231)  routing T_13_14.lc_trk_g2_2 <X> T_13_14.wire_logic_cluster/lc_3/in_1
 (31 7)  (685 231)  (685 231)  routing T_13_14.lc_trk_g0_6 <X> T_13_14.wire_logic_cluster/lc_3/in_3
 (36 7)  (690 231)  (690 231)  LC_3 Logic Functioning bit
 (37 7)  (691 231)  (691 231)  LC_3 Logic Functioning bit
 (38 7)  (692 231)  (692 231)  LC_3 Logic Functioning bit
 (39 7)  (693 231)  (693 231)  LC_3 Logic Functioning bit
 (40 7)  (694 231)  (694 231)  LC_3 Logic Functioning bit
 (41 7)  (695 231)  (695 231)  LC_3 Logic Functioning bit
 (42 7)  (696 231)  (696 231)  LC_3 Logic Functioning bit
 (43 7)  (697 231)  (697 231)  LC_3 Logic Functioning bit
 (22 8)  (676 232)  (676 232)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (677 232)  (677 232)  routing T_13_14.sp12_v_b_19 <X> T_13_14.lc_trk_g2_3
 (25 8)  (679 232)  (679 232)  routing T_13_14.rgt_op_2 <X> T_13_14.lc_trk_g2_2
 (29 8)  (683 232)  (683 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 232)  (684 232)  routing T_13_14.lc_trk_g0_5 <X> T_13_14.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 232)  (686 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (688 232)  (688 232)  routing T_13_14.lc_trk_g1_2 <X> T_13_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 232)  (690 232)  LC_4 Logic Functioning bit
 (37 8)  (691 232)  (691 232)  LC_4 Logic Functioning bit
 (38 8)  (692 232)  (692 232)  LC_4 Logic Functioning bit
 (39 8)  (693 232)  (693 232)  LC_4 Logic Functioning bit
 (41 8)  (695 232)  (695 232)  LC_4 Logic Functioning bit
 (42 8)  (696 232)  (696 232)  LC_4 Logic Functioning bit
 (43 8)  (697 232)  (697 232)  LC_4 Logic Functioning bit
 (50 8)  (704 232)  (704 232)  Cascade bit: LH_LC04_inmux02_5

 (14 9)  (668 233)  (668 233)  routing T_13_14.sp4_r_v_b_32 <X> T_13_14.lc_trk_g2_0
 (17 9)  (671 233)  (671 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (21 9)  (675 233)  (675 233)  routing T_13_14.sp12_v_b_19 <X> T_13_14.lc_trk_g2_3
 (22 9)  (676 233)  (676 233)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (678 233)  (678 233)  routing T_13_14.rgt_op_2 <X> T_13_14.lc_trk_g2_2
 (27 9)  (681 233)  (681 233)  routing T_13_14.lc_trk_g3_1 <X> T_13_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (682 233)  (682 233)  routing T_13_14.lc_trk_g3_1 <X> T_13_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 233)  (683 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (685 233)  (685 233)  routing T_13_14.lc_trk_g1_2 <X> T_13_14.wire_logic_cluster/lc_4/in_3
 (36 9)  (690 233)  (690 233)  LC_4 Logic Functioning bit
 (37 9)  (691 233)  (691 233)  LC_4 Logic Functioning bit
 (38 9)  (692 233)  (692 233)  LC_4 Logic Functioning bit
 (39 9)  (693 233)  (693 233)  LC_4 Logic Functioning bit
 (40 9)  (694 233)  (694 233)  LC_4 Logic Functioning bit
 (41 9)  (695 233)  (695 233)  LC_4 Logic Functioning bit
 (42 9)  (696 233)  (696 233)  LC_4 Logic Functioning bit
 (43 9)  (697 233)  (697 233)  LC_4 Logic Functioning bit
 (14 10)  (668 234)  (668 234)  routing T_13_14.sp4_v_b_36 <X> T_13_14.lc_trk_g2_4
 (17 10)  (671 234)  (671 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (22 10)  (676 234)  (676 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (677 234)  (677 234)  routing T_13_14.sp4_h_r_31 <X> T_13_14.lc_trk_g2_7
 (24 10)  (678 234)  (678 234)  routing T_13_14.sp4_h_r_31 <X> T_13_14.lc_trk_g2_7
 (28 10)  (682 234)  (682 234)  routing T_13_14.lc_trk_g2_0 <X> T_13_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 234)  (683 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (685 234)  (685 234)  routing T_13_14.lc_trk_g2_4 <X> T_13_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 234)  (686 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 234)  (687 234)  routing T_13_14.lc_trk_g2_4 <X> T_13_14.wire_logic_cluster/lc_5/in_3
 (35 10)  (689 234)  (689 234)  routing T_13_14.lc_trk_g2_7 <X> T_13_14.input_2_5
 (36 10)  (690 234)  (690 234)  LC_5 Logic Functioning bit
 (41 10)  (695 234)  (695 234)  LC_5 Logic Functioning bit
 (43 10)  (697 234)  (697 234)  LC_5 Logic Functioning bit
 (45 10)  (699 234)  (699 234)  LC_5 Logic Functioning bit
 (46 10)  (700 234)  (700 234)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (47 10)  (701 234)  (701 234)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (52 10)  (706 234)  (706 234)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (14 11)  (668 235)  (668 235)  routing T_13_14.sp4_v_b_36 <X> T_13_14.lc_trk_g2_4
 (16 11)  (670 235)  (670 235)  routing T_13_14.sp4_v_b_36 <X> T_13_14.lc_trk_g2_4
 (17 11)  (671 235)  (671 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (21 11)  (675 235)  (675 235)  routing T_13_14.sp4_h_r_31 <X> T_13_14.lc_trk_g2_7
 (26 11)  (680 235)  (680 235)  routing T_13_14.lc_trk_g2_3 <X> T_13_14.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 235)  (682 235)  routing T_13_14.lc_trk_g2_3 <X> T_13_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 235)  (683 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (32 11)  (686 235)  (686 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (687 235)  (687 235)  routing T_13_14.lc_trk_g2_7 <X> T_13_14.input_2_5
 (35 11)  (689 235)  (689 235)  routing T_13_14.lc_trk_g2_7 <X> T_13_14.input_2_5
 (36 11)  (690 235)  (690 235)  LC_5 Logic Functioning bit
 (37 11)  (691 235)  (691 235)  LC_5 Logic Functioning bit
 (39 11)  (693 235)  (693 235)  LC_5 Logic Functioning bit
 (40 11)  (694 235)  (694 235)  LC_5 Logic Functioning bit
 (42 11)  (696 235)  (696 235)  LC_5 Logic Functioning bit
 (51 11)  (705 235)  (705 235)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (53 11)  (707 235)  (707 235)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (3 12)  (657 236)  (657 236)  routing T_13_14.sp12_v_b_1 <X> T_13_14.sp12_h_r_1
 (12 12)  (666 236)  (666 236)  routing T_13_14.sp4_v_t_46 <X> T_13_14.sp4_h_r_11
 (15 12)  (669 236)  (669 236)  routing T_13_14.rgt_op_1 <X> T_13_14.lc_trk_g3_1
 (17 12)  (671 236)  (671 236)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (672 236)  (672 236)  routing T_13_14.rgt_op_1 <X> T_13_14.lc_trk_g3_1
 (3 13)  (657 237)  (657 237)  routing T_13_14.sp12_v_b_1 <X> T_13_14.sp12_h_r_1
 (1 14)  (655 238)  (655 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (654 239)  (654 239)  routing T_13_14.lc_trk_g1_5 <X> T_13_14.wire_logic_cluster/lc_7/s_r
 (1 15)  (655 239)  (655 239)  routing T_13_14.lc_trk_g1_5 <X> T_13_14.wire_logic_cluster/lc_7/s_r
 (22 15)  (676 239)  (676 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_14_14

 (27 0)  (735 224)  (735 224)  routing T_14_14.lc_trk_g3_0 <X> T_14_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 224)  (736 224)  routing T_14_14.lc_trk_g3_0 <X> T_14_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 224)  (737 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (740 224)  (740 224)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (744 224)  (744 224)  LC_0 Logic Functioning bit
 (39 0)  (747 224)  (747 224)  LC_0 Logic Functioning bit
 (41 0)  (749 224)  (749 224)  LC_0 Logic Functioning bit
 (42 0)  (750 224)  (750 224)  LC_0 Logic Functioning bit
 (44 0)  (752 224)  (752 224)  LC_0 Logic Functioning bit
 (45 0)  (753 224)  (753 224)  LC_0 Logic Functioning bit
 (22 1)  (730 225)  (730 225)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_l_17 lc_trk_g0_2
 (23 1)  (731 225)  (731 225)  routing T_14_14.sp12_h_l_17 <X> T_14_14.lc_trk_g0_2
 (25 1)  (733 225)  (733 225)  routing T_14_14.sp12_h_l_17 <X> T_14_14.lc_trk_g0_2
 (36 1)  (744 225)  (744 225)  LC_0 Logic Functioning bit
 (39 1)  (747 225)  (747 225)  LC_0 Logic Functioning bit
 (41 1)  (749 225)  (749 225)  LC_0 Logic Functioning bit
 (42 1)  (750 225)  (750 225)  LC_0 Logic Functioning bit
 (49 1)  (757 225)  (757 225)  Carry_In_Mux bit 

 (0 2)  (708 226)  (708 226)  routing T_14_14.lc_trk_g3_1 <X> T_14_14.wire_logic_cluster/lc_7/clk
 (2 2)  (710 226)  (710 226)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (27 2)  (735 226)  (735 226)  routing T_14_14.lc_trk_g1_1 <X> T_14_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 226)  (737 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 226)  (740 226)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (744 226)  (744 226)  LC_1 Logic Functioning bit
 (39 2)  (747 226)  (747 226)  LC_1 Logic Functioning bit
 (41 2)  (749 226)  (749 226)  LC_1 Logic Functioning bit
 (42 2)  (750 226)  (750 226)  LC_1 Logic Functioning bit
 (44 2)  (752 226)  (752 226)  LC_1 Logic Functioning bit
 (45 2)  (753 226)  (753 226)  LC_1 Logic Functioning bit
 (0 3)  (708 227)  (708 227)  routing T_14_14.lc_trk_g3_1 <X> T_14_14.wire_logic_cluster/lc_7/clk
 (2 3)  (710 227)  (710 227)  routing T_14_14.lc_trk_g3_1 <X> T_14_14.wire_logic_cluster/lc_7/clk
 (36 3)  (744 227)  (744 227)  LC_1 Logic Functioning bit
 (39 3)  (747 227)  (747 227)  LC_1 Logic Functioning bit
 (41 3)  (749 227)  (749 227)  LC_1 Logic Functioning bit
 (42 3)  (750 227)  (750 227)  LC_1 Logic Functioning bit
 (1 4)  (709 228)  (709 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (17 4)  (725 228)  (725 228)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (726 228)  (726 228)  routing T_14_14.wire_logic_cluster/lc_1/out <X> T_14_14.lc_trk_g1_1
 (21 4)  (729 228)  (729 228)  routing T_14_14.wire_logic_cluster/lc_3/out <X> T_14_14.lc_trk_g1_3
 (22 4)  (730 228)  (730 228)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (733 228)  (733 228)  routing T_14_14.wire_logic_cluster/lc_2/out <X> T_14_14.lc_trk_g1_2
 (27 4)  (735 228)  (735 228)  routing T_14_14.lc_trk_g1_2 <X> T_14_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 228)  (737 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 228)  (740 228)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (744 228)  (744 228)  LC_2 Logic Functioning bit
 (39 4)  (747 228)  (747 228)  LC_2 Logic Functioning bit
 (41 4)  (749 228)  (749 228)  LC_2 Logic Functioning bit
 (42 4)  (750 228)  (750 228)  LC_2 Logic Functioning bit
 (44 4)  (752 228)  (752 228)  LC_2 Logic Functioning bit
 (45 4)  (753 228)  (753 228)  LC_2 Logic Functioning bit
 (1 5)  (709 229)  (709 229)  routing T_14_14.lc_trk_g0_2 <X> T_14_14.wire_logic_cluster/lc_7/cen
 (22 5)  (730 229)  (730 229)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (738 229)  (738 229)  routing T_14_14.lc_trk_g1_2 <X> T_14_14.wire_logic_cluster/lc_2/in_1
 (36 5)  (744 229)  (744 229)  LC_2 Logic Functioning bit
 (39 5)  (747 229)  (747 229)  LC_2 Logic Functioning bit
 (41 5)  (749 229)  (749 229)  LC_2 Logic Functioning bit
 (42 5)  (750 229)  (750 229)  LC_2 Logic Functioning bit
 (27 6)  (735 230)  (735 230)  routing T_14_14.lc_trk_g1_3 <X> T_14_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 230)  (737 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 230)  (740 230)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (744 230)  (744 230)  LC_3 Logic Functioning bit
 (39 6)  (747 230)  (747 230)  LC_3 Logic Functioning bit
 (41 6)  (749 230)  (749 230)  LC_3 Logic Functioning bit
 (42 6)  (750 230)  (750 230)  LC_3 Logic Functioning bit
 (45 6)  (753 230)  (753 230)  LC_3 Logic Functioning bit
 (30 7)  (738 231)  (738 231)  routing T_14_14.lc_trk_g1_3 <X> T_14_14.wire_logic_cluster/lc_3/in_1
 (36 7)  (744 231)  (744 231)  LC_3 Logic Functioning bit
 (39 7)  (747 231)  (747 231)  LC_3 Logic Functioning bit
 (41 7)  (749 231)  (749 231)  LC_3 Logic Functioning bit
 (42 7)  (750 231)  (750 231)  LC_3 Logic Functioning bit
 (48 7)  (756 231)  (756 231)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (14 12)  (722 236)  (722 236)  routing T_14_14.wire_logic_cluster/lc_0/out <X> T_14_14.lc_trk_g3_0
 (17 12)  (725 236)  (725 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (17 13)  (725 237)  (725 237)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (0 14)  (708 238)  (708 238)  routing T_14_14.lc_trk_g3_5 <X> T_14_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 238)  (709 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (17 14)  (725 238)  (725 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (0 15)  (708 239)  (708 239)  routing T_14_14.lc_trk_g3_5 <X> T_14_14.wire_logic_cluster/lc_7/s_r
 (1 15)  (709 239)  (709 239)  routing T_14_14.lc_trk_g3_5 <X> T_14_14.wire_logic_cluster/lc_7/s_r


LogicTile_15_14

 (21 0)  (783 224)  (783 224)  routing T_15_14.lft_op_3 <X> T_15_14.lc_trk_g0_3
 (22 0)  (784 224)  (784 224)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (786 224)  (786 224)  routing T_15_14.lft_op_3 <X> T_15_14.lc_trk_g0_3
 (26 0)  (788 224)  (788 224)  routing T_15_14.lc_trk_g3_5 <X> T_15_14.wire_logic_cluster/lc_0/in_0
 (28 0)  (790 224)  (790 224)  routing T_15_14.lc_trk_g2_3 <X> T_15_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 224)  (791 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (793 224)  (793 224)  routing T_15_14.lc_trk_g3_6 <X> T_15_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 224)  (794 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 224)  (795 224)  routing T_15_14.lc_trk_g3_6 <X> T_15_14.wire_logic_cluster/lc_0/in_3
 (34 0)  (796 224)  (796 224)  routing T_15_14.lc_trk_g3_6 <X> T_15_14.wire_logic_cluster/lc_0/in_3
 (35 0)  (797 224)  (797 224)  routing T_15_14.lc_trk_g3_7 <X> T_15_14.input_2_0
 (36 0)  (798 224)  (798 224)  LC_0 Logic Functioning bit
 (37 0)  (799 224)  (799 224)  LC_0 Logic Functioning bit
 (39 0)  (801 224)  (801 224)  LC_0 Logic Functioning bit
 (42 0)  (804 224)  (804 224)  LC_0 Logic Functioning bit
 (43 0)  (805 224)  (805 224)  LC_0 Logic Functioning bit
 (27 1)  (789 225)  (789 225)  routing T_15_14.lc_trk_g3_5 <X> T_15_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (790 225)  (790 225)  routing T_15_14.lc_trk_g3_5 <X> T_15_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 225)  (791 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 225)  (792 225)  routing T_15_14.lc_trk_g2_3 <X> T_15_14.wire_logic_cluster/lc_0/in_1
 (31 1)  (793 225)  (793 225)  routing T_15_14.lc_trk_g3_6 <X> T_15_14.wire_logic_cluster/lc_0/in_3
 (32 1)  (794 225)  (794 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (795 225)  (795 225)  routing T_15_14.lc_trk_g3_7 <X> T_15_14.input_2_0
 (34 1)  (796 225)  (796 225)  routing T_15_14.lc_trk_g3_7 <X> T_15_14.input_2_0
 (35 1)  (797 225)  (797 225)  routing T_15_14.lc_trk_g3_7 <X> T_15_14.input_2_0
 (36 1)  (798 225)  (798 225)  LC_0 Logic Functioning bit
 (37 1)  (799 225)  (799 225)  LC_0 Logic Functioning bit
 (38 1)  (800 225)  (800 225)  LC_0 Logic Functioning bit
 (39 1)  (801 225)  (801 225)  LC_0 Logic Functioning bit
 (41 1)  (803 225)  (803 225)  LC_0 Logic Functioning bit
 (42 1)  (804 225)  (804 225)  LC_0 Logic Functioning bit
 (43 1)  (805 225)  (805 225)  LC_0 Logic Functioning bit
 (47 1)  (809 225)  (809 225)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (48 1)  (810 225)  (810 225)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (762 226)  (762 226)  routing T_15_14.lc_trk_g3_1 <X> T_15_14.wire_logic_cluster/lc_7/clk
 (2 2)  (764 226)  (764 226)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (0 3)  (762 227)  (762 227)  routing T_15_14.lc_trk_g3_1 <X> T_15_14.wire_logic_cluster/lc_7/clk
 (2 3)  (764 227)  (764 227)  routing T_15_14.lc_trk_g3_1 <X> T_15_14.wire_logic_cluster/lc_7/clk
 (12 3)  (774 227)  (774 227)  routing T_15_14.sp4_h_l_39 <X> T_15_14.sp4_v_t_39
 (22 3)  (784 227)  (784 227)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (785 227)  (785 227)  routing T_15_14.sp4_v_b_22 <X> T_15_14.lc_trk_g0_6
 (24 3)  (786 227)  (786 227)  routing T_15_14.sp4_v_b_22 <X> T_15_14.lc_trk_g0_6
 (15 4)  (777 228)  (777 228)  routing T_15_14.sp12_h_r_1 <X> T_15_14.lc_trk_g1_1
 (17 4)  (779 228)  (779 228)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_1 lc_trk_g1_1
 (18 4)  (780 228)  (780 228)  routing T_15_14.sp12_h_r_1 <X> T_15_14.lc_trk_g1_1
 (22 4)  (784 228)  (784 228)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (785 228)  (785 228)  routing T_15_14.sp4_v_b_19 <X> T_15_14.lc_trk_g1_3
 (24 4)  (786 228)  (786 228)  routing T_15_14.sp4_v_b_19 <X> T_15_14.lc_trk_g1_3
 (25 4)  (787 228)  (787 228)  routing T_15_14.lft_op_2 <X> T_15_14.lc_trk_g1_2
 (14 5)  (776 229)  (776 229)  routing T_15_14.sp4_r_v_b_24 <X> T_15_14.lc_trk_g1_0
 (17 5)  (779 229)  (779 229)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (18 5)  (780 229)  (780 229)  routing T_15_14.sp12_h_r_1 <X> T_15_14.lc_trk_g1_1
 (22 5)  (784 229)  (784 229)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (786 229)  (786 229)  routing T_15_14.lft_op_2 <X> T_15_14.lc_trk_g1_2
 (22 6)  (784 230)  (784 230)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (25 6)  (787 230)  (787 230)  routing T_15_14.sp12_h_l_5 <X> T_15_14.lc_trk_g1_6
 (28 6)  (790 230)  (790 230)  routing T_15_14.lc_trk_g2_4 <X> T_15_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 230)  (791 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 230)  (792 230)  routing T_15_14.lc_trk_g2_4 <X> T_15_14.wire_logic_cluster/lc_3/in_1
 (31 6)  (793 230)  (793 230)  routing T_15_14.lc_trk_g0_6 <X> T_15_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 230)  (794 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (798 230)  (798 230)  LC_3 Logic Functioning bit
 (38 6)  (800 230)  (800 230)  LC_3 Logic Functioning bit
 (41 6)  (803 230)  (803 230)  LC_3 Logic Functioning bit
 (43 6)  (805 230)  (805 230)  LC_3 Logic Functioning bit
 (21 7)  (783 231)  (783 231)  routing T_15_14.sp4_r_v_b_31 <X> T_15_14.lc_trk_g1_7
 (22 7)  (784 231)  (784 231)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_5 lc_trk_g1_6
 (24 7)  (786 231)  (786 231)  routing T_15_14.sp12_h_l_5 <X> T_15_14.lc_trk_g1_6
 (25 7)  (787 231)  (787 231)  routing T_15_14.sp12_h_l_5 <X> T_15_14.lc_trk_g1_6
 (27 7)  (789 231)  (789 231)  routing T_15_14.lc_trk_g1_0 <X> T_15_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 231)  (791 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (793 231)  (793 231)  routing T_15_14.lc_trk_g0_6 <X> T_15_14.wire_logic_cluster/lc_3/in_3
 (37 7)  (799 231)  (799 231)  LC_3 Logic Functioning bit
 (39 7)  (801 231)  (801 231)  LC_3 Logic Functioning bit
 (41 7)  (803 231)  (803 231)  LC_3 Logic Functioning bit
 (43 7)  (805 231)  (805 231)  LC_3 Logic Functioning bit
 (51 7)  (813 231)  (813 231)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (21 8)  (783 232)  (783 232)  routing T_15_14.sp4_h_r_35 <X> T_15_14.lc_trk_g2_3
 (22 8)  (784 232)  (784 232)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (785 232)  (785 232)  routing T_15_14.sp4_h_r_35 <X> T_15_14.lc_trk_g2_3
 (24 8)  (786 232)  (786 232)  routing T_15_14.sp4_h_r_35 <X> T_15_14.lc_trk_g2_3
 (26 8)  (788 232)  (788 232)  routing T_15_14.lc_trk_g1_7 <X> T_15_14.wire_logic_cluster/lc_4/in_0
 (27 8)  (789 232)  (789 232)  routing T_15_14.lc_trk_g3_0 <X> T_15_14.wire_logic_cluster/lc_4/in_1
 (28 8)  (790 232)  (790 232)  routing T_15_14.lc_trk_g3_0 <X> T_15_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 232)  (791 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (793 232)  (793 232)  routing T_15_14.lc_trk_g1_6 <X> T_15_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 232)  (794 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (796 232)  (796 232)  routing T_15_14.lc_trk_g1_6 <X> T_15_14.wire_logic_cluster/lc_4/in_3
 (35 8)  (797 232)  (797 232)  routing T_15_14.lc_trk_g2_6 <X> T_15_14.input_2_4
 (36 8)  (798 232)  (798 232)  LC_4 Logic Functioning bit
 (38 8)  (800 232)  (800 232)  LC_4 Logic Functioning bit
 (41 8)  (803 232)  (803 232)  LC_4 Logic Functioning bit
 (42 8)  (804 232)  (804 232)  LC_4 Logic Functioning bit
 (43 8)  (805 232)  (805 232)  LC_4 Logic Functioning bit
 (26 9)  (788 233)  (788 233)  routing T_15_14.lc_trk_g1_7 <X> T_15_14.wire_logic_cluster/lc_4/in_0
 (27 9)  (789 233)  (789 233)  routing T_15_14.lc_trk_g1_7 <X> T_15_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 233)  (791 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (793 233)  (793 233)  routing T_15_14.lc_trk_g1_6 <X> T_15_14.wire_logic_cluster/lc_4/in_3
 (32 9)  (794 233)  (794 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (795 233)  (795 233)  routing T_15_14.lc_trk_g2_6 <X> T_15_14.input_2_4
 (35 9)  (797 233)  (797 233)  routing T_15_14.lc_trk_g2_6 <X> T_15_14.input_2_4
 (36 9)  (798 233)  (798 233)  LC_4 Logic Functioning bit
 (38 9)  (800 233)  (800 233)  LC_4 Logic Functioning bit
 (42 9)  (804 233)  (804 233)  LC_4 Logic Functioning bit
 (8 10)  (770 234)  (770 234)  routing T_15_14.sp4_v_t_36 <X> T_15_14.sp4_h_l_42
 (9 10)  (771 234)  (771 234)  routing T_15_14.sp4_v_t_36 <X> T_15_14.sp4_h_l_42
 (10 10)  (772 234)  (772 234)  routing T_15_14.sp4_v_t_36 <X> T_15_14.sp4_h_l_42
 (27 10)  (789 234)  (789 234)  routing T_15_14.lc_trk_g1_3 <X> T_15_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 234)  (791 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (794 234)  (794 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (796 234)  (796 234)  routing T_15_14.lc_trk_g1_1 <X> T_15_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 234)  (798 234)  LC_5 Logic Functioning bit
 (37 10)  (799 234)  (799 234)  LC_5 Logic Functioning bit
 (39 10)  (801 234)  (801 234)  LC_5 Logic Functioning bit
 (43 10)  (805 234)  (805 234)  LC_5 Logic Functioning bit
 (45 10)  (807 234)  (807 234)  LC_5 Logic Functioning bit
 (50 10)  (812 234)  (812 234)  Cascade bit: LH_LC05_inmux02_5

 (17 11)  (779 235)  (779 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 11)  (784 235)  (784 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (785 235)  (785 235)  routing T_15_14.sp4_h_r_30 <X> T_15_14.lc_trk_g2_6
 (24 11)  (786 235)  (786 235)  routing T_15_14.sp4_h_r_30 <X> T_15_14.lc_trk_g2_6
 (25 11)  (787 235)  (787 235)  routing T_15_14.sp4_h_r_30 <X> T_15_14.lc_trk_g2_6
 (30 11)  (792 235)  (792 235)  routing T_15_14.lc_trk_g1_3 <X> T_15_14.wire_logic_cluster/lc_5/in_1
 (36 11)  (798 235)  (798 235)  LC_5 Logic Functioning bit
 (37 11)  (799 235)  (799 235)  LC_5 Logic Functioning bit
 (39 11)  (801 235)  (801 235)  LC_5 Logic Functioning bit
 (43 11)  (805 235)  (805 235)  LC_5 Logic Functioning bit
 (51 11)  (813 235)  (813 235)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (17 12)  (779 236)  (779 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (29 12)  (791 236)  (791 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (794 236)  (794 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (796 236)  (796 236)  routing T_15_14.lc_trk_g1_2 <X> T_15_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 236)  (798 236)  LC_6 Logic Functioning bit
 (37 12)  (799 236)  (799 236)  LC_6 Logic Functioning bit
 (38 12)  (800 236)  (800 236)  LC_6 Logic Functioning bit
 (39 12)  (801 236)  (801 236)  LC_6 Logic Functioning bit
 (41 12)  (803 236)  (803 236)  LC_6 Logic Functioning bit
 (43 12)  (805 236)  (805 236)  LC_6 Logic Functioning bit
 (46 12)  (808 236)  (808 236)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (14 13)  (776 237)  (776 237)  routing T_15_14.sp4_r_v_b_40 <X> T_15_14.lc_trk_g3_0
 (17 13)  (779 237)  (779 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (30 13)  (792 237)  (792 237)  routing T_15_14.lc_trk_g0_3 <X> T_15_14.wire_logic_cluster/lc_6/in_1
 (31 13)  (793 237)  (793 237)  routing T_15_14.lc_trk_g1_2 <X> T_15_14.wire_logic_cluster/lc_6/in_3
 (36 13)  (798 237)  (798 237)  LC_6 Logic Functioning bit
 (37 13)  (799 237)  (799 237)  LC_6 Logic Functioning bit
 (38 13)  (800 237)  (800 237)  LC_6 Logic Functioning bit
 (39 13)  (801 237)  (801 237)  LC_6 Logic Functioning bit
 (41 13)  (803 237)  (803 237)  LC_6 Logic Functioning bit
 (43 13)  (805 237)  (805 237)  LC_6 Logic Functioning bit
 (17 14)  (779 238)  (779 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (21 14)  (783 238)  (783 238)  routing T_15_14.sp4_v_t_26 <X> T_15_14.lc_trk_g3_7
 (22 14)  (784 238)  (784 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (785 238)  (785 238)  routing T_15_14.sp4_v_t_26 <X> T_15_14.lc_trk_g3_7
 (18 15)  (780 239)  (780 239)  routing T_15_14.sp4_r_v_b_45 <X> T_15_14.lc_trk_g3_5
 (21 15)  (783 239)  (783 239)  routing T_15_14.sp4_v_t_26 <X> T_15_14.lc_trk_g3_7
 (22 15)  (784 239)  (784 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_16_14

 (2 2)  (818 226)  (818 226)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (11 2)  (827 226)  (827 226)  routing T_16_14.sp4_h_l_44 <X> T_16_14.sp4_v_t_39
 (22 2)  (838 226)  (838 226)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (840 226)  (840 226)  routing T_16_14.bot_op_7 <X> T_16_14.lc_trk_g0_7
 (0 3)  (816 227)  (816 227)  routing T_16_14.lc_trk_g1_1 <X> T_16_14.wire_logic_cluster/lc_7/clk
 (2 3)  (818 227)  (818 227)  routing T_16_14.lc_trk_g1_1 <X> T_16_14.wire_logic_cluster/lc_7/clk
 (9 3)  (825 227)  (825 227)  routing T_16_14.sp4_v_b_1 <X> T_16_14.sp4_v_t_36
 (15 4)  (831 228)  (831 228)  routing T_16_14.sp4_v_b_17 <X> T_16_14.lc_trk_g1_1
 (16 4)  (832 228)  (832 228)  routing T_16_14.sp4_v_b_17 <X> T_16_14.lc_trk_g1_1
 (17 4)  (833 228)  (833 228)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (2 8)  (818 232)  (818 232)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (26 8)  (842 232)  (842 232)  routing T_16_14.lc_trk_g3_5 <X> T_16_14.wire_logic_cluster/lc_4/in_0
 (29 8)  (845 232)  (845 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 232)  (846 232)  routing T_16_14.lc_trk_g0_7 <X> T_16_14.wire_logic_cluster/lc_4/in_1
 (31 8)  (847 232)  (847 232)  routing T_16_14.lc_trk_g2_7 <X> T_16_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 232)  (848 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 232)  (849 232)  routing T_16_14.lc_trk_g2_7 <X> T_16_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 232)  (852 232)  LC_4 Logic Functioning bit
 (37 8)  (853 232)  (853 232)  LC_4 Logic Functioning bit
 (38 8)  (854 232)  (854 232)  LC_4 Logic Functioning bit
 (39 8)  (855 232)  (855 232)  LC_4 Logic Functioning bit
 (41 8)  (857 232)  (857 232)  LC_4 Logic Functioning bit
 (43 8)  (859 232)  (859 232)  LC_4 Logic Functioning bit
 (45 8)  (861 232)  (861 232)  LC_4 Logic Functioning bit
 (53 8)  (869 232)  (869 232)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (27 9)  (843 233)  (843 233)  routing T_16_14.lc_trk_g3_5 <X> T_16_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 233)  (844 233)  routing T_16_14.lc_trk_g3_5 <X> T_16_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 233)  (845 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 233)  (846 233)  routing T_16_14.lc_trk_g0_7 <X> T_16_14.wire_logic_cluster/lc_4/in_1
 (31 9)  (847 233)  (847 233)  routing T_16_14.lc_trk_g2_7 <X> T_16_14.wire_logic_cluster/lc_4/in_3
 (36 9)  (852 233)  (852 233)  LC_4 Logic Functioning bit
 (38 9)  (854 233)  (854 233)  LC_4 Logic Functioning bit
 (21 10)  (837 234)  (837 234)  routing T_16_14.rgt_op_7 <X> T_16_14.lc_trk_g2_7
 (22 10)  (838 234)  (838 234)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (840 234)  (840 234)  routing T_16_14.rgt_op_7 <X> T_16_14.lc_trk_g2_7
 (17 14)  (833 238)  (833 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5


LogicTile_17_14

 (3 0)  (877 224)  (877 224)  routing T_17_14.sp12_h_r_0 <X> T_17_14.sp12_v_b_0
 (3 1)  (877 225)  (877 225)  routing T_17_14.sp12_h_r_0 <X> T_17_14.sp12_v_b_0
 (22 1)  (896 225)  (896 225)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (897 225)  (897 225)  routing T_17_14.sp12_h_r_10 <X> T_17_14.lc_trk_g0_2
 (12 2)  (886 226)  (886 226)  routing T_17_14.sp4_h_r_11 <X> T_17_14.sp4_h_l_39
 (1 3)  (875 227)  (875 227)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4
 (13 3)  (887 227)  (887 227)  routing T_17_14.sp4_h_r_11 <X> T_17_14.sp4_h_l_39
 (15 4)  (889 228)  (889 228)  routing T_17_14.bot_op_1 <X> T_17_14.lc_trk_g1_1
 (17 4)  (891 228)  (891 228)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (14 7)  (888 231)  (888 231)  routing T_17_14.sp4_h_r_4 <X> T_17_14.lc_trk_g1_4
 (15 7)  (889 231)  (889 231)  routing T_17_14.sp4_h_r_4 <X> T_17_14.lc_trk_g1_4
 (16 7)  (890 231)  (890 231)  routing T_17_14.sp4_h_r_4 <X> T_17_14.lc_trk_g1_4
 (17 7)  (891 231)  (891 231)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (6 11)  (880 235)  (880 235)  routing T_17_14.sp4_h_r_6 <X> T_17_14.sp4_h_l_43
 (12 12)  (886 236)  (886 236)  routing T_17_14.sp4_h_l_45 <X> T_17_14.sp4_h_r_11
 (13 13)  (887 237)  (887 237)  routing T_17_14.sp4_h_l_45 <X> T_17_14.sp4_h_r_11
 (14 14)  (888 238)  (888 238)  routing T_17_14.sp4_v_b_36 <X> T_17_14.lc_trk_g3_4
 (26 14)  (900 238)  (900 238)  routing T_17_14.lc_trk_g1_4 <X> T_17_14.wire_logic_cluster/lc_7/in_0
 (27 14)  (901 238)  (901 238)  routing T_17_14.lc_trk_g1_1 <X> T_17_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 238)  (903 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (906 238)  (906 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (35 14)  (909 238)  (909 238)  routing T_17_14.lc_trk_g3_4 <X> T_17_14.input_2_7
 (36 14)  (910 238)  (910 238)  LC_7 Logic Functioning bit
 (38 14)  (912 238)  (912 238)  LC_7 Logic Functioning bit
 (41 14)  (915 238)  (915 238)  LC_7 Logic Functioning bit
 (42 14)  (916 238)  (916 238)  LC_7 Logic Functioning bit
 (43 14)  (917 238)  (917 238)  LC_7 Logic Functioning bit
 (14 15)  (888 239)  (888 239)  routing T_17_14.sp4_v_b_36 <X> T_17_14.lc_trk_g3_4
 (16 15)  (890 239)  (890 239)  routing T_17_14.sp4_v_b_36 <X> T_17_14.lc_trk_g3_4
 (17 15)  (891 239)  (891 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (27 15)  (901 239)  (901 239)  routing T_17_14.lc_trk_g1_4 <X> T_17_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 239)  (903 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (905 239)  (905 239)  routing T_17_14.lc_trk_g0_2 <X> T_17_14.wire_logic_cluster/lc_7/in_3
 (32 15)  (906 239)  (906 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (907 239)  (907 239)  routing T_17_14.lc_trk_g3_4 <X> T_17_14.input_2_7
 (34 15)  (908 239)  (908 239)  routing T_17_14.lc_trk_g3_4 <X> T_17_14.input_2_7
 (36 15)  (910 239)  (910 239)  LC_7 Logic Functioning bit
 (38 15)  (912 239)  (912 239)  LC_7 Logic Functioning bit
 (42 15)  (916 239)  (916 239)  LC_7 Logic Functioning bit


LogicTile_19_14

 (4 6)  (986 230)  (986 230)  routing T_19_14.sp4_h_r_3 <X> T_19_14.sp4_v_t_38
 (5 7)  (987 231)  (987 231)  routing T_19_14.sp4_h_r_3 <X> T_19_14.sp4_v_t_38
 (3 14)  (985 238)  (985 238)  routing T_19_14.sp12_v_b_1 <X> T_19_14.sp12_v_t_22
 (5 15)  (987 239)  (987 239)  routing T_19_14.sp4_h_l_44 <X> T_19_14.sp4_v_t_44


LogicTile_20_14

 (16 0)  (1052 224)  (1052 224)  routing T_20_14.sp12_h_l_14 <X> T_20_14.lc_trk_g0_1
 (17 0)  (1053 224)  (1053 224)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_l_14 lc_trk_g0_1
 (29 0)  (1065 224)  (1065 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (1067 224)  (1067 224)  routing T_20_14.lc_trk_g3_6 <X> T_20_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (1068 224)  (1068 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (1069 224)  (1069 224)  routing T_20_14.lc_trk_g3_6 <X> T_20_14.wire_logic_cluster/lc_0/in_3
 (34 0)  (1070 224)  (1070 224)  routing T_20_14.lc_trk_g3_6 <X> T_20_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (1072 224)  (1072 224)  LC_0 Logic Functioning bit
 (37 0)  (1073 224)  (1073 224)  LC_0 Logic Functioning bit
 (39 0)  (1075 224)  (1075 224)  LC_0 Logic Functioning bit
 (41 0)  (1077 224)  (1077 224)  LC_0 Logic Functioning bit
 (43 0)  (1079 224)  (1079 224)  LC_0 Logic Functioning bit
 (18 1)  (1054 225)  (1054 225)  routing T_20_14.sp12_h_l_14 <X> T_20_14.lc_trk_g0_1
 (22 1)  (1058 225)  (1058 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (27 1)  (1063 225)  (1063 225)  routing T_20_14.lc_trk_g3_1 <X> T_20_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (1064 225)  (1064 225)  routing T_20_14.lc_trk_g3_1 <X> T_20_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 225)  (1065 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (1067 225)  (1067 225)  routing T_20_14.lc_trk_g3_6 <X> T_20_14.wire_logic_cluster/lc_0/in_3
 (32 1)  (1068 225)  (1068 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (1069 225)  (1069 225)  routing T_20_14.lc_trk_g3_3 <X> T_20_14.input_2_0
 (34 1)  (1070 225)  (1070 225)  routing T_20_14.lc_trk_g3_3 <X> T_20_14.input_2_0
 (35 1)  (1071 225)  (1071 225)  routing T_20_14.lc_trk_g3_3 <X> T_20_14.input_2_0
 (36 1)  (1072 225)  (1072 225)  LC_0 Logic Functioning bit
 (37 1)  (1073 225)  (1073 225)  LC_0 Logic Functioning bit
 (39 1)  (1075 225)  (1075 225)  LC_0 Logic Functioning bit
 (29 2)  (1065 226)  (1065 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (1067 226)  (1067 226)  routing T_20_14.lc_trk_g2_6 <X> T_20_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (1068 226)  (1068 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (1069 226)  (1069 226)  routing T_20_14.lc_trk_g2_6 <X> T_20_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (1072 226)  (1072 226)  LC_1 Logic Functioning bit
 (37 2)  (1073 226)  (1073 226)  LC_1 Logic Functioning bit
 (43 2)  (1079 226)  (1079 226)  LC_1 Logic Functioning bit
 (47 2)  (1083 226)  (1083 226)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (50 2)  (1086 226)  (1086 226)  Cascade bit: LH_LC01_inmux02_5

 (29 3)  (1065 227)  (1065 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (1066 227)  (1066 227)  routing T_20_14.lc_trk_g0_2 <X> T_20_14.wire_logic_cluster/lc_1/in_1
 (31 3)  (1067 227)  (1067 227)  routing T_20_14.lc_trk_g2_6 <X> T_20_14.wire_logic_cluster/lc_1/in_3
 (36 3)  (1072 227)  (1072 227)  LC_1 Logic Functioning bit
 (37 3)  (1073 227)  (1073 227)  LC_1 Logic Functioning bit
 (38 3)  (1074 227)  (1074 227)  LC_1 Logic Functioning bit
 (41 3)  (1077 227)  (1077 227)  LC_1 Logic Functioning bit
 (42 3)  (1078 227)  (1078 227)  LC_1 Logic Functioning bit
 (8 7)  (1044 231)  (1044 231)  routing T_20_14.sp4_h_l_41 <X> T_20_14.sp4_v_t_41
 (22 11)  (1058 235)  (1058 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (1061 235)  (1061 235)  routing T_20_14.sp4_r_v_b_38 <X> T_20_14.lc_trk_g2_6
 (17 12)  (1053 236)  (1053 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (22 12)  (1058 236)  (1058 236)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (1059 236)  (1059 236)  routing T_20_14.sp12_v_b_19 <X> T_20_14.lc_trk_g3_3
 (18 13)  (1054 237)  (1054 237)  routing T_20_14.sp4_r_v_b_41 <X> T_20_14.lc_trk_g3_1
 (21 13)  (1057 237)  (1057 237)  routing T_20_14.sp12_v_b_19 <X> T_20_14.lc_trk_g3_3
 (25 14)  (1061 238)  (1061 238)  routing T_20_14.sp4_v_b_30 <X> T_20_14.lc_trk_g3_6
 (22 15)  (1058 239)  (1058 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (1059 239)  (1059 239)  routing T_20_14.sp4_v_b_30 <X> T_20_14.lc_trk_g3_6


LogicTile_21_14

 (8 6)  (1098 230)  (1098 230)  routing T_21_14.sp4_v_t_41 <X> T_21_14.sp4_h_l_41
 (9 6)  (1099 230)  (1099 230)  routing T_21_14.sp4_v_t_41 <X> T_21_14.sp4_h_l_41
 (4 11)  (1094 235)  (1094 235)  routing T_21_14.sp4_h_r_10 <X> T_21_14.sp4_h_l_43
 (6 11)  (1096 235)  (1096 235)  routing T_21_14.sp4_h_r_10 <X> T_21_14.sp4_h_l_43


LogicTile_23_14

 (5 6)  (1203 230)  (1203 230)  routing T_23_14.sp4_v_b_3 <X> T_23_14.sp4_h_l_38


RAM_Tile_25_14

 (7 0)  (1313 224)  (1313 224)  Ram config bit: MEMT_bram_cbit_1

 (19 0)  (1325 224)  (1325 224)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (7 1)  (1313 225)  (1313 225)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 226)  (1306 226)  routing T_25_14.glb_netwk_3 <X> T_25_14.wire_bram/ram/WCLK
 (2 2)  (1308 226)  (1308 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (1313 226)  (1313 226)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (1306 227)  (1306 227)  routing T_25_14.glb_netwk_3 <X> T_25_14.wire_bram/ram/WCLK
 (7 3)  (1313 227)  (1313 227)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (1313 228)  (1313 228)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_5

 (7 5)  (1313 229)  (1313 229)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_4

 (7 6)  (1313 230)  (1313 230)  Cascade buffer Enable bit: MEMT_LC01_inmux00_bram_cbit_7

 (16 6)  (1322 230)  (1322 230)  routing T_25_14.sp4_v_b_13 <X> T_25_14.lc_trk_g1_5
 (17 6)  (1323 230)  (1323 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (1324 230)  (1324 230)  routing T_25_14.sp4_v_b_13 <X> T_25_14.lc_trk_g1_5
 (7 7)  (1313 231)  (1313 231)  Cascade bit: MEMT_LC01_inmux00_bram_cbit_6

 (18 7)  (1324 231)  (1324 231)  routing T_25_14.sp4_v_b_13 <X> T_25_14.lc_trk_g1_5
 (27 8)  (1333 232)  (1333 232)  routing T_25_14.lc_trk_g3_2 <X> T_25_14.wire_bram/ram/WDATA_3
 (28 8)  (1334 232)  (1334 232)  routing T_25_14.lc_trk_g3_2 <X> T_25_14.wire_bram/ram/WDATA_3
 (29 8)  (1335 232)  (1335 232)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_2 wire_bram/ram/WDATA_3
 (30 9)  (1336 233)  (1336 233)  routing T_25_14.lc_trk_g3_2 <X> T_25_14.wire_bram/ram/WDATA_3
 (38 9)  (1344 233)  (1344 233)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_3 sp12_h_r_16
 (22 13)  (1328 237)  (1328 237)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_31 lc_trk_g3_2
 (23 13)  (1329 237)  (1329 237)  routing T_25_14.sp4_v_t_31 <X> T_25_14.lc_trk_g3_2
 (24 13)  (1330 237)  (1330 237)  routing T_25_14.sp4_v_t_31 <X> T_25_14.lc_trk_g3_2
 (1 14)  (1307 238)  (1307 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (10 14)  (1316 238)  (1316 238)  routing T_25_14.sp4_v_b_5 <X> T_25_14.sp4_h_l_47
 (0 15)  (1306 239)  (1306 239)  routing T_25_14.lc_trk_g1_5 <X> T_25_14.wire_bram/ram/WE
 (1 15)  (1307 239)  (1307 239)  routing T_25_14.lc_trk_g1_5 <X> T_25_14.wire_bram/ram/WE
 (3 15)  (1309 239)  (1309 239)  routing T_25_14.sp12_h_l_22 <X> T_25_14.sp12_v_t_22


LogicTile_26_14

 (6 10)  (1354 234)  (1354 234)  routing T_26_14.sp4_v_b_3 <X> T_26_14.sp4_v_t_43
 (5 11)  (1353 235)  (1353 235)  routing T_26_14.sp4_v_b_3 <X> T_26_14.sp4_v_t_43


IO_Tile_0_13

 (11 0)  (6 208)  (6 208)  routing T_0_13.span4_horz_1 <X> T_0_13.span4_vert_t_12
 (12 0)  (5 208)  (5 208)  routing T_0_13.span4_horz_1 <X> T_0_13.span4_vert_t_12


LogicTile_1_13

 (19 13)  (37 221)  (37 221)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_4_13

 (3 14)  (183 222)  (183 222)  routing T_4_13.sp12_h_r_1 <X> T_4_13.sp12_v_t_22
 (3 15)  (183 223)  (183 223)  routing T_4_13.sp12_h_r_1 <X> T_4_13.sp12_v_t_22


LogicTile_7_13

 (13 6)  (355 214)  (355 214)  routing T_7_13.sp4_h_r_5 <X> T_7_13.sp4_v_t_40
 (12 7)  (354 215)  (354 215)  routing T_7_13.sp4_h_r_5 <X> T_7_13.sp4_v_t_40


RAM_Tile_8_13

 (7 1)  (403 209)  (403 209)  Ram config bit: MEMB_Power_Up_Control

 (14 1)  (410 209)  (410 209)  routing T_8_13.sp4_h_r_0 <X> T_8_13.lc_trk_g0_0
 (15 1)  (411 209)  (411 209)  routing T_8_13.sp4_h_r_0 <X> T_8_13.lc_trk_g0_0
 (16 1)  (412 209)  (412 209)  routing T_8_13.sp4_h_r_0 <X> T_8_13.lc_trk_g0_0
 (17 1)  (413 209)  (413 209)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (2 2)  (398 210)  (398 210)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_bram/ram/RCLK
 (2 3)  (398 211)  (398 211)  routing T_8_13.lc_trk_g0_0 <X> T_8_13.wire_bram/ram/RCLK
 (17 6)  (413 214)  (413 214)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (25 6)  (421 214)  (421 214)  routing T_8_13.sp4_h_l_11 <X> T_8_13.lc_trk_g1_6
 (18 7)  (414 215)  (414 215)  routing T_8_13.sp4_r_v_b_29 <X> T_8_13.lc_trk_g1_5
 (22 7)  (418 215)  (418 215)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (419 215)  (419 215)  routing T_8_13.sp4_h_l_11 <X> T_8_13.lc_trk_g1_6
 (24 7)  (420 215)  (420 215)  routing T_8_13.sp4_h_l_11 <X> T_8_13.lc_trk_g1_6
 (25 7)  (421 215)  (421 215)  routing T_8_13.sp4_h_l_11 <X> T_8_13.lc_trk_g1_6
 (27 8)  (423 216)  (423 216)  routing T_8_13.lc_trk_g1_6 <X> T_8_13.wire_bram/ram/WDATA_11
 (29 8)  (425 216)  (425 216)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_6 wire_bram/ram/WDATA_11
 (30 8)  (426 216)  (426 216)  routing T_8_13.lc_trk_g1_6 <X> T_8_13.wire_bram/ram/WDATA_11
 (37 8)  (433 216)  (433 216)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_11 sp12_h_r_0
 (30 9)  (426 217)  (426 217)  routing T_8_13.lc_trk_g1_6 <X> T_8_13.wire_bram/ram/WDATA_11
 (12 12)  (408 220)  (408 220)  routing T_8_13.sp4_v_b_5 <X> T_8_13.sp4_h_r_11
 (11 13)  (407 221)  (407 221)  routing T_8_13.sp4_v_b_5 <X> T_8_13.sp4_h_r_11
 (13 13)  (409 221)  (409 221)  routing T_8_13.sp4_v_b_5 <X> T_8_13.sp4_h_r_11
 (1 14)  (397 222)  (397 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (0 15)  (396 223)  (396 223)  routing T_8_13.lc_trk_g1_5 <X> T_8_13.wire_bram/ram/RE
 (1 15)  (397 223)  (397 223)  routing T_8_13.lc_trk_g1_5 <X> T_8_13.wire_bram/ram/RE


LogicTile_9_13

 (21 0)  (459 208)  (459 208)  routing T_9_13.wire_logic_cluster/lc_3/out <X> T_9_13.lc_trk_g0_3
 (22 0)  (460 208)  (460 208)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (32 0)  (470 208)  (470 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (472 208)  (472 208)  routing T_9_13.lc_trk_g1_0 <X> T_9_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (474 208)  (474 208)  LC_0 Logic Functioning bit
 (37 0)  (475 208)  (475 208)  LC_0 Logic Functioning bit
 (38 0)  (476 208)  (476 208)  LC_0 Logic Functioning bit
 (39 0)  (477 208)  (477 208)  LC_0 Logic Functioning bit
 (45 0)  (483 208)  (483 208)  LC_0 Logic Functioning bit
 (36 1)  (474 209)  (474 209)  LC_0 Logic Functioning bit
 (37 1)  (475 209)  (475 209)  LC_0 Logic Functioning bit
 (38 1)  (476 209)  (476 209)  LC_0 Logic Functioning bit
 (39 1)  (477 209)  (477 209)  LC_0 Logic Functioning bit
 (44 1)  (482 209)  (482 209)  LC_0 Logic Functioning bit
 (2 2)  (440 210)  (440 210)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (14 2)  (452 210)  (452 210)  routing T_9_13.wire_logic_cluster/lc_4/out <X> T_9_13.lc_trk_g0_4
 (0 3)  (438 211)  (438 211)  routing T_9_13.lc_trk_g1_1 <X> T_9_13.wire_logic_cluster/lc_7/clk
 (2 3)  (440 211)  (440 211)  routing T_9_13.lc_trk_g1_1 <X> T_9_13.wire_logic_cluster/lc_7/clk
 (17 3)  (455 211)  (455 211)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (1 4)  (439 212)  (439 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (14 4)  (452 212)  (452 212)  routing T_9_13.bnr_op_0 <X> T_9_13.lc_trk_g1_0
 (15 4)  (453 212)  (453 212)  routing T_9_13.sp4_h_l_4 <X> T_9_13.lc_trk_g1_1
 (16 4)  (454 212)  (454 212)  routing T_9_13.sp4_h_l_4 <X> T_9_13.lc_trk_g1_1
 (17 4)  (455 212)  (455 212)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (456 212)  (456 212)  routing T_9_13.sp4_h_l_4 <X> T_9_13.lc_trk_g1_1
 (21 4)  (459 212)  (459 212)  routing T_9_13.sp4_h_r_19 <X> T_9_13.lc_trk_g1_3
 (22 4)  (460 212)  (460 212)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (461 212)  (461 212)  routing T_9_13.sp4_h_r_19 <X> T_9_13.lc_trk_g1_3
 (24 4)  (462 212)  (462 212)  routing T_9_13.sp4_h_r_19 <X> T_9_13.lc_trk_g1_3
 (32 4)  (470 212)  (470 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (474 212)  (474 212)  LC_2 Logic Functioning bit
 (37 4)  (475 212)  (475 212)  LC_2 Logic Functioning bit
 (38 4)  (476 212)  (476 212)  LC_2 Logic Functioning bit
 (39 4)  (477 212)  (477 212)  LC_2 Logic Functioning bit
 (45 4)  (483 212)  (483 212)  LC_2 Logic Functioning bit
 (0 5)  (438 213)  (438 213)  routing T_9_13.lc_trk_g1_3 <X> T_9_13.wire_logic_cluster/lc_7/cen
 (1 5)  (439 213)  (439 213)  routing T_9_13.lc_trk_g1_3 <X> T_9_13.wire_logic_cluster/lc_7/cen
 (14 5)  (452 213)  (452 213)  routing T_9_13.bnr_op_0 <X> T_9_13.lc_trk_g1_0
 (17 5)  (455 213)  (455 213)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (18 5)  (456 213)  (456 213)  routing T_9_13.sp4_h_l_4 <X> T_9_13.lc_trk_g1_1
 (21 5)  (459 213)  (459 213)  routing T_9_13.sp4_h_r_19 <X> T_9_13.lc_trk_g1_3
 (31 5)  (469 213)  (469 213)  routing T_9_13.lc_trk_g0_3 <X> T_9_13.wire_logic_cluster/lc_2/in_3
 (36 5)  (474 213)  (474 213)  LC_2 Logic Functioning bit
 (37 5)  (475 213)  (475 213)  LC_2 Logic Functioning bit
 (38 5)  (476 213)  (476 213)  LC_2 Logic Functioning bit
 (39 5)  (477 213)  (477 213)  LC_2 Logic Functioning bit
 (44 5)  (482 213)  (482 213)  LC_2 Logic Functioning bit
 (53 5)  (491 213)  (491 213)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (31 6)  (469 214)  (469 214)  routing T_9_13.lc_trk_g0_4 <X> T_9_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (470 214)  (470 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (474 214)  (474 214)  LC_3 Logic Functioning bit
 (37 6)  (475 214)  (475 214)  LC_3 Logic Functioning bit
 (38 6)  (476 214)  (476 214)  LC_3 Logic Functioning bit
 (39 6)  (477 214)  (477 214)  LC_3 Logic Functioning bit
 (45 6)  (483 214)  (483 214)  LC_3 Logic Functioning bit
 (36 7)  (474 215)  (474 215)  LC_3 Logic Functioning bit
 (37 7)  (475 215)  (475 215)  LC_3 Logic Functioning bit
 (38 7)  (476 215)  (476 215)  LC_3 Logic Functioning bit
 (39 7)  (477 215)  (477 215)  LC_3 Logic Functioning bit
 (14 8)  (452 216)  (452 216)  routing T_9_13.wire_logic_cluster/lc_0/out <X> T_9_13.lc_trk_g2_0
 (31 8)  (469 216)  (469 216)  routing T_9_13.lc_trk_g2_5 <X> T_9_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 216)  (470 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (471 216)  (471 216)  routing T_9_13.lc_trk_g2_5 <X> T_9_13.wire_logic_cluster/lc_4/in_3
 (36 8)  (474 216)  (474 216)  LC_4 Logic Functioning bit
 (37 8)  (475 216)  (475 216)  LC_4 Logic Functioning bit
 (38 8)  (476 216)  (476 216)  LC_4 Logic Functioning bit
 (39 8)  (477 216)  (477 216)  LC_4 Logic Functioning bit
 (45 8)  (483 216)  (483 216)  LC_4 Logic Functioning bit
 (17 9)  (455 217)  (455 217)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (36 9)  (474 217)  (474 217)  LC_4 Logic Functioning bit
 (37 9)  (475 217)  (475 217)  LC_4 Logic Functioning bit
 (38 9)  (476 217)  (476 217)  LC_4 Logic Functioning bit
 (39 9)  (477 217)  (477 217)  LC_4 Logic Functioning bit
 (44 9)  (482 217)  (482 217)  LC_4 Logic Functioning bit
 (17 10)  (455 218)  (455 218)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (456 218)  (456 218)  routing T_9_13.wire_logic_cluster/lc_5/out <X> T_9_13.lc_trk_g2_5
 (21 10)  (459 218)  (459 218)  routing T_9_13.wire_logic_cluster/lc_7/out <X> T_9_13.lc_trk_g2_7
 (22 10)  (460 218)  (460 218)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (463 218)  (463 218)  routing T_9_13.wire_logic_cluster/lc_6/out <X> T_9_13.lc_trk_g2_6
 (31 10)  (469 218)  (469 218)  routing T_9_13.lc_trk_g2_6 <X> T_9_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 218)  (470 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 218)  (471 218)  routing T_9_13.lc_trk_g2_6 <X> T_9_13.wire_logic_cluster/lc_5/in_3
 (36 10)  (474 218)  (474 218)  LC_5 Logic Functioning bit
 (37 10)  (475 218)  (475 218)  LC_5 Logic Functioning bit
 (38 10)  (476 218)  (476 218)  LC_5 Logic Functioning bit
 (39 10)  (477 218)  (477 218)  LC_5 Logic Functioning bit
 (45 10)  (483 218)  (483 218)  LC_5 Logic Functioning bit
 (22 11)  (460 219)  (460 219)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (31 11)  (469 219)  (469 219)  routing T_9_13.lc_trk_g2_6 <X> T_9_13.wire_logic_cluster/lc_5/in_3
 (36 11)  (474 219)  (474 219)  LC_5 Logic Functioning bit
 (37 11)  (475 219)  (475 219)  LC_5 Logic Functioning bit
 (38 11)  (476 219)  (476 219)  LC_5 Logic Functioning bit
 (39 11)  (477 219)  (477 219)  LC_5 Logic Functioning bit
 (44 11)  (482 219)  (482 219)  LC_5 Logic Functioning bit
 (31 12)  (469 220)  (469 220)  routing T_9_13.lc_trk_g2_7 <X> T_9_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (470 220)  (470 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 220)  (471 220)  routing T_9_13.lc_trk_g2_7 <X> T_9_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (474 220)  (474 220)  LC_6 Logic Functioning bit
 (37 12)  (475 220)  (475 220)  LC_6 Logic Functioning bit
 (38 12)  (476 220)  (476 220)  LC_6 Logic Functioning bit
 (39 12)  (477 220)  (477 220)  LC_6 Logic Functioning bit
 (45 12)  (483 220)  (483 220)  LC_6 Logic Functioning bit
 (31 13)  (469 221)  (469 221)  routing T_9_13.lc_trk_g2_7 <X> T_9_13.wire_logic_cluster/lc_6/in_3
 (36 13)  (474 221)  (474 221)  LC_6 Logic Functioning bit
 (37 13)  (475 221)  (475 221)  LC_6 Logic Functioning bit
 (38 13)  (476 221)  (476 221)  LC_6 Logic Functioning bit
 (39 13)  (477 221)  (477 221)  LC_6 Logic Functioning bit
 (0 14)  (438 222)  (438 222)  routing T_9_13.lc_trk_g3_5 <X> T_9_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (439 222)  (439 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (453 222)  (453 222)  routing T_9_13.sp4_h_l_16 <X> T_9_13.lc_trk_g3_5
 (16 14)  (454 222)  (454 222)  routing T_9_13.sp4_h_l_16 <X> T_9_13.lc_trk_g3_5
 (17 14)  (455 222)  (455 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (32 14)  (470 222)  (470 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (471 222)  (471 222)  routing T_9_13.lc_trk_g2_0 <X> T_9_13.wire_logic_cluster/lc_7/in_3
 (36 14)  (474 222)  (474 222)  LC_7 Logic Functioning bit
 (37 14)  (475 222)  (475 222)  LC_7 Logic Functioning bit
 (38 14)  (476 222)  (476 222)  LC_7 Logic Functioning bit
 (39 14)  (477 222)  (477 222)  LC_7 Logic Functioning bit
 (45 14)  (483 222)  (483 222)  LC_7 Logic Functioning bit
 (0 15)  (438 223)  (438 223)  routing T_9_13.lc_trk_g3_5 <X> T_9_13.wire_logic_cluster/lc_7/s_r
 (1 15)  (439 223)  (439 223)  routing T_9_13.lc_trk_g3_5 <X> T_9_13.wire_logic_cluster/lc_7/s_r
 (18 15)  (456 223)  (456 223)  routing T_9_13.sp4_h_l_16 <X> T_9_13.lc_trk_g3_5
 (36 15)  (474 223)  (474 223)  LC_7 Logic Functioning bit
 (37 15)  (475 223)  (475 223)  LC_7 Logic Functioning bit
 (38 15)  (476 223)  (476 223)  LC_7 Logic Functioning bit
 (39 15)  (477 223)  (477 223)  LC_7 Logic Functioning bit
 (44 15)  (482 223)  (482 223)  LC_7 Logic Functioning bit


LogicTile_10_13

 (17 1)  (509 209)  (509 209)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (2 2)  (494 210)  (494 210)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (15 2)  (507 210)  (507 210)  routing T_10_13.top_op_5 <X> T_10_13.lc_trk_g0_5
 (17 2)  (509 210)  (509 210)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (32 2)  (524 210)  (524 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 210)  (525 210)  routing T_10_13.lc_trk_g3_1 <X> T_10_13.wire_logic_cluster/lc_1/in_3
 (34 2)  (526 210)  (526 210)  routing T_10_13.lc_trk_g3_1 <X> T_10_13.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 210)  (528 210)  LC_1 Logic Functioning bit
 (37 2)  (529 210)  (529 210)  LC_1 Logic Functioning bit
 (38 2)  (530 210)  (530 210)  LC_1 Logic Functioning bit
 (39 2)  (531 210)  (531 210)  LC_1 Logic Functioning bit
 (45 2)  (537 210)  (537 210)  LC_1 Logic Functioning bit
 (2 3)  (494 211)  (494 211)  routing T_10_13.lc_trk_g0_0 <X> T_10_13.wire_logic_cluster/lc_7/clk
 (18 3)  (510 211)  (510 211)  routing T_10_13.top_op_5 <X> T_10_13.lc_trk_g0_5
 (36 3)  (528 211)  (528 211)  LC_1 Logic Functioning bit
 (37 3)  (529 211)  (529 211)  LC_1 Logic Functioning bit
 (38 3)  (530 211)  (530 211)  LC_1 Logic Functioning bit
 (39 3)  (531 211)  (531 211)  LC_1 Logic Functioning bit
 (0 4)  (492 212)  (492 212)  routing T_10_13.lc_trk_g3_3 <X> T_10_13.wire_logic_cluster/lc_7/cen
 (1 4)  (493 212)  (493 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (31 4)  (523 212)  (523 212)  routing T_10_13.lc_trk_g2_5 <X> T_10_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 212)  (524 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 212)  (525 212)  routing T_10_13.lc_trk_g2_5 <X> T_10_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 212)  (528 212)  LC_2 Logic Functioning bit
 (37 4)  (529 212)  (529 212)  LC_2 Logic Functioning bit
 (38 4)  (530 212)  (530 212)  LC_2 Logic Functioning bit
 (39 4)  (531 212)  (531 212)  LC_2 Logic Functioning bit
 (45 4)  (537 212)  (537 212)  LC_2 Logic Functioning bit
 (46 4)  (538 212)  (538 212)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (47 4)  (539 212)  (539 212)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (0 5)  (492 213)  (492 213)  routing T_10_13.lc_trk_g3_3 <X> T_10_13.wire_logic_cluster/lc_7/cen
 (1 5)  (493 213)  (493 213)  routing T_10_13.lc_trk_g3_3 <X> T_10_13.wire_logic_cluster/lc_7/cen
 (36 5)  (528 213)  (528 213)  LC_2 Logic Functioning bit
 (37 5)  (529 213)  (529 213)  LC_2 Logic Functioning bit
 (38 5)  (530 213)  (530 213)  LC_2 Logic Functioning bit
 (39 5)  (531 213)  (531 213)  LC_2 Logic Functioning bit
 (44 5)  (536 213)  (536 213)  LC_2 Logic Functioning bit
 (46 5)  (538 213)  (538 213)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (48 5)  (540 213)  (540 213)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (17 6)  (509 214)  (509 214)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (17 8)  (509 216)  (509 216)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (510 216)  (510 216)  routing T_10_13.wire_logic_cluster/lc_1/out <X> T_10_13.lc_trk_g2_1
 (17 10)  (509 218)  (509 218)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (510 218)  (510 218)  routing T_10_13.wire_logic_cluster/lc_5/out <X> T_10_13.lc_trk_g2_5
 (26 10)  (518 218)  (518 218)  routing T_10_13.lc_trk_g0_5 <X> T_10_13.wire_logic_cluster/lc_5/in_0
 (36 10)  (528 218)  (528 218)  LC_5 Logic Functioning bit
 (38 10)  (530 218)  (530 218)  LC_5 Logic Functioning bit
 (41 10)  (533 218)  (533 218)  LC_5 Logic Functioning bit
 (43 10)  (535 218)  (535 218)  LC_5 Logic Functioning bit
 (45 10)  (537 218)  (537 218)  LC_5 Logic Functioning bit
 (29 11)  (521 219)  (521 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (37 11)  (529 219)  (529 219)  LC_5 Logic Functioning bit
 (39 11)  (531 219)  (531 219)  LC_5 Logic Functioning bit
 (40 11)  (532 219)  (532 219)  LC_5 Logic Functioning bit
 (42 11)  (534 219)  (534 219)  LC_5 Logic Functioning bit
 (17 12)  (509 220)  (509 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (22 12)  (514 220)  (514 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (515 220)  (515 220)  routing T_10_13.sp4_h_r_27 <X> T_10_13.lc_trk_g3_3
 (24 12)  (516 220)  (516 220)  routing T_10_13.sp4_h_r_27 <X> T_10_13.lc_trk_g3_3
 (32 12)  (524 220)  (524 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 220)  (525 220)  routing T_10_13.lc_trk_g2_1 <X> T_10_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 220)  (528 220)  LC_6 Logic Functioning bit
 (37 12)  (529 220)  (529 220)  LC_6 Logic Functioning bit
 (38 12)  (530 220)  (530 220)  LC_6 Logic Functioning bit
 (39 12)  (531 220)  (531 220)  LC_6 Logic Functioning bit
 (45 12)  (537 220)  (537 220)  LC_6 Logic Functioning bit
 (21 13)  (513 221)  (513 221)  routing T_10_13.sp4_h_r_27 <X> T_10_13.lc_trk_g3_3
 (36 13)  (528 221)  (528 221)  LC_6 Logic Functioning bit
 (37 13)  (529 221)  (529 221)  LC_6 Logic Functioning bit
 (38 13)  (530 221)  (530 221)  LC_6 Logic Functioning bit
 (39 13)  (531 221)  (531 221)  LC_6 Logic Functioning bit
 (44 13)  (536 221)  (536 221)  LC_6 Logic Functioning bit
 (1 14)  (493 222)  (493 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (492 223)  (492 223)  routing T_10_13.lc_trk_g1_5 <X> T_10_13.wire_logic_cluster/lc_7/s_r
 (1 15)  (493 223)  (493 223)  routing T_10_13.lc_trk_g1_5 <X> T_10_13.wire_logic_cluster/lc_7/s_r


LogicTile_11_13

 (25 0)  (571 208)  (571 208)  routing T_11_13.wire_logic_cluster/lc_2/out <X> T_11_13.lc_trk_g0_2
 (31 0)  (577 208)  (577 208)  routing T_11_13.lc_trk_g2_7 <X> T_11_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 208)  (578 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 208)  (579 208)  routing T_11_13.lc_trk_g2_7 <X> T_11_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (582 208)  (582 208)  LC_0 Logic Functioning bit
 (37 0)  (583 208)  (583 208)  LC_0 Logic Functioning bit
 (38 0)  (584 208)  (584 208)  LC_0 Logic Functioning bit
 (39 0)  (585 208)  (585 208)  LC_0 Logic Functioning bit
 (45 0)  (591 208)  (591 208)  LC_0 Logic Functioning bit
 (9 1)  (555 209)  (555 209)  routing T_11_13.sp4_v_t_40 <X> T_11_13.sp4_v_b_1
 (10 1)  (556 209)  (556 209)  routing T_11_13.sp4_v_t_40 <X> T_11_13.sp4_v_b_1
 (22 1)  (568 209)  (568 209)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (31 1)  (577 209)  (577 209)  routing T_11_13.lc_trk_g2_7 <X> T_11_13.wire_logic_cluster/lc_0/in_3
 (36 1)  (582 209)  (582 209)  LC_0 Logic Functioning bit
 (37 1)  (583 209)  (583 209)  LC_0 Logic Functioning bit
 (38 1)  (584 209)  (584 209)  LC_0 Logic Functioning bit
 (39 1)  (585 209)  (585 209)  LC_0 Logic Functioning bit
 (0 2)  (546 210)  (546 210)  routing T_11_13.lc_trk_g3_1 <X> T_11_13.wire_logic_cluster/lc_7/clk
 (2 2)  (548 210)  (548 210)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (15 2)  (561 210)  (561 210)  routing T_11_13.top_op_5 <X> T_11_13.lc_trk_g0_5
 (17 2)  (563 210)  (563 210)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (32 2)  (578 210)  (578 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (582 210)  (582 210)  LC_1 Logic Functioning bit
 (37 2)  (583 210)  (583 210)  LC_1 Logic Functioning bit
 (38 2)  (584 210)  (584 210)  LC_1 Logic Functioning bit
 (39 2)  (585 210)  (585 210)  LC_1 Logic Functioning bit
 (45 2)  (591 210)  (591 210)  LC_1 Logic Functioning bit
 (0 3)  (546 211)  (546 211)  routing T_11_13.lc_trk_g3_1 <X> T_11_13.wire_logic_cluster/lc_7/clk
 (2 3)  (548 211)  (548 211)  routing T_11_13.lc_trk_g3_1 <X> T_11_13.wire_logic_cluster/lc_7/clk
 (18 3)  (564 211)  (564 211)  routing T_11_13.top_op_5 <X> T_11_13.lc_trk_g0_5
 (31 3)  (577 211)  (577 211)  routing T_11_13.lc_trk_g0_2 <X> T_11_13.wire_logic_cluster/lc_1/in_3
 (36 3)  (582 211)  (582 211)  LC_1 Logic Functioning bit
 (37 3)  (583 211)  (583 211)  LC_1 Logic Functioning bit
 (38 3)  (584 211)  (584 211)  LC_1 Logic Functioning bit
 (39 3)  (585 211)  (585 211)  LC_1 Logic Functioning bit
 (44 3)  (590 211)  (590 211)  LC_1 Logic Functioning bit
 (53 3)  (599 211)  (599 211)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (0 4)  (546 212)  (546 212)  routing T_11_13.lc_trk_g3_3 <X> T_11_13.wire_logic_cluster/lc_7/cen
 (1 4)  (547 212)  (547 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (13 4)  (559 212)  (559 212)  routing T_11_13.sp4_v_t_40 <X> T_11_13.sp4_v_b_5
 (31 4)  (577 212)  (577 212)  routing T_11_13.lc_trk_g0_5 <X> T_11_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 212)  (578 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (582 212)  (582 212)  LC_2 Logic Functioning bit
 (37 4)  (583 212)  (583 212)  LC_2 Logic Functioning bit
 (38 4)  (584 212)  (584 212)  LC_2 Logic Functioning bit
 (39 4)  (585 212)  (585 212)  LC_2 Logic Functioning bit
 (45 4)  (591 212)  (591 212)  LC_2 Logic Functioning bit
 (0 5)  (546 213)  (546 213)  routing T_11_13.lc_trk_g3_3 <X> T_11_13.wire_logic_cluster/lc_7/cen
 (1 5)  (547 213)  (547 213)  routing T_11_13.lc_trk_g3_3 <X> T_11_13.wire_logic_cluster/lc_7/cen
 (36 5)  (582 213)  (582 213)  LC_2 Logic Functioning bit
 (37 5)  (583 213)  (583 213)  LC_2 Logic Functioning bit
 (38 5)  (584 213)  (584 213)  LC_2 Logic Functioning bit
 (39 5)  (585 213)  (585 213)  LC_2 Logic Functioning bit
 (44 5)  (590 213)  (590 213)  LC_2 Logic Functioning bit
 (12 6)  (558 214)  (558 214)  routing T_11_13.sp4_h_r_2 <X> T_11_13.sp4_h_l_40
 (16 6)  (562 214)  (562 214)  routing T_11_13.sp4_v_b_5 <X> T_11_13.lc_trk_g1_5
 (17 6)  (563 214)  (563 214)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (564 214)  (564 214)  routing T_11_13.sp4_v_b_5 <X> T_11_13.lc_trk_g1_5
 (12 7)  (558 215)  (558 215)  routing T_11_13.sp4_h_l_40 <X> T_11_13.sp4_v_t_40
 (13 7)  (559 215)  (559 215)  routing T_11_13.sp4_h_r_2 <X> T_11_13.sp4_h_l_40
 (11 8)  (557 216)  (557 216)  routing T_11_13.sp4_v_t_40 <X> T_11_13.sp4_v_b_8
 (14 8)  (560 216)  (560 216)  routing T_11_13.wire_logic_cluster/lc_0/out <X> T_11_13.lc_trk_g2_0
 (31 8)  (577 216)  (577 216)  routing T_11_13.lc_trk_g2_5 <X> T_11_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 216)  (578 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 216)  (579 216)  routing T_11_13.lc_trk_g2_5 <X> T_11_13.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 216)  (582 216)  LC_4 Logic Functioning bit
 (37 8)  (583 216)  (583 216)  LC_4 Logic Functioning bit
 (38 8)  (584 216)  (584 216)  LC_4 Logic Functioning bit
 (39 8)  (585 216)  (585 216)  LC_4 Logic Functioning bit
 (45 8)  (591 216)  (591 216)  LC_4 Logic Functioning bit
 (12 9)  (558 217)  (558 217)  routing T_11_13.sp4_v_t_40 <X> T_11_13.sp4_v_b_8
 (17 9)  (563 217)  (563 217)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (36 9)  (582 217)  (582 217)  LC_4 Logic Functioning bit
 (37 9)  (583 217)  (583 217)  LC_4 Logic Functioning bit
 (38 9)  (584 217)  (584 217)  LC_4 Logic Functioning bit
 (39 9)  (585 217)  (585 217)  LC_4 Logic Functioning bit
 (11 10)  (557 218)  (557 218)  routing T_11_13.sp4_h_r_2 <X> T_11_13.sp4_v_t_45
 (13 10)  (559 218)  (559 218)  routing T_11_13.sp4_h_r_2 <X> T_11_13.sp4_v_t_45
 (17 10)  (563 218)  (563 218)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (564 218)  (564 218)  routing T_11_13.wire_logic_cluster/lc_5/out <X> T_11_13.lc_trk_g2_5
 (21 10)  (567 218)  (567 218)  routing T_11_13.rgt_op_7 <X> T_11_13.lc_trk_g2_7
 (22 10)  (568 218)  (568 218)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (570 218)  (570 218)  routing T_11_13.rgt_op_7 <X> T_11_13.lc_trk_g2_7
 (32 10)  (578 218)  (578 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 218)  (579 218)  routing T_11_13.lc_trk_g2_0 <X> T_11_13.wire_logic_cluster/lc_5/in_3
 (36 10)  (582 218)  (582 218)  LC_5 Logic Functioning bit
 (37 10)  (583 218)  (583 218)  LC_5 Logic Functioning bit
 (38 10)  (584 218)  (584 218)  LC_5 Logic Functioning bit
 (39 10)  (585 218)  (585 218)  LC_5 Logic Functioning bit
 (45 10)  (591 218)  (591 218)  LC_5 Logic Functioning bit
 (12 11)  (558 219)  (558 219)  routing T_11_13.sp4_h_r_2 <X> T_11_13.sp4_v_t_45
 (36 11)  (582 219)  (582 219)  LC_5 Logic Functioning bit
 (37 11)  (583 219)  (583 219)  LC_5 Logic Functioning bit
 (38 11)  (584 219)  (584 219)  LC_5 Logic Functioning bit
 (39 11)  (585 219)  (585 219)  LC_5 Logic Functioning bit
 (44 11)  (590 219)  (590 219)  LC_5 Logic Functioning bit
 (16 12)  (562 220)  (562 220)  routing T_11_13.sp4_v_b_33 <X> T_11_13.lc_trk_g3_1
 (17 12)  (563 220)  (563 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (564 220)  (564 220)  routing T_11_13.sp4_v_b_33 <X> T_11_13.lc_trk_g3_1
 (22 12)  (568 220)  (568 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (18 13)  (564 221)  (564 221)  routing T_11_13.sp4_v_b_33 <X> T_11_13.lc_trk_g3_1
 (1 14)  (547 222)  (547 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (546 223)  (546 223)  routing T_11_13.lc_trk_g1_5 <X> T_11_13.wire_logic_cluster/lc_7/s_r
 (1 15)  (547 223)  (547 223)  routing T_11_13.lc_trk_g1_5 <X> T_11_13.wire_logic_cluster/lc_7/s_r
 (11 15)  (557 223)  (557 223)  routing T_11_13.sp4_h_r_11 <X> T_11_13.sp4_h_l_46


LogicTile_12_13

 (5 0)  (605 208)  (605 208)  routing T_12_13.sp4_v_t_37 <X> T_12_13.sp4_h_r_0
 (12 0)  (612 208)  (612 208)  routing T_12_13.sp4_h_l_46 <X> T_12_13.sp4_h_r_2
 (32 0)  (632 208)  (632 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 208)  (633 208)  routing T_12_13.lc_trk_g2_3 <X> T_12_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 208)  (636 208)  LC_0 Logic Functioning bit
 (37 0)  (637 208)  (637 208)  LC_0 Logic Functioning bit
 (38 0)  (638 208)  (638 208)  LC_0 Logic Functioning bit
 (39 0)  (639 208)  (639 208)  LC_0 Logic Functioning bit
 (45 0)  (645 208)  (645 208)  LC_0 Logic Functioning bit
 (13 1)  (613 209)  (613 209)  routing T_12_13.sp4_h_l_46 <X> T_12_13.sp4_h_r_2
 (31 1)  (631 209)  (631 209)  routing T_12_13.lc_trk_g2_3 <X> T_12_13.wire_logic_cluster/lc_0/in_3
 (36 1)  (636 209)  (636 209)  LC_0 Logic Functioning bit
 (37 1)  (637 209)  (637 209)  LC_0 Logic Functioning bit
 (38 1)  (638 209)  (638 209)  LC_0 Logic Functioning bit
 (39 1)  (639 209)  (639 209)  LC_0 Logic Functioning bit
 (44 1)  (644 209)  (644 209)  LC_0 Logic Functioning bit
 (0 2)  (600 210)  (600 210)  routing T_12_13.lc_trk_g2_0 <X> T_12_13.wire_logic_cluster/lc_7/clk
 (2 2)  (602 210)  (602 210)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (14 2)  (614 210)  (614 210)  routing T_12_13.wire_logic_cluster/lc_4/out <X> T_12_13.lc_trk_g0_4
 (2 3)  (602 211)  (602 211)  routing T_12_13.lc_trk_g2_0 <X> T_12_13.wire_logic_cluster/lc_7/clk
 (4 3)  (604 211)  (604 211)  routing T_12_13.sp4_h_r_4 <X> T_12_13.sp4_h_l_37
 (6 3)  (606 211)  (606 211)  routing T_12_13.sp4_h_r_4 <X> T_12_13.sp4_h_l_37
 (17 3)  (617 211)  (617 211)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (0 4)  (600 212)  (600 212)  routing T_12_13.lc_trk_g2_2 <X> T_12_13.wire_logic_cluster/lc_7/cen
 (1 4)  (601 212)  (601 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (5 4)  (605 212)  (605 212)  routing T_12_13.sp4_v_t_38 <X> T_12_13.sp4_h_r_3
 (6 4)  (606 212)  (606 212)  routing T_12_13.sp4_v_t_37 <X> T_12_13.sp4_v_b_3
 (14 4)  (614 212)  (614 212)  routing T_12_13.wire_logic_cluster/lc_0/out <X> T_12_13.lc_trk_g1_0
 (15 4)  (615 212)  (615 212)  routing T_12_13.bot_op_1 <X> T_12_13.lc_trk_g1_1
 (17 4)  (617 212)  (617 212)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (1 5)  (601 213)  (601 213)  routing T_12_13.lc_trk_g2_2 <X> T_12_13.wire_logic_cluster/lc_7/cen
 (5 5)  (605 213)  (605 213)  routing T_12_13.sp4_v_t_37 <X> T_12_13.sp4_v_b_3
 (17 5)  (617 213)  (617 213)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (5 6)  (605 214)  (605 214)  routing T_12_13.sp4_h_r_0 <X> T_12_13.sp4_h_l_38
 (8 6)  (608 214)  (608 214)  routing T_12_13.sp4_h_r_4 <X> T_12_13.sp4_h_l_41
 (17 6)  (617 214)  (617 214)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (618 214)  (618 214)  routing T_12_13.wire_logic_cluster/lc_5/out <X> T_12_13.lc_trk_g1_5
 (31 6)  (631 214)  (631 214)  routing T_12_13.lc_trk_g0_4 <X> T_12_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 214)  (632 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (636 214)  (636 214)  LC_3 Logic Functioning bit
 (37 6)  (637 214)  (637 214)  LC_3 Logic Functioning bit
 (38 6)  (638 214)  (638 214)  LC_3 Logic Functioning bit
 (39 6)  (639 214)  (639 214)  LC_3 Logic Functioning bit
 (45 6)  (645 214)  (645 214)  LC_3 Logic Functioning bit
 (4 7)  (604 215)  (604 215)  routing T_12_13.sp4_h_r_0 <X> T_12_13.sp4_h_l_38
 (36 7)  (636 215)  (636 215)  LC_3 Logic Functioning bit
 (37 7)  (637 215)  (637 215)  LC_3 Logic Functioning bit
 (38 7)  (638 215)  (638 215)  LC_3 Logic Functioning bit
 (39 7)  (639 215)  (639 215)  LC_3 Logic Functioning bit
 (22 8)  (622 216)  (622 216)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (624 216)  (624 216)  routing T_12_13.tnl_op_3 <X> T_12_13.lc_trk_g2_3
 (32 8)  (632 216)  (632 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (634 216)  (634 216)  routing T_12_13.lc_trk_g1_0 <X> T_12_13.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 216)  (636 216)  LC_4 Logic Functioning bit
 (37 8)  (637 216)  (637 216)  LC_4 Logic Functioning bit
 (38 8)  (638 216)  (638 216)  LC_4 Logic Functioning bit
 (39 8)  (639 216)  (639 216)  LC_4 Logic Functioning bit
 (45 8)  (645 216)  (645 216)  LC_4 Logic Functioning bit
 (13 9)  (613 217)  (613 217)  routing T_12_13.sp4_v_t_38 <X> T_12_13.sp4_h_r_8
 (14 9)  (614 217)  (614 217)  routing T_12_13.sp4_r_v_b_32 <X> T_12_13.lc_trk_g2_0
 (17 9)  (617 217)  (617 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (21 9)  (621 217)  (621 217)  routing T_12_13.tnl_op_3 <X> T_12_13.lc_trk_g2_3
 (22 9)  (622 217)  (622 217)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_9 lc_trk_g2_2
 (23 9)  (623 217)  (623 217)  routing T_12_13.sp12_v_t_9 <X> T_12_13.lc_trk_g2_2
 (36 9)  (636 217)  (636 217)  LC_4 Logic Functioning bit
 (37 9)  (637 217)  (637 217)  LC_4 Logic Functioning bit
 (38 9)  (638 217)  (638 217)  LC_4 Logic Functioning bit
 (39 9)  (639 217)  (639 217)  LC_4 Logic Functioning bit
 (44 9)  (644 217)  (644 217)  LC_4 Logic Functioning bit
 (5 10)  (605 218)  (605 218)  routing T_12_13.sp4_v_t_37 <X> T_12_13.sp4_h_l_43
 (13 10)  (613 218)  (613 218)  routing T_12_13.sp4_h_r_8 <X> T_12_13.sp4_v_t_45
 (32 10)  (632 218)  (632 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (634 218)  (634 218)  routing T_12_13.lc_trk_g1_1 <X> T_12_13.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 218)  (636 218)  LC_5 Logic Functioning bit
 (37 10)  (637 218)  (637 218)  LC_5 Logic Functioning bit
 (38 10)  (638 218)  (638 218)  LC_5 Logic Functioning bit
 (39 10)  (639 218)  (639 218)  LC_5 Logic Functioning bit
 (45 10)  (645 218)  (645 218)  LC_5 Logic Functioning bit
 (4 11)  (604 219)  (604 219)  routing T_12_13.sp4_v_t_37 <X> T_12_13.sp4_h_l_43
 (6 11)  (606 219)  (606 219)  routing T_12_13.sp4_v_t_37 <X> T_12_13.sp4_h_l_43
 (12 11)  (612 219)  (612 219)  routing T_12_13.sp4_h_r_8 <X> T_12_13.sp4_v_t_45
 (36 11)  (636 219)  (636 219)  LC_5 Logic Functioning bit
 (37 11)  (637 219)  (637 219)  LC_5 Logic Functioning bit
 (38 11)  (638 219)  (638 219)  LC_5 Logic Functioning bit
 (39 11)  (639 219)  (639 219)  LC_5 Logic Functioning bit
 (44 11)  (644 219)  (644 219)  LC_5 Logic Functioning bit
 (6 12)  (606 220)  (606 220)  routing T_12_13.sp4_h_r_4 <X> T_12_13.sp4_v_b_9
 (0 14)  (600 222)  (600 222)  routing T_12_13.lc_trk_g3_5 <X> T_12_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 222)  (601 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (615 222)  (615 222)  routing T_12_13.rgt_op_5 <X> T_12_13.lc_trk_g3_5
 (17 14)  (617 222)  (617 222)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (618 222)  (618 222)  routing T_12_13.rgt_op_5 <X> T_12_13.lc_trk_g3_5
 (31 14)  (631 222)  (631 222)  routing T_12_13.lc_trk_g1_5 <X> T_12_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 222)  (632 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (634 222)  (634 222)  routing T_12_13.lc_trk_g1_5 <X> T_12_13.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 222)  (636 222)  LC_7 Logic Functioning bit
 (37 14)  (637 222)  (637 222)  LC_7 Logic Functioning bit
 (38 14)  (638 222)  (638 222)  LC_7 Logic Functioning bit
 (39 14)  (639 222)  (639 222)  LC_7 Logic Functioning bit
 (45 14)  (645 222)  (645 222)  LC_7 Logic Functioning bit
 (0 15)  (600 223)  (600 223)  routing T_12_13.lc_trk_g3_5 <X> T_12_13.wire_logic_cluster/lc_7/s_r
 (1 15)  (601 223)  (601 223)  routing T_12_13.lc_trk_g3_5 <X> T_12_13.wire_logic_cluster/lc_7/s_r
 (36 15)  (636 223)  (636 223)  LC_7 Logic Functioning bit
 (37 15)  (637 223)  (637 223)  LC_7 Logic Functioning bit
 (38 15)  (638 223)  (638 223)  LC_7 Logic Functioning bit
 (39 15)  (639 223)  (639 223)  LC_7 Logic Functioning bit
 (44 15)  (644 223)  (644 223)  LC_7 Logic Functioning bit


LogicTile_13_13

 (25 0)  (679 208)  (679 208)  routing T_13_13.wire_logic_cluster/lc_2/out <X> T_13_13.lc_trk_g0_2
 (27 0)  (681 208)  (681 208)  routing T_13_13.lc_trk_g3_4 <X> T_13_13.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 208)  (682 208)  routing T_13_13.lc_trk_g3_4 <X> T_13_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 208)  (683 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 208)  (684 208)  routing T_13_13.lc_trk_g3_4 <X> T_13_13.wire_logic_cluster/lc_0/in_1
 (32 0)  (686 208)  (686 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 208)  (687 208)  routing T_13_13.lc_trk_g3_2 <X> T_13_13.wire_logic_cluster/lc_0/in_3
 (34 0)  (688 208)  (688 208)  routing T_13_13.lc_trk_g3_2 <X> T_13_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 208)  (690 208)  LC_0 Logic Functioning bit
 (38 0)  (692 208)  (692 208)  LC_0 Logic Functioning bit
 (41 0)  (695 208)  (695 208)  LC_0 Logic Functioning bit
 (43 0)  (697 208)  (697 208)  LC_0 Logic Functioning bit
 (22 1)  (676 209)  (676 209)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (27 1)  (681 209)  (681 209)  routing T_13_13.lc_trk_g3_1 <X> T_13_13.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 209)  (682 209)  routing T_13_13.lc_trk_g3_1 <X> T_13_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 209)  (683 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (685 209)  (685 209)  routing T_13_13.lc_trk_g3_2 <X> T_13_13.wire_logic_cluster/lc_0/in_3
 (32 1)  (686 209)  (686 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (687 209)  (687 209)  routing T_13_13.lc_trk_g3_3 <X> T_13_13.input_2_0
 (34 1)  (688 209)  (688 209)  routing T_13_13.lc_trk_g3_3 <X> T_13_13.input_2_0
 (35 1)  (689 209)  (689 209)  routing T_13_13.lc_trk_g3_3 <X> T_13_13.input_2_0
 (36 1)  (690 209)  (690 209)  LC_0 Logic Functioning bit
 (37 1)  (691 209)  (691 209)  LC_0 Logic Functioning bit
 (38 1)  (692 209)  (692 209)  LC_0 Logic Functioning bit
 (41 1)  (695 209)  (695 209)  LC_0 Logic Functioning bit
 (43 1)  (697 209)  (697 209)  LC_0 Logic Functioning bit
 (2 2)  (656 210)  (656 210)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (26 2)  (680 210)  (680 210)  routing T_13_13.lc_trk_g2_5 <X> T_13_13.wire_logic_cluster/lc_1/in_0
 (28 2)  (682 210)  (682 210)  routing T_13_13.lc_trk_g2_6 <X> T_13_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 210)  (683 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 210)  (684 210)  routing T_13_13.lc_trk_g2_6 <X> T_13_13.wire_logic_cluster/lc_1/in_1
 (32 2)  (686 210)  (686 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (690 210)  (690 210)  LC_1 Logic Functioning bit
 (37 2)  (691 210)  (691 210)  LC_1 Logic Functioning bit
 (38 2)  (692 210)  (692 210)  LC_1 Logic Functioning bit
 (39 2)  (693 210)  (693 210)  LC_1 Logic Functioning bit
 (43 2)  (697 210)  (697 210)  LC_1 Logic Functioning bit
 (50 2)  (704 210)  (704 210)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (654 211)  (654 211)  routing T_13_13.lc_trk_g1_1 <X> T_13_13.wire_logic_cluster/lc_7/clk
 (2 3)  (656 211)  (656 211)  routing T_13_13.lc_trk_g1_1 <X> T_13_13.wire_logic_cluster/lc_7/clk
 (3 3)  (657 211)  (657 211)  routing T_13_13.sp12_v_b_0 <X> T_13_13.sp12_h_l_23
 (28 3)  (682 211)  (682 211)  routing T_13_13.lc_trk_g2_5 <X> T_13_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 211)  (683 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 211)  (684 211)  routing T_13_13.lc_trk_g2_6 <X> T_13_13.wire_logic_cluster/lc_1/in_1
 (31 3)  (685 211)  (685 211)  routing T_13_13.lc_trk_g0_2 <X> T_13_13.wire_logic_cluster/lc_1/in_3
 (36 3)  (690 211)  (690 211)  LC_1 Logic Functioning bit
 (37 3)  (691 211)  (691 211)  LC_1 Logic Functioning bit
 (38 3)  (692 211)  (692 211)  LC_1 Logic Functioning bit
 (39 3)  (693 211)  (693 211)  LC_1 Logic Functioning bit
 (15 4)  (669 212)  (669 212)  routing T_13_13.sp4_h_l_4 <X> T_13_13.lc_trk_g1_1
 (16 4)  (670 212)  (670 212)  routing T_13_13.sp4_h_l_4 <X> T_13_13.lc_trk_g1_1
 (17 4)  (671 212)  (671 212)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (672 212)  (672 212)  routing T_13_13.sp4_h_l_4 <X> T_13_13.lc_trk_g1_1
 (28 4)  (682 212)  (682 212)  routing T_13_13.lc_trk_g2_7 <X> T_13_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 212)  (683 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 212)  (684 212)  routing T_13_13.lc_trk_g2_7 <X> T_13_13.wire_logic_cluster/lc_2/in_1
 (32 4)  (686 212)  (686 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 212)  (687 212)  routing T_13_13.lc_trk_g3_0 <X> T_13_13.wire_logic_cluster/lc_2/in_3
 (34 4)  (688 212)  (688 212)  routing T_13_13.lc_trk_g3_0 <X> T_13_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 212)  (690 212)  LC_2 Logic Functioning bit
 (37 4)  (691 212)  (691 212)  LC_2 Logic Functioning bit
 (38 4)  (692 212)  (692 212)  LC_2 Logic Functioning bit
 (39 4)  (693 212)  (693 212)  LC_2 Logic Functioning bit
 (41 4)  (695 212)  (695 212)  LC_2 Logic Functioning bit
 (43 4)  (697 212)  (697 212)  LC_2 Logic Functioning bit
 (18 5)  (672 213)  (672 213)  routing T_13_13.sp4_h_l_4 <X> T_13_13.lc_trk_g1_1
 (30 5)  (684 213)  (684 213)  routing T_13_13.lc_trk_g2_7 <X> T_13_13.wire_logic_cluster/lc_2/in_1
 (36 5)  (690 213)  (690 213)  LC_2 Logic Functioning bit
 (37 5)  (691 213)  (691 213)  LC_2 Logic Functioning bit
 (38 5)  (692 213)  (692 213)  LC_2 Logic Functioning bit
 (39 5)  (693 213)  (693 213)  LC_2 Logic Functioning bit
 (41 5)  (695 213)  (695 213)  LC_2 Logic Functioning bit
 (43 5)  (697 213)  (697 213)  LC_2 Logic Functioning bit
 (11 6)  (665 214)  (665 214)  routing T_13_13.sp4_v_b_9 <X> T_13_13.sp4_v_t_40
 (13 6)  (667 214)  (667 214)  routing T_13_13.sp4_v_b_9 <X> T_13_13.sp4_v_t_40
 (27 6)  (681 214)  (681 214)  routing T_13_13.lc_trk_g3_3 <X> T_13_13.wire_logic_cluster/lc_3/in_1
 (28 6)  (682 214)  (682 214)  routing T_13_13.lc_trk_g3_3 <X> T_13_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 214)  (683 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 214)  (686 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 214)  (687 214)  routing T_13_13.lc_trk_g3_1 <X> T_13_13.wire_logic_cluster/lc_3/in_3
 (34 6)  (688 214)  (688 214)  routing T_13_13.lc_trk_g3_1 <X> T_13_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 214)  (690 214)  LC_3 Logic Functioning bit
 (38 6)  (692 214)  (692 214)  LC_3 Logic Functioning bit
 (41 6)  (695 214)  (695 214)  LC_3 Logic Functioning bit
 (43 6)  (697 214)  (697 214)  LC_3 Logic Functioning bit
 (14 7)  (668 215)  (668 215)  routing T_13_13.top_op_4 <X> T_13_13.lc_trk_g1_4
 (15 7)  (669 215)  (669 215)  routing T_13_13.top_op_4 <X> T_13_13.lc_trk_g1_4
 (17 7)  (671 215)  (671 215)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (26 7)  (680 215)  (680 215)  routing T_13_13.lc_trk_g3_2 <X> T_13_13.wire_logic_cluster/lc_3/in_0
 (27 7)  (681 215)  (681 215)  routing T_13_13.lc_trk_g3_2 <X> T_13_13.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 215)  (682 215)  routing T_13_13.lc_trk_g3_2 <X> T_13_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 215)  (683 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 215)  (684 215)  routing T_13_13.lc_trk_g3_3 <X> T_13_13.wire_logic_cluster/lc_3/in_1
 (36 7)  (690 215)  (690 215)  LC_3 Logic Functioning bit
 (37 7)  (691 215)  (691 215)  LC_3 Logic Functioning bit
 (38 7)  (692 215)  (692 215)  LC_3 Logic Functioning bit
 (39 7)  (693 215)  (693 215)  LC_3 Logic Functioning bit
 (41 7)  (695 215)  (695 215)  LC_3 Logic Functioning bit
 (43 7)  (697 215)  (697 215)  LC_3 Logic Functioning bit
 (14 8)  (668 216)  (668 216)  routing T_13_13.rgt_op_0 <X> T_13_13.lc_trk_g2_0
 (27 8)  (681 216)  (681 216)  routing T_13_13.lc_trk_g3_4 <X> T_13_13.wire_logic_cluster/lc_4/in_1
 (28 8)  (682 216)  (682 216)  routing T_13_13.lc_trk_g3_4 <X> T_13_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 216)  (683 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 216)  (684 216)  routing T_13_13.lc_trk_g3_4 <X> T_13_13.wire_logic_cluster/lc_4/in_1
 (31 8)  (685 216)  (685 216)  routing T_13_13.lc_trk_g1_4 <X> T_13_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 216)  (686 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (688 216)  (688 216)  routing T_13_13.lc_trk_g1_4 <X> T_13_13.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 216)  (690 216)  LC_4 Logic Functioning bit
 (37 8)  (691 216)  (691 216)  LC_4 Logic Functioning bit
 (38 8)  (692 216)  (692 216)  LC_4 Logic Functioning bit
 (39 8)  (693 216)  (693 216)  LC_4 Logic Functioning bit
 (41 8)  (695 216)  (695 216)  LC_4 Logic Functioning bit
 (43 8)  (697 216)  (697 216)  LC_4 Logic Functioning bit
 (15 9)  (669 217)  (669 217)  routing T_13_13.rgt_op_0 <X> T_13_13.lc_trk_g2_0
 (17 9)  (671 217)  (671 217)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (26 9)  (680 217)  (680 217)  routing T_13_13.lc_trk_g3_3 <X> T_13_13.wire_logic_cluster/lc_4/in_0
 (27 9)  (681 217)  (681 217)  routing T_13_13.lc_trk_g3_3 <X> T_13_13.wire_logic_cluster/lc_4/in_0
 (28 9)  (682 217)  (682 217)  routing T_13_13.lc_trk_g3_3 <X> T_13_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 217)  (683 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (36 9)  (690 217)  (690 217)  LC_4 Logic Functioning bit
 (37 9)  (691 217)  (691 217)  LC_4 Logic Functioning bit
 (38 9)  (692 217)  (692 217)  LC_4 Logic Functioning bit
 (39 9)  (693 217)  (693 217)  LC_4 Logic Functioning bit
 (40 9)  (694 217)  (694 217)  LC_4 Logic Functioning bit
 (41 9)  (695 217)  (695 217)  LC_4 Logic Functioning bit
 (42 9)  (696 217)  (696 217)  LC_4 Logic Functioning bit
 (43 9)  (697 217)  (697 217)  LC_4 Logic Functioning bit
 (4 10)  (658 218)  (658 218)  routing T_13_13.sp4_v_b_6 <X> T_13_13.sp4_v_t_43
 (15 10)  (669 218)  (669 218)  routing T_13_13.rgt_op_5 <X> T_13_13.lc_trk_g2_5
 (17 10)  (671 218)  (671 218)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (672 218)  (672 218)  routing T_13_13.rgt_op_5 <X> T_13_13.lc_trk_g2_5
 (21 10)  (675 218)  (675 218)  routing T_13_13.rgt_op_7 <X> T_13_13.lc_trk_g2_7
 (22 10)  (676 218)  (676 218)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (678 218)  (678 218)  routing T_13_13.rgt_op_7 <X> T_13_13.lc_trk_g2_7
 (25 10)  (679 218)  (679 218)  routing T_13_13.rgt_op_6 <X> T_13_13.lc_trk_g2_6
 (28 10)  (682 218)  (682 218)  routing T_13_13.lc_trk_g2_0 <X> T_13_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 218)  (683 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (686 218)  (686 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 218)  (687 218)  routing T_13_13.lc_trk_g3_1 <X> T_13_13.wire_logic_cluster/lc_5/in_3
 (34 10)  (688 218)  (688 218)  routing T_13_13.lc_trk_g3_1 <X> T_13_13.wire_logic_cluster/lc_5/in_3
 (39 10)  (693 218)  (693 218)  LC_5 Logic Functioning bit
 (45 10)  (699 218)  (699 218)  LC_5 Logic Functioning bit
 (46 10)  (700 218)  (700 218)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (48 10)  (702 218)  (702 218)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (50 10)  (704 218)  (704 218)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (705 218)  (705 218)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (22 11)  (676 219)  (676 219)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (678 219)  (678 219)  routing T_13_13.rgt_op_6 <X> T_13_13.lc_trk_g2_6
 (26 11)  (680 219)  (680 219)  routing T_13_13.lc_trk_g3_2 <X> T_13_13.wire_logic_cluster/lc_5/in_0
 (27 11)  (681 219)  (681 219)  routing T_13_13.lc_trk_g3_2 <X> T_13_13.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 219)  (682 219)  routing T_13_13.lc_trk_g3_2 <X> T_13_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 219)  (683 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (38 11)  (692 219)  (692 219)  LC_5 Logic Functioning bit
 (41 11)  (695 219)  (695 219)  LC_5 Logic Functioning bit
 (51 11)  (705 219)  (705 219)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (15 12)  (669 220)  (669 220)  routing T_13_13.rgt_op_1 <X> T_13_13.lc_trk_g3_1
 (17 12)  (671 220)  (671 220)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (672 220)  (672 220)  routing T_13_13.rgt_op_1 <X> T_13_13.lc_trk_g3_1
 (21 12)  (675 220)  (675 220)  routing T_13_13.rgt_op_3 <X> T_13_13.lc_trk_g3_3
 (22 12)  (676 220)  (676 220)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (678 220)  (678 220)  routing T_13_13.rgt_op_3 <X> T_13_13.lc_trk_g3_3
 (25 12)  (679 220)  (679 220)  routing T_13_13.rgt_op_2 <X> T_13_13.lc_trk_g3_2
 (15 13)  (669 221)  (669 221)  routing T_13_13.tnr_op_0 <X> T_13_13.lc_trk_g3_0
 (17 13)  (671 221)  (671 221)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (22 13)  (676 221)  (676 221)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (678 221)  (678 221)  routing T_13_13.rgt_op_2 <X> T_13_13.lc_trk_g3_2
 (14 14)  (668 222)  (668 222)  routing T_13_13.rgt_op_4 <X> T_13_13.lc_trk_g3_4
 (5 15)  (659 223)  (659 223)  routing T_13_13.sp4_h_l_44 <X> T_13_13.sp4_v_t_44
 (15 15)  (669 223)  (669 223)  routing T_13_13.rgt_op_4 <X> T_13_13.lc_trk_g3_4
 (17 15)  (671 223)  (671 223)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4


LogicTile_14_13

 (27 0)  (735 208)  (735 208)  routing T_14_13.lc_trk_g3_0 <X> T_14_13.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 208)  (736 208)  routing T_14_13.lc_trk_g3_0 <X> T_14_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 208)  (737 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (740 208)  (740 208)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (744 208)  (744 208)  LC_0 Logic Functioning bit
 (39 0)  (747 208)  (747 208)  LC_0 Logic Functioning bit
 (41 0)  (749 208)  (749 208)  LC_0 Logic Functioning bit
 (42 0)  (750 208)  (750 208)  LC_0 Logic Functioning bit
 (44 0)  (752 208)  (752 208)  LC_0 Logic Functioning bit
 (45 0)  (753 208)  (753 208)  LC_0 Logic Functioning bit
 (17 1)  (725 209)  (725 209)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (36 1)  (744 209)  (744 209)  LC_0 Logic Functioning bit
 (39 1)  (747 209)  (747 209)  LC_0 Logic Functioning bit
 (41 1)  (749 209)  (749 209)  LC_0 Logic Functioning bit
 (42 1)  (750 209)  (750 209)  LC_0 Logic Functioning bit
 (50 1)  (758 209)  (758 209)  Carry_In_Mux bit 

 (2 2)  (710 210)  (710 210)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (27 2)  (735 210)  (735 210)  routing T_14_13.lc_trk_g3_1 <X> T_14_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 210)  (736 210)  routing T_14_13.lc_trk_g3_1 <X> T_14_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 210)  (737 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 210)  (740 210)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (744 210)  (744 210)  LC_1 Logic Functioning bit
 (39 2)  (747 210)  (747 210)  LC_1 Logic Functioning bit
 (41 2)  (749 210)  (749 210)  LC_1 Logic Functioning bit
 (42 2)  (750 210)  (750 210)  LC_1 Logic Functioning bit
 (44 2)  (752 210)  (752 210)  LC_1 Logic Functioning bit
 (45 2)  (753 210)  (753 210)  LC_1 Logic Functioning bit
 (2 3)  (710 211)  (710 211)  routing T_14_13.lc_trk_g0_0 <X> T_14_13.wire_logic_cluster/lc_7/clk
 (36 3)  (744 211)  (744 211)  LC_1 Logic Functioning bit
 (39 3)  (747 211)  (747 211)  LC_1 Logic Functioning bit
 (41 3)  (749 211)  (749 211)  LC_1 Logic Functioning bit
 (42 3)  (750 211)  (750 211)  LC_1 Logic Functioning bit
 (0 4)  (708 212)  (708 212)  routing T_14_13.lc_trk_g3_3 <X> T_14_13.wire_logic_cluster/lc_7/cen
 (1 4)  (709 212)  (709 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (21 4)  (729 212)  (729 212)  routing T_14_13.wire_logic_cluster/lc_3/out <X> T_14_13.lc_trk_g1_3
 (22 4)  (730 212)  (730 212)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (733 212)  (733 212)  routing T_14_13.wire_logic_cluster/lc_2/out <X> T_14_13.lc_trk_g1_2
 (27 4)  (735 212)  (735 212)  routing T_14_13.lc_trk_g1_2 <X> T_14_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 212)  (737 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 212)  (740 212)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (744 212)  (744 212)  LC_2 Logic Functioning bit
 (39 4)  (747 212)  (747 212)  LC_2 Logic Functioning bit
 (41 4)  (749 212)  (749 212)  LC_2 Logic Functioning bit
 (42 4)  (750 212)  (750 212)  LC_2 Logic Functioning bit
 (44 4)  (752 212)  (752 212)  LC_2 Logic Functioning bit
 (45 4)  (753 212)  (753 212)  LC_2 Logic Functioning bit
 (0 5)  (708 213)  (708 213)  routing T_14_13.lc_trk_g3_3 <X> T_14_13.wire_logic_cluster/lc_7/cen
 (1 5)  (709 213)  (709 213)  routing T_14_13.lc_trk_g3_3 <X> T_14_13.wire_logic_cluster/lc_7/cen
 (22 5)  (730 213)  (730 213)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (738 213)  (738 213)  routing T_14_13.lc_trk_g1_2 <X> T_14_13.wire_logic_cluster/lc_2/in_1
 (36 5)  (744 213)  (744 213)  LC_2 Logic Functioning bit
 (39 5)  (747 213)  (747 213)  LC_2 Logic Functioning bit
 (41 5)  (749 213)  (749 213)  LC_2 Logic Functioning bit
 (42 5)  (750 213)  (750 213)  LC_2 Logic Functioning bit
 (17 6)  (725 214)  (725 214)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (726 214)  (726 214)  routing T_14_13.wire_logic_cluster/lc_5/out <X> T_14_13.lc_trk_g1_5
 (25 6)  (733 214)  (733 214)  routing T_14_13.wire_logic_cluster/lc_6/out <X> T_14_13.lc_trk_g1_6
 (27 6)  (735 214)  (735 214)  routing T_14_13.lc_trk_g1_3 <X> T_14_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 214)  (737 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 214)  (740 214)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (744 214)  (744 214)  LC_3 Logic Functioning bit
 (39 6)  (747 214)  (747 214)  LC_3 Logic Functioning bit
 (41 6)  (749 214)  (749 214)  LC_3 Logic Functioning bit
 (42 6)  (750 214)  (750 214)  LC_3 Logic Functioning bit
 (44 6)  (752 214)  (752 214)  LC_3 Logic Functioning bit
 (45 6)  (753 214)  (753 214)  LC_3 Logic Functioning bit
 (8 7)  (716 215)  (716 215)  routing T_14_13.sp4_h_l_41 <X> T_14_13.sp4_v_t_41
 (22 7)  (730 215)  (730 215)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (738 215)  (738 215)  routing T_14_13.lc_trk_g1_3 <X> T_14_13.wire_logic_cluster/lc_3/in_1
 (36 7)  (744 215)  (744 215)  LC_3 Logic Functioning bit
 (39 7)  (747 215)  (747 215)  LC_3 Logic Functioning bit
 (41 7)  (749 215)  (749 215)  LC_3 Logic Functioning bit
 (42 7)  (750 215)  (750 215)  LC_3 Logic Functioning bit
 (27 8)  (735 216)  (735 216)  routing T_14_13.lc_trk_g3_4 <X> T_14_13.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 216)  (736 216)  routing T_14_13.lc_trk_g3_4 <X> T_14_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 216)  (737 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 216)  (738 216)  routing T_14_13.lc_trk_g3_4 <X> T_14_13.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 216)  (740 216)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (744 216)  (744 216)  LC_4 Logic Functioning bit
 (39 8)  (747 216)  (747 216)  LC_4 Logic Functioning bit
 (41 8)  (749 216)  (749 216)  LC_4 Logic Functioning bit
 (42 8)  (750 216)  (750 216)  LC_4 Logic Functioning bit
 (44 8)  (752 216)  (752 216)  LC_4 Logic Functioning bit
 (45 8)  (753 216)  (753 216)  LC_4 Logic Functioning bit
 (36 9)  (744 217)  (744 217)  LC_4 Logic Functioning bit
 (39 9)  (747 217)  (747 217)  LC_4 Logic Functioning bit
 (41 9)  (749 217)  (749 217)  LC_4 Logic Functioning bit
 (42 9)  (750 217)  (750 217)  LC_4 Logic Functioning bit
 (51 9)  (759 217)  (759 217)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (27 10)  (735 218)  (735 218)  routing T_14_13.lc_trk_g1_5 <X> T_14_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 218)  (737 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 218)  (738 218)  routing T_14_13.lc_trk_g1_5 <X> T_14_13.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 218)  (740 218)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (744 218)  (744 218)  LC_5 Logic Functioning bit
 (39 10)  (747 218)  (747 218)  LC_5 Logic Functioning bit
 (41 10)  (749 218)  (749 218)  LC_5 Logic Functioning bit
 (42 10)  (750 218)  (750 218)  LC_5 Logic Functioning bit
 (44 10)  (752 218)  (752 218)  LC_5 Logic Functioning bit
 (45 10)  (753 218)  (753 218)  LC_5 Logic Functioning bit
 (36 11)  (744 219)  (744 219)  LC_5 Logic Functioning bit
 (39 11)  (747 219)  (747 219)  LC_5 Logic Functioning bit
 (41 11)  (749 219)  (749 219)  LC_5 Logic Functioning bit
 (42 11)  (750 219)  (750 219)  LC_5 Logic Functioning bit
 (14 12)  (722 220)  (722 220)  routing T_14_13.wire_logic_cluster/lc_0/out <X> T_14_13.lc_trk_g3_0
 (17 12)  (725 220)  (725 220)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (726 220)  (726 220)  routing T_14_13.wire_logic_cluster/lc_1/out <X> T_14_13.lc_trk_g3_1
 (22 12)  (730 220)  (730 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (731 220)  (731 220)  routing T_14_13.sp4_h_r_27 <X> T_14_13.lc_trk_g3_3
 (24 12)  (732 220)  (732 220)  routing T_14_13.sp4_h_r_27 <X> T_14_13.lc_trk_g3_3
 (27 12)  (735 220)  (735 220)  routing T_14_13.lc_trk_g1_6 <X> T_14_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 220)  (737 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 220)  (738 220)  routing T_14_13.lc_trk_g1_6 <X> T_14_13.wire_logic_cluster/lc_6/in_1
 (32 12)  (740 220)  (740 220)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (744 220)  (744 220)  LC_6 Logic Functioning bit
 (39 12)  (747 220)  (747 220)  LC_6 Logic Functioning bit
 (41 12)  (749 220)  (749 220)  LC_6 Logic Functioning bit
 (42 12)  (750 220)  (750 220)  LC_6 Logic Functioning bit
 (44 12)  (752 220)  (752 220)  LC_6 Logic Functioning bit
 (45 12)  (753 220)  (753 220)  LC_6 Logic Functioning bit
 (13 13)  (721 221)  (721 221)  routing T_14_13.sp4_v_t_43 <X> T_14_13.sp4_h_r_11
 (17 13)  (725 221)  (725 221)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (21 13)  (729 221)  (729 221)  routing T_14_13.sp4_h_r_27 <X> T_14_13.lc_trk_g3_3
 (30 13)  (738 221)  (738 221)  routing T_14_13.lc_trk_g1_6 <X> T_14_13.wire_logic_cluster/lc_6/in_1
 (36 13)  (744 221)  (744 221)  LC_6 Logic Functioning bit
 (39 13)  (747 221)  (747 221)  LC_6 Logic Functioning bit
 (41 13)  (749 221)  (749 221)  LC_6 Logic Functioning bit
 (42 13)  (750 221)  (750 221)  LC_6 Logic Functioning bit
 (0 14)  (708 222)  (708 222)  routing T_14_13.lc_trk_g3_5 <X> T_14_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 222)  (709 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (6 14)  (714 222)  (714 222)  routing T_14_13.sp4_h_l_41 <X> T_14_13.sp4_v_t_44
 (14 14)  (722 222)  (722 222)  routing T_14_13.wire_logic_cluster/lc_4/out <X> T_14_13.lc_trk_g3_4
 (15 14)  (723 222)  (723 222)  routing T_14_13.sp4_h_r_45 <X> T_14_13.lc_trk_g3_5
 (16 14)  (724 222)  (724 222)  routing T_14_13.sp4_h_r_45 <X> T_14_13.lc_trk_g3_5
 (17 14)  (725 222)  (725 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (726 222)  (726 222)  routing T_14_13.sp4_h_r_45 <X> T_14_13.lc_trk_g3_5
 (21 14)  (729 222)  (729 222)  routing T_14_13.wire_logic_cluster/lc_7/out <X> T_14_13.lc_trk_g3_7
 (22 14)  (730 222)  (730 222)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (735 222)  (735 222)  routing T_14_13.lc_trk_g3_7 <X> T_14_13.wire_logic_cluster/lc_7/in_1
 (28 14)  (736 222)  (736 222)  routing T_14_13.lc_trk_g3_7 <X> T_14_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 222)  (737 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 222)  (738 222)  routing T_14_13.lc_trk_g3_7 <X> T_14_13.wire_logic_cluster/lc_7/in_1
 (32 14)  (740 222)  (740 222)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (744 222)  (744 222)  LC_7 Logic Functioning bit
 (39 14)  (747 222)  (747 222)  LC_7 Logic Functioning bit
 (41 14)  (749 222)  (749 222)  LC_7 Logic Functioning bit
 (42 14)  (750 222)  (750 222)  LC_7 Logic Functioning bit
 (44 14)  (752 222)  (752 222)  LC_7 Logic Functioning bit
 (45 14)  (753 222)  (753 222)  LC_7 Logic Functioning bit
 (0 15)  (708 223)  (708 223)  routing T_14_13.lc_trk_g3_5 <X> T_14_13.wire_logic_cluster/lc_7/s_r
 (1 15)  (709 223)  (709 223)  routing T_14_13.lc_trk_g3_5 <X> T_14_13.wire_logic_cluster/lc_7/s_r
 (17 15)  (725 223)  (725 223)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (18 15)  (726 223)  (726 223)  routing T_14_13.sp4_h_r_45 <X> T_14_13.lc_trk_g3_5
 (30 15)  (738 223)  (738 223)  routing T_14_13.lc_trk_g3_7 <X> T_14_13.wire_logic_cluster/lc_7/in_1
 (36 15)  (744 223)  (744 223)  LC_7 Logic Functioning bit
 (39 15)  (747 223)  (747 223)  LC_7 Logic Functioning bit
 (41 15)  (749 223)  (749 223)  LC_7 Logic Functioning bit
 (42 15)  (750 223)  (750 223)  LC_7 Logic Functioning bit


LogicTile_15_13

 (29 0)  (791 208)  (791 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 208)  (792 208)  routing T_15_13.lc_trk_g0_5 <X> T_15_13.wire_logic_cluster/lc_0/in_1
 (31 0)  (793 208)  (793 208)  routing T_15_13.lc_trk_g2_5 <X> T_15_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 208)  (794 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 208)  (795 208)  routing T_15_13.lc_trk_g2_5 <X> T_15_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 208)  (798 208)  LC_0 Logic Functioning bit
 (38 0)  (800 208)  (800 208)  LC_0 Logic Functioning bit
 (17 1)  (779 209)  (779 209)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (36 1)  (798 209)  (798 209)  LC_0 Logic Functioning bit
 (38 1)  (800 209)  (800 209)  LC_0 Logic Functioning bit
 (46 1)  (808 209)  (808 209)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (51 1)  (813 209)  (813 209)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (2 2)  (764 210)  (764 210)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (17 2)  (779 210)  (779 210)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (780 210)  (780 210)  routing T_15_13.wire_logic_cluster/lc_5/out <X> T_15_13.lc_trk_g0_5
 (2 3)  (764 211)  (764 211)  routing T_15_13.lc_trk_g0_0 <X> T_15_13.wire_logic_cluster/lc_7/clk
 (12 3)  (774 211)  (774 211)  routing T_15_13.sp4_h_l_39 <X> T_15_13.sp4_v_t_39
 (15 3)  (777 211)  (777 211)  routing T_15_13.sp4_v_t_9 <X> T_15_13.lc_trk_g0_4
 (16 3)  (778 211)  (778 211)  routing T_15_13.sp4_v_t_9 <X> T_15_13.lc_trk_g0_4
 (17 3)  (779 211)  (779 211)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (21 4)  (783 212)  (783 212)  routing T_15_13.wire_logic_cluster/lc_3/out <X> T_15_13.lc_trk_g1_3
 (22 4)  (784 212)  (784 212)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (31 6)  (793 214)  (793 214)  routing T_15_13.lc_trk_g0_4 <X> T_15_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 214)  (794 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (798 214)  (798 214)  LC_3 Logic Functioning bit
 (37 6)  (799 214)  (799 214)  LC_3 Logic Functioning bit
 (38 6)  (800 214)  (800 214)  LC_3 Logic Functioning bit
 (39 6)  (801 214)  (801 214)  LC_3 Logic Functioning bit
 (45 6)  (807 214)  (807 214)  LC_3 Logic Functioning bit
 (36 7)  (798 215)  (798 215)  LC_3 Logic Functioning bit
 (37 7)  (799 215)  (799 215)  LC_3 Logic Functioning bit
 (38 7)  (800 215)  (800 215)  LC_3 Logic Functioning bit
 (39 7)  (801 215)  (801 215)  LC_3 Logic Functioning bit
 (15 10)  (777 218)  (777 218)  routing T_15_13.sp4_h_r_45 <X> T_15_13.lc_trk_g2_5
 (16 10)  (778 218)  (778 218)  routing T_15_13.sp4_h_r_45 <X> T_15_13.lc_trk_g2_5
 (17 10)  (779 218)  (779 218)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (780 218)  (780 218)  routing T_15_13.sp4_h_r_45 <X> T_15_13.lc_trk_g2_5
 (32 10)  (794 218)  (794 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (796 218)  (796 218)  routing T_15_13.lc_trk_g1_3 <X> T_15_13.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 218)  (798 218)  LC_5 Logic Functioning bit
 (37 10)  (799 218)  (799 218)  LC_5 Logic Functioning bit
 (38 10)  (800 218)  (800 218)  LC_5 Logic Functioning bit
 (39 10)  (801 218)  (801 218)  LC_5 Logic Functioning bit
 (45 10)  (807 218)  (807 218)  LC_5 Logic Functioning bit
 (11 11)  (773 219)  (773 219)  routing T_15_13.sp4_h_r_0 <X> T_15_13.sp4_h_l_45
 (13 11)  (775 219)  (775 219)  routing T_15_13.sp4_h_r_0 <X> T_15_13.sp4_h_l_45
 (18 11)  (780 219)  (780 219)  routing T_15_13.sp4_h_r_45 <X> T_15_13.lc_trk_g2_5
 (31 11)  (793 219)  (793 219)  routing T_15_13.lc_trk_g1_3 <X> T_15_13.wire_logic_cluster/lc_5/in_3
 (36 11)  (798 219)  (798 219)  LC_5 Logic Functioning bit
 (37 11)  (799 219)  (799 219)  LC_5 Logic Functioning bit
 (38 11)  (800 219)  (800 219)  LC_5 Logic Functioning bit
 (39 11)  (801 219)  (801 219)  LC_5 Logic Functioning bit
 (13 15)  (775 223)  (775 223)  routing T_15_13.sp4_v_b_6 <X> T_15_13.sp4_h_l_46


LogicTile_16_13

 (14 1)  (830 209)  (830 209)  routing T_16_13.sp12_h_r_16 <X> T_16_13.lc_trk_g0_0
 (16 1)  (832 209)  (832 209)  routing T_16_13.sp12_h_r_16 <X> T_16_13.lc_trk_g0_0
 (17 1)  (833 209)  (833 209)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_16 lc_trk_g0_0
 (12 3)  (828 211)  (828 211)  routing T_16_13.sp4_h_l_39 <X> T_16_13.sp4_v_t_39
 (8 6)  (824 214)  (824 214)  routing T_16_13.sp4_v_t_47 <X> T_16_13.sp4_h_l_41
 (9 6)  (825 214)  (825 214)  routing T_16_13.sp4_v_t_47 <X> T_16_13.sp4_h_l_41
 (10 6)  (826 214)  (826 214)  routing T_16_13.sp4_v_t_47 <X> T_16_13.sp4_h_l_41
 (15 6)  (831 214)  (831 214)  routing T_16_13.sp4_h_r_5 <X> T_16_13.lc_trk_g1_5
 (16 6)  (832 214)  (832 214)  routing T_16_13.sp4_h_r_5 <X> T_16_13.lc_trk_g1_5
 (17 6)  (833 214)  (833 214)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (3 7)  (819 215)  (819 215)  routing T_16_13.sp12_h_l_23 <X> T_16_13.sp12_v_t_23
 (18 7)  (834 215)  (834 215)  routing T_16_13.sp4_h_r_5 <X> T_16_13.lc_trk_g1_5
 (21 8)  (837 216)  (837 216)  routing T_16_13.sp4_h_r_35 <X> T_16_13.lc_trk_g2_3
 (22 8)  (838 216)  (838 216)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (839 216)  (839 216)  routing T_16_13.sp4_h_r_35 <X> T_16_13.lc_trk_g2_3
 (24 8)  (840 216)  (840 216)  routing T_16_13.sp4_h_r_35 <X> T_16_13.lc_trk_g2_3
 (15 12)  (831 220)  (831 220)  routing T_16_13.sp4_h_r_41 <X> T_16_13.lc_trk_g3_1
 (16 12)  (832 220)  (832 220)  routing T_16_13.sp4_h_r_41 <X> T_16_13.lc_trk_g3_1
 (17 12)  (833 220)  (833 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (834 220)  (834 220)  routing T_16_13.sp4_h_r_41 <X> T_16_13.lc_trk_g3_1
 (28 12)  (844 220)  (844 220)  routing T_16_13.lc_trk_g2_3 <X> T_16_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 220)  (845 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (847 220)  (847 220)  routing T_16_13.lc_trk_g3_6 <X> T_16_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 220)  (848 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 220)  (849 220)  routing T_16_13.lc_trk_g3_6 <X> T_16_13.wire_logic_cluster/lc_6/in_3
 (34 12)  (850 220)  (850 220)  routing T_16_13.lc_trk_g3_6 <X> T_16_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 220)  (852 220)  LC_6 Logic Functioning bit
 (37 12)  (853 220)  (853 220)  LC_6 Logic Functioning bit
 (39 12)  (855 220)  (855 220)  LC_6 Logic Functioning bit
 (41 12)  (857 220)  (857 220)  LC_6 Logic Functioning bit
 (43 12)  (859 220)  (859 220)  LC_6 Logic Functioning bit
 (18 13)  (834 221)  (834 221)  routing T_16_13.sp4_h_r_41 <X> T_16_13.lc_trk_g3_1
 (27 13)  (843 221)  (843 221)  routing T_16_13.lc_trk_g3_1 <X> T_16_13.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 221)  (844 221)  routing T_16_13.lc_trk_g3_1 <X> T_16_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 221)  (845 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 221)  (846 221)  routing T_16_13.lc_trk_g2_3 <X> T_16_13.wire_logic_cluster/lc_6/in_1
 (31 13)  (847 221)  (847 221)  routing T_16_13.lc_trk_g3_6 <X> T_16_13.wire_logic_cluster/lc_6/in_3
 (32 13)  (848 221)  (848 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (36 13)  (852 221)  (852 221)  LC_6 Logic Functioning bit
 (37 13)  (853 221)  (853 221)  LC_6 Logic Functioning bit
 (39 13)  (855 221)  (855 221)  LC_6 Logic Functioning bit
 (22 14)  (838 222)  (838 222)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (25 14)  (841 222)  (841 222)  routing T_16_13.sp4_v_b_30 <X> T_16_13.lc_trk_g3_6
 (27 14)  (843 222)  (843 222)  routing T_16_13.lc_trk_g3_7 <X> T_16_13.wire_logic_cluster/lc_7/in_1
 (28 14)  (844 222)  (844 222)  routing T_16_13.lc_trk_g3_7 <X> T_16_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 222)  (845 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 222)  (846 222)  routing T_16_13.lc_trk_g3_7 <X> T_16_13.wire_logic_cluster/lc_7/in_1
 (31 14)  (847 222)  (847 222)  routing T_16_13.lc_trk_g1_5 <X> T_16_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 222)  (848 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (850 222)  (850 222)  routing T_16_13.lc_trk_g1_5 <X> T_16_13.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 222)  (852 222)  LC_7 Logic Functioning bit
 (37 14)  (853 222)  (853 222)  LC_7 Logic Functioning bit
 (43 14)  (859 222)  (859 222)  LC_7 Logic Functioning bit
 (50 14)  (866 222)  (866 222)  Cascade bit: LH_LC07_inmux02_5

 (3 15)  (819 223)  (819 223)  routing T_16_13.sp12_h_l_22 <X> T_16_13.sp12_v_t_22
 (22 15)  (838 223)  (838 223)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (839 223)  (839 223)  routing T_16_13.sp4_v_b_30 <X> T_16_13.lc_trk_g3_6
 (26 15)  (842 223)  (842 223)  routing T_16_13.lc_trk_g2_3 <X> T_16_13.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 223)  (844 223)  routing T_16_13.lc_trk_g2_3 <X> T_16_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 223)  (845 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 223)  (846 223)  routing T_16_13.lc_trk_g3_7 <X> T_16_13.wire_logic_cluster/lc_7/in_1
 (36 15)  (852 223)  (852 223)  LC_7 Logic Functioning bit
 (37 15)  (853 223)  (853 223)  LC_7 Logic Functioning bit
 (38 15)  (854 223)  (854 223)  LC_7 Logic Functioning bit
 (41 15)  (857 223)  (857 223)  LC_7 Logic Functioning bit
 (42 15)  (858 223)  (858 223)  LC_7 Logic Functioning bit


LogicTile_17_13

 (22 0)  (896 208)  (896 208)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (897 208)  (897 208)  routing T_17_13.sp4_v_b_19 <X> T_17_13.lc_trk_g0_3
 (24 0)  (898 208)  (898 208)  routing T_17_13.sp4_v_b_19 <X> T_17_13.lc_trk_g0_3
 (13 2)  (887 210)  (887 210)  routing T_17_13.sp4_v_b_2 <X> T_17_13.sp4_v_t_39
 (28 2)  (902 210)  (902 210)  routing T_17_13.lc_trk_g2_6 <X> T_17_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 210)  (903 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (904 210)  (904 210)  routing T_17_13.lc_trk_g2_6 <X> T_17_13.wire_logic_cluster/lc_1/in_1
 (31 2)  (905 210)  (905 210)  routing T_17_13.lc_trk_g0_4 <X> T_17_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 210)  (906 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (910 210)  (910 210)  LC_1 Logic Functioning bit
 (37 2)  (911 210)  (911 210)  LC_1 Logic Functioning bit
 (39 2)  (913 210)  (913 210)  LC_1 Logic Functioning bit
 (41 2)  (915 210)  (915 210)  LC_1 Logic Functioning bit
 (43 2)  (917 210)  (917 210)  LC_1 Logic Functioning bit
 (14 3)  (888 211)  (888 211)  routing T_17_13.sp4_r_v_b_28 <X> T_17_13.lc_trk_g0_4
 (17 3)  (891 211)  (891 211)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (27 3)  (901 211)  (901 211)  routing T_17_13.lc_trk_g1_0 <X> T_17_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 211)  (903 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (904 211)  (904 211)  routing T_17_13.lc_trk_g2_6 <X> T_17_13.wire_logic_cluster/lc_1/in_1
 (32 3)  (906 211)  (906 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (909 211)  (909 211)  routing T_17_13.lc_trk_g0_3 <X> T_17_13.input_2_1
 (36 3)  (910 211)  (910 211)  LC_1 Logic Functioning bit
 (37 3)  (911 211)  (911 211)  LC_1 Logic Functioning bit
 (39 3)  (913 211)  (913 211)  LC_1 Logic Functioning bit
 (14 4)  (888 212)  (888 212)  routing T_17_13.sp12_h_r_0 <X> T_17_13.lc_trk_g1_0
 (14 5)  (888 213)  (888 213)  routing T_17_13.sp12_h_r_0 <X> T_17_13.lc_trk_g1_0
 (15 5)  (889 213)  (889 213)  routing T_17_13.sp12_h_r_0 <X> T_17_13.lc_trk_g1_0
 (17 5)  (891 213)  (891 213)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (8 6)  (882 214)  (882 214)  routing T_17_13.sp4_v_t_47 <X> T_17_13.sp4_h_l_41
 (9 6)  (883 214)  (883 214)  routing T_17_13.sp4_v_t_47 <X> T_17_13.sp4_h_l_41
 (10 6)  (884 214)  (884 214)  routing T_17_13.sp4_v_t_47 <X> T_17_13.sp4_h_l_41
 (25 10)  (899 218)  (899 218)  routing T_17_13.sp4_h_r_46 <X> T_17_13.lc_trk_g2_6
 (22 11)  (896 219)  (896 219)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (897 219)  (897 219)  routing T_17_13.sp4_h_r_46 <X> T_17_13.lc_trk_g2_6
 (24 11)  (898 219)  (898 219)  routing T_17_13.sp4_h_r_46 <X> T_17_13.lc_trk_g2_6
 (25 11)  (899 219)  (899 219)  routing T_17_13.sp4_h_r_46 <X> T_17_13.lc_trk_g2_6
 (21 12)  (895 220)  (895 220)  routing T_17_13.sp12_v_t_0 <X> T_17_13.lc_trk_g3_3
 (22 12)  (896 220)  (896 220)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (898 220)  (898 220)  routing T_17_13.sp12_v_t_0 <X> T_17_13.lc_trk_g3_3
 (21 13)  (895 221)  (895 221)  routing T_17_13.sp12_v_t_0 <X> T_17_13.lc_trk_g3_3
 (14 14)  (888 222)  (888 222)  routing T_17_13.sp4_v_t_17 <X> T_17_13.lc_trk_g3_4
 (26 14)  (900 222)  (900 222)  routing T_17_13.lc_trk_g3_4 <X> T_17_13.wire_logic_cluster/lc_7/in_0
 (27 14)  (901 222)  (901 222)  routing T_17_13.lc_trk_g3_3 <X> T_17_13.wire_logic_cluster/lc_7/in_1
 (28 14)  (902 222)  (902 222)  routing T_17_13.lc_trk_g3_3 <X> T_17_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 222)  (903 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (905 222)  (905 222)  routing T_17_13.lc_trk_g0_4 <X> T_17_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 222)  (906 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (910 222)  (910 222)  LC_7 Logic Functioning bit
 (38 14)  (912 222)  (912 222)  LC_7 Logic Functioning bit
 (41 14)  (915 222)  (915 222)  LC_7 Logic Functioning bit
 (43 14)  (917 222)  (917 222)  LC_7 Logic Functioning bit
 (52 14)  (926 222)  (926 222)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (16 15)  (890 223)  (890 223)  routing T_17_13.sp4_v_t_17 <X> T_17_13.lc_trk_g3_4
 (17 15)  (891 223)  (891 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (27 15)  (901 223)  (901 223)  routing T_17_13.lc_trk_g3_4 <X> T_17_13.wire_logic_cluster/lc_7/in_0
 (28 15)  (902 223)  (902 223)  routing T_17_13.lc_trk_g3_4 <X> T_17_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 223)  (903 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (904 223)  (904 223)  routing T_17_13.lc_trk_g3_3 <X> T_17_13.wire_logic_cluster/lc_7/in_1
 (37 15)  (911 223)  (911 223)  LC_7 Logic Functioning bit
 (39 15)  (913 223)  (913 223)  LC_7 Logic Functioning bit
 (41 15)  (915 223)  (915 223)  LC_7 Logic Functioning bit
 (43 15)  (917 223)  (917 223)  LC_7 Logic Functioning bit


LogicTile_18_13

 (10 7)  (938 215)  (938 215)  routing T_18_13.sp4_h_l_46 <X> T_18_13.sp4_v_t_41


LogicTile_20_13

 (13 7)  (1049 215)  (1049 215)  routing T_20_13.sp4_v_b_0 <X> T_20_13.sp4_h_l_40


LogicTile_24_13

 (3 6)  (1255 214)  (1255 214)  routing T_24_13.sp12_v_b_0 <X> T_24_13.sp12_v_t_23


RAM_Tile_25_13

 (7 1)  (1313 209)  (1313 209)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 210)  (1306 210)  routing T_25_13.lc_trk_g3_1 <X> T_25_13.wire_bram/ram/RCLK
 (2 2)  (1308 210)  (1308 210)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_bram/ram/RCLK
 (0 3)  (1306 211)  (1306 211)  routing T_25_13.lc_trk_g3_1 <X> T_25_13.wire_bram/ram/RCLK
 (2 3)  (1308 211)  (1308 211)  routing T_25_13.lc_trk_g3_1 <X> T_25_13.wire_bram/ram/RCLK
 (22 5)  (1328 213)  (1328 213)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (1331 213)  (1331 213)  routing T_25_13.sp4_r_v_b_26 <X> T_25_13.lc_trk_g1_2
 (27 8)  (1333 216)  (1333 216)  routing T_25_13.lc_trk_g1_2 <X> T_25_13.wire_bram/ram/WDATA_11
 (29 8)  (1335 216)  (1335 216)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_2 wire_bram/ram/WDATA_11
 (30 9)  (1336 217)  (1336 217)  routing T_25_13.lc_trk_g1_2 <X> T_25_13.wire_bram/ram/WDATA_11
 (38 9)  (1344 217)  (1344 217)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_11 sp12_h_l_15
 (14 10)  (1320 218)  (1320 218)  routing T_25_13.sp4_v_b_28 <X> T_25_13.lc_trk_g2_4
 (9 11)  (1315 219)  (1315 219)  routing T_25_13.sp4_v_b_11 <X> T_25_13.sp4_v_t_42
 (10 11)  (1316 219)  (1316 219)  routing T_25_13.sp4_v_b_11 <X> T_25_13.sp4_v_t_42
 (16 11)  (1322 219)  (1322 219)  routing T_25_13.sp4_v_b_28 <X> T_25_13.lc_trk_g2_4
 (17 11)  (1323 219)  (1323 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_28 lc_trk_g2_4
 (16 12)  (1322 220)  (1322 220)  routing T_25_13.sp4_v_t_20 <X> T_25_13.lc_trk_g3_1
 (17 12)  (1323 220)  (1323 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_20 lc_trk_g3_1
 (18 12)  (1324 220)  (1324 220)  routing T_25_13.sp4_v_t_20 <X> T_25_13.lc_trk_g3_1
 (18 13)  (1324 221)  (1324 221)  routing T_25_13.sp4_v_t_20 <X> T_25_13.lc_trk_g3_1
 (0 14)  (1306 222)  (1306 222)  routing T_25_13.lc_trk_g2_4 <X> T_25_13.wire_bram/ram/RE
 (1 14)  (1307 222)  (1307 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (1 15)  (1307 223)  (1307 223)  routing T_25_13.lc_trk_g2_4 <X> T_25_13.wire_bram/ram/RE


LogicTile_1_12

 (3 6)  (21 198)  (21 198)  routing T_1_12.sp12_h_r_0 <X> T_1_12.sp12_v_t_23
 (3 7)  (21 199)  (21 199)  routing T_1_12.sp12_h_r_0 <X> T_1_12.sp12_v_t_23


LogicTile_6_12

 (12 0)  (300 192)  (300 192)  routing T_6_12.sp4_v_b_8 <X> T_6_12.sp4_h_r_2
 (11 1)  (299 193)  (299 193)  routing T_6_12.sp4_v_b_8 <X> T_6_12.sp4_h_r_2
 (13 1)  (301 193)  (301 193)  routing T_6_12.sp4_v_b_8 <X> T_6_12.sp4_h_r_2
 (9 7)  (297 199)  (297 199)  routing T_6_12.sp4_v_b_8 <X> T_6_12.sp4_v_t_41
 (10 7)  (298 199)  (298 199)  routing T_6_12.sp4_v_b_8 <X> T_6_12.sp4_v_t_41


RAM_Tile_8_12

 (7 0)  (403 192)  (403 192)  Ram config bit: MEMT_bram_cbit_1

 (12 0)  (408 192)  (408 192)  routing T_8_12.sp4_v_b_8 <X> T_8_12.sp4_h_r_2
 (7 1)  (403 193)  (403 193)  Ram config bit: MEMT_bram_cbit_0

 (11 1)  (407 193)  (407 193)  routing T_8_12.sp4_v_b_8 <X> T_8_12.sp4_h_r_2
 (13 1)  (409 193)  (409 193)  routing T_8_12.sp4_v_b_8 <X> T_8_12.sp4_h_r_2
 (0 2)  (396 194)  (396 194)  routing T_8_12.glb_netwk_3 <X> T_8_12.wire_bram/ram/WCLK
 (2 2)  (398 194)  (398 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (403 194)  (403 194)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (396 195)  (396 195)  routing T_8_12.glb_netwk_3 <X> T_8_12.wire_bram/ram/WCLK
 (7 3)  (403 195)  (403 195)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (403 196)  (403 196)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_5

 (7 5)  (403 197)  (403 197)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_4

 (7 6)  (403 198)  (403 198)  Cascade buffer Enable bit: MEMT_LC01_inmux00_bram_cbit_7

 (7 7)  (403 199)  (403 199)  Cascade bit: MEMT_LC01_inmux00_bram_cbit_6

 (27 8)  (423 200)  (423 200)  routing T_8_12.lc_trk_g3_2 <X> T_8_12.wire_bram/ram/WDATA_3
 (28 8)  (424 200)  (424 200)  routing T_8_12.lc_trk_g3_2 <X> T_8_12.wire_bram/ram/WDATA_3
 (29 8)  (425 200)  (425 200)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_2 wire_bram/ram/WDATA_3
 (30 9)  (426 201)  (426 201)  routing T_8_12.lc_trk_g3_2 <X> T_8_12.wire_bram/ram/WDATA_3
 (37 9)  (433 201)  (433 201)  Enable bit of Mux _out_links/OutMux7_4 => wire_bram/ram/RDATA_3 sp4_h_l_13
 (14 10)  (410 202)  (410 202)  routing T_8_12.sp4_v_b_28 <X> T_8_12.lc_trk_g2_4
 (16 11)  (412 203)  (412 203)  routing T_8_12.sp4_v_b_28 <X> T_8_12.lc_trk_g2_4
 (17 11)  (413 203)  (413 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_28 lc_trk_g2_4
 (12 12)  (408 204)  (408 204)  routing T_8_12.sp4_v_b_5 <X> T_8_12.sp4_h_r_11
 (11 13)  (407 205)  (407 205)  routing T_8_12.sp4_v_b_5 <X> T_8_12.sp4_h_r_11
 (13 13)  (409 205)  (409 205)  routing T_8_12.sp4_v_b_5 <X> T_8_12.sp4_h_r_11
 (22 13)  (418 205)  (418 205)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (419 205)  (419 205)  routing T_8_12.sp4_h_l_15 <X> T_8_12.lc_trk_g3_2
 (24 13)  (420 205)  (420 205)  routing T_8_12.sp4_h_l_15 <X> T_8_12.lc_trk_g3_2
 (25 13)  (421 205)  (421 205)  routing T_8_12.sp4_h_l_15 <X> T_8_12.lc_trk_g3_2
 (0 14)  (396 206)  (396 206)  routing T_8_12.lc_trk_g2_4 <X> T_8_12.wire_bram/ram/WE
 (1 14)  (397 206)  (397 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (1 15)  (397 207)  (397 207)  routing T_8_12.lc_trk_g2_4 <X> T_8_12.wire_bram/ram/WE


LogicTile_10_12

 (32 0)  (524 192)  (524 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 192)  (525 192)  routing T_10_12.lc_trk_g3_2 <X> T_10_12.wire_logic_cluster/lc_0/in_3
 (34 0)  (526 192)  (526 192)  routing T_10_12.lc_trk_g3_2 <X> T_10_12.wire_logic_cluster/lc_0/in_3
 (36 0)  (528 192)  (528 192)  LC_0 Logic Functioning bit
 (37 0)  (529 192)  (529 192)  LC_0 Logic Functioning bit
 (38 0)  (530 192)  (530 192)  LC_0 Logic Functioning bit
 (39 0)  (531 192)  (531 192)  LC_0 Logic Functioning bit
 (45 0)  (537 192)  (537 192)  LC_0 Logic Functioning bit
 (31 1)  (523 193)  (523 193)  routing T_10_12.lc_trk_g3_2 <X> T_10_12.wire_logic_cluster/lc_0/in_3
 (36 1)  (528 193)  (528 193)  LC_0 Logic Functioning bit
 (37 1)  (529 193)  (529 193)  LC_0 Logic Functioning bit
 (38 1)  (530 193)  (530 193)  LC_0 Logic Functioning bit
 (39 1)  (531 193)  (531 193)  LC_0 Logic Functioning bit
 (0 2)  (492 194)  (492 194)  routing T_10_12.lc_trk_g3_1 <X> T_10_12.wire_logic_cluster/lc_7/clk
 (2 2)  (494 194)  (494 194)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (0 3)  (492 195)  (492 195)  routing T_10_12.lc_trk_g3_1 <X> T_10_12.wire_logic_cluster/lc_7/clk
 (2 3)  (494 195)  (494 195)  routing T_10_12.lc_trk_g3_1 <X> T_10_12.wire_logic_cluster/lc_7/clk
 (0 4)  (492 196)  (492 196)  routing T_10_12.lc_trk_g3_3 <X> T_10_12.wire_logic_cluster/lc_7/cen
 (1 4)  (493 196)  (493 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (5 4)  (497 196)  (497 196)  routing T_10_12.sp4_h_l_37 <X> T_10_12.sp4_h_r_3
 (31 4)  (523 196)  (523 196)  routing T_10_12.lc_trk_g3_6 <X> T_10_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 196)  (524 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 196)  (525 196)  routing T_10_12.lc_trk_g3_6 <X> T_10_12.wire_logic_cluster/lc_2/in_3
 (34 4)  (526 196)  (526 196)  routing T_10_12.lc_trk_g3_6 <X> T_10_12.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 196)  (528 196)  LC_2 Logic Functioning bit
 (37 4)  (529 196)  (529 196)  LC_2 Logic Functioning bit
 (38 4)  (530 196)  (530 196)  LC_2 Logic Functioning bit
 (39 4)  (531 196)  (531 196)  LC_2 Logic Functioning bit
 (45 4)  (537 196)  (537 196)  LC_2 Logic Functioning bit
 (0 5)  (492 197)  (492 197)  routing T_10_12.lc_trk_g3_3 <X> T_10_12.wire_logic_cluster/lc_7/cen
 (1 5)  (493 197)  (493 197)  routing T_10_12.lc_trk_g3_3 <X> T_10_12.wire_logic_cluster/lc_7/cen
 (4 5)  (496 197)  (496 197)  routing T_10_12.sp4_h_l_37 <X> T_10_12.sp4_h_r_3
 (13 5)  (505 197)  (505 197)  routing T_10_12.sp4_v_t_37 <X> T_10_12.sp4_h_r_5
 (15 5)  (507 197)  (507 197)  routing T_10_12.sp4_v_t_5 <X> T_10_12.lc_trk_g1_0
 (16 5)  (508 197)  (508 197)  routing T_10_12.sp4_v_t_5 <X> T_10_12.lc_trk_g1_0
 (17 5)  (509 197)  (509 197)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (31 5)  (523 197)  (523 197)  routing T_10_12.lc_trk_g3_6 <X> T_10_12.wire_logic_cluster/lc_2/in_3
 (36 5)  (528 197)  (528 197)  LC_2 Logic Functioning bit
 (37 5)  (529 197)  (529 197)  LC_2 Logic Functioning bit
 (38 5)  (530 197)  (530 197)  LC_2 Logic Functioning bit
 (39 5)  (531 197)  (531 197)  LC_2 Logic Functioning bit
 (44 5)  (536 197)  (536 197)  LC_2 Logic Functioning bit
 (17 11)  (509 203)  (509 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (17 12)  (509 204)  (509 204)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (22 12)  (514 204)  (514 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (515 204)  (515 204)  routing T_10_12.sp4_v_t_30 <X> T_10_12.lc_trk_g3_3
 (24 12)  (516 204)  (516 204)  routing T_10_12.sp4_v_t_30 <X> T_10_12.lc_trk_g3_3
 (25 12)  (517 204)  (517 204)  routing T_10_12.wire_logic_cluster/lc_2/out <X> T_10_12.lc_trk_g3_2
 (32 12)  (524 204)  (524 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (526 204)  (526 204)  routing T_10_12.lc_trk_g1_0 <X> T_10_12.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 204)  (528 204)  LC_6 Logic Functioning bit
 (37 12)  (529 204)  (529 204)  LC_6 Logic Functioning bit
 (38 12)  (530 204)  (530 204)  LC_6 Logic Functioning bit
 (39 12)  (531 204)  (531 204)  LC_6 Logic Functioning bit
 (45 12)  (537 204)  (537 204)  LC_6 Logic Functioning bit
 (18 13)  (510 205)  (510 205)  routing T_10_12.sp4_r_v_b_41 <X> T_10_12.lc_trk_g3_1
 (22 13)  (514 205)  (514 205)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (36 13)  (528 205)  (528 205)  LC_6 Logic Functioning bit
 (37 13)  (529 205)  (529 205)  LC_6 Logic Functioning bit
 (38 13)  (530 205)  (530 205)  LC_6 Logic Functioning bit
 (39 13)  (531 205)  (531 205)  LC_6 Logic Functioning bit
 (0 14)  (492 206)  (492 206)  routing T_10_12.lc_trk_g2_4 <X> T_10_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 206)  (493 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (517 206)  (517 206)  routing T_10_12.wire_logic_cluster/lc_6/out <X> T_10_12.lc_trk_g3_6
 (1 15)  (493 207)  (493 207)  routing T_10_12.lc_trk_g2_4 <X> T_10_12.wire_logic_cluster/lc_7/s_r
 (22 15)  (514 207)  (514 207)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_11_12

 (31 0)  (577 192)  (577 192)  routing T_11_12.lc_trk_g3_6 <X> T_11_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 192)  (578 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 192)  (579 192)  routing T_11_12.lc_trk_g3_6 <X> T_11_12.wire_logic_cluster/lc_0/in_3
 (34 0)  (580 192)  (580 192)  routing T_11_12.lc_trk_g3_6 <X> T_11_12.wire_logic_cluster/lc_0/in_3
 (36 0)  (582 192)  (582 192)  LC_0 Logic Functioning bit
 (37 0)  (583 192)  (583 192)  LC_0 Logic Functioning bit
 (38 0)  (584 192)  (584 192)  LC_0 Logic Functioning bit
 (39 0)  (585 192)  (585 192)  LC_0 Logic Functioning bit
 (45 0)  (591 192)  (591 192)  LC_0 Logic Functioning bit
 (31 1)  (577 193)  (577 193)  routing T_11_12.lc_trk_g3_6 <X> T_11_12.wire_logic_cluster/lc_0/in_3
 (36 1)  (582 193)  (582 193)  LC_0 Logic Functioning bit
 (37 1)  (583 193)  (583 193)  LC_0 Logic Functioning bit
 (38 1)  (584 193)  (584 193)  LC_0 Logic Functioning bit
 (39 1)  (585 193)  (585 193)  LC_0 Logic Functioning bit
 (44 1)  (590 193)  (590 193)  LC_0 Logic Functioning bit
 (0 2)  (546 194)  (546 194)  routing T_11_12.lc_trk_g3_1 <X> T_11_12.wire_logic_cluster/lc_7/clk
 (2 2)  (548 194)  (548 194)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (14 2)  (560 194)  (560 194)  routing T_11_12.sp4_v_t_1 <X> T_11_12.lc_trk_g0_4
 (31 2)  (577 194)  (577 194)  routing T_11_12.lc_trk_g3_5 <X> T_11_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 194)  (578 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 194)  (579 194)  routing T_11_12.lc_trk_g3_5 <X> T_11_12.wire_logic_cluster/lc_1/in_3
 (34 2)  (580 194)  (580 194)  routing T_11_12.lc_trk_g3_5 <X> T_11_12.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 194)  (582 194)  LC_1 Logic Functioning bit
 (37 2)  (583 194)  (583 194)  LC_1 Logic Functioning bit
 (38 2)  (584 194)  (584 194)  LC_1 Logic Functioning bit
 (39 2)  (585 194)  (585 194)  LC_1 Logic Functioning bit
 (45 2)  (591 194)  (591 194)  LC_1 Logic Functioning bit
 (0 3)  (546 195)  (546 195)  routing T_11_12.lc_trk_g3_1 <X> T_11_12.wire_logic_cluster/lc_7/clk
 (2 3)  (548 195)  (548 195)  routing T_11_12.lc_trk_g3_1 <X> T_11_12.wire_logic_cluster/lc_7/clk
 (14 3)  (560 195)  (560 195)  routing T_11_12.sp4_v_t_1 <X> T_11_12.lc_trk_g0_4
 (16 3)  (562 195)  (562 195)  routing T_11_12.sp4_v_t_1 <X> T_11_12.lc_trk_g0_4
 (17 3)  (563 195)  (563 195)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (36 3)  (582 195)  (582 195)  LC_1 Logic Functioning bit
 (37 3)  (583 195)  (583 195)  LC_1 Logic Functioning bit
 (38 3)  (584 195)  (584 195)  LC_1 Logic Functioning bit
 (39 3)  (585 195)  (585 195)  LC_1 Logic Functioning bit
 (44 3)  (590 195)  (590 195)  LC_1 Logic Functioning bit
 (0 4)  (546 196)  (546 196)  routing T_11_12.lc_trk_g2_2 <X> T_11_12.wire_logic_cluster/lc_7/cen
 (1 4)  (547 196)  (547 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (14 4)  (560 196)  (560 196)  routing T_11_12.sp4_h_l_5 <X> T_11_12.lc_trk_g1_0
 (21 4)  (567 196)  (567 196)  routing T_11_12.wire_logic_cluster/lc_3/out <X> T_11_12.lc_trk_g1_3
 (22 4)  (568 196)  (568 196)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (32 4)  (578 196)  (578 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 196)  (579 196)  routing T_11_12.lc_trk_g3_2 <X> T_11_12.wire_logic_cluster/lc_2/in_3
 (34 4)  (580 196)  (580 196)  routing T_11_12.lc_trk_g3_2 <X> T_11_12.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 196)  (582 196)  LC_2 Logic Functioning bit
 (37 4)  (583 196)  (583 196)  LC_2 Logic Functioning bit
 (38 4)  (584 196)  (584 196)  LC_2 Logic Functioning bit
 (39 4)  (585 196)  (585 196)  LC_2 Logic Functioning bit
 (45 4)  (591 196)  (591 196)  LC_2 Logic Functioning bit
 (1 5)  (547 197)  (547 197)  routing T_11_12.lc_trk_g2_2 <X> T_11_12.wire_logic_cluster/lc_7/cen
 (14 5)  (560 197)  (560 197)  routing T_11_12.sp4_h_l_5 <X> T_11_12.lc_trk_g1_0
 (15 5)  (561 197)  (561 197)  routing T_11_12.sp4_h_l_5 <X> T_11_12.lc_trk_g1_0
 (16 5)  (562 197)  (562 197)  routing T_11_12.sp4_h_l_5 <X> T_11_12.lc_trk_g1_0
 (17 5)  (563 197)  (563 197)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (31 5)  (577 197)  (577 197)  routing T_11_12.lc_trk_g3_2 <X> T_11_12.wire_logic_cluster/lc_2/in_3
 (36 5)  (582 197)  (582 197)  LC_2 Logic Functioning bit
 (37 5)  (583 197)  (583 197)  LC_2 Logic Functioning bit
 (38 5)  (584 197)  (584 197)  LC_2 Logic Functioning bit
 (39 5)  (585 197)  (585 197)  LC_2 Logic Functioning bit
 (44 5)  (590 197)  (590 197)  LC_2 Logic Functioning bit
 (14 6)  (560 198)  (560 198)  routing T_11_12.wire_logic_cluster/lc_4/out <X> T_11_12.lc_trk_g1_4
 (32 6)  (578 198)  (578 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 198)  (579 198)  routing T_11_12.lc_trk_g2_0 <X> T_11_12.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 198)  (582 198)  LC_3 Logic Functioning bit
 (37 6)  (583 198)  (583 198)  LC_3 Logic Functioning bit
 (38 6)  (584 198)  (584 198)  LC_3 Logic Functioning bit
 (39 6)  (585 198)  (585 198)  LC_3 Logic Functioning bit
 (45 6)  (591 198)  (591 198)  LC_3 Logic Functioning bit
 (17 7)  (563 199)  (563 199)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (36 7)  (582 199)  (582 199)  LC_3 Logic Functioning bit
 (37 7)  (583 199)  (583 199)  LC_3 Logic Functioning bit
 (38 7)  (584 199)  (584 199)  LC_3 Logic Functioning bit
 (39 7)  (585 199)  (585 199)  LC_3 Logic Functioning bit
 (14 8)  (560 200)  (560 200)  routing T_11_12.wire_logic_cluster/lc_0/out <X> T_11_12.lc_trk_g2_0
 (32 8)  (578 200)  (578 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (580 200)  (580 200)  routing T_11_12.lc_trk_g1_0 <X> T_11_12.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 200)  (582 200)  LC_4 Logic Functioning bit
 (37 8)  (583 200)  (583 200)  LC_4 Logic Functioning bit
 (38 8)  (584 200)  (584 200)  LC_4 Logic Functioning bit
 (39 8)  (585 200)  (585 200)  LC_4 Logic Functioning bit
 (45 8)  (591 200)  (591 200)  LC_4 Logic Functioning bit
 (17 9)  (563 201)  (563 201)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (22 9)  (568 201)  (568 201)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (571 201)  (571 201)  routing T_11_12.sp4_r_v_b_34 <X> T_11_12.lc_trk_g2_2
 (36 9)  (582 201)  (582 201)  LC_4 Logic Functioning bit
 (37 9)  (583 201)  (583 201)  LC_4 Logic Functioning bit
 (38 9)  (584 201)  (584 201)  LC_4 Logic Functioning bit
 (39 9)  (585 201)  (585 201)  LC_4 Logic Functioning bit
 (32 10)  (578 202)  (578 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (580 202)  (580 202)  routing T_11_12.lc_trk_g1_3 <X> T_11_12.wire_logic_cluster/lc_5/in_3
 (36 10)  (582 202)  (582 202)  LC_5 Logic Functioning bit
 (37 10)  (583 202)  (583 202)  LC_5 Logic Functioning bit
 (38 10)  (584 202)  (584 202)  LC_5 Logic Functioning bit
 (39 10)  (585 202)  (585 202)  LC_5 Logic Functioning bit
 (45 10)  (591 202)  (591 202)  LC_5 Logic Functioning bit
 (31 11)  (577 203)  (577 203)  routing T_11_12.lc_trk_g1_3 <X> T_11_12.wire_logic_cluster/lc_5/in_3
 (36 11)  (582 203)  (582 203)  LC_5 Logic Functioning bit
 (37 11)  (583 203)  (583 203)  LC_5 Logic Functioning bit
 (38 11)  (584 203)  (584 203)  LC_5 Logic Functioning bit
 (39 11)  (585 203)  (585 203)  LC_5 Logic Functioning bit
 (44 11)  (590 203)  (590 203)  LC_5 Logic Functioning bit
 (17 12)  (563 204)  (563 204)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (31 12)  (577 204)  (577 204)  routing T_11_12.lc_trk_g1_4 <X> T_11_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 204)  (578 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (580 204)  (580 204)  routing T_11_12.lc_trk_g1_4 <X> T_11_12.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 204)  (582 204)  LC_6 Logic Functioning bit
 (37 12)  (583 204)  (583 204)  LC_6 Logic Functioning bit
 (38 12)  (584 204)  (584 204)  LC_6 Logic Functioning bit
 (39 12)  (585 204)  (585 204)  LC_6 Logic Functioning bit
 (45 12)  (591 204)  (591 204)  LC_6 Logic Functioning bit
 (18 13)  (564 205)  (564 205)  routing T_11_12.sp4_r_v_b_41 <X> T_11_12.lc_trk_g3_1
 (22 13)  (568 205)  (568 205)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (570 205)  (570 205)  routing T_11_12.tnl_op_2 <X> T_11_12.lc_trk_g3_2
 (25 13)  (571 205)  (571 205)  routing T_11_12.tnl_op_2 <X> T_11_12.lc_trk_g3_2
 (36 13)  (582 205)  (582 205)  LC_6 Logic Functioning bit
 (37 13)  (583 205)  (583 205)  LC_6 Logic Functioning bit
 (38 13)  (584 205)  (584 205)  LC_6 Logic Functioning bit
 (39 13)  (585 205)  (585 205)  LC_6 Logic Functioning bit
 (44 13)  (590 205)  (590 205)  LC_6 Logic Functioning bit
 (1 14)  (547 206)  (547 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (16 14)  (562 206)  (562 206)  routing T_11_12.sp12_v_t_10 <X> T_11_12.lc_trk_g3_5
 (17 14)  (563 206)  (563 206)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (25 14)  (571 206)  (571 206)  routing T_11_12.wire_logic_cluster/lc_6/out <X> T_11_12.lc_trk_g3_6
 (1 15)  (547 207)  (547 207)  routing T_11_12.lc_trk_g0_4 <X> T_11_12.wire_logic_cluster/lc_7/s_r
 (22 15)  (568 207)  (568 207)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_12_12

 (25 0)  (625 192)  (625 192)  routing T_12_12.lft_op_2 <X> T_12_12.lc_trk_g0_2
 (5 1)  (605 193)  (605 193)  routing T_12_12.sp4_h_r_0 <X> T_12_12.sp4_v_b_0
 (10 1)  (610 193)  (610 193)  routing T_12_12.sp4_h_r_8 <X> T_12_12.sp4_v_b_1
 (11 1)  (611 193)  (611 193)  routing T_12_12.sp4_h_l_39 <X> T_12_12.sp4_h_r_2
 (22 1)  (622 193)  (622 193)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (624 193)  (624 193)  routing T_12_12.lft_op_2 <X> T_12_12.lc_trk_g0_2
 (0 2)  (600 194)  (600 194)  routing T_12_12.lc_trk_g3_1 <X> T_12_12.wire_logic_cluster/lc_7/clk
 (2 2)  (602 194)  (602 194)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (32 2)  (632 194)  (632 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (636 194)  (636 194)  LC_1 Logic Functioning bit
 (37 2)  (637 194)  (637 194)  LC_1 Logic Functioning bit
 (38 2)  (638 194)  (638 194)  LC_1 Logic Functioning bit
 (39 2)  (639 194)  (639 194)  LC_1 Logic Functioning bit
 (45 2)  (645 194)  (645 194)  LC_1 Logic Functioning bit
 (0 3)  (600 195)  (600 195)  routing T_12_12.lc_trk_g3_1 <X> T_12_12.wire_logic_cluster/lc_7/clk
 (2 3)  (602 195)  (602 195)  routing T_12_12.lc_trk_g3_1 <X> T_12_12.wire_logic_cluster/lc_7/clk
 (31 3)  (631 195)  (631 195)  routing T_12_12.lc_trk_g0_2 <X> T_12_12.wire_logic_cluster/lc_1/in_3
 (36 3)  (636 195)  (636 195)  LC_1 Logic Functioning bit
 (37 3)  (637 195)  (637 195)  LC_1 Logic Functioning bit
 (38 3)  (638 195)  (638 195)  LC_1 Logic Functioning bit
 (39 3)  (639 195)  (639 195)  LC_1 Logic Functioning bit
 (0 4)  (600 196)  (600 196)  routing T_12_12.lc_trk_g3_3 <X> T_12_12.wire_logic_cluster/lc_7/cen
 (1 4)  (601 196)  (601 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (5 4)  (605 196)  (605 196)  routing T_12_12.sp4_v_b_3 <X> T_12_12.sp4_h_r_3
 (12 4)  (612 196)  (612 196)  routing T_12_12.sp4_v_t_40 <X> T_12_12.sp4_h_r_5
 (0 5)  (600 197)  (600 197)  routing T_12_12.lc_trk_g3_3 <X> T_12_12.wire_logic_cluster/lc_7/cen
 (1 5)  (601 197)  (601 197)  routing T_12_12.lc_trk_g3_3 <X> T_12_12.wire_logic_cluster/lc_7/cen
 (6 5)  (606 197)  (606 197)  routing T_12_12.sp4_v_b_3 <X> T_12_12.sp4_h_r_3
 (5 6)  (605 198)  (605 198)  routing T_12_12.sp4_h_r_0 <X> T_12_12.sp4_h_l_38
 (4 7)  (604 199)  (604 199)  routing T_12_12.sp4_h_r_0 <X> T_12_12.sp4_h_l_38
 (8 8)  (608 200)  (608 200)  routing T_12_12.sp4_h_l_46 <X> T_12_12.sp4_h_r_7
 (10 8)  (610 200)  (610 200)  routing T_12_12.sp4_h_l_46 <X> T_12_12.sp4_h_r_7
 (11 10)  (611 202)  (611 202)  routing T_12_12.sp4_v_b_5 <X> T_12_12.sp4_v_t_45
 (19 10)  (619 202)  (619 202)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (12 11)  (612 203)  (612 203)  routing T_12_12.sp4_v_b_5 <X> T_12_12.sp4_v_t_45
 (4 12)  (604 204)  (604 204)  routing T_12_12.sp4_h_l_38 <X> T_12_12.sp4_v_b_9
 (6 12)  (606 204)  (606 204)  routing T_12_12.sp4_h_l_38 <X> T_12_12.sp4_v_b_9
 (17 12)  (617 204)  (617 204)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (22 12)  (622 204)  (622 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (623 204)  (623 204)  routing T_12_12.sp4_v_t_30 <X> T_12_12.lc_trk_g3_3
 (24 12)  (624 204)  (624 204)  routing T_12_12.sp4_v_t_30 <X> T_12_12.lc_trk_g3_3
 (5 13)  (605 205)  (605 205)  routing T_12_12.sp4_h_l_38 <X> T_12_12.sp4_v_b_9
 (8 13)  (608 205)  (608 205)  routing T_12_12.sp4_h_r_10 <X> T_12_12.sp4_v_b_10
 (18 13)  (618 205)  (618 205)  routing T_12_12.sp4_r_v_b_41 <X> T_12_12.lc_trk_g3_1
 (0 14)  (600 206)  (600 206)  routing T_12_12.lc_trk_g3_5 <X> T_12_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 206)  (601 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (615 206)  (615 206)  routing T_12_12.tnr_op_5 <X> T_12_12.lc_trk_g3_5
 (17 14)  (617 206)  (617 206)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (0 15)  (600 207)  (600 207)  routing T_12_12.lc_trk_g3_5 <X> T_12_12.wire_logic_cluster/lc_7/s_r
 (1 15)  (601 207)  (601 207)  routing T_12_12.lc_trk_g3_5 <X> T_12_12.wire_logic_cluster/lc_7/s_r


LogicTile_13_12

 (5 0)  (659 192)  (659 192)  routing T_13_12.sp4_v_b_6 <X> T_13_12.sp4_h_r_0
 (4 1)  (658 193)  (658 193)  routing T_13_12.sp4_v_b_6 <X> T_13_12.sp4_h_r_0
 (6 1)  (660 193)  (660 193)  routing T_13_12.sp4_v_b_6 <X> T_13_12.sp4_h_r_0
 (3 2)  (657 194)  (657 194)  routing T_13_12.sp12_v_t_23 <X> T_13_12.sp12_h_l_23
 (4 6)  (658 198)  (658 198)  routing T_13_12.sp4_v_b_7 <X> T_13_12.sp4_v_t_38
 (6 6)  (660 198)  (660 198)  routing T_13_12.sp4_v_b_7 <X> T_13_12.sp4_v_t_38
 (5 8)  (659 200)  (659 200)  routing T_13_12.sp4_v_b_0 <X> T_13_12.sp4_h_r_6
 (8 8)  (662 200)  (662 200)  routing T_13_12.sp4_v_b_1 <X> T_13_12.sp4_h_r_7
 (9 8)  (663 200)  (663 200)  routing T_13_12.sp4_v_b_1 <X> T_13_12.sp4_h_r_7
 (10 8)  (664 200)  (664 200)  routing T_13_12.sp4_v_b_1 <X> T_13_12.sp4_h_r_7
 (4 9)  (658 201)  (658 201)  routing T_13_12.sp4_v_b_0 <X> T_13_12.sp4_h_r_6
 (6 9)  (660 201)  (660 201)  routing T_13_12.sp4_v_b_0 <X> T_13_12.sp4_h_r_6
 (12 13)  (666 205)  (666 205)  routing T_13_12.sp4_h_r_11 <X> T_13_12.sp4_v_b_11


LogicTile_14_12

 (25 0)  (733 192)  (733 192)  routing T_14_12.sp4_h_l_7 <X> T_14_12.lc_trk_g0_2
 (28 0)  (736 192)  (736 192)  routing T_14_12.lc_trk_g2_3 <X> T_14_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 192)  (737 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (740 192)  (740 192)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (744 192)  (744 192)  LC_0 Logic Functioning bit
 (39 0)  (747 192)  (747 192)  LC_0 Logic Functioning bit
 (41 0)  (749 192)  (749 192)  LC_0 Logic Functioning bit
 (42 0)  (750 192)  (750 192)  LC_0 Logic Functioning bit
 (44 0)  (752 192)  (752 192)  LC_0 Logic Functioning bit
 (22 1)  (730 193)  (730 193)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (731 193)  (731 193)  routing T_14_12.sp4_h_l_7 <X> T_14_12.lc_trk_g0_2
 (24 1)  (732 193)  (732 193)  routing T_14_12.sp4_h_l_7 <X> T_14_12.lc_trk_g0_2
 (25 1)  (733 193)  (733 193)  routing T_14_12.sp4_h_l_7 <X> T_14_12.lc_trk_g0_2
 (30 1)  (738 193)  (738 193)  routing T_14_12.lc_trk_g2_3 <X> T_14_12.wire_logic_cluster/lc_0/in_1
 (36 1)  (744 193)  (744 193)  LC_0 Logic Functioning bit
 (39 1)  (747 193)  (747 193)  LC_0 Logic Functioning bit
 (41 1)  (749 193)  (749 193)  LC_0 Logic Functioning bit
 (42 1)  (750 193)  (750 193)  LC_0 Logic Functioning bit
 (47 1)  (755 193)  (755 193)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (49 1)  (757 193)  (757 193)  Carry_In_Mux bit 

 (0 2)  (708 194)  (708 194)  routing T_14_12.glb_netwk_3 <X> T_14_12.wire_logic_cluster/lc_7/clk
 (2 2)  (710 194)  (710 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (25 2)  (733 194)  (733 194)  routing T_14_12.sp4_h_l_11 <X> T_14_12.lc_trk_g0_6
 (27 2)  (735 194)  (735 194)  routing T_14_12.lc_trk_g1_3 <X> T_14_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 194)  (737 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 194)  (740 194)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (744 194)  (744 194)  LC_1 Logic Functioning bit
 (39 2)  (747 194)  (747 194)  LC_1 Logic Functioning bit
 (41 2)  (749 194)  (749 194)  LC_1 Logic Functioning bit
 (42 2)  (750 194)  (750 194)  LC_1 Logic Functioning bit
 (44 2)  (752 194)  (752 194)  LC_1 Logic Functioning bit
 (0 3)  (708 195)  (708 195)  routing T_14_12.glb_netwk_3 <X> T_14_12.wire_logic_cluster/lc_7/clk
 (22 3)  (730 195)  (730 195)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (731 195)  (731 195)  routing T_14_12.sp4_h_l_11 <X> T_14_12.lc_trk_g0_6
 (24 3)  (732 195)  (732 195)  routing T_14_12.sp4_h_l_11 <X> T_14_12.lc_trk_g0_6
 (25 3)  (733 195)  (733 195)  routing T_14_12.sp4_h_l_11 <X> T_14_12.lc_trk_g0_6
 (30 3)  (738 195)  (738 195)  routing T_14_12.lc_trk_g1_3 <X> T_14_12.wire_logic_cluster/lc_1/in_1
 (36 3)  (744 195)  (744 195)  LC_1 Logic Functioning bit
 (39 3)  (747 195)  (747 195)  LC_1 Logic Functioning bit
 (41 3)  (749 195)  (749 195)  LC_1 Logic Functioning bit
 (42 3)  (750 195)  (750 195)  LC_1 Logic Functioning bit
 (47 3)  (755 195)  (755 195)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (1 4)  (709 196)  (709 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (21 4)  (729 196)  (729 196)  routing T_14_12.sp4_h_r_19 <X> T_14_12.lc_trk_g1_3
 (22 4)  (730 196)  (730 196)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (731 196)  (731 196)  routing T_14_12.sp4_h_r_19 <X> T_14_12.lc_trk_g1_3
 (24 4)  (732 196)  (732 196)  routing T_14_12.sp4_h_r_19 <X> T_14_12.lc_trk_g1_3
 (28 4)  (736 196)  (736 196)  routing T_14_12.lc_trk_g2_7 <X> T_14_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 196)  (737 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 196)  (738 196)  routing T_14_12.lc_trk_g2_7 <X> T_14_12.wire_logic_cluster/lc_2/in_1
 (32 4)  (740 196)  (740 196)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (744 196)  (744 196)  LC_2 Logic Functioning bit
 (39 4)  (747 196)  (747 196)  LC_2 Logic Functioning bit
 (41 4)  (749 196)  (749 196)  LC_2 Logic Functioning bit
 (42 4)  (750 196)  (750 196)  LC_2 Logic Functioning bit
 (44 4)  (752 196)  (752 196)  LC_2 Logic Functioning bit
 (1 5)  (709 197)  (709 197)  routing T_14_12.lc_trk_g0_2 <X> T_14_12.wire_logic_cluster/lc_7/cen
 (6 5)  (714 197)  (714 197)  routing T_14_12.sp4_h_l_38 <X> T_14_12.sp4_h_r_3
 (21 5)  (729 197)  (729 197)  routing T_14_12.sp4_h_r_19 <X> T_14_12.lc_trk_g1_3
 (30 5)  (738 197)  (738 197)  routing T_14_12.lc_trk_g2_7 <X> T_14_12.wire_logic_cluster/lc_2/in_1
 (36 5)  (744 197)  (744 197)  LC_2 Logic Functioning bit
 (39 5)  (747 197)  (747 197)  LC_2 Logic Functioning bit
 (41 5)  (749 197)  (749 197)  LC_2 Logic Functioning bit
 (42 5)  (750 197)  (750 197)  LC_2 Logic Functioning bit
 (51 5)  (759 197)  (759 197)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (15 6)  (723 198)  (723 198)  routing T_14_12.sp4_h_r_13 <X> T_14_12.lc_trk_g1_5
 (16 6)  (724 198)  (724 198)  routing T_14_12.sp4_h_r_13 <X> T_14_12.lc_trk_g1_5
 (17 6)  (725 198)  (725 198)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (726 198)  (726 198)  routing T_14_12.sp4_h_r_13 <X> T_14_12.lc_trk_g1_5
 (29 6)  (737 198)  (737 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 198)  (738 198)  routing T_14_12.lc_trk_g0_6 <X> T_14_12.wire_logic_cluster/lc_3/in_1
 (32 6)  (740 198)  (740 198)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (744 198)  (744 198)  LC_3 Logic Functioning bit
 (39 6)  (747 198)  (747 198)  LC_3 Logic Functioning bit
 (41 6)  (749 198)  (749 198)  LC_3 Logic Functioning bit
 (42 6)  (750 198)  (750 198)  LC_3 Logic Functioning bit
 (44 6)  (752 198)  (752 198)  LC_3 Logic Functioning bit
 (45 6)  (753 198)  (753 198)  LC_3 Logic Functioning bit
 (46 6)  (754 198)  (754 198)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (30 7)  (738 199)  (738 199)  routing T_14_12.lc_trk_g0_6 <X> T_14_12.wire_logic_cluster/lc_3/in_1
 (36 7)  (744 199)  (744 199)  LC_3 Logic Functioning bit
 (39 7)  (747 199)  (747 199)  LC_3 Logic Functioning bit
 (41 7)  (749 199)  (749 199)  LC_3 Logic Functioning bit
 (42 7)  (750 199)  (750 199)  LC_3 Logic Functioning bit
 (51 7)  (759 199)  (759 199)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (22 8)  (730 200)  (730 200)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (731 200)  (731 200)  routing T_14_12.sp4_h_r_27 <X> T_14_12.lc_trk_g2_3
 (24 8)  (732 200)  (732 200)  routing T_14_12.sp4_h_r_27 <X> T_14_12.lc_trk_g2_3
 (27 8)  (735 200)  (735 200)  routing T_14_12.lc_trk_g3_4 <X> T_14_12.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 200)  (736 200)  routing T_14_12.lc_trk_g3_4 <X> T_14_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 200)  (737 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 200)  (738 200)  routing T_14_12.lc_trk_g3_4 <X> T_14_12.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 200)  (740 200)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (744 200)  (744 200)  LC_4 Logic Functioning bit
 (39 8)  (747 200)  (747 200)  LC_4 Logic Functioning bit
 (41 8)  (749 200)  (749 200)  LC_4 Logic Functioning bit
 (42 8)  (750 200)  (750 200)  LC_4 Logic Functioning bit
 (44 8)  (752 200)  (752 200)  LC_4 Logic Functioning bit
 (45 8)  (753 200)  (753 200)  LC_4 Logic Functioning bit
 (46 8)  (754 200)  (754 200)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (21 9)  (729 201)  (729 201)  routing T_14_12.sp4_h_r_27 <X> T_14_12.lc_trk_g2_3
 (36 9)  (744 201)  (744 201)  LC_4 Logic Functioning bit
 (39 9)  (747 201)  (747 201)  LC_4 Logic Functioning bit
 (41 9)  (749 201)  (749 201)  LC_4 Logic Functioning bit
 (42 9)  (750 201)  (750 201)  LC_4 Logic Functioning bit
 (48 9)  (756 201)  (756 201)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (51 9)  (759 201)  (759 201)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (21 10)  (729 202)  (729 202)  routing T_14_12.sp4_v_t_26 <X> T_14_12.lc_trk_g2_7
 (22 10)  (730 202)  (730 202)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (731 202)  (731 202)  routing T_14_12.sp4_v_t_26 <X> T_14_12.lc_trk_g2_7
 (27 10)  (735 202)  (735 202)  routing T_14_12.lc_trk_g1_5 <X> T_14_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 202)  (737 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 202)  (738 202)  routing T_14_12.lc_trk_g1_5 <X> T_14_12.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 202)  (740 202)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (744 202)  (744 202)  LC_5 Logic Functioning bit
 (39 10)  (747 202)  (747 202)  LC_5 Logic Functioning bit
 (41 10)  (749 202)  (749 202)  LC_5 Logic Functioning bit
 (42 10)  (750 202)  (750 202)  LC_5 Logic Functioning bit
 (51 10)  (759 202)  (759 202)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (15 11)  (723 203)  (723 203)  routing T_14_12.sp4_v_t_33 <X> T_14_12.lc_trk_g2_4
 (16 11)  (724 203)  (724 203)  routing T_14_12.sp4_v_t_33 <X> T_14_12.lc_trk_g2_4
 (17 11)  (725 203)  (725 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (21 11)  (729 203)  (729 203)  routing T_14_12.sp4_v_t_26 <X> T_14_12.lc_trk_g2_7
 (36 11)  (744 203)  (744 203)  LC_5 Logic Functioning bit
 (39 11)  (747 203)  (747 203)  LC_5 Logic Functioning bit
 (41 11)  (749 203)  (749 203)  LC_5 Logic Functioning bit
 (42 11)  (750 203)  (750 203)  LC_5 Logic Functioning bit
 (0 14)  (708 206)  (708 206)  routing T_14_12.lc_trk_g2_4 <X> T_14_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 206)  (709 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (722 206)  (722 206)  routing T_14_12.wire_logic_cluster/lc_4/out <X> T_14_12.lc_trk_g3_4
 (1 15)  (709 207)  (709 207)  routing T_14_12.lc_trk_g2_4 <X> T_14_12.wire_logic_cluster/lc_7/s_r
 (17 15)  (725 207)  (725 207)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4


LogicTile_15_12

 (19 6)  (781 198)  (781 198)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_16_12

 (8 0)  (824 192)  (824 192)  routing T_16_12.sp4_h_l_40 <X> T_16_12.sp4_h_r_1
 (10 0)  (826 192)  (826 192)  routing T_16_12.sp4_h_l_40 <X> T_16_12.sp4_h_r_1
 (6 2)  (822 194)  (822 194)  routing T_16_12.sp4_h_l_42 <X> T_16_12.sp4_v_t_37
 (13 4)  (829 196)  (829 196)  routing T_16_12.sp4_h_l_40 <X> T_16_12.sp4_v_b_5
 (12 5)  (828 197)  (828 197)  routing T_16_12.sp4_h_l_40 <X> T_16_12.sp4_v_b_5
 (10 11)  (826 203)  (826 203)  routing T_16_12.sp4_h_l_39 <X> T_16_12.sp4_v_t_42


LogicTile_17_12

 (19 2)  (893 194)  (893 194)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_18_12

 (11 10)  (939 202)  (939 202)  routing T_18_12.sp4_h_l_38 <X> T_18_12.sp4_v_t_45


LogicTile_20_12

 (19 0)  (1055 192)  (1055 192)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (8 1)  (1044 193)  (1044 193)  routing T_20_12.sp4_h_l_36 <X> T_20_12.sp4_v_b_1
 (9 1)  (1045 193)  (1045 193)  routing T_20_12.sp4_h_l_36 <X> T_20_12.sp4_v_b_1
 (6 10)  (1042 202)  (1042 202)  routing T_20_12.sp4_h_l_36 <X> T_20_12.sp4_v_t_43


LogicTile_21_12

 (11 2)  (1101 194)  (1101 194)  routing T_21_12.sp4_h_r_8 <X> T_21_12.sp4_v_t_39
 (13 2)  (1103 194)  (1103 194)  routing T_21_12.sp4_h_r_8 <X> T_21_12.sp4_v_t_39
 (12 3)  (1102 195)  (1102 195)  routing T_21_12.sp4_h_r_8 <X> T_21_12.sp4_v_t_39


LogicTile_23_12

 (4 10)  (1202 202)  (1202 202)  routing T_23_12.sp4_h_r_0 <X> T_23_12.sp4_v_t_43
 (6 10)  (1204 202)  (1204 202)  routing T_23_12.sp4_h_r_0 <X> T_23_12.sp4_v_t_43
 (5 11)  (1203 203)  (1203 203)  routing T_23_12.sp4_h_r_0 <X> T_23_12.sp4_v_t_43


RAM_Tile_25_12

 (7 0)  (1313 192)  (1313 192)  Ram config bit: MEMT_bram_cbit_1

 (22 0)  (1328 192)  (1328 192)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (7 1)  (1313 193)  (1313 193)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 194)  (1306 194)  routing T_25_12.glb_netwk_3 <X> T_25_12.wire_bram/ram/WCLK
 (2 2)  (1308 194)  (1308 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (1313 194)  (1313 194)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (1306 195)  (1306 195)  routing T_25_12.glb_netwk_3 <X> T_25_12.wire_bram/ram/WCLK
 (7 3)  (1313 195)  (1313 195)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (1313 196)  (1313 196)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_5

 (7 5)  (1313 197)  (1313 197)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_4

 (7 6)  (1313 198)  (1313 198)  Cascade buffer Enable bit: MEMT_LC01_inmux00_bram_cbit_7

 (17 6)  (1323 198)  (1323 198)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (7 7)  (1313 199)  (1313 199)  Cascade bit: MEMT_LC01_inmux00_bram_cbit_6

 (18 7)  (1324 199)  (1324 199)  routing T_25_12.sp4_r_v_b_29 <X> T_25_12.lc_trk_g1_5
 (29 8)  (1335 200)  (1335 200)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_3 wire_bram/ram/WDATA_3
 (30 9)  (1336 201)  (1336 201)  routing T_25_12.lc_trk_g0_3 <X> T_25_12.wire_bram/ram/WDATA_3
 (37 9)  (1343 201)  (1343 201)  Enable bit of Mux _out_links/OutMux7_4 => wire_bram/ram/RDATA_3 sp4_h_l_13
 (12 10)  (1318 202)  (1318 202)  routing T_25_12.sp4_v_b_8 <X> T_25_12.sp4_h_l_45
 (1 14)  (1307 206)  (1307 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (0 15)  (1306 207)  (1306 207)  routing T_25_12.lc_trk_g1_5 <X> T_25_12.wire_bram/ram/WE
 (1 15)  (1307 207)  (1307 207)  routing T_25_12.lc_trk_g1_5 <X> T_25_12.wire_bram/ram/WE


IO_Tile_0_11

 (16 0)  (1 176)  (1 176)  IOB_0 IO Functioning bit
 (5 2)  (12 178)  (12 178)  routing T_0_11.span4_horz_19 <X> T_0_11.lc_trk_g0_3
 (6 2)  (11 178)  (11 178)  routing T_0_11.span4_horz_19 <X> T_0_11.lc_trk_g0_3
 (7 2)  (10 178)  (10 178)  Enable bit of Mux _local_links/g0_mux_3 => span4_horz_19 lc_trk_g0_3
 (17 3)  (0 179)  (0 179)  IOB_0 IO Functioning bit
 (12 4)  (5 180)  (5 180)  routing T_0_11.lc_trk_g1_7 <X> T_0_11.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 180)  (4 180)  routing T_0_11.lc_trk_g1_7 <X> T_0_11.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 180)  (1 180)  IOB_0 IO Functioning bit
 (12 5)  (5 181)  (5 181)  routing T_0_11.lc_trk_g1_7 <X> T_0_11.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 181)  (4 181)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (16 10)  (1 186)  (1 186)  IOB_1 IO Functioning bit
 (12 11)  (5 187)  (5 187)  routing T_0_11.lc_trk_g0_3 <X> T_0_11.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 187)  (4 187)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 189)  (0 189)  IOB_1 IO Functioning bit
 (6 14)  (11 190)  (11 190)  routing T_0_11.span4_horz_7 <X> T_0_11.lc_trk_g1_7
 (7 14)  (10 190)  (10 190)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_7 lc_trk_g1_7
 (8 14)  (9 190)  (9 190)  routing T_0_11.span4_horz_7 <X> T_0_11.lc_trk_g1_7
 (16 14)  (1 190)  (1 190)  IOB_1 IO Functioning bit


LogicTile_3_11

 (5 10)  (131 186)  (131 186)  routing T_3_11.sp4_h_r_3 <X> T_3_11.sp4_h_l_43
 (4 11)  (130 187)  (130 187)  routing T_3_11.sp4_h_r_3 <X> T_3_11.sp4_h_l_43


LogicTile_4_11

 (8 10)  (188 186)  (188 186)  routing T_4_11.sp4_v_t_36 <X> T_4_11.sp4_h_l_42
 (9 10)  (189 186)  (189 186)  routing T_4_11.sp4_v_t_36 <X> T_4_11.sp4_h_l_42
 (10 10)  (190 186)  (190 186)  routing T_4_11.sp4_v_t_36 <X> T_4_11.sp4_h_l_42


LogicTile_5_11

 (3 6)  (237 182)  (237 182)  routing T_5_11.sp12_h_r_0 <X> T_5_11.sp12_v_t_23
 (3 7)  (237 183)  (237 183)  routing T_5_11.sp12_h_r_0 <X> T_5_11.sp12_v_t_23


LogicTile_7_11

 (3 4)  (345 180)  (345 180)  routing T_7_11.sp12_v_b_0 <X> T_7_11.sp12_h_r_0
 (3 5)  (345 181)  (345 181)  routing T_7_11.sp12_v_b_0 <X> T_7_11.sp12_h_r_0
 (6 7)  (348 183)  (348 183)  routing T_7_11.sp4_h_r_3 <X> T_7_11.sp4_h_l_38


RAM_Tile_8_11

 (21 0)  (417 176)  (417 176)  routing T_8_11.sp12_h_r_3 <X> T_8_11.lc_trk_g0_3
 (22 0)  (418 176)  (418 176)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (420 176)  (420 176)  routing T_8_11.sp12_h_r_3 <X> T_8_11.lc_trk_g0_3
 (7 1)  (403 177)  (403 177)  Ram config bit: MEMB_Power_Up_Control

 (21 1)  (417 177)  (417 177)  routing T_8_11.sp12_h_r_3 <X> T_8_11.lc_trk_g0_3
 (2 2)  (398 178)  (398 178)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_bram/ram/RCLK
 (0 3)  (396 179)  (396 179)  routing T_8_11.lc_trk_g1_1 <X> T_8_11.wire_bram/ram/RCLK
 (2 3)  (398 179)  (398 179)  routing T_8_11.lc_trk_g1_1 <X> T_8_11.wire_bram/ram/RCLK
 (15 4)  (411 180)  (411 180)  routing T_8_11.sp4_h_r_17 <X> T_8_11.lc_trk_g1_1
 (16 4)  (412 180)  (412 180)  routing T_8_11.sp4_h_r_17 <X> T_8_11.lc_trk_g1_1
 (17 4)  (413 180)  (413 180)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_17 lc_trk_g1_1
 (18 4)  (414 180)  (414 180)  routing T_8_11.sp4_h_r_17 <X> T_8_11.lc_trk_g1_1
 (18 5)  (414 181)  (414 181)  routing T_8_11.sp4_h_r_17 <X> T_8_11.lc_trk_g1_1
 (17 6)  (413 182)  (413 182)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (29 8)  (425 184)  (425 184)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_3 wire_bram/ram/WDATA_11
 (37 8)  (433 184)  (433 184)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_11 sp12_h_r_0
 (30 9)  (426 185)  (426 185)  routing T_8_11.lc_trk_g0_3 <X> T_8_11.wire_bram/ram/WDATA_11
 (8 11)  (404 187)  (404 187)  routing T_8_11.sp4_v_b_4 <X> T_8_11.sp4_v_t_42
 (10 11)  (406 187)  (406 187)  routing T_8_11.sp4_v_b_4 <X> T_8_11.sp4_v_t_42
 (1 14)  (397 190)  (397 190)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (0 15)  (396 191)  (396 191)  routing T_8_11.lc_trk_g1_5 <X> T_8_11.wire_bram/ram/RE
 (1 15)  (397 191)  (397 191)  routing T_8_11.lc_trk_g1_5 <X> T_8_11.wire_bram/ram/RE


LogicTile_9_11

 (8 4)  (446 180)  (446 180)  routing T_9_11.sp4_v_b_4 <X> T_9_11.sp4_h_r_4
 (9 4)  (447 180)  (447 180)  routing T_9_11.sp4_v_b_4 <X> T_9_11.sp4_h_r_4
 (13 4)  (451 180)  (451 180)  routing T_9_11.sp4_v_t_40 <X> T_9_11.sp4_v_b_5
 (3 6)  (441 182)  (441 182)  routing T_9_11.sp12_h_r_0 <X> T_9_11.sp12_v_t_23
 (3 7)  (441 183)  (441 183)  routing T_9_11.sp12_h_r_0 <X> T_9_11.sp12_v_t_23
 (8 11)  (446 187)  (446 187)  routing T_9_11.sp4_h_r_7 <X> T_9_11.sp4_v_t_42
 (9 11)  (447 187)  (447 187)  routing T_9_11.sp4_h_r_7 <X> T_9_11.sp4_v_t_42
 (3 14)  (441 190)  (441 190)  routing T_9_11.sp12_h_r_1 <X> T_9_11.sp12_v_t_22
 (3 15)  (441 191)  (441 191)  routing T_9_11.sp12_h_r_1 <X> T_9_11.sp12_v_t_22


LogicTile_10_11

 (0 2)  (492 178)  (492 178)  routing T_10_11.lc_trk_g3_1 <X> T_10_11.wire_logic_cluster/lc_7/clk
 (2 2)  (494 178)  (494 178)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (31 2)  (523 178)  (523 178)  routing T_10_11.lc_trk_g3_5 <X> T_10_11.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 178)  (524 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 178)  (525 178)  routing T_10_11.lc_trk_g3_5 <X> T_10_11.wire_logic_cluster/lc_1/in_3
 (34 2)  (526 178)  (526 178)  routing T_10_11.lc_trk_g3_5 <X> T_10_11.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 178)  (528 178)  LC_1 Logic Functioning bit
 (37 2)  (529 178)  (529 178)  LC_1 Logic Functioning bit
 (38 2)  (530 178)  (530 178)  LC_1 Logic Functioning bit
 (39 2)  (531 178)  (531 178)  LC_1 Logic Functioning bit
 (45 2)  (537 178)  (537 178)  LC_1 Logic Functioning bit
 (0 3)  (492 179)  (492 179)  routing T_10_11.lc_trk_g3_1 <X> T_10_11.wire_logic_cluster/lc_7/clk
 (2 3)  (494 179)  (494 179)  routing T_10_11.lc_trk_g3_1 <X> T_10_11.wire_logic_cluster/lc_7/clk
 (36 3)  (528 179)  (528 179)  LC_1 Logic Functioning bit
 (37 3)  (529 179)  (529 179)  LC_1 Logic Functioning bit
 (38 3)  (530 179)  (530 179)  LC_1 Logic Functioning bit
 (39 3)  (531 179)  (531 179)  LC_1 Logic Functioning bit
 (1 4)  (493 180)  (493 180)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (2 4)  (494 180)  (494 180)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (21 4)  (513 180)  (513 180)  routing T_10_11.sp4_h_r_11 <X> T_10_11.lc_trk_g1_3
 (22 4)  (514 180)  (514 180)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (515 180)  (515 180)  routing T_10_11.sp4_h_r_11 <X> T_10_11.lc_trk_g1_3
 (24 4)  (516 180)  (516 180)  routing T_10_11.sp4_h_r_11 <X> T_10_11.lc_trk_g1_3
 (0 5)  (492 181)  (492 181)  routing T_10_11.lc_trk_g1_3 <X> T_10_11.wire_logic_cluster/lc_7/cen
 (1 5)  (493 181)  (493 181)  routing T_10_11.lc_trk_g1_3 <X> T_10_11.wire_logic_cluster/lc_7/cen
 (17 6)  (509 182)  (509 182)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (18 7)  (510 183)  (510 183)  routing T_10_11.sp4_r_v_b_29 <X> T_10_11.lc_trk_g1_5
 (17 8)  (509 184)  (509 184)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (510 184)  (510 184)  routing T_10_11.wire_logic_cluster/lc_1/out <X> T_10_11.lc_trk_g2_1
 (32 8)  (524 184)  (524 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 184)  (525 184)  routing T_10_11.lc_trk_g2_1 <X> T_10_11.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 184)  (528 184)  LC_4 Logic Functioning bit
 (37 8)  (529 184)  (529 184)  LC_4 Logic Functioning bit
 (38 8)  (530 184)  (530 184)  LC_4 Logic Functioning bit
 (39 8)  (531 184)  (531 184)  LC_4 Logic Functioning bit
 (45 8)  (537 184)  (537 184)  LC_4 Logic Functioning bit
 (36 9)  (528 185)  (528 185)  LC_4 Logic Functioning bit
 (37 9)  (529 185)  (529 185)  LC_4 Logic Functioning bit
 (38 9)  (530 185)  (530 185)  LC_4 Logic Functioning bit
 (39 9)  (531 185)  (531 185)  LC_4 Logic Functioning bit
 (44 9)  (536 185)  (536 185)  LC_4 Logic Functioning bit
 (53 9)  (545 185)  (545 185)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (15 12)  (507 188)  (507 188)  routing T_10_11.sp4_h_r_41 <X> T_10_11.lc_trk_g3_1
 (16 12)  (508 188)  (508 188)  routing T_10_11.sp4_h_r_41 <X> T_10_11.lc_trk_g3_1
 (17 12)  (509 188)  (509 188)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (510 188)  (510 188)  routing T_10_11.sp4_h_r_41 <X> T_10_11.lc_trk_g3_1
 (13 13)  (505 189)  (505 189)  routing T_10_11.sp4_v_t_43 <X> T_10_11.sp4_h_r_11
 (18 13)  (510 189)  (510 189)  routing T_10_11.sp4_h_r_41 <X> T_10_11.lc_trk_g3_1
 (1 14)  (493 190)  (493 190)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (507 190)  (507 190)  routing T_10_11.rgt_op_5 <X> T_10_11.lc_trk_g3_5
 (17 14)  (509 190)  (509 190)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (510 190)  (510 190)  routing T_10_11.rgt_op_5 <X> T_10_11.lc_trk_g3_5
 (0 15)  (492 191)  (492 191)  routing T_10_11.lc_trk_g1_5 <X> T_10_11.wire_logic_cluster/lc_7/s_r
 (1 15)  (493 191)  (493 191)  routing T_10_11.lc_trk_g1_5 <X> T_10_11.wire_logic_cluster/lc_7/s_r


LogicTile_11_11

 (21 0)  (567 176)  (567 176)  routing T_11_11.wire_logic_cluster/lc_3/out <X> T_11_11.lc_trk_g0_3
 (22 0)  (568 176)  (568 176)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (14 1)  (560 177)  (560 177)  routing T_11_11.sp4_h_r_0 <X> T_11_11.lc_trk_g0_0
 (15 1)  (561 177)  (561 177)  routing T_11_11.sp4_h_r_0 <X> T_11_11.lc_trk_g0_0
 (16 1)  (562 177)  (562 177)  routing T_11_11.sp4_h_r_0 <X> T_11_11.lc_trk_g0_0
 (17 1)  (563 177)  (563 177)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (2 2)  (548 178)  (548 178)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (19 2)  (565 178)  (565 178)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (2 3)  (548 179)  (548 179)  routing T_11_11.lc_trk_g0_0 <X> T_11_11.wire_logic_cluster/lc_7/clk
 (1 4)  (547 180)  (547 180)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (15 4)  (561 180)  (561 180)  routing T_11_11.top_op_1 <X> T_11_11.lc_trk_g1_1
 (17 4)  (563 180)  (563 180)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (22 4)  (568 180)  (568 180)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (0 5)  (546 181)  (546 181)  routing T_11_11.lc_trk_g1_3 <X> T_11_11.wire_logic_cluster/lc_7/cen
 (1 5)  (547 181)  (547 181)  routing T_11_11.lc_trk_g1_3 <X> T_11_11.wire_logic_cluster/lc_7/cen
 (4 5)  (550 181)  (550 181)  routing T_11_11.sp4_v_t_47 <X> T_11_11.sp4_h_r_3
 (9 5)  (555 181)  (555 181)  routing T_11_11.sp4_v_t_41 <X> T_11_11.sp4_v_b_4
 (18 5)  (564 181)  (564 181)  routing T_11_11.top_op_1 <X> T_11_11.lc_trk_g1_1
 (21 5)  (567 181)  (567 181)  routing T_11_11.sp4_r_v_b_27 <X> T_11_11.lc_trk_g1_3
 (8 6)  (554 182)  (554 182)  routing T_11_11.sp4_v_t_41 <X> T_11_11.sp4_h_l_41
 (9 6)  (555 182)  (555 182)  routing T_11_11.sp4_v_t_41 <X> T_11_11.sp4_h_l_41
 (15 6)  (561 182)  (561 182)  routing T_11_11.top_op_5 <X> T_11_11.lc_trk_g1_5
 (17 6)  (563 182)  (563 182)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (32 6)  (578 182)  (578 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (580 182)  (580 182)  routing T_11_11.lc_trk_g1_1 <X> T_11_11.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 182)  (582 182)  LC_3 Logic Functioning bit
 (37 6)  (583 182)  (583 182)  LC_3 Logic Functioning bit
 (38 6)  (584 182)  (584 182)  LC_3 Logic Functioning bit
 (39 6)  (585 182)  (585 182)  LC_3 Logic Functioning bit
 (45 6)  (591 182)  (591 182)  LC_3 Logic Functioning bit
 (4 7)  (550 183)  (550 183)  routing T_11_11.sp4_h_r_7 <X> T_11_11.sp4_h_l_38
 (6 7)  (552 183)  (552 183)  routing T_11_11.sp4_h_r_7 <X> T_11_11.sp4_h_l_38
 (18 7)  (564 183)  (564 183)  routing T_11_11.top_op_5 <X> T_11_11.lc_trk_g1_5
 (36 7)  (582 183)  (582 183)  LC_3 Logic Functioning bit
 (37 7)  (583 183)  (583 183)  LC_3 Logic Functioning bit
 (38 7)  (584 183)  (584 183)  LC_3 Logic Functioning bit
 (39 7)  (585 183)  (585 183)  LC_3 Logic Functioning bit
 (44 7)  (590 183)  (590 183)  LC_3 Logic Functioning bit
 (12 8)  (558 184)  (558 184)  routing T_11_11.sp4_v_t_45 <X> T_11_11.sp4_h_r_8
 (32 8)  (578 184)  (578 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (582 184)  (582 184)  LC_4 Logic Functioning bit
 (37 8)  (583 184)  (583 184)  LC_4 Logic Functioning bit
 (38 8)  (584 184)  (584 184)  LC_4 Logic Functioning bit
 (39 8)  (585 184)  (585 184)  LC_4 Logic Functioning bit
 (45 8)  (591 184)  (591 184)  LC_4 Logic Functioning bit
 (31 9)  (577 185)  (577 185)  routing T_11_11.lc_trk_g0_3 <X> T_11_11.wire_logic_cluster/lc_4/in_3
 (36 9)  (582 185)  (582 185)  LC_4 Logic Functioning bit
 (37 9)  (583 185)  (583 185)  LC_4 Logic Functioning bit
 (38 9)  (584 185)  (584 185)  LC_4 Logic Functioning bit
 (39 9)  (585 185)  (585 185)  LC_4 Logic Functioning bit
 (31 10)  (577 186)  (577 186)  routing T_11_11.lc_trk_g1_5 <X> T_11_11.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 186)  (578 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (580 186)  (580 186)  routing T_11_11.lc_trk_g1_5 <X> T_11_11.wire_logic_cluster/lc_5/in_3
 (36 10)  (582 186)  (582 186)  LC_5 Logic Functioning bit
 (37 10)  (583 186)  (583 186)  LC_5 Logic Functioning bit
 (38 10)  (584 186)  (584 186)  LC_5 Logic Functioning bit
 (39 10)  (585 186)  (585 186)  LC_5 Logic Functioning bit
 (45 10)  (591 186)  (591 186)  LC_5 Logic Functioning bit
 (36 11)  (582 187)  (582 187)  LC_5 Logic Functioning bit
 (37 11)  (583 187)  (583 187)  LC_5 Logic Functioning bit
 (38 11)  (584 187)  (584 187)  LC_5 Logic Functioning bit
 (39 11)  (585 187)  (585 187)  LC_5 Logic Functioning bit
 (44 11)  (590 187)  (590 187)  LC_5 Logic Functioning bit
 (0 14)  (546 190)  (546 190)  routing T_11_11.lc_trk_g3_5 <X> T_11_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 190)  (547 190)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (3 14)  (549 190)  (549 190)  routing T_11_11.sp12_h_r_1 <X> T_11_11.sp12_v_t_22
 (16 14)  (562 190)  (562 190)  routing T_11_11.sp4_v_t_16 <X> T_11_11.lc_trk_g3_5
 (17 14)  (563 190)  (563 190)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (564 190)  (564 190)  routing T_11_11.sp4_v_t_16 <X> T_11_11.lc_trk_g3_5
 (0 15)  (546 191)  (546 191)  routing T_11_11.lc_trk_g3_5 <X> T_11_11.wire_logic_cluster/lc_7/s_r
 (1 15)  (547 191)  (547 191)  routing T_11_11.lc_trk_g3_5 <X> T_11_11.wire_logic_cluster/lc_7/s_r
 (3 15)  (549 191)  (549 191)  routing T_11_11.sp12_h_r_1 <X> T_11_11.sp12_v_t_22


LogicTile_12_11

 (14 0)  (614 176)  (614 176)  routing T_12_11.sp4_h_l_5 <X> T_12_11.lc_trk_g0_0
 (26 0)  (626 176)  (626 176)  routing T_12_11.lc_trk_g1_5 <X> T_12_11.wire_logic_cluster/lc_0/in_0
 (28 0)  (628 176)  (628 176)  routing T_12_11.lc_trk_g2_1 <X> T_12_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 176)  (629 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 176)  (632 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 176)  (633 176)  routing T_12_11.lc_trk_g3_0 <X> T_12_11.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 176)  (634 176)  routing T_12_11.lc_trk_g3_0 <X> T_12_11.wire_logic_cluster/lc_0/in_3
 (39 0)  (639 176)  (639 176)  LC_0 Logic Functioning bit
 (14 1)  (614 177)  (614 177)  routing T_12_11.sp4_h_l_5 <X> T_12_11.lc_trk_g0_0
 (15 1)  (615 177)  (615 177)  routing T_12_11.sp4_h_l_5 <X> T_12_11.lc_trk_g0_0
 (16 1)  (616 177)  (616 177)  routing T_12_11.sp4_h_l_5 <X> T_12_11.lc_trk_g0_0
 (17 1)  (617 177)  (617 177)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (22 1)  (622 177)  (622 177)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (623 177)  (623 177)  routing T_12_11.sp12_h_r_10 <X> T_12_11.lc_trk_g0_2
 (27 1)  (627 177)  (627 177)  routing T_12_11.lc_trk_g1_5 <X> T_12_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 177)  (629 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (632 177)  (632 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (634 177)  (634 177)  routing T_12_11.lc_trk_g1_1 <X> T_12_11.input_2_0
 (53 1)  (653 177)  (653 177)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (600 178)  (600 178)  routing T_12_11.glb_netwk_3 <X> T_12_11.wire_logic_cluster/lc_7/clk
 (2 2)  (602 178)  (602 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (614 178)  (614 178)  routing T_12_11.sp4_v_t_1 <X> T_12_11.lc_trk_g0_4
 (22 2)  (622 178)  (622 178)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (623 178)  (623 178)  routing T_12_11.sp4_v_b_23 <X> T_12_11.lc_trk_g0_7
 (24 2)  (624 178)  (624 178)  routing T_12_11.sp4_v_b_23 <X> T_12_11.lc_trk_g0_7
 (27 2)  (627 178)  (627 178)  routing T_12_11.lc_trk_g1_1 <X> T_12_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 178)  (629 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 178)  (632 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 178)  (633 178)  routing T_12_11.lc_trk_g3_1 <X> T_12_11.wire_logic_cluster/lc_1/in_3
 (34 2)  (634 178)  (634 178)  routing T_12_11.lc_trk_g3_1 <X> T_12_11.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 178)  (636 178)  LC_1 Logic Functioning bit
 (38 2)  (638 178)  (638 178)  LC_1 Logic Functioning bit
 (39 2)  (639 178)  (639 178)  LC_1 Logic Functioning bit
 (45 2)  (645 178)  (645 178)  LC_1 Logic Functioning bit
 (46 2)  (646 178)  (646 178)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (53 2)  (653 178)  (653 178)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (600 179)  (600 179)  routing T_12_11.glb_netwk_3 <X> T_12_11.wire_logic_cluster/lc_7/clk
 (14 3)  (614 179)  (614 179)  routing T_12_11.sp4_v_t_1 <X> T_12_11.lc_trk_g0_4
 (16 3)  (616 179)  (616 179)  routing T_12_11.sp4_v_t_1 <X> T_12_11.lc_trk_g0_4
 (17 3)  (617 179)  (617 179)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (27 3)  (627 179)  (627 179)  routing T_12_11.lc_trk_g3_0 <X> T_12_11.wire_logic_cluster/lc_1/in_0
 (28 3)  (628 179)  (628 179)  routing T_12_11.lc_trk_g3_0 <X> T_12_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 179)  (629 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (32 3)  (632 179)  (632 179)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (634 179)  (634 179)  routing T_12_11.lc_trk_g1_0 <X> T_12_11.input_2_1
 (36 3)  (636 179)  (636 179)  LC_1 Logic Functioning bit
 (37 3)  (637 179)  (637 179)  LC_1 Logic Functioning bit
 (38 3)  (638 179)  (638 179)  LC_1 Logic Functioning bit
 (39 3)  (639 179)  (639 179)  LC_1 Logic Functioning bit
 (43 3)  (643 179)  (643 179)  LC_1 Logic Functioning bit
 (14 4)  (614 180)  (614 180)  routing T_12_11.sp4_h_l_5 <X> T_12_11.lc_trk_g1_0
 (17 4)  (617 180)  (617 180)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (618 180)  (618 180)  routing T_12_11.wire_logic_cluster/lc_1/out <X> T_12_11.lc_trk_g1_1
 (21 4)  (621 180)  (621 180)  routing T_12_11.wire_logic_cluster/lc_3/out <X> T_12_11.lc_trk_g1_3
 (22 4)  (622 180)  (622 180)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (625 180)  (625 180)  routing T_12_11.sp4_h_r_10 <X> T_12_11.lc_trk_g1_2
 (27 4)  (627 180)  (627 180)  routing T_12_11.lc_trk_g3_2 <X> T_12_11.wire_logic_cluster/lc_2/in_1
 (28 4)  (628 180)  (628 180)  routing T_12_11.lc_trk_g3_2 <X> T_12_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 180)  (629 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 180)  (632 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 180)  (633 180)  routing T_12_11.lc_trk_g3_0 <X> T_12_11.wire_logic_cluster/lc_2/in_3
 (34 4)  (634 180)  (634 180)  routing T_12_11.lc_trk_g3_0 <X> T_12_11.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 180)  (636 180)  LC_2 Logic Functioning bit
 (38 4)  (638 180)  (638 180)  LC_2 Logic Functioning bit
 (41 4)  (641 180)  (641 180)  LC_2 Logic Functioning bit
 (43 4)  (643 180)  (643 180)  LC_2 Logic Functioning bit
 (45 4)  (645 180)  (645 180)  LC_2 Logic Functioning bit
 (46 4)  (646 180)  (646 180)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (47 4)  (647 180)  (647 180)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (9 5)  (609 181)  (609 181)  routing T_12_11.sp4_v_t_45 <X> T_12_11.sp4_v_b_4
 (10 5)  (610 181)  (610 181)  routing T_12_11.sp4_v_t_45 <X> T_12_11.sp4_v_b_4
 (14 5)  (614 181)  (614 181)  routing T_12_11.sp4_h_l_5 <X> T_12_11.lc_trk_g1_0
 (15 5)  (615 181)  (615 181)  routing T_12_11.sp4_h_l_5 <X> T_12_11.lc_trk_g1_0
 (16 5)  (616 181)  (616 181)  routing T_12_11.sp4_h_l_5 <X> T_12_11.lc_trk_g1_0
 (17 5)  (617 181)  (617 181)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (22 5)  (622 181)  (622 181)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (623 181)  (623 181)  routing T_12_11.sp4_h_r_10 <X> T_12_11.lc_trk_g1_2
 (24 5)  (624 181)  (624 181)  routing T_12_11.sp4_h_r_10 <X> T_12_11.lc_trk_g1_2
 (26 5)  (626 181)  (626 181)  routing T_12_11.lc_trk_g0_2 <X> T_12_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 181)  (629 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 181)  (630 181)  routing T_12_11.lc_trk_g3_2 <X> T_12_11.wire_logic_cluster/lc_2/in_1
 (32 5)  (632 181)  (632 181)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (37 5)  (637 181)  (637 181)  LC_2 Logic Functioning bit
 (39 5)  (639 181)  (639 181)  LC_2 Logic Functioning bit
 (40 5)  (640 181)  (640 181)  LC_2 Logic Functioning bit
 (43 5)  (643 181)  (643 181)  LC_2 Logic Functioning bit
 (3 6)  (603 182)  (603 182)  routing T_12_11.sp12_h_r_0 <X> T_12_11.sp12_v_t_23
 (11 6)  (611 182)  (611 182)  routing T_12_11.sp4_v_b_2 <X> T_12_11.sp4_v_t_40
 (16 6)  (616 182)  (616 182)  routing T_12_11.sp4_v_b_13 <X> T_12_11.lc_trk_g1_5
 (17 6)  (617 182)  (617 182)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (618 182)  (618 182)  routing T_12_11.sp4_v_b_13 <X> T_12_11.lc_trk_g1_5
 (21 6)  (621 182)  (621 182)  routing T_12_11.wire_logic_cluster/lc_7/out <X> T_12_11.lc_trk_g1_7
 (22 6)  (622 182)  (622 182)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (28 6)  (628 182)  (628 182)  routing T_12_11.lc_trk_g2_0 <X> T_12_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 182)  (629 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 182)  (632 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 182)  (634 182)  routing T_12_11.lc_trk_g1_3 <X> T_12_11.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 182)  (636 182)  LC_3 Logic Functioning bit
 (37 6)  (637 182)  (637 182)  LC_3 Logic Functioning bit
 (38 6)  (638 182)  (638 182)  LC_3 Logic Functioning bit
 (41 6)  (641 182)  (641 182)  LC_3 Logic Functioning bit
 (43 6)  (643 182)  (643 182)  LC_3 Logic Functioning bit
 (45 6)  (645 182)  (645 182)  LC_3 Logic Functioning bit
 (46 6)  (646 182)  (646 182)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (52 6)  (652 182)  (652 182)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (3 7)  (603 183)  (603 183)  routing T_12_11.sp12_h_r_0 <X> T_12_11.sp12_v_t_23
 (12 7)  (612 183)  (612 183)  routing T_12_11.sp4_v_b_2 <X> T_12_11.sp4_v_t_40
 (18 7)  (618 183)  (618 183)  routing T_12_11.sp4_v_b_13 <X> T_12_11.lc_trk_g1_5
 (27 7)  (627 183)  (627 183)  routing T_12_11.lc_trk_g3_0 <X> T_12_11.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 183)  (628 183)  routing T_12_11.lc_trk_g3_0 <X> T_12_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 183)  (629 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (631 183)  (631 183)  routing T_12_11.lc_trk_g1_3 <X> T_12_11.wire_logic_cluster/lc_3/in_3
 (32 7)  (632 183)  (632 183)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (634 183)  (634 183)  routing T_12_11.lc_trk_g1_0 <X> T_12_11.input_2_3
 (36 7)  (636 183)  (636 183)  LC_3 Logic Functioning bit
 (38 7)  (638 183)  (638 183)  LC_3 Logic Functioning bit
 (41 7)  (641 183)  (641 183)  LC_3 Logic Functioning bit
 (9 8)  (609 184)  (609 184)  routing T_12_11.sp4_v_t_42 <X> T_12_11.sp4_h_r_7
 (11 8)  (611 184)  (611 184)  routing T_12_11.sp4_h_r_3 <X> T_12_11.sp4_v_b_8
 (14 8)  (614 184)  (614 184)  routing T_12_11.sp4_h_r_40 <X> T_12_11.lc_trk_g2_0
 (15 8)  (615 184)  (615 184)  routing T_12_11.sp4_h_r_33 <X> T_12_11.lc_trk_g2_1
 (16 8)  (616 184)  (616 184)  routing T_12_11.sp4_h_r_33 <X> T_12_11.lc_trk_g2_1
 (17 8)  (617 184)  (617 184)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (618 184)  (618 184)  routing T_12_11.sp4_h_r_33 <X> T_12_11.lc_trk_g2_1
 (25 8)  (625 184)  (625 184)  routing T_12_11.sp4_v_t_23 <X> T_12_11.lc_trk_g2_2
 (27 8)  (627 184)  (627 184)  routing T_12_11.lc_trk_g1_2 <X> T_12_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 184)  (629 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (632 184)  (632 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 184)  (633 184)  routing T_12_11.lc_trk_g3_0 <X> T_12_11.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 184)  (634 184)  routing T_12_11.lc_trk_g3_0 <X> T_12_11.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 184)  (636 184)  LC_4 Logic Functioning bit
 (38 8)  (638 184)  (638 184)  LC_4 Logic Functioning bit
 (43 8)  (643 184)  (643 184)  LC_4 Logic Functioning bit
 (45 8)  (645 184)  (645 184)  LC_4 Logic Functioning bit
 (47 8)  (647 184)  (647 184)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (14 9)  (614 185)  (614 185)  routing T_12_11.sp4_h_r_40 <X> T_12_11.lc_trk_g2_0
 (15 9)  (615 185)  (615 185)  routing T_12_11.sp4_h_r_40 <X> T_12_11.lc_trk_g2_0
 (16 9)  (616 185)  (616 185)  routing T_12_11.sp4_h_r_40 <X> T_12_11.lc_trk_g2_0
 (17 9)  (617 185)  (617 185)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (22 9)  (622 185)  (622 185)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (623 185)  (623 185)  routing T_12_11.sp4_v_t_23 <X> T_12_11.lc_trk_g2_2
 (25 9)  (625 185)  (625 185)  routing T_12_11.sp4_v_t_23 <X> T_12_11.lc_trk_g2_2
 (29 9)  (629 185)  (629 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 185)  (630 185)  routing T_12_11.lc_trk_g1_2 <X> T_12_11.wire_logic_cluster/lc_4/in_1
 (32 9)  (632 185)  (632 185)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (633 185)  (633 185)  routing T_12_11.lc_trk_g2_2 <X> T_12_11.input_2_4
 (35 9)  (635 185)  (635 185)  routing T_12_11.lc_trk_g2_2 <X> T_12_11.input_2_4
 (36 9)  (636 185)  (636 185)  LC_4 Logic Functioning bit
 (38 9)  (638 185)  (638 185)  LC_4 Logic Functioning bit
 (41 9)  (641 185)  (641 185)  LC_4 Logic Functioning bit
 (42 9)  (642 185)  (642 185)  LC_4 Logic Functioning bit
 (43 9)  (643 185)  (643 185)  LC_4 Logic Functioning bit
 (13 10)  (613 186)  (613 186)  routing T_12_11.sp4_v_b_8 <X> T_12_11.sp4_v_t_45
 (25 10)  (625 186)  (625 186)  routing T_12_11.wire_logic_cluster/lc_6/out <X> T_12_11.lc_trk_g2_6
 (27 10)  (627 186)  (627 186)  routing T_12_11.lc_trk_g3_5 <X> T_12_11.wire_logic_cluster/lc_5/in_1
 (28 10)  (628 186)  (628 186)  routing T_12_11.lc_trk_g3_5 <X> T_12_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 186)  (629 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 186)  (630 186)  routing T_12_11.lc_trk_g3_5 <X> T_12_11.wire_logic_cluster/lc_5/in_1
 (31 10)  (631 186)  (631 186)  routing T_12_11.lc_trk_g3_7 <X> T_12_11.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 186)  (632 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 186)  (633 186)  routing T_12_11.lc_trk_g3_7 <X> T_12_11.wire_logic_cluster/lc_5/in_3
 (34 10)  (634 186)  (634 186)  routing T_12_11.lc_trk_g3_7 <X> T_12_11.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 186)  (636 186)  LC_5 Logic Functioning bit
 (38 10)  (638 186)  (638 186)  LC_5 Logic Functioning bit
 (39 10)  (639 186)  (639 186)  LC_5 Logic Functioning bit
 (45 10)  (645 186)  (645 186)  LC_5 Logic Functioning bit
 (46 10)  (646 186)  (646 186)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (47 10)  (647 186)  (647 186)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (14 11)  (614 187)  (614 187)  routing T_12_11.sp4_h_l_17 <X> T_12_11.lc_trk_g2_4
 (15 11)  (615 187)  (615 187)  routing T_12_11.sp4_h_l_17 <X> T_12_11.lc_trk_g2_4
 (16 11)  (616 187)  (616 187)  routing T_12_11.sp4_h_l_17 <X> T_12_11.lc_trk_g2_4
 (17 11)  (617 187)  (617 187)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (22 11)  (622 187)  (622 187)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (627 187)  (627 187)  routing T_12_11.lc_trk_g3_0 <X> T_12_11.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 187)  (628 187)  routing T_12_11.lc_trk_g3_0 <X> T_12_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 187)  (629 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (631 187)  (631 187)  routing T_12_11.lc_trk_g3_7 <X> T_12_11.wire_logic_cluster/lc_5/in_3
 (32 11)  (632 187)  (632 187)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (634 187)  (634 187)  routing T_12_11.lc_trk_g1_0 <X> T_12_11.input_2_5
 (36 11)  (636 187)  (636 187)  LC_5 Logic Functioning bit
 (37 11)  (637 187)  (637 187)  LC_5 Logic Functioning bit
 (38 11)  (638 187)  (638 187)  LC_5 Logic Functioning bit
 (39 11)  (639 187)  (639 187)  LC_5 Logic Functioning bit
 (43 11)  (643 187)  (643 187)  LC_5 Logic Functioning bit
 (15 12)  (615 188)  (615 188)  routing T_12_11.sp4_h_r_25 <X> T_12_11.lc_trk_g3_1
 (16 12)  (616 188)  (616 188)  routing T_12_11.sp4_h_r_25 <X> T_12_11.lc_trk_g3_1
 (17 12)  (617 188)  (617 188)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (25 12)  (625 188)  (625 188)  routing T_12_11.wire_logic_cluster/lc_2/out <X> T_12_11.lc_trk_g3_2
 (26 12)  (626 188)  (626 188)  routing T_12_11.lc_trk_g2_6 <X> T_12_11.wire_logic_cluster/lc_6/in_0
 (29 12)  (629 188)  (629 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 188)  (630 188)  routing T_12_11.lc_trk_g0_7 <X> T_12_11.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 188)  (632 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 188)  (633 188)  routing T_12_11.lc_trk_g3_0 <X> T_12_11.wire_logic_cluster/lc_6/in_3
 (34 12)  (634 188)  (634 188)  routing T_12_11.lc_trk_g3_0 <X> T_12_11.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 188)  (636 188)  LC_6 Logic Functioning bit
 (38 12)  (638 188)  (638 188)  LC_6 Logic Functioning bit
 (41 12)  (641 188)  (641 188)  LC_6 Logic Functioning bit
 (43 12)  (643 188)  (643 188)  LC_6 Logic Functioning bit
 (45 12)  (645 188)  (645 188)  LC_6 Logic Functioning bit
 (52 12)  (652 188)  (652 188)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (17 13)  (617 189)  (617 189)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (18 13)  (618 189)  (618 189)  routing T_12_11.sp4_h_r_25 <X> T_12_11.lc_trk_g3_1
 (22 13)  (622 189)  (622 189)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (626 189)  (626 189)  routing T_12_11.lc_trk_g2_6 <X> T_12_11.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 189)  (628 189)  routing T_12_11.lc_trk_g2_6 <X> T_12_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 189)  (629 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 189)  (630 189)  routing T_12_11.lc_trk_g0_7 <X> T_12_11.wire_logic_cluster/lc_6/in_1
 (32 13)  (632 189)  (632 189)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (36 13)  (636 189)  (636 189)  LC_6 Logic Functioning bit
 (38 13)  (638 189)  (638 189)  LC_6 Logic Functioning bit
 (41 13)  (641 189)  (641 189)  LC_6 Logic Functioning bit
 (42 13)  (642 189)  (642 189)  LC_6 Logic Functioning bit
 (52 13)  (652 189)  (652 189)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (0 14)  (600 190)  (600 190)  routing T_12_11.lc_trk_g2_4 <X> T_12_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 190)  (601 190)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (617 190)  (617 190)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (618 190)  (618 190)  routing T_12_11.wire_logic_cluster/lc_5/out <X> T_12_11.lc_trk_g3_5
 (22 14)  (622 190)  (622 190)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (623 190)  (623 190)  routing T_12_11.sp4_h_r_31 <X> T_12_11.lc_trk_g3_7
 (24 14)  (624 190)  (624 190)  routing T_12_11.sp4_h_r_31 <X> T_12_11.lc_trk_g3_7
 (27 14)  (627 190)  (627 190)  routing T_12_11.lc_trk_g1_7 <X> T_12_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 190)  (629 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 190)  (630 190)  routing T_12_11.lc_trk_g1_7 <X> T_12_11.wire_logic_cluster/lc_7/in_1
 (31 14)  (631 190)  (631 190)  routing T_12_11.lc_trk_g0_4 <X> T_12_11.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 190)  (632 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (636 190)  (636 190)  LC_7 Logic Functioning bit
 (38 14)  (638 190)  (638 190)  LC_7 Logic Functioning bit
 (39 14)  (639 190)  (639 190)  LC_7 Logic Functioning bit
 (45 14)  (645 190)  (645 190)  LC_7 Logic Functioning bit
 (47 14)  (647 190)  (647 190)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (48 14)  (648 190)  (648 190)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (1 15)  (601 191)  (601 191)  routing T_12_11.lc_trk_g2_4 <X> T_12_11.wire_logic_cluster/lc_7/s_r
 (21 15)  (621 191)  (621 191)  routing T_12_11.sp4_h_r_31 <X> T_12_11.lc_trk_g3_7
 (27 15)  (627 191)  (627 191)  routing T_12_11.lc_trk_g3_0 <X> T_12_11.wire_logic_cluster/lc_7/in_0
 (28 15)  (628 191)  (628 191)  routing T_12_11.lc_trk_g3_0 <X> T_12_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 191)  (629 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 191)  (630 191)  routing T_12_11.lc_trk_g1_7 <X> T_12_11.wire_logic_cluster/lc_7/in_1
 (32 15)  (632 191)  (632 191)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (634 191)  (634 191)  routing T_12_11.lc_trk_g1_0 <X> T_12_11.input_2_7
 (36 15)  (636 191)  (636 191)  LC_7 Logic Functioning bit
 (37 15)  (637 191)  (637 191)  LC_7 Logic Functioning bit
 (38 15)  (638 191)  (638 191)  LC_7 Logic Functioning bit
 (39 15)  (639 191)  (639 191)  LC_7 Logic Functioning bit
 (43 15)  (643 191)  (643 191)  LC_7 Logic Functioning bit
 (48 15)  (648 191)  (648 191)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_13_11

 (14 0)  (668 176)  (668 176)  routing T_13_11.wire_logic_cluster/lc_0/out <X> T_13_11.lc_trk_g0_0
 (25 0)  (679 176)  (679 176)  routing T_13_11.sp4_h_l_7 <X> T_13_11.lc_trk_g0_2
 (28 0)  (682 176)  (682 176)  routing T_13_11.lc_trk_g2_7 <X> T_13_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 176)  (683 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 176)  (684 176)  routing T_13_11.lc_trk_g2_7 <X> T_13_11.wire_logic_cluster/lc_0/in_1
 (32 0)  (686 176)  (686 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 176)  (688 176)  routing T_13_11.lc_trk_g1_0 <X> T_13_11.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 176)  (690 176)  LC_0 Logic Functioning bit
 (38 0)  (692 176)  (692 176)  LC_0 Logic Functioning bit
 (41 0)  (695 176)  (695 176)  LC_0 Logic Functioning bit
 (43 0)  (697 176)  (697 176)  LC_0 Logic Functioning bit
 (45 0)  (699 176)  (699 176)  LC_0 Logic Functioning bit
 (47 0)  (701 176)  (701 176)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (17 1)  (671 177)  (671 177)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (676 177)  (676 177)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (677 177)  (677 177)  routing T_13_11.sp4_h_l_7 <X> T_13_11.lc_trk_g0_2
 (24 1)  (678 177)  (678 177)  routing T_13_11.sp4_h_l_7 <X> T_13_11.lc_trk_g0_2
 (25 1)  (679 177)  (679 177)  routing T_13_11.sp4_h_l_7 <X> T_13_11.lc_trk_g0_2
 (29 1)  (683 177)  (683 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 177)  (684 177)  routing T_13_11.lc_trk_g2_7 <X> T_13_11.wire_logic_cluster/lc_0/in_1
 (32 1)  (686 177)  (686 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (687 177)  (687 177)  routing T_13_11.lc_trk_g2_2 <X> T_13_11.input_2_0
 (35 1)  (689 177)  (689 177)  routing T_13_11.lc_trk_g2_2 <X> T_13_11.input_2_0
 (36 1)  (690 177)  (690 177)  LC_0 Logic Functioning bit
 (38 1)  (692 177)  (692 177)  LC_0 Logic Functioning bit
 (41 1)  (695 177)  (695 177)  LC_0 Logic Functioning bit
 (42 1)  (696 177)  (696 177)  LC_0 Logic Functioning bit
 (0 2)  (654 178)  (654 178)  routing T_13_11.glb_netwk_3 <X> T_13_11.wire_logic_cluster/lc_7/clk
 (2 2)  (656 178)  (656 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (28 2)  (682 178)  (682 178)  routing T_13_11.lc_trk_g2_2 <X> T_13_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 178)  (683 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 178)  (686 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 178)  (687 178)  routing T_13_11.lc_trk_g3_1 <X> T_13_11.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 178)  (688 178)  routing T_13_11.lc_trk_g3_1 <X> T_13_11.wire_logic_cluster/lc_1/in_3
 (35 2)  (689 178)  (689 178)  routing T_13_11.lc_trk_g3_6 <X> T_13_11.input_2_1
 (36 2)  (690 178)  (690 178)  LC_1 Logic Functioning bit
 (37 2)  (691 178)  (691 178)  LC_1 Logic Functioning bit
 (42 2)  (696 178)  (696 178)  LC_1 Logic Functioning bit
 (43 2)  (697 178)  (697 178)  LC_1 Logic Functioning bit
 (45 2)  (699 178)  (699 178)  LC_1 Logic Functioning bit
 (52 2)  (706 178)  (706 178)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (654 179)  (654 179)  routing T_13_11.glb_netwk_3 <X> T_13_11.wire_logic_cluster/lc_7/clk
 (27 3)  (681 179)  (681 179)  routing T_13_11.lc_trk_g1_0 <X> T_13_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 179)  (683 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 179)  (684 179)  routing T_13_11.lc_trk_g2_2 <X> T_13_11.wire_logic_cluster/lc_1/in_1
 (32 3)  (686 179)  (686 179)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (687 179)  (687 179)  routing T_13_11.lc_trk_g3_6 <X> T_13_11.input_2_1
 (34 3)  (688 179)  (688 179)  routing T_13_11.lc_trk_g3_6 <X> T_13_11.input_2_1
 (35 3)  (689 179)  (689 179)  routing T_13_11.lc_trk_g3_6 <X> T_13_11.input_2_1
 (36 3)  (690 179)  (690 179)  LC_1 Logic Functioning bit
 (37 3)  (691 179)  (691 179)  LC_1 Logic Functioning bit
 (38 3)  (692 179)  (692 179)  LC_1 Logic Functioning bit
 (42 3)  (696 179)  (696 179)  LC_1 Logic Functioning bit
 (8 4)  (662 180)  (662 180)  routing T_13_11.sp4_h_l_41 <X> T_13_11.sp4_h_r_4
 (21 4)  (675 180)  (675 180)  routing T_13_11.wire_logic_cluster/lc_3/out <X> T_13_11.lc_trk_g1_3
 (22 4)  (676 180)  (676 180)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (680 180)  (680 180)  routing T_13_11.lc_trk_g3_5 <X> T_13_11.wire_logic_cluster/lc_2/in_0
 (27 4)  (681 180)  (681 180)  routing T_13_11.lc_trk_g3_2 <X> T_13_11.wire_logic_cluster/lc_2/in_1
 (28 4)  (682 180)  (682 180)  routing T_13_11.lc_trk_g3_2 <X> T_13_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 180)  (683 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 180)  (686 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 180)  (688 180)  routing T_13_11.lc_trk_g1_0 <X> T_13_11.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 180)  (690 180)  LC_2 Logic Functioning bit
 (38 4)  (692 180)  (692 180)  LC_2 Logic Functioning bit
 (41 4)  (695 180)  (695 180)  LC_2 Logic Functioning bit
 (43 4)  (697 180)  (697 180)  LC_2 Logic Functioning bit
 (45 4)  (699 180)  (699 180)  LC_2 Logic Functioning bit
 (15 5)  (669 181)  (669 181)  routing T_13_11.sp4_v_t_5 <X> T_13_11.lc_trk_g1_0
 (16 5)  (670 181)  (670 181)  routing T_13_11.sp4_v_t_5 <X> T_13_11.lc_trk_g1_0
 (17 5)  (671 181)  (671 181)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (27 5)  (681 181)  (681 181)  routing T_13_11.lc_trk_g3_5 <X> T_13_11.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 181)  (682 181)  routing T_13_11.lc_trk_g3_5 <X> T_13_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 181)  (683 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 181)  (684 181)  routing T_13_11.lc_trk_g3_2 <X> T_13_11.wire_logic_cluster/lc_2/in_1
 (32 5)  (686 181)  (686 181)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (687 181)  (687 181)  routing T_13_11.lc_trk_g2_2 <X> T_13_11.input_2_2
 (35 5)  (689 181)  (689 181)  routing T_13_11.lc_trk_g2_2 <X> T_13_11.input_2_2
 (37 5)  (691 181)  (691 181)  LC_2 Logic Functioning bit
 (39 5)  (693 181)  (693 181)  LC_2 Logic Functioning bit
 (40 5)  (694 181)  (694 181)  LC_2 Logic Functioning bit
 (43 5)  (697 181)  (697 181)  LC_2 Logic Functioning bit
 (51 5)  (705 181)  (705 181)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (668 182)  (668 182)  routing T_13_11.wire_logic_cluster/lc_4/out <X> T_13_11.lc_trk_g1_4
 (17 6)  (671 182)  (671 182)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (28 6)  (682 182)  (682 182)  routing T_13_11.lc_trk_g2_2 <X> T_13_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 182)  (683 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 182)  (686 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (688 182)  (688 182)  routing T_13_11.lc_trk_g1_3 <X> T_13_11.wire_logic_cluster/lc_3/in_3
 (35 6)  (689 182)  (689 182)  routing T_13_11.lc_trk_g3_4 <X> T_13_11.input_2_3
 (36 6)  (690 182)  (690 182)  LC_3 Logic Functioning bit
 (37 6)  (691 182)  (691 182)  LC_3 Logic Functioning bit
 (42 6)  (696 182)  (696 182)  LC_3 Logic Functioning bit
 (43 6)  (697 182)  (697 182)  LC_3 Logic Functioning bit
 (45 6)  (699 182)  (699 182)  LC_3 Logic Functioning bit
 (52 6)  (706 182)  (706 182)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (11 7)  (665 183)  (665 183)  routing T_13_11.sp4_h_r_9 <X> T_13_11.sp4_h_l_40
 (13 7)  (667 183)  (667 183)  routing T_13_11.sp4_h_r_9 <X> T_13_11.sp4_h_l_40
 (17 7)  (671 183)  (671 183)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (27 7)  (681 183)  (681 183)  routing T_13_11.lc_trk_g1_0 <X> T_13_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 183)  (683 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 183)  (684 183)  routing T_13_11.lc_trk_g2_2 <X> T_13_11.wire_logic_cluster/lc_3/in_1
 (31 7)  (685 183)  (685 183)  routing T_13_11.lc_trk_g1_3 <X> T_13_11.wire_logic_cluster/lc_3/in_3
 (32 7)  (686 183)  (686 183)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (687 183)  (687 183)  routing T_13_11.lc_trk_g3_4 <X> T_13_11.input_2_3
 (34 7)  (688 183)  (688 183)  routing T_13_11.lc_trk_g3_4 <X> T_13_11.input_2_3
 (36 7)  (690 183)  (690 183)  LC_3 Logic Functioning bit
 (37 7)  (691 183)  (691 183)  LC_3 Logic Functioning bit
 (38 7)  (692 183)  (692 183)  LC_3 Logic Functioning bit
 (42 7)  (696 183)  (696 183)  LC_3 Logic Functioning bit
 (14 8)  (668 184)  (668 184)  routing T_13_11.rgt_op_0 <X> T_13_11.lc_trk_g2_0
 (25 8)  (679 184)  (679 184)  routing T_13_11.sp4_h_r_34 <X> T_13_11.lc_trk_g2_2
 (27 8)  (681 184)  (681 184)  routing T_13_11.lc_trk_g1_4 <X> T_13_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 184)  (683 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 184)  (684 184)  routing T_13_11.lc_trk_g1_4 <X> T_13_11.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 184)  (686 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (688 184)  (688 184)  routing T_13_11.lc_trk_g1_0 <X> T_13_11.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 184)  (690 184)  LC_4 Logic Functioning bit
 (38 8)  (692 184)  (692 184)  LC_4 Logic Functioning bit
 (41 8)  (695 184)  (695 184)  LC_4 Logic Functioning bit
 (43 8)  (697 184)  (697 184)  LC_4 Logic Functioning bit
 (45 8)  (699 184)  (699 184)  LC_4 Logic Functioning bit
 (47 8)  (701 184)  (701 184)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (48 8)  (702 184)  (702 184)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (15 9)  (669 185)  (669 185)  routing T_13_11.rgt_op_0 <X> T_13_11.lc_trk_g2_0
 (17 9)  (671 185)  (671 185)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (22 9)  (676 185)  (676 185)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (677 185)  (677 185)  routing T_13_11.sp4_h_r_34 <X> T_13_11.lc_trk_g2_2
 (24 9)  (678 185)  (678 185)  routing T_13_11.sp4_h_r_34 <X> T_13_11.lc_trk_g2_2
 (28 9)  (682 185)  (682 185)  routing T_13_11.lc_trk_g2_0 <X> T_13_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 185)  (683 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (32 9)  (686 185)  (686 185)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (687 185)  (687 185)  routing T_13_11.lc_trk_g2_2 <X> T_13_11.input_2_4
 (35 9)  (689 185)  (689 185)  routing T_13_11.lc_trk_g2_2 <X> T_13_11.input_2_4
 (37 9)  (691 185)  (691 185)  LC_4 Logic Functioning bit
 (39 9)  (693 185)  (693 185)  LC_4 Logic Functioning bit
 (40 9)  (694 185)  (694 185)  LC_4 Logic Functioning bit
 (43 9)  (697 185)  (697 185)  LC_4 Logic Functioning bit
 (21 10)  (675 186)  (675 186)  routing T_13_11.rgt_op_7 <X> T_13_11.lc_trk_g2_7
 (22 10)  (676 186)  (676 186)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (678 186)  (678 186)  routing T_13_11.rgt_op_7 <X> T_13_11.lc_trk_g2_7
 (14 12)  (668 188)  (668 188)  routing T_13_11.sp4_h_l_21 <X> T_13_11.lc_trk_g3_0
 (17 12)  (671 188)  (671 188)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 188)  (672 188)  routing T_13_11.wire_logic_cluster/lc_1/out <X> T_13_11.lc_trk_g3_1
 (22 12)  (676 188)  (676 188)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (677 188)  (677 188)  routing T_13_11.sp4_h_r_27 <X> T_13_11.lc_trk_g3_3
 (24 12)  (678 188)  (678 188)  routing T_13_11.sp4_h_r_27 <X> T_13_11.lc_trk_g3_3
 (25 12)  (679 188)  (679 188)  routing T_13_11.wire_logic_cluster/lc_2/out <X> T_13_11.lc_trk_g3_2
 (3 13)  (657 189)  (657 189)  routing T_13_11.sp12_h_l_22 <X> T_13_11.sp12_h_r_1
 (15 13)  (669 189)  (669 189)  routing T_13_11.sp4_h_l_21 <X> T_13_11.lc_trk_g3_0
 (16 13)  (670 189)  (670 189)  routing T_13_11.sp4_h_l_21 <X> T_13_11.lc_trk_g3_0
 (17 13)  (671 189)  (671 189)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (21 13)  (675 189)  (675 189)  routing T_13_11.sp4_h_r_27 <X> T_13_11.lc_trk_g3_3
 (22 13)  (676 189)  (676 189)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (1 14)  (655 190)  (655 190)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (668 190)  (668 190)  routing T_13_11.rgt_op_4 <X> T_13_11.lc_trk_g3_4
 (15 14)  (669 190)  (669 190)  routing T_13_11.rgt_op_5 <X> T_13_11.lc_trk_g3_5
 (17 14)  (671 190)  (671 190)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (672 190)  (672 190)  routing T_13_11.rgt_op_5 <X> T_13_11.lc_trk_g3_5
 (25 14)  (679 190)  (679 190)  routing T_13_11.rgt_op_6 <X> T_13_11.lc_trk_g3_6
 (29 14)  (683 190)  (683 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (686 190)  (686 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 190)  (687 190)  routing T_13_11.lc_trk_g3_3 <X> T_13_11.wire_logic_cluster/lc_7/in_3
 (34 14)  (688 190)  (688 190)  routing T_13_11.lc_trk_g3_3 <X> T_13_11.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 190)  (690 190)  LC_7 Logic Functioning bit
 (38 14)  (692 190)  (692 190)  LC_7 Logic Functioning bit
 (0 15)  (654 191)  (654 191)  routing T_13_11.lc_trk_g1_5 <X> T_13_11.wire_logic_cluster/lc_7/s_r
 (1 15)  (655 191)  (655 191)  routing T_13_11.lc_trk_g1_5 <X> T_13_11.wire_logic_cluster/lc_7/s_r
 (15 15)  (669 191)  (669 191)  routing T_13_11.rgt_op_4 <X> T_13_11.lc_trk_g3_4
 (17 15)  (671 191)  (671 191)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (22 15)  (676 191)  (676 191)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (678 191)  (678 191)  routing T_13_11.rgt_op_6 <X> T_13_11.lc_trk_g3_6
 (27 15)  (681 191)  (681 191)  routing T_13_11.lc_trk_g3_0 <X> T_13_11.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 191)  (682 191)  routing T_13_11.lc_trk_g3_0 <X> T_13_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 191)  (683 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 191)  (684 191)  routing T_13_11.lc_trk_g0_2 <X> T_13_11.wire_logic_cluster/lc_7/in_1
 (31 15)  (685 191)  (685 191)  routing T_13_11.lc_trk_g3_3 <X> T_13_11.wire_logic_cluster/lc_7/in_3
 (36 15)  (690 191)  (690 191)  LC_7 Logic Functioning bit
 (37 15)  (691 191)  (691 191)  LC_7 Logic Functioning bit
 (38 15)  (692 191)  (692 191)  LC_7 Logic Functioning bit
 (39 15)  (693 191)  (693 191)  LC_7 Logic Functioning bit
 (51 15)  (705 191)  (705 191)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_14_11

 (14 0)  (722 176)  (722 176)  routing T_14_11.lft_op_0 <X> T_14_11.lc_trk_g0_0
 (15 0)  (723 176)  (723 176)  routing T_14_11.lft_op_1 <X> T_14_11.lc_trk_g0_1
 (17 0)  (725 176)  (725 176)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (726 176)  (726 176)  routing T_14_11.lft_op_1 <X> T_14_11.lc_trk_g0_1
 (21 0)  (729 176)  (729 176)  routing T_14_11.lft_op_3 <X> T_14_11.lc_trk_g0_3
 (22 0)  (730 176)  (730 176)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (732 176)  (732 176)  routing T_14_11.lft_op_3 <X> T_14_11.lc_trk_g0_3
 (25 0)  (733 176)  (733 176)  routing T_14_11.lft_op_2 <X> T_14_11.lc_trk_g0_2
 (27 0)  (735 176)  (735 176)  routing T_14_11.lc_trk_g1_4 <X> T_14_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 176)  (737 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 176)  (738 176)  routing T_14_11.lc_trk_g1_4 <X> T_14_11.wire_logic_cluster/lc_0/in_1
 (32 0)  (740 176)  (740 176)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (744 176)  (744 176)  LC_0 Logic Functioning bit
 (39 0)  (747 176)  (747 176)  LC_0 Logic Functioning bit
 (41 0)  (749 176)  (749 176)  LC_0 Logic Functioning bit
 (42 0)  (750 176)  (750 176)  LC_0 Logic Functioning bit
 (44 0)  (752 176)  (752 176)  LC_0 Logic Functioning bit
 (15 1)  (723 177)  (723 177)  routing T_14_11.lft_op_0 <X> T_14_11.lc_trk_g0_0
 (17 1)  (725 177)  (725 177)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (22 1)  (730 177)  (730 177)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (732 177)  (732 177)  routing T_14_11.lft_op_2 <X> T_14_11.lc_trk_g0_2
 (36 1)  (744 177)  (744 177)  LC_0 Logic Functioning bit
 (39 1)  (747 177)  (747 177)  LC_0 Logic Functioning bit
 (41 1)  (749 177)  (749 177)  LC_0 Logic Functioning bit
 (42 1)  (750 177)  (750 177)  LC_0 Logic Functioning bit
 (50 1)  (758 177)  (758 177)  Carry_In_Mux bit 

 (8 2)  (716 178)  (716 178)  routing T_14_11.sp4_v_t_42 <X> T_14_11.sp4_h_l_36
 (9 2)  (717 178)  (717 178)  routing T_14_11.sp4_v_t_42 <X> T_14_11.sp4_h_l_36
 (10 2)  (718 178)  (718 178)  routing T_14_11.sp4_v_t_42 <X> T_14_11.sp4_h_l_36
 (14 2)  (722 178)  (722 178)  routing T_14_11.sp12_h_l_3 <X> T_14_11.lc_trk_g0_4
 (29 2)  (737 178)  (737 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 178)  (738 178)  routing T_14_11.lc_trk_g0_4 <X> T_14_11.wire_logic_cluster/lc_1/in_1
 (32 2)  (740 178)  (740 178)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (744 178)  (744 178)  LC_1 Logic Functioning bit
 (39 2)  (747 178)  (747 178)  LC_1 Logic Functioning bit
 (41 2)  (749 178)  (749 178)  LC_1 Logic Functioning bit
 (42 2)  (750 178)  (750 178)  LC_1 Logic Functioning bit
 (44 2)  (752 178)  (752 178)  LC_1 Logic Functioning bit
 (12 3)  (720 179)  (720 179)  routing T_14_11.sp4_h_l_39 <X> T_14_11.sp4_v_t_39
 (14 3)  (722 179)  (722 179)  routing T_14_11.sp12_h_l_3 <X> T_14_11.lc_trk_g0_4
 (15 3)  (723 179)  (723 179)  routing T_14_11.sp12_h_l_3 <X> T_14_11.lc_trk_g0_4
 (17 3)  (725 179)  (725 179)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (36 3)  (744 179)  (744 179)  LC_1 Logic Functioning bit
 (39 3)  (747 179)  (747 179)  LC_1 Logic Functioning bit
 (41 3)  (749 179)  (749 179)  LC_1 Logic Functioning bit
 (42 3)  (750 179)  (750 179)  LC_1 Logic Functioning bit
 (47 3)  (755 179)  (755 179)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (11 4)  (719 180)  (719 180)  routing T_14_11.sp4_v_t_44 <X> T_14_11.sp4_v_b_5
 (13 4)  (721 180)  (721 180)  routing T_14_11.sp4_v_t_44 <X> T_14_11.sp4_v_b_5
 (27 4)  (735 180)  (735 180)  routing T_14_11.lc_trk_g3_6 <X> T_14_11.wire_logic_cluster/lc_2/in_1
 (28 4)  (736 180)  (736 180)  routing T_14_11.lc_trk_g3_6 <X> T_14_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 180)  (737 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 180)  (738 180)  routing T_14_11.lc_trk_g3_6 <X> T_14_11.wire_logic_cluster/lc_2/in_1
 (32 4)  (740 180)  (740 180)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (744 180)  (744 180)  LC_2 Logic Functioning bit
 (39 4)  (747 180)  (747 180)  LC_2 Logic Functioning bit
 (41 4)  (749 180)  (749 180)  LC_2 Logic Functioning bit
 (42 4)  (750 180)  (750 180)  LC_2 Logic Functioning bit
 (44 4)  (752 180)  (752 180)  LC_2 Logic Functioning bit
 (46 4)  (754 180)  (754 180)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (10 5)  (718 181)  (718 181)  routing T_14_11.sp4_h_r_11 <X> T_14_11.sp4_v_b_4
 (30 5)  (738 181)  (738 181)  routing T_14_11.lc_trk_g3_6 <X> T_14_11.wire_logic_cluster/lc_2/in_1
 (36 5)  (744 181)  (744 181)  LC_2 Logic Functioning bit
 (39 5)  (747 181)  (747 181)  LC_2 Logic Functioning bit
 (41 5)  (749 181)  (749 181)  LC_2 Logic Functioning bit
 (42 5)  (750 181)  (750 181)  LC_2 Logic Functioning bit
 (9 6)  (717 182)  (717 182)  routing T_14_11.sp4_v_b_4 <X> T_14_11.sp4_h_l_41
 (14 6)  (722 182)  (722 182)  routing T_14_11.lft_op_4 <X> T_14_11.lc_trk_g1_4
 (28 6)  (736 182)  (736 182)  routing T_14_11.lc_trk_g2_4 <X> T_14_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 182)  (737 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 182)  (738 182)  routing T_14_11.lc_trk_g2_4 <X> T_14_11.wire_logic_cluster/lc_3/in_1
 (32 6)  (740 182)  (740 182)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (744 182)  (744 182)  LC_3 Logic Functioning bit
 (39 6)  (747 182)  (747 182)  LC_3 Logic Functioning bit
 (41 6)  (749 182)  (749 182)  LC_3 Logic Functioning bit
 (42 6)  (750 182)  (750 182)  LC_3 Logic Functioning bit
 (44 6)  (752 182)  (752 182)  LC_3 Logic Functioning bit
 (47 6)  (755 182)  (755 182)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (15 7)  (723 183)  (723 183)  routing T_14_11.lft_op_4 <X> T_14_11.lc_trk_g1_4
 (17 7)  (725 183)  (725 183)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (36 7)  (744 183)  (744 183)  LC_3 Logic Functioning bit
 (39 7)  (747 183)  (747 183)  LC_3 Logic Functioning bit
 (41 7)  (749 183)  (749 183)  LC_3 Logic Functioning bit
 (42 7)  (750 183)  (750 183)  LC_3 Logic Functioning bit
 (29 8)  (737 184)  (737 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (740 184)  (740 184)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (744 184)  (744 184)  LC_4 Logic Functioning bit
 (39 8)  (747 184)  (747 184)  LC_4 Logic Functioning bit
 (41 8)  (749 184)  (749 184)  LC_4 Logic Functioning bit
 (42 8)  (750 184)  (750 184)  LC_4 Logic Functioning bit
 (44 8)  (752 184)  (752 184)  LC_4 Logic Functioning bit
 (30 9)  (738 185)  (738 185)  routing T_14_11.lc_trk_g0_3 <X> T_14_11.wire_logic_cluster/lc_4/in_1
 (36 9)  (744 185)  (744 185)  LC_4 Logic Functioning bit
 (39 9)  (747 185)  (747 185)  LC_4 Logic Functioning bit
 (41 9)  (749 185)  (749 185)  LC_4 Logic Functioning bit
 (42 9)  (750 185)  (750 185)  LC_4 Logic Functioning bit
 (8 10)  (716 186)  (716 186)  routing T_14_11.sp4_v_t_36 <X> T_14_11.sp4_h_l_42
 (9 10)  (717 186)  (717 186)  routing T_14_11.sp4_v_t_36 <X> T_14_11.sp4_h_l_42
 (10 10)  (718 186)  (718 186)  routing T_14_11.sp4_v_t_36 <X> T_14_11.sp4_h_l_42
 (14 10)  (722 186)  (722 186)  routing T_14_11.sp4_h_r_44 <X> T_14_11.lc_trk_g2_4
 (29 10)  (737 186)  (737 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (740 186)  (740 186)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (744 186)  (744 186)  LC_5 Logic Functioning bit
 (39 10)  (747 186)  (747 186)  LC_5 Logic Functioning bit
 (41 10)  (749 186)  (749 186)  LC_5 Logic Functioning bit
 (42 10)  (750 186)  (750 186)  LC_5 Logic Functioning bit
 (44 10)  (752 186)  (752 186)  LC_5 Logic Functioning bit
 (14 11)  (722 187)  (722 187)  routing T_14_11.sp4_h_r_44 <X> T_14_11.lc_trk_g2_4
 (15 11)  (723 187)  (723 187)  routing T_14_11.sp4_h_r_44 <X> T_14_11.lc_trk_g2_4
 (16 11)  (724 187)  (724 187)  routing T_14_11.sp4_h_r_44 <X> T_14_11.lc_trk_g2_4
 (17 11)  (725 187)  (725 187)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (30 11)  (738 187)  (738 187)  routing T_14_11.lc_trk_g0_2 <X> T_14_11.wire_logic_cluster/lc_5/in_1
 (36 11)  (744 187)  (744 187)  LC_5 Logic Functioning bit
 (39 11)  (747 187)  (747 187)  LC_5 Logic Functioning bit
 (41 11)  (749 187)  (749 187)  LC_5 Logic Functioning bit
 (42 11)  (750 187)  (750 187)  LC_5 Logic Functioning bit
 (29 12)  (737 188)  (737 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (740 188)  (740 188)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (744 188)  (744 188)  LC_6 Logic Functioning bit
 (39 12)  (747 188)  (747 188)  LC_6 Logic Functioning bit
 (41 12)  (749 188)  (749 188)  LC_6 Logic Functioning bit
 (42 12)  (750 188)  (750 188)  LC_6 Logic Functioning bit
 (44 12)  (752 188)  (752 188)  LC_6 Logic Functioning bit
 (36 13)  (744 189)  (744 189)  LC_6 Logic Functioning bit
 (39 13)  (747 189)  (747 189)  LC_6 Logic Functioning bit
 (41 13)  (749 189)  (749 189)  LC_6 Logic Functioning bit
 (42 13)  (750 189)  (750 189)  LC_6 Logic Functioning bit
 (5 14)  (713 190)  (713 190)  routing T_14_11.sp4_v_t_38 <X> T_14_11.sp4_h_l_44
 (6 14)  (714 190)  (714 190)  routing T_14_11.sp4_h_l_41 <X> T_14_11.sp4_v_t_44
 (25 14)  (733 190)  (733 190)  routing T_14_11.sp4_h_r_46 <X> T_14_11.lc_trk_g3_6
 (29 14)  (737 190)  (737 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (740 190)  (740 190)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (744 190)  (744 190)  LC_7 Logic Functioning bit
 (39 14)  (747 190)  (747 190)  LC_7 Logic Functioning bit
 (41 14)  (749 190)  (749 190)  LC_7 Logic Functioning bit
 (42 14)  (750 190)  (750 190)  LC_7 Logic Functioning bit
 (44 14)  (752 190)  (752 190)  LC_7 Logic Functioning bit
 (4 15)  (712 191)  (712 191)  routing T_14_11.sp4_v_t_38 <X> T_14_11.sp4_h_l_44
 (6 15)  (714 191)  (714 191)  routing T_14_11.sp4_v_t_38 <X> T_14_11.sp4_h_l_44
 (22 15)  (730 191)  (730 191)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (731 191)  (731 191)  routing T_14_11.sp4_h_r_46 <X> T_14_11.lc_trk_g3_6
 (24 15)  (732 191)  (732 191)  routing T_14_11.sp4_h_r_46 <X> T_14_11.lc_trk_g3_6
 (25 15)  (733 191)  (733 191)  routing T_14_11.sp4_h_r_46 <X> T_14_11.lc_trk_g3_6
 (36 15)  (744 191)  (744 191)  LC_7 Logic Functioning bit
 (39 15)  (747 191)  (747 191)  LC_7 Logic Functioning bit
 (41 15)  (749 191)  (749 191)  LC_7 Logic Functioning bit
 (42 15)  (750 191)  (750 191)  LC_7 Logic Functioning bit


LogicTile_15_11

 (5 2)  (767 178)  (767 178)  routing T_15_11.sp4_v_t_37 <X> T_15_11.sp4_h_l_37
 (6 3)  (768 179)  (768 179)  routing T_15_11.sp4_v_t_37 <X> T_15_11.sp4_h_l_37
 (22 3)  (784 179)  (784 179)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (785 179)  (785 179)  routing T_15_11.sp4_v_b_22 <X> T_15_11.lc_trk_g0_6
 (24 3)  (786 179)  (786 179)  routing T_15_11.sp4_v_b_22 <X> T_15_11.lc_trk_g0_6
 (12 6)  (774 182)  (774 182)  routing T_15_11.sp4_v_b_5 <X> T_15_11.sp4_h_l_40
 (31 6)  (793 182)  (793 182)  routing T_15_11.lc_trk_g0_6 <X> T_15_11.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 182)  (794 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (40 6)  (802 182)  (802 182)  LC_3 Logic Functioning bit
 (41 6)  (803 182)  (803 182)  LC_3 Logic Functioning bit
 (42 6)  (804 182)  (804 182)  LC_3 Logic Functioning bit
 (43 6)  (805 182)  (805 182)  LC_3 Logic Functioning bit
 (46 6)  (808 182)  (808 182)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (31 7)  (793 183)  (793 183)  routing T_15_11.lc_trk_g0_6 <X> T_15_11.wire_logic_cluster/lc_3/in_3
 (40 7)  (802 183)  (802 183)  LC_3 Logic Functioning bit
 (41 7)  (803 183)  (803 183)  LC_3 Logic Functioning bit
 (42 7)  (804 183)  (804 183)  LC_3 Logic Functioning bit
 (43 7)  (805 183)  (805 183)  LC_3 Logic Functioning bit
 (47 7)  (809 183)  (809 183)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (9 14)  (771 190)  (771 190)  routing T_15_11.sp4_v_b_10 <X> T_15_11.sp4_h_l_47


LogicTile_16_11

 (3 3)  (819 179)  (819 179)  routing T_16_11.sp12_v_b_0 <X> T_16_11.sp12_h_l_23


LogicTile_17_11

 (8 7)  (882 183)  (882 183)  routing T_17_11.sp4_h_l_41 <X> T_17_11.sp4_v_t_41


LogicTile_18_11

 (3 7)  (931 183)  (931 183)  routing T_18_11.sp12_h_l_23 <X> T_18_11.sp12_v_t_23


LogicTile_20_11

 (19 2)  (1055 178)  (1055 178)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (3 7)  (1039 183)  (1039 183)  routing T_20_11.sp12_h_l_23 <X> T_20_11.sp12_v_t_23


LogicTile_21_11

 (3 7)  (1093 183)  (1093 183)  routing T_21_11.sp12_h_l_23 <X> T_21_11.sp12_v_t_23


LogicTile_23_11

 (3 15)  (1201 191)  (1201 191)  routing T_23_11.sp12_h_l_22 <X> T_23_11.sp12_v_t_22


LogicTile_24_11

 (3 7)  (1255 183)  (1255 183)  routing T_24_11.sp12_h_l_23 <X> T_24_11.sp12_v_t_23


RAM_Tile_25_11

 (6 0)  (1312 176)  (1312 176)  routing T_25_11.sp4_v_t_44 <X> T_25_11.sp4_v_b_0
 (5 1)  (1311 177)  (1311 177)  routing T_25_11.sp4_v_t_44 <X> T_25_11.sp4_v_b_0
 (7 1)  (1313 177)  (1313 177)  Ram config bit: MEMB_Power_Up_Control

 (2 2)  (1308 178)  (1308 178)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_bram/ram/RCLK
 (11 2)  (1317 178)  (1317 178)  routing T_25_11.sp4_v_b_11 <X> T_25_11.sp4_v_t_39
 (0 3)  (1306 179)  (1306 179)  routing T_25_11.lc_trk_g1_1 <X> T_25_11.wire_bram/ram/RCLK
 (2 3)  (1308 179)  (1308 179)  routing T_25_11.lc_trk_g1_1 <X> T_25_11.wire_bram/ram/RCLK
 (12 3)  (1318 179)  (1318 179)  routing T_25_11.sp4_v_b_11 <X> T_25_11.sp4_v_t_39
 (14 3)  (1320 179)  (1320 179)  routing T_25_11.sp4_h_r_4 <X> T_25_11.lc_trk_g0_4
 (15 3)  (1321 179)  (1321 179)  routing T_25_11.sp4_h_r_4 <X> T_25_11.lc_trk_g0_4
 (16 3)  (1322 179)  (1322 179)  routing T_25_11.sp4_h_r_4 <X> T_25_11.lc_trk_g0_4
 (17 3)  (1323 179)  (1323 179)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (9 4)  (1315 180)  (1315 180)  routing T_25_11.sp4_v_t_41 <X> T_25_11.sp4_h_r_4
 (15 4)  (1321 180)  (1321 180)  routing T_25_11.sp4_h_r_9 <X> T_25_11.lc_trk_g1_1
 (16 4)  (1322 180)  (1322 180)  routing T_25_11.sp4_h_r_9 <X> T_25_11.lc_trk_g1_1
 (17 4)  (1323 180)  (1323 180)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (1324 180)  (1324 180)  routing T_25_11.sp4_h_r_9 <X> T_25_11.lc_trk_g1_1
 (9 5)  (1315 181)  (1315 181)  routing T_25_11.sp4_v_t_41 <X> T_25_11.sp4_v_b_4
 (3 7)  (1309 183)  (1309 183)  routing T_25_11.sp12_h_l_23 <X> T_25_11.sp12_v_t_23
 (22 8)  (1328 184)  (1328 184)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (28 8)  (1334 184)  (1334 184)  routing T_25_11.lc_trk_g2_3 <X> T_25_11.wire_bram/ram/WDATA_11
 (29 8)  (1335 184)  (1335 184)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_11
 (39 8)  (1345 184)  (1345 184)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_11 sp4_v_b_40
 (30 9)  (1336 185)  (1336 185)  routing T_25_11.lc_trk_g2_3 <X> T_25_11.wire_bram/ram/WDATA_11
 (5 12)  (1311 188)  (1311 188)  routing T_25_11.sp4_v_t_44 <X> T_25_11.sp4_h_r_9
 (1 14)  (1307 190)  (1307 190)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/RE
 (1 15)  (1307 191)  (1307 191)  routing T_25_11.lc_trk_g0_4 <X> T_25_11.wire_bram/ram/RE
 (3 15)  (1309 191)  (1309 191)  routing T_25_11.sp12_h_l_22 <X> T_25_11.sp12_v_t_22


LogicTile_26_11

 (13 2)  (1361 178)  (1361 178)  routing T_26_11.sp4_v_b_2 <X> T_26_11.sp4_v_t_39
 (13 14)  (1361 190)  (1361 190)  routing T_26_11.sp4_v_b_11 <X> T_26_11.sp4_v_t_46


RAM_Tile_8_10

 (7 0)  (403 160)  (403 160)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (403 161)  (403 161)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (396 162)  (396 162)  routing T_8_10.glb_netwk_3 <X> T_8_10.wire_bram/ram/WCLK
 (2 2)  (398 162)  (398 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (403 162)  (403 162)  Ram config bit: MEMT_bram_cbit_3

 (15 2)  (411 162)  (411 162)  routing T_8_10.sp4_h_r_13 <X> T_8_10.lc_trk_g0_5
 (16 2)  (412 162)  (412 162)  routing T_8_10.sp4_h_r_13 <X> T_8_10.lc_trk_g0_5
 (17 2)  (413 162)  (413 162)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (414 162)  (414 162)  routing T_8_10.sp4_h_r_13 <X> T_8_10.lc_trk_g0_5
 (0 3)  (396 163)  (396 163)  routing T_8_10.glb_netwk_3 <X> T_8_10.wire_bram/ram/WCLK
 (7 3)  (403 163)  (403 163)  Ram config bit: MEMT_bram_cbit_2

 (14 3)  (410 163)  (410 163)  routing T_8_10.sp4_h_r_4 <X> T_8_10.lc_trk_g0_4
 (15 3)  (411 163)  (411 163)  routing T_8_10.sp4_h_r_4 <X> T_8_10.lc_trk_g0_4
 (16 3)  (412 163)  (412 163)  routing T_8_10.sp4_h_r_4 <X> T_8_10.lc_trk_g0_4
 (17 3)  (413 163)  (413 163)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (7 4)  (403 164)  (403 164)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_5

 (7 5)  (403 165)  (403 165)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_4

 (8 5)  (404 165)  (404 165)  routing T_8_10.sp4_h_r_4 <X> T_8_10.sp4_v_b_4
 (7 6)  (403 166)  (403 166)  Cascade buffer Enable bit: MEMT_LC01_inmux00_bram_cbit_7

 (7 7)  (403 167)  (403 167)  Cascade bit: MEMT_LC01_inmux00_bram_cbit_6

 (8 7)  (404 167)  (404 167)  routing T_8_10.sp4_h_r_4 <X> T_8_10.sp4_v_t_41
 (9 7)  (405 167)  (405 167)  routing T_8_10.sp4_h_r_4 <X> T_8_10.sp4_v_t_41
 (29 8)  (425 168)  (425 168)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_5 wire_bram/ram/WDATA_3
 (30 8)  (426 168)  (426 168)  routing T_8_10.lc_trk_g0_5 <X> T_8_10.wire_bram/ram/WDATA_3
 (39 8)  (435 168)  (435 168)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (1 14)  (397 174)  (397 174)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (13 14)  (409 174)  (409 174)  routing T_8_10.sp4_v_b_11 <X> T_8_10.sp4_v_t_46
 (1 15)  (397 175)  (397 175)  routing T_8_10.lc_trk_g0_4 <X> T_8_10.wire_bram/ram/WE
 (8 15)  (404 175)  (404 175)  routing T_8_10.sp4_h_r_4 <X> T_8_10.sp4_v_t_47
 (9 15)  (405 175)  (405 175)  routing T_8_10.sp4_h_r_4 <X> T_8_10.sp4_v_t_47
 (10 15)  (406 175)  (406 175)  routing T_8_10.sp4_h_r_4 <X> T_8_10.sp4_v_t_47


LogicTile_9_10

 (8 12)  (446 172)  (446 172)  routing T_9_10.sp4_v_b_4 <X> T_9_10.sp4_h_r_10
 (9 12)  (447 172)  (447 172)  routing T_9_10.sp4_v_b_4 <X> T_9_10.sp4_h_r_10
 (10 12)  (448 172)  (448 172)  routing T_9_10.sp4_v_b_4 <X> T_9_10.sp4_h_r_10


LogicTile_10_10

 (0 2)  (492 162)  (492 162)  routing T_10_10.lc_trk_g3_1 <X> T_10_10.wire_logic_cluster/lc_7/clk
 (2 2)  (494 162)  (494 162)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (0 3)  (492 163)  (492 163)  routing T_10_10.lc_trk_g3_1 <X> T_10_10.wire_logic_cluster/lc_7/clk
 (2 3)  (494 163)  (494 163)  routing T_10_10.lc_trk_g3_1 <X> T_10_10.wire_logic_cluster/lc_7/clk
 (0 4)  (492 164)  (492 164)  routing T_10_10.lc_trk_g2_2 <X> T_10_10.wire_logic_cluster/lc_7/cen
 (1 4)  (493 164)  (493 164)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (493 165)  (493 165)  routing T_10_10.lc_trk_g2_2 <X> T_10_10.wire_logic_cluster/lc_7/cen
 (25 8)  (517 168)  (517 168)  routing T_10_10.sp4_h_r_34 <X> T_10_10.lc_trk_g2_2
 (31 8)  (523 168)  (523 168)  routing T_10_10.lc_trk_g2_5 <X> T_10_10.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 168)  (524 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 168)  (525 168)  routing T_10_10.lc_trk_g2_5 <X> T_10_10.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 168)  (528 168)  LC_4 Logic Functioning bit
 (37 8)  (529 168)  (529 168)  LC_4 Logic Functioning bit
 (38 8)  (530 168)  (530 168)  LC_4 Logic Functioning bit
 (39 8)  (531 168)  (531 168)  LC_4 Logic Functioning bit
 (45 8)  (537 168)  (537 168)  LC_4 Logic Functioning bit
 (51 8)  (543 168)  (543 168)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (22 9)  (514 169)  (514 169)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (515 169)  (515 169)  routing T_10_10.sp4_h_r_34 <X> T_10_10.lc_trk_g2_2
 (24 9)  (516 169)  (516 169)  routing T_10_10.sp4_h_r_34 <X> T_10_10.lc_trk_g2_2
 (36 9)  (528 169)  (528 169)  LC_4 Logic Functioning bit
 (37 9)  (529 169)  (529 169)  LC_4 Logic Functioning bit
 (38 9)  (530 169)  (530 169)  LC_4 Logic Functioning bit
 (39 9)  (531 169)  (531 169)  LC_4 Logic Functioning bit
 (44 9)  (536 169)  (536 169)  LC_4 Logic Functioning bit
 (17 10)  (509 170)  (509 170)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (510 170)  (510 170)  routing T_10_10.wire_logic_cluster/lc_5/out <X> T_10_10.lc_trk_g2_5
 (31 10)  (523 170)  (523 170)  routing T_10_10.lc_trk_g2_4 <X> T_10_10.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 170)  (524 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 170)  (525 170)  routing T_10_10.lc_trk_g2_4 <X> T_10_10.wire_logic_cluster/lc_5/in_3
 (36 10)  (528 170)  (528 170)  LC_5 Logic Functioning bit
 (37 10)  (529 170)  (529 170)  LC_5 Logic Functioning bit
 (38 10)  (530 170)  (530 170)  LC_5 Logic Functioning bit
 (39 10)  (531 170)  (531 170)  LC_5 Logic Functioning bit
 (45 10)  (537 170)  (537 170)  LC_5 Logic Functioning bit
 (15 11)  (507 171)  (507 171)  routing T_10_10.tnr_op_4 <X> T_10_10.lc_trk_g2_4
 (17 11)  (509 171)  (509 171)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (36 11)  (528 171)  (528 171)  LC_5 Logic Functioning bit
 (37 11)  (529 171)  (529 171)  LC_5 Logic Functioning bit
 (38 11)  (530 171)  (530 171)  LC_5 Logic Functioning bit
 (39 11)  (531 171)  (531 171)  LC_5 Logic Functioning bit
 (44 11)  (536 171)  (536 171)  LC_5 Logic Functioning bit
 (17 12)  (509 172)  (509 172)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (0 14)  (492 174)  (492 174)  routing T_10_10.lc_trk_g3_5 <X> T_10_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 174)  (493 174)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (17 14)  (509 174)  (509 174)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (0 15)  (492 175)  (492 175)  routing T_10_10.lc_trk_g3_5 <X> T_10_10.wire_logic_cluster/lc_7/s_r
 (1 15)  (493 175)  (493 175)  routing T_10_10.lc_trk_g3_5 <X> T_10_10.wire_logic_cluster/lc_7/s_r
 (18 15)  (510 175)  (510 175)  routing T_10_10.sp4_r_v_b_45 <X> T_10_10.lc_trk_g3_5


LogicTile_11_10

 (8 0)  (554 160)  (554 160)  routing T_11_10.sp4_v_b_7 <X> T_11_10.sp4_h_r_1
 (9 0)  (555 160)  (555 160)  routing T_11_10.sp4_v_b_7 <X> T_11_10.sp4_h_r_1
 (10 0)  (556 160)  (556 160)  routing T_11_10.sp4_v_b_7 <X> T_11_10.sp4_h_r_1
 (27 0)  (573 160)  (573 160)  routing T_11_10.lc_trk_g1_0 <X> T_11_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 160)  (575 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (578 160)  (578 160)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (582 160)  (582 160)  LC_0 Logic Functioning bit
 (39 0)  (585 160)  (585 160)  LC_0 Logic Functioning bit
 (41 0)  (587 160)  (587 160)  LC_0 Logic Functioning bit
 (42 0)  (588 160)  (588 160)  LC_0 Logic Functioning bit
 (45 0)  (591 160)  (591 160)  LC_0 Logic Functioning bit
 (36 1)  (582 161)  (582 161)  LC_0 Logic Functioning bit
 (39 1)  (585 161)  (585 161)  LC_0 Logic Functioning bit
 (41 1)  (587 161)  (587 161)  LC_0 Logic Functioning bit
 (42 1)  (588 161)  (588 161)  LC_0 Logic Functioning bit
 (49 1)  (595 161)  (595 161)  Carry_In_Mux bit 

 (0 2)  (546 162)  (546 162)  routing T_11_10.glb_netwk_3 <X> T_11_10.wire_logic_cluster/lc_7/clk
 (2 2)  (548 162)  (548 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (546 163)  (546 163)  routing T_11_10.glb_netwk_3 <X> T_11_10.wire_logic_cluster/lc_7/clk
 (4 3)  (550 163)  (550 163)  routing T_11_10.sp4_v_b_7 <X> T_11_10.sp4_h_l_37
 (0 4)  (546 164)  (546 164)  routing T_11_10.lc_trk_g2_2 <X> T_11_10.wire_logic_cluster/lc_7/cen
 (1 4)  (547 164)  (547 164)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (14 4)  (560 164)  (560 164)  routing T_11_10.wire_logic_cluster/lc_0/out <X> T_11_10.lc_trk_g1_0
 (1 5)  (547 165)  (547 165)  routing T_11_10.lc_trk_g2_2 <X> T_11_10.wire_logic_cluster/lc_7/cen
 (17 5)  (563 165)  (563 165)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (4 6)  (550 166)  (550 166)  routing T_11_10.sp4_h_r_9 <X> T_11_10.sp4_v_t_38
 (6 6)  (552 166)  (552 166)  routing T_11_10.sp4_h_r_9 <X> T_11_10.sp4_v_t_38
 (5 7)  (551 167)  (551 167)  routing T_11_10.sp4_h_r_9 <X> T_11_10.sp4_v_t_38
 (25 8)  (571 168)  (571 168)  routing T_11_10.sp4_v_b_26 <X> T_11_10.lc_trk_g2_2
 (22 9)  (568 169)  (568 169)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (569 169)  (569 169)  routing T_11_10.sp4_v_b_26 <X> T_11_10.lc_trk_g2_2
 (9 11)  (555 171)  (555 171)  routing T_11_10.sp4_v_b_7 <X> T_11_10.sp4_v_t_42
 (0 14)  (546 174)  (546 174)  routing T_11_10.lc_trk_g3_5 <X> T_11_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 174)  (547 174)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (17 14)  (563 174)  (563 174)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (0 15)  (546 175)  (546 175)  routing T_11_10.lc_trk_g3_5 <X> T_11_10.wire_logic_cluster/lc_7/s_r
 (1 15)  (547 175)  (547 175)  routing T_11_10.lc_trk_g3_5 <X> T_11_10.wire_logic_cluster/lc_7/s_r


LogicTile_12_10

 (0 2)  (600 162)  (600 162)  routing T_12_10.glb_netwk_3 <X> T_12_10.wire_logic_cluster/lc_7/clk
 (2 2)  (602 162)  (602 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (19 2)  (619 162)  (619 162)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (28 2)  (628 162)  (628 162)  routing T_12_10.lc_trk_g2_2 <X> T_12_10.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 162)  (629 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 162)  (632 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 162)  (633 162)  routing T_12_10.lc_trk_g2_0 <X> T_12_10.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 162)  (636 162)  LC_1 Logic Functioning bit
 (37 2)  (637 162)  (637 162)  LC_1 Logic Functioning bit
 (38 2)  (638 162)  (638 162)  LC_1 Logic Functioning bit
 (39 2)  (639 162)  (639 162)  LC_1 Logic Functioning bit
 (41 2)  (641 162)  (641 162)  LC_1 Logic Functioning bit
 (43 2)  (643 162)  (643 162)  LC_1 Logic Functioning bit
 (0 3)  (600 163)  (600 163)  routing T_12_10.glb_netwk_3 <X> T_12_10.wire_logic_cluster/lc_7/clk
 (30 3)  (630 163)  (630 163)  routing T_12_10.lc_trk_g2_2 <X> T_12_10.wire_logic_cluster/lc_1/in_1
 (36 3)  (636 163)  (636 163)  LC_1 Logic Functioning bit
 (37 3)  (637 163)  (637 163)  LC_1 Logic Functioning bit
 (38 3)  (638 163)  (638 163)  LC_1 Logic Functioning bit
 (39 3)  (639 163)  (639 163)  LC_1 Logic Functioning bit
 (41 3)  (641 163)  (641 163)  LC_1 Logic Functioning bit
 (43 3)  (643 163)  (643 163)  LC_1 Logic Functioning bit
 (15 4)  (615 164)  (615 164)  routing T_12_10.top_op_1 <X> T_12_10.lc_trk_g1_1
 (17 4)  (617 164)  (617 164)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (27 4)  (627 164)  (627 164)  routing T_12_10.lc_trk_g1_2 <X> T_12_10.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 164)  (629 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 164)  (632 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 164)  (633 164)  routing T_12_10.lc_trk_g3_2 <X> T_12_10.wire_logic_cluster/lc_2/in_3
 (34 4)  (634 164)  (634 164)  routing T_12_10.lc_trk_g3_2 <X> T_12_10.wire_logic_cluster/lc_2/in_3
 (45 4)  (645 164)  (645 164)  LC_2 Logic Functioning bit
 (46 4)  (646 164)  (646 164)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (18 5)  (618 165)  (618 165)  routing T_12_10.top_op_1 <X> T_12_10.lc_trk_g1_1
 (22 5)  (622 165)  (622 165)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (624 165)  (624 165)  routing T_12_10.bot_op_2 <X> T_12_10.lc_trk_g1_2
 (28 5)  (628 165)  (628 165)  routing T_12_10.lc_trk_g2_0 <X> T_12_10.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 165)  (629 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 165)  (630 165)  routing T_12_10.lc_trk_g1_2 <X> T_12_10.wire_logic_cluster/lc_2/in_1
 (31 5)  (631 165)  (631 165)  routing T_12_10.lc_trk_g3_2 <X> T_12_10.wire_logic_cluster/lc_2/in_3
 (36 5)  (636 165)  (636 165)  LC_2 Logic Functioning bit
 (38 5)  (638 165)  (638 165)  LC_2 Logic Functioning bit
 (8 6)  (608 166)  (608 166)  routing T_12_10.sp4_h_r_8 <X> T_12_10.sp4_h_l_41
 (10 6)  (610 166)  (610 166)  routing T_12_10.sp4_h_r_8 <X> T_12_10.sp4_h_l_41
 (14 6)  (614 166)  (614 166)  routing T_12_10.bnr_op_4 <X> T_12_10.lc_trk_g1_4
 (14 7)  (614 167)  (614 167)  routing T_12_10.bnr_op_4 <X> T_12_10.lc_trk_g1_4
 (17 7)  (617 167)  (617 167)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (14 8)  (614 168)  (614 168)  routing T_12_10.bnl_op_0 <X> T_12_10.lc_trk_g2_0
 (22 8)  (622 168)  (622 168)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (25 8)  (625 168)  (625 168)  routing T_12_10.bnl_op_2 <X> T_12_10.lc_trk_g2_2
 (26 8)  (626 168)  (626 168)  routing T_12_10.lc_trk_g2_6 <X> T_12_10.wire_logic_cluster/lc_4/in_0
 (28 8)  (628 168)  (628 168)  routing T_12_10.lc_trk_g2_3 <X> T_12_10.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 168)  (629 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (631 168)  (631 168)  routing T_12_10.lc_trk_g1_4 <X> T_12_10.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 168)  (632 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (634 168)  (634 168)  routing T_12_10.lc_trk_g1_4 <X> T_12_10.wire_logic_cluster/lc_4/in_3
 (38 8)  (638 168)  (638 168)  LC_4 Logic Functioning bit
 (14 9)  (614 169)  (614 169)  routing T_12_10.bnl_op_0 <X> T_12_10.lc_trk_g2_0
 (17 9)  (617 169)  (617 169)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (21 9)  (621 169)  (621 169)  routing T_12_10.sp4_r_v_b_35 <X> T_12_10.lc_trk_g2_3
 (22 9)  (622 169)  (622 169)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (625 169)  (625 169)  routing T_12_10.bnl_op_2 <X> T_12_10.lc_trk_g2_2
 (26 9)  (626 169)  (626 169)  routing T_12_10.lc_trk_g2_6 <X> T_12_10.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 169)  (628 169)  routing T_12_10.lc_trk_g2_6 <X> T_12_10.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 169)  (629 169)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 169)  (630 169)  routing T_12_10.lc_trk_g2_3 <X> T_12_10.wire_logic_cluster/lc_4/in_1
 (32 9)  (632 169)  (632 169)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (634 169)  (634 169)  routing T_12_10.lc_trk_g1_1 <X> T_12_10.input_2_4
 (46 9)  (646 169)  (646 169)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (22 11)  (622 171)  (622 171)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (623 171)  (623 171)  routing T_12_10.sp4_h_r_30 <X> T_12_10.lc_trk_g2_6
 (24 11)  (624 171)  (624 171)  routing T_12_10.sp4_h_r_30 <X> T_12_10.lc_trk_g2_6
 (25 11)  (625 171)  (625 171)  routing T_12_10.sp4_h_r_30 <X> T_12_10.lc_trk_g2_6
 (25 12)  (625 172)  (625 172)  routing T_12_10.bnl_op_2 <X> T_12_10.lc_trk_g3_2
 (22 13)  (622 173)  (622 173)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (625 173)  (625 173)  routing T_12_10.bnl_op_2 <X> T_12_10.lc_trk_g3_2
 (8 14)  (608 174)  (608 174)  routing T_12_10.sp4_v_t_47 <X> T_12_10.sp4_h_l_47
 (9 14)  (609 174)  (609 174)  routing T_12_10.sp4_v_t_47 <X> T_12_10.sp4_h_l_47
 (13 14)  (613 174)  (613 174)  routing T_12_10.sp4_v_b_11 <X> T_12_10.sp4_v_t_46


LogicTile_13_10

 (27 0)  (681 160)  (681 160)  routing T_13_10.lc_trk_g3_0 <X> T_13_10.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 160)  (682 160)  routing T_13_10.lc_trk_g3_0 <X> T_13_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 160)  (683 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 160)  (686 160)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (690 160)  (690 160)  LC_0 Logic Functioning bit
 (39 0)  (693 160)  (693 160)  LC_0 Logic Functioning bit
 (41 0)  (695 160)  (695 160)  LC_0 Logic Functioning bit
 (42 0)  (696 160)  (696 160)  LC_0 Logic Functioning bit
 (44 0)  (698 160)  (698 160)  LC_0 Logic Functioning bit
 (45 0)  (699 160)  (699 160)  LC_0 Logic Functioning bit
 (36 1)  (690 161)  (690 161)  LC_0 Logic Functioning bit
 (39 1)  (693 161)  (693 161)  LC_0 Logic Functioning bit
 (41 1)  (695 161)  (695 161)  LC_0 Logic Functioning bit
 (42 1)  (696 161)  (696 161)  LC_0 Logic Functioning bit
 (50 1)  (704 161)  (704 161)  Carry_In_Mux bit 

 (0 2)  (654 162)  (654 162)  routing T_13_10.glb_netwk_3 <X> T_13_10.wire_logic_cluster/lc_7/clk
 (2 2)  (656 162)  (656 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (681 162)  (681 162)  routing T_13_10.lc_trk_g3_1 <X> T_13_10.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 162)  (682 162)  routing T_13_10.lc_trk_g3_1 <X> T_13_10.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 162)  (683 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 162)  (686 162)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (690 162)  (690 162)  LC_1 Logic Functioning bit
 (39 2)  (693 162)  (693 162)  LC_1 Logic Functioning bit
 (41 2)  (695 162)  (695 162)  LC_1 Logic Functioning bit
 (42 2)  (696 162)  (696 162)  LC_1 Logic Functioning bit
 (44 2)  (698 162)  (698 162)  LC_1 Logic Functioning bit
 (45 2)  (699 162)  (699 162)  LC_1 Logic Functioning bit
 (0 3)  (654 163)  (654 163)  routing T_13_10.glb_netwk_3 <X> T_13_10.wire_logic_cluster/lc_7/clk
 (36 3)  (690 163)  (690 163)  LC_1 Logic Functioning bit
 (39 3)  (693 163)  (693 163)  LC_1 Logic Functioning bit
 (41 3)  (695 163)  (695 163)  LC_1 Logic Functioning bit
 (42 3)  (696 163)  (696 163)  LC_1 Logic Functioning bit
 (0 4)  (654 164)  (654 164)  routing T_13_10.lc_trk_g2_2 <X> T_13_10.wire_logic_cluster/lc_7/cen
 (1 4)  (655 164)  (655 164)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (21 4)  (675 164)  (675 164)  routing T_13_10.wire_logic_cluster/lc_3/out <X> T_13_10.lc_trk_g1_3
 (22 4)  (676 164)  (676 164)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (679 164)  (679 164)  routing T_13_10.wire_logic_cluster/lc_2/out <X> T_13_10.lc_trk_g1_2
 (27 4)  (681 164)  (681 164)  routing T_13_10.lc_trk_g1_2 <X> T_13_10.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 164)  (683 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 164)  (686 164)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (690 164)  (690 164)  LC_2 Logic Functioning bit
 (39 4)  (693 164)  (693 164)  LC_2 Logic Functioning bit
 (41 4)  (695 164)  (695 164)  LC_2 Logic Functioning bit
 (42 4)  (696 164)  (696 164)  LC_2 Logic Functioning bit
 (44 4)  (698 164)  (698 164)  LC_2 Logic Functioning bit
 (45 4)  (699 164)  (699 164)  LC_2 Logic Functioning bit
 (1 5)  (655 165)  (655 165)  routing T_13_10.lc_trk_g2_2 <X> T_13_10.wire_logic_cluster/lc_7/cen
 (22 5)  (676 165)  (676 165)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (684 165)  (684 165)  routing T_13_10.lc_trk_g1_2 <X> T_13_10.wire_logic_cluster/lc_2/in_1
 (36 5)  (690 165)  (690 165)  LC_2 Logic Functioning bit
 (39 5)  (693 165)  (693 165)  LC_2 Logic Functioning bit
 (41 5)  (695 165)  (695 165)  LC_2 Logic Functioning bit
 (42 5)  (696 165)  (696 165)  LC_2 Logic Functioning bit
 (15 6)  (669 166)  (669 166)  routing T_13_10.sp12_h_r_5 <X> T_13_10.lc_trk_g1_5
 (17 6)  (671 166)  (671 166)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_5 lc_trk_g1_5
 (18 6)  (672 166)  (672 166)  routing T_13_10.sp12_h_r_5 <X> T_13_10.lc_trk_g1_5
 (27 6)  (681 166)  (681 166)  routing T_13_10.lc_trk_g1_3 <X> T_13_10.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 166)  (683 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 166)  (686 166)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (690 166)  (690 166)  LC_3 Logic Functioning bit
 (39 6)  (693 166)  (693 166)  LC_3 Logic Functioning bit
 (41 6)  (695 166)  (695 166)  LC_3 Logic Functioning bit
 (42 6)  (696 166)  (696 166)  LC_3 Logic Functioning bit
 (44 6)  (698 166)  (698 166)  LC_3 Logic Functioning bit
 (45 6)  (699 166)  (699 166)  LC_3 Logic Functioning bit
 (18 7)  (672 167)  (672 167)  routing T_13_10.sp12_h_r_5 <X> T_13_10.lc_trk_g1_5
 (30 7)  (684 167)  (684 167)  routing T_13_10.lc_trk_g1_3 <X> T_13_10.wire_logic_cluster/lc_3/in_1
 (36 7)  (690 167)  (690 167)  LC_3 Logic Functioning bit
 (39 7)  (693 167)  (693 167)  LC_3 Logic Functioning bit
 (41 7)  (695 167)  (695 167)  LC_3 Logic Functioning bit
 (42 7)  (696 167)  (696 167)  LC_3 Logic Functioning bit
 (25 8)  (679 168)  (679 168)  routing T_13_10.rgt_op_2 <X> T_13_10.lc_trk_g2_2
 (27 8)  (681 168)  (681 168)  routing T_13_10.lc_trk_g3_4 <X> T_13_10.wire_logic_cluster/lc_4/in_1
 (28 8)  (682 168)  (682 168)  routing T_13_10.lc_trk_g3_4 <X> T_13_10.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 168)  (683 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 168)  (684 168)  routing T_13_10.lc_trk_g3_4 <X> T_13_10.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 168)  (686 168)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (690 168)  (690 168)  LC_4 Logic Functioning bit
 (39 8)  (693 168)  (693 168)  LC_4 Logic Functioning bit
 (41 8)  (695 168)  (695 168)  LC_4 Logic Functioning bit
 (42 8)  (696 168)  (696 168)  LC_4 Logic Functioning bit
 (44 8)  (698 168)  (698 168)  LC_4 Logic Functioning bit
 (45 8)  (699 168)  (699 168)  LC_4 Logic Functioning bit
 (4 9)  (658 169)  (658 169)  routing T_13_10.sp4_h_l_47 <X> T_13_10.sp4_h_r_6
 (6 9)  (660 169)  (660 169)  routing T_13_10.sp4_h_l_47 <X> T_13_10.sp4_h_r_6
 (22 9)  (676 169)  (676 169)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (678 169)  (678 169)  routing T_13_10.rgt_op_2 <X> T_13_10.lc_trk_g2_2
 (36 9)  (690 169)  (690 169)  LC_4 Logic Functioning bit
 (39 9)  (693 169)  (693 169)  LC_4 Logic Functioning bit
 (41 9)  (695 169)  (695 169)  LC_4 Logic Functioning bit
 (42 9)  (696 169)  (696 169)  LC_4 Logic Functioning bit
 (27 10)  (681 170)  (681 170)  routing T_13_10.lc_trk_g3_5 <X> T_13_10.wire_logic_cluster/lc_5/in_1
 (28 10)  (682 170)  (682 170)  routing T_13_10.lc_trk_g3_5 <X> T_13_10.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 170)  (683 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 170)  (684 170)  routing T_13_10.lc_trk_g3_5 <X> T_13_10.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 170)  (686 170)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (690 170)  (690 170)  LC_5 Logic Functioning bit
 (39 10)  (693 170)  (693 170)  LC_5 Logic Functioning bit
 (41 10)  (695 170)  (695 170)  LC_5 Logic Functioning bit
 (42 10)  (696 170)  (696 170)  LC_5 Logic Functioning bit
 (45 10)  (699 170)  (699 170)  LC_5 Logic Functioning bit
 (36 11)  (690 171)  (690 171)  LC_5 Logic Functioning bit
 (39 11)  (693 171)  (693 171)  LC_5 Logic Functioning bit
 (41 11)  (695 171)  (695 171)  LC_5 Logic Functioning bit
 (42 11)  (696 171)  (696 171)  LC_5 Logic Functioning bit
 (14 12)  (668 172)  (668 172)  routing T_13_10.wire_logic_cluster/lc_0/out <X> T_13_10.lc_trk_g3_0
 (17 12)  (671 172)  (671 172)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 172)  (672 172)  routing T_13_10.wire_logic_cluster/lc_1/out <X> T_13_10.lc_trk_g3_1
 (17 13)  (671 173)  (671 173)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (1 14)  (655 174)  (655 174)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (668 174)  (668 174)  routing T_13_10.wire_logic_cluster/lc_4/out <X> T_13_10.lc_trk_g3_4
 (17 14)  (671 174)  (671 174)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (672 174)  (672 174)  routing T_13_10.wire_logic_cluster/lc_5/out <X> T_13_10.lc_trk_g3_5
 (0 15)  (654 175)  (654 175)  routing T_13_10.lc_trk_g1_5 <X> T_13_10.wire_logic_cluster/lc_7/s_r
 (1 15)  (655 175)  (655 175)  routing T_13_10.lc_trk_g1_5 <X> T_13_10.wire_logic_cluster/lc_7/s_r
 (17 15)  (671 175)  (671 175)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4


LogicTile_14_10

 (14 0)  (722 160)  (722 160)  routing T_14_10.lft_op_0 <X> T_14_10.lc_trk_g0_0
 (21 0)  (729 160)  (729 160)  routing T_14_10.lft_op_3 <X> T_14_10.lc_trk_g0_3
 (22 0)  (730 160)  (730 160)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (732 160)  (732 160)  routing T_14_10.lft_op_3 <X> T_14_10.lc_trk_g0_3
 (27 0)  (735 160)  (735 160)  routing T_14_10.lc_trk_g1_4 <X> T_14_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 160)  (737 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 160)  (738 160)  routing T_14_10.lc_trk_g1_4 <X> T_14_10.wire_logic_cluster/lc_0/in_1
 (32 0)  (740 160)  (740 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (742 160)  (742 160)  routing T_14_10.lc_trk_g1_2 <X> T_14_10.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 160)  (744 160)  LC_0 Logic Functioning bit
 (37 0)  (745 160)  (745 160)  LC_0 Logic Functioning bit
 (38 0)  (746 160)  (746 160)  LC_0 Logic Functioning bit
 (39 0)  (747 160)  (747 160)  LC_0 Logic Functioning bit
 (40 0)  (748 160)  (748 160)  LC_0 Logic Functioning bit
 (42 0)  (750 160)  (750 160)  LC_0 Logic Functioning bit
 (15 1)  (723 161)  (723 161)  routing T_14_10.lft_op_0 <X> T_14_10.lc_trk_g0_0
 (17 1)  (725 161)  (725 161)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (31 1)  (739 161)  (739 161)  routing T_14_10.lc_trk_g1_2 <X> T_14_10.wire_logic_cluster/lc_0/in_3
 (36 1)  (744 161)  (744 161)  LC_0 Logic Functioning bit
 (37 1)  (745 161)  (745 161)  LC_0 Logic Functioning bit
 (38 1)  (746 161)  (746 161)  LC_0 Logic Functioning bit
 (39 1)  (747 161)  (747 161)  LC_0 Logic Functioning bit
 (40 1)  (748 161)  (748 161)  LC_0 Logic Functioning bit
 (42 1)  (750 161)  (750 161)  LC_0 Logic Functioning bit
 (8 4)  (716 164)  (716 164)  routing T_14_10.sp4_v_b_4 <X> T_14_10.sp4_h_r_4
 (9 4)  (717 164)  (717 164)  routing T_14_10.sp4_v_b_4 <X> T_14_10.sp4_h_r_4
 (14 4)  (722 164)  (722 164)  routing T_14_10.wire_logic_cluster/lc_0/out <X> T_14_10.lc_trk_g1_0
 (15 4)  (723 164)  (723 164)  routing T_14_10.lft_op_1 <X> T_14_10.lc_trk_g1_1
 (17 4)  (725 164)  (725 164)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (726 164)  (726 164)  routing T_14_10.lft_op_1 <X> T_14_10.lc_trk_g1_1
 (25 4)  (733 164)  (733 164)  routing T_14_10.lft_op_2 <X> T_14_10.lc_trk_g1_2
 (26 4)  (734 164)  (734 164)  routing T_14_10.lc_trk_g3_7 <X> T_14_10.wire_logic_cluster/lc_2/in_0
 (32 4)  (740 164)  (740 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 164)  (741 164)  routing T_14_10.lc_trk_g2_3 <X> T_14_10.wire_logic_cluster/lc_2/in_3
 (41 4)  (749 164)  (749 164)  LC_2 Logic Functioning bit
 (43 4)  (751 164)  (751 164)  LC_2 Logic Functioning bit
 (17 5)  (725 165)  (725 165)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (730 165)  (730 165)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (732 165)  (732 165)  routing T_14_10.lft_op_2 <X> T_14_10.lc_trk_g1_2
 (26 5)  (734 165)  (734 165)  routing T_14_10.lc_trk_g3_7 <X> T_14_10.wire_logic_cluster/lc_2/in_0
 (27 5)  (735 165)  (735 165)  routing T_14_10.lc_trk_g3_7 <X> T_14_10.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 165)  (736 165)  routing T_14_10.lc_trk_g3_7 <X> T_14_10.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 165)  (737 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (739 165)  (739 165)  routing T_14_10.lc_trk_g2_3 <X> T_14_10.wire_logic_cluster/lc_2/in_3
 (40 5)  (748 165)  (748 165)  LC_2 Logic Functioning bit
 (42 5)  (750 165)  (750 165)  LC_2 Logic Functioning bit
 (14 6)  (722 166)  (722 166)  routing T_14_10.lft_op_4 <X> T_14_10.lc_trk_g1_4
 (15 6)  (723 166)  (723 166)  routing T_14_10.lft_op_5 <X> T_14_10.lc_trk_g1_5
 (17 6)  (725 166)  (725 166)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (726 166)  (726 166)  routing T_14_10.lft_op_5 <X> T_14_10.lc_trk_g1_5
 (15 7)  (723 167)  (723 167)  routing T_14_10.lft_op_4 <X> T_14_10.lc_trk_g1_4
 (17 7)  (725 167)  (725 167)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (22 8)  (730 168)  (730 168)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (21 9)  (729 169)  (729 169)  routing T_14_10.sp4_r_v_b_35 <X> T_14_10.lc_trk_g2_3
 (5 10)  (713 170)  (713 170)  routing T_14_10.sp4_v_t_37 <X> T_14_10.sp4_h_l_43
 (27 10)  (735 170)  (735 170)  routing T_14_10.lc_trk_g1_5 <X> T_14_10.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 170)  (737 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 170)  (738 170)  routing T_14_10.lc_trk_g1_5 <X> T_14_10.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 170)  (740 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (742 170)  (742 170)  routing T_14_10.lc_trk_g1_1 <X> T_14_10.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 170)  (744 170)  LC_5 Logic Functioning bit
 (38 10)  (746 170)  (746 170)  LC_5 Logic Functioning bit
 (4 11)  (712 171)  (712 171)  routing T_14_10.sp4_v_t_37 <X> T_14_10.sp4_h_l_43
 (6 11)  (714 171)  (714 171)  routing T_14_10.sp4_v_t_37 <X> T_14_10.sp4_h_l_43
 (36 11)  (744 171)  (744 171)  LC_5 Logic Functioning bit
 (38 11)  (746 171)  (746 171)  LC_5 Logic Functioning bit
 (29 12)  (737 172)  (737 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (740 172)  (740 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (742 172)  (742 172)  routing T_14_10.lc_trk_g1_0 <X> T_14_10.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 172)  (744 172)  LC_6 Logic Functioning bit
 (37 12)  (745 172)  (745 172)  LC_6 Logic Functioning bit
 (38 12)  (746 172)  (746 172)  LC_6 Logic Functioning bit
 (39 12)  (747 172)  (747 172)  LC_6 Logic Functioning bit
 (40 12)  (748 172)  (748 172)  LC_6 Logic Functioning bit
 (41 12)  (749 172)  (749 172)  LC_6 Logic Functioning bit
 (42 12)  (750 172)  (750 172)  LC_6 Logic Functioning bit
 (50 12)  (758 172)  (758 172)  Cascade bit: LH_LC06_inmux02_5

 (29 13)  (737 173)  (737 173)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 173)  (738 173)  routing T_14_10.lc_trk_g0_3 <X> T_14_10.wire_logic_cluster/lc_6/in_1
 (36 13)  (744 173)  (744 173)  LC_6 Logic Functioning bit
 (37 13)  (745 173)  (745 173)  LC_6 Logic Functioning bit
 (38 13)  (746 173)  (746 173)  LC_6 Logic Functioning bit
 (39 13)  (747 173)  (747 173)  LC_6 Logic Functioning bit
 (40 13)  (748 173)  (748 173)  LC_6 Logic Functioning bit
 (41 13)  (749 173)  (749 173)  LC_6 Logic Functioning bit
 (42 13)  (750 173)  (750 173)  LC_6 Logic Functioning bit
 (43 13)  (751 173)  (751 173)  LC_6 Logic Functioning bit
 (22 14)  (730 174)  (730 174)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_t_12 lc_trk_g3_7
 (23 14)  (731 174)  (731 174)  routing T_14_10.sp12_v_t_12 <X> T_14_10.lc_trk_g3_7
 (31 14)  (739 174)  (739 174)  routing T_14_10.lc_trk_g3_7 <X> T_14_10.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 174)  (740 174)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 174)  (741 174)  routing T_14_10.lc_trk_g3_7 <X> T_14_10.wire_logic_cluster/lc_7/in_3
 (34 14)  (742 174)  (742 174)  routing T_14_10.lc_trk_g3_7 <X> T_14_10.wire_logic_cluster/lc_7/in_3
 (39 14)  (747 174)  (747 174)  LC_7 Logic Functioning bit
 (47 14)  (755 174)  (755 174)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (50 14)  (758 174)  (758 174)  Cascade bit: LH_LC07_inmux02_5

 (26 15)  (734 175)  (734 175)  routing T_14_10.lc_trk_g2_3 <X> T_14_10.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 175)  (736 175)  routing T_14_10.lc_trk_g2_3 <X> T_14_10.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 175)  (737 175)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (739 175)  (739 175)  routing T_14_10.lc_trk_g3_7 <X> T_14_10.wire_logic_cluster/lc_7/in_3
 (38 15)  (746 175)  (746 175)  LC_7 Logic Functioning bit


LogicTile_15_10

 (8 0)  (770 160)  (770 160)  routing T_15_10.sp4_h_l_36 <X> T_15_10.sp4_h_r_1
 (25 0)  (787 160)  (787 160)  routing T_15_10.lft_op_2 <X> T_15_10.lc_trk_g0_2
 (22 1)  (784 161)  (784 161)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (786 161)  (786 161)  routing T_15_10.lft_op_2 <X> T_15_10.lc_trk_g0_2
 (0 2)  (762 162)  (762 162)  routing T_15_10.glb_netwk_3 <X> T_15_10.wire_logic_cluster/lc_7/clk
 (2 2)  (764 162)  (764 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (25 2)  (787 162)  (787 162)  routing T_15_10.lft_op_6 <X> T_15_10.lc_trk_g0_6
 (0 3)  (762 163)  (762 163)  routing T_15_10.glb_netwk_3 <X> T_15_10.wire_logic_cluster/lc_7/clk
 (22 3)  (784 163)  (784 163)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (786 163)  (786 163)  routing T_15_10.lft_op_6 <X> T_15_10.lc_trk_g0_6
 (1 4)  (763 164)  (763 164)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (1 5)  (763 165)  (763 165)  routing T_15_10.lc_trk_g0_2 <X> T_15_10.wire_logic_cluster/lc_7/cen
 (21 6)  (783 166)  (783 166)  routing T_15_10.wire_logic_cluster/lc_7/out <X> T_15_10.lc_trk_g1_7
 (22 6)  (784 166)  (784 166)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 14)  (789 174)  (789 174)  routing T_15_10.lc_trk_g1_7 <X> T_15_10.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 174)  (791 174)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 174)  (792 174)  routing T_15_10.lc_trk_g1_7 <X> T_15_10.wire_logic_cluster/lc_7/in_1
 (31 14)  (793 174)  (793 174)  routing T_15_10.lc_trk_g0_6 <X> T_15_10.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 174)  (794 174)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (798 174)  (798 174)  LC_7 Logic Functioning bit
 (38 14)  (800 174)  (800 174)  LC_7 Logic Functioning bit
 (40 14)  (802 174)  (802 174)  LC_7 Logic Functioning bit
 (42 14)  (804 174)  (804 174)  LC_7 Logic Functioning bit
 (45 14)  (807 174)  (807 174)  LC_7 Logic Functioning bit
 (5 15)  (767 175)  (767 175)  routing T_15_10.sp4_h_l_44 <X> T_15_10.sp4_v_t_44
 (30 15)  (792 175)  (792 175)  routing T_15_10.lc_trk_g1_7 <X> T_15_10.wire_logic_cluster/lc_7/in_1
 (31 15)  (793 175)  (793 175)  routing T_15_10.lc_trk_g0_6 <X> T_15_10.wire_logic_cluster/lc_7/in_3
 (36 15)  (798 175)  (798 175)  LC_7 Logic Functioning bit
 (38 15)  (800 175)  (800 175)  LC_7 Logic Functioning bit
 (40 15)  (802 175)  (802 175)  LC_7 Logic Functioning bit
 (42 15)  (804 175)  (804 175)  LC_7 Logic Functioning bit
 (46 15)  (808 175)  (808 175)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_16_10

 (8 3)  (824 163)  (824 163)  routing T_16_10.sp4_h_r_1 <X> T_16_10.sp4_v_t_36
 (9 3)  (825 163)  (825 163)  routing T_16_10.sp4_h_r_1 <X> T_16_10.sp4_v_t_36


LogicTile_17_10

 (27 0)  (901 160)  (901 160)  routing T_17_10.lc_trk_g3_0 <X> T_17_10.wire_logic_cluster/lc_0/in_1
 (28 0)  (902 160)  (902 160)  routing T_17_10.lc_trk_g3_0 <X> T_17_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 160)  (903 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (906 160)  (906 160)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (910 160)  (910 160)  LC_0 Logic Functioning bit
 (39 0)  (913 160)  (913 160)  LC_0 Logic Functioning bit
 (41 0)  (915 160)  (915 160)  LC_0 Logic Functioning bit
 (42 0)  (916 160)  (916 160)  LC_0 Logic Functioning bit
 (44 0)  (918 160)  (918 160)  LC_0 Logic Functioning bit
 (45 0)  (919 160)  (919 160)  LC_0 Logic Functioning bit
 (36 1)  (910 161)  (910 161)  LC_0 Logic Functioning bit
 (39 1)  (913 161)  (913 161)  LC_0 Logic Functioning bit
 (41 1)  (915 161)  (915 161)  LC_0 Logic Functioning bit
 (42 1)  (916 161)  (916 161)  LC_0 Logic Functioning bit
 (49 1)  (923 161)  (923 161)  Carry_In_Mux bit 

 (0 2)  (874 162)  (874 162)  routing T_17_10.glb_netwk_3 <X> T_17_10.wire_logic_cluster/lc_7/clk
 (2 2)  (876 162)  (876 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (901 162)  (901 162)  routing T_17_10.lc_trk_g3_1 <X> T_17_10.wire_logic_cluster/lc_1/in_1
 (28 2)  (902 162)  (902 162)  routing T_17_10.lc_trk_g3_1 <X> T_17_10.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 162)  (903 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (906 162)  (906 162)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (910 162)  (910 162)  LC_1 Logic Functioning bit
 (39 2)  (913 162)  (913 162)  LC_1 Logic Functioning bit
 (41 2)  (915 162)  (915 162)  LC_1 Logic Functioning bit
 (42 2)  (916 162)  (916 162)  LC_1 Logic Functioning bit
 (45 2)  (919 162)  (919 162)  LC_1 Logic Functioning bit
 (0 3)  (874 163)  (874 163)  routing T_17_10.glb_netwk_3 <X> T_17_10.wire_logic_cluster/lc_7/clk
 (36 3)  (910 163)  (910 163)  LC_1 Logic Functioning bit
 (39 3)  (913 163)  (913 163)  LC_1 Logic Functioning bit
 (41 3)  (915 163)  (915 163)  LC_1 Logic Functioning bit
 (42 3)  (916 163)  (916 163)  LC_1 Logic Functioning bit
 (5 11)  (879 171)  (879 171)  routing T_17_10.sp4_h_l_43 <X> T_17_10.sp4_v_t_43
 (14 11)  (888 171)  (888 171)  routing T_17_10.sp4_r_v_b_36 <X> T_17_10.lc_trk_g2_4
 (17 11)  (891 171)  (891 171)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (14 12)  (888 172)  (888 172)  routing T_17_10.wire_logic_cluster/lc_0/out <X> T_17_10.lc_trk_g3_0
 (17 12)  (891 172)  (891 172)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (892 172)  (892 172)  routing T_17_10.wire_logic_cluster/lc_1/out <X> T_17_10.lc_trk_g3_1
 (17 13)  (891 173)  (891 173)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (19 13)  (893 173)  (893 173)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (0 14)  (874 174)  (874 174)  routing T_17_10.lc_trk_g2_4 <X> T_17_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 174)  (875 174)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (875 175)  (875 175)  routing T_17_10.lc_trk_g2_4 <X> T_17_10.wire_logic_cluster/lc_7/s_r
 (8 15)  (882 175)  (882 175)  routing T_17_10.sp4_h_r_10 <X> T_17_10.sp4_v_t_47
 (9 15)  (883 175)  (883 175)  routing T_17_10.sp4_h_r_10 <X> T_17_10.sp4_v_t_47


LogicTile_18_10

 (4 1)  (932 161)  (932 161)  routing T_18_10.sp4_h_l_41 <X> T_18_10.sp4_h_r_0
 (6 1)  (934 161)  (934 161)  routing T_18_10.sp4_h_l_41 <X> T_18_10.sp4_h_r_0
 (11 13)  (939 173)  (939 173)  routing T_18_10.sp4_h_l_38 <X> T_18_10.sp4_h_r_11
 (13 13)  (941 173)  (941 173)  routing T_18_10.sp4_h_l_38 <X> T_18_10.sp4_h_r_11


LogicTile_19_10

 (8 0)  (990 160)  (990 160)  routing T_19_10.sp4_h_l_36 <X> T_19_10.sp4_h_r_1


LogicTile_21_10

 (8 14)  (1098 174)  (1098 174)  routing T_21_10.sp4_h_r_10 <X> T_21_10.sp4_h_l_47


LogicTile_22_10

 (4 0)  (1148 160)  (1148 160)  routing T_22_10.sp4_h_l_37 <X> T_22_10.sp4_v_b_0
 (5 1)  (1149 161)  (1149 161)  routing T_22_10.sp4_h_l_37 <X> T_22_10.sp4_v_b_0
 (6 1)  (1150 161)  (1150 161)  routing T_22_10.sp4_h_l_37 <X> T_22_10.sp4_h_r_0
 (11 9)  (1155 169)  (1155 169)  routing T_22_10.sp4_h_l_37 <X> T_22_10.sp4_h_r_8
 (13 9)  (1157 169)  (1157 169)  routing T_22_10.sp4_h_l_37 <X> T_22_10.sp4_h_r_8
 (13 12)  (1157 172)  (1157 172)  routing T_22_10.sp4_h_l_46 <X> T_22_10.sp4_v_b_11
 (12 13)  (1156 173)  (1156 173)  routing T_22_10.sp4_h_l_46 <X> T_22_10.sp4_v_b_11


LogicTile_23_10

 (9 4)  (1207 164)  (1207 164)  routing T_23_10.sp4_h_l_36 <X> T_23_10.sp4_h_r_4
 (10 4)  (1208 164)  (1208 164)  routing T_23_10.sp4_h_l_36 <X> T_23_10.sp4_h_r_4
 (6 6)  (1204 166)  (1204 166)  routing T_23_10.sp4_v_b_0 <X> T_23_10.sp4_v_t_38
 (5 7)  (1203 167)  (1203 167)  routing T_23_10.sp4_v_b_0 <X> T_23_10.sp4_v_t_38


RAM_Tile_25_10

 (7 0)  (1313 160)  (1313 160)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 161)  (1313 161)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 162)  (1306 162)  routing T_25_10.glb_netwk_3 <X> T_25_10.wire_bram/ram/WCLK
 (2 2)  (1308 162)  (1308 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (1313 162)  (1313 162)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (1306 163)  (1306 163)  routing T_25_10.glb_netwk_3 <X> T_25_10.wire_bram/ram/WCLK
 (7 3)  (1313 163)  (1313 163)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (1313 164)  (1313 164)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_5

 (7 5)  (1313 165)  (1313 165)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_4

 (7 6)  (1313 166)  (1313 166)  Cascade buffer Enable bit: MEMT_LC01_inmux00_bram_cbit_7

 (7 7)  (1313 167)  (1313 167)  Cascade bit: MEMT_LC01_inmux00_bram_cbit_6

 (27 8)  (1333 168)  (1333 168)  routing T_25_10.lc_trk_g3_4 <X> T_25_10.wire_bram/ram/WDATA_3
 (28 8)  (1334 168)  (1334 168)  routing T_25_10.lc_trk_g3_4 <X> T_25_10.wire_bram/ram/WDATA_3
 (29 8)  (1335 168)  (1335 168)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_4 wire_bram/ram/WDATA_3
 (30 8)  (1336 168)  (1336 168)  routing T_25_10.lc_trk_g3_4 <X> T_25_10.wire_bram/ram/WDATA_3
 (38 9)  (1344 169)  (1344 169)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_3 sp12_h_r_16
 (0 14)  (1306 174)  (1306 174)  routing T_25_10.lc_trk_g3_5 <X> T_25_10.wire_bram/ram/WE
 (1 14)  (1307 174)  (1307 174)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (10 14)  (1316 174)  (1316 174)  routing T_25_10.sp4_v_b_5 <X> T_25_10.sp4_h_l_47
 (15 14)  (1321 174)  (1321 174)  routing T_25_10.sp4_h_r_45 <X> T_25_10.lc_trk_g3_5
 (16 14)  (1322 174)  (1322 174)  routing T_25_10.sp4_h_r_45 <X> T_25_10.lc_trk_g3_5
 (17 14)  (1323 174)  (1323 174)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (1324 174)  (1324 174)  routing T_25_10.sp4_h_r_45 <X> T_25_10.lc_trk_g3_5
 (0 15)  (1306 175)  (1306 175)  routing T_25_10.lc_trk_g3_5 <X> T_25_10.wire_bram/ram/WE
 (1 15)  (1307 175)  (1307 175)  routing T_25_10.lc_trk_g3_5 <X> T_25_10.wire_bram/ram/WE
 (14 15)  (1320 175)  (1320 175)  routing T_25_10.sp4_h_l_17 <X> T_25_10.lc_trk_g3_4
 (15 15)  (1321 175)  (1321 175)  routing T_25_10.sp4_h_l_17 <X> T_25_10.lc_trk_g3_4
 (16 15)  (1322 175)  (1322 175)  routing T_25_10.sp4_h_l_17 <X> T_25_10.lc_trk_g3_4
 (17 15)  (1323 175)  (1323 175)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (18 15)  (1324 175)  (1324 175)  routing T_25_10.sp4_h_r_45 <X> T_25_10.lc_trk_g3_5


LogicTile_26_10

 (13 4)  (1361 164)  (1361 164)  routing T_26_10.sp4_v_t_40 <X> T_26_10.sp4_v_b_5
 (4 6)  (1352 166)  (1352 166)  routing T_26_10.sp4_v_b_3 <X> T_26_10.sp4_v_t_38
 (11 6)  (1359 166)  (1359 166)  routing T_26_10.sp4_h_l_37 <X> T_26_10.sp4_v_t_40


IO_Tile_0_9



LogicTile_1_9



LogicTile_2_9



LogicTile_3_9



LogicTile_4_9



LogicTile_5_9



LogicTile_6_9



LogicTile_7_9



RAM_Tile_8_9

 (7 1)  (403 145)  (403 145)  Ram config bit: MEMB_Power_Up_Control

 (2 2)  (398 146)  (398 146)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_bram/ram/RCLK
 (0 3)  (396 147)  (396 147)  routing T_8_9.lc_trk_g1_1 <X> T_8_9.wire_bram/ram/RCLK
 (2 3)  (398 147)  (398 147)  routing T_8_9.lc_trk_g1_1 <X> T_8_9.wire_bram/ram/RCLK
 (15 4)  (411 148)  (411 148)  routing T_8_9.sp4_h_r_9 <X> T_8_9.lc_trk_g1_1
 (16 4)  (412 148)  (412 148)  routing T_8_9.sp4_h_r_9 <X> T_8_9.lc_trk_g1_1
 (17 4)  (413 148)  (413 148)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (414 148)  (414 148)  routing T_8_9.sp4_h_r_9 <X> T_8_9.lc_trk_g1_1
 (17 6)  (413 150)  (413 150)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (18 7)  (414 151)  (414 151)  routing T_8_9.sp4_r_v_b_29 <X> T_8_9.lc_trk_g1_5
 (27 8)  (423 152)  (423 152)  routing T_8_9.lc_trk_g3_4 <X> T_8_9.wire_bram/ram/WDATA_11
 (28 8)  (424 152)  (424 152)  routing T_8_9.lc_trk_g3_4 <X> T_8_9.wire_bram/ram/WDATA_11
 (29 8)  (425 152)  (425 152)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_4 wire_bram/ram/WDATA_11
 (30 8)  (426 152)  (426 152)  routing T_8_9.lc_trk_g3_4 <X> T_8_9.wire_bram/ram/WDATA_11
 (39 8)  (435 152)  (435 152)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_11 sp4_v_b_40
 (7 10)  (403 154)  (403 154)  Column buffer control bit: MEMB_colbuf_cntl_3

 (1 14)  (397 158)  (397 158)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (14 14)  (410 158)  (410 158)  routing T_8_9.sp4_v_b_28 <X> T_8_9.lc_trk_g3_4
 (0 15)  (396 159)  (396 159)  routing T_8_9.lc_trk_g1_5 <X> T_8_9.wire_bram/ram/RE
 (1 15)  (397 159)  (397 159)  routing T_8_9.lc_trk_g1_5 <X> T_8_9.wire_bram/ram/RE
 (16 15)  (412 159)  (412 159)  routing T_8_9.sp4_v_b_28 <X> T_8_9.lc_trk_g3_4
 (17 15)  (413 159)  (413 159)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_28 lc_trk_g3_4


LogicTile_9_9



LogicTile_10_9



LogicTile_11_9

 (27 0)  (573 144)  (573 144)  routing T_11_9.lc_trk_g3_0 <X> T_11_9.wire_logic_cluster/lc_0/in_1
 (28 0)  (574 144)  (574 144)  routing T_11_9.lc_trk_g3_0 <X> T_11_9.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 144)  (575 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (578 144)  (578 144)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (582 144)  (582 144)  LC_0 Logic Functioning bit
 (39 0)  (585 144)  (585 144)  LC_0 Logic Functioning bit
 (41 0)  (587 144)  (587 144)  LC_0 Logic Functioning bit
 (42 0)  (588 144)  (588 144)  LC_0 Logic Functioning bit
 (44 0)  (590 144)  (590 144)  LC_0 Logic Functioning bit
 (45 0)  (591 144)  (591 144)  LC_0 Logic Functioning bit
 (36 1)  (582 145)  (582 145)  LC_0 Logic Functioning bit
 (39 1)  (585 145)  (585 145)  LC_0 Logic Functioning bit
 (41 1)  (587 145)  (587 145)  LC_0 Logic Functioning bit
 (42 1)  (588 145)  (588 145)  LC_0 Logic Functioning bit
 (50 1)  (596 145)  (596 145)  Carry_In_Mux bit 

 (0 2)  (546 146)  (546 146)  routing T_11_9.glb_netwk_3 <X> T_11_9.wire_logic_cluster/lc_7/clk
 (2 2)  (548 146)  (548 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (25 2)  (571 146)  (571 146)  routing T_11_9.sp4_h_l_11 <X> T_11_9.lc_trk_g0_6
 (27 2)  (573 146)  (573 146)  routing T_11_9.lc_trk_g3_1 <X> T_11_9.wire_logic_cluster/lc_1/in_1
 (28 2)  (574 146)  (574 146)  routing T_11_9.lc_trk_g3_1 <X> T_11_9.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 146)  (575 146)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (578 146)  (578 146)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (582 146)  (582 146)  LC_1 Logic Functioning bit
 (39 2)  (585 146)  (585 146)  LC_1 Logic Functioning bit
 (41 2)  (587 146)  (587 146)  LC_1 Logic Functioning bit
 (42 2)  (588 146)  (588 146)  LC_1 Logic Functioning bit
 (44 2)  (590 146)  (590 146)  LC_1 Logic Functioning bit
 (45 2)  (591 146)  (591 146)  LC_1 Logic Functioning bit
 (46 2)  (592 146)  (592 146)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (546 147)  (546 147)  routing T_11_9.glb_netwk_3 <X> T_11_9.wire_logic_cluster/lc_7/clk
 (14 3)  (560 147)  (560 147)  routing T_11_9.sp4_r_v_b_28 <X> T_11_9.lc_trk_g0_4
 (17 3)  (563 147)  (563 147)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (22 3)  (568 147)  (568 147)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (569 147)  (569 147)  routing T_11_9.sp4_h_l_11 <X> T_11_9.lc_trk_g0_6
 (24 3)  (570 147)  (570 147)  routing T_11_9.sp4_h_l_11 <X> T_11_9.lc_trk_g0_6
 (25 3)  (571 147)  (571 147)  routing T_11_9.sp4_h_l_11 <X> T_11_9.lc_trk_g0_6
 (36 3)  (582 147)  (582 147)  LC_1 Logic Functioning bit
 (39 3)  (585 147)  (585 147)  LC_1 Logic Functioning bit
 (41 3)  (587 147)  (587 147)  LC_1 Logic Functioning bit
 (42 3)  (588 147)  (588 147)  LC_1 Logic Functioning bit
 (0 4)  (546 148)  (546 148)  routing T_11_9.lc_trk_g3_3 <X> T_11_9.wire_logic_cluster/lc_7/cen
 (1 4)  (547 148)  (547 148)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (25 4)  (571 148)  (571 148)  routing T_11_9.wire_logic_cluster/lc_2/out <X> T_11_9.lc_trk_g1_2
 (27 4)  (573 148)  (573 148)  routing T_11_9.lc_trk_g1_2 <X> T_11_9.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 148)  (575 148)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (578 148)  (578 148)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (582 148)  (582 148)  LC_2 Logic Functioning bit
 (39 4)  (585 148)  (585 148)  LC_2 Logic Functioning bit
 (41 4)  (587 148)  (587 148)  LC_2 Logic Functioning bit
 (42 4)  (588 148)  (588 148)  LC_2 Logic Functioning bit
 (44 4)  (590 148)  (590 148)  LC_2 Logic Functioning bit
 (45 4)  (591 148)  (591 148)  LC_2 Logic Functioning bit
 (0 5)  (546 149)  (546 149)  routing T_11_9.lc_trk_g3_3 <X> T_11_9.wire_logic_cluster/lc_7/cen
 (1 5)  (547 149)  (547 149)  routing T_11_9.lc_trk_g3_3 <X> T_11_9.wire_logic_cluster/lc_7/cen
 (22 5)  (568 149)  (568 149)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (576 149)  (576 149)  routing T_11_9.lc_trk_g1_2 <X> T_11_9.wire_logic_cluster/lc_2/in_1
 (36 5)  (582 149)  (582 149)  LC_2 Logic Functioning bit
 (39 5)  (585 149)  (585 149)  LC_2 Logic Functioning bit
 (41 5)  (587 149)  (587 149)  LC_2 Logic Functioning bit
 (42 5)  (588 149)  (588 149)  LC_2 Logic Functioning bit
 (17 6)  (563 150)  (563 150)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (564 150)  (564 150)  routing T_11_9.wire_logic_cluster/lc_5/out <X> T_11_9.lc_trk_g1_5
 (25 6)  (571 150)  (571 150)  routing T_11_9.wire_logic_cluster/lc_6/out <X> T_11_9.lc_trk_g1_6
 (29 6)  (575 150)  (575 150)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 150)  (576 150)  routing T_11_9.lc_trk_g0_6 <X> T_11_9.wire_logic_cluster/lc_3/in_1
 (32 6)  (578 150)  (578 150)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (582 150)  (582 150)  LC_3 Logic Functioning bit
 (39 6)  (585 150)  (585 150)  LC_3 Logic Functioning bit
 (41 6)  (587 150)  (587 150)  LC_3 Logic Functioning bit
 (42 6)  (588 150)  (588 150)  LC_3 Logic Functioning bit
 (44 6)  (590 150)  (590 150)  LC_3 Logic Functioning bit
 (45 6)  (591 150)  (591 150)  LC_3 Logic Functioning bit
 (46 6)  (592 150)  (592 150)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (22 7)  (568 151)  (568 151)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (576 151)  (576 151)  routing T_11_9.lc_trk_g0_6 <X> T_11_9.wire_logic_cluster/lc_3/in_1
 (36 7)  (582 151)  (582 151)  LC_3 Logic Functioning bit
 (39 7)  (585 151)  (585 151)  LC_3 Logic Functioning bit
 (41 7)  (587 151)  (587 151)  LC_3 Logic Functioning bit
 (42 7)  (588 151)  (588 151)  LC_3 Logic Functioning bit
 (27 8)  (573 152)  (573 152)  routing T_11_9.lc_trk_g3_4 <X> T_11_9.wire_logic_cluster/lc_4/in_1
 (28 8)  (574 152)  (574 152)  routing T_11_9.lc_trk_g3_4 <X> T_11_9.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 152)  (575 152)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 152)  (576 152)  routing T_11_9.lc_trk_g3_4 <X> T_11_9.wire_logic_cluster/lc_4/in_1
 (32 8)  (578 152)  (578 152)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (582 152)  (582 152)  LC_4 Logic Functioning bit
 (39 8)  (585 152)  (585 152)  LC_4 Logic Functioning bit
 (41 8)  (587 152)  (587 152)  LC_4 Logic Functioning bit
 (42 8)  (588 152)  (588 152)  LC_4 Logic Functioning bit
 (44 8)  (590 152)  (590 152)  LC_4 Logic Functioning bit
 (45 8)  (591 152)  (591 152)  LC_4 Logic Functioning bit
 (36 9)  (582 153)  (582 153)  LC_4 Logic Functioning bit
 (39 9)  (585 153)  (585 153)  LC_4 Logic Functioning bit
 (41 9)  (587 153)  (587 153)  LC_4 Logic Functioning bit
 (42 9)  (588 153)  (588 153)  LC_4 Logic Functioning bit
 (46 9)  (592 153)  (592 153)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (7 10)  (553 154)  (553 154)  Column buffer control bit: LH_colbuf_cntl_3

 (27 10)  (573 154)  (573 154)  routing T_11_9.lc_trk_g1_5 <X> T_11_9.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 154)  (575 154)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 154)  (576 154)  routing T_11_9.lc_trk_g1_5 <X> T_11_9.wire_logic_cluster/lc_5/in_1
 (32 10)  (578 154)  (578 154)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (582 154)  (582 154)  LC_5 Logic Functioning bit
 (39 10)  (585 154)  (585 154)  LC_5 Logic Functioning bit
 (41 10)  (587 154)  (587 154)  LC_5 Logic Functioning bit
 (42 10)  (588 154)  (588 154)  LC_5 Logic Functioning bit
 (44 10)  (590 154)  (590 154)  LC_5 Logic Functioning bit
 (45 10)  (591 154)  (591 154)  LC_5 Logic Functioning bit
 (36 11)  (582 155)  (582 155)  LC_5 Logic Functioning bit
 (39 11)  (585 155)  (585 155)  LC_5 Logic Functioning bit
 (41 11)  (587 155)  (587 155)  LC_5 Logic Functioning bit
 (42 11)  (588 155)  (588 155)  LC_5 Logic Functioning bit
 (14 12)  (560 156)  (560 156)  routing T_11_9.wire_logic_cluster/lc_0/out <X> T_11_9.lc_trk_g3_0
 (17 12)  (563 156)  (563 156)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (564 156)  (564 156)  routing T_11_9.wire_logic_cluster/lc_1/out <X> T_11_9.lc_trk_g3_1
 (22 12)  (568 156)  (568 156)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (569 156)  (569 156)  routing T_11_9.sp12_v_b_11 <X> T_11_9.lc_trk_g3_3
 (27 12)  (573 156)  (573 156)  routing T_11_9.lc_trk_g1_6 <X> T_11_9.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 156)  (575 156)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 156)  (576 156)  routing T_11_9.lc_trk_g1_6 <X> T_11_9.wire_logic_cluster/lc_6/in_1
 (32 12)  (578 156)  (578 156)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (582 156)  (582 156)  LC_6 Logic Functioning bit
 (39 12)  (585 156)  (585 156)  LC_6 Logic Functioning bit
 (41 12)  (587 156)  (587 156)  LC_6 Logic Functioning bit
 (42 12)  (588 156)  (588 156)  LC_6 Logic Functioning bit
 (44 12)  (590 156)  (590 156)  LC_6 Logic Functioning bit
 (45 12)  (591 156)  (591 156)  LC_6 Logic Functioning bit
 (17 13)  (563 157)  (563 157)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (576 157)  (576 157)  routing T_11_9.lc_trk_g1_6 <X> T_11_9.wire_logic_cluster/lc_6/in_1
 (36 13)  (582 157)  (582 157)  LC_6 Logic Functioning bit
 (39 13)  (585 157)  (585 157)  LC_6 Logic Functioning bit
 (41 13)  (587 157)  (587 157)  LC_6 Logic Functioning bit
 (42 13)  (588 157)  (588 157)  LC_6 Logic Functioning bit
 (1 14)  (547 158)  (547 158)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (560 158)  (560 158)  routing T_11_9.wire_logic_cluster/lc_4/out <X> T_11_9.lc_trk_g3_4
 (21 14)  (567 158)  (567 158)  routing T_11_9.wire_logic_cluster/lc_7/out <X> T_11_9.lc_trk_g3_7
 (22 14)  (568 158)  (568 158)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (573 158)  (573 158)  routing T_11_9.lc_trk_g3_7 <X> T_11_9.wire_logic_cluster/lc_7/in_1
 (28 14)  (574 158)  (574 158)  routing T_11_9.lc_trk_g3_7 <X> T_11_9.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 158)  (575 158)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 158)  (576 158)  routing T_11_9.lc_trk_g3_7 <X> T_11_9.wire_logic_cluster/lc_7/in_1
 (32 14)  (578 158)  (578 158)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (582 158)  (582 158)  LC_7 Logic Functioning bit
 (39 14)  (585 158)  (585 158)  LC_7 Logic Functioning bit
 (41 14)  (587 158)  (587 158)  LC_7 Logic Functioning bit
 (42 14)  (588 158)  (588 158)  LC_7 Logic Functioning bit
 (44 14)  (590 158)  (590 158)  LC_7 Logic Functioning bit
 (45 14)  (591 158)  (591 158)  LC_7 Logic Functioning bit
 (1 15)  (547 159)  (547 159)  routing T_11_9.lc_trk_g0_4 <X> T_11_9.wire_logic_cluster/lc_7/s_r
 (17 15)  (563 159)  (563 159)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (576 159)  (576 159)  routing T_11_9.lc_trk_g3_7 <X> T_11_9.wire_logic_cluster/lc_7/in_1
 (36 15)  (582 159)  (582 159)  LC_7 Logic Functioning bit
 (39 15)  (585 159)  (585 159)  LC_7 Logic Functioning bit
 (41 15)  (587 159)  (587 159)  LC_7 Logic Functioning bit
 (42 15)  (588 159)  (588 159)  LC_7 Logic Functioning bit


LogicTile_12_9

 (6 0)  (606 144)  (606 144)  routing T_12_9.sp4_v_t_44 <X> T_12_9.sp4_v_b_0
 (14 0)  (614 144)  (614 144)  routing T_12_9.lft_op_0 <X> T_12_9.lc_trk_g0_0
 (21 0)  (621 144)  (621 144)  routing T_12_9.lft_op_3 <X> T_12_9.lc_trk_g0_3
 (22 0)  (622 144)  (622 144)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (624 144)  (624 144)  routing T_12_9.lft_op_3 <X> T_12_9.lc_trk_g0_3
 (29 0)  (629 144)  (629 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 144)  (630 144)  routing T_12_9.lc_trk_g0_5 <X> T_12_9.wire_logic_cluster/lc_0/in_1
 (31 0)  (631 144)  (631 144)  routing T_12_9.lc_trk_g1_6 <X> T_12_9.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 144)  (632 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (634 144)  (634 144)  routing T_12_9.lc_trk_g1_6 <X> T_12_9.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 144)  (636 144)  LC_0 Logic Functioning bit
 (37 0)  (637 144)  (637 144)  LC_0 Logic Functioning bit
 (38 0)  (638 144)  (638 144)  LC_0 Logic Functioning bit
 (39 0)  (639 144)  (639 144)  LC_0 Logic Functioning bit
 (41 0)  (641 144)  (641 144)  LC_0 Logic Functioning bit
 (43 0)  (643 144)  (643 144)  LC_0 Logic Functioning bit
 (5 1)  (605 145)  (605 145)  routing T_12_9.sp4_v_t_44 <X> T_12_9.sp4_v_b_0
 (15 1)  (615 145)  (615 145)  routing T_12_9.lft_op_0 <X> T_12_9.lc_trk_g0_0
 (17 1)  (617 145)  (617 145)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (31 1)  (631 145)  (631 145)  routing T_12_9.lc_trk_g1_6 <X> T_12_9.wire_logic_cluster/lc_0/in_3
 (36 1)  (636 145)  (636 145)  LC_0 Logic Functioning bit
 (37 1)  (637 145)  (637 145)  LC_0 Logic Functioning bit
 (38 1)  (638 145)  (638 145)  LC_0 Logic Functioning bit
 (39 1)  (639 145)  (639 145)  LC_0 Logic Functioning bit
 (41 1)  (641 145)  (641 145)  LC_0 Logic Functioning bit
 (43 1)  (643 145)  (643 145)  LC_0 Logic Functioning bit
 (15 2)  (615 146)  (615 146)  routing T_12_9.lft_op_5 <X> T_12_9.lc_trk_g0_5
 (17 2)  (617 146)  (617 146)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (618 146)  (618 146)  routing T_12_9.lft_op_5 <X> T_12_9.lc_trk_g0_5
 (26 2)  (626 146)  (626 146)  routing T_12_9.lc_trk_g1_6 <X> T_12_9.wire_logic_cluster/lc_1/in_0
 (27 2)  (627 146)  (627 146)  routing T_12_9.lc_trk_g1_7 <X> T_12_9.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 146)  (629 146)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 146)  (630 146)  routing T_12_9.lc_trk_g1_7 <X> T_12_9.wire_logic_cluster/lc_1/in_1
 (31 2)  (631 146)  (631 146)  routing T_12_9.lc_trk_g1_5 <X> T_12_9.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 146)  (632 146)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (634 146)  (634 146)  routing T_12_9.lc_trk_g1_5 <X> T_12_9.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 146)  (636 146)  LC_1 Logic Functioning bit
 (37 2)  (637 146)  (637 146)  LC_1 Logic Functioning bit
 (38 2)  (638 146)  (638 146)  LC_1 Logic Functioning bit
 (39 2)  (639 146)  (639 146)  LC_1 Logic Functioning bit
 (41 2)  (641 146)  (641 146)  LC_1 Logic Functioning bit
 (42 2)  (642 146)  (642 146)  LC_1 Logic Functioning bit
 (43 2)  (643 146)  (643 146)  LC_1 Logic Functioning bit
 (26 3)  (626 147)  (626 147)  routing T_12_9.lc_trk_g1_6 <X> T_12_9.wire_logic_cluster/lc_1/in_0
 (27 3)  (627 147)  (627 147)  routing T_12_9.lc_trk_g1_6 <X> T_12_9.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 147)  (629 147)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 147)  (630 147)  routing T_12_9.lc_trk_g1_7 <X> T_12_9.wire_logic_cluster/lc_1/in_1
 (32 3)  (632 147)  (632 147)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (633 147)  (633 147)  routing T_12_9.lc_trk_g3_0 <X> T_12_9.input_2_1
 (34 3)  (634 147)  (634 147)  routing T_12_9.lc_trk_g3_0 <X> T_12_9.input_2_1
 (36 3)  (636 147)  (636 147)  LC_1 Logic Functioning bit
 (37 3)  (637 147)  (637 147)  LC_1 Logic Functioning bit
 (38 3)  (638 147)  (638 147)  LC_1 Logic Functioning bit
 (39 3)  (639 147)  (639 147)  LC_1 Logic Functioning bit
 (40 3)  (640 147)  (640 147)  LC_1 Logic Functioning bit
 (41 3)  (641 147)  (641 147)  LC_1 Logic Functioning bit
 (42 3)  (642 147)  (642 147)  LC_1 Logic Functioning bit
 (43 3)  (643 147)  (643 147)  LC_1 Logic Functioning bit
 (15 4)  (615 148)  (615 148)  routing T_12_9.lft_op_1 <X> T_12_9.lc_trk_g1_1
 (17 4)  (617 148)  (617 148)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (618 148)  (618 148)  routing T_12_9.lft_op_1 <X> T_12_9.lc_trk_g1_1
 (21 4)  (621 148)  (621 148)  routing T_12_9.lft_op_3 <X> T_12_9.lc_trk_g1_3
 (22 4)  (622 148)  (622 148)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (624 148)  (624 148)  routing T_12_9.lft_op_3 <X> T_12_9.lc_trk_g1_3
 (25 4)  (625 148)  (625 148)  routing T_12_9.lft_op_2 <X> T_12_9.lc_trk_g1_2
 (29 4)  (629 148)  (629 148)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (631 148)  (631 148)  routing T_12_9.lc_trk_g1_4 <X> T_12_9.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 148)  (632 148)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (634 148)  (634 148)  routing T_12_9.lc_trk_g1_4 <X> T_12_9.wire_logic_cluster/lc_2/in_3
 (50 4)  (650 148)  (650 148)  Cascade bit: LH_LC02_inmux02_5

 (22 5)  (622 149)  (622 149)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (624 149)  (624 149)  routing T_12_9.lft_op_2 <X> T_12_9.lc_trk_g1_2
 (27 5)  (627 149)  (627 149)  routing T_12_9.lc_trk_g1_1 <X> T_12_9.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 149)  (629 149)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 149)  (630 149)  routing T_12_9.lc_trk_g0_3 <X> T_12_9.wire_logic_cluster/lc_2/in_1
 (41 5)  (641 149)  (641 149)  LC_2 Logic Functioning bit
 (3 6)  (603 150)  (603 150)  routing T_12_9.sp12_h_r_0 <X> T_12_9.sp12_v_t_23
 (14 6)  (614 150)  (614 150)  routing T_12_9.lft_op_4 <X> T_12_9.lc_trk_g1_4
 (15 6)  (615 150)  (615 150)  routing T_12_9.lft_op_5 <X> T_12_9.lc_trk_g1_5
 (17 6)  (617 150)  (617 150)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (618 150)  (618 150)  routing T_12_9.lft_op_5 <X> T_12_9.lc_trk_g1_5
 (21 6)  (621 150)  (621 150)  routing T_12_9.lft_op_7 <X> T_12_9.lc_trk_g1_7
 (22 6)  (622 150)  (622 150)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (624 150)  (624 150)  routing T_12_9.lft_op_7 <X> T_12_9.lc_trk_g1_7
 (25 6)  (625 150)  (625 150)  routing T_12_9.lft_op_6 <X> T_12_9.lc_trk_g1_6
 (26 6)  (626 150)  (626 150)  routing T_12_9.lc_trk_g3_6 <X> T_12_9.wire_logic_cluster/lc_3/in_0
 (27 6)  (627 150)  (627 150)  routing T_12_9.lc_trk_g3_3 <X> T_12_9.wire_logic_cluster/lc_3/in_1
 (28 6)  (628 150)  (628 150)  routing T_12_9.lc_trk_g3_3 <X> T_12_9.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 150)  (629 150)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (631 150)  (631 150)  routing T_12_9.lc_trk_g2_4 <X> T_12_9.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 150)  (632 150)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 150)  (633 150)  routing T_12_9.lc_trk_g2_4 <X> T_12_9.wire_logic_cluster/lc_3/in_3
 (35 6)  (635 150)  (635 150)  routing T_12_9.lc_trk_g3_4 <X> T_12_9.input_2_3
 (36 6)  (636 150)  (636 150)  LC_3 Logic Functioning bit
 (3 7)  (603 151)  (603 151)  routing T_12_9.sp12_h_r_0 <X> T_12_9.sp12_v_t_23
 (15 7)  (615 151)  (615 151)  routing T_12_9.lft_op_4 <X> T_12_9.lc_trk_g1_4
 (17 7)  (617 151)  (617 151)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (22 7)  (622 151)  (622 151)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (624 151)  (624 151)  routing T_12_9.lft_op_6 <X> T_12_9.lc_trk_g1_6
 (26 7)  (626 151)  (626 151)  routing T_12_9.lc_trk_g3_6 <X> T_12_9.wire_logic_cluster/lc_3/in_0
 (27 7)  (627 151)  (627 151)  routing T_12_9.lc_trk_g3_6 <X> T_12_9.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 151)  (628 151)  routing T_12_9.lc_trk_g3_6 <X> T_12_9.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 151)  (629 151)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 151)  (630 151)  routing T_12_9.lc_trk_g3_3 <X> T_12_9.wire_logic_cluster/lc_3/in_1
 (32 7)  (632 151)  (632 151)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (633 151)  (633 151)  routing T_12_9.lc_trk_g3_4 <X> T_12_9.input_2_3
 (34 7)  (634 151)  (634 151)  routing T_12_9.lc_trk_g3_4 <X> T_12_9.input_2_3
 (48 7)  (648 151)  (648 151)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (14 8)  (614 152)  (614 152)  routing T_12_9.wire_logic_cluster/lc_0/out <X> T_12_9.lc_trk_g2_0
 (26 8)  (626 152)  (626 152)  routing T_12_9.lc_trk_g2_4 <X> T_12_9.wire_logic_cluster/lc_4/in_0
 (27 8)  (627 152)  (627 152)  routing T_12_9.lc_trk_g3_6 <X> T_12_9.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 152)  (628 152)  routing T_12_9.lc_trk_g3_6 <X> T_12_9.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 152)  (629 152)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 152)  (630 152)  routing T_12_9.lc_trk_g3_6 <X> T_12_9.wire_logic_cluster/lc_4/in_1
 (31 8)  (631 152)  (631 152)  routing T_12_9.lc_trk_g3_4 <X> T_12_9.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 152)  (632 152)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 152)  (633 152)  routing T_12_9.lc_trk_g3_4 <X> T_12_9.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 152)  (634 152)  routing T_12_9.lc_trk_g3_4 <X> T_12_9.wire_logic_cluster/lc_4/in_3
 (43 8)  (643 152)  (643 152)  LC_4 Logic Functioning bit
 (51 8)  (651 152)  (651 152)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (17 9)  (617 153)  (617 153)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (28 9)  (628 153)  (628 153)  routing T_12_9.lc_trk_g2_4 <X> T_12_9.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 153)  (629 153)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 153)  (630 153)  routing T_12_9.lc_trk_g3_6 <X> T_12_9.wire_logic_cluster/lc_4/in_1
 (32 9)  (632 153)  (632 153)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (633 153)  (633 153)  routing T_12_9.lc_trk_g3_3 <X> T_12_9.input_2_4
 (34 9)  (634 153)  (634 153)  routing T_12_9.lc_trk_g3_3 <X> T_12_9.input_2_4
 (35 9)  (635 153)  (635 153)  routing T_12_9.lc_trk_g3_3 <X> T_12_9.input_2_4
 (7 10)  (607 154)  (607 154)  Column buffer control bit: LH_colbuf_cntl_3

 (14 10)  (614 154)  (614 154)  routing T_12_9.rgt_op_4 <X> T_12_9.lc_trk_g2_4
 (29 10)  (629 154)  (629 154)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (632 154)  (632 154)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (634 154)  (634 154)  routing T_12_9.lc_trk_g1_1 <X> T_12_9.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 154)  (636 154)  LC_5 Logic Functioning bit
 (38 10)  (638 154)  (638 154)  LC_5 Logic Functioning bit
 (15 11)  (615 155)  (615 155)  routing T_12_9.rgt_op_4 <X> T_12_9.lc_trk_g2_4
 (17 11)  (617 155)  (617 155)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (36 11)  (636 155)  (636 155)  LC_5 Logic Functioning bit
 (38 11)  (638 155)  (638 155)  LC_5 Logic Functioning bit
 (22 12)  (622 156)  (622 156)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (27 12)  (627 156)  (627 156)  routing T_12_9.lc_trk_g1_4 <X> T_12_9.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 156)  (629 156)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 156)  (630 156)  routing T_12_9.lc_trk_g1_4 <X> T_12_9.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 156)  (632 156)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (634 156)  (634 156)  routing T_12_9.lc_trk_g1_2 <X> T_12_9.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 156)  (636 156)  LC_6 Logic Functioning bit
 (38 12)  (638 156)  (638 156)  LC_6 Logic Functioning bit
 (41 12)  (641 156)  (641 156)  LC_6 Logic Functioning bit
 (43 12)  (643 156)  (643 156)  LC_6 Logic Functioning bit
 (50 12)  (650 156)  (650 156)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (614 157)  (614 157)  routing T_12_9.tnl_op_0 <X> T_12_9.lc_trk_g3_0
 (15 13)  (615 157)  (615 157)  routing T_12_9.tnl_op_0 <X> T_12_9.lc_trk_g3_0
 (17 13)  (617 157)  (617 157)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (21 13)  (621 157)  (621 157)  routing T_12_9.sp4_r_v_b_43 <X> T_12_9.lc_trk_g3_3
 (26 13)  (626 157)  (626 157)  routing T_12_9.lc_trk_g1_3 <X> T_12_9.wire_logic_cluster/lc_6/in_0
 (27 13)  (627 157)  (627 157)  routing T_12_9.lc_trk_g1_3 <X> T_12_9.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 157)  (629 157)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (631 157)  (631 157)  routing T_12_9.lc_trk_g1_2 <X> T_12_9.wire_logic_cluster/lc_6/in_3
 (36 13)  (636 157)  (636 157)  LC_6 Logic Functioning bit
 (38 13)  (638 157)  (638 157)  LC_6 Logic Functioning bit
 (43 13)  (643 157)  (643 157)  LC_6 Logic Functioning bit
 (5 14)  (605 158)  (605 158)  routing T_12_9.sp4_v_t_44 <X> T_12_9.sp4_h_l_44
 (27 14)  (627 158)  (627 158)  routing T_12_9.lc_trk_g1_7 <X> T_12_9.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 158)  (629 158)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 158)  (630 158)  routing T_12_9.lc_trk_g1_7 <X> T_12_9.wire_logic_cluster/lc_7/in_1
 (32 14)  (632 158)  (632 158)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 158)  (633 158)  routing T_12_9.lc_trk_g2_0 <X> T_12_9.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 158)  (636 158)  LC_7 Logic Functioning bit
 (38 14)  (638 158)  (638 158)  LC_7 Logic Functioning bit
 (43 14)  (643 158)  (643 158)  LC_7 Logic Functioning bit
 (50 14)  (650 158)  (650 158)  Cascade bit: LH_LC07_inmux02_5

 (6 15)  (606 159)  (606 159)  routing T_12_9.sp4_v_t_44 <X> T_12_9.sp4_h_l_44
 (15 15)  (615 159)  (615 159)  routing T_12_9.sp4_v_t_33 <X> T_12_9.lc_trk_g3_4
 (16 15)  (616 159)  (616 159)  routing T_12_9.sp4_v_t_33 <X> T_12_9.lc_trk_g3_4
 (17 15)  (617 159)  (617 159)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (22 15)  (622 159)  (622 159)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (625 159)  (625 159)  routing T_12_9.sp4_r_v_b_46 <X> T_12_9.lc_trk_g3_6
 (27 15)  (627 159)  (627 159)  routing T_12_9.lc_trk_g3_0 <X> T_12_9.wire_logic_cluster/lc_7/in_0
 (28 15)  (628 159)  (628 159)  routing T_12_9.lc_trk_g3_0 <X> T_12_9.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 159)  (629 159)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 159)  (630 159)  routing T_12_9.lc_trk_g1_7 <X> T_12_9.wire_logic_cluster/lc_7/in_1


LogicTile_13_9

 (15 0)  (669 144)  (669 144)  routing T_13_9.lft_op_1 <X> T_13_9.lc_trk_g0_1
 (17 0)  (671 144)  (671 144)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (672 144)  (672 144)  routing T_13_9.lft_op_1 <X> T_13_9.lc_trk_g0_1
 (26 0)  (680 144)  (680 144)  routing T_13_9.lc_trk_g2_6 <X> T_13_9.wire_logic_cluster/lc_0/in_0
 (28 0)  (682 144)  (682 144)  routing T_13_9.lc_trk_g2_3 <X> T_13_9.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 144)  (683 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (685 144)  (685 144)  routing T_13_9.lc_trk_g3_4 <X> T_13_9.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 144)  (686 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 144)  (687 144)  routing T_13_9.lc_trk_g3_4 <X> T_13_9.wire_logic_cluster/lc_0/in_3
 (34 0)  (688 144)  (688 144)  routing T_13_9.lc_trk_g3_4 <X> T_13_9.wire_logic_cluster/lc_0/in_3
 (35 0)  (689 144)  (689 144)  routing T_13_9.lc_trk_g3_5 <X> T_13_9.input_2_0
 (53 0)  (707 144)  (707 144)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (26 1)  (680 145)  (680 145)  routing T_13_9.lc_trk_g2_6 <X> T_13_9.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 145)  (682 145)  routing T_13_9.lc_trk_g2_6 <X> T_13_9.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 145)  (683 145)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 145)  (684 145)  routing T_13_9.lc_trk_g2_3 <X> T_13_9.wire_logic_cluster/lc_0/in_1
 (32 1)  (686 145)  (686 145)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (687 145)  (687 145)  routing T_13_9.lc_trk_g3_5 <X> T_13_9.input_2_0
 (34 1)  (688 145)  (688 145)  routing T_13_9.lc_trk_g3_5 <X> T_13_9.input_2_0
 (38 1)  (692 145)  (692 145)  LC_0 Logic Functioning bit
 (22 2)  (676 146)  (676 146)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (677 146)  (677 146)  routing T_13_9.sp4_h_r_7 <X> T_13_9.lc_trk_g0_7
 (24 2)  (678 146)  (678 146)  routing T_13_9.sp4_h_r_7 <X> T_13_9.lc_trk_g0_7
 (26 2)  (680 146)  (680 146)  routing T_13_9.lc_trk_g3_4 <X> T_13_9.wire_logic_cluster/lc_1/in_0
 (27 2)  (681 146)  (681 146)  routing T_13_9.lc_trk_g3_5 <X> T_13_9.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 146)  (682 146)  routing T_13_9.lc_trk_g3_5 <X> T_13_9.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 146)  (683 146)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 146)  (684 146)  routing T_13_9.lc_trk_g3_5 <X> T_13_9.wire_logic_cluster/lc_1/in_1
 (31 2)  (685 146)  (685 146)  routing T_13_9.lc_trk_g2_6 <X> T_13_9.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 146)  (686 146)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 146)  (687 146)  routing T_13_9.lc_trk_g2_6 <X> T_13_9.wire_logic_cluster/lc_1/in_3
 (52 2)  (706 146)  (706 146)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (14 3)  (668 147)  (668 147)  routing T_13_9.sp12_h_r_20 <X> T_13_9.lc_trk_g0_4
 (16 3)  (670 147)  (670 147)  routing T_13_9.sp12_h_r_20 <X> T_13_9.lc_trk_g0_4
 (17 3)  (671 147)  (671 147)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (21 3)  (675 147)  (675 147)  routing T_13_9.sp4_h_r_7 <X> T_13_9.lc_trk_g0_7
 (27 3)  (681 147)  (681 147)  routing T_13_9.lc_trk_g3_4 <X> T_13_9.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 147)  (682 147)  routing T_13_9.lc_trk_g3_4 <X> T_13_9.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 147)  (683 147)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (685 147)  (685 147)  routing T_13_9.lc_trk_g2_6 <X> T_13_9.wire_logic_cluster/lc_1/in_3
 (32 3)  (686 147)  (686 147)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (687 147)  (687 147)  routing T_13_9.lc_trk_g2_3 <X> T_13_9.input_2_1
 (35 3)  (689 147)  (689 147)  routing T_13_9.lc_trk_g2_3 <X> T_13_9.input_2_1
 (39 3)  (693 147)  (693 147)  LC_1 Logic Functioning bit
 (26 4)  (680 148)  (680 148)  routing T_13_9.lc_trk_g0_4 <X> T_13_9.wire_logic_cluster/lc_2/in_0
 (31 4)  (685 148)  (685 148)  routing T_13_9.lc_trk_g3_4 <X> T_13_9.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 148)  (686 148)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 148)  (687 148)  routing T_13_9.lc_trk_g3_4 <X> T_13_9.wire_logic_cluster/lc_2/in_3
 (34 4)  (688 148)  (688 148)  routing T_13_9.lc_trk_g3_4 <X> T_13_9.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 148)  (690 148)  LC_2 Logic Functioning bit
 (37 4)  (691 148)  (691 148)  LC_2 Logic Functioning bit
 (38 4)  (692 148)  (692 148)  LC_2 Logic Functioning bit
 (39 4)  (693 148)  (693 148)  LC_2 Logic Functioning bit
 (40 4)  (694 148)  (694 148)  LC_2 Logic Functioning bit
 (42 4)  (696 148)  (696 148)  LC_2 Logic Functioning bit
 (29 5)  (683 149)  (683 149)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (36 5)  (690 149)  (690 149)  LC_2 Logic Functioning bit
 (37 5)  (691 149)  (691 149)  LC_2 Logic Functioning bit
 (38 5)  (692 149)  (692 149)  LC_2 Logic Functioning bit
 (39 5)  (693 149)  (693 149)  LC_2 Logic Functioning bit
 (41 5)  (695 149)  (695 149)  LC_2 Logic Functioning bit
 (43 5)  (697 149)  (697 149)  LC_2 Logic Functioning bit
 (51 5)  (705 149)  (705 149)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (21 6)  (675 150)  (675 150)  routing T_13_9.lft_op_7 <X> T_13_9.lc_trk_g1_7
 (22 6)  (676 150)  (676 150)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (678 150)  (678 150)  routing T_13_9.lft_op_7 <X> T_13_9.lc_trk_g1_7
 (27 6)  (681 150)  (681 150)  routing T_13_9.lc_trk_g3_1 <X> T_13_9.wire_logic_cluster/lc_3/in_1
 (28 6)  (682 150)  (682 150)  routing T_13_9.lc_trk_g3_1 <X> T_13_9.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 150)  (683 150)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 150)  (686 150)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 150)  (687 150)  routing T_13_9.lc_trk_g2_2 <X> T_13_9.wire_logic_cluster/lc_3/in_3
 (35 6)  (689 150)  (689 150)  routing T_13_9.lc_trk_g3_6 <X> T_13_9.input_2_3
 (36 6)  (690 150)  (690 150)  LC_3 Logic Functioning bit
 (43 6)  (697 150)  (697 150)  LC_3 Logic Functioning bit
 (27 7)  (681 151)  (681 151)  routing T_13_9.lc_trk_g3_0 <X> T_13_9.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 151)  (682 151)  routing T_13_9.lc_trk_g3_0 <X> T_13_9.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 151)  (683 151)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (685 151)  (685 151)  routing T_13_9.lc_trk_g2_2 <X> T_13_9.wire_logic_cluster/lc_3/in_3
 (32 7)  (686 151)  (686 151)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (687 151)  (687 151)  routing T_13_9.lc_trk_g3_6 <X> T_13_9.input_2_3
 (34 7)  (688 151)  (688 151)  routing T_13_9.lc_trk_g3_6 <X> T_13_9.input_2_3
 (35 7)  (689 151)  (689 151)  routing T_13_9.lc_trk_g3_6 <X> T_13_9.input_2_3
 (37 7)  (691 151)  (691 151)  LC_3 Logic Functioning bit
 (22 8)  (676 152)  (676 152)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (677 152)  (677 152)  routing T_13_9.sp4_v_t_30 <X> T_13_9.lc_trk_g2_3
 (24 8)  (678 152)  (678 152)  routing T_13_9.sp4_v_t_30 <X> T_13_9.lc_trk_g2_3
 (25 8)  (679 152)  (679 152)  routing T_13_9.sp4_h_r_42 <X> T_13_9.lc_trk_g2_2
 (26 8)  (680 152)  (680 152)  routing T_13_9.lc_trk_g1_7 <X> T_13_9.wire_logic_cluster/lc_4/in_0
 (29 8)  (683 152)  (683 152)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (685 152)  (685 152)  routing T_13_9.lc_trk_g0_7 <X> T_13_9.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 152)  (686 152)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (42 8)  (696 152)  (696 152)  LC_4 Logic Functioning bit
 (50 8)  (704 152)  (704 152)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (705 152)  (705 152)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (52 8)  (706 152)  (706 152)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (22 9)  (676 153)  (676 153)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (677 153)  (677 153)  routing T_13_9.sp4_h_r_42 <X> T_13_9.lc_trk_g2_2
 (24 9)  (678 153)  (678 153)  routing T_13_9.sp4_h_r_42 <X> T_13_9.lc_trk_g2_2
 (25 9)  (679 153)  (679 153)  routing T_13_9.sp4_h_r_42 <X> T_13_9.lc_trk_g2_2
 (26 9)  (680 153)  (680 153)  routing T_13_9.lc_trk_g1_7 <X> T_13_9.wire_logic_cluster/lc_4/in_0
 (27 9)  (681 153)  (681 153)  routing T_13_9.lc_trk_g1_7 <X> T_13_9.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 153)  (683 153)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (685 153)  (685 153)  routing T_13_9.lc_trk_g0_7 <X> T_13_9.wire_logic_cluster/lc_4/in_3
 (41 9)  (695 153)  (695 153)  LC_4 Logic Functioning bit
 (43 9)  (697 153)  (697 153)  LC_4 Logic Functioning bit
 (7 10)  (661 154)  (661 154)  Column buffer control bit: LH_colbuf_cntl_3

 (27 10)  (681 154)  (681 154)  routing T_13_9.lc_trk_g3_5 <X> T_13_9.wire_logic_cluster/lc_5/in_1
 (28 10)  (682 154)  (682 154)  routing T_13_9.lc_trk_g3_5 <X> T_13_9.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 154)  (683 154)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 154)  (684 154)  routing T_13_9.lc_trk_g3_5 <X> T_13_9.wire_logic_cluster/lc_5/in_1
 (31 10)  (685 154)  (685 154)  routing T_13_9.lc_trk_g2_6 <X> T_13_9.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 154)  (686 154)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 154)  (687 154)  routing T_13_9.lc_trk_g2_6 <X> T_13_9.wire_logic_cluster/lc_5/in_3
 (43 10)  (697 154)  (697 154)  LC_5 Logic Functioning bit
 (50 10)  (704 154)  (704 154)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (705 154)  (705 154)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (52 10)  (706 154)  (706 154)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (22 11)  (676 155)  (676 155)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (677 155)  (677 155)  routing T_13_9.sp4_v_b_46 <X> T_13_9.lc_trk_g2_6
 (24 11)  (678 155)  (678 155)  routing T_13_9.sp4_v_b_46 <X> T_13_9.lc_trk_g2_6
 (26 11)  (680 155)  (680 155)  routing T_13_9.lc_trk_g2_3 <X> T_13_9.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 155)  (682 155)  routing T_13_9.lc_trk_g2_3 <X> T_13_9.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 155)  (683 155)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (685 155)  (685 155)  routing T_13_9.lc_trk_g2_6 <X> T_13_9.wire_logic_cluster/lc_5/in_3
 (5 12)  (659 156)  (659 156)  routing T_13_9.sp4_v_t_44 <X> T_13_9.sp4_h_r_9
 (14 12)  (668 156)  (668 156)  routing T_13_9.sp4_h_l_21 <X> T_13_9.lc_trk_g3_0
 (15 12)  (669 156)  (669 156)  routing T_13_9.tnl_op_1 <X> T_13_9.lc_trk_g3_1
 (17 12)  (671 156)  (671 156)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (26 12)  (680 156)  (680 156)  routing T_13_9.lc_trk_g2_6 <X> T_13_9.wire_logic_cluster/lc_6/in_0
 (28 12)  (682 156)  (682 156)  routing T_13_9.lc_trk_g2_3 <X> T_13_9.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 156)  (683 156)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (685 156)  (685 156)  routing T_13_9.lc_trk_g3_4 <X> T_13_9.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 156)  (686 156)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 156)  (687 156)  routing T_13_9.lc_trk_g3_4 <X> T_13_9.wire_logic_cluster/lc_6/in_3
 (34 12)  (688 156)  (688 156)  routing T_13_9.lc_trk_g3_4 <X> T_13_9.wire_logic_cluster/lc_6/in_3
 (35 12)  (689 156)  (689 156)  routing T_13_9.lc_trk_g3_5 <X> T_13_9.input_2_6
 (37 12)  (691 156)  (691 156)  LC_6 Logic Functioning bit
 (52 12)  (706 156)  (706 156)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (15 13)  (669 157)  (669 157)  routing T_13_9.sp4_h_l_21 <X> T_13_9.lc_trk_g3_0
 (16 13)  (670 157)  (670 157)  routing T_13_9.sp4_h_l_21 <X> T_13_9.lc_trk_g3_0
 (17 13)  (671 157)  (671 157)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (18 13)  (672 157)  (672 157)  routing T_13_9.tnl_op_1 <X> T_13_9.lc_trk_g3_1
 (26 13)  (680 157)  (680 157)  routing T_13_9.lc_trk_g2_6 <X> T_13_9.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 157)  (682 157)  routing T_13_9.lc_trk_g2_6 <X> T_13_9.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 157)  (683 157)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 157)  (684 157)  routing T_13_9.lc_trk_g2_3 <X> T_13_9.wire_logic_cluster/lc_6/in_1
 (32 13)  (686 157)  (686 157)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (687 157)  (687 157)  routing T_13_9.lc_trk_g3_5 <X> T_13_9.input_2_6
 (34 13)  (688 157)  (688 157)  routing T_13_9.lc_trk_g3_5 <X> T_13_9.input_2_6
 (14 14)  (668 158)  (668 158)  routing T_13_9.wire_logic_cluster/lc_4/out <X> T_13_9.lc_trk_g3_4
 (17 14)  (671 158)  (671 158)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (25 14)  (679 158)  (679 158)  routing T_13_9.sp4_h_r_46 <X> T_13_9.lc_trk_g3_6
 (17 15)  (671 159)  (671 159)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (18 15)  (672 159)  (672 159)  routing T_13_9.sp4_r_v_b_45 <X> T_13_9.lc_trk_g3_5
 (22 15)  (676 159)  (676 159)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (677 159)  (677 159)  routing T_13_9.sp4_h_r_46 <X> T_13_9.lc_trk_g3_6
 (24 15)  (678 159)  (678 159)  routing T_13_9.sp4_h_r_46 <X> T_13_9.lc_trk_g3_6
 (25 15)  (679 159)  (679 159)  routing T_13_9.sp4_h_r_46 <X> T_13_9.lc_trk_g3_6


LogicTile_14_9

 (31 0)  (739 144)  (739 144)  routing T_14_9.lc_trk_g0_5 <X> T_14_9.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 144)  (740 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (36 0)  (744 144)  (744 144)  LC_0 Logic Functioning bit
 (37 0)  (745 144)  (745 144)  LC_0 Logic Functioning bit
 (38 0)  (746 144)  (746 144)  LC_0 Logic Functioning bit
 (39 0)  (747 144)  (747 144)  LC_0 Logic Functioning bit
 (45 0)  (753 144)  (753 144)  LC_0 Logic Functioning bit
 (52 0)  (760 144)  (760 144)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (36 1)  (744 145)  (744 145)  LC_0 Logic Functioning bit
 (37 1)  (745 145)  (745 145)  LC_0 Logic Functioning bit
 (38 1)  (746 145)  (746 145)  LC_0 Logic Functioning bit
 (39 1)  (747 145)  (747 145)  LC_0 Logic Functioning bit
 (0 2)  (708 146)  (708 146)  routing T_14_9.glb_netwk_3 <X> T_14_9.wire_logic_cluster/lc_7/clk
 (2 2)  (710 146)  (710 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (17 2)  (725 146)  (725 146)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (0 3)  (708 147)  (708 147)  routing T_14_9.glb_netwk_3 <X> T_14_9.wire_logic_cluster/lc_7/clk
 (18 3)  (726 147)  (726 147)  routing T_14_9.sp4_r_v_b_29 <X> T_14_9.lc_trk_g0_5
 (7 10)  (715 154)  (715 154)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_15_9

 (27 0)  (789 144)  (789 144)  routing T_15_9.lc_trk_g1_4 <X> T_15_9.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 144)  (791 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 144)  (792 144)  routing T_15_9.lc_trk_g1_4 <X> T_15_9.wire_logic_cluster/lc_0/in_1
 (32 0)  (794 144)  (794 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 144)  (795 144)  routing T_15_9.lc_trk_g3_0 <X> T_15_9.wire_logic_cluster/lc_0/in_3
 (34 0)  (796 144)  (796 144)  routing T_15_9.lc_trk_g3_0 <X> T_15_9.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 144)  (798 144)  LC_0 Logic Functioning bit
 (38 0)  (800 144)  (800 144)  LC_0 Logic Functioning bit
 (41 0)  (803 144)  (803 144)  LC_0 Logic Functioning bit
 (43 0)  (805 144)  (805 144)  LC_0 Logic Functioning bit
 (52 0)  (814 144)  (814 144)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (27 1)  (789 145)  (789 145)  routing T_15_9.lc_trk_g3_1 <X> T_15_9.wire_logic_cluster/lc_0/in_0
 (28 1)  (790 145)  (790 145)  routing T_15_9.lc_trk_g3_1 <X> T_15_9.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 145)  (791 145)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (37 1)  (799 145)  (799 145)  LC_0 Logic Functioning bit
 (39 1)  (801 145)  (801 145)  LC_0 Logic Functioning bit
 (41 1)  (803 145)  (803 145)  LC_0 Logic Functioning bit
 (43 1)  (805 145)  (805 145)  LC_0 Logic Functioning bit
 (3 3)  (765 147)  (765 147)  routing T_15_9.sp12_v_b_0 <X> T_15_9.sp12_h_l_23
 (14 6)  (776 150)  (776 150)  routing T_15_9.sp12_h_l_3 <X> T_15_9.lc_trk_g1_4
 (14 7)  (776 151)  (776 151)  routing T_15_9.sp12_h_l_3 <X> T_15_9.lc_trk_g1_4
 (15 7)  (777 151)  (777 151)  routing T_15_9.sp12_h_l_3 <X> T_15_9.lc_trk_g1_4
 (17 7)  (779 151)  (779 151)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (7 10)  (769 154)  (769 154)  Column buffer control bit: LH_colbuf_cntl_3

 (17 12)  (779 156)  (779 156)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (14 13)  (776 157)  (776 157)  routing T_15_9.sp4_r_v_b_40 <X> T_15_9.lc_trk_g3_0
 (17 13)  (779 157)  (779 157)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0


LogicTile_16_9

 (28 0)  (844 144)  (844 144)  routing T_16_9.lc_trk_g2_5 <X> T_16_9.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 144)  (845 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 144)  (846 144)  routing T_16_9.lc_trk_g2_5 <X> T_16_9.wire_logic_cluster/lc_0/in_1
 (31 0)  (847 144)  (847 144)  routing T_16_9.lc_trk_g3_4 <X> T_16_9.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 144)  (848 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 144)  (849 144)  routing T_16_9.lc_trk_g3_4 <X> T_16_9.wire_logic_cluster/lc_0/in_3
 (34 0)  (850 144)  (850 144)  routing T_16_9.lc_trk_g3_4 <X> T_16_9.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 144)  (852 144)  LC_0 Logic Functioning bit
 (37 0)  (853 144)  (853 144)  LC_0 Logic Functioning bit
 (38 0)  (854 144)  (854 144)  LC_0 Logic Functioning bit
 (39 0)  (855 144)  (855 144)  LC_0 Logic Functioning bit
 (41 0)  (857 144)  (857 144)  LC_0 Logic Functioning bit
 (43 0)  (859 144)  (859 144)  LC_0 Logic Functioning bit
 (26 1)  (842 145)  (842 145)  routing T_16_9.lc_trk_g3_3 <X> T_16_9.wire_logic_cluster/lc_0/in_0
 (27 1)  (843 145)  (843 145)  routing T_16_9.lc_trk_g3_3 <X> T_16_9.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 145)  (844 145)  routing T_16_9.lc_trk_g3_3 <X> T_16_9.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 145)  (845 145)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (36 1)  (852 145)  (852 145)  LC_0 Logic Functioning bit
 (37 1)  (853 145)  (853 145)  LC_0 Logic Functioning bit
 (38 1)  (854 145)  (854 145)  LC_0 Logic Functioning bit
 (39 1)  (855 145)  (855 145)  LC_0 Logic Functioning bit
 (40 1)  (856 145)  (856 145)  LC_0 Logic Functioning bit
 (41 1)  (857 145)  (857 145)  LC_0 Logic Functioning bit
 (42 1)  (858 145)  (858 145)  LC_0 Logic Functioning bit
 (43 1)  (859 145)  (859 145)  LC_0 Logic Functioning bit
 (26 2)  (842 146)  (842 146)  routing T_16_9.lc_trk_g3_6 <X> T_16_9.wire_logic_cluster/lc_1/in_0
 (31 2)  (847 146)  (847 146)  routing T_16_9.lc_trk_g3_7 <X> T_16_9.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 146)  (848 146)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 146)  (849 146)  routing T_16_9.lc_trk_g3_7 <X> T_16_9.wire_logic_cluster/lc_1/in_3
 (34 2)  (850 146)  (850 146)  routing T_16_9.lc_trk_g3_7 <X> T_16_9.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 146)  (852 146)  LC_1 Logic Functioning bit
 (37 2)  (853 146)  (853 146)  LC_1 Logic Functioning bit
 (38 2)  (854 146)  (854 146)  LC_1 Logic Functioning bit
 (50 2)  (866 146)  (866 146)  Cascade bit: LH_LC01_inmux02_5

 (26 3)  (842 147)  (842 147)  routing T_16_9.lc_trk_g3_6 <X> T_16_9.wire_logic_cluster/lc_1/in_0
 (27 3)  (843 147)  (843 147)  routing T_16_9.lc_trk_g3_6 <X> T_16_9.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 147)  (844 147)  routing T_16_9.lc_trk_g3_6 <X> T_16_9.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 147)  (845 147)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (847 147)  (847 147)  routing T_16_9.lc_trk_g3_7 <X> T_16_9.wire_logic_cluster/lc_1/in_3
 (36 3)  (852 147)  (852 147)  LC_1 Logic Functioning bit
 (37 3)  (853 147)  (853 147)  LC_1 Logic Functioning bit
 (39 3)  (855 147)  (855 147)  LC_1 Logic Functioning bit
 (14 4)  (830 148)  (830 148)  routing T_16_9.wire_logic_cluster/lc_0/out <X> T_16_9.lc_trk_g1_0
 (17 5)  (833 149)  (833 149)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (15 8)  (831 152)  (831 152)  routing T_16_9.tnr_op_1 <X> T_16_9.lc_trk_g2_1
 (17 8)  (833 152)  (833 152)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (26 8)  (842 152)  (842 152)  routing T_16_9.lc_trk_g3_7 <X> T_16_9.wire_logic_cluster/lc_4/in_0
 (27 8)  (843 152)  (843 152)  routing T_16_9.lc_trk_g3_6 <X> T_16_9.wire_logic_cluster/lc_4/in_1
 (28 8)  (844 152)  (844 152)  routing T_16_9.lc_trk_g3_6 <X> T_16_9.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 152)  (845 152)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 152)  (846 152)  routing T_16_9.lc_trk_g3_6 <X> T_16_9.wire_logic_cluster/lc_4/in_1
 (32 8)  (848 152)  (848 152)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (850 152)  (850 152)  routing T_16_9.lc_trk_g1_0 <X> T_16_9.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 152)  (852 152)  LC_4 Logic Functioning bit
 (38 8)  (854 152)  (854 152)  LC_4 Logic Functioning bit
 (15 9)  (831 153)  (831 153)  routing T_16_9.tnr_op_0 <X> T_16_9.lc_trk_g2_0
 (17 9)  (833 153)  (833 153)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (26 9)  (842 153)  (842 153)  routing T_16_9.lc_trk_g3_7 <X> T_16_9.wire_logic_cluster/lc_4/in_0
 (27 9)  (843 153)  (843 153)  routing T_16_9.lc_trk_g3_7 <X> T_16_9.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 153)  (844 153)  routing T_16_9.lc_trk_g3_7 <X> T_16_9.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 153)  (845 153)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 153)  (846 153)  routing T_16_9.lc_trk_g3_6 <X> T_16_9.wire_logic_cluster/lc_4/in_1
 (15 10)  (831 154)  (831 154)  routing T_16_9.rgt_op_5 <X> T_16_9.lc_trk_g2_5
 (17 10)  (833 154)  (833 154)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (834 154)  (834 154)  routing T_16_9.rgt_op_5 <X> T_16_9.lc_trk_g2_5
 (28 10)  (844 154)  (844 154)  routing T_16_9.lc_trk_g2_0 <X> T_16_9.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 154)  (845 154)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (848 154)  (848 154)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 154)  (849 154)  routing T_16_9.lc_trk_g3_1 <X> T_16_9.wire_logic_cluster/lc_5/in_3
 (34 10)  (850 154)  (850 154)  routing T_16_9.lc_trk_g3_1 <X> T_16_9.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 154)  (852 154)  LC_5 Logic Functioning bit
 (38 10)  (854 154)  (854 154)  LC_5 Logic Functioning bit
 (40 10)  (856 154)  (856 154)  LC_5 Logic Functioning bit
 (41 10)  (857 154)  (857 154)  LC_5 Logic Functioning bit
 (42 10)  (858 154)  (858 154)  LC_5 Logic Functioning bit
 (43 10)  (859 154)  (859 154)  LC_5 Logic Functioning bit
 (50 10)  (866 154)  (866 154)  Cascade bit: LH_LC05_inmux02_5

 (28 11)  (844 155)  (844 155)  routing T_16_9.lc_trk_g2_1 <X> T_16_9.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 155)  (845 155)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (37 11)  (853 155)  (853 155)  LC_5 Logic Functioning bit
 (42 11)  (858 155)  (858 155)  LC_5 Logic Functioning bit
 (47 11)  (863 155)  (863 155)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (17 12)  (833 156)  (833 156)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (834 156)  (834 156)  routing T_16_9.wire_logic_cluster/lc_1/out <X> T_16_9.lc_trk_g3_1
 (21 12)  (837 156)  (837 156)  routing T_16_9.rgt_op_3 <X> T_16_9.lc_trk_g3_3
 (22 12)  (838 156)  (838 156)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (840 156)  (840 156)  routing T_16_9.rgt_op_3 <X> T_16_9.lc_trk_g3_3
 (14 14)  (830 158)  (830 158)  routing T_16_9.rgt_op_4 <X> T_16_9.lc_trk_g3_4
 (21 14)  (837 158)  (837 158)  routing T_16_9.rgt_op_7 <X> T_16_9.lc_trk_g3_7
 (22 14)  (838 158)  (838 158)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (840 158)  (840 158)  routing T_16_9.rgt_op_7 <X> T_16_9.lc_trk_g3_7
 (25 14)  (841 158)  (841 158)  routing T_16_9.rgt_op_6 <X> T_16_9.lc_trk_g3_6
 (15 15)  (831 159)  (831 159)  routing T_16_9.rgt_op_4 <X> T_16_9.lc_trk_g3_4
 (17 15)  (833 159)  (833 159)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (22 15)  (838 159)  (838 159)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (840 159)  (840 159)  routing T_16_9.rgt_op_6 <X> T_16_9.lc_trk_g3_6


LogicTile_17_9

 (27 0)  (901 144)  (901 144)  routing T_17_9.lc_trk_g3_0 <X> T_17_9.wire_logic_cluster/lc_0/in_1
 (28 0)  (902 144)  (902 144)  routing T_17_9.lc_trk_g3_0 <X> T_17_9.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 144)  (903 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (906 144)  (906 144)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (910 144)  (910 144)  LC_0 Logic Functioning bit
 (39 0)  (913 144)  (913 144)  LC_0 Logic Functioning bit
 (41 0)  (915 144)  (915 144)  LC_0 Logic Functioning bit
 (42 0)  (916 144)  (916 144)  LC_0 Logic Functioning bit
 (44 0)  (918 144)  (918 144)  LC_0 Logic Functioning bit
 (45 0)  (919 144)  (919 144)  LC_0 Logic Functioning bit
 (36 1)  (910 145)  (910 145)  LC_0 Logic Functioning bit
 (39 1)  (913 145)  (913 145)  LC_0 Logic Functioning bit
 (41 1)  (915 145)  (915 145)  LC_0 Logic Functioning bit
 (42 1)  (916 145)  (916 145)  LC_0 Logic Functioning bit
 (50 1)  (924 145)  (924 145)  Carry_In_Mux bit 

 (0 2)  (874 146)  (874 146)  routing T_17_9.glb_netwk_3 <X> T_17_9.wire_logic_cluster/lc_7/clk
 (2 2)  (876 146)  (876 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (901 146)  (901 146)  routing T_17_9.lc_trk_g3_1 <X> T_17_9.wire_logic_cluster/lc_1/in_1
 (28 2)  (902 146)  (902 146)  routing T_17_9.lc_trk_g3_1 <X> T_17_9.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 146)  (903 146)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (906 146)  (906 146)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (910 146)  (910 146)  LC_1 Logic Functioning bit
 (39 2)  (913 146)  (913 146)  LC_1 Logic Functioning bit
 (41 2)  (915 146)  (915 146)  LC_1 Logic Functioning bit
 (42 2)  (916 146)  (916 146)  LC_1 Logic Functioning bit
 (44 2)  (918 146)  (918 146)  LC_1 Logic Functioning bit
 (45 2)  (919 146)  (919 146)  LC_1 Logic Functioning bit
 (0 3)  (874 147)  (874 147)  routing T_17_9.glb_netwk_3 <X> T_17_9.wire_logic_cluster/lc_7/clk
 (36 3)  (910 147)  (910 147)  LC_1 Logic Functioning bit
 (39 3)  (913 147)  (913 147)  LC_1 Logic Functioning bit
 (41 3)  (915 147)  (915 147)  LC_1 Logic Functioning bit
 (42 3)  (916 147)  (916 147)  LC_1 Logic Functioning bit
 (21 4)  (895 148)  (895 148)  routing T_17_9.wire_logic_cluster/lc_3/out <X> T_17_9.lc_trk_g1_3
 (22 4)  (896 148)  (896 148)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (899 148)  (899 148)  routing T_17_9.wire_logic_cluster/lc_2/out <X> T_17_9.lc_trk_g1_2
 (27 4)  (901 148)  (901 148)  routing T_17_9.lc_trk_g1_2 <X> T_17_9.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 148)  (903 148)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (906 148)  (906 148)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (910 148)  (910 148)  LC_2 Logic Functioning bit
 (39 4)  (913 148)  (913 148)  LC_2 Logic Functioning bit
 (41 4)  (915 148)  (915 148)  LC_2 Logic Functioning bit
 (42 4)  (916 148)  (916 148)  LC_2 Logic Functioning bit
 (44 4)  (918 148)  (918 148)  LC_2 Logic Functioning bit
 (45 4)  (919 148)  (919 148)  LC_2 Logic Functioning bit
 (11 5)  (885 149)  (885 149)  routing T_17_9.sp4_h_l_44 <X> T_17_9.sp4_h_r_5
 (13 5)  (887 149)  (887 149)  routing T_17_9.sp4_h_l_44 <X> T_17_9.sp4_h_r_5
 (22 5)  (896 149)  (896 149)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (904 149)  (904 149)  routing T_17_9.lc_trk_g1_2 <X> T_17_9.wire_logic_cluster/lc_2/in_1
 (36 5)  (910 149)  (910 149)  LC_2 Logic Functioning bit
 (39 5)  (913 149)  (913 149)  LC_2 Logic Functioning bit
 (41 5)  (915 149)  (915 149)  LC_2 Logic Functioning bit
 (42 5)  (916 149)  (916 149)  LC_2 Logic Functioning bit
 (17 6)  (891 150)  (891 150)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (892 150)  (892 150)  routing T_17_9.wire_logic_cluster/lc_5/out <X> T_17_9.lc_trk_g1_5
 (25 6)  (899 150)  (899 150)  routing T_17_9.wire_logic_cluster/lc_6/out <X> T_17_9.lc_trk_g1_6
 (27 6)  (901 150)  (901 150)  routing T_17_9.lc_trk_g1_3 <X> T_17_9.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 150)  (903 150)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (906 150)  (906 150)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (910 150)  (910 150)  LC_3 Logic Functioning bit
 (39 6)  (913 150)  (913 150)  LC_3 Logic Functioning bit
 (41 6)  (915 150)  (915 150)  LC_3 Logic Functioning bit
 (42 6)  (916 150)  (916 150)  LC_3 Logic Functioning bit
 (44 6)  (918 150)  (918 150)  LC_3 Logic Functioning bit
 (45 6)  (919 150)  (919 150)  LC_3 Logic Functioning bit
 (22 7)  (896 151)  (896 151)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (904 151)  (904 151)  routing T_17_9.lc_trk_g1_3 <X> T_17_9.wire_logic_cluster/lc_3/in_1
 (36 7)  (910 151)  (910 151)  LC_3 Logic Functioning bit
 (39 7)  (913 151)  (913 151)  LC_3 Logic Functioning bit
 (41 7)  (915 151)  (915 151)  LC_3 Logic Functioning bit
 (42 7)  (916 151)  (916 151)  LC_3 Logic Functioning bit
 (27 8)  (901 152)  (901 152)  routing T_17_9.lc_trk_g3_4 <X> T_17_9.wire_logic_cluster/lc_4/in_1
 (28 8)  (902 152)  (902 152)  routing T_17_9.lc_trk_g3_4 <X> T_17_9.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 152)  (903 152)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 152)  (904 152)  routing T_17_9.lc_trk_g3_4 <X> T_17_9.wire_logic_cluster/lc_4/in_1
 (32 8)  (906 152)  (906 152)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (910 152)  (910 152)  LC_4 Logic Functioning bit
 (39 8)  (913 152)  (913 152)  LC_4 Logic Functioning bit
 (41 8)  (915 152)  (915 152)  LC_4 Logic Functioning bit
 (42 8)  (916 152)  (916 152)  LC_4 Logic Functioning bit
 (44 8)  (918 152)  (918 152)  LC_4 Logic Functioning bit
 (45 8)  (919 152)  (919 152)  LC_4 Logic Functioning bit
 (36 9)  (910 153)  (910 153)  LC_4 Logic Functioning bit
 (39 9)  (913 153)  (913 153)  LC_4 Logic Functioning bit
 (41 9)  (915 153)  (915 153)  LC_4 Logic Functioning bit
 (42 9)  (916 153)  (916 153)  LC_4 Logic Functioning bit
 (7 10)  (881 154)  (881 154)  Column buffer control bit: LH_colbuf_cntl_3

 (27 10)  (901 154)  (901 154)  routing T_17_9.lc_trk_g1_5 <X> T_17_9.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 154)  (903 154)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 154)  (904 154)  routing T_17_9.lc_trk_g1_5 <X> T_17_9.wire_logic_cluster/lc_5/in_1
 (32 10)  (906 154)  (906 154)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (910 154)  (910 154)  LC_5 Logic Functioning bit
 (39 10)  (913 154)  (913 154)  LC_5 Logic Functioning bit
 (41 10)  (915 154)  (915 154)  LC_5 Logic Functioning bit
 (42 10)  (916 154)  (916 154)  LC_5 Logic Functioning bit
 (44 10)  (918 154)  (918 154)  LC_5 Logic Functioning bit
 (45 10)  (919 154)  (919 154)  LC_5 Logic Functioning bit
 (36 11)  (910 155)  (910 155)  LC_5 Logic Functioning bit
 (39 11)  (913 155)  (913 155)  LC_5 Logic Functioning bit
 (41 11)  (915 155)  (915 155)  LC_5 Logic Functioning bit
 (42 11)  (916 155)  (916 155)  LC_5 Logic Functioning bit
 (14 12)  (888 156)  (888 156)  routing T_17_9.wire_logic_cluster/lc_0/out <X> T_17_9.lc_trk_g3_0
 (17 12)  (891 156)  (891 156)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (892 156)  (892 156)  routing T_17_9.wire_logic_cluster/lc_1/out <X> T_17_9.lc_trk_g3_1
 (27 12)  (901 156)  (901 156)  routing T_17_9.lc_trk_g1_6 <X> T_17_9.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 156)  (903 156)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 156)  (904 156)  routing T_17_9.lc_trk_g1_6 <X> T_17_9.wire_logic_cluster/lc_6/in_1
 (32 12)  (906 156)  (906 156)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (910 156)  (910 156)  LC_6 Logic Functioning bit
 (39 12)  (913 156)  (913 156)  LC_6 Logic Functioning bit
 (41 12)  (915 156)  (915 156)  LC_6 Logic Functioning bit
 (42 12)  (916 156)  (916 156)  LC_6 Logic Functioning bit
 (44 12)  (918 156)  (918 156)  LC_6 Logic Functioning bit
 (45 12)  (919 156)  (919 156)  LC_6 Logic Functioning bit
 (17 13)  (891 157)  (891 157)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (904 157)  (904 157)  routing T_17_9.lc_trk_g1_6 <X> T_17_9.wire_logic_cluster/lc_6/in_1
 (36 13)  (910 157)  (910 157)  LC_6 Logic Functioning bit
 (39 13)  (913 157)  (913 157)  LC_6 Logic Functioning bit
 (41 13)  (915 157)  (915 157)  LC_6 Logic Functioning bit
 (42 13)  (916 157)  (916 157)  LC_6 Logic Functioning bit
 (0 14)  (874 158)  (874 158)  routing T_17_9.lc_trk_g3_5 <X> T_17_9.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 158)  (875 158)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (888 158)  (888 158)  routing T_17_9.wire_logic_cluster/lc_4/out <X> T_17_9.lc_trk_g3_4
 (16 14)  (890 158)  (890 158)  routing T_17_9.sp12_v_b_21 <X> T_17_9.lc_trk_g3_5
 (17 14)  (891 158)  (891 158)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (21 14)  (895 158)  (895 158)  routing T_17_9.wire_logic_cluster/lc_7/out <X> T_17_9.lc_trk_g3_7
 (22 14)  (896 158)  (896 158)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (901 158)  (901 158)  routing T_17_9.lc_trk_g3_7 <X> T_17_9.wire_logic_cluster/lc_7/in_1
 (28 14)  (902 158)  (902 158)  routing T_17_9.lc_trk_g3_7 <X> T_17_9.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 158)  (903 158)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 158)  (904 158)  routing T_17_9.lc_trk_g3_7 <X> T_17_9.wire_logic_cluster/lc_7/in_1
 (32 14)  (906 158)  (906 158)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (910 158)  (910 158)  LC_7 Logic Functioning bit
 (39 14)  (913 158)  (913 158)  LC_7 Logic Functioning bit
 (41 14)  (915 158)  (915 158)  LC_7 Logic Functioning bit
 (42 14)  (916 158)  (916 158)  LC_7 Logic Functioning bit
 (44 14)  (918 158)  (918 158)  LC_7 Logic Functioning bit
 (45 14)  (919 158)  (919 158)  LC_7 Logic Functioning bit
 (0 15)  (874 159)  (874 159)  routing T_17_9.lc_trk_g3_5 <X> T_17_9.wire_logic_cluster/lc_7/s_r
 (1 15)  (875 159)  (875 159)  routing T_17_9.lc_trk_g3_5 <X> T_17_9.wire_logic_cluster/lc_7/s_r
 (17 15)  (891 159)  (891 159)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (18 15)  (892 159)  (892 159)  routing T_17_9.sp12_v_b_21 <X> T_17_9.lc_trk_g3_5
 (30 15)  (904 159)  (904 159)  routing T_17_9.lc_trk_g3_7 <X> T_17_9.wire_logic_cluster/lc_7/in_1
 (36 15)  (910 159)  (910 159)  LC_7 Logic Functioning bit
 (39 15)  (913 159)  (913 159)  LC_7 Logic Functioning bit
 (41 15)  (915 159)  (915 159)  LC_7 Logic Functioning bit
 (42 15)  (916 159)  (916 159)  LC_7 Logic Functioning bit


LogicTile_18_9

 (8 3)  (936 147)  (936 147)  routing T_18_9.sp4_v_b_10 <X> T_18_9.sp4_v_t_36
 (10 3)  (938 147)  (938 147)  routing T_18_9.sp4_v_b_10 <X> T_18_9.sp4_v_t_36


LogicTile_19_9

 (22 10)  (1004 154)  (1004 154)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (26 10)  (1008 154)  (1008 154)  routing T_19_9.lc_trk_g2_7 <X> T_19_9.wire_logic_cluster/lc_5/in_0
 (27 10)  (1009 154)  (1009 154)  routing T_19_9.lc_trk_g3_5 <X> T_19_9.wire_logic_cluster/lc_5/in_1
 (28 10)  (1010 154)  (1010 154)  routing T_19_9.lc_trk_g3_5 <X> T_19_9.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 154)  (1011 154)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 154)  (1012 154)  routing T_19_9.lc_trk_g3_5 <X> T_19_9.wire_logic_cluster/lc_5/in_1
 (31 10)  (1013 154)  (1013 154)  routing T_19_9.lc_trk_g2_4 <X> T_19_9.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 154)  (1014 154)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (1015 154)  (1015 154)  routing T_19_9.lc_trk_g2_4 <X> T_19_9.wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 154)  (1018 154)  LC_5 Logic Functioning bit
 (38 10)  (1020 154)  (1020 154)  LC_5 Logic Functioning bit
 (41 10)  (1023 154)  (1023 154)  LC_5 Logic Functioning bit
 (43 10)  (1025 154)  (1025 154)  LC_5 Logic Functioning bit
 (52 10)  (1034 154)  (1034 154)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (14 11)  (996 155)  (996 155)  routing T_19_9.sp4_r_v_b_36 <X> T_19_9.lc_trk_g2_4
 (17 11)  (999 155)  (999 155)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (21 11)  (1003 155)  (1003 155)  routing T_19_9.sp4_r_v_b_39 <X> T_19_9.lc_trk_g2_7
 (26 11)  (1008 155)  (1008 155)  routing T_19_9.lc_trk_g2_7 <X> T_19_9.wire_logic_cluster/lc_5/in_0
 (28 11)  (1010 155)  (1010 155)  routing T_19_9.lc_trk_g2_7 <X> T_19_9.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 155)  (1011 155)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (37 11)  (1019 155)  (1019 155)  LC_5 Logic Functioning bit
 (39 11)  (1021 155)  (1021 155)  LC_5 Logic Functioning bit
 (41 11)  (1023 155)  (1023 155)  LC_5 Logic Functioning bit
 (43 11)  (1025 155)  (1025 155)  LC_5 Logic Functioning bit
 (16 14)  (998 158)  (998 158)  routing T_19_9.sp4_v_b_37 <X> T_19_9.lc_trk_g3_5
 (17 14)  (999 158)  (999 158)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (1000 158)  (1000 158)  routing T_19_9.sp4_v_b_37 <X> T_19_9.lc_trk_g3_5
 (18 15)  (1000 159)  (1000 159)  routing T_19_9.sp4_v_b_37 <X> T_19_9.lc_trk_g3_5


LogicTile_20_9



LogicTile_21_9

 (8 0)  (1098 144)  (1098 144)  routing T_21_9.sp4_h_l_40 <X> T_21_9.sp4_h_r_1
 (10 0)  (1100 144)  (1100 144)  routing T_21_9.sp4_h_l_40 <X> T_21_9.sp4_h_r_1


LogicTile_22_9



LogicTile_23_9



LogicTile_24_9

 (3 3)  (1255 147)  (1255 147)  routing T_24_9.sp12_v_b_0 <X> T_24_9.sp12_h_l_23


RAM_Tile_25_9

 (7 1)  (1313 145)  (1313 145)  Ram config bit: MEMB_Power_Up_Control

 (8 1)  (1314 145)  (1314 145)  routing T_25_9.sp4_h_l_36 <X> T_25_9.sp4_v_b_1
 (9 1)  (1315 145)  (1315 145)  routing T_25_9.sp4_h_l_36 <X> T_25_9.sp4_v_b_1
 (0 2)  (1306 146)  (1306 146)  routing T_25_9.lc_trk_g2_0 <X> T_25_9.wire_bram/ram/RCLK
 (2 2)  (1308 146)  (1308 146)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_bram/ram/RCLK
 (3 2)  (1309 146)  (1309 146)  routing T_25_9.sp12_h_r_0 <X> T_25_9.sp12_h_l_23
 (2 3)  (1308 147)  (1308 147)  routing T_25_9.lc_trk_g2_0 <X> T_25_9.wire_bram/ram/RCLK
 (3 3)  (1309 147)  (1309 147)  routing T_25_9.sp12_h_r_0 <X> T_25_9.sp12_h_l_23
 (14 8)  (1320 152)  (1320 152)  routing T_25_9.sp4_v_t_13 <X> T_25_9.lc_trk_g2_0
 (21 8)  (1327 152)  (1327 152)  routing T_25_9.sp4_v_b_35 <X> T_25_9.lc_trk_g2_3
 (22 8)  (1328 152)  (1328 152)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_b_35 lc_trk_g2_3
 (23 8)  (1329 152)  (1329 152)  routing T_25_9.sp4_v_b_35 <X> T_25_9.lc_trk_g2_3
 (28 8)  (1334 152)  (1334 152)  routing T_25_9.lc_trk_g2_3 <X> T_25_9.wire_bram/ram/WDATA_11
 (29 8)  (1335 152)  (1335 152)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_11
 (37 8)  (1343 152)  (1343 152)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_11 sp12_h_r_0
 (16 9)  (1322 153)  (1322 153)  routing T_25_9.sp4_v_t_13 <X> T_25_9.lc_trk_g2_0
 (17 9)  (1323 153)  (1323 153)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_13 lc_trk_g2_0
 (21 9)  (1327 153)  (1327 153)  routing T_25_9.sp4_v_b_35 <X> T_25_9.lc_trk_g2_3
 (30 9)  (1336 153)  (1336 153)  routing T_25_9.lc_trk_g2_3 <X> T_25_9.wire_bram/ram/WDATA_11
 (7 10)  (1313 154)  (1313 154)  Column buffer control bit: MEMB_colbuf_cntl_3

 (0 14)  (1306 158)  (1306 158)  routing T_25_9.lc_trk_g3_5 <X> T_25_9.wire_bram/ram/RE
 (1 14)  (1307 158)  (1307 158)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (13 14)  (1319 158)  (1319 158)  routing T_25_9.sp4_v_b_11 <X> T_25_9.sp4_v_t_46
 (16 14)  (1322 158)  (1322 158)  routing T_25_9.sp12_v_t_18 <X> T_25_9.lc_trk_g3_5
 (17 14)  (1323 158)  (1323 158)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_18 lc_trk_g3_5
 (0 15)  (1306 159)  (1306 159)  routing T_25_9.lc_trk_g3_5 <X> T_25_9.wire_bram/ram/RE
 (1 15)  (1307 159)  (1307 159)  routing T_25_9.lc_trk_g3_5 <X> T_25_9.wire_bram/ram/RE
 (18 15)  (1324 159)  (1324 159)  routing T_25_9.sp12_v_t_18 <X> T_25_9.lc_trk_g3_5


LogicTile_26_9



LogicTile_27_9



LogicTile_28_9



LogicTile_29_9



LogicTile_30_9



LogicTile_31_9



LogicTile_32_9



IO_Tile_33_9



IO_Tile_0_8



LogicTile_1_8



LogicTile_2_8



LogicTile_3_8



LogicTile_4_8



LogicTile_5_8



LogicTile_6_8

 (11 10)  (299 138)  (299 138)  routing T_6_8.sp4_v_b_5 <X> T_6_8.sp4_v_t_45
 (12 11)  (300 139)  (300 139)  routing T_6_8.sp4_v_b_5 <X> T_6_8.sp4_v_t_45


LogicTile_7_8



RAM_Tile_8_8

 (7 0)  (403 128)  (403 128)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (403 129)  (403 129)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (396 130)  (396 130)  routing T_8_8.glb_netwk_3 <X> T_8_8.wire_bram/ram/WCLK
 (2 2)  (398 130)  (398 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (403 130)  (403 130)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (396 131)  (396 131)  routing T_8_8.glb_netwk_3 <X> T_8_8.wire_bram/ram/WCLK
 (7 3)  (403 131)  (403 131)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (403 132)  (403 132)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_5

 (7 5)  (403 133)  (403 133)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_4

 (10 5)  (406 133)  (406 133)  routing T_8_8.sp4_h_r_11 <X> T_8_8.sp4_v_b_4
 (7 6)  (403 134)  (403 134)  Cascade buffer Enable bit: MEMT_LC01_inmux00_bram_cbit_7

 (7 7)  (403 135)  (403 135)  Cascade bit: MEMT_LC01_inmux00_bram_cbit_6

 (21 8)  (417 136)  (417 136)  routing T_8_8.sp4_v_t_22 <X> T_8_8.lc_trk_g2_3
 (22 8)  (418 136)  (418 136)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (419 136)  (419 136)  routing T_8_8.sp4_v_t_22 <X> T_8_8.lc_trk_g2_3
 (28 8)  (424 136)  (424 136)  routing T_8_8.lc_trk_g2_3 <X> T_8_8.wire_bram/ram/WDATA_3
 (29 8)  (425 136)  (425 136)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_3
 (41 8)  (437 136)  (437 136)  Enable bit of Mux _out_links/OutMuxb_4 => wire_bram/ram/RDATA_3 sp4_r_v_b_41
 (21 9)  (417 137)  (417 137)  routing T_8_8.sp4_v_t_22 <X> T_8_8.lc_trk_g2_3
 (30 9)  (426 137)  (426 137)  routing T_8_8.lc_trk_g2_3 <X> T_8_8.wire_bram/ram/WDATA_3
 (7 10)  (403 138)  (403 138)  Column buffer control bit: MEMT_colbuf_cntl_3

 (11 10)  (407 138)  (407 138)  routing T_8_8.sp4_v_b_5 <X> T_8_8.sp4_v_t_45
 (14 10)  (410 138)  (410 138)  routing T_8_8.sp4_v_b_28 <X> T_8_8.lc_trk_g2_4
 (12 11)  (408 139)  (408 139)  routing T_8_8.sp4_v_b_5 <X> T_8_8.sp4_v_t_45
 (16 11)  (412 139)  (412 139)  routing T_8_8.sp4_v_b_28 <X> T_8_8.lc_trk_g2_4
 (17 11)  (413 139)  (413 139)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_28 lc_trk_g2_4
 (0 14)  (396 142)  (396 142)  routing T_8_8.lc_trk_g2_4 <X> T_8_8.wire_bram/ram/WE
 (1 14)  (397 142)  (397 142)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (1 15)  (397 143)  (397 143)  routing T_8_8.lc_trk_g2_4 <X> T_8_8.wire_bram/ram/WE


LogicTile_9_8



LogicTile_10_8



LogicTile_11_8

 (21 0)  (567 128)  (567 128)  routing T_11_8.wire_logic_cluster/lc_3/out <X> T_11_8.lc_trk_g0_3
 (22 0)  (568 128)  (568 128)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (0 2)  (546 130)  (546 130)  routing T_11_8.glb_netwk_3 <X> T_11_8.wire_logic_cluster/lc_7/clk
 (2 2)  (548 130)  (548 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (546 131)  (546 131)  routing T_11_8.glb_netwk_3 <X> T_11_8.wire_logic_cluster/lc_7/clk
 (14 4)  (560 132)  (560 132)  routing T_11_8.sp4_h_r_8 <X> T_11_8.lc_trk_g1_0
 (15 5)  (561 133)  (561 133)  routing T_11_8.sp4_h_r_8 <X> T_11_8.lc_trk_g1_0
 (16 5)  (562 133)  (562 133)  routing T_11_8.sp4_h_r_8 <X> T_11_8.lc_trk_g1_0
 (17 5)  (563 133)  (563 133)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (17 6)  (563 134)  (563 134)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (31 6)  (577 134)  (577 134)  routing T_11_8.lc_trk_g1_5 <X> T_11_8.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 134)  (578 134)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (580 134)  (580 134)  routing T_11_8.lc_trk_g1_5 <X> T_11_8.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 134)  (582 134)  LC_3 Logic Functioning bit
 (37 6)  (583 134)  (583 134)  LC_3 Logic Functioning bit
 (38 6)  (584 134)  (584 134)  LC_3 Logic Functioning bit
 (39 6)  (585 134)  (585 134)  LC_3 Logic Functioning bit
 (45 6)  (591 134)  (591 134)  LC_3 Logic Functioning bit
 (36 7)  (582 135)  (582 135)  LC_3 Logic Functioning bit
 (37 7)  (583 135)  (583 135)  LC_3 Logic Functioning bit
 (38 7)  (584 135)  (584 135)  LC_3 Logic Functioning bit
 (39 7)  (585 135)  (585 135)  LC_3 Logic Functioning bit
 (7 10)  (553 138)  (553 138)  Column buffer control bit: LH_colbuf_cntl_3

 (26 12)  (572 140)  (572 140)  routing T_11_8.lc_trk_g1_5 <X> T_11_8.wire_logic_cluster/lc_6/in_0
 (29 12)  (575 140)  (575 140)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (578 140)  (578 140)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (580 140)  (580 140)  routing T_11_8.lc_trk_g1_0 <X> T_11_8.wire_logic_cluster/lc_6/in_3
 (40 12)  (586 140)  (586 140)  LC_6 Logic Functioning bit
 (41 12)  (587 140)  (587 140)  LC_6 Logic Functioning bit
 (42 12)  (588 140)  (588 140)  LC_6 Logic Functioning bit
 (43 12)  (589 140)  (589 140)  LC_6 Logic Functioning bit
 (52 12)  (598 140)  (598 140)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (27 13)  (573 141)  (573 141)  routing T_11_8.lc_trk_g1_5 <X> T_11_8.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 141)  (575 141)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 141)  (576 141)  routing T_11_8.lc_trk_g0_3 <X> T_11_8.wire_logic_cluster/lc_6/in_1
 (36 13)  (582 141)  (582 141)  LC_6 Logic Functioning bit
 (38 13)  (584 141)  (584 141)  LC_6 Logic Functioning bit
 (40 13)  (586 141)  (586 141)  LC_6 Logic Functioning bit
 (41 13)  (587 141)  (587 141)  LC_6 Logic Functioning bit
 (42 13)  (588 141)  (588 141)  LC_6 Logic Functioning bit
 (43 13)  (589 141)  (589 141)  LC_6 Logic Functioning bit


LogicTile_12_8

 (12 14)  (612 142)  (612 142)  routing T_12_8.sp4_v_t_40 <X> T_12_8.sp4_h_l_46
 (11 15)  (611 143)  (611 143)  routing T_12_8.sp4_v_t_40 <X> T_12_8.sp4_h_l_46
 (13 15)  (613 143)  (613 143)  routing T_12_8.sp4_v_t_40 <X> T_12_8.sp4_h_l_46


LogicTile_13_8



LogicTile_14_8



LogicTile_15_8

 (12 10)  (774 138)  (774 138)  routing T_15_8.sp4_v_b_8 <X> T_15_8.sp4_h_l_45
 (11 14)  (773 142)  (773 142)  routing T_15_8.sp4_v_b_8 <X> T_15_8.sp4_v_t_46
 (12 15)  (774 143)  (774 143)  routing T_15_8.sp4_v_b_8 <X> T_15_8.sp4_v_t_46


LogicTile_16_8



LogicTile_17_8

 (15 6)  (889 134)  (889 134)  routing T_17_8.sp4_h_r_21 <X> T_17_8.lc_trk_g1_5
 (16 6)  (890 134)  (890 134)  routing T_17_8.sp4_h_r_21 <X> T_17_8.lc_trk_g1_5
 (17 6)  (891 134)  (891 134)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (892 134)  (892 134)  routing T_17_8.sp4_h_r_21 <X> T_17_8.lc_trk_g1_5
 (31 6)  (905 134)  (905 134)  routing T_17_8.lc_trk_g1_5 <X> T_17_8.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 134)  (906 134)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (908 134)  (908 134)  routing T_17_8.lc_trk_g1_5 <X> T_17_8.wire_logic_cluster/lc_3/in_3
 (40 6)  (914 134)  (914 134)  LC_3 Logic Functioning bit
 (41 6)  (915 134)  (915 134)  LC_3 Logic Functioning bit
 (42 6)  (916 134)  (916 134)  LC_3 Logic Functioning bit
 (43 6)  (917 134)  (917 134)  LC_3 Logic Functioning bit
 (52 6)  (926 134)  (926 134)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (53 6)  (927 134)  (927 134)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (18 7)  (892 135)  (892 135)  routing T_17_8.sp4_h_r_21 <X> T_17_8.lc_trk_g1_5
 (40 7)  (914 135)  (914 135)  LC_3 Logic Functioning bit
 (41 7)  (915 135)  (915 135)  LC_3 Logic Functioning bit
 (42 7)  (916 135)  (916 135)  LC_3 Logic Functioning bit
 (43 7)  (917 135)  (917 135)  LC_3 Logic Functioning bit


LogicTile_18_8



LogicTile_19_8

 (4 2)  (986 130)  (986 130)  routing T_19_8.sp4_h_r_0 <X> T_19_8.sp4_v_t_37
 (5 3)  (987 131)  (987 131)  routing T_19_8.sp4_h_r_0 <X> T_19_8.sp4_v_t_37


LogicTile_20_8

 (12 10)  (1048 138)  (1048 138)  routing T_20_8.sp4_v_b_8 <X> T_20_8.sp4_h_l_45


LogicTile_21_8



LogicTile_22_8



LogicTile_23_8

 (6 3)  (1204 131)  (1204 131)  routing T_23_8.sp4_h_r_0 <X> T_23_8.sp4_h_l_37


LogicTile_24_8



RAM_Tile_25_8

 (7 0)  (1313 128)  (1313 128)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 129)  (1313 129)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 130)  (1306 130)  routing T_25_8.glb_netwk_3 <X> T_25_8.wire_bram/ram/WCLK
 (2 2)  (1308 130)  (1308 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (1313 130)  (1313 130)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (1306 131)  (1306 131)  routing T_25_8.glb_netwk_3 <X> T_25_8.wire_bram/ram/WCLK
 (7 3)  (1313 131)  (1313 131)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (1313 132)  (1313 132)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_5

 (7 5)  (1313 133)  (1313 133)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_4

 (3 6)  (1309 134)  (1309 134)  routing T_25_8.sp12_v_b_0 <X> T_25_8.sp12_v_t_23
 (7 6)  (1313 134)  (1313 134)  Cascade buffer Enable bit: MEMT_LC01_inmux00_bram_cbit_7

 (17 6)  (1323 134)  (1323 134)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (7 7)  (1313 135)  (1313 135)  Cascade bit: MEMT_LC01_inmux00_bram_cbit_6

 (18 7)  (1324 135)  (1324 135)  routing T_25_8.sp4_r_v_b_29 <X> T_25_8.lc_trk_g1_5
 (22 7)  (1328 135)  (1328 135)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (1329 135)  (1329 135)  routing T_25_8.sp4_v_b_22 <X> T_25_8.lc_trk_g1_6
 (24 7)  (1330 135)  (1330 135)  routing T_25_8.sp4_v_b_22 <X> T_25_8.lc_trk_g1_6
 (27 8)  (1333 136)  (1333 136)  routing T_25_8.lc_trk_g1_6 <X> T_25_8.wire_bram/ram/WDATA_3
 (29 8)  (1335 136)  (1335 136)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_6 wire_bram/ram/WDATA_3
 (30 8)  (1336 136)  (1336 136)  routing T_25_8.lc_trk_g1_6 <X> T_25_8.wire_bram/ram/WDATA_3
 (30 9)  (1336 137)  (1336 137)  routing T_25_8.lc_trk_g1_6 <X> T_25_8.wire_bram/ram/WDATA_3
 (37 9)  (1343 137)  (1343 137)  Enable bit of Mux _out_links/OutMux7_4 => wire_bram/ram/RDATA_3 sp4_h_l_13
 (7 10)  (1313 138)  (1313 138)  Column buffer control bit: MEMT_colbuf_cntl_3

 (11 10)  (1317 138)  (1317 138)  routing T_25_8.sp4_v_b_5 <X> T_25_8.sp4_v_t_45
 (12 11)  (1318 139)  (1318 139)  routing T_25_8.sp4_v_b_5 <X> T_25_8.sp4_v_t_45
 (1 14)  (1307 142)  (1307 142)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (0 15)  (1306 143)  (1306 143)  routing T_25_8.lc_trk_g1_5 <X> T_25_8.wire_bram/ram/WE
 (1 15)  (1307 143)  (1307 143)  routing T_25_8.lc_trk_g1_5 <X> T_25_8.wire_bram/ram/WE


LogicTile_26_8



LogicTile_27_8



LogicTile_28_8



LogicTile_29_8



LogicTile_30_8



LogicTile_31_8



LogicTile_32_8



IO_Tile_33_8



LogicTile_7_7

 (3 4)  (345 116)  (345 116)  routing T_7_7.sp12_v_b_0 <X> T_7_7.sp12_h_r_0
 (3 5)  (345 117)  (345 117)  routing T_7_7.sp12_v_b_0 <X> T_7_7.sp12_h_r_0
 (3 6)  (345 118)  (345 118)  routing T_7_7.sp12_v_b_0 <X> T_7_7.sp12_v_t_23


RAM_Tile_8_7

 (22 0)  (418 112)  (418 112)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (419 112)  (419 112)  routing T_8_7.sp12_h_r_11 <X> T_8_7.lc_trk_g0_3
 (7 1)  (403 113)  (403 113)  Ram config bit: MEMB_Power_Up_Control

 (2 2)  (398 114)  (398 114)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_bram/ram/RCLK
 (0 3)  (396 115)  (396 115)  routing T_8_7.lc_trk_g1_1 <X> T_8_7.wire_bram/ram/RCLK
 (2 3)  (398 115)  (398 115)  routing T_8_7.lc_trk_g1_1 <X> T_8_7.wire_bram/ram/RCLK
 (15 4)  (411 116)  (411 116)  routing T_8_7.sp4_h_r_17 <X> T_8_7.lc_trk_g1_1
 (16 4)  (412 116)  (412 116)  routing T_8_7.sp4_h_r_17 <X> T_8_7.lc_trk_g1_1
 (17 4)  (413 116)  (413 116)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_17 lc_trk_g1_1
 (18 4)  (414 116)  (414 116)  routing T_8_7.sp4_h_r_17 <X> T_8_7.lc_trk_g1_1
 (18 5)  (414 117)  (414 117)  routing T_8_7.sp4_h_r_17 <X> T_8_7.lc_trk_g1_1
 (17 6)  (413 118)  (413 118)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (9 7)  (405 119)  (405 119)  routing T_8_7.sp4_v_b_4 <X> T_8_7.sp4_v_t_41
 (29 8)  (425 120)  (425 120)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_3 wire_bram/ram/WDATA_11
 (41 8)  (437 120)  (437 120)  Enable bit of Mux _out_links/OutMuxb_4 => wire_bram/ram/RDATA_11 sp4_r_v_b_41
 (30 9)  (426 121)  (426 121)  routing T_8_7.lc_trk_g0_3 <X> T_8_7.wire_bram/ram/WDATA_11
 (1 14)  (397 126)  (397 126)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (0 15)  (396 127)  (396 127)  routing T_8_7.lc_trk_g1_5 <X> T_8_7.wire_bram/ram/RE
 (1 15)  (397 127)  (397 127)  routing T_8_7.lc_trk_g1_5 <X> T_8_7.wire_bram/ram/RE


LogicTile_9_7

 (13 4)  (451 116)  (451 116)  routing T_9_7.sp4_v_t_40 <X> T_9_7.sp4_v_b_5


LogicTile_11_7

 (3 6)  (549 118)  (549 118)  routing T_11_7.sp12_v_b_0 <X> T_11_7.sp12_v_t_23
 (8 6)  (554 118)  (554 118)  routing T_11_7.sp4_v_t_41 <X> T_11_7.sp4_h_l_41
 (9 6)  (555 118)  (555 118)  routing T_11_7.sp4_v_t_41 <X> T_11_7.sp4_h_l_41


LogicTile_12_7

 (3 4)  (603 116)  (603 116)  routing T_12_7.sp12_v_b_0 <X> T_12_7.sp12_h_r_0
 (3 5)  (603 117)  (603 117)  routing T_12_7.sp12_v_b_0 <X> T_12_7.sp12_h_r_0


LogicTile_15_7

 (3 3)  (765 115)  (765 115)  routing T_15_7.sp12_v_b_0 <X> T_15_7.sp12_h_l_23
 (3 4)  (765 116)  (765 116)  routing T_15_7.sp12_v_b_0 <X> T_15_7.sp12_h_r_0
 (3 5)  (765 117)  (765 117)  routing T_15_7.sp12_v_b_0 <X> T_15_7.sp12_h_r_0
 (3 6)  (765 118)  (765 118)  routing T_15_7.sp12_v_b_0 <X> T_15_7.sp12_v_t_23
 (11 6)  (773 118)  (773 118)  routing T_15_7.sp4_v_b_2 <X> T_15_7.sp4_v_t_40
 (12 7)  (774 119)  (774 119)  routing T_15_7.sp4_v_b_2 <X> T_15_7.sp4_v_t_40
 (9 15)  (771 127)  (771 127)  routing T_15_7.sp4_v_b_2 <X> T_15_7.sp4_v_t_47
 (10 15)  (772 127)  (772 127)  routing T_15_7.sp4_v_b_2 <X> T_15_7.sp4_v_t_47


LogicTile_16_7

 (3 6)  (819 118)  (819 118)  routing T_16_7.sp12_v_b_0 <X> T_16_7.sp12_v_t_23


LogicTile_19_7

 (3 5)  (985 117)  (985 117)  routing T_19_7.sp12_h_l_23 <X> T_19_7.sp12_h_r_0


LogicTile_22_7

 (2 12)  (1146 124)  (1146 124)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_23_7

 (2 0)  (1200 112)  (1200 112)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (2 8)  (1200 120)  (1200 120)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


RAM_Tile_25_7

 (4 0)  (1310 112)  (1310 112)  routing T_25_7.sp4_v_t_37 <X> T_25_7.sp4_v_b_0
 (5 0)  (1311 112)  (1311 112)  routing T_25_7.sp4_v_t_37 <X> T_25_7.sp4_h_r_0
 (7 1)  (1313 113)  (1313 113)  Ram config bit: MEMB_Power_Up_Control

 (14 1)  (1320 113)  (1320 113)  routing T_25_7.sp4_h_r_0 <X> T_25_7.lc_trk_g0_0
 (15 1)  (1321 113)  (1321 113)  routing T_25_7.sp4_h_r_0 <X> T_25_7.lc_trk_g0_0
 (16 1)  (1322 113)  (1322 113)  routing T_25_7.sp4_h_r_0 <X> T_25_7.lc_trk_g0_0
 (17 1)  (1323 113)  (1323 113)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (2 2)  (1308 114)  (1308 114)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_bram/ram/RCLK
 (2 3)  (1308 115)  (1308 115)  routing T_25_7.lc_trk_g0_0 <X> T_25_7.wire_bram/ram/RCLK
 (14 3)  (1320 115)  (1320 115)  routing T_25_7.sp4_h_r_4 <X> T_25_7.lc_trk_g0_4
 (15 3)  (1321 115)  (1321 115)  routing T_25_7.sp4_h_r_4 <X> T_25_7.lc_trk_g0_4
 (16 3)  (1322 115)  (1322 115)  routing T_25_7.sp4_h_r_4 <X> T_25_7.lc_trk_g0_4
 (17 3)  (1323 115)  (1323 115)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (9 4)  (1315 116)  (1315 116)  routing T_25_7.sp4_v_t_41 <X> T_25_7.sp4_h_r_4
 (9 5)  (1315 117)  (1315 117)  routing T_25_7.sp4_v_t_41 <X> T_25_7.sp4_v_b_4
 (14 7)  (1320 119)  (1320 119)  routing T_25_7.sp12_h_r_20 <X> T_25_7.lc_trk_g1_4
 (16 7)  (1322 119)  (1322 119)  routing T_25_7.sp12_h_r_20 <X> T_25_7.lc_trk_g1_4
 (17 7)  (1323 119)  (1323 119)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (3 8)  (1309 120)  (1309 120)  routing T_25_7.sp12_v_t_22 <X> T_25_7.sp12_v_b_1
 (27 8)  (1333 120)  (1333 120)  routing T_25_7.lc_trk_g1_4 <X> T_25_7.wire_bram/ram/WDATA_11
 (29 8)  (1335 120)  (1335 120)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_4 wire_bram/ram/WDATA_11
 (30 8)  (1336 120)  (1336 120)  routing T_25_7.lc_trk_g1_4 <X> T_25_7.wire_bram/ram/WDATA_11
 (39 8)  (1345 120)  (1345 120)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_11 sp4_v_b_40
 (1 14)  (1307 126)  (1307 126)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/RE
 (1 15)  (1307 127)  (1307 127)  routing T_25_7.lc_trk_g0_4 <X> T_25_7.wire_bram/ram/RE
 (12 15)  (1318 127)  (1318 127)  routing T_25_7.sp4_h_l_46 <X> T_25_7.sp4_v_t_46


LogicTile_26_7

 (11 2)  (1359 114)  (1359 114)  routing T_26_7.sp4_h_l_44 <X> T_26_7.sp4_v_t_39
 (11 12)  (1359 124)  (1359 124)  routing T_26_7.sp4_h_l_40 <X> T_26_7.sp4_v_b_11
 (13 12)  (1361 124)  (1361 124)  routing T_26_7.sp4_h_l_40 <X> T_26_7.sp4_v_b_11
 (12 13)  (1360 125)  (1360 125)  routing T_26_7.sp4_h_l_40 <X> T_26_7.sp4_v_b_11
 (13 14)  (1361 126)  (1361 126)  routing T_26_7.sp4_v_b_11 <X> T_26_7.sp4_v_t_46


IO_Tile_0_6

 (16 0)  (1 96)  (1 96)  IOB_0 IO Functioning bit
 (17 3)  (0 99)  (0 99)  IOB_0 IO Functioning bit
 (16 4)  (1 100)  (1 100)  IOB_0 IO Functioning bit
 (16 10)  (1 106)  (1 106)  IOB_1 IO Functioning bit
 (17 13)  (0 109)  (0 109)  IOB_1 IO Functioning bit
 (16 14)  (1 110)  (1 110)  IOB_1 IO Functioning bit


LogicTile_6_6

 (12 12)  (300 108)  (300 108)  routing T_6_6.sp4_v_b_5 <X> T_6_6.sp4_h_r_11
 (11 13)  (299 109)  (299 109)  routing T_6_6.sp4_v_b_5 <X> T_6_6.sp4_h_r_11
 (13 13)  (301 109)  (301 109)  routing T_6_6.sp4_v_b_5 <X> T_6_6.sp4_h_r_11


RAM_Tile_8_6

 (7 0)  (403 96)  (403 96)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (403 97)  (403 97)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (396 98)  (396 98)  routing T_8_6.glb_netwk_3 <X> T_8_6.wire_bram/ram/WCLK
 (2 2)  (398 98)  (398 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (403 98)  (403 98)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (396 99)  (396 99)  routing T_8_6.glb_netwk_3 <X> T_8_6.wire_bram/ram/WCLK
 (7 3)  (403 99)  (403 99)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (403 100)  (403 100)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_5

 (7 5)  (403 101)  (403 101)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_4

 (7 6)  (403 102)  (403 102)  Cascade buffer Enable bit: MEMT_LC01_inmux00_bram_cbit_7

 (7 7)  (403 103)  (403 103)  Cascade bit: MEMT_LC01_inmux00_bram_cbit_6

 (21 8)  (417 104)  (417 104)  routing T_8_6.sp4_h_r_35 <X> T_8_6.lc_trk_g2_3
 (22 8)  (418 104)  (418 104)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (419 104)  (419 104)  routing T_8_6.sp4_h_r_35 <X> T_8_6.lc_trk_g2_3
 (24 8)  (420 104)  (420 104)  routing T_8_6.sp4_h_r_35 <X> T_8_6.lc_trk_g2_3
 (28 8)  (424 104)  (424 104)  routing T_8_6.lc_trk_g2_3 <X> T_8_6.wire_bram/ram/WDATA_3
 (29 8)  (425 104)  (425 104)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_3
 (37 8)  (433 104)  (433 104)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_3 sp12_h_r_0
 (30 9)  (426 105)  (426 105)  routing T_8_6.lc_trk_g2_3 <X> T_8_6.wire_bram/ram/WDATA_3
 (14 10)  (410 106)  (410 106)  routing T_8_6.sp4_v_b_28 <X> T_8_6.lc_trk_g2_4
 (16 11)  (412 107)  (412 107)  routing T_8_6.sp4_v_b_28 <X> T_8_6.lc_trk_g2_4
 (17 11)  (413 107)  (413 107)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_28 lc_trk_g2_4
 (12 12)  (408 108)  (408 108)  routing T_8_6.sp4_v_b_5 <X> T_8_6.sp4_h_r_11
 (11 13)  (407 109)  (407 109)  routing T_8_6.sp4_v_b_5 <X> T_8_6.sp4_h_r_11
 (13 13)  (409 109)  (409 109)  routing T_8_6.sp4_v_b_5 <X> T_8_6.sp4_h_r_11
 (0 14)  (396 110)  (396 110)  routing T_8_6.lc_trk_g2_4 <X> T_8_6.wire_bram/ram/WE
 (1 14)  (397 110)  (397 110)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (13 14)  (409 110)  (409 110)  routing T_8_6.sp4_v_b_11 <X> T_8_6.sp4_v_t_46
 (1 15)  (397 111)  (397 111)  routing T_8_6.lc_trk_g2_4 <X> T_8_6.wire_bram/ram/WE


LogicTile_10_6

 (8 8)  (500 104)  (500 104)  routing T_10_6.sp4_h_l_46 <X> T_10_6.sp4_h_r_7
 (10 8)  (502 104)  (502 104)  routing T_10_6.sp4_h_l_46 <X> T_10_6.sp4_h_r_7


LogicTile_11_6

 (8 11)  (554 107)  (554 107)  routing T_11_6.sp4_v_b_4 <X> T_11_6.sp4_v_t_42
 (10 11)  (556 107)  (556 107)  routing T_11_6.sp4_v_b_4 <X> T_11_6.sp4_v_t_42


LogicTile_12_6

 (11 13)  (611 109)  (611 109)  routing T_12_6.sp4_h_l_46 <X> T_12_6.sp4_h_r_11


LogicTile_13_6

 (3 6)  (657 102)  (657 102)  routing T_13_6.sp12_h_r_0 <X> T_13_6.sp12_v_t_23
 (3 7)  (657 103)  (657 103)  routing T_13_6.sp12_h_r_0 <X> T_13_6.sp12_v_t_23


LogicTile_14_6

 (8 8)  (716 104)  (716 104)  routing T_14_6.sp4_h_l_42 <X> T_14_6.sp4_h_r_7


LogicTile_15_6

 (19 2)  (781 98)  (781 98)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_16_6

 (10 7)  (826 103)  (826 103)  routing T_16_6.sp4_h_l_46 <X> T_16_6.sp4_v_t_41


LogicTile_18_6

 (8 8)  (936 104)  (936 104)  routing T_18_6.sp4_h_l_42 <X> T_18_6.sp4_h_r_7


LogicTile_20_6

 (3 7)  (1039 103)  (1039 103)  routing T_20_6.sp12_h_l_23 <X> T_20_6.sp12_v_t_23


LogicTile_22_6

 (6 4)  (1150 100)  (1150 100)  routing T_22_6.sp4_v_t_37 <X> T_22_6.sp4_v_b_3
 (5 5)  (1149 101)  (1149 101)  routing T_22_6.sp4_v_t_37 <X> T_22_6.sp4_v_b_3
 (9 9)  (1153 105)  (1153 105)  routing T_22_6.sp4_v_t_46 <X> T_22_6.sp4_v_b_7
 (10 9)  (1154 105)  (1154 105)  routing T_22_6.sp4_v_t_46 <X> T_22_6.sp4_v_b_7
 (9 12)  (1153 108)  (1153 108)  routing T_22_6.sp4_h_l_42 <X> T_22_6.sp4_h_r_10
 (10 12)  (1154 108)  (1154 108)  routing T_22_6.sp4_h_l_42 <X> T_22_6.sp4_h_r_10


LogicTile_23_6

 (4 2)  (1202 98)  (1202 98)  routing T_23_6.sp4_h_r_0 <X> T_23_6.sp4_v_t_37
 (5 3)  (1203 99)  (1203 99)  routing T_23_6.sp4_h_r_0 <X> T_23_6.sp4_v_t_37


RAM_Tile_25_6

 (7 0)  (1313 96)  (1313 96)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 97)  (1313 97)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 98)  (1306 98)  routing T_25_6.glb_netwk_3 <X> T_25_6.wire_bram/ram/WCLK
 (2 2)  (1308 98)  (1308 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (1313 98)  (1313 98)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (1306 99)  (1306 99)  routing T_25_6.glb_netwk_3 <X> T_25_6.wire_bram/ram/WCLK
 (3 3)  (1309 99)  (1309 99)  routing T_25_6.sp12_v_b_0 <X> T_25_6.sp12_h_l_23
 (7 3)  (1313 99)  (1313 99)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (1313 100)  (1313 100)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_5

 (7 5)  (1313 101)  (1313 101)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_4

 (7 6)  (1313 102)  (1313 102)  Cascade buffer Enable bit: MEMT_LC01_inmux00_bram_cbit_7

 (7 7)  (1313 103)  (1313 103)  Cascade bit: MEMT_LC01_inmux00_bram_cbit_6

 (19 8)  (1325 104)  (1325 104)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_t_16 sp4_v_t_8
 (28 8)  (1334 104)  (1334 104)  routing T_25_6.lc_trk_g2_7 <X> T_25_6.wire_bram/ram/WDATA_3
 (29 8)  (1335 104)  (1335 104)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_7 wire_bram/ram/WDATA_3
 (30 8)  (1336 104)  (1336 104)  routing T_25_6.lc_trk_g2_7 <X> T_25_6.wire_bram/ram/WDATA_3
 (30 9)  (1336 105)  (1336 105)  routing T_25_6.lc_trk_g2_7 <X> T_25_6.wire_bram/ram/WDATA_3
 (37 9)  (1343 105)  (1343 105)  Enable bit of Mux _out_links/OutMux7_4 => wire_bram/ram/RDATA_3 sp4_h_l_13
 (14 10)  (1320 106)  (1320 106)  routing T_25_6.sp4_v_t_25 <X> T_25_6.lc_trk_g2_4
 (21 10)  (1327 106)  (1327 106)  routing T_25_6.sp4_h_r_47 <X> T_25_6.lc_trk_g2_7
 (22 10)  (1328 106)  (1328 106)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_47 lc_trk_g2_7
 (23 10)  (1329 106)  (1329 106)  routing T_25_6.sp4_h_r_47 <X> T_25_6.lc_trk_g2_7
 (24 10)  (1330 106)  (1330 106)  routing T_25_6.sp4_h_r_47 <X> T_25_6.lc_trk_g2_7
 (14 11)  (1320 107)  (1320 107)  routing T_25_6.sp4_v_t_25 <X> T_25_6.lc_trk_g2_4
 (16 11)  (1322 107)  (1322 107)  routing T_25_6.sp4_v_t_25 <X> T_25_6.lc_trk_g2_4
 (17 11)  (1323 107)  (1323 107)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_25 lc_trk_g2_4
 (21 11)  (1327 107)  (1327 107)  routing T_25_6.sp4_h_r_47 <X> T_25_6.lc_trk_g2_7
 (0 14)  (1306 110)  (1306 110)  routing T_25_6.lc_trk_g2_4 <X> T_25_6.wire_bram/ram/WE
 (1 14)  (1307 110)  (1307 110)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (1 15)  (1307 111)  (1307 111)  routing T_25_6.lc_trk_g2_4 <X> T_25_6.wire_bram/ram/WE


LogicTile_26_6

 (6 6)  (1354 102)  (1354 102)  routing T_26_6.sp4_h_l_47 <X> T_26_6.sp4_v_t_38


LogicTile_7_5

 (12 8)  (354 88)  (354 88)  routing T_7_5.sp4_v_b_2 <X> T_7_5.sp4_h_r_8
 (11 9)  (353 89)  (353 89)  routing T_7_5.sp4_v_b_2 <X> T_7_5.sp4_h_r_8
 (13 9)  (355 89)  (355 89)  routing T_7_5.sp4_v_b_2 <X> T_7_5.sp4_h_r_8


RAM_Tile_8_5

 (7 1)  (403 81)  (403 81)  Ram config bit: MEMB_Power_Up_Control

 (14 1)  (410 81)  (410 81)  routing T_8_5.sp4_h_r_0 <X> T_8_5.lc_trk_g0_0
 (15 1)  (411 81)  (411 81)  routing T_8_5.sp4_h_r_0 <X> T_8_5.lc_trk_g0_0
 (16 1)  (412 81)  (412 81)  routing T_8_5.sp4_h_r_0 <X> T_8_5.lc_trk_g0_0
 (17 1)  (413 81)  (413 81)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (2 2)  (398 82)  (398 82)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_bram/ram/RCLK
 (15 2)  (411 82)  (411 82)  routing T_8_5.sp4_h_r_21 <X> T_8_5.lc_trk_g0_5
 (16 2)  (412 82)  (412 82)  routing T_8_5.sp4_h_r_21 <X> T_8_5.lc_trk_g0_5
 (17 2)  (413 82)  (413 82)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (414 82)  (414 82)  routing T_8_5.sp4_h_r_21 <X> T_8_5.lc_trk_g0_5
 (2 3)  (398 83)  (398 83)  routing T_8_5.lc_trk_g0_0 <X> T_8_5.wire_bram/ram/RCLK
 (18 3)  (414 83)  (414 83)  routing T_8_5.sp4_h_r_21 <X> T_8_5.lc_trk_g0_5
 (17 6)  (413 86)  (413 86)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (18 7)  (414 87)  (414 87)  routing T_8_5.sp4_r_v_b_29 <X> T_8_5.lc_trk_g1_5
 (29 8)  (425 88)  (425 88)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_5 wire_bram/ram/WDATA_11
 (30 8)  (426 88)  (426 88)  routing T_8_5.lc_trk_g0_5 <X> T_8_5.wire_bram/ram/WDATA_11
 (39 8)  (435 88)  (435 88)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_11 sp4_v_b_40
 (1 14)  (397 94)  (397 94)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (0 15)  (396 95)  (396 95)  routing T_8_5.lc_trk_g1_5 <X> T_8_5.wire_bram/ram/RE
 (1 15)  (397 95)  (397 95)  routing T_8_5.lc_trk_g1_5 <X> T_8_5.wire_bram/ram/RE


LogicTile_12_5

 (5 2)  (605 82)  (605 82)  routing T_12_5.sp4_v_t_37 <X> T_12_5.sp4_h_l_37
 (6 3)  (606 83)  (606 83)  routing T_12_5.sp4_v_t_37 <X> T_12_5.sp4_h_l_37
 (3 4)  (603 84)  (603 84)  routing T_12_5.sp12_v_b_0 <X> T_12_5.sp12_h_r_0
 (3 5)  (603 85)  (603 85)  routing T_12_5.sp12_v_b_0 <X> T_12_5.sp12_h_r_0
 (11 8)  (611 88)  (611 88)  routing T_12_5.sp4_v_t_37 <X> T_12_5.sp4_v_b_8
 (13 8)  (613 88)  (613 88)  routing T_12_5.sp4_v_t_37 <X> T_12_5.sp4_v_b_8


LogicTile_22_5

 (2 12)  (1146 92)  (1146 92)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


RAM_Tile_25_5

 (7 1)  (1313 81)  (1313 81)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 82)  (1306 82)  routing T_25_5.lc_trk_g2_0 <X> T_25_5.wire_bram/ram/RCLK
 (2 2)  (1308 82)  (1308 82)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_bram/ram/RCLK
 (2 3)  (1308 83)  (1308 83)  routing T_25_5.lc_trk_g2_0 <X> T_25_5.wire_bram/ram/RCLK
 (3 6)  (1309 86)  (1309 86)  routing T_25_5.sp12_v_b_0 <X> T_25_5.sp12_v_t_23
 (14 8)  (1320 88)  (1320 88)  routing T_25_5.sp4_v_t_13 <X> T_25_5.lc_trk_g2_0
 (22 8)  (1328 88)  (1328 88)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (28 8)  (1334 88)  (1334 88)  routing T_25_5.lc_trk_g2_3 <X> T_25_5.wire_bram/ram/WDATA_11
 (29 8)  (1335 88)  (1335 88)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_11
 (39 8)  (1345 88)  (1345 88)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_11 sp4_v_b_40
 (16 9)  (1322 89)  (1322 89)  routing T_25_5.sp4_v_t_13 <X> T_25_5.lc_trk_g2_0
 (17 9)  (1323 89)  (1323 89)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_13 lc_trk_g2_0
 (21 9)  (1327 89)  (1327 89)  routing T_25_5.sp4_r_v_b_35 <X> T_25_5.lc_trk_g2_3
 (30 9)  (1336 89)  (1336 89)  routing T_25_5.lc_trk_g2_3 <X> T_25_5.wire_bram/ram/WDATA_11
 (0 14)  (1306 94)  (1306 94)  routing T_25_5.lc_trk_g3_5 <X> T_25_5.wire_bram/ram/RE
 (1 14)  (1307 94)  (1307 94)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (15 14)  (1321 94)  (1321 94)  routing T_25_5.sp12_v_b_5 <X> T_25_5.lc_trk_g3_5
 (17 14)  (1323 94)  (1323 94)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_5 lc_trk_g3_5
 (18 14)  (1324 94)  (1324 94)  routing T_25_5.sp12_v_b_5 <X> T_25_5.lc_trk_g3_5
 (0 15)  (1306 95)  (1306 95)  routing T_25_5.lc_trk_g3_5 <X> T_25_5.wire_bram/ram/RE
 (1 15)  (1307 95)  (1307 95)  routing T_25_5.lc_trk_g3_5 <X> T_25_5.wire_bram/ram/RE
 (12 15)  (1318 95)  (1318 95)  routing T_25_5.sp4_h_l_46 <X> T_25_5.sp4_v_t_46
 (18 15)  (1324 95)  (1324 95)  routing T_25_5.sp12_v_b_5 <X> T_25_5.lc_trk_g3_5


LogicTile_6_4

 (11 6)  (299 70)  (299 70)  routing T_6_4.sp4_v_b_9 <X> T_6_4.sp4_v_t_40
 (13 6)  (301 70)  (301 70)  routing T_6_4.sp4_v_b_9 <X> T_6_4.sp4_v_t_40


LogicTile_7_4

 (19 2)  (361 66)  (361 66)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


RAM_Tile_8_4

 (7 0)  (403 64)  (403 64)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (403 65)  (403 65)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (396 66)  (396 66)  routing T_8_4.glb_netwk_3 <X> T_8_4.wire_bram/ram/WCLK
 (2 2)  (398 66)  (398 66)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (403 66)  (403 66)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (396 67)  (396 67)  routing T_8_4.glb_netwk_3 <X> T_8_4.wire_bram/ram/WCLK
 (7 3)  (403 67)  (403 67)  Ram config bit: MEMT_bram_cbit_2

 (14 3)  (410 67)  (410 67)  routing T_8_4.sp4_h_r_4 <X> T_8_4.lc_trk_g0_4
 (15 3)  (411 67)  (411 67)  routing T_8_4.sp4_h_r_4 <X> T_8_4.lc_trk_g0_4
 (16 3)  (412 67)  (412 67)  routing T_8_4.sp4_h_r_4 <X> T_8_4.lc_trk_g0_4
 (17 3)  (413 67)  (413 67)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (7 4)  (403 68)  (403 68)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_5

 (9 4)  (405 68)  (405 68)  routing T_8_4.sp4_v_t_41 <X> T_8_4.sp4_h_r_4
 (7 5)  (403 69)  (403 69)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_4

 (8 5)  (404 69)  (404 69)  routing T_8_4.sp4_h_r_4 <X> T_8_4.sp4_v_b_4
 (3 6)  (399 70)  (399 70)  routing T_8_4.sp12_h_r_0 <X> T_8_4.sp12_v_t_23
 (7 6)  (403 70)  (403 70)  Cascade buffer Enable bit: MEMT_LC01_inmux00_bram_cbit_7

 (14 6)  (410 70)  (410 70)  routing T_8_4.sp4_h_r_12 <X> T_8_4.lc_trk_g1_4
 (3 7)  (399 71)  (399 71)  routing T_8_4.sp12_h_r_0 <X> T_8_4.sp12_v_t_23
 (7 7)  (403 71)  (403 71)  Cascade bit: MEMT_LC01_inmux00_bram_cbit_6

 (15 7)  (411 71)  (411 71)  routing T_8_4.sp4_h_r_12 <X> T_8_4.lc_trk_g1_4
 (16 7)  (412 71)  (412 71)  routing T_8_4.sp4_h_r_12 <X> T_8_4.lc_trk_g1_4
 (17 7)  (413 71)  (413 71)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_12 lc_trk_g1_4
 (27 8)  (423 72)  (423 72)  routing T_8_4.lc_trk_g1_4 <X> T_8_4.wire_bram/ram/WDATA_3
 (29 8)  (425 72)  (425 72)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_4 wire_bram/ram/WDATA_3
 (30 8)  (426 72)  (426 72)  routing T_8_4.lc_trk_g1_4 <X> T_8_4.wire_bram/ram/WDATA_3
 (37 8)  (433 72)  (433 72)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_3 sp12_h_r_0
 (1 14)  (397 78)  (397 78)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (1 15)  (397 79)  (397 79)  routing T_8_4.lc_trk_g0_4 <X> T_8_4.wire_bram/ram/WE


LogicTile_11_4

 (9 2)  (555 66)  (555 66)  routing T_11_4.sp4_v_b_1 <X> T_11_4.sp4_h_l_36


LogicTile_12_4

 (13 6)  (613 70)  (613 70)  routing T_12_4.sp4_h_r_5 <X> T_12_4.sp4_v_t_40
 (12 7)  (612 71)  (612 71)  routing T_12_4.sp4_h_r_5 <X> T_12_4.sp4_v_t_40


LogicTile_15_4

 (11 10)  (773 74)  (773 74)  routing T_15_4.sp4_v_b_5 <X> T_15_4.sp4_v_t_45
 (12 11)  (774 75)  (774 75)  routing T_15_4.sp4_v_b_5 <X> T_15_4.sp4_v_t_45


LogicTile_16_4

 (11 7)  (827 71)  (827 71)  routing T_16_4.sp4_h_r_5 <X> T_16_4.sp4_h_l_40


LogicTile_20_4

 (12 6)  (1048 70)  (1048 70)  routing T_20_4.sp4_v_b_5 <X> T_20_4.sp4_h_l_40
 (11 10)  (1047 74)  (1047 74)  routing T_20_4.sp4_v_b_5 <X> T_20_4.sp4_v_t_45
 (12 11)  (1048 75)  (1048 75)  routing T_20_4.sp4_v_b_5 <X> T_20_4.sp4_v_t_45


LogicTile_24_4

 (5 0)  (1257 64)  (1257 64)  routing T_24_4.sp4_v_b_0 <X> T_24_4.sp4_h_r_0
 (6 1)  (1258 65)  (1258 65)  routing T_24_4.sp4_v_b_0 <X> T_24_4.sp4_h_r_0


RAM_Tile_25_4

 (7 0)  (1313 64)  (1313 64)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 65)  (1313 65)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 66)  (1306 66)  routing T_25_4.glb_netwk_3 <X> T_25_4.wire_bram/ram/WCLK
 (2 2)  (1308 66)  (1308 66)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (1313 66)  (1313 66)  Ram config bit: MEMT_bram_cbit_3

 (15 2)  (1321 66)  (1321 66)  routing T_25_4.sp4_h_r_13 <X> T_25_4.lc_trk_g0_5
 (16 2)  (1322 66)  (1322 66)  routing T_25_4.sp4_h_r_13 <X> T_25_4.lc_trk_g0_5
 (17 2)  (1323 66)  (1323 66)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (1324 66)  (1324 66)  routing T_25_4.sp4_h_r_13 <X> T_25_4.lc_trk_g0_5
 (0 3)  (1306 67)  (1306 67)  routing T_25_4.glb_netwk_3 <X> T_25_4.wire_bram/ram/WCLK
 (7 3)  (1313 67)  (1313 67)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (1313 68)  (1313 68)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_5

 (7 5)  (1313 69)  (1313 69)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_4

 (7 6)  (1313 70)  (1313 70)  Cascade buffer Enable bit: MEMT_LC01_inmux00_bram_cbit_7

 (7 7)  (1313 71)  (1313 71)  Cascade bit: MEMT_LC01_inmux00_bram_cbit_6

 (29 8)  (1335 72)  (1335 72)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_5 wire_bram/ram/WDATA_3
 (30 8)  (1336 72)  (1336 72)  routing T_25_4.lc_trk_g0_5 <X> T_25_4.wire_bram/ram/WDATA_3
 (40 9)  (1346 73)  (1346 73)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_3 sp12_v_t_7
 (0 14)  (1306 78)  (1306 78)  routing T_25_4.lc_trk_g3_5 <X> T_25_4.wire_bram/ram/WE
 (1 14)  (1307 78)  (1307 78)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (15 14)  (1321 78)  (1321 78)  routing T_25_4.sp4_v_b_45 <X> T_25_4.lc_trk_g3_5
 (16 14)  (1322 78)  (1322 78)  routing T_25_4.sp4_v_b_45 <X> T_25_4.lc_trk_g3_5
 (17 14)  (1323 78)  (1323 78)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_45 lc_trk_g3_5
 (0 15)  (1306 79)  (1306 79)  routing T_25_4.lc_trk_g3_5 <X> T_25_4.wire_bram/ram/WE
 (1 15)  (1307 79)  (1307 79)  routing T_25_4.lc_trk_g3_5 <X> T_25_4.wire_bram/ram/WE


RAM_Tile_8_3

 (7 1)  (403 49)  (403 49)  Ram config bit: MEMB_Power_Up_Control

 (16 1)  (412 49)  (412 49)  routing T_8_3.sp12_h_r_8 <X> T_8_3.lc_trk_g0_0
 (17 1)  (413 49)  (413 49)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (2 2)  (398 50)  (398 50)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_bram/ram/RCLK
 (2 3)  (398 51)  (398 51)  routing T_8_3.lc_trk_g0_0 <X> T_8_3.wire_bram/ram/RCLK
 (17 6)  (413 54)  (413 54)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (8 7)  (404 55)  (404 55)  routing T_8_3.sp4_h_r_4 <X> T_8_3.sp4_v_t_41
 (9 7)  (405 55)  (405 55)  routing T_8_3.sp4_h_r_4 <X> T_8_3.sp4_v_t_41
 (14 7)  (410 55)  (410 55)  routing T_8_3.sp4_h_r_4 <X> T_8_3.lc_trk_g1_4
 (15 7)  (411 55)  (411 55)  routing T_8_3.sp4_h_r_4 <X> T_8_3.lc_trk_g1_4
 (16 7)  (412 55)  (412 55)  routing T_8_3.sp4_h_r_4 <X> T_8_3.lc_trk_g1_4
 (17 7)  (413 55)  (413 55)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (27 8)  (423 56)  (423 56)  routing T_8_3.lc_trk_g1_4 <X> T_8_3.wire_bram/ram/WDATA_11
 (29 8)  (425 56)  (425 56)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_4 wire_bram/ram/WDATA_11
 (30 8)  (426 56)  (426 56)  routing T_8_3.lc_trk_g1_4 <X> T_8_3.wire_bram/ram/WDATA_11
 (39 8)  (435 56)  (435 56)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_11 sp4_v_b_40
 (1 14)  (397 62)  (397 62)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (0 15)  (396 63)  (396 63)  routing T_8_3.lc_trk_g1_5 <X> T_8_3.wire_bram/ram/RE
 (1 15)  (397 63)  (397 63)  routing T_8_3.lc_trk_g1_5 <X> T_8_3.wire_bram/ram/RE


LogicTile_9_3

 (13 4)  (451 52)  (451 52)  routing T_9_3.sp4_v_t_40 <X> T_9_3.sp4_v_b_5


LogicTile_11_3

 (3 6)  (549 54)  (549 54)  routing T_11_3.sp12_v_b_0 <X> T_11_3.sp12_v_t_23


LogicTile_12_3

 (9 6)  (609 54)  (609 54)  routing T_12_3.sp4_v_b_4 <X> T_12_3.sp4_h_l_41


LogicTile_15_3

 (3 6)  (765 54)  (765 54)  routing T_15_3.sp12_v_b_0 <X> T_15_3.sp12_v_t_23


LogicTile_16_3

 (3 2)  (819 50)  (819 50)  routing T_16_3.sp12_v_t_23 <X> T_16_3.sp12_h_l_23


LogicTile_17_3

 (3 6)  (877 54)  (877 54)  routing T_17_3.sp12_h_r_0 <X> T_17_3.sp12_v_t_23
 (3 7)  (877 55)  (877 55)  routing T_17_3.sp12_h_r_0 <X> T_17_3.sp12_v_t_23


LogicTile_24_3

 (5 0)  (1257 48)  (1257 48)  routing T_24_3.sp4_v_b_0 <X> T_24_3.sp4_h_r_0
 (6 1)  (1258 49)  (1258 49)  routing T_24_3.sp4_v_b_0 <X> T_24_3.sp4_h_r_0


RAM_Tile_25_3

 (4 0)  (1310 48)  (1310 48)  routing T_25_3.sp4_v_t_37 <X> T_25_3.sp4_v_b_0
 (5 0)  (1311 48)  (1311 48)  routing T_25_3.sp4_v_t_37 <X> T_25_3.sp4_h_r_0
 (7 1)  (1313 49)  (1313 49)  Ram config bit: MEMB_Power_Up_Control

 (14 1)  (1320 49)  (1320 49)  routing T_25_3.sp4_h_r_0 <X> T_25_3.lc_trk_g0_0
 (15 1)  (1321 49)  (1321 49)  routing T_25_3.sp4_h_r_0 <X> T_25_3.lc_trk_g0_0
 (16 1)  (1322 49)  (1322 49)  routing T_25_3.sp4_h_r_0 <X> T_25_3.lc_trk_g0_0
 (17 1)  (1323 49)  (1323 49)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (2 2)  (1308 50)  (1308 50)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_bram/ram/RCLK
 (15 2)  (1321 50)  (1321 50)  routing T_25_3.sp4_h_r_13 <X> T_25_3.lc_trk_g0_5
 (16 2)  (1322 50)  (1322 50)  routing T_25_3.sp4_h_r_13 <X> T_25_3.lc_trk_g0_5
 (17 2)  (1323 50)  (1323 50)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (1324 50)  (1324 50)  routing T_25_3.sp4_h_r_13 <X> T_25_3.lc_trk_g0_5
 (2 3)  (1308 51)  (1308 51)  routing T_25_3.lc_trk_g0_0 <X> T_25_3.wire_bram/ram/RCLK
 (14 3)  (1320 51)  (1320 51)  routing T_25_3.sp4_h_r_4 <X> T_25_3.lc_trk_g0_4
 (15 3)  (1321 51)  (1321 51)  routing T_25_3.sp4_h_r_4 <X> T_25_3.lc_trk_g0_4
 (16 3)  (1322 51)  (1322 51)  routing T_25_3.sp4_h_r_4 <X> T_25_3.lc_trk_g0_4
 (17 3)  (1323 51)  (1323 51)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (9 4)  (1315 52)  (1315 52)  routing T_25_3.sp4_v_t_41 <X> T_25_3.sp4_h_r_4
 (29 8)  (1335 56)  (1335 56)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_5 wire_bram/ram/WDATA_11
 (30 8)  (1336 56)  (1336 56)  routing T_25_3.lc_trk_g0_5 <X> T_25_3.wire_bram/ram/WDATA_11
 (38 9)  (1344 57)  (1344 57)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_11 sp12_h_l_15
 (1 14)  (1307 62)  (1307 62)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/RE
 (1 15)  (1307 63)  (1307 63)  routing T_25_3.lc_trk_g0_4 <X> T_25_3.wire_bram/ram/RE


LogicTile_6_2

 (11 6)  (299 38)  (299 38)  routing T_6_2.sp4_v_b_9 <X> T_6_2.sp4_v_t_40
 (13 6)  (301 38)  (301 38)  routing T_6_2.sp4_v_b_9 <X> T_6_2.sp4_v_t_40


RAM_Tile_8_2

 (7 0)  (403 32)  (403 32)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (403 33)  (403 33)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (396 34)  (396 34)  routing T_8_2.glb_netwk_3 <X> T_8_2.wire_bram/ram/WCLK
 (2 2)  (398 34)  (398 34)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (403 34)  (403 34)  Ram config bit: MEMT_bram_cbit_3

 (15 2)  (411 34)  (411 34)  routing T_8_2.sp4_h_r_5 <X> T_8_2.lc_trk_g0_5
 (16 2)  (412 34)  (412 34)  routing T_8_2.sp4_h_r_5 <X> T_8_2.lc_trk_g0_5
 (17 2)  (413 34)  (413 34)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (0 3)  (396 35)  (396 35)  routing T_8_2.glb_netwk_3 <X> T_8_2.wire_bram/ram/WCLK
 (7 3)  (403 35)  (403 35)  Ram config bit: MEMT_bram_cbit_2

 (18 3)  (414 35)  (414 35)  routing T_8_2.sp4_h_r_5 <X> T_8_2.lc_trk_g0_5
 (7 5)  (403 37)  (403 37)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_4

 (7 7)  (403 39)  (403 39)  Cascade bit: MEMT_LC01_inmux00_bram_cbit_6

 (29 8)  (425 40)  (425 40)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_5 wire_bram/ram/WDATA_3
 (30 8)  (426 40)  (426 40)  routing T_8_2.lc_trk_g0_5 <X> T_8_2.wire_bram/ram/WDATA_3
 (37 8)  (433 40)  (433 40)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_3 sp12_h_r_0
 (14 10)  (410 42)  (410 42)  routing T_8_2.sp4_v_b_28 <X> T_8_2.lc_trk_g2_4
 (16 11)  (412 43)  (412 43)  routing T_8_2.sp4_v_b_28 <X> T_8_2.lc_trk_g2_4
 (17 11)  (413 43)  (413 43)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_28 lc_trk_g2_4
 (0 14)  (396 46)  (396 46)  routing T_8_2.lc_trk_g2_4 <X> T_8_2.wire_bram/ram/WE
 (1 14)  (397 46)  (397 46)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (11 14)  (407 46)  (407 46)  routing T_8_2.sp4_h_r_5 <X> T_8_2.sp4_v_t_46
 (13 14)  (409 46)  (409 46)  routing T_8_2.sp4_h_r_5 <X> T_8_2.sp4_v_t_46
 (1 15)  (397 47)  (397 47)  routing T_8_2.lc_trk_g2_4 <X> T_8_2.wire_bram/ram/WE
 (12 15)  (408 47)  (408 47)  routing T_8_2.sp4_h_r_5 <X> T_8_2.sp4_v_t_46


LogicTile_11_2

 (8 7)  (554 39)  (554 39)  routing T_11_2.sp4_v_b_1 <X> T_11_2.sp4_v_t_41
 (10 7)  (556 39)  (556 39)  routing T_11_2.sp4_v_b_1 <X> T_11_2.sp4_v_t_41


LogicTile_12_2

 (12 6)  (612 38)  (612 38)  routing T_12_2.sp4_v_b_5 <X> T_12_2.sp4_h_l_40


LogicTile_16_2

 (5 4)  (821 36)  (821 36)  routing T_16_2.sp4_v_b_9 <X> T_16_2.sp4_h_r_3
 (4 5)  (820 37)  (820 37)  routing T_16_2.sp4_v_b_9 <X> T_16_2.sp4_h_r_3
 (6 5)  (822 37)  (822 37)  routing T_16_2.sp4_v_b_9 <X> T_16_2.sp4_h_r_3


LogicTile_20_2

 (6 5)  (1042 37)  (1042 37)  routing T_20_2.sp4_h_l_38 <X> T_20_2.sp4_h_r_3
 (3 7)  (1039 39)  (1039 39)  routing T_20_2.sp12_h_l_23 <X> T_20_2.sp12_v_t_23


LogicTile_22_2

 (13 9)  (1157 41)  (1157 41)  routing T_22_2.sp4_v_t_38 <X> T_22_2.sp4_h_r_8
 (8 13)  (1152 45)  (1152 45)  routing T_22_2.sp4_v_t_42 <X> T_22_2.sp4_v_b_10
 (10 13)  (1154 45)  (1154 45)  routing T_22_2.sp4_v_t_42 <X> T_22_2.sp4_v_b_10


LogicTile_24_2

 (11 13)  (1263 45)  (1263 45)  routing T_24_2.sp4_h_l_38 <X> T_24_2.sp4_h_r_11
 (13 13)  (1265 45)  (1265 45)  routing T_24_2.sp4_h_l_38 <X> T_24_2.sp4_h_r_11


RAM_Tile_25_2

 (7 0)  (1313 32)  (1313 32)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 33)  (1313 33)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 34)  (1306 34)  routing T_25_2.glb_netwk_3 <X> T_25_2.wire_bram/ram/WCLK
 (2 2)  (1308 34)  (1308 34)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (1313 34)  (1313 34)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (1306 35)  (1306 35)  routing T_25_2.glb_netwk_3 <X> T_25_2.wire_bram/ram/WCLK
 (7 3)  (1313 35)  (1313 35)  Ram config bit: MEMT_bram_cbit_2

 (7 5)  (1313 37)  (1313 37)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_4

 (25 6)  (1331 38)  (1331 38)  routing T_25_2.sp4_h_r_22 <X> T_25_2.lc_trk_g1_6
 (7 7)  (1313 39)  (1313 39)  Cascade bit: MEMT_LC01_inmux00_bram_cbit_6

 (22 7)  (1328 39)  (1328 39)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_22 lc_trk_g1_6
 (23 7)  (1329 39)  (1329 39)  routing T_25_2.sp4_h_r_22 <X> T_25_2.lc_trk_g1_6
 (24 7)  (1330 39)  (1330 39)  routing T_25_2.sp4_h_r_22 <X> T_25_2.lc_trk_g1_6
 (25 7)  (1331 39)  (1331 39)  routing T_25_2.sp4_h_r_22 <X> T_25_2.lc_trk_g1_6
 (27 8)  (1333 40)  (1333 40)  routing T_25_2.lc_trk_g1_6 <X> T_25_2.wire_bram/ram/WDATA_3
 (29 8)  (1335 40)  (1335 40)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_6 wire_bram/ram/WDATA_3
 (30 8)  (1336 40)  (1336 40)  routing T_25_2.lc_trk_g1_6 <X> T_25_2.wire_bram/ram/WDATA_3
 (30 9)  (1336 41)  (1336 41)  routing T_25_2.lc_trk_g1_6 <X> T_25_2.wire_bram/ram/WDATA_3
 (40 9)  (1346 41)  (1346 41)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_3 sp12_v_t_7
 (0 14)  (1306 46)  (1306 46)  routing T_25_2.lc_trk_g3_5 <X> T_25_2.wire_bram/ram/WE
 (1 14)  (1307 46)  (1307 46)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (15 14)  (1321 46)  (1321 46)  routing T_25_2.sp4_h_r_45 <X> T_25_2.lc_trk_g3_5
 (16 14)  (1322 46)  (1322 46)  routing T_25_2.sp4_h_r_45 <X> T_25_2.lc_trk_g3_5
 (17 14)  (1323 46)  (1323 46)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (1324 46)  (1324 46)  routing T_25_2.sp4_h_r_45 <X> T_25_2.lc_trk_g3_5
 (0 15)  (1306 47)  (1306 47)  routing T_25_2.lc_trk_g3_5 <X> T_25_2.wire_bram/ram/WE
 (1 15)  (1307 47)  (1307 47)  routing T_25_2.lc_trk_g3_5 <X> T_25_2.wire_bram/ram/WE
 (18 15)  (1324 47)  (1324 47)  routing T_25_2.sp4_h_r_45 <X> T_25_2.lc_trk_g3_5


RAM_Tile_8_1

 (14 0)  (410 16)  (410 16)  routing T_8_1.sp4_h_r_8 <X> T_8_1.lc_trk_g0_0
 (7 1)  (403 17)  (403 17)  Ram config bit: MEMB_Power_Up_Control

 (15 1)  (411 17)  (411 17)  routing T_8_1.sp4_h_r_8 <X> T_8_1.lc_trk_g0_0
 (16 1)  (412 17)  (412 17)  routing T_8_1.sp4_h_r_8 <X> T_8_1.lc_trk_g0_0
 (17 1)  (413 17)  (413 17)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (2 2)  (398 18)  (398 18)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_bram/ram/RCLK
 (15 2)  (411 18)  (411 18)  routing T_8_1.sp4_h_r_13 <X> T_8_1.lc_trk_g0_5
 (16 2)  (412 18)  (412 18)  routing T_8_1.sp4_h_r_13 <X> T_8_1.lc_trk_g0_5
 (17 2)  (413 18)  (413 18)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (414 18)  (414 18)  routing T_8_1.sp4_h_r_13 <X> T_8_1.lc_trk_g0_5
 (2 3)  (398 19)  (398 19)  routing T_8_1.lc_trk_g0_0 <X> T_8_1.wire_bram/ram/RCLK
 (17 6)  (413 22)  (413 22)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (18 7)  (414 23)  (414 23)  routing T_8_1.sp4_r_v_b_29 <X> T_8_1.lc_trk_g1_5
 (29 8)  (425 24)  (425 24)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_5 wire_bram/ram/WDATA_11
 (30 8)  (426 24)  (426 24)  routing T_8_1.lc_trk_g0_5 <X> T_8_1.wire_bram/ram/WDATA_11
 (37 8)  (433 24)  (433 24)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_11 sp12_h_r_0
 (1 14)  (397 30)  (397 30)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (0 15)  (396 31)  (396 31)  routing T_8_1.lc_trk_g1_5 <X> T_8_1.wire_bram/ram/RE
 (1 15)  (397 31)  (397 31)  routing T_8_1.lc_trk_g1_5 <X> T_8_1.wire_bram/ram/RE


LogicTile_11_1

 (4 3)  (550 19)  (550 19)  routing T_11_1.sp4_h_r_4 <X> T_11_1.sp4_h_l_37
 (6 3)  (552 19)  (552 19)  routing T_11_1.sp4_h_r_4 <X> T_11_1.sp4_h_l_37


LogicTile_12_1

 (3 6)  (603 22)  (603 22)  routing T_12_1.sp12_h_r_0 <X> T_12_1.sp12_v_t_23
 (3 7)  (603 23)  (603 23)  routing T_12_1.sp12_h_r_0 <X> T_12_1.sp12_v_t_23
 (12 10)  (612 26)  (612 26)  routing T_12_1.sp4_v_t_45 <X> T_12_1.sp4_h_l_45
 (11 11)  (611 27)  (611 27)  routing T_12_1.sp4_v_t_45 <X> T_12_1.sp4_h_l_45


LogicTile_15_1

 (9 6)  (771 22)  (771 22)  routing T_15_1.sp4_v_b_4 <X> T_15_1.sp4_h_l_41


LogicTile_20_1

 (3 7)  (1039 23)  (1039 23)  routing T_20_1.sp12_h_l_23 <X> T_20_1.sp12_v_t_23


LogicTile_24_1

 (3 3)  (1255 19)  (1255 19)  routing T_24_1.sp12_v_b_0 <X> T_24_1.sp12_h_l_23
 (3 6)  (1255 22)  (1255 22)  routing T_24_1.sp12_v_b_0 <X> T_24_1.sp12_v_t_23


RAM_Tile_25_1

 (7 1)  (1313 17)  (1313 17)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 18)  (1306 18)  routing T_25_1.lc_trk_g2_0 <X> T_25_1.wire_bram/ram/RCLK
 (2 2)  (1308 18)  (1308 18)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_bram/ram/RCLK
 (2 3)  (1308 19)  (1308 19)  routing T_25_1.lc_trk_g2_0 <X> T_25_1.wire_bram/ram/RCLK
 (14 8)  (1320 24)  (1320 24)  routing T_25_1.sp4_v_t_13 <X> T_25_1.lc_trk_g2_0
 (27 8)  (1333 24)  (1333 24)  routing T_25_1.lc_trk_g3_4 <X> T_25_1.wire_bram/ram/WDATA_11
 (28 8)  (1334 24)  (1334 24)  routing T_25_1.lc_trk_g3_4 <X> T_25_1.wire_bram/ram/WDATA_11
 (29 8)  (1335 24)  (1335 24)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_4 wire_bram/ram/WDATA_11
 (30 8)  (1336 24)  (1336 24)  routing T_25_1.lc_trk_g3_4 <X> T_25_1.wire_bram/ram/WDATA_11
 (16 9)  (1322 25)  (1322 25)  routing T_25_1.sp4_v_t_13 <X> T_25_1.lc_trk_g2_0
 (17 9)  (1323 25)  (1323 25)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_13 lc_trk_g2_0
 (40 9)  (1346 25)  (1346 25)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_11 sp12_v_t_7
 (0 14)  (1306 30)  (1306 30)  routing T_25_1.lc_trk_g3_5 <X> T_25_1.wire_bram/ram/RE
 (1 14)  (1307 30)  (1307 30)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (14 14)  (1320 30)  (1320 30)  routing T_25_1.bnl_op_4 <X> T_25_1.lc_trk_g3_4
 (16 14)  (1322 30)  (1322 30)  routing T_25_1.sp12_v_b_13 <X> T_25_1.lc_trk_g3_5
 (17 14)  (1323 30)  (1323 30)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_13 lc_trk_g3_5
 (0 15)  (1306 31)  (1306 31)  routing T_25_1.lc_trk_g3_5 <X> T_25_1.wire_bram/ram/RE
 (1 15)  (1307 31)  (1307 31)  routing T_25_1.lc_trk_g3_5 <X> T_25_1.wire_bram/ram/RE
 (14 15)  (1320 31)  (1320 31)  routing T_25_1.bnl_op_4 <X> T_25_1.lc_trk_g3_4
 (17 15)  (1323 31)  (1323 31)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4


GlobalNetwork_0_0

 (1 3)  (871 272)  (871 272)  routing T_0_0.padin_3 <X> T_0_0.glb_netwk_3


IO_Tile_6_0

 (3 6)  (315 8)  (315 8)  IO control bit: BIODOWN_IE_1

 (0 8)  (311 7)  (311 7)  Enable bit of Mux _out_links/OutMux2_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_20
 (0 11)  (311 5)  (311 5)  Enable bit of Mux _out_links/OutMux5_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_44
 (17 13)  (293 2)  (293 2)  IOB_1 IO Functioning bit


IO_Tile_7_0

 (3 6)  (369 8)  (369 8)  IO control bit: BIODOWN_IE_1

 (16 8)  (346 7)  (346 7)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (17 9)  (347 6)  (347 6)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (347 2)  (347 2)  IOB_1 IO Functioning bit


IO_Tile_11_0

 (3 6)  (573 8)  (573 8)  IO control bit: BIODOWN_IE_1

 (1 9)  (571 6)  (571 6)  Enable bit of Mux _out_links/OutMux1_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_12
 (2 9)  (572 6)  (572 6)  Enable bit of Mux _out_links/OutMux4_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_36
 (16 9)  (550 6)  (550 6)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 9)  (551 6)  (551 6)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (551 2)  (551 2)  IOB_1 IO Functioning bit


IO_Tile_12_0

 (0 0)  (623 15)  (623 15)  Enable bit of Mux _out_links/OutMux2_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_16
 (17 2)  (605 12)  (605 12)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (605 13)  (605 13)  IOB_0 IO Functioning bit
 (3 6)  (627 8)  (627 8)  IO control bit: BIODOWN_IE_1

 (1 8)  (625 7)  (625 7)  Enable bit of Mux _out_links/OutMux3_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_28
 (3 9)  (627 6)  (627 6)  IO control bit: BIODOWN_IE_0

 (17 9)  (605 6)  (605 6)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (605 2)  (605 2)  IOB_1 IO Functioning bit


IO_Tile_15_0

 (0 3)  (785 13)  (785 13)  Enable bit of Mux _out_links/OutMux5_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_40
 (17 3)  (767 13)  (767 13)  IOB_0 IO Functioning bit
 (17 5)  (767 10)  (767 10)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (3 6)  (789 8)  (789 8)  IO control bit: IODOWN_IE_1

 (0 9)  (785 6)  (785 6)  Enable bit of Mux _out_links/OutMux0_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_4
 (3 9)  (789 6)  (789 6)  IO control bit: IODOWN_IE_0

 (16 9)  (766 6)  (766 6)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 9)  (767 6)  (767 6)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (767 2)  (767 2)  IOB_1 IO Functioning bit


IO_Tile_16_0

 (3 6)  (843 8)  (843 8)  IO control bit: GIODOWN1_IE_1

 (0 8)  (839 7)  (839 7)  Enable bit of Mux _out_links/OutMux2_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_20
 (16 8)  (820 7)  (820 7)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (17 9)  (821 6)  (821 6)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (1 11)  (841 5)  (841 5)  Enable bit of Mux _out_links/OutMux6_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_r_2
 (17 13)  (821 2)  (821 2)  IOB_1 IO Functioning bit


IO_Tile_17_0

 (17 3)  (879 13)  (879 13)  IOB_0 IO Functioning bit
 (3 9)  (901 6)  (901 6)  IO control bit: GIODOWN0_IE_0



IO_Tile_20_0

 (0 3)  (1059 13)  (1059 13)  Enable bit of Mux _out_links/OutMux5_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_40
 (17 3)  (1041 13)  (1041 13)  IOB_0 IO Functioning bit
 (14 7)  (1072 9)  (1072 9)  routing T_20_0.span4_horz_l_14 <X> T_20_0.span4_horz_r_2
 (3 9)  (1063 6)  (1063 6)  IO control bit: BIODOWN_IE_0



IO_Tile_22_0

 (3 1)  (1171 14)  (1171 14)  IO control bit: BIODOWN_REN_1

 (5 6)  (1161 8)  (1161 8)  routing T_22_0.span4_vert_23 <X> T_22_0.lc_trk_g0_7
 (6 6)  (1162 8)  (1162 8)  routing T_22_0.span4_vert_23 <X> T_22_0.lc_trk_g0_7
 (7 6)  (1163 8)  (1163 8)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_23 lc_trk_g0_7
 (13 10)  (1179 4)  (1179 4)  routing T_22_0.lc_trk_g0_7 <X> T_22_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1148 4)  (1148 4)  IOB_1 IO Functioning bit
 (12 11)  (1178 5)  (1178 5)  routing T_22_0.lc_trk_g0_7 <X> T_22_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1179 5)  (1179 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1149 2)  (1149 2)  IOB_1 IO Functioning bit
 (16 14)  (1148 0)  (1148 0)  IOB_1 IO Functioning bit


IO_Tile_24_0

 (1 0)  (1277 15)  (1277 15)  Enable bit of Mux _out_links/OutMux3_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_24
 (17 1)  (1257 14)  (1257 14)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 3)  (1257 13)  (1257 13)  IOB_0 IO Functioning bit
 (17 5)  (1257 10)  (1257 10)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (11 7)  (1285 9)  (1285 9)  routing T_24_0.span4_horz_l_14 <X> T_24_0.span4_vert_37
 (3 9)  (1279 6)  (1279 6)  IO control bit: IODOWN_IE_0


