#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x5bf7654956f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5bf765499d30 .scope module, "tb" "tb" 3 66;
 .timescale -12 -12;
L_0x5bf7654c9190 .functor NOT 1, L_0x5bf7654edd70, C4<0>, C4<0>, C4<0>;
L_0x5bf7654edb90 .functor XOR 2, L_0x5bf7654ed8e0, L_0x5bf7654ed9a0, C4<00>, C4<00>;
L_0x5bf7654edd00 .functor XOR 2, L_0x5bf7654edb90, L_0x5bf7654edc30, C4<00>, C4<00>;
v0x5bf7654eb110_0 .net *"_ivl_10", 1 0, L_0x5bf7654edc30;  1 drivers
v0x5bf7654eb210_0 .net *"_ivl_12", 1 0, L_0x5bf7654edd00;  1 drivers
v0x5bf7654eb2f0_0 .net *"_ivl_2", 1 0, L_0x5bf7654ed840;  1 drivers
v0x5bf7654eb3b0_0 .net *"_ivl_4", 1 0, L_0x5bf7654ed8e0;  1 drivers
v0x5bf7654eb490_0 .net *"_ivl_6", 1 0, L_0x5bf7654ed9a0;  1 drivers
v0x5bf7654eb5c0_0 .net *"_ivl_8", 1 0, L_0x5bf7654edb90;  1 drivers
v0x5bf7654eb6a0_0 .var "clk", 0 0;
v0x5bf7654eb740_0 .net "p1a", 0 0, v0x5bf7654e72c0_0;  1 drivers
v0x5bf7654eb870_0 .net "p1b", 0 0, v0x5bf7654e7380_0;  1 drivers
v0x5bf7654eba30_0 .net "p1c", 0 0, v0x5bf7654e7420_0;  1 drivers
v0x5bf7654ebb60_0 .net "p1d", 0 0, v0x5bf7654e74c0_0;  1 drivers
v0x5bf7654ebc90_0 .net "p1y_dut", 0 0, L_0x5bf7654ed340;  1 drivers
v0x5bf7654ebd30_0 .net "p1y_ref", 0 0, L_0x5bf7654ec9b0;  1 drivers
v0x5bf7654ebdd0_0 .net "p2a", 0 0, v0x5bf7654e75b0_0;  1 drivers
v0x5bf7654ebf00_0 .net "p2b", 0 0, v0x5bf7654e7650_0;  1 drivers
v0x5bf7654ec030_0 .net "p2c", 0 0, v0x5bf7654e76f0_0;  1 drivers
v0x5bf7654ec160_0 .net "p2d", 0 0, v0x5bf7654e77c0_0;  1 drivers
v0x5bf7654ec310_0 .net "p2y_dut", 0 0, L_0x5bf7654ed750;  1 drivers
v0x5bf7654ec3b0_0 .net "p2y_ref", 0 0, L_0x5bf7654ecaf0;  1 drivers
v0x5bf7654ec450_0 .var/2u "stats1", 223 0;
v0x5bf7654ec4f0_0 .var/2u "strobe", 0 0;
v0x5bf7654ec590_0 .net "tb_match", 0 0, L_0x5bf7654edd70;  1 drivers
v0x5bf7654ec650_0 .net "tb_mismatch", 0 0, L_0x5bf7654c9190;  1 drivers
v0x5bf7654ec710_0 .net "wavedrom_enable", 0 0, v0x5bf7654e7920_0;  1 drivers
v0x5bf7654ec7b0_0 .net "wavedrom_title", 511 0, v0x5bf7654e79c0_0;  1 drivers
L_0x5bf7654ed840 .concat [ 1 1 0 0], L_0x5bf7654ecaf0, L_0x5bf7654ec9b0;
L_0x5bf7654ed8e0 .concat [ 1 1 0 0], L_0x5bf7654ecaf0, L_0x5bf7654ec9b0;
L_0x5bf7654ed9a0 .concat [ 1 1 0 0], L_0x5bf7654ed750, L_0x5bf7654ed340;
L_0x5bf7654edc30 .concat [ 1 1 0 0], L_0x5bf7654ecaf0, L_0x5bf7654ec9b0;
L_0x5bf7654edd70 .cmp/eeq 2, L_0x5bf7654ed840, L_0x5bf7654edd00;
S_0x5bf7654a93c0 .scope module, "good1" "reference_module" 3 123, 3 4 0, S_0x5bf765499d30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "p1a";
    .port_info 1 /INPUT 1 "p1b";
    .port_info 2 /INPUT 1 "p1c";
    .port_info 3 /INPUT 1 "p1d";
    .port_info 4 /OUTPUT 1 "p1y";
    .port_info 5 /INPUT 1 "p2a";
    .port_info 6 /INPUT 1 "p2b";
    .port_info 7 /INPUT 1 "p2c";
    .port_info 8 /INPUT 1 "p2d";
    .port_info 9 /OUTPUT 1 "p2y";
v0x5bf7654c9330_0 .net *"_ivl_0", 3 0, L_0x5bf7654ec8b0;  1 drivers
v0x5bf7654c93d0_0 .net *"_ivl_4", 3 0, L_0x5bf7654eca50;  1 drivers
v0x5bf7654e5f60_0 .net "p1a", 0 0, v0x5bf7654e72c0_0;  alias, 1 drivers
v0x5bf7654e6000_0 .net "p1b", 0 0, v0x5bf7654e7380_0;  alias, 1 drivers
v0x5bf7654e60c0_0 .net "p1c", 0 0, v0x5bf7654e7420_0;  alias, 1 drivers
v0x5bf7654e61d0_0 .net "p1d", 0 0, v0x5bf7654e74c0_0;  alias, 1 drivers
v0x5bf7654e6290_0 .net "p1y", 0 0, L_0x5bf7654ec9b0;  alias, 1 drivers
v0x5bf7654e6350_0 .net "p2a", 0 0, v0x5bf7654e75b0_0;  alias, 1 drivers
v0x5bf7654e6410_0 .net "p2b", 0 0, v0x5bf7654e7650_0;  alias, 1 drivers
v0x5bf7654e64d0_0 .net "p2c", 0 0, v0x5bf7654e76f0_0;  alias, 1 drivers
v0x5bf7654e6590_0 .net "p2d", 0 0, v0x5bf7654e77c0_0;  alias, 1 drivers
v0x5bf7654e6650_0 .net "p2y", 0 0, L_0x5bf7654ecaf0;  alias, 1 drivers
L_0x5bf7654ec8b0 .concat [ 1 1 1 1], v0x5bf7654e74c0_0, v0x5bf7654e7420_0, v0x5bf7654e7380_0, v0x5bf7654e72c0_0;
L_0x5bf7654ec9b0 .reduce/nand L_0x5bf7654ec8b0;
L_0x5bf7654eca50 .concat [ 1 1 1 1], v0x5bf7654e77c0_0, v0x5bf7654e76f0_0, v0x5bf7654e7650_0, v0x5bf7654e75b0_0;
L_0x5bf7654ecaf0 .reduce/nand L_0x5bf7654eca50;
S_0x5bf7654e6850 .scope module, "stim1" "stimulus_gen" 3 112, 3 23 0, S_0x5bf765499d30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "p1a";
    .port_info 2 /OUTPUT 1 "p1b";
    .port_info 3 /OUTPUT 1 "p1c";
    .port_info 4 /OUTPUT 1 "p1d";
    .port_info 5 /OUTPUT 1 "p2a";
    .port_info 6 /OUTPUT 1 "p2b";
    .port_info 7 /OUTPUT 1 "p2c";
    .port_info 8 /OUTPUT 1 "p2d";
    .port_info 9 /OUTPUT 512 "wavedrom_title";
    .port_info 10 /OUTPUT 1 "wavedrom_enable";
v0x5bf7654e7200_0 .net "clk", 0 0, v0x5bf7654eb6a0_0;  1 drivers
v0x5bf7654e72c0_0 .var "p1a", 0 0;
v0x5bf7654e7380_0 .var "p1b", 0 0;
v0x5bf7654e7420_0 .var "p1c", 0 0;
v0x5bf7654e74c0_0 .var "p1d", 0 0;
v0x5bf7654e75b0_0 .var "p2a", 0 0;
v0x5bf7654e7650_0 .var "p2b", 0 0;
v0x5bf7654e76f0_0 .var "p2c", 0 0;
v0x5bf7654e77c0_0 .var "p2d", 0 0;
v0x5bf7654e7920_0 .var "wavedrom_enable", 0 0;
v0x5bf7654e79c0_0 .var "wavedrom_title", 511 0;
S_0x5bf7654e6a00 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 45, 3 45 0, S_0x5bf7654e6850;
 .timescale -12 -12;
v0x5bf7654e6c40_0 .var/2s "count", 31 0;
E_0x5bf7654a8a10/0 .event negedge, v0x5bf7654e7200_0;
E_0x5bf7654a8a10/1 .event posedge, v0x5bf7654e7200_0;
E_0x5bf7654a8a10 .event/or E_0x5bf7654a8a10/0, E_0x5bf7654a8a10/1;
E_0x5bf7654a8c70 .event posedge, v0x5bf7654e7200_0;
S_0x5bf7654e6d40 .scope task, "wavedrom_start" "wavedrom_start" 3 36, 3 36 0, S_0x5bf7654e6850;
 .timescale -12 -12;
v0x5bf7654e6f40_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x5bf7654e7020 .scope task, "wavedrom_stop" "wavedrom_stop" 3 39, 3 39 0, S_0x5bf7654e6850;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x5bf7654e7ae0 .scope module, "top_module1" "top_module" 3 135, 4 1 0, S_0x5bf765499d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "p1a";
    .port_info 1 /INPUT 1 "p1b";
    .port_info 2 /INPUT 1 "p1c";
    .port_info 3 /INPUT 1 "p1d";
    .port_info 4 /OUTPUT 1 "p1y";
    .port_info 5 /INPUT 1 "p2a";
    .port_info 6 /INPUT 1 "p2b";
    .port_info 7 /INPUT 1 "p2c";
    .port_info 8 /INPUT 1 "p2d";
    .port_info 9 /OUTPUT 1 "p2y";
v0x5bf7654ea5d0_0 .net "p1a", 0 0, v0x5bf7654e72c0_0;  alias, 1 drivers
v0x5bf7654ea690_0 .net "p1b", 0 0, v0x5bf7654e7380_0;  alias, 1 drivers
v0x5bf7654ea750_0 .net "p1c", 0 0, v0x5bf7654e7420_0;  alias, 1 drivers
v0x5bf7654ea7f0_0 .net "p1d", 0 0, v0x5bf7654e74c0_0;  alias, 1 drivers
v0x5bf7654ea890_0 .net "p1n1", 0 0, L_0x5bf7654ecca0;  1 drivers
v0x5bf7654ea930_0 .net "p1y", 0 0, L_0x5bf7654ed340;  alias, 1 drivers
v0x5bf7654ea9d0_0 .net "p2a", 0 0, v0x5bf7654e75b0_0;  alias, 1 drivers
v0x5bf7654eaa70_0 .net "p2b", 0 0, v0x5bf7654e7650_0;  alias, 1 drivers
v0x5bf7654eab10_0 .net "p2c", 0 0, v0x5bf7654e76f0_0;  alias, 1 drivers
v0x5bf7654eac40_0 .net "p2d", 0 0, v0x5bf7654e77c0_0;  alias, 1 drivers
v0x5bf7654eace0_0 .net "p2n1", 0 0, L_0x5bf7654ecf30;  1 drivers
v0x5bf7654ead80_0 .net "p2y", 0 0, L_0x5bf7654ed750;  alias, 1 drivers
S_0x5bf7654e7da0 .scope module, "n1" "nandgate" 4 18, 4 25 0, S_0x5bf7654e7ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "y";
L_0x5bf7654b28c0 .functor AND 1, v0x5bf7654e72c0_0, v0x5bf7654e7380_0, C4<1>, C4<1>;
L_0x5bf7654ecbc0 .functor AND 1, L_0x5bf7654b28c0, v0x5bf7654e7420_0, C4<1>, C4<1>;
L_0x5bf7654ecc30 .functor AND 1, L_0x5bf7654ecbc0, v0x5bf7654e74c0_0, C4<1>, C4<1>;
L_0x5bf7654ecca0 .functor NOT 1, L_0x5bf7654ecc30, C4<0>, C4<0>, C4<0>;
v0x5bf7654e7fb0_0 .net *"_ivl_0", 0 0, L_0x5bf7654b28c0;  1 drivers
v0x5bf7654e80b0_0 .net *"_ivl_2", 0 0, L_0x5bf7654ecbc0;  1 drivers
v0x5bf7654e8190_0 .net *"_ivl_4", 0 0, L_0x5bf7654ecc30;  1 drivers
v0x5bf7654e8280_0 .net "a", 0 0, v0x5bf7654e72c0_0;  alias, 1 drivers
v0x5bf7654e8370_0 .net "b", 0 0, v0x5bf7654e7380_0;  alias, 1 drivers
v0x5bf7654e84b0_0 .net "c", 0 0, v0x5bf7654e7420_0;  alias, 1 drivers
v0x5bf7654e85a0_0 .net "d", 0 0, v0x5bf7654e74c0_0;  alias, 1 drivers
v0x5bf7654e8690_0 .net "y", 0 0, L_0x5bf7654ecca0;  alias, 1 drivers
S_0x5bf7654e87f0 .scope module, "n2" "nandgate" 4 19, 4 25 0, S_0x5bf7654e7ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "y";
L_0x5bf7654ecd40 .functor AND 1, v0x5bf7654e75b0_0, v0x5bf7654e7650_0, C4<1>, C4<1>;
L_0x5bf7654ecdb0 .functor AND 1, L_0x5bf7654ecd40, v0x5bf7654e76f0_0, C4<1>, C4<1>;
L_0x5bf7654ece70 .functor AND 1, L_0x5bf7654ecdb0, v0x5bf7654e77c0_0, C4<1>, C4<1>;
L_0x5bf7654ecf30 .functor NOT 1, L_0x5bf7654ece70, C4<0>, C4<0>, C4<0>;
v0x5bf7654e8a70_0 .net *"_ivl_0", 0 0, L_0x5bf7654ecd40;  1 drivers
v0x5bf7654e8b50_0 .net *"_ivl_2", 0 0, L_0x5bf7654ecdb0;  1 drivers
v0x5bf7654e8c30_0 .net *"_ivl_4", 0 0, L_0x5bf7654ece70;  1 drivers
v0x5bf7654e8cf0_0 .net "a", 0 0, v0x5bf7654e75b0_0;  alias, 1 drivers
v0x5bf7654e8de0_0 .net "b", 0 0, v0x5bf7654e7650_0;  alias, 1 drivers
v0x5bf7654e8f20_0 .net "c", 0 0, v0x5bf7654e76f0_0;  alias, 1 drivers
v0x5bf7654e9010_0 .net "d", 0 0, v0x5bf7654e77c0_0;  alias, 1 drivers
v0x5bf7654e9100_0 .net "y", 0 0, L_0x5bf7654ecf30;  alias, 1 drivers
S_0x5bf7654e9260 .scope module, "n3" "nandgate" 4 21, 4 25 0, S_0x5bf7654e7ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "y";
L_0x5bf7654ed020 .functor AND 1, L_0x5bf7654ecca0, L_0x5bf7654ecca0, C4<1>, C4<1>;
L_0x5bf7654ed1a0 .functor AND 1, L_0x5bf7654ed020, L_0x5bf7654ecca0, C4<1>, C4<1>;
L_0x5bf7654ed280 .functor AND 1, L_0x5bf7654ed1a0, L_0x5bf7654ecca0, C4<1>, C4<1>;
L_0x5bf7654ed340 .functor NOT 1, L_0x5bf7654ed280, C4<0>, C4<0>, C4<0>;
v0x5bf7654e94c0_0 .net *"_ivl_0", 0 0, L_0x5bf7654ed020;  1 drivers
v0x5bf7654e95a0_0 .net *"_ivl_2", 0 0, L_0x5bf7654ed1a0;  1 drivers
v0x5bf7654e9680_0 .net *"_ivl_4", 0 0, L_0x5bf7654ed280;  1 drivers
v0x5bf7654e9740_0 .net "a", 0 0, L_0x5bf7654ecca0;  alias, 1 drivers
v0x5bf7654e97e0_0 .net "b", 0 0, L_0x5bf7654ecca0;  alias, 1 drivers
v0x5bf7654e9920_0 .net "c", 0 0, L_0x5bf7654ecca0;  alias, 1 drivers
v0x5bf7654e99c0_0 .net "d", 0 0, L_0x5bf7654ecca0;  alias, 1 drivers
v0x5bf7654e9af0_0 .net "y", 0 0, L_0x5bf7654ed340;  alias, 1 drivers
S_0x5bf7654e9c30 .scope module, "n4" "nandgate" 4 22, 4 25 0, S_0x5bf7654e7ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "y";
L_0x5bf7654ed430 .functor AND 1, L_0x5bf7654ecf30, L_0x5bf7654ecf30, C4<1>, C4<1>;
L_0x5bf7654ed5b0 .functor AND 1, L_0x5bf7654ed430, L_0x5bf7654ecf30, C4<1>, C4<1>;
L_0x5bf7654ed690 .functor AND 1, L_0x5bf7654ed5b0, L_0x5bf7654ecf30, C4<1>, C4<1>;
L_0x5bf7654ed750 .functor NOT 1, L_0x5bf7654ed690, C4<0>, C4<0>, C4<0>;
v0x5bf7654e9e40_0 .net *"_ivl_0", 0 0, L_0x5bf7654ed430;  1 drivers
v0x5bf7654e9f40_0 .net *"_ivl_2", 0 0, L_0x5bf7654ed5b0;  1 drivers
v0x5bf7654ea020_0 .net *"_ivl_4", 0 0, L_0x5bf7654ed690;  1 drivers
v0x5bf7654ea0e0_0 .net "a", 0 0, L_0x5bf7654ecf30;  alias, 1 drivers
v0x5bf7654ea180_0 .net "b", 0 0, L_0x5bf7654ecf30;  alias, 1 drivers
v0x5bf7654ea2c0_0 .net "c", 0 0, L_0x5bf7654ecf30;  alias, 1 drivers
v0x5bf7654ea360_0 .net "d", 0 0, L_0x5bf7654ecf30;  alias, 1 drivers
v0x5bf7654ea490_0 .net "y", 0 0, L_0x5bf7654ed750;  alias, 1 drivers
S_0x5bf7654eaf40 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 149, 3 149 0, S_0x5bf765499d30;
 .timescale -12 -12;
E_0x5bf7654a8ea0 .event anyedge, v0x5bf7654ec4f0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x5bf7654ec4f0_0;
    %nor/r;
    %assign/vec4 v0x5bf7654ec4f0_0, 0;
    %wait E_0x5bf7654a8ea0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x5bf7654e6850;
T_3 ;
    %fork t_1, S_0x5bf7654e6a00;
    %jmp t_0;
    .scope S_0x5bf7654e6a00;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5bf7654e6c40_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x5bf7654e74c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5bf7654e7420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5bf7654e7380_0, 0;
    %assign/vec4 v0x5bf7654e72c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x5bf7654e77c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5bf7654e76f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5bf7654e7650_0, 0;
    %assign/vec4 v0x5bf7654e75b0_0, 0;
    %pushi/vec4 20, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5bf7654a8c70;
    %load/vec4 v0x5bf7654e6c40_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x5bf7654e74c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5bf7654e7420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5bf7654e7380_0, 0;
    %assign/vec4 v0x5bf7654e72c0_0, 0;
    %load/vec4 v0x5bf7654e6c40_0;
    %addi 1, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x5bf7654e77c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5bf7654e76f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5bf7654e7650_0, 0;
    %assign/vec4 v0x5bf7654e75b0_0, 0;
    %load/vec4 v0x5bf7654e6c40_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x5bf7654e6c40_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x5bf7654e7020;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5bf7654a8a10;
    %vpi_func 3 58 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 1;
    %assign/vec4 v0x5bf7654e77c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5bf7654e76f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5bf7654e7650_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5bf7654e75b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5bf7654e74c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5bf7654e7420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5bf7654e7380_0, 0;
    %assign/vec4 v0x5bf7654e72c0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 61 "$finish" {0 0 0};
    %end;
    .scope S_0x5bf7654e6850;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x5bf765499d30;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bf7654eb6a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bf7654ec4f0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x5bf765499d30;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x5bf7654eb6a0_0;
    %inv;
    %store/vec4 v0x5bf7654eb6a0_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0x5bf765499d30;
T_6 ;
    %vpi_call/w 3 104 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 105 "$dumpvars", 32'sb00000000000000000000000000000001, v0x5bf7654e7200_0, v0x5bf7654ec650_0, v0x5bf7654eb740_0, v0x5bf7654eb870_0, v0x5bf7654eba30_0, v0x5bf7654ebb60_0, v0x5bf7654ebdd0_0, v0x5bf7654ebf00_0, v0x5bf7654ec030_0, v0x5bf7654ec160_0, v0x5bf7654ebd30_0, v0x5bf7654ebc90_0, v0x5bf7654ec3b0_0, v0x5bf7654ec310_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x5bf765499d30;
T_7 ;
    %load/vec4 v0x5bf7654ec450_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x5bf7654ec450_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x5bf7654ec450_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 158 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "p1y", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 159 "$display", "Hint: Output '%s' has no mismatches.", "p1y" {0 0 0};
T_7.1 ;
    %load/vec4 v0x5bf7654ec450_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x5bf7654ec450_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x5bf7654ec450_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "p2y", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "p2y" {0 0 0};
T_7.3 ;
    %load/vec4 v0x5bf7654ec450_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x5bf7654ec450_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 163 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 164 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x5bf7654ec450_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x5bf7654ec450_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x5bf765499d30;
T_8 ;
    %wait E_0x5bf7654a8a10;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5bf7654ec450_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5bf7654ec450_0, 4, 32;
    %load/vec4 v0x5bf7654ec590_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x5bf7654ec450_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 176 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5bf7654ec450_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5bf7654ec450_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5bf7654ec450_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x5bf7654ebd30_0;
    %load/vec4 v0x5bf7654ebd30_0;
    %load/vec4 v0x5bf7654ebc90_0;
    %xor;
    %load/vec4 v0x5bf7654ebd30_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x5bf7654ec450_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 180 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5bf7654ec450_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x5bf7654ec450_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5bf7654ec450_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x5bf7654ec3b0_0;
    %load/vec4 v0x5bf7654ec3b0_0;
    %load/vec4 v0x5bf7654ec310_0;
    %xor;
    %load/vec4 v0x5bf7654ec3b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x5bf7654ec450_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 183 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5bf7654ec450_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x5bf7654ec450_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5bf7654ec450_0, 4, 32;
T_8.8 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/../verilogeval_prompts_tbs/validation_set/7420/7420_tb.sv";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/outputs/parameter_sweep/candidates5_depth10/7420/iter0/response4/top_module.sv";
