
---------- Begin Simulation Statistics ----------
final_tick                                 2058206500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 667564                       # Simulator instruction rate (inst/s)
host_mem_usage                                 726128                       # Number of bytes of host memory used
host_op_rate                                  1164109                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     1.44                       # Real time elapsed on the host
host_tick_rate                             1428186775                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      961979                       # Number of instructions simulated
sim_ops                                       1677615                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002058                       # Number of seconds simulated
sim_ticks                                  2058206500                       # Number of ticks simulated
system.cpu.Branches                            127454                       # Number of branches fetched
system.cpu.committedInsts                      961979                       # Number of instructions committed
system.cpu.committedOps                       1677615                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                      207969                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           164                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      102684                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            41                       # TLB misses on write requests
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     1314696                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           204                       # TLB misses on write requests
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                          4116413                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               4116412.998000                       # Number of busy cycles
system.cpu.num_cc_register_reads               696347                       # number of times the CC registers were read
system.cpu.num_cc_register_writes              563704                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts       100148                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                 491708                       # Number of float alu accesses
system.cpu.num_fp_insts                        491708                       # number of float instructions
system.cpu.num_fp_register_reads               718291                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              430193                       # number of times the floating registers were written
system.cpu.num_func_calls                       18597                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_int_alu_accesses               1329746                       # Number of integer alu accesses
system.cpu.num_int_insts                      1329746                       # number of integer instructions
system.cpu.num_int_register_reads             2612489                       # number of times the integer registers were read
system.cpu.num_int_register_writes            1017645                       # number of times the integer registers were written
system.cpu.num_load_insts                      207945                       # Number of load instructions
system.cpu.num_mem_refs                        310615                       # number of memory refs
system.cpu.num_store_insts                     102670                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                  8664      0.52%      0.52% # Class of executed instruction
system.cpu.op_class::IntAlu                   1110646     66.20%     66.72% # Class of executed instruction
system.cpu.op_class::IntMult                     2227      0.13%     66.85% # Class of executed instruction
system.cpu.op_class::IntDiv                      4647      0.28%     67.13% # Class of executed instruction
system.cpu.op_class::FloatAdd                   72503      4.32%     71.45% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     71.45% # Class of executed instruction
system.cpu.op_class::FloatCvt                      96      0.01%     71.46% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     71.46% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     71.46% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     71.46% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     71.46% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     71.46% # Class of executed instruction
system.cpu.op_class::SimdAdd                     2008      0.12%     71.58% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     71.58% # Class of executed instruction
system.cpu.op_class::SimdAlu                    27853      1.66%     73.24% # Class of executed instruction
system.cpu.op_class::SimdCmp                       20      0.00%     73.24% # Class of executed instruction
system.cpu.op_class::SimdCvt                     3836      0.23%     73.47% # Class of executed instruction
system.cpu.op_class::SimdMisc                    6879      0.41%     73.88% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     73.88% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     73.88% # Class of executed instruction
system.cpu.op_class::SimdShift                    781      0.05%     73.92% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     73.92% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     73.92% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     73.92% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd               69315      4.13%     78.06% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     78.06% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     78.06% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                5552      0.33%     78.39% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                1058      0.06%     78.45% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     78.45% # Class of executed instruction
system.cpu.op_class::SimdFloatMult              50915      3.03%     81.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     81.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     81.48% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     81.48% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     81.48% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     81.48% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     81.48% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     81.48% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     81.48% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     81.48% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     81.48% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     81.48% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     81.48% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     81.48% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     81.48% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     81.48% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     81.48% # Class of executed instruction
system.cpu.op_class::MemRead                   113418      6.76%     88.25% # Class of executed instruction
system.cpu.op_class::MemWrite                   50962      3.04%     91.28% # Class of executed instruction
system.cpu.op_class::FloatMemRead               94527      5.63%     96.92% # Class of executed instruction
system.cpu.op_class::FloatMemWrite              51708      3.08%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                    1677615                       # Class of executed instruction
system.cpu.workload.numSyscalls                    86                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          5438                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         4576                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        10688                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   2058206500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3973                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1465                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1465                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3973                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        10876                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        10876                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  10876                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       348032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       348032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  348032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5438                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5438    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                5438                       # Request fanout histogram
system.membus.reqLayer2.occupancy             5470500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           28892500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   2058206500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              4562                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         1011                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1075                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            2490                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1550                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1550                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1587                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         2975                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         4249                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        12551                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 16800                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       170368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       354304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 524672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             6112                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000654                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.025576                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   6108     99.93%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      4      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               6112                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            7430000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           6787500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2380500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED   2058206500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   50                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  624                       # number of demand (read+write) hits
system.l2.demand_hits::total                      674                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  50                       # number of overall hits
system.l2.overall_hits::.cpu.data                 624                       # number of overall hits
system.l2.overall_hits::total                     674                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1537                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               3901                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5438                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1537                       # number of overall misses
system.l2.overall_misses::.cpu.data              3901                       # number of overall misses
system.l2.overall_misses::total                  5438                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    118101000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    298500500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        416601500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    118101000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    298500500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       416601500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1587                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             4525                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 6112                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1587                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            4525                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                6112                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.968494                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.862099                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.889725                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.968494                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.862099                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.889725                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76838.646714                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 76518.969495                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76609.323281                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76838.646714                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 76518.969495                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76609.323281                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          1537                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          3901                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5438                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1537                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         3901                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5438                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    102731000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    259490500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    362221500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    102731000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    259490500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    362221500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.968494                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.862099                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.889725                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.968494                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.862099                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.889725                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66838.646714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 66518.969495                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66609.323281                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66838.646714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 66518.969495                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66609.323281                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         1011                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             1011                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         1011                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         1011                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1075                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1075                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1075                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1075                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                85                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    85                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            1465                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1465                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    109323000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     109323000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          1550                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1550                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.945161                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.945161                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 74623.208191                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 74623.208191                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         1465                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1465                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     94673000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     94673000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.945161                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.945161                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 64623.208191                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 64623.208191                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             50                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 50                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1537                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1537                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    118101000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    118101000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1587                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1587                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.968494                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.968494                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76838.646714                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76838.646714                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1537                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1537                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    102731000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    102731000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.968494                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.968494                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66838.646714                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66838.646714                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           539                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               539                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         2436                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2436                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    189177500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    189177500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         2975                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          2975                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.818824                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.818824                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 77659.072250                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 77659.072250                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         2436                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2436                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    164817500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    164817500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.818824                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.818824                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 67659.072250                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 67659.072250                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   2058206500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3918.358817                       # Cycle average of tags in use
system.l2.tags.total_refs                       10684                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      5438                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.964693                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst      1014.959269                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2903.399547                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.030974                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.088605                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.119579                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          5438                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          174                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          623                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4564                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.165955                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     90910                       # Number of tag accesses
system.l2.tags.data_accesses                    90910                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   2058206500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          98368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         249664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             348032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        98368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         98368                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1537                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            3901                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5438                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          47793066                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         121301726                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             169094792                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     47793066                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         47793066                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         47793066                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        121301726                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            169094792                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1537.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      3901.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000576500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               11404                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5438                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5438                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               369                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               290                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               336                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               325                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               326                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               427                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              423                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              285                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              397                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              292                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              305                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     38285000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   27190000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               140247500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      7040.27                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25790.27                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     4240                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.97                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5438                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5438                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1194                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    290.144054                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   183.619635                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   297.885500                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          383     32.08%     32.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          322     26.97%     59.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          177     14.82%     73.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          107      8.96%     82.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           35      2.93%     85.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           26      2.18%     87.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           16      1.34%     89.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           13      1.09%     90.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          115      9.63%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1194                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 348032                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  348032                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       169.09                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    169.09                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.32                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.32                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    2058132500                       # Total gap between requests
system.mem_ctrls.avgGap                     378472.32                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        98368                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       249664                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 47793066.439154669642                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 121301725.555720478296                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1537                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         3901                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     39971500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    100276000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26006.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     25705.20                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    77.97                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              4555320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              2417415                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            19185180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     162264960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        465659220                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        398217600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1052299695                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        511.270222                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1031003000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     68640000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    958563500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              3998400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              2113815                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            19642140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     162264960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        569654580                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        310642560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1068316455                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        519.052124                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    802232000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     68640000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1187334500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   1                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON      2058206500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   2058206500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1313109                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1313109                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1313109                       # number of overall hits
system.cpu.icache.overall_hits::total         1313109                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1587                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1587                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1587                       # number of overall misses
system.cpu.icache.overall_misses::total          1587                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    122609000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    122609000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    122609000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    122609000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1314696                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1314696                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1314696                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1314696                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001207                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001207                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001207                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001207                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 77258.349086                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77258.349086                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 77258.349086                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77258.349086                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1075                       # number of writebacks
system.cpu.icache.writebacks::total              1075                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1587                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1587                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1587                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1587                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    121022000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    121022000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    121022000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    121022000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001207                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001207                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001207                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001207                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 76258.349086                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 76258.349086                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 76258.349086                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 76258.349086                       # average overall mshr miss latency
system.cpu.icache.replacements                   1075                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1313109                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1313109                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1587                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1587                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    122609000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    122609000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1314696                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1314696                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001207                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001207                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 77258.349086                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77258.349086                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1587                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1587                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    121022000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    121022000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001207                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001207                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 76258.349086                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76258.349086                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   2058206500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           487.800766                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1314696                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1587                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            828.415879                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   487.800766                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.952736                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.952736                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           90                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          161                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           78                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          183                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          10519155                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         10519155                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2058206500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   2058206500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   2058206500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   2058206500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   2058206500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   2058206500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   2058206500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   2058206500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       306128                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           306128                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       306128                       # number of overall hits
system.cpu.dcache.overall_hits::total          306128                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         4525                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           4525                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         4525                       # number of overall misses
system.cpu.dcache.overall_misses::total          4525                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    316383000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    316383000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    316383000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    316383000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       310653                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       310653                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       310653                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       310653                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014566                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014566                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014566                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014566                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 69918.895028                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 69918.895028                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 69918.895028                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 69918.895028                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1011                       # number of writebacks
system.cpu.dcache.writebacks::total              1011                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data         4525                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4525                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4525                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4525                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    311858000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    311858000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    311858000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    311858000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.014566                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.014566                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.014566                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.014566                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 68918.895028                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 68918.895028                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 68918.895028                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 68918.895028                       # average overall mshr miss latency
system.cpu.dcache.replacements                   3501                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       204994                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          204994                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2975                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2975                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    202291000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    202291000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       207969                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       207969                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.014305                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.014305                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67996.974790                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67996.974790                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2975                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2975                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    199316000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    199316000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014305                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.014305                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66996.974790                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66996.974790                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       101134                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         101134                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1550                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1550                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    114092000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    114092000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       102684                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       102684                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.015095                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.015095                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73607.741935                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73607.741935                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1550                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1550                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    112542000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    112542000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.015095                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015095                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72607.741935                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72607.741935                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   2058206500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           970.206917                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              310653                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4525                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             68.652597                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   970.206917                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.947468                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.947468                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          484                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          425                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2489749                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2489749                       # Number of data accesses

---------- End Simulation Statistics   ----------
