--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -filter
/home/ise/Documents/Firmware/t/firmware-ethernet/ExampleProject/ise/iseconfig/filter.filter
-intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml scrodEthernetExample.twx
scrodEthernetExample.ncd -o scrodEthernetExample.twr scrodEthernetExample.pcf

Design file:              scrodEthernetExample.ncd
Physical constraint file: scrodEthernetExample.pcf
Device,package,speed:     xc6slx150t,fgg676,C,-3 (PRODUCTION 1.23 2016-11-22)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: PATH "TS_D2_TO_T2_ila_pro_0_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X83Y163.B6), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     4.144ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      4.109ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y161.AQ     Tcklo                 0.426   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X80Y161.B3     net (fanout=1)        0.551   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X80Y161.B      Tilo                  0.203   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X80Y161.D5     net (fanout=2)        1.027   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X80Y161.CMUX   Topdc                 0.368   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110_F
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110
    SLICE_X83Y163.A2     net (fanout=1)        0.835   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
    SLICE_X83Y163.A      Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O113
    SLICE_X83Y163.B6     net (fanout=1)        0.118   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112
    SLICE_X83Y163.CLK    Tas                   0.322   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      4.109ns (1.578ns logic, 2.531ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X81Y161.AX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.155ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      2.120ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y161.AQ     Tcklo                 0.426   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X80Y161.B3     net (fanout=1)        0.551   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X80Y161.B      Tilo                  0.203   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X81Y161.AX     net (fanout=2)        0.877   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X81Y161.CLK    Tdick                 0.063   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      2.120ns (0.692ns logic, 1.428ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X80Y161.B3), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.301ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.266ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y161.AQ     Tcklo                 0.426   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X80Y161.B3     net (fanout=1)        0.551   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X80Y161.CLK    Tas                   0.289   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.266ns (0.715ns logic, 0.551ns route)
                                                       (56.5% logic, 43.5% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D2_TO_T2_ila_pro_0_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X80Y161.B3), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.675ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      0.710ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y161.AQ     Tcklo                 0.237   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X80Y161.B3     net (fanout=1)        0.276   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X80Y161.CLK    Tah         (-Th)    -0.197   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      0.710ns (0.434ns logic, 0.276ns route)
                                                       (61.1% logic, 38.9% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X81Y161.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.178ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      1.213ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y161.AQ     Tcklo                 0.237   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X80Y161.B3     net (fanout=1)        0.276   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X80Y161.B      Tilo                  0.156   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X81Y161.AX     net (fanout=2)        0.485   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X81Y161.CLK    Tckdi       (-Th)    -0.059   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      1.213ns (0.452ns logic, 0.761ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X83Y163.B6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      2.351ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.386ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y161.AQ     Tcklo                 0.237   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X80Y161.B3     net (fanout=1)        0.276   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X80Y161.B      Tilo                  0.156   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X80Y161.D5     net (fanout=2)        0.596   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X80Y161.CMUX   Topdc                 0.245   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110_F
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110
    SLICE_X83Y163.A2     net (fanout=1)        0.495   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
    SLICE_X83Y163.A      Tilo                  0.156   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O113
    SLICE_X83Y163.B6     net (fanout=1)        0.010   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112
    SLICE_X83Y163.CLK    Tah         (-Th)    -0.215   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.386ns (1.009ns logic, 1.377ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J2_TO_D2_ila_pro_0_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J3_TO_D2_ila_pro_0_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J4_TO_D2_ila_pro_0_path" TIG;

 12 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X78Y161.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     3.136ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.136ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y162.AQ     Tcko                  0.391   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    SLICE_X86Y162.D3     net (fanout=3)        0.707   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<0>
    SLICE_X86Y162.D      Tilo                  0.205   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X83Y161.D2     net (fanout=9)        0.885   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X83Y161.D      Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X78Y161.CLK    net (fanout=4)        0.689   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.136ns (0.855ns logic, 2.281ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.056ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.056ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y162.BQ     Tcko                  0.391   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    SLICE_X83Y162.D2     net (fanout=8)        1.009   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<9>
    SLICE_X83Y162.DMUX   Tilo                  0.313   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X83Y161.D4     net (fanout=1)        0.395   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X83Y161.D      Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X78Y161.CLK    net (fanout=4)        0.689   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.056ns (0.963ns logic, 2.093ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.960ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      2.960ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y165.AQ     Tcko                  0.391   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X83Y165.C3     net (fanout=1)        0.291   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X83Y165.CMUX   Tilo                  0.313   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X83Y161.D3     net (fanout=10)       1.017   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X83Y161.D      Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X78Y161.CLK    net (fanout=4)        0.689   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      2.960ns (0.963ns logic, 1.997ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X78Y161.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     0.051ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      0.693ns (Levels of Logic = 0)
  Clock Path Skew:      0.927ns (1.350 - 0.423)
  Source Clock:         ethClk125 rising at 0.000ns
  Destination Clock:    icon_control0<13> falling
  Clock Uncertainty:    0.285ns

  Clock Uncertainty:          0.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y164.AQ     Tcko                  0.212   U_ila_pro_0/U0/I_NO_D.U_ILA/iARM
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X78Y161.SR     net (fanout=10)       0.351   U_ila_pro_0/U0/I_NO_D.U_ILA/iARM
    SLICE_X78Y161.CLK    Trck                  0.130   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.693ns (0.342ns logic, 0.351ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J4_TO_D2_ila_pro_0_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X78Y161.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -1.755ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      1.172ns (Levels of Logic = 0)
  Clock Path Skew:      2.642ns (3.136 - 0.494)
  Source Clock:         ethClk125 rising at 0.000ns
  Destination Clock:    icon_control0<13> falling
  Clock Uncertainty:    0.285ns

  Clock Uncertainty:          0.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y164.AQ     Tcko                  0.384   U_ila_pro_0/U0/I_NO_D.U_ILA/iARM
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X78Y161.SR     net (fanout=10)       0.593   U_ila_pro_0/U0/I_NO_D.U_ILA/iARM
    SLICE_X78Y161.CLK    Tremck      (-Th)    -0.195   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.172ns (0.579ns logic, 0.593ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2365 paths analyzed, 384 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.676ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_TDO_reg (SLICE_X89Y165.B6), 89 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.324ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      8.641ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y155.BQ     Tcko                  0.391   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE
    SLICE_X99Y164.A1     net (fanout=12)       2.898   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<1>
    SLICE_X99Y164.A      Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_123
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_123
    SLICE_X84Y155.B2     net (fanout=1)        1.706   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_123
    SLICE_X84Y155.B      Tilo                  0.203   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_71
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_71
    SLICE_X85Y158.A1     net (fanout=1)        0.785   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_71
    SLICE_X85Y158.A      Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_7
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<5>1
    SLICE_X85Y158.B4     net (fanout=1)        0.494   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X85Y158.B      Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_7
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X89Y165.B6     net (fanout=1)        1.065   icon_control0<3>
    SLICE_X89Y165.CLK    Tas                   0.322   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      8.641ns (1.693ns logic, 6.948ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.485ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      8.480ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y155.BQ     Tcko                  0.391   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE
    SLICE_X98Y164.A5     net (fanout=12)       2.632   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<1>
    SLICE_X98Y164.A      Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_124
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_124
    SLICE_X84Y155.B1     net (fanout=1)        1.865   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_124
    SLICE_X84Y155.B      Tilo                  0.203   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_71
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_71
    SLICE_X85Y158.A1     net (fanout=1)        0.785   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_71
    SLICE_X85Y158.A      Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_7
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<5>1
    SLICE_X85Y158.B4     net (fanout=1)        0.494   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X85Y158.B      Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_7
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X89Y165.B6     net (fanout=1)        1.065   icon_control0<3>
    SLICE_X89Y165.CLK    Tas                   0.322   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      8.480ns (1.639ns logic, 6.841ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.716ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9 (RAM)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      8.249ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9 to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X4Y82.DOADO6   Trcko_DOA             1.650   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9
    SLICE_X98Y164.A2     net (fanout=1)        1.142   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<42>
    SLICE_X98Y164.A      Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_124
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_124
    SLICE_X84Y155.B1     net (fanout=1)        1.865   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_124
    SLICE_X84Y155.B      Tilo                  0.203   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_71
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_71
    SLICE_X85Y158.A1     net (fanout=1)        0.785   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_71
    SLICE_X85Y158.A      Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_7
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<5>1
    SLICE_X85Y158.B4     net (fanout=1)        0.494   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X85Y158.B      Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_7
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X89Y165.B6     net (fanout=1)        1.065   icon_control0<3>
    SLICE_X89Y165.CLK    Tas                   0.322   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      8.249ns (2.898ns logic, 5.351ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[7].SI_CFG/I_YESLUT6.U_SRLC16E (SLICE_X104Y154.CE), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     24.346ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[7].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Requirement:          30.000ns
  Data Path Delay:      5.619ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[7].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y165.AQ     Tcko                  0.391   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X83Y165.C3     net (fanout=1)        0.291   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X83Y165.CMUX   Tilo                  0.313   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X84Y161.D1     net (fanout=10)       1.374   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X84Y161.D      Tilo                  0.203   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/FULL_dstat
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[15].U_LCE
    SLICE_X104Y154.CE    net (fanout=15)       2.856   icon_control0<19>
    SLICE_X104Y154.CLK   Tceck                 0.191   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[7].SI_CFG/I_YESLUT6.U_SRLC16E
    -------------------------------------------------  ---------------------------
    Total                                      5.619ns (1.098ns logic, 4.521ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.621ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[7].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Requirement:          30.000ns
  Data Path Delay:      5.344ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[7].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y165.CQ     Tcko                  0.391   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X85Y162.C1     net (fanout=4)        0.787   U_icon_pro/U0/U_ICON/iCORE_ID<2>
    SLICE_X85Y162.C      Tilo                  0.259   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X84Y161.D2     net (fanout=10)       0.657   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X84Y161.D      Tilo                  0.203   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/FULL_dstat
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[15].U_LCE
    SLICE_X104Y154.CE    net (fanout=15)       2.856   icon_control0<19>
    SLICE_X104Y154.CLK   Tceck                 0.191   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[7].SI_CFG/I_YESLUT6.U_SRLC16E
    -------------------------------------------------  ---------------------------
    Total                                      5.344ns (1.044ns logic, 4.300ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.745ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[7].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Requirement:          30.000ns
  Data Path Delay:      5.220ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[7].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y165.DQ     Tcko                  0.391   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X85Y162.C4     net (fanout=4)        0.663   U_icon_pro/U0/U_ICON/iCORE_ID<3>
    SLICE_X85Y162.C      Tilo                  0.259   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X84Y161.D2     net (fanout=10)       0.657   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X84Y161.D      Tilo                  0.203   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/FULL_dstat
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[15].U_LCE
    SLICE_X104Y154.CE    net (fanout=15)       2.856   icon_control0<19>
    SLICE_X104Y154.CLK   Tceck                 0.191   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[7].SI_CFG/I_YESLUT6.U_SRLC16E
    -------------------------------------------------  ---------------------------
    Total                                      5.220ns (1.044ns logic, 4.176ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[6].SI_CFG/I_YESLUT6.U_SRLC16E (SLICE_X104Y155.CE), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     24.515ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[6].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Requirement:          30.000ns
  Data Path Delay:      5.450ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[6].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y165.AQ     Tcko                  0.391   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X83Y165.C3     net (fanout=1)        0.291   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X83Y165.CMUX   Tilo                  0.313   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X84Y161.D1     net (fanout=10)       1.374   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X84Y161.D      Tilo                  0.203   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/FULL_dstat
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[15].U_LCE
    SLICE_X104Y155.CE    net (fanout=15)       2.687   icon_control0<19>
    SLICE_X104Y155.CLK   Tceck                 0.191   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out<6>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[6].SI_CFG/I_YESLUT6.U_SRLC16E
    -------------------------------------------------  ---------------------------
    Total                                      5.450ns (1.098ns logic, 4.352ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.790ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[6].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Requirement:          30.000ns
  Data Path Delay:      5.175ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[6].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y165.CQ     Tcko                  0.391   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X85Y162.C1     net (fanout=4)        0.787   U_icon_pro/U0/U_ICON/iCORE_ID<2>
    SLICE_X85Y162.C      Tilo                  0.259   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X84Y161.D2     net (fanout=10)       0.657   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X84Y161.D      Tilo                  0.203   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/FULL_dstat
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[15].U_LCE
    SLICE_X104Y155.CE    net (fanout=15)       2.687   icon_control0<19>
    SLICE_X104Y155.CLK   Tceck                 0.191   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out<6>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[6].SI_CFG/I_YESLUT6.U_SRLC16E
    -------------------------------------------------  ---------------------------
    Total                                      5.175ns (1.044ns logic, 4.131ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.914ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[6].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Requirement:          30.000ns
  Data Path Delay:      5.051ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[6].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y165.DQ     Tcko                  0.391   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X85Y162.C4     net (fanout=4)        0.663   U_icon_pro/U0/U_ICON/iCORE_ID<3>
    SLICE_X85Y162.C      Tilo                  0.259   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X84Y161.D2     net (fanout=10)       0.657   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X84Y161.D      Tilo                  0.203   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/FULL_dstat
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[15].U_LCE
    SLICE_X104Y155.CE    net (fanout=15)       2.687   icon_control0<19>
    SLICE_X104Y155.CLK   Tceck                 0.191   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out<6>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[6].SI_CFG/I_YESLUT6.U_SRLC16E
    -------------------------------------------------  ---------------------------
    Total                                      5.051ns (1.044ns logic, 4.007ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL (SLICE_X73Y162.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.393ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.393ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y162.CQ     Tcko                  0.198   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL
    SLICE_X73Y162.DX     net (fanout=1)        0.136   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<15>
    SLICE_X73Y162.CLK    Tckdi       (-Th)    -0.059   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL
    -------------------------------------------------  ---------------------------
    Total                                      0.393ns (0.257ns logic, 0.136ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL (SLICE_X75Y166.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.393ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[10].U_SEL (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.393ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[10].U_SEL to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y166.CQ     Tcko                  0.198   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<12>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[10].U_SEL
    SLICE_X75Y166.DX     net (fanout=1)        0.136   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<11>
    SLICE_X75Y166.CLK    Tckdi       (-Th)    -0.059   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<12>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL
    -------------------------------------------------  ---------------------------
    Total                                      0.393ns (0.257ns logic, 0.136ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X80Y161.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.412ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.412ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y161.AQ     Tcko                  0.198   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    SLICE_X80Y161.B6     net (fanout=1)        0.017   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
    SLICE_X80Y161.CLK    Tah         (-Th)    -0.197   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      0.412ns (0.395ns logic, 0.017ns route)
                                                       (95.9% logic, 4.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 26.876ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKA
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKA
  Location pin: RAMB16_X3Y82.CLKA
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------
Slack: 26.876ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9/CLKAWRCLK
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9/CLKAWRCLK
  Location pin: RAMB8_X4Y82.CLKAWRCLK
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------
Slack: 26.876ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18/CLKA
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18/CLKA
  Location pin: RAMB16_X3Y76.CLKA
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.118ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR (SLICE_X85Y163.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    10.882ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR (FF)
  Requirement:          15.000ns
  Data Path Delay:      4.083ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y177.BQ    Tcko                  0.408   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X106Y177.C2    net (fanout=3)        0.588   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X106Y177.C     Tilo                  0.205   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X85Y163.SR     net (fanout=2)        2.436   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X85Y163.CLK    Tsrck                 0.446   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      4.083ns (1.059ns logic, 3.024ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR (SLICE_X85Y163.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    10.906ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR (FF)
  Requirement:          15.000ns
  Data Path Delay:      4.059ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y177.BQ    Tcko                  0.408   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X106Y177.C2    net (fanout=3)        0.588   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X106Y177.C     Tilo                  0.205   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X85Y163.SR     net (fanout=2)        2.436   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X85Y163.CLK    Tsrck                 0.422   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      4.059ns (1.035ns logic, 3.024ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR (SLICE_X85Y163.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    10.926ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR (FF)
  Requirement:          15.000ns
  Data Path Delay:      4.039ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y177.BQ    Tcko                  0.408   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X106Y177.C2    net (fanout=3)        0.588   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X106Y177.C     Tilo                  0.205   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X85Y163.SR     net (fanout=2)        2.436   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X85Y163.CLK    Tsrck                 0.402   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      4.039ns (1.015ns logic, 3.024ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (SLICE_X85Y165.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.904ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.939ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y177.BQ    Tcko                  0.200   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X106Y177.D4    net (fanout=3)        0.116   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X106Y177.D     Tilo                  0.142   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X85Y165.CE     net (fanout=3)        1.300   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X85Y165.CLK    Tckce       (-Th)    -0.181   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      1.939ns (0.523ns logic, 1.416ns route)
                                                       (27.0% logic, 73.0% route)
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (SLICE_X85Y165.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.905ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.940ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y177.BQ    Tcko                  0.200   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X106Y177.D4    net (fanout=3)        0.116   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X106Y177.D     Tilo                  0.142   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X85Y165.CE     net (fanout=3)        1.300   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X85Y165.CLK    Tckce       (-Th)    -0.182   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      1.940ns (0.524ns logic, 1.416ns route)
                                                       (27.0% logic, 73.0% route)
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (SLICE_X85Y165.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.910ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.945ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y177.BQ    Tcko                  0.200   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X106Y177.D4    net (fanout=3)        0.116   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X106Y177.D     Tilo                  0.142   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X85Y165.CE     net (fanout=3)        1.300   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X85Y165.CLK    Tckce       (-Th)    -0.187   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      1.945ns (0.529ns logic, 1.416ns route)
                                                       (27.2% logic, 72.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   0.988ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X106Y177.B5), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    14.012ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      0.953ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y177.BQ    Tcko                  0.408   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X106Y177.B5    net (fanout=3)        0.204   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X106Y177.CLK   Tas                   0.341   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.953ns (0.749ns logic, 0.204ns route)
                                                       (78.6% logic, 21.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X106Y177.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.472ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.472ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y177.BQ    Tcko                  0.200   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X106Y177.B5    net (fanout=3)        0.082   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X106Y177.CLK   Tah         (-Th)    -0.190   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.472ns (0.390ns logic, 0.082ns route)
                                                       (82.6% logic, 17.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J_TO_D_path" TIG;

 1059 paths analyzed, 161 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[11].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (SLICE_X57Y145.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     6.000ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[11].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      5.965ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    ethClk125 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[11].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y165.AQ     Tcko                  0.391   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X83Y165.C3     net (fanout=1)        0.291   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X83Y165.CMUX   Tilo                  0.313   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X85Y162.D4     net (fanout=10)       1.288   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X85Y162.D      Tilo                  0.259   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X57Y145.SR     net (fanout=15)       3.075   icon_control0<20>
    SLICE_X57Y145.CLK    Trck                  0.348   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<11>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[11].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      5.965ns (1.311ns logic, 4.654ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.718ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[11].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      5.683ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    ethClk125 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[11].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y162.CQ     Tcko                  0.391   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    SLICE_X83Y162.B4     net (fanout=8)        0.838   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<10>
    SLICE_X83Y162.B      Tilo                  0.259   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[0].U_LUT
    SLICE_X85Y162.D3     net (fanout=3)        0.513   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<0>
    SLICE_X85Y162.D      Tilo                  0.259   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X57Y145.SR     net (fanout=15)       3.075   icon_control0<20>
    SLICE_X57Y145.CLK    Trck                  0.348   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<11>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[11].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      5.683ns (1.257ns logic, 4.426ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.397ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[11].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      5.362ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    ethClk125 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[11].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y165.CQ     Tcko                  0.391   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X85Y162.C1     net (fanout=4)        0.787   U_icon_pro/U0/U_ICON/iCORE_ID<2>
    SLICE_X85Y162.C      Tilo                  0.259   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X85Y162.D5     net (fanout=10)       0.243   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X85Y162.D      Tilo                  0.259   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X57Y145.SR     net (fanout=15)       3.075   icon_control0<20>
    SLICE_X57Y145.CLK    Trck                  0.348   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<11>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[11].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      5.362ns (1.257ns logic, 4.105ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[10].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (SLICE_X57Y145.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.976ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[10].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      5.941ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    ethClk125 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[10].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y165.AQ     Tcko                  0.391   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X83Y165.C3     net (fanout=1)        0.291   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X83Y165.CMUX   Tilo                  0.313   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X85Y162.D4     net (fanout=10)       1.288   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X85Y162.D      Tilo                  0.259   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X57Y145.SR     net (fanout=15)       3.075   icon_control0<20>
    SLICE_X57Y145.CLK    Trck                  0.324   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<11>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[10].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      5.941ns (1.287ns logic, 4.654ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.694ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[10].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      5.659ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    ethClk125 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[10].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y162.CQ     Tcko                  0.391   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    SLICE_X83Y162.B4     net (fanout=8)        0.838   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<10>
    SLICE_X83Y162.B      Tilo                  0.259   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[0].U_LUT
    SLICE_X85Y162.D3     net (fanout=3)        0.513   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<0>
    SLICE_X85Y162.D      Tilo                  0.259   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X57Y145.SR     net (fanout=15)       3.075   icon_control0<20>
    SLICE_X57Y145.CLK    Trck                  0.324   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<11>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[10].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      5.659ns (1.233ns logic, 4.426ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.373ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[10].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      5.338ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    ethClk125 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[10].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y165.CQ     Tcko                  0.391   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X85Y162.C1     net (fanout=4)        0.787   U_icon_pro/U0/U_ICON/iCORE_ID<2>
    SLICE_X85Y162.C      Tilo                  0.259   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X85Y162.D5     net (fanout=10)       0.243   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X85Y162.D      Tilo                  0.259   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X57Y145.SR     net (fanout=15)       3.075   icon_control0<20>
    SLICE_X57Y145.CLK    Trck                  0.324   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<11>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[10].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      5.338ns (1.233ns logic, 4.105ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[9].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (SLICE_X57Y145.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.956ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[9].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      5.921ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    ethClk125 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[9].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y165.AQ     Tcko                  0.391   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X83Y165.C3     net (fanout=1)        0.291   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X83Y165.CMUX   Tilo                  0.313   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X85Y162.D4     net (fanout=10)       1.288   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X85Y162.D      Tilo                  0.259   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X57Y145.SR     net (fanout=15)       3.075   icon_control0<20>
    SLICE_X57Y145.CLK    Trck                  0.304   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<11>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[9].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      5.921ns (1.267ns logic, 4.654ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.674ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[9].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      5.639ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    ethClk125 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[9].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y162.CQ     Tcko                  0.391   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    SLICE_X83Y162.B4     net (fanout=8)        0.838   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<10>
    SLICE_X83Y162.B      Tilo                  0.259   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[0].U_LUT
    SLICE_X85Y162.D3     net (fanout=3)        0.513   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<0>
    SLICE_X85Y162.D      Tilo                  0.259   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X57Y145.SR     net (fanout=15)       3.075   icon_control0<20>
    SLICE_X57Y145.CLK    Trck                  0.304   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<11>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[9].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      5.639ns (1.213ns logic, 4.426ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.353ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[9].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      5.318ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    ethClk125 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[9].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y165.CQ     Tcko                  0.391   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X85Y162.C1     net (fanout=4)        0.787   U_icon_pro/U0/U_ICON/iCORE_ID<2>
    SLICE_X85Y162.C      Tilo                  0.259   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X85Y162.D5     net (fanout=10)       0.243   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X85Y162.D      Tilo                  0.259   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X57Y145.SR     net (fanout=15)       3.075   icon_control0<20>
    SLICE_X57Y145.CLK    Trck                  0.304   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<11>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[9].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      5.318ns (1.213ns logic, 4.105ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J_TO_D_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_iCAP_ADDR (SLICE_X74Y166.A4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.558ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_iCAP_ADDR (FF)
  Data Path Delay:      0.593ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    ethClk125 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y165.AQ     Tcko                  0.200   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<8>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL
    SLICE_X74Y166.A4     net (fanout=2)        0.203   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<5>
    SLICE_X74Y166.CLK    Tah         (-Th)    -0.190   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_CAP_ADDR_MUX
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.593ns (0.390ns logic, 0.203ns route)
                                                       (65.8% logic, 34.2% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_iCAP_ADDR (SLICE_X77Y166.C4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.607ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_iCAP_ADDR (FF)
  Data Path Delay:      0.642ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    ethClk125 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y165.CQ     Tcko                  0.234   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL
    SLICE_X77Y166.C4     net (fanout=2)        0.193   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<3>
    SLICE_X77Y166.CLK    Tah         (-Th)    -0.215   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_CAP_ADDR_MUX
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.642ns (0.449ns logic, 0.193ns route)
                                                       (69.9% logic, 30.1% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RISING (SLICE_X80Y160.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.507ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RISING (FF)
  Data Path Delay:      0.542ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    ethClk125 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RISING
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y159.DQ     Tcko                  0.198   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ACTRESET_pulse
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT
    SLICE_X80Y160.SR     net (fanout=1)        0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ACTRESET_pulse
    SLICE_X80Y160.CLK    Tremck      (-Th)    -0.085   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ACT_dstat
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RISING
    -------------------------------------------------  ---------------------------
    Total                                      0.542ns (0.283ns logic, 0.259ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D_TO_J_path" TIG;

 269 paths analyzed, 254 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X83Y163.B1), 10 paths
--------------------------------------------------------------------------------
Delay (setup path):     3.599ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[2].U_NSQ (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      3.564ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         ethClk125 rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[2].U_NSQ to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y169.CMUX   Tshcko                0.461   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[2].U_NSQ
    SLICE_X74Y169.D1     net (fanout=1)        0.611   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<2>
    SLICE_X74Y169.CMUX   Topdc                 0.338   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DSTAT<4>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f7
    SLICE_X83Y165.A6     net (fanout=1)        0.832   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DSTAT<4>
    SLICE_X83Y165.A      Tilo                  0.259   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
    SLICE_X83Y163.B1     net (fanout=1)        0.741   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O114
    SLICE_X83Y163.CLK    Tas                   0.322   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      3.564ns (1.380ns logic, 2.184ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.584ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[6].U_NSQ (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      3.549ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         ethClk125 rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[6].U_NSQ to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y169.CQ     Tcko                  0.391   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[6].U_NSQ
    SLICE_X74Y169.C2     net (fanout=1)        0.661   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<6>
    SLICE_X74Y169.CMUX   Tilo                  0.343   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DSTAT<4>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f7
    SLICE_X83Y165.A6     net (fanout=1)        0.832   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DSTAT<4>
    SLICE_X83Y165.A      Tilo                  0.259   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
    SLICE_X83Y163.B1     net (fanout=1)        0.741   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O114
    SLICE_X83Y163.CLK    Tas                   0.322   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      3.549ns (1.315ns logic, 2.234ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.455ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[9].U_NSQ (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      3.420ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         ethClk125 rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[9].U_NSQ to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y168.CQ     Tcko                  0.408   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<9>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[9].U_NSQ
    SLICE_X83Y165.D1     net (fanout=1)        1.140   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<9>
    SLICE_X83Y165.D      Tilo                  0.259   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O114
    SLICE_X83Y165.A3     net (fanout=1)        0.291   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O113
    SLICE_X83Y165.A      Tilo                  0.259   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
    SLICE_X83Y163.B1     net (fanout=1)        0.741   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O114
    SLICE_X83Y163.CLK    Tas                   0.322   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      3.420ns (1.248ns logic, 2.172ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_D (SLICE_X100Y178.D5), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.160ns (data path)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_D (FF)
  Data Path Delay:      3.160ns (Levels of Logic = 0)
  Source Clock:         ethClk125 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_D
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y163.AQ     Tcko                  0.447   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAPTURE
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY
    SLICE_X100Y178.D5    net (fanout=19)       2.713   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAPTURE
    -------------------------------------------------  ---------------------------
    Total                                      3.160ns (0.447ns logic, 2.713ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_C (SLICE_X100Y178.C5), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.110ns (data path)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_C (FF)
  Data Path Delay:      3.110ns (Levels of Logic = 0)
  Source Clock:         ethClk125 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_C
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y163.AQ     Tcko                  0.447   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAPTURE
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY
    SLICE_X100Y178.C5    net (fanout=19)       2.663   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAPTURE
    -------------------------------------------------  ---------------------------
    Total                                      3.110ns (0.447ns logic, 2.663ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_fabClk = PERIOD TIMEGRP "fabClk" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 382 paths analyzed, 119 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.712ns.
--------------------------------------------------------------------------------

Paths for end point U_S6EthTop/U_PwrUpRst/r_count_0 (SLICE_X58Y117.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.288ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_S6EthTop/U_PwrUpRst/r_state (FF)
  Destination:          U_S6EthTop/U_PwrUpRst/r_count_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.667ns (Levels of Logic = 1)
  Clock Path Skew:      -0.010ns (0.237 - 0.247)
  Source Clock:         fabClk_BUFG rising at 0.000ns
  Destination Clock:    fabClk_BUFG rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_S6EthTop/U_PwrUpRst/r_state to U_S6EthTop/U_PwrUpRst/r_count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y120.AQ     Tcko                  0.391   U_S6EthTop/U_PwrUpRst/r_state
                                                       U_S6EthTop/U_PwrUpRst/r_state
    SLICE_X59Y123.D3     net (fanout=2)        0.673   U_S6EthTop/U_PwrUpRst/r_state
    SLICE_X59Y123.D      Tilo                  0.259   U_S6EthTop/fabClkRst
                                                       U_S6EthTop/U_PwrUpRst/r_state_inv1_INV_0
    SLICE_X58Y117.CE     net (fanout=7)        1.009   U_S6EthTop/U_PwrUpRst/r_state_inv
    SLICE_X58Y117.CLK    Tceck                 0.335   U_S6EthTop/U_PwrUpRst/r_count<3>
                                                       U_S6EthTop/U_PwrUpRst/r_count_0
    -------------------------------------------------  ---------------------------
    Total                                      2.667ns (0.985ns logic, 1.682ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------

Paths for end point U_S6EthTop/U_PwrUpRst/r_count_3 (SLICE_X58Y117.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.308ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_S6EthTop/U_PwrUpRst/r_state (FF)
  Destination:          U_S6EthTop/U_PwrUpRst/r_count_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.647ns (Levels of Logic = 1)
  Clock Path Skew:      -0.010ns (0.237 - 0.247)
  Source Clock:         fabClk_BUFG rising at 0.000ns
  Destination Clock:    fabClk_BUFG rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_S6EthTop/U_PwrUpRst/r_state to U_S6EthTop/U_PwrUpRst/r_count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y120.AQ     Tcko                  0.391   U_S6EthTop/U_PwrUpRst/r_state
                                                       U_S6EthTop/U_PwrUpRst/r_state
    SLICE_X59Y123.D3     net (fanout=2)        0.673   U_S6EthTop/U_PwrUpRst/r_state
    SLICE_X59Y123.D      Tilo                  0.259   U_S6EthTop/fabClkRst
                                                       U_S6EthTop/U_PwrUpRst/r_state_inv1_INV_0
    SLICE_X58Y117.CE     net (fanout=7)        1.009   U_S6EthTop/U_PwrUpRst/r_state_inv
    SLICE_X58Y117.CLK    Tceck                 0.315   U_S6EthTop/U_PwrUpRst/r_count<3>
                                                       U_S6EthTop/U_PwrUpRst/r_count_3
    -------------------------------------------------  ---------------------------
    Total                                      2.647ns (0.965ns logic, 1.682ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------

Paths for end point U_S6EthTop/U_PwrUpRst/r_count_2 (SLICE_X58Y117.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.309ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_S6EthTop/U_PwrUpRst/r_state (FF)
  Destination:          U_S6EthTop/U_PwrUpRst/r_count_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.646ns (Levels of Logic = 1)
  Clock Path Skew:      -0.010ns (0.237 - 0.247)
  Source Clock:         fabClk_BUFG rising at 0.000ns
  Destination Clock:    fabClk_BUFG rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_S6EthTop/U_PwrUpRst/r_state to U_S6EthTop/U_PwrUpRst/r_count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y120.AQ     Tcko                  0.391   U_S6EthTop/U_PwrUpRst/r_state
                                                       U_S6EthTop/U_PwrUpRst/r_state
    SLICE_X59Y123.D3     net (fanout=2)        0.673   U_S6EthTop/U_PwrUpRst/r_state
    SLICE_X59Y123.D      Tilo                  0.259   U_S6EthTop/fabClkRst
                                                       U_S6EthTop/U_PwrUpRst/r_state_inv1_INV_0
    SLICE_X58Y117.CE     net (fanout=7)        1.009   U_S6EthTop/U_PwrUpRst/r_state_inv
    SLICE_X58Y117.CLK    Tceck                 0.314   U_S6EthTop/U_PwrUpRst/r_count<3>
                                                       U_S6EthTop/U_PwrUpRst/r_count_2
    -------------------------------------------------  ---------------------------
    Total                                      2.646ns (0.964ns logic, 1.682ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_fabClk = PERIOD TIMEGRP "fabClk" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U_S6EthTop/U_PwrUpRst/r_state (SLICE_X59Y120.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.439ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_S6EthTop/U_PwrUpRst/r_state (FF)
  Destination:          U_S6EthTop/U_PwrUpRst/r_state (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.439ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fabClk_BUFG rising at 8.000ns
  Destination Clock:    fabClk_BUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_S6EthTop/U_PwrUpRst/r_state to U_S6EthTop/U_PwrUpRst/r_state
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y120.AQ     Tcko                  0.198   U_S6EthTop/U_PwrUpRst/r_state
                                                       U_S6EthTop/U_PwrUpRst/r_state
    SLICE_X59Y120.A6     net (fanout=2)        0.026   U_S6EthTop/U_PwrUpRst/r_state
    SLICE_X59Y120.CLK    Tah         (-Th)    -0.215   U_S6EthTop/U_PwrUpRst/r_state
                                                       U_S6EthTop/U_PwrUpRst/r_state_glue_set
                                                       U_S6EthTop/U_PwrUpRst/r_state
    -------------------------------------------------  ---------------------------
    Total                                      0.439ns (0.413ns logic, 0.026ns route)
                                                       (94.1% logic, 5.9% route)

--------------------------------------------------------------------------------

Paths for end point U_S6EthTop/U_PwrUpRst/r_count_24 (SLICE_X58Y123.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.464ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_S6EthTop/U_PwrUpRst/r_count_24 (FF)
  Destination:          U_S6EthTop/U_PwrUpRst/r_count_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.464ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fabClk_BUFG rising at 8.000ns
  Destination Clock:    fabClk_BUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_S6EthTop/U_PwrUpRst/r_count_24 to U_S6EthTop/U_PwrUpRst/r_count_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y123.AQ     Tcko                  0.200   U_S6EthTop/U_PwrUpRst/r_count<24>
                                                       U_S6EthTop/U_PwrUpRst/r_count_24
    SLICE_X58Y123.A6     net (fanout=2)        0.026   U_S6EthTop/U_PwrUpRst/r_count<24>
    SLICE_X58Y123.CLK    Tah         (-Th)    -0.238   U_S6EthTop/U_PwrUpRst/r_count<24>
                                                       U_S6EthTop/U_PwrUpRst/r_count<24>_rt
                                                       U_S6EthTop/U_PwrUpRst/Mcount_r_count_xor<24>
                                                       U_S6EthTop/U_PwrUpRst/r_count_24
    -------------------------------------------------  ---------------------------
    Total                                      0.464ns (0.438ns logic, 0.026ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Paths for end point U_S6EthTop/U_PwrUpRst/r_count_13 (SLICE_X58Y120.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.510ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_S6EthTop/U_PwrUpRst/r_count_13 (FF)
  Destination:          U_S6EthTop/U_PwrUpRst/r_count_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.510ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fabClk_BUFG rising at 8.000ns
  Destination Clock:    fabClk_BUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_S6EthTop/U_PwrUpRst/r_count_13 to U_S6EthTop/U_PwrUpRst/r_count_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y120.BQ     Tcko                  0.200   U_S6EthTop/U_PwrUpRst/r_count<15>
                                                       U_S6EthTop/U_PwrUpRst/r_count_13
    SLICE_X58Y120.B5     net (fanout=2)        0.076   U_S6EthTop/U_PwrUpRst/r_count<13>
    SLICE_X58Y120.CLK    Tah         (-Th)    -0.234   U_S6EthTop/U_PwrUpRst/r_count<15>
                                                       U_S6EthTop/U_PwrUpRst/r_count<13>_rt
                                                       U_S6EthTop/U_PwrUpRst/Mcount_r_count_cy<15>
                                                       U_S6EthTop/U_PwrUpRst/r_count_13
    -------------------------------------------------  ---------------------------
    Total                                      0.510ns (0.434ns logic, 0.076ns route)
                                                       (85.1% logic, 14.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_fabClk = PERIOD TIMEGRP "fabClk" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.270ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: fabClk_BUFG/I0
  Logical resource: fabClk_BUFG/I0
  Location pin: BUFGMUX_X2Y9.I0
  Clock network: fabClk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: U_S6EthTop/rxBufReset0/CLK
  Logical resource: U_S6EthTop/U_RxBufReset0/clockDomainCrossingReg_0/CK
  Location pin: SLICE_X32Y178.CLK
  Clock network: fabClk_BUFG
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: U_S6EthTop/rxBufReset0/CLK
  Logical resource: U_S6EthTop/U_RxBufReset0/clockDomainCrossingReg_1/CK
  Location pin: SLICE_X32Y178.CLK
  Clock network: fabClk_BUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usrClkSource = PERIOD TIMEGRP "U_GtpS6/usrClkSource" 8 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usrClkSource = PERIOD TIMEGRP "U_GtpS6/usrClkSource" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: U_S6EthTop/U_GtpS6/U_USRCLK_DCM/CLKIN
  Logical resource: U_S6EthTop/U_GtpS6/U_USRCLK_DCM/CLKIN
  Location pin: DCM_X0Y10.CLKIN
  Clock network: U_S6EthTop/U_GtpS6/usrClkSource
--------------------------------------------------------------------------------
Slack: 2.660ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: U_S6EthTop/U_GtpS6/U_USRCLK_DCM/CLKIN
  Logical resource: U_S6EthTop/U_GtpS6/U_USRCLK_DCM/CLKIN
  Location pin: DCM_X0Y10.CLKIN
  Clock network: U_S6EthTop/U_GtpS6/usrClkSource
--------------------------------------------------------------------------------
Slack: 4.430ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmper_CLKIN)
  Physical resource: U_S6EthTop/U_GtpS6/U_USRCLK_DCM/CLKIN
  Logical resource: U_S6EthTop/U_GtpS6/U_USRCLK_DCM/CLKIN
  Location pin: DCM_X0Y10.CLKIN
  Clock network: U_S6EthTop/U_GtpS6/usrClkSource
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_S6EthTop_U_GtpS6_txRxUsrClkRaw = PERIOD TIMEGRP         
"U_S6EthTop_U_GtpS6_txRxUsrClkRaw" TS_usrClkSource HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 556915 paths analyzed, 19557 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.723ns.
--------------------------------------------------------------------------------

Paths for end point U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_state_FSM_FFd3 (SLICE_X43Y114.A3), 38934 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.277ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_data32_18 (FF)
  Destination:          U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_state_FSM_FFd3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.511ns (Levels of Logic = 12)
  Clock Path Skew:      -0.077ns (0.870 - 0.947)
  Source Clock:         ethClk125 rising at 0.000ns
  Destination Clock:    ethClk125 rising at 8.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_data32_18 to U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y111.CQ     Tcko                  0.391   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_data32<18>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_data32_18
    SLICE_X36Y112.CX     net (fanout=10)       0.790   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_data32<18>
    SLICE_X36Y112.COUT   Tcxcy                 0.093   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd1_cy<3>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd1_cy<3>
    SLICE_X36Y113.CIN    net (fanout=1)        0.003   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd1_cy<3>
    SLICE_X36Y113.AMUX   Tcina                 0.202   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd1_cy<7>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd1_cy<7>
    SLICE_X38Y113.A3     net (fanout=1)        0.512   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd_41
    SLICE_X38Y113.AMUX   Tilo                  0.251   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd_72
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd24
    SLICE_X38Y113.BX     net (fanout=2)        1.043   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd24
    SLICE_X38Y113.COUT   Tbxcy                 0.157   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd_72
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd2_cy<0>_6
    SLICE_X38Y114.CIN    net (fanout=1)        0.003   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd2_cy<0>7
    SLICE_X38Y114.COUT   Tbyp                  0.076   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd_112
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd2_cy<0>_10
    SLICE_X38Y115.CIN    net (fanout=1)        0.003   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd2_cy<0>11
    SLICE_X38Y115.COUT   Tbyp                  0.076   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd_142
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd2_cy<0>_14
    SLICE_X38Y116.CIN    net (fanout=1)        0.003   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd2_cy<0>15
    SLICE_X38Y116.BMUX   Tcinb                 0.260   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd_172
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd2_xor<0>_16
    SLICE_X42Y112.B3     net (fanout=3)        1.277   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd_172
    SLICE_X42Y112.COUT   Topcyb                0.375   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxData<28>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/Madd_GND_138_o_BUS_0023_add_132_OUT_lut<1>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/Madd_GND_138_o_BUS_0023_add_132_OUT_cy<3>
    SLICE_X42Y113.CIN    net (fanout=1)        0.003   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/Madd_GND_138_o_BUS_0023_add_132_OUT_cy<3>
    SLICE_X42Y113.COUT   Tbyp                  0.076   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxDstAddr<1><0>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/Madd_GND_138_o_BUS_0023_add_132_OUT_cy<7>
    SLICE_X42Y114.CIN    net (fanout=1)        0.003   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/Madd_GND_138_o_BUS_0023_add_132_OUT_cy<7>
    SLICE_X42Y114.CMUX   Tcinc                 0.272   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/Madd_GND_138_o_BUS_0023_add_132_OUT_cy<11>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/Madd_GND_138_o_BUS_0023_add_132_OUT_cy<11>
    SLICE_X43Y114.D6     net (fanout=1)        0.770   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/GND_138_o_BUS_0023_add_132_OUT<10>
    SLICE_X43Y114.D      Tilo                  0.259   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_state_FSM_FFd3
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_state_FSM_FFd3-In4
    SLICE_X43Y114.A3     net (fanout=1)        0.291   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_state_FSM_FFd3-In5
    SLICE_X43Y114.CLK    Tas                   0.322   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_state_FSM_FFd3
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_state_FSM_FFd3-In9
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      7.511ns (2.810ns logic, 4.701ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.278ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_data32_18 (FF)
  Destination:          U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_state_FSM_FFd3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.510ns (Levels of Logic = 12)
  Clock Path Skew:      -0.077ns (0.870 - 0.947)
  Source Clock:         ethClk125 rising at 0.000ns
  Destination Clock:    ethClk125 rising at 8.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_data32_18 to U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y111.CQ     Tcko                  0.391   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_data32<18>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_data32_18
    SLICE_X36Y112.CX     net (fanout=10)       0.790   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_data32<18>
    SLICE_X36Y112.COUT   Tcxcy                 0.093   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd1_cy<3>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd1_cy<3>
    SLICE_X36Y113.CIN    net (fanout=1)        0.003   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd1_cy<3>
    SLICE_X36Y113.COUT   Tbyp                  0.076   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd1_cy<7>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd1_cy<7>
    SLICE_X36Y114.CIN    net (fanout=1)        0.003   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd1_cy<7>
    SLICE_X36Y114.COUT   Tbyp                  0.076   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd1_cy<11>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd1_cy<11>
    SLICE_X36Y115.CIN    net (fanout=1)        0.003   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd1_cy<11>
    SLICE_X36Y115.CMUX   Tcinc                 0.261   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd_151
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd1_cy<15>
    SLICE_X38Y115.C2     net (fanout=1)        0.622   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd_141
    SLICE_X38Y115.CMUX   Tilo                  0.251   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd_142
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd214
    SLICE_X38Y115.DX     net (fanout=2)        0.933   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd214
    SLICE_X38Y115.COUT   Tdxcy                 0.097   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd_142
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd2_cy<0>_14
    SLICE_X38Y116.CIN    net (fanout=1)        0.003   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd2_cy<0>15
    SLICE_X38Y116.BMUX   Tcinb                 0.260   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd_172
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd2_xor<0>_16
    SLICE_X42Y112.B3     net (fanout=3)        1.277   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd_172
    SLICE_X42Y112.COUT   Topcyb                0.375   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxData<28>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/Madd_GND_138_o_BUS_0023_add_132_OUT_lut<1>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/Madd_GND_138_o_BUS_0023_add_132_OUT_cy<3>
    SLICE_X42Y113.CIN    net (fanout=1)        0.003   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/Madd_GND_138_o_BUS_0023_add_132_OUT_cy<3>
    SLICE_X42Y113.COUT   Tbyp                  0.076   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxDstAddr<1><0>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/Madd_GND_138_o_BUS_0023_add_132_OUT_cy<7>
    SLICE_X42Y114.CIN    net (fanout=1)        0.003   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/Madd_GND_138_o_BUS_0023_add_132_OUT_cy<7>
    SLICE_X42Y114.CMUX   Tcinc                 0.272   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/Madd_GND_138_o_BUS_0023_add_132_OUT_cy<11>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/Madd_GND_138_o_BUS_0023_add_132_OUT_cy<11>
    SLICE_X43Y114.D6     net (fanout=1)        0.770   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/GND_138_o_BUS_0023_add_132_OUT<10>
    SLICE_X43Y114.D      Tilo                  0.259   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_state_FSM_FFd3
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_state_FSM_FFd3-In4
    SLICE_X43Y114.A3     net (fanout=1)        0.291   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_state_FSM_FFd3-In5
    SLICE_X43Y114.CLK    Tas                   0.322   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_state_FSM_FFd3
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_state_FSM_FFd3-In9
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      7.510ns (2.809ns logic, 4.701ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.304ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_data32_10 (FF)
  Destination:          U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_state_FSM_FFd3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.547ns (Levels of Logic = 10)
  Clock Path Skew:      -0.014ns (0.243 - 0.257)
  Source Clock:         ethClk125 rising at 0.000ns
  Destination Clock:    ethClk125 rising at 8.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_data32_10 to U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y114.CQ     Tcko                  0.408   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_data32<11>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_data32_10
    SLICE_X36Y114.C6     net (fanout=6)        0.784   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_data32<10>
    SLICE_X36Y114.COUT   Topcyc                0.277   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd1_cy<11>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd1_lut<10>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd1_cy<11>
    SLICE_X36Y115.CIN    net (fanout=1)        0.003   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd1_cy<11>
    SLICE_X36Y115.CMUX   Tcinc                 0.261   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd_151
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd1_cy<15>
    SLICE_X38Y115.C2     net (fanout=1)        0.622   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd_141
    SLICE_X38Y115.CMUX   Tilo                  0.251   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd_142
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd214
    SLICE_X38Y115.DX     net (fanout=2)        0.933   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd214
    SLICE_X38Y115.COUT   Tdxcy                 0.097   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd_142
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd2_cy<0>_14
    SLICE_X38Y116.CIN    net (fanout=1)        0.003   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd2_cy<0>15
    SLICE_X38Y116.BMUX   Tcinb                 0.260   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd_172
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd2_xor<0>_16
    SLICE_X42Y112.B3     net (fanout=3)        1.277   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd_172
    SLICE_X42Y112.COUT   Topcyb                0.375   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxData<28>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/Madd_GND_138_o_BUS_0023_add_132_OUT_lut<1>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/Madd_GND_138_o_BUS_0023_add_132_OUT_cy<3>
    SLICE_X42Y113.CIN    net (fanout=1)        0.003   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/Madd_GND_138_o_BUS_0023_add_132_OUT_cy<3>
    SLICE_X42Y113.COUT   Tbyp                  0.076   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxDstAddr<1><0>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/Madd_GND_138_o_BUS_0023_add_132_OUT_cy<7>
    SLICE_X42Y114.CIN    net (fanout=1)        0.003   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/Madd_GND_138_o_BUS_0023_add_132_OUT_cy<7>
    SLICE_X42Y114.CMUX   Tcinc                 0.272   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/Madd_GND_138_o_BUS_0023_add_132_OUT_cy<11>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/Madd_GND_138_o_BUS_0023_add_132_OUT_cy<11>
    SLICE_X43Y114.D6     net (fanout=1)        0.770   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/GND_138_o_BUS_0023_add_132_OUT<10>
    SLICE_X43Y114.D      Tilo                  0.259   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_state_FSM_FFd3
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_state_FSM_FFd3-In4
    SLICE_X43Y114.A3     net (fanout=1)        0.291   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_state_FSM_FFd3-In5
    SLICE_X43Y114.CLK    Tas                   0.322   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_state_FSM_FFd3
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_state_FSM_FFd3-In9
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      7.547ns (2.858ns logic, 4.689ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------

Paths for end point U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_state_FSM_FFd3 (SLICE_X43Y114.A5), 17628 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.516ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_data32_18 (FF)
  Destination:          U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_state_FSM_FFd3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.272ns (Levels of Logic = 13)
  Clock Path Skew:      -0.077ns (0.870 - 0.947)
  Source Clock:         ethClk125 rising at 0.000ns
  Destination Clock:    ethClk125 rising at 8.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_data32_18 to U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y111.CQ     Tcko                  0.391   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_data32<18>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_data32_18
    SLICE_X36Y112.CX     net (fanout=10)       0.790   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_data32<18>
    SLICE_X36Y112.COUT   Tcxcy                 0.093   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd1_cy<3>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd1_cy<3>
    SLICE_X36Y113.CIN    net (fanout=1)        0.003   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd1_cy<3>
    SLICE_X36Y113.AMUX   Tcina                 0.202   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd1_cy<7>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd1_cy<7>
    SLICE_X38Y113.A3     net (fanout=1)        0.512   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd_41
    SLICE_X38Y113.AMUX   Tilo                  0.251   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd_72
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd24
    SLICE_X38Y113.BX     net (fanout=2)        1.043   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd24
    SLICE_X38Y113.COUT   Tbxcy                 0.157   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd_72
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd2_cy<0>_6
    SLICE_X38Y114.CIN    net (fanout=1)        0.003   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd2_cy<0>7
    SLICE_X38Y114.COUT   Tbyp                  0.076   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd_112
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd2_cy<0>_10
    SLICE_X38Y115.CIN    net (fanout=1)        0.003   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd2_cy<0>11
    SLICE_X38Y115.COUT   Tbyp                  0.076   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd_142
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd2_cy<0>_14
    SLICE_X38Y116.CIN    net (fanout=1)        0.003   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd2_cy<0>15
    SLICE_X38Y116.BMUX   Tcinb                 0.260   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd_172
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd2_xor<0>_16
    SLICE_X42Y112.B3     net (fanout=3)        1.277   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd_172
    SLICE_X42Y112.COUT   Topcyb                0.375   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxData<28>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/Madd_GND_138_o_BUS_0023_add_132_OUT_lut<1>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/Madd_GND_138_o_BUS_0023_add_132_OUT_cy<3>
    SLICE_X42Y113.CIN    net (fanout=1)        0.003   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/Madd_GND_138_o_BUS_0023_add_132_OUT_cy<3>
    SLICE_X42Y113.COUT   Tbyp                  0.076   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxDstAddr<1><0>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/Madd_GND_138_o_BUS_0023_add_132_OUT_cy<7>
    SLICE_X42Y114.CIN    net (fanout=1)        0.003   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/Madd_GND_138_o_BUS_0023_add_132_OUT_cy<7>
    SLICE_X42Y114.COUT   Tbyp                  0.076   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/Madd_GND_138_o_BUS_0023_add_132_OUT_cy<11>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/Madd_GND_138_o_BUS_0023_add_132_OUT_cy<11>
    SLICE_X42Y115.CIN    net (fanout=1)        0.003   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/Madd_GND_138_o_BUS_0023_add_132_OUT_cy<11>
    SLICE_X42Y115.AMUX   Tcina                 0.177   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/GND_138_o_BUS_0023_add_132_OUT<15>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/Madd_GND_138_o_BUS_0023_add_132_OUT_xor<15>
    SLICE_X43Y115.D1     net (fanout=1)        0.490   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/GND_138_o_BUS_0023_add_132_OUT<12>
    SLICE_X43Y115.D      Tilo                  0.259   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxDataValid
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_state_FSM_FFd3-In6
    SLICE_X43Y114.A5     net (fanout=1)        0.348   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_state_FSM_FFd3-In7
    SLICE_X43Y114.CLK    Tas                   0.322   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_state_FSM_FFd3
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_state_FSM_FFd3-In9
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      7.272ns (2.791ns logic, 4.481ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.517ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_data32_18 (FF)
  Destination:          U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_state_FSM_FFd3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.271ns (Levels of Logic = 13)
  Clock Path Skew:      -0.077ns (0.870 - 0.947)
  Source Clock:         ethClk125 rising at 0.000ns
  Destination Clock:    ethClk125 rising at 8.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_data32_18 to U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y111.CQ     Tcko                  0.391   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_data32<18>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_data32_18
    SLICE_X36Y112.CX     net (fanout=10)       0.790   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_data32<18>
    SLICE_X36Y112.COUT   Tcxcy                 0.093   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd1_cy<3>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd1_cy<3>
    SLICE_X36Y113.CIN    net (fanout=1)        0.003   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd1_cy<3>
    SLICE_X36Y113.COUT   Tbyp                  0.076   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd1_cy<7>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd1_cy<7>
    SLICE_X36Y114.CIN    net (fanout=1)        0.003   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd1_cy<7>
    SLICE_X36Y114.COUT   Tbyp                  0.076   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd1_cy<11>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd1_cy<11>
    SLICE_X36Y115.CIN    net (fanout=1)        0.003   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd1_cy<11>
    SLICE_X36Y115.CMUX   Tcinc                 0.261   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd_151
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd1_cy<15>
    SLICE_X38Y115.C2     net (fanout=1)        0.622   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd_141
    SLICE_X38Y115.CMUX   Tilo                  0.251   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd_142
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd214
    SLICE_X38Y115.DX     net (fanout=2)        0.933   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd214
    SLICE_X38Y115.COUT   Tdxcy                 0.097   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd_142
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd2_cy<0>_14
    SLICE_X38Y116.CIN    net (fanout=1)        0.003   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd2_cy<0>15
    SLICE_X38Y116.BMUX   Tcinb                 0.260   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd_172
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd2_xor<0>_16
    SLICE_X42Y112.B3     net (fanout=3)        1.277   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd_172
    SLICE_X42Y112.COUT   Topcyb                0.375   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxData<28>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/Madd_GND_138_o_BUS_0023_add_132_OUT_lut<1>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/Madd_GND_138_o_BUS_0023_add_132_OUT_cy<3>
    SLICE_X42Y113.CIN    net (fanout=1)        0.003   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/Madd_GND_138_o_BUS_0023_add_132_OUT_cy<3>
    SLICE_X42Y113.COUT   Tbyp                  0.076   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxDstAddr<1><0>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/Madd_GND_138_o_BUS_0023_add_132_OUT_cy<7>
    SLICE_X42Y114.CIN    net (fanout=1)        0.003   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/Madd_GND_138_o_BUS_0023_add_132_OUT_cy<7>
    SLICE_X42Y114.COUT   Tbyp                  0.076   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/Madd_GND_138_o_BUS_0023_add_132_OUT_cy<11>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/Madd_GND_138_o_BUS_0023_add_132_OUT_cy<11>
    SLICE_X42Y115.CIN    net (fanout=1)        0.003   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/Madd_GND_138_o_BUS_0023_add_132_OUT_cy<11>
    SLICE_X42Y115.AMUX   Tcina                 0.177   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/GND_138_o_BUS_0023_add_132_OUT<15>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/Madd_GND_138_o_BUS_0023_add_132_OUT_xor<15>
    SLICE_X43Y115.D1     net (fanout=1)        0.490   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/GND_138_o_BUS_0023_add_132_OUT<12>
    SLICE_X43Y115.D      Tilo                  0.259   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxDataValid
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_state_FSM_FFd3-In6
    SLICE_X43Y114.A5     net (fanout=1)        0.348   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_state_FSM_FFd3-In7
    SLICE_X43Y114.CLK    Tas                   0.322   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_state_FSM_FFd3
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_state_FSM_FFd3-In9
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      7.271ns (2.790ns logic, 4.481ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.543ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_data32_10 (FF)
  Destination:          U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_state_FSM_FFd3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.308ns (Levels of Logic = 11)
  Clock Path Skew:      -0.014ns (0.243 - 0.257)
  Source Clock:         ethClk125 rising at 0.000ns
  Destination Clock:    ethClk125 rising at 8.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_data32_10 to U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y114.CQ     Tcko                  0.408   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_data32<11>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_data32_10
    SLICE_X36Y114.C6     net (fanout=6)        0.784   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_data32<10>
    SLICE_X36Y114.COUT   Topcyc                0.277   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd1_cy<11>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd1_lut<10>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd1_cy<11>
    SLICE_X36Y115.CIN    net (fanout=1)        0.003   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd1_cy<11>
    SLICE_X36Y115.CMUX   Tcinc                 0.261   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd_151
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd1_cy<15>
    SLICE_X38Y115.C2     net (fanout=1)        0.622   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd_141
    SLICE_X38Y115.CMUX   Tilo                  0.251   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd_142
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd214
    SLICE_X38Y115.DX     net (fanout=2)        0.933   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd214
    SLICE_X38Y115.COUT   Tdxcy                 0.097   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd_142
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd2_cy<0>_14
    SLICE_X38Y116.CIN    net (fanout=1)        0.003   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd2_cy<0>15
    SLICE_X38Y116.BMUX   Tcinb                 0.260   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd_172
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd2_xor<0>_16
    SLICE_X42Y112.B3     net (fanout=3)        1.277   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd_172
    SLICE_X42Y112.COUT   Topcyb                0.375   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxData<28>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/Madd_GND_138_o_BUS_0023_add_132_OUT_lut<1>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/Madd_GND_138_o_BUS_0023_add_132_OUT_cy<3>
    SLICE_X42Y113.CIN    net (fanout=1)        0.003   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/Madd_GND_138_o_BUS_0023_add_132_OUT_cy<3>
    SLICE_X42Y113.COUT   Tbyp                  0.076   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxDstAddr<1><0>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/Madd_GND_138_o_BUS_0023_add_132_OUT_cy<7>
    SLICE_X42Y114.CIN    net (fanout=1)        0.003   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/Madd_GND_138_o_BUS_0023_add_132_OUT_cy<7>
    SLICE_X42Y114.COUT   Tbyp                  0.076   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/Madd_GND_138_o_BUS_0023_add_132_OUT_cy<11>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/Madd_GND_138_o_BUS_0023_add_132_OUT_cy<11>
    SLICE_X42Y115.CIN    net (fanout=1)        0.003   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/Madd_GND_138_o_BUS_0023_add_132_OUT_cy<11>
    SLICE_X42Y115.AMUX   Tcina                 0.177   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/GND_138_o_BUS_0023_add_132_OUT<15>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/Madd_GND_138_o_BUS_0023_add_132_OUT_xor<15>
    SLICE_X43Y115.D1     net (fanout=1)        0.490   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/GND_138_o_BUS_0023_add_132_OUT<12>
    SLICE_X43Y115.D      Tilo                  0.259   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxDataValid
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_state_FSM_FFd3-In6
    SLICE_X43Y114.A5     net (fanout=1)        0.348   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_state_FSM_FFd3-In7
    SLICE_X43Y114.CLK    Tas                   0.322   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_state_FSM_FFd3
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_state_FSM_FFd3-In9
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      7.308ns (2.839ns logic, 4.469ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------

Paths for end point U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_state_FSM_FFd3 (SLICE_X43Y114.A4), 25802 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.588ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_data32_18 (FF)
  Destination:          U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_state_FSM_FFd3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.200ns (Levels of Logic = 11)
  Clock Path Skew:      -0.077ns (0.870 - 0.947)
  Source Clock:         ethClk125 rising at 0.000ns
  Destination Clock:    ethClk125 rising at 8.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_data32_18 to U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y111.CQ     Tcko                  0.391   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_data32<18>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_data32_18
    SLICE_X36Y112.CX     net (fanout=10)       0.790   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_data32<18>
    SLICE_X36Y112.COUT   Tcxcy                 0.093   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd1_cy<3>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd1_cy<3>
    SLICE_X36Y113.CIN    net (fanout=1)        0.003   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd1_cy<3>
    SLICE_X36Y113.AMUX   Tcina                 0.202   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd1_cy<7>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd1_cy<7>
    SLICE_X38Y113.A3     net (fanout=1)        0.512   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd_41
    SLICE_X38Y113.AMUX   Tilo                  0.251   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd_72
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd24
    SLICE_X38Y113.BX     net (fanout=2)        1.043   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd24
    SLICE_X38Y113.COUT   Tbxcy                 0.157   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd_72
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd2_cy<0>_6
    SLICE_X38Y114.CIN    net (fanout=1)        0.003   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd2_cy<0>7
    SLICE_X38Y114.COUT   Tbyp                  0.076   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd_112
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd2_cy<0>_10
    SLICE_X38Y115.CIN    net (fanout=1)        0.003   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd2_cy<0>11
    SLICE_X38Y115.COUT   Tbyp                  0.076   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd_142
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd2_cy<0>_14
    SLICE_X38Y116.CIN    net (fanout=1)        0.003   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd2_cy<0>15
    SLICE_X38Y116.BMUX   Tcinb                 0.260   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd_172
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd2_xor<0>_16
    SLICE_X42Y112.B3     net (fanout=3)        1.277   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd_172
    SLICE_X42Y112.COUT   Topcyb                0.375   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxData<28>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/Madd_GND_138_o_BUS_0023_add_132_OUT_lut<1>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/Madd_GND_138_o_BUS_0023_add_132_OUT_cy<3>
    SLICE_X42Y113.CIN    net (fanout=1)        0.003   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/Madd_GND_138_o_BUS_0023_add_132_OUT_cy<3>
    SLICE_X42Y113.AMUX   Tcina                 0.177   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxDstAddr<1><0>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/Madd_GND_138_o_BUS_0023_add_132_OUT_cy<7>
    SLICE_X43Y113.D1     net (fanout=1)        0.490   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/GND_138_o_BUS_0023_add_132_OUT<4>
    SLICE_X43Y113.D      Tilo                  0.259   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxDstAddr<3><7>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_state_FSM_FFd3-In5
    SLICE_X43Y114.A4     net (fanout=1)        0.434   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_state_FSM_FFd3-In6
    SLICE_X43Y114.CLK    Tas                   0.322   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_state_FSM_FFd3
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_state_FSM_FFd3-In9
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      7.200ns (2.639ns logic, 4.561ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.589ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_data32_18 (FF)
  Destination:          U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_state_FSM_FFd3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.199ns (Levels of Logic = 11)
  Clock Path Skew:      -0.077ns (0.870 - 0.947)
  Source Clock:         ethClk125 rising at 0.000ns
  Destination Clock:    ethClk125 rising at 8.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_data32_18 to U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y111.CQ     Tcko                  0.391   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_data32<18>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_data32_18
    SLICE_X36Y112.CX     net (fanout=10)       0.790   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_data32<18>
    SLICE_X36Y112.COUT   Tcxcy                 0.093   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd1_cy<3>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd1_cy<3>
    SLICE_X36Y113.CIN    net (fanout=1)        0.003   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd1_cy<3>
    SLICE_X36Y113.COUT   Tbyp                  0.076   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd1_cy<7>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd1_cy<7>
    SLICE_X36Y114.CIN    net (fanout=1)        0.003   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd1_cy<7>
    SLICE_X36Y114.COUT   Tbyp                  0.076   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd1_cy<11>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd1_cy<11>
    SLICE_X36Y115.CIN    net (fanout=1)        0.003   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd1_cy<11>
    SLICE_X36Y115.CMUX   Tcinc                 0.261   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd_151
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd1_cy<15>
    SLICE_X38Y115.C2     net (fanout=1)        0.622   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd_141
    SLICE_X38Y115.CMUX   Tilo                  0.251   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd_142
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd214
    SLICE_X38Y115.DX     net (fanout=2)        0.933   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd214
    SLICE_X38Y115.COUT   Tdxcy                 0.097   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd_142
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd2_cy<0>_14
    SLICE_X38Y116.CIN    net (fanout=1)        0.003   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd2_cy<0>15
    SLICE_X38Y116.BMUX   Tcinb                 0.260   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd_172
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd2_xor<0>_16
    SLICE_X42Y112.B3     net (fanout=3)        1.277   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd_172
    SLICE_X42Y112.COUT   Topcyb                0.375   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxData<28>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/Madd_GND_138_o_BUS_0023_add_132_OUT_lut<1>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/Madd_GND_138_o_BUS_0023_add_132_OUT_cy<3>
    SLICE_X42Y113.CIN    net (fanout=1)        0.003   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/Madd_GND_138_o_BUS_0023_add_132_OUT_cy<3>
    SLICE_X42Y113.AMUX   Tcina                 0.177   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxDstAddr<1><0>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/Madd_GND_138_o_BUS_0023_add_132_OUT_cy<7>
    SLICE_X43Y113.D1     net (fanout=1)        0.490   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/GND_138_o_BUS_0023_add_132_OUT<4>
    SLICE_X43Y113.D      Tilo                  0.259   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxDstAddr<3><7>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_state_FSM_FFd3-In5
    SLICE_X43Y114.A4     net (fanout=1)        0.434   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_state_FSM_FFd3-In6
    SLICE_X43Y114.CLK    Tas                   0.322   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_state_FSM_FFd3
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_state_FSM_FFd3-In9
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      7.199ns (2.638ns logic, 4.561ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.591ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_data32_18 (FF)
  Destination:          U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_state_FSM_FFd3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.197ns (Levels of Logic = 11)
  Clock Path Skew:      -0.077ns (0.870 - 0.947)
  Source Clock:         ethClk125 rising at 0.000ns
  Destination Clock:    ethClk125 rising at 8.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_data32_18 to U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y111.CQ     Tcko                  0.391   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_data32<18>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_data32_18
    SLICE_X36Y112.CX     net (fanout=10)       0.790   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_data32<18>
    SLICE_X36Y112.COUT   Tcxcy                 0.093   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd1_cy<3>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd1_cy<3>
    SLICE_X36Y113.CIN    net (fanout=1)        0.003   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd1_cy<3>
    SLICE_X36Y113.AMUX   Tcina                 0.202   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd1_cy<7>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd1_cy<7>
    SLICE_X38Y113.A3     net (fanout=1)        0.512   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd_41
    SLICE_X38Y113.AMUX   Tilo                  0.251   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd_72
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd24
    SLICE_X38Y113.BX     net (fanout=2)        1.043   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd24
    SLICE_X38Y113.COUT   Tbxcy                 0.157   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd_72
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd2_cy<0>_6
    SLICE_X38Y114.CIN    net (fanout=1)        0.003   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd2_cy<0>7
    SLICE_X38Y114.COUT   Tbyp                  0.076   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd_112
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd2_cy<0>_10
    SLICE_X38Y115.CIN    net (fanout=1)        0.003   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd2_cy<0>11
    SLICE_X38Y115.COUT   Tbyp                  0.076   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd_142
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd2_cy<0>_14
    SLICE_X38Y116.CIN    net (fanout=1)        0.003   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd2_cy<0>15
    SLICE_X38Y116.BMUX   Tcinb                 0.260   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd_172
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd2_xor<0>_16
    SLICE_X42Y112.B3     net (fanout=3)        1.277   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd_172
    SLICE_X42Y112.COUT   Topcyb                0.375   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxData<28>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/Madd_GND_138_o_BUS_0023_add_132_OUT_lut<1>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/Madd_GND_138_o_BUS_0023_add_132_OUT_cy<3>
    SLICE_X42Y113.CIN    net (fanout=1)        0.003   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/Madd_GND_138_o_BUS_0023_add_132_OUT_cy<3>
    SLICE_X42Y113.BMUX   Tcinb                 0.260   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxDstAddr<1><0>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/Madd_GND_138_o_BUS_0023_add_132_OUT_cy<7>
    SLICE_X43Y113.D5     net (fanout=1)        0.404   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/GND_138_o_BUS_0023_add_132_OUT<5>
    SLICE_X43Y113.D      Tilo                  0.259   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxDstAddr<3><7>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_state_FSM_FFd3-In5
    SLICE_X43Y114.A4     net (fanout=1)        0.434   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_state_FSM_FFd3-In6
    SLICE_X43Y114.CLK    Tas                   0.322   U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_state_FSM_FFd3
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_state_FSM_FFd3-In9
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      7.197ns (2.722ns logic, 4.475ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_U_S6EthTop_U_GtpS6_txRxUsrClkRaw = PERIOD TIMEGRP
        "U_S6EthTop_U_GtpS6_txRxUsrClkRaw" TS_usrClkSource HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0 (SLICE_X30Y177.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.013ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0 (FF)
  Destination:          U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.534ns (Levels of Logic = 0)
  Clock Path Skew:      0.196ns (1.416 - 1.220)
  Source Clock:         U_S6EthTop/ethUsrClk62 rising at 0.000ns
  Destination Clock:    ethClk125 rising at 0.000ns
  Clock Uncertainty:    0.325ns

  Clock Uncertainty:          0.325ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.140ns

  Minimum Data Path at Fast Process Corner: U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0 to U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y177.AQ     Tcko                  0.198   U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<3>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0
    SLICE_X30Y177.AX     net (fanout=1)        0.295   U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<0>
    SLICE_X30Y177.CLK    Tckdi       (-Th)    -0.041   U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<3>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      0.534ns (0.239ns logic, 0.295ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------

Paths for end point U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1 (SLICE_X8Y167.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.032ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1 (FF)
  Destination:          U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.554ns (Levels of Logic = 0)
  Clock Path Skew:      0.197ns (1.353 - 1.156)
  Source Clock:         U_S6EthTop/ethUsrClk62 rising at 0.000ns
  Destination Clock:    ethClk125 rising at 0.000ns
  Clock Uncertainty:    0.325ns

  Clock Uncertainty:          0.325ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.140ns

  Minimum Data Path at Fast Process Corner: U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1 to U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y167.AMUX    Tshcko                0.244   U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<3>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1
    SLICE_X8Y167.BX      net (fanout=1)        0.262   U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<1>
    SLICE_X8Y167.CLK     Tckdi       (-Th)    -0.048   U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<3>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.554ns (0.292ns logic, 0.262ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------

Paths for end point U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMA (SLICE_X6Y169.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.238ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/r_phyTxData_data_6 (FF)
  Destination:          U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.240ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.033 - 0.031)
  Source Clock:         ethClk125 rising at 8.000ns
  Destination Clock:    ethClk125 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/r_phyTxData_data_6 to U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y169.AQ      Tcko                  0.198   U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/r_phyTxData_data_9
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/r_phyTxData_data_6
    SLICE_X6Y169.AX      net (fanout=2)        0.162   U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/r_phyTxData_data_6
    SLICE_X6Y169.CLK     Tdh         (-Th)     0.120   U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<11>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.240ns (0.078ns logic, 0.162ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_U_S6EthTop_U_GtpS6_txRxUsrClkRaw = PERIOD TIMEGRP
        "U_S6EthTop_U_GtpS6_txRxUsrClkRaw" TS_usrClkSource HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.875ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_RXUSRCLK)
  Physical resource: U_S6EthTop/U_GtpS6/U_GtpS6Tile/gtpa1_dual_i/RXUSRCLK0
  Logical resource: U_S6EthTop/U_GtpS6/U_GtpS6Tile/gtpa1_dual_i/RXUSRCLK0
  Location pin: GTPA1_DUAL_X0Y1.RXUSRCLK0
  Clock network: ethClk125
--------------------------------------------------------------------------------
Slack: 4.875ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_RXUSRCLK)
  Physical resource: U_S6EthTop/U_GtpS6/U_GtpS6Tile/gtpa1_dual_i/RXUSRCLK1
  Logical resource: U_S6EthTop/U_GtpS6/U_GtpS6Tile/gtpa1_dual_i/RXUSRCLK1
  Location pin: GTPA1_DUAL_X0Y1.RXUSRCLK1
  Clock network: ethClk125
--------------------------------------------------------------------------------
Slack: 4.875ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_TXUSRCLK)
  Physical resource: U_S6EthTop/U_GtpS6/U_GtpS6Tile/gtpa1_dual_i/TXUSRCLK0
  Logical resource: U_S6EthTop/U_GtpS6/U_GtpS6Tile/gtpa1_dual_i/TXUSRCLK0
  Location pin: GTPA1_DUAL_X0Y1.TXUSRCLK0
  Clock network: ethClk125
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_S6EthTop_U_GtpS6_txRxUsrClk2Raw = PERIOD TIMEGRP        
 "U_S6EthTop_U_GtpS6_txRxUsrClk2Raw" TS_usrClkSource * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4042 paths analyzed, 959 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.006ns.
--------------------------------------------------------------------------------

Paths for end point U_S6EthTop/U_Eth1000BaseXCore/U_AutoNeg/U_AbMatch/r_ability_2 (SLICE_X32Y182.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.997ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_S6EthTop/U_RstSync62/clockDomainCrossingReg_1 (FF)
  Destination:          U_S6EthTop/U_Eth1000BaseXCore/U_AutoNeg/U_AbMatch/r_ability_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.431ns (Levels of Logic = 1)
  Clock Path Skew:      -0.247ns (2.295 - 2.542)
  Source Clock:         ethClk125 rising at 8.000ns
  Destination Clock:    U_S6EthTop/ethUsrClk62 rising at 16.000ns
  Clock Uncertainty:    0.325ns

  Clock Uncertainty:          0.325ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.140ns

  Maximum Data Path at Slow Process Corner: U_S6EthTop/U_RstSync62/clockDomainCrossingReg_1 to U_S6EthTop/U_Eth1000BaseXCore/U_AutoNeg/U_AbMatch/r_ability_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y159.DQ     Tcko                  0.391   U_S6EthTop/ethClk62Rst
                                                       U_S6EthTop/U_RstSync62/clockDomainCrossingReg_1
    SLICE_X27Y182.B3     net (fanout=37)       2.162   U_S6EthTop/ethClk62Rst
    SLICE_X27Y182.B      Tilo                  0.259   U_S6EthTop/U_Eth1000BaseXCore/U_AutoNeg/consistencyMatch
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_AutoNeg/U_AbMatch/ethRx62Rst_newState_OR_268_o1
    SLICE_X32Y182.SR     net (fanout=9)        1.164   U_S6EthTop/U_Eth1000BaseXCore/U_AutoNeg/U_AbMatch/ethRx62Rst_newState_OR_268_o
    SLICE_X32Y182.CLK    Tsrck                 0.455   U_S6EthTop/U_Eth1000BaseXCore/U_AutoNeg/ability<0>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_AutoNeg/U_AbMatch/r_ability_2
    -------------------------------------------------  ---------------------------
    Total                                      4.431ns (1.105ns logic, 3.326ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.389ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_S6EthTop/U_Eth1000BaseXCore/U_LinkSync/r_rxLinkSync (FF)
  Destination:          U_S6EthTop/U_Eth1000BaseXCore/U_AutoNeg/U_AbMatch/r_ability_2 (FF)
  Requirement:          16.000ns
  Data Path Delay:      3.414ns (Levels of Logic = 1)
  Clock Path Skew:      -0.012ns (0.233 - 0.245)
  Source Clock:         U_S6EthTop/ethUsrClk62 rising at 0.000ns
  Destination Clock:    U_S6EthTop/ethUsrClk62 rising at 16.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_S6EthTop/U_Eth1000BaseXCore/U_LinkSync/r_rxLinkSync to U_S6EthTop/U_Eth1000BaseXCore/U_AutoNeg/U_AbMatch/r_ability_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y183.CMUX   Tshcko                0.461   U_S6EthTop/U_Eth1000BaseXCore/U_LinkSync/r_rxDataPipe[1]_data<11>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_LinkSync/r_rxLinkSync
    SLICE_X27Y182.B4     net (fanout=8)        1.075   U_S6EthTop/U_Eth1000BaseXCore/statusSync
    SLICE_X27Y182.B      Tilo                  0.259   U_S6EthTop/U_Eth1000BaseXCore/U_AutoNeg/consistencyMatch
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_AutoNeg/U_AbMatch/ethRx62Rst_newState_OR_268_o1
    SLICE_X32Y182.SR     net (fanout=9)        1.164   U_S6EthTop/U_Eth1000BaseXCore/U_AutoNeg/U_AbMatch/ethRx62Rst_newState_OR_268_o
    SLICE_X32Y182.CLK    Tsrck                 0.455   U_S6EthTop/U_Eth1000BaseXCore/U_AutoNeg/ability<0>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_AutoNeg/U_AbMatch/r_ability_2
    -------------------------------------------------  ---------------------------
    Total                                      3.414ns (1.175ns logic, 2.239ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.865ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_S6EthTop/U_Eth1000BaseXCore/U_AutoNeg/r_newState (FF)
  Destination:          U_S6EthTop/U_Eth1000BaseXCore/U_AutoNeg/U_AbMatch/r_ability_2 (FF)
  Requirement:          16.000ns
  Data Path Delay:      2.930ns (Levels of Logic = 1)
  Clock Path Skew:      -0.020ns (0.233 - 0.253)
  Source Clock:         U_S6EthTop/ethUsrClk62 rising at 0.000ns
  Destination Clock:    U_S6EthTop/ethUsrClk62 rising at 16.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_S6EthTop/U_Eth1000BaseXCore/U_AutoNeg/r_newState to U_S6EthTop/U_Eth1000BaseXCore/U_AutoNeg/U_AbMatch/r_ability_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y181.AQ     Tcko                  0.447   U_S6EthTop/U_Eth1000BaseXCore/U_AutoNeg/r_newState
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_AutoNeg/r_newState
    SLICE_X27Y182.B2     net (fanout=2)        0.605   U_S6EthTop/U_Eth1000BaseXCore/U_AutoNeg/r_newState
    SLICE_X27Y182.B      Tilo                  0.259   U_S6EthTop/U_Eth1000BaseXCore/U_AutoNeg/consistencyMatch
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_AutoNeg/U_AbMatch/ethRx62Rst_newState_OR_268_o1
    SLICE_X32Y182.SR     net (fanout=9)        1.164   U_S6EthTop/U_Eth1000BaseXCore/U_AutoNeg/U_AbMatch/ethRx62Rst_newState_OR_268_o
    SLICE_X32Y182.CLK    Tsrck                 0.455   U_S6EthTop/U_Eth1000BaseXCore/U_AutoNeg/ability<0>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_AutoNeg/U_AbMatch/r_ability_2
    -------------------------------------------------  ---------------------------
    Total                                      2.930ns (1.161ns logic, 1.769ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------

Paths for end point U_S6EthTop/U_Eth1000BaseXCore/U_AutoNeg/U_AbMatch/r_ability_1 (SLICE_X32Y182.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_S6EthTop/U_RstSync62/clockDomainCrossingReg_1 (FF)
  Destination:          U_S6EthTop/U_Eth1000BaseXCore/U_AutoNeg/U_AbMatch/r_ability_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.397ns (Levels of Logic = 1)
  Clock Path Skew:      -0.247ns (2.295 - 2.542)
  Source Clock:         ethClk125 rising at 8.000ns
  Destination Clock:    U_S6EthTop/ethUsrClk62 rising at 16.000ns
  Clock Uncertainty:    0.325ns

  Clock Uncertainty:          0.325ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.140ns

  Maximum Data Path at Slow Process Corner: U_S6EthTop/U_RstSync62/clockDomainCrossingReg_1 to U_S6EthTop/U_Eth1000BaseXCore/U_AutoNeg/U_AbMatch/r_ability_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y159.DQ     Tcko                  0.391   U_S6EthTop/ethClk62Rst
                                                       U_S6EthTop/U_RstSync62/clockDomainCrossingReg_1
    SLICE_X27Y182.B3     net (fanout=37)       2.162   U_S6EthTop/ethClk62Rst
    SLICE_X27Y182.B      Tilo                  0.259   U_S6EthTop/U_Eth1000BaseXCore/U_AutoNeg/consistencyMatch
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_AutoNeg/U_AbMatch/ethRx62Rst_newState_OR_268_o1
    SLICE_X32Y182.SR     net (fanout=9)        1.164   U_S6EthTop/U_Eth1000BaseXCore/U_AutoNeg/U_AbMatch/ethRx62Rst_newState_OR_268_o
    SLICE_X32Y182.CLK    Tsrck                 0.421   U_S6EthTop/U_Eth1000BaseXCore/U_AutoNeg/ability<0>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_AutoNeg/U_AbMatch/r_ability_1
    -------------------------------------------------  ---------------------------
    Total                                      4.397ns (1.071ns logic, 3.326ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.423ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_S6EthTop/U_Eth1000BaseXCore/U_LinkSync/r_rxLinkSync (FF)
  Destination:          U_S6EthTop/U_Eth1000BaseXCore/U_AutoNeg/U_AbMatch/r_ability_1 (FF)
  Requirement:          16.000ns
  Data Path Delay:      3.380ns (Levels of Logic = 1)
  Clock Path Skew:      -0.012ns (0.233 - 0.245)
  Source Clock:         U_S6EthTop/ethUsrClk62 rising at 0.000ns
  Destination Clock:    U_S6EthTop/ethUsrClk62 rising at 16.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_S6EthTop/U_Eth1000BaseXCore/U_LinkSync/r_rxLinkSync to U_S6EthTop/U_Eth1000BaseXCore/U_AutoNeg/U_AbMatch/r_ability_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y183.CMUX   Tshcko                0.461   U_S6EthTop/U_Eth1000BaseXCore/U_LinkSync/r_rxDataPipe[1]_data<11>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_LinkSync/r_rxLinkSync
    SLICE_X27Y182.B4     net (fanout=8)        1.075   U_S6EthTop/U_Eth1000BaseXCore/statusSync
    SLICE_X27Y182.B      Tilo                  0.259   U_S6EthTop/U_Eth1000BaseXCore/U_AutoNeg/consistencyMatch
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_AutoNeg/U_AbMatch/ethRx62Rst_newState_OR_268_o1
    SLICE_X32Y182.SR     net (fanout=9)        1.164   U_S6EthTop/U_Eth1000BaseXCore/U_AutoNeg/U_AbMatch/ethRx62Rst_newState_OR_268_o
    SLICE_X32Y182.CLK    Tsrck                 0.421   U_S6EthTop/U_Eth1000BaseXCore/U_AutoNeg/ability<0>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_AutoNeg/U_AbMatch/r_ability_1
    -------------------------------------------------  ---------------------------
    Total                                      3.380ns (1.141ns logic, 2.239ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.899ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_S6EthTop/U_Eth1000BaseXCore/U_AutoNeg/r_newState (FF)
  Destination:          U_S6EthTop/U_Eth1000BaseXCore/U_AutoNeg/U_AbMatch/r_ability_1 (FF)
  Requirement:          16.000ns
  Data Path Delay:      2.896ns (Levels of Logic = 1)
  Clock Path Skew:      -0.020ns (0.233 - 0.253)
  Source Clock:         U_S6EthTop/ethUsrClk62 rising at 0.000ns
  Destination Clock:    U_S6EthTop/ethUsrClk62 rising at 16.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_S6EthTop/U_Eth1000BaseXCore/U_AutoNeg/r_newState to U_S6EthTop/U_Eth1000BaseXCore/U_AutoNeg/U_AbMatch/r_ability_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y181.AQ     Tcko                  0.447   U_S6EthTop/U_Eth1000BaseXCore/U_AutoNeg/r_newState
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_AutoNeg/r_newState
    SLICE_X27Y182.B2     net (fanout=2)        0.605   U_S6EthTop/U_Eth1000BaseXCore/U_AutoNeg/r_newState
    SLICE_X27Y182.B      Tilo                  0.259   U_S6EthTop/U_Eth1000BaseXCore/U_AutoNeg/consistencyMatch
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_AutoNeg/U_AbMatch/ethRx62Rst_newState_OR_268_o1
    SLICE_X32Y182.SR     net (fanout=9)        1.164   U_S6EthTop/U_Eth1000BaseXCore/U_AutoNeg/U_AbMatch/ethRx62Rst_newState_OR_268_o
    SLICE_X32Y182.CLK    Tsrck                 0.421   U_S6EthTop/U_Eth1000BaseXCore/U_AutoNeg/ability<0>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_AutoNeg/U_AbMatch/r_ability_1
    -------------------------------------------------  ---------------------------
    Total                                      2.896ns (1.127ns logic, 1.769ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Paths for end point U_S6EthTop/U_Eth1000BaseXCore/U_AutoNeg/U_AbMatch/r_ability_0 (SLICE_X32Y182.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_S6EthTop/U_RstSync62/clockDomainCrossingReg_1 (FF)
  Destination:          U_S6EthTop/U_Eth1000BaseXCore/U_AutoNeg/U_AbMatch/r_ability_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.383ns (Levels of Logic = 1)
  Clock Path Skew:      -0.247ns (2.295 - 2.542)
  Source Clock:         ethClk125 rising at 8.000ns
  Destination Clock:    U_S6EthTop/ethUsrClk62 rising at 16.000ns
  Clock Uncertainty:    0.325ns

  Clock Uncertainty:          0.325ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.140ns

  Maximum Data Path at Slow Process Corner: U_S6EthTop/U_RstSync62/clockDomainCrossingReg_1 to U_S6EthTop/U_Eth1000BaseXCore/U_AutoNeg/U_AbMatch/r_ability_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y159.DQ     Tcko                  0.391   U_S6EthTop/ethClk62Rst
                                                       U_S6EthTop/U_RstSync62/clockDomainCrossingReg_1
    SLICE_X27Y182.B3     net (fanout=37)       2.162   U_S6EthTop/ethClk62Rst
    SLICE_X27Y182.B      Tilo                  0.259   U_S6EthTop/U_Eth1000BaseXCore/U_AutoNeg/consistencyMatch
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_AutoNeg/U_AbMatch/ethRx62Rst_newState_OR_268_o1
    SLICE_X32Y182.SR     net (fanout=9)        1.164   U_S6EthTop/U_Eth1000BaseXCore/U_AutoNeg/U_AbMatch/ethRx62Rst_newState_OR_268_o
    SLICE_X32Y182.CLK    Tsrck                 0.407   U_S6EthTop/U_Eth1000BaseXCore/U_AutoNeg/ability<0>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_AutoNeg/U_AbMatch/r_ability_0
    -------------------------------------------------  ---------------------------
    Total                                      4.383ns (1.057ns logic, 3.326ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.437ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_S6EthTop/U_Eth1000BaseXCore/U_LinkSync/r_rxLinkSync (FF)
  Destination:          U_S6EthTop/U_Eth1000BaseXCore/U_AutoNeg/U_AbMatch/r_ability_0 (FF)
  Requirement:          16.000ns
  Data Path Delay:      3.366ns (Levels of Logic = 1)
  Clock Path Skew:      -0.012ns (0.233 - 0.245)
  Source Clock:         U_S6EthTop/ethUsrClk62 rising at 0.000ns
  Destination Clock:    U_S6EthTop/ethUsrClk62 rising at 16.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_S6EthTop/U_Eth1000BaseXCore/U_LinkSync/r_rxLinkSync to U_S6EthTop/U_Eth1000BaseXCore/U_AutoNeg/U_AbMatch/r_ability_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y183.CMUX   Tshcko                0.461   U_S6EthTop/U_Eth1000BaseXCore/U_LinkSync/r_rxDataPipe[1]_data<11>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_LinkSync/r_rxLinkSync
    SLICE_X27Y182.B4     net (fanout=8)        1.075   U_S6EthTop/U_Eth1000BaseXCore/statusSync
    SLICE_X27Y182.B      Tilo                  0.259   U_S6EthTop/U_Eth1000BaseXCore/U_AutoNeg/consistencyMatch
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_AutoNeg/U_AbMatch/ethRx62Rst_newState_OR_268_o1
    SLICE_X32Y182.SR     net (fanout=9)        1.164   U_S6EthTop/U_Eth1000BaseXCore/U_AutoNeg/U_AbMatch/ethRx62Rst_newState_OR_268_o
    SLICE_X32Y182.CLK    Tsrck                 0.407   U_S6EthTop/U_Eth1000BaseXCore/U_AutoNeg/ability<0>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_AutoNeg/U_AbMatch/r_ability_0
    -------------------------------------------------  ---------------------------
    Total                                      3.366ns (1.127ns logic, 2.239ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.913ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_S6EthTop/U_Eth1000BaseXCore/U_AutoNeg/r_newState (FF)
  Destination:          U_S6EthTop/U_Eth1000BaseXCore/U_AutoNeg/U_AbMatch/r_ability_0 (FF)
  Requirement:          16.000ns
  Data Path Delay:      2.882ns (Levels of Logic = 1)
  Clock Path Skew:      -0.020ns (0.233 - 0.253)
  Source Clock:         U_S6EthTop/ethUsrClk62 rising at 0.000ns
  Destination Clock:    U_S6EthTop/ethUsrClk62 rising at 16.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_S6EthTop/U_Eth1000BaseXCore/U_AutoNeg/r_newState to U_S6EthTop/U_Eth1000BaseXCore/U_AutoNeg/U_AbMatch/r_ability_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y181.AQ     Tcko                  0.447   U_S6EthTop/U_Eth1000BaseXCore/U_AutoNeg/r_newState
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_AutoNeg/r_newState
    SLICE_X27Y182.B2     net (fanout=2)        0.605   U_S6EthTop/U_Eth1000BaseXCore/U_AutoNeg/r_newState
    SLICE_X27Y182.B      Tilo                  0.259   U_S6EthTop/U_Eth1000BaseXCore/U_AutoNeg/consistencyMatch
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_AutoNeg/U_AbMatch/ethRx62Rst_newState_OR_268_o1
    SLICE_X32Y182.SR     net (fanout=9)        1.164   U_S6EthTop/U_Eth1000BaseXCore/U_AutoNeg/U_AbMatch/ethRx62Rst_newState_OR_268_o
    SLICE_X32Y182.CLK    Tsrck                 0.407   U_S6EthTop/U_Eth1000BaseXCore/U_AutoNeg/ability<0>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_AutoNeg/U_AbMatch/r_ability_0
    -------------------------------------------------  ---------------------------
    Total                                      2.882ns (1.113ns logic, 1.769ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_U_S6EthTop_U_GtpS6_txRxUsrClk2Raw = PERIOD TIMEGRP
        "U_S6EthTop_U_GtpS6_txRxUsrClk2Raw" TS_usrClkSource * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1 (SLICE_X10Y168.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.035ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1 (FF)
  Destination:          U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.556ns (Levels of Logic = 0)
  Clock Path Skew:      0.196ns (1.352 - 1.156)
  Source Clock:         ethClk125 rising at 16.000ns
  Destination Clock:    U_S6EthTop/ethUsrClk62 rising at 16.000ns
  Clock Uncertainty:    0.325ns

  Clock Uncertainty:          0.325ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.140ns

  Minimum Data Path at Fast Process Corner: U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1 to U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y167.AMUX   Tshcko                0.266   U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<3>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1
    SLICE_X10Y168.BX     net (fanout=1)        0.249   U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<1>
    SLICE_X10Y168.CLK    Tckdi       (-Th)    -0.041   U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<3>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.556ns (0.307ns logic, 0.249ns route)
                                                       (55.2% logic, 44.8% route)

--------------------------------------------------------------------------------

Paths for end point U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1 (SLICE_X30Y178.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.050ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1 (FF)
  Destination:          U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.571ns (Levels of Logic = 0)
  Clock Path Skew:      0.196ns (1.414 - 1.218)
  Source Clock:         ethClk125 rising at 16.000ns
  Destination Clock:    U_S6EthTop/ethUsrClk62 rising at 16.000ns
  Clock Uncertainty:    0.325ns

  Clock Uncertainty:          0.325ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.140ns

  Minimum Data Path at Fast Process Corner: U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1 to U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y178.AMUX   Tshcko                0.244   U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<3>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1
    SLICE_X30Y178.BX     net (fanout=1)        0.286   U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<1>
    SLICE_X30Y178.CLK    Tckdi       (-Th)    -0.041   U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<3>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.571ns (0.285ns logic, 0.286ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------

Paths for end point U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2 (SLICE_X10Y168.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.063ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2 (FF)
  Destination:          U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.584ns (Levels of Logic = 0)
  Clock Path Skew:      0.196ns (1.352 - 1.156)
  Source Clock:         ethClk125 rising at 16.000ns
  Destination Clock:    U_S6EthTop/ethUsrClk62 rising at 16.000ns
  Clock Uncertainty:    0.325ns

  Clock Uncertainty:          0.325ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.140ns

  Minimum Data Path at Fast Process Corner: U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2 to U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y167.BQ     Tcko                  0.234   U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<3>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2
    SLICE_X10Y168.CX     net (fanout=1)        0.309   U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<2>
    SLICE_X10Y168.CLK    Tckdi       (-Th)    -0.041   U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<3>
                                                       U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      0.584ns (0.275ns logic, 0.309ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_U_S6EthTop_U_GtpS6_txRxUsrClk2Raw = PERIOD TIMEGRP
        "U_S6EthTop_U_GtpS6_txRxUsrClk2Raw" TS_usrClkSource * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.750ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 6.250ns (160.000MHz) (Tgtpcper_RXUSRCLK)
  Physical resource: U_S6EthTop/U_GtpS6/U_GtpS6Tile/gtpa1_dual_i/RXUSRCLK20
  Logical resource: U_S6EthTop/U_GtpS6/U_GtpS6Tile/gtpa1_dual_i/RXUSRCLK20
  Location pin: GTPA1_DUAL_X0Y1.RXUSRCLK20
  Clock network: U_S6EthTop/ethUsrClk62
--------------------------------------------------------------------------------
Slack: 9.750ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 6.250ns (160.000MHz) (Tgtpcper_RXUSRCLK)
  Physical resource: U_S6EthTop/U_GtpS6/U_GtpS6Tile/gtpa1_dual_i/RXUSRCLK21
  Logical resource: U_S6EthTop/U_GtpS6/U_GtpS6Tile/gtpa1_dual_i/RXUSRCLK21
  Location pin: GTPA1_DUAL_X0Y1.RXUSRCLK21
  Clock network: U_S6EthTop/ethUsrClk62
--------------------------------------------------------------------------------
Slack: 9.750ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 6.250ns (160.000MHz) (Tgtpcper_TXUSRCLK)
  Physical resource: U_S6EthTop/U_GtpS6/U_GtpS6Tile/gtpa1_dual_i/TXUSRCLK20
  Logical resource: U_S6EthTop/U_GtpS6/U_GtpS6Tile/gtpa1_dual_i/TXUSRCLK20
  Location pin: GTPA1_DUAL_X0Y1.TXUSRCLK20
  Clock network: U_S6EthTop/ethUsrClk62
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_usrClkSource
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_usrClkSource                |      8.000ns|      5.340ns|      7.723ns|            0|            0|            0|       560957|
| TS_U_S6EthTop_U_GtpS6_txRxUsrC|      8.000ns|      7.723ns|          N/A|            0|            0|       556915|            0|
| lkRaw                         |             |             |             |             |             |             |             |
| TS_U_S6EthTop_U_GtpS6_txRxUsrC|     16.000ns|     10.006ns|          N/A|            0|            0|         4042|            0|
| lk2Raw                        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock fabClkN
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fabClkN        |    2.712|         |         |         |
fabClkP        |    2.712|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock fabClkP
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fabClkN        |    2.712|         |         |         |
fabClkP        |    2.712|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 565066 paths, 0 nets, and 22308 connections

Design statistics:
   Minimum period:  10.006ns{1}   (Maximum frequency:  99.940MHz)
   Maximum path delay from/to any node:   4.118ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Nov 24 13:53:28 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 674 MB



