--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/user/.local/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -filter
/home/user/workspace/ov7670_vga_Nexys2/iseconfig/filter.filter -intstyle ise -v
3 -s 4 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf top.ucf

Design file:              Top.ncd
Physical constraint file: Top.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk50
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
pb          |    3.212(R)|   -0.947(R)|clk50_BUFGP       |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock ov7670_pclk1
---------------+------------+------------+------------------+--------+
               |Max Setup to|Max Hold to |                  | Clock  |
Source         | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
---------------+------------+------------+------------------+--------+
ov7670_data1<2>|   -2.965(F)|    4.771(F)|ov7670_pclk1_BUFGP|   0.000|
ov7670_data1<6>|   -2.721(F)|    4.577(F)|ov7670_pclk1_BUFGP|   0.000|
ov7670_href1   |   -1.983(F)|    3.989(F)|ov7670_pclk1_BUFGP|   0.000|
ov7670_vsync1  |   -1.301(F)|    3.425(F)|ov7670_pclk1_BUFGP|   0.000|
---------------+------------+------------+------------------+--------+

Setup/Hold to clock ov7670_pclk2
---------------+------------+------------+------------------+--------+
               |Max Setup to|Max Hold to |                  | Clock  |
Source         | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
---------------+------------+------------+------------------+--------+
ov7670_data2<2>|   -1.246(F)|    3.344(F)|ov7670_pclk2_BUFGP|   0.000|
ov7670_data2<6>|   -1.905(F)|    3.869(F)|ov7670_pclk2_BUFGP|   0.000|
ov7670_href2   |   -1.724(F)|    3.716(F)|ov7670_pclk2_BUFGP|   0.000|
ov7670_vsync2  |   -1.943(F)|    3.870(F)|ov7670_pclk2_BUFGP|   0.000|
---------------+------------+------------+------------------+--------+

Setup/Hold to clock ov7670_pclk3
---------------+------------+------------+------------------+--------+
               |Max Setup to|Max Hold to |                  | Clock  |
Source         | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
---------------+------------+------------+------------------+--------+
ov7670_data3<2>|   -0.949(F)|    2.662(F)|ov7670_pclk3_BUFGP|   0.000|
ov7670_data3<6>|   -0.991(F)|    2.699(F)|ov7670_pclk3_BUFGP|   0.000|
ov7670_href3   |   -0.862(F)|    2.586(F)|ov7670_pclk3_BUFGP|   0.000|
ov7670_vsync3  |   -0.276(F)|    2.124(F)|ov7670_pclk3_BUFGP|   0.000|
---------------+------------+------------+------------------+--------+

Setup/Hold to clock ov7670_pclk4
---------------+------------+------------+------------------+--------+
               |Max Setup to|Max Hold to |                  | Clock  |
Source         | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
---------------+------------+------------+------------------+--------+
ov7670_data4<2>|    0.235(F)|    1.071(F)|ov7670_pclk4_BUFGP|   0.000|
ov7670_data4<6>|   -0.055(F)|    1.303(F)|ov7670_pclk4_BUFGP|   0.000|
ov7670_href4   |    1.060(F)|    0.400(F)|ov7670_pclk4_BUFGP|   0.000|
ov7670_vsync4  |    1.049(F)|    0.409(F)|ov7670_pclk4_BUFGP|   0.000|
---------------+------------+------------+------------------+--------+

Clock clk50 to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
ov7670_siod1|   12.912(R)|clk50_BUFGP       |   0.000|
ov7670_siod2|   14.584(R)|clk50_BUFGP       |   0.000|
ov7670_siod3|   15.843(R)|clk50_BUFGP       |   0.000|
ov7670_siod4|   12.531(R)|clk50_BUFGP       |   0.000|
ov7670_xclk1|   11.758(R)|clk50_BUFGP       |   0.000|
ov7670_xclk2|   12.787(R)|clk50_BUFGP       |   0.000|
ov7670_xclk3|   14.480(R)|clk50_BUFGP       |   0.000|
ov7670_xclk4|   12.278(R)|clk50_BUFGP       |   0.000|
------------+------------+------------------+--------+

Clock clkcam to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
ov7670_sioc1|   14.451(R)|ov7670_xclk4_OBUF |   0.000|
ov7670_sioc2|   14.921(R)|ov7670_xclk4_OBUF |   0.000|
ov7670_sioc3|   17.959(R)|ov7670_xclk4_OBUF |   0.000|
ov7670_sioc4|   16.064(R)|ov7670_xclk4_OBUF |   0.000|
ov7670_siod1|   16.453(R)|ov7670_xclk4_OBUF |   0.000|
ov7670_siod2|   18.128(R)|ov7670_xclk4_OBUF |   0.000|
ov7670_siod3|   20.925(R)|ov7670_xclk4_OBUF |   0.000|
ov7670_siod4|   16.070(R)|ov7670_xclk4_OBUF |   0.000|
------------+------------+------------------+--------+

Clock sw to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
ov7670_sioc1|   14.309(R)|ov7670_xclk4_OBUF |   0.000|
ov7670_sioc2|   14.779(R)|ov7670_xclk4_OBUF |   0.000|
ov7670_sioc3|   17.817(R)|ov7670_xclk4_OBUF |   0.000|
ov7670_sioc4|   15.922(R)|ov7670_xclk4_OBUF |   0.000|
ov7670_siod1|   16.311(R)|ov7670_xclk4_OBUF |   0.000|
ov7670_siod2|   17.986(R)|ov7670_xclk4_OBUF |   0.000|
ov7670_siod3|   20.783(R)|ov7670_xclk4_OBUF |   0.000|
ov7670_siod4|   15.928(R)|ov7670_xclk4_OBUF |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk50
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk50          |    5.873|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clkcam
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk50          |    6.022|         |         |         |
clkcam         |    6.689|         |         |         |
sw             |    6.689|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ov7670_pclk1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ov7670_pclk1   |    6.589|    4.360|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ov7670_pclk2
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ov7670_pclk2   |    7.044|    5.047|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ov7670_pclk3
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ov7670_pclk3   |    7.739|    4.474|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ov7670_pclk4
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ov7670_pclk4   |    8.429|    4.316|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sw
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk50          |    6.022|         |         |         |
clkcam         |    6.689|         |         |         |
sw             |    6.689|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
clkcam         |ov7670_xclk1   |    9.490|
clkcam         |ov7670_xclk2   |   10.519|
clkcam         |ov7670_xclk3   |   12.212|
clkcam         |ov7670_xclk4   |   10.010|
ov7670_data1<0>|led1           |    7.175|
ov7670_data2<0>|led2           |    6.228|
ov7670_data3<0>|led3           |    6.508|
ov7670_data4<0>|led4           |    8.344|
sw             |ov7670_xclk1   |    9.348|
sw             |ov7670_xclk2   |   10.377|
sw             |ov7670_xclk3   |   12.070|
sw             |ov7670_xclk4   |    9.868|
---------------+---------------+---------+


Analysis completed Sat Jul 30 12:08:02 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 377 MB



