{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 30 13:48:48 2023 " "Info: Processing started: Thu Nov 30 13:48:48 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off kalkulator -c kalkulator " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off kalkulator -c kalkulator" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regis.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file regis.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regis-regis_arc " "Info: Found design unit 1: regis-regis_arc" {  } { { "regis.vhd" "" { Text "C:/Users/stefe/Documents/GitHub/TugasBesarSistemDigital/regis.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 regis " "Info: Found entity 1: regis" {  } { { "regis.vhd" "" { Text "C:/Users/stefe/Documents/GitHub/TugasBesarSistemDigital/regis.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_io.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file serial_io.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 serial_io-behavioral " "Info: Found design unit 1: serial_io-behavioral" {  } { { "serial_io.vhd" "" { Text "C:/Users/stefe/Documents/GitHub/TugasBesarSistemDigital/serial_io.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 serial_io " "Info: Found entity 1: serial_io" {  } { { "serial_io.vhd" "" { Text "C:/Users/stefe/Documents/GitHub/TugasBesarSistemDigital/serial_io.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "ascii_bin.vhd " "Warning: Can't analyze file -- file ascii_bin.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-behavioral " "Info: Found design unit 1: adder-behavioral" {  } { { "adder.vhd" "" { Text "C:/Users/stefe/Documents/GitHub/TugasBesarSistemDigital/adder.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Info: Found entity 1: adder" {  } { { "adder.vhd" "" { Text "C:/Users/stefe/Documents/GitHub/TugasBesarSistemDigital/adder.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_bin.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file bcd_bin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_bin-behavioral " "Info: Found design unit 1: bcd_bin-behavioral" {  } { { "bcd_bin.vhd" "" { Text "C:/Users/stefe/Documents/GitHub/TugasBesarSistemDigital/bcd_bin.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 bcd_bin " "Info: Found entity 1: bcd_bin" {  } { { "bcd_bin.vhd" "" { Text "C:/Users/stefe/Documents/GitHub/TugasBesarSistemDigital/bcd_bin.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "bin_ascii.vhd " "Warning: Can't analyze file -- file bin_ascii.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_bcd.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file bin_bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin_bcd-behavioral " "Info: Found design unit 1: bin_bcd-behavioral" {  } { { "bin_bcd.vhd" "" { Text "C:/Users/stefe/Documents/GitHub/TugasBesarSistemDigital/bin_bcd.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 bin_bcd " "Info: Found entity 1: bin_bcd" {  } { { "bin_bcd.vhd" "" { Text "C:/Users/stefe/Documents/GitHub/TugasBesarSistemDigital/bin_bcd.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ascii_bcd.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ascii_bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ascii_bcd-behavioral " "Info: Found design unit 1: ascii_bcd-behavioral" {  } { { "ascii_bcd.vhd" "" { Text "C:/Users/stefe/Documents/GitHub/TugasBesarSistemDigital/ascii_bcd.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ascii_bcd " "Info: Found entity 1: ascii_bcd" {  } { { "ascii_bcd.vhd" "" { Text "C:/Users/stefe/Documents/GitHub/TugasBesarSistemDigital/ascii_bcd.vhd" 44 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_ascii.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file bcd_ascii.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_ascii-behavioral " "Info: Found design unit 1: bcd_ascii-behavioral" {  } { { "bcd_ascii.vhd" "" { Text "C:/Users/stefe/Documents/GitHub/TugasBesarSistemDigital/bcd_ascii.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 bcd_ascii " "Info: Found entity 1: bcd_ascii" {  } { { "bcd_ascii.vhd" "" { Text "C:/Users/stefe/Documents/GitHub/TugasBesarSistemDigital/bcd_ascii.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "divider.vhd " "Warning: Can't analyze file -- file divider.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"variable\";  expecting \"end\", or \"(\", or an identifier (\"variable\" is a reserved keyword), or a sequential statement comparator_input.vhd(21) " "Error (10500): VHDL syntax error at comparator_input.vhd(21) near text \"variable\";  expecting \"end\", or \"(\", or an identifier (\"variable\" is a reserved keyword), or a sequential statement" {  } { { "comparator_input.vhd" "" { Text "C:/Users/stefe/Documents/GitHub/TugasBesarSistemDigital/comparator_input.vhd" 21 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"variable\";  expecting \"end\", or \"(\", or an identifier (\"variable\" is a reserved keyword), or a sequential statement comparator_input.vhd(31) " "Error (10500): VHDL syntax error at comparator_input.vhd(31) near text \"variable\";  expecting \"end\", or \"(\", or an identifier (\"variable\" is a reserved keyword), or a sequential statement" {  } { { "comparator_input.vhd" "" { Text "C:/Users/stefe/Documents/GitHub/TugasBesarSistemDigital/comparator_input.vhd" 31 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator_input.vhd 0 0 " "Info: Found 0 design units, including 0 entities, in source file comparator_input.vhd" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"'\";  expecting \"(\", or an identifier, or  unary operator comparator_output.vhd(22) " "Error (10500): VHDL syntax error at comparator_output.vhd(22) near text \"'\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "comparator_output.vhd" "" { Text "C:/Users/stefe/Documents/GitHub/TugasBesarSistemDigital/comparator_output.vhd" 22 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"'\";  expecting \"(\", or an identifier, or  unary operator comparator_output.vhd(30) " "Error (10500): VHDL syntax error at comparator_output.vhd(30) near text \"'\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "comparator_output.vhd" "" { Text "C:/Users/stefe/Documents/GitHub/TugasBesarSistemDigital/comparator_output.vhd" 30 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"'\";  expecting \"(\", or an identifier, or  unary operator comparator_output.vhd(36) " "Error (10500): VHDL syntax error at comparator_output.vhd(36) near text \"'\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "comparator_output.vhd" "" { Text "C:/Users/stefe/Documents/GitHub/TugasBesarSistemDigital/comparator_output.vhd" 36 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator_output.vhd 0 0 " "Info: Found 0 design units, including 0 entities, in source file comparator_output.vhd" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_CONST_VALUE_OVERFLOW" "kalkulator.vhd(76) " "Warning (10639): VHDL warning at kalkulator.vhd(76): constant value overflow" {  } { { "kalkulator.vhd" "" { Text "C:/Users/stefe/Documents/GitHub/TugasBesarSistemDigital/kalkulator.vhd" 76 0 0 } }  } 0 10639 "VHDL warning at %1!s!: constant value overflow" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_CONST_VALUE_OVERFLOW" "kalkulator.vhd(77) " "Warning (10639): VHDL warning at kalkulator.vhd(77): constant value overflow" {  } { { "kalkulator.vhd" "" { Text "C:/Users/stefe/Documents/GitHub/TugasBesarSistemDigital/kalkulator.vhd" 77 0 0 } }  } 0 10639 "VHDL warning at %1!s!: constant value overflow" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_CONST_VALUE_OVERFLOW" "kalkulator.vhd(86) " "Warning (10639): VHDL warning at kalkulator.vhd(86): constant value overflow" {  } { { "kalkulator.vhd" "" { Text "C:/Users/stefe/Documents/GitHub/TugasBesarSistemDigital/kalkulator.vhd" 86 0 0 } }  } 0 10639 "VHDL warning at %1!s!: constant value overflow" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_CONST_VALUE_OVERFLOW" "kalkulator.vhd(87) " "Warning (10639): VHDL warning at kalkulator.vhd(87): constant value overflow" {  } { { "kalkulator.vhd" "" { Text "C:/Users/stefe/Documents/GitHub/TugasBesarSistemDigital/kalkulator.vhd" 87 0 0 } }  } 0 10639 "VHDL warning at %1!s!: constant value overflow" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_CONST_VALUE_OVERFLOW" "kalkulator.vhd(96) " "Warning (10639): VHDL warning at kalkulator.vhd(96): constant value overflow" {  } { { "kalkulator.vhd" "" { Text "C:/Users/stefe/Documents/GitHub/TugasBesarSistemDigital/kalkulator.vhd" 96 0 0 } }  } 0 10639 "VHDL warning at %1!s!: constant value overflow" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_CONST_VALUE_OVERFLOW" "kalkulator.vhd(97) " "Warning (10639): VHDL warning at kalkulator.vhd(97): constant value overflow" {  } { { "kalkulator.vhd" "" { Text "C:/Users/stefe/Documents/GitHub/TugasBesarSistemDigital/kalkulator.vhd" 97 0 0 } }  } 0 10639 "VHDL warning at %1!s!: constant value overflow" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_CONST_VALUE_OVERFLOW" "kalkulator.vhd(105) " "Warning (10639): VHDL warning at kalkulator.vhd(105): constant value overflow" {  } { { "kalkulator.vhd" "" { Text "C:/Users/stefe/Documents/GitHub/TugasBesarSistemDigital/kalkulator.vhd" 105 0 0 } }  } 0 10639 "VHDL warning at %1!s!: constant value overflow" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_CONST_VALUE_OVERFLOW" "kalkulator.vhd(106) " "Warning (10639): VHDL warning at kalkulator.vhd(106): constant value overflow" {  } { { "kalkulator.vhd" "" { Text "C:/Users/stefe/Documents/GitHub/TugasBesarSistemDigital/kalkulator.vhd" 106 0 0 } }  } 0 10639 "VHDL warning at %1!s!: constant value overflow" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kalkulator.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file kalkulator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 kalkulator-kalkulator_arc " "Info: Found design unit 1: kalkulator-kalkulator_arc" {  } { { "kalkulator.vhd" "" { Text "C:/Users/stefe/Documents/GitHub/TugasBesarSistemDigital/kalkulator.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 kalkulator " "Info: Found entity 1: kalkulator" {  } { { "kalkulator.vhd" "" { Text "C:/Users/stefe/Documents/GitHub/TugasBesarSistemDigital/kalkulator.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_CONST_VALUE_OVERFLOW" "multiplier.vhd(8) " "Warning (10639): VHDL warning at multiplier.vhd(8): constant value overflow" {  } { { "multiplier.vhd" "" { Text "C:/Users/stefe/Documents/GitHub/TugasBesarSistemDigital/multiplier.vhd" 8 0 0 } }  } 0 10639 "VHDL warning at %1!s!: constant value overflow" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_CONST_VALUE_OVERFLOW" "multiplier.vhd(9) " "Warning (10639): VHDL warning at multiplier.vhd(9): constant value overflow" {  } { { "multiplier.vhd" "" { Text "C:/Users/stefe/Documents/GitHub/TugasBesarSistemDigital/multiplier.vhd" 9 0 0 } }  } 0 10639 "VHDL warning at %1!s!: constant value overflow" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"for\";  expecting \";\" multiplier.vhd(54) " "Error (10500): VHDL syntax error at multiplier.vhd(54) near text \"for\";  expecting \";\"" {  } { { "multiplier.vhd" "" { Text "C:/Users/stefe/Documents/GitHub/TugasBesarSistemDigital/multiplier.vhd" 54 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \";\" multiplier.vhd(83) " "Error (10500): VHDL syntax error at multiplier.vhd(83) near text \"if\";  expecting \";\"" {  } { { "multiplier.vhd" "" { Text "C:/Users/stefe/Documents/GitHub/TugasBesarSistemDigital/multiplier.vhd" 83 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \"loop\" multiplier.vhd(87) " "Error (10500): VHDL syntax error at multiplier.vhd(87) near text \"if\";  expecting \"loop\"" {  } { { "multiplier.vhd" "" { Text "C:/Users/stefe/Documents/GitHub/TugasBesarSistemDigital/multiplier.vhd" 87 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"entity\";  expecting \"(\", or an identifier (\"entity\" is a reserved keyword), or a sequential statement multiplier.vhd(92) " "Error (10500): VHDL syntax error at multiplier.vhd(92) near text \"entity\";  expecting \"(\", or an identifier (\"entity\" is a reserved keyword), or a sequential statement" {  } { { "multiplier.vhd" "" { Text "C:/Users/stefe/Documents/GitHub/TugasBesarSistemDigital/multiplier.vhd" 92 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"port\";  expecting \"(\", or \"'\", or \".\" multiplier.vhd(93) " "Error (10500): VHDL syntax error at multiplier.vhd(93) near text \"port\";  expecting \"(\", or \"'\", or \".\"" {  } { { "multiplier.vhd" "" { Text "C:/Users/stefe/Documents/GitHub/TugasBesarSistemDigital/multiplier.vhd" 93 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \":=\", or \"<=\" multiplier.vhd(97) " "Error (10500): VHDL syntax error at multiplier.vhd(97) near text \";\";  expecting \":=\", or \"<=\"" {  } { { "multiplier.vhd" "" { Text "C:/Users/stefe/Documents/GitHub/TugasBesarSistemDigital/multiplier.vhd" 97 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.vhd 0 0 " "Info: Found 0 design units, including 0 entities, in source file multiplier.vhd" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplierbin.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file multiplierbin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplierbin-behavioral " "Info: Found design unit 1: multiplierbin-behavioral" {  } { { "multiplierbin.vhd" "" { Text "C:/Users/stefe/Documents/GitHub/TugasBesarSistemDigital/multiplierbin.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 multiplierbin " "Info: Found entity 1: multiplierbin" {  } { { "multiplierbin.vhd" "" { Text "C:/Users/stefe/Documents/GitHub/TugasBesarSistemDigital/multiplierbin.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux C:/Users/stefe/Documents/GitHub/TugasBesarSistemDigital/mux.vhd " "Warning: Entity \"mux\" obtained from \"C:/Users/stefe/Documents/GitHub/TugasBesarSistemDigital/mux.vhd\" instead of from Quartus II megafunction library" {  } {  } 0 0 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-arc_mux " "Info: Found design unit 1: mux-arc_mux" {  } { { "mux.vhd" "" { Text "C:/Users/stefe/Documents/GitHub/TugasBesarSistemDigital/mux.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Info: Found entity 1: mux" {  } { { "mux.vhd" "" { Text "C:/Users/stefe/Documents/GitHub/TugasBesarSistemDigital/mux.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting \"(\", or an identifier, or  unary operator NonRestoringDivider.vhd(68) " "Error (10500): VHDL syntax error at NonRestoringDivider.vhd(68) near text \")\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "NonRestoringDivider.vhd" "" { Text "C:/Users/stefe/Documents/GitHub/TugasBesarSistemDigital/NonRestoringDivider.vhd" 68 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting \"(\", or an identifier, or  unary operator NonRestoringDivider.vhd(76) " "Error (10500): VHDL syntax error at NonRestoringDivider.vhd(76) near text \")\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "NonRestoringDivider.vhd" "" { Text "C:/Users/stefe/Documents/GitHub/TugasBesarSistemDigital/NonRestoringDivider.vhd" 76 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nonrestoringdivider.vhd 0 0 " "Info: Found 0 design units, including 0 entities, in source file nonrestoringdivider.vhd" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "dividerr.vhd " "Warning: Can't analyze file -- file dividerr.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm-behavioral " "Info: Found design unit 1: fsm-behavioral" {  } { { "fsm.vhd" "" { Text "C:/Users/stefe/Documents/GitHub/TugasBesarSistemDigital/fsm.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Info: Found entity 1: fsm" {  } { { "fsm.vhd" "" { Text "C:/Users/stefe/Documents/GitHub/TugasBesarSistemDigital/fsm.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtractor.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file subtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtractor-behavioral " "Info: Found design unit 1: subtractor-behavioral" {  } { { "subtractor.vhd" "" { Text "C:/Users/stefe/Documents/GitHub/TugasBesarSistemDigital/subtractor.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 subtractor " "Info: Found entity 1: subtractor" {  } { { "subtractor.vhd" "" { Text "C:/Users/stefe/Documents/GitHub/TugasBesarSistemDigital/subtractor.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_CONST_VALUE_OVERFLOW" "subtractor_new.vhd(8) " "Warning (10639): VHDL warning at subtractor_new.vhd(8): constant value overflow" {  } { { "subtractor_new.vhd" "" { Text "C:/Users/stefe/Documents/GitHub/TugasBesarSistemDigital/subtractor_new.vhd" 8 0 0 } }  } 0 10639 "VHDL warning at %1!s!: constant value overflow" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_CONST_VALUE_OVERFLOW" "subtractor_new.vhd(9) " "Warning (10639): VHDL warning at subtractor_new.vhd(9): constant value overflow" {  } { { "subtractor_new.vhd" "" { Text "C:/Users/stefe/Documents/GitHub/TugasBesarSistemDigital/subtractor_new.vhd" 9 0 0 } }  } 0 10639 "VHDL warning at %1!s!: constant value overflow" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_PRIMARY_UNIT_EXISTS" "subtractor work subtractor_new.vhd(6) " "Error (10430): VHDL Primary Unit Declaration error at subtractor_new.vhd(6): primary unit \"subtractor\" already exists in library \"work\"" {  } { { "subtractor_new.vhd" "" { Text "C:/Users/stefe/Documents/GitHub/TugasBesarSistemDigital/subtractor_new.vhd" 6 0 0 } }  } 0 10430 "VHDL Primary Unit Declaration error at %3!s!: primary unit \"%1!s!\" already exists in library \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "subtractor subtractor.vhd(5) " "Error (10784): HDL error at subtractor.vhd(5): see declaration for object \"subtractor\"" {  } { { "subtractor.vhd" "" { Text "C:/Users/stefe/Documents/GitHub/TugasBesarSistemDigital/subtractor.vhd" 5 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtractor_new.vhd 0 0 " "Info: Found 0 design units, including 0 entities, in source file subtractor_new.vhd" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 15 s 17 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 15 errors, 17 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "242 " "Error: Peak virtual memory: 242 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 30 13:48:49 2023 " "Error: Processing ended: Thu Nov 30 13:48:49 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
