#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2212600 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2206b60 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x2213970 .functor NOT 1, L_0x224c8e0, C4<0>, C4<0>, C4<0>;
o0x7fabfee33978 .functor BUFZ 1, C4<z>; HiZ drive
L_0x224c6d0 .functor XOR 1, L_0x224c580, o0x7fabfee33978, C4<0>, C4<0>;
L_0x224c840 .functor XOR 1, L_0x224c6d0, L_0x224c770, C4<0>, C4<0>;
v0x224ad60_0 .net *"_ivl_10", 0 0, L_0x224c770;  1 drivers
v0x224ae60_0 .net *"_ivl_12", 0 0, L_0x224c840;  1 drivers
v0x224af40_0 .net *"_ivl_2", 0 0, L_0x224c4c0;  1 drivers
v0x224b000_0 .net *"_ivl_4", 0 0, L_0x224c580;  1 drivers
; Elide local net with no drivers, v0x224b0e0_0 name=_ivl_6
v0x224b210_0 .net *"_ivl_8", 0 0, L_0x224c6d0;  1 drivers
v0x224b2f0_0 .net "a", 0 0, v0x2248730_0;  1 drivers
v0x224b390_0 .net "b", 0 0, v0x22487d0_0;  1 drivers
v0x224b480_0 .net "c", 0 0, v0x2248870_0;  1 drivers
v0x224b640_0 .var "clk", 0 0;
v0x224b6e0_0 .net "d", 0 0, v0x22489b0_0;  1 drivers
o0x7fabfee336d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x224b780_0 .net "q_dut", 0 0, o0x7fabfee336d8;  0 drivers
v0x224b820_0 .net "q_ref", 0 0, L_0x224bce0;  1 drivers
v0x224b8c0_0 .var/2u "stats1", 159 0;
v0x224b960_0 .var/2u "strobe", 0 0;
v0x224ba20_0 .net "tb_match", 0 0, L_0x224c8e0;  1 drivers
v0x224bae0_0 .net "tb_mismatch", 0 0, L_0x2213970;  1 drivers
v0x224bba0_0 .net "wavedrom_enable", 0 0, v0x2248aa0_0;  1 drivers
v0x224bc40_0 .net "wavedrom_title", 511 0, v0x2248b40_0;  1 drivers
L_0x224c4c0 .concat [ 1 0 0 0], L_0x224bce0;
L_0x224c580 .concat [ 1 0 0 0], L_0x224bce0;
L_0x224c770 .concat [ 1 0 0 0], L_0x224bce0;
L_0x224c8e0 .cmp/eeq 1, L_0x224c4c0, L_0x224c840;
S_0x220b820 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x2206b60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x224bce0 .functor OR 1, v0x2248870_0, v0x22487d0_0, C4<0>, C4<0>;
v0x2213af0_0 .net "a", 0 0, v0x2248730_0;  alias, 1 drivers
v0x2213b90_0 .net "b", 0 0, v0x22487d0_0;  alias, 1 drivers
v0x220ceb0_0 .net "c", 0 0, v0x2248870_0;  alias, 1 drivers
v0x220cf50_0 .net "d", 0 0, v0x22489b0_0;  alias, 1 drivers
v0x2219150_0 .net "q", 0 0, L_0x224bce0;  alias, 1 drivers
S_0x2247ee0 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x2206b60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x2248730_0 .var "a", 0 0;
v0x22487d0_0 .var "b", 0 0;
v0x2248870_0 .var "c", 0 0;
v0x2248910_0 .net "clk", 0 0, v0x224b640_0;  1 drivers
v0x22489b0_0 .var "d", 0 0;
v0x2248aa0_0 .var "wavedrom_enable", 0 0;
v0x2248b40_0 .var "wavedrom_title", 511 0;
E_0x2218bb0/0 .event negedge, v0x2248910_0;
E_0x2218bb0/1 .event posedge, v0x2248910_0;
E_0x2218bb0 .event/or E_0x2218bb0/0, E_0x2218bb0/1;
E_0x2218e00 .event posedge, v0x2248910_0;
E_0x22029f0 .event negedge, v0x2248910_0;
S_0x2248230 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x2247ee0;
 .timescale -12 -12;
v0x2248430_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x2248530 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x2247ee0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x2248ca0 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x2206b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x224c2f0 .functor BUFT 1, v0x22487d0_0, C4<0>, C4<0>, C4<0>;
L_0x224c430 .functor BUFT 1, v0x22489b0_0, C4<0>, C4<0>, C4<0>;
v0x224a4a0_0 .net "a", 0 0, v0x2248730_0;  alias, 1 drivers
RS_0x7fabfee33438 .resolv tri, L_0x224bdc0, L_0x224bf70, L_0x224c2f0;
v0x224a560_0 .net8 "b", 0 0, RS_0x7fabfee33438;  3 drivers
v0x224a620_0 .net "c", 0 0, v0x2248870_0;  alias, 1 drivers
RS_0x7fabfee33528 .resolv tri, L_0x224be70, L_0x224c430;
v0x224a6c0_0 .net8 "d", 0 0, RS_0x7fabfee33528;  2 drivers
v0x224a760_0 .net "q", 0 0, o0x7fabfee336d8;  alias, 0 drivers
o0x7fabfee33408 .functor BUFZ 1, C4<z>; HiZ drive
v0x224a850_0 .net "w1", 0 0, o0x7fabfee33408;  0 drivers
o0x7fabfee334f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x224a940_0 .net "w2", 0 0, o0x7fabfee334f8;  0 drivers
v0x224aa30_0 .net "w3", 0 0, L_0x224c140;  1 drivers
S_0x2248f90 .scope module, "gate1" "xor_gate" 4 13, 4 19 0, S_0x2248ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x224bdc0 .functor XOR 1, o0x7fabfee33408, v0x2248730_0, C4<0>, C4<0>;
v0x2249190_0 .net "a", 0 0, o0x7fabfee33408;  alias, 0 drivers
v0x2249270_0 .net "b", 0 0, v0x2248730_0;  alias, 1 drivers
v0x2249380_0 .net8 "y", 0 0, RS_0x7fabfee33438;  alias, 3 drivers
S_0x2249480 .scope module, "gate2" "and_gate" 4 14, 4 26 0, S_0x2248ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x224be70 .functor AND 1, o0x7fabfee334f8, v0x2248870_0, C4<1>, C4<1>;
v0x2249660_0 .net "a", 0 0, o0x7fabfee334f8;  alias, 0 drivers
v0x2249740_0 .net "b", 0 0, v0x2248870_0;  alias, 1 drivers
v0x2249850_0 .net8 "y", 0 0, RS_0x7fabfee33528;  alias, 2 drivers
S_0x2249950 .scope module, "gate3" "and_gate" 4 15, 4 26 0, S_0x2248ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x224bf70 .functor AND 1, L_0x224c140, v0x2248730_0, C4<1>, C4<1>;
v0x2249b60_0 .net "a", 0 0, L_0x224c140;  alias, 1 drivers
v0x2249c20_0 .net "b", 0 0, v0x2248730_0;  alias, 1 drivers
v0x2249ce0_0 .net8 "y", 0 0, RS_0x7fabfee33438;  alias, 3 drivers
S_0x2249e00 .scope module, "gate4" "or_gate" 4 16, 4 33 0, S_0x2248ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "y";
L_0x224c020 .functor OR 1, o0x7fabfee336d8, o0x7fabfee33408, C4<0>, C4<0>;
L_0x224c140 .functor OR 1, L_0x224c020, o0x7fabfee334f8, C4<0>, C4<0>;
v0x224a010_0 .net *"_ivl_0", 0 0, L_0x224c020;  1 drivers
v0x224a0f0_0 .net "a", 0 0, o0x7fabfee336d8;  alias, 0 drivers
v0x224a1b0_0 .net "b", 0 0, o0x7fabfee33408;  alias, 0 drivers
v0x224a2b0_0 .net "c", 0 0, o0x7fabfee334f8;  alias, 0 drivers
v0x224a380_0 .net "y", 0 0, L_0x224c140;  alias, 1 drivers
S_0x224ab40 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x2206b60;
 .timescale -12 -12;
E_0x2218940 .event anyedge, v0x224b960_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x224b960_0;
    %nor/r;
    %assign/vec4 v0x224b960_0, 0;
    %wait E_0x2218940;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x2247ee0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x22489b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2248870_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x22487d0_0, 0;
    %assign/vec4 v0x2248730_0, 0;
    %wait E_0x22029f0;
    %wait E_0x2218e00;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x22489b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2248870_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x22487d0_0, 0;
    %assign/vec4 v0x2248730_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2218bb0;
    %load/vec4 v0x2248730_0;
    %load/vec4 v0x22487d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x2248870_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x22489b0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x22489b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2248870_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x22487d0_0, 0;
    %assign/vec4 v0x2248730_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x2248530;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2218bb0;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x22489b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2248870_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x22487d0_0, 0;
    %assign/vec4 v0x2248730_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x2206b60;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x224b640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x224b960_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x2206b60;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x224b640_0;
    %inv;
    %store/vec4 v0x224b640_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x2206b60;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2248910_0, v0x224bae0_0, v0x224b2f0_0, v0x224b390_0, v0x224b480_0, v0x224b6e0_0, v0x224b820_0, v0x224b780_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x2206b60;
T_7 ;
    %load/vec4 v0x224b8c0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x224b8c0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x224b8c0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x224b8c0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x224b8c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x224b8c0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x224b8c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x2206b60;
T_8 ;
    %wait E_0x2218bb0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x224b8c0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x224b8c0_0, 4, 32;
    %load/vec4 v0x224ba20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x224b8c0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x224b8c0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x224b8c0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x224b8c0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x224b820_0;
    %load/vec4 v0x224b820_0;
    %load/vec4 v0x224b780_0;
    %xor;
    %load/vec4 v0x224b820_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x224b8c0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x224b8c0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x224b8c0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x224b8c0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit4/circuit4_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can5_depth5/human/circuit4/iter1/response4/top_module.sv";
