/*
 * Generated by Bluespec Compiler, version 2023.01-6-g034050db (build 034050db)
 * 
 * On Sat Mar 23 16:46:34 EDT 2024
 * 
 */
#include "bluesim_primitives.h"
#include "mktop_bsv.h"


/* Literal declarations */
static unsigned int const UWide_literal_69_haaaaaaaaaaaaaaaaa_arr[] = { 2863311530u,
									2863311530u,
									10u };
static tUWide const UWide_literal_69_haaaaaaaaaaaaaaaaa(69u,
							UWide_literal_69_haaaaaaaaaaaaaaaaa_arr);


/* String declarations */
static std::string const __str_literal_15("", 0u);
static std::string const __str_literal_25("\n", 1u);
static std::string const __str_literal_40("  \033[0;31mFAIL\033[0m (%0d)", 23u);
static std::string const __str_literal_39("  \033[0;32mPASS\033[0m", 17u);
static std::string const __str_literal_24(" }", 2u);
static std::string const __str_literal_37("%0d", 3u);
static std::string const __str_literal_38("%c", 2u);
static std::string const __str_literal_23("'h%h", 4u);
static std::string const __str_literal_9(", ", 2u);
static std::string const __str_literal_5("DecodedInst { ", 14u);
static std::string const __str_literal_2("ERROR: %m: mkBRAMAdapter overrun", 32u);
static std::string const __str_literal_7("False", 5u);
static std::string const __str_literal_3("Fetch %x", 8u);
static std::string const __str_literal_19("ImmB", 4u);
static std::string const __str_literal_17("ImmI", 4u);
static std::string const __str_literal_21("ImmJ", 4u);
static std::string const __str_literal_18("ImmS", 4u);
static std::string const __str_literal_20("ImmU", 4u);
static std::string const __str_literal_29("Mem { ", 6u);
static std::string const __str_literal_33("REDIRECT ", 9u);
static std::string const __str_literal_26("REG ", 4u);
static std::string const __str_literal_8("True", 4u);
static std::string const __str_literal_36("WR REG", 6u);
static std::string const __str_literal_4("[Decode] ", 9u);
static std::string const __str_literal_27("[Execute] ", 10u);
static std::string const __str_literal_28("[Execute] MMIO", 14u);
static std::string const __str_literal_34("[Writeback]", 11u);
static std::string const __str_literal_35("[Writeback] Illegal Inst, Drop and fault: ", 42u);
static std::string const __str_literal_31("addr: ", 6u);
static std::string const __str_literal_30("byte_en: ", 9u);
static std::string const __str_literal_32("data: ", 6u);
static std::string const __str_literal_13("immediateType: ", 15u);
static std::string const __str_literal_22("inst: ", 6u);
static std::string const __str_literal_6("legal: ", 7u);
static std::string const __str_literal_1("mem.vmh", 7u);
static std::string const __str_literal_14("tagged Invalid ", 15u);
static std::string const __str_literal_16("tagged Valid ", 13u);
static std::string const __str_literal_12("valid_rd: ", 10u);
static std::string const __str_literal_10("valid_rs1: ", 11u);
static std::string const __str_literal_11("valid_rs2: ", 11u);


/* Constructor */
MOD_mktop_bsv::MOD_mktop_bsv(tSimStateHdl simHdl, char const *name, Module *parent)
  : Module(simHdl, name, parent),
    __clk_handle_0(BAD_CLOCK_HANDLE),
    INST_bram_memory(simHdl,
		     "bram_memory",
		     this,
		     __str_literal_1,
		     (tUInt8)0u,
		     12u,
		     32u,
		     8u,
		     4u,
		     4096u,
		     (tUInt8)0u,
		     2u),
    INST_bram_serverAdapterA_cnt(simHdl, "bram_serverAdapterA_cnt", this, 3u, (tUInt8)0u, (tUInt8)0u),
    INST_bram_serverAdapterA_cnt_1(simHdl, "bram_serverAdapterA_cnt_1", this, 3u, (tUInt8)0u),
    INST_bram_serverAdapterA_cnt_2(simHdl, "bram_serverAdapterA_cnt_2", this, 3u, (tUInt8)0u),
    INST_bram_serverAdapterA_cnt_3(simHdl, "bram_serverAdapterA_cnt_3", this, 3u, (tUInt8)0u),
    INST_bram_serverAdapterA_outData_beforeDeq(simHdl,
					       "bram_serverAdapterA_outData_beforeDeq",
					       this,
					       1u,
					       (tUInt8)1u),
    INST_bram_serverAdapterA_outData_beforeEnq(simHdl,
					       "bram_serverAdapterA_outData_beforeEnq",
					       this,
					       1u,
					       (tUInt8)1u),
    INST_bram_serverAdapterA_outData_dequeueing(simHdl,
						"bram_serverAdapterA_outData_dequeueing",
						this,
						0u),
    INST_bram_serverAdapterA_outData_enqw(simHdl,
					  "bram_serverAdapterA_outData_enqw",
					  this,
					  32u,
					  (tUInt8)0u),
    INST_bram_serverAdapterA_outData_ff(simHdl,
					"bram_serverAdapterA_outData_ff",
					this,
					32u,
					3u,
					(tUInt8)0u,
					0u),
    INST_bram_serverAdapterA_s1(simHdl, "bram_serverAdapterA_s1", this, 2u, (tUInt8)0u, (tUInt8)0u),
    INST_bram_serverAdapterA_s1_1(simHdl, "bram_serverAdapterA_s1_1", this, 2u, (tUInt8)0u),
    INST_bram_serverAdapterA_writeWithResp(simHdl,
					   "bram_serverAdapterA_writeWithResp",
					   this,
					   2u,
					   (tUInt8)0u),
    INST_bram_serverAdapterB_cnt(simHdl, "bram_serverAdapterB_cnt", this, 3u, (tUInt8)0u, (tUInt8)0u),
    INST_bram_serverAdapterB_cnt_1(simHdl, "bram_serverAdapterB_cnt_1", this, 3u, (tUInt8)0u),
    INST_bram_serverAdapterB_cnt_2(simHdl, "bram_serverAdapterB_cnt_2", this, 3u, (tUInt8)0u),
    INST_bram_serverAdapterB_cnt_3(simHdl, "bram_serverAdapterB_cnt_3", this, 3u, (tUInt8)0u),
    INST_bram_serverAdapterB_outData_beforeDeq(simHdl,
					       "bram_serverAdapterB_outData_beforeDeq",
					       this,
					       1u,
					       (tUInt8)1u),
    INST_bram_serverAdapterB_outData_beforeEnq(simHdl,
					       "bram_serverAdapterB_outData_beforeEnq",
					       this,
					       1u,
					       (tUInt8)1u),
    INST_bram_serverAdapterB_outData_dequeueing(simHdl,
						"bram_serverAdapterB_outData_dequeueing",
						this,
						0u),
    INST_bram_serverAdapterB_outData_enqw(simHdl,
					  "bram_serverAdapterB_outData_enqw",
					  this,
					  32u,
					  (tUInt8)0u),
    INST_bram_serverAdapterB_outData_ff(simHdl,
					"bram_serverAdapterB_outData_ff",
					this,
					32u,
					3u,
					(tUInt8)0u,
					0u),
    INST_bram_serverAdapterB_s1(simHdl, "bram_serverAdapterB_s1", this, 2u, (tUInt8)0u, (tUInt8)0u),
    INST_bram_serverAdapterB_s1_1(simHdl, "bram_serverAdapterB_s1_1", this, 2u, (tUInt8)0u),
    INST_bram_serverAdapterB_writeWithResp(simHdl,
					   "bram_serverAdapterB_writeWithResp",
					   this,
					   2u,
					   (tUInt8)0u),
    INST_cycle_count(simHdl, "cycle_count", this, 32u, 0u, (tUInt8)0u),
    INST_dreq(simHdl, "dreq", this, 68u),
    INST_ireq(simHdl, "ireq", this, 68u),
    INST_mmioreq(simHdl, "mmioreq", this, 68u, 2u, (tUInt8)1u, 0u),
    INST_rv_core_dInst(simHdl, "rv_core_dInst", this, 40u, 8589934592llu, (tUInt8)0u),
    INST_rv_core_fromDmem_rv(simHdl,
			     "rv_core_fromDmem_rv",
			     this,
			     69u,
			     bs_wide_tmp(69u).set_bits_in_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_bits_in_word8(2u,
														     0u,
														     5u),
							       2u,
							       0u,
							       5u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(1u),
										  1u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(0u),
												     0u),
			     (tUInt8)0u),
    INST_rv_core_fromImem_rv(simHdl,
			     "rv_core_fromImem_rv",
			     this,
			     69u,
			     bs_wide_tmp(69u).set_bits_in_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_bits_in_word8(2u,
														     0u,
														     5u),
							       2u,
							       0u,
							       5u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(1u),
										  1u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(0u),
												     0u),
			     (tUInt8)0u),
    INST_rv_core_fromMMIO_rv(simHdl,
			     "rv_core_fromMMIO_rv",
			     this,
			     69u,
			     bs_wide_tmp(69u).set_bits_in_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_bits_in_word8(2u,
														     0u,
														     5u),
							       2u,
							       0u,
							       5u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(1u),
										  1u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(0u),
												     0u),
			     (tUInt8)0u),
    INST_rv_core_lfh(simHdl, "rv_core_lfh", this, 32u, 0u, (tUInt8)0u),
    INST_rv_core_mem_business(simHdl, "rv_core_mem_business", this, 6u, (tUInt8)42u, (tUInt8)0u),
    INST_rv_core_pc(simHdl, "rv_core_pc", this, 32u, 0u, (tUInt8)0u),
    INST_rv_core_rf_0(simHdl, "rv_core_rf_0", this, 32u, 0u, (tUInt8)0u),
    INST_rv_core_rf_1(simHdl, "rv_core_rf_1", this, 32u, 0u, (tUInt8)0u),
    INST_rv_core_rf_10(simHdl, "rv_core_rf_10", this, 32u, 0u, (tUInt8)0u),
    INST_rv_core_rf_11(simHdl, "rv_core_rf_11", this, 32u, 0u, (tUInt8)0u),
    INST_rv_core_rf_12(simHdl, "rv_core_rf_12", this, 32u, 0u, (tUInt8)0u),
    INST_rv_core_rf_13(simHdl, "rv_core_rf_13", this, 32u, 0u, (tUInt8)0u),
    INST_rv_core_rf_14(simHdl, "rv_core_rf_14", this, 32u, 0u, (tUInt8)0u),
    INST_rv_core_rf_15(simHdl, "rv_core_rf_15", this, 32u, 0u, (tUInt8)0u),
    INST_rv_core_rf_16(simHdl, "rv_core_rf_16", this, 32u, 0u, (tUInt8)0u),
    INST_rv_core_rf_17(simHdl, "rv_core_rf_17", this, 32u, 0u, (tUInt8)0u),
    INST_rv_core_rf_18(simHdl, "rv_core_rf_18", this, 32u, 0u, (tUInt8)0u),
    INST_rv_core_rf_19(simHdl, "rv_core_rf_19", this, 32u, 0u, (tUInt8)0u),
    INST_rv_core_rf_2(simHdl, "rv_core_rf_2", this, 32u, 0u, (tUInt8)0u),
    INST_rv_core_rf_20(simHdl, "rv_core_rf_20", this, 32u, 0u, (tUInt8)0u),
    INST_rv_core_rf_21(simHdl, "rv_core_rf_21", this, 32u, 0u, (tUInt8)0u),
    INST_rv_core_rf_22(simHdl, "rv_core_rf_22", this, 32u, 0u, (tUInt8)0u),
    INST_rv_core_rf_23(simHdl, "rv_core_rf_23", this, 32u, 0u, (tUInt8)0u),
    INST_rv_core_rf_24(simHdl, "rv_core_rf_24", this, 32u, 0u, (tUInt8)0u),
    INST_rv_core_rf_25(simHdl, "rv_core_rf_25", this, 32u, 0u, (tUInt8)0u),
    INST_rv_core_rf_26(simHdl, "rv_core_rf_26", this, 32u, 0u, (tUInt8)0u),
    INST_rv_core_rf_27(simHdl, "rv_core_rf_27", this, 32u, 0u, (tUInt8)0u),
    INST_rv_core_rf_28(simHdl, "rv_core_rf_28", this, 32u, 0u, (tUInt8)0u),
    INST_rv_core_rf_29(simHdl, "rv_core_rf_29", this, 32u, 0u, (tUInt8)0u),
    INST_rv_core_rf_3(simHdl, "rv_core_rf_3", this, 32u, 0u, (tUInt8)0u),
    INST_rv_core_rf_30(simHdl, "rv_core_rf_30", this, 32u, 0u, (tUInt8)0u),
    INST_rv_core_rf_31(simHdl, "rv_core_rf_31", this, 32u, 0u, (tUInt8)0u),
    INST_rv_core_rf_4(simHdl, "rv_core_rf_4", this, 32u, 0u, (tUInt8)0u),
    INST_rv_core_rf_5(simHdl, "rv_core_rf_5", this, 32u, 0u, (tUInt8)0u),
    INST_rv_core_rf_6(simHdl, "rv_core_rf_6", this, 32u, 0u, (tUInt8)0u),
    INST_rv_core_rf_7(simHdl, "rv_core_rf_7", this, 32u, 0u, (tUInt8)0u),
    INST_rv_core_rf_8(simHdl, "rv_core_rf_8", this, 32u, 0u, (tUInt8)0u),
    INST_rv_core_rf_9(simHdl, "rv_core_rf_9", this, 32u, 0u, (tUInt8)0u),
    INST_rv_core_rv1(simHdl, "rv_core_rv1", this, 32u, 0u, (tUInt8)0u),
    INST_rv_core_rv2(simHdl, "rv_core_rv2", this, 32u, 0u, (tUInt8)0u),
    INST_rv_core_rvd(simHdl, "rv_core_rvd", this, 32u, 0u, (tUInt8)0u),
    INST_rv_core_starting(simHdl, "rv_core_starting", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_rv_core_state(simHdl, "rv_core_state", this, 2u, (tUInt8)0u, (tUInt8)0u),
    INST_rv_core_toDmem_rv(simHdl,
			   "rv_core_toDmem_rv",
			   this,
			   69u,
			   bs_wide_tmp(69u).set_bits_in_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_bits_in_word8(2u,
														   0u,
														   5u),
							     2u,
							     0u,
							     5u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(1u),
										1u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(0u),
												   0u),
			   (tUInt8)0u),
    INST_rv_core_toImem_rv(simHdl,
			   "rv_core_toImem_rv",
			   this,
			   69u,
			   bs_wide_tmp(69u).set_bits_in_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_bits_in_word8(2u,
														   0u,
														   5u),
							     2u,
							     0u,
							     5u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(1u),
										1u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(0u),
												   0u),
			   (tUInt8)0u),
    INST_rv_core_toMMIO_rv(simHdl,
			   "rv_core_toMMIO_rv",
			   this,
			   69u,
			   bs_wide_tmp(69u).set_bits_in_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_bits_in_word8(2u,
														   0u,
														   5u),
							     2u,
							     0u,
							     5u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(1u),
										1u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(0u),
												   0u),
			   (tUInt8)0u),
    INST_status(simHdl, "status", this, 32u, 0u, (tUInt8)0u),
    PORT_RST_N((tUInt8)1u),
    DEF_rv_core_fromMMIO_rv_port1__read____d588(69u),
    DEF_rv_core_fromMMIO_rv_port0__read____d771(69u),
    DEF_rv_core_toMMIO_rv_port1__read____d751(69u),
    DEF_rv_core_toMMIO_rv_port0__read____d439(69u),
    DEF_rv_core_fromDmem_rv_port1__read____d590(69u),
    DEF_rv_core_fromDmem_rv_port0__read____d742(69u),
    DEF_rv_core_toDmem_rv_port1__read____d729(69u),
    DEF_rv_core_toDmem_rv_port0__read____d442(69u),
    DEF_rv_core_fromImem_rv_port1__read____d111(69u),
    DEF_rv_core_fromImem_rv_port0__read____d720(69u),
    DEF_rv_core_toImem_rv_port1__read____d707(69u),
    DEF_rv_core_toImem_rv_port0__read____d100(69u),
    DEF_mmioreq_first____d775(68u),
    DEF_dreq___d746(68u),
    DEF_ireq___d724(68u),
    DEF_rv_core_toMMIO_rv_port1__read__51_BITS_67_TO_0___d769(68u),
    DEF_rv_core_toDmem_rv_port1__read__29_BITS_67_TO_0___d733(68u),
    DEF_rv_core_toImem_rv_port1__read__07_BITS_67_TO_0___d711(68u),
    DEF__16_CONCAT_rv_core_pc_09_CONCAT_0___d110(69u),
    DEF__1_CONCAT_mmioreq_first__75___d776(69u),
    DEF__1_CONCAT_ireq_24_BITS_67_TO_32_25_CONCAT_IF_br_ETC___d728(69u),
    DEF__1_CONCAT_dreq_46_BITS_67_TO_32_47_CONCAT_IF_br_ETC___d750(69u),
    DEF__1_CONCAT_IF_rv_core_dInst_86_BIT_5_79_THEN_IF__ETC___d497(69u),
    DEF__0_CONCAT_DONTCARE___d116(69u)
{
  PORT_EN_getStatus = false;
  symbol_count = 112u;
  symbols = new tSym[symbol_count];
  init_symbols_0();
}


/* Symbol init fns */

void MOD_mktop_bsv::init_symbols_0()
{
  init_symbol(&symbols[0u], "b__h2255", SYM_DEF, &DEF_b__h2255, 3u);
  init_symbol(&symbols[1u], "b__h910", SYM_DEF, &DEF_b__h910, 3u);
  init_symbol(&symbols[2u], "bram_memory", SYM_MODULE, &INST_bram_memory);
  init_symbol(&symbols[3u], "bram_serverAdapterA_cnt", SYM_MODULE, &INST_bram_serverAdapterA_cnt);
  init_symbol(&symbols[4u], "bram_serverAdapterA_cnt_1", SYM_MODULE, &INST_bram_serverAdapterA_cnt_1);
  init_symbol(&symbols[5u], "bram_serverAdapterA_cnt_2", SYM_MODULE, &INST_bram_serverAdapterA_cnt_2);
  init_symbol(&symbols[6u], "bram_serverAdapterA_cnt_3", SYM_MODULE, &INST_bram_serverAdapterA_cnt_3);
  init_symbol(&symbols[7u],
	      "bram_serverAdapterA_outData_beforeDeq",
	      SYM_MODULE,
	      &INST_bram_serverAdapterA_outData_beforeDeq);
  init_symbol(&symbols[8u],
	      "bram_serverAdapterA_outData_beforeEnq",
	      SYM_MODULE,
	      &INST_bram_serverAdapterA_outData_beforeEnq);
  init_symbol(&symbols[9u],
	      "bram_serverAdapterA_outData_dequeueing",
	      SYM_MODULE,
	      &INST_bram_serverAdapterA_outData_dequeueing);
  init_symbol(&symbols[10u],
	      "bram_serverAdapterA_outData_enqw",
	      SYM_MODULE,
	      &INST_bram_serverAdapterA_outData_enqw);
  init_symbol(&symbols[11u],
	      "bram_serverAdapterA_outData_ff",
	      SYM_MODULE,
	      &INST_bram_serverAdapterA_outData_ff);
  init_symbol(&symbols[12u], "bram_serverAdapterA_s1", SYM_MODULE, &INST_bram_serverAdapterA_s1);
  init_symbol(&symbols[13u], "bram_serverAdapterA_s1_1", SYM_MODULE, &INST_bram_serverAdapterA_s1_1);
  init_symbol(&symbols[14u],
	      "bram_serverAdapterA_writeWithResp",
	      SYM_MODULE,
	      &INST_bram_serverAdapterA_writeWithResp);
  init_symbol(&symbols[15u], "bram_serverAdapterB_cnt", SYM_MODULE, &INST_bram_serverAdapterB_cnt);
  init_symbol(&symbols[16u],
	      "bram_serverAdapterB_cnt_1",
	      SYM_MODULE,
	      &INST_bram_serverAdapterB_cnt_1);
  init_symbol(&symbols[17u],
	      "bram_serverAdapterB_cnt_2",
	      SYM_MODULE,
	      &INST_bram_serverAdapterB_cnt_2);
  init_symbol(&symbols[18u],
	      "bram_serverAdapterB_cnt_3",
	      SYM_MODULE,
	      &INST_bram_serverAdapterB_cnt_3);
  init_symbol(&symbols[19u],
	      "bram_serverAdapterB_outData_beforeDeq",
	      SYM_MODULE,
	      &INST_bram_serverAdapterB_outData_beforeDeq);
  init_symbol(&symbols[20u],
	      "bram_serverAdapterB_outData_beforeEnq",
	      SYM_MODULE,
	      &INST_bram_serverAdapterB_outData_beforeEnq);
  init_symbol(&symbols[21u],
	      "bram_serverAdapterB_outData_dequeueing",
	      SYM_MODULE,
	      &INST_bram_serverAdapterB_outData_dequeueing);
  init_symbol(&symbols[22u],
	      "bram_serverAdapterB_outData_enqw",
	      SYM_MODULE,
	      &INST_bram_serverAdapterB_outData_enqw);
  init_symbol(&symbols[23u],
	      "bram_serverAdapterB_outData_ff",
	      SYM_MODULE,
	      &INST_bram_serverAdapterB_outData_ff);
  init_symbol(&symbols[24u], "bram_serverAdapterB_s1", SYM_MODULE, &INST_bram_serverAdapterB_s1);
  init_symbol(&symbols[25u], "bram_serverAdapterB_s1_1", SYM_MODULE, &INST_bram_serverAdapterB_s1_1);
  init_symbol(&symbols[26u],
	      "bram_serverAdapterB_writeWithResp",
	      SYM_MODULE,
	      &INST_bram_serverAdapterB_writeWithResp);
  init_symbol(&symbols[27u], "cycle_count", SYM_MODULE, &INST_cycle_count);
  init_symbol(&symbols[28u], "dreq", SYM_MODULE, &INST_dreq);
  init_symbol(&symbols[29u], "EN_getStatus", SYM_PORT, &PORT_EN_getStatus, 1u);
  init_symbol(&symbols[30u], "imm__h9901", SYM_DEF, &DEF_imm__h9901, 32u);
  init_symbol(&symbols[31u], "ireq", SYM_MODULE, &INST_ireq);
  init_symbol(&symbols[32u], "mmioreq", SYM_MODULE, &INST_mmioreq);
  init_symbol(&symbols[33u], "RL_bram_serverAdapterA_cnt_finalAdd", SYM_RULE);
  init_symbol(&symbols[34u], "RL_bram_serverAdapterA_moveToOutFIFO", SYM_RULE);
  init_symbol(&symbols[35u], "RL_bram_serverAdapterA_outData_dequeue", SYM_RULE);
  init_symbol(&symbols[36u], "RL_bram_serverAdapterA_outData_enqueue", SYM_RULE);
  init_symbol(&symbols[37u], "RL_bram_serverAdapterA_overRun", SYM_RULE);
  init_symbol(&symbols[38u], "RL_bram_serverAdapterA_s1__dreg_update", SYM_RULE);
  init_symbol(&symbols[39u], "RL_bram_serverAdapterA_stageReadResponseAlways", SYM_RULE);
  init_symbol(&symbols[40u], "RL_bram_serverAdapterB_cnt_finalAdd", SYM_RULE);
  init_symbol(&symbols[41u], "RL_bram_serverAdapterB_moveToOutFIFO", SYM_RULE);
  init_symbol(&symbols[42u], "RL_bram_serverAdapterB_outData_dequeue", SYM_RULE);
  init_symbol(&symbols[43u], "RL_bram_serverAdapterB_outData_enqueue", SYM_RULE);
  init_symbol(&symbols[44u], "RL_bram_serverAdapterB_overRun", SYM_RULE);
  init_symbol(&symbols[45u], "RL_bram_serverAdapterB_s1__dreg_update", SYM_RULE);
  init_symbol(&symbols[46u], "RL_bram_serverAdapterB_stageReadResponseAlways", SYM_RULE);
  init_symbol(&symbols[47u], "RL_requestD", SYM_RULE);
  init_symbol(&symbols[48u], "RL_requestI", SYM_RULE);
  init_symbol(&symbols[49u], "RL_requestMMIO", SYM_RULE);
  init_symbol(&symbols[50u], "RL_responseD", SYM_RULE);
  init_symbol(&symbols[51u], "RL_responseI", SYM_RULE);
  init_symbol(&symbols[52u], "RL_responseMMIO", SYM_RULE);
  init_symbol(&symbols[53u], "RL_rv_core_decode", SYM_RULE);
  init_symbol(&symbols[54u], "RL_rv_core_execute", SYM_RULE);
  init_symbol(&symbols[55u], "RL_rv_core_fetch", SYM_RULE);
  init_symbol(&symbols[56u], "RL_rv_core_writeback", SYM_RULE);
  init_symbol(&symbols[57u], "RL_tic", SYM_RULE);
  init_symbol(&symbols[58u], "rs1_val__h11376", SYM_DEF, &DEF_rs1_val__h11376, 32u);
  init_symbol(&symbols[59u], "rv_core_dInst", SYM_MODULE, &INST_rv_core_dInst);
  init_symbol(&symbols[60u], "rv_core_fromDmem_rv", SYM_MODULE, &INST_rv_core_fromDmem_rv);
  init_symbol(&symbols[61u], "rv_core_fromImem_rv", SYM_MODULE, &INST_rv_core_fromImem_rv);
  init_symbol(&symbols[62u], "rv_core_fromMMIO_rv", SYM_MODULE, &INST_rv_core_fromMMIO_rv);
  init_symbol(&symbols[63u], "rv_core_lfh", SYM_MODULE, &INST_rv_core_lfh);
  init_symbol(&symbols[64u], "rv_core_mem_business", SYM_MODULE, &INST_rv_core_mem_business);
  init_symbol(&symbols[65u], "rv_core_pc", SYM_MODULE, &INST_rv_core_pc);
  init_symbol(&symbols[66u], "rv_core_rf_0", SYM_MODULE, &INST_rv_core_rf_0);
  init_symbol(&symbols[67u], "rv_core_rf_1", SYM_MODULE, &INST_rv_core_rf_1);
  init_symbol(&symbols[68u], "rv_core_rf_10", SYM_MODULE, &INST_rv_core_rf_10);
  init_symbol(&symbols[69u], "rv_core_rf_11", SYM_MODULE, &INST_rv_core_rf_11);
  init_symbol(&symbols[70u], "rv_core_rf_12", SYM_MODULE, &INST_rv_core_rf_12);
  init_symbol(&symbols[71u], "rv_core_rf_13", SYM_MODULE, &INST_rv_core_rf_13);
  init_symbol(&symbols[72u], "rv_core_rf_14", SYM_MODULE, &INST_rv_core_rf_14);
  init_symbol(&symbols[73u], "rv_core_rf_15", SYM_MODULE, &INST_rv_core_rf_15);
  init_symbol(&symbols[74u], "rv_core_rf_16", SYM_MODULE, &INST_rv_core_rf_16);
  init_symbol(&symbols[75u], "rv_core_rf_17", SYM_MODULE, &INST_rv_core_rf_17);
  init_symbol(&symbols[76u], "rv_core_rf_18", SYM_MODULE, &INST_rv_core_rf_18);
  init_symbol(&symbols[77u], "rv_core_rf_19", SYM_MODULE, &INST_rv_core_rf_19);
  init_symbol(&symbols[78u], "rv_core_rf_2", SYM_MODULE, &INST_rv_core_rf_2);
  init_symbol(&symbols[79u], "rv_core_rf_20", SYM_MODULE, &INST_rv_core_rf_20);
  init_symbol(&symbols[80u], "rv_core_rf_21", SYM_MODULE, &INST_rv_core_rf_21);
  init_symbol(&symbols[81u], "rv_core_rf_22", SYM_MODULE, &INST_rv_core_rf_22);
  init_symbol(&symbols[82u], "rv_core_rf_23", SYM_MODULE, &INST_rv_core_rf_23);
  init_symbol(&symbols[83u], "rv_core_rf_24", SYM_MODULE, &INST_rv_core_rf_24);
  init_symbol(&symbols[84u], "rv_core_rf_25", SYM_MODULE, &INST_rv_core_rf_25);
  init_symbol(&symbols[85u], "rv_core_rf_26", SYM_MODULE, &INST_rv_core_rf_26);
  init_symbol(&symbols[86u], "rv_core_rf_27", SYM_MODULE, &INST_rv_core_rf_27);
  init_symbol(&symbols[87u], "rv_core_rf_28", SYM_MODULE, &INST_rv_core_rf_28);
  init_symbol(&symbols[88u], "rv_core_rf_29", SYM_MODULE, &INST_rv_core_rf_29);
  init_symbol(&symbols[89u], "rv_core_rf_3", SYM_MODULE, &INST_rv_core_rf_3);
  init_symbol(&symbols[90u], "rv_core_rf_30", SYM_MODULE, &INST_rv_core_rf_30);
  init_symbol(&symbols[91u], "rv_core_rf_31", SYM_MODULE, &INST_rv_core_rf_31);
  init_symbol(&symbols[92u], "rv_core_rf_4", SYM_MODULE, &INST_rv_core_rf_4);
  init_symbol(&symbols[93u], "rv_core_rf_5", SYM_MODULE, &INST_rv_core_rf_5);
  init_symbol(&symbols[94u], "rv_core_rf_6", SYM_MODULE, &INST_rv_core_rf_6);
  init_symbol(&symbols[95u], "rv_core_rf_7", SYM_MODULE, &INST_rv_core_rf_7);
  init_symbol(&symbols[96u], "rv_core_rf_8", SYM_MODULE, &INST_rv_core_rf_8);
  init_symbol(&symbols[97u], "rv_core_rf_9", SYM_MODULE, &INST_rv_core_rf_9);
  init_symbol(&symbols[98u], "rv_core_rv1", SYM_MODULE, &INST_rv_core_rv1);
  init_symbol(&symbols[99u], "rv_core_rv2", SYM_MODULE, &INST_rv_core_rv2);
  init_symbol(&symbols[100u], "rv_core_rvd", SYM_MODULE, &INST_rv_core_rvd);
  init_symbol(&symbols[101u], "rv_core_starting", SYM_MODULE, &INST_rv_core_starting);
  init_symbol(&symbols[102u], "rv_core_state", SYM_MODULE, &INST_rv_core_state);
  init_symbol(&symbols[103u], "rv_core_toDmem_rv", SYM_MODULE, &INST_rv_core_toDmem_rv);
  init_symbol(&symbols[104u], "rv_core_toImem_rv", SYM_MODULE, &INST_rv_core_toImem_rv);
  init_symbol(&symbols[105u], "rv_core_toMMIO_rv", SYM_MODULE, &INST_rv_core_toMMIO_rv);
  init_symbol(&symbols[106u], "status", SYM_MODULE, &INST_status);
  init_symbol(&symbols[107u], "WILL_FIRE_getStatus", SYM_DEF, &DEF_WILL_FIRE_getStatus, 1u);
  init_symbol(&symbols[108u], "x__h10044", SYM_DEF, &DEF_x__h10044, 12u);
  init_symbol(&symbols[109u], "x__h10091", SYM_DEF, &DEF_x__h10091, 12u);
  init_symbol(&symbols[110u], "x__h10160", SYM_DEF, &DEF_x__h10160, 13u);
  init_symbol(&symbols[111u], "x__h10321", SYM_DEF, &DEF_x__h10321, 21u);
}


/* Rule actions */

void MOD_mktop_bsv::RL_bram_serverAdapterA_outData_enqueue()
{
  DEF_x_wget__h416 = INST_bram_serverAdapterA_outData_enqw.METH_wget();
  DEF_x__h514 = DEF_x_wget__h416;
  INST_bram_serverAdapterA_outData_ff.METH_enq(DEF_x__h514);
}

void MOD_mktop_bsv::RL_bram_serverAdapterA_outData_dequeue()
{
  INST_bram_serverAdapterA_outData_ff.METH_deq();
}

void MOD_mktop_bsv::RL_bram_serverAdapterA_cnt_finalAdd()
{
  tUInt8 DEF_IF_bram_serverAdapterA_cnt_3_whas__3_THEN_bram_ETC___d23;
  tUInt8 DEF_b__h917;
  tUInt8 DEF_b__h954;
  tUInt8 DEF_b__h890;
  DEF_b__h890 = INST_bram_serverAdapterA_cnt_3.METH_wget();
  DEF_b__h954 = INST_bram_serverAdapterA_cnt_2.METH_wget();
  DEF_b__h917 = INST_bram_serverAdapterA_cnt_1.METH_wget();
  DEF_b__h910 = INST_bram_serverAdapterA_cnt.METH_read();
  DEF_bram_serverAdapterA_cnt_3_whas____d13 = INST_bram_serverAdapterA_cnt_3.METH_whas();
  DEF_bram_serverAdapterA_cnt_2_whas____d11 = INST_bram_serverAdapterA_cnt_2.METH_whas();
  DEF_bram_serverAdapterA_cnt_1_whas____d10 = INST_bram_serverAdapterA_cnt_1.METH_whas();
  DEF_IF_bram_serverAdapterA_cnt_3_whas__3_THEN_bram_ETC___d23 = DEF_bram_serverAdapterA_cnt_3_whas____d13 ? DEF_b__h890 : (tUInt8)7u & (((tUInt8)7u & (DEF_b__h910 + (DEF_bram_serverAdapterA_cnt_1_whas____d10 ? DEF_b__h917 : (tUInt8)0u))) + (DEF_bram_serverAdapterA_cnt_2_whas____d11 ? DEF_b__h954 : (tUInt8)0u));
  INST_bram_serverAdapterA_cnt.METH_write(DEF_IF_bram_serverAdapterA_cnt_3_whas__3_THEN_bram_ETC___d23);
}

void MOD_mktop_bsv::RL_bram_serverAdapterA_s1__dreg_update()
{
  tUInt8 DEF_IF_bram_serverAdapterA_s1_1_whas__4_THEN_bram__ETC___d27;
  DEF__0_CONCAT_DONTCARE___d26 = (tUInt8)0u;
  DEF_IF_bram_serverAdapterA_s1_1_whas__4_THEN_bram__ETC___d27 = INST_bram_serverAdapterA_s1_1.METH_whas() ? INST_bram_serverAdapterA_s1_1.METH_wget() : DEF__0_CONCAT_DONTCARE___d26;
  INST_bram_serverAdapterA_s1.METH_write(DEF_IF_bram_serverAdapterA_s1_1_whas__4_THEN_bram__ETC___d27);
}

void MOD_mktop_bsv::RL_bram_serverAdapterA_stageReadResponseAlways()
{
  tUInt8 DEF__1_CONCAT_NOT_bram_serverAdapterA_writeWithResp_ETC___d34;
  tUInt8 DEF_NOT_bram_serverAdapterA_writeWithResp_wget__9__ETC___d33;
  tUInt8 DEF_bram_serverAdapterA_writeWithResp_wget____d29;
  DEF_bram_serverAdapterA_writeWithResp_wget____d29 = INST_bram_serverAdapterA_writeWithResp.METH_wget();
  DEF_NOT_bram_serverAdapterA_writeWithResp_wget__9__ETC___d33 = !((tUInt8)(DEF_bram_serverAdapterA_writeWithResp_wget____d29 >> 1u)) || (tUInt8)((tUInt8)1u & DEF_bram_serverAdapterA_writeWithResp_wget____d29);
  DEF__1_CONCAT_NOT_bram_serverAdapterA_writeWithResp_ETC___d34 = (tUInt8)3u & (((tUInt8)1u << 1u) | DEF_NOT_bram_serverAdapterA_writeWithResp_wget__9__ETC___d33);
  INST_bram_serverAdapterA_s1_1.METH_wset(DEF__1_CONCAT_NOT_bram_serverAdapterA_writeWithResp_ETC___d34);
  if (DEF_NOT_bram_serverAdapterA_writeWithResp_wget__9__ETC___d33)
    INST_bram_serverAdapterA_cnt_1.METH_wset((tUInt8)1u);
}

void MOD_mktop_bsv::RL_bram_serverAdapterA_moveToOutFIFO()
{
  tUInt32 DEF_v__h1485;
  DEF_v__h1485 = INST_bram_memory.METH_a_read();
  DEF_bram_serverAdapterA_s1___d35 = INST_bram_serverAdapterA_s1.METH_read();
  DEF_bram_serverAdapterA_s1_5_BIT_0___d36 = (tUInt8)((tUInt8)1u & DEF_bram_serverAdapterA_s1___d35);
  if (DEF_bram_serverAdapterA_s1_5_BIT_0___d36)
    INST_bram_serverAdapterA_outData_enqw.METH_wset(DEF_v__h1485);
  if (DEF_bram_serverAdapterA_s1_5_BIT_0___d36)
    INST_bram_serverAdapterA_outData_beforeEnq.METH_write((tUInt8)1u);
}

void MOD_mktop_bsv::RL_bram_serverAdapterA_overRun()
{
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_display(sim_hdl, this, "s", &__str_literal_2);
}

void MOD_mktop_bsv::RL_bram_serverAdapterB_outData_enqueue()
{
  DEF_x_wget__h1764 = INST_bram_serverAdapterB_outData_enqw.METH_wget();
  DEF_x__h1862 = DEF_x_wget__h1764;
  INST_bram_serverAdapterB_outData_ff.METH_enq(DEF_x__h1862);
}

void MOD_mktop_bsv::RL_bram_serverAdapterB_outData_dequeue()
{
  INST_bram_serverAdapterB_outData_ff.METH_deq();
}

void MOD_mktop_bsv::RL_bram_serverAdapterB_cnt_finalAdd()
{
  tUInt8 DEF_IF_bram_serverAdapterB_cnt_3_whas__3_THEN_bram_ETC___d73;
  tUInt8 DEF_b__h2262;
  tUInt8 DEF_b__h2299;
  tUInt8 DEF_b__h2235;
  DEF_b__h2235 = INST_bram_serverAdapterB_cnt_3.METH_wget();
  DEF_b__h2299 = INST_bram_serverAdapterB_cnt_2.METH_wget();
  DEF_b__h2262 = INST_bram_serverAdapterB_cnt_1.METH_wget();
  DEF_b__h2255 = INST_bram_serverAdapterB_cnt.METH_read();
  DEF_bram_serverAdapterB_cnt_3_whas____d63 = INST_bram_serverAdapterB_cnt_3.METH_whas();
  DEF_bram_serverAdapterB_cnt_2_whas____d61 = INST_bram_serverAdapterB_cnt_2.METH_whas();
  DEF_bram_serverAdapterB_cnt_1_whas____d60 = INST_bram_serverAdapterB_cnt_1.METH_whas();
  DEF_IF_bram_serverAdapterB_cnt_3_whas__3_THEN_bram_ETC___d73 = DEF_bram_serverAdapterB_cnt_3_whas____d63 ? DEF_b__h2235 : (tUInt8)7u & (((tUInt8)7u & (DEF_b__h2255 + (DEF_bram_serverAdapterB_cnt_1_whas____d60 ? DEF_b__h2262 : (tUInt8)0u))) + (DEF_bram_serverAdapterB_cnt_2_whas____d61 ? DEF_b__h2299 : (tUInt8)0u));
  INST_bram_serverAdapterB_cnt.METH_write(DEF_IF_bram_serverAdapterB_cnt_3_whas__3_THEN_bram_ETC___d73);
}

void MOD_mktop_bsv::RL_bram_serverAdapterB_s1__dreg_update()
{
  tUInt8 DEF_IF_bram_serverAdapterB_s1_1_whas__4_THEN_bram__ETC___d76;
  DEF__0_CONCAT_DONTCARE___d26 = (tUInt8)0u;
  DEF_IF_bram_serverAdapterB_s1_1_whas__4_THEN_bram__ETC___d76 = INST_bram_serverAdapterB_s1_1.METH_whas() ? INST_bram_serverAdapterB_s1_1.METH_wget() : DEF__0_CONCAT_DONTCARE___d26;
  INST_bram_serverAdapterB_s1.METH_write(DEF_IF_bram_serverAdapterB_s1_1_whas__4_THEN_bram__ETC___d76);
}

void MOD_mktop_bsv::RL_bram_serverAdapterB_stageReadResponseAlways()
{
  tUInt8 DEF__1_CONCAT_NOT_bram_serverAdapterB_writeWithResp_ETC___d83;
  tUInt8 DEF_NOT_bram_serverAdapterB_writeWithResp_wget__8__ETC___d82;
  tUInt8 DEF_bram_serverAdapterB_writeWithResp_wget____d78;
  DEF_bram_serverAdapterB_writeWithResp_wget____d78 = INST_bram_serverAdapterB_writeWithResp.METH_wget();
  DEF_NOT_bram_serverAdapterB_writeWithResp_wget__8__ETC___d82 = !((tUInt8)(DEF_bram_serverAdapterB_writeWithResp_wget____d78 >> 1u)) || (tUInt8)((tUInt8)1u & DEF_bram_serverAdapterB_writeWithResp_wget____d78);
  DEF__1_CONCAT_NOT_bram_serverAdapterB_writeWithResp_ETC___d83 = (tUInt8)3u & (((tUInt8)1u << 1u) | DEF_NOT_bram_serverAdapterB_writeWithResp_wget__8__ETC___d82);
  INST_bram_serverAdapterB_s1_1.METH_wset(DEF__1_CONCAT_NOT_bram_serverAdapterB_writeWithResp_ETC___d83);
  if (DEF_NOT_bram_serverAdapterB_writeWithResp_wget__8__ETC___d82)
    INST_bram_serverAdapterB_cnt_1.METH_wset((tUInt8)1u);
}

void MOD_mktop_bsv::RL_bram_serverAdapterB_moveToOutFIFO()
{
  tUInt32 DEF_v__h2825;
  DEF_v__h2825 = INST_bram_memory.METH_b_read();
  DEF_bram_serverAdapterB_s1___d84 = INST_bram_serverAdapterB_s1.METH_read();
  DEF_bram_serverAdapterB_s1_4_BIT_0___d85 = (tUInt8)((tUInt8)1u & DEF_bram_serverAdapterB_s1___d84);
  if (DEF_bram_serverAdapterB_s1_4_BIT_0___d85)
    INST_bram_serverAdapterB_outData_enqw.METH_wset(DEF_v__h2825);
  if (DEF_bram_serverAdapterB_s1_4_BIT_0___d85)
    INST_bram_serverAdapterB_outData_beforeEnq.METH_write((tUInt8)1u);
}

void MOD_mktop_bsv::RL_bram_serverAdapterB_overRun()
{
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_display(sim_hdl, this, "s", &__str_literal_2);
}

void MOD_mktop_bsv::RL_rv_core_fetch()
{
  DEF_pc__h11378 = INST_rv_core_pc.METH_read();
  DEF__16_CONCAT_rv_core_pc_09_CONCAT_0___d110.set_bits_in_word((tUInt8)16u,
								2u,
								0u,
								5u).set_whole_word(DEF_pc__h11378,
										   1u).set_whole_word(0u, 0u);
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_display(sim_hdl, this, "s,32", &__str_literal_3, DEF_pc__h11378);
  INST_rv_core_state.METH_write((tUInt8)1u);
  INST_rv_core_toImem_rv.METH_port0__write(DEF__16_CONCAT_rv_core_pc_09_CONCAT_0___d110);
}

void MOD_mktop_bsv::RL_rv_core_decode()
{
  tUInt64 DEF_IF_rv_core_fromImem_rv_port1__read__11_BITS_6__ETC___d242;
  tUInt8 DEF_NOT_rv_core_fromImem_rv_port1__read__11_BIT_25_40___d141;
  tUInt8 DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_1_ETC___d244;
  tUInt8 DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_1_ETC___d246;
  tUInt8 DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_1_ETC___d245;
  tUInt8 DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_1_ETC___d253;
  tUInt8 DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_1_ETC___d248;
  tUInt8 DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_1_ETC___d256;
  tUInt8 DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_1_ETC___d258;
  tUInt8 DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_6_ETC___d306;
  tUInt8 DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_6_ETC___d305;
  tUInt8 DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_6_ETC___d304;
  tUInt8 DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_6_ETC___d315;
  tUInt8 DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_6_ETC___d313;
  tUInt8 DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_6_ETC___d303;
  tUInt8 DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_6_ETC___d318;
  tUInt8 DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_6_ETC___d317;
  tUInt8 DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_6_ETC___d316;
  tUInt8 DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_6_ETC___d324;
  tUInt8 DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_6_ETC___d308;
  tUInt8 DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_6_ETC___d307;
  tUInt8 DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_6_ETC___d333;
  tUInt8 DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_6_ETC___d331;
  tUInt8 DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_6_ETC___d337;
  tUInt8 DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_6_ETC___d339;
  tUInt8 DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_6_ETC___d341;
  tUInt8 DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_6_ETC___d330;
  tUInt8 DEF_rv_core_fromImem_rv_port1__read__11_BITS_6_TO__ETC___d346;
  tUInt8 DEF_rv_core_fromImem_rv_port1__read__11_BITS_14_TO_ETC___d122;
  tUInt8 DEF_rv_core_fromImem_rv_port1__read__11_BITS_6_TO__ETC___d211;
  tUInt8 DEF_rv_core_fromImem_rv_port1__read__11_BITS_6_TO__ETC___d209;
  tUInt8 DEF_rv_core_fromImem_rv_port1__read__11_BITS_6_TO__ETC___d220;
  tUInt8 DEF_rv_core_fromImem_rv_port1__read__11_BITS_6_TO__ETC___d233;
  tUInt8 DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_3_ETC___d260;
  tUInt8 DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_1_ETC___d250;
  tUInt8 DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_3_ETC___d269;
  tUInt8 DEF_rv_core_fromImem_rv_port1__read__11_BITS_14_TO_ETC___d123;
  tUInt8 DEF_rv_core_fromImem_rv_port1__read__11_BITS_14_TO_ETC___d131;
  tUInt8 DEF_rv_core_fromImem_rv_port1__read__11_BITS_14_TO_ETC___d125;
  tUInt8 DEF_rv_core_fromImem_rv_port1__read__11_BITS_14_TO_ETC___d127;
  tUInt8 DEF_rv_core_fromImem_rv_port1__read__11_BITS_14_TO_ETC___d134;
  tUInt8 DEF_rv_core_fromImem_rv_port1__read__11_BITS_14_TO_ETC___d136;
  tUInt8 DEF_rv_core_fromImem_rv_port1__read__11_BITS_11_TO_ETC___d174;
  tUInt8 DEF_rv_core_fromImem_rv_port1__read__11_BITS_6_TO__ETC___d200;
  tUInt8 DEF_rv_core_fromImem_rv_port1__read__11_BITS_6_TO__ETC___d221;
  tUInt8 DEF_rv_core_fromImem_rv_port1__read__11_BITS_6_TO__ETC___d204;
  tUInt8 DEF_rv_core_fromImem_rv_port1__read__11_BITS_6_TO__ETC___d214;
  tUInt8 DEF_rv_core_fromImem_rv_port1__read__11_BITS_6_TO__ETC___d224;
  tUInt8 DEF_rv_core_fromImem_rv_port1__read__11_BITS_6_TO__ETC___d201;
  tUInt8 DEF_rv_core_fromImem_rv_port1__read__11_BITS_6_TO__ETC___d228;
  tUInt8 DEF_rv_core_fromImem_rv_port1__read__11_BITS_6_TO__ETC___d202;
  tUInt8 DEF_rv_core_fromImem_rv_port1__read__11_BITS_6_TO__ETC___d212;
  tUInt8 DEF_rv_core_fromImem_rv_port1__read__11_BITS_6_TO__ETC___d203;
  tUInt8 DEF_rv_core_fromImem_rv_port1__read__11_BITS_6_TO__ETC___d213;
  tUInt8 DEF_rv_core_fromImem_rv_port1__read__11_BITS_31_TO_ETC___d139;
  tUInt8 DEF_rv_core_fromImem_rv_port1__read__11_BITS_31_TO_ETC___d143;
  tUInt8 DEF_rv_core_fromImem_rv_port1__read__11_BITS_6_TO__ETC___d149;
  tUInt8 DEF_rv_core_fromImem_rv_port1__read__11_BITS_6_TO__ETC___d164;
  tUInt8 DEF_rv_core_fromImem_rv_port1__read__11_BITS_6_TO__ETC___d171;
  tUInt8 DEF_rv_core_fromImem_rv_port1__read__11_BITS_6_TO__ETC___d172;
  tUInt8 DEF_rv_core_fromImem_rv_port1__read__11_BITS_31_TO_ETC___d154;
  tUInt8 DEF_rv_core_fromImem_rv_port1__read__11_BITS_31_TO_ETC___d155;
  tUInt8 DEF_rv_core_fromImem_rv_port1__read__11_BITS_31_TO_ETC___d183;
  tUInt8 DEF_rv_core_fromImem_rv_port1__read__11_BITS_14_TO_ETC___d121;
  tUInt8 DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_3_ETC___d271;
  tUInt8 DEF_rv_core_fromImem_rv_port1__read__11_BITS_31_TO_ETC___d156;
  tUInt8 DEF_IF_rv_core_fromImem_rv_port1__read__11_BITS_31_ETC___d185;
  tUInt8 DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_1_ETC___d287;
  tUInt8 DEF_IF_rv_core_fromImem_rv_port1__read__11_BITS_31_ETC___d290;
  tUInt8 DEF_rv_core_fromImem_rv_port1__read__11_BITS_14_TO_ETC___d120;
  tUInt8 DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_1_ETC___d243;
  tUInt8 DEF_IF_rv_core_fromImem_rv_port1__read__11_BITS_6__ETC___d296;
  tUInt8 DEF_IF_rv_core_fromImem_rv_port1__read__11_BITS_6__ETC___d191;
  tUInt8 DEF_IF_rv_core_fromImem_rv_port1__read__11_BITS_14_ETC___d278;
  tUInt8 DEF_IF_rv_core_fromImem_rv_port1__read__11_BITS_14_ETC___d163;
  tUInt8 DEF_rv_core_fromImem_rv_port1__read__11_BITS_14_TO_ETC___d124;
  tUInt8 DEF_IF_rv_core_fromImem_rv_port1__read__11_BITS_6__ETC___d194;
  tUInt8 DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_1_ETC___d247;
  tUInt8 DEF_IF_rv_core_fromImem_rv_port1__read__11_BITS_6__ETC___d299;
  tUInt8 DEF_IF_rv_core_fromImem_rv_port1__read__11_BITS_6__ETC___d302;
  tUInt8 DEF_IF_rv_core_fromImem_rv_port1__read__11_BITS_6__ETC___d197;
  tUInt8 DEF_rv_core_fromImem_rv_port1__read__11_BITS_6_TO__ETC___d199;
  tUInt8 DEF_rv_core_fromImem_rv_port1__read__11_BITS_6_TO__ETC___d229;
  tUInt8 DEF_rv_core_fromImem_rv_port1__read__11_BITS_6_TO__ETC___d227;
  tUInt8 DEF_rv_core_fromImem_rv_port1__read__11_BITS_6_TO__ETC___d226;
  tUInt8 DEF_IF_rv_core_fromImem_rv_port1__read__11_BITS_6__ETC___d238;
  tUInt8 DEF_rv_core_fromImem_rv_port1__read__11_BITS_19_TO_ETC___d182;
  tUInt32 DEF_rs1__h8483;
  tUInt32 DEF_rs2__h8484;
  tUInt8 DEF_rv_core_fromImem_rv_port1__read__11_BIT_25___d140;
  tUInt8 DEF_x__h7016;
  tUInt8 DEF_x__h7548;
  tUInt8 DEF_x__h7417;
  tUInt8 DEF_x__h7102;
  tUInt8 DEF_x__h6951;
  tUInt8 DEF_x__h7305;
  tUInt32 DEF_rv_core_fromImem_rv_port1__read__11_BITS_31_TO_20___d175;
  tUInt32 DEF_instr__h6902;
  tUInt32 DEF__read__h5134;
  tUInt32 DEF__read__h5165;
  tUInt32 DEF__read__h5196;
  tUInt32 DEF__read__h5227;
  tUInt32 DEF__read__h5258;
  tUInt32 DEF__read__h5289;
  tUInt32 DEF__read__h5320;
  tUInt32 DEF__read__h5351;
  tUInt32 DEF__read__h5382;
  tUInt32 DEF__read__h5413;
  tUInt32 DEF__read__h5444;
  tUInt32 DEF__read__h5475;
  tUInt32 DEF__read__h5506;
  tUInt32 DEF__read__h5537;
  tUInt32 DEF__read__h5568;
  tUInt32 DEF__read__h5599;
  tUInt32 DEF__read__h5630;
  tUInt32 DEF__read__h5661;
  tUInt32 DEF__read__h5692;
  tUInt32 DEF__read__h5723;
  tUInt32 DEF__read__h5754;
  tUInt32 DEF__read__h5785;
  tUInt32 DEF__read__h5816;
  tUInt32 DEF__read__h5847;
  tUInt32 DEF__read__h5878;
  tUInt32 DEF__read__h5909;
  tUInt32 DEF__read__h5940;
  tUInt32 DEF__read__h5971;
  tUInt32 DEF__read__h6002;
  tUInt32 DEF__read__h6033;
  tUInt32 DEF__read__h6064;
  tUInt8 DEF_rs2_idx__h8482;
  tUInt8 DEF_x__h7469;
  DEF_rv_core_fromImem_rv_port1__read____d111 = INST_rv_core_fromImem_rv.METH_port1__read();
  DEF_x__h7469 = DEF_rv_core_fromImem_rv_port1__read____d111.get_bits_in_word8(0u, 15u, 5u);
  DEF_rs2_idx__h8482 = DEF_rv_core_fromImem_rv_port1__read____d111.get_bits_in_word8(0u, 20u, 5u);
  DEF__read__h6064 = INST_rv_core_rf_31.METH_read();
  DEF__read__h6002 = INST_rv_core_rf_29.METH_read();
  DEF__read__h6033 = INST_rv_core_rf_30.METH_read();
  DEF__read__h5971 = INST_rv_core_rf_28.METH_read();
  DEF__read__h5940 = INST_rv_core_rf_27.METH_read();
  DEF__read__h5909 = INST_rv_core_rf_26.METH_read();
  DEF__read__h5878 = INST_rv_core_rf_25.METH_read();
  DEF__read__h5847 = INST_rv_core_rf_24.METH_read();
  DEF__read__h5816 = INST_rv_core_rf_23.METH_read();
  DEF__read__h5754 = INST_rv_core_rf_21.METH_read();
  DEF__read__h5785 = INST_rv_core_rf_22.METH_read();
  DEF__read__h5723 = INST_rv_core_rf_20.METH_read();
  DEF__read__h5661 = INST_rv_core_rf_18.METH_read();
  DEF__read__h5692 = INST_rv_core_rf_19.METH_read();
  DEF__read__h5630 = INST_rv_core_rf_17.METH_read();
  DEF__read__h5599 = INST_rv_core_rf_16.METH_read();
  DEF__read__h5568 = INST_rv_core_rf_15.METH_read();
  DEF__read__h5537 = INST_rv_core_rf_14.METH_read();
  DEF__read__h5506 = INST_rv_core_rf_13.METH_read();
  DEF__read__h5475 = INST_rv_core_rf_12.METH_read();
  DEF__read__h5444 = INST_rv_core_rf_11.METH_read();
  DEF__read__h5413 = INST_rv_core_rf_10.METH_read();
  DEF__read__h5382 = INST_rv_core_rf_9.METH_read();
  DEF__read__h5320 = INST_rv_core_rf_7.METH_read();
  DEF__read__h5351 = INST_rv_core_rf_8.METH_read();
  DEF__read__h5289 = INST_rv_core_rf_6.METH_read();
  DEF__read__h5258 = INST_rv_core_rf_5.METH_read();
  DEF__read__h5227 = INST_rv_core_rf_4.METH_read();
  DEF__read__h5196 = INST_rv_core_rf_3.METH_read();
  DEF__read__h5165 = INST_rv_core_rf_2.METH_read();
  DEF__read__h5134 = INST_rv_core_rf_1.METH_read();
  DEF_instr__h6902 = DEF_rv_core_fromImem_rv_port1__read____d111.get_whole_word(0u);
  DEF_pc__h11378 = INST_rv_core_pc.METH_read();
  DEF_rv_core_fromImem_rv_port1__read__11_BITS_31_TO_20___d175 = DEF_rv_core_fromImem_rv_port1__read____d111.get_bits_in_word32(0u,
																20u,
																12u);
  DEF_x__h7305 = DEF_rv_core_fromImem_rv_port1__read____d111.get_bits_in_word8(0u, 25u, 7u);
  DEF_x__h6951 = DEF_rv_core_fromImem_rv_port1__read____d111.get_bits_in_word8(0u, 0u, 7u);
  DEF_x__h7102 = DEF_rv_core_fromImem_rv_port1__read____d111.get_bits_in_word8(0u, 26u, 6u);
  DEF_x__h7417 = DEF_rv_core_fromImem_rv_port1__read____d111.get_bits_in_word8(0u, 7u, 5u);
  DEF_x__h7548 = DEF_rv_core_fromImem_rv_port1__read____d111.get_bits_in_word8(0u, 2u, 5u);
  DEF_x__h7016 = DEF_rv_core_fromImem_rv_port1__read____d111.get_bits_in_word8(0u, 12u, 3u);
  DEF_rv_core_fromImem_rv_port1__read__11_BIT_25___d140 = DEF_rv_core_fromImem_rv_port1__read____d111.get_bits_in_word8(0u,
															25u,
															1u);
  switch (DEF_x__h7469) {
  case (tUInt8)0u:
    DEF_rs1__h8483 = 0u;
    break;
  case (tUInt8)1u:
    DEF_rs1__h8483 = DEF__read__h5134;
    break;
  case (tUInt8)2u:
    DEF_rs1__h8483 = DEF__read__h5165;
    break;
  case (tUInt8)3u:
    DEF_rs1__h8483 = DEF__read__h5196;
    break;
  case (tUInt8)4u:
    DEF_rs1__h8483 = DEF__read__h5227;
    break;
  case (tUInt8)5u:
    DEF_rs1__h8483 = DEF__read__h5258;
    break;
  case (tUInt8)6u:
    DEF_rs1__h8483 = DEF__read__h5289;
    break;
  case (tUInt8)7u:
    DEF_rs1__h8483 = DEF__read__h5320;
    break;
  case (tUInt8)8u:
    DEF_rs1__h8483 = DEF__read__h5351;
    break;
  case (tUInt8)9u:
    DEF_rs1__h8483 = DEF__read__h5382;
    break;
  case (tUInt8)10u:
    DEF_rs1__h8483 = DEF__read__h5413;
    break;
  case (tUInt8)11u:
    DEF_rs1__h8483 = DEF__read__h5444;
    break;
  case (tUInt8)12u:
    DEF_rs1__h8483 = DEF__read__h5475;
    break;
  case (tUInt8)13u:
    DEF_rs1__h8483 = DEF__read__h5506;
    break;
  case (tUInt8)14u:
    DEF_rs1__h8483 = DEF__read__h5537;
    break;
  case (tUInt8)15u:
    DEF_rs1__h8483 = DEF__read__h5568;
    break;
  case (tUInt8)16u:
    DEF_rs1__h8483 = DEF__read__h5599;
    break;
  case (tUInt8)17u:
    DEF_rs1__h8483 = DEF__read__h5630;
    break;
  case (tUInt8)18u:
    DEF_rs1__h8483 = DEF__read__h5661;
    break;
  case (tUInt8)19u:
    DEF_rs1__h8483 = DEF__read__h5692;
    break;
  case (tUInt8)20u:
    DEF_rs1__h8483 = DEF__read__h5723;
    break;
  case (tUInt8)21u:
    DEF_rs1__h8483 = DEF__read__h5754;
    break;
  case (tUInt8)22u:
    DEF_rs1__h8483 = DEF__read__h5785;
    break;
  case (tUInt8)23u:
    DEF_rs1__h8483 = DEF__read__h5816;
    break;
  case (tUInt8)24u:
    DEF_rs1__h8483 = DEF__read__h5847;
    break;
  case (tUInt8)25u:
    DEF_rs1__h8483 = DEF__read__h5878;
    break;
  case (tUInt8)26u:
    DEF_rs1__h8483 = DEF__read__h5909;
    break;
  case (tUInt8)27u:
    DEF_rs1__h8483 = DEF__read__h5940;
    break;
  case (tUInt8)28u:
    DEF_rs1__h8483 = DEF__read__h5971;
    break;
  case (tUInt8)29u:
    DEF_rs1__h8483 = DEF__read__h6002;
    break;
  case (tUInt8)30u:
    DEF_rs1__h8483 = DEF__read__h6033;
    break;
  case (tUInt8)31u:
    DEF_rs1__h8483 = DEF__read__h6064;
    break;
  default:
    DEF_rs1__h8483 = 2863311530u;
  }
  switch (DEF_rs2_idx__h8482) {
  case (tUInt8)0u:
    DEF_rs2__h8484 = 0u;
    break;
  case (tUInt8)1u:
    DEF_rs2__h8484 = DEF__read__h5134;
    break;
  case (tUInt8)2u:
    DEF_rs2__h8484 = DEF__read__h5165;
    break;
  case (tUInt8)3u:
    DEF_rs2__h8484 = DEF__read__h5196;
    break;
  case (tUInt8)4u:
    DEF_rs2__h8484 = DEF__read__h5227;
    break;
  case (tUInt8)5u:
    DEF_rs2__h8484 = DEF__read__h5258;
    break;
  case (tUInt8)6u:
    DEF_rs2__h8484 = DEF__read__h5289;
    break;
  case (tUInt8)7u:
    DEF_rs2__h8484 = DEF__read__h5320;
    break;
  case (tUInt8)8u:
    DEF_rs2__h8484 = DEF__read__h5351;
    break;
  case (tUInt8)9u:
    DEF_rs2__h8484 = DEF__read__h5382;
    break;
  case (tUInt8)10u:
    DEF_rs2__h8484 = DEF__read__h5413;
    break;
  case (tUInt8)11u:
    DEF_rs2__h8484 = DEF__read__h5444;
    break;
  case (tUInt8)12u:
    DEF_rs2__h8484 = DEF__read__h5475;
    break;
  case (tUInt8)13u:
    DEF_rs2__h8484 = DEF__read__h5506;
    break;
  case (tUInt8)14u:
    DEF_rs2__h8484 = DEF__read__h5537;
    break;
  case (tUInt8)15u:
    DEF_rs2__h8484 = DEF__read__h5568;
    break;
  case (tUInt8)16u:
    DEF_rs2__h8484 = DEF__read__h5599;
    break;
  case (tUInt8)17u:
    DEF_rs2__h8484 = DEF__read__h5630;
    break;
  case (tUInt8)18u:
    DEF_rs2__h8484 = DEF__read__h5661;
    break;
  case (tUInt8)19u:
    DEF_rs2__h8484 = DEF__read__h5692;
    break;
  case (tUInt8)20u:
    DEF_rs2__h8484 = DEF__read__h5723;
    break;
  case (tUInt8)21u:
    DEF_rs2__h8484 = DEF__read__h5754;
    break;
  case (tUInt8)22u:
    DEF_rs2__h8484 = DEF__read__h5785;
    break;
  case (tUInt8)23u:
    DEF_rs2__h8484 = DEF__read__h5816;
    break;
  case (tUInt8)24u:
    DEF_rs2__h8484 = DEF__read__h5847;
    break;
  case (tUInt8)25u:
    DEF_rs2__h8484 = DEF__read__h5878;
    break;
  case (tUInt8)26u:
    DEF_rs2__h8484 = DEF__read__h5909;
    break;
  case (tUInt8)27u:
    DEF_rs2__h8484 = DEF__read__h5940;
    break;
  case (tUInt8)28u:
    DEF_rs2__h8484 = DEF__read__h5971;
    break;
  case (tUInt8)29u:
    DEF_rs2__h8484 = DEF__read__h6002;
    break;
  case (tUInt8)30u:
    DEF_rs2__h8484 = DEF__read__h6033;
    break;
  case (tUInt8)31u:
    DEF_rs2__h8484 = DEF__read__h6064;
    break;
  default:
    DEF_rs2__h8484 = 2863311530u;
  }
  DEF_rv_core_fromImem_rv_port1__read__11_BITS_19_TO_ETC___d182 = DEF_x__h7469 == (tUInt8)0u;
  switch (DEF_x__h7548) {
  case (tUInt8)0u:
  case (tUInt8)1u:
  case (tUInt8)4u:
  case (tUInt8)6u:
  case (tUInt8)25u:
    DEF_IF_rv_core_fromImem_rv_port1__read__11_BITS_6__ETC___d238 = (tUInt8)0u;
    break;
  case (tUInt8)5u:
  case (tUInt8)13u:
    DEF_IF_rv_core_fromImem_rv_port1__read__11_BITS_6__ETC___d238 = (tUInt8)3u;
    break;
  case (tUInt8)8u:
  case (tUInt8)9u:
    DEF_IF_rv_core_fromImem_rv_port1__read__11_BITS_6__ETC___d238 = (tUInt8)1u;
    break;
  case (tUInt8)24u:
    DEF_IF_rv_core_fromImem_rv_port1__read__11_BITS_6__ETC___d238 = (tUInt8)2u;
    break;
  default:
    DEF_IF_rv_core_fromImem_rv_port1__read__11_BITS_6__ETC___d238 = (tUInt8)4u;
  }
  DEF_rv_core_fromImem_rv_port1__read__11_BITS_6_TO__ETC___d199 = DEF_x__h7548 == (tUInt8)24u;
  DEF_rv_core_fromImem_rv_port1__read__11_BITS_14_TO_ETC___d120 = DEF_x__h7016 == (tUInt8)0u;
  DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_1_ETC___d243 = !DEF_rv_core_fromImem_rv_port1__read__11_BITS_14_TO_ETC___d120;
  DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_1_ETC___d287 = !DEF_rv_core_fromImem_rv_port1__read__11_BITS_19_TO_ETC___d182;
  DEF_rv_core_fromImem_rv_port1__read__11_BITS_14_TO_ETC___d121 = DEF_x__h7016 == (tUInt8)1u;
  DEF_rv_core_fromImem_rv_port1__read__11_BITS_31_TO_ETC___d183 = DEF_rv_core_fromImem_rv_port1__read__11_BITS_31_TO_20___d175 == 261u;
  switch (DEF_rv_core_fromImem_rv_port1__read__11_BITS_31_TO_20___d175) {
  case 0u:
  case 1u:
  case 770u:
    DEF_IF_rv_core_fromImem_rv_port1__read__11_BITS_31_ETC___d290 = DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_1_ETC___d287;
    break;
  default:
    DEF_IF_rv_core_fromImem_rv_port1__read__11_BITS_31_ETC___d290 = !DEF_rv_core_fromImem_rv_port1__read__11_BITS_31_TO_ETC___d183 || DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_1_ETC___d287;
  }
  switch (DEF_rv_core_fromImem_rv_port1__read__11_BITS_31_TO_20___d175) {
  case 0u:
  case 1u:
  case 770u:
    DEF_IF_rv_core_fromImem_rv_port1__read__11_BITS_31_ETC___d185 = DEF_rv_core_fromImem_rv_port1__read__11_BITS_19_TO_ETC___d182;
    break;
  default:
    DEF_IF_rv_core_fromImem_rv_port1__read__11_BITS_31_ETC___d185 = DEF_rv_core_fromImem_rv_port1__read__11_BITS_31_TO_ETC___d183 && DEF_rv_core_fromImem_rv_port1__read__11_BITS_19_TO_ETC___d182;
  }
  DEF_rv_core_fromImem_rv_port1__read__11_BITS_31_TO_ETC___d155 = DEF_x__h7305 == (tUInt8)32u;
  DEF_rv_core_fromImem_rv_port1__read__11_BITS_31_TO_ETC___d154 = DEF_x__h7305 == (tUInt8)0u;
  DEF_rv_core_fromImem_rv_port1__read__11_BITS_31_TO_ETC___d156 = DEF_rv_core_fromImem_rv_port1__read__11_BITS_31_TO_ETC___d154 || DEF_rv_core_fromImem_rv_port1__read__11_BITS_31_TO_ETC___d155;
  DEF_rv_core_fromImem_rv_port1__read__11_BITS_6_TO__ETC___d171 = DEF_x__h6951 == (tUInt8)111u;
  DEF_rv_core_fromImem_rv_port1__read__11_BITS_6_TO__ETC___d172 = DEF_x__h6951 == (tUInt8)115u;
  DEF_rv_core_fromImem_rv_port1__read__11_BITS_6_TO__ETC___d164 = DEF_x__h6951 == (tUInt8)55u;
  DEF_rv_core_fromImem_rv_port1__read__11_BITS_6_TO__ETC___d149 = DEF_x__h6951 == (tUInt8)23u;
  DEF_rv_core_fromImem_rv_port1__read__11_BITS_31_TO_ETC___d139 = DEF_x__h7102 == (tUInt8)0u;
  DEF_rv_core_fromImem_rv_port1__read__11_BITS_31_TO_ETC___d143 = DEF_x__h7102 == (tUInt8)16u;
  DEF_rv_core_fromImem_rv_port1__read__11_BITS_6_TO__ETC___d213 = DEF_x__h7548 == (tUInt8)27u;
  DEF_rv_core_fromImem_rv_port1__read__11_BITS_6_TO__ETC___d203 = DEF_x__h7548 == (tUInt8)25u;
  DEF_rv_core_fromImem_rv_port1__read__11_BITS_6_TO__ETC___d212 = DEF_x__h7548 == (tUInt8)13u;
  DEF_rv_core_fromImem_rv_port1__read__11_BITS_6_TO__ETC___d202 = DEF_x__h7548 == (tUInt8)12u;
  DEF_rv_core_fromImem_rv_port1__read__11_BITS_6_TO__ETC___d201 = DEF_x__h7548 == (tUInt8)8u;
  DEF_rv_core_fromImem_rv_port1__read__11_BITS_6_TO__ETC___d228 = DEF_x__h7548 == (tUInt8)9u;
  DEF_rv_core_fromImem_rv_port1__read__11_BITS_6_TO__ETC___d229 = DEF_rv_core_fromImem_rv_port1__read__11_BITS_6_TO__ETC___d201 || DEF_rv_core_fromImem_rv_port1__read__11_BITS_6_TO__ETC___d228;
  DEF_rv_core_fromImem_rv_port1__read__11_BITS_6_TO__ETC___d224 = DEF_x__h7548 == (tUInt8)6u;
  DEF_rv_core_fromImem_rv_port1__read__11_BITS_6_TO__ETC___d214 = DEF_x__h7548 == (tUInt8)5u;
  DEF_rv_core_fromImem_rv_port1__read__11_BITS_6_TO__ETC___d227 = DEF_rv_core_fromImem_rv_port1__read__11_BITS_6_TO__ETC___d214 || DEF_rv_core_fromImem_rv_port1__read__11_BITS_6_TO__ETC___d212;
  DEF_rv_core_fromImem_rv_port1__read__11_BITS_6_TO__ETC___d204 = DEF_x__h7548 == (tUInt8)4u;
  DEF_rv_core_fromImem_rv_port1__read__11_BITS_6_TO__ETC___d221 = DEF_x__h7548 == (tUInt8)1u;
  DEF_rv_core_fromImem_rv_port1__read__11_BITS_6_TO__ETC___d200 = DEF_x__h7548 == (tUInt8)0u;
  DEF_rv_core_fromImem_rv_port1__read__11_BITS_6_TO__ETC___d226 = (((DEF_rv_core_fromImem_rv_port1__read__11_BITS_6_TO__ETC___d200 || DEF_rv_core_fromImem_rv_port1__read__11_BITS_6_TO__ETC___d221) || DEF_rv_core_fromImem_rv_port1__read__11_BITS_6_TO__ETC___d204) || DEF_rv_core_fromImem_rv_port1__read__11_BITS_6_TO__ETC___d224) || DEF_rv_core_fromImem_rv_port1__read__11_BITS_6_TO__ETC___d203;
  DEF_rv_core_fromImem_rv_port1__read__11_BITS_14_TO_ETC___d136 = DEF_x__h7016 == (tUInt8)7u;
  DEF_rv_core_fromImem_rv_port1__read__11_BITS_11_TO_ETC___d174 = DEF_x__h7417 == (tUInt8)0u;
  DEF_rv_core_fromImem_rv_port1__read__11_BITS_14_TO_ETC___d134 = DEF_x__h7016 == (tUInt8)6u;
  DEF_rv_core_fromImem_rv_port1__read__11_BITS_14_TO_ETC___d127 = DEF_x__h7016 == (tUInt8)5u;
  DEF_rv_core_fromImem_rv_port1__read__11_BITS_14_TO_ETC___d125 = DEF_x__h7016 == (tUInt8)4u;
  DEF_rv_core_fromImem_rv_port1__read__11_BITS_14_TO_ETC___d131 = DEF_x__h7016 == (tUInt8)3u;
  DEF_rv_core_fromImem_rv_port1__read__11_BITS_14_TO_ETC___d123 = DEF_x__h7016 == (tUInt8)2u;
  switch (DEF_x__h7016) {
  case (tUInt8)0u:
  case (tUInt8)5u:
    DEF_IF_rv_core_fromImem_rv_port1__read__11_BITS_14_ETC___d163 = DEF_rv_core_fromImem_rv_port1__read__11_BITS_31_TO_ETC___d156;
    break;
  default:
    DEF_IF_rv_core_fromImem_rv_port1__read__11_BITS_14_ETC___d163 = (((((DEF_rv_core_fromImem_rv_port1__read__11_BITS_14_TO_ETC___d121 || DEF_rv_core_fromImem_rv_port1__read__11_BITS_14_TO_ETC___d123) || DEF_rv_core_fromImem_rv_port1__read__11_BITS_14_TO_ETC___d131) || DEF_rv_core_fromImem_rv_port1__read__11_BITS_14_TO_ETC___d125) || DEF_rv_core_fromImem_rv_port1__read__11_BITS_14_TO_ETC___d134) || DEF_rv_core_fromImem_rv_port1__read__11_BITS_14_TO_ETC___d136) && DEF_rv_core_fromImem_rv_port1__read__11_BITS_31_TO_ETC___d154;
  }
  DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_3_ETC___d269 = !DEF_rv_core_fromImem_rv_port1__read__11_BITS_31_TO_ETC___d154;
  DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_3_ETC___d271 = DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_3_ETC___d269 && !DEF_rv_core_fromImem_rv_port1__read__11_BITS_31_TO_ETC___d155;
  DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_3_ETC___d260 = !DEF_rv_core_fromImem_rv_port1__read__11_BITS_31_TO_ETC___d139;
  DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_1_ETC___d250 = !DEF_rv_core_fromImem_rv_port1__read__11_BITS_14_TO_ETC___d127;
  DEF_rv_core_fromImem_rv_port1__read__11_BITS_6_TO__ETC___d233 = DEF_rv_core_fromImem_rv_port1__read__11_BITS_6_TO__ETC___d226 || (DEF_rv_core_fromImem_rv_port1__read__11_BITS_6_TO__ETC___d227 || (DEF_rv_core_fromImem_rv_port1__read__11_BITS_6_TO__ETC___d229 || (DEF_rv_core_fromImem_rv_port1__read__11_BITS_6_TO__ETC___d199 || DEF_rv_core_fromImem_rv_port1__read__11_BITS_6_TO__ETC___d213)));
  DEF_rv_core_fromImem_rv_port1__read__11_BITS_6_TO__ETC___d209 = DEF_rv_core_fromImem_rv_port1__read__11_BITS_6_TO__ETC___d199 || (DEF_rv_core_fromImem_rv_port1__read__11_BITS_6_TO__ETC___d200 || (DEF_rv_core_fromImem_rv_port1__read__11_BITS_6_TO__ETC___d201 || (DEF_rv_core_fromImem_rv_port1__read__11_BITS_6_TO__ETC___d202 || (DEF_rv_core_fromImem_rv_port1__read__11_BITS_6_TO__ETC___d203 || DEF_rv_core_fromImem_rv_port1__read__11_BITS_6_TO__ETC___d204))));
  DEF_rv_core_fromImem_rv_port1__read__11_BITS_6_TO__ETC___d220 = DEF_rv_core_fromImem_rv_port1__read__11_BITS_6_TO__ETC___d212 || (DEF_rv_core_fromImem_rv_port1__read__11_BITS_6_TO__ETC___d213 || (DEF_rv_core_fromImem_rv_port1__read__11_BITS_6_TO__ETC___d200 || (DEF_rv_core_fromImem_rv_port1__read__11_BITS_6_TO__ETC___d202 || (DEF_rv_core_fromImem_rv_port1__read__11_BITS_6_TO__ETC___d203 || (DEF_rv_core_fromImem_rv_port1__read__11_BITS_6_TO__ETC___d204 || DEF_rv_core_fromImem_rv_port1__read__11_BITS_6_TO__ETC___d214)))));
  DEF_rv_core_fromImem_rv_port1__read__11_BITS_6_TO__ETC___d211 = DEF_rv_core_fromImem_rv_port1__read__11_BITS_6_TO__ETC___d199 || (DEF_rv_core_fromImem_rv_port1__read__11_BITS_6_TO__ETC___d201 || DEF_rv_core_fromImem_rv_port1__read__11_BITS_6_TO__ETC___d202);
  DEF_rv_core_fromImem_rv_port1__read__11_BITS_14_TO_ETC___d122 = DEF_rv_core_fromImem_rv_port1__read__11_BITS_14_TO_ETC___d120 || DEF_rv_core_fromImem_rv_port1__read__11_BITS_14_TO_ETC___d121;
  DEF_rv_core_fromImem_rv_port1__read__11_BITS_14_TO_ETC___d124 = DEF_rv_core_fromImem_rv_port1__read__11_BITS_14_TO_ETC___d122 || DEF_rv_core_fromImem_rv_port1__read__11_BITS_14_TO_ETC___d123;
  switch (DEF_x__h6951) {
  case (tUInt8)99u:
    DEF_IF_rv_core_fromImem_rv_port1__read__11_BITS_6__ETC___d191 = (((DEF_rv_core_fromImem_rv_port1__read__11_BITS_14_TO_ETC___d122 || DEF_rv_core_fromImem_rv_port1__read__11_BITS_14_TO_ETC___d125) || DEF_rv_core_fromImem_rv_port1__read__11_BITS_14_TO_ETC___d127) || DEF_rv_core_fromImem_rv_port1__read__11_BITS_14_TO_ETC___d134) || DEF_rv_core_fromImem_rv_port1__read__11_BITS_14_TO_ETC___d136;
    break;
  case (tUInt8)103u:
    DEF_IF_rv_core_fromImem_rv_port1__read__11_BITS_6__ETC___d191 = DEF_rv_core_fromImem_rv_port1__read__11_BITS_14_TO_ETC___d120;
    break;
  default:
    DEF_IF_rv_core_fromImem_rv_port1__read__11_BITS_6__ETC___d191 = DEF_rv_core_fromImem_rv_port1__read__11_BITS_6_TO__ETC___d171 || (DEF_rv_core_fromImem_rv_port1__read__11_BITS_6_TO__ETC___d172 && (DEF_rv_core_fromImem_rv_port1__read__11_BITS_14_TO_ETC___d120 && (DEF_rv_core_fromImem_rv_port1__read__11_BITS_11_TO_ETC___d174 && DEF_IF_rv_core_fromImem_rv_port1__read__11_BITS_31_ETC___d185)));
  }
  switch (DEF_x__h6951) {
  case (tUInt8)35u:
    DEF_IF_rv_core_fromImem_rv_port1__read__11_BITS_6__ETC___d194 = DEF_rv_core_fromImem_rv_port1__read__11_BITS_14_TO_ETC___d124;
    break;
  case (tUInt8)51u:
    DEF_IF_rv_core_fromImem_rv_port1__read__11_BITS_6__ETC___d194 = DEF_IF_rv_core_fromImem_rv_port1__read__11_BITS_14_ETC___d163;
    break;
  default:
    DEF_IF_rv_core_fromImem_rv_port1__read__11_BITS_6__ETC___d194 = DEF_rv_core_fromImem_rv_port1__read__11_BITS_6_TO__ETC___d164 || DEF_IF_rv_core_fromImem_rv_port1__read__11_BITS_6__ETC___d191;
  }
  DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_6_ETC___d307 = !DEF_rv_core_fromImem_rv_port1__read__11_BITS_6_TO__ETC___d203;
  DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_6_ETC___d308 = !DEF_rv_core_fromImem_rv_port1__read__11_BITS_6_TO__ETC___d204;
  DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_6_ETC___d316 = !DEF_rv_core_fromImem_rv_port1__read__11_BITS_6_TO__ETC___d212;
  DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_6_ETC___d317 = !DEF_rv_core_fromImem_rv_port1__read__11_BITS_6_TO__ETC___d213;
  DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_6_ETC___d318 = !DEF_rv_core_fromImem_rv_port1__read__11_BITS_6_TO__ETC___d214;
  DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_6_ETC___d331 = DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_6_ETC___d318 && DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_6_ETC___d316;
  DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_6_ETC___d303 = !DEF_rv_core_fromImem_rv_port1__read__11_BITS_6_TO__ETC___d199;
  DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_6_ETC___d304 = !DEF_rv_core_fromImem_rv_port1__read__11_BITS_6_TO__ETC___d200;
  DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_6_ETC___d330 = (((DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_6_ETC___d304 && !DEF_rv_core_fromImem_rv_port1__read__11_BITS_6_TO__ETC___d221) && DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_6_ETC___d308) && !DEF_rv_core_fromImem_rv_port1__read__11_BITS_6_TO__ETC___d224) && DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_6_ETC___d307;
  DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_6_ETC___d341 = DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_6_ETC___d330 && (DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_6_ETC___d303 && DEF_rv_core_fromImem_rv_port1__read__11_BITS_6_TO__ETC___d227);
  DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_6_ETC___d339 = DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_6_ETC___d330 && (DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_6_ETC___d331 && DEF_rv_core_fromImem_rv_port1__read__11_BITS_6_TO__ETC___d229);
  DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_6_ETC___d305 = !DEF_rv_core_fromImem_rv_port1__read__11_BITS_6_TO__ETC___d201;
  DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_6_ETC___d333 = DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_6_ETC___d305 && !DEF_rv_core_fromImem_rv_port1__read__11_BITS_6_TO__ETC___d228;
  DEF_rv_core_fromImem_rv_port1__read__11_BITS_6_TO__ETC___d346 = (DEF_rv_core_fromImem_rv_port1__read__11_BITS_6_TO__ETC___d229 || DEF_rv_core_fromImem_rv_port1__read__11_BITS_6_TO__ETC___d213) && (DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_6_ETC___d330 && (DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_6_ETC___d333 && (DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_6_ETC___d303 && DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_6_ETC___d331)));
  DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_6_ETC___d337 = DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_6_ETC___d330 && (DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_6_ETC___d331 && (DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_6_ETC___d333 && (DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_6_ETC___d303 && DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_6_ETC___d317)));
  DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_6_ETC___d306 = !DEF_rv_core_fromImem_rv_port1__read__11_BITS_6_TO__ETC___d202;
  DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_6_ETC___d324 = DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_6_ETC___d316 && (DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_6_ETC___d317 && (DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_6_ETC___d304 && (DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_6_ETC___d306 && (DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_6_ETC___d307 && (DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_6_ETC___d308 && DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_6_ETC___d318)))));
  DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_6_ETC___d313 = DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_6_ETC___d303 && (DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_6_ETC___d304 && (DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_6_ETC___d305 && (DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_6_ETC___d306 && (DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_6_ETC___d307 && DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_6_ETC___d308))));
  DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_6_ETC___d315 = DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_6_ETC___d303 && (DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_6_ETC___d305 && DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_6_ETC___d306);
  DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_1_ETC___d258 = !DEF_rv_core_fromImem_rv_port1__read__11_BITS_14_TO_ETC___d136;
  DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_1_ETC___d256 = !DEF_rv_core_fromImem_rv_port1__read__11_BITS_14_TO_ETC___d134;
  DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_1_ETC___d248 = !DEF_rv_core_fromImem_rv_port1__read__11_BITS_14_TO_ETC___d125;
  DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_1_ETC___d253 = !DEF_rv_core_fromImem_rv_port1__read__11_BITS_14_TO_ETC___d131;
  DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_1_ETC___d246 = !DEF_rv_core_fromImem_rv_port1__read__11_BITS_14_TO_ETC___d123;
  DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_1_ETC___d244 = !DEF_rv_core_fromImem_rv_port1__read__11_BITS_14_TO_ETC___d121;
  switch (DEF_x__h7016) {
  case (tUInt8)0u:
  case (tUInt8)5u:
    DEF_IF_rv_core_fromImem_rv_port1__read__11_BITS_14_ETC___d278 = DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_3_ETC___d271;
    break;
  default:
    DEF_IF_rv_core_fromImem_rv_port1__read__11_BITS_14_ETC___d278 = (((((DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_1_ETC___d244 && DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_1_ETC___d246) && DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_1_ETC___d253) && DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_1_ETC___d248) && DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_1_ETC___d256) && DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_1_ETC___d258) || DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_3_ETC___d269;
  }
  DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_1_ETC___d245 = DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_1_ETC___d243 && DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_1_ETC___d244;
  DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_1_ETC___d247 = DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_1_ETC___d245 && DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_1_ETC___d246;
  switch (DEF_x__h6951) {
  case (tUInt8)99u:
    DEF_IF_rv_core_fromImem_rv_port1__read__11_BITS_6__ETC___d296 = (((DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_1_ETC___d245 && DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_1_ETC___d248) && DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_1_ETC___d250) && DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_1_ETC___d256) && DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_1_ETC___d258;
    break;
  case (tUInt8)103u:
    DEF_IF_rv_core_fromImem_rv_port1__read__11_BITS_6__ETC___d296 = DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_1_ETC___d243;
    break;
  default:
    DEF_IF_rv_core_fromImem_rv_port1__read__11_BITS_6__ETC___d296 = !DEF_rv_core_fromImem_rv_port1__read__11_BITS_6_TO__ETC___d171 && (!DEF_rv_core_fromImem_rv_port1__read__11_BITS_6_TO__ETC___d172 || (DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_1_ETC___d243 || (!DEF_rv_core_fromImem_rv_port1__read__11_BITS_11_TO_ETC___d174 || DEF_IF_rv_core_fromImem_rv_port1__read__11_BITS_31_ETC___d290)));
  }
  switch (DEF_x__h6951) {
  case (tUInt8)35u:
    DEF_IF_rv_core_fromImem_rv_port1__read__11_BITS_6__ETC___d299 = DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_1_ETC___d247;
    break;
  case (tUInt8)51u:
    DEF_IF_rv_core_fromImem_rv_port1__read__11_BITS_6__ETC___d299 = DEF_IF_rv_core_fromImem_rv_port1__read__11_BITS_14_ETC___d278;
    break;
  default:
    DEF_IF_rv_core_fromImem_rv_port1__read__11_BITS_6__ETC___d299 = !DEF_rv_core_fromImem_rv_port1__read__11_BITS_6_TO__ETC___d164 && DEF_IF_rv_core_fromImem_rv_port1__read__11_BITS_6__ETC___d296;
  }
  switch (DEF_x__h6951) {
  case (tUInt8)3u:
    DEF_IF_rv_core_fromImem_rv_port1__read__11_BITS_6__ETC___d302 = (DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_1_ETC___d247 && DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_1_ETC___d248) && DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_1_ETC___d250;
    break;
  case (tUInt8)19u:
    DEF_IF_rv_core_fromImem_rv_port1__read__11_BITS_6__ETC___d302 = (((((DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_1_ETC___d243 && DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_1_ETC___d246) && DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_1_ETC___d253) && DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_1_ETC___d248) && DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_1_ETC___d256) && DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_1_ETC___d258) && (DEF_rv_core_fromImem_rv_port1__read__11_BITS_14_TO_ETC___d121 ? DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_3_ETC___d260 || DEF_rv_core_fromImem_rv_port1__read__11_BIT_25___d140 : DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_1_ETC___d250 || ((DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_3_ETC___d260 && !DEF_rv_core_fromImem_rv_port1__read__11_BITS_31_TO_ETC___d143) || DEF_rv_core_fromImem_rv_port1__read__11_BIT_25___d140));
    break;
  default:
    DEF_IF_rv_core_fromImem_rv_port1__read__11_BITS_6__ETC___d302 = !DEF_rv_core_fromImem_rv_port1__read__11_BITS_6_TO__ETC___d149 && DEF_IF_rv_core_fromImem_rv_port1__read__11_BITS_6__ETC___d299;
  }
  DEF_NOT_rv_core_fromImem_rv_port1__read__11_BIT_25_40___d141 = !DEF_rv_core_fromImem_rv_port1__read__11_BIT_25___d140;
  switch (DEF_x__h6951) {
  case (tUInt8)3u:
    DEF_IF_rv_core_fromImem_rv_port1__read__11_BITS_6__ETC___d197 = (DEF_rv_core_fromImem_rv_port1__read__11_BITS_14_TO_ETC___d124 || DEF_rv_core_fromImem_rv_port1__read__11_BITS_14_TO_ETC___d125) || DEF_rv_core_fromImem_rv_port1__read__11_BITS_14_TO_ETC___d127;
    break;
  case (tUInt8)19u:
    DEF_IF_rv_core_fromImem_rv_port1__read__11_BITS_6__ETC___d197 = (((((DEF_rv_core_fromImem_rv_port1__read__11_BITS_14_TO_ETC___d120 || DEF_rv_core_fromImem_rv_port1__read__11_BITS_14_TO_ETC___d123) || DEF_rv_core_fromImem_rv_port1__read__11_BITS_14_TO_ETC___d131) || DEF_rv_core_fromImem_rv_port1__read__11_BITS_14_TO_ETC___d125) || DEF_rv_core_fromImem_rv_port1__read__11_BITS_14_TO_ETC___d134) || DEF_rv_core_fromImem_rv_port1__read__11_BITS_14_TO_ETC___d136) || (DEF_rv_core_fromImem_rv_port1__read__11_BITS_14_TO_ETC___d121 ? DEF_rv_core_fromImem_rv_port1__read__11_BITS_31_TO_ETC___d139 && DEF_NOT_rv_core_fromImem_rv_port1__read__11_BIT_25_40___d141 : DEF_rv_core_fromImem_rv_port1__read__11_BITS_14_TO_ETC___d127 && ((DEF_rv_core_fromImem_rv_port1__read__11_BITS_31_TO_ETC___d139 || DEF_rv_core_fromImem_rv_port1__read__11_BITS_31_TO_ETC___d143) && DEF_NOT_rv_core_fromImem_rv_port1__read__11_BIT_25_40___d141));
    break;
  default:
    DEF_IF_rv_core_fromImem_rv_port1__read__11_BITS_6__ETC___d197 = DEF_rv_core_fromImem_rv_port1__read__11_BITS_6_TO__ETC___d149 || DEF_IF_rv_core_fromImem_rv_port1__read__11_BITS_6__ETC___d194;
  }
  DEF__0_CONCAT_DONTCARE___d116.set_bits_in_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_bits_in_word8(2u,
												       0u,
												       5u),
						 2u,
						 0u,
						 5u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(1u),
								    1u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(0u),
										       0u);
  DEF_IF_rv_core_fromImem_rv_port1__read__11_BITS_6__ETC___d242 = 1099511627775llu & (((((((((tUInt64)(DEF_IF_rv_core_fromImem_rv_port1__read__11_BITS_6__ETC___d197)) << 39u) | (((tUInt64)(DEF_rv_core_fromImem_rv_port1__read__11_BITS_6_TO__ETC___d209)) << 38u)) | (((tUInt64)(DEF_rv_core_fromImem_rv_port1__read__11_BITS_6_TO__ETC___d211)) << 37u)) | (((tUInt64)(DEF_rv_core_fromImem_rv_port1__read__11_BITS_6_TO__ETC___d220)) << 36u)) | (((tUInt64)(DEF_rv_core_fromImem_rv_port1__read__11_BITS_6_TO__ETC___d233)) << 35u)) | (((tUInt64)(DEF_IF_rv_core_fromImem_rv_port1__read__11_BITS_6__ETC___d238)) << 32u)) | (tUInt64)(DEF_instr__h6902));
  INST_rv_core_fromImem_rv.METH_port1__write(DEF__0_CONCAT_DONTCARE___d116);
  INST_rv_core_dInst.METH_write(DEF_IF_rv_core_fromImem_rv_port1__read__11_BITS_6__ETC___d242);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    dollar_write(sim_hdl, this, "s", &__str_literal_4);
    dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_6);
    if (DEF_IF_rv_core_fromImem_rv_port1__read__11_BITS_6__ETC___d302)
      dollar_write(sim_hdl, this, "s", &__str_literal_7);
    if (DEF_IF_rv_core_fromImem_rv_port1__read__11_BITS_6__ETC___d197)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    dollar_write(sim_hdl, this, "s,s", &__str_literal_9, &__str_literal_10);
    if (DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_6_ETC___d313)
      dollar_write(sim_hdl, this, "s", &__str_literal_7);
    if (DEF_rv_core_fromImem_rv_port1__read__11_BITS_6_TO__ETC___d209)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    dollar_write(sim_hdl, this, "s,s", &__str_literal_9, &__str_literal_11);
    if (DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_6_ETC___d315)
      dollar_write(sim_hdl, this, "s", &__str_literal_7);
    if (DEF_rv_core_fromImem_rv_port1__read__11_BITS_6_TO__ETC___d211)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    dollar_write(sim_hdl, this, "s,s", &__str_literal_9, &__str_literal_12);
    if (DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_6_ETC___d324)
      dollar_write(sim_hdl, this, "s", &__str_literal_7);
    if (DEF_rv_core_fromImem_rv_port1__read__11_BITS_6_TO__ETC___d220)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    dollar_write(sim_hdl, this, "s,s", &__str_literal_9, &__str_literal_13);
    if (DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_6_ETC___d337)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_14, &__str_literal_15);
    if (DEF_rv_core_fromImem_rv_port1__read__11_BITS_6_TO__ETC___d233)
      dollar_write(sim_hdl, this, "s", &__str_literal_16);
    if (DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_6_ETC___d337)
      dollar_write(sim_hdl, this, "s", &__str_literal_15);
    if (DEF_rv_core_fromImem_rv_port1__read__11_BITS_6_TO__ETC___d226)
      dollar_write(sim_hdl, this, "s", &__str_literal_17);
    if (DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_6_ETC___d339)
      dollar_write(sim_hdl, this, "s", &__str_literal_18);
    if (DEF_rv_core_fromImem_rv_port1__read__11_BITS_6_TO__ETC___d199)
      dollar_write(sim_hdl, this, "s", &__str_literal_19);
    if (DEF_NOT_rv_core_fromImem_rv_port1__read__11_BITS_6_ETC___d341)
      dollar_write(sim_hdl, this, "s", &__str_literal_20);
    if (DEF_rv_core_fromImem_rv_port1__read__11_BITS_6_TO__ETC___d346)
      dollar_write(sim_hdl, this, "s", &__str_literal_21);
    dollar_write(sim_hdl, this, "s,s", &__str_literal_9, &__str_literal_22);
    dollar_write(sim_hdl, this, "s,32,s", &__str_literal_23, DEF_instr__h6902, &__str_literal_24);
    dollar_write(sim_hdl, this, "s", &__str_literal_25);
    dollar_write(sim_hdl, this, "s", &__str_literal_26);
    dollar_write(sim_hdl, this, "s,32", &__str_literal_23, DEF_pc__h11378);
    dollar_write(sim_hdl, this, "s,5", &__str_literal_23, DEF_x__h7469);
    dollar_write(sim_hdl, this, "s,32", &__str_literal_23, DEF_rs1__h8483);
    dollar_write(sim_hdl, this, "s,5", &__str_literal_23, DEF_rs2_idx__h8482);
    dollar_write(sim_hdl, this, "s,32", &__str_literal_23, DEF_rs2__h8484);
    dollar_write(sim_hdl, this, "s", &__str_literal_25);
  }
  INST_rv_core_rv1.METH_write(DEF_rs1__h8483);
  INST_rv_core_rv2.METH_write(DEF_rs2__h8484);
  INST_rv_core_state.METH_write((tUInt8)2u);
}

void MOD_mktop_bsv::RL_rv_core_execute()
{
  tUInt8 DEF_NOT_rv_core_dInst_86_BIT_6_87_76_AND_rv_core_d_ETC___d577;
  tUInt32 DEF_value__h10672;
  tUInt8 DEF_shift_amount__h9971;
  tUInt8 DEF_x__h11660;
  tUInt8 DEF_x__h11653;
  tUInt8 DEF_NOT_IF_rv_core_dInst_86_BITS_6_TO_4_04_EQ_0b11_ETC___d537;
  tUInt8 DEF_NOT_rv_core_dInst_86_BIT_6_87_76_AND_rv_core_d_ETC___d478;
  tUInt8 DEF_NOT_rv_core_dInst_86_BIT_6_87_76_AND_rv_core_d_ETC___d503;
  tUInt8 DEF_rv_core_rv1_92_PLUS_IF_rv_core_dInst_86_BIT_35_ETC___d434;
  tUInt8 DEF_rv_core_rv1_92_PLUS_IF_rv_core_dInst_86_BIT_35_ETC___d435;
  tUInt8 DEF_rv_core_rv1_92_PLUS_IF_rv_core_dInst_86_BIT_35_ETC___d436;
  tUInt8 DEF_rv_core_rv1_92_ULT_rv_core_rv2_93___d524;
  tUInt8 DEF_rv_core_rv1_92_SLT_rv_core_rv2_93___d520;
  tUInt8 DEF_rv_core_rv1_92_EQ_rv_core_rv2_93___d516;
  tUInt8 DEF_IF_rv_core_dInst_86_BITS_13_TO_12_80_EQ_0b0_81_ETC___d490;
  tUInt8 DEF_req_byte_en__h10479;
  tUInt32 DEF_value__h10674;
  tUInt32 DEF_x__h11324;
  tUInt8 DEF_IF_rv_core_dInst_86_BITS_14_TO_12_14_EQ_0b0_15_ETC___d530;
  tUInt32 DEF__theResult___snd__h11152;
  tUInt32 DEF_nextPC__h11135;
  tUInt32 DEF__theResult___snd__h11133;
  tUInt32 DEF_incPC__h10969;
  tUInt32 DEF__theResult___snd__h11067;
  tUInt8 DEF_rv_core_dInst_86_BITS_6_TO_4_04_EQ_0b110___d505;
  tUInt32 DEF_nextPc__h10952;
  tUInt32 DEF_rd_val__h11502;
  tUInt32 DEF_nextPC__h11069;
  tUInt32 DEF_data__h9903;
  tUInt8 DEF_rv_core_dInst_86_BIT_2___d506;
  tUInt8 DEF_rv_core_dInst_86_BIT_3___d507;
  tUInt8 DEF_rv_core_dInst_86_BIT_5___d479;
  tUInt8 DEF_rv_core_dInst_86_BIT_30___d541;
  tUInt8 DEF_offset__h9908;
  tUInt8 DEF_size__h9906;
  tUInt8 DEF_funct3__h10970;
  tUInt32 DEF_alu_src2__h11499;
  tUInt8 DEF_shamt__h11505;
  tUInt32 DEF_rs2_val__h11377;
  DEF_rv_core_dInst___d386 = INST_rv_core_dInst.METH_read();
  DEF_rv_core_dInst_86_BIT_6___d387 = (tUInt8)((tUInt8)1u & (DEF_rv_core_dInst___d386 >> 6u));
  DEF_rs2_val__h11377 = INST_rv_core_rv2.METH_read();
  DEF_rs1_val__h11376 = INST_rv_core_rv1.METH_read();
  DEF_pc__h11378 = INST_rv_core_pc.METH_read();
  DEF__read_inst__h9754 = (tUInt32)(DEF_rv_core_dInst___d386);
  DEF_x__h10044 = (tUInt32)(4095u & (DEF_rv_core_dInst___d386 >> 20u));
  DEF_rv_core_dInst_86_BITS_11_TO_7___d403 = (tUInt8)((tUInt8)31u & (DEF_rv_core_dInst___d386 >> 7u));
  DEF_rv_core_dInst_86_BITS_34_TO_32___d394 = (tUInt8)((tUInt8)7u & (DEF_rv_core_dInst___d386 >> 32u));
  DEF_funct3__h10970 = (tUInt8)((tUInt8)7u & (DEF_rv_core_dInst___d386 >> 12u));
  DEF_size__h9906 = (tUInt8)((tUInt8)3u & (DEF_rv_core_dInst___d386 >> 12u));
  DEF_rv_core_dInst_86_BIT_39___d450 = (tUInt8)(DEF_rv_core_dInst___d386 >> 39u);
  DEF_rv_core_dInst_86_BIT_38___d452 = (tUInt8)((tUInt8)1u & (DEF_rv_core_dInst___d386 >> 38u));
  DEF_rv_core_dInst_86_BIT_37___d454 = (tUInt8)((tUInt8)1u & (DEF_rv_core_dInst___d386 >> 37u));
  DEF_rv_core_dInst_86_BIT_36___d456 = (tUInt8)((tUInt8)1u & (DEF_rv_core_dInst___d386 >> 36u));
  DEF_rv_core_dInst_86_BIT_35___d393 = (tUInt8)((tUInt8)1u & (DEF_rv_core_dInst___d386 >> 35u));
  DEF_rv_core_dInst_86_BIT_31___d408 = (tUInt8)((tUInt8)1u & (DEF_rv_core_dInst___d386 >> 31u));
  DEF_rv_core_dInst_86_BIT_30___d541 = (tUInt8)((tUInt8)1u & (DEF_rv_core_dInst___d386 >> 30u));
  DEF_rv_core_dInst_86_BIT_5___d479 = (tUInt8)((tUInt8)1u & (DEF_rv_core_dInst___d386 >> 5u));
  DEF_rv_core_dInst_86_BIT_3___d507 = (tUInt8)((tUInt8)1u & (DEF_rv_core_dInst___d386 >> 3u));
  DEF_rv_core_dInst_86_BIT_2___d506 = (tUInt8)((tUInt8)1u & (DEF_rv_core_dInst___d386 >> 2u));
  DEF_rv_core_dInst_86_BITS_6_TO_4_04_EQ_0b110___d505 = ((tUInt8)((tUInt8)7u & (DEF_rv_core_dInst___d386 >> 4u))) == (tUInt8)6u;
  DEF_incPC__h10969 = DEF_pc__h11378 + 4u;
  DEF_IF_rv_core_dInst_86_BIT_35_93_THEN_rv_core_dIn_ETC___d395 = DEF_rv_core_dInst_86_BITS_34_TO_32___d394;
  DEF_rv_core_rv1_92_EQ_rv_core_rv2_93___d516 = DEF_rs1_val__h11376 == DEF_rs2_val__h11377;
  DEF_rv_core_rv1_92_SLT_rv_core_rv2_93___d520 = primSLT8(1u,
							  32u,
							  (tUInt32)(DEF_rs1_val__h11376),
							  32u,
							  (tUInt32)(DEF_rs2_val__h11377));
  DEF_rv_core_rv1_92_ULT_rv_core_rv2_93___d524 = DEF_rs1_val__h11376 < DEF_rs2_val__h11377;
  switch (DEF_funct3__h10970) {
  case (tUInt8)0u:
    DEF_IF_rv_core_dInst_86_BITS_14_TO_12_14_EQ_0b0_15_ETC___d530 = DEF_rv_core_rv1_92_EQ_rv_core_rv2_93___d516;
    break;
  case (tUInt8)1u:
    DEF_IF_rv_core_dInst_86_BITS_14_TO_12_14_EQ_0b0_15_ETC___d530 = !DEF_rv_core_rv1_92_EQ_rv_core_rv2_93___d516;
    break;
  case (tUInt8)4u:
    DEF_IF_rv_core_dInst_86_BITS_14_TO_12_14_EQ_0b0_15_ETC___d530 = DEF_rv_core_rv1_92_SLT_rv_core_rv2_93___d520;
    break;
  case (tUInt8)5u:
    DEF_IF_rv_core_dInst_86_BITS_14_TO_12_14_EQ_0b0_15_ETC___d530 = !DEF_rv_core_rv1_92_SLT_rv_core_rv2_93___d520;
    break;
  case (tUInt8)6u:
    DEF_IF_rv_core_dInst_86_BITS_14_TO_12_14_EQ_0b0_15_ETC___d530 = DEF_rv_core_rv1_92_ULT_rv_core_rv2_93___d524;
    break;
  default:
    DEF_IF_rv_core_dInst_86_BITS_14_TO_12_14_EQ_0b0_15_ETC___d530 = !DEF_rv_core_rv1_92_ULT_rv_core_rv2_93___d524;
  }
  DEF_rv_core_dInst_86_BITS_34_TO_32_94_EQ_3___d465 = DEF_rv_core_dInst_86_BITS_34_TO_32___d394 == (tUInt8)3u;
  DEF_rv_core_dInst_86_BITS_34_TO_32_94_EQ_2___d463 = DEF_rv_core_dInst_86_BITS_34_TO_32___d394 == (tUInt8)2u;
  DEF_rv_core_dInst_86_BITS_34_TO_32_94_EQ_1___d461 = DEF_rv_core_dInst_86_BITS_34_TO_32___d394 == (tUInt8)1u;
  DEF_rv_core_dInst_86_BITS_34_TO_32_94_EQ_0___d459 = DEF_rv_core_dInst_86_BITS_34_TO_32___d394 == (tUInt8)0u;
  DEF_rv_core_dInst_86_BITS_4_TO_3_88_EQ_0b0___d389 = ((tUInt8)((tUInt8)3u & (DEF_rv_core_dInst___d386 >> 3u))) == (tUInt8)0u;
  DEF_NOT_rv_core_dInst_86_BIT_6_87_76_AND_rv_core_d_ETC___d477 = !DEF_rv_core_dInst_86_BIT_6___d387 && DEF_rv_core_dInst_86_BITS_4_TO_3_88_EQ_0b0___d389;
  DEF_NOT_rv_core_dInst_86_BIT_36_56___d457 = !DEF_rv_core_dInst_86_BIT_36___d456;
  DEF_NOT_rv_core_dInst_86_BIT_39_50___d451 = !DEF_rv_core_dInst_86_BIT_39___d450;
  DEF_rv_core_dInst_86_BIT_35_93_AND_NOT_rv_core_dIn_ETC___d474 = DEF_rv_core_dInst_86_BIT_35___d393 && (!DEF_rv_core_dInst_86_BITS_34_TO_32_94_EQ_0___d459 && (!DEF_rv_core_dInst_86_BITS_34_TO_32_94_EQ_1___d461 && (!DEF_rv_core_dInst_86_BITS_34_TO_32_94_EQ_2___d463 && !DEF_rv_core_dInst_86_BITS_34_TO_32_94_EQ_3___d465)));
  DEF_rv_core_dInst_86_BIT_35_93_AND_rv_core_dInst_8_ETC___d464 = DEF_rv_core_dInst_86_BIT_35___d393 && DEF_rv_core_dInst_86_BITS_34_TO_32_94_EQ_2___d463;
  DEF_rv_core_dInst_86_BIT_35_93_AND_rv_core_dInst_8_ETC___d466 = DEF_rv_core_dInst_86_BIT_35___d393 && DEF_rv_core_dInst_86_BITS_34_TO_32_94_EQ_3___d465;
  DEF_rv_core_dInst_86_BIT_35_93_AND_rv_core_dInst_8_ETC___d462 = DEF_rv_core_dInst_86_BIT_35___d393 && DEF_rv_core_dInst_86_BITS_34_TO_32_94_EQ_1___d461;
  DEF_NOT_rv_core_dInst_86_BIT_35_93___d458 = !DEF_rv_core_dInst_86_BIT_35___d393;
  DEF_rv_core_dInst_86_BIT_35_93_AND_rv_core_dInst_8_ETC___d460 = DEF_rv_core_dInst_86_BIT_35___d393 && DEF_rv_core_dInst_86_BITS_34_TO_32_94_EQ_0___d459;
  DEF_NOT_rv_core_dInst_86_BIT_37_54___d455 = !DEF_rv_core_dInst_86_BIT_37___d454;
  DEF_NOT_rv_core_dInst_86_BIT_38_52___d453 = !DEF_rv_core_dInst_86_BIT_38___d452;
  DEF_x__h10321 = 2097151u & (((((((tUInt32)(DEF_rv_core_dInst_86_BIT_31___d408)) << 20u) | (((tUInt32)((tUInt8)((tUInt8)255u & (DEF_rv_core_dInst___d386 >> 12u)))) << 12u)) | (((tUInt32)((tUInt8)((tUInt8)1u & (DEF_rv_core_dInst___d386 >> 20u)))) << 11u)) | (((tUInt32)(1023u & (DEF_rv_core_dInst___d386 >> 21u))) << 1u)) | (tUInt32)((tUInt8)0u));
  DEF_x__h10160 = 8191u & (((((((tUInt32)(DEF_rv_core_dInst_86_BIT_31___d408)) << 12u) | (((tUInt32)((tUInt8)((tUInt8)1u & (DEF_rv_core_dInst___d386 >> 7u)))) << 11u)) | (((tUInt32)((tUInt8)((tUInt8)63u & (DEF_rv_core_dInst___d386 >> 25u)))) << 5u)) | (((tUInt32)((tUInt8)((tUInt8)15u & (DEF_rv_core_dInst___d386 >> 8u)))) << 1u)) | (tUInt32)((tUInt8)0u));
  DEF_x__h10091 = 4095u & ((((tUInt32)((tUInt8)((tUInt8)127u & (DEF_rv_core_dInst___d386 >> 25u)))) << 5u) | (tUInt32)(DEF_rv_core_dInst_86_BITS_11_TO_7___d403));
  DEF_imm__h9901 = DEF_rv_core_dInst_86_BIT_35___d393 && DEF_IF_rv_core_dInst_86_BIT_35_93_THEN_rv_core_dIn_ETC___d395 == (tUInt8)0u ? primSignExt32(32u,
																		     12u,
																		     (tUInt32)(DEF_x__h10044)) : (DEF_rv_core_dInst_86_BIT_35___d393 && DEF_IF_rv_core_dInst_86_BIT_35_93_THEN_rv_core_dIn_ETC___d395 == (tUInt8)1u ? primSignExt32(32u,
																																						    12u,
																																						    (tUInt32)(DEF_x__h10091)) : (DEF_rv_core_dInst_86_BIT_35___d393 && DEF_IF_rv_core_dInst_86_BIT_35_93_THEN_rv_core_dIn_ETC___d395 == (tUInt8)2u ? primSignExt32(32u,
																																																										   13u,
																																																										   (tUInt32)(DEF_x__h10160)) : (DEF_rv_core_dInst_86_BIT_35___d393 && DEF_IF_rv_core_dInst_86_BIT_35_93_THEN_rv_core_dIn_ETC___d395 == (tUInt8)3u ? ((tUInt32)(1048575u & (DEF_rv_core_dInst___d386 >> 12u))) << 12u : (DEF_rv_core_dInst_86_BIT_35___d393 && DEF_IF_rv_core_dInst_86_BIT_35_93_THEN_rv_core_dIn_ETC___d395 == (tUInt8)4u ? primSignExt32(32u,
																																																																																																					  21u,
																																																																																																					  (tUInt32)(DEF_x__h10321)) : 0u))));
  DEF_rv_core_rv1_92_PLUS_IF_rv_core_dInst_86_BIT_35_ETC___d432 = DEF_rs1_val__h11376 + DEF_imm__h9901;
  DEF_rv_core_rv1_92_PLUS_IF_rv_core_dInst_86_BIT_35_ETC___d433 = (tUInt32)(DEF_rv_core_rv1_92_PLUS_IF_rv_core_dInst_86_BIT_35_ETC___d432 >> 2u);
  DEF_alu_src2__h11499 = DEF_rv_core_dInst_86_BIT_5___d479 ? DEF_rs2_val__h11377 : DEF_imm__h9901;
  DEF_shamt__h11505 = (tUInt8)((tUInt8)31u & DEF_alu_src2__h11499);
  DEF_offset__h9908 = (tUInt8)((tUInt8)3u & DEF_rv_core_rv1_92_PLUS_IF_rv_core_dInst_86_BIT_35_ETC___d432);
  DEF_nextPC__h11069 = DEF_pc__h11378 + DEF_imm__h9901;
  DEF_nextPC__h11135 = (((tUInt32)(DEF_rv_core_rv1_92_PLUS_IF_rv_core_dInst_86_BIT_35_ETC___d432 >> 1u)) << 1u) | (tUInt32)((tUInt8)0u);
  DEF__theResult___snd__h11152 = DEF_IF_rv_core_dInst_86_BITS_14_TO_12_14_EQ_0b0_15_ETC___d530 ? DEF_nextPC__h11069 : DEF_incPC__h10969;
  DEF__theResult___snd__h11133 = DEF_rv_core_dInst_86_BIT_2___d506 && !DEF_rv_core_dInst_86_BIT_3___d507 ? DEF_nextPC__h11135 : DEF__theResult___snd__h11152;
  DEF__theResult___snd__h11067 = DEF_rv_core_dInst_86_BIT_2___d506 && DEF_rv_core_dInst_86_BIT_3___d507 ? DEF_nextPC__h11069 : DEF__theResult___snd__h11133;
  DEF_nextPc__h10952 = DEF_rv_core_dInst_86_BITS_6_TO_4_04_EQ_0b110___d505 ? DEF__theResult___snd__h11067 : DEF_incPC__h10969;
  switch (DEF_size__h9906) {
  case (tUInt8)0u:
    DEF_IF_rv_core_dInst_86_BITS_13_TO_12_80_EQ_0b0_81_ETC___d490 = primShiftL8(4u,
										4u,
										(tUInt8)1u,
										2u,
										(tUInt8)(DEF_offset__h9908));
    break;
  case (tUInt8)1u:
    DEF_IF_rv_core_dInst_86_BITS_13_TO_12_80_EQ_0b0_81_ETC___d490 = primShiftL8(4u,
										4u,
										(tUInt8)3u,
										2u,
										(tUInt8)(DEF_offset__h9908));
    break;
  case (tUInt8)2u:
    DEF_IF_rv_core_dInst_86_BITS_13_TO_12_80_EQ_0b0_81_ETC___d490 = primShiftL8(4u,
										4u,
										(tUInt8)15u,
										2u,
										(tUInt8)(DEF_offset__h9908));
    break;
  default:
    DEF_IF_rv_core_dInst_86_BITS_13_TO_12_80_EQ_0b0_81_ETC___d490 = (tUInt8)0u;
  }
  DEF_req_byte_en__h10479 = DEF_rv_core_dInst_86_BIT_5___d479 ? DEF_IF_rv_core_dInst_86_BITS_13_TO_12_80_EQ_0b0_81_ETC___d490 : (tUInt8)0u;
  DEF_rv_core_rv1_92_PLUS_IF_rv_core_dInst_86_BIT_35_ETC___d436 = DEF_rv_core_rv1_92_PLUS_IF_rv_core_dInst_86_BIT_35_ETC___d433 == 1006649342u;
  DEF_rv_core_rv1_92_PLUS_IF_rv_core_dInst_86_BIT_35_ETC___d435 = DEF_rv_core_rv1_92_PLUS_IF_rv_core_dInst_86_BIT_35_ETC___d433 == 1006649341u;
  DEF_rv_core_rv1_92_PLUS_IF_rv_core_dInst_86_BIT_35_ETC___d434 = DEF_rv_core_rv1_92_PLUS_IF_rv_core_dInst_86_BIT_35_ETC___d433 == 1006649340u;
  DEF_NOT_rv_core_dInst_86_BIT_6_87_76_AND_rv_core_d_ETC___d503 = DEF_NOT_rv_core_dInst_86_BIT_6_87_76_AND_rv_core_d_ETC___d477 && (!DEF_rv_core_rv1_92_PLUS_IF_rv_core_dInst_86_BIT_35_ETC___d434 && (!DEF_rv_core_rv1_92_PLUS_IF_rv_core_dInst_86_BIT_35_ETC___d435 && !DEF_rv_core_rv1_92_PLUS_IF_rv_core_dInst_86_BIT_35_ETC___d436));
  DEF_NOT_rv_core_dInst_86_BIT_6_87_76_AND_rv_core_d_ETC___d478 = DEF_NOT_rv_core_dInst_86_BIT_6_87_76_AND_rv_core_d_ETC___d477 && (DEF_rv_core_rv1_92_PLUS_IF_rv_core_dInst_86_BIT_35_ETC___d434 || (DEF_rv_core_rv1_92_PLUS_IF_rv_core_dInst_86_BIT_35_ETC___d435 || DEF_rv_core_rv1_92_PLUS_IF_rv_core_dInst_86_BIT_35_ETC___d436));
  DEF_NOT_IF_rv_core_dInst_86_BITS_6_TO_4_04_EQ_0b11_ETC___d537 = !(DEF_nextPc__h10952 == DEF_incPC__h10969);
  DEF_x__h11653 = primSLT8(1u,
			   32u,
			   (tUInt32)(DEF_rs1_val__h11376),
			   32u,
			   (tUInt32)(DEF_alu_src2__h11499));
  DEF_x__h11660 = DEF_rs1_val__h11376 < DEF_alu_src2__h11499;
  switch (DEF_funct3__h10970) {
  case (tUInt8)0u:
    DEF_rd_val__h11502 = DEF_rv_core_dInst_86_BIT_5___d479 && DEF_rv_core_dInst_86_BIT_30___d541 ? DEF_rs1_val__h11376 - DEF_alu_src2__h11499 : DEF_rs1_val__h11376 + DEF_alu_src2__h11499;
    break;
  case (tUInt8)1u:
    DEF_rd_val__h11502 = primShiftL32(32u,
				      32u,
				      (tUInt32)(DEF_rs1_val__h11376),
				      5u,
				      (tUInt8)(DEF_shamt__h11505));
    break;
  case (tUInt8)2u:
    DEF_rd_val__h11502 = (tUInt32)(DEF_x__h11653);
    break;
  case (tUInt8)3u:
    DEF_rd_val__h11502 = (tUInt32)(DEF_x__h11660);
    break;
  case (tUInt8)4u:
    DEF_rd_val__h11502 = DEF_rs1_val__h11376 ^ DEF_alu_src2__h11499;
    break;
  case (tUInt8)5u:
    DEF_rd_val__h11502 = DEF_rv_core_dInst_86_BIT_30___d541 ? primShiftRA32(32u,
									    32u,
									    (tUInt32)(DEF_rs1_val__h11376),
									    5u,
									    (tUInt8)(DEF_shamt__h11505)) : primShiftR32(32u,
															32u,
															(tUInt32)(DEF_rs1_val__h11376),
															5u,
															(tUInt8)(DEF_shamt__h11505));
    break;
  case (tUInt8)6u:
    DEF_rd_val__h11502 = DEF_rs1_val__h11376 | DEF_alu_src2__h11499;
    break;
  case (tUInt8)7u:
    DEF_rd_val__h11502 = DEF_rs1_val__h11376 & DEF_alu_src2__h11499;
    break;
  default:
    DEF_rd_val__h11502 = 0u;
  }
  DEF_data__h9903 = DEF_rv_core_dInst_86_BIT_2___d506 && DEF_rv_core_dInst_86_BIT_5___d479 ? DEF_imm__h9901 : (DEF_rv_core_dInst_86_BIT_2___d506 && !DEF_rv_core_dInst_86_BIT_5___d479 ? DEF_nextPC__h11069 : DEF_rd_val__h11502);
  DEF_shift_amount__h9971 = (tUInt8)31u & (DEF_offset__h9908 << 3u);
  DEF_value__h10674 = primShiftL32(32u,
				   32u,
				   (tUInt32)(DEF_rs2_val__h11377),
				   5u,
				   (tUInt8)(DEF_shift_amount__h9971));
  DEF_x__h11324 = DEF_NOT_rv_core_dInst_86_BIT_6_87_76_AND_rv_core_d_ETC___d477 ? DEF_value__h10674 : (DEF_rv_core_dInst_86_BITS_6_TO_4_04_EQ_0b110___d505 ? DEF_incPC__h10969 : DEF_data__h9903);
  DEF_value__h10672 = (DEF_rv_core_rv1_92_PLUS_IF_rv_core_dInst_86_BIT_35_ETC___d433 << 2u) | (tUInt32)((tUInt8)0u);
  DEF__1_CONCAT_IF_rv_core_dInst_86_BIT_5_79_THEN_IF__ETC___d497.set_bits_in_word((tUInt8)1u,
										  2u,
										  4u,
										  1u).set_bits_in_word(DEF_req_byte_en__h10479,
												       2u,
												       0u,
												       4u).set_whole_word(DEF_value__h10672,
															  1u).set_whole_word(DEF_value__h10674,
																	     0u);
  DEF_NOT_rv_core_dInst_86_BIT_6_87_76_AND_rv_core_d_ETC___d577 = (tUInt8)63u & (((((DEF_NOT_rv_core_dInst_86_BIT_6_87_76_AND_rv_core_d_ETC___d477 && (tUInt8)((tUInt8)1u & (DEF_rv_core_dInst___d386 >> 14u))) << 5u) | (DEF_size__h9906 << 3u)) | (DEF_offset__h9908 << 1u)) | DEF_NOT_rv_core_dInst_86_BIT_6_87_76_AND_rv_core_d_ETC___d478);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    dollar_write(sim_hdl, this, "s", &__str_literal_27);
    dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_6);
    if (DEF_rv_core_dInst_86_BIT_39___d450)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_rv_core_dInst_86_BIT_39_50___d451)
      dollar_write(sim_hdl, this, "s", &__str_literal_7);
    dollar_write(sim_hdl, this, "s,s", &__str_literal_9, &__str_literal_10);
    if (DEF_rv_core_dInst_86_BIT_38___d452)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_rv_core_dInst_86_BIT_38_52___d453)
      dollar_write(sim_hdl, this, "s", &__str_literal_7);
    dollar_write(sim_hdl, this, "s,s", &__str_literal_9, &__str_literal_11);
    if (DEF_rv_core_dInst_86_BIT_37___d454)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_rv_core_dInst_86_BIT_37_54___d455)
      dollar_write(sim_hdl, this, "s", &__str_literal_7);
    dollar_write(sim_hdl, this, "s,s", &__str_literal_9, &__str_literal_12);
    if (DEF_rv_core_dInst_86_BIT_36___d456)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_rv_core_dInst_86_BIT_36_56___d457)
      dollar_write(sim_hdl, this, "s", &__str_literal_7);
    dollar_write(sim_hdl, this, "s,s", &__str_literal_9, &__str_literal_13);
    if (DEF_rv_core_dInst_86_BIT_35___d393)
      dollar_write(sim_hdl, this, "s", &__str_literal_16);
    if (DEF_NOT_rv_core_dInst_86_BIT_35_93___d458)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_14, &__str_literal_15);
    if (DEF_rv_core_dInst_86_BIT_35_93_AND_rv_core_dInst_8_ETC___d460)
      dollar_write(sim_hdl, this, "s", &__str_literal_17);
    if (DEF_rv_core_dInst_86_BIT_35_93_AND_rv_core_dInst_8_ETC___d462)
      dollar_write(sim_hdl, this, "s", &__str_literal_18);
    if (DEF_rv_core_dInst_86_BIT_35_93_AND_rv_core_dInst_8_ETC___d464)
      dollar_write(sim_hdl, this, "s", &__str_literal_19);
    if (DEF_rv_core_dInst_86_BIT_35_93_AND_rv_core_dInst_8_ETC___d466)
      dollar_write(sim_hdl, this, "s", &__str_literal_20);
    if (DEF_rv_core_dInst_86_BIT_35_93_AND_NOT_rv_core_dIn_ETC___d474)
      dollar_write(sim_hdl, this, "s", &__str_literal_21);
    if (DEF_NOT_rv_core_dInst_86_BIT_35_93___d458)
      dollar_write(sim_hdl, this, "s", &__str_literal_15);
    dollar_write(sim_hdl, this, "s,s", &__str_literal_9, &__str_literal_22);
    dollar_write(sim_hdl, this, "s,32,s", &__str_literal_23, DEF__read_inst__h9754, &__str_literal_24);
    dollar_write(sim_hdl, this, "s", &__str_literal_25);
    if (DEF_NOT_rv_core_dInst_86_BIT_6_87_76_AND_rv_core_d_ETC___d478)
      dollar_write(sim_hdl, this, "s", &__str_literal_28);
    if (DEF_NOT_rv_core_dInst_86_BIT_6_87_76_AND_rv_core_d_ETC___d478)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_29, &__str_literal_30);
    if (DEF_NOT_rv_core_dInst_86_BIT_6_87_76_AND_rv_core_d_ETC___d478)
      dollar_write(sim_hdl, this, "s,4", &__str_literal_23, DEF_req_byte_en__h10479);
    if (DEF_NOT_rv_core_dInst_86_BIT_6_87_76_AND_rv_core_d_ETC___d478)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_9, &__str_literal_31);
    if (DEF_NOT_rv_core_dInst_86_BIT_6_87_76_AND_rv_core_d_ETC___d478)
      dollar_write(sim_hdl, this, "s,32", &__str_literal_23, DEF_value__h10672);
    if (DEF_NOT_rv_core_dInst_86_BIT_6_87_76_AND_rv_core_d_ETC___d478)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_9, &__str_literal_32);
    if (DEF_NOT_rv_core_dInst_86_BIT_6_87_76_AND_rv_core_d_ETC___d478)
      dollar_write(sim_hdl, this, "s,32,s", &__str_literal_23, DEF_value__h10674, &__str_literal_24);
    if (DEF_NOT_rv_core_dInst_86_BIT_6_87_76_AND_rv_core_d_ETC___d478)
      dollar_write(sim_hdl, this, "s", &__str_literal_25);
  }
  if (DEF_NOT_rv_core_dInst_86_BIT_6_87_76_AND_rv_core_d_ETC___d478)
    INST_rv_core_toMMIO_rv.METH_port0__write(DEF__1_CONCAT_IF_rv_core_dInst_86_BIT_5_79_THEN_IF__ETC___d497);
  if (DEF_NOT_rv_core_dInst_86_BIT_6_87_76_AND_rv_core_d_ETC___d503)
    INST_rv_core_toDmem_rv.METH_port0__write(DEF__1_CONCAT_IF_rv_core_dInst_86_BIT_5_79_THEN_IF__ETC___d497);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_NOT_IF_rv_core_dInst_86_BITS_6_TO_4_04_EQ_0b11_ETC___d537)
      dollar_write(sim_hdl, this, "s", &__str_literal_33);
    if (DEF_NOT_IF_rv_core_dInst_86_BITS_6_TO_4_04_EQ_0b11_ETC___d537)
      dollar_write(sim_hdl, this, "s,32", &__str_literal_23, DEF_nextPc__h10952);
    if (DEF_NOT_IF_rv_core_dInst_86_BITS_6_TO_4_04_EQ_0b11_ETC___d537)
      dollar_write(sim_hdl, this, "s,32", &__str_literal_23, DEF_pc__h11378);
    if (DEF_NOT_IF_rv_core_dInst_86_BITS_6_TO_4_04_EQ_0b11_ETC___d537)
      dollar_write(sim_hdl, this, "s", &__str_literal_25);
  }
  INST_rv_core_pc.METH_write(DEF_nextPc__h10952);
  INST_rv_core_rvd.METH_write(DEF_x__h11324);
  INST_rv_core_state.METH_write((tUInt8)3u);
  INST_rv_core_mem_business.METH_write(DEF_NOT_rv_core_dInst_86_BIT_6_87_76_AND_rv_core_d_ETC___d577);
}

void MOD_mktop_bsv::RL_rv_core_writeback()
{
  tUInt8 DEF_x__h12224;
  tUInt8 DEF_NOT_rv_core_dInst_86_BIT_6_87_76_AND_rv_core_d_ETC___d604;
  tUInt8 DEF_NOT_rv_core_dInst_86_BIT_6_87_76_AND_rv_core_d_ETC___d606;
  tUInt8 DEF_NOT_rv_core_dInst_86_BIT_39_50_51_AND_rv_core__ETC___d613;
  tUInt8 DEF_NOT_rv_core_dInst_86_BIT_39_50_51_AND_rv_core__ETC___d607;
  tUInt8 DEF_NOT_rv_core_dInst_86_BIT_39_50_51_AND_rv_core__ETC___d609;
  tUInt8 DEF_NOT_rv_core_dInst_86_BIT_39_50_51_AND_rv_core__ETC___d611;
  tUInt8 DEF_NOT_rv_core_dInst_86_BIT_39_50_51_AND_NOT_rv_c_ETC___d612;
  tUInt8 DEF_NOT_rv_core_dInst_86_BIT_39_50_51_AND_NOT_rv_c_ETC___d608;
  tUInt8 DEF_NOT_rv_core_dInst_86_BIT_39_50_51_AND_NOT_rv_c_ETC___d610;
  tUInt8 DEF_NOT_rv_core_dInst_86_BIT_39_50_51_AND_NOT_rv_c_ETC___d614;
  tUInt8 DEF_NOT_rv_core_dInst_86_BIT_39_50_51_AND_rv_core__ETC___d615;
  tUInt8 DEF_NOT_rv_core_dInst_86_BIT_39_50_51_AND_rv_core__ETC___d616;
  tUInt8 DEF_NOT_rv_core_dInst_86_BIT_39_50_51_AND_rv_core__ETC___d617;
  tUInt8 DEF_NOT_rv_core_dInst_86_BIT_39_50_51_AND_rv_core__ETC___d618;
  tUInt8 DEF_NOT_rv_core_dInst_86_BIT_39_50_51_AND_rv_core__ETC___d619;
  tUInt8 DEF_rv_core_dInst_86_BITS_11_TO_7_03_EQ_0_39_AND_r_ETC___d642;
  tUInt8 DEF_rv_core_dInst_86_BITS_11_TO_7_03_EQ_1_43_AND_r_ETC___d644;
  tUInt8 DEF_rv_core_dInst_86_BITS_11_TO_7_03_EQ_2_45_AND_r_ETC___d646;
  tUInt8 DEF_rv_core_dInst_86_BITS_11_TO_7_03_EQ_3_47_AND_r_ETC___d648;
  tUInt8 DEF_rv_core_dInst_86_BITS_11_TO_7_03_EQ_4_49_AND_r_ETC___d650;
  tUInt8 DEF_rv_core_dInst_86_BITS_11_TO_7_03_EQ_5_51_AND_r_ETC___d652;
  tUInt8 DEF_rv_core_dInst_86_BITS_11_TO_7_03_EQ_6_53_AND_r_ETC___d654;
  tUInt8 DEF_rv_core_dInst_86_BITS_11_TO_7_03_EQ_7_55_AND_r_ETC___d656;
  tUInt8 DEF_rv_core_dInst_86_BITS_11_TO_7_03_EQ_8_57_AND_r_ETC___d658;
  tUInt8 DEF_rv_core_dInst_86_BITS_11_TO_7_03_EQ_9_59_AND_r_ETC___d660;
  tUInt8 DEF_rv_core_dInst_86_BITS_11_TO_7_03_EQ_10_61_AND__ETC___d662;
  tUInt8 DEF_rv_core_dInst_86_BITS_11_TO_7_03_EQ_11_63_AND__ETC___d664;
  tUInt8 DEF_rv_core_dInst_86_BITS_11_TO_7_03_EQ_12_65_AND__ETC___d666;
  tUInt8 DEF_rv_core_dInst_86_BITS_11_TO_7_03_EQ_13_67_AND__ETC___d668;
  tUInt8 DEF_rv_core_dInst_86_BITS_11_TO_7_03_EQ_14_69_AND__ETC___d670;
  tUInt8 DEF_rv_core_dInst_86_BITS_11_TO_7_03_EQ_15_71_AND__ETC___d672;
  tUInt8 DEF_rv_core_dInst_86_BITS_11_TO_7_03_EQ_16_73_AND__ETC___d674;
  tUInt8 DEF_rv_core_dInst_86_BITS_11_TO_7_03_EQ_17_75_AND__ETC___d676;
  tUInt8 DEF_rv_core_dInst_86_BITS_11_TO_7_03_EQ_18_77_AND__ETC___d678;
  tUInt8 DEF_rv_core_dInst_86_BITS_11_TO_7_03_EQ_19_79_AND__ETC___d680;
  tUInt8 DEF_rv_core_dInst_86_BITS_11_TO_7_03_EQ_20_81_AND__ETC___d682;
  tUInt8 DEF_rv_core_dInst_86_BITS_11_TO_7_03_EQ_21_83_AND__ETC___d684;
  tUInt8 DEF_rv_core_dInst_86_BITS_11_TO_7_03_EQ_22_85_AND__ETC___d686;
  tUInt8 DEF_rv_core_dInst_86_BITS_11_TO_7_03_EQ_23_87_AND__ETC___d688;
  tUInt8 DEF_rv_core_dInst_86_BITS_11_TO_7_03_EQ_24_89_AND__ETC___d690;
  tUInt8 DEF_rv_core_dInst_86_BITS_11_TO_7_03_EQ_25_91_AND__ETC___d692;
  tUInt8 DEF_rv_core_dInst_86_BITS_11_TO_7_03_EQ_26_93_AND__ETC___d694;
  tUInt8 DEF_rv_core_dInst_86_BITS_11_TO_7_03_EQ_27_95_AND__ETC___d696;
  tUInt8 DEF_rv_core_dInst_86_BITS_11_TO_7_03_EQ_28_97_AND__ETC___d698;
  tUInt8 DEF_rv_core_dInst_86_BITS_11_TO_7_03_EQ_29_99_AND__ETC___d700;
  tUInt8 DEF_rv_core_dInst_86_BITS_11_TO_7_03_EQ_30_01_AND__ETC___d702;
  tUInt8 DEF_rv_core_dInst_86_BITS_11_TO_7_03_EQ_31_03_AND__ETC___d704;
  tUInt8 DEF_rv_core_dInst_86_BITS_11_TO_7_03_EQ_0___d639;
  tUInt32 DEF_v__h11827;
  tUInt32 DEF_v__h11883;
  tUInt32 DEF_mem_data__h12175;
  tUInt8 DEF__read_offset__h11899;
  tUInt8 DEF_x__h12194;
  tUInt32 DEF_mem_data__h12176;
  tUInt32 DEF_x__h12252;
  tUInt32 DEF_x_first_data__h12034;
  tUInt32 DEF_x_first_data__h12159;
  tUInt32 DEF_data__h11822;
  DEF_rv_core_fromMMIO_rv_port1__read____d588 = INST_rv_core_fromMMIO_rv.METH_port1__read();
  DEF_rv_core_fromDmem_rv_port1__read____d590 = INST_rv_core_fromDmem_rv.METH_port1__read();
  DEF_rv_core_dInst___d386 = INST_rv_core_dInst.METH_read();
  DEF_rv_core_dInst_86_BIT_6___d387 = (tUInt8)((tUInt8)1u & (DEF_rv_core_dInst___d386 >> 6u));
  DEF_data__h11822 = INST_rv_core_rvd.METH_read();
  DEF_rv_core_mem_business___d578 = INST_rv_core_mem_business.METH_read();
  DEF_rv_core_mem_business_78_BIT_0___d587 = (tUInt8)((tUInt8)1u & DEF_rv_core_mem_business___d578);
  DEF_x_first_data__h12159 = DEF_rv_core_fromDmem_rv_port1__read____d590.get_whole_word(0u);
  DEF_x_first_data__h12034 = DEF_rv_core_fromMMIO_rv_port1__read____d588.get_whole_word(0u);
  DEF__read_inst__h9754 = (tUInt32)(DEF_rv_core_dInst___d386);
  DEF_rv_core_dInst_86_BITS_11_TO_7___d403 = (tUInt8)((tUInt8)31u & (DEF_rv_core_dInst___d386 >> 7u));
  DEF_rv_core_dInst_86_BITS_34_TO_32___d394 = (tUInt8)((tUInt8)7u & (DEF_rv_core_dInst___d386 >> 32u));
  DEF_rv_core_mem_business_78_BITS_5_TO_3___d579 = (tUInt8)(DEF_rv_core_mem_business___d578 >> 3u);
  DEF__read_offset__h11899 = (tUInt8)((tUInt8)3u & (DEF_rv_core_mem_business___d578 >> 1u));
  DEF_rv_core_dInst_86_BIT_39___d450 = (tUInt8)(DEF_rv_core_dInst___d386 >> 39u);
  DEF_rv_core_dInst_86_BIT_38___d452 = (tUInt8)((tUInt8)1u & (DEF_rv_core_dInst___d386 >> 38u));
  DEF_rv_core_dInst_86_BIT_37___d454 = (tUInt8)((tUInt8)1u & (DEF_rv_core_dInst___d386 >> 37u));
  DEF_rv_core_dInst_86_BIT_36___d456 = (tUInt8)((tUInt8)1u & (DEF_rv_core_dInst___d386 >> 36u));
  DEF_rv_core_dInst_86_BIT_35___d393 = (tUInt8)((tUInt8)1u & (DEF_rv_core_dInst___d386 >> 35u));
  DEF_mem_data__h12175 = DEF_rv_core_mem_business_78_BIT_0___d587 ? DEF_x_first_data__h12034 : DEF_x_first_data__h12159;
  DEF_rv_core_dInst_86_BITS_11_TO_7_03_EQ_0___d639 = DEF_rv_core_dInst_86_BITS_11_TO_7___d403 == (tUInt8)0u;
  DEF_rv_core_dInst_86_BITS_34_TO_32_94_EQ_3___d465 = DEF_rv_core_dInst_86_BITS_34_TO_32___d394 == (tUInt8)3u;
  DEF_rv_core_dInst_86_BITS_34_TO_32_94_EQ_2___d463 = DEF_rv_core_dInst_86_BITS_34_TO_32___d394 == (tUInt8)2u;
  DEF_rv_core_dInst_86_BITS_34_TO_32_94_EQ_1___d461 = DEF_rv_core_dInst_86_BITS_34_TO_32___d394 == (tUInt8)1u;
  DEF_rv_core_dInst_86_BITS_34_TO_32_94_EQ_0___d459 = DEF_rv_core_dInst_86_BITS_34_TO_32___d394 == (tUInt8)0u;
  DEF_rv_core_dInst_86_BITS_4_TO_3_88_EQ_0b0___d389 = ((tUInt8)((tUInt8)3u & (DEF_rv_core_dInst___d386 >> 3u))) == (tUInt8)0u;
  DEF_NOT_rv_core_dInst_86_BIT_6_87_76_AND_rv_core_d_ETC___d477 = !DEF_rv_core_dInst_86_BIT_6___d387 && DEF_rv_core_dInst_86_BITS_4_TO_3_88_EQ_0b0___d389;
  DEF_NOT_rv_core_dInst_86_BIT_36_56___d457 = !DEF_rv_core_dInst_86_BIT_36___d456;
  DEF_rv_core_dInst_86_BITS_11_TO_7_03_EQ_31_03_AND__ETC___d704 = DEF_rv_core_dInst_86_BITS_11_TO_7___d403 == (tUInt8)31u && DEF_rv_core_dInst_86_BIT_36___d456;
  DEF_rv_core_dInst_86_BITS_11_TO_7_03_EQ_27_95_AND__ETC___d696 = DEF_rv_core_dInst_86_BITS_11_TO_7___d403 == (tUInt8)27u && DEF_rv_core_dInst_86_BIT_36___d456;
  DEF_rv_core_dInst_86_BITS_11_TO_7_03_EQ_30_01_AND__ETC___d702 = DEF_rv_core_dInst_86_BITS_11_TO_7___d403 == (tUInt8)30u && DEF_rv_core_dInst_86_BIT_36___d456;
  DEF_rv_core_dInst_86_BITS_11_TO_7_03_EQ_29_99_AND__ETC___d700 = DEF_rv_core_dInst_86_BITS_11_TO_7___d403 == (tUInt8)29u && DEF_rv_core_dInst_86_BIT_36___d456;
  DEF_rv_core_dInst_86_BITS_11_TO_7_03_EQ_28_97_AND__ETC___d698 = DEF_rv_core_dInst_86_BITS_11_TO_7___d403 == (tUInt8)28u && DEF_rv_core_dInst_86_BIT_36___d456;
  DEF_rv_core_dInst_86_BITS_11_TO_7_03_EQ_26_93_AND__ETC___d694 = DEF_rv_core_dInst_86_BITS_11_TO_7___d403 == (tUInt8)26u && DEF_rv_core_dInst_86_BIT_36___d456;
  DEF_rv_core_dInst_86_BITS_11_TO_7_03_EQ_25_91_AND__ETC___d692 = DEF_rv_core_dInst_86_BITS_11_TO_7___d403 == (tUInt8)25u && DEF_rv_core_dInst_86_BIT_36___d456;
  DEF_rv_core_dInst_86_BITS_11_TO_7_03_EQ_24_89_AND__ETC___d690 = DEF_rv_core_dInst_86_BITS_11_TO_7___d403 == (tUInt8)24u && DEF_rv_core_dInst_86_BIT_36___d456;
  DEF_rv_core_dInst_86_BITS_11_TO_7_03_EQ_23_87_AND__ETC___d688 = DEF_rv_core_dInst_86_BITS_11_TO_7___d403 == (tUInt8)23u && DEF_rv_core_dInst_86_BIT_36___d456;
  DEF_rv_core_dInst_86_BITS_11_TO_7_03_EQ_22_85_AND__ETC___d686 = DEF_rv_core_dInst_86_BITS_11_TO_7___d403 == (tUInt8)22u && DEF_rv_core_dInst_86_BIT_36___d456;
  DEF_rv_core_dInst_86_BITS_11_TO_7_03_EQ_21_83_AND__ETC___d684 = DEF_rv_core_dInst_86_BITS_11_TO_7___d403 == (tUInt8)21u && DEF_rv_core_dInst_86_BIT_36___d456;
  DEF_rv_core_dInst_86_BITS_11_TO_7_03_EQ_20_81_AND__ETC___d682 = DEF_rv_core_dInst_86_BITS_11_TO_7___d403 == (tUInt8)20u && DEF_rv_core_dInst_86_BIT_36___d456;
  DEF_rv_core_dInst_86_BITS_11_TO_7_03_EQ_19_79_AND__ETC___d680 = DEF_rv_core_dInst_86_BITS_11_TO_7___d403 == (tUInt8)19u && DEF_rv_core_dInst_86_BIT_36___d456;
  DEF_rv_core_dInst_86_BITS_11_TO_7_03_EQ_18_77_AND__ETC___d678 = DEF_rv_core_dInst_86_BITS_11_TO_7___d403 == (tUInt8)18u && DEF_rv_core_dInst_86_BIT_36___d456;
  DEF_rv_core_dInst_86_BITS_11_TO_7_03_EQ_17_75_AND__ETC___d676 = DEF_rv_core_dInst_86_BITS_11_TO_7___d403 == (tUInt8)17u && DEF_rv_core_dInst_86_BIT_36___d456;
  DEF_rv_core_dInst_86_BITS_11_TO_7_03_EQ_13_67_AND__ETC___d668 = DEF_rv_core_dInst_86_BITS_11_TO_7___d403 == (tUInt8)13u && DEF_rv_core_dInst_86_BIT_36___d456;
  DEF_rv_core_dInst_86_BITS_11_TO_7_03_EQ_16_73_AND__ETC___d674 = DEF_rv_core_dInst_86_BITS_11_TO_7___d403 == (tUInt8)16u && DEF_rv_core_dInst_86_BIT_36___d456;
  DEF_rv_core_dInst_86_BITS_11_TO_7_03_EQ_15_71_AND__ETC___d672 = DEF_rv_core_dInst_86_BITS_11_TO_7___d403 == (tUInt8)15u && DEF_rv_core_dInst_86_BIT_36___d456;
  DEF_rv_core_dInst_86_BITS_11_TO_7_03_EQ_14_69_AND__ETC___d670 = DEF_rv_core_dInst_86_BITS_11_TO_7___d403 == (tUInt8)14u && DEF_rv_core_dInst_86_BIT_36___d456;
  DEF_rv_core_dInst_86_BITS_11_TO_7_03_EQ_12_65_AND__ETC___d666 = DEF_rv_core_dInst_86_BITS_11_TO_7___d403 == (tUInt8)12u && DEF_rv_core_dInst_86_BIT_36___d456;
  DEF_rv_core_dInst_86_BITS_11_TO_7_03_EQ_11_63_AND__ETC___d664 = DEF_rv_core_dInst_86_BITS_11_TO_7___d403 == (tUInt8)11u && DEF_rv_core_dInst_86_BIT_36___d456;
  DEF_rv_core_dInst_86_BITS_11_TO_7_03_EQ_10_61_AND__ETC___d662 = DEF_rv_core_dInst_86_BITS_11_TO_7___d403 == (tUInt8)10u && DEF_rv_core_dInst_86_BIT_36___d456;
  DEF_rv_core_dInst_86_BITS_11_TO_7_03_EQ_8_57_AND_r_ETC___d658 = DEF_rv_core_dInst_86_BITS_11_TO_7___d403 == (tUInt8)8u && DEF_rv_core_dInst_86_BIT_36___d456;
  DEF_rv_core_dInst_86_BITS_11_TO_7_03_EQ_9_59_AND_r_ETC___d660 = DEF_rv_core_dInst_86_BITS_11_TO_7___d403 == (tUInt8)9u && DEF_rv_core_dInst_86_BIT_36___d456;
  DEF_rv_core_dInst_86_BITS_11_TO_7_03_EQ_7_55_AND_r_ETC___d656 = DEF_rv_core_dInst_86_BITS_11_TO_7___d403 == (tUInt8)7u && DEF_rv_core_dInst_86_BIT_36___d456;
  DEF_rv_core_dInst_86_BITS_11_TO_7_03_EQ_6_53_AND_r_ETC___d654 = DEF_rv_core_dInst_86_BITS_11_TO_7___d403 == (tUInt8)6u && DEF_rv_core_dInst_86_BIT_36___d456;
  DEF_rv_core_dInst_86_BITS_11_TO_7_03_EQ_5_51_AND_r_ETC___d652 = DEF_rv_core_dInst_86_BITS_11_TO_7___d403 == (tUInt8)5u && DEF_rv_core_dInst_86_BIT_36___d456;
  DEF_rv_core_dInst_86_BITS_11_TO_7_03_EQ_1_43_AND_r_ETC___d644 = DEF_rv_core_dInst_86_BITS_11_TO_7___d403 == (tUInt8)1u && DEF_rv_core_dInst_86_BIT_36___d456;
  DEF_rv_core_dInst_86_BITS_11_TO_7_03_EQ_4_49_AND_r_ETC___d650 = DEF_rv_core_dInst_86_BITS_11_TO_7___d403 == (tUInt8)4u && DEF_rv_core_dInst_86_BIT_36___d456;
  DEF_rv_core_dInst_86_BITS_11_TO_7_03_EQ_3_47_AND_r_ETC___d648 = DEF_rv_core_dInst_86_BITS_11_TO_7___d403 == (tUInt8)3u && DEF_rv_core_dInst_86_BIT_36___d456;
  DEF_rv_core_dInst_86_BITS_11_TO_7_03_EQ_2_45_AND_r_ETC___d646 = DEF_rv_core_dInst_86_BITS_11_TO_7___d403 == (tUInt8)2u && DEF_rv_core_dInst_86_BIT_36___d456;
  DEF_rv_core_dInst_86_BITS_11_TO_7_03_EQ_0_39_AND_r_ETC___d642 = DEF_rv_core_dInst_86_BITS_11_TO_7_03_EQ_0___d639 && (DEF_rv_core_dInst_86_BIT_36___d456 && !DEF_rv_core_dInst_86_BITS_11_TO_7_03_EQ_0___d639);
  DEF_NOT_rv_core_dInst_86_BIT_39_50___d451 = !DEF_rv_core_dInst_86_BIT_39___d450;
  DEF_rv_core_dInst_86_BIT_35_93_AND_NOT_rv_core_dIn_ETC___d474 = DEF_rv_core_dInst_86_BIT_35___d393 && (!DEF_rv_core_dInst_86_BITS_34_TO_32_94_EQ_0___d459 && (!DEF_rv_core_dInst_86_BITS_34_TO_32_94_EQ_1___d461 && (!DEF_rv_core_dInst_86_BITS_34_TO_32_94_EQ_2___d463 && !DEF_rv_core_dInst_86_BITS_34_TO_32_94_EQ_3___d465)));
  DEF_NOT_rv_core_dInst_86_BIT_39_50_51_AND_rv_core__ETC___d619 = DEF_NOT_rv_core_dInst_86_BIT_39_50___d451 && DEF_rv_core_dInst_86_BIT_35_93_AND_NOT_rv_core_dIn_ETC___d474;
  DEF_rv_core_dInst_86_BIT_35_93_AND_rv_core_dInst_8_ETC___d466 = DEF_rv_core_dInst_86_BIT_35___d393 && DEF_rv_core_dInst_86_BITS_34_TO_32_94_EQ_3___d465;
  DEF_NOT_rv_core_dInst_86_BIT_39_50_51_AND_rv_core__ETC___d618 = DEF_NOT_rv_core_dInst_86_BIT_39_50___d451 && DEF_rv_core_dInst_86_BIT_35_93_AND_rv_core_dInst_8_ETC___d466;
  DEF_rv_core_dInst_86_BIT_35_93_AND_rv_core_dInst_8_ETC___d464 = DEF_rv_core_dInst_86_BIT_35___d393 && DEF_rv_core_dInst_86_BITS_34_TO_32_94_EQ_2___d463;
  DEF_NOT_rv_core_dInst_86_BIT_39_50_51_AND_rv_core__ETC___d617 = DEF_NOT_rv_core_dInst_86_BIT_39_50___d451 && DEF_rv_core_dInst_86_BIT_35_93_AND_rv_core_dInst_8_ETC___d464;
  DEF_rv_core_dInst_86_BIT_35_93_AND_rv_core_dInst_8_ETC___d462 = DEF_rv_core_dInst_86_BIT_35___d393 && DEF_rv_core_dInst_86_BITS_34_TO_32_94_EQ_1___d461;
  DEF_NOT_rv_core_dInst_86_BIT_39_50_51_AND_rv_core__ETC___d616 = DEF_NOT_rv_core_dInst_86_BIT_39_50___d451 && DEF_rv_core_dInst_86_BIT_35_93_AND_rv_core_dInst_8_ETC___d462;
  DEF_rv_core_dInst_86_BIT_35_93_AND_rv_core_dInst_8_ETC___d460 = DEF_rv_core_dInst_86_BIT_35___d393 && DEF_rv_core_dInst_86_BITS_34_TO_32_94_EQ_0___d459;
  DEF_NOT_rv_core_dInst_86_BIT_39_50_51_AND_rv_core__ETC___d615 = DEF_NOT_rv_core_dInst_86_BIT_39_50___d451 && DEF_rv_core_dInst_86_BIT_35_93_AND_rv_core_dInst_8_ETC___d460;
  DEF_NOT_rv_core_dInst_86_BIT_35_93___d458 = !DEF_rv_core_dInst_86_BIT_35___d393;
  DEF_NOT_rv_core_dInst_86_BIT_39_50_51_AND_NOT_rv_c_ETC___d614 = DEF_NOT_rv_core_dInst_86_BIT_39_50___d451 && DEF_NOT_rv_core_dInst_86_BIT_35_93___d458;
  DEF_NOT_rv_core_dInst_86_BIT_39_50_51_AND_NOT_rv_c_ETC___d612 = DEF_NOT_rv_core_dInst_86_BIT_39_50___d451 && DEF_NOT_rv_core_dInst_86_BIT_36_56___d457;
  DEF_NOT_rv_core_dInst_86_BIT_37_54___d455 = !DEF_rv_core_dInst_86_BIT_37___d454;
  DEF_NOT_rv_core_dInst_86_BIT_39_50_51_AND_NOT_rv_c_ETC___d610 = DEF_NOT_rv_core_dInst_86_BIT_39_50___d451 && DEF_NOT_rv_core_dInst_86_BIT_37_54___d455;
  DEF_NOT_rv_core_dInst_86_BIT_38_52___d453 = !DEF_rv_core_dInst_86_BIT_38___d452;
  DEF_NOT_rv_core_dInst_86_BIT_39_50_51_AND_NOT_rv_c_ETC___d608 = DEF_NOT_rv_core_dInst_86_BIT_39_50___d451 && DEF_NOT_rv_core_dInst_86_BIT_38_52___d453;
  DEF_NOT_rv_core_dInst_86_BIT_39_50_51_AND_rv_core__ETC___d611 = DEF_NOT_rv_core_dInst_86_BIT_39_50___d451 && DEF_rv_core_dInst_86_BIT_36___d456;
  DEF_NOT_rv_core_dInst_86_BIT_39_50_51_AND_rv_core__ETC___d609 = DEF_NOT_rv_core_dInst_86_BIT_39_50___d451 && DEF_rv_core_dInst_86_BIT_37___d454;
  DEF_NOT_rv_core_dInst_86_BIT_39_50_51_AND_rv_core__ETC___d607 = DEF_NOT_rv_core_dInst_86_BIT_39_50___d451 && DEF_rv_core_dInst_86_BIT_38___d452;
  DEF_NOT_rv_core_dInst_86_BIT_39_50_51_AND_rv_core__ETC___d613 = DEF_NOT_rv_core_dInst_86_BIT_39_50___d451 && DEF_rv_core_dInst_86_BIT_35___d393;
  DEF_NOT_rv_core_dInst_86_BIT_6_87_76_AND_rv_core_d_ETC___d606 = DEF_NOT_rv_core_dInst_86_BIT_6_87_76_AND_rv_core_d_ETC___d477 && !DEF_rv_core_mem_business_78_BIT_0___d587;
  DEF_NOT_rv_core_dInst_86_BIT_6_87_76_AND_rv_core_d_ETC___d604 = DEF_NOT_rv_core_dInst_86_BIT_6_87_76_AND_rv_core_d_ETC___d477 && DEF_rv_core_mem_business_78_BIT_0___d587;
  DEF_x__h12224 = (tUInt8)31u & (DEF__read_offset__h11899 << 3u);
  DEF_mem_data__h12176 = primShiftR32(32u,
				      32u,
				      (tUInt32)(DEF_mem_data__h12175),
				      5u,
				      (tUInt8)(DEF_x__h12224));
  DEF_x__h12252 = (tUInt32)(65535u & DEF_mem_data__h12176);
  DEF_x__h12194 = (tUInt8)((tUInt8)255u & DEF_mem_data__h12176);
  switch (DEF_rv_core_mem_business_78_BITS_5_TO_3___d579) {
  case (tUInt8)0u:
    DEF_v__h11883 = primSignExt32(32u, 8u, (tUInt8)(DEF_x__h12194));
    break;
  case (tUInt8)1u:
    DEF_v__h11883 = primSignExt32(32u, 16u, (tUInt32)(DEF_x__h12252));
    break;
  case (tUInt8)4u:
    DEF_v__h11883 = (tUInt32)(DEF_x__h12194);
    break;
  case (tUInt8)5u:
    DEF_v__h11883 = DEF_x__h12252;
    break;
  case (tUInt8)2u:
    DEF_v__h11883 = DEF_mem_data__h12176;
    break;
  default:
    DEF_v__h11883 = DEF_data__h11822;
  }
  DEF_v__h11827 = DEF_NOT_rv_core_dInst_86_BIT_6_87_76_AND_rv_core_d_ETC___d477 ? DEF_v__h11883 : DEF_data__h11822;
  DEF__0_CONCAT_DONTCARE___d116.set_bits_in_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_bits_in_word8(2u,
												       0u,
												       5u),
						 2u,
						 0u,
						 5u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(1u),
								    1u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(0u),
										       0u);
  INST_rv_core_state.METH_write((tUInt8)0u);
  if (DEF_NOT_rv_core_dInst_86_BIT_6_87_76_AND_rv_core_d_ETC___d604)
    INST_rv_core_fromMMIO_rv.METH_port1__write(DEF__0_CONCAT_DONTCARE___d116);
  if (DEF_NOT_rv_core_dInst_86_BIT_6_87_76_AND_rv_core_d_ETC___d606)
    INST_rv_core_fromDmem_rv.METH_port1__write(DEF__0_CONCAT_DONTCARE___d116);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    dollar_write(sim_hdl, this, "s", &__str_literal_34);
    dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_6);
    if (DEF_rv_core_dInst_86_BIT_39___d450)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_rv_core_dInst_86_BIT_39_50___d451)
      dollar_write(sim_hdl, this, "s", &__str_literal_7);
    dollar_write(sim_hdl, this, "s,s", &__str_literal_9, &__str_literal_10);
    if (DEF_rv_core_dInst_86_BIT_38___d452)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_rv_core_dInst_86_BIT_38_52___d453)
      dollar_write(sim_hdl, this, "s", &__str_literal_7);
    dollar_write(sim_hdl, this, "s,s", &__str_literal_9, &__str_literal_11);
    if (DEF_rv_core_dInst_86_BIT_37___d454)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_rv_core_dInst_86_BIT_37_54___d455)
      dollar_write(sim_hdl, this, "s", &__str_literal_7);
    dollar_write(sim_hdl, this, "s,s", &__str_literal_9, &__str_literal_12);
    if (DEF_rv_core_dInst_86_BIT_36___d456)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_rv_core_dInst_86_BIT_36_56___d457)
      dollar_write(sim_hdl, this, "s", &__str_literal_7);
    dollar_write(sim_hdl, this, "s,s", &__str_literal_9, &__str_literal_13);
    if (DEF_rv_core_dInst_86_BIT_35___d393)
      dollar_write(sim_hdl, this, "s", &__str_literal_16);
    if (DEF_NOT_rv_core_dInst_86_BIT_35_93___d458)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_14, &__str_literal_15);
    if (DEF_rv_core_dInst_86_BIT_35_93_AND_rv_core_dInst_8_ETC___d460)
      dollar_write(sim_hdl, this, "s", &__str_literal_17);
    if (DEF_rv_core_dInst_86_BIT_35_93_AND_rv_core_dInst_8_ETC___d462)
      dollar_write(sim_hdl, this, "s", &__str_literal_18);
    if (DEF_rv_core_dInst_86_BIT_35_93_AND_rv_core_dInst_8_ETC___d464)
      dollar_write(sim_hdl, this, "s", &__str_literal_19);
    if (DEF_rv_core_dInst_86_BIT_35_93_AND_rv_core_dInst_8_ETC___d466)
      dollar_write(sim_hdl, this, "s", &__str_literal_20);
    if (DEF_rv_core_dInst_86_BIT_35_93_AND_NOT_rv_core_dIn_ETC___d474)
      dollar_write(sim_hdl, this, "s", &__str_literal_21);
    if (DEF_NOT_rv_core_dInst_86_BIT_35_93___d458)
      dollar_write(sim_hdl, this, "s", &__str_literal_15);
    dollar_write(sim_hdl, this, "s,s", &__str_literal_9, &__str_literal_22);
    dollar_write(sim_hdl, this, "s,32,s", &__str_literal_23, DEF__read_inst__h9754, &__str_literal_24);
    dollar_write(sim_hdl, this, "s", &__str_literal_25);
    if (DEF_NOT_rv_core_dInst_86_BIT_39_50___d451)
      dollar_write(sim_hdl, this, "s", &__str_literal_35);
    if (DEF_NOT_rv_core_dInst_86_BIT_39_50___d451)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_6);
    if (DEF_NOT_rv_core_dInst_86_BIT_39_50___d451)
      dollar_write(sim_hdl, this, "s", &__str_literal_7);
    if (DEF_NOT_rv_core_dInst_86_BIT_39_50___d451)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_9, &__str_literal_10);
    if (DEF_NOT_rv_core_dInst_86_BIT_39_50_51_AND_rv_core__ETC___d607)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_rv_core_dInst_86_BIT_39_50_51_AND_NOT_rv_c_ETC___d608)
      dollar_write(sim_hdl, this, "s", &__str_literal_7);
    if (DEF_NOT_rv_core_dInst_86_BIT_39_50___d451)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_9, &__str_literal_11);
    if (DEF_NOT_rv_core_dInst_86_BIT_39_50_51_AND_rv_core__ETC___d609)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_rv_core_dInst_86_BIT_39_50_51_AND_NOT_rv_c_ETC___d610)
      dollar_write(sim_hdl, this, "s", &__str_literal_7);
    if (DEF_NOT_rv_core_dInst_86_BIT_39_50___d451)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_9, &__str_literal_12);
    if (DEF_NOT_rv_core_dInst_86_BIT_39_50_51_AND_rv_core__ETC___d611)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_rv_core_dInst_86_BIT_39_50_51_AND_NOT_rv_c_ETC___d612)
      dollar_write(sim_hdl, this, "s", &__str_literal_7);
    if (DEF_NOT_rv_core_dInst_86_BIT_39_50___d451)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_9, &__str_literal_13);
    if (DEF_NOT_rv_core_dInst_86_BIT_39_50_51_AND_rv_core__ETC___d613)
      dollar_write(sim_hdl, this, "s", &__str_literal_16);
    if (DEF_NOT_rv_core_dInst_86_BIT_39_50_51_AND_NOT_rv_c_ETC___d614)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_14, &__str_literal_15);
    if (DEF_NOT_rv_core_dInst_86_BIT_39_50_51_AND_rv_core__ETC___d615)
      dollar_write(sim_hdl, this, "s", &__str_literal_17);
    if (DEF_NOT_rv_core_dInst_86_BIT_39_50_51_AND_rv_core__ETC___d616)
      dollar_write(sim_hdl, this, "s", &__str_literal_18);
    if (DEF_NOT_rv_core_dInst_86_BIT_39_50_51_AND_rv_core__ETC___d617)
      dollar_write(sim_hdl, this, "s", &__str_literal_19);
    if (DEF_NOT_rv_core_dInst_86_BIT_39_50_51_AND_rv_core__ETC___d618)
      dollar_write(sim_hdl, this, "s", &__str_literal_20);
    if (DEF_NOT_rv_core_dInst_86_BIT_39_50_51_AND_rv_core__ETC___d619)
      dollar_write(sim_hdl, this, "s", &__str_literal_21);
    if (DEF_NOT_rv_core_dInst_86_BIT_39_50_51_AND_NOT_rv_c_ETC___d614)
      dollar_write(sim_hdl, this, "s", &__str_literal_15);
    if (DEF_NOT_rv_core_dInst_86_BIT_39_50___d451)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_9, &__str_literal_22);
    if (DEF_NOT_rv_core_dInst_86_BIT_39_50___d451)
      dollar_write(sim_hdl, this, "s,32,s", &__str_literal_23, DEF__read_inst__h9754, &__str_literal_24);
    if (DEF_NOT_rv_core_dInst_86_BIT_39_50___d451)
      dollar_write(sim_hdl, this, "s", &__str_literal_25);
  }
  if (DEF_NOT_rv_core_dInst_86_BIT_39_50___d451)
    INST_rv_core_pc.METH_write(0u);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_rv_core_dInst_86_BIT_36___d456)
      dollar_write(sim_hdl, this, "s", &__str_literal_36);
    if (DEF_rv_core_dInst_86_BIT_36___d456)
      dollar_write(sim_hdl, this, "s,5", &__str_literal_23, DEF_rv_core_dInst_86_BITS_11_TO_7___d403);
    if (DEF_rv_core_dInst_86_BIT_36___d456)
      dollar_write(sim_hdl, this, "s,32", &__str_literal_23, DEF_v__h11827);
    if (DEF_rv_core_dInst_86_BIT_36___d456)
      dollar_write(sim_hdl, this, "s", &__str_literal_25);
  }
  if (DEF_rv_core_dInst_86_BITS_11_TO_7_03_EQ_0_39_AND_r_ETC___d642)
    INST_rv_core_rf_0.METH_write(DEF_v__h11827);
  if (DEF_rv_core_dInst_86_BITS_11_TO_7_03_EQ_1_43_AND_r_ETC___d644)
    INST_rv_core_rf_1.METH_write(DEF_v__h11827);
  if (DEF_rv_core_dInst_86_BITS_11_TO_7_03_EQ_2_45_AND_r_ETC___d646)
    INST_rv_core_rf_2.METH_write(DEF_v__h11827);
  if (DEF_rv_core_dInst_86_BITS_11_TO_7_03_EQ_4_49_AND_r_ETC___d650)
    INST_rv_core_rf_4.METH_write(DEF_v__h11827);
  if (DEF_rv_core_dInst_86_BITS_11_TO_7_03_EQ_3_47_AND_r_ETC___d648)
    INST_rv_core_rf_3.METH_write(DEF_v__h11827);
  if (DEF_rv_core_dInst_86_BITS_11_TO_7_03_EQ_5_51_AND_r_ETC___d652)
    INST_rv_core_rf_5.METH_write(DEF_v__h11827);
  if (DEF_rv_core_dInst_86_BITS_11_TO_7_03_EQ_6_53_AND_r_ETC___d654)
    INST_rv_core_rf_6.METH_write(DEF_v__h11827);
  if (DEF_rv_core_dInst_86_BITS_11_TO_7_03_EQ_7_55_AND_r_ETC___d656)
    INST_rv_core_rf_7.METH_write(DEF_v__h11827);
  if (DEF_rv_core_dInst_86_BITS_11_TO_7_03_EQ_8_57_AND_r_ETC___d658)
    INST_rv_core_rf_8.METH_write(DEF_v__h11827);
  if (DEF_rv_core_dInst_86_BITS_11_TO_7_03_EQ_9_59_AND_r_ETC___d660)
    INST_rv_core_rf_9.METH_write(DEF_v__h11827);
  if (DEF_rv_core_dInst_86_BITS_11_TO_7_03_EQ_10_61_AND__ETC___d662)
    INST_rv_core_rf_10.METH_write(DEF_v__h11827);
  if (DEF_rv_core_dInst_86_BITS_11_TO_7_03_EQ_11_63_AND__ETC___d664)
    INST_rv_core_rf_11.METH_write(DEF_v__h11827);
  if (DEF_rv_core_dInst_86_BITS_11_TO_7_03_EQ_12_65_AND__ETC___d666)
    INST_rv_core_rf_12.METH_write(DEF_v__h11827);
  if (DEF_rv_core_dInst_86_BITS_11_TO_7_03_EQ_13_67_AND__ETC___d668)
    INST_rv_core_rf_13.METH_write(DEF_v__h11827);
  if (DEF_rv_core_dInst_86_BITS_11_TO_7_03_EQ_15_71_AND__ETC___d672)
    INST_rv_core_rf_15.METH_write(DEF_v__h11827);
  if (DEF_rv_core_dInst_86_BITS_11_TO_7_03_EQ_14_69_AND__ETC___d670)
    INST_rv_core_rf_14.METH_write(DEF_v__h11827);
  if (DEF_rv_core_dInst_86_BITS_11_TO_7_03_EQ_16_73_AND__ETC___d674)
    INST_rv_core_rf_16.METH_write(DEF_v__h11827);
  if (DEF_rv_core_dInst_86_BITS_11_TO_7_03_EQ_17_75_AND__ETC___d676)
    INST_rv_core_rf_17.METH_write(DEF_v__h11827);
  if (DEF_rv_core_dInst_86_BITS_11_TO_7_03_EQ_18_77_AND__ETC___d678)
    INST_rv_core_rf_18.METH_write(DEF_v__h11827);
  if (DEF_rv_core_dInst_86_BITS_11_TO_7_03_EQ_19_79_AND__ETC___d680)
    INST_rv_core_rf_19.METH_write(DEF_v__h11827);
  if (DEF_rv_core_dInst_86_BITS_11_TO_7_03_EQ_20_81_AND__ETC___d682)
    INST_rv_core_rf_20.METH_write(DEF_v__h11827);
  if (DEF_rv_core_dInst_86_BITS_11_TO_7_03_EQ_21_83_AND__ETC___d684)
    INST_rv_core_rf_21.METH_write(DEF_v__h11827);
  if (DEF_rv_core_dInst_86_BITS_11_TO_7_03_EQ_23_87_AND__ETC___d688)
    INST_rv_core_rf_23.METH_write(DEF_v__h11827);
  if (DEF_rv_core_dInst_86_BITS_11_TO_7_03_EQ_22_85_AND__ETC___d686)
    INST_rv_core_rf_22.METH_write(DEF_v__h11827);
  if (DEF_rv_core_dInst_86_BITS_11_TO_7_03_EQ_24_89_AND__ETC___d690)
    INST_rv_core_rf_24.METH_write(DEF_v__h11827);
  if (DEF_rv_core_dInst_86_BITS_11_TO_7_03_EQ_26_93_AND__ETC___d694)
    INST_rv_core_rf_26.METH_write(DEF_v__h11827);
  if (DEF_rv_core_dInst_86_BITS_11_TO_7_03_EQ_25_91_AND__ETC___d692)
    INST_rv_core_rf_25.METH_write(DEF_v__h11827);
  if (DEF_rv_core_dInst_86_BITS_11_TO_7_03_EQ_27_95_AND__ETC___d696)
    INST_rv_core_rf_27.METH_write(DEF_v__h11827);
  if (DEF_rv_core_dInst_86_BITS_11_TO_7_03_EQ_28_97_AND__ETC___d698)
    INST_rv_core_rf_28.METH_write(DEF_v__h11827);
  if (DEF_rv_core_dInst_86_BITS_11_TO_7_03_EQ_29_99_AND__ETC___d700)
    INST_rv_core_rf_29.METH_write(DEF_v__h11827);
  if (DEF_rv_core_dInst_86_BITS_11_TO_7_03_EQ_30_01_AND__ETC___d702)
    INST_rv_core_rf_30.METH_write(DEF_v__h11827);
  if (DEF_rv_core_dInst_86_BITS_11_TO_7_03_EQ_31_03_AND__ETC___d704)
    INST_rv_core_rf_31.METH_write(DEF_v__h11827);
}

void MOD_mktop_bsv::RL_tic()
{
  tUInt32 DEF_x__h13154;
  tUInt32 DEF__read__h13104;
  DEF__read__h13104 = INST_cycle_count.METH_read();
  DEF_x__h13154 = DEF__read__h13104 + 1u;
  INST_cycle_count.METH_write(DEF_x__h13154);
}

void MOD_mktop_bsv::RL_requestI()
{
  tUInt8 DEF_NOT_rv_core_toImem_rv_port1__read__07_BITS_67__ETC___d717;
  tUInt8 DEF_x1__h13369;
  tUInt32 DEF_x2__h13370;
  tUInt32 DEF_x3__h13371;
  DEF_rv_core_toImem_rv_port1__read____d707 = INST_rv_core_toImem_rv.METH_port1__read();
  wop_primExtractWide(68u,
		      69u,
		      DEF_rv_core_toImem_rv_port1__read____d707,
		      32u,
		      67u,
		      32u,
		      0u,
		      DEF_rv_core_toImem_rv_port1__read__07_BITS_67_TO_0___d711);
  DEF_x3__h13371 = DEF_rv_core_toImem_rv_port1__read____d707.get_whole_word(0u);
  DEF_x2__h13370 = DEF_rv_core_toImem_rv_port1__read____d707.get_bits_in_word32(1u, 2u, 12u);
  DEF__0_CONCAT_DONTCARE___d116.set_bits_in_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_bits_in_word8(2u,
												       0u,
												       5u),
						 2u,
						 0u,
						 5u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(1u),
								    1u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(0u),
										       0u);
  DEF_x1__h13369 = DEF_rv_core_toImem_rv_port1__read____d707.get_bits_in_word8(2u, 0u, 4u);
  DEF_NOT_rv_core_toImem_rv_port1__read__07_BITS_67__ETC___d717 = (tUInt8)3u & ((!(DEF_x1__h13369 == (tUInt8)0u) << 1u) | (tUInt8)1u);
  INST_rv_core_toImem_rv.METH_port1__write(DEF__0_CONCAT_DONTCARE___d116);
  INST_ireq.METH_write(DEF_rv_core_toImem_rv_port1__read__07_BITS_67_TO_0___d711);
  INST_bram_memory.METH_b_put(DEF_x1__h13369, DEF_x2__h13370, DEF_x3__h13371);
  INST_bram_serverAdapterB_writeWithResp.METH_wset(DEF_NOT_rv_core_toImem_rv_port1__read__07_BITS_67__ETC___d717);
}

void MOD_mktop_bsv::RL_responseI()
{
  tUInt32 DEF_x__h13619;
  tUInt32 DEF_x_first__h1649;
  DEF_ireq___d724 = INST_ireq.METH_read();
  DEF_x_wget__h1764 = INST_bram_serverAdapterB_outData_enqw.METH_wget();
  DEF_x_first__h1649 = INST_bram_serverAdapterB_outData_ff.METH_first();
  DEF_bram_serverAdapterB_outData_ff_i_notEmpty____d54 = INST_bram_serverAdapterB_outData_ff.METH_i_notEmpty();
  DEF_x__h1862 = DEF_x_wget__h1764;
  DEF_x__h13619 = DEF_bram_serverAdapterB_outData_ff_i_notEmpty____d54 ? DEF_x_first__h1649 : DEF_x__h1862;
  DEF__1_CONCAT_ireq_24_BITS_67_TO_32_25_CONCAT_IF_br_ETC___d728.set_bits_in_word((tUInt8)31u & (((tUInt8)1u << 4u) | DEF_ireq___d724.get_bits_in_word8(2u,
																			0u,
																			4u)),
										  2u,
										  0u,
										  5u).build_concat((((tUInt64)(DEF_ireq___d724.get_whole_word(1u))) << 32u) | (tUInt64)(DEF_x__h13619),
												   0u,
												   64u);
  INST_bram_serverAdapterB_outData_dequeueing.METH_wset();
  INST_bram_serverAdapterB_outData_beforeDeq.METH_write((tUInt8)1u);
  INST_bram_serverAdapterB_cnt_2.METH_wset((tUInt8)7u);
  INST_rv_core_fromImem_rv.METH_port0__write(DEF__1_CONCAT_ireq_24_BITS_67_TO_32_25_CONCAT_IF_br_ETC___d728);
}

void MOD_mktop_bsv::RL_requestD()
{
  tUInt8 DEF_NOT_rv_core_toDmem_rv_port1__read__29_BITS_67__ETC___d739;
  tUInt8 DEF_x1__h13835;
  tUInt32 DEF_x2__h13836;
  tUInt32 DEF_x3__h13837;
  DEF_rv_core_toDmem_rv_port1__read____d729 = INST_rv_core_toDmem_rv.METH_port1__read();
  wop_primExtractWide(68u,
		      69u,
		      DEF_rv_core_toDmem_rv_port1__read____d729,
		      32u,
		      67u,
		      32u,
		      0u,
		      DEF_rv_core_toDmem_rv_port1__read__29_BITS_67_TO_0___d733);
  DEF_x3__h13837 = DEF_rv_core_toDmem_rv_port1__read____d729.get_whole_word(0u);
  DEF_x2__h13836 = DEF_rv_core_toDmem_rv_port1__read____d729.get_bits_in_word32(1u, 2u, 12u);
  DEF__0_CONCAT_DONTCARE___d116.set_bits_in_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_bits_in_word8(2u,
												       0u,
												       5u),
						 2u,
						 0u,
						 5u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(1u),
								    1u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(0u),
										       0u);
  DEF_x1__h13835 = DEF_rv_core_toDmem_rv_port1__read____d729.get_bits_in_word8(2u, 0u, 4u);
  DEF_NOT_rv_core_toDmem_rv_port1__read__29_BITS_67__ETC___d739 = (tUInt8)3u & ((!(DEF_x1__h13835 == (tUInt8)0u) << 1u) | (tUInt8)1u);
  INST_rv_core_toDmem_rv.METH_port1__write(DEF__0_CONCAT_DONTCARE___d116);
  INST_dreq.METH_write(DEF_rv_core_toDmem_rv_port1__read__29_BITS_67_TO_0___d733);
  INST_bram_memory.METH_a_put(DEF_x1__h13835, DEF_x2__h13836, DEF_x3__h13837);
  INST_bram_serverAdapterA_writeWithResp.METH_wset(DEF_NOT_rv_core_toDmem_rv_port1__read__29_BITS_67__ETC___d739);
}

void MOD_mktop_bsv::RL_responseD()
{
  tUInt32 DEF_x__h14080;
  tUInt32 DEF_x_first__h301;
  DEF_dreq___d746 = INST_dreq.METH_read();
  DEF_x_wget__h416 = INST_bram_serverAdapterA_outData_enqw.METH_wget();
  DEF_x_first__h301 = INST_bram_serverAdapterA_outData_ff.METH_first();
  DEF_bram_serverAdapterA_outData_ff_i_notEmpty____d4 = INST_bram_serverAdapterA_outData_ff.METH_i_notEmpty();
  DEF_x__h514 = DEF_x_wget__h416;
  DEF_x__h14080 = DEF_bram_serverAdapterA_outData_ff_i_notEmpty____d4 ? DEF_x_first__h301 : DEF_x__h514;
  DEF__1_CONCAT_dreq_46_BITS_67_TO_32_47_CONCAT_IF_br_ETC___d750.set_bits_in_word((tUInt8)31u & (((tUInt8)1u << 4u) | DEF_dreq___d746.get_bits_in_word8(2u,
																			0u,
																			4u)),
										  2u,
										  0u,
										  5u).build_concat((((tUInt64)(DEF_dreq___d746.get_whole_word(1u))) << 32u) | (tUInt64)(DEF_x__h14080),
												   0u,
												   64u);
  INST_bram_serverAdapterA_outData_dequeueing.METH_wset();
  INST_bram_serverAdapterA_outData_beforeDeq.METH_write((tUInt8)1u);
  INST_bram_serverAdapterA_cnt_2.METH_wset((tUInt8)7u);
  INST_rv_core_fromDmem_rv.METH_port0__write(DEF__1_CONCAT_dreq_46_BITS_67_TO_32_47_CONCAT_IF_br_ETC___d750);
}

void MOD_mktop_bsv::RL_requestMMIO()
{
  tUInt8 DEF_rv_core_toMMIO_rv_port1__read__51_BITS_67_TO_6_ETC___d759;
  tUInt8 DEF_rv_core_toMMIO_rv_port1__read__51_BITS_63_TO_3_ETC___d766;
  tUInt8 DEF_rv_core_toMMIO_rv_port1__read__51_BITS_63_TO_3_ETC___d768;
  tUInt8 DEF_rv_core_toMMIO_rv_port1__read__51_BITS_63_TO_3_ETC___d761;
  tUInt8 DEF_rv_core_toMMIO_rv_port1__read__51_BITS_63_TO_3_ETC___d763;
  tUInt8 DEF_rv_core_toMMIO_rv_port1__read__51_BITS_31_TO_0_ETC___d764;
  tUInt32 DEF_IF_rv_core_toMMIO_rv_port1__read__51_BITS_31_T_ETC___d765;
  tUInt8 DEF_rv_core_toMMIO_rv_port1__read__51_BITS_7_TO_0___d762;
  tUInt32 DEF_rv_core_toMMIO_rv_port1__read__51_BITS_31_TO_0___d760;
  tUInt32 DEF_x__h14267;
  DEF_rv_core_toMMIO_rv_port1__read____d751 = INST_rv_core_toMMIO_rv.METH_port1__read();
  wop_primExtractWide(68u,
		      69u,
		      DEF_rv_core_toMMIO_rv_port1__read____d751,
		      32u,
		      67u,
		      32u,
		      0u,
		      DEF_rv_core_toMMIO_rv_port1__read__51_BITS_67_TO_0___d769);
  DEF_x__h14267 = DEF_rv_core_toMMIO_rv_port1__read____d751.get_whole_word(1u);
  DEF_rv_core_toMMIO_rv_port1__read__51_BITS_31_TO_0___d760 = DEF_rv_core_toMMIO_rv_port1__read____d751.get_whole_word(0u);
  DEF_rv_core_toMMIO_rv_port1__read__51_BITS_7_TO_0___d762 = DEF_rv_core_toMMIO_rv_port1__read____d751.get_bits_in_word8(0u,
															 0u,
															 8u);
  DEF_rv_core_toMMIO_rv_port1__read__51_BITS_31_TO_0_ETC___d764 = DEF_rv_core_toMMIO_rv_port1__read__51_BITS_31_TO_0___d760 == 0u;
  DEF_IF_rv_core_toMMIO_rv_port1__read__51_BITS_31_T_ETC___d765 = DEF_rv_core_toMMIO_rv_port1__read__51_BITS_31_TO_0_ETC___d764 ? 1u : 99u;
  DEF_rv_core_toMMIO_rv_port1__read__51_BITS_63_TO_3_ETC___d763 = DEF_x__h14267 == 4026597368u;
  DEF_rv_core_toMMIO_rv_port1__read__51_BITS_63_TO_3_ETC___d761 = DEF_x__h14267 == 4026597360u;
  DEF_rv_core_toMMIO_rv_port1__read__51_BITS_63_TO_3_ETC___d768 = DEF_rv_core_toMMIO_rv_port1__read__51_BITS_63_TO_3_ETC___d763 && !DEF_rv_core_toMMIO_rv_port1__read__51_BITS_31_TO_0_ETC___d764;
  DEF_rv_core_toMMIO_rv_port1__read__51_BITS_63_TO_3_ETC___d766 = DEF_rv_core_toMMIO_rv_port1__read__51_BITS_63_TO_3_ETC___d763 && DEF_rv_core_toMMIO_rv_port1__read__51_BITS_31_TO_0_ETC___d764;
  DEF_rv_core_toMMIO_rv_port1__read__51_BITS_67_TO_6_ETC___d759 = DEF_rv_core_toMMIO_rv_port1__read____d751.get_bits_in_word8(2u,
															      0u,
															      4u) == (tUInt8)15u && DEF_x__h14267 == 4026597364u;
  DEF__0_CONCAT_DONTCARE___d116.set_bits_in_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_bits_in_word8(2u,
												       0u,
												       5u),
						 2u,
						 0u,
						 5u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(1u),
								    1u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(0u),
										       0u);
  INST_rv_core_toMMIO_rv.METH_port1__write(DEF__0_CONCAT_DONTCARE___d116);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_rv_core_toMMIO_rv_port1__read__51_BITS_67_TO_6_ETC___d759)
      dollar_fwrite(sim_hdl,
		    this,
		    "32,s,32",
		    2147483650u,
		    &__str_literal_37,
		    DEF_rv_core_toMMIO_rv_port1__read__51_BITS_31_TO_0___d760);
    if (DEF_rv_core_toMMIO_rv_port1__read__51_BITS_67_TO_6_ETC___d759)
      dollar_fflush("32", 2147483650u);
    if (DEF_rv_core_toMMIO_rv_port1__read__51_BITS_63_TO_3_ETC___d761)
      dollar_fwrite(sim_hdl,
		    this,
		    "32,s,8",
		    2147483650u,
		    &__str_literal_38,
		    DEF_rv_core_toMMIO_rv_port1__read__51_BITS_7_TO_0___d762);
    if (DEF_rv_core_toMMIO_rv_port1__read__51_BITS_63_TO_3_ETC___d761)
      dollar_fflush("32", 2147483650u);
  }
  if (DEF_rv_core_toMMIO_rv_port1__read__51_BITS_63_TO_3_ETC___d763)
    INST_status.METH_write(DEF_IF_rv_core_toMMIO_rv_port1__read__51_BITS_31_T_ETC___d765);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_rv_core_toMMIO_rv_port1__read__51_BITS_63_TO_3_ETC___d766)
      dollar_fdisplay(sim_hdl, this, "32,s", 2147483650u, &__str_literal_39);
    if (DEF_rv_core_toMMIO_rv_port1__read__51_BITS_63_TO_3_ETC___d768)
      dollar_fdisplay(sim_hdl,
		      this,
		      "32,s,32",
		      2147483650u,
		      &__str_literal_40,
		      DEF_rv_core_toMMIO_rv_port1__read__51_BITS_31_TO_0___d760);
    if (DEF_rv_core_toMMIO_rv_port1__read__51_BITS_63_TO_3_ETC___d763)
      dollar_fflush("32", 2147483650u);
    if (DEF_rv_core_toMMIO_rv_port1__read__51_BITS_63_TO_3_ETC___d763)
      dollar_finish(sim_hdl, "32", 1u);
  }
  INST_mmioreq.METH_enq(DEF_rv_core_toMMIO_rv_port1__read__51_BITS_67_TO_0___d769);
}

void MOD_mktop_bsv::RL_responseMMIO()
{
  DEF_mmioreq_first____d775 = INST_mmioreq.METH_first();
  DEF__1_CONCAT_mmioreq_first__75___d776.set_bits_in_word((tUInt8)31u & (((tUInt8)1u << 4u) | DEF_mmioreq_first____d775.get_bits_in_word8(2u,
																	  0u,
																	  4u)),
							  2u,
							  0u,
							  5u).set_whole_word(DEF_mmioreq_first____d775.get_whole_word(1u),
									     1u).set_whole_word(DEF_mmioreq_first____d775.get_whole_word(0u),
												0u);
  INST_mmioreq.METH_deq();
  INST_rv_core_fromMMIO_rv.METH_port0__write(DEF__1_CONCAT_mmioreq_first__75___d776);
}


/* Methods */

tUInt32 MOD_mktop_bsv::METH_getStatus()
{
  tUInt32 DEF_getStatus__avValue1;
  tUInt32 PORT_getStatus;
  PORT_EN_getStatus = (tUInt8)1u;
  DEF_WILL_FIRE_getStatus = (tUInt8)1u;
  DEF_getStatus__avValue1 = INST_status.METH_read();
  PORT_getStatus = DEF_getStatus__avValue1;
  return PORT_getStatus;
}

tUInt8 MOD_mktop_bsv::METH_RDY_getStatus()
{
  tUInt8 PORT_RDY_getStatus;
  tUInt8 DEF_CAN_FIRE_getStatus;
  DEF_CAN_FIRE_getStatus = (tUInt8)1u;
  PORT_RDY_getStatus = DEF_CAN_FIRE_getStatus;
  return PORT_RDY_getStatus;
}


/* Reset routines */

void MOD_mktop_bsv::reset_RST_N(tUInt8 ARG_rst_in)
{
  PORT_RST_N = ARG_rst_in;
  INST_status.reset_RST(ARG_rst_in);
  INST_rv_core_toMMIO_rv.reset_RST(ARG_rst_in);
  INST_rv_core_toImem_rv.reset_RST(ARG_rst_in);
  INST_rv_core_toDmem_rv.reset_RST(ARG_rst_in);
  INST_rv_core_state.reset_RST(ARG_rst_in);
  INST_rv_core_starting.reset_RST(ARG_rst_in);
  INST_rv_core_rvd.reset_RST(ARG_rst_in);
  INST_rv_core_rv2.reset_RST(ARG_rst_in);
  INST_rv_core_rv1.reset_RST(ARG_rst_in);
  INST_rv_core_rf_9.reset_RST(ARG_rst_in);
  INST_rv_core_rf_8.reset_RST(ARG_rst_in);
  INST_rv_core_rf_7.reset_RST(ARG_rst_in);
  INST_rv_core_rf_6.reset_RST(ARG_rst_in);
  INST_rv_core_rf_5.reset_RST(ARG_rst_in);
  INST_rv_core_rf_4.reset_RST(ARG_rst_in);
  INST_rv_core_rf_31.reset_RST(ARG_rst_in);
  INST_rv_core_rf_30.reset_RST(ARG_rst_in);
  INST_rv_core_rf_3.reset_RST(ARG_rst_in);
  INST_rv_core_rf_29.reset_RST(ARG_rst_in);
  INST_rv_core_rf_28.reset_RST(ARG_rst_in);
  INST_rv_core_rf_27.reset_RST(ARG_rst_in);
  INST_rv_core_rf_26.reset_RST(ARG_rst_in);
  INST_rv_core_rf_25.reset_RST(ARG_rst_in);
  INST_rv_core_rf_24.reset_RST(ARG_rst_in);
  INST_rv_core_rf_23.reset_RST(ARG_rst_in);
  INST_rv_core_rf_22.reset_RST(ARG_rst_in);
  INST_rv_core_rf_21.reset_RST(ARG_rst_in);
  INST_rv_core_rf_20.reset_RST(ARG_rst_in);
  INST_rv_core_rf_2.reset_RST(ARG_rst_in);
  INST_rv_core_rf_19.reset_RST(ARG_rst_in);
  INST_rv_core_rf_18.reset_RST(ARG_rst_in);
  INST_rv_core_rf_17.reset_RST(ARG_rst_in);
  INST_rv_core_rf_16.reset_RST(ARG_rst_in);
  INST_rv_core_rf_15.reset_RST(ARG_rst_in);
  INST_rv_core_rf_14.reset_RST(ARG_rst_in);
  INST_rv_core_rf_13.reset_RST(ARG_rst_in);
  INST_rv_core_rf_12.reset_RST(ARG_rst_in);
  INST_rv_core_rf_11.reset_RST(ARG_rst_in);
  INST_rv_core_rf_10.reset_RST(ARG_rst_in);
  INST_rv_core_rf_1.reset_RST(ARG_rst_in);
  INST_rv_core_rf_0.reset_RST(ARG_rst_in);
  INST_rv_core_pc.reset_RST(ARG_rst_in);
  INST_rv_core_mem_business.reset_RST(ARG_rst_in);
  INST_rv_core_lfh.reset_RST(ARG_rst_in);
  INST_rv_core_fromMMIO_rv.reset_RST(ARG_rst_in);
  INST_rv_core_fromImem_rv.reset_RST(ARG_rst_in);
  INST_rv_core_fromDmem_rv.reset_RST(ARG_rst_in);
  INST_rv_core_dInst.reset_RST(ARG_rst_in);
  INST_mmioreq.reset_RST(ARG_rst_in);
  INST_cycle_count.reset_RST(ARG_rst_in);
  INST_bram_serverAdapterB_s1.reset_RST(ARG_rst_in);
  INST_bram_serverAdapterB_outData_ff.reset_RST(ARG_rst_in);
  INST_bram_serverAdapterB_cnt.reset_RST(ARG_rst_in);
  INST_bram_serverAdapterA_s1.reset_RST(ARG_rst_in);
  INST_bram_serverAdapterA_outData_ff.reset_RST(ARG_rst_in);
  INST_bram_serverAdapterA_cnt.reset_RST(ARG_rst_in);
}


/* Static handles to reset routines */


/* Functions for the parent module to register its reset fns */


/* Functions to set the elaborated clock id */

void MOD_mktop_bsv::set_clk_0(char const *s)
{
  __clk_handle_0 = bk_get_or_define_clock(sim_hdl, s);
}


/* State dumping routine */
void MOD_mktop_bsv::dump_state(unsigned int indent)
{
  printf("%*s%s:\n", indent, "", inst_name);
  INST_bram_memory.dump_state(indent + 2u);
  INST_bram_serverAdapterA_cnt.dump_state(indent + 2u);
  INST_bram_serverAdapterA_cnt_1.dump_state(indent + 2u);
  INST_bram_serverAdapterA_cnt_2.dump_state(indent + 2u);
  INST_bram_serverAdapterA_cnt_3.dump_state(indent + 2u);
  INST_bram_serverAdapterA_outData_beforeDeq.dump_state(indent + 2u);
  INST_bram_serverAdapterA_outData_beforeEnq.dump_state(indent + 2u);
  INST_bram_serverAdapterA_outData_dequeueing.dump_state(indent + 2u);
  INST_bram_serverAdapterA_outData_enqw.dump_state(indent + 2u);
  INST_bram_serverAdapterA_outData_ff.dump_state(indent + 2u);
  INST_bram_serverAdapterA_s1.dump_state(indent + 2u);
  INST_bram_serverAdapterA_s1_1.dump_state(indent + 2u);
  INST_bram_serverAdapterA_writeWithResp.dump_state(indent + 2u);
  INST_bram_serverAdapterB_cnt.dump_state(indent + 2u);
  INST_bram_serverAdapterB_cnt_1.dump_state(indent + 2u);
  INST_bram_serverAdapterB_cnt_2.dump_state(indent + 2u);
  INST_bram_serverAdapterB_cnt_3.dump_state(indent + 2u);
  INST_bram_serverAdapterB_outData_beforeDeq.dump_state(indent + 2u);
  INST_bram_serverAdapterB_outData_beforeEnq.dump_state(indent + 2u);
  INST_bram_serverAdapterB_outData_dequeueing.dump_state(indent + 2u);
  INST_bram_serverAdapterB_outData_enqw.dump_state(indent + 2u);
  INST_bram_serverAdapterB_outData_ff.dump_state(indent + 2u);
  INST_bram_serverAdapterB_s1.dump_state(indent + 2u);
  INST_bram_serverAdapterB_s1_1.dump_state(indent + 2u);
  INST_bram_serverAdapterB_writeWithResp.dump_state(indent + 2u);
  INST_cycle_count.dump_state(indent + 2u);
  INST_dreq.dump_state(indent + 2u);
  INST_ireq.dump_state(indent + 2u);
  INST_mmioreq.dump_state(indent + 2u);
  INST_rv_core_dInst.dump_state(indent + 2u);
  INST_rv_core_fromDmem_rv.dump_state(indent + 2u);
  INST_rv_core_fromImem_rv.dump_state(indent + 2u);
  INST_rv_core_fromMMIO_rv.dump_state(indent + 2u);
  INST_rv_core_lfh.dump_state(indent + 2u);
  INST_rv_core_mem_business.dump_state(indent + 2u);
  INST_rv_core_pc.dump_state(indent + 2u);
  INST_rv_core_rf_0.dump_state(indent + 2u);
  INST_rv_core_rf_1.dump_state(indent + 2u);
  INST_rv_core_rf_10.dump_state(indent + 2u);
  INST_rv_core_rf_11.dump_state(indent + 2u);
  INST_rv_core_rf_12.dump_state(indent + 2u);
  INST_rv_core_rf_13.dump_state(indent + 2u);
  INST_rv_core_rf_14.dump_state(indent + 2u);
  INST_rv_core_rf_15.dump_state(indent + 2u);
  INST_rv_core_rf_16.dump_state(indent + 2u);
  INST_rv_core_rf_17.dump_state(indent + 2u);
  INST_rv_core_rf_18.dump_state(indent + 2u);
  INST_rv_core_rf_19.dump_state(indent + 2u);
  INST_rv_core_rf_2.dump_state(indent + 2u);
  INST_rv_core_rf_20.dump_state(indent + 2u);
  INST_rv_core_rf_21.dump_state(indent + 2u);
  INST_rv_core_rf_22.dump_state(indent + 2u);
  INST_rv_core_rf_23.dump_state(indent + 2u);
  INST_rv_core_rf_24.dump_state(indent + 2u);
  INST_rv_core_rf_25.dump_state(indent + 2u);
  INST_rv_core_rf_26.dump_state(indent + 2u);
  INST_rv_core_rf_27.dump_state(indent + 2u);
  INST_rv_core_rf_28.dump_state(indent + 2u);
  INST_rv_core_rf_29.dump_state(indent + 2u);
  INST_rv_core_rf_3.dump_state(indent + 2u);
  INST_rv_core_rf_30.dump_state(indent + 2u);
  INST_rv_core_rf_31.dump_state(indent + 2u);
  INST_rv_core_rf_4.dump_state(indent + 2u);
  INST_rv_core_rf_5.dump_state(indent + 2u);
  INST_rv_core_rf_6.dump_state(indent + 2u);
  INST_rv_core_rf_7.dump_state(indent + 2u);
  INST_rv_core_rf_8.dump_state(indent + 2u);
  INST_rv_core_rf_9.dump_state(indent + 2u);
  INST_rv_core_rv1.dump_state(indent + 2u);
  INST_rv_core_rv2.dump_state(indent + 2u);
  INST_rv_core_rvd.dump_state(indent + 2u);
  INST_rv_core_starting.dump_state(indent + 2u);
  INST_rv_core_state.dump_state(indent + 2u);
  INST_rv_core_toDmem_rv.dump_state(indent + 2u);
  INST_rv_core_toImem_rv.dump_state(indent + 2u);
  INST_rv_core_toMMIO_rv.dump_state(indent + 2u);
  INST_status.dump_state(indent + 2u);
}


/* VCD dumping routines */

unsigned int MOD_mktop_bsv::dump_VCD_defs(unsigned int levels)
{
  vcd_write_scope_start(sim_hdl, inst_name);
  vcd_num = vcd_reserve_ids(sim_hdl, 163u);
  unsigned int num = vcd_num;
  for (unsigned int clk = 0u; clk < bk_num_clocks(sim_hdl); ++clk)
    vcd_add_clock_def(sim_hdl, this, bk_clock_name(sim_hdl, clk), bk_clock_vcd_num(sim_hdl, clk));
  vcd_write_def(sim_hdl, bk_clock_vcd_num(sim_hdl, __clk_handle_0), "CLK", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_rv_core_dInst_86_BIT_35_93_THEN_rv_core_dIn_ETC___d395", 3u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_rv_core_dInst_86_BIT_35_93___d458", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_rv_core_dInst_86_BIT_36_56___d457", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_rv_core_dInst_86_BIT_37_54___d455", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_rv_core_dInst_86_BIT_38_52___d453", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_rv_core_dInst_86_BIT_39_50___d451", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_rv_core_dInst_86_BIT_6_87_76_AND_rv_core_d_ETC___d477", 1u);
  vcd_write_def(sim_hdl, num++, "RST_N", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_getStatus", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_DONTCARE___d116", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_DONTCARE___d26", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_16_CONCAT_rv_core_pc_09_CONCAT_0___d110", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1_CONCAT_IF_rv_core_dInst_86_BIT_5_79_THEN_IF__ETC___d497", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1_CONCAT_dreq_46_BITS_67_TO_32_47_CONCAT_IF_br_ETC___d750", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1_CONCAT_ireq_24_BITS_67_TO_32_25_CONCAT_IF_br_ETC___d728", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1_CONCAT_mmioreq_first__75___d776", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read_inst__h9754", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "b__h2255", 3u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "b__h910", 3u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "bram_serverAdapterA_cnt_1_whas____d10", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "bram_serverAdapterA_cnt_2_whas____d11", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "bram_serverAdapterA_cnt_3_whas____d13", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "bram_serverAdapterA_outData_ff_i_notEmpty____d4", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "bram_serverAdapterA_s1_5_BIT_0___d36", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "bram_serverAdapterA_s1___d35", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "bram_serverAdapterB_cnt_1_whas____d60", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "bram_serverAdapterB_cnt_2_whas____d61", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "bram_serverAdapterB_cnt_3_whas____d63", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "bram_serverAdapterB_outData_ff_i_notEmpty____d54", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "bram_serverAdapterB_s1_4_BIT_0___d85", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "bram_serverAdapterB_s1___d84", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dreq___d746", 68u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "imm__h9901", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ireq___d724", 68u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "mmioreq_first____d775", 68u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "pc__h11378", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rs1_val__h11376", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rv_core_dInst_86_BITS_11_TO_7___d403", 5u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rv_core_dInst_86_BITS_34_TO_32_94_EQ_0___d459", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rv_core_dInst_86_BITS_34_TO_32_94_EQ_1___d461", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rv_core_dInst_86_BITS_34_TO_32_94_EQ_2___d463", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rv_core_dInst_86_BITS_34_TO_32_94_EQ_3___d465", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rv_core_dInst_86_BITS_34_TO_32___d394", 3u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rv_core_dInst_86_BITS_4_TO_3_88_EQ_0b0___d389", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rv_core_dInst_86_BIT_31___d408", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rv_core_dInst_86_BIT_35_93_AND_NOT_rv_core_dIn_ETC___d474", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rv_core_dInst_86_BIT_35_93_AND_rv_core_dInst_8_ETC___d460", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rv_core_dInst_86_BIT_35_93_AND_rv_core_dInst_8_ETC___d462", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rv_core_dInst_86_BIT_35_93_AND_rv_core_dInst_8_ETC___d464", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rv_core_dInst_86_BIT_35_93_AND_rv_core_dInst_8_ETC___d466", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rv_core_dInst_86_BIT_35___d393", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rv_core_dInst_86_BIT_36___d456", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rv_core_dInst_86_BIT_37___d454", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rv_core_dInst_86_BIT_38___d452", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rv_core_dInst_86_BIT_39___d450", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rv_core_dInst_86_BIT_6___d387", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rv_core_dInst___d386", 40u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rv_core_fromDmem_rv_port0__read____d742", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rv_core_fromDmem_rv_port1__read____d590", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rv_core_fromImem_rv_port0__read____d720", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rv_core_fromImem_rv_port1__read____d111", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rv_core_fromMMIO_rv_port0__read____d771", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rv_core_fromMMIO_rv_port1__read____d588", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rv_core_mem_business_78_BITS_5_TO_3___d579", 3u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rv_core_mem_business_78_BIT_0___d587", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rv_core_mem_business___d578", 6u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rv_core_rv1_92_PLUS_IF_rv_core_dInst_86_BIT_35_ETC___d432", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rv_core_rv1_92_PLUS_IF_rv_core_dInst_86_BIT_35_ETC___d433", 30u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rv_core_toDmem_rv_port0__read____d442", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rv_core_toDmem_rv_port1__read__29_BITS_67_TO_0___d733", 68u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rv_core_toDmem_rv_port1__read____d729", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rv_core_toImem_rv_port0__read____d100", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rv_core_toImem_rv_port1__read__07_BITS_67_TO_0___d711", 68u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rv_core_toImem_rv_port1__read____d707", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rv_core_toMMIO_rv_port0__read____d439", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rv_core_toMMIO_rv_port1__read__51_BITS_67_TO_0___d769", 68u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rv_core_toMMIO_rv_port1__read____d751", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h10044", 12u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h10091", 12u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h10160", 13u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h10321", 21u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h1862", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h514", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x_wget__h1764", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x_wget__h416", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "EN_getStatus", 1u);
  num = INST_bram_memory.dump_VCD_defs(num);
  num = INST_bram_serverAdapterA_cnt.dump_VCD_defs(num);
  num = INST_bram_serverAdapterA_cnt_1.dump_VCD_defs(num);
  num = INST_bram_serverAdapterA_cnt_2.dump_VCD_defs(num);
  num = INST_bram_serverAdapterA_cnt_3.dump_VCD_defs(num);
  num = INST_bram_serverAdapterA_outData_beforeDeq.dump_VCD_defs(num);
  num = INST_bram_serverAdapterA_outData_beforeEnq.dump_VCD_defs(num);
  num = INST_bram_serverAdapterA_outData_dequeueing.dump_VCD_defs(num);
  num = INST_bram_serverAdapterA_outData_enqw.dump_VCD_defs(num);
  num = INST_bram_serverAdapterA_outData_ff.dump_VCD_defs(num);
  num = INST_bram_serverAdapterA_s1.dump_VCD_defs(num);
  num = INST_bram_serverAdapterA_s1_1.dump_VCD_defs(num);
  num = INST_bram_serverAdapterA_writeWithResp.dump_VCD_defs(num);
  num = INST_bram_serverAdapterB_cnt.dump_VCD_defs(num);
  num = INST_bram_serverAdapterB_cnt_1.dump_VCD_defs(num);
  num = INST_bram_serverAdapterB_cnt_2.dump_VCD_defs(num);
  num = INST_bram_serverAdapterB_cnt_3.dump_VCD_defs(num);
  num = INST_bram_serverAdapterB_outData_beforeDeq.dump_VCD_defs(num);
  num = INST_bram_serverAdapterB_outData_beforeEnq.dump_VCD_defs(num);
  num = INST_bram_serverAdapterB_outData_dequeueing.dump_VCD_defs(num);
  num = INST_bram_serverAdapterB_outData_enqw.dump_VCD_defs(num);
  num = INST_bram_serverAdapterB_outData_ff.dump_VCD_defs(num);
  num = INST_bram_serverAdapterB_s1.dump_VCD_defs(num);
  num = INST_bram_serverAdapterB_s1_1.dump_VCD_defs(num);
  num = INST_bram_serverAdapterB_writeWithResp.dump_VCD_defs(num);
  num = INST_cycle_count.dump_VCD_defs(num);
  num = INST_dreq.dump_VCD_defs(num);
  num = INST_ireq.dump_VCD_defs(num);
  num = INST_mmioreq.dump_VCD_defs(num);
  num = INST_rv_core_dInst.dump_VCD_defs(num);
  num = INST_rv_core_fromDmem_rv.dump_VCD_defs(num);
  num = INST_rv_core_fromImem_rv.dump_VCD_defs(num);
  num = INST_rv_core_fromMMIO_rv.dump_VCD_defs(num);
  num = INST_rv_core_lfh.dump_VCD_defs(num);
  num = INST_rv_core_mem_business.dump_VCD_defs(num);
  num = INST_rv_core_pc.dump_VCD_defs(num);
  num = INST_rv_core_rf_0.dump_VCD_defs(num);
  num = INST_rv_core_rf_1.dump_VCD_defs(num);
  num = INST_rv_core_rf_10.dump_VCD_defs(num);
  num = INST_rv_core_rf_11.dump_VCD_defs(num);
  num = INST_rv_core_rf_12.dump_VCD_defs(num);
  num = INST_rv_core_rf_13.dump_VCD_defs(num);
  num = INST_rv_core_rf_14.dump_VCD_defs(num);
  num = INST_rv_core_rf_15.dump_VCD_defs(num);
  num = INST_rv_core_rf_16.dump_VCD_defs(num);
  num = INST_rv_core_rf_17.dump_VCD_defs(num);
  num = INST_rv_core_rf_18.dump_VCD_defs(num);
  num = INST_rv_core_rf_19.dump_VCD_defs(num);
  num = INST_rv_core_rf_2.dump_VCD_defs(num);
  num = INST_rv_core_rf_20.dump_VCD_defs(num);
  num = INST_rv_core_rf_21.dump_VCD_defs(num);
  num = INST_rv_core_rf_22.dump_VCD_defs(num);
  num = INST_rv_core_rf_23.dump_VCD_defs(num);
  num = INST_rv_core_rf_24.dump_VCD_defs(num);
  num = INST_rv_core_rf_25.dump_VCD_defs(num);
  num = INST_rv_core_rf_26.dump_VCD_defs(num);
  num = INST_rv_core_rf_27.dump_VCD_defs(num);
  num = INST_rv_core_rf_28.dump_VCD_defs(num);
  num = INST_rv_core_rf_29.dump_VCD_defs(num);
  num = INST_rv_core_rf_3.dump_VCD_defs(num);
  num = INST_rv_core_rf_30.dump_VCD_defs(num);
  num = INST_rv_core_rf_31.dump_VCD_defs(num);
  num = INST_rv_core_rf_4.dump_VCD_defs(num);
  num = INST_rv_core_rf_5.dump_VCD_defs(num);
  num = INST_rv_core_rf_6.dump_VCD_defs(num);
  num = INST_rv_core_rf_7.dump_VCD_defs(num);
  num = INST_rv_core_rf_8.dump_VCD_defs(num);
  num = INST_rv_core_rf_9.dump_VCD_defs(num);
  num = INST_rv_core_rv1.dump_VCD_defs(num);
  num = INST_rv_core_rv2.dump_VCD_defs(num);
  num = INST_rv_core_rvd.dump_VCD_defs(num);
  num = INST_rv_core_starting.dump_VCD_defs(num);
  num = INST_rv_core_state.dump_VCD_defs(num);
  num = INST_rv_core_toDmem_rv.dump_VCD_defs(num);
  num = INST_rv_core_toImem_rv.dump_VCD_defs(num);
  num = INST_rv_core_toMMIO_rv.dump_VCD_defs(num);
  num = INST_status.dump_VCD_defs(num);
  vcd_write_scope_end(sim_hdl);
  return num;
}

void MOD_mktop_bsv::dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mktop_bsv &backing)
{
  vcd_defs(dt, backing);
  vcd_prims(dt, backing);
}

void MOD_mktop_bsv::vcd_defs(tVCDDumpType dt, MOD_mktop_bsv &backing)
{
  unsigned int num = vcd_num;
  if (dt == VCD_DUMP_XS)
  {
    vcd_write_x(sim_hdl, num++, 3u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 3u);
    vcd_write_x(sim_hdl, num++, 3u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 68u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 68u);
    vcd_write_x(sim_hdl, num++, 68u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 5u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 3u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 40u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 3u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 6u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 30u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 68u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 68u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 68u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 12u);
    vcd_write_x(sim_hdl, num++, 12u);
    vcd_write_x(sim_hdl, num++, 13u);
    vcd_write_x(sim_hdl, num++, 21u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 1u);
  }
  else
    if (dt == VCD_DUMP_CHANGES)
    {
      if ((backing.DEF_IF_rv_core_dInst_86_BIT_35_93_THEN_rv_core_dIn_ETC___d395) != DEF_IF_rv_core_dInst_86_BIT_35_93_THEN_rv_core_dIn_ETC___d395)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_rv_core_dInst_86_BIT_35_93_THEN_rv_core_dIn_ETC___d395, 3u);
	backing.DEF_IF_rv_core_dInst_86_BIT_35_93_THEN_rv_core_dIn_ETC___d395 = DEF_IF_rv_core_dInst_86_BIT_35_93_THEN_rv_core_dIn_ETC___d395;
      }
      ++num;
      if ((backing.DEF_NOT_rv_core_dInst_86_BIT_35_93___d458) != DEF_NOT_rv_core_dInst_86_BIT_35_93___d458)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_rv_core_dInst_86_BIT_35_93___d458, 1u);
	backing.DEF_NOT_rv_core_dInst_86_BIT_35_93___d458 = DEF_NOT_rv_core_dInst_86_BIT_35_93___d458;
      }
      ++num;
      if ((backing.DEF_NOT_rv_core_dInst_86_BIT_36_56___d457) != DEF_NOT_rv_core_dInst_86_BIT_36_56___d457)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_rv_core_dInst_86_BIT_36_56___d457, 1u);
	backing.DEF_NOT_rv_core_dInst_86_BIT_36_56___d457 = DEF_NOT_rv_core_dInst_86_BIT_36_56___d457;
      }
      ++num;
      if ((backing.DEF_NOT_rv_core_dInst_86_BIT_37_54___d455) != DEF_NOT_rv_core_dInst_86_BIT_37_54___d455)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_rv_core_dInst_86_BIT_37_54___d455, 1u);
	backing.DEF_NOT_rv_core_dInst_86_BIT_37_54___d455 = DEF_NOT_rv_core_dInst_86_BIT_37_54___d455;
      }
      ++num;
      if ((backing.DEF_NOT_rv_core_dInst_86_BIT_38_52___d453) != DEF_NOT_rv_core_dInst_86_BIT_38_52___d453)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_rv_core_dInst_86_BIT_38_52___d453, 1u);
	backing.DEF_NOT_rv_core_dInst_86_BIT_38_52___d453 = DEF_NOT_rv_core_dInst_86_BIT_38_52___d453;
      }
      ++num;
      if ((backing.DEF_NOT_rv_core_dInst_86_BIT_39_50___d451) != DEF_NOT_rv_core_dInst_86_BIT_39_50___d451)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_rv_core_dInst_86_BIT_39_50___d451, 1u);
	backing.DEF_NOT_rv_core_dInst_86_BIT_39_50___d451 = DEF_NOT_rv_core_dInst_86_BIT_39_50___d451;
      }
      ++num;
      if ((backing.DEF_NOT_rv_core_dInst_86_BIT_6_87_76_AND_rv_core_d_ETC___d477) != DEF_NOT_rv_core_dInst_86_BIT_6_87_76_AND_rv_core_d_ETC___d477)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_rv_core_dInst_86_BIT_6_87_76_AND_rv_core_d_ETC___d477, 1u);
	backing.DEF_NOT_rv_core_dInst_86_BIT_6_87_76_AND_rv_core_d_ETC___d477 = DEF_NOT_rv_core_dInst_86_BIT_6_87_76_AND_rv_core_d_ETC___d477;
      }
      ++num;
      if ((backing.PORT_RST_N) != PORT_RST_N)
      {
	vcd_write_val(sim_hdl, num, PORT_RST_N, 1u);
	backing.PORT_RST_N = PORT_RST_N;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_getStatus) != DEF_WILL_FIRE_getStatus)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_getStatus, 1u);
	backing.DEF_WILL_FIRE_getStatus = DEF_WILL_FIRE_getStatus;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_DONTCARE___d116) != DEF__0_CONCAT_DONTCARE___d116)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_DONTCARE___d116, 69u);
	backing.DEF__0_CONCAT_DONTCARE___d116 = DEF__0_CONCAT_DONTCARE___d116;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_DONTCARE___d26) != DEF__0_CONCAT_DONTCARE___d26)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_DONTCARE___d26, 2u);
	backing.DEF__0_CONCAT_DONTCARE___d26 = DEF__0_CONCAT_DONTCARE___d26;
      }
      ++num;
      if ((backing.DEF__16_CONCAT_rv_core_pc_09_CONCAT_0___d110) != DEF__16_CONCAT_rv_core_pc_09_CONCAT_0___d110)
      {
	vcd_write_val(sim_hdl, num, DEF__16_CONCAT_rv_core_pc_09_CONCAT_0___d110, 69u);
	backing.DEF__16_CONCAT_rv_core_pc_09_CONCAT_0___d110 = DEF__16_CONCAT_rv_core_pc_09_CONCAT_0___d110;
      }
      ++num;
      if ((backing.DEF__1_CONCAT_IF_rv_core_dInst_86_BIT_5_79_THEN_IF__ETC___d497) != DEF__1_CONCAT_IF_rv_core_dInst_86_BIT_5_79_THEN_IF__ETC___d497)
      {
	vcd_write_val(sim_hdl, num, DEF__1_CONCAT_IF_rv_core_dInst_86_BIT_5_79_THEN_IF__ETC___d497, 69u);
	backing.DEF__1_CONCAT_IF_rv_core_dInst_86_BIT_5_79_THEN_IF__ETC___d497 = DEF__1_CONCAT_IF_rv_core_dInst_86_BIT_5_79_THEN_IF__ETC___d497;
      }
      ++num;
      if ((backing.DEF__1_CONCAT_dreq_46_BITS_67_TO_32_47_CONCAT_IF_br_ETC___d750) != DEF__1_CONCAT_dreq_46_BITS_67_TO_32_47_CONCAT_IF_br_ETC___d750)
      {
	vcd_write_val(sim_hdl, num, DEF__1_CONCAT_dreq_46_BITS_67_TO_32_47_CONCAT_IF_br_ETC___d750, 69u);
	backing.DEF__1_CONCAT_dreq_46_BITS_67_TO_32_47_CONCAT_IF_br_ETC___d750 = DEF__1_CONCAT_dreq_46_BITS_67_TO_32_47_CONCAT_IF_br_ETC___d750;
      }
      ++num;
      if ((backing.DEF__1_CONCAT_ireq_24_BITS_67_TO_32_25_CONCAT_IF_br_ETC___d728) != DEF__1_CONCAT_ireq_24_BITS_67_TO_32_25_CONCAT_IF_br_ETC___d728)
      {
	vcd_write_val(sim_hdl, num, DEF__1_CONCAT_ireq_24_BITS_67_TO_32_25_CONCAT_IF_br_ETC___d728, 69u);
	backing.DEF__1_CONCAT_ireq_24_BITS_67_TO_32_25_CONCAT_IF_br_ETC___d728 = DEF__1_CONCAT_ireq_24_BITS_67_TO_32_25_CONCAT_IF_br_ETC___d728;
      }
      ++num;
      if ((backing.DEF__1_CONCAT_mmioreq_first__75___d776) != DEF__1_CONCAT_mmioreq_first__75___d776)
      {
	vcd_write_val(sim_hdl, num, DEF__1_CONCAT_mmioreq_first__75___d776, 69u);
	backing.DEF__1_CONCAT_mmioreq_first__75___d776 = DEF__1_CONCAT_mmioreq_first__75___d776;
      }
      ++num;
      if ((backing.DEF__read_inst__h9754) != DEF__read_inst__h9754)
      {
	vcd_write_val(sim_hdl, num, DEF__read_inst__h9754, 32u);
	backing.DEF__read_inst__h9754 = DEF__read_inst__h9754;
      }
      ++num;
      if ((backing.DEF_b__h2255) != DEF_b__h2255)
      {
	vcd_write_val(sim_hdl, num, DEF_b__h2255, 3u);
	backing.DEF_b__h2255 = DEF_b__h2255;
      }
      ++num;
      if ((backing.DEF_b__h910) != DEF_b__h910)
      {
	vcd_write_val(sim_hdl, num, DEF_b__h910, 3u);
	backing.DEF_b__h910 = DEF_b__h910;
      }
      ++num;
      if ((backing.DEF_bram_serverAdapterA_cnt_1_whas____d10) != DEF_bram_serverAdapterA_cnt_1_whas____d10)
      {
	vcd_write_val(sim_hdl, num, DEF_bram_serverAdapterA_cnt_1_whas____d10, 1u);
	backing.DEF_bram_serverAdapterA_cnt_1_whas____d10 = DEF_bram_serverAdapterA_cnt_1_whas____d10;
      }
      ++num;
      if ((backing.DEF_bram_serverAdapterA_cnt_2_whas____d11) != DEF_bram_serverAdapterA_cnt_2_whas____d11)
      {
	vcd_write_val(sim_hdl, num, DEF_bram_serverAdapterA_cnt_2_whas____d11, 1u);
	backing.DEF_bram_serverAdapterA_cnt_2_whas____d11 = DEF_bram_serverAdapterA_cnt_2_whas____d11;
      }
      ++num;
      if ((backing.DEF_bram_serverAdapterA_cnt_3_whas____d13) != DEF_bram_serverAdapterA_cnt_3_whas____d13)
      {
	vcd_write_val(sim_hdl, num, DEF_bram_serverAdapterA_cnt_3_whas____d13, 1u);
	backing.DEF_bram_serverAdapterA_cnt_3_whas____d13 = DEF_bram_serverAdapterA_cnt_3_whas____d13;
      }
      ++num;
      if ((backing.DEF_bram_serverAdapterA_outData_ff_i_notEmpty____d4) != DEF_bram_serverAdapterA_outData_ff_i_notEmpty____d4)
      {
	vcd_write_val(sim_hdl, num, DEF_bram_serverAdapterA_outData_ff_i_notEmpty____d4, 1u);
	backing.DEF_bram_serverAdapterA_outData_ff_i_notEmpty____d4 = DEF_bram_serverAdapterA_outData_ff_i_notEmpty____d4;
      }
      ++num;
      if ((backing.DEF_bram_serverAdapterA_s1_5_BIT_0___d36) != DEF_bram_serverAdapterA_s1_5_BIT_0___d36)
      {
	vcd_write_val(sim_hdl, num, DEF_bram_serverAdapterA_s1_5_BIT_0___d36, 1u);
	backing.DEF_bram_serverAdapterA_s1_5_BIT_0___d36 = DEF_bram_serverAdapterA_s1_5_BIT_0___d36;
      }
      ++num;
      if ((backing.DEF_bram_serverAdapterA_s1___d35) != DEF_bram_serverAdapterA_s1___d35)
      {
	vcd_write_val(sim_hdl, num, DEF_bram_serverAdapterA_s1___d35, 2u);
	backing.DEF_bram_serverAdapterA_s1___d35 = DEF_bram_serverAdapterA_s1___d35;
      }
      ++num;
      if ((backing.DEF_bram_serverAdapterB_cnt_1_whas____d60) != DEF_bram_serverAdapterB_cnt_1_whas____d60)
      {
	vcd_write_val(sim_hdl, num, DEF_bram_serverAdapterB_cnt_1_whas____d60, 1u);
	backing.DEF_bram_serverAdapterB_cnt_1_whas____d60 = DEF_bram_serverAdapterB_cnt_1_whas____d60;
      }
      ++num;
      if ((backing.DEF_bram_serverAdapterB_cnt_2_whas____d61) != DEF_bram_serverAdapterB_cnt_2_whas____d61)
      {
	vcd_write_val(sim_hdl, num, DEF_bram_serverAdapterB_cnt_2_whas____d61, 1u);
	backing.DEF_bram_serverAdapterB_cnt_2_whas____d61 = DEF_bram_serverAdapterB_cnt_2_whas____d61;
      }
      ++num;
      if ((backing.DEF_bram_serverAdapterB_cnt_3_whas____d63) != DEF_bram_serverAdapterB_cnt_3_whas____d63)
      {
	vcd_write_val(sim_hdl, num, DEF_bram_serverAdapterB_cnt_3_whas____d63, 1u);
	backing.DEF_bram_serverAdapterB_cnt_3_whas____d63 = DEF_bram_serverAdapterB_cnt_3_whas____d63;
      }
      ++num;
      if ((backing.DEF_bram_serverAdapterB_outData_ff_i_notEmpty____d54) != DEF_bram_serverAdapterB_outData_ff_i_notEmpty____d54)
      {
	vcd_write_val(sim_hdl, num, DEF_bram_serverAdapterB_outData_ff_i_notEmpty____d54, 1u);
	backing.DEF_bram_serverAdapterB_outData_ff_i_notEmpty____d54 = DEF_bram_serverAdapterB_outData_ff_i_notEmpty____d54;
      }
      ++num;
      if ((backing.DEF_bram_serverAdapterB_s1_4_BIT_0___d85) != DEF_bram_serverAdapterB_s1_4_BIT_0___d85)
      {
	vcd_write_val(sim_hdl, num, DEF_bram_serverAdapterB_s1_4_BIT_0___d85, 1u);
	backing.DEF_bram_serverAdapterB_s1_4_BIT_0___d85 = DEF_bram_serverAdapterB_s1_4_BIT_0___d85;
      }
      ++num;
      if ((backing.DEF_bram_serverAdapterB_s1___d84) != DEF_bram_serverAdapterB_s1___d84)
      {
	vcd_write_val(sim_hdl, num, DEF_bram_serverAdapterB_s1___d84, 2u);
	backing.DEF_bram_serverAdapterB_s1___d84 = DEF_bram_serverAdapterB_s1___d84;
      }
      ++num;
      if ((backing.DEF_dreq___d746) != DEF_dreq___d746)
      {
	vcd_write_val(sim_hdl, num, DEF_dreq___d746, 68u);
	backing.DEF_dreq___d746 = DEF_dreq___d746;
      }
      ++num;
      if ((backing.DEF_imm__h9901) != DEF_imm__h9901)
      {
	vcd_write_val(sim_hdl, num, DEF_imm__h9901, 32u);
	backing.DEF_imm__h9901 = DEF_imm__h9901;
      }
      ++num;
      if ((backing.DEF_ireq___d724) != DEF_ireq___d724)
      {
	vcd_write_val(sim_hdl, num, DEF_ireq___d724, 68u);
	backing.DEF_ireq___d724 = DEF_ireq___d724;
      }
      ++num;
      if ((backing.DEF_mmioreq_first____d775) != DEF_mmioreq_first____d775)
      {
	vcd_write_val(sim_hdl, num, DEF_mmioreq_first____d775, 68u);
	backing.DEF_mmioreq_first____d775 = DEF_mmioreq_first____d775;
      }
      ++num;
      if ((backing.DEF_pc__h11378) != DEF_pc__h11378)
      {
	vcd_write_val(sim_hdl, num, DEF_pc__h11378, 32u);
	backing.DEF_pc__h11378 = DEF_pc__h11378;
      }
      ++num;
      if ((backing.DEF_rs1_val__h11376) != DEF_rs1_val__h11376)
      {
	vcd_write_val(sim_hdl, num, DEF_rs1_val__h11376, 32u);
	backing.DEF_rs1_val__h11376 = DEF_rs1_val__h11376;
      }
      ++num;
      if ((backing.DEF_rv_core_dInst_86_BITS_11_TO_7___d403) != DEF_rv_core_dInst_86_BITS_11_TO_7___d403)
      {
	vcd_write_val(sim_hdl, num, DEF_rv_core_dInst_86_BITS_11_TO_7___d403, 5u);
	backing.DEF_rv_core_dInst_86_BITS_11_TO_7___d403 = DEF_rv_core_dInst_86_BITS_11_TO_7___d403;
      }
      ++num;
      if ((backing.DEF_rv_core_dInst_86_BITS_34_TO_32_94_EQ_0___d459) != DEF_rv_core_dInst_86_BITS_34_TO_32_94_EQ_0___d459)
      {
	vcd_write_val(sim_hdl, num, DEF_rv_core_dInst_86_BITS_34_TO_32_94_EQ_0___d459, 1u);
	backing.DEF_rv_core_dInst_86_BITS_34_TO_32_94_EQ_0___d459 = DEF_rv_core_dInst_86_BITS_34_TO_32_94_EQ_0___d459;
      }
      ++num;
      if ((backing.DEF_rv_core_dInst_86_BITS_34_TO_32_94_EQ_1___d461) != DEF_rv_core_dInst_86_BITS_34_TO_32_94_EQ_1___d461)
      {
	vcd_write_val(sim_hdl, num, DEF_rv_core_dInst_86_BITS_34_TO_32_94_EQ_1___d461, 1u);
	backing.DEF_rv_core_dInst_86_BITS_34_TO_32_94_EQ_1___d461 = DEF_rv_core_dInst_86_BITS_34_TO_32_94_EQ_1___d461;
      }
      ++num;
      if ((backing.DEF_rv_core_dInst_86_BITS_34_TO_32_94_EQ_2___d463) != DEF_rv_core_dInst_86_BITS_34_TO_32_94_EQ_2___d463)
      {
	vcd_write_val(sim_hdl, num, DEF_rv_core_dInst_86_BITS_34_TO_32_94_EQ_2___d463, 1u);
	backing.DEF_rv_core_dInst_86_BITS_34_TO_32_94_EQ_2___d463 = DEF_rv_core_dInst_86_BITS_34_TO_32_94_EQ_2___d463;
      }
      ++num;
      if ((backing.DEF_rv_core_dInst_86_BITS_34_TO_32_94_EQ_3___d465) != DEF_rv_core_dInst_86_BITS_34_TO_32_94_EQ_3___d465)
      {
	vcd_write_val(sim_hdl, num, DEF_rv_core_dInst_86_BITS_34_TO_32_94_EQ_3___d465, 1u);
	backing.DEF_rv_core_dInst_86_BITS_34_TO_32_94_EQ_3___d465 = DEF_rv_core_dInst_86_BITS_34_TO_32_94_EQ_3___d465;
      }
      ++num;
      if ((backing.DEF_rv_core_dInst_86_BITS_34_TO_32___d394) != DEF_rv_core_dInst_86_BITS_34_TO_32___d394)
      {
	vcd_write_val(sim_hdl, num, DEF_rv_core_dInst_86_BITS_34_TO_32___d394, 3u);
	backing.DEF_rv_core_dInst_86_BITS_34_TO_32___d394 = DEF_rv_core_dInst_86_BITS_34_TO_32___d394;
      }
      ++num;
      if ((backing.DEF_rv_core_dInst_86_BITS_4_TO_3_88_EQ_0b0___d389) != DEF_rv_core_dInst_86_BITS_4_TO_3_88_EQ_0b0___d389)
      {
	vcd_write_val(sim_hdl, num, DEF_rv_core_dInst_86_BITS_4_TO_3_88_EQ_0b0___d389, 1u);
	backing.DEF_rv_core_dInst_86_BITS_4_TO_3_88_EQ_0b0___d389 = DEF_rv_core_dInst_86_BITS_4_TO_3_88_EQ_0b0___d389;
      }
      ++num;
      if ((backing.DEF_rv_core_dInst_86_BIT_31___d408) != DEF_rv_core_dInst_86_BIT_31___d408)
      {
	vcd_write_val(sim_hdl, num, DEF_rv_core_dInst_86_BIT_31___d408, 1u);
	backing.DEF_rv_core_dInst_86_BIT_31___d408 = DEF_rv_core_dInst_86_BIT_31___d408;
      }
      ++num;
      if ((backing.DEF_rv_core_dInst_86_BIT_35_93_AND_NOT_rv_core_dIn_ETC___d474) != DEF_rv_core_dInst_86_BIT_35_93_AND_NOT_rv_core_dIn_ETC___d474)
      {
	vcd_write_val(sim_hdl, num, DEF_rv_core_dInst_86_BIT_35_93_AND_NOT_rv_core_dIn_ETC___d474, 1u);
	backing.DEF_rv_core_dInst_86_BIT_35_93_AND_NOT_rv_core_dIn_ETC___d474 = DEF_rv_core_dInst_86_BIT_35_93_AND_NOT_rv_core_dIn_ETC___d474;
      }
      ++num;
      if ((backing.DEF_rv_core_dInst_86_BIT_35_93_AND_rv_core_dInst_8_ETC___d460) != DEF_rv_core_dInst_86_BIT_35_93_AND_rv_core_dInst_8_ETC___d460)
      {
	vcd_write_val(sim_hdl, num, DEF_rv_core_dInst_86_BIT_35_93_AND_rv_core_dInst_8_ETC___d460, 1u);
	backing.DEF_rv_core_dInst_86_BIT_35_93_AND_rv_core_dInst_8_ETC___d460 = DEF_rv_core_dInst_86_BIT_35_93_AND_rv_core_dInst_8_ETC___d460;
      }
      ++num;
      if ((backing.DEF_rv_core_dInst_86_BIT_35_93_AND_rv_core_dInst_8_ETC___d462) != DEF_rv_core_dInst_86_BIT_35_93_AND_rv_core_dInst_8_ETC___d462)
      {
	vcd_write_val(sim_hdl, num, DEF_rv_core_dInst_86_BIT_35_93_AND_rv_core_dInst_8_ETC___d462, 1u);
	backing.DEF_rv_core_dInst_86_BIT_35_93_AND_rv_core_dInst_8_ETC___d462 = DEF_rv_core_dInst_86_BIT_35_93_AND_rv_core_dInst_8_ETC___d462;
      }
      ++num;
      if ((backing.DEF_rv_core_dInst_86_BIT_35_93_AND_rv_core_dInst_8_ETC___d464) != DEF_rv_core_dInst_86_BIT_35_93_AND_rv_core_dInst_8_ETC___d464)
      {
	vcd_write_val(sim_hdl, num, DEF_rv_core_dInst_86_BIT_35_93_AND_rv_core_dInst_8_ETC___d464, 1u);
	backing.DEF_rv_core_dInst_86_BIT_35_93_AND_rv_core_dInst_8_ETC___d464 = DEF_rv_core_dInst_86_BIT_35_93_AND_rv_core_dInst_8_ETC___d464;
      }
      ++num;
      if ((backing.DEF_rv_core_dInst_86_BIT_35_93_AND_rv_core_dInst_8_ETC___d466) != DEF_rv_core_dInst_86_BIT_35_93_AND_rv_core_dInst_8_ETC___d466)
      {
	vcd_write_val(sim_hdl, num, DEF_rv_core_dInst_86_BIT_35_93_AND_rv_core_dInst_8_ETC___d466, 1u);
	backing.DEF_rv_core_dInst_86_BIT_35_93_AND_rv_core_dInst_8_ETC___d466 = DEF_rv_core_dInst_86_BIT_35_93_AND_rv_core_dInst_8_ETC___d466;
      }
      ++num;
      if ((backing.DEF_rv_core_dInst_86_BIT_35___d393) != DEF_rv_core_dInst_86_BIT_35___d393)
      {
	vcd_write_val(sim_hdl, num, DEF_rv_core_dInst_86_BIT_35___d393, 1u);
	backing.DEF_rv_core_dInst_86_BIT_35___d393 = DEF_rv_core_dInst_86_BIT_35___d393;
      }
      ++num;
      if ((backing.DEF_rv_core_dInst_86_BIT_36___d456) != DEF_rv_core_dInst_86_BIT_36___d456)
      {
	vcd_write_val(sim_hdl, num, DEF_rv_core_dInst_86_BIT_36___d456, 1u);
	backing.DEF_rv_core_dInst_86_BIT_36___d456 = DEF_rv_core_dInst_86_BIT_36___d456;
      }
      ++num;
      if ((backing.DEF_rv_core_dInst_86_BIT_37___d454) != DEF_rv_core_dInst_86_BIT_37___d454)
      {
	vcd_write_val(sim_hdl, num, DEF_rv_core_dInst_86_BIT_37___d454, 1u);
	backing.DEF_rv_core_dInst_86_BIT_37___d454 = DEF_rv_core_dInst_86_BIT_37___d454;
      }
      ++num;
      if ((backing.DEF_rv_core_dInst_86_BIT_38___d452) != DEF_rv_core_dInst_86_BIT_38___d452)
      {
	vcd_write_val(sim_hdl, num, DEF_rv_core_dInst_86_BIT_38___d452, 1u);
	backing.DEF_rv_core_dInst_86_BIT_38___d452 = DEF_rv_core_dInst_86_BIT_38___d452;
      }
      ++num;
      if ((backing.DEF_rv_core_dInst_86_BIT_39___d450) != DEF_rv_core_dInst_86_BIT_39___d450)
      {
	vcd_write_val(sim_hdl, num, DEF_rv_core_dInst_86_BIT_39___d450, 1u);
	backing.DEF_rv_core_dInst_86_BIT_39___d450 = DEF_rv_core_dInst_86_BIT_39___d450;
      }
      ++num;
      if ((backing.DEF_rv_core_dInst_86_BIT_6___d387) != DEF_rv_core_dInst_86_BIT_6___d387)
      {
	vcd_write_val(sim_hdl, num, DEF_rv_core_dInst_86_BIT_6___d387, 1u);
	backing.DEF_rv_core_dInst_86_BIT_6___d387 = DEF_rv_core_dInst_86_BIT_6___d387;
      }
      ++num;
      if ((backing.DEF_rv_core_dInst___d386) != DEF_rv_core_dInst___d386)
      {
	vcd_write_val(sim_hdl, num, DEF_rv_core_dInst___d386, 40u);
	backing.DEF_rv_core_dInst___d386 = DEF_rv_core_dInst___d386;
      }
      ++num;
      if ((backing.DEF_rv_core_fromDmem_rv_port0__read____d742) != DEF_rv_core_fromDmem_rv_port0__read____d742)
      {
	vcd_write_val(sim_hdl, num, DEF_rv_core_fromDmem_rv_port0__read____d742, 69u);
	backing.DEF_rv_core_fromDmem_rv_port0__read____d742 = DEF_rv_core_fromDmem_rv_port0__read____d742;
      }
      ++num;
      if ((backing.DEF_rv_core_fromDmem_rv_port1__read____d590) != DEF_rv_core_fromDmem_rv_port1__read____d590)
      {
	vcd_write_val(sim_hdl, num, DEF_rv_core_fromDmem_rv_port1__read____d590, 69u);
	backing.DEF_rv_core_fromDmem_rv_port1__read____d590 = DEF_rv_core_fromDmem_rv_port1__read____d590;
      }
      ++num;
      if ((backing.DEF_rv_core_fromImem_rv_port0__read____d720) != DEF_rv_core_fromImem_rv_port0__read____d720)
      {
	vcd_write_val(sim_hdl, num, DEF_rv_core_fromImem_rv_port0__read____d720, 69u);
	backing.DEF_rv_core_fromImem_rv_port0__read____d720 = DEF_rv_core_fromImem_rv_port0__read____d720;
      }
      ++num;
      if ((backing.DEF_rv_core_fromImem_rv_port1__read____d111) != DEF_rv_core_fromImem_rv_port1__read____d111)
      {
	vcd_write_val(sim_hdl, num, DEF_rv_core_fromImem_rv_port1__read____d111, 69u);
	backing.DEF_rv_core_fromImem_rv_port1__read____d111 = DEF_rv_core_fromImem_rv_port1__read____d111;
      }
      ++num;
      if ((backing.DEF_rv_core_fromMMIO_rv_port0__read____d771) != DEF_rv_core_fromMMIO_rv_port0__read____d771)
      {
	vcd_write_val(sim_hdl, num, DEF_rv_core_fromMMIO_rv_port0__read____d771, 69u);
	backing.DEF_rv_core_fromMMIO_rv_port0__read____d771 = DEF_rv_core_fromMMIO_rv_port0__read____d771;
      }
      ++num;
      if ((backing.DEF_rv_core_fromMMIO_rv_port1__read____d588) != DEF_rv_core_fromMMIO_rv_port1__read____d588)
      {
	vcd_write_val(sim_hdl, num, DEF_rv_core_fromMMIO_rv_port1__read____d588, 69u);
	backing.DEF_rv_core_fromMMIO_rv_port1__read____d588 = DEF_rv_core_fromMMIO_rv_port1__read____d588;
      }
      ++num;
      if ((backing.DEF_rv_core_mem_business_78_BITS_5_TO_3___d579) != DEF_rv_core_mem_business_78_BITS_5_TO_3___d579)
      {
	vcd_write_val(sim_hdl, num, DEF_rv_core_mem_business_78_BITS_5_TO_3___d579, 3u);
	backing.DEF_rv_core_mem_business_78_BITS_5_TO_3___d579 = DEF_rv_core_mem_business_78_BITS_5_TO_3___d579;
      }
      ++num;
      if ((backing.DEF_rv_core_mem_business_78_BIT_0___d587) != DEF_rv_core_mem_business_78_BIT_0___d587)
      {
	vcd_write_val(sim_hdl, num, DEF_rv_core_mem_business_78_BIT_0___d587, 1u);
	backing.DEF_rv_core_mem_business_78_BIT_0___d587 = DEF_rv_core_mem_business_78_BIT_0___d587;
      }
      ++num;
      if ((backing.DEF_rv_core_mem_business___d578) != DEF_rv_core_mem_business___d578)
      {
	vcd_write_val(sim_hdl, num, DEF_rv_core_mem_business___d578, 6u);
	backing.DEF_rv_core_mem_business___d578 = DEF_rv_core_mem_business___d578;
      }
      ++num;
      if ((backing.DEF_rv_core_rv1_92_PLUS_IF_rv_core_dInst_86_BIT_35_ETC___d432) != DEF_rv_core_rv1_92_PLUS_IF_rv_core_dInst_86_BIT_35_ETC___d432)
      {
	vcd_write_val(sim_hdl, num, DEF_rv_core_rv1_92_PLUS_IF_rv_core_dInst_86_BIT_35_ETC___d432, 32u);
	backing.DEF_rv_core_rv1_92_PLUS_IF_rv_core_dInst_86_BIT_35_ETC___d432 = DEF_rv_core_rv1_92_PLUS_IF_rv_core_dInst_86_BIT_35_ETC___d432;
      }
      ++num;
      if ((backing.DEF_rv_core_rv1_92_PLUS_IF_rv_core_dInst_86_BIT_35_ETC___d433) != DEF_rv_core_rv1_92_PLUS_IF_rv_core_dInst_86_BIT_35_ETC___d433)
      {
	vcd_write_val(sim_hdl, num, DEF_rv_core_rv1_92_PLUS_IF_rv_core_dInst_86_BIT_35_ETC___d433, 30u);
	backing.DEF_rv_core_rv1_92_PLUS_IF_rv_core_dInst_86_BIT_35_ETC___d433 = DEF_rv_core_rv1_92_PLUS_IF_rv_core_dInst_86_BIT_35_ETC___d433;
      }
      ++num;
      if ((backing.DEF_rv_core_toDmem_rv_port0__read____d442) != DEF_rv_core_toDmem_rv_port0__read____d442)
      {
	vcd_write_val(sim_hdl, num, DEF_rv_core_toDmem_rv_port0__read____d442, 69u);
	backing.DEF_rv_core_toDmem_rv_port0__read____d442 = DEF_rv_core_toDmem_rv_port0__read____d442;
      }
      ++num;
      if ((backing.DEF_rv_core_toDmem_rv_port1__read__29_BITS_67_TO_0___d733) != DEF_rv_core_toDmem_rv_port1__read__29_BITS_67_TO_0___d733)
      {
	vcd_write_val(sim_hdl, num, DEF_rv_core_toDmem_rv_port1__read__29_BITS_67_TO_0___d733, 68u);
	backing.DEF_rv_core_toDmem_rv_port1__read__29_BITS_67_TO_0___d733 = DEF_rv_core_toDmem_rv_port1__read__29_BITS_67_TO_0___d733;
      }
      ++num;
      if ((backing.DEF_rv_core_toDmem_rv_port1__read____d729) != DEF_rv_core_toDmem_rv_port1__read____d729)
      {
	vcd_write_val(sim_hdl, num, DEF_rv_core_toDmem_rv_port1__read____d729, 69u);
	backing.DEF_rv_core_toDmem_rv_port1__read____d729 = DEF_rv_core_toDmem_rv_port1__read____d729;
      }
      ++num;
      if ((backing.DEF_rv_core_toImem_rv_port0__read____d100) != DEF_rv_core_toImem_rv_port0__read____d100)
      {
	vcd_write_val(sim_hdl, num, DEF_rv_core_toImem_rv_port0__read____d100, 69u);
	backing.DEF_rv_core_toImem_rv_port0__read____d100 = DEF_rv_core_toImem_rv_port0__read____d100;
      }
      ++num;
      if ((backing.DEF_rv_core_toImem_rv_port1__read__07_BITS_67_TO_0___d711) != DEF_rv_core_toImem_rv_port1__read__07_BITS_67_TO_0___d711)
      {
	vcd_write_val(sim_hdl, num, DEF_rv_core_toImem_rv_port1__read__07_BITS_67_TO_0___d711, 68u);
	backing.DEF_rv_core_toImem_rv_port1__read__07_BITS_67_TO_0___d711 = DEF_rv_core_toImem_rv_port1__read__07_BITS_67_TO_0___d711;
      }
      ++num;
      if ((backing.DEF_rv_core_toImem_rv_port1__read____d707) != DEF_rv_core_toImem_rv_port1__read____d707)
      {
	vcd_write_val(sim_hdl, num, DEF_rv_core_toImem_rv_port1__read____d707, 69u);
	backing.DEF_rv_core_toImem_rv_port1__read____d707 = DEF_rv_core_toImem_rv_port1__read____d707;
      }
      ++num;
      if ((backing.DEF_rv_core_toMMIO_rv_port0__read____d439) != DEF_rv_core_toMMIO_rv_port0__read____d439)
      {
	vcd_write_val(sim_hdl, num, DEF_rv_core_toMMIO_rv_port0__read____d439, 69u);
	backing.DEF_rv_core_toMMIO_rv_port0__read____d439 = DEF_rv_core_toMMIO_rv_port0__read____d439;
      }
      ++num;
      if ((backing.DEF_rv_core_toMMIO_rv_port1__read__51_BITS_67_TO_0___d769) != DEF_rv_core_toMMIO_rv_port1__read__51_BITS_67_TO_0___d769)
      {
	vcd_write_val(sim_hdl, num, DEF_rv_core_toMMIO_rv_port1__read__51_BITS_67_TO_0___d769, 68u);
	backing.DEF_rv_core_toMMIO_rv_port1__read__51_BITS_67_TO_0___d769 = DEF_rv_core_toMMIO_rv_port1__read__51_BITS_67_TO_0___d769;
      }
      ++num;
      if ((backing.DEF_rv_core_toMMIO_rv_port1__read____d751) != DEF_rv_core_toMMIO_rv_port1__read____d751)
      {
	vcd_write_val(sim_hdl, num, DEF_rv_core_toMMIO_rv_port1__read____d751, 69u);
	backing.DEF_rv_core_toMMIO_rv_port1__read____d751 = DEF_rv_core_toMMIO_rv_port1__read____d751;
      }
      ++num;
      if ((backing.DEF_x__h10044) != DEF_x__h10044)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h10044, 12u);
	backing.DEF_x__h10044 = DEF_x__h10044;
      }
      ++num;
      if ((backing.DEF_x__h10091) != DEF_x__h10091)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h10091, 12u);
	backing.DEF_x__h10091 = DEF_x__h10091;
      }
      ++num;
      if ((backing.DEF_x__h10160) != DEF_x__h10160)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h10160, 13u);
	backing.DEF_x__h10160 = DEF_x__h10160;
      }
      ++num;
      if ((backing.DEF_x__h10321) != DEF_x__h10321)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h10321, 21u);
	backing.DEF_x__h10321 = DEF_x__h10321;
      }
      ++num;
      if ((backing.DEF_x__h1862) != DEF_x__h1862)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h1862, 32u);
	backing.DEF_x__h1862 = DEF_x__h1862;
      }
      ++num;
      if ((backing.DEF_x__h514) != DEF_x__h514)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h514, 32u);
	backing.DEF_x__h514 = DEF_x__h514;
      }
      ++num;
      if ((backing.DEF_x_wget__h1764) != DEF_x_wget__h1764)
      {
	vcd_write_val(sim_hdl, num, DEF_x_wget__h1764, 32u);
	backing.DEF_x_wget__h1764 = DEF_x_wget__h1764;
      }
      ++num;
      if ((backing.DEF_x_wget__h416) != DEF_x_wget__h416)
      {
	vcd_write_val(sim_hdl, num, DEF_x_wget__h416, 32u);
	backing.DEF_x_wget__h416 = DEF_x_wget__h416;
      }
      ++num;
      if ((backing.PORT_EN_getStatus) != PORT_EN_getStatus)
      {
	vcd_write_val(sim_hdl, num, PORT_EN_getStatus, 1u);
	backing.PORT_EN_getStatus = PORT_EN_getStatus;
      }
      ++num;
    }
    else
    {
      vcd_write_val(sim_hdl, num++, DEF_IF_rv_core_dInst_86_BIT_35_93_THEN_rv_core_dIn_ETC___d395, 3u);
      backing.DEF_IF_rv_core_dInst_86_BIT_35_93_THEN_rv_core_dIn_ETC___d395 = DEF_IF_rv_core_dInst_86_BIT_35_93_THEN_rv_core_dIn_ETC___d395;
      vcd_write_val(sim_hdl, num++, DEF_NOT_rv_core_dInst_86_BIT_35_93___d458, 1u);
      backing.DEF_NOT_rv_core_dInst_86_BIT_35_93___d458 = DEF_NOT_rv_core_dInst_86_BIT_35_93___d458;
      vcd_write_val(sim_hdl, num++, DEF_NOT_rv_core_dInst_86_BIT_36_56___d457, 1u);
      backing.DEF_NOT_rv_core_dInst_86_BIT_36_56___d457 = DEF_NOT_rv_core_dInst_86_BIT_36_56___d457;
      vcd_write_val(sim_hdl, num++, DEF_NOT_rv_core_dInst_86_BIT_37_54___d455, 1u);
      backing.DEF_NOT_rv_core_dInst_86_BIT_37_54___d455 = DEF_NOT_rv_core_dInst_86_BIT_37_54___d455;
      vcd_write_val(sim_hdl, num++, DEF_NOT_rv_core_dInst_86_BIT_38_52___d453, 1u);
      backing.DEF_NOT_rv_core_dInst_86_BIT_38_52___d453 = DEF_NOT_rv_core_dInst_86_BIT_38_52___d453;
      vcd_write_val(sim_hdl, num++, DEF_NOT_rv_core_dInst_86_BIT_39_50___d451, 1u);
      backing.DEF_NOT_rv_core_dInst_86_BIT_39_50___d451 = DEF_NOT_rv_core_dInst_86_BIT_39_50___d451;
      vcd_write_val(sim_hdl, num++, DEF_NOT_rv_core_dInst_86_BIT_6_87_76_AND_rv_core_d_ETC___d477, 1u);
      backing.DEF_NOT_rv_core_dInst_86_BIT_6_87_76_AND_rv_core_d_ETC___d477 = DEF_NOT_rv_core_dInst_86_BIT_6_87_76_AND_rv_core_d_ETC___d477;
      vcd_write_val(sim_hdl, num++, PORT_RST_N, 1u);
      backing.PORT_RST_N = PORT_RST_N;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_getStatus, 1u);
      backing.DEF_WILL_FIRE_getStatus = DEF_WILL_FIRE_getStatus;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_DONTCARE___d116, 69u);
      backing.DEF__0_CONCAT_DONTCARE___d116 = DEF__0_CONCAT_DONTCARE___d116;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_DONTCARE___d26, 2u);
      backing.DEF__0_CONCAT_DONTCARE___d26 = DEF__0_CONCAT_DONTCARE___d26;
      vcd_write_val(sim_hdl, num++, DEF__16_CONCAT_rv_core_pc_09_CONCAT_0___d110, 69u);
      backing.DEF__16_CONCAT_rv_core_pc_09_CONCAT_0___d110 = DEF__16_CONCAT_rv_core_pc_09_CONCAT_0___d110;
      vcd_write_val(sim_hdl, num++, DEF__1_CONCAT_IF_rv_core_dInst_86_BIT_5_79_THEN_IF__ETC___d497, 69u);
      backing.DEF__1_CONCAT_IF_rv_core_dInst_86_BIT_5_79_THEN_IF__ETC___d497 = DEF__1_CONCAT_IF_rv_core_dInst_86_BIT_5_79_THEN_IF__ETC___d497;
      vcd_write_val(sim_hdl, num++, DEF__1_CONCAT_dreq_46_BITS_67_TO_32_47_CONCAT_IF_br_ETC___d750, 69u);
      backing.DEF__1_CONCAT_dreq_46_BITS_67_TO_32_47_CONCAT_IF_br_ETC___d750 = DEF__1_CONCAT_dreq_46_BITS_67_TO_32_47_CONCAT_IF_br_ETC___d750;
      vcd_write_val(sim_hdl, num++, DEF__1_CONCAT_ireq_24_BITS_67_TO_32_25_CONCAT_IF_br_ETC___d728, 69u);
      backing.DEF__1_CONCAT_ireq_24_BITS_67_TO_32_25_CONCAT_IF_br_ETC___d728 = DEF__1_CONCAT_ireq_24_BITS_67_TO_32_25_CONCAT_IF_br_ETC___d728;
      vcd_write_val(sim_hdl, num++, DEF__1_CONCAT_mmioreq_first__75___d776, 69u);
      backing.DEF__1_CONCAT_mmioreq_first__75___d776 = DEF__1_CONCAT_mmioreq_first__75___d776;
      vcd_write_val(sim_hdl, num++, DEF__read_inst__h9754, 32u);
      backing.DEF__read_inst__h9754 = DEF__read_inst__h9754;
      vcd_write_val(sim_hdl, num++, DEF_b__h2255, 3u);
      backing.DEF_b__h2255 = DEF_b__h2255;
      vcd_write_val(sim_hdl, num++, DEF_b__h910, 3u);
      backing.DEF_b__h910 = DEF_b__h910;
      vcd_write_val(sim_hdl, num++, DEF_bram_serverAdapterA_cnt_1_whas____d10, 1u);
      backing.DEF_bram_serverAdapterA_cnt_1_whas____d10 = DEF_bram_serverAdapterA_cnt_1_whas____d10;
      vcd_write_val(sim_hdl, num++, DEF_bram_serverAdapterA_cnt_2_whas____d11, 1u);
      backing.DEF_bram_serverAdapterA_cnt_2_whas____d11 = DEF_bram_serverAdapterA_cnt_2_whas____d11;
      vcd_write_val(sim_hdl, num++, DEF_bram_serverAdapterA_cnt_3_whas____d13, 1u);
      backing.DEF_bram_serverAdapterA_cnt_3_whas____d13 = DEF_bram_serverAdapterA_cnt_3_whas____d13;
      vcd_write_val(sim_hdl, num++, DEF_bram_serverAdapterA_outData_ff_i_notEmpty____d4, 1u);
      backing.DEF_bram_serverAdapterA_outData_ff_i_notEmpty____d4 = DEF_bram_serverAdapterA_outData_ff_i_notEmpty____d4;
      vcd_write_val(sim_hdl, num++, DEF_bram_serverAdapterA_s1_5_BIT_0___d36, 1u);
      backing.DEF_bram_serverAdapterA_s1_5_BIT_0___d36 = DEF_bram_serverAdapterA_s1_5_BIT_0___d36;
      vcd_write_val(sim_hdl, num++, DEF_bram_serverAdapterA_s1___d35, 2u);
      backing.DEF_bram_serverAdapterA_s1___d35 = DEF_bram_serverAdapterA_s1___d35;
      vcd_write_val(sim_hdl, num++, DEF_bram_serverAdapterB_cnt_1_whas____d60, 1u);
      backing.DEF_bram_serverAdapterB_cnt_1_whas____d60 = DEF_bram_serverAdapterB_cnt_1_whas____d60;
      vcd_write_val(sim_hdl, num++, DEF_bram_serverAdapterB_cnt_2_whas____d61, 1u);
      backing.DEF_bram_serverAdapterB_cnt_2_whas____d61 = DEF_bram_serverAdapterB_cnt_2_whas____d61;
      vcd_write_val(sim_hdl, num++, DEF_bram_serverAdapterB_cnt_3_whas____d63, 1u);
      backing.DEF_bram_serverAdapterB_cnt_3_whas____d63 = DEF_bram_serverAdapterB_cnt_3_whas____d63;
      vcd_write_val(sim_hdl, num++, DEF_bram_serverAdapterB_outData_ff_i_notEmpty____d54, 1u);
      backing.DEF_bram_serverAdapterB_outData_ff_i_notEmpty____d54 = DEF_bram_serverAdapterB_outData_ff_i_notEmpty____d54;
      vcd_write_val(sim_hdl, num++, DEF_bram_serverAdapterB_s1_4_BIT_0___d85, 1u);
      backing.DEF_bram_serverAdapterB_s1_4_BIT_0___d85 = DEF_bram_serverAdapterB_s1_4_BIT_0___d85;
      vcd_write_val(sim_hdl, num++, DEF_bram_serverAdapterB_s1___d84, 2u);
      backing.DEF_bram_serverAdapterB_s1___d84 = DEF_bram_serverAdapterB_s1___d84;
      vcd_write_val(sim_hdl, num++, DEF_dreq___d746, 68u);
      backing.DEF_dreq___d746 = DEF_dreq___d746;
      vcd_write_val(sim_hdl, num++, DEF_imm__h9901, 32u);
      backing.DEF_imm__h9901 = DEF_imm__h9901;
      vcd_write_val(sim_hdl, num++, DEF_ireq___d724, 68u);
      backing.DEF_ireq___d724 = DEF_ireq___d724;
      vcd_write_val(sim_hdl, num++, DEF_mmioreq_first____d775, 68u);
      backing.DEF_mmioreq_first____d775 = DEF_mmioreq_first____d775;
      vcd_write_val(sim_hdl, num++, DEF_pc__h11378, 32u);
      backing.DEF_pc__h11378 = DEF_pc__h11378;
      vcd_write_val(sim_hdl, num++, DEF_rs1_val__h11376, 32u);
      backing.DEF_rs1_val__h11376 = DEF_rs1_val__h11376;
      vcd_write_val(sim_hdl, num++, DEF_rv_core_dInst_86_BITS_11_TO_7___d403, 5u);
      backing.DEF_rv_core_dInst_86_BITS_11_TO_7___d403 = DEF_rv_core_dInst_86_BITS_11_TO_7___d403;
      vcd_write_val(sim_hdl, num++, DEF_rv_core_dInst_86_BITS_34_TO_32_94_EQ_0___d459, 1u);
      backing.DEF_rv_core_dInst_86_BITS_34_TO_32_94_EQ_0___d459 = DEF_rv_core_dInst_86_BITS_34_TO_32_94_EQ_0___d459;
      vcd_write_val(sim_hdl, num++, DEF_rv_core_dInst_86_BITS_34_TO_32_94_EQ_1___d461, 1u);
      backing.DEF_rv_core_dInst_86_BITS_34_TO_32_94_EQ_1___d461 = DEF_rv_core_dInst_86_BITS_34_TO_32_94_EQ_1___d461;
      vcd_write_val(sim_hdl, num++, DEF_rv_core_dInst_86_BITS_34_TO_32_94_EQ_2___d463, 1u);
      backing.DEF_rv_core_dInst_86_BITS_34_TO_32_94_EQ_2___d463 = DEF_rv_core_dInst_86_BITS_34_TO_32_94_EQ_2___d463;
      vcd_write_val(sim_hdl, num++, DEF_rv_core_dInst_86_BITS_34_TO_32_94_EQ_3___d465, 1u);
      backing.DEF_rv_core_dInst_86_BITS_34_TO_32_94_EQ_3___d465 = DEF_rv_core_dInst_86_BITS_34_TO_32_94_EQ_3___d465;
      vcd_write_val(sim_hdl, num++, DEF_rv_core_dInst_86_BITS_34_TO_32___d394, 3u);
      backing.DEF_rv_core_dInst_86_BITS_34_TO_32___d394 = DEF_rv_core_dInst_86_BITS_34_TO_32___d394;
      vcd_write_val(sim_hdl, num++, DEF_rv_core_dInst_86_BITS_4_TO_3_88_EQ_0b0___d389, 1u);
      backing.DEF_rv_core_dInst_86_BITS_4_TO_3_88_EQ_0b0___d389 = DEF_rv_core_dInst_86_BITS_4_TO_3_88_EQ_0b0___d389;
      vcd_write_val(sim_hdl, num++, DEF_rv_core_dInst_86_BIT_31___d408, 1u);
      backing.DEF_rv_core_dInst_86_BIT_31___d408 = DEF_rv_core_dInst_86_BIT_31___d408;
      vcd_write_val(sim_hdl, num++, DEF_rv_core_dInst_86_BIT_35_93_AND_NOT_rv_core_dIn_ETC___d474, 1u);
      backing.DEF_rv_core_dInst_86_BIT_35_93_AND_NOT_rv_core_dIn_ETC___d474 = DEF_rv_core_dInst_86_BIT_35_93_AND_NOT_rv_core_dIn_ETC___d474;
      vcd_write_val(sim_hdl, num++, DEF_rv_core_dInst_86_BIT_35_93_AND_rv_core_dInst_8_ETC___d460, 1u);
      backing.DEF_rv_core_dInst_86_BIT_35_93_AND_rv_core_dInst_8_ETC___d460 = DEF_rv_core_dInst_86_BIT_35_93_AND_rv_core_dInst_8_ETC___d460;
      vcd_write_val(sim_hdl, num++, DEF_rv_core_dInst_86_BIT_35_93_AND_rv_core_dInst_8_ETC___d462, 1u);
      backing.DEF_rv_core_dInst_86_BIT_35_93_AND_rv_core_dInst_8_ETC___d462 = DEF_rv_core_dInst_86_BIT_35_93_AND_rv_core_dInst_8_ETC___d462;
      vcd_write_val(sim_hdl, num++, DEF_rv_core_dInst_86_BIT_35_93_AND_rv_core_dInst_8_ETC___d464, 1u);
      backing.DEF_rv_core_dInst_86_BIT_35_93_AND_rv_core_dInst_8_ETC___d464 = DEF_rv_core_dInst_86_BIT_35_93_AND_rv_core_dInst_8_ETC___d464;
      vcd_write_val(sim_hdl, num++, DEF_rv_core_dInst_86_BIT_35_93_AND_rv_core_dInst_8_ETC___d466, 1u);
      backing.DEF_rv_core_dInst_86_BIT_35_93_AND_rv_core_dInst_8_ETC___d466 = DEF_rv_core_dInst_86_BIT_35_93_AND_rv_core_dInst_8_ETC___d466;
      vcd_write_val(sim_hdl, num++, DEF_rv_core_dInst_86_BIT_35___d393, 1u);
      backing.DEF_rv_core_dInst_86_BIT_35___d393 = DEF_rv_core_dInst_86_BIT_35___d393;
      vcd_write_val(sim_hdl, num++, DEF_rv_core_dInst_86_BIT_36___d456, 1u);
      backing.DEF_rv_core_dInst_86_BIT_36___d456 = DEF_rv_core_dInst_86_BIT_36___d456;
      vcd_write_val(sim_hdl, num++, DEF_rv_core_dInst_86_BIT_37___d454, 1u);
      backing.DEF_rv_core_dInst_86_BIT_37___d454 = DEF_rv_core_dInst_86_BIT_37___d454;
      vcd_write_val(sim_hdl, num++, DEF_rv_core_dInst_86_BIT_38___d452, 1u);
      backing.DEF_rv_core_dInst_86_BIT_38___d452 = DEF_rv_core_dInst_86_BIT_38___d452;
      vcd_write_val(sim_hdl, num++, DEF_rv_core_dInst_86_BIT_39___d450, 1u);
      backing.DEF_rv_core_dInst_86_BIT_39___d450 = DEF_rv_core_dInst_86_BIT_39___d450;
      vcd_write_val(sim_hdl, num++, DEF_rv_core_dInst_86_BIT_6___d387, 1u);
      backing.DEF_rv_core_dInst_86_BIT_6___d387 = DEF_rv_core_dInst_86_BIT_6___d387;
      vcd_write_val(sim_hdl, num++, DEF_rv_core_dInst___d386, 40u);
      backing.DEF_rv_core_dInst___d386 = DEF_rv_core_dInst___d386;
      vcd_write_val(sim_hdl, num++, DEF_rv_core_fromDmem_rv_port0__read____d742, 69u);
      backing.DEF_rv_core_fromDmem_rv_port0__read____d742 = DEF_rv_core_fromDmem_rv_port0__read____d742;
      vcd_write_val(sim_hdl, num++, DEF_rv_core_fromDmem_rv_port1__read____d590, 69u);
      backing.DEF_rv_core_fromDmem_rv_port1__read____d590 = DEF_rv_core_fromDmem_rv_port1__read____d590;
      vcd_write_val(sim_hdl, num++, DEF_rv_core_fromImem_rv_port0__read____d720, 69u);
      backing.DEF_rv_core_fromImem_rv_port0__read____d720 = DEF_rv_core_fromImem_rv_port0__read____d720;
      vcd_write_val(sim_hdl, num++, DEF_rv_core_fromImem_rv_port1__read____d111, 69u);
      backing.DEF_rv_core_fromImem_rv_port1__read____d111 = DEF_rv_core_fromImem_rv_port1__read____d111;
      vcd_write_val(sim_hdl, num++, DEF_rv_core_fromMMIO_rv_port0__read____d771, 69u);
      backing.DEF_rv_core_fromMMIO_rv_port0__read____d771 = DEF_rv_core_fromMMIO_rv_port0__read____d771;
      vcd_write_val(sim_hdl, num++, DEF_rv_core_fromMMIO_rv_port1__read____d588, 69u);
      backing.DEF_rv_core_fromMMIO_rv_port1__read____d588 = DEF_rv_core_fromMMIO_rv_port1__read____d588;
      vcd_write_val(sim_hdl, num++, DEF_rv_core_mem_business_78_BITS_5_TO_3___d579, 3u);
      backing.DEF_rv_core_mem_business_78_BITS_5_TO_3___d579 = DEF_rv_core_mem_business_78_BITS_5_TO_3___d579;
      vcd_write_val(sim_hdl, num++, DEF_rv_core_mem_business_78_BIT_0___d587, 1u);
      backing.DEF_rv_core_mem_business_78_BIT_0___d587 = DEF_rv_core_mem_business_78_BIT_0___d587;
      vcd_write_val(sim_hdl, num++, DEF_rv_core_mem_business___d578, 6u);
      backing.DEF_rv_core_mem_business___d578 = DEF_rv_core_mem_business___d578;
      vcd_write_val(sim_hdl, num++, DEF_rv_core_rv1_92_PLUS_IF_rv_core_dInst_86_BIT_35_ETC___d432, 32u);
      backing.DEF_rv_core_rv1_92_PLUS_IF_rv_core_dInst_86_BIT_35_ETC___d432 = DEF_rv_core_rv1_92_PLUS_IF_rv_core_dInst_86_BIT_35_ETC___d432;
      vcd_write_val(sim_hdl, num++, DEF_rv_core_rv1_92_PLUS_IF_rv_core_dInst_86_BIT_35_ETC___d433, 30u);
      backing.DEF_rv_core_rv1_92_PLUS_IF_rv_core_dInst_86_BIT_35_ETC___d433 = DEF_rv_core_rv1_92_PLUS_IF_rv_core_dInst_86_BIT_35_ETC___d433;
      vcd_write_val(sim_hdl, num++, DEF_rv_core_toDmem_rv_port0__read____d442, 69u);
      backing.DEF_rv_core_toDmem_rv_port0__read____d442 = DEF_rv_core_toDmem_rv_port0__read____d442;
      vcd_write_val(sim_hdl, num++, DEF_rv_core_toDmem_rv_port1__read__29_BITS_67_TO_0___d733, 68u);
      backing.DEF_rv_core_toDmem_rv_port1__read__29_BITS_67_TO_0___d733 = DEF_rv_core_toDmem_rv_port1__read__29_BITS_67_TO_0___d733;
      vcd_write_val(sim_hdl, num++, DEF_rv_core_toDmem_rv_port1__read____d729, 69u);
      backing.DEF_rv_core_toDmem_rv_port1__read____d729 = DEF_rv_core_toDmem_rv_port1__read____d729;
      vcd_write_val(sim_hdl, num++, DEF_rv_core_toImem_rv_port0__read____d100, 69u);
      backing.DEF_rv_core_toImem_rv_port0__read____d100 = DEF_rv_core_toImem_rv_port0__read____d100;
      vcd_write_val(sim_hdl, num++, DEF_rv_core_toImem_rv_port1__read__07_BITS_67_TO_0___d711, 68u);
      backing.DEF_rv_core_toImem_rv_port1__read__07_BITS_67_TO_0___d711 = DEF_rv_core_toImem_rv_port1__read__07_BITS_67_TO_0___d711;
      vcd_write_val(sim_hdl, num++, DEF_rv_core_toImem_rv_port1__read____d707, 69u);
      backing.DEF_rv_core_toImem_rv_port1__read____d707 = DEF_rv_core_toImem_rv_port1__read____d707;
      vcd_write_val(sim_hdl, num++, DEF_rv_core_toMMIO_rv_port0__read____d439, 69u);
      backing.DEF_rv_core_toMMIO_rv_port0__read____d439 = DEF_rv_core_toMMIO_rv_port0__read____d439;
      vcd_write_val(sim_hdl, num++, DEF_rv_core_toMMIO_rv_port1__read__51_BITS_67_TO_0___d769, 68u);
      backing.DEF_rv_core_toMMIO_rv_port1__read__51_BITS_67_TO_0___d769 = DEF_rv_core_toMMIO_rv_port1__read__51_BITS_67_TO_0___d769;
      vcd_write_val(sim_hdl, num++, DEF_rv_core_toMMIO_rv_port1__read____d751, 69u);
      backing.DEF_rv_core_toMMIO_rv_port1__read____d751 = DEF_rv_core_toMMIO_rv_port1__read____d751;
      vcd_write_val(sim_hdl, num++, DEF_x__h10044, 12u);
      backing.DEF_x__h10044 = DEF_x__h10044;
      vcd_write_val(sim_hdl, num++, DEF_x__h10091, 12u);
      backing.DEF_x__h10091 = DEF_x__h10091;
      vcd_write_val(sim_hdl, num++, DEF_x__h10160, 13u);
      backing.DEF_x__h10160 = DEF_x__h10160;
      vcd_write_val(sim_hdl, num++, DEF_x__h10321, 21u);
      backing.DEF_x__h10321 = DEF_x__h10321;
      vcd_write_val(sim_hdl, num++, DEF_x__h1862, 32u);
      backing.DEF_x__h1862 = DEF_x__h1862;
      vcd_write_val(sim_hdl, num++, DEF_x__h514, 32u);
      backing.DEF_x__h514 = DEF_x__h514;
      vcd_write_val(sim_hdl, num++, DEF_x_wget__h1764, 32u);
      backing.DEF_x_wget__h1764 = DEF_x_wget__h1764;
      vcd_write_val(sim_hdl, num++, DEF_x_wget__h416, 32u);
      backing.DEF_x_wget__h416 = DEF_x_wget__h416;
      vcd_write_val(sim_hdl, num++, PORT_EN_getStatus, 1u);
      backing.PORT_EN_getStatus = PORT_EN_getStatus;
    }
}

void MOD_mktop_bsv::vcd_prims(tVCDDumpType dt, MOD_mktop_bsv &backing)
{
  INST_bram_memory.dump_VCD(dt, backing.INST_bram_memory);
  INST_bram_serverAdapterA_cnt.dump_VCD(dt, backing.INST_bram_serverAdapterA_cnt);
  INST_bram_serverAdapterA_cnt_1.dump_VCD(dt, backing.INST_bram_serverAdapterA_cnt_1);
  INST_bram_serverAdapterA_cnt_2.dump_VCD(dt, backing.INST_bram_serverAdapterA_cnt_2);
  INST_bram_serverAdapterA_cnt_3.dump_VCD(dt, backing.INST_bram_serverAdapterA_cnt_3);
  INST_bram_serverAdapterA_outData_beforeDeq.dump_VCD(dt,
						      backing.INST_bram_serverAdapterA_outData_beforeDeq);
  INST_bram_serverAdapterA_outData_beforeEnq.dump_VCD(dt,
						      backing.INST_bram_serverAdapterA_outData_beforeEnq);
  INST_bram_serverAdapterA_outData_dequeueing.dump_VCD(dt,
						       backing.INST_bram_serverAdapterA_outData_dequeueing);
  INST_bram_serverAdapterA_outData_enqw.dump_VCD(dt, backing.INST_bram_serverAdapterA_outData_enqw);
  INST_bram_serverAdapterA_outData_ff.dump_VCD(dt, backing.INST_bram_serverAdapterA_outData_ff);
  INST_bram_serverAdapterA_s1.dump_VCD(dt, backing.INST_bram_serverAdapterA_s1);
  INST_bram_serverAdapterA_s1_1.dump_VCD(dt, backing.INST_bram_serverAdapterA_s1_1);
  INST_bram_serverAdapterA_writeWithResp.dump_VCD(dt, backing.INST_bram_serverAdapterA_writeWithResp);
  INST_bram_serverAdapterB_cnt.dump_VCD(dt, backing.INST_bram_serverAdapterB_cnt);
  INST_bram_serverAdapterB_cnt_1.dump_VCD(dt, backing.INST_bram_serverAdapterB_cnt_1);
  INST_bram_serverAdapterB_cnt_2.dump_VCD(dt, backing.INST_bram_serverAdapterB_cnt_2);
  INST_bram_serverAdapterB_cnt_3.dump_VCD(dt, backing.INST_bram_serverAdapterB_cnt_3);
  INST_bram_serverAdapterB_outData_beforeDeq.dump_VCD(dt,
						      backing.INST_bram_serverAdapterB_outData_beforeDeq);
  INST_bram_serverAdapterB_outData_beforeEnq.dump_VCD(dt,
						      backing.INST_bram_serverAdapterB_outData_beforeEnq);
  INST_bram_serverAdapterB_outData_dequeueing.dump_VCD(dt,
						       backing.INST_bram_serverAdapterB_outData_dequeueing);
  INST_bram_serverAdapterB_outData_enqw.dump_VCD(dt, backing.INST_bram_serverAdapterB_outData_enqw);
  INST_bram_serverAdapterB_outData_ff.dump_VCD(dt, backing.INST_bram_serverAdapterB_outData_ff);
  INST_bram_serverAdapterB_s1.dump_VCD(dt, backing.INST_bram_serverAdapterB_s1);
  INST_bram_serverAdapterB_s1_1.dump_VCD(dt, backing.INST_bram_serverAdapterB_s1_1);
  INST_bram_serverAdapterB_writeWithResp.dump_VCD(dt, backing.INST_bram_serverAdapterB_writeWithResp);
  INST_cycle_count.dump_VCD(dt, backing.INST_cycle_count);
  INST_dreq.dump_VCD(dt, backing.INST_dreq);
  INST_ireq.dump_VCD(dt, backing.INST_ireq);
  INST_mmioreq.dump_VCD(dt, backing.INST_mmioreq);
  INST_rv_core_dInst.dump_VCD(dt, backing.INST_rv_core_dInst);
  INST_rv_core_fromDmem_rv.dump_VCD(dt, backing.INST_rv_core_fromDmem_rv);
  INST_rv_core_fromImem_rv.dump_VCD(dt, backing.INST_rv_core_fromImem_rv);
  INST_rv_core_fromMMIO_rv.dump_VCD(dt, backing.INST_rv_core_fromMMIO_rv);
  INST_rv_core_lfh.dump_VCD(dt, backing.INST_rv_core_lfh);
  INST_rv_core_mem_business.dump_VCD(dt, backing.INST_rv_core_mem_business);
  INST_rv_core_pc.dump_VCD(dt, backing.INST_rv_core_pc);
  INST_rv_core_rf_0.dump_VCD(dt, backing.INST_rv_core_rf_0);
  INST_rv_core_rf_1.dump_VCD(dt, backing.INST_rv_core_rf_1);
  INST_rv_core_rf_10.dump_VCD(dt, backing.INST_rv_core_rf_10);
  INST_rv_core_rf_11.dump_VCD(dt, backing.INST_rv_core_rf_11);
  INST_rv_core_rf_12.dump_VCD(dt, backing.INST_rv_core_rf_12);
  INST_rv_core_rf_13.dump_VCD(dt, backing.INST_rv_core_rf_13);
  INST_rv_core_rf_14.dump_VCD(dt, backing.INST_rv_core_rf_14);
  INST_rv_core_rf_15.dump_VCD(dt, backing.INST_rv_core_rf_15);
  INST_rv_core_rf_16.dump_VCD(dt, backing.INST_rv_core_rf_16);
  INST_rv_core_rf_17.dump_VCD(dt, backing.INST_rv_core_rf_17);
  INST_rv_core_rf_18.dump_VCD(dt, backing.INST_rv_core_rf_18);
  INST_rv_core_rf_19.dump_VCD(dt, backing.INST_rv_core_rf_19);
  INST_rv_core_rf_2.dump_VCD(dt, backing.INST_rv_core_rf_2);
  INST_rv_core_rf_20.dump_VCD(dt, backing.INST_rv_core_rf_20);
  INST_rv_core_rf_21.dump_VCD(dt, backing.INST_rv_core_rf_21);
  INST_rv_core_rf_22.dump_VCD(dt, backing.INST_rv_core_rf_22);
  INST_rv_core_rf_23.dump_VCD(dt, backing.INST_rv_core_rf_23);
  INST_rv_core_rf_24.dump_VCD(dt, backing.INST_rv_core_rf_24);
  INST_rv_core_rf_25.dump_VCD(dt, backing.INST_rv_core_rf_25);
  INST_rv_core_rf_26.dump_VCD(dt, backing.INST_rv_core_rf_26);
  INST_rv_core_rf_27.dump_VCD(dt, backing.INST_rv_core_rf_27);
  INST_rv_core_rf_28.dump_VCD(dt, backing.INST_rv_core_rf_28);
  INST_rv_core_rf_29.dump_VCD(dt, backing.INST_rv_core_rf_29);
  INST_rv_core_rf_3.dump_VCD(dt, backing.INST_rv_core_rf_3);
  INST_rv_core_rf_30.dump_VCD(dt, backing.INST_rv_core_rf_30);
  INST_rv_core_rf_31.dump_VCD(dt, backing.INST_rv_core_rf_31);
  INST_rv_core_rf_4.dump_VCD(dt, backing.INST_rv_core_rf_4);
  INST_rv_core_rf_5.dump_VCD(dt, backing.INST_rv_core_rf_5);
  INST_rv_core_rf_6.dump_VCD(dt, backing.INST_rv_core_rf_6);
  INST_rv_core_rf_7.dump_VCD(dt, backing.INST_rv_core_rf_7);
  INST_rv_core_rf_8.dump_VCD(dt, backing.INST_rv_core_rf_8);
  INST_rv_core_rf_9.dump_VCD(dt, backing.INST_rv_core_rf_9);
  INST_rv_core_rv1.dump_VCD(dt, backing.INST_rv_core_rv1);
  INST_rv_core_rv2.dump_VCD(dt, backing.INST_rv_core_rv2);
  INST_rv_core_rvd.dump_VCD(dt, backing.INST_rv_core_rvd);
  INST_rv_core_starting.dump_VCD(dt, backing.INST_rv_core_starting);
  INST_rv_core_state.dump_VCD(dt, backing.INST_rv_core_state);
  INST_rv_core_toDmem_rv.dump_VCD(dt, backing.INST_rv_core_toDmem_rv);
  INST_rv_core_toImem_rv.dump_VCD(dt, backing.INST_rv_core_toImem_rv);
  INST_rv_core_toMMIO_rv.dump_VCD(dt, backing.INST_rv_core_toMMIO_rv);
  INST_status.dump_VCD(dt, backing.INST_status);
}
