INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/efrenbg1/Desktop/DSED-2021/DSED-2021.sim/sim_1/synth/func/FSMD_microphone_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity \clk_wiz_0__clk_wiz_0_clk_wiz\
INFO: [VRFC 10-307] analyzing entity clk_wiz_0
INFO: [VRFC 10-307] analyzing entity en_4_cycles
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/efrenbg1/Desktop/DSED-2021/DSED-2021.srcs/sources_1/new/FSMD_microphone.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSMD_microphone
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/efrenbg1/Desktop/DSED-2021/DSED-2021.srcs/sim_1/new/FSMD_microphone_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSMD_microphone_tb
