#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Wed Sep 11 16:17:55 2019
# Process ID: 11547
# Current directory: /home/ecelrc/students/gguglielmo/micro/vivado
# Command line: vivado
# Log file: /home/ecelrc/students/gguglielmo/micro/vivado/vivado.log
# Journal file: /home/ecelrc/students/gguglielmo/micro/vivado/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.xpr
open_bd_design {/home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.srcs/sources_1/bd/zynq/zynq.bd}
file mkdir /home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.srcs/constrs_1
file mkdir /home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.srcs/constrs_1/new
close [ open /home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.srcs/constrs_1/new/GPIO.xdc w ]
add_files -fileset constrs_1 /home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.srcs/constrs_1/new/GPIO.xdc
create_peripheral ecelrc user gpio_lab_1 1.0 -dir /home/ecelrc/students/gguglielmo/micro/vivado/ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core ecelrc:user:gpio_lab_1:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core ecelrc:user:gpio_lab_1:1.0]
write_peripheral [ipx::find_open_core ecelrc:user:gpio_lab_1:1.0]
set_property  ip_repo_paths  /home/ecelrc/students/gguglielmo/micro/vivado/ip_repo/gpio_lab_1_1.0 [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name edit_gpio_lab_1_v1_0 -directory /home/ecelrc/students/gguglielmo/micro/vivado/ip_repo /home/ecelrc/students/gguglielmo/micro/vivado/ip_repo/gpio_lab_1_1.0/component.xml
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes files [ipx::current_core]
ipx::remove_all_port [ipx::current_core]
ipx::add_ports_from_hdl [ipx::current_core] -top_level_hdl_file /home/ecelrc/students/gguglielmo/micro/vivado/ip_repo/gpio_lab_1_1.0/hdl/gpio_lab_1_v1_0.v -top_module_name gpio_lab_1_v1_0
ipx::remove_bus_interface S00_AXI [ipx::current_core]
close_project
