# Created from STM32H757_CM4.svd (Rev 1.9)

name: Flash
description: Flash
groupName: Flash
registers:
  - name: ACR
    displayName: ACR
    description: Access control register
    addressOffset: 0
    size: 32
    access: read-write
    resetValue: 1536
    fields:
      - name: LATENCY
        description: Read latency
        bitOffset: 0
        bitWidth: 3
      - name: WRHIGHFREQ
        description: Flash signal delay
        bitOffset: 4
        bitWidth: 2
  - name: KEYR1
    displayName: KEYR1
    description: FLASH key register for bank 1
    addressOffset: 4
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: KEYR1
        description: "Bank 1 access configuration unlock\n              key"
        bitOffset: 0
        bitWidth: 32
  - name: OPTKEYR
    displayName: OPTKEYR
    description: FLASH option key register
    addressOffset: 8
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: OPTKEYR
        description: Unlock key option bytes
        bitOffset: 0
        bitWidth: 32
  - name: CR1
    displayName: CR1
    description: "FLASH control register for bank\n          1"
    addressOffset: 12
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: LOCK1
        description: "Bank 1 configuration lock\n              bit"
        bitOffset: 0
        bitWidth: 1
      - name: PG1
        description: Bank 1 program enable bit
        bitOffset: 1
        bitWidth: 1
      - name: SER1
        description: "Bank 1 sector erase\n              request"
        bitOffset: 2
        bitWidth: 1
      - name: BER1
        description: Bank 1 erase request
        bitOffset: 3
        bitWidth: 1
      - name: PSIZE1
        description: Bank 1 program size
        bitOffset: 4
        bitWidth: 2
      - name: FW1
        description: "Bank 1 write forcing control\n              bit"
        bitOffset: 6
        bitWidth: 1
      - name: START1
        description: "Bank 1 bank or sector erase start\n              control bit"
        bitOffset: 7
        bitWidth: 1
      - name: SNB1
        description: "Bank 1 sector erase selection\n              number"
        bitOffset: 8
        bitWidth: 3
      - name: CRC_EN
        description: Bank 1 CRC control bit
        bitOffset: 15
        bitWidth: 1
      - name: EOPIE1
        description: "Bank 1 end-of-program interrupt control\n              bit"
        bitOffset: 16
        bitWidth: 1
      - name: WRPERRIE1
        description: "Bank 1 write protection error interrupt\n              enable
          bit"
        bitOffset: 17
        bitWidth: 1
      - name: PGSERRIE1
        description: "Bank 1 programming sequence error\n              interrupt enable
          bit"
        bitOffset: 18
        bitWidth: 1
      - name: STRBERRIE1
        description: "Bank 1 strobe error interrupt enable\n              bit"
        bitOffset: 19
        bitWidth: 1
      - name: INCERRIE1
        description: "Bank 1 inconsistency error interrupt\n              enable bit"
        bitOffset: 21
        bitWidth: 1
      - name: OPERRIE1
        description: "Bank 1 write/erase error interrupt\n              enable bit"
        bitOffset: 22
        bitWidth: 1
      - name: RDPERRIE1
        description: "Bank 1 read protection error interrupt\n              enable
          bit"
        bitOffset: 23
        bitWidth: 1
      - name: RDSERRIE1
        description: "Bank 1 secure error interrupt enable\n              bit"
        bitOffset: 24
        bitWidth: 1
      - name: SNECCERRIE1
        description: "Bank 1 ECC single correction error\n              interrupt
          enable bit"
        bitOffset: 25
        bitWidth: 1
      - name: DBECCERRIE1
        description: "Bank 1 ECC double detection error\n              interrupt enable
          bit"
        bitOffset: 26
        bitWidth: 1
      - name: CRCENDIE1
        description: "Bank 1 end of CRC calculation interrupt\n              enable
          bit"
        bitOffset: 27
        bitWidth: 1
  - name: SR1
    displayName: SR1
    description: "FLASH status register for bank\n          1"
    addressOffset: 16
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: BSY1
        description: "Bank 1 ongoing program\n              flag"
        bitOffset: 0
        bitWidth: 1
      - name: WBNE1
        description: "Bank 1 write buffer not empty\n              flag"
        bitOffset: 1
        bitWidth: 1
      - name: QW1
        description: Bank 1 wait queue flag
        bitOffset: 2
        bitWidth: 1
      - name: CRC_BUSY1
        description: Bank 1 CRC busy flag
        bitOffset: 3
        bitWidth: 1
      - name: EOP1
        description: Bank 1 end-of-program flag
        bitOffset: 16
        bitWidth: 1
      - name: WRPERR1
        description: "Bank 1 write protection error\n              flag"
        bitOffset: 17
        bitWidth: 1
      - name: PGSERR1
        description: "Bank 1 programming sequence error\n              flag"
        bitOffset: 18
        bitWidth: 1
      - name: STRBERR1
        description: Bank 1 strobe error flag
        bitOffset: 19
        bitWidth: 1
      - name: INCERR1
        description: "Bank 1 inconsistency error\n              flag"
        bitOffset: 21
        bitWidth: 1
      - name: OPERR1
        description: "Bank 1 write/erase error\n              flag"
        bitOffset: 22
        bitWidth: 1
      - name: RDPERR1
        description: "Bank 1 read protection error\n              flag"
        bitOffset: 23
        bitWidth: 1
      - name: RDSERR1
        description: Bank 1 secure error flag
        bitOffset: 24
        bitWidth: 1
      - name: SNECCERR11
        description: "Bank 1 single correction error\n              flag"
        bitOffset: 25
        bitWidth: 1
      - name: DBECCERR1
        description: "Bank 1 ECC double detection error\n              flag"
        bitOffset: 26
        bitWidth: 1
      - name: CRCEND1
        description: Bank 1 CRC-complete flag
        bitOffset: 27
        bitWidth: 1
  - name: CCR1
    displayName: CCR1
    description: "FLASH clear control register for bank\n          1"
    addressOffset: 20
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: CLR_EOP1
        description: Bank 1 EOP1 flag clear bit
        bitOffset: 16
        bitWidth: 1
      - name: CLR_WRPERR1
        description: "Bank 1 WRPERR1 flag clear\n              bit"
        bitOffset: 17
        bitWidth: 1
      - name: CLR_PGSERR1
        description: "Bank 1 PGSERR1 flag clear\n              bi"
        bitOffset: 18
        bitWidth: 1
      - name: CLR_STRBERR1
        description: "Bank 1 STRBERR1 flag clear\n              bit"
        bitOffset: 19
        bitWidth: 1
      - name: CLR_INCERR1
        description: "Bank 1 INCERR1 flag clear\n              bit"
        bitOffset: 21
        bitWidth: 1
      - name: CLR_OPERR1
        description: "Bank 1 OPERR1 flag clear\n              bit"
        bitOffset: 22
        bitWidth: 1
      - name: CLR_RDPERR1
        description: "Bank 1 RDPERR1 flag clear\n              bit"
        bitOffset: 23
        bitWidth: 1
      - name: CLR_RDSERR1
        description: "Bank 1 RDSERR1 flag clear\n              bit"
        bitOffset: 24
        bitWidth: 1
      - name: CLR_SNECCERR1
        description: "Bank 1 SNECCERR1 flag clear\n              bit"
        bitOffset: 25
        bitWidth: 1
      - name: CLR_DBECCERR1
        description: "Bank 1 DBECCERR1 flag clear\n              bit"
        bitOffset: 26
        bitWidth: 1
      - name: CLR_CRCEND1
        description: "Bank 1 CRCEND1 flag clear\n              bit"
        bitOffset: 27
        bitWidth: 1
  - name: OPTCR
    displayName: OPTCR
    description: FLASH option control register
    addressOffset: 24
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: OPTLOCK
        description: "FLASH_OPTCR lock option configuration\n              bit"
        bitOffset: 0
        bitWidth: 1
      - name: OPTSTART
        description: "Option byte start change option\n              configuration
          bit"
        bitOffset: 1
        bitWidth: 1
      - name: MER
        description: "Flash mass erase enable\n              bit"
        bitOffset: 4
        bitWidth: 1
      - name: OPTCHANGEERRIE
        description: "Option byte change error interrupt\n              enable bit"
        bitOffset: 30
        bitWidth: 1
      - name: SWAP_BANK
        description: "Bank swapping configuration\n              bit"
        bitOffset: 31
        bitWidth: 1
  - name: OPTSR_CUR
    displayName: OPTSR_CUR
    description: FLASH option status register
    addressOffset: 28
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: OPT_BUSY
        description: "Option byte change ongoing\n              flag"
        bitOffset: 0
        bitWidth: 1
      - name: BOR_LEV
        description: "Brownout level option status\n              bit"
        bitOffset: 2
        bitWidth: 2
      - name: IWDG1_HW
        description: "IWDG1 control option status\n              bit"
        bitOffset: 4
        bitWidth: 1
      - name: nRST_STOP_D1
        description: "D1 DStop entry reset option status\n              bit"
        bitOffset: 6
        bitWidth: 1
      - name: nRST_STBY_D1
        description: "D1 DStandby entry reset option status\n              bit"
        bitOffset: 7
        bitWidth: 1
      - name: RDP
        description: "Readout protection level option status\n              byte"
        bitOffset: 8
        bitWidth: 8
      - name: FZ_IWDG_STOP
        description: "IWDG Stop mode freeze option status\n              bit"
        bitOffset: 17
        bitWidth: 1
      - name: FZ_IWDG_SDBY
        description: "IWDG Standby mode freeze option status\n              bit"
        bitOffset: 18
        bitWidth: 1
      - name: ST_RAM_SIZE
        description: "DTCM RAM size option\n              status"
        bitOffset: 19
        bitWidth: 2
      - name: SECURITY
        description: "Security enable option status\n              bit"
        bitOffset: 21
        bitWidth: 1
      - name: RSS1
        description: User option bit 1
        bitOffset: 26
        bitWidth: 1
      - name: PERSO_OK
        description: "Device personalization status\n              bit"
        bitOffset: 28
        bitWidth: 1
      - name: IO_HSLV
        description: "I/O high-speed at low-voltage status bit\n              (PRODUCT_BELOW_25V)"
        bitOffset: 29
        bitWidth: 1
      - name: OPTCHANGEERR
        description: "Option byte change error\n              flag"
        bitOffset: 30
        bitWidth: 1
      - name: SWAP_BANK_OPT
        description: "Bank swapping option status\n              bit"
        bitOffset: 31
        bitWidth: 1
  - name: OPTSR_PRG
    displayName: OPTSR_PRG
    description: FLASH option status register
    addressOffset: 32
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: BOR_LEV
        description: "BOR reset level option configuration\n              bits"
        bitOffset: 2
        bitWidth: 2
      - name: IWDG1_HW
        description: "IWDG1 option configuration\n              bit"
        bitOffset: 4
        bitWidth: 1
      - name: nRST_STOP_D1
        description: "Option byte erase after D1 DStop option\n              configuration
          bit"
        bitOffset: 6
        bitWidth: 1
      - name: nRST_STBY_D1
        description: "Option byte erase after D1 DStandby\n              option configuration
          bit"
        bitOffset: 7
        bitWidth: 1
      - name: RDP
        description: "Readout protection level option\n              configuration
          byte"
        bitOffset: 8
        bitWidth: 8
      - name: FZ_IWDG_STOP
        description: "IWDG Stop mode freeze option\n              configuration bit"
        bitOffset: 17
        bitWidth: 1
      - name: FZ_IWDG_SDBY
        description: "IWDG Standby mode freeze option\n              configuration
          bit"
        bitOffset: 18
        bitWidth: 1
      - name: ST_RAM_SIZE
        description: "DTCM size select option configuration\n              bits"
        bitOffset: 19
        bitWidth: 2
      - name: SECURITY
        description: "Security option configuration\n              bit"
        bitOffset: 21
        bitWidth: 1
      - name: RSS1
        description: "User option configuration bit\n              1"
        bitOffset: 26
        bitWidth: 1
      - name: RSS2
        description: "User option configuration bit\n              2"
        bitOffset: 27
        bitWidth: 1
      - name: IO_HSLV
        description: "I/O high-speed at low-voltage\n              (PRODUCT_BELOW_25V)"
        bitOffset: 29
        bitWidth: 1
      - name: SWAP_BANK_OPT
        description: "Bank swapping option configuration\n              bit"
        bitOffset: 31
        bitWidth: 1
  - name: OPTCCR
    displayName: OPTCCR
    description: "FLASH option clear control\n          register"
    addressOffset: 36
    size: 32
    access: write-only
    resetValue: 0
    fields:
      - name: CLR_OPTCHANGEERR
        description: OPTCHANGEERR reset bit
        bitOffset: 30
        bitWidth: 1
  - name: PRAR_CUR1
    displayName: PRAR_CUR1
    description: "FLASH protection address for bank\n          1"
    addressOffset: 40
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: PROT_AREA_START1
        description: "Bank 1 lowest PCROP protected\n              address"
        bitOffset: 0
        bitWidth: 12
      - name: PROT_AREA_END1
        description: "Bank 1 highest PCROP protected\n              address"
        bitOffset: 16
        bitWidth: 12
      - name: DMEP1
        description: "Bank 1 PCROP protected erase enable\n              option status
          bit"
        bitOffset: 31
        bitWidth: 1
  - name: PRAR_PRG1
    displayName: PRAR_PRG1
    description: "FLASH protection address for bank\n          1"
    addressOffset: 44
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: PROT_AREA_START1
        description: "Bank 1 lowest PCROP protected address\n              configuration"
        bitOffset: 0
        bitWidth: 12
      - name: PROT_AREA_END1
        description: "Bank 1 highest PCROP protected address\n              configuration"
        bitOffset: 16
        bitWidth: 12
      - name: DMEP1
        description: "Bank 1 PCROP protected erase enable\n              option configuration
          bit"
        bitOffset: 31
        bitWidth: 1
  - name: PRAR_PRG2
    displayName: PRAR_PRG2
    description: "FLASH protection address for bank\n          2"
    alternateRegister: PRAR_PRG1
    addressOffset: 44
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: PROT_AREA_START2
        description: "Bank 2 lowest PCROP protected address\n              configuration"
        bitOffset: 0
        bitWidth: 12
      - name: PROT_AREA_END2
        description: "Bank 2 highest PCROP protected address\n              configuration"
        bitOffset: 16
        bitWidth: 12
      - name: DMEP2
        description: "Bank 2 PCROP protected erase enable\n              option configuration
          bit"
        bitOffset: 31
        bitWidth: 1
  - name: SCAR_CUR1
    displayName: SCAR_CUR1
    description: "FLASH secure address for bank\n          1"
    addressOffset: 48
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: SEC_AREA_START1
        description: "Bank 1 lowest secure protected\n              address"
        bitOffset: 0
        bitWidth: 12
      - name: SEC_AREA_END1
        description: "Bank 1 highest secure protected\n              address"
        bitOffset: 16
        bitWidth: 12
      - name: DMES1
        description: "Bank 1 secure protected erase enable\n              option status
          bit"
        bitOffset: 31
        bitWidth: 1
  - name: SCAR_PRG1
    displayName: SCAR_PRG1
    description: "FLASH secure address for bank\n          1"
    addressOffset: 52
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: SEC_AREA_START1
        description: "Bank 1 lowest secure protected address\n              configuration"
        bitOffset: 0
        bitWidth: 12
      - name: SEC_AREA_END1
        description: "Bank 1 highest secure protected address\n              configuration"
        bitOffset: 16
        bitWidth: 12
      - name: DMES1
        description: "Bank 1 secure protected erase enable\n              option configuration
          bit"
        bitOffset: 31
        bitWidth: 1
  - name: WPSN_CUR1R
    displayName: WPSN_CUR1R
    description: "FLASH write sector protection for bank\n          1"
    addressOffset: 56
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: WRPSn1
        description: "Bank 1 sector write protection option\n              status
          byte"
        bitOffset: 0
        bitWidth: 8
  - name: WPSN_PRG1R
    displayName: WPSN_PRG1R
    description: "FLASH write sector protection for bank\n          1"
    addressOffset: 60
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: WRPSn1
        description: "Bank 1 sector write protection\n              configuration
          byte"
        bitOffset: 0
        bitWidth: 8
  - name: BOOT_CURR
    displayName: BOOT_CURR
    description: "FLASH register with boot\n          address"
    addressOffset: 64
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: BOOT_ADD0
        description: Boot address 0
        bitOffset: 0
        bitWidth: 16
      - name: BOOT_ADD1
        description: Boot address 1
        bitOffset: 16
        bitWidth: 16
  - name: BOOT_PRGR
    displayName: BOOT_PRGR
    description: "FLASH register with boot\n          address"
    addressOffset: 68
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: BOOT_ADD0
        description: Boot address 0
        bitOffset: 0
        bitWidth: 16
      - name: BOOT_ADD1
        description: Boot address 1
        bitOffset: 16
        bitWidth: 16
  - name: CRCCR1
    displayName: CRCCR1
    description: "FLASH CRC control register for bank\n          1"
    addressOffset: 80
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: CRC_SECT
        description: Bank 1 CRC sector number
        bitOffset: 0
        bitWidth: 3
      - name: ALL_BANK
        description: Bank 1 CRC select bit
        bitOffset: 7
        bitWidth: 1
      - name: CRC_BY_SECT
        description: "Bank 1 CRC sector mode select\n              bit"
        bitOffset: 8
        bitWidth: 1
      - name: ADD_SECT
        description: "Bank 1 CRC sector select\n              bit"
        bitOffset: 9
        bitWidth: 1
      - name: CLEAN_SECT
        description: "Bank 1 CRC sector list clear\n              bit"
        bitOffset: 10
        bitWidth: 1
      - name: START_CRC
        description: Bank 1 CRC start bit
        bitOffset: 16
        bitWidth: 1
      - name: CLEAN_CRC
        description: Bank 1 CRC clear bit
        bitOffset: 17
        bitWidth: 1
      - name: CRC_BURST
        description: Bank 1 CRC burst size
        bitOffset: 20
        bitWidth: 2
  - name: CRCSADD1R
    displayName: CRCSADD1R
    description: "FLASH CRC start address register for bank\n          1"
    addressOffset: 84
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: CRC_START_ADDR
        description: "CRC start address on bank\n              1"
        bitOffset: 0
        bitWidth: 32
  - name: CRCEADD1R
    displayName: CRCEADD1R
    description: "FLASH CRC end address register for bank\n          1"
    addressOffset: 88
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: CRC_END_ADDR
        description: CRC end address on bank 1
        bitOffset: 0
        bitWidth: 32
  - name: CRCDATAR
    displayName: CRCDATAR
    description: FLASH CRC data register
    addressOffset: 92
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: CRC_DATA
        description: CRC result
        bitOffset: 0
        bitWidth: 32
  - name: ECC_FA1R
    displayName: ECC_FA1R
    description: "FLASH ECC fail address for bank\n          1"
    addressOffset: 96
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: FAIL_ECC_ADDR1
        description: Bank 1 ECC error address
        bitOffset: 0
        bitWidth: 15
  - name: ACR_
    displayName: ACR_
    description: Access control register
    addressOffset: 256
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: LATENCY
        description: Read latency
        bitOffset: 0
        bitWidth: 3
      - name: WRHIGHFREQ
        description: Flash signal delay
        bitOffset: 4
        bitWidth: 2
  - name: KEYR2
    displayName: KEYR2
    description: FLASH key register for bank 2
    addressOffset: 260
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: KEYR2
        description: "Bank 2 access configuration unlock\n              key"
        bitOffset: 0
        bitWidth: 32
  - name: OPTKEYR_
    displayName: OPTKEYR_
    description: FLASH option key register
    addressOffset: 264
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: OPTKEYR
        description: Unlock key option bytes
        bitOffset: 0
        bitWidth: 32
  - name: CR2
    displayName: CR2
    description: "FLASH control register for bank\n          2"
    addressOffset: 268
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: LOCK2
        description: "Bank 2 configuration lock\n              bit"
        bitOffset: 0
        bitWidth: 1
      - name: PG2
        description: Bank 2 program enable bit
        bitOffset: 1
        bitWidth: 1
      - name: SER2
        description: "Bank 2 sector erase\n              request"
        bitOffset: 2
        bitWidth: 1
      - name: BER2
        description: Bank 2 erase request
        bitOffset: 3
        bitWidth: 1
      - name: PSIZE2
        description: Bank 2 program size
        bitOffset: 4
        bitWidth: 2
      - name: FW2
        description: "Bank 2 write forcing control\n              bit"
        bitOffset: 6
        bitWidth: 1
      - name: START2
        description: "Bank 2 bank or sector erase start\n              control bit"
        bitOffset: 7
        bitWidth: 1
      - name: SNB2
        description: "Bank 2 sector erase selection\n              number"
        bitOffset: 8
        bitWidth: 3
      - name: CRC_EN
        description: Bank 2 CRC control bit
        bitOffset: 15
        bitWidth: 1
      - name: EOPIE2
        description: "Bank 2 end-of-program interrupt control\n              bit"
        bitOffset: 16
        bitWidth: 1
      - name: WRPERRIE2
        description: "Bank 2 write protection error interrupt\n              enable
          bit"
        bitOffset: 17
        bitWidth: 1
      - name: PGSERRIE2
        description: "Bank 2 programming sequence error\n              interrupt enable
          bit"
        bitOffset: 18
        bitWidth: 1
      - name: STRBERRIE2
        description: "Bank 2 strobe error interrupt enable\n              bit"
        bitOffset: 19
        bitWidth: 1
      - name: INCERRIE2
        description: "Bank 2 inconsistency error interrupt\n              enable bit"
        bitOffset: 21
        bitWidth: 1
      - name: OPERRIE2
        description: "Bank 2 write/erase error interrupt\n              enable bit"
        bitOffset: 22
        bitWidth: 1
      - name: RDPERRIE2
        description: "Bank 2 read protection error interrupt\n              enable
          bit"
        bitOffset: 23
        bitWidth: 1
      - name: RDSERRIE2
        description: "Bank 2 secure error interrupt enable\n              bit"
        bitOffset: 24
        bitWidth: 1
      - name: SNECCERRIE2
        description: "Bank 2 ECC single correction error\n              interrupt
          enable bit"
        bitOffset: 25
        bitWidth: 1
      - name: DBECCERRIE2
        description: "Bank 2 ECC double detection error\n              interrupt enable
          bit"
        bitOffset: 26
        bitWidth: 1
      - name: CRCENDIE2
        description: "Bank 2 end of CRC calculation interrupt\n              enable
          bit"
        bitOffset: 27
        bitWidth: 1
  - name: SR2
    displayName: SR2
    description: "FLASH status register for bank\n          2"
    addressOffset: 272
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: BSY2
        description: "Bank 2 ongoing program\n              flag"
        bitOffset: 0
        bitWidth: 1
      - name: WBNE2
        description: "Bank 2 write buffer not empty\n              flag"
        bitOffset: 1
        bitWidth: 1
      - name: QW2
        description: Bank 2 wait queue flag
        bitOffset: 2
        bitWidth: 1
      - name: CRC_BUSY2
        description: Bank 2 CRC busy flag
        bitOffset: 3
        bitWidth: 1
      - name: EOP2
        description: Bank 2 end-of-program flag
        bitOffset: 16
        bitWidth: 1
      - name: WRPERR2
        description: "Bank 2 write protection error\n              flag"
        bitOffset: 17
        bitWidth: 1
      - name: PGSERR2
        description: "Bank 2 programming sequence error\n              flag"
        bitOffset: 18
        bitWidth: 1
      - name: STRBERR2
        description: Bank 2 strobe error flag
        bitOffset: 19
        bitWidth: 1
      - name: INCERR2
        description: "Bank 2 inconsistency error\n              flag"
        bitOffset: 21
        bitWidth: 1
      - name: OPERR2
        description: "Bank 2 write/erase error\n              flag"
        bitOffset: 22
        bitWidth: 1
      - name: RDPERR2
        description: "Bank 2 read protection error\n              flag"
        bitOffset: 23
        bitWidth: 1
      - name: RDSERR2
        description: Bank 2 secure error flag
        bitOffset: 24
        bitWidth: 1
      - name: SNECCERR2
        description: "Bank 2 single correction error\n              flag"
        bitOffset: 25
        bitWidth: 1
      - name: DBECCERR2
        description: "Bank 2 ECC double detection error\n              flag"
        bitOffset: 26
        bitWidth: 1
      - name: CRCEND2
        description: Bank 2 CRC-complete flag
        bitOffset: 27
        bitWidth: 1
  - name: CCR2
    displayName: CCR2
    description: "FLASH clear control register for bank\n          2"
    addressOffset: 276
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: CLR_EOP2
        description: Bank 1 EOP1 flag clear bit
        bitOffset: 16
        bitWidth: 1
      - name: CLR_WRPERR2
        description: "Bank 2 WRPERR1 flag clear\n              bit"
        bitOffset: 17
        bitWidth: 1
      - name: CLR_PGSERR2
        description: "Bank 2 PGSERR1 flag clear\n              bi"
        bitOffset: 18
        bitWidth: 1
      - name: CLR_STRBERR2
        description: "Bank 2 STRBERR1 flag clear\n              bit"
        bitOffset: 19
        bitWidth: 1
      - name: CLR_INCERR2
        description: "Bank 2 INCERR1 flag clear\n              bit"
        bitOffset: 21
        bitWidth: 1
      - name: CLR_OPERR2
        description: "Bank 2 OPERR1 flag clear\n              bit"
        bitOffset: 22
        bitWidth: 1
      - name: CLR_RDPERR2
        description: "Bank 2 RDPERR1 flag clear\n              bit"
        bitOffset: 23
        bitWidth: 1
      - name: CLR_RDSERR1
        description: "Bank 1 RDSERR1 flag clear\n              bit"
        bitOffset: 24
        bitWidth: 1
      - name: CLR_SNECCERR2
        description: "Bank 2 SNECCERR1 flag clear\n              bit"
        bitOffset: 25
        bitWidth: 1
      - name: CLR_DBECCERR1
        description: "Bank 1 DBECCERR1 flag clear\n              bit"
        bitOffset: 26
        bitWidth: 1
      - name: CLR_CRCEND2
        description: "Bank 2 CRCEND1 flag clear\n              bit"
        bitOffset: 27
        bitWidth: 1
  - name: OPTCR_
    displayName: OPTCR_
    description: FLASH option control register
    addressOffset: 280
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: OPTLOCK
        description: "FLASH_OPTCR lock option configuration\n              bit"
        bitOffset: 0
        bitWidth: 1
      - name: OPTSTART
        description: "Option byte start change option\n              configuration
          bit"
        bitOffset: 1
        bitWidth: 1
      - name: MER
        description: "Flash mass erase enable\n              bit"
        bitOffset: 4
        bitWidth: 1
      - name: OPTCHANGEERRIE
        description: "Option byte change error interrupt\n              enable bit"
        bitOffset: 30
        bitWidth: 1
      - name: SWAP_BANK
        description: "Bank swapping configuration\n              bit"
        bitOffset: 31
        bitWidth: 1
  - name: OPTSR_CUR_
    displayName: OPTSR_CUR_
    description: FLASH option status register
    addressOffset: 284
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: OPT_BUSY
        description: "Option byte change ongoing\n              flag"
        bitOffset: 0
        bitWidth: 1
      - name: BOR_LEV
        description: "Brownout level option status\n              bit"
        bitOffset: 2
        bitWidth: 2
      - name: IWDG1_HW
        description: "IWDG1 control option status\n              bit"
        bitOffset: 4
        bitWidth: 1
      - name: nRST_STOP_D1
        description: "D1 DStop entry reset option status\n              bit"
        bitOffset: 6
        bitWidth: 1
      - name: nRST_STBY_D1
        description: "D1 DStandby entry reset option status\n              bit"
        bitOffset: 7
        bitWidth: 1
      - name: RDP
        description: "Readout protection level option status\n              byte"
        bitOffset: 8
        bitWidth: 8
      - name: FZ_IWDG_STOP
        description: "IWDG Stop mode freeze option status\n              bit"
        bitOffset: 17
        bitWidth: 1
      - name: FZ_IWDG_SDBY
        description: "IWDG Standby mode freeze option status\n              bit"
        bitOffset: 18
        bitWidth: 1
      - name: ST_RAM_SIZE
        description: "DTCM RAM size option\n              status"
        bitOffset: 19
        bitWidth: 2
      - name: SECURITY
        description: "Security enable option status\n              bit"
        bitOffset: 21
        bitWidth: 1
      - name: RSS1
        description: User option bit 1
        bitOffset: 26
        bitWidth: 1
      - name: PERSO_OK
        description: "Device personalization status\n              bit"
        bitOffset: 28
        bitWidth: 1
      - name: IO_HSLV
        description: "I/O high-speed at low-voltage status bit\n              (PRODUCT_BELOW_25V)"
        bitOffset: 29
        bitWidth: 1
      - name: OPTCHANGEERR
        description: "Option byte change error\n              flag"
        bitOffset: 30
        bitWidth: 1
      - name: SWAP_BANK_OPT
        description: "Bank swapping option status\n              bit"
        bitOffset: 31
        bitWidth: 1
  - name: OPTSR_PRG_
    displayName: OPTSR_PRG_
    description: FLASH option status register
    addressOffset: 288
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: BOR_LEV
        description: "BOR reset level option configuration\n              bits"
        bitOffset: 2
        bitWidth: 2
      - name: IWDG1_HW
        description: "IWDG1 option configuration\n              bit"
        bitOffset: 4
        bitWidth: 1
      - name: nRST_STOP_D1
        description: "Option byte erase after D1 DStop option\n              configuration
          bit"
        bitOffset: 6
        bitWidth: 1
      - name: nRST_STBY_D1
        description: "Option byte erase after D1 DStandby\n              option configuration
          bit"
        bitOffset: 7
        bitWidth: 1
      - name: RDP
        description: "Readout protection level option\n              configuration
          byte"
        bitOffset: 8
        bitWidth: 8
      - name: FZ_IWDG_STOP
        description: "IWDG Stop mode freeze option\n              configuration bit"
        bitOffset: 17
        bitWidth: 1
      - name: FZ_IWDG_SDBY
        description: "IWDG Standby mode freeze option\n              configuration
          bit"
        bitOffset: 18
        bitWidth: 1
      - name: ST_RAM_SIZE
        description: "DTCM size select option configuration\n              bits"
        bitOffset: 19
        bitWidth: 2
      - name: SECURITY
        description: "Security option configuration\n              bit"
        bitOffset: 21
        bitWidth: 1
      - name: RSS1
        description: "User option configuration bit\n              1"
        bitOffset: 26
        bitWidth: 1
      - name: RSS2
        description: "User option configuration bit\n              2"
        bitOffset: 27
        bitWidth: 1
      - name: IO_HSLV
        description: "I/O high-speed at low-voltage\n              (PRODUCT_BELOW_25V)"
        bitOffset: 29
        bitWidth: 1
      - name: SWAP_BANK_OPT
        description: "Bank swapping option configuration\n              bit"
        bitOffset: 31
        bitWidth: 1
  - name: OPTCCR_
    displayName: OPTCCR_
    description: "FLASH option clear control\n          register"
    addressOffset: 292
    size: 32
    access: write-only
    resetValue: 0
    fields:
      - name: CLR_OPTCHANGEERR
        description: OPTCHANGEERR reset bit
        bitOffset: 30
        bitWidth: 1
  - name: PRAR_CUR2
    displayName: PRAR_CUR2
    description: "FLASH protection address for bank\n          1"
    addressOffset: 296
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: PROT_AREA_START2
        description: "Bank 2 lowest PCROP protected\n              address"
        bitOffset: 0
        bitWidth: 12
      - name: PROT_AREA_END2
        description: "Bank 2 highest PCROP protected\n              address"
        bitOffset: 16
        bitWidth: 12
      - name: DMEP2
        description: "Bank 2 PCROP protected erase enable\n              option status
          bit"
        bitOffset: 31
        bitWidth: 1
  - name: SCAR_CUR2
    displayName: SCAR_CUR2
    description: "FLASH secure address for bank\n          2"
    addressOffset: 304
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: SEC_AREA_START2
        description: "Bank 2 lowest secure protected\n              address"
        bitOffset: 0
        bitWidth: 12
      - name: SEC_AREA_END2
        description: "Bank 2 highest secure protected\n              address"
        bitOffset: 16
        bitWidth: 12
      - name: DMES2
        description: "Bank 2 secure protected erase enable\n              option status
          bit"
        bitOffset: 31
        bitWidth: 1
  - name: SCAR_PRG2
    displayName: SCAR_PRG2
    description: "FLASH secure address for bank\n          2"
    addressOffset: 308
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: SEC_AREA_START2
        description: "Bank 2 lowest secure protected address\n              configuration"
        bitOffset: 0
        bitWidth: 12
      - name: SEC_AREA_END2
        description: "Bank 2 highest secure protected address\n              configuration"
        bitOffset: 16
        bitWidth: 12
      - name: DMES2
        description: "Bank 2 secure protected erase enable\n              option configuration
          bit"
        bitOffset: 31
        bitWidth: 1
  - name: WPSN_CUR2R
    displayName: WPSN_CUR2R
    description: "FLASH write sector protection for bank\n          2"
    addressOffset: 312
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: WRPSn2
        description: "Bank 2 sector write protection option\n              status
          byte"
        bitOffset: 0
        bitWidth: 8
  - name: WPSN_PRG2R
    displayName: WPSN_PRG2R
    description: "FLASH write sector protection for bank\n          2"
    addressOffset: 316
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: WRPSn2
        description: "Bank 2 sector write protection\n              configuration
          byte"
        bitOffset: 0
        bitWidth: 8
  - name: CRCCR2
    displayName: CRCCR2
    description: "FLASH CRC control register for bank\n          1"
    addressOffset: 336
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: CRC_SECT
        description: Bank 2 CRC sector number
        bitOffset: 0
        bitWidth: 3
      - name: ALL_BANK
        description: Bank 2 CRC select bit
        bitOffset: 7
        bitWidth: 1
      - name: CRC_BY_SECT
        description: "Bank 2 CRC sector mode select\n              bit"
        bitOffset: 8
        bitWidth: 1
      - name: ADD_SECT
        description: "Bank 2 CRC sector select\n              bit"
        bitOffset: 9
        bitWidth: 1
      - name: CLEAN_SECT
        description: "Bank 2 CRC sector list clear\n              bit"
        bitOffset: 10
        bitWidth: 1
      - name: START_CRC
        description: Bank 2 CRC start bit
        bitOffset: 16
        bitWidth: 1
      - name: CLEAN_CRC
        description: Bank 2 CRC clear bit
        bitOffset: 17
        bitWidth: 1
      - name: CRC_BURST
        description: Bank 2 CRC burst size
        bitOffset: 20
        bitWidth: 2
  - name: CRCSADD2R
    displayName: CRCSADD2R
    description: "FLASH CRC start address register for bank\n          2"
    addressOffset: 340
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: CRC_START_ADDR
        description: "CRC start address on bank\n              2"
        bitOffset: 0
        bitWidth: 32
  - name: CRCEADD2R
    displayName: CRCEADD2R
    description: "FLASH CRC end address register for bank\n          2"
    addressOffset: 344
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: CRC_END_ADDR
        description: CRC end address on bank 2
        bitOffset: 0
        bitWidth: 32
  - name: ECC_FA2R
    displayName: ECC_FA2R
    description: "FLASH ECC fail address for bank\n          2"
    addressOffset: 352
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: FAIL_ECC_ADDR2
        description: Bank 2 ECC error address
        bitOffset: 0
        bitWidth: 15
interrupts:
  - name: FLASH
    description: Flash memory
addressBlocks:
  - offset: 0
    size: 4096
    usage: registers
