{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1603554380740 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603554380740 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 24 21:16:20 2020 " "Processing started: Sat Oct 24 21:16:20 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603554380740 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603554380740 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processor_phase1 -c Processor_phase1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processor_phase1 -c Processor_phase1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603554380740 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1603554381251 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1603554381251 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INC inc phase_6.v(51) " "Verilog HDL Declaration information at phase_6.v(51): object \"INC\" differs only in case from object \"inc\" in the same scope" {  } { { "phase_6.v" "" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/phase_6.v" 51 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1603554394041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase_6.v 1 1 " "Found 1 design units, including 1 entities, in source file phase_6.v" { { "Info" "ISGN_ENTITY_NAME" "1 phase_6 " "Found entity 1: phase_6" {  } { { "phase_6.v" "" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/phase_6.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603554394047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603554394047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dramtest.v 1 1 " "Found 1 design units, including 1 entities, in source file dramtest.v" { { "Info" "ISGN_ENTITY_NAME" "1 dramtest " "Found entity 1: dramtest" {  } { { "dramtest.v" "" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/dramtest.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603554394051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603554394051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "abaclock.v 1 1 " "Found 1 design units, including 1 entities, in source file abaclock.v" { { "Info" "ISGN_ENTITY_NAME" "1 abaclock " "Found entity 1: abaclock" {  } { { "abaclock.v" "" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/abaclock.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603554394051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603554394051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inc_testing.v 1 1 " "Found 1 design units, including 1 entities, in source file inc_testing.v" { { "Info" "ISGN_ENTITY_NAME" "1 inc_testing " "Found entity 1: inc_testing" {  } { { "inc_testing.v" "" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/inc_testing.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603554394057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603554394057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_test2.v 1 1 " "Found 1 design units, including 1 entities, in source file control_test2.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_test2 " "Found entity 1: control_test2" {  } { { "control_test2.v" "" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/control_test2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603554394060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603554394060 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 bin27.v(27) " "Verilog HDL Expression warning at bin27.v(27): truncated literal to match 7 bits" {  } { { "bin27.v" "" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/bin27.v" 27 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1603554394065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin27.v 1 1 " "Found 1 design units, including 1 entities, in source file bin27.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin27 " "Found entity 1: bin27" {  } { { "bin27.v" "" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/bin27.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603554394065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603554394065 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "control.v(36) " "Verilog HDL information at control.v(36): always construct contains both blocking and non-blocking assignments" {  } { { "control.v" "" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/control.v" 36 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1603554394069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.v" "" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603554394070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603554394070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase_3.v 1 1 " "Found 1 design units, including 1 entities, in source file phase_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 phase_3 " "Found entity 1: phase_3" {  } { { "phase_3.v" "" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/phase_3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603554394071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603554394071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase_4.v 1 1 " "Found 1 design units, including 1 entities, in source file phase_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 phase_4 " "Found entity 1: phase_4" {  } { { "phase_4.v" "" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/phase_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603554394078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603554394078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase_2.v 1 1 " "Found 1 design units, including 1 entities, in source file phase_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 phase_2 " "Found entity 1: phase_2" {  } { { "phase_2.v" "" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/phase_2.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603554394081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603554394081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_test_clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_test_clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_test_Clock_divider " "Found entity 1: clock_test_Clock_divider" {  } { { "clock_test_Clock_divider.v" "" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/clock_test_Clock_divider.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603554394081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603554394081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus.v 1 1 " "Found 1 design units, including 1 entities, in source file bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 BUS " "Found entity 1: BUS" {  } { { "BUS.v" "" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/BUS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603554394088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603554394088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_z.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_z.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_z " "Found entity 1: reg_z" {  } { { "reg_z.v" "" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/reg_z.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603554394090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603554394090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "read_buffer_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file read_buffer_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 read_buffer_8bit " "Found entity 1: read_buffer_8bit" {  } { { "read_buffer_8bit.v" "" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/read_buffer_8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603554394090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603554394090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "read_buffer_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file read_buffer_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 read_buffer_16bit " "Found entity 1: read_buffer_16bit" {  } { { "read_buffer_16bit.v" "" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/read_buffer_16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603554394099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603554394099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wtr_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file wtr_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 WTR_Decoder " "Found entity 1: WTR_Decoder" {  } { { "WTR_Decoder.v" "" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/WTR_Decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603554394101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603554394101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wta_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file wta_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 WTA_mux " "Found entity 1: WTA_mux" {  } { { "WTA_mux.v" "" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/WTA_mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603554394107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603554394107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rst_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file rst_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 RST_Decoder " "Found entity 1: RST_Decoder" {  } { { "RST_Decoder.v" "" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/RST_Decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603554394110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603554394110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opr_demux.v 1 1 " "Found 1 design units, including 1 entities, in source file opr_demux.v" { { "Info" "ISGN_ENTITY_NAME" "1 OPR_demux " "Found entity 1: OPR_demux" {  } { { "OPR_demux.v" "" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/OPR_demux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603554394111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603554394111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inc_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file inc_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 INC_Decoder " "Found entity 1: INC_Decoder" {  } { { "INC_Decoder.v" "" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/INC_Decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603554394117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603554394117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603554394120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603554394120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_type3_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_type3_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_type3_8bit " "Found entity 1: reg_type3_8bit" {  } { { "reg_type3_8bit.v" "" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/reg_type3_8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603554394120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603554394120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_type3_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_type3_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_type3_16bit " "Found entity 1: reg_type3_16bit" {  } { { "reg_type3_16bit.v" "" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/reg_type3_16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603554394129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603554394129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_type2_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_type2_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_type2_16bit " "Found entity 1: reg_type2_16bit" {  } { { "reg_type2_16bit.v" "" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/reg_type2_16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603554394131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603554394131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_type1_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_type1_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_type1_8bit " "Found entity 1: reg_type1_8bit" {  } { { "reg_type1_8bit.v" "" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/reg_type1_8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603554394131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603554394131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_type1_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_type1_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_type1_16bit " "Found entity 1: reg_type1_16bit" {  } { { "reg_type1_16bit.v" "" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/reg_type1_16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603554394140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603554394140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_sum.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_sum.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_SUM " "Found entity 1: reg_SUM" {  } { { "reg_SUM.v" "" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/reg_SUM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603554394141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603554394141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_ac.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_ac.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_ac " "Found entity 1: reg_ac" {  } { { "reg_ac.v" "" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/reg_ac.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603554394141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603554394141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_type3_16bit_test.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_type3_16bit_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_type3_16bit_test " "Found entity 1: reg_type3_16bit_test" {  } { { "reg_type3_16bit_test.v" "" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/reg_type3_16bit_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603554394150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603554394150 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dataout Dataout phase1.v(8) " "Verilog HDL Declaration information at phase1.v(8): object \"dataout\" differs only in case from object \"Dataout\" in the same scope" {  } { { "phase1.v" "" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/phase1.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1603554394154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase1.v 1 1 " "Found 1 design units, including 1 entities, in source file phase1.v" { { "Info" "ISGN_ENTITY_NAME" "1 phase1 " "Found entity 1: phase1" {  } { { "phase1.v" "" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/phase1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603554394154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603554394154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_test.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_test " "Found entity 1: alu_test" {  } { { "alu_test.v" "" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/alu_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603554394160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603554394160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.v" "" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603554394161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603554394161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_test.v 1 1 " "Found 1 design units, including 1 entities, in source file control_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_test " "Found entity 1: control_test" {  } { { "control_test.v" "" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/control_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603554394168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603554394168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file data_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "data_mem.v" "" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/data_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603554394173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603554394173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_6.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_6.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_6 " "Found entity 1: counter_6" {  } { { "counter_6.v" "" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/counter_6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603554394180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603554394180 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INC inc phase_5.v(41) " "Verilog HDL Declaration information at phase_5.v(41): object \"INC\" differs only in case from object \"inc\" in the same scope" {  } { { "phase_5.v" "" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/phase_5.v" 41 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1603554394181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase_5.v 1 1 " "Found 1 design units, including 1 entities, in source file phase_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 phase_5 " "Found entity 1: phase_5" {  } { { "phase_5.v" "" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/phase_5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603554394185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603554394185 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "common_INC phase_6.v(137) " "Verilog HDL Implicit Net warning at phase_6.v(137): created implicit net for \"common_INC\"" {  } { { "phase_6.v" "" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/phase_6.v" 137 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603554394185 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk1 inc_testing.v(17) " "Verilog HDL Implicit Net warning at inc_testing.v(17): created implicit net for \"clk1\"" {  } { { "inc_testing.v" "" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/inc_testing.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603554394185 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk1 control_test2.v(19) " "Verilog HDL Implicit Net warning at control_test2.v(19): created implicit net for \"clk1\"" {  } { { "control_test2.v" "" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/control_test2.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603554394185 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wtr_r1 WTR_Decoder.v(41) " "Verilog HDL Implicit Net warning at WTR_Decoder.v(41): created implicit net for \"wtr_r1\"" {  } { { "WTR_Decoder.v" "" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/WTR_Decoder.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603554394185 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk2 reg_type3_16bit_test.v(9) " "Verilog HDL Implicit Net warning at reg_type3_16bit_test.v(9): created implicit net for \"clk2\"" {  } { { "reg_type3_16bit_test.v" "" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/reg_type3_16bit_test.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603554394185 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk1 control_test.v(22) " "Verilog HDL Implicit Net warning at control_test.v(22): created implicit net for \"clk1\"" {  } { { "control_test.v" "" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/control_test.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603554394186 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "conn control_test.v(25) " "Verilog HDL Implicit Net warning at control_test.v(25): created implicit net for \"conn\"" {  } { { "control_test.v" "" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/control_test.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603554394186 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk1 counter_6.v(9) " "Verilog HDL Implicit Net warning at counter_6.v(9): created implicit net for \"clk1\"" {  } { { "counter_6.v" "" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/counter_6.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603554394186 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk1 phase_5.v(58) " "Verilog HDL Implicit Net warning at phase_5.v(58): created implicit net for \"clk1\"" {  } { { "phase_5.v" "" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/phase_5.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603554394186 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "phase_6 " "Elaborating entity \"phase_6\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1603554394289 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 phase_6.v(98) " "Verilog HDL assignment warning at phase_6.v(98): truncated value with size 16 to match size of target (8)" {  } { { "phase_6.v" "" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/phase_6.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603554394292 "|phase_6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin27 bin27:display_reg_ROW " "Elaborating entity \"bin27\" for hierarchy \"bin27:display_reg_ROW\"" {  } { { "phase_6.v" "display_reg_ROW" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/phase_6.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603554394363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:CU " "Elaborating entity \"control\" for hierarchy \"control:CU\"" {  } { { "phase_6.v" "CU" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/phase_6.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603554394371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:IRAM " "Elaborating entity \"memory\" for hierarchy \"memory:IRAM\"" {  } { { "phase_6.v" "IRAM" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/phase_6.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603554394373 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram.data_a 0 memory.v(8) " "Net \"ram.data_a\" at memory.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "memory.v" "" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/memory.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1603554394375 "|phase_5|memory:IRAM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram.waddr_a 0 memory.v(8) " "Net \"ram.waddr_a\" at memory.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "memory.v" "" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/memory.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1603554394375 "|phase_5|memory:IRAM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram.we_a 0 memory.v(8) " "Net \"ram.we_a\" at memory.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "memory.v" "" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/memory.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1603554394375 "|phase_5|memory:IRAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:ALU " "Elaborating entity \"alu\" for hierarchy \"alu:ALU\"" {  } { { "phase_6.v" "ALU" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/phase_6.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603554394375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INC_Decoder INC_Decoder:inc " "Elaborating entity \"INC_Decoder\" for hierarchy \"INC_Decoder:inc\"" {  } { { "phase_6.v" "inc" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/phase_6.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603554394379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RST_Decoder RST_Decoder:rst " "Elaborating entity \"RST_Decoder\" for hierarchy \"RST_Decoder:rst\"" {  } { { "phase_6.v" "rst" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/phase_6.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603554394380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WTR_Decoder WTR_Decoder:wrt " "Elaborating entity \"WTR_Decoder\" for hierarchy \"WTR_Decoder:wrt\"" {  } { { "phase_6.v" "wrt" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/phase_6.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603554394383 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wtr_r1 WTR_Decoder.v(41) " "Verilog HDL or VHDL warning at WTR_Decoder.v(41): object \"wtr_r1\" assigned a value but never read" {  } { { "WTR_Decoder.v" "" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/WTR_Decoder.v" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1603554394383 "|phase_6|WTR_Decoder:wrt"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "wtr_R1 WTR_Decoder.v(17) " "Output port \"wtr_R1\" at WTR_Decoder.v(17) has no driver" {  } { { "WTR_Decoder.v" "" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/WTR_Decoder.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1603554394385 "|phase_6|WTR_Decoder:wrt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OPR_demux OPR_demux:demux1 " "Elaborating entity \"OPR_demux\" for hierarchy \"OPR_demux:demux1\"" {  } { { "phase_6.v" "demux1" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/phase_6.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603554394385 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "operand OPR_demux.v(22) " "Verilog HDL Always Construct warning at OPR_demux.v(22): variable \"operand\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "OPR_demux.v" "" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/OPR_demux.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1603554394385 "|phase_5|OPR_demux:demux1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "operand OPR_demux.v(29) " "Verilog HDL Always Construct warning at OPR_demux.v(29): variable \"operand\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "OPR_demux.v" "" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/OPR_demux.v" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1603554394385 "|phase_5|OPR_demux:demux1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "operand OPR_demux.v(32) " "Verilog HDL Always Construct warning at OPR_demux.v(32): variable \"operand\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "OPR_demux.v" "" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/OPR_demux.v" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1603554394389 "|phase_5|OPR_demux:demux1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "operand OPR_demux.v(39) " "Verilog HDL Always Construct warning at OPR_demux.v(39): variable \"operand\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "OPR_demux.v" "" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/OPR_demux.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1603554394389 "|phase_5|OPR_demux:demux1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WTA_mux WTA_mux:mux1 " "Elaborating entity \"WTA_mux\" for hierarchy \"WTA_mux:mux1\"" {  } { { "phase_6.v" "mux1" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/phase_6.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603554394390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUS BUS:A_bus " "Elaborating entity \"BUS\" for hierarchy \"BUS:A_bus\"" {  } { { "phase_6.v" "A_bus" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/phase_6.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603554394396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_type1_16bit reg_type1_16bit:reg_CoreID " "Elaborating entity \"reg_type1_16bit\" for hierarchy \"reg_type1_16bit:reg_CoreID\"" {  } { { "phase_6.v" "reg_CoreID" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/phase_6.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603554394400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_type2_16bit reg_type2_16bit:reg_AR " "Elaborating entity \"reg_type2_16bit\" for hierarchy \"reg_type2_16bit:reg_AR\"" {  } { { "phase_6.v" "reg_AR" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/phase_6.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603554394404 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 reg_type2_16bit.v(14) " "Verilog HDL assignment warning at reg_type2_16bit.v(14): truncated value with size 32 to match size of target (16)" {  } { { "reg_type2_16bit.v" "" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/reg_type2_16bit.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603554394404 "|phase_6|reg_type2_16bit:reg_AR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_type3_16bit reg_type3_16bit:reg_PC " "Elaborating entity \"reg_type3_16bit\" for hierarchy \"reg_type3_16bit:reg_PC\"" {  } { { "phase_6.v" "reg_PC" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/phase_6.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603554394421 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 reg_type3_16bit.v(18) " "Verilog HDL assignment warning at reg_type3_16bit.v(18): truncated value with size 32 to match size of target (16)" {  } { { "reg_type3_16bit.v" "" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/reg_type3_16bit.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603554394424 "|phase_5|reg_type3_16bit:PC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_ac reg_ac:reg_AC " "Elaborating entity \"reg_ac\" for hierarchy \"reg_ac:reg_AC\"" {  } { { "phase_6.v" "reg_AC" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/phase_6.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603554394424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_SUM reg_SUM:SUM " "Elaborating entity \"reg_SUM\" for hierarchy \"reg_SUM:SUM\"" {  } { { "phase_6.v" "SUM" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/phase_6.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603554394435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_buffer_16bit read_buffer_16bit:readCoreID " "Elaborating entity \"read_buffer_16bit\" for hierarchy \"read_buffer_16bit:readCoreID\"" {  } { { "phase_6.v" "readCoreID" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/phase_6.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603554394440 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "memout\[15\] " "Net \"memout\[15\]\" is missing source, defaulting to GND" {  } { { "phase_6.v" "memout\[15\]" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/phase_6.v" 88 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603554394531 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "memout\[14\] " "Net \"memout\[14\]\" is missing source, defaulting to GND" {  } { { "phase_6.v" "memout\[14\]" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/phase_6.v" 88 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603554394531 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "memout\[13\] " "Net \"memout\[13\]\" is missing source, defaulting to GND" {  } { { "phase_6.v" "memout\[13\]" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/phase_6.v" 88 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603554394531 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "memout\[12\] " "Net \"memout\[12\]\" is missing source, defaulting to GND" {  } { { "phase_6.v" "memout\[12\]" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/phase_6.v" 88 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603554394531 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "memout\[11\] " "Net \"memout\[11\]\" is missing source, defaulting to GND" {  } { { "phase_6.v" "memout\[11\]" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/phase_6.v" 88 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603554394531 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "memout\[10\] " "Net \"memout\[10\]\" is missing source, defaulting to GND" {  } { { "phase_6.v" "memout\[10\]" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/phase_6.v" 88 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603554394531 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "memout\[9\] " "Net \"memout\[9\]\" is missing source, defaulting to GND" {  } { { "phase_6.v" "memout\[9\]" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/phase_6.v" 88 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603554394531 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "memout\[8\] " "Net \"memout\[8\]\" is missing source, defaulting to GND" {  } { { "phase_6.v" "memout\[8\]" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/phase_6.v" 88 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603554394531 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1603554394531 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "memout\[15\] " "Net \"memout\[15\]\" is missing source, defaulting to GND" {  } { { "phase_6.v" "memout\[15\]" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/phase_6.v" 88 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603554394531 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "memout\[14\] " "Net \"memout\[14\]\" is missing source, defaulting to GND" {  } { { "phase_6.v" "memout\[14\]" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/phase_6.v" 88 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603554394531 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "memout\[13\] " "Net \"memout\[13\]\" is missing source, defaulting to GND" {  } { { "phase_6.v" "memout\[13\]" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/phase_6.v" 88 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603554394531 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "memout\[12\] " "Net \"memout\[12\]\" is missing source, defaulting to GND" {  } { { "phase_6.v" "memout\[12\]" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/phase_6.v" 88 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603554394531 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "memout\[11\] " "Net \"memout\[11\]\" is missing source, defaulting to GND" {  } { { "phase_6.v" "memout\[11\]" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/phase_6.v" 88 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603554394531 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "memout\[10\] " "Net \"memout\[10\]\" is missing source, defaulting to GND" {  } { { "phase_6.v" "memout\[10\]" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/phase_6.v" 88 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603554394531 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "memout\[9\] " "Net \"memout\[9\]\" is missing source, defaulting to GND" {  } { { "phase_6.v" "memout\[9\]" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/phase_6.v" 88 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603554394531 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "memout\[8\] " "Net \"memout\[8\]\" is missing source, defaulting to GND" {  } { { "phase_6.v" "memout\[8\]" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/phase_6.v" 88 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603554394531 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1603554394531 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "memout\[15\] " "Net \"memout\[15\]\" is missing source, defaulting to GND" {  } { { "phase_6.v" "memout\[15\]" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/phase_6.v" 88 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603554394537 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "memout\[14\] " "Net \"memout\[14\]\" is missing source, defaulting to GND" {  } { { "phase_6.v" "memout\[14\]" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/phase_6.v" 88 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603554394537 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "memout\[13\] " "Net \"memout\[13\]\" is missing source, defaulting to GND" {  } { { "phase_6.v" "memout\[13\]" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/phase_6.v" 88 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603554394537 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "memout\[12\] " "Net \"memout\[12\]\" is missing source, defaulting to GND" {  } { { "phase_6.v" "memout\[12\]" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/phase_6.v" 88 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603554394537 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "memout\[11\] " "Net \"memout\[11\]\" is missing source, defaulting to GND" {  } { { "phase_6.v" "memout\[11\]" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/phase_6.v" 88 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603554394537 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "memout\[10\] " "Net \"memout\[10\]\" is missing source, defaulting to GND" {  } { { "phase_6.v" "memout\[10\]" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/phase_6.v" 88 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603554394537 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "memout\[9\] " "Net \"memout\[9\]\" is missing source, defaulting to GND" {  } { { "phase_6.v" "memout\[9\]" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/phase_6.v" 88 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603554394537 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "memout\[8\] " "Net \"memout\[8\]\" is missing source, defaulting to GND" {  } { { "phase_6.v" "memout\[8\]" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/phase_6.v" 88 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603554394537 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1603554394537 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "memout\[15\] " "Net \"memout\[15\]\" is missing source, defaulting to GND" {  } { { "phase_6.v" "memout\[15\]" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/phase_6.v" 88 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603554394539 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "memout\[14\] " "Net \"memout\[14\]\" is missing source, defaulting to GND" {  } { { "phase_6.v" "memout\[14\]" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/phase_6.v" 88 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603554394539 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "memout\[13\] " "Net \"memout\[13\]\" is missing source, defaulting to GND" {  } { { "phase_6.v" "memout\[13\]" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/phase_6.v" 88 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603554394539 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "memout\[12\] " "Net \"memout\[12\]\" is missing source, defaulting to GND" {  } { { "phase_6.v" "memout\[12\]" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/phase_6.v" 88 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603554394539 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "memout\[11\] " "Net \"memout\[11\]\" is missing source, defaulting to GND" {  } { { "phase_6.v" "memout\[11\]" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/phase_6.v" 88 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603554394539 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "memout\[10\] " "Net \"memout\[10\]\" is missing source, defaulting to GND" {  } { { "phase_6.v" "memout\[10\]" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/phase_6.v" 88 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603554394539 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "memout\[9\] " "Net \"memout\[9\]\" is missing source, defaulting to GND" {  } { { "phase_6.v" "memout\[9\]" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/phase_6.v" 88 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603554394539 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "memout\[8\] " "Net \"memout\[8\]\" is missing source, defaulting to GND" {  } { { "phase_6.v" "memout\[8\]" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/phase_6.v" 88 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603554394539 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1603554394539 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "memout\[15\] " "Net \"memout\[15\]\" is missing source, defaulting to GND" {  } { { "phase_6.v" "memout\[15\]" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/phase_6.v" 88 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603554394540 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "memout\[14\] " "Net \"memout\[14\]\" is missing source, defaulting to GND" {  } { { "phase_6.v" "memout\[14\]" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/phase_6.v" 88 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603554394540 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "memout\[13\] " "Net \"memout\[13\]\" is missing source, defaulting to GND" {  } { { "phase_6.v" "memout\[13\]" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/phase_6.v" 88 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603554394540 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "memout\[12\] " "Net \"memout\[12\]\" is missing source, defaulting to GND" {  } { { "phase_6.v" "memout\[12\]" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/phase_6.v" 88 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603554394540 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "memout\[11\] " "Net \"memout\[11\]\" is missing source, defaulting to GND" {  } { { "phase_6.v" "memout\[11\]" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/phase_6.v" 88 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603554394540 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "memout\[10\] " "Net \"memout\[10\]\" is missing source, defaulting to GND" {  } { { "phase_6.v" "memout\[10\]" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/phase_6.v" 88 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603554394540 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "memout\[9\] " "Net \"memout\[9\]\" is missing source, defaulting to GND" {  } { { "phase_6.v" "memout\[9\]" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/phase_6.v" 88 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603554394540 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "memout\[8\] " "Net \"memout\[8\]\" is missing source, defaulting to GND" {  } { { "phase_6.v" "memout\[8\]" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/phase_6.v" 88 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603554394540 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1603554394540 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "memout\[15\] " "Net \"memout\[15\]\" is missing source, defaulting to GND" {  } { { "phase_6.v" "memout\[15\]" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/phase_6.v" 88 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603554394540 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "memout\[14\] " "Net \"memout\[14\]\" is missing source, defaulting to GND" {  } { { "phase_6.v" "memout\[14\]" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/phase_6.v" 88 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603554394540 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "memout\[13\] " "Net \"memout\[13\]\" is missing source, defaulting to GND" {  } { { "phase_6.v" "memout\[13\]" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/phase_6.v" 88 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603554394540 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "memout\[12\] " "Net \"memout\[12\]\" is missing source, defaulting to GND" {  } { { "phase_6.v" "memout\[12\]" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/phase_6.v" 88 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603554394540 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "memout\[11\] " "Net \"memout\[11\]\" is missing source, defaulting to GND" {  } { { "phase_6.v" "memout\[11\]" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/phase_6.v" 88 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603554394540 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "memout\[10\] " "Net \"memout\[10\]\" is missing source, defaulting to GND" {  } { { "phase_6.v" "memout\[10\]" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/phase_6.v" 88 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603554394540 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "memout\[9\] " "Net \"memout\[9\]\" is missing source, defaulting to GND" {  } { { "phase_6.v" "memout\[9\]" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/phase_6.v" 88 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603554394540 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "memout\[8\] " "Net \"memout\[8\]\" is missing source, defaulting to GND" {  } { { "phase_6.v" "memout\[8\]" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/phase_6.v" 88 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603554394540 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1603554394540 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "memout\[15\] " "Net \"memout\[15\]\" is missing source, defaulting to GND" {  } { { "phase_6.v" "memout\[15\]" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/phase_6.v" 88 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603554394540 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "memout\[14\] " "Net \"memout\[14\]\" is missing source, defaulting to GND" {  } { { "phase_6.v" "memout\[14\]" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/phase_6.v" 88 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603554394540 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "memout\[13\] " "Net \"memout\[13\]\" is missing source, defaulting to GND" {  } { { "phase_6.v" "memout\[13\]" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/phase_6.v" 88 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603554394540 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "memout\[12\] " "Net \"memout\[12\]\" is missing source, defaulting to GND" {  } { { "phase_6.v" "memout\[12\]" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/phase_6.v" 88 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603554394540 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "memout\[11\] " "Net \"memout\[11\]\" is missing source, defaulting to GND" {  } { { "phase_6.v" "memout\[11\]" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/phase_6.v" 88 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603554394540 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "memout\[10\] " "Net \"memout\[10\]\" is missing source, defaulting to GND" {  } { { "phase_6.v" "memout\[10\]" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/phase_6.v" 88 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603554394540 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "memout\[9\] " "Net \"memout\[9\]\" is missing source, defaulting to GND" {  } { { "phase_6.v" "memout\[9\]" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/phase_6.v" 88 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603554394540 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "memout\[8\] " "Net \"memout\[8\]\" is missing source, defaulting to GND" {  } { { "phase_6.v" "memout\[8\]" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/phase_6.v" 88 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603554394540 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1603554394540 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "memout\[15\] " "Net \"memout\[15\]\" is missing source, defaulting to GND" {  } { { "phase_6.v" "memout\[15\]" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/phase_6.v" 88 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603554394540 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "memout\[14\] " "Net \"memout\[14\]\" is missing source, defaulting to GND" {  } { { "phase_6.v" "memout\[14\]" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/phase_6.v" 88 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603554394540 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "memout\[13\] " "Net \"memout\[13\]\" is missing source, defaulting to GND" {  } { { "phase_6.v" "memout\[13\]" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/phase_6.v" 88 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603554394540 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "memout\[12\] " "Net \"memout\[12\]\" is missing source, defaulting to GND" {  } { { "phase_6.v" "memout\[12\]" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/phase_6.v" 88 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603554394540 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "memout\[11\] " "Net \"memout\[11\]\" is missing source, defaulting to GND" {  } { { "phase_6.v" "memout\[11\]" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/phase_6.v" 88 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603554394540 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "memout\[10\] " "Net \"memout\[10\]\" is missing source, defaulting to GND" {  } { { "phase_6.v" "memout\[10\]" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/phase_6.v" 88 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603554394540 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "memout\[9\] " "Net \"memout\[9\]\" is missing source, defaulting to GND" {  } { { "phase_6.v" "memout\[9\]" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/phase_6.v" 88 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603554394540 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "memout\[8\] " "Net \"memout\[8\]\" is missing source, defaulting to GND" {  } { { "phase_6.v" "memout\[8\]" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/phase_6.v" 88 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603554394540 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1603554394540 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "memout\[15\] " "Net \"memout\[15\]\" is missing source, defaulting to GND" {  } { { "phase_6.v" "memout\[15\]" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/phase_6.v" 88 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603554394548 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "memout\[14\] " "Net \"memout\[14\]\" is missing source, defaulting to GND" {  } { { "phase_6.v" "memout\[14\]" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/phase_6.v" 88 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603554394548 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "memout\[13\] " "Net \"memout\[13\]\" is missing source, defaulting to GND" {  } { { "phase_6.v" "memout\[13\]" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/phase_6.v" 88 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603554394548 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "memout\[12\] " "Net \"memout\[12\]\" is missing source, defaulting to GND" {  } { { "phase_6.v" "memout\[12\]" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/phase_6.v" 88 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603554394548 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "memout\[11\] " "Net \"memout\[11\]\" is missing source, defaulting to GND" {  } { { "phase_6.v" "memout\[11\]" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/phase_6.v" 88 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603554394548 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "memout\[10\] " "Net \"memout\[10\]\" is missing source, defaulting to GND" {  } { { "phase_6.v" "memout\[10\]" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/phase_6.v" 88 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603554394548 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "memout\[9\] " "Net \"memout\[9\]\" is missing source, defaulting to GND" {  } { { "phase_6.v" "memout\[9\]" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/phase_6.v" 88 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603554394548 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "memout\[8\] " "Net \"memout\[8\]\" is missing source, defaulting to GND" {  } { { "phase_6.v" "memout\[8\]" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/phase_6.v" 88 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603554394548 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1603554394548 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "memout\[15\] " "Net \"memout\[15\]\" is missing source, defaulting to GND" {  } { { "phase_6.v" "memout\[15\]" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/phase_6.v" 88 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603554394549 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "memout\[14\] " "Net \"memout\[14\]\" is missing source, defaulting to GND" {  } { { "phase_6.v" "memout\[14\]" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/phase_6.v" 88 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603554394549 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "memout\[13\] " "Net \"memout\[13\]\" is missing source, defaulting to GND" {  } { { "phase_6.v" "memout\[13\]" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/phase_6.v" 88 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603554394549 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "memout\[12\] " "Net \"memout\[12\]\" is missing source, defaulting to GND" {  } { { "phase_6.v" "memout\[12\]" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/phase_6.v" 88 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603554394549 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "memout\[11\] " "Net \"memout\[11\]\" is missing source, defaulting to GND" {  } { { "phase_6.v" "memout\[11\]" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/phase_6.v" 88 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603554394549 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "memout\[10\] " "Net \"memout\[10\]\" is missing source, defaulting to GND" {  } { { "phase_6.v" "memout\[10\]" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/phase_6.v" 88 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603554394549 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "memout\[9\] " "Net \"memout\[9\]\" is missing source, defaulting to GND" {  } { { "phase_6.v" "memout\[9\]" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/phase_6.v" 88 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603554394549 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "memout\[8\] " "Net \"memout\[8\]\" is missing source, defaulting to GND" {  } { { "phase_6.v" "memout\[8\]" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/phase_6.v" 88 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603554394549 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1603554394549 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "memory:IRAM\|ram " "RAM logic \"memory:IRAM\|ram\" is uninferred due to inappropriate RAM size" {  } { { "memory.v" "ram" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/memory.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1603554395055 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1603554395055 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "64 61 C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/db/Processor_phase1.ram0_memory_e411fb78.hdl.mif " "Memory depth (64) in the design file differs from memory depth (61) in the Memory Initialization File \"C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/db/Processor_phase1.ram0_memory_e411fb78.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1603554395055 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/db/Processor_phase1.ram0_memory_e411fb78.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/db/Processor_phase1.ram0_memory_e411fb78.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1603554395059 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "alu:ALU\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"alu:ALU\|Div0\"" {  } { { "alu.v" "Div0" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/alu.v" 16 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1603554395120 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1603554395120 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:ALU\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"alu:ALU\|lpm_divide:Div0\"" {  } { { "alu.v" "" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/alu.v" 16 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603554395213 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:ALU\|lpm_divide:Div0 " "Instantiated megafunction \"alu:ALU\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603554395213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603554395213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603554395213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603554395213 ""}  } { { "alu.v" "" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/alu.v" 16 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603554395213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_lkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_lkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_lkm " "Found entity 1: lpm_divide_lkm" {  } { { "db/lpm_divide_lkm.tdf" "" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/db/lpm_divide_lkm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603554395331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603554395331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dnh " "Found entity 1: sign_div_unsign_dnh" {  } { { "db/sign_div_unsign_dnh.tdf" "" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/db/sign_div_unsign_dnh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603554395361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603554395361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_eaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_eaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_eaf " "Found entity 1: alt_u_div_eaf" {  } { { "db/alt_u_div_eaf.tdf" "" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/db/alt_u_div_eaf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603554395439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603554395439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603554395585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603554395585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603554395721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603554395721 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "30 " "30 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1603554396080 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "segmentG VCC " "Pin \"segmentG\" is stuck at VCC" {  } { { "phase_6.v" "" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/phase_6.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603554398801 "|phase_6|segmentG"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmentG1 VCC " "Pin \"segmentG1\" is stuck at VCC" {  } { { "phase_6.v" "" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/phase_6.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603554398801 "|phase_6|segmentG1"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmentG2 VCC " "Pin \"segmentG2\" is stuck at VCC" {  } { { "phase_6.v" "" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/phase_6.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603554398801 "|phase_6|segmentG2"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmentG5 VCC " "Pin \"segmentG5\" is stuck at VCC" {  } { { "phase_6.v" "" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/phase_6.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603554398801 "|phase_6|segmentG5"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmentG7 VCC " "Pin \"segmentG7\" is stuck at VCC" {  } { { "phase_6.v" "" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/phase_6.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603554398801 "|phase_6|segmentG7"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_out\[4\] GND " "Pin \"bus_out\[4\]\" is stuck at GND" {  } { { "phase_6.v" "" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/phase_6.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603554398801 "|phase_6|bus_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_out\[5\] GND " "Pin \"bus_out\[5\]\" is stuck at GND" {  } { { "phase_6.v" "" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/phase_6.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603554398801 "|phase_6|bus_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_out\[6\] GND " "Pin \"bus_out\[6\]\" is stuck at GND" {  } { { "phase_6.v" "" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/phase_6.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603554398801 "|phase_6|bus_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_out\[7\] GND " "Pin \"bus_out\[7\]\" is stuck at GND" {  } { { "phase_6.v" "" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/phase_6.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603554398801 "|phase_6|bus_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ctrlsig_out\[0\] GND " "Pin \"ctrlsig_out\[0\]\" is stuck at GND" {  } { { "phase_6.v" "" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/phase_6.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603554398801 "|phase_6|ctrlsig_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ctrlsig_out\[1\] GND " "Pin \"ctrlsig_out\[1\]\" is stuck at GND" {  } { { "phase_6.v" "" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/phase_6.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603554398801 "|phase_6|ctrlsig_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ctrlsig_out\[5\] GND " "Pin \"ctrlsig_out\[5\]\" is stuck at GND" {  } { { "phase_6.v" "" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/phase_6.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603554398801 "|phase_6|ctrlsig_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ctrlsig_out\[10\] GND " "Pin \"ctrlsig_out\[10\]\" is stuck at GND" {  } { { "phase_6.v" "" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/phase_6.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603554398801 "|phase_6|ctrlsig_out[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ctrlsig_out\[12\] GND " "Pin \"ctrlsig_out\[12\]\" is stuck at GND" {  } { { "phase_6.v" "" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/phase_6.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603554398801 "|phase_6|ctrlsig_out[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ctrlsig_out\[13\] GND " "Pin \"ctrlsig_out\[13\]\" is stuck at GND" {  } { { "phase_6.v" "" { Text "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/phase_6.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603554398801 "|phase_6|ctrlsig_out[13]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1603554398801 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1603554398920 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "41 " "41 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1603554399623 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/output_files/Processor_phase1.map.smsg " "Generated suppressed messages file C:/Users/sthir/Desktop/CCSS-Processor-Design/QUARTUS MODULES 2/Processor Phase 2/Processor Phase 2/output_files/Processor_phase1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603554399720 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1603554399968 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603554399968 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "543 " "Implemented 543 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1603554400118 ""} { "Info" "ICUT_CUT_TM_OPINS" "79 " "Implemented 79 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1603554400118 ""} { "Info" "ICUT_CUT_TM_LCELLS" "458 " "Implemented 458 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1603554400118 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1603554400118 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 132 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 132 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4780 " "Peak virtual memory: 4780 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603554400170 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 24 21:16:40 2020 " "Processing ended: Sat Oct 24 21:16:40 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603554400170 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603554400170 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603554400170 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1603554400170 ""}
