// Seed: 3353136830
module module_0;
  wire id_1;
  logic [( "" ) : 1  ==  1] id_2 = 1;
endmodule
module module_1 #(
    parameter id_4 = 32'd24
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout logic [7:0] id_7;
  inout wire id_6;
  inout wire id_5;
  module_0 modCall_1 ();
  inout wire _id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_7[id_4] = "" == 1'b0;
endmodule
