
../repos/coreutils/src/realpath:     file format elf32-littlearm


Disassembly of section .init:

00010c60 <.init>:
   10c60:	push	{r3, lr}
   10c64:	bl	1152c <strspn@plt+0x63c>
   10c68:	pop	{r3, pc}

Disassembly of section .plt:

00010c6c <calloc@plt-0x14>:
   10c6c:	push	{lr}		; (str lr, [sp, #-4]!)
   10c70:	ldr	lr, [pc, #4]	; 10c7c <calloc@plt-0x4>
   10c74:	add	lr, pc, lr
   10c78:	ldr	pc, [lr, #8]!
   10c7c:	andeq	sl, r1, r4, lsl #7

00010c80 <calloc@plt>:
   10c80:	add	ip, pc, #0, 12
   10c84:	add	ip, ip, #106496	; 0x1a000
   10c88:	ldr	pc, [ip, #900]!	; 0x384

00010c8c <fputs_unlocked@plt>:
   10c8c:	add	ip, pc, #0, 12
   10c90:	add	ip, ip, #106496	; 0x1a000
   10c94:	ldr	pc, [ip, #892]!	; 0x37c

00010c98 <raise@plt>:
   10c98:	add	ip, pc, #0, 12
   10c9c:	add	ip, ip, #106496	; 0x1a000
   10ca0:	ldr	pc, [ip, #884]!	; 0x374

00010ca4 <strcmp@plt>:
   10ca4:	add	ip, pc, #0, 12
   10ca8:	add	ip, ip, #106496	; 0x1a000
   10cac:	ldr	pc, [ip, #876]!	; 0x36c

00010cb0 <fflush@plt>:
   10cb0:	add	ip, pc, #0, 12
   10cb4:	add	ip, ip, #106496	; 0x1a000
   10cb8:	ldr	pc, [ip, #868]!	; 0x364

00010cbc <memmove@plt>:
   10cbc:	add	ip, pc, #0, 12
   10cc0:	add	ip, ip, #106496	; 0x1a000
   10cc4:	ldr	pc, [ip, #860]!	; 0x35c

00010cc8 <free@plt>:
   10cc8:	add	ip, pc, #0, 12
   10ccc:	add	ip, ip, #106496	; 0x1a000
   10cd0:	ldr	pc, [ip, #852]!	; 0x354

00010cd4 <faccessat@plt>:
   10cd4:	add	ip, pc, #0, 12
   10cd8:	add	ip, ip, #106496	; 0x1a000
   10cdc:	ldr	pc, [ip, #844]!	; 0x34c

00010ce0 <_exit@plt>:
   10ce0:	add	ip, pc, #0, 12
   10ce4:	add	ip, ip, #106496	; 0x1a000
   10ce8:	ldr	pc, [ip, #836]!	; 0x344

00010cec <memcpy@plt>:
   10cec:	add	ip, pc, #0, 12
   10cf0:	add	ip, ip, #106496	; 0x1a000
   10cf4:	ldr	pc, [ip, #828]!	; 0x33c

00010cf8 <mbsinit@plt>:
   10cf8:	add	ip, pc, #0, 12
   10cfc:	add	ip, ip, #106496	; 0x1a000
   10d00:	ldr	pc, [ip, #820]!	; 0x334

00010d04 <fwrite_unlocked@plt>:
   10d04:	add	ip, pc, #0, 12
   10d08:	add	ip, ip, #106496	; 0x1a000
   10d0c:	ldr	pc, [ip, #812]!	; 0x32c

00010d10 <memcmp@plt>:
   10d10:	add	ip, pc, #0, 12
   10d14:	add	ip, ip, #106496	; 0x1a000
   10d18:	ldr	pc, [ip, #804]!	; 0x324

00010d1c <fputc_unlocked@plt>:
   10d1c:	add	ip, pc, #0, 12
   10d20:	add	ip, ip, #106496	; 0x1a000
   10d24:	ldr	pc, [ip, #796]!	; 0x31c

00010d28 <dcgettext@plt>:
   10d28:	add	ip, pc, #0, 12
   10d2c:	add	ip, ip, #106496	; 0x1a000
   10d30:	ldr	pc, [ip, #788]!	; 0x314

00010d34 <realloc@plt>:
   10d34:	add	ip, pc, #0, 12
   10d38:	add	ip, ip, #106496	; 0x1a000
   10d3c:	ldr	pc, [ip, #780]!	; 0x30c

00010d40 <textdomain@plt>:
   10d40:	add	ip, pc, #0, 12
   10d44:	add	ip, ip, #106496	; 0x1a000
   10d48:	ldr	pc, [ip, #772]!	; 0x304

00010d4c <rawmemchr@plt>:
   10d4c:	add	ip, pc, #0, 12
   10d50:	add	ip, ip, #106496	; 0x1a000
   10d54:	ldr	pc, [ip, #764]!	; 0x2fc

00010d58 <iswprint@plt>:
   10d58:	add	ip, pc, #0, 12
   10d5c:	add	ip, ip, #106496	; 0x1a000
   10d60:	ldr	pc, [ip, #756]!	; 0x2f4

00010d64 <readlink@plt>:
   10d64:	add	ip, pc, #0, 12
   10d68:	add	ip, ip, #106496	; 0x1a000
   10d6c:	ldr	pc, [ip, #748]!	; 0x2ec

00010d70 <fwrite@plt>:
   10d70:	add	ip, pc, #0, 12
   10d74:	add	ip, ip, #106496	; 0x1a000
   10d78:	ldr	pc, [ip, #740]!	; 0x2e4

00010d7c <lseek64@plt>:
   10d7c:	add	ip, pc, #0, 12
   10d80:	add	ip, ip, #106496	; 0x1a000
   10d84:	ldr	pc, [ip, #732]!	; 0x2dc

00010d88 <__ctype_get_mb_cur_max@plt>:
   10d88:	add	ip, pc, #0, 12
   10d8c:	add	ip, ip, #106496	; 0x1a000
   10d90:	ldr	pc, [ip, #724]!	; 0x2d4

00010d94 <__fpending@plt>:
   10d94:	add	ip, pc, #0, 12
   10d98:	add	ip, ip, #106496	; 0x1a000
   10d9c:	ldr	pc, [ip, #716]!	; 0x2cc

00010da0 <mbrtowc@plt>:
   10da0:	add	ip, pc, #0, 12
   10da4:	add	ip, ip, #106496	; 0x1a000
   10da8:	ldr	pc, [ip, #708]!	; 0x2c4

00010dac <error@plt>:
   10dac:	add	ip, pc, #0, 12
   10db0:	add	ip, ip, #106496	; 0x1a000
   10db4:	ldr	pc, [ip, #700]!	; 0x2bc

00010db8 <malloc@plt>:
   10db8:	add	ip, pc, #0, 12
   10dbc:	add	ip, ip, #106496	; 0x1a000
   10dc0:	ldr	pc, [ip, #692]!	; 0x2b4

00010dc4 <__libc_start_main@plt>:
   10dc4:	add	ip, pc, #0, 12
   10dc8:	add	ip, ip, #106496	; 0x1a000
   10dcc:	ldr	pc, [ip, #684]!	; 0x2ac

00010dd0 <__freading@plt>:
   10dd0:	add	ip, pc, #0, 12
   10dd4:	add	ip, ip, #106496	; 0x1a000
   10dd8:	ldr	pc, [ip, #676]!	; 0x2a4

00010ddc <__gmon_start__@plt>:
   10ddc:	add	ip, pc, #0, 12
   10de0:	add	ip, ip, #106496	; 0x1a000
   10de4:	ldr	pc, [ip, #668]!	; 0x29c

00010de8 <mempcpy@plt>:
   10de8:	add	ip, pc, #0, 12
   10dec:	add	ip, ip, #106496	; 0x1a000
   10df0:	ldr	pc, [ip, #660]!	; 0x294

00010df4 <getopt_long@plt>:
   10df4:	add	ip, pc, #0, 12
   10df8:	add	ip, ip, #106496	; 0x1a000
   10dfc:	ldr	pc, [ip, #652]!	; 0x28c

00010e00 <__ctype_b_loc@plt>:
   10e00:	add	ip, pc, #0, 12
   10e04:	add	ip, ip, #106496	; 0x1a000
   10e08:	ldr	pc, [ip, #644]!	; 0x284

00010e0c <getcwd@plt>:
   10e0c:	add	ip, pc, #0, 12
   10e10:	add	ip, ip, #106496	; 0x1a000
   10e14:	ldr	pc, [ip, #636]!	; 0x27c

00010e18 <exit@plt>:
   10e18:	add	ip, pc, #0, 12
   10e1c:	add	ip, ip, #106496	; 0x1a000
   10e20:	ldr	pc, [ip, #628]!	; 0x274

00010e24 <strlen@plt>:
   10e24:	add	ip, pc, #0, 12
   10e28:	add	ip, ip, #106496	; 0x1a000
   10e2c:	ldr	pc, [ip, #620]!	; 0x26c

00010e30 <__errno_location@plt>:
   10e30:	add	ip, pc, #0, 12
   10e34:	add	ip, ip, #106496	; 0x1a000
   10e38:	ldr	pc, [ip, #612]!	; 0x264

00010e3c <__cxa_atexit@plt>:
   10e3c:	add	ip, pc, #0, 12
   10e40:	add	ip, ip, #106496	; 0x1a000
   10e44:	ldr	pc, [ip, #604]!	; 0x25c

00010e48 <memset@plt>:
   10e48:	add	ip, pc, #0, 12
   10e4c:	add	ip, ip, #106496	; 0x1a000
   10e50:	ldr	pc, [ip, #596]!	; 0x254

00010e54 <__printf_chk@plt>:
   10e54:	add	ip, pc, #0, 12
   10e58:	add	ip, ip, #106496	; 0x1a000
   10e5c:	ldr	pc, [ip, #588]!	; 0x24c

00010e60 <fileno@plt>:
   10e60:	add	ip, pc, #0, 12
   10e64:	add	ip, ip, #106496	; 0x1a000
   10e68:	ldr	pc, [ip, #580]!	; 0x244

00010e6c <__fprintf_chk@plt>:
   10e6c:	add	ip, pc, #0, 12
   10e70:	add	ip, ip, #106496	; 0x1a000
   10e74:	ldr	pc, [ip, #572]!	; 0x23c

00010e78 <fclose@plt>:
   10e78:	add	ip, pc, #0, 12
   10e7c:	add	ip, ip, #106496	; 0x1a000
   10e80:	ldr	pc, [ip, #564]!	; 0x234

00010e84 <fseeko64@plt>:
   10e84:	add	ip, pc, #0, 12
   10e88:	add	ip, ip, #106496	; 0x1a000
   10e8c:	ldr	pc, [ip, #556]!	; 0x22c

00010e90 <__overflow@plt>:
   10e90:	add	ip, pc, #0, 12
   10e94:	add	ip, ip, #106496	; 0x1a000
   10e98:	ldr	pc, [ip, #548]!	; 0x224

00010e9c <setlocale@plt>:
   10e9c:	add	ip, pc, #0, 12
   10ea0:	add	ip, ip, #106496	; 0x1a000
   10ea4:	ldr	pc, [ip, #540]!	; 0x21c

00010ea8 <strrchr@plt>:
   10ea8:	add	ip, pc, #0, 12
   10eac:	add	ip, ip, #106496	; 0x1a000
   10eb0:	ldr	pc, [ip, #532]!	; 0x214

00010eb4 <nl_langinfo@plt>:
   10eb4:	add	ip, pc, #0, 12
   10eb8:	add	ip, ip, #106496	; 0x1a000
   10ebc:	ldr	pc, [ip, #524]!	; 0x20c

00010ec0 <bindtextdomain@plt>:
   10ec0:	add	ip, pc, #0, 12
   10ec4:	add	ip, ip, #106496	; 0x1a000
   10ec8:	ldr	pc, [ip, #516]!	; 0x204

00010ecc <__xstat64@plt>:
   10ecc:	add	ip, pc, #0, 12
   10ed0:	add	ip, ip, #106496	; 0x1a000
   10ed4:	ldr	pc, [ip, #508]!	; 0x1fc

00010ed8 <strncmp@plt>:
   10ed8:	add	ip, pc, #0, 12
   10edc:	add	ip, ip, #106496	; 0x1a000
   10ee0:	ldr	pc, [ip, #500]!	; 0x1f4

00010ee4 <abort@plt>:
   10ee4:	add	ip, pc, #0, 12
   10ee8:	add	ip, ip, #106496	; 0x1a000
   10eec:	ldr	pc, [ip, #492]!	; 0x1ec

00010ef0 <strspn@plt>:
   10ef0:	add	ip, pc, #0, 12
   10ef4:	add	ip, ip, #106496	; 0x1a000
   10ef8:	ldr	pc, [ip, #484]!	; 0x1e4

Disassembly of section .text:

00010f00 <.text>:
   10f00:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   10f04:	mov	sl, r0
   10f08:	sub	sp, sp, #20
   10f0c:	ldr	r0, [r1]
   10f10:	mov	r9, r1
   10f14:	bl	13f14 <strspn@plt+0x3024>
   10f18:	ldr	r1, [pc, #1416]	; 114a8 <strspn@plt+0x5b8>
   10f1c:	mov	r0, #6
   10f20:	bl	10e9c <setlocale@plt>
   10f24:	ldr	r6, [pc, #1408]	; 114ac <strspn@plt+0x5bc>
   10f28:	ldr	r1, [pc, #1408]	; 114b0 <strspn@plt+0x5c0>
   10f2c:	ldr	r0, [pc, #1408]	; 114b4 <strspn@plt+0x5c4>
   10f30:	ldr	r5, [pc, #1408]	; 114b8 <strspn@plt+0x5c8>
   10f34:	ldr	r8, [pc, #1408]	; 114bc <strspn@plt+0x5cc>
   10f38:	bl	10ec0 <bindtextdomain@plt>
   10f3c:	mov	fp, #1
   10f40:	ldr	r0, [pc, #1388]	; 114b4 <strspn@plt+0x5c4>
   10f44:	bl	10d40 <textdomain@plt>
   10f48:	mov	r7, #0
   10f4c:	ldr	r0, [pc, #1388]	; 114c0 <strspn@plt+0x5d0>
   10f50:	bl	19c94 <strspn@plt+0x8da4>
   10f54:	str	r7, [sp, #8]
   10f58:	mov	r4, #0
   10f5c:	str	r4, [sp]
   10f60:	mov	r3, r6
   10f64:	mov	r2, r5
   10f68:	mov	r1, r9
   10f6c:	mov	r0, sl
   10f70:	bl	10df4 <getopt_long@plt>
   10f74:	cmn	r0, #1
   10f78:	beq	110b4 <strspn@plt+0x1c4>
   10f7c:	cmp	r0, #109	; 0x6d
   10f80:	beq	11074 <strspn@plt+0x184>
   10f84:	bgt	10fac <strspn@plt+0xbc>
   10f88:	cmp	r0, #76	; 0x4c
   10f8c:	beq	11064 <strspn@plt+0x174>
   10f90:	bgt	10fd4 <strspn@plt+0xe4>
   10f94:	cmn	r0, #3
   10f98:	beq	11034 <strspn@plt+0x144>
   10f9c:	cmn	r0, #2
   10fa0:	bne	110ac <strspn@plt+0x1bc>
   10fa4:	mov	r0, r4
   10fa8:	bl	116e4 <strspn@plt+0x7f4>
   10fac:	cmp	r0, #122	; 0x7a
   10fb0:	beq	11080 <strspn@plt+0x190>
   10fb4:	bgt	10fec <strspn@plt+0xfc>
   10fb8:	cmp	r0, #113	; 0x71
   10fbc:	beq	11028 <strspn@plt+0x138>
   10fc0:	cmp	r0, #115	; 0x73
   10fc4:	bne	110ac <strspn@plt+0x1bc>
   10fc8:	orr	fp, fp, #4
   10fcc:	strb	r4, [r8]
   10fd0:	b	10f58 <strspn@plt+0x68>
   10fd4:	cmp	r0, #80	; 0x50
   10fd8:	beq	1101c <strspn@plt+0x12c>
   10fdc:	cmp	r0, #101	; 0x65
   10fe0:	bne	110ac <strspn@plt+0x1bc>
   10fe4:	bic	fp, fp, #3
   10fe8:	b	10f58 <strspn@plt+0x68>
   10fec:	cmp	r0, #256	; 0x100
   10ff0:	beq	1100c <strspn@plt+0x11c>
   10ff4:	ldr	r3, [pc, #1224]	; 114c4 <strspn@plt+0x5d4>
   10ff8:	cmp	r0, r3
   10ffc:	bne	110ac <strspn@plt+0x1bc>
   11000:	ldr	r3, [pc, #1216]	; 114c8 <strspn@plt+0x5d8>
   11004:	ldr	r7, [r3]
   11008:	b	10f58 <strspn@plt+0x68>
   1100c:	ldr	r3, [pc, #1204]	; 114c8 <strspn@plt+0x5d8>
   11010:	ldr	r3, [r3]
   11014:	str	r3, [sp, #8]
   11018:	b	10f58 <strspn@plt+0x68>
   1101c:	bic	fp, fp, #4
   11020:	strb	r4, [r8]
   11024:	b	10f58 <strspn@plt+0x68>
   11028:	ldr	r3, [pc, #1180]	; 114cc <strspn@plt+0x5dc>
   1102c:	strb	r4, [r3]
   11030:	b	10f58 <strspn@plt+0x68>
   11034:	ldr	r1, [pc, #1172]	; 114d0 <strspn@plt+0x5e0>
   11038:	ldr	r3, [pc, #1172]	; 114d4 <strspn@plt+0x5e4>
   1103c:	ldr	r2, [pc, #1172]	; 114d8 <strspn@plt+0x5e8>
   11040:	str	r4, [sp, #4]
   11044:	ldr	r0, [r1]
   11048:	ldr	r3, [r3]
   1104c:	ldr	r1, [pc, #1160]	; 114dc <strspn@plt+0x5ec>
   11050:	str	r2, [sp]
   11054:	ldr	r2, [pc, #1156]	; 114e0 <strspn@plt+0x5f0>
   11058:	bl	18910 <strspn@plt+0x7a20>
   1105c:	mov	r0, r4
   11060:	bl	10e18 <exit@plt>
   11064:	mov	r3, #1
   11068:	orr	fp, fp, #4
   1106c:	strb	r3, [r8]
   11070:	b	10f58 <strspn@plt+0x68>
   11074:	bic	fp, fp, #3
   11078:	orr	fp, fp, #2
   1107c:	b	10f58 <strspn@plt+0x68>
   11080:	mov	r3, #1
   11084:	strb	r3, [r8, #1]
   11088:	b	10f58 <strspn@plt+0x68>
   1108c:	mov	r2, #5
   11090:	ldr	r1, [pc, #1100]	; 114e4 <strspn@plt+0x5f4>
   11094:	mov	r0, r4
   11098:	bl	10d28 <dcgettext@plt>
   1109c:	mov	r1, r4
   110a0:	mov	r2, r0
   110a4:	mov	r0, r4
   110a8:	bl	10dac <error@plt>
   110ac:	mov	r0, #1
   110b0:	bl	116e4 <strspn@plt+0x7f4>
   110b4:	ldr	r5, [pc, #1068]	; 114e8 <strspn@plt+0x5f8>
   110b8:	ldr	r3, [r5]
   110bc:	cmp	sl, r3
   110c0:	ble	1108c <strspn@plt+0x19c>
   110c4:	ldr	r2, [sp, #8]
   110c8:	adds	r3, r7, #0
   110cc:	movne	r3, #1
   110d0:	cmp	r2, #0
   110d4:	movne	r3, #0
   110d8:	cmp	r3, #0
   110dc:	beq	1133c <strspn@plt+0x44c>
   110e0:	and	r4, fp, #3
   110e4:	str	r7, [sp, #8]
   110e8:	mov	r1, fp
   110ec:	ldr	r0, [sp, #8]
   110f0:	bl	11618 <strspn@plt+0x728>
   110f4:	ldr	r6, [pc, #960]	; 114bc <strspn@plt+0x5cc>
   110f8:	cmp	r0, #0
   110fc:	mov	r8, r0
   11100:	str	r0, [r6, #4]
   11104:	beq	11470 <strspn@plt+0x580>
   11108:	cmp	r4, #0
   1110c:	beq	113e0 <strspn@plt+0x4f0>
   11110:	ldr	r3, [sp, #8]
   11114:	cmp	r7, r3
   11118:	beq	11438 <strspn@plt+0x548>
   1111c:	cmp	r7, #0
   11120:	beq	111b0 <strspn@plt+0x2c0>
   11124:	mov	r1, fp
   11128:	mov	r0, r7
   1112c:	bl	11618 <strspn@plt+0x728>
   11130:	subs	r8, r0, #0
   11134:	beq	1149c <strspn@plt+0x5ac>
   11138:	cmp	r4, #0
   1113c:	beq	11424 <strspn@plt+0x534>
   11140:	ldr	r6, [pc, #884]	; 114bc <strspn@plt+0x5cc>
   11144:	ldrb	r3, [r8, #1]
   11148:	ldr	r2, [r6, #4]
   1114c:	cmp	r3, #0
   11150:	add	r1, r2, #1
   11154:	beq	113d0 <strspn@plt+0x4e0>
   11158:	cmp	r3, #47	; 0x2f
   1115c:	beq	11450 <strspn@plt+0x560>
   11160:	mov	r0, r8
   11164:	b	11184 <strspn@plt+0x294>
   11168:	ldrb	r2, [r1], #1
   1116c:	subs	r3, r3, r2
   11170:	movne	r3, #1
   11174:	cmp	r2, #0
   11178:	orreq	r3, r3, #1
   1117c:	cmp	r3, #0
   11180:	bne	11448 <strspn@plt+0x558>
   11184:	ldrb	r3, [r0, #1]!
   11188:	cmp	r3, #0
   1118c:	bne	11168 <strspn@plt+0x278>
   11190:	ldrb	r4, [r1]
   11194:	cmp	r4, #0
   11198:	cmpne	r4, #47	; 0x2f
   1119c:	moveq	r4, #1
   111a0:	movne	r4, #0
   111a4:	cmp	r4, #0
   111a8:	strne	r8, [r6, #8]
   111ac:	beq	1140c <strspn@plt+0x51c>
   111b0:	ldr	r3, [r5]
   111b4:	mov	r7, #1
   111b8:	cmp	sl, r3
   111bc:	ble	11330 <strspn@plt+0x440>
   111c0:	ldr	r6, [pc, #756]	; 114bc <strspn@plt+0x5cc>
   111c4:	bic	r2, fp, #4
   111c8:	str	r2, [sp, #12]
   111cc:	ldr	r8, [r9, r3, lsl #2]
   111d0:	mov	r1, fp
   111d4:	mov	r0, r8
   111d8:	bl	11cdc <strspn@plt+0xdec>
   111dc:	ldrb	r3, [r6]
   111e0:	cmp	r3, #0
   111e4:	mov	r4, r0
   111e8:	beq	11210 <strspn@plt+0x320>
   111ec:	cmp	r0, #0
   111f0:	beq	1135c <strspn@plt+0x46c>
   111f4:	ldr	r1, [sp, #12]
   111f8:	bl	11cdc <strspn@plt+0xdec>
   111fc:	str	r0, [sp, #8]
   11200:	mov	r0, r4
   11204:	bl	1258c <strspn@plt+0x169c>
   11208:	ldr	r3, [sp, #8]
   1120c:	mov	r4, r3
   11210:	cmp	r4, #0
   11214:	beq	1135c <strspn@plt+0x46c>
   11218:	ldr	r1, [r6, #4]
   1121c:	cmp	r1, #0
   11220:	beq	112c8 <strspn@plt+0x3d8>
   11224:	ldr	ip, [r6, #8]
   11228:	cmp	ip, #0
   1122c:	beq	112b0 <strspn@plt+0x3c0>
   11230:	ldrb	r3, [ip, #1]
   11234:	cmp	r3, #0
   11238:	beq	1134c <strspn@plt+0x45c>
   1123c:	cmp	r3, #47	; 0x2f
   11240:	beq	113a8 <strspn@plt+0x4b8>
   11244:	ldrb	r2, [r4, #1]
   11248:	subs	r3, r3, r2
   1124c:	movne	r3, #1
   11250:	cmp	r2, #0
   11254:	orreq	r3, r3, #1
   11258:	cmp	r3, #0
   1125c:	addeq	ip, ip, #1
   11260:	addeq	lr, r4, #2
   11264:	beq	11288 <strspn@plt+0x398>
   11268:	b	113a0 <strspn@plt+0x4b0>
   1126c:	ldrb	r0, [lr], #1
   11270:	clz	r3, r0
   11274:	lsr	r3, r3, #5
   11278:	cmp	r2, r0
   1127c:	orrne	r3, r3, #1
   11280:	cmp	r3, #0
   11284:	bne	113a0 <strspn@plt+0x4b0>
   11288:	ldrb	r2, [ip, #1]!
   1128c:	cmp	r2, #0
   11290:	bne	1126c <strspn@plt+0x37c>
   11294:	ldrb	r3, [lr]
   11298:	cmp	r3, #0
   1129c:	cmpne	r3, #47	; 0x2f
   112a0:	moveq	r3, #1
   112a4:	movne	r3, #0
   112a8:	cmp	r3, #0
   112ac:	beq	112c8 <strspn@plt+0x3d8>
   112b0:	mov	r3, #0
   112b4:	mov	r2, r3
   112b8:	mov	r0, r4
   112bc:	bl	119c8 <strspn@plt+0xad8>
   112c0:	cmp	r0, #0
   112c4:	bne	112d8 <strspn@plt+0x3e8>
   112c8:	ldr	r3, [pc, #512]	; 114d0 <strspn@plt+0x5e0>
   112cc:	mov	r0, r4
   112d0:	ldr	r1, [r3]
   112d4:	bl	10c8c <fputs_unlocked@plt>
   112d8:	ldr	r3, [pc, #496]	; 114d0 <strspn@plt+0x5e0>
   112dc:	ldrb	r1, [r6, #1]
   112e0:	ldr	r0, [r3]
   112e4:	cmp	r1, #0
   112e8:	moveq	r1, #10
   112ec:	ldr	r3, [r0, #20]
   112f0:	ldr	r2, [r0, #24]
   112f4:	movne	r1, #0
   112f8:	cmp	r3, r2
   112fc:	addcc	r2, r3, #1
   11300:	strcc	r2, [r0, #20]
   11304:	strbcc	r1, [r3]
   11308:	bcs	113c8 <strspn@plt+0x4d8>
   1130c:	mov	r0, r4
   11310:	bl	1258c <strspn@plt+0x169c>
   11314:	mov	r2, #1
   11318:	ldr	r3, [r5]
   1131c:	and	r7, r7, r2
   11320:	add	r3, r3, #1
   11324:	cmp	sl, r3
   11328:	str	r3, [r5]
   1132c:	bgt	111cc <strspn@plt+0x2dc>
   11330:	eor	r0, r7, #1
   11334:	add	sp, sp, #20
   11338:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1133c:	cmp	r2, #0
   11340:	and	r4, fp, #3
   11344:	beq	11110 <strspn@plt+0x220>
   11348:	b	110e8 <strspn@plt+0x1f8>
   1134c:	ldrb	r3, [r4, #1]
   11350:	subs	r3, r3, #47	; 0x2f
   11354:	movne	r3, #1
   11358:	b	112a8 <strspn@plt+0x3b8>
   1135c:	ldr	r3, [pc, #360]	; 114cc <strspn@plt+0x5dc>
   11360:	ldrb	r2, [r3]
   11364:	cmp	r2, #0
   11368:	beq	11318 <strspn@plt+0x428>
   1136c:	bl	10e30 <__errno_location@plt>
   11370:	mov	r2, r8
   11374:	mov	r1, #3
   11378:	ldr	r4, [r0]
   1137c:	mov	r0, #0
   11380:	bl	16eec <strspn@plt+0x5ffc>
   11384:	ldr	r2, [pc, #352]	; 114ec <strspn@plt+0x5fc>
   11388:	mov	r1, r4
   1138c:	mov	r3, r0
   11390:	mov	r0, #0
   11394:	bl	10dac <error@plt>
   11398:	mov	r2, #0
   1139c:	b	11318 <strspn@plt+0x428>
   113a0:	mov	r3, #0
   113a4:	b	112a8 <strspn@plt+0x3b8>
   113a8:	ldrb	r2, [ip, #2]
   113ac:	cmp	r2, #0
   113b0:	bne	11244 <strspn@plt+0x354>
   113b4:	ldrb	r3, [r4, #1]
   113b8:	sub	r3, r3, #47	; 0x2f
   113bc:	clz	r3, r3
   113c0:	lsr	r3, r3, #5
   113c4:	b	112a8 <strspn@plt+0x3b8>
   113c8:	bl	10e90 <__overflow@plt>
   113cc:	b	1130c <strspn@plt+0x41c>
   113d0:	ldrb	r4, [r2, #1]
   113d4:	subs	r4, r4, #47	; 0x2f
   113d8:	movne	r4, #1
   113dc:	b	111a4 <strspn@plt+0x2b4>
   113e0:	bl	11664 <strspn@plt+0x774>
   113e4:	cmp	r0, #0
   113e8:	ldreq	r2, [sp, #8]
   113ec:	bne	11110 <strspn@plt+0x220>
   113f0:	mov	r1, #3
   113f4:	bl	16eec <strspn@plt+0x5ffc>
   113f8:	ldr	r2, [pc, #236]	; 114ec <strspn@plt+0x5fc>
   113fc:	mov	r1, #20
   11400:	mov	r3, r0
   11404:	mov	r0, #1
   11408:	bl	10dac <error@plt>
   1140c:	mov	r0, r8
   11410:	bl	1258c <strspn@plt+0x169c>
   11414:	ldr	r3, [r6, #4]
   11418:	str	r4, [r6, #4]
   1141c:	str	r3, [r6, #8]
   11420:	b	111b0 <strspn@plt+0x2c0>
   11424:	bl	11664 <strspn@plt+0x774>
   11428:	cmp	r0, #0
   1142c:	bne	11140 <strspn@plt+0x250>
   11430:	mov	r2, r7
   11434:	b	113f0 <strspn@plt+0x500>
   11438:	ldr	r6, [pc, #124]	; 114bc <strspn@plt+0x5cc>
   1143c:	ldr	r3, [r6, #4]
   11440:	str	r3, [r6, #8]
   11444:	b	111b0 <strspn@plt+0x2c0>
   11448:	mov	r4, #0
   1144c:	b	111a4 <strspn@plt+0x2b4>
   11450:	ldrb	r3, [r8, #2]
   11454:	cmp	r3, #0
   11458:	bne	11160 <strspn@plt+0x270>
   1145c:	ldrb	r4, [r2, #1]
   11460:	sub	r4, r4, #47	; 0x2f
   11464:	clz	r4, r4
   11468:	lsr	r4, r4, #5
   1146c:	b	111a4 <strspn@plt+0x2b4>
   11470:	bl	10e30 <__errno_location@plt>
   11474:	ldr	r2, [sp, #8]
   11478:	ldr	r4, [r0]
   1147c:	mov	r1, #3
   11480:	mov	r0, r8
   11484:	bl	16eec <strspn@plt+0x5ffc>
   11488:	mov	r1, r4
   1148c:	ldr	r2, [pc, #88]	; 114ec <strspn@plt+0x5fc>
   11490:	mov	r3, r0
   11494:	mov	r0, #1
   11498:	bl	10dac <error@plt>
   1149c:	bl	10e30 <__errno_location@plt>
   114a0:	mov	r2, r7
   114a4:	b	11478 <strspn@plt+0x588>
   114a8:	andeq	sl, r1, r0, lsr r4
   114ac:	strdeq	r9, [r1], -r0
   114b0:	andeq	sl, r1, ip, lsr r2
   114b4:	muleq	r1, r4, r1
   114b8:	andeq	sl, r1, r4, asr r2
   114bc:	andeq	fp, r2, r8, asr r1
   114c0:	strdeq	r2, [r1], -r8
   114c4:	andeq	r0, r0, r1, lsl #2
   114c8:	andeq	fp, r2, r0, asr r1
   114cc:	andeq	fp, r2, ip, ror #1
   114d0:	andeq	fp, r2, ip, asr #2
   114d4:	strdeq	fp, [r2], -r0
   114d8:	andeq	sl, r1, ip, asr r2
   114dc:	ldrdeq	r9, [r1], -r0
   114e0:	muleq	r1, r0, r1
   114e4:	andeq	sl, r1, ip, ror #4
   114e8:	andeq	fp, r2, r0, asr #2
   114ec:	andeq	sl, r1, r8, asr #7
   114f0:	mov	fp, #0
   114f4:	mov	lr, #0
   114f8:	pop	{r1}		; (ldr r1, [sp], #4)
   114fc:	mov	r2, sp
   11500:	push	{r2}		; (str r2, [sp, #-4]!)
   11504:	push	{r0}		; (str r0, [sp, #-4]!)
   11508:	ldr	ip, [pc, #16]	; 11520 <strspn@plt+0x630>
   1150c:	push	{ip}		; (str ip, [sp, #-4]!)
   11510:	ldr	r0, [pc, #12]	; 11524 <strspn@plt+0x634>
   11514:	ldr	r3, [pc, #12]	; 11528 <strspn@plt+0x638>
   11518:	bl	10dc4 <__libc_start_main@plt>
   1151c:	bl	10ee4 <abort@plt>
   11520:	muleq	r1, r0, ip
   11524:	andeq	r0, r1, r0, lsl #30
   11528:	andeq	r9, r1, r0, lsr ip
   1152c:	ldr	r3, [pc, #20]	; 11548 <strspn@plt+0x658>
   11530:	ldr	r2, [pc, #20]	; 1154c <strspn@plt+0x65c>
   11534:	add	r3, pc, r3
   11538:	ldr	r2, [r3, r2]
   1153c:	cmp	r2, #0
   11540:	bxeq	lr
   11544:	b	10ddc <__gmon_start__@plt>
   11548:	andeq	r9, r1, r4, asr #21
   1154c:	andeq	r0, r0, r0, ror #1
   11550:	ldr	r3, [pc, #28]	; 11574 <strspn@plt+0x684>
   11554:	ldr	r0, [pc, #28]	; 11578 <strspn@plt+0x688>
   11558:	sub	r3, r3, r0
   1155c:	cmp	r3, #6
   11560:	bxls	lr
   11564:	ldr	r3, [pc, #16]	; 1157c <strspn@plt+0x68c>
   11568:	cmp	r3, #0
   1156c:	bxeq	lr
   11570:	bx	r3
   11574:	andeq	fp, r2, fp, lsr r1
   11578:	andeq	fp, r2, r8, lsr r1
   1157c:	andeq	r0, r0, r0
   11580:	ldr	r1, [pc, #36]	; 115ac <strspn@plt+0x6bc>
   11584:	ldr	r0, [pc, #36]	; 115b0 <strspn@plt+0x6c0>
   11588:	sub	r1, r1, r0
   1158c:	asr	r1, r1, #2
   11590:	add	r1, r1, r1, lsr #31
   11594:	asrs	r1, r1, #1
   11598:	bxeq	lr
   1159c:	ldr	r3, [pc, #16]	; 115b4 <strspn@plt+0x6c4>
   115a0:	cmp	r3, #0
   115a4:	bxeq	lr
   115a8:	bx	r3
   115ac:	andeq	fp, r2, r8, lsr r1
   115b0:	andeq	fp, r2, r8, lsr r1
   115b4:	andeq	r0, r0, r0
   115b8:	push	{r4, lr}
   115bc:	ldr	r4, [pc, #24]	; 115dc <strspn@plt+0x6ec>
   115c0:	ldrb	r3, [r4]
   115c4:	cmp	r3, #0
   115c8:	popne	{r4, pc}
   115cc:	bl	11550 <strspn@plt+0x660>
   115d0:	mov	r3, #1
   115d4:	strb	r3, [r4]
   115d8:	pop	{r4, pc}
   115dc:	andeq	fp, r2, r4, asr r1
   115e0:	ldr	r0, [pc, #40]	; 11610 <strspn@plt+0x720>
   115e4:	ldr	r3, [r0]
   115e8:	cmp	r3, #0
   115ec:	bne	115f4 <strspn@plt+0x704>
   115f0:	b	11580 <strspn@plt+0x690>
   115f4:	ldr	r3, [pc, #24]	; 11614 <strspn@plt+0x724>
   115f8:	cmp	r3, #0
   115fc:	beq	115f0 <strspn@plt+0x700>
   11600:	push	{r4, lr}
   11604:	blx	r3
   11608:	pop	{r4, lr}
   1160c:	b	11580 <strspn@plt+0x690>
   11610:	andeq	sl, r2, r4, lsl pc
   11614:	andeq	r0, r0, r0
   11618:	push	{r4, r5, r6, lr}
   1161c:	mov	r5, r1
   11620:	bl	11cdc <strspn@plt+0xdec>
   11624:	ldr	r3, [pc, #52]	; 11660 <strspn@plt+0x770>
   11628:	ldrb	r3, [r3]
   1162c:	cmp	r3, #0
   11630:	mov	r4, r0
   11634:	beq	11658 <strspn@plt+0x768>
   11638:	cmp	r0, #0
   1163c:	beq	11658 <strspn@plt+0x768>
   11640:	bic	r1, r5, #4
   11644:	bl	11cdc <strspn@plt+0xdec>
   11648:	mov	r5, r0
   1164c:	mov	r0, r4
   11650:	bl	1258c <strspn@plt+0x169c>
   11654:	mov	r4, r5
   11658:	mov	r0, r4
   1165c:	pop	{r4, r5, r6, pc}
   11660:	andeq	fp, r2, r8, asr r1
   11664:	push	{r4, r5, r6, lr}
   11668:	sub	sp, sp, #104	; 0x68
   1166c:	mov	r1, r0
   11670:	mov	r4, r0
   11674:	mov	r2, sp
   11678:	mov	r0, #3
   1167c:	bl	10ecc <__xstat64@plt>
   11680:	cmp	r0, #0
   11684:	bne	116a4 <strspn@plt+0x7b4>
   11688:	ldr	r0, [sp, #16]
   1168c:	and	r0, r0, #61440	; 0xf000
   11690:	sub	r0, r0, #16384	; 0x4000
   11694:	clz	r0, r0
   11698:	lsr	r0, r0, #5
   1169c:	add	sp, sp, #104	; 0x68
   116a0:	pop	{r4, r5, r6, pc}
   116a4:	bl	10e30 <__errno_location@plt>
   116a8:	mov	r2, #5
   116ac:	ldr	r1, [pc, #44]	; 116e0 <strspn@plt+0x7f0>
   116b0:	ldr	r5, [r0]
   116b4:	mov	r0, #0
   116b8:	bl	10d28 <dcgettext@plt>
   116bc:	mov	r1, r4
   116c0:	mov	r6, r0
   116c4:	mov	r0, #4
   116c8:	bl	16470 <strspn@plt+0x5580>
   116cc:	mov	r2, r6
   116d0:	mov	r1, r5
   116d4:	mov	r3, r0
   116d8:	mov	r0, #1
   116dc:	bl	10dac <error@plt>
   116e0:	andeq	r9, r1, r0, asr #27
   116e4:	subs	r6, r0, #0
   116e8:	push	{r7, lr}
   116ec:	sub	sp, sp, #56	; 0x38
   116f0:	beq	1172c <strspn@plt+0x83c>
   116f4:	ldr	r3, [pc, #636]	; 11978 <strspn@plt+0xa88>
   116f8:	mov	r2, #5
   116fc:	ldr	r1, [pc, #632]	; 1197c <strspn@plt+0xa8c>
   11700:	mov	r0, #0
   11704:	ldr	r4, [r3]
   11708:	bl	10d28 <dcgettext@plt>
   1170c:	ldr	r3, [pc, #620]	; 11980 <strspn@plt+0xa90>
   11710:	mov	r1, #1
   11714:	ldr	r3, [r3]
   11718:	mov	r2, r0
   1171c:	mov	r0, r4
   11720:	bl	10e6c <__fprintf_chk@plt>
   11724:	mov	r0, r6
   11728:	bl	10e18 <exit@plt>
   1172c:	mov	r2, #5
   11730:	ldr	r1, [pc, #588]	; 11984 <strspn@plt+0xa94>
   11734:	bl	10d28 <dcgettext@plt>
   11738:	ldr	r3, [pc, #576]	; 11980 <strspn@plt+0xa90>
   1173c:	ldr	r7, [pc, #580]	; 11988 <strspn@plt+0xa98>
   11740:	ldr	r4, [pc, #580]	; 1198c <strspn@plt+0xa9c>
   11744:	ldr	r2, [r3]
   11748:	mov	r1, r0
   1174c:	mov	r0, #1
   11750:	bl	10e54 <__printf_chk@plt>
   11754:	mov	r2, #5
   11758:	ldr	r1, [pc, #560]	; 11990 <strspn@plt+0xaa0>
   1175c:	mov	r0, r6
   11760:	bl	10d28 <dcgettext@plt>
   11764:	ldr	r1, [r7]
   11768:	bl	10c8c <fputs_unlocked@plt>
   1176c:	mov	r2, #5
   11770:	ldr	r1, [pc, #540]	; 11994 <strspn@plt+0xaa4>
   11774:	mov	r0, r6
   11778:	bl	10d28 <dcgettext@plt>
   1177c:	ldr	r1, [r7]
   11780:	bl	10c8c <fputs_unlocked@plt>
   11784:	mov	r2, #5
   11788:	ldr	r1, [pc, #520]	; 11998 <strspn@plt+0xaa8>
   1178c:	mov	r0, r6
   11790:	bl	10d28 <dcgettext@plt>
   11794:	ldr	r1, [r7]
   11798:	bl	10c8c <fputs_unlocked@plt>
   1179c:	mov	r2, #5
   117a0:	ldr	r1, [pc, #500]	; 1199c <strspn@plt+0xaac>
   117a4:	mov	r0, r6
   117a8:	bl	10d28 <dcgettext@plt>
   117ac:	ldr	r1, [r7]
   117b0:	bl	10c8c <fputs_unlocked@plt>
   117b4:	ldm	r4!, {r0, r1, r2, r3}
   117b8:	mov	lr, sp
   117bc:	stmia	lr!, {r0, r1, r2, r3}
   117c0:	ldm	r4!, {r0, r1, r2, r3}
   117c4:	ldr	ip, [sp]
   117c8:	stmia	lr!, {r0, r1, r2, r3}
   117cc:	cmp	ip, #0
   117d0:	ldm	r4!, {r0, r1, r2, r3}
   117d4:	stmia	lr!, {r0, r1, r2, r3}
   117d8:	ldm	r4, {r0, r1}
   117dc:	moveq	r4, sp
   117e0:	stm	lr, {r0, r1}
   117e4:	beq	11814 <strspn@plt+0x924>
   117e8:	ldr	r5, [pc, #432]	; 119a0 <strspn@plt+0xab0>
   117ec:	mov	r4, sp
   117f0:	b	11800 <strspn@plt+0x910>
   117f4:	ldr	ip, [r4, #8]!
   117f8:	cmp	ip, #0
   117fc:	beq	11814 <strspn@plt+0x924>
   11800:	mov	r1, ip
   11804:	mov	r0, r5
   11808:	bl	10ca4 <strcmp@plt>
   1180c:	cmp	r0, #0
   11810:	bne	117f4 <strspn@plt+0x904>
   11814:	ldr	r4, [r4, #4]
   11818:	mov	r2, #5
   1181c:	cmp	r4, #0
   11820:	ldr	r1, [pc, #380]	; 119a4 <strspn@plt+0xab4>
   11824:	beq	118cc <strspn@plt+0x9dc>
   11828:	mov	r0, #0
   1182c:	bl	10d28 <dcgettext@plt>
   11830:	ldr	r3, [pc, #368]	; 119a8 <strspn@plt+0xab8>
   11834:	ldr	r2, [pc, #368]	; 119ac <strspn@plt+0xabc>
   11838:	mov	r1, r0
   1183c:	mov	r0, #1
   11840:	bl	10e54 <__printf_chk@plt>
   11844:	mov	r1, #0
   11848:	mov	r0, #5
   1184c:	bl	10e9c <setlocale@plt>
   11850:	cmp	r0, #0
   11854:	ldreq	r5, [pc, #324]	; 119a0 <strspn@plt+0xab0>
   11858:	beq	11874 <strspn@plt+0x984>
   1185c:	mov	r2, #3
   11860:	ldr	r1, [pc, #328]	; 119b0 <strspn@plt+0xac0>
   11864:	bl	10ed8 <strncmp@plt>
   11868:	ldr	r5, [pc, #304]	; 119a0 <strspn@plt+0xab0>
   1186c:	cmp	r0, #0
   11870:	bne	1195c <strspn@plt+0xa6c>
   11874:	mov	r2, #5
   11878:	ldr	r1, [pc, #308]	; 119b4 <strspn@plt+0xac4>
   1187c:	mov	r0, #0
   11880:	bl	10d28 <dcgettext@plt>
   11884:	ldr	r3, [pc, #276]	; 119a0 <strspn@plt+0xab0>
   11888:	ldr	r2, [pc, #280]	; 119a8 <strspn@plt+0xab8>
   1188c:	mov	r1, r0
   11890:	mov	r0, #1
   11894:	bl	10e54 <__printf_chk@plt>
   11898:	mov	r2, #5
   1189c:	ldr	r1, [pc, #276]	; 119b8 <strspn@plt+0xac8>
   118a0:	mov	r0, #0
   118a4:	bl	10d28 <dcgettext@plt>
   118a8:	ldr	r2, [pc, #268]	; 119bc <strspn@plt+0xacc>
   118ac:	cmp	r4, r5
   118b0:	ldr	r3, [pc, #264]	; 119c0 <strspn@plt+0xad0>
   118b4:	movne	r3, r2
   118b8:	mov	r1, r0
   118bc:	mov	r2, r4
   118c0:	mov	r0, #1
   118c4:	bl	10e54 <__printf_chk@plt>
   118c8:	b	11724 <strspn@plt+0x834>
   118cc:	mov	r0, r4
   118d0:	bl	10d28 <dcgettext@plt>
   118d4:	ldr	r3, [pc, #204]	; 119a8 <strspn@plt+0xab8>
   118d8:	ldr	r2, [pc, #204]	; 119ac <strspn@plt+0xabc>
   118dc:	mov	r1, r0
   118e0:	mov	r0, #1
   118e4:	bl	10e54 <__printf_chk@plt>
   118e8:	mov	r1, r4
   118ec:	mov	r0, #5
   118f0:	bl	10e9c <setlocale@plt>
   118f4:	cmp	r0, #0
   118f8:	beq	11910 <strspn@plt+0xa20>
   118fc:	mov	r2, #3
   11900:	ldr	r1, [pc, #168]	; 119b0 <strspn@plt+0xac0>
   11904:	bl	10ed8 <strncmp@plt>
   11908:	cmp	r0, #0
   1190c:	bne	11954 <strspn@plt+0xa64>
   11910:	mov	r2, #5
   11914:	ldr	r1, [pc, #152]	; 119b4 <strspn@plt+0xac4>
   11918:	mov	r0, #0
   1191c:	bl	10d28 <dcgettext@plt>
   11920:	ldr	r3, [pc, #120]	; 119a0 <strspn@plt+0xab0>
   11924:	ldr	r2, [pc, #124]	; 119a8 <strspn@plt+0xab8>
   11928:	mov	r4, r3
   1192c:	mov	r1, r0
   11930:	mov	r0, #1
   11934:	bl	10e54 <__printf_chk@plt>
   11938:	ldr	r1, [pc, #120]	; 119b8 <strspn@plt+0xac8>
   1193c:	mov	r2, #5
   11940:	mov	r0, #0
   11944:	bl	10d28 <dcgettext@plt>
   11948:	ldr	r3, [pc, #112]	; 119c0 <strspn@plt+0xad0>
   1194c:	mov	r1, r0
   11950:	b	118bc <strspn@plt+0x9cc>
   11954:	ldr	r5, [pc, #68]	; 119a0 <strspn@plt+0xab0>
   11958:	mov	r4, r5
   1195c:	mov	r2, #5
   11960:	ldr	r1, [pc, #92]	; 119c4 <strspn@plt+0xad4>
   11964:	mov	r0, #0
   11968:	bl	10d28 <dcgettext@plt>
   1196c:	ldr	r1, [r7]
   11970:	bl	10c8c <fputs_unlocked@plt>
   11974:	b	11874 <strspn@plt+0x984>
   11978:	andeq	fp, r2, r8, asr #2
   1197c:	ldrdeq	r9, [r1], -ip
   11980:	andeq	fp, r2, ip, ror #2
   11984:	andeq	r9, r1, r4, lsl #28
   11988:	andeq	fp, r2, ip, asr #2
   1198c:			; <UNDEFINED> instruction: 0x00019cb8
   11990:	andeq	r9, r1, r4, lsr #28
   11994:	andeq	r9, r1, r4, ror lr
   11998:	andeq	sl, r1, r8, ror #1
   1199c:	andeq	sl, r1, r8, lsl r1
   119a0:	ldrdeq	r9, [r1], -r0
   119a4:	andeq	sl, r1, r0, asr r1
   119a8:	andeq	sl, r1, r8, ror #2
   119ac:	muleq	r1, r0, r1
   119b0:	andeq	sl, r1, r0, lsr #3
   119b4:	andeq	sl, r1, ip, ror #3
   119b8:	andeq	sl, r1, r8, lsl #4
   119bc:	andeq	sl, r1, r0, lsr r4
   119c0:	andeq	sl, r1, r4, lsl #5
   119c4:	andeq	sl, r1, r4, lsr #3
   119c8:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   119cc:	ldrb	ip, [r0, #1]
   119d0:	ldrb	lr, [r1, #1]
   119d4:	sub	ip, ip, #47	; 0x2f
   119d8:	sub	lr, lr, #47	; 0x2f
   119dc:	clz	ip, ip
   119e0:	clz	lr, lr
   119e4:	lsr	ip, ip, #5
   119e8:	lsr	lr, lr, #5
   119ec:	cmp	lr, ip
   119f0:	beq	11a00 <strspn@plt+0xb10>
   119f4:	mov	r6, #0
   119f8:	mov	r0, r6
   119fc:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11a00:	mov	r7, r2
   11a04:	ldrb	r2, [r1]
   11a08:	cmp	r2, #0
   11a0c:	beq	119f4 <strspn@plt+0xb04>
   11a10:	mov	r8, r3
   11a14:	ldrb	r3, [r0]
   11a18:	clz	r6, r3
   11a1c:	lsr	r6, r6, #5
   11a20:	cmp	r3, r2
   11a24:	orrne	r6, r6, #1
   11a28:	cmp	r6, #0
   11a2c:	bne	119f4 <strspn@plt+0xb04>
   11a30:	add	sl, r0, #1
   11a34:	mov	r9, r1
   11a38:	mov	r5, #1
   11a3c:	mov	r4, r6
   11a40:	b	11a64 <strspn@plt+0xb74>
   11a44:	ldrb	r3, [sl], #1
   11a48:	clz	ip, r3
   11a4c:	lsr	ip, ip, #5
   11a50:	cmp	r2, r3
   11a54:	moveq	r3, ip
   11a58:	orrne	r3, ip, #1
   11a5c:	cmp	r3, #0
   11a60:	bne	11b18 <strspn@plt+0xc28>
   11a64:	cmp	r2, #47	; 0x2f
   11a68:	ldrb	r2, [r9, #1]!
   11a6c:	moveq	r4, r5
   11a70:	mov	lr, r5
   11a74:	cmp	r2, #0
   11a78:	add	r5, r5, #1
   11a7c:	bne	11a44 <strspn@plt+0xb54>
   11a80:	ldrb	r3, [sl]
   11a84:	cmp	r3, #47	; 0x2f
   11a88:	cmpne	r3, #0
   11a8c:	movne	lr, r4
   11a90:	cmp	lr, #0
   11a94:	beq	119f8 <strspn@plt+0xb08>
   11a98:	ldrb	r3, [r1, lr]
   11a9c:	add	r5, r0, lr
   11aa0:	add	r4, r1, lr
   11aa4:	cmp	r3, #47	; 0x2f
   11aa8:	ldrb	r2, [r5]
   11aac:	ldrbeq	r3, [r4, #1]
   11ab0:	addeq	r4, r4, #1
   11ab4:	cmp	r2, #47	; 0x2f
   11ab8:	addeq	r5, r5, #1
   11abc:	cmp	r3, #0
   11ac0:	bne	11b30 <strspn@plt+0xc40>
   11ac4:	ldrb	r2, [r5]
   11ac8:	ldr	r3, [pc, #496]	; 11cc0 <strspn@plt+0xdd0>
   11acc:	cmp	r2, #0
   11ad0:	moveq	r5, r3
   11ad4:	cmp	r7, #0
   11ad8:	beq	11c50 <strspn@plt+0xd60>
   11adc:	mov	r0, r5
   11ae0:	bl	10e24 <strlen@plt>
   11ae4:	cmp	r0, r8
   11ae8:	bcc	11ba4 <strspn@plt+0xcb4>
   11aec:	mov	r2, #5
   11af0:	ldr	r1, [pc, #460]	; 11cc4 <strspn@plt+0xdd4>
   11af4:	mov	r0, #0
   11af8:	bl	10d28 <dcgettext@plt>
   11afc:	ldr	r2, [pc, #452]	; 11cc8 <strspn@plt+0xdd8>
   11b00:	mov	r1, #36	; 0x24
   11b04:	mov	r3, r0
   11b08:	mov	r0, #0
   11b0c:	bl	10dac <error@plt>
   11b10:	mov	r0, r6
   11b14:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11b18:	cmp	r2, #47	; 0x2f
   11b1c:	movne	r2, #0
   11b20:	andeq	r2, ip, #1
   11b24:	cmp	r2, #0
   11b28:	moveq	lr, r4
   11b2c:	b	11a90 <strspn@plt+0xba0>
   11b30:	cmp	r7, #0
   11b34:	beq	11ca4 <strspn@plt+0xdb4>
   11b38:	cmp	r8, #2
   11b3c:	movls	r9, #1
   11b40:	bhi	11bc0 <strspn@plt+0xcd0>
   11b44:	ldr	fp, [pc, #384]	; 11ccc <strspn@plt+0xddc>
   11b48:	mov	sl, #1
   11b4c:	b	11b5c <strspn@plt+0xc6c>
   11b50:	ldrb	r3, [r4, #1]!
   11b54:	cmp	r3, #0
   11b58:	beq	11b84 <strspn@plt+0xc94>
   11b5c:	cmp	r3, #47	; 0x2f
   11b60:	bne	11b50 <strspn@plt+0xc60>
   11b64:	cmp	r7, #0
   11b68:	beq	11c68 <strspn@plt+0xd78>
   11b6c:	cmp	r8, #3
   11b70:	movls	r9, sl
   11b74:	ldrhi	r0, [fp]
   11b78:	subhi	r8, r8, #3
   11b7c:	strhi	r0, [r7], #3
   11b80:	b	11b50 <strspn@plt+0xc60>
   11b84:	ldrb	r3, [r5]
   11b88:	cmp	r3, #0
   11b8c:	bne	11bf8 <strspn@plt+0xd08>
   11b90:	cmp	r9, #0
   11b94:	bne	11aec <strspn@plt+0xbfc>
   11b98:	mov	r6, #1
   11b9c:	mov	r0, r6
   11ba0:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11ba4:	add	r2, r0, #1
   11ba8:	mov	r1, r5
   11bac:	mov	r0, r7
   11bb0:	mov	r6, #1
   11bb4:	bl	10cec <memcpy@plt>
   11bb8:	mov	r0, r6
   11bbc:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11bc0:	ldr	r3, [pc, #264]	; 11cd0 <strspn@plt+0xde0>
   11bc4:	sub	r8, r8, #2
   11bc8:	ldrh	r2, [r3]
   11bcc:	ldrb	r3, [r3, #2]
   11bd0:	strh	r2, [r7]
   11bd4:	strb	r3, [r7, #2]!
   11bd8:	ldrb	r3, [r4]
   11bdc:	cmp	r3, #0
   11be0:	movne	r9, r6
   11be4:	bne	11b44 <strspn@plt+0xc54>
   11be8:	ldrb	r3, [r5]
   11bec:	cmp	r3, #0
   11bf0:	beq	11b98 <strspn@plt+0xca8>
   11bf4:	mov	r9, r6
   11bf8:	cmp	r7, #0
   11bfc:	beq	11c30 <strspn@plt+0xd40>
   11c00:	cmp	r8, #1
   11c04:	movls	r9, #1
   11c08:	bhi	11c84 <strspn@plt+0xd94>
   11c0c:	mov	r0, r5
   11c10:	bl	10e24 <strlen@plt>
   11c14:	cmp	r0, r8
   11c18:	bcs	11aec <strspn@plt+0xbfc>
   11c1c:	add	r2, r0, #1
   11c20:	mov	r1, r5
   11c24:	mov	r0, r7
   11c28:	bl	10cec <memcpy@plt>
   11c2c:	b	11b90 <strspn@plt+0xca0>
   11c30:	ldr	sl, [pc, #156]	; 11cd4 <strspn@plt+0xde4>
   11c34:	mov	r0, #47	; 0x2f
   11c38:	ldr	r1, [sl]
   11c3c:	bl	10d1c <fputc_unlocked@plt>
   11c40:	ldr	r1, [sl]
   11c44:	mov	r0, r5
   11c48:	bl	10c8c <fputs_unlocked@plt>
   11c4c:	b	11b90 <strspn@plt+0xca0>
   11c50:	ldr	r3, [pc, #124]	; 11cd4 <strspn@plt+0xde4>
   11c54:	mov	r0, r5
   11c58:	mov	r6, #1
   11c5c:	ldr	r1, [r3]
   11c60:	bl	10c8c <fputs_unlocked@plt>
   11c64:	b	119f8 <strspn@plt+0xb08>
   11c68:	ldr	r3, [pc, #100]	; 11cd4 <strspn@plt+0xde4>
   11c6c:	mov	r2, #3
   11c70:	mov	r1, sl
   11c74:	ldr	r3, [r3]
   11c78:	mov	r0, fp
   11c7c:	bl	10d04 <fwrite_unlocked@plt>
   11c80:	b	11b50 <strspn@plt+0xc60>
   11c84:	ldr	r3, [pc, #76]	; 11cd8 <strspn@plt+0xde8>
   11c88:	sub	r8, r8, #1
   11c8c:	ldrh	r3, [r3]
   11c90:	strh	r3, [r7], #1
   11c94:	cmp	r7, #0
   11c98:	ldreq	sl, [pc, #52]	; 11cd4 <strspn@plt+0xde4>
   11c9c:	bne	11c0c <strspn@plt+0xd1c>
   11ca0:	b	11c40 <strspn@plt+0xd50>
   11ca4:	ldr	sl, [pc, #40]	; 11cd4 <strspn@plt+0xde4>
   11ca8:	mov	r2, #2
   11cac:	mov	r1, #1
   11cb0:	ldr	r3, [sl]
   11cb4:	ldr	r0, [pc, #20]	; 11cd0 <strspn@plt+0xde0>
   11cb8:	bl	10d04 <fwrite_unlocked@plt>
   11cbc:	b	11bd8 <strspn@plt+0xce8>
   11cc0:	andeq	sl, r1, ip, ror r3
   11cc4:	andeq	sl, r1, ip, lsl #7
   11cc8:	andeq	sl, r1, r8, asr #7
   11ccc:	andeq	sl, r1, r4, lsl #7
   11cd0:	andeq	sl, r1, r0, lsl #7
   11cd4:	andeq	fp, r2, ip, asr #2
   11cd8:	andeq	sl, r1, r8, lsl #7
   11cdc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11ce0:	and	r9, r1, #3
   11ce4:	sub	r3, r9, #1
   11ce8:	sub	sp, sp, #3232	; 0xca0
   11cec:	tst	r3, r9
   11cf0:	sub	sp, sp, #12
   11cf4:	bne	11ed8 <strspn@plt+0xfe8>
   11cf8:	cmp	r0, #0
   11cfc:	mov	r8, r0
   11d00:	beq	11ed8 <strspn@plt+0xfe8>
   11d04:	ldrb	r6, [r0]
   11d08:	cmp	r6, #0
   11d0c:	beq	11f14 <strspn@plt+0x1024>
   11d10:	add	fp, sp, #2208	; 0x8a0
   11d14:	mov	r5, r1
   11d18:	add	r3, sp, #1184	; 0x4a0
   11d1c:	mov	r1, #1024	; 0x400
   11d20:	add	fp, fp, #8
   11d24:	add	sl, sp, #152	; 0x98
   11d28:	cmp	r6, #47	; 0x2f
   11d2c:	str	r3, [sp, #1176]	; 0x498
   11d30:	str	r1, [sp, #1180]	; 0x49c
   11d34:	str	r1, [sp, #2212]	; 0x8a4
   11d38:	str	r1, [sp, #148]	; 0x94
   11d3c:	str	fp, [sp, #2208]	; 0x8a0
   11d40:	str	sl, [sp, #144]	; 0x90
   11d44:	beq	11df0 <strspn@plt+0xf00>
   11d48:	mov	r4, sl
   11d4c:	sub	r6, sl, #8
   11d50:	mov	r0, r4
   11d54:	bl	10e0c <getcwd@plt>
   11d58:	cmp	r0, #0
   11d5c:	bne	12090 <strspn@plt+0x11a0>
   11d60:	bl	10e30 <__errno_location@plt>
   11d64:	ldr	r3, [r0]
   11d68:	cmp	r3, #12
   11d6c:	beq	11ed4 <strspn@plt+0xfe4>
   11d70:	cmp	r3, #34	; 0x22
   11d74:	beq	11dd4 <strspn@plt+0xee4>
   11d78:	mov	r5, r4
   11d7c:	mov	r6, #1
   11d80:	ldr	r0, [sp, #1176]	; 0x498
   11d84:	add	r3, sp, #1184	; 0x4a0
   11d88:	cmp	r0, r3
   11d8c:	beq	11d94 <strspn@plt+0xea4>
   11d90:	bl	1258c <strspn@plt+0x169c>
   11d94:	ldr	r0, [sp, #2208]	; 0x8a0
   11d98:	cmp	r0, fp
   11d9c:	beq	11da4 <strspn@plt+0xeb4>
   11da0:	bl	1258c <strspn@plt+0x169c>
   11da4:	cmp	r6, #0
   11da8:	beq	11ef8 <strspn@plt+0x1008>
   11dac:	ldr	r0, [sp, #144]	; 0x90
   11db0:	cmp	r0, sl
   11db4:	moveq	r6, #0
   11db8:	beq	11dc4 <strspn@plt+0xed4>
   11dbc:	bl	1258c <strspn@plt+0x169c>
   11dc0:	mov	r6, #0
   11dc4:	mov	r0, r6
   11dc8:	add	sp, sp, #3232	; 0xca0
   11dcc:	add	sp, sp, #12
   11dd0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11dd4:	mov	r0, r6
   11dd8:	bl	17fb0 <strspn@plt+0x70c0>
   11ddc:	cmp	r0, #0
   11de0:	beq	11ed4 <strspn@plt+0xfe4>
   11de4:	ldr	r4, [sp, #144]	; 0x90
   11de8:	ldr	r1, [sp, #148]	; 0x94
   11dec:	b	11d50 <strspn@plt+0xe60>
   11df0:	mov	r4, sl
   11df4:	add	r0, sl, #1
   11df8:	strb	r6, [sp, #152]	; 0x98
   11dfc:	mov	r3, #0
   11e00:	and	r2, r5, #4
   11e04:	str	r3, [sp, #24]
   11e08:	str	r2, [sp, #8]
   11e0c:	str	r3, [sp, #12]
   11e10:	str	r3, [sp, #16]
   11e14:	str	r9, [sp, #20]
   11e18:	cmp	r6, #0
   11e1c:	beq	121f4 <strspn@plt+0x1304>
   11e20:	cmp	r6, #47	; 0x2f
   11e24:	movne	r3, r6
   11e28:	bne	11e40 <strspn@plt+0xf50>
   11e2c:	ldrb	r3, [r8, #1]!
   11e30:	cmp	r3, #47	; 0x2f
   11e34:	beq	11e2c <strspn@plt+0xf3c>
   11e38:	cmp	r3, #0
   11e3c:	beq	121f4 <strspn@plt+0x1304>
   11e40:	mov	r5, r8
   11e44:	ldrb	r6, [r5, #1]!
   11e48:	cmp	r6, #0
   11e4c:	cmpne	r6, #47	; 0x2f
   11e50:	bne	11e44 <strspn@plt+0xf54>
   11e54:	subs	r7, r5, r8
   11e58:	beq	121f4 <strspn@plt+0x1304>
   11e5c:	cmp	r7, #1
   11e60:	beq	11fe0 <strspn@plt+0x10f0>
   11e64:	cmp	r7, #2
   11e68:	cmpeq	r3, #46	; 0x2e
   11e6c:	beq	11f24 <strspn@plt+0x1034>
   11e70:	ldrb	r3, [r0, #-1]
   11e74:	add	r6, r7, #2
   11e78:	cmp	r3, #47	; 0x2f
   11e7c:	movne	r3, #47	; 0x2f
   11e80:	strbne	r3, [r0]
   11e84:	ldr	r3, [sp, #148]	; 0x94
   11e88:	addne	r0, r0, #1
   11e8c:	add	r3, r4, r3
   11e90:	sub	r3, r3, r0
   11e94:	cmp	r3, r6
   11e98:	bcs	11f78 <strspn@plt+0x1088>
   11e9c:	mov	r9, r0
   11ea0:	b	11ec0 <strspn@plt+0xfd0>
   11ea4:	ldr	r3, [sp, #148]	; 0x94
   11ea8:	ldr	r4, [sp, #144]	; 0x90
   11eac:	sub	r3, r3, r9
   11eb0:	cmp	r3, r6
   11eb4:	add	r9, r4, r9
   11eb8:	mov	r0, r9
   11ebc:	bcs	11f78 <strspn@plt+0x1088>
   11ec0:	add	r0, sp, #144	; 0x90
   11ec4:	bl	18028 <strspn@plt+0x7138>
   11ec8:	sub	r9, r9, r4
   11ecc:	cmp	r0, #0
   11ed0:	bne	11ea4 <strspn@plt+0xfb4>
   11ed4:	bl	19140 <strspn@plt+0x8250>
   11ed8:	bl	10e30 <__errno_location@plt>
   11edc:	mov	r6, #0
   11ee0:	mov	r3, #22
   11ee4:	str	r3, [r0]
   11ee8:	mov	r0, r6
   11eec:	add	sp, sp, #3232	; 0xca0
   11ef0:	add	sp, sp, #12
   11ef4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11ef8:	strb	r6, [r4], #1
   11efc:	sub	r0, sl, #8
   11f00:	sub	r1, r4, r5
   11f04:	bl	17f60 <strspn@plt+0x7070>
   11f08:	subs	r6, r0, #0
   11f0c:	bne	11dc4 <strspn@plt+0xed4>
   11f10:	b	11ed4 <strspn@plt+0xfe4>
   11f14:	bl	10e30 <__errno_location@plt>
   11f18:	mov	r3, #2
   11f1c:	str	r3, [r0]
   11f20:	b	11dc4 <strspn@plt+0xed4>
   11f24:	ldrb	r3, [r8, #1]
   11f28:	cmp	r3, #46	; 0x2e
   11f2c:	bne	11e70 <strspn@plt+0xf80>
   11f30:	add	r3, r4, #1
   11f34:	cmp	r0, r3
   11f38:	bls	11f70 <strspn@plt+0x1080>
   11f3c:	sub	r3, r0, #1
   11f40:	cmp	r4, r3
   11f44:	bcs	123bc <strspn@plt+0x14cc>
   11f48:	ldrb	r2, [r0, #-2]
   11f4c:	cmp	r2, #47	; 0x2f
   11f50:	beq	123bc <strspn@plt+0x14cc>
   11f54:	sub	r3, r0, #2
   11f58:	cmp	r3, r4
   11f5c:	mov	r0, r3
   11f60:	beq	11f70 <strspn@plt+0x1080>
   11f64:	ldrb	r2, [r3, #-1]!
   11f68:	cmp	r2, #47	; 0x2f
   11f6c:	bne	11f58 <strspn@plt+0x1068>
   11f70:	mov	r8, r5
   11f74:	b	11e18 <strspn@plt+0xf28>
   11f78:	mov	r2, r7
   11f7c:	mov	r1, r8
   11f80:	bl	10de8 <mempcpy@plt>
   11f84:	ldr	r3, [sp, #8]
   11f88:	cmp	r3, #0
   11f8c:	mov	r3, #0
   11f90:	str	r0, [sp, #28]
   11f94:	strb	r3, [r0]
   11f98:	bne	11fec <strspn@plt+0x10fc>
   11f9c:	sub	r3, fp, #8
   11fa0:	mov	r9, r3
   11fa4:	str	r5, [sp, #32]
   11fa8:	ldr	r6, [sp, #2212]	; 0x8a4
   11fac:	ldr	r5, [sp, #2208]	; 0x8a0
   11fb0:	sub	r6, r6, #1
   11fb4:	mov	r2, r6
   11fb8:	mov	r1, r5
   11fbc:	mov	r0, r4
   11fc0:	bl	10d64 <readlink@plt>
   11fc4:	cmp	r6, r0
   11fc8:	bgt	120a4 <strspn@plt+0x11b4>
   11fcc:	mov	r0, r9
   11fd0:	bl	17fb0 <strspn@plt+0x70c0>
   11fd4:	cmp	r0, #0
   11fd8:	bne	11fa8 <strspn@plt+0x10b8>
   11fdc:	b	11ed4 <strspn@plt+0xfe4>
   11fe0:	cmp	r3, #46	; 0x2e
   11fe4:	bne	11e70 <strspn@plt+0xf80>
   11fe8:	b	11f70 <strspn@plt+0x1080>
   11fec:	ldr	r3, [sp, #20]
   11ff0:	cmp	r3, #2
   11ff4:	beq	1228c <strspn@plt+0x139c>
   11ff8:	ldrb	r2, [r5]
   11ffc:	mov	r3, r5
   12000:	mov	r1, r2
   12004:	cmp	r1, #47	; 0x2f
   12008:	beq	12014 <strspn@plt+0x1124>
   1200c:	b	1205c <strspn@plt+0x116c>
   12010:	mov	r3, r0
   12014:	ldrb	r1, [r3, #1]
   12018:	add	r0, r3, #1
   1201c:	cmp	r1, #47	; 0x2f
   12020:	beq	12010 <strspn@plt+0x1120>
   12024:	cmp	r1, #0
   12028:	add	r3, r3, #2
   1202c:	beq	122a8 <strspn@plt+0x13b8>
   12030:	cmp	r1, #46	; 0x2e
   12034:	bne	1205c <strspn@plt+0x116c>
   12038:	ldrb	r1, [r0, #1]
   1203c:	cmp	r1, #0
   12040:	beq	122a8 <strspn@plt+0x13b8>
   12044:	cmp	r1, #46	; 0x2e
   12048:	bne	12004 <strspn@plt+0x1114>
   1204c:	ldrb	r3, [r0, #2]
   12050:	cmp	r3, #47	; 0x2f
   12054:	cmpne	r3, #0
   12058:	beq	122a8 <strspn@plt+0x13b8>
   1205c:	ldr	r3, [sp, #8]
   12060:	cmp	r3, #0
   12064:	bne	12368 <strspn@plt+0x1478>
   12068:	bl	10e30 <__errno_location@plt>
   1206c:	ldr	r6, [r0]
   12070:	subs	r6, r6, #22
   12074:	movne	r6, #1
   12078:	cmp	r6, #0
   1207c:	bne	122d8 <strspn@plt+0x13e8>
   12080:	ldrb	r2, [r5]
   12084:	mov	r6, r2
   12088:	ldr	r0, [sp, #28]
   1208c:	b	11f70 <strspn@plt+0x1080>
   12090:	mov	r1, #0
   12094:	mov	r0, r4
   12098:	bl	10d4c <rawmemchr@plt>
   1209c:	ldrb	r6, [r8]
   120a0:	b	11dfc <strspn@plt+0xf0c>
   120a4:	cmp	r0, #0
   120a8:	mov	r9, r5
   120ac:	mov	r6, r0
   120b0:	ldr	r5, [sp, #32]
   120b4:	blt	11fec <strspn@plt+0x10fc>
   120b8:	ldr	r3, [sp, #16]
   120bc:	cmp	r3, #19
   120c0:	addle	r3, r3, #1
   120c4:	strle	r3, [sp, #16]
   120c8:	ble	1218c <strspn@plt+0x129c>
   120cc:	ldrb	r3, [r8]
   120d0:	cmp	r3, #0
   120d4:	beq	1218c <strspn@plt+0x129c>
   120d8:	ldr	r2, [sp, #28]
   120dc:	rsb	r7, r7, #0
   120e0:	mov	r3, #0
   120e4:	strb	r3, [r2, r7]
   120e8:	ldrb	r1, [r4]
   120ec:	add	r3, sp, #40	; 0x28
   120f0:	mov	r2, r3
   120f4:	cmp	r1, #0
   120f8:	ldr	r3, [pc, #708]	; 123c4 <strspn@plt+0x14d4>
   120fc:	movne	r3, r4
   12100:	mov	r1, r3
   12104:	mov	r0, #3
   12108:	bl	10ecc <__xstat64@plt>
   1210c:	cmp	r0, #0
   12110:	bne	1215c <strspn@plt+0x126c>
   12114:	ldrb	r3, [r8]
   12118:	ldr	r1, [sp, #24]
   1211c:	ldr	r2, [sp, #28]
   12120:	cmp	r1, #0
   12124:	strb	r3, [r2, r7]
   12128:	beq	12378 <strspn@plt+0x1488>
   1212c:	add	r2, sp, #40	; 0x28
   12130:	mov	r1, r8
   12134:	ldr	r0, [sp, #24]
   12138:	bl	12544 <strspn@plt+0x1654>
   1213c:	cmp	r0, #0
   12140:	beq	1217c <strspn@plt+0x128c>
   12144:	ldr	r3, [sp, #20]
   12148:	cmp	r3, #2
   1214c:	beq	1228c <strspn@plt+0x139c>
   12150:	bl	10e30 <__errno_location@plt>
   12154:	mov	r3, #40	; 0x28
   12158:	str	r3, [r0]
   1215c:	mov	r5, r4
   12160:	ldr	r4, [sp, #28]
   12164:	mov	r6, #1
   12168:	ldr	r0, [sp, #24]
   1216c:	cmp	r0, #0
   12170:	beq	11d80 <strspn@plt+0xe90>
   12174:	bl	13058 <strspn@plt+0x2168>
   12178:	b	11d80 <strspn@plt+0xe90>
   1217c:	add	r2, sp, #40	; 0x28
   12180:	mov	r1, r8
   12184:	ldr	r0, [sp, #24]
   12188:	bl	124dc <strspn@plt+0x15ec>
   1218c:	mov	r3, #0
   12190:	strb	r3, [r9, r6]
   12194:	ldr	r2, [sp, #12]
   12198:	ldr	r8, [sp, #1176]	; 0x498
   1219c:	cmp	r2, r3
   121a0:	subne	r3, r5, r8
   121a4:	moveq	r3, r2
   121a8:	mov	r0, r5
   121ac:	str	r3, [sp, #36]	; 0x24
   121b0:	bl	10e24 <strlen@plt>
   121b4:	adds	r7, r6, r0
   121b8:	str	r0, [sp, #32]
   121bc:	bcs	11ed4 <strspn@plt+0xfe4>
   121c0:	ldr	r3, [sp, #1180]	; 0x49c
   121c4:	cmp	r3, r7
   121c8:	bls	121dc <strspn@plt+0x12ec>
   121cc:	b	12220 <strspn@plt+0x1330>
   121d0:	ldr	r3, [sp, #1180]	; 0x49c
   121d4:	cmp	r7, r3
   121d8:	bcc	1221c <strspn@plt+0x132c>
   121dc:	add	r0, sp, #1168	; 0x490
   121e0:	add	r0, r0, #8
   121e4:	bl	18028 <strspn@plt+0x7138>
   121e8:	cmp	r0, #0
   121ec:	bne	121d0 <strspn@plt+0x12e0>
   121f0:	b	11ed4 <strspn@plt+0xfe4>
   121f4:	add	r3, r4, #1
   121f8:	cmp	r0, r3
   121fc:	bls	12298 <strspn@plt+0x13a8>
   12200:	ldrb	r3, [r0, #-1]
   12204:	mov	r5, r4
   12208:	mov	r6, #0
   1220c:	cmp	r3, #47	; 0x2f
   12210:	subeq	r4, r0, #1
   12214:	movne	r4, r0
   12218:	b	12168 <strspn@plt+0x1278>
   1221c:	ldr	r8, [sp, #1176]	; 0x498
   12220:	ldr	r3, [sp, #12]
   12224:	add	r0, r8, r6
   12228:	cmp	r3, #0
   1222c:	ldrne	r3, [sp, #36]	; 0x24
   12230:	addne	r5, r8, r3
   12234:	ldr	r3, [sp, #32]
   12238:	mov	r1, r5
   1223c:	add	r2, r3, #1
   12240:	bl	10cbc <memmove@plt>
   12244:	mov	r2, r6
   12248:	mov	r1, r9
   1224c:	mov	r0, r8
   12250:	bl	10cec <memcpy@plt>
   12254:	ldrb	r2, [r9]
   12258:	cmp	r2, #47	; 0x2f
   1225c:	mov	r3, r0
   12260:	beq	123a0 <strspn@plt+0x14b0>
   12264:	ldr	r1, [sp, #28]
   12268:	add	r2, r4, #1
   1226c:	cmp	r1, r2
   12270:	bhi	12318 <strspn@plt+0x1428>
   12274:	ldrb	r6, [r3]
   12278:	mov	r5, r3
   1227c:	mov	r3, #1
   12280:	mov	r0, r1
   12284:	str	r3, [sp, #12]
   12288:	b	11f70 <strspn@plt+0x1080>
   1228c:	ldr	r0, [sp, #28]
   12290:	ldrb	r6, [r5]
   12294:	b	11f70 <strspn@plt+0x1080>
   12298:	mov	r5, r4
   1229c:	mov	r6, #0
   122a0:	mov	r4, r0
   122a4:	b	12168 <strspn@plt+0x1278>
   122a8:	ldr	r3, [pc, #280]	; 123c8 <strspn@plt+0x14d8>
   122ac:	ldr	r0, [sp, #28]
   122b0:	mov	r2, #0
   122b4:	ldrh	r1, [r3]
   122b8:	mov	r3, #512	; 0x200
   122bc:	strh	r1, [r0]
   122c0:	mov	r1, r4
   122c4:	mvn	r0, #99	; 0x63
   122c8:	bl	10cd4 <faccessat@plt>
   122cc:	adds	r6, r0, #0
   122d0:	movne	r6, #1
   122d4:	b	12078 <strspn@plt+0x1188>
   122d8:	ldr	r3, [sp, #20]
   122dc:	cmp	r3, #1
   122e0:	bne	1230c <strspn@plt+0x141c>
   122e4:	bl	10e30 <__errno_location@plt>
   122e8:	ldr	r3, [r0]
   122ec:	cmp	r3, #2
   122f0:	bne	1230c <strspn@plt+0x141c>
   122f4:	ldr	r1, [pc, #204]	; 123c8 <strspn@plt+0x14d8>
   122f8:	mov	r0, r5
   122fc:	bl	10ef0 <strspn@plt>
   12300:	ldrb	r3, [r5, r0]
   12304:	cmp	r3, #0
   12308:	beq	1228c <strspn@plt+0x139c>
   1230c:	mov	r5, r4
   12310:	ldr	r4, [sp, #28]
   12314:	b	12168 <strspn@plt+0x1278>
   12318:	sub	r0, r1, #1
   1231c:	cmp	r0, r4
   12320:	bls	12354 <strspn@plt+0x1464>
   12324:	ldrb	r2, [r1, #-2]
   12328:	cmp	r2, #47	; 0x2f
   1232c:	beq	12354 <strspn@plt+0x1464>
   12330:	ldr	r2, [sp, #28]
   12334:	sub	r2, r2, #2
   12338:	cmp	r4, r2
   1233c:	mov	r0, r2
   12340:	beq	12354 <strspn@plt+0x1464>
   12344:	ldrb	r1, [r2, #-1]
   12348:	sub	r2, r2, #1
   1234c:	cmp	r1, #47	; 0x2f
   12350:	bne	12338 <strspn@plt+0x1448>
   12354:	ldrb	r6, [r3]
   12358:	mov	r5, r3
   1235c:	mov	r3, #1
   12360:	str	r3, [sp, #12]
   12364:	b	11f70 <strspn@plt+0x1080>
   12368:	cmp	r2, #0
   1236c:	bne	12084 <strspn@plt+0x1194>
   12370:	mov	r3, #512	; 0x200
   12374:	b	122c0 <strspn@plt+0x13d0>
   12378:	ldr	r3, [pc, #76]	; 123cc <strspn@plt+0x14dc>
   1237c:	ldr	r2, [pc, #76]	; 123d0 <strspn@plt+0x14e0>
   12380:	str	r3, [sp]
   12384:	mov	r0, #7
   12388:	ldr	r3, [pc, #68]	; 123d4 <strspn@plt+0x14e4>
   1238c:	bl	12d68 <strspn@plt+0x1e78>
   12390:	subs	r3, r0, #0
   12394:	str	r3, [sp, #24]
   12398:	bne	1212c <strspn@plt+0x123c>
   1239c:	b	11ed4 <strspn@plt+0xfe4>
   123a0:	mov	r3, #1
   123a4:	strb	r2, [r4]
   123a8:	mov	r5, r0
   123ac:	ldrb	r6, [r0]
   123b0:	str	r3, [sp, #12]
   123b4:	add	r0, r4, #1
   123b8:	b	11f70 <strspn@plt+0x1080>
   123bc:	mov	r0, r3
   123c0:	b	11f70 <strspn@plt+0x1080>
   123c4:	andeq	sl, r1, ip, ror r3
   123c8:	andeq	sl, r1, r8, lsl #7
   123cc:	strdeq	r3, [r1], -r8
   123d0:	andeq	r3, r1, r4, ror lr
   123d4:	andeq	r3, r1, ip, lsr #29
   123d8:	ldr	r3, [pc, #4]	; 123e4 <strspn@plt+0x14f4>
   123dc:	str	r0, [r3]
   123e0:	bx	lr
   123e4:	andeq	fp, r2, r4, ror #2
   123e8:	ldr	r3, [pc, #4]	; 123f4 <strspn@plt+0x1504>
   123ec:	strb	r0, [r3, #4]
   123f0:	bx	lr
   123f4:	andeq	fp, r2, r4, ror #2
   123f8:	ldr	r3, [pc, #192]	; 124c0 <strspn@plt+0x15d0>
   123fc:	push	{r4, r5, r6, lr}
   12400:	sub	sp, sp, #8
   12404:	ldr	r0, [r3]
   12408:	bl	19250 <strspn@plt+0x8360>
   1240c:	cmp	r0, #0
   12410:	beq	12434 <strspn@plt+0x1544>
   12414:	ldr	r4, [pc, #168]	; 124c4 <strspn@plt+0x15d4>
   12418:	ldrb	r3, [r4, #4]
   1241c:	cmp	r3, #0
   12420:	beq	12450 <strspn@plt+0x1560>
   12424:	bl	10e30 <__errno_location@plt>
   12428:	ldr	r3, [r0]
   1242c:	cmp	r3, #32
   12430:	bne	12450 <strspn@plt+0x1560>
   12434:	ldr	r3, [pc, #140]	; 124c8 <strspn@plt+0x15d8>
   12438:	ldr	r0, [r3]
   1243c:	bl	19250 <strspn@plt+0x8360>
   12440:	cmp	r0, #0
   12444:	bne	12498 <strspn@plt+0x15a8>
   12448:	add	sp, sp, #8
   1244c:	pop	{r4, r5, r6, pc}
   12450:	mov	r2, #5
   12454:	ldr	r1, [pc, #112]	; 124cc <strspn@plt+0x15dc>
   12458:	mov	r0, #0
   1245c:	bl	10d28 <dcgettext@plt>
   12460:	ldr	r4, [r4]
   12464:	cmp	r4, #0
   12468:	mov	r5, r0
   1246c:	beq	124a4 <strspn@plt+0x15b4>
   12470:	bl	10e30 <__errno_location@plt>
   12474:	ldr	r6, [r0]
   12478:	mov	r0, r4
   1247c:	bl	16b80 <strspn@plt+0x5c90>
   12480:	mov	r1, r6
   12484:	str	r5, [sp]
   12488:	ldr	r2, [pc, #64]	; 124d0 <strspn@plt+0x15e0>
   1248c:	mov	r3, r0
   12490:	mov	r0, #0
   12494:	bl	10dac <error@plt>
   12498:	ldr	r3, [pc, #52]	; 124d4 <strspn@plt+0x15e4>
   1249c:	ldr	r0, [r3]
   124a0:	bl	10ce0 <_exit@plt>
   124a4:	bl	10e30 <__errno_location@plt>
   124a8:	mov	r3, r5
   124ac:	ldr	r2, [pc, #36]	; 124d8 <strspn@plt+0x15e8>
   124b0:	ldr	r1, [r0]
   124b4:	mov	r0, r4
   124b8:	bl	10dac <error@plt>
   124bc:	b	12498 <strspn@plt+0x15a8>
   124c0:	andeq	fp, r2, ip, asr #2
   124c4:	andeq	fp, r2, r4, ror #2
   124c8:	andeq	fp, r2, r8, asr #2
   124cc:			; <UNDEFINED> instruction: 0x0001a3b8
   124d0:	andeq	sl, r1, r4, asr #7
   124d4:	strdeq	fp, [r2], -r4
   124d8:	andeq	sl, r1, r8, asr #7
   124dc:	push	{r4, r5, r6, r7, r8, lr}
   124e0:	subs	r8, r0, #0
   124e4:	popeq	{r4, r5, r6, r7, r8, pc}
   124e8:	mov	r0, #24
   124ec:	mov	r4, r1
   124f0:	mov	r7, r2
   124f4:	bl	18af8 <strspn@plt+0x7c08>
   124f8:	mov	r6, r0
   124fc:	mov	r0, r4
   12500:	bl	19108 <strspn@plt+0x8218>
   12504:	ldrd	r4, [r7, #96]	; 0x60
   12508:	ldrd	r2, [r7]
   1250c:	mov	r1, r6
   12510:	strd	r4, [r6, #8]
   12514:	strd	r2, [r6, #16]
   12518:	str	r0, [r6]
   1251c:	mov	r0, r8
   12520:	bl	136d0 <strspn@plt+0x27e0>
   12524:	cmp	r0, #0
   12528:	beq	12540 <strspn@plt+0x1650>
   1252c:	cmp	r6, r0
   12530:	popeq	{r4, r5, r6, r7, r8, pc}
   12534:	mov	r0, r6
   12538:	pop	{r4, r5, r6, r7, r8, lr}
   1253c:	b	13ef8 <strspn@plt+0x3008>
   12540:	bl	19140 <strspn@plt+0x8250>
   12544:	subs	r3, r0, #0
   12548:	beq	12584 <strspn@plt+0x1694>
   1254c:	push	{r4, r5, lr}
   12550:	sub	sp, sp, #28
   12554:	ldrd	r4, [r2, #96]	; 0x60
   12558:	ldrd	r2, [r2]
   1255c:	mov	ip, r1
   12560:	mov	r1, sp
   12564:	str	ip, [sp]
   12568:	strd	r4, [sp, #8]
   1256c:	strd	r2, [sp, #16]
   12570:	bl	12a88 <strspn@plt+0x1b98>
   12574:	adds	r0, r0, #0
   12578:	movne	r0, #1
   1257c:	add	sp, sp, #28
   12580:	pop	{r4, r5, pc}
   12584:	mov	r0, r3
   12588:	bx	lr
   1258c:	push	{r4, r5, lr}
   12590:	sub	sp, sp, #12
   12594:	mov	r5, r0
   12598:	bl	10e30 <__errno_location@plt>
   1259c:	mov	r2, #0
   125a0:	mov	r4, r0
   125a4:	ldr	r3, [r0]
   125a8:	str	r2, [r4]
   125ac:	mov	r0, r5
   125b0:	str	r3, [sp]
   125b4:	str	r3, [sp, #4]
   125b8:	bl	10cc8 <free@plt>
   125bc:	ldr	r3, [r4]
   125c0:	add	r2, sp, #8
   125c4:	cmp	r3, #0
   125c8:	moveq	r3, #4
   125cc:	movne	r3, #0
   125d0:	add	r3, r2, r3
   125d4:	ldr	r3, [r3, #-8]
   125d8:	str	r3, [r4]
   125dc:	add	sp, sp, #12
   125e0:	pop	{r4, r5, pc}
   125e4:	andeq	r0, r0, r0
   125e8:	push	{r4, lr}
   125ec:	ror	r0, r0, #3
   125f0:	bl	1985c <strspn@plt+0x896c>
   125f4:	mov	r0, r1
   125f8:	pop	{r4, pc}
   125fc:	sub	r0, r1, r0
   12600:	clz	r0, r0
   12604:	lsr	r0, r0, #5
   12608:	bx	lr
   1260c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   12610:	mov	r5, r1
   12614:	mov	r6, r0
   12618:	ldr	r4, [r0, #24]
   1261c:	ldr	r1, [r0, #8]
   12620:	mov	r0, r5
   12624:	mov	r8, r3
   12628:	mov	sl, r2
   1262c:	blx	r4
   12630:	ldr	r3, [r6, #8]
   12634:	cmp	r0, r3
   12638:	bcs	12728 <strspn@plt+0x1838>
   1263c:	ldr	r9, [r6]
   12640:	mov	r7, r0
   12644:	add	r4, r9, r0, lsl #3
   12648:	str	r4, [sl]
   1264c:	ldr	r3, [r9, r0, lsl #3]
   12650:	cmp	r3, #0
   12654:	beq	126e8 <strspn@plt+0x17f8>
   12658:	cmp	r5, r3
   1265c:	beq	1267c <strspn@plt+0x178c>
   12660:	mov	r1, r3
   12664:	mov	r0, r5
   12668:	ldr	r3, [r6, #28]
   1266c:	blx	r3
   12670:	cmp	r0, #0
   12674:	beq	126dc <strspn@plt+0x17ec>
   12678:	ldr	r3, [r9, r7, lsl #3]
   1267c:	cmp	r8, #0
   12680:	beq	126ac <strspn@plt+0x17bc>
   12684:	ldr	r2, [r4, #4]
   12688:	cmp	r2, #0
   1268c:	movne	ip, #0
   12690:	ldmne	r2, {r0, r1}
   12694:	streq	r2, [r9, r7, lsl #3]
   12698:	stmne	r4, {r0, r1}
   1269c:	strne	ip, [r2]
   126a0:	ldrne	r1, [r6, #36]	; 0x24
   126a4:	strne	r1, [r2, #4]
   126a8:	strne	r2, [r6, #36]	; 0x24
   126ac:	mov	r0, r3
   126b0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   126b4:	ldr	r3, [r2]
   126b8:	cmp	r5, r3
   126bc:	beq	126fc <strspn@plt+0x180c>
   126c0:	mov	r1, r3
   126c4:	mov	r0, r5
   126c8:	ldr	r3, [r6, #28]
   126cc:	blx	r3
   126d0:	cmp	r0, #0
   126d4:	bne	126f4 <strspn@plt+0x1804>
   126d8:	ldr	r4, [r4, #4]
   126dc:	ldr	r2, [r4, #4]
   126e0:	cmp	r2, #0
   126e4:	bne	126b4 <strspn@plt+0x17c4>
   126e8:	mov	r3, #0
   126ec:	mov	r0, r3
   126f0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   126f4:	ldr	r2, [r4, #4]
   126f8:	ldr	r3, [r2]
   126fc:	cmp	r8, #0
   12700:	beq	126ac <strspn@plt+0x17bc>
   12704:	ldr	r0, [r2, #4]
   12708:	mov	r1, #0
   1270c:	str	r0, [r4, #4]
   12710:	str	r1, [r2]
   12714:	ldr	r1, [r6, #36]	; 0x24
   12718:	mov	r0, r3
   1271c:	str	r1, [r2, #4]
   12720:	str	r2, [r6, #36]	; 0x24
   12724:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   12728:	bl	10ee4 <abort@plt>
   1272c:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12730:	ldr	r6, [r1]
   12734:	ldr	r3, [r1, #4]
   12738:	cmp	r6, r3
   1273c:	bcs	1280c <strspn@plt+0x191c>
   12740:	mov	r9, r2
   12744:	mov	r5, r0
   12748:	mov	r8, r1
   1274c:	add	r6, r6, #8
   12750:	mov	sl, #0
   12754:	ldr	fp, [r6, #-8]
   12758:	mov	r7, r6
   1275c:	cmp	fp, #0
   12760:	beq	12800 <strspn@plt+0x1910>
   12764:	ldr	r4, [r6, #-4]
   12768:	cmp	r4, #0
   1276c:	beq	127f0 <strspn@plt+0x1900>
   12770:	ldr	r1, [r5, #8]
   12774:	b	12790 <strspn@plt+0x18a0>
   12778:	ldr	r3, [ip, #4]
   1277c:	cmp	r2, #0
   12780:	str	r3, [r4, #4]
   12784:	str	r4, [ip, #4]
   12788:	beq	127ec <strspn@plt+0x18fc>
   1278c:	mov	r4, r2
   12790:	ldr	fp, [r4]
   12794:	ldr	r3, [r5, #24]
   12798:	mov	r0, fp
   1279c:	blx	r3
   127a0:	ldr	r1, [r5, #8]
   127a4:	cmp	r0, r1
   127a8:	bcs	128ac <strspn@plt+0x19bc>
   127ac:	ldr	r3, [r5]
   127b0:	ldr	r2, [r4, #4]
   127b4:	add	ip, r3, r0, lsl #3
   127b8:	ldr	lr, [r3, r0, lsl #3]
   127bc:	cmp	lr, #0
   127c0:	bne	12778 <strspn@plt+0x1888>
   127c4:	ldr	ip, [r5, #12]
   127c8:	str	fp, [r3, r0, lsl #3]
   127cc:	add	r3, ip, #1
   127d0:	str	r3, [r5, #12]
   127d4:	str	lr, [r4]
   127d8:	ldr	r3, [r5, #36]	; 0x24
   127dc:	cmp	r2, #0
   127e0:	str	r3, [r4, #4]
   127e4:	str	r4, [r5, #36]	; 0x24
   127e8:	bne	1278c <strspn@plt+0x189c>
   127ec:	ldr	fp, [r6, #-8]
   127f0:	cmp	r9, #0
   127f4:	str	sl, [r6, #-4]
   127f8:	beq	12814 <strspn@plt+0x1924>
   127fc:	ldr	r3, [r8, #4]
   12800:	cmp	r3, r7
   12804:	add	r6, r6, #8
   12808:	bhi	12754 <strspn@plt+0x1864>
   1280c:	mov	r0, #1
   12810:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12814:	ldr	r3, [r5, #24]
   12818:	ldr	r1, [r5, #8]
   1281c:	mov	r0, fp
   12820:	blx	r3
   12824:	ldr	r3, [r5, #8]
   12828:	cmp	r0, r3
   1282c:	bcs	128ac <strspn@plt+0x19bc>
   12830:	ldr	r3, [r5]
   12834:	add	r4, r3, r0, lsl #3
   12838:	ldr	r2, [r3, r0, lsl #3]
   1283c:	cmp	r2, #0
   12840:	beq	12880 <strspn@plt+0x1990>
   12844:	ldr	r0, [r5, #36]	; 0x24
   12848:	cmp	r0, #0
   1284c:	beq	12894 <strspn@plt+0x19a4>
   12850:	ldr	r3, [r0, #4]
   12854:	str	r3, [r5, #36]	; 0x24
   12858:	ldr	r3, [r4, #4]
   1285c:	str	fp, [r0]
   12860:	str	r3, [r0, #4]
   12864:	str	r0, [r4, #4]
   12868:	ldr	r2, [r8, #12]
   1286c:	str	sl, [r6, #-8]
   12870:	sub	r2, r2, #1
   12874:	ldr	r3, [r8, #4]
   12878:	str	r2, [r8, #12]
   1287c:	b	12800 <strspn@plt+0x1910>
   12880:	ldr	r2, [r5, #12]
   12884:	str	fp, [r3, r0, lsl #3]
   12888:	add	r3, r2, #1
   1288c:	str	r3, [r5, #12]
   12890:	b	12868 <strspn@plt+0x1978>
   12894:	mov	r0, #8
   12898:	bl	191c8 <strspn@plt+0x82d8>
   1289c:	cmp	r0, #0
   128a0:	bne	12858 <strspn@plt+0x1968>
   128a4:	mov	r0, r9
   128a8:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   128ac:	bl	10ee4 <abort@plt>
   128b0:	ldr	r0, [r0, #8]
   128b4:	bx	lr
   128b8:	ldr	r0, [r0, #12]
   128bc:	bx	lr
   128c0:	ldr	r0, [r0, #16]
   128c4:	bx	lr
   128c8:	ldm	r0, {r1, ip}
   128cc:	mov	r0, #0
   128d0:	cmp	r1, ip
   128d4:	bcs	1291c <strspn@plt+0x1a2c>
   128d8:	ldr	r3, [r1]
   128dc:	cmp	r3, #0
   128e0:	beq	1290c <strspn@plt+0x1a1c>
   128e4:	ldr	r3, [r1, #4]
   128e8:	mov	r2, #1
   128ec:	cmp	r3, #0
   128f0:	beq	12904 <strspn@plt+0x1a14>
   128f4:	ldr	r3, [r3, #4]
   128f8:	add	r2, r2, #1
   128fc:	cmp	r3, #0
   12900:	bne	128f4 <strspn@plt+0x1a04>
   12904:	cmp	r0, r2
   12908:	movcc	r0, r2
   1290c:	add	r1, r1, #8
   12910:	cmp	r1, ip
   12914:	bcc	128d8 <strspn@plt+0x19e8>
   12918:	bx	lr
   1291c:	bx	lr
   12920:	push	{lr}		; (str lr, [sp, #-4]!)
   12924:	mov	r2, #0
   12928:	ldm	r0, {r1, lr}
   1292c:	mov	ip, r2
   12930:	cmp	r1, lr
   12934:	bcs	12974 <strspn@plt+0x1a84>
   12938:	ldr	r3, [r1]
   1293c:	cmp	r3, #0
   12940:	beq	12968 <strspn@plt+0x1a78>
   12944:	ldr	r3, [r1, #4]
   12948:	add	ip, ip, #1
   1294c:	cmp	r3, #0
   12950:	add	r2, r2, #1
   12954:	beq	12968 <strspn@plt+0x1a78>
   12958:	ldr	r3, [r3, #4]
   1295c:	add	r2, r2, #1
   12960:	cmp	r3, #0
   12964:	bne	12958 <strspn@plt+0x1a68>
   12968:	add	r1, r1, #8
   1296c:	cmp	r1, lr
   12970:	bcc	12938 <strspn@plt+0x1a48>
   12974:	ldr	r3, [r0, #12]
   12978:	cmp	r3, ip
   1297c:	ldreq	r0, [r0, #16]
   12980:	subeq	r0, r0, r2
   12984:	clzeq	r0, r0
   12988:	lsreq	r0, r0, #5
   1298c:	movne	r0, #0
   12990:	pop	{pc}		; (ldr pc, [sp], #4)
   12994:	push	{r4, r5, r6, r7, lr}
   12998:	mov	r5, r1
   1299c:	ldm	r0, {ip, lr}
   129a0:	sub	sp, sp, #12
   129a4:	ldr	r3, [r0, #16]
   129a8:	cmp	ip, lr
   129ac:	mov	r4, #0
   129b0:	ldr	r6, [r0, #8]
   129b4:	ldr	r7, [r0, #12]
   129b8:	bcs	129fc <strspn@plt+0x1b0c>
   129bc:	ldr	r2, [ip]
   129c0:	cmp	r2, #0
   129c4:	beq	129f0 <strspn@plt+0x1b00>
   129c8:	ldr	r2, [ip, #4]
   129cc:	mov	r1, #1
   129d0:	cmp	r2, #0
   129d4:	beq	129e8 <strspn@plt+0x1af8>
   129d8:	ldr	r2, [r2, #4]
   129dc:	add	r1, r1, #1
   129e0:	cmp	r2, #0
   129e4:	bne	129d8 <strspn@plt+0x1ae8>
   129e8:	cmp	r4, r1
   129ec:	movcc	r4, r1
   129f0:	add	ip, ip, #8
   129f4:	cmp	ip, lr
   129f8:	bcc	129bc <strspn@plt+0x1acc>
   129fc:	ldr	r2, [pc, #116]	; 12a78 <strspn@plt+0x1b88>
   12a00:	mov	r1, #1
   12a04:	mov	r0, r5
   12a08:	bl	10e6c <__fprintf_chk@plt>
   12a0c:	mov	r3, r6
   12a10:	ldr	r2, [pc, #100]	; 12a7c <strspn@plt+0x1b8c>
   12a14:	mov	r1, #1
   12a18:	mov	r0, r5
   12a1c:	bl	10e6c <__fprintf_chk@plt>
   12a20:	vmov	s15, r7
   12a24:	vldr	d5, [pc, #68]	; 12a70 <strspn@plt+0x1b80>
   12a28:	mov	r3, r7
   12a2c:	ldr	r2, [pc, #76]	; 12a80 <strspn@plt+0x1b90>
   12a30:	vcvt.f64.u32	d6, s15
   12a34:	vmov	s15, r6
   12a38:	mov	r1, #1
   12a3c:	mov	r0, r5
   12a40:	vcvt.f64.u32	d7, s15
   12a44:	vmul.f64	d6, d6, d5
   12a48:	vdiv.f64	d5, d6, d7
   12a4c:	vstr	d5, [sp]
   12a50:	bl	10e6c <__fprintf_chk@plt>
   12a54:	mov	r3, r4
   12a58:	mov	r0, r5
   12a5c:	ldr	r2, [pc, #32]	; 12a84 <strspn@plt+0x1b94>
   12a60:	mov	r1, #1
   12a64:	add	sp, sp, #12
   12a68:	pop	{r4, r5, r6, r7, lr}
   12a6c:	b	10e6c <__fprintf_chk@plt>
   12a70:	andeq	r0, r0, r0
   12a74:	subsmi	r0, r9, r0
   12a78:	andeq	sl, r1, r0, ror #7
   12a7c:	strdeq	sl, [r1], -r8
   12a80:	andeq	sl, r1, r0, lsl r4
   12a84:	andeq	sl, r1, r4, lsr r4
   12a88:	push	{r4, r5, r6, lr}
   12a8c:	mov	r5, r1
   12a90:	ldr	r3, [r0, #24]
   12a94:	mov	r6, r0
   12a98:	ldr	r1, [r0, #8]
   12a9c:	mov	r0, r5
   12aa0:	blx	r3
   12aa4:	ldr	r3, [r6, #8]
   12aa8:	cmp	r0, r3
   12aac:	bcs	12b0c <strspn@plt+0x1c1c>
   12ab0:	ldr	r3, [r6]
   12ab4:	add	r4, r3, r0, lsl #3
   12ab8:	ldr	r1, [r3, r0, lsl #3]
   12abc:	cmp	r1, #0
   12ac0:	bne	12acc <strspn@plt+0x1bdc>
   12ac4:	b	12af4 <strspn@plt+0x1c04>
   12ac8:	ldr	r1, [r4]
   12acc:	cmp	r5, r1
   12ad0:	beq	12afc <strspn@plt+0x1c0c>
   12ad4:	ldr	r3, [r6, #28]
   12ad8:	mov	r0, r5
   12adc:	blx	r3
   12ae0:	cmp	r0, #0
   12ae4:	bne	12b04 <strspn@plt+0x1c14>
   12ae8:	ldr	r4, [r4, #4]
   12aec:	cmp	r4, #0
   12af0:	bne	12ac8 <strspn@plt+0x1bd8>
   12af4:	mov	r0, #0
   12af8:	pop	{r4, r5, r6, pc}
   12afc:	mov	r0, r5
   12b00:	pop	{r4, r5, r6, pc}
   12b04:	ldr	r0, [r4]
   12b08:	pop	{r4, r5, r6, pc}
   12b0c:	bl	10ee4 <abort@plt>
   12b10:	ldr	r3, [r0, #16]
   12b14:	cmp	r3, #0
   12b18:	beq	12b4c <strspn@plt+0x1c5c>
   12b1c:	ldr	r3, [r0]
   12b20:	ldr	r2, [r0, #4]
   12b24:	cmp	r3, r2
   12b28:	bcc	12b3c <strspn@plt+0x1c4c>
   12b2c:	b	12b54 <strspn@plt+0x1c64>
   12b30:	add	r3, r3, #8
   12b34:	cmp	r3, r2
   12b38:	bcs	12b54 <strspn@plt+0x1c64>
   12b3c:	ldr	r0, [r3]
   12b40:	cmp	r0, #0
   12b44:	beq	12b30 <strspn@plt+0x1c40>
   12b48:	bx	lr
   12b4c:	mov	r0, r3
   12b50:	bx	lr
   12b54:	push	{r4, lr}
   12b58:	bl	10ee4 <abort@plt>
   12b5c:	push	{r4, r5, r6, lr}
   12b60:	mov	r4, r1
   12b64:	ldr	r3, [r0, #24]
   12b68:	mov	r5, r0
   12b6c:	ldr	r1, [r0, #8]
   12b70:	mov	r0, r4
   12b74:	blx	r3
   12b78:	ldr	r3, [r5, #8]
   12b7c:	cmp	r0, r3
   12b80:	bcs	12be4 <strspn@plt+0x1cf4>
   12b84:	ldr	r3, [r5]
   12b88:	add	r0, r3, r0, lsl #3
   12b8c:	mov	r3, r0
   12b90:	b	12b9c <strspn@plt+0x1cac>
   12b94:	cmp	r3, #0
   12b98:	beq	12bb0 <strspn@plt+0x1cc0>
   12b9c:	ldm	r3, {r2, r3}
   12ba0:	cmp	r4, r2
   12ba4:	bne	12b94 <strspn@plt+0x1ca4>
   12ba8:	cmp	r3, #0
   12bac:	bne	12bdc <strspn@plt+0x1cec>
   12bb0:	ldr	r2, [r5, #4]
   12bb4:	mov	r3, r0
   12bb8:	b	12bc8 <strspn@plt+0x1cd8>
   12bbc:	ldr	r0, [r3]
   12bc0:	cmp	r0, #0
   12bc4:	popne	{r4, r5, r6, pc}
   12bc8:	add	r3, r3, #8
   12bcc:	cmp	r3, r2
   12bd0:	bcc	12bbc <strspn@plt+0x1ccc>
   12bd4:	mov	r0, #0
   12bd8:	pop	{r4, r5, r6, pc}
   12bdc:	ldr	r0, [r3]
   12be0:	pop	{r4, r5, r6, pc}
   12be4:	bl	10ee4 <abort@plt>
   12be8:	push	{r4, r5, r6, lr}
   12bec:	mov	r5, r0
   12bf0:	ldr	r4, [r0]
   12bf4:	ldr	r0, [r0, #4]
   12bf8:	cmp	r4, r0
   12bfc:	bcs	12c78 <strspn@plt+0x1d88>
   12c00:	add	r4, r4, #8
   12c04:	mov	ip, #0
   12c08:	ldr	r3, [r4, #-8]
   12c0c:	mov	r6, r4
   12c10:	cmp	r3, #0
   12c14:	beq	12c60 <strspn@plt+0x1d70>
   12c18:	cmp	r2, ip
   12c1c:	bls	12c6c <strspn@plt+0x1d7c>
   12c20:	str	r3, [r1, ip, lsl #2]
   12c24:	ldr	r3, [r4, #-4]
   12c28:	add	r0, ip, #1
   12c2c:	cmp	r3, #0
   12c30:	add	ip, r1, ip, lsl #2
   12c34:	beq	12c58 <strspn@plt+0x1d68>
   12c38:	cmp	r2, r0
   12c3c:	beq	12c74 <strspn@plt+0x1d84>
   12c40:	ldr	lr, [r3]
   12c44:	add	r0, r0, #1
   12c48:	str	lr, [ip, #4]!
   12c4c:	ldr	r3, [r3, #4]
   12c50:	cmp	r3, #0
   12c54:	bne	12c38 <strspn@plt+0x1d48>
   12c58:	mov	ip, r0
   12c5c:	ldr	r0, [r5, #4]
   12c60:	cmp	r0, r6
   12c64:	add	r4, r4, #8
   12c68:	bhi	12c08 <strspn@plt+0x1d18>
   12c6c:	mov	r0, ip
   12c70:	pop	{r4, r5, r6, pc}
   12c74:	pop	{r4, r5, r6, pc}
   12c78:	mov	r0, #0
   12c7c:	pop	{r4, r5, r6, pc}
   12c80:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   12c84:	ldr	r3, [r0, #4]
   12c88:	ldr	r8, [r0]
   12c8c:	cmp	r8, r3
   12c90:	bcs	12cf4 <strspn@plt+0x1e04>
   12c94:	mov	r7, r2
   12c98:	mov	r6, r1
   12c9c:	mov	r9, r0
   12ca0:	mov	r5, #0
   12ca4:	ldr	r0, [r8]
   12ca8:	cmp	r0, #0
   12cac:	beq	12ce0 <strspn@plt+0x1df0>
   12cb0:	mov	r4, r8
   12cb4:	b	12cbc <strspn@plt+0x1dcc>
   12cb8:	ldr	r0, [r4]
   12cbc:	mov	r1, r7
   12cc0:	blx	r6
   12cc4:	cmp	r0, #0
   12cc8:	beq	12cec <strspn@plt+0x1dfc>
   12ccc:	ldr	r4, [r4, #4]
   12cd0:	add	r5, r5, #1
   12cd4:	cmp	r4, #0
   12cd8:	bne	12cb8 <strspn@plt+0x1dc8>
   12cdc:	ldr	r3, [r9, #4]
   12ce0:	add	r8, r8, #8
   12ce4:	cmp	r3, r8
   12ce8:	bhi	12ca4 <strspn@plt+0x1db4>
   12cec:	mov	r0, r5
   12cf0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   12cf4:	mov	r5, #0
   12cf8:	b	12cec <strspn@plt+0x1dfc>
   12cfc:	push	{r4, r5, r6, lr}
   12d00:	mov	r4, r0
   12d04:	ldrb	r0, [r0]
   12d08:	cmp	r0, #0
   12d0c:	beq	12d3c <strspn@plt+0x1e4c>
   12d10:	mov	r5, r1
   12d14:	mov	r1, #0
   12d18:	rsb	r1, r1, r1, lsl #5
   12d1c:	add	r0, r1, r0
   12d20:	mov	r1, r5
   12d24:	bl	1985c <strspn@plt+0x896c>
   12d28:	ldrb	r0, [r4, #1]!
   12d2c:	cmp	r0, #0
   12d30:	bne	12d18 <strspn@plt+0x1e28>
   12d34:	mov	r0, r1
   12d38:	pop	{r4, r5, r6, pc}
   12d3c:	mov	r1, r0
   12d40:	b	12d34 <strspn@plt+0x1e44>
   12d44:	push	{lr}		; (str lr, [sp, #-4]!)
   12d48:	mov	ip, r0
   12d4c:	ldr	lr, [pc, #16]	; 12d64 <strspn@plt+0x1e74>
   12d50:	ldm	lr!, {r0, r1, r2, r3}
   12d54:	ldr	lr, [lr]
   12d58:	stmia	ip!, {r0, r1, r2, r3}
   12d5c:	str	lr, [ip]
   12d60:	pop	{pc}		; (ldr pc, [sp], #4)
   12d64:	andeq	sl, r1, ip, asr #7
   12d68:	cmp	r2, #0
   12d6c:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12d70:	mov	r4, r0
   12d74:	ldr	sl, [pc, #548]	; 12fa0 <strspn@plt+0x20b0>
   12d78:	mov	r0, #40	; 0x28
   12d7c:	movne	sl, r2
   12d80:	cmp	r3, #0
   12d84:	ldr	fp, [pc, #536]	; 12fa4 <strspn@plt+0x20b4>
   12d88:	mov	r5, r1
   12d8c:	movne	fp, r3
   12d90:	bl	191c8 <strspn@plt+0x82d8>
   12d94:	subs	r8, r0, #0
   12d98:	beq	12e30 <strspn@plt+0x1f40>
   12d9c:	cmp	r5, #0
   12da0:	ldr	r3, [pc, #512]	; 12fa8 <strspn@plt+0x20b8>
   12da4:	beq	12e38 <strspn@plt+0x1f48>
   12da8:	cmp	r5, r3
   12dac:	str	r5, [r8, #20]
   12db0:	beq	12e3c <strspn@plt+0x1f4c>
   12db4:	vldr	s15, [r5, #8]
   12db8:	vldr	s14, [pc, #456]	; 12f88 <strspn@plt+0x2098>
   12dbc:	vcmpe.f32	s15, s14
   12dc0:	vmrs	APSR_nzcv, fpscr
   12dc4:	ble	12e20 <strspn@plt+0x1f30>
   12dc8:	vldr	s13, [pc, #444]	; 12f8c <strspn@plt+0x209c>
   12dcc:	vcmpe.f32	s15, s13
   12dd0:	vmrs	APSR_nzcv, fpscr
   12dd4:	bpl	12e20 <strspn@plt+0x1f30>
   12dd8:	vldr	s13, [pc, #432]	; 12f90 <strspn@plt+0x20a0>
   12ddc:	vldr	s12, [r5, #12]
   12de0:	vcmpe.f32	s12, s13
   12de4:	vmrs	APSR_nzcv, fpscr
   12de8:	ble	12e20 <strspn@plt+0x1f30>
   12dec:	vldr	s13, [r5]
   12df0:	vcmpe.f32	s13, #0.0
   12df4:	vmrs	APSR_nzcv, fpscr
   12df8:	blt	12e20 <strspn@plt+0x1f30>
   12dfc:	vadd.f32	s14, s13, s14
   12e00:	vldr	s13, [r5, #4]
   12e04:	vcmpe.f32	s14, s13
   12e08:	vmrs	APSR_nzcv, fpscr
   12e0c:	bpl	12e20 <strspn@plt+0x1f30>
   12e10:	vldr	s12, [pc, #380]	; 12f94 <strspn@plt+0x20a4>
   12e14:	vcmpe.f32	s13, s12
   12e18:	vmrs	APSR_nzcv, fpscr
   12e1c:	bls	12f6c <strspn@plt+0x207c>
   12e20:	str	r3, [r8, #20]
   12e24:	mov	r0, r8
   12e28:	bl	1258c <strspn@plt+0x169c>
   12e2c:	mov	r8, #0
   12e30:	mov	r0, r8
   12e34:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12e38:	str	r3, [r8, #20]
   12e3c:	vldr	s15, [pc, #340]	; 12f98 <strspn@plt+0x20a8>
   12e40:	vmov	s14, r4
   12e44:	vldr	s13, [pc, #336]	; 12f9c <strspn@plt+0x20ac>
   12e48:	vcvt.f32.u32	s12, s14
   12e4c:	vdiv.f32	s14, s12, s15
   12e50:	vcmpe.f32	s14, s13
   12e54:	vmrs	APSR_nzcv, fpscr
   12e58:	bge	12f58 <strspn@plt+0x2068>
   12e5c:	vcvt.u32.f32	s15, s14
   12e60:	vmov	r4, s15
   12e64:	cmp	r4, #10
   12e68:	movcc	r4, #10
   12e6c:	orr	r7, r4, #1
   12e70:	cmn	r7, #1
   12e74:	ldrne	r9, [pc, #304]	; 12fac <strspn@plt+0x20bc>
   12e78:	beq	12ef0 <strspn@plt+0x2000>
   12e7c:	cmp	r7, #9
   12e80:	bls	12f64 <strspn@plt+0x2074>
   12e84:	umull	r2, r3, r9, r7
   12e88:	lsr	r3, r3, #1
   12e8c:	add	r3, r3, r3, lsl #1
   12e90:	cmp	r7, r3
   12e94:	beq	12ee4 <strspn@plt+0x1ff4>
   12e98:	mov	r6, #16
   12e9c:	mov	r5, #9
   12ea0:	mov	r4, #3
   12ea4:	b	12eb8 <strspn@plt+0x1fc8>
   12ea8:	bl	1985c <strspn@plt+0x896c>
   12eac:	add	r6, r6, #8
   12eb0:	cmp	r1, #0
   12eb4:	beq	12ee4 <strspn@plt+0x1ff4>
   12eb8:	add	r5, r5, r6
   12ebc:	add	r4, r4, #2
   12ec0:	cmp	r5, r7
   12ec4:	mov	r0, r7
   12ec8:	mov	r1, r4
   12ecc:	bcc	12ea8 <strspn@plt+0x1fb8>
   12ed0:	mov	r1, r4
   12ed4:	mov	r0, r7
   12ed8:	bl	1985c <strspn@plt+0x896c>
   12edc:	cmp	r1, #0
   12ee0:	bne	12ef0 <strspn@plt+0x2000>
   12ee4:	add	r7, r7, #2
   12ee8:	cmn	r7, #1
   12eec:	bne	12e7c <strspn@plt+0x1f8c>
   12ef0:	lsrs	r3, r7, #30
   12ef4:	movne	r4, #1
   12ef8:	moveq	r4, #0
   12efc:	tst	r7, #536870912	; 0x20000000
   12f00:	bne	12f58 <strspn@plt+0x2068>
   12f04:	cmp	r4, #0
   12f08:	bne	12f58 <strspn@plt+0x2068>
   12f0c:	str	r7, [r8, #8]
   12f10:	mov	r0, r7
   12f14:	mov	r1, #8
   12f18:	bl	19180 <strspn@plt+0x8290>
   12f1c:	cmp	r0, #0
   12f20:	str	r0, [r8]
   12f24:	beq	12e24 <strspn@plt+0x1f34>
   12f28:	ldr	r3, [r8, #8]
   12f2c:	str	r4, [r8, #12]
   12f30:	str	r4, [r8, #16]
   12f34:	add	r0, r0, r3, lsl #3
   12f38:	ldr	r3, [sp, #40]	; 0x28
   12f3c:	str	r0, [r8, #4]
   12f40:	str	sl, [r8, #24]
   12f44:	str	fp, [r8, #28]
   12f48:	str	r3, [r8, #32]
   12f4c:	str	r4, [r8, #36]	; 0x24
   12f50:	mov	r0, r8
   12f54:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12f58:	mov	r3, #0
   12f5c:	str	r3, [r8, #8]
   12f60:	b	12e24 <strspn@plt+0x1f34>
   12f64:	mov	r4, #3
   12f68:	b	12ed0 <strspn@plt+0x1fe0>
   12f6c:	vcmpe.f32	s15, s14
   12f70:	vmrs	APSR_nzcv, fpscr
   12f74:	ble	12e20 <strspn@plt+0x1f30>
   12f78:	ldrb	r3, [r5, #16]
   12f7c:	cmp	r3, #0
   12f80:	bne	12e64 <strspn@plt+0x1f74>
   12f84:	b	12e40 <strspn@plt+0x1f50>
   12f88:	stclcc	12, cr12, [ip, #820]	; 0x334
   12f8c:	svccc	0x00666666
   12f90:	svccc	0x008ccccd
   12f94:	svccc	0x00800000
   12f98:	svccc	0x004ccccd
   12f9c:	svcmi	0x00800000
   12fa0:	andeq	r2, r1, r8, ror #11
   12fa4:	strdeq	r2, [r1], -ip
   12fa8:	andeq	sl, r1, ip, asr #7
   12fac:	bge	feabda60 <optarg@@GLIBC_2.4+0xfea92910>
   12fb0:	push	{r4, r5, r6, r7, r8, lr}
   12fb4:	mov	r5, r0
   12fb8:	ldr	r7, [r0]
   12fbc:	ldr	r3, [r0, #4]
   12fc0:	cmp	r7, r3
   12fc4:	addcc	r7, r7, #8
   12fc8:	movcc	r6, #0
   12fcc:	bcs	13048 <strspn@plt+0x2158>
   12fd0:	ldr	r2, [r7, #-8]
   12fd4:	mov	r8, r7
   12fd8:	cmp	r2, #0
   12fdc:	beq	1303c <strspn@plt+0x214c>
   12fe0:	ldr	r4, [r7, #-4]
   12fe4:	ldr	r2, [r5, #32]
   12fe8:	cmp	r4, #0
   12fec:	beq	13020 <strspn@plt+0x2130>
   12ff0:	cmp	r2, #0
   12ff4:	beq	13004 <strspn@plt+0x2114>
   12ff8:	ldr	r0, [r4]
   12ffc:	blx	r2
   13000:	ldr	r2, [r5, #32]
   13004:	ldr	r3, [r4, #4]
   13008:	ldr	r1, [r5, #36]	; 0x24
   1300c:	str	r6, [r4]
   13010:	str	r1, [r4, #4]
   13014:	str	r4, [r5, #36]	; 0x24
   13018:	subs	r4, r3, #0
   1301c:	bne	12ff0 <strspn@plt+0x2100>
   13020:	cmp	r2, #0
   13024:	beq	13030 <strspn@plt+0x2140>
   13028:	ldr	r0, [r7, #-8]
   1302c:	blx	r2
   13030:	str	r6, [r7, #-8]
   13034:	str	r6, [r7, #-4]
   13038:	ldr	r3, [r5, #4]
   1303c:	cmp	r3, r8
   13040:	add	r7, r7, #8
   13044:	bhi	12fd0 <strspn@plt+0x20e0>
   13048:	mov	r3, #0
   1304c:	str	r3, [r5, #12]
   13050:	str	r3, [r5, #16]
   13054:	pop	{r4, r5, r6, r7, r8, pc}
   13058:	ldr	r3, [r0, #32]
   1305c:	push	{r4, r5, r6, lr}
   13060:	cmp	r3, #0
   13064:	mov	r5, r0
   13068:	beq	130c8 <strspn@plt+0x21d8>
   1306c:	ldr	r3, [r0, #16]
   13070:	cmp	r3, #0
   13074:	beq	130c8 <strspn@plt+0x21d8>
   13078:	ldr	r6, [r0]
   1307c:	ldr	r3, [r0, #4]
   13080:	cmp	r6, r3
   13084:	bcs	13104 <strspn@plt+0x2214>
   13088:	ldr	r0, [r6]
   1308c:	cmp	r0, #0
   13090:	beq	130b8 <strspn@plt+0x21c8>
   13094:	mov	r4, r6
   13098:	b	130a0 <strspn@plt+0x21b0>
   1309c:	ldr	r0, [r4]
   130a0:	ldr	r3, [r5, #32]
   130a4:	blx	r3
   130a8:	ldr	r4, [r4, #4]
   130ac:	cmp	r4, #0
   130b0:	bne	1309c <strspn@plt+0x21ac>
   130b4:	ldr	r3, [r5, #4]
   130b8:	add	r6, r6, #8
   130bc:	cmp	r3, r6
   130c0:	bhi	13088 <strspn@plt+0x2198>
   130c4:	b	130cc <strspn@plt+0x21dc>
   130c8:	ldr	r3, [r5, #4]
   130cc:	ldr	r6, [r5]
   130d0:	cmp	r6, r3
   130d4:	bcs	13104 <strspn@plt+0x2214>
   130d8:	ldr	r0, [r6, #4]
   130dc:	cmp	r0, #0
   130e0:	beq	130f8 <strspn@plt+0x2208>
   130e4:	ldr	r4, [r0, #4]
   130e8:	bl	1258c <strspn@plt+0x169c>
   130ec:	subs	r0, r4, #0
   130f0:	bne	130e4 <strspn@plt+0x21f4>
   130f4:	ldr	r3, [r5, #4]
   130f8:	add	r6, r6, #8
   130fc:	cmp	r3, r6
   13100:	bhi	130d8 <strspn@plt+0x21e8>
   13104:	ldr	r0, [r5, #36]	; 0x24
   13108:	cmp	r0, #0
   1310c:	beq	13120 <strspn@plt+0x2230>
   13110:	ldr	r4, [r0, #4]
   13114:	bl	1258c <strspn@plt+0x169c>
   13118:	subs	r0, r4, #0
   1311c:	bne	13110 <strspn@plt+0x2220>
   13120:	ldr	r0, [r5]
   13124:	bl	1258c <strspn@plt+0x169c>
   13128:	mov	r0, r5
   1312c:	pop	{r4, r5, r6, lr}
   13130:	b	1258c <strspn@plt+0x169c>
   13134:	ldr	r3, [r0, #20]
   13138:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1313c:	mov	r8, r0
   13140:	ldrb	r2, [r3, #16]
   13144:	sub	sp, sp, #40	; 0x28
   13148:	cmp	r2, #0
   1314c:	bne	13178 <strspn@plt+0x2288>
   13150:	vmov	s15, r1
   13154:	vldr	s13, [r3, #8]
   13158:	vldr	s14, [pc, #648]	; 133e8 <strspn@plt+0x24f8>
   1315c:	vcvt.f32.u32	s12, s15
   13160:	vdiv.f32	s15, s12, s13
   13164:	vcmpe.f32	s15, s14
   13168:	vmrs	APSR_nzcv, fpscr
   1316c:	bge	133a0 <strspn@plt+0x24b0>
   13170:	vcvt.u32.f32	s15, s15
   13174:	vmov	r1, s15
   13178:	cmp	r1, #10
   1317c:	movcc	r1, #10
   13180:	orr	r7, r1, #1
   13184:	cmn	r7, #1
   13188:	ldrne	r9, [pc, #604]	; 133ec <strspn@plt+0x24fc>
   1318c:	beq	13204 <strspn@plt+0x2314>
   13190:	cmp	r7, #9
   13194:	bls	133b0 <strspn@plt+0x24c0>
   13198:	umull	r2, r3, r9, r7
   1319c:	lsr	r3, r3, #1
   131a0:	add	r3, r3, r3, lsl #1
   131a4:	cmp	r7, r3
   131a8:	beq	131f8 <strspn@plt+0x2308>
   131ac:	mov	r6, #16
   131b0:	mov	r5, #9
   131b4:	mov	r4, #3
   131b8:	b	131d4 <strspn@plt+0x22e4>
   131bc:	mov	r1, r4
   131c0:	mov	r0, r7
   131c4:	bl	1985c <strspn@plt+0x896c>
   131c8:	add	r6, r6, #8
   131cc:	cmp	r1, #0
   131d0:	beq	131f8 <strspn@plt+0x2308>
   131d4:	add	r5, r5, r6
   131d8:	cmp	r5, r7
   131dc:	add	r4, r4, #2
   131e0:	bcc	131bc <strspn@plt+0x22cc>
   131e4:	mov	r1, r4
   131e8:	mov	r0, r7
   131ec:	bl	1985c <strspn@plt+0x896c>
   131f0:	cmp	r1, #0
   131f4:	bne	13204 <strspn@plt+0x2314>
   131f8:	add	r7, r7, #2
   131fc:	cmn	r7, #1
   13200:	bne	13190 <strspn@plt+0x22a0>
   13204:	lsrs	r3, r7, #30
   13208:	movne	r4, #1
   1320c:	moveq	r4, #0
   13210:	tst	r7, #536870912	; 0x20000000
   13214:	bne	133a0 <strspn@plt+0x24b0>
   13218:	cmp	r4, #0
   1321c:	bne	133a0 <strspn@plt+0x24b0>
   13220:	ldr	r3, [r8, #8]
   13224:	cmp	r3, r7
   13228:	beq	13390 <strspn@plt+0x24a0>
   1322c:	mov	r1, #8
   13230:	mov	r0, r7
   13234:	bl	19180 <strspn@plt+0x8290>
   13238:	cmp	r0, #0
   1323c:	str	r0, [sp]
   13240:	beq	133a0 <strspn@plt+0x24b0>
   13244:	ldr	r1, [r8, #24]
   13248:	ldr	r5, [r8, #20]
   1324c:	ldr	lr, [r8, #28]
   13250:	ldr	ip, [r8, #32]
   13254:	add	r0, r0, r7, lsl #3
   13258:	ldr	r3, [r8, #36]	; 0x24
   1325c:	str	r0, [sp, #4]
   13260:	str	r1, [sp, #24]
   13264:	mov	r2, r4
   13268:	mov	r0, sp
   1326c:	mov	r1, r8
   13270:	str	r7, [sp, #8]
   13274:	str	r4, [sp, #12]
   13278:	str	r4, [sp, #16]
   1327c:	str	r5, [sp, #20]
   13280:	str	lr, [sp, #28]
   13284:	str	ip, [sp, #32]
   13288:	str	r3, [sp, #36]	; 0x24
   1328c:	bl	1272c <strspn@plt+0x183c>
   13290:	subs	r9, r0, #0
   13294:	bne	133b8 <strspn@plt+0x24c8>
   13298:	ldr	r5, [sp]
   1329c:	ldr	r2, [sp, #4]
   132a0:	ldr	r3, [sp, #36]	; 0x24
   132a4:	cmp	r5, r2
   132a8:	str	r3, [r8, #36]	; 0x24
   132ac:	addcc	r5, r5, #8
   132b0:	movcc	r7, r9
   132b4:	bcs	13364 <strspn@plt+0x2474>
   132b8:	ldr	r3, [r5, #-8]
   132bc:	mov	r6, r5
   132c0:	cmp	r3, #0
   132c4:	beq	13358 <strspn@plt+0x2468>
   132c8:	ldr	r4, [r5, #-4]
   132cc:	cmp	r4, #0
   132d0:	beq	13354 <strspn@plt+0x2464>
   132d4:	ldr	r1, [r8, #8]
   132d8:	b	132f4 <strspn@plt+0x2404>
   132dc:	ldr	r3, [ip, #4]
   132e0:	cmp	r2, #0
   132e4:	str	r3, [r4, #4]
   132e8:	str	r4, [ip, #4]
   132ec:	beq	13350 <strspn@plt+0x2460>
   132f0:	mov	r4, r2
   132f4:	ldr	sl, [r4]
   132f8:	ldr	r3, [r8, #24]
   132fc:	mov	r0, sl
   13300:	blx	r3
   13304:	ldr	r1, [r8, #8]
   13308:	cmp	r0, r1
   1330c:	bcs	133e4 <strspn@plt+0x24f4>
   13310:	ldr	r3, [r8]
   13314:	ldr	r2, [r4, #4]
   13318:	add	ip, r3, r0, lsl #3
   1331c:	ldr	lr, [r3, r0, lsl #3]
   13320:	cmp	lr, #0
   13324:	bne	132dc <strspn@plt+0x23ec>
   13328:	ldr	ip, [r8, #12]
   1332c:	str	sl, [r3, r0, lsl #3]
   13330:	add	r3, ip, #1
   13334:	str	r3, [r8, #12]
   13338:	str	lr, [r4]
   1333c:	ldr	r3, [r8, #36]	; 0x24
   13340:	cmp	r2, #0
   13344:	str	r3, [r4, #4]
   13348:	str	r4, [r8, #36]	; 0x24
   1334c:	bne	132f0 <strspn@plt+0x2400>
   13350:	ldr	r2, [sp, #4]
   13354:	str	r7, [r5, #-4]
   13358:	cmp	r6, r2
   1335c:	add	r5, r5, #8
   13360:	bcc	132b8 <strspn@plt+0x23c8>
   13364:	mov	r1, sp
   13368:	mov	r0, r8
   1336c:	mov	r2, #0
   13370:	bl	1272c <strspn@plt+0x183c>
   13374:	cmp	r0, #0
   13378:	beq	133e4 <strspn@plt+0x24f4>
   1337c:	ldr	r0, [sp]
   13380:	bl	1258c <strspn@plt+0x169c>
   13384:	mov	r0, r9
   13388:	add	sp, sp, #40	; 0x28
   1338c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   13390:	mov	r9, #1
   13394:	mov	r0, r9
   13398:	add	sp, sp, #40	; 0x28
   1339c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   133a0:	mov	r9, #0
   133a4:	mov	r0, r9
   133a8:	add	sp, sp, #40	; 0x28
   133ac:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   133b0:	mov	r4, #3
   133b4:	b	131e4 <strspn@plt+0x22f4>
   133b8:	ldr	r0, [r8]
   133bc:	bl	1258c <strspn@plt+0x169c>
   133c0:	ldmib	sp, {r0, r1, r2}
   133c4:	ldr	ip, [sp]
   133c8:	ldr	r3, [sp, #36]	; 0x24
   133cc:	stmib	r8, {r0, r1, r2}
   133d0:	mov	r0, r9
   133d4:	str	ip, [r8]
   133d8:	str	r3, [r8, #36]	; 0x24
   133dc:	add	sp, sp, #40	; 0x28
   133e0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   133e4:	bl	10ee4 <abort@plt>
   133e8:	svcmi	0x00800000
   133ec:	bge	feabdea0 <optarg@@GLIBC_2.4+0xfea92d50>
   133f0:	push	{r4, r5, r6, r7, r8, r9, lr}
   133f4:	subs	r5, r1, #0
   133f8:	sub	sp, sp, #12
   133fc:	beq	13618 <strspn@plt+0x2728>
   13400:	ldr	r3, [r0, #24]
   13404:	mov	r6, r0
   13408:	ldr	r1, [r0, #8]
   1340c:	mov	r0, r5
   13410:	mov	r7, r2
   13414:	blx	r3
   13418:	ldr	r3, [r6, #8]
   1341c:	cmp	r0, r3
   13420:	mov	r8, r0
   13424:	bcs	13618 <strspn@plt+0x2728>
   13428:	ldr	r9, [r6]
   1342c:	add	r4, r9, r0, lsl #3
   13430:	ldr	r1, [r9, r0, lsl #3]
   13434:	str	r4, [sp, #4]
   13438:	cmp	r1, #0
   1343c:	beq	1361c <strspn@plt+0x272c>
   13440:	cmp	r5, r1
   13444:	beq	1349c <strspn@plt+0x25ac>
   13448:	ldr	r3, [r6, #28]
   1344c:	mov	r0, r5
   13450:	blx	r3
   13454:	cmp	r0, #0
   13458:	bne	134b0 <strspn@plt+0x25c0>
   1345c:	ldr	r3, [r4, #4]
   13460:	cmp	r3, #0
   13464:	bne	13490 <strspn@plt+0x25a0>
   13468:	b	134bc <strspn@plt+0x25cc>
   1346c:	ldr	r3, [r6, #28]
   13470:	mov	r0, r5
   13474:	blx	r3
   13478:	cmp	r0, #0
   1347c:	bne	13530 <strspn@plt+0x2640>
   13480:	ldr	r4, [r4, #4]
   13484:	ldr	r3, [r4, #4]
   13488:	cmp	r3, #0
   1348c:	beq	134bc <strspn@plt+0x25cc>
   13490:	ldr	r1, [r3]
   13494:	cmp	r5, r1
   13498:	bne	1346c <strspn@plt+0x257c>
   1349c:	mov	r0, #0
   134a0:	cmp	r7, #0
   134a4:	strne	r1, [r7]
   134a8:	add	sp, sp, #12
   134ac:	pop	{r4, r5, r6, r7, r8, r9, pc}
   134b0:	ldr	r1, [r9, r8, lsl #3]
   134b4:	cmp	r1, #0
   134b8:	bne	1349c <strspn@plt+0x25ac>
   134bc:	vldr	s15, [r6, #8]
   134c0:	ldr	r3, [r6, #20]
   134c4:	vldr	s14, [r6, #12]
   134c8:	vcvt.f32.u32	s15, s15
   134cc:	vldr	s13, [r3, #8]
   134d0:	vcvt.f32.u32	s14, s14
   134d4:	vmul.f32	s12, s13, s15
   134d8:	vcmpe.f32	s14, s12
   134dc:	vmrs	APSR_nzcv, fpscr
   134e0:	bgt	1353c <strspn@plt+0x264c>
   134e4:	ldr	r4, [sp, #4]
   134e8:	ldr	r3, [r4]
   134ec:	cmp	r3, #0
   134f0:	beq	13680 <strspn@plt+0x2790>
   134f4:	ldr	r3, [r6, #36]	; 0x24
   134f8:	cmp	r3, #0
   134fc:	beq	13668 <strspn@plt+0x2778>
   13500:	ldr	r2, [r3, #4]
   13504:	str	r2, [r6, #36]	; 0x24
   13508:	ldr	r2, [r6, #16]
   1350c:	ldr	r1, [r4, #4]
   13510:	add	r2, r2, #1
   13514:	str	r5, [r3]
   13518:	str	r1, [r3, #4]
   1351c:	mov	r0, #1
   13520:	str	r3, [r4, #4]
   13524:	str	r2, [r6, #16]
   13528:	add	sp, sp, #12
   1352c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   13530:	ldr	r3, [r4, #4]
   13534:	ldr	r1, [r3]
   13538:	b	134b4 <strspn@plt+0x25c4>
   1353c:	ldr	r2, [pc, #392]	; 136cc <strspn@plt+0x27dc>
   13540:	cmp	r3, r2
   13544:	beq	135c8 <strspn@plt+0x26d8>
   13548:	vldr	s12, [pc, #352]	; 136b0 <strspn@plt+0x27c0>
   1354c:	vcmpe.f32	s13, s12
   13550:	vmrs	APSR_nzcv, fpscr
   13554:	ble	135b0 <strspn@plt+0x26c0>
   13558:	vldr	s11, [pc, #340]	; 136b4 <strspn@plt+0x27c4>
   1355c:	vcmpe.f32	s13, s11
   13560:	vmrs	APSR_nzcv, fpscr
   13564:	bpl	135b0 <strspn@plt+0x26c0>
   13568:	vldr	s11, [r3, #12]
   1356c:	vldr	s10, [pc, #324]	; 136b8 <strspn@plt+0x27c8>
   13570:	vcmpe.f32	s11, s10
   13574:	vmrs	APSR_nzcv, fpscr
   13578:	ble	135b0 <strspn@plt+0x26c0>
   1357c:	vldr	s10, [r3]
   13580:	vcmpe.f32	s10, #0.0
   13584:	vmrs	APSR_nzcv, fpscr
   13588:	blt	135b0 <strspn@plt+0x26c0>
   1358c:	vadd.f32	s12, s10, s12
   13590:	vldr	s10, [r3, #4]
   13594:	vcmpe.f32	s12, s10
   13598:	vmrs	APSR_nzcv, fpscr
   1359c:	bpl	135b0 <strspn@plt+0x26c0>
   135a0:	vldr	s9, [pc, #276]	; 136bc <strspn@plt+0x27cc>
   135a4:	vcmpe.f32	s10, s9
   135a8:	vmrs	APSR_nzcv, fpscr
   135ac:	bls	13690 <strspn@plt+0x27a0>
   135b0:	vldr	s13, [pc, #264]	; 136c0 <strspn@plt+0x27d0>
   135b4:	str	r2, [r6, #20]
   135b8:	vmul.f32	s12, s15, s13
   135bc:	vcmpe.f32	s12, s14
   135c0:	vmrs	APSR_nzcv, fpscr
   135c4:	bpl	134e4 <strspn@plt+0x25f4>
   135c8:	vldr	s11, [pc, #244]	; 136c4 <strspn@plt+0x27d4>
   135cc:	vmul.f32	s15, s15, s11
   135d0:	vmul.f32	s15, s15, s13
   135d4:	vldr	s14, [pc, #236]	; 136c8 <strspn@plt+0x27d8>
   135d8:	vcmpe.f32	s15, s14
   135dc:	vmrs	APSR_nzcv, fpscr
   135e0:	bge	13688 <strspn@plt+0x2798>
   135e4:	vcvt.u32.f32	s15, s15
   135e8:	mov	r0, r6
   135ec:	vmov	r1, s15
   135f0:	bl	13134 <strspn@plt+0x2244>
   135f4:	cmp	r0, #0
   135f8:	beq	13688 <strspn@plt+0x2798>
   135fc:	mov	r3, #0
   13600:	add	r2, sp, #4
   13604:	mov	r1, r5
   13608:	mov	r0, r6
   1360c:	bl	1260c <strspn@plt+0x171c>
   13610:	cmp	r0, #0
   13614:	beq	134e4 <strspn@plt+0x25f4>
   13618:	bl	10ee4 <abort@plt>
   1361c:	vmov	s15, r3
   13620:	ldr	r2, [r6, #12]
   13624:	ldr	r3, [r6, #20]
   13628:	vcvt.f32.u32	s15, s15
   1362c:	vldr	s13, [r3, #8]
   13630:	vmov	s14, r2
   13634:	vcvt.f32.u32	s14, s14
   13638:	vmul.f32	s12, s13, s15
   1363c:	vcmpe.f32	s14, s12
   13640:	vmrs	APSR_nzcv, fpscr
   13644:	bgt	1353c <strspn@plt+0x264c>
   13648:	ldr	r3, [r6, #16]
   1364c:	add	r2, r2, #1
   13650:	add	r3, r3, #1
   13654:	str	r5, [r4]
   13658:	mov	r0, #1
   1365c:	str	r2, [r6, #12]
   13660:	str	r3, [r6, #16]
   13664:	b	134a8 <strspn@plt+0x25b8>
   13668:	mov	r0, #8
   1366c:	bl	191c8 <strspn@plt+0x82d8>
   13670:	subs	r3, r0, #0
   13674:	beq	13688 <strspn@plt+0x2798>
   13678:	ldr	r4, [sp, #4]
   1367c:	b	13508 <strspn@plt+0x2618>
   13680:	ldr	r2, [r6, #12]
   13684:	b	13648 <strspn@plt+0x2758>
   13688:	mvn	r0, #0
   1368c:	b	134a8 <strspn@plt+0x25b8>
   13690:	vcmpe.f32	s12, s13
   13694:	vmrs	APSR_nzcv, fpscr
   13698:	bpl	135b0 <strspn@plt+0x26c0>
   1369c:	ldrb	r3, [r3, #16]
   136a0:	cmp	r3, #0
   136a4:	vmulne.f32	s15, s11, s15
   136a8:	bne	135d4 <strspn@plt+0x26e4>
   136ac:	b	135cc <strspn@plt+0x26dc>
   136b0:	stclcc	12, cr12, [ip, #820]	; 0x334
   136b4:	svccc	0x00666666
   136b8:	svccc	0x008ccccd
   136bc:	svccc	0x00800000
   136c0:	svccc	0x004ccccd
   136c4:	svccc	0x00b4fdf4
   136c8:	svcmi	0x00800000
   136cc:	andeq	sl, r1, ip, asr #7
   136d0:	push	{r4, r5, r6, r7, r8, lr}
   136d4:	subs	r5, r1, #0
   136d8:	sub	sp, sp, #8
   136dc:	beq	138e0 <strspn@plt+0x29f0>
   136e0:	ldr	r3, [r0, #24]
   136e4:	mov	r6, r0
   136e8:	ldr	r1, [r0, #8]
   136ec:	mov	r0, r5
   136f0:	blx	r3
   136f4:	ldr	r3, [r6, #8]
   136f8:	cmp	r0, r3
   136fc:	mov	r7, r0
   13700:	bcs	138e0 <strspn@plt+0x29f0>
   13704:	ldr	r8, [r6]
   13708:	add	r4, r8, r0, lsl #3
   1370c:	ldr	r1, [r8, r0, lsl #3]
   13710:	str	r4, [sp, #4]
   13714:	cmp	r1, #0
   13718:	beq	138e4 <strspn@plt+0x29f4>
   1371c:	cmp	r5, r1
   13720:	beq	13744 <strspn@plt+0x2854>
   13724:	ldr	r3, [r6, #28]
   13728:	mov	r0, r5
   1372c:	blx	r3
   13730:	cmp	r0, #0
   13734:	beq	13774 <strspn@plt+0x2884>
   13738:	ldr	r1, [r8, r7, lsl #3]
   1373c:	cmp	r1, #0
   13740:	beq	13780 <strspn@plt+0x2890>
   13744:	mov	r0, r1
   13748:	add	sp, sp, #8
   1374c:	pop	{r4, r5, r6, r7, r8, pc}
   13750:	ldr	r1, [r3]
   13754:	cmp	r5, r1
   13758:	beq	13744 <strspn@plt+0x2854>
   1375c:	ldr	r3, [r6, #28]
   13760:	mov	r0, r5
   13764:	blx	r3
   13768:	cmp	r0, #0
   1376c:	bne	137f8 <strspn@plt+0x2908>
   13770:	ldr	r4, [r4, #4]
   13774:	ldr	r3, [r4, #4]
   13778:	cmp	r3, #0
   1377c:	bne	13750 <strspn@plt+0x2860>
   13780:	vldr	s15, [r6, #8]
   13784:	ldr	r3, [r6, #20]
   13788:	vldr	s14, [r6, #12]
   1378c:	vcvt.f32.u32	s15, s15
   13790:	vldr	s13, [r3, #8]
   13794:	vcvt.f32.u32	s14, s14
   13798:	vmul.f32	s12, s13, s15
   1379c:	vcmpe.f32	s14, s12
   137a0:	vmrs	APSR_nzcv, fpscr
   137a4:	bgt	13804 <strspn@plt+0x2914>
   137a8:	ldr	r4, [sp, #4]
   137ac:	ldr	r3, [r4]
   137b0:	cmp	r3, #0
   137b4:	beq	13944 <strspn@plt+0x2a54>
   137b8:	ldr	r0, [r6, #36]	; 0x24
   137bc:	cmp	r0, #0
   137c0:	beq	1392c <strspn@plt+0x2a3c>
   137c4:	ldr	r3, [r0, #4]
   137c8:	str	r3, [r6, #36]	; 0x24
   137cc:	ldr	r3, [r6, #16]
   137d0:	ldr	r2, [r4, #4]
   137d4:	add	r3, r3, #1
   137d8:	str	r5, [r0]
   137dc:	str	r2, [r0, #4]
   137e0:	str	r0, [r4, #4]
   137e4:	str	r3, [r6, #16]
   137e8:	mov	r1, r5
   137ec:	mov	r0, r1
   137f0:	add	sp, sp, #8
   137f4:	pop	{r4, r5, r6, r7, r8, pc}
   137f8:	ldr	r3, [r4, #4]
   137fc:	ldr	r1, [r3]
   13800:	b	1373c <strspn@plt+0x284c>
   13804:	ldr	r2, [pc, #388]	; 13990 <strspn@plt+0x2aa0>
   13808:	cmp	r3, r2
   1380c:	beq	13890 <strspn@plt+0x29a0>
   13810:	vldr	s12, [pc, #348]	; 13974 <strspn@plt+0x2a84>
   13814:	vcmpe.f32	s13, s12
   13818:	vmrs	APSR_nzcv, fpscr
   1381c:	ble	13878 <strspn@plt+0x2988>
   13820:	vldr	s11, [pc, #336]	; 13978 <strspn@plt+0x2a88>
   13824:	vcmpe.f32	s13, s11
   13828:	vmrs	APSR_nzcv, fpscr
   1382c:	bpl	13878 <strspn@plt+0x2988>
   13830:	vldr	s11, [r3, #12]
   13834:	vldr	s10, [pc, #320]	; 1397c <strspn@plt+0x2a8c>
   13838:	vcmpe.f32	s11, s10
   1383c:	vmrs	APSR_nzcv, fpscr
   13840:	ble	13878 <strspn@plt+0x2988>
   13844:	vldr	s10, [r3]
   13848:	vcmpe.f32	s10, #0.0
   1384c:	vmrs	APSR_nzcv, fpscr
   13850:	blt	13878 <strspn@plt+0x2988>
   13854:	vadd.f32	s12, s10, s12
   13858:	vldr	s10, [r3, #4]
   1385c:	vcmpe.f32	s12, s10
   13860:	vmrs	APSR_nzcv, fpscr
   13864:	bpl	13878 <strspn@plt+0x2988>
   13868:	vldr	s9, [pc, #272]	; 13980 <strspn@plt+0x2a90>
   1386c:	vcmpe.f32	s10, s9
   13870:	vmrs	APSR_nzcv, fpscr
   13874:	bls	13954 <strspn@plt+0x2a64>
   13878:	vldr	s13, [pc, #260]	; 13984 <strspn@plt+0x2a94>
   1387c:	str	r2, [r6, #20]
   13880:	vmul.f32	s12, s15, s13
   13884:	vcmpe.f32	s12, s14
   13888:	vmrs	APSR_nzcv, fpscr
   1388c:	bpl	137a8 <strspn@plt+0x28b8>
   13890:	vldr	s11, [pc, #240]	; 13988 <strspn@plt+0x2a98>
   13894:	vmul.f32	s15, s15, s11
   13898:	vmul.f32	s15, s15, s13
   1389c:	vldr	s14, [pc, #232]	; 1398c <strspn@plt+0x2a9c>
   138a0:	vcmpe.f32	s15, s14
   138a4:	vmrs	APSR_nzcv, fpscr
   138a8:	bge	1394c <strspn@plt+0x2a5c>
   138ac:	vcvt.u32.f32	s15, s15
   138b0:	mov	r0, r6
   138b4:	vmov	r1, s15
   138b8:	bl	13134 <strspn@plt+0x2244>
   138bc:	cmp	r0, #0
   138c0:	beq	1394c <strspn@plt+0x2a5c>
   138c4:	mov	r3, #0
   138c8:	add	r2, sp, #4
   138cc:	mov	r1, r5
   138d0:	mov	r0, r6
   138d4:	bl	1260c <strspn@plt+0x171c>
   138d8:	cmp	r0, #0
   138dc:	beq	137a8 <strspn@plt+0x28b8>
   138e0:	bl	10ee4 <abort@plt>
   138e4:	vmov	s15, r3
   138e8:	ldr	r2, [r6, #12]
   138ec:	ldr	r3, [r6, #20]
   138f0:	vcvt.f32.u32	s15, s15
   138f4:	vldr	s13, [r3, #8]
   138f8:	vmov	s14, r2
   138fc:	vcvt.f32.u32	s14, s14
   13900:	vmul.f32	s12, s15, s13
   13904:	vcmpe.f32	s12, s14
   13908:	vmrs	APSR_nzcv, fpscr
   1390c:	bmi	13804 <strspn@plt+0x2914>
   13910:	ldr	r3, [r6, #16]
   13914:	add	r2, r2, #1
   13918:	add	r3, r3, #1
   1391c:	str	r5, [r4]
   13920:	str	r2, [r6, #12]
   13924:	str	r3, [r6, #16]
   13928:	b	137e8 <strspn@plt+0x28f8>
   1392c:	mov	r0, #8
   13930:	bl	191c8 <strspn@plt+0x82d8>
   13934:	cmp	r0, #0
   13938:	beq	1394c <strspn@plt+0x2a5c>
   1393c:	ldr	r4, [sp, #4]
   13940:	b	137cc <strspn@plt+0x28dc>
   13944:	ldr	r2, [r6, #12]
   13948:	b	13910 <strspn@plt+0x2a20>
   1394c:	mov	r1, #0
   13950:	b	13744 <strspn@plt+0x2854>
   13954:	vcmpe.f32	s12, s13
   13958:	vmrs	APSR_nzcv, fpscr
   1395c:	bpl	13878 <strspn@plt+0x2988>
   13960:	ldrb	r3, [r3, #16]
   13964:	cmp	r3, #0
   13968:	vmulne.f32	s15, s11, s15
   1396c:	bne	1389c <strspn@plt+0x29ac>
   13970:	b	13894 <strspn@plt+0x29a4>
   13974:	stclcc	12, cr12, [ip, #820]	; 0x334
   13978:	svccc	0x00666666
   1397c:	svccc	0x008ccccd
   13980:	svccc	0x00800000
   13984:	svccc	0x004ccccd
   13988:	svccc	0x00b4fdf4
   1398c:	svcmi	0x00800000
   13990:	andeq	sl, r1, ip, asr #7
   13994:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   13998:	mov	r7, r1
   1399c:	ldr	r3, [r0, #24]
   139a0:	mov	r6, r0
   139a4:	ldr	r1, [r0, #8]
   139a8:	mov	r0, r7
   139ac:	blx	r3
   139b0:	ldr	r3, [r6, #8]
   139b4:	cmp	r0, r3
   139b8:	bcs	13be4 <strspn@plt+0x2cf4>
   139bc:	ldr	r9, [r6]
   139c0:	mov	r8, r0
   139c4:	add	r5, r9, r0, lsl #3
   139c8:	ldr	r4, [r9, r0, lsl #3]
   139cc:	cmp	r4, #0
   139d0:	beq	13a7c <strspn@plt+0x2b8c>
   139d4:	cmp	r7, r4
   139d8:	beq	139f8 <strspn@plt+0x2b08>
   139dc:	mov	r1, r4
   139e0:	ldr	r3, [r6, #28]
   139e4:	mov	r0, r7
   139e8:	blx	r3
   139ec:	cmp	r0, #0
   139f0:	beq	13a70 <strspn@plt+0x2b80>
   139f4:	ldr	r4, [r9, r8, lsl #3]
   139f8:	ldr	r3, [r5, #4]
   139fc:	cmp	r3, #0
   13a00:	movne	r2, #0
   13a04:	ldmne	r3, {r0, r1}
   13a08:	streq	r3, [r9, r8, lsl #3]
   13a0c:	stmne	r5, {r0, r1}
   13a10:	strne	r2, [r3]
   13a14:	ldrne	r2, [r6, #36]	; 0x24
   13a18:	strne	r2, [r3, #4]
   13a1c:	strne	r3, [r6, #36]	; 0x24
   13a20:	cmp	r4, #0
   13a24:	beq	13a7c <strspn@plt+0x2b8c>
   13a28:	ldr	r2, [r9, r8, lsl #3]
   13a2c:	ldr	r3, [r6, #16]
   13a30:	cmp	r2, #0
   13a34:	sub	r3, r3, #1
   13a38:	str	r3, [r6, #16]
   13a3c:	beq	13ab0 <strspn@plt+0x2bc0>
   13a40:	mov	r0, r4
   13a44:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   13a48:	ldr	r4, [r3]
   13a4c:	cmp	r7, r4
   13a50:	beq	13a90 <strspn@plt+0x2ba0>
   13a54:	mov	r1, r4
   13a58:	ldr	r3, [r6, #28]
   13a5c:	mov	r0, r7
   13a60:	blx	r3
   13a64:	cmp	r0, #0
   13a68:	bne	13a88 <strspn@plt+0x2b98>
   13a6c:	ldr	r5, [r5, #4]
   13a70:	ldr	r3, [r5, #4]
   13a74:	cmp	r3, #0
   13a78:	bne	13a48 <strspn@plt+0x2b58>
   13a7c:	mov	r4, #0
   13a80:	mov	r0, r4
   13a84:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   13a88:	ldr	r3, [r5, #4]
   13a8c:	ldr	r4, [r3]
   13a90:	ldr	r1, [r3, #4]
   13a94:	mov	r2, #0
   13a98:	str	r1, [r5, #4]
   13a9c:	str	r2, [r3]
   13aa0:	ldr	r2, [r6, #36]	; 0x24
   13aa4:	str	r2, [r3, #4]
   13aa8:	str	r3, [r6, #36]	; 0x24
   13aac:	b	13a20 <strspn@plt+0x2b30>
   13ab0:	vldr	s15, [r6, #8]
   13ab4:	ldr	r3, [r6, #12]
   13ab8:	ldr	r2, [r6, #20]
   13abc:	sub	r3, r3, #1
   13ac0:	vcvt.f32.u32	s14, s15
   13ac4:	vldr	s13, [r2]
   13ac8:	vmov	s15, r3
   13acc:	str	r3, [r6, #12]
   13ad0:	vcvt.f32.u32	s15, s15
   13ad4:	vmul.f32	s12, s13, s14
   13ad8:	vcmpe.f32	s15, s12
   13adc:	vmrs	APSR_nzcv, fpscr
   13ae0:	bpl	13a40 <strspn@plt+0x2b50>
   13ae4:	ldr	r3, [pc, #276]	; 13c00 <strspn@plt+0x2d10>
   13ae8:	cmp	r2, r3
   13aec:	beq	13bcc <strspn@plt+0x2cdc>
   13af0:	vldr	s12, [r2, #8]
   13af4:	vldr	s11, [pc, #236]	; 13be8 <strspn@plt+0x2cf8>
   13af8:	vcmpe.f32	s12, s11
   13afc:	vmrs	APSR_nzcv, fpscr
   13b00:	ble	13bb4 <strspn@plt+0x2cc4>
   13b04:	vldr	s10, [pc, #224]	; 13bec <strspn@plt+0x2cfc>
   13b08:	vcmpe.f32	s12, s10
   13b0c:	vmrs	APSR_nzcv, fpscr
   13b10:	bpl	13bb4 <strspn@plt+0x2cc4>
   13b14:	vldr	s10, [pc, #212]	; 13bf0 <strspn@plt+0x2d00>
   13b18:	vldr	s9, [r2, #12]
   13b1c:	vcmpe.f32	s9, s10
   13b20:	vmrs	APSR_nzcv, fpscr
   13b24:	ble	13bb4 <strspn@plt+0x2cc4>
   13b28:	vcmpe.f32	s13, #0.0
   13b2c:	vmrs	APSR_nzcv, fpscr
   13b30:	blt	13bb4 <strspn@plt+0x2cc4>
   13b34:	vadd.f32	s13, s13, s11
   13b38:	vldr	s11, [r2, #4]
   13b3c:	vcmpe.f32	s13, s11
   13b40:	vmrs	APSR_nzcv, fpscr
   13b44:	bpl	13bb4 <strspn@plt+0x2cc4>
   13b48:	vldr	s10, [pc, #164]	; 13bf4 <strspn@plt+0x2d04>
   13b4c:	vcmpe.f32	s11, s10
   13b50:	vmrs	APSR_nzcv, fpscr
   13b54:	bhi	13bb4 <strspn@plt+0x2cc4>
   13b58:	vcmpe.f32	s12, s13
   13b5c:	vmrs	APSR_nzcv, fpscr
   13b60:	ble	13bb4 <strspn@plt+0x2cc4>
   13b64:	ldrb	r3, [r2, #16]
   13b68:	cmp	r3, #0
   13b6c:	beq	13bd4 <strspn@plt+0x2ce4>
   13b70:	vmul.f32	s15, s14, s11
   13b74:	vcvt.u32.f32	s15, s15
   13b78:	vmov	r1, s15
   13b7c:	mov	r0, r6
   13b80:	bl	13134 <strspn@plt+0x2244>
   13b84:	cmp	r0, #0
   13b88:	bne	13a40 <strspn@plt+0x2b50>
   13b8c:	ldr	r0, [r6, #36]	; 0x24
   13b90:	cmp	r0, #0
   13b94:	beq	13ba8 <strspn@plt+0x2cb8>
   13b98:	ldr	r5, [r0, #4]
   13b9c:	bl	1258c <strspn@plt+0x169c>
   13ba0:	subs	r0, r5, #0
   13ba4:	bne	13b98 <strspn@plt+0x2ca8>
   13ba8:	mov	r3, #0
   13bac:	str	r3, [r6, #36]	; 0x24
   13bb0:	b	13a40 <strspn@plt+0x2b50>
   13bb4:	vldr	s13, [pc, #60]	; 13bf8 <strspn@plt+0x2d08>
   13bb8:	str	r3, [r6, #20]
   13bbc:	vmul.f32	s13, s14, s13
   13bc0:	vcmpe.f32	s15, s13
   13bc4:	vmrs	APSR_nzcv, fpscr
   13bc8:	bpl	13a40 <strspn@plt+0x2b50>
   13bcc:	vldr	s12, [pc, #40]	; 13bfc <strspn@plt+0x2d0c>
   13bd0:	vldr	s11, [pc, #28]	; 13bf4 <strspn@plt+0x2d04>
   13bd4:	vmul.f32	s15, s14, s11
   13bd8:	vmul.f32	s15, s15, s12
   13bdc:	vcvt.u32.f32	s15, s15
   13be0:	b	13b78 <strspn@plt+0x2c88>
   13be4:	bl	10ee4 <abort@plt>
   13be8:	stclcc	12, cr12, [ip, #820]	; 0x334
   13bec:	svccc	0x00666666
   13bf0:	svccc	0x008ccccd
   13bf4:	svccc	0x00800000
   13bf8:	andeq	r0, r0, r0
   13bfc:	svccc	0x004ccccd
   13c00:	andeq	sl, r1, ip, asr #7
   13c04:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   13c08:	mov	r7, r1
   13c0c:	ldr	r3, [r0, #24]
   13c10:	mov	r6, r0
   13c14:	ldr	r1, [r0, #8]
   13c18:	mov	r0, r7
   13c1c:	blx	r3
   13c20:	ldr	r3, [r6, #8]
   13c24:	cmp	r0, r3
   13c28:	bcs	13e54 <strspn@plt+0x2f64>
   13c2c:	ldr	r9, [r6]
   13c30:	mov	r8, r0
   13c34:	add	r5, r9, r0, lsl #3
   13c38:	ldr	r4, [r9, r0, lsl #3]
   13c3c:	cmp	r4, #0
   13c40:	beq	13cec <strspn@plt+0x2dfc>
   13c44:	cmp	r7, r4
   13c48:	beq	13c68 <strspn@plt+0x2d78>
   13c4c:	mov	r1, r4
   13c50:	ldr	r3, [r6, #28]
   13c54:	mov	r0, r7
   13c58:	blx	r3
   13c5c:	cmp	r0, #0
   13c60:	beq	13ce0 <strspn@plt+0x2df0>
   13c64:	ldr	r4, [r9, r8, lsl #3]
   13c68:	ldr	r3, [r5, #4]
   13c6c:	cmp	r3, #0
   13c70:	movne	r2, #0
   13c74:	ldmne	r3, {r0, r1}
   13c78:	streq	r3, [r9, r8, lsl #3]
   13c7c:	stmne	r5, {r0, r1}
   13c80:	strne	r2, [r3]
   13c84:	ldrne	r2, [r6, #36]	; 0x24
   13c88:	strne	r2, [r3, #4]
   13c8c:	strne	r3, [r6, #36]	; 0x24
   13c90:	cmp	r4, #0
   13c94:	beq	13cec <strspn@plt+0x2dfc>
   13c98:	ldr	r2, [r9, r8, lsl #3]
   13c9c:	ldr	r3, [r6, #16]
   13ca0:	cmp	r2, #0
   13ca4:	sub	r3, r3, #1
   13ca8:	str	r3, [r6, #16]
   13cac:	beq	13d20 <strspn@plt+0x2e30>
   13cb0:	mov	r0, r4
   13cb4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   13cb8:	ldr	r4, [r3]
   13cbc:	cmp	r7, r4
   13cc0:	beq	13d00 <strspn@plt+0x2e10>
   13cc4:	mov	r1, r4
   13cc8:	ldr	r3, [r6, #28]
   13ccc:	mov	r0, r7
   13cd0:	blx	r3
   13cd4:	cmp	r0, #0
   13cd8:	bne	13cf8 <strspn@plt+0x2e08>
   13cdc:	ldr	r5, [r5, #4]
   13ce0:	ldr	r3, [r5, #4]
   13ce4:	cmp	r3, #0
   13ce8:	bne	13cb8 <strspn@plt+0x2dc8>
   13cec:	mov	r4, #0
   13cf0:	mov	r0, r4
   13cf4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   13cf8:	ldr	r3, [r5, #4]
   13cfc:	ldr	r4, [r3]
   13d00:	ldr	r1, [r3, #4]
   13d04:	mov	r2, #0
   13d08:	str	r1, [r5, #4]
   13d0c:	str	r2, [r3]
   13d10:	ldr	r2, [r6, #36]	; 0x24
   13d14:	str	r2, [r3, #4]
   13d18:	str	r3, [r6, #36]	; 0x24
   13d1c:	b	13c90 <strspn@plt+0x2da0>
   13d20:	vldr	s15, [r6, #8]
   13d24:	ldr	r3, [r6, #12]
   13d28:	ldr	r2, [r6, #20]
   13d2c:	sub	r3, r3, #1
   13d30:	vcvt.f32.u32	s14, s15
   13d34:	vldr	s13, [r2]
   13d38:	vmov	s15, r3
   13d3c:	str	r3, [r6, #12]
   13d40:	vcvt.f32.u32	s15, s15
   13d44:	vmul.f32	s12, s13, s14
   13d48:	vcmpe.f32	s15, s12
   13d4c:	vmrs	APSR_nzcv, fpscr
   13d50:	bpl	13cb0 <strspn@plt+0x2dc0>
   13d54:	ldr	r3, [pc, #276]	; 13e70 <strspn@plt+0x2f80>
   13d58:	cmp	r2, r3
   13d5c:	beq	13e3c <strspn@plt+0x2f4c>
   13d60:	vldr	s12, [r2, #8]
   13d64:	vldr	s11, [pc, #236]	; 13e58 <strspn@plt+0x2f68>
   13d68:	vcmpe.f32	s12, s11
   13d6c:	vmrs	APSR_nzcv, fpscr
   13d70:	ble	13e24 <strspn@plt+0x2f34>
   13d74:	vldr	s10, [pc, #224]	; 13e5c <strspn@plt+0x2f6c>
   13d78:	vcmpe.f32	s12, s10
   13d7c:	vmrs	APSR_nzcv, fpscr
   13d80:	bpl	13e24 <strspn@plt+0x2f34>
   13d84:	vldr	s10, [pc, #212]	; 13e60 <strspn@plt+0x2f70>
   13d88:	vldr	s9, [r2, #12]
   13d8c:	vcmpe.f32	s9, s10
   13d90:	vmrs	APSR_nzcv, fpscr
   13d94:	ble	13e24 <strspn@plt+0x2f34>
   13d98:	vcmpe.f32	s13, #0.0
   13d9c:	vmrs	APSR_nzcv, fpscr
   13da0:	blt	13e24 <strspn@plt+0x2f34>
   13da4:	vadd.f32	s13, s13, s11
   13da8:	vldr	s11, [r2, #4]
   13dac:	vcmpe.f32	s13, s11
   13db0:	vmrs	APSR_nzcv, fpscr
   13db4:	bpl	13e24 <strspn@plt+0x2f34>
   13db8:	vldr	s10, [pc, #164]	; 13e64 <strspn@plt+0x2f74>
   13dbc:	vcmpe.f32	s11, s10
   13dc0:	vmrs	APSR_nzcv, fpscr
   13dc4:	bhi	13e24 <strspn@plt+0x2f34>
   13dc8:	vcmpe.f32	s12, s13
   13dcc:	vmrs	APSR_nzcv, fpscr
   13dd0:	ble	13e24 <strspn@plt+0x2f34>
   13dd4:	ldrb	r3, [r2, #16]
   13dd8:	cmp	r3, #0
   13ddc:	beq	13e44 <strspn@plt+0x2f54>
   13de0:	vmul.f32	s15, s14, s11
   13de4:	vcvt.u32.f32	s15, s15
   13de8:	vmov	r1, s15
   13dec:	mov	r0, r6
   13df0:	bl	13134 <strspn@plt+0x2244>
   13df4:	cmp	r0, #0
   13df8:	bne	13cb0 <strspn@plt+0x2dc0>
   13dfc:	ldr	r0, [r6, #36]	; 0x24
   13e00:	cmp	r0, #0
   13e04:	beq	13e18 <strspn@plt+0x2f28>
   13e08:	ldr	r5, [r0, #4]
   13e0c:	bl	1258c <strspn@plt+0x169c>
   13e10:	subs	r0, r5, #0
   13e14:	bne	13e08 <strspn@plt+0x2f18>
   13e18:	mov	r3, #0
   13e1c:	str	r3, [r6, #36]	; 0x24
   13e20:	b	13cb0 <strspn@plt+0x2dc0>
   13e24:	vldr	s13, [pc, #60]	; 13e68 <strspn@plt+0x2f78>
   13e28:	str	r3, [r6, #20]
   13e2c:	vmul.f32	s13, s14, s13
   13e30:	vcmpe.f32	s15, s13
   13e34:	vmrs	APSR_nzcv, fpscr
   13e38:	bpl	13cb0 <strspn@plt+0x2dc0>
   13e3c:	vldr	s12, [pc, #40]	; 13e6c <strspn@plt+0x2f7c>
   13e40:	vldr	s11, [pc, #28]	; 13e64 <strspn@plt+0x2f74>
   13e44:	vmul.f32	s15, s14, s11
   13e48:	vmul.f32	s15, s15, s12
   13e4c:	vcvt.u32.f32	s15, s15
   13e50:	b	13de8 <strspn@plt+0x2ef8>
   13e54:	bl	10ee4 <abort@plt>
   13e58:	stclcc	12, cr12, [ip, #820]	; 0x334
   13e5c:	svccc	0x00666666
   13e60:	svccc	0x008ccccd
   13e64:	svccc	0x00800000
   13e68:	andeq	r0, r0, r0
   13e6c:	svccc	0x004ccccd
   13e70:	andeq	sl, r1, ip, asr #7
   13e74:	push	{r4, r5, r6, lr}
   13e78:	mov	r4, r0
   13e7c:	ldr	r0, [r0]
   13e80:	mov	r6, r1
   13e84:	bl	1946c <strspn@plt+0x857c>
   13e88:	ldrd	r4, [r4, #8]
   13e8c:	mov	r2, r6
   13e90:	mov	r3, #0
   13e94:	eor	r4, r4, r0
   13e98:	mov	r0, r4
   13e9c:	mov	r1, r5
   13ea0:	bl	19abc <strspn@plt+0x8bcc>
   13ea4:	mov	r0, r2
   13ea8:	pop	{r4, r5, r6, pc}
   13eac:	ldrd	r2, [r1, #8]
   13eb0:	push	{r4, r5, r6, lr}
   13eb4:	ldrd	r4, [r0, #8]
   13eb8:	cmp	r5, r3
   13ebc:	cmpeq	r4, r2
   13ec0:	beq	13ecc <strspn@plt+0x2fdc>
   13ec4:	mov	r0, #0
   13ec8:	pop	{r4, r5, r6, pc}
   13ecc:	ldrd	r4, [r0, #16]
   13ed0:	ldrd	r2, [r1, #16]
   13ed4:	cmp	r5, r3
   13ed8:	cmpeq	r4, r2
   13edc:	bne	13ec4 <strspn@plt+0x2fd4>
   13ee0:	ldr	r1, [r1]
   13ee4:	ldr	r0, [r0]
   13ee8:	bl	10ca4 <strcmp@plt>
   13eec:	clz	r0, r0
   13ef0:	lsr	r0, r0, #5
   13ef4:	pop	{r4, r5, r6, pc}
   13ef8:	push	{r4, lr}
   13efc:	mov	r4, r0
   13f00:	ldr	r0, [r0]
   13f04:	bl	1258c <strspn@plt+0x169c>
   13f08:	mov	r0, r4
   13f0c:	pop	{r4, lr}
   13f10:	b	1258c <strspn@plt+0x169c>
   13f14:	push	{r4, r5, r6, lr}
   13f18:	subs	r4, r0, #0
   13f1c:	beq	13f90 <strspn@plt+0x30a0>
   13f20:	mov	r1, #47	; 0x2f
   13f24:	bl	10ea8 <strrchr@plt>
   13f28:	subs	r5, r0, #0
   13f2c:	beq	13f7c <strspn@plt+0x308c>
   13f30:	add	r6, r5, #1
   13f34:	sub	r3, r6, r4
   13f38:	cmp	r3, #6
   13f3c:	ble	13f7c <strspn@plt+0x308c>
   13f40:	mov	r2, #7
   13f44:	ldr	r1, [pc, #96]	; 13fac <strspn@plt+0x30bc>
   13f48:	sub	r0, r5, #6
   13f4c:	bl	10ed8 <strncmp@plt>
   13f50:	cmp	r0, #0
   13f54:	bne	13f7c <strspn@plt+0x308c>
   13f58:	mov	r2, #3
   13f5c:	ldr	r1, [pc, #76]	; 13fb0 <strspn@plt+0x30c0>
   13f60:	mov	r0, r6
   13f64:	bl	10ed8 <strncmp@plt>
   13f68:	cmp	r0, #0
   13f6c:	movne	r4, r6
   13f70:	ldreq	r3, [pc, #60]	; 13fb4 <strspn@plt+0x30c4>
   13f74:	addeq	r4, r5, #4
   13f78:	streq	r4, [r3]
   13f7c:	ldr	r2, [pc, #52]	; 13fb8 <strspn@plt+0x30c8>
   13f80:	ldr	r3, [pc, #52]	; 13fbc <strspn@plt+0x30cc>
   13f84:	str	r4, [r2]
   13f88:	str	r4, [r3]
   13f8c:	pop	{r4, r5, r6, pc}
   13f90:	ldr	r3, [pc, #40]	; 13fc0 <strspn@plt+0x30d0>
   13f94:	mov	r2, #55	; 0x37
   13f98:	mov	r1, #1
   13f9c:	ldr	r3, [r3]
   13fa0:	ldr	r0, [pc, #28]	; 13fc4 <strspn@plt+0x30d4>
   13fa4:	bl	10d70 <fwrite@plt>
   13fa8:	bl	10ee4 <abort@plt>
   13fac:	andeq	sl, r1, r4, lsl #9
   13fb0:	andeq	sl, r1, ip, lsl #9
   13fb4:	andeq	fp, r2, r8, lsr r1
   13fb8:	andeq	fp, r2, ip, ror #2
   13fbc:	andeq	fp, r2, ip, lsr r1
   13fc0:	andeq	fp, r2, r8, asr #2
   13fc4:	andeq	sl, r1, ip, asr #8
   13fc8:	push	{r4, r5, r6, lr}
   13fcc:	mov	r4, r0
   13fd0:	mov	r5, r1
   13fd4:	bl	194a8 <strspn@plt+0x85b8>
   13fd8:	ldrb	r3, [r0]
   13fdc:	bic	r3, r3, #32
   13fe0:	cmp	r3, #85	; 0x55
   13fe4:	bne	14044 <strspn@plt+0x3154>
   13fe8:	ldrb	r3, [r0, #1]
   13fec:	bic	r3, r3, #32
   13ff0:	cmp	r3, #84	; 0x54
   13ff4:	bne	14080 <strspn@plt+0x3190>
   13ff8:	ldrb	r3, [r0, #2]
   13ffc:	bic	r3, r3, #32
   14000:	cmp	r3, #70	; 0x46
   14004:	bne	14080 <strspn@plt+0x3190>
   14008:	ldrb	r3, [r0, #3]
   1400c:	cmp	r3, #45	; 0x2d
   14010:	bne	14080 <strspn@plt+0x3190>
   14014:	ldrb	r3, [r0, #4]
   14018:	cmp	r3, #56	; 0x38
   1401c:	bne	14080 <strspn@plt+0x3190>
   14020:	ldrb	r3, [r0, #5]
   14024:	cmp	r3, #0
   14028:	bne	14080 <strspn@plt+0x3190>
   1402c:	ldrb	r2, [r4]
   14030:	ldr	r3, [pc, #152]	; 140d0 <strspn@plt+0x31e0>
   14034:	ldr	r0, [pc, #152]	; 140d4 <strspn@plt+0x31e4>
   14038:	cmp	r2, #96	; 0x60
   1403c:	movne	r0, r3
   14040:	pop	{r4, r5, r6, pc}
   14044:	cmp	r3, #71	; 0x47
   14048:	bne	14080 <strspn@plt+0x3190>
   1404c:	ldrb	r3, [r0, #1]
   14050:	bic	r3, r3, #32
   14054:	cmp	r3, #66	; 0x42
   14058:	bne	14080 <strspn@plt+0x3190>
   1405c:	ldrb	r3, [r0, #2]
   14060:	cmp	r3, #49	; 0x31
   14064:	bne	14080 <strspn@plt+0x3190>
   14068:	ldrb	r3, [r0, #3]
   1406c:	cmp	r3, #56	; 0x38
   14070:	bne	14080 <strspn@plt+0x3190>
   14074:	ldrb	r3, [r0, #4]
   14078:	cmp	r3, #48	; 0x30
   1407c:	beq	14094 <strspn@plt+0x31a4>
   14080:	ldr	r3, [pc, #80]	; 140d8 <strspn@plt+0x31e8>
   14084:	cmp	r5, #9
   14088:	ldr	r0, [pc, #76]	; 140dc <strspn@plt+0x31ec>
   1408c:	movne	r0, r3
   14090:	pop	{r4, r5, r6, pc}
   14094:	ldrb	r3, [r0, #5]
   14098:	cmp	r3, #51	; 0x33
   1409c:	bne	14080 <strspn@plt+0x3190>
   140a0:	ldrb	r3, [r0, #6]
   140a4:	cmp	r3, #48	; 0x30
   140a8:	bne	14080 <strspn@plt+0x3190>
   140ac:	ldrb	r3, [r0, #7]
   140b0:	cmp	r3, #0
   140b4:	bne	14080 <strspn@plt+0x3190>
   140b8:	ldrb	r2, [r4]
   140bc:	ldr	r3, [pc, #28]	; 140e0 <strspn@plt+0x31f0>
   140c0:	ldr	r0, [pc, #28]	; 140e4 <strspn@plt+0x31f4>
   140c4:	cmp	r2, #96	; 0x60
   140c8:	movne	r0, r3
   140cc:	pop	{r4, r5, r6, pc}
   140d0:	andeq	sl, r1, r8, ror #9
   140d4:	andeq	sl, r1, r4, ror #9
   140d8:	strdeq	sl, [r1], -r8
   140dc:	strdeq	sl, [r1], -r4
   140e0:	strdeq	sl, [r1], -r0
   140e4:	andeq	sl, r1, ip, ror #9
   140e8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   140ec:	sub	sp, sp, #140	; 0x8c
   140f0:	mov	r9, r1
   140f4:	str	r3, [sp, #24]
   140f8:	mov	r3, #1
   140fc:	mov	sl, r0
   14100:	str	r2, [sp, #44]	; 0x2c
   14104:	str	r3, [sp, #28]
   14108:	bl	10d88 <__ctype_get_mb_cur_max@plt>
   1410c:	ldr	r3, [sp, #180]	; 0xb4
   14110:	mov	fp, r9
   14114:	mov	r9, sl
   14118:	lsr	r3, r3, #1
   1411c:	and	r3, r3, #1
   14120:	str	r3, [sp, #40]	; 0x28
   14124:	ldr	r3, [sp, #180]	; 0xb4
   14128:	mov	r2, #0
   1412c:	and	r3, r3, #4
   14130:	str	r3, [sp, #100]	; 0x64
   14134:	ldr	r3, [sp, #180]	; 0xb4
   14138:	str	r2, [sp, #76]	; 0x4c
   1413c:	and	r3, r3, #1
   14140:	str	r3, [sp, #96]	; 0x60
   14144:	str	r2, [sp, #36]	; 0x24
   14148:	str	r2, [sp, #56]	; 0x38
   1414c:	str	r2, [sp, #68]	; 0x44
   14150:	str	r2, [sp, #72]	; 0x48
   14154:	str	r2, [sp, #84]	; 0x54
   14158:	str	r0, [sp, #80]	; 0x50
   1415c:	ldr	r3, [sp, #176]	; 0xb0
   14160:	cmp	r3, #10
   14164:	ldrls	pc, [pc, r3, lsl #2]
   14168:	b	15340 <strspn@plt+0x4450>
   1416c:	muleq	r1, r8, r1
   14170:			; <UNDEFINED> instruction: 0x000144b8
   14174:	andeq	r4, r1, r0, lsl r6
   14178:	andeq	r4, r1, ip, ror #9
   1417c:	andeq	r4, r1, r4, ror #12
   14180:	andeq	r4, r1, r4, asr #12
   14184:	andeq	r4, r1, ip, lsl #10
   14188:	andeq	r4, r1, r0, lsr r5
   1418c:	andeq	r4, r1, r8, asr r5
   14190:	andeq	r4, r1, r8, asr r5
   14194:	andeq	r4, r1, r8, asr r5
   14198:	mov	r3, #0
   1419c:	ldr	r1, [sp, #56]	; 0x38
   141a0:	ldr	r2, [sp, #176]	; 0xb0
   141a4:	ldr	lr, [sp, #176]	; 0xb0
   141a8:	mov	r8, r3
   141ac:	mov	ip, r3
   141b0:	str	r3, [sp, #40]	; 0x28
   141b4:	mov	r3, r1
   141b8:	cmp	r2, #2
   141bc:	moveq	r3, #0
   141c0:	andne	r3, r3, #1
   141c4:	mov	r0, r3
   141c8:	str	r3, [sp, #92]	; 0x5c
   141cc:	ldr	r3, [sp, #68]	; 0x44
   141d0:	sub	lr, lr, #2
   141d4:	adds	r2, r3, #0
   141d8:	movne	r2, #1
   141dc:	and	r3, r1, ip
   141e0:	and	r3, r2, r3
   141e4:	clz	lr, lr
   141e8:	str	r3, [sp, #88]	; 0x58
   141ec:	lsr	lr, lr, #5
   141f0:	mov	r3, ip
   141f4:	and	r3, r3, lr
   141f8:	mov	sl, #0
   141fc:	and	r0, r2, r0
   14200:	str	r3, [sp, #64]	; 0x40
   14204:	eor	r3, r1, #1
   14208:	str	lr, [sp, #52]	; 0x34
   1420c:	str	r0, [sp, #48]	; 0x30
   14210:	str	r3, [sp, #60]	; 0x3c
   14214:	ldr	r3, [sp, #24]
   14218:	cmn	r3, #1
   1421c:	beq	1474c <strspn@plt+0x385c>
   14220:	subs	r7, r3, sl
   14224:	movne	r7, #1
   14228:	cmp	r7, #0
   1422c:	beq	14764 <strspn@plt+0x3874>
   14230:	ldr	r3, [sp, #48]	; 0x30
   14234:	cmp	r3, #0
   14238:	beq	14ad0 <strspn@plt+0x3be0>
   1423c:	ldr	r2, [sp, #68]	; 0x44
   14240:	ldr	r1, [sp, #24]
   14244:	cmp	r2, #1
   14248:	mov	r3, r2
   1424c:	movls	r3, #0
   14250:	movhi	r3, #1
   14254:	cmn	r1, #1
   14258:	movne	r3, #0
   1425c:	cmp	r3, #0
   14260:	add	r4, sl, r2
   14264:	beq	14274 <strspn@plt+0x3384>
   14268:	ldr	r0, [sp, #44]	; 0x2c
   1426c:	bl	10e24 <strlen@plt>
   14270:	str	r0, [sp, #24]
   14274:	ldr	r3, [sp, #24]
   14278:	cmp	r3, r4
   1427c:	ldr	r3, [sp, #44]	; 0x2c
   14280:	add	r5, r3, sl
   14284:	bcc	14ad8 <strspn@plt+0x3be8>
   14288:	mov	r0, r5
   1428c:	ldr	r2, [sp, #68]	; 0x44
   14290:	ldr	r1, [sp, #72]	; 0x48
   14294:	bl	10d10 <memcmp@plt>
   14298:	cmp	r0, #0
   1429c:	bne	14ad8 <strspn@plt+0x3be8>
   142a0:	ldr	r3, [sp, #40]	; 0x28
   142a4:	cmp	r3, #0
   142a8:	bne	15494 <strspn@plt+0x45a4>
   142ac:	ldrb	r4, [r5]
   142b0:	cmp	r4, #126	; 0x7e
   142b4:	ldrls	pc, [pc, r4, lsl #2]
   142b8:	b	153d0 <strspn@plt+0x44e0>
   142bc:	muleq	r1, r0, r9
   142c0:	ldrdeq	r5, [r1], -r0
   142c4:	ldrdeq	r5, [r1], -r0
   142c8:	ldrdeq	r5, [r1], -r0
   142cc:	ldrdeq	r5, [r1], -r0
   142d0:	ldrdeq	r5, [r1], -r0
   142d4:	ldrdeq	r5, [r1], -r0
   142d8:	andeq	r4, r1, ip, ror r9
   142dc:	andeq	r4, r1, r8, ror #18
   142e0:	andeq	r4, r1, r4, asr #18
   142e4:	andeq	r4, r1, r4, lsr #18
   142e8:	andeq	r4, r1, r4, asr r9
   142ec:	andeq	r4, r1, ip, lsl #17
   142f0:	andeq	r4, r1, r0, asr #21
   142f4:	ldrdeq	r5, [r1], -r0
   142f8:	ldrdeq	r5, [r1], -r0
   142fc:	ldrdeq	r5, [r1], -r0
   14300:	ldrdeq	r5, [r1], -r0
   14304:	ldrdeq	r5, [r1], -r0
   14308:	ldrdeq	r5, [r1], -r0
   1430c:	ldrdeq	r5, [r1], -r0
   14310:	ldrdeq	r5, [r1], -r0
   14314:	ldrdeq	r5, [r1], -r0
   14318:	ldrdeq	r5, [r1], -r0
   1431c:	ldrdeq	r5, [r1], -r0
   14320:	ldrdeq	r5, [r1], -r0
   14324:	ldrdeq	r5, [r1], -r0
   14328:	ldrdeq	r5, [r1], -r0
   1432c:	ldrdeq	r5, [r1], -r0
   14330:	ldrdeq	r5, [r1], -r0
   14334:	ldrdeq	r5, [r1], -r0
   14338:	ldrdeq	r5, [r1], -r0
   1433c:			; <UNDEFINED> instruction: 0x00014ab0
   14340:	muleq	r1, r0, sl
   14344:	muleq	r1, r0, sl
   14348:	andeq	r4, r1, r0, ror sl
   1434c:	muleq	r1, r0, sl
   14350:	andeq	r4, r1, ip, ror r8
   14354:	muleq	r1, r0, sl
   14358:	andeq	r4, r1, r8, asr r8
   1435c:	muleq	r1, r0, sl
   14360:	muleq	r1, r0, sl
   14364:	muleq	r1, r0, sl
   14368:	andeq	r4, r1, ip, ror r8
   1436c:	andeq	r4, r1, ip, ror r8
   14370:	andeq	r4, r1, ip, ror r8
   14374:	andeq	r4, r1, ip, ror r8
   14378:	andeq	r4, r1, ip, ror r8
   1437c:	andeq	r4, r1, ip, ror r8
   14380:	andeq	r4, r1, ip, ror r8
   14384:	andeq	r4, r1, ip, ror r8
   14388:	andeq	r4, r1, ip, ror r8
   1438c:	andeq	r4, r1, ip, ror r8
   14390:	andeq	r4, r1, ip, ror r8
   14394:	andeq	r4, r1, ip, ror r8
   14398:	andeq	r4, r1, ip, ror r8
   1439c:	andeq	r4, r1, ip, ror r8
   143a0:	andeq	r4, r1, ip, ror r8
   143a4:	andeq	r4, r1, ip, ror r8
   143a8:	muleq	r1, r0, sl
   143ac:	muleq	r1, r0, sl
   143b0:	muleq	r1, r0, sl
   143b4:	muleq	r1, r0, sl
   143b8:	andeq	r4, r1, r8, lsl #16
   143bc:	ldrdeq	r5, [r1], -r0
   143c0:	andeq	r4, r1, ip, ror r8
   143c4:	andeq	r4, r1, ip, ror r8
   143c8:	andeq	r4, r1, ip, ror r8
   143cc:	andeq	r4, r1, ip, ror r8
   143d0:	andeq	r4, r1, ip, ror r8
   143d4:	andeq	r4, r1, ip, ror r8
   143d8:	andeq	r4, r1, ip, ror r8
   143dc:	andeq	r4, r1, ip, ror r8
   143e0:	andeq	r4, r1, ip, ror r8
   143e4:	andeq	r4, r1, ip, ror r8
   143e8:	andeq	r4, r1, ip, ror r8
   143ec:	andeq	r4, r1, ip, ror r8
   143f0:	andeq	r4, r1, ip, ror r8
   143f4:	andeq	r4, r1, ip, ror r8
   143f8:	andeq	r4, r1, ip, ror r8
   143fc:	andeq	r4, r1, ip, ror r8
   14400:	andeq	r4, r1, ip, ror r8
   14404:	andeq	r4, r1, ip, ror r8
   14408:	andeq	r4, r1, ip, ror r8
   1440c:	andeq	r4, r1, ip, ror r8
   14410:	andeq	r4, r1, ip, ror r8
   14414:	andeq	r4, r1, ip, ror r8
   14418:	andeq	r4, r1, ip, ror r8
   1441c:	andeq	r4, r1, ip, ror r8
   14420:	andeq	r4, r1, ip, ror r8
   14424:	andeq	r4, r1, ip, ror r8
   14428:	muleq	r1, r0, sl
   1442c:	ldrdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   14430:	andeq	r4, r1, ip, ror r8
   14434:	muleq	r1, r0, sl
   14438:	andeq	r4, r1, ip, ror r8
   1443c:	muleq	r1, r0, sl
   14440:	andeq	r4, r1, ip, ror r8
   14444:	andeq	r4, r1, ip, ror r8
   14448:	andeq	r4, r1, ip, ror r8
   1444c:	andeq	r4, r1, ip, ror r8
   14450:	andeq	r4, r1, ip, ror r8
   14454:	andeq	r4, r1, ip, ror r8
   14458:	andeq	r4, r1, ip, ror r8
   1445c:	andeq	r4, r1, ip, ror r8
   14460:	andeq	r4, r1, ip, ror r8
   14464:	andeq	r4, r1, ip, ror r8
   14468:	andeq	r4, r1, ip, ror r8
   1446c:	andeq	r4, r1, ip, ror r8
   14470:	andeq	r4, r1, ip, ror r8
   14474:	andeq	r4, r1, ip, ror r8
   14478:	andeq	r4, r1, ip, ror r8
   1447c:	andeq	r4, r1, ip, ror r8
   14480:	andeq	r4, r1, ip, ror r8
   14484:	andeq	r4, r1, ip, ror r8
   14488:	andeq	r4, r1, ip, ror r8
   1448c:	andeq	r4, r1, ip, ror r8
   14490:	andeq	r4, r1, ip, ror r8
   14494:	andeq	r4, r1, ip, ror r8
   14498:	andeq	r4, r1, ip, ror r8
   1449c:	andeq	r4, r1, ip, ror r8
   144a0:	andeq	r4, r1, ip, ror r8
   144a4:	andeq	r4, r1, ip, ror r8
   144a8:	andeq	r4, r1, ip, lsl #13
   144ac:	muleq	r1, r0, sl
   144b0:	andeq	r4, r1, ip, lsl #13
   144b4:	andeq	r4, r1, r0, ror sl
   144b8:	mov	r3, #1
   144bc:	str	r3, [sp, #40]	; 0x28
   144c0:	str	r3, [sp, #68]	; 0x44
   144c4:	mov	r8, #0
   144c8:	ldr	r3, [pc, #4056]	; 154a8 <strspn@plt+0x45b8>
   144cc:	str	r3, [sp, #72]	; 0x48
   144d0:	mov	r3, #2
   144d4:	str	r3, [sp, #176]	; 0xb0
   144d8:	ldr	r1, [sp, #56]	; 0x38
   144dc:	mov	r2, r3
   144e0:	ldr	ip, [sp, #40]	; 0x28
   144e4:	mov	lr, r3
   144e8:	b	141b4 <strspn@plt+0x32c4>
   144ec:	mov	r3, #1
   144f0:	str	r3, [sp, #56]	; 0x38
   144f4:	str	r3, [sp, #68]	; 0x44
   144f8:	str	r3, [sp, #40]	; 0x28
   144fc:	ldr	r3, [pc, #4004]	; 154a8 <strspn@plt+0x45b8>
   14500:	mov	r8, #0
   14504:	str	r3, [sp, #72]	; 0x48
   14508:	b	144d0 <strspn@plt+0x35e0>
   1450c:	mov	r3, #1
   14510:	str	r3, [sp, #56]	; 0x38
   14514:	str	r3, [sp, #68]	; 0x44
   14518:	str	r3, [sp, #40]	; 0x28
   1451c:	ldr	r3, [pc, #3976]	; 154ac <strspn@plt+0x45bc>
   14520:	mov	r8, #0
   14524:	str	r3, [sp, #72]	; 0x48
   14528:	mov	r3, #5
   1452c:	b	144d4 <strspn@plt+0x35e4>
   14530:	mov	r3, #0
   14534:	str	r3, [sp, #40]	; 0x28
   14538:	mov	r3, #1
   1453c:	str	r3, [sp, #56]	; 0x38
   14540:	mov	r8, #0
   14544:	mov	r1, r3
   14548:	ldr	r2, [sp, #176]	; 0xb0
   1454c:	ldr	ip, [sp, #40]	; 0x28
   14550:	ldr	lr, [sp, #176]	; 0xb0
   14554:	b	141b4 <strspn@plt+0x32c4>
   14558:	ldr	r3, [sp, #176]	; 0xb0
   1455c:	cmp	r3, #10
   14560:	beq	145a4 <strspn@plt+0x36b4>
   14564:	mov	r2, #5
   14568:	ldr	r1, [pc, #3904]	; 154b0 <strspn@plt+0x45c0>
   1456c:	mov	r0, #0
   14570:	bl	10d28 <dcgettext@plt>
   14574:	ldr	r2, [pc, #3892]	; 154b0 <strspn@plt+0x45c0>
   14578:	cmp	r0, r2
   1457c:	str	r0, [sp, #188]	; 0xbc
   14580:	beq	1563c <strspn@plt+0x474c>
   14584:	mov	r2, #5
   14588:	ldr	r1, [pc, #3864]	; 154a8 <strspn@plt+0x45b8>
   1458c:	mov	r0, #0
   14590:	bl	10d28 <dcgettext@plt>
   14594:	ldr	r2, [pc, #3852]	; 154a8 <strspn@plt+0x45b8>
   14598:	cmp	r0, r2
   1459c:	str	r0, [sp, #192]	; 0xc0
   145a0:	beq	1562c <strspn@plt+0x473c>
   145a4:	ldr	r8, [sp, #40]	; 0x28
   145a8:	cmp	r8, #0
   145ac:	movne	r8, #0
   145b0:	bne	145e0 <strspn@plt+0x36f0>
   145b4:	ldr	r3, [sp, #188]	; 0xbc
   145b8:	ldrb	r3, [r3]
   145bc:	cmp	r3, #0
   145c0:	beq	145e0 <strspn@plt+0x36f0>
   145c4:	ldr	r2, [sp, #188]	; 0xbc
   145c8:	cmp	fp, r8
   145cc:	strbhi	r3, [r9, r8]
   145d0:	ldrb	r3, [r2, #1]!
   145d4:	add	r8, r8, #1
   145d8:	cmp	r3, #0
   145dc:	bne	145c8 <strspn@plt+0x36d8>
   145e0:	ldr	r0, [sp, #192]	; 0xc0
   145e4:	bl	10e24 <strlen@plt>
   145e8:	ldr	r3, [sp, #192]	; 0xc0
   145ec:	ldr	r2, [sp, #176]	; 0xb0
   145f0:	str	r3, [sp, #72]	; 0x48
   145f4:	mov	r3, #1
   145f8:	str	r3, [sp, #56]	; 0x38
   145fc:	mov	r1, r3
   14600:	ldr	ip, [sp, #40]	; 0x28
   14604:	ldr	lr, [sp, #176]	; 0xb0
   14608:	str	r0, [sp, #68]	; 0x44
   1460c:	b	141b4 <strspn@plt+0x32c4>
   14610:	ldr	r3, [sp, #40]	; 0x28
   14614:	cmp	r3, #0
   14618:	beq	152c0 <strspn@plt+0x43d0>
   1461c:	mov	r3, #1
   14620:	str	r3, [sp, #68]	; 0x44
   14624:	ldr	r3, [pc, #3708]	; 154a8 <strspn@plt+0x45b8>
   14628:	str	r3, [sp, #72]	; 0x48
   1462c:	mov	r8, #0
   14630:	ldr	r1, [sp, #56]	; 0x38
   14634:	ldr	r2, [sp, #176]	; 0xb0
   14638:	ldr	ip, [sp, #40]	; 0x28
   1463c:	ldr	lr, [sp, #176]	; 0xb0
   14640:	b	141b4 <strspn@plt+0x32c4>
   14644:	ldr	r3, [sp, #40]	; 0x28
   14648:	cmp	r3, #0
   1464c:	beq	15344 <strspn@plt+0x4454>
   14650:	str	r3, [sp, #56]	; 0x38
   14654:	mov	r3, #1
   14658:	str	r3, [sp, #68]	; 0x44
   1465c:	ldr	r3, [pc, #3656]	; 154ac <strspn@plt+0x45bc>
   14660:	b	14628 <strspn@plt+0x3738>
   14664:	ldr	r3, [sp, #40]	; 0x28
   14668:	cmp	r3, #0
   1466c:	mov	r3, #1
   14670:	streq	r3, [sp, #56]	; 0x38
   14674:	beq	152c0 <strspn@plt+0x43d0>
   14678:	str	r3, [sp, #68]	; 0x44
   1467c:	ldr	r3, [pc, #3620]	; 154a8 <strspn@plt+0x45b8>
   14680:	mov	r8, #0
   14684:	str	r3, [sp, #72]	; 0x48
   14688:	b	144d0 <strspn@plt+0x35e0>
   1468c:	ldr	r3, [sp, #24]
   14690:	ldr	r6, [sp, #48]	; 0x30
   14694:	cmn	r3, #1
   14698:	beq	14cf4 <strspn@plt+0x3e04>
   1469c:	subs	r3, r3, #1
   146a0:	movne	r3, #1
   146a4:	cmp	r3, #0
   146a8:	beq	14a74 <strspn@plt+0x3b84>
   146ac:	ldr	r1, [sp, #52]	; 0x34
   146b0:	mov	r7, r3
   146b4:	mov	r3, #0
   146b8:	str	r3, [sp, #32]
   146bc:	ldr	r3, [sp, #60]	; 0x3c
   146c0:	orr	r2, r1, r3
   146c4:	ldr	r3, [sp, #40]	; 0x28
   146c8:	eor	r2, r2, #1
   146cc:	orr	r2, r3, r2
   146d0:	tst	r2, #255	; 0xff
   146d4:	bne	14ff8 <strspn@plt+0x4108>
   146d8:	cmp	r6, #0
   146dc:	bne	148b8 <strspn@plt+0x39c8>
   146e0:	ldr	r3, [sp, #36]	; 0x24
   146e4:	add	sl, sl, #1
   146e8:	and	r3, r3, r7
   146ec:	uxtb	r6, r3
   146f0:	cmp	r6, #0
   146f4:	beq	14720 <strspn@plt+0x3830>
   146f8:	cmp	fp, r8
   146fc:	movhi	r3, #39	; 0x27
   14700:	strbhi	r3, [r9, r8]
   14704:	add	r3, r8, #1
   14708:	cmp	fp, r3
   1470c:	movhi	r2, #39	; 0x27
   14710:	add	r8, r8, #2
   14714:	strbhi	r2, [r9, r3]
   14718:	mov	r3, #0
   1471c:	str	r3, [sp, #36]	; 0x24
   14720:	ldr	r2, [sp, #32]
   14724:	cmp	r8, fp
   14728:	ldr	r3, [sp, #28]
   1472c:	strbcc	r4, [r9, r8]
   14730:	cmp	r2, #0
   14734:	moveq	r3, #0
   14738:	str	r3, [sp, #28]
   1473c:	ldr	r3, [sp, #24]
   14740:	add	r8, r8, #1
   14744:	cmn	r3, #1
   14748:	bne	14220 <strspn@plt+0x3330>
   1474c:	ldr	r3, [sp, #44]	; 0x2c
   14750:	ldrb	r3, [r3, sl]
   14754:	adds	r7, r3, #0
   14758:	movne	r7, #1
   1475c:	cmp	r7, #0
   14760:	bne	14230 <strspn@plt+0x3340>
   14764:	ldr	r3, [sp, #64]	; 0x40
   14768:	cmp	r8, #0
   1476c:	movne	r3, #0
   14770:	andeq	r3, r3, #1
   14774:	cmp	r3, #0
   14778:	str	r3, [sp, #64]	; 0x40
   1477c:	bne	15220 <strspn@plt+0x4330>
   14780:	ldr	r3, [sp, #40]	; 0x28
   14784:	ldr	r2, [sp, #52]	; 0x34
   14788:	eor	r3, r3, #1
   1478c:	ands	r2, r2, r3
   14790:	beq	1564c <strspn@plt+0x475c>
   14794:	ldr	r3, [sp, #76]	; 0x4c
   14798:	cmp	r3, #0
   1479c:	beq	1561c <strspn@plt+0x472c>
   147a0:	ldr	r3, [sp, #28]
   147a4:	cmp	r3, #0
   147a8:	bne	155d8 <strspn@plt+0x46e8>
   147ac:	ldr	r2, [sp, #84]	; 0x54
   147b0:	clz	r3, fp
   147b4:	cmp	r2, #0
   147b8:	lsr	r3, r3, #5
   147bc:	moveq	r3, #0
   147c0:	cmp	r3, #0
   147c4:	beq	15578 <strspn@plt+0x4688>
   147c8:	mov	fp, r2
   147cc:	str	r3, [sp, #76]	; 0x4c
   147d0:	b	1415c <strspn@plt+0x326c>
   147d4:	ldr	r3, [sp, #176]	; 0xb0
   147d8:	ldr	r6, [sp, #48]	; 0x30
   147dc:	cmp	r3, #2
   147e0:	beq	14d18 <strspn@plt+0x3e28>
   147e4:	ldr	r3, [sp, #88]	; 0x58
   147e8:	cmp	r3, #0
   147ec:	beq	1529c <strspn@plt+0x43ac>
   147f0:	mov	r3, #0
   147f4:	add	sl, sl, #1
   147f8:	ldr	r6, [sp, #36]	; 0x24
   147fc:	str	r3, [sp, #32]
   14800:	mov	r4, #92	; 0x5c
   14804:	b	146f0 <strspn@plt+0x3800>
   14808:	ldr	r3, [sp, #176]	; 0xb0
   1480c:	ldr	r6, [sp, #48]	; 0x30
   14810:	cmp	r3, #2
   14814:	beq	14d48 <strspn@plt+0x3e58>
   14818:	cmp	r3, #5
   1481c:	bne	152ac <strspn@plt+0x43bc>
   14820:	ldr	r3, [sp, #100]	; 0x64
   14824:	cmp	r3, #0
   14828:	beq	15310 <strspn@plt+0x4420>
   1482c:	ldr	r2, [sp, #24]
   14830:	add	r3, sl, #2
   14834:	cmp	r2, r3
   14838:	bls	14848 <strspn@plt+0x3958>
   1483c:	ldrb	r4, [r5, #1]
   14840:	cmp	r4, #63	; 0x3f
   14844:	beq	154b8 <strspn@plt+0x45c8>
   14848:	mov	r1, #0
   1484c:	str	r1, [sp, #32]
   14850:	mov	r4, #63	; 0x3f
   14854:	b	146bc <strspn@plt+0x37cc>
   14858:	ldr	r3, [sp, #176]	; 0xb0
   1485c:	ldr	r6, [sp, #48]	; 0x30
   14860:	cmp	r3, #2
   14864:	beq	14d74 <strspn@plt+0x3e84>
   14868:	str	r7, [sp, #32]
   1486c:	str	r7, [sp, #76]	; 0x4c
   14870:	mov	r1, #0
   14874:	mov	r4, #39	; 0x27
   14878:	b	146bc <strspn@plt+0x37cc>
   1487c:	ldr	r6, [sp, #48]	; 0x30
   14880:	ldr	r1, [sp, #52]	; 0x34
   14884:	str	r7, [sp, #32]
   14888:	b	146bc <strspn@plt+0x37cc>
   1488c:	ldr	r6, [sp, #48]	; 0x30
   14890:	ldr	r1, [sp, #52]	; 0x34
   14894:	mov	r4, #12
   14898:	mov	r3, #102	; 0x66
   1489c:	ldr	r2, [sp, #56]	; 0x38
   148a0:	cmp	r2, #0
   148a4:	streq	r2, [sp, #32]
   148a8:	beq	146bc <strspn@plt+0x37cc>
   148ac:	mov	r4, r3
   148b0:	mov	r3, #0
   148b4:	str	r3, [sp, #32]
   148b8:	ldr	r3, [sp, #40]	; 0x28
   148bc:	cmp	r3, #0
   148c0:	bne	15030 <strspn@plt+0x4140>
   148c4:	ldr	r3, [sp, #36]	; 0x24
   148c8:	eor	r3, r3, #1
   148cc:	and	r3, r3, r1
   148d0:	ands	r3, r3, #255	; 0xff
   148d4:	beq	1490c <strspn@plt+0x3a1c>
   148d8:	cmp	fp, r8
   148dc:	movhi	r2, #39	; 0x27
   148e0:	strbhi	r2, [r9, r8]
   148e4:	add	r2, r8, #1
   148e8:	cmp	fp, r2
   148ec:	movhi	r1, #36	; 0x24
   148f0:	strbhi	r1, [r9, r2]
   148f4:	add	r2, r8, #2
   148f8:	cmp	fp, r2
   148fc:	add	r8, r8, #3
   14900:	movhi	r1, #39	; 0x27
   14904:	strbhi	r1, [r9, r2]
   14908:	str	r3, [sp, #36]	; 0x24
   1490c:	cmp	fp, r8
   14910:	movhi	r3, #92	; 0x5c
   14914:	strbhi	r3, [r9, r8]
   14918:	add	sl, sl, #1
   1491c:	add	r8, r8, #1
   14920:	b	14720 <strspn@plt+0x3830>
   14924:	ldr	r6, [sp, #48]	; 0x30
   14928:	mov	r4, #10
   1492c:	mov	r3, #110	; 0x6e
   14930:	ldr	r2, [sp, #64]	; 0x40
   14934:	cmp	r2, #0
   14938:	bne	153b8 <strspn@plt+0x44c8>
   1493c:	ldr	r1, [sp, #52]	; 0x34
   14940:	b	1489c <strspn@plt+0x39ac>
   14944:	ldr	r6, [sp, #48]	; 0x30
   14948:	ldr	r1, [sp, #52]	; 0x34
   1494c:	mov	r3, #116	; 0x74
   14950:	b	1489c <strspn@plt+0x39ac>
   14954:	ldr	r6, [sp, #48]	; 0x30
   14958:	ldr	r1, [sp, #52]	; 0x34
   1495c:	mov	r4, #11
   14960:	mov	r3, #118	; 0x76
   14964:	b	1489c <strspn@plt+0x39ac>
   14968:	ldr	r6, [sp, #48]	; 0x30
   1496c:	ldr	r1, [sp, #52]	; 0x34
   14970:	mov	r4, #8
   14974:	mov	r3, #98	; 0x62
   14978:	b	1489c <strspn@plt+0x39ac>
   1497c:	ldr	r6, [sp, #48]	; 0x30
   14980:	ldr	r1, [sp, #52]	; 0x34
   14984:	mov	r4, #7
   14988:	mov	r3, #97	; 0x61
   1498c:	b	1489c <strspn@plt+0x39ac>
   14990:	ldr	r3, [sp, #56]	; 0x38
   14994:	ldr	r6, [sp, #48]	; 0x30
   14998:	cmp	r3, #0
   1499c:	beq	14e60 <strspn@plt+0x3f70>
   149a0:	ldr	r3, [sp, #40]	; 0x28
   149a4:	cmp	r3, #0
   149a8:	bne	15494 <strspn@plt+0x45a4>
   149ac:	ldr	r3, [sp, #36]	; 0x24
   149b0:	ldr	r2, [sp, #52]	; 0x34
   149b4:	eor	r3, r3, #1
   149b8:	ands	r3, r2, r3
   149bc:	moveq	r2, r8
   149c0:	beq	149f8 <strspn@plt+0x3b08>
   149c4:	cmp	fp, r8
   149c8:	movhi	r2, #39	; 0x27
   149cc:	strbhi	r2, [r9, r8]
   149d0:	add	r2, r8, #1
   149d4:	cmp	fp, r2
   149d8:	movhi	r1, #36	; 0x24
   149dc:	strbhi	r1, [r9, r2]
   149e0:	add	r2, r8, #2
   149e4:	cmp	fp, r2
   149e8:	movhi	r1, #39	; 0x27
   149ec:	strbhi	r1, [r9, r2]
   149f0:	add	r2, r8, #3
   149f4:	str	r3, [sp, #36]	; 0x24
   149f8:	cmp	fp, r2
   149fc:	movhi	r3, #92	; 0x5c
   14a00:	strbhi	r3, [r9, r2]
   14a04:	ldr	r3, [sp, #92]	; 0x5c
   14a08:	add	r8, r2, #1
   14a0c:	cmp	r3, #0
   14a10:	beq	15394 <strspn@plt+0x44a4>
   14a14:	ldr	r1, [sp, #24]
   14a18:	add	r3, sl, #1
   14a1c:	cmp	r1, r3
   14a20:	bls	14a58 <strspn@plt+0x3b68>
   14a24:	ldr	r1, [sp, #44]	; 0x2c
   14a28:	ldrb	r3, [r1, r3]
   14a2c:	sub	r3, r3, #48	; 0x30
   14a30:	cmp	r3, #9
   14a34:	bhi	14a58 <strspn@plt+0x3b68>
   14a38:	cmp	fp, r8
   14a3c:	movhi	r3, #48	; 0x30
   14a40:	strbhi	r3, [r9, r8]
   14a44:	add	r3, r2, #2
   14a48:	cmp	fp, r3
   14a4c:	add	r8, r2, #3
   14a50:	movhi	r1, #48	; 0x30
   14a54:	strbhi	r1, [r9, r3]
   14a58:	ldr	r3, [sp, #40]	; 0x28
   14a5c:	ldr	r1, [sp, #52]	; 0x34
   14a60:	mov	r7, r3
   14a64:	str	r3, [sp, #32]
   14a68:	mov	r4, #48	; 0x30
   14a6c:	b	146bc <strspn@plt+0x37cc>
   14a70:	ldr	r6, [sp, #48]	; 0x30
   14a74:	cmp	sl, #0
   14a78:	streq	r7, [sp, #32]
   14a7c:	beq	14a9c <strspn@plt+0x3bac>
   14a80:	mov	r3, #0
   14a84:	ldr	r1, [sp, #52]	; 0x34
   14a88:	str	r3, [sp, #32]
   14a8c:	b	146bc <strspn@plt+0x37cc>
   14a90:	ldr	r6, [sp, #48]	; 0x30
   14a94:	mov	r3, #0
   14a98:	str	r3, [sp, #32]
   14a9c:	ldr	r3, [sp, #64]	; 0x40
   14aa0:	cmp	r3, #0
   14aa4:	bne	15220 <strspn@plt+0x4330>
   14aa8:	ldr	r1, [sp, #52]	; 0x34
   14aac:	b	146bc <strspn@plt+0x37cc>
   14ab0:	ldr	r3, [sp, #48]	; 0x30
   14ab4:	mov	r6, r3
   14ab8:	str	r3, [sp, #32]
   14abc:	b	14a9c <strspn@plt+0x3bac>
   14ac0:	ldr	r6, [sp, #48]	; 0x30
   14ac4:	mov	r4, #13
   14ac8:	mov	r3, #114	; 0x72
   14acc:	b	14930 <strspn@plt+0x3a40>
   14ad0:	ldr	r3, [sp, #44]	; 0x2c
   14ad4:	add	r5, r3, sl
   14ad8:	ldrb	r4, [r5]
   14adc:	cmp	r4, #126	; 0x7e
   14ae0:	ldrls	pc, [pc, r4, lsl #2]
   14ae4:	b	14e80 <strspn@plt+0x3f90>
   14ae8:	andeq	r4, r1, r0, asr lr
   14aec:	andeq	r4, r1, r0, lsl #29
   14af0:	andeq	r4, r1, r0, lsl #29
   14af4:	andeq	r4, r1, r0, lsl #29
   14af8:	andeq	r4, r1, r0, lsl #29
   14afc:	andeq	r4, r1, r0, lsl #29
   14b00:	andeq	r4, r1, r0, lsl #29
   14b04:	andeq	r4, r1, r8, asr #28
   14b08:	andeq	r4, r1, r0, asr #28
   14b0c:	andeq	r4, r1, r4, lsr lr
   14b10:	andeq	r4, r1, ip, lsr #28
   14b14:	andeq	r4, r1, r4, lsr #28
   14b18:	andeq	r4, r1, ip, lsl lr
   14b1c:	andeq	r4, r1, r4, lsl lr
   14b20:	andeq	r4, r1, r0, lsl #29
   14b24:	andeq	r4, r1, r0, lsl #29
   14b28:	andeq	r4, r1, r0, lsl #29
   14b2c:	andeq	r4, r1, r0, lsl #29
   14b30:	andeq	r4, r1, r0, lsl #29
   14b34:	andeq	r4, r1, r0, lsl #29
   14b38:	andeq	r4, r1, r0, lsl #29
   14b3c:	andeq	r4, r1, r0, lsl #29
   14b40:	andeq	r4, r1, r0, lsl #29
   14b44:	andeq	r4, r1, r0, lsl #29
   14b48:	andeq	r4, r1, r0, lsl #29
   14b4c:	andeq	r4, r1, r0, lsl #29
   14b50:	andeq	r4, r1, r0, lsl #29
   14b54:	andeq	r4, r1, r0, lsl #29
   14b58:	andeq	r4, r1, r0, lsl #29
   14b5c:	andeq	r4, r1, r0, lsl #29
   14b60:	andeq	r4, r1, r0, lsl #29
   14b64:	andeq	r4, r1, r0, lsl #29
   14b68:	andeq	r4, r1, r8, lsl #28
   14b6c:	andeq	r4, r1, r0, lsl #28
   14b70:	andeq	r4, r1, r0, lsl #28
   14b74:	strdeq	r4, [r1], -r8
   14b78:	andeq	r4, r1, r0, lsl #28
   14b7c:	strdeq	r4, [r1], -r0
   14b80:	andeq	r4, r1, r0, lsl #28
   14b84:	andeq	r4, r1, r4, ror #26
   14b88:	andeq	r4, r1, r0, lsl #28
   14b8c:	andeq	r4, r1, r0, lsl #28
   14b90:	andeq	r4, r1, r0, lsl #28
   14b94:	strdeq	r4, [r1], -r0
   14b98:	strdeq	r4, [r1], -r0
   14b9c:	strdeq	r4, [r1], -r0
   14ba0:	strdeq	r4, [r1], -r0
   14ba4:	strdeq	r4, [r1], -r0
   14ba8:	strdeq	r4, [r1], -r0
   14bac:	strdeq	r4, [r1], -r0
   14bb0:	strdeq	r4, [r1], -r0
   14bb4:	strdeq	r4, [r1], -r0
   14bb8:	strdeq	r4, [r1], -r0
   14bbc:	strdeq	r4, [r1], -r0
   14bc0:	strdeq	r4, [r1], -r0
   14bc4:	strdeq	r4, [r1], -r0
   14bc8:	strdeq	r4, [r1], -r0
   14bcc:	strdeq	r4, [r1], -r0
   14bd0:	strdeq	r4, [r1], -r0
   14bd4:	andeq	r4, r1, r0, lsl #28
   14bd8:	andeq	r4, r1, r0, lsl #28
   14bdc:	andeq	r4, r1, r0, lsl #28
   14be0:	andeq	r4, r1, r0, lsl #28
   14be4:	andeq	r4, r1, r8, lsr sp
   14be8:	andeq	r4, r1, r0, lsl #29
   14bec:	strdeq	r4, [r1], -r0
   14bf0:	strdeq	r4, [r1], -r0
   14bf4:	strdeq	r4, [r1], -r0
   14bf8:	strdeq	r4, [r1], -r0
   14bfc:	strdeq	r4, [r1], -r0
   14c00:	strdeq	r4, [r1], -r0
   14c04:	strdeq	r4, [r1], -r0
   14c08:	strdeq	r4, [r1], -r0
   14c0c:	strdeq	r4, [r1], -r0
   14c10:	strdeq	r4, [r1], -r0
   14c14:	strdeq	r4, [r1], -r0
   14c18:	strdeq	r4, [r1], -r0
   14c1c:	strdeq	r4, [r1], -r0
   14c20:	strdeq	r4, [r1], -r0
   14c24:	strdeq	r4, [r1], -r0
   14c28:	strdeq	r4, [r1], -r0
   14c2c:	strdeq	r4, [r1], -r0
   14c30:	strdeq	r4, [r1], -r0
   14c34:	strdeq	r4, [r1], -r0
   14c38:	strdeq	r4, [r1], -r0
   14c3c:	strdeq	r4, [r1], -r0
   14c40:	strdeq	r4, [r1], -r0
   14c44:	strdeq	r4, [r1], -r0
   14c48:	strdeq	r4, [r1], -r0
   14c4c:	strdeq	r4, [r1], -r0
   14c50:	strdeq	r4, [r1], -r0
   14c54:	andeq	r4, r1, r0, lsl #28
   14c58:	andeq	r4, r1, r8, lsl #26
   14c5c:	strdeq	r4, [r1], -r0
   14c60:	andeq	r4, r1, r0, lsl #28
   14c64:	strdeq	r4, [r1], -r0
   14c68:	andeq	r4, r1, r0, lsl #28
   14c6c:	strdeq	r4, [r1], -r0
   14c70:	strdeq	r4, [r1], -r0
   14c74:	strdeq	r4, [r1], -r0
   14c78:	strdeq	r4, [r1], -r0
   14c7c:	strdeq	r4, [r1], -r0
   14c80:	strdeq	r4, [r1], -r0
   14c84:	strdeq	r4, [r1], -r0
   14c88:	strdeq	r4, [r1], -r0
   14c8c:	strdeq	r4, [r1], -r0
   14c90:	strdeq	r4, [r1], -r0
   14c94:	strdeq	r4, [r1], -r0
   14c98:	strdeq	r4, [r1], -r0
   14c9c:	strdeq	r4, [r1], -r0
   14ca0:	strdeq	r4, [r1], -r0
   14ca4:	strdeq	r4, [r1], -r0
   14ca8:	strdeq	r4, [r1], -r0
   14cac:	strdeq	r4, [r1], -r0
   14cb0:	strdeq	r4, [r1], -r0
   14cb4:	strdeq	r4, [r1], -r0
   14cb8:	strdeq	r4, [r1], -r0
   14cbc:	strdeq	r4, [r1], -r0
   14cc0:	strdeq	r4, [r1], -r0
   14cc4:	strdeq	r4, [r1], -r0
   14cc8:	strdeq	r4, [r1], -r0
   14ccc:	strdeq	r4, [r1], -r0
   14cd0:	strdeq	r4, [r1], -r0
   14cd4:	andeq	r4, r1, r4, ror #25
   14cd8:	andeq	r4, r1, r0, lsl #28
   14cdc:	andeq	r4, r1, r4, ror #25
   14ce0:	strdeq	r4, [r1], -r8
   14ce4:	ldr	r3, [sp, #24]
   14ce8:	mov	r6, #0
   14cec:	cmn	r3, #1
   14cf0:	bne	1469c <strspn@plt+0x37ac>
   14cf4:	ldr	r3, [sp, #44]	; 0x2c
   14cf8:	ldrb	r3, [r3, #1]
   14cfc:	adds	r3, r3, #0
   14d00:	movne	r3, #1
   14d04:	b	146a4 <strspn@plt+0x37b4>
   14d08:	ldr	r3, [sp, #176]	; 0xb0
   14d0c:	mov	r6, #0
   14d10:	cmp	r3, #2
   14d14:	bne	147e4 <strspn@plt+0x38f4>
   14d18:	ldr	r3, [sp, #64]	; 0x40
   14d1c:	cmp	r3, #0
   14d20:	bne	15558 <strspn@plt+0x4668>
   14d24:	add	sl, sl, #1
   14d28:	ldr	r6, [sp, #36]	; 0x24
   14d2c:	str	r3, [sp, #32]
   14d30:	mov	r4, #92	; 0x5c
   14d34:	b	146f0 <strspn@plt+0x3800>
   14d38:	ldr	r3, [sp, #176]	; 0xb0
   14d3c:	mov	r6, #0
   14d40:	cmp	r3, #2
   14d44:	bne	14818 <strspn@plt+0x3928>
   14d48:	ldr	r3, [sp, #40]	; 0x28
   14d4c:	cmp	r3, #0
   14d50:	bne	15034 <strspn@plt+0x4144>
   14d54:	mov	r1, r7
   14d58:	str	r3, [sp, #32]
   14d5c:	mov	r4, #63	; 0x3f
   14d60:	b	146bc <strspn@plt+0x37cc>
   14d64:	ldr	r3, [sp, #176]	; 0xb0
   14d68:	mov	r6, #0
   14d6c:	cmp	r3, #2
   14d70:	bne	14868 <strspn@plt+0x3978>
   14d74:	ldr	r3, [sp, #64]	; 0x40
   14d78:	cmp	r3, #0
   14d7c:	bne	15558 <strspn@plt+0x4668>
   14d80:	ldr	r2, [sp, #84]	; 0x54
   14d84:	adds	r3, fp, #0
   14d88:	movne	r3, #1
   14d8c:	cmp	r2, #0
   14d90:	movne	r3, #0
   14d94:	cmp	r3, #0
   14d98:	strne	fp, [sp, #84]	; 0x54
   14d9c:	movne	fp, #0
   14da0:	bne	14dd0 <strspn@plt+0x3ee0>
   14da4:	cmp	fp, r8
   14da8:	movhi	r3, #39	; 0x27
   14dac:	strbhi	r3, [r9, r8]
   14db0:	add	r3, r8, #1
   14db4:	cmp	fp, r3
   14db8:	movhi	r2, #92	; 0x5c
   14dbc:	strbhi	r2, [r9, r3]
   14dc0:	add	r3, r8, #2
   14dc4:	cmp	fp, r3
   14dc8:	movhi	r2, #39	; 0x27
   14dcc:	strbhi	r2, [r9, r3]
   14dd0:	ldr	r3, [sp, #64]	; 0x40
   14dd4:	add	r8, r8, #3
   14dd8:	mov	r1, r7
   14ddc:	str	r7, [sp, #32]
   14de0:	str	r7, [sp, #76]	; 0x4c
   14de4:	str	r3, [sp, #36]	; 0x24
   14de8:	mov	r4, #39	; 0x27
   14dec:	b	146bc <strspn@plt+0x37cc>
   14df0:	mov	r6, #0
   14df4:	b	14880 <strspn@plt+0x3990>
   14df8:	mov	r6, #0
   14dfc:	b	14a74 <strspn@plt+0x3b84>
   14e00:	mov	r6, #0
   14e04:	b	14a94 <strspn@plt+0x3ba4>
   14e08:	str	r7, [sp, #32]
   14e0c:	mov	r6, #0
   14e10:	b	14a9c <strspn@plt+0x3bac>
   14e14:	mov	r6, #0
   14e18:	b	14ac4 <strspn@plt+0x3bd4>
   14e1c:	mov	r6, #0
   14e20:	b	14890 <strspn@plt+0x39a0>
   14e24:	mov	r6, #0
   14e28:	b	14958 <strspn@plt+0x3a68>
   14e2c:	mov	r6, #0
   14e30:	b	14928 <strspn@plt+0x3a38>
   14e34:	mov	r6, #0
   14e38:	mov	r3, #116	; 0x74
   14e3c:	b	14930 <strspn@plt+0x3a40>
   14e40:	mov	r6, #0
   14e44:	b	1496c <strspn@plt+0x3a7c>
   14e48:	mov	r6, #0
   14e4c:	b	14980 <strspn@plt+0x3a90>
   14e50:	ldr	r3, [sp, #56]	; 0x38
   14e54:	mov	r6, #0
   14e58:	cmp	r3, #0
   14e5c:	bne	149a0 <strspn@plt+0x3ab0>
   14e60:	ldr	r3, [sp, #96]	; 0x60
   14e64:	cmp	r3, #0
   14e68:	addne	sl, sl, #1
   14e6c:	bne	14214 <strspn@plt+0x3324>
   14e70:	ldr	r1, [sp, #52]	; 0x34
   14e74:	str	r3, [sp, #32]
   14e78:	mov	r4, r3
   14e7c:	b	146bc <strspn@plt+0x37cc>
   14e80:	mov	r6, #0
   14e84:	ldr	r3, [sp, #80]	; 0x50
   14e88:	cmp	r3, #1
   14e8c:	bne	1507c <strspn@plt+0x418c>
   14e90:	bl	10e00 <__ctype_b_loc@plt>
   14e94:	ldr	r2, [sp, #80]	; 0x50
   14e98:	sxth	r3, r4
   14e9c:	mov	r1, r2
   14ea0:	lsl	r3, r3, #1
   14ea4:	ldr	r2, [r0]
   14ea8:	ldrh	r3, [r2, r3]
   14eac:	and	r3, r3, #16384	; 0x4000
   14eb0:	cmp	r3, #0
   14eb4:	movne	r3, #1
   14eb8:	moveq	r3, #0
   14ebc:	str	r3, [sp, #32]
   14ec0:	moveq	r3, #1
   14ec4:	movne	r3, #0
   14ec8:	ldr	r2, [sp, #56]	; 0x38
   14ecc:	and	r3, r3, r2
   14ed0:	ands	r3, r3, #255	; 0xff
   14ed4:	beq	14aa8 <strspn@plt+0x3bb8>
   14ed8:	add	r1, sl, r1
   14edc:	mov	r0, #0
   14ee0:	ldr	r7, [sp, #40]	; 0x28
   14ee4:	ldr	r2, [sp, #36]	; 0x24
   14ee8:	ldr	lr, [sp, #52]	; 0x34
   14eec:	b	14f9c <strspn@plt+0x40ac>
   14ef0:	cmp	r7, #0
   14ef4:	bne	152f0 <strspn@plt+0x4400>
   14ef8:	eor	r0, r2, #1
   14efc:	ands	r0, lr, r0
   14f00:	beq	14f38 <strspn@plt+0x4048>
   14f04:	cmp	fp, r8
   14f08:	movhi	r2, #39	; 0x27
   14f0c:	strbhi	r2, [r9, r8]
   14f10:	add	r2, r8, #1
   14f14:	cmp	fp, r2
   14f18:	movhi	ip, #36	; 0x24
   14f1c:	strbhi	ip, [r9, r2]
   14f20:	add	r2, r8, #2
   14f24:	cmp	fp, r2
   14f28:	movhi	ip, #39	; 0x27
   14f2c:	strbhi	ip, [r9, r2]
   14f30:	add	r8, r8, #3
   14f34:	mov	r2, r0
   14f38:	cmp	fp, r8
   14f3c:	movhi	r0, #92	; 0x5c
   14f40:	strbhi	r0, [r9, r8]
   14f44:	add	r0, r8, #1
   14f48:	cmp	fp, r0
   14f4c:	lsrhi	ip, r4, #6
   14f50:	addhi	ip, ip, #48	; 0x30
   14f54:	strbhi	ip, [r9, r0]
   14f58:	add	ip, r8, #2
   14f5c:	cmp	fp, ip
   14f60:	lsrhi	r0, r4, #3
   14f64:	andhi	r0, r0, #7
   14f68:	addhi	r0, r0, #48	; 0x30
   14f6c:	add	sl, sl, #1
   14f70:	strbhi	r0, [r9, ip]
   14f74:	and	r4, r4, #7
   14f78:	cmp	sl, r1
   14f7c:	add	r4, r4, #48	; 0x30
   14f80:	add	r8, r8, #3
   14f84:	bcs	15308 <strspn@plt+0x4418>
   14f88:	mov	r0, r3
   14f8c:	cmp	fp, r8
   14f90:	strbhi	r4, [r9, r8]
   14f94:	ldrb	r4, [r5, #1]!
   14f98:	add	r8, r8, #1
   14f9c:	cmp	r3, #0
   14fa0:	bne	14ef0 <strspn@plt+0x4000>
   14fa4:	cmp	r6, #0
   14fa8:	bne	1504c <strspn@plt+0x415c>
   14fac:	eor	r6, r0, #1
   14fb0:	and	r6, r6, r2
   14fb4:	add	sl, sl, #1
   14fb8:	cmp	r1, sl
   14fbc:	uxtb	r6, r6
   14fc0:	bls	15074 <strspn@plt+0x4184>
   14fc4:	cmp	r6, #0
   14fc8:	beq	14f8c <strspn@plt+0x409c>
   14fcc:	cmp	fp, r8
   14fd0:	movhi	r2, #39	; 0x27
   14fd4:	strbhi	r2, [r9, r8]
   14fd8:	add	r2, r8, #1
   14fdc:	cmp	fp, r2
   14fe0:	movhi	ip, #39	; 0x27
   14fe4:	strbhi	ip, [r9, r2]
   14fe8:	add	r8, r8, #2
   14fec:	mov	r6, r3
   14ff0:	mov	r2, r3
   14ff4:	b	14f8c <strspn@plt+0x409c>
   14ff8:	ldr	r3, [sp, #184]	; 0xb8
   14ffc:	cmp	r3, #0
   15000:	beq	146d8 <strspn@plt+0x37e8>
   15004:	lsr	r2, r4, #5
   15008:	mov	r0, r3
   1500c:	uxtb	r2, r2
   15010:	and	r3, r4, #31
   15014:	ldr	r2, [r0, r2, lsl #2]
   15018:	lsr	r3, r2, r3
   1501c:	tst	r3, #1
   15020:	beq	146d8 <strspn@plt+0x37e8>
   15024:	ldr	r3, [sp, #40]	; 0x28
   15028:	cmp	r3, #0
   1502c:	beq	148c4 <strspn@plt+0x39d4>
   15030:	mov	r3, r1
   15034:	str	r3, [sp, #64]	; 0x40
   15038:	mov	sl, r9
   1503c:	ldr	r3, [sp, #56]	; 0x38
   15040:	mov	r9, fp
   15044:	ldr	r2, [sp, #64]	; 0x40
   15048:	b	15238 <strspn@plt+0x4348>
   1504c:	cmp	fp, r8
   15050:	eor	r6, r0, #1
   15054:	movhi	ip, #92	; 0x5c
   15058:	and	r6, r6, r2
   1505c:	add	sl, sl, #1
   15060:	strbhi	ip, [r9, r8]
   15064:	cmp	r1, sl
   15068:	add	r8, r8, #1
   1506c:	uxtb	r6, r6
   15070:	bhi	14fc4 <strspn@plt+0x40d4>
   15074:	str	r2, [sp, #36]	; 0x24
   15078:	b	146f0 <strspn@plt+0x3800>
   1507c:	ldr	r3, [sp, #24]
   15080:	cmn	r3, #1
   15084:	mov	r3, #0
   15088:	str	r3, [sp, #128]	; 0x80
   1508c:	str	r3, [sp, #132]	; 0x84
   15090:	beq	15384 <strspn@plt+0x4494>
   15094:	mov	r2, r7
   15098:	mov	r3, #0
   1509c:	str	r7, [sp, #104]	; 0x68
   150a0:	str	r5, [sp, #116]	; 0x74
   150a4:	mov	r7, r3
   150a8:	mov	r5, r2
   150ac:	str	r4, [sp, #32]
   150b0:	str	r6, [sp, #108]	; 0x6c
   150b4:	str	r8, [sp, #112]	; 0x70
   150b8:	ldr	r3, [sp, #44]	; 0x2c
   150bc:	add	r6, sl, r7
   150c0:	add	r4, r3, r6
   150c4:	ldr	r3, [sp, #24]
   150c8:	mov	r1, r4
   150cc:	sub	r2, r3, r6
   150d0:	add	r0, sp, #124	; 0x7c
   150d4:	add	r3, sp, #128	; 0x80
   150d8:	bl	194dc <strspn@plt+0x85ec>
   150dc:	subs	r8, r0, #0
   150e0:	beq	15468 <strspn@plt+0x4578>
   150e4:	cmn	r8, #1
   150e8:	beq	15440 <strspn@plt+0x4550>
   150ec:	cmn	r8, #2
   150f0:	beq	153d8 <strspn@plt+0x44e8>
   150f4:	ldr	r3, [sp, #64]	; 0x40
   150f8:	cmp	r3, #0
   150fc:	beq	151bc <strspn@plt+0x42cc>
   15100:	cmp	r8, #1
   15104:	beq	151bc <strspn@plt+0x42cc>
   15108:	sub	r3, r8, #1
   1510c:	add	r6, r3, r6
   15110:	ldr	r3, [sp, #44]	; 0x2c
   15114:	add	r6, r3, r6
   15118:	ldrb	r3, [r4, #1]!
   1511c:	sub	r3, r3, #91	; 0x5b
   15120:	cmp	r3, #33	; 0x21
   15124:	ldrls	pc, [pc, r3, lsl #2]
   15128:	b	151b4 <strspn@plt+0x42c4>
   1512c:	andeq	r5, r1, r0, lsr #4
   15130:	andeq	r5, r1, r0, lsr #4
   15134:			; <UNDEFINED> instruction: 0x000151b4
   15138:	andeq	r5, r1, r0, lsr #4
   1513c:			; <UNDEFINED> instruction: 0x000151b4
   15140:	andeq	r5, r1, r0, lsr #4
   15144:			; <UNDEFINED> instruction: 0x000151b4
   15148:			; <UNDEFINED> instruction: 0x000151b4
   1514c:			; <UNDEFINED> instruction: 0x000151b4
   15150:			; <UNDEFINED> instruction: 0x000151b4
   15154:			; <UNDEFINED> instruction: 0x000151b4
   15158:			; <UNDEFINED> instruction: 0x000151b4
   1515c:			; <UNDEFINED> instruction: 0x000151b4
   15160:			; <UNDEFINED> instruction: 0x000151b4
   15164:			; <UNDEFINED> instruction: 0x000151b4
   15168:			; <UNDEFINED> instruction: 0x000151b4
   1516c:			; <UNDEFINED> instruction: 0x000151b4
   15170:			; <UNDEFINED> instruction: 0x000151b4
   15174:			; <UNDEFINED> instruction: 0x000151b4
   15178:			; <UNDEFINED> instruction: 0x000151b4
   1517c:			; <UNDEFINED> instruction: 0x000151b4
   15180:			; <UNDEFINED> instruction: 0x000151b4
   15184:			; <UNDEFINED> instruction: 0x000151b4
   15188:			; <UNDEFINED> instruction: 0x000151b4
   1518c:			; <UNDEFINED> instruction: 0x000151b4
   15190:			; <UNDEFINED> instruction: 0x000151b4
   15194:			; <UNDEFINED> instruction: 0x000151b4
   15198:			; <UNDEFINED> instruction: 0x000151b4
   1519c:			; <UNDEFINED> instruction: 0x000151b4
   151a0:			; <UNDEFINED> instruction: 0x000151b4
   151a4:			; <UNDEFINED> instruction: 0x000151b4
   151a8:			; <UNDEFINED> instruction: 0x000151b4
   151ac:			; <UNDEFINED> instruction: 0x000151b4
   151b0:	andeq	r5, r1, r0, lsr #4
   151b4:	cmp	r6, r4
   151b8:	bne	15118 <strspn@plt+0x4228>
   151bc:	ldr	r0, [sp, #124]	; 0x7c
   151c0:	bl	10d58 <iswprint@plt>
   151c4:	add	r7, r7, r8
   151c8:	cmp	r0, #0
   151cc:	add	r0, sp, #128	; 0x80
   151d0:	moveq	r5, #0
   151d4:	bl	10cf8 <mbsinit@plt>
   151d8:	cmp	r0, #0
   151dc:	beq	150b8 <strspn@plt+0x41c8>
   151e0:	ldr	r4, [sp, #32]
   151e4:	str	r5, [sp, #32]
   151e8:	ldr	r3, [sp, #32]
   151ec:	mov	r1, r7
   151f0:	eor	r3, r3, #1
   151f4:	ldr	r7, [sp, #104]	; 0x68
   151f8:	ldr	r6, [sp, #108]	; 0x6c
   151fc:	ldr	r8, [sp, #112]	; 0x70
   15200:	ldr	r5, [sp, #116]	; 0x74
   15204:	uxtb	r3, r3
   15208:	cmp	r1, #1
   1520c:	bls	14ec8 <strspn@plt+0x3fd8>
   15210:	ldr	r2, [sp, #56]	; 0x38
   15214:	and	r3, r3, r2
   15218:	uxtb	r3, r3
   1521c:	b	14ed8 <strspn@plt+0x3fe8>
   15220:	mov	r3, #2
   15224:	str	r3, [sp, #176]	; 0xb0
   15228:	ldr	r2, [sp, #64]	; 0x40
   1522c:	ldr	r3, [sp, #56]	; 0x38
   15230:	mov	sl, r9
   15234:	mov	r9, fp
   15238:	and	r3, r3, r2
   1523c:	tst	r3, #255	; 0xff
   15240:	ldr	r3, [sp, #176]	; 0xb0
   15244:	movne	r3, #4
   15248:	str	r3, [sp, #176]	; 0xb0
   1524c:	ldr	r3, [sp, #180]	; 0xb4
   15250:	mov	ip, #0
   15254:	bic	r3, r3, #2
   15258:	str	r3, [sp, #4]
   1525c:	ldr	r3, [sp, #192]	; 0xc0
   15260:	ldr	r2, [sp, #44]	; 0x2c
   15264:	str	r3, [sp, #16]
   15268:	ldr	r3, [sp, #188]	; 0xbc
   1526c:	mov	r1, r9
   15270:	str	r3, [sp, #12]
   15274:	ldr	r3, [sp, #176]	; 0xb0
   15278:	mov	r0, sl
   1527c:	str	r3, [sp]
   15280:	str	ip, [sp, #8]
   15284:	ldr	r3, [sp, #24]
   15288:	bl	140e8 <strspn@plt+0x31f8>
   1528c:	mov	fp, r0
   15290:	mov	r0, fp
   15294:	add	sp, sp, #140	; 0x8c
   15298:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1529c:	mov	r4, #92	; 0x5c
   152a0:	mov	r1, #0
   152a4:	mov	r3, r4
   152a8:	b	1489c <strspn@plt+0x39ac>
   152ac:	mov	r3, #0
   152b0:	ldr	r1, [sp, #52]	; 0x34
   152b4:	str	r3, [sp, #32]
   152b8:	mov	r4, #63	; 0x3f
   152bc:	b	146bc <strspn@plt+0x37cc>
   152c0:	cmp	fp, #0
   152c4:	beq	15320 <strspn@plt+0x4430>
   152c8:	mov	r3, #39	; 0x27
   152cc:	strb	r3, [r9]
   152d0:	mov	r3, #0
   152d4:	str	r3, [sp, #40]	; 0x28
   152d8:	mov	r3, #1
   152dc:	str	r3, [sp, #68]	; 0x44
   152e0:	ldr	r3, [pc, #448]	; 154a8 <strspn@plt+0x45b8>
   152e4:	mov	r8, #1
   152e8:	str	r3, [sp, #72]	; 0x48
   152ec:	b	144d0 <strspn@plt+0x35e0>
   152f0:	ldr	r3, [sp, #40]	; 0x28
   152f4:	mov	sl, r9
   152f8:	str	r3, [sp, #56]	; 0x38
   152fc:	mov	r9, fp
   15300:	ldr	r2, [sp, #64]	; 0x40
   15304:	b	15238 <strspn@plt+0x4348>
   15308:	str	r2, [sp, #36]	; 0x24
   1530c:	b	14720 <strspn@plt+0x3830>
   15310:	mov	r1, #0
   15314:	str	r3, [sp, #32]
   15318:	mov	r4, #63	; 0x3f
   1531c:	b	146bc <strspn@plt+0x37cc>
   15320:	ldr	r3, [pc, #384]	; 154a8 <strspn@plt+0x45b8>
   15324:	str	r3, [sp, #72]	; 0x48
   15328:	mov	r3, #0
   1532c:	str	r3, [sp, #40]	; 0x28
   15330:	mov	r3, #1
   15334:	str	r3, [sp, #68]	; 0x44
   15338:	mov	r8, r3
   1533c:	b	144d0 <strspn@plt+0x35e0>
   15340:	bl	10ee4 <abort@plt>
   15344:	cmp	fp, #0
   15348:	beq	153a8 <strspn@plt+0x44b8>
   1534c:	mov	r2, #1
   15350:	mov	r3, #34	; 0x22
   15354:	strb	r3, [r9]
   15358:	mov	r8, r2
   1535c:	mov	r3, r2
   15360:	str	r2, [sp, #68]	; 0x44
   15364:	str	r3, [sp, #56]	; 0x38
   15368:	ldr	r3, [pc, #316]	; 154ac <strspn@plt+0x45bc>
   1536c:	ldr	r1, [sp, #56]	; 0x38
   15370:	str	r3, [sp, #72]	; 0x48
   15374:	ldr	r2, [sp, #176]	; 0xb0
   15378:	ldr	ip, [sp, #40]	; 0x28
   1537c:	ldr	lr, [sp, #176]	; 0xb0
   15380:	b	141b4 <strspn@plt+0x32c4>
   15384:	ldr	r0, [sp, #44]	; 0x2c
   15388:	bl	10e24 <strlen@plt>
   1538c:	str	r0, [sp, #24]
   15390:	b	15094 <strspn@plt+0x41a4>
   15394:	mov	r7, #0
   15398:	ldr	r1, [sp, #52]	; 0x34
   1539c:	str	r3, [sp, #32]
   153a0:	mov	r4, #48	; 0x30
   153a4:	b	146bc <strspn@plt+0x37cc>
   153a8:	mov	r3, #1
   153ac:	str	r3, [sp, #68]	; 0x44
   153b0:	mov	r8, r3
   153b4:	b	15364 <strspn@plt+0x4474>
   153b8:	mov	r3, #2
   153bc:	mov	sl, r9
   153c0:	str	r3, [sp, #176]	; 0xb0
   153c4:	mov	r9, fp
   153c8:	ldr	r3, [sp, #56]	; 0x38
   153cc:	b	15238 <strspn@plt+0x4348>
   153d0:	ldr	r6, [sp, #48]	; 0x30
   153d4:	b	14e84 <strspn@plt+0x3f94>
   153d8:	ldr	r0, [sp, #24]
   153dc:	mov	ip, r6
   153e0:	cmp	r0, ip
   153e4:	mov	r1, r7
   153e8:	mov	r2, r4
   153ec:	ldr	r7, [sp, #104]	; 0x68
   153f0:	ldr	r4, [sp, #32]
   153f4:	ldr	r6, [sp, #108]	; 0x6c
   153f8:	ldr	r8, [sp, #112]	; 0x70
   153fc:	ldr	r5, [sp, #116]	; 0x74
   15400:	bls	15430 <strspn@plt+0x4540>
   15404:	ldrb	r3, [r2]
   15408:	cmp	r3, #0
   1540c:	bne	15420 <strspn@plt+0x4530>
   15410:	b	15540 <strspn@plt+0x4650>
   15414:	ldrb	r3, [r2, #1]!
   15418:	cmp	r3, #0
   1541c:	beq	15540 <strspn@plt+0x4650>
   15420:	add	r1, r1, #1
   15424:	add	r3, sl, r1
   15428:	cmp	r0, r3
   1542c:	bhi	15414 <strspn@plt+0x4524>
   15430:	mov	r2, #0
   15434:	mov	r3, r7
   15438:	str	r2, [sp, #32]
   1543c:	b	15208 <strspn@plt+0x4318>
   15440:	mov	r1, r7
   15444:	ldr	r7, [sp, #104]	; 0x68
   15448:	mov	r2, #0
   1544c:	ldr	r4, [sp, #32]
   15450:	ldr	r6, [sp, #108]	; 0x6c
   15454:	ldr	r8, [sp, #112]	; 0x70
   15458:	ldr	r5, [sp, #116]	; 0x74
   1545c:	mov	r3, r7
   15460:	str	r2, [sp, #32]
   15464:	b	15208 <strspn@plt+0x4318>
   15468:	mov	r3, r5
   1546c:	eor	r3, r3, #1
   15470:	ldr	r4, [sp, #32]
   15474:	mov	r1, r7
   15478:	str	r5, [sp, #32]
   1547c:	ldr	r7, [sp, #104]	; 0x68
   15480:	ldr	r6, [sp, #108]	; 0x6c
   15484:	ldr	r8, [sp, #112]	; 0x70
   15488:	ldr	r5, [sp, #116]	; 0x74
   1548c:	uxtb	r3, r3
   15490:	b	15208 <strspn@plt+0x4318>
   15494:	mov	sl, r9
   15498:	str	r3, [sp, #56]	; 0x38
   1549c:	mov	r9, fp
   154a0:	ldr	r2, [sp, #64]	; 0x40
   154a4:	b	15238 <strspn@plt+0x4348>
   154a8:	strdeq	sl, [r1], -r8
   154ac:	strdeq	sl, [r1], -r4
   154b0:	strdeq	sl, [r1], -ip
   154b4:	stmdacc	r0, {r0, r6, r7, r8, ip, lr}
   154b8:	ldr	r2, [sp, #44]	; 0x2c
   154bc:	ldrb	r1, [r2, r3]
   154c0:	sub	r2, r1, #33	; 0x21
   154c4:	uxtb	r2, r2
   154c8:	cmp	r2, #29
   154cc:	bhi	1554c <strspn@plt+0x465c>
   154d0:	ldr	r0, [pc, #-36]	; 154b4 <strspn@plt+0x45c4>
   154d4:	mov	ip, #1
   154d8:	ands	r2, r0, ip, lsl r2
   154dc:	beq	1556c <strspn@plt+0x467c>
   154e0:	ldr	r2, [sp, #40]	; 0x28
   154e4:	cmp	r2, #0
   154e8:	bne	15660 <strspn@plt+0x4770>
   154ec:	add	r2, r8, #1
   154f0:	cmp	fp, r8
   154f4:	strbhi	r4, [r9, r8]
   154f8:	cmp	fp, r2
   154fc:	movhi	r0, #34	; 0x22
   15500:	strbhi	r0, [r9, r2]
   15504:	add	r2, r8, #2
   15508:	cmp	fp, r2
   1550c:	movhi	r0, #34	; 0x22
   15510:	strbhi	r0, [r9, r2]
   15514:	add	r2, r8, #3
   15518:	cmp	fp, r2
   1551c:	mov	sl, r3
   15520:	ldr	r3, [sp, #40]	; 0x28
   15524:	movhi	r0, #63	; 0x3f
   15528:	mov	r4, r1
   1552c:	strbhi	r0, [r9, r2]
   15530:	add	r8, r8, #4
   15534:	mov	r1, r3
   15538:	str	r3, [sp, #32]
   1553c:	b	146bc <strspn@plt+0x37cc>
   15540:	str	r3, [sp, #32]
   15544:	mov	r3, r7
   15548:	b	15208 <strspn@plt+0x4318>
   1554c:	mov	r1, #0
   15550:	str	r1, [sp, #32]
   15554:	b	146bc <strspn@plt+0x37cc>
   15558:	mov	sl, r9
   1555c:	ldr	r3, [sp, #56]	; 0x38
   15560:	mov	r9, fp
   15564:	ldr	r2, [sp, #64]	; 0x40
   15568:	b	15238 <strspn@plt+0x4348>
   1556c:	str	r2, [sp, #32]
   15570:	mov	r1, #0
   15574:	b	146bc <strspn@plt+0x37cc>
   15578:	ldr	r2, [sp, #76]	; 0x4c
   1557c:	mov	sl, r9
   15580:	mov	r9, fp
   15584:	mov	fp, r8
   15588:	ldr	r1, [sp, #72]	; 0x48
   1558c:	cmp	r1, #0
   15590:	moveq	r3, #0
   15594:	andne	r3, r2, #1
   15598:	cmp	r3, #0
   1559c:	beq	155c8 <strspn@plt+0x46d8>
   155a0:	ldrb	r3, [r1]
   155a4:	cmp	r3, #0
   155a8:	beq	155c8 <strspn@plt+0x46d8>
   155ac:	mov	r2, r1
   155b0:	cmp	r9, fp
   155b4:	strbhi	r3, [sl, fp]
   155b8:	ldrb	r3, [r2, #1]!
   155bc:	add	fp, fp, #1
   155c0:	cmp	r3, #0
   155c4:	bne	155b0 <strspn@plt+0x46c0>
   155c8:	cmp	r9, fp
   155cc:	movhi	r3, #0
   155d0:	strbhi	r3, [sl, fp]
   155d4:	b	15290 <strspn@plt+0x43a0>
   155d8:	ldr	r3, [sp, #192]	; 0xc0
   155dc:	mov	ip, #5
   155e0:	str	r3, [sp, #16]
   155e4:	ldr	r3, [sp, #188]	; 0xbc
   155e8:	ldr	r2, [sp, #44]	; 0x2c
   155ec:	str	r3, [sp, #12]
   155f0:	ldr	r3, [sp, #184]	; 0xb8
   155f4:	ldr	r1, [sp, #84]	; 0x54
   155f8:	str	r3, [sp, #8]
   155fc:	ldr	r3, [sp, #180]	; 0xb4
   15600:	mov	r0, r9
   15604:	str	r3, [sp, #4]
   15608:	str	ip, [sp]
   1560c:	ldr	r3, [sp, #24]
   15610:	bl	140e8 <strspn@plt+0x31f8>
   15614:	mov	fp, r0
   15618:	b	15290 <strspn@plt+0x43a0>
   1561c:	mov	sl, r9
   15620:	mov	r9, fp
   15624:	mov	fp, r8
   15628:	b	15588 <strspn@plt+0x4698>
   1562c:	ldr	r1, [sp, #176]	; 0xb0
   15630:	bl	13fc8 <strspn@plt+0x30d8>
   15634:	str	r0, [sp, #192]	; 0xc0
   15638:	b	145a4 <strspn@plt+0x36b4>
   1563c:	ldr	r1, [sp, #176]	; 0xb0
   15640:	bl	13fc8 <strspn@plt+0x30d8>
   15644:	str	r0, [sp, #188]	; 0xbc
   15648:	b	14584 <strspn@plt+0x3694>
   1564c:	mov	sl, r9
   15650:	mov	r2, r3
   15654:	mov	r9, fp
   15658:	mov	fp, r8
   1565c:	b	15588 <strspn@plt+0x4698>
   15660:	mov	sl, r9
   15664:	mov	r9, fp
   15668:	b	1524c <strspn@plt+0x435c>
   1566c:	push	{r4, r5, r6, lr}
   15670:	mov	r5, r0
   15674:	bl	10e30 <__errno_location@plt>
   15678:	cmp	r5, #0
   1567c:	mov	r1, #48	; 0x30
   15680:	mov	r4, r0
   15684:	ldr	r0, [pc, #16]	; 1569c <strspn@plt+0x47ac>
   15688:	ldr	r6, [r4]
   1568c:	movne	r0, r5
   15690:	bl	19064 <strspn@plt+0x8174>
   15694:	str	r6, [r4]
   15698:	pop	{r4, r5, r6, pc}
   1569c:	andeq	fp, r2, r0, ror r1
   156a0:	ldr	r3, [pc, #12]	; 156b4 <strspn@plt+0x47c4>
   156a4:	cmp	r0, #0
   156a8:	moveq	r0, r3
   156ac:	ldr	r0, [r0]
   156b0:	bx	lr
   156b4:	andeq	fp, r2, r0, ror r1
   156b8:	ldr	r3, [pc, #12]	; 156cc <strspn@plt+0x47dc>
   156bc:	cmp	r0, #0
   156c0:	moveq	r0, r3
   156c4:	str	r1, [r0]
   156c8:	bx	lr
   156cc:	andeq	fp, r2, r0, ror r1
   156d0:	ldr	r3, [pc, #52]	; 1570c <strspn@plt+0x481c>
   156d4:	cmp	r0, #0
   156d8:	moveq	r0, r3
   156dc:	add	r3, r0, #8
   156e0:	push	{lr}		; (str lr, [sp, #-4]!)
   156e4:	lsr	lr, r1, #5
   156e8:	and	r1, r1, #31
   156ec:	ldr	ip, [r3, lr, lsl #2]
   156f0:	lsr	r0, ip, r1
   156f4:	eor	r2, r2, r0
   156f8:	and	r2, r2, #1
   156fc:	and	r0, r0, #1
   15700:	eor	r1, ip, r2, lsl r1
   15704:	str	r1, [r3, lr, lsl #2]
   15708:	pop	{pc}		; (ldr pc, [sp], #4)
   1570c:	andeq	fp, r2, r0, ror r1
   15710:	ldr	r3, [pc, #16]	; 15728 <strspn@plt+0x4838>
   15714:	cmp	r0, #0
   15718:	movne	r3, r0
   1571c:	ldr	r0, [r3, #4]
   15720:	str	r1, [r3, #4]
   15724:	bx	lr
   15728:	andeq	fp, r2, r0, ror r1
   1572c:	ldr	r3, [pc, #44]	; 15760 <strspn@plt+0x4870>
   15730:	cmp	r0, #0
   15734:	moveq	r0, r3
   15738:	mov	ip, #10
   1573c:	cmp	r2, #0
   15740:	cmpne	r1, #0
   15744:	str	ip, [r0]
   15748:	beq	15758 <strspn@plt+0x4868>
   1574c:	str	r1, [r0, #40]	; 0x28
   15750:	str	r2, [r0, #44]	; 0x2c
   15754:	bx	lr
   15758:	push	{r4, lr}
   1575c:	bl	10ee4 <abort@plt>
   15760:	andeq	fp, r2, r0, ror r1
   15764:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   15768:	sub	sp, sp, #24
   1576c:	ldr	ip, [pc, #108]	; 157e0 <strspn@plt+0x48f0>
   15770:	ldr	r4, [sp, #56]	; 0x38
   15774:	mov	r9, r2
   15778:	cmp	r4, #0
   1577c:	moveq	r4, ip
   15780:	mov	sl, r3
   15784:	mov	r7, r0
   15788:	mov	r8, r1
   1578c:	bl	10e30 <__errno_location@plt>
   15790:	ldr	r3, [r4, #44]	; 0x2c
   15794:	mov	r1, r8
   15798:	ldr	r6, [r0]
   1579c:	str	r3, [sp, #16]
   157a0:	ldr	r2, [r4, #40]	; 0x28
   157a4:	add	r3, r4, #8
   157a8:	str	r3, [sp, #8]
   157ac:	str	r2, [sp, #12]
   157b0:	ldr	r2, [r4, #4]
   157b4:	mov	r5, r0
   157b8:	str	r2, [sp, #4]
   157bc:	ldr	ip, [r4]
   157c0:	mov	r3, sl
   157c4:	mov	r2, r9
   157c8:	mov	r0, r7
   157cc:	str	ip, [sp]
   157d0:	bl	140e8 <strspn@plt+0x31f8>
   157d4:	str	r6, [r5]
   157d8:	add	sp, sp, #24
   157dc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   157e0:	andeq	fp, r2, r0, ror r1
   157e4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   157e8:	cmp	r2, #0
   157ec:	sub	sp, sp, #36	; 0x24
   157f0:	ldr	r4, [pc, #164]	; 1589c <strspn@plt+0x49ac>
   157f4:	mov	r8, r1
   157f8:	movne	r4, r2
   157fc:	mov	r7, r0
   15800:	bl	10e30 <__errno_location@plt>
   15804:	ldr	r3, [r4, #44]	; 0x2c
   15808:	ldr	r5, [r4, #4]
   1580c:	add	r9, r4, #8
   15810:	orr	r5, r5, #1
   15814:	mov	r1, #0
   15818:	mov	r2, r7
   1581c:	ldr	fp, [r0]
   15820:	str	r3, [sp, #16]
   15824:	ldr	r3, [r4, #40]	; 0x28
   15828:	stmib	sp, {r5, r9}
   1582c:	str	r3, [sp, #12]
   15830:	ldr	r3, [r4]
   15834:	mov	r6, r0
   15838:	str	r3, [sp]
   1583c:	mov	r0, r1
   15840:	mov	r3, r8
   15844:	bl	140e8 <strspn@plt+0x31f8>
   15848:	add	r1, r0, #1
   1584c:	mov	r0, r1
   15850:	str	r1, [sp, #28]
   15854:	bl	18b20 <strspn@plt+0x7c30>
   15858:	ldr	r3, [r4, #44]	; 0x2c
   1585c:	ldr	r1, [sp, #28]
   15860:	str	r3, [sp, #16]
   15864:	ldr	r3, [r4, #40]	; 0x28
   15868:	str	r5, [sp, #4]
   1586c:	str	r3, [sp, #12]
   15870:	str	r9, [sp, #8]
   15874:	ldr	ip, [r4]
   15878:	mov	r3, r8
   1587c:	mov	r2, r7
   15880:	str	ip, [sp]
   15884:	mov	sl, r0
   15888:	bl	140e8 <strspn@plt+0x31f8>
   1588c:	mov	r0, sl
   15890:	str	fp, [r6]
   15894:	add	sp, sp, #36	; 0x24
   15898:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1589c:	andeq	fp, r2, r0, ror r1
   158a0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   158a4:	cmp	r3, #0
   158a8:	sub	sp, sp, #44	; 0x2c
   158ac:	ldr	r4, [pc, #192]	; 15974 <strspn@plt+0x4a84>
   158b0:	mov	r6, r2
   158b4:	movne	r4, r3
   158b8:	mov	r9, r1
   158bc:	mov	r8, r0
   158c0:	bl	10e30 <__errno_location@plt>
   158c4:	ldr	r3, [r4, #44]	; 0x2c
   158c8:	ldr	r5, [r4, #4]
   158cc:	add	sl, r4, #8
   158d0:	cmp	r6, #0
   158d4:	orreq	r5, r5, #1
   158d8:	mov	r1, #0
   158dc:	ldr	r2, [r0]
   158e0:	str	r3, [sp, #16]
   158e4:	ldr	r3, [r4, #40]	; 0x28
   158e8:	stmib	sp, {r5, sl}
   158ec:	str	r3, [sp, #12]
   158f0:	ldr	r3, [r4]
   158f4:	mov	r7, r0
   158f8:	str	r2, [sp, #28]
   158fc:	str	r3, [sp]
   15900:	mov	r2, r8
   15904:	mov	r3, r9
   15908:	mov	r0, r1
   1590c:	bl	140e8 <strspn@plt+0x31f8>
   15910:	add	r1, r0, #1
   15914:	mov	fp, r0
   15918:	mov	r0, r1
   1591c:	str	r1, [sp, #36]	; 0x24
   15920:	bl	18b20 <strspn@plt+0x7c30>
   15924:	ldr	r3, [r4, #44]	; 0x2c
   15928:	mov	r2, r8
   1592c:	str	r3, [sp, #16]
   15930:	ldr	r3, [r4, #40]	; 0x28
   15934:	str	r5, [sp, #4]
   15938:	str	r3, [sp, #12]
   1593c:	str	sl, [sp, #8]
   15940:	ldr	ip, [r4]
   15944:	ldr	r1, [sp, #36]	; 0x24
   15948:	mov	r3, r9
   1594c:	str	ip, [sp]
   15950:	str	r0, [sp, #32]
   15954:	bl	140e8 <strspn@plt+0x31f8>
   15958:	ldr	r2, [sp, #28]
   1595c:	cmp	r6, #0
   15960:	str	r2, [r7]
   15964:	ldr	r0, [sp, #32]
   15968:	strne	fp, [r6]
   1596c:	add	sp, sp, #44	; 0x2c
   15970:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15974:	andeq	fp, r2, r0, ror r1
   15978:	push	{r4, r5, r6, r7, r8, lr}
   1597c:	ldr	r6, [pc, #116]	; 159f8 <strspn@plt+0x4b08>
   15980:	ldr	r3, [r6, #4]
   15984:	ldr	r7, [r6]
   15988:	cmp	r3, #1
   1598c:	movgt	r5, r7
   15990:	movgt	r4, #1
   15994:	ble	159b4 <strspn@plt+0x4ac4>
   15998:	ldr	r0, [r5, #12]
   1599c:	bl	1258c <strspn@plt+0x169c>
   159a0:	ldr	r3, [r6, #4]
   159a4:	add	r4, r4, #1
   159a8:	cmp	r3, r4
   159ac:	add	r5, r5, #8
   159b0:	bgt	15998 <strspn@plt+0x4aa8>
   159b4:	ldr	r0, [r7, #4]
   159b8:	ldr	r4, [pc, #60]	; 159fc <strspn@plt+0x4b0c>
   159bc:	cmp	r0, r4
   159c0:	beq	159d4 <strspn@plt+0x4ae4>
   159c4:	bl	1258c <strspn@plt+0x169c>
   159c8:	mov	r3, #256	; 0x100
   159cc:	str	r4, [r6, #12]
   159d0:	str	r3, [r6, #8]
   159d4:	ldr	r4, [pc, #36]	; 15a00 <strspn@plt+0x4b10>
   159d8:	cmp	r7, r4
   159dc:	beq	159ec <strspn@plt+0x4afc>
   159e0:	mov	r0, r7
   159e4:	bl	1258c <strspn@plt+0x169c>
   159e8:	str	r4, [r6]
   159ec:	mov	r3, #1
   159f0:	str	r3, [r6, #4]
   159f4:	pop	{r4, r5, r6, r7, r8, pc}
   159f8:	strdeq	fp, [r2], -r8
   159fc:	andeq	fp, r2, r0, lsr #3
   15a00:	andeq	fp, r2, r0, lsl #2
   15a04:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15a08:	sub	sp, sp, #44	; 0x2c
   15a0c:	mov	r5, r0
   15a10:	mov	sl, r1
   15a14:	bl	10e30 <__errno_location@plt>
   15a18:	ldr	r4, [pc, #400]	; 15bb0 <strspn@plt+0x4cc0>
   15a1c:	cmn	r5, #-2147483647	; 0x80000001
   15a20:	ldr	r6, [r4]
   15a24:	mov	r8, r0
   15a28:	movne	r0, #0
   15a2c:	moveq	r0, #1
   15a30:	ldr	r3, [r8]
   15a34:	orrs	r0, r0, r5, lsr #31
   15a38:	str	r3, [sp, #24]
   15a3c:	bne	15bac <strspn@plt+0x4cbc>
   15a40:	ldr	r2, [r4, #4]
   15a44:	cmp	r5, r2
   15a48:	blt	15aa8 <strspn@plt+0x4bb8>
   15a4c:	add	r7, r4, #8
   15a50:	cmp	r6, r7
   15a54:	str	r2, [sp, #36]	; 0x24
   15a58:	beq	15b7c <strspn@plt+0x4c8c>
   15a5c:	mov	r3, #8
   15a60:	sub	r2, r5, r2
   15a64:	mov	r0, r6
   15a68:	str	r3, [sp]
   15a6c:	add	r2, r2, #1
   15a70:	mvn	r3, #-2147483648	; 0x80000000
   15a74:	add	r1, sp, #36	; 0x24
   15a78:	bl	18d3c <strspn@plt+0x7e4c>
   15a7c:	mov	r6, r0
   15a80:	str	r0, [r4]
   15a84:	ldr	r0, [r4, #4]
   15a88:	ldr	r2, [sp, #36]	; 0x24
   15a8c:	mov	r1, #0
   15a90:	sub	r2, r2, r0
   15a94:	add	r0, r6, r0, lsl #3
   15a98:	lsl	r2, r2, #3
   15a9c:	bl	10e48 <memset@plt>
   15aa0:	ldr	r3, [sp, #36]	; 0x24
   15aa4:	str	r3, [r4, #4]
   15aa8:	ldr	r4, [pc, #260]	; 15bb4 <strspn@plt+0x4cc4>
   15aac:	add	fp, r6, r5, lsl #3
   15ab0:	ldr	r9, [r6, r5, lsl #3]
   15ab4:	ldr	r0, [r4, #4]
   15ab8:	ldr	r3, [r4]
   15abc:	ldr	r7, [fp, #4]
   15ac0:	ldr	r1, [r4, #44]	; 0x2c
   15ac4:	ldr	r2, [r4, #40]	; 0x28
   15ac8:	orr	r0, r0, #1
   15acc:	str	r3, [sp]
   15ad0:	add	r3, r4, #8
   15ad4:	str	r0, [sp, #28]
   15ad8:	str	r0, [sp, #4]
   15adc:	str	r1, [sp, #16]
   15ae0:	str	r2, [sp, #12]
   15ae4:	str	r3, [sp, #8]
   15ae8:	mov	r0, r7
   15aec:	mov	r1, r9
   15af0:	mvn	r3, #0
   15af4:	mov	r2, sl
   15af8:	bl	140e8 <strspn@plt+0x31f8>
   15afc:	cmp	r9, r0
   15b00:	bhi	15b68 <strspn@plt+0x4c78>
   15b04:	add	r3, r4, #48	; 0x30
   15b08:	add	r9, r0, #1
   15b0c:	cmp	r7, r3
   15b10:	str	r9, [r6, r5, lsl #3]
   15b14:	beq	15b20 <strspn@plt+0x4c30>
   15b18:	mov	r0, r7
   15b1c:	bl	1258c <strspn@plt+0x169c>
   15b20:	mov	r0, r9
   15b24:	bl	18b20 <strspn@plt+0x7c30>
   15b28:	ldr	ip, [r4, #44]	; 0x2c
   15b2c:	ldr	r3, [r4]
   15b30:	ldr	lr, [r4, #40]	; 0x28
   15b34:	ldr	r4, [pc, #124]	; 15bb8 <strspn@plt+0x4cc8>
   15b38:	mov	r2, sl
   15b3c:	mov	r1, r9
   15b40:	str	r0, [fp, #4]
   15b44:	str	r4, [sp, #8]
   15b48:	ldr	r4, [sp, #28]
   15b4c:	str	r3, [sp]
   15b50:	str	r4, [sp, #4]
   15b54:	str	ip, [sp, #16]
   15b58:	str	lr, [sp, #12]
   15b5c:	mvn	r3, #0
   15b60:	mov	r7, r0
   15b64:	bl	140e8 <strspn@plt+0x31f8>
   15b68:	ldr	r3, [sp, #24]
   15b6c:	mov	r0, r7
   15b70:	str	r3, [r8]
   15b74:	add	sp, sp, #44	; 0x2c
   15b78:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15b7c:	mov	r3, #8
   15b80:	sub	r2, r5, r2
   15b84:	str	r3, [sp]
   15b88:	add	r1, sp, #36	; 0x24
   15b8c:	add	r2, r2, #1
   15b90:	mvn	r3, #-2147483648	; 0x80000000
   15b94:	bl	18d3c <strspn@plt+0x7e4c>
   15b98:	mov	r6, r0
   15b9c:	ldm	r7, {r0, r1}
   15ba0:	str	r6, [r4]
   15ba4:	stm	r6, {r0, r1}
   15ba8:	b	15a84 <strspn@plt+0x4b94>
   15bac:	bl	10ee4 <abort@plt>
   15bb0:	strdeq	fp, [r2], -r8
   15bb4:	andeq	fp, r2, r0, ror r1
   15bb8:	andeq	fp, r2, r8, ror r1
   15bbc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15bc0:	sub	sp, sp, #52	; 0x34
   15bc4:	mov	r5, r0
   15bc8:	mov	sl, r1
   15bcc:	mov	fp, r2
   15bd0:	bl	10e30 <__errno_location@plt>
   15bd4:	ldr	r4, [pc, #408]	; 15d74 <strspn@plt+0x4e84>
   15bd8:	cmn	r5, #-2147483647	; 0x80000001
   15bdc:	ldr	r6, [r4]
   15be0:	mov	r8, r0
   15be4:	movne	r0, #0
   15be8:	moveq	r0, #1
   15bec:	ldr	r3, [r8]
   15bf0:	orrs	r0, r0, r5, lsr #31
   15bf4:	str	r3, [sp, #28]
   15bf8:	bne	15d70 <strspn@plt+0x4e80>
   15bfc:	ldr	r2, [r4, #4]
   15c00:	cmp	r5, r2
   15c04:	blt	15c64 <strspn@plt+0x4d74>
   15c08:	add	r7, r4, #8
   15c0c:	cmp	r6, r7
   15c10:	str	r2, [sp, #44]	; 0x2c
   15c14:	beq	15d40 <strspn@plt+0x4e50>
   15c18:	mov	r3, #8
   15c1c:	sub	r2, r5, r2
   15c20:	mov	r0, r6
   15c24:	str	r3, [sp]
   15c28:	add	r2, r2, #1
   15c2c:	mvn	r3, #-2147483648	; 0x80000000
   15c30:	add	r1, sp, #44	; 0x2c
   15c34:	bl	18d3c <strspn@plt+0x7e4c>
   15c38:	mov	r6, r0
   15c3c:	str	r0, [r4]
   15c40:	ldr	r0, [r4, #4]
   15c44:	ldr	r2, [sp, #44]	; 0x2c
   15c48:	mov	r1, #0
   15c4c:	sub	r2, r2, r0
   15c50:	add	r0, r6, r0, lsl #3
   15c54:	lsl	r2, r2, #3
   15c58:	bl	10e48 <memset@plt>
   15c5c:	ldr	r3, [sp, #44]	; 0x2c
   15c60:	str	r3, [r4, #4]
   15c64:	ldr	r4, [pc, #268]	; 15d78 <strspn@plt+0x4e88>
   15c68:	add	r3, r6, r5, lsl #3
   15c6c:	str	r3, [sp, #32]
   15c70:	ldr	r7, [r3, #4]
   15c74:	ldr	r0, [r4, #4]
   15c78:	ldr	r3, [r4]
   15c7c:	ldr	r9, [r6, r5, lsl #3]
   15c80:	ldr	r1, [r4, #44]	; 0x2c
   15c84:	ldr	r2, [r4, #40]	; 0x28
   15c88:	orr	r0, r0, #1
   15c8c:	str	r3, [sp]
   15c90:	add	r3, r4, #8
   15c94:	str	r0, [sp, #36]	; 0x24
   15c98:	str	r0, [sp, #4]
   15c9c:	str	r1, [sp, #16]
   15ca0:	str	r2, [sp, #12]
   15ca4:	str	r3, [sp, #8]
   15ca8:	mov	r0, r7
   15cac:	mov	r1, r9
   15cb0:	mov	r3, fp
   15cb4:	mov	r2, sl
   15cb8:	bl	140e8 <strspn@plt+0x31f8>
   15cbc:	cmp	r9, r0
   15cc0:	bhi	15d2c <strspn@plt+0x4e3c>
   15cc4:	add	r3, r4, #48	; 0x30
   15cc8:	add	r9, r0, #1
   15ccc:	cmp	r7, r3
   15cd0:	str	r9, [r6, r5, lsl #3]
   15cd4:	beq	15ce0 <strspn@plt+0x4df0>
   15cd8:	mov	r0, r7
   15cdc:	bl	1258c <strspn@plt+0x169c>
   15ce0:	mov	r0, r9
   15ce4:	bl	18b20 <strspn@plt+0x7c30>
   15ce8:	ldr	ip, [sp, #32]
   15cec:	ldr	lr, [r4, #44]	; 0x2c
   15cf0:	ldr	r5, [r4, #40]	; 0x28
   15cf4:	mov	r3, fp
   15cf8:	mov	r2, sl
   15cfc:	mov	r1, r9
   15d00:	str	r0, [ip, #4]
   15d04:	ldr	ip, [r4]
   15d08:	ldr	r4, [pc, #108]	; 15d7c <strspn@plt+0x4e8c>
   15d0c:	str	lr, [sp, #16]
   15d10:	str	r4, [sp, #8]
   15d14:	ldr	r4, [sp, #36]	; 0x24
   15d18:	str	r5, [sp, #12]
   15d1c:	str	r4, [sp, #4]
   15d20:	str	ip, [sp]
   15d24:	mov	r7, r0
   15d28:	bl	140e8 <strspn@plt+0x31f8>
   15d2c:	ldr	r3, [sp, #28]
   15d30:	mov	r0, r7
   15d34:	str	r3, [r8]
   15d38:	add	sp, sp, #52	; 0x34
   15d3c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15d40:	mov	r3, #8
   15d44:	sub	r2, r5, r2
   15d48:	str	r3, [sp]
   15d4c:	add	r1, sp, #44	; 0x2c
   15d50:	add	r2, r2, #1
   15d54:	mvn	r3, #-2147483648	; 0x80000000
   15d58:	bl	18d3c <strspn@plt+0x7e4c>
   15d5c:	mov	r6, r0
   15d60:	ldm	r7, {r0, r1}
   15d64:	str	r6, [r4]
   15d68:	stm	r6, {r0, r1}
   15d6c:	b	15c40 <strspn@plt+0x4d50>
   15d70:	bl	10ee4 <abort@plt>
   15d74:	strdeq	fp, [r2], -r8
   15d78:	andeq	fp, r2, r0, ror r1
   15d7c:	andeq	fp, r2, r8, ror r1
   15d80:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15d84:	sub	sp, sp, #44	; 0x2c
   15d88:	mov	sl, r0
   15d8c:	bl	10e30 <__errno_location@plt>
   15d90:	ldr	r4, [pc, #352]	; 15ef8 <strspn@plt+0x5008>
   15d94:	ldr	r2, [r4, #4]
   15d98:	ldr	r5, [r4]
   15d9c:	cmp	r2, #0
   15da0:	ldr	r3, [r0]
   15da4:	mov	r8, r0
   15da8:	str	r3, [sp, #28]
   15dac:	bgt	15e08 <strspn@plt+0x4f18>
   15db0:	add	r6, r4, #8
   15db4:	cmp	r5, r6
   15db8:	str	r2, [sp, #36]	; 0x24
   15dbc:	beq	15ec8 <strspn@plt+0x4fd8>
   15dc0:	mov	r3, #8
   15dc4:	mov	r0, r5
   15dc8:	str	r3, [sp]
   15dcc:	rsb	r2, r2, #1
   15dd0:	mvn	r3, #-2147483648	; 0x80000000
   15dd4:	add	r1, sp, #36	; 0x24
   15dd8:	bl	18d3c <strspn@plt+0x7e4c>
   15ddc:	mov	r5, r0
   15de0:	str	r0, [r4]
   15de4:	ldr	r0, [r4, #4]
   15de8:	ldr	r2, [sp, #36]	; 0x24
   15dec:	mov	r1, #0
   15df0:	sub	r2, r2, r0
   15df4:	add	r0, r5, r0, lsl #3
   15df8:	lsl	r2, r2, #3
   15dfc:	bl	10e48 <memset@plt>
   15e00:	ldr	r3, [sp, #36]	; 0x24
   15e04:	str	r3, [r4, #4]
   15e08:	ldr	r4, [pc, #236]	; 15efc <strspn@plt+0x500c>
   15e0c:	ldr	r9, [r5]
   15e10:	ldr	r6, [r5, #4]
   15e14:	ldr	r7, [r4, #4]
   15e18:	ldr	r1, [r4, #44]	; 0x2c
   15e1c:	ldr	r2, [r4, #40]	; 0x28
   15e20:	ldr	r3, [r4]
   15e24:	orr	r7, r7, #1
   15e28:	add	fp, r4, #8
   15e2c:	str	r1, [sp, #16]
   15e30:	str	r2, [sp, #12]
   15e34:	str	r3, [sp]
   15e38:	str	r7, [sp, #4]
   15e3c:	str	fp, [sp, #8]
   15e40:	mov	r1, r9
   15e44:	mov	r0, r6
   15e48:	mvn	r3, #0
   15e4c:	mov	r2, sl
   15e50:	bl	140e8 <strspn@plt+0x31f8>
   15e54:	cmp	r9, r0
   15e58:	bhi	15eb4 <strspn@plt+0x4fc4>
   15e5c:	add	r3, r4, #48	; 0x30
   15e60:	add	r9, r0, #1
   15e64:	cmp	r6, r3
   15e68:	str	r9, [r5]
   15e6c:	beq	15e78 <strspn@plt+0x4f88>
   15e70:	mov	r0, r6
   15e74:	bl	1258c <strspn@plt+0x169c>
   15e78:	mov	r0, r9
   15e7c:	bl	18b20 <strspn@plt+0x7c30>
   15e80:	ldr	ip, [r4, #44]	; 0x2c
   15e84:	ldr	r3, [r4]
   15e88:	ldr	lr, [r4, #40]	; 0x28
   15e8c:	mov	r2, sl
   15e90:	mov	r1, r9
   15e94:	str	r0, [r5, #4]
   15e98:	str	r3, [sp]
   15e9c:	stmib	sp, {r7, fp}
   15ea0:	str	ip, [sp, #16]
   15ea4:	str	lr, [sp, #12]
   15ea8:	mvn	r3, #0
   15eac:	mov	r6, r0
   15eb0:	bl	140e8 <strspn@plt+0x31f8>
   15eb4:	ldr	r3, [sp, #28]
   15eb8:	mov	r0, r6
   15ebc:	str	r3, [r8]
   15ec0:	add	sp, sp, #44	; 0x2c
   15ec4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15ec8:	mov	r3, #8
   15ecc:	str	r3, [sp]
   15ed0:	add	r1, sp, #36	; 0x24
   15ed4:	rsb	r2, r2, #1
   15ed8:	mvn	r3, #-2147483648	; 0x80000000
   15edc:	mov	r0, #0
   15ee0:	bl	18d3c <strspn@plt+0x7e4c>
   15ee4:	mov	r5, r0
   15ee8:	ldm	r6, {r0, r1}
   15eec:	str	r5, [r4]
   15ef0:	stm	r5, {r0, r1}
   15ef4:	b	15de4 <strspn@plt+0x4ef4>
   15ef8:	strdeq	fp, [r2], -r8
   15efc:	andeq	fp, r2, r0, ror r1
   15f00:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15f04:	sub	sp, sp, #44	; 0x2c
   15f08:	mov	r9, r0
   15f0c:	mov	sl, r1
   15f10:	bl	10e30 <__errno_location@plt>
   15f14:	ldr	r4, [pc, #364]	; 16088 <strspn@plt+0x5198>
   15f18:	ldr	r2, [r4, #4]
   15f1c:	ldr	r5, [r4]
   15f20:	cmp	r2, #0
   15f24:	ldr	r3, [r0]
   15f28:	mov	r7, r0
   15f2c:	str	r3, [sp, #24]
   15f30:	bgt	15f8c <strspn@plt+0x509c>
   15f34:	add	r6, r4, #8
   15f38:	cmp	r5, r6
   15f3c:	str	r2, [sp, #36]	; 0x24
   15f40:	beq	16058 <strspn@plt+0x5168>
   15f44:	mov	r3, #8
   15f48:	mov	r0, r5
   15f4c:	str	r3, [sp]
   15f50:	rsb	r2, r2, #1
   15f54:	mvn	r3, #-2147483648	; 0x80000000
   15f58:	add	r1, sp, #36	; 0x24
   15f5c:	bl	18d3c <strspn@plt+0x7e4c>
   15f60:	mov	r5, r0
   15f64:	str	r0, [r4]
   15f68:	ldr	r0, [r4, #4]
   15f6c:	ldr	r2, [sp, #36]	; 0x24
   15f70:	mov	r1, #0
   15f74:	sub	r2, r2, r0
   15f78:	add	r0, r5, r0, lsl #3
   15f7c:	lsl	r2, r2, #3
   15f80:	bl	10e48 <memset@plt>
   15f84:	ldr	r3, [sp, #36]	; 0x24
   15f88:	str	r3, [r4, #4]
   15f8c:	ldr	r4, [pc, #248]	; 1608c <strspn@plt+0x519c>
   15f90:	ldr	r8, [r5]
   15f94:	ldr	r6, [r5, #4]
   15f98:	ldr	r0, [r4, #4]
   15f9c:	ldr	r1, [r4, #44]	; 0x2c
   15fa0:	ldr	r2, [r4, #40]	; 0x28
   15fa4:	ldr	r3, [r4]
   15fa8:	orr	r0, r0, #1
   15fac:	add	fp, r4, #8
   15fb0:	str	r0, [sp, #28]
   15fb4:	str	r0, [sp, #4]
   15fb8:	str	r1, [sp, #16]
   15fbc:	str	r2, [sp, #12]
   15fc0:	str	r3, [sp]
   15fc4:	str	fp, [sp, #8]
   15fc8:	mov	r1, r8
   15fcc:	mov	r0, r6
   15fd0:	mov	r3, sl
   15fd4:	mov	r2, r9
   15fd8:	bl	140e8 <strspn@plt+0x31f8>
   15fdc:	cmp	r8, r0
   15fe0:	bhi	16044 <strspn@plt+0x5154>
   15fe4:	add	r3, r4, #48	; 0x30
   15fe8:	add	r8, r0, #1
   15fec:	cmp	r6, r3
   15ff0:	str	r8, [r5]
   15ff4:	beq	16000 <strspn@plt+0x5110>
   15ff8:	mov	r0, r6
   15ffc:	bl	1258c <strspn@plt+0x169c>
   16000:	mov	r0, r8
   16004:	bl	18b20 <strspn@plt+0x7c30>
   16008:	ldr	lr, [r4, #44]	; 0x2c
   1600c:	ldr	ip, [r4]
   16010:	mov	r3, sl
   16014:	mov	r2, r9
   16018:	mov	r1, r8
   1601c:	str	r0, [r5, #4]
   16020:	ldr	r5, [r4, #40]	; 0x28
   16024:	ldr	r4, [sp, #28]
   16028:	str	fp, [sp, #8]
   1602c:	str	r4, [sp, #4]
   16030:	str	lr, [sp, #16]
   16034:	str	r5, [sp, #12]
   16038:	str	ip, [sp]
   1603c:	mov	r6, r0
   16040:	bl	140e8 <strspn@plt+0x31f8>
   16044:	ldr	r3, [sp, #24]
   16048:	mov	r0, r6
   1604c:	str	r3, [r7]
   16050:	add	sp, sp, #44	; 0x2c
   16054:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16058:	mov	r3, #8
   1605c:	str	r3, [sp]
   16060:	add	r1, sp, #36	; 0x24
   16064:	rsb	r2, r2, #1
   16068:	mvn	r3, #-2147483648	; 0x80000000
   1606c:	mov	r0, #0
   16070:	bl	18d3c <strspn@plt+0x7e4c>
   16074:	mov	r5, r0
   16078:	ldm	r6, {r0, r1}
   1607c:	str	r5, [r4]
   16080:	stm	r5, {r0, r1}
   16084:	b	15f68 <strspn@plt+0x5078>
   16088:	strdeq	fp, [r2], -r8
   1608c:	andeq	fp, r2, r0, ror r1
   16090:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16094:	sub	sp, sp, #132	; 0x84
   16098:	mov	r5, r1
   1609c:	mov	r4, r0
   160a0:	mov	r9, r2
   160a4:	add	r0, sp, #80	; 0x50
   160a8:	mov	r2, #48	; 0x30
   160ac:	mov	r1, #0
   160b0:	bl	10e48 <memset@plt>
   160b4:	cmp	r5, #10
   160b8:	beq	16270 <strspn@plt+0x5380>
   160bc:	add	lr, sp, #80	; 0x50
   160c0:	str	r5, [sp, #80]	; 0x50
   160c4:	ldm	lr!, {r0, r1, r2, r3}
   160c8:	add	ip, sp, #32
   160cc:	ldr	r6, [pc, #416]	; 16274 <strspn@plt+0x5384>
   160d0:	stmia	ip!, {r0, r1, r2, r3}
   160d4:	ldm	lr!, {r0, r1, r2, r3}
   160d8:	stmia	ip!, {r0, r1, r2, r3}
   160dc:	ldm	lr, {r0, r1, r2, r3}
   160e0:	stm	ip, {r0, r1, r2, r3}
   160e4:	bl	10e30 <__errno_location@plt>
   160e8:	cmn	r4, #-2147483647	; 0x80000001
   160ec:	ldr	r5, [r6]
   160f0:	mov	r7, r0
   160f4:	movne	r0, #0
   160f8:	moveq	r0, #1
   160fc:	ldr	r3, [r7]
   16100:	orrs	r0, r0, r4, lsr #31
   16104:	str	r3, [sp, #24]
   16108:	bne	16270 <strspn@plt+0x5380>
   1610c:	ldr	r2, [r6, #4]
   16110:	cmp	r4, r2
   16114:	blt	16174 <strspn@plt+0x5284>
   16118:	add	r8, r6, #8
   1611c:	cmp	r5, r8
   16120:	str	r2, [sp, #80]	; 0x50
   16124:	beq	16240 <strspn@plt+0x5350>
   16128:	mov	r3, #8
   1612c:	sub	r2, r4, r2
   16130:	mov	r0, r5
   16134:	str	r3, [sp]
   16138:	add	r2, r2, #1
   1613c:	add	r1, sp, #80	; 0x50
   16140:	mvn	r3, #-2147483648	; 0x80000000
   16144:	bl	18d3c <strspn@plt+0x7e4c>
   16148:	mov	r5, r0
   1614c:	str	r0, [r6]
   16150:	ldr	r0, [r6, #4]
   16154:	ldr	r2, [sp, #80]	; 0x50
   16158:	mov	r1, #0
   1615c:	sub	r2, r2, r0
   16160:	add	r0, r5, r0, lsl #3
   16164:	lsl	r2, r2, #3
   16168:	bl	10e48 <memset@plt>
   1616c:	ldr	r3, [sp, #80]	; 0x50
   16170:	str	r3, [r6, #4]
   16174:	add	fp, r5, r4, lsl #3
   16178:	ldr	r1, [sp, #36]	; 0x24
   1617c:	ldr	r8, [r5, r4, lsl #3]
   16180:	ldr	r6, [fp, #4]
   16184:	ldr	r2, [sp, #72]	; 0x48
   16188:	ldr	r3, [sp, #32]
   1618c:	ldr	ip, [sp, #76]	; 0x4c
   16190:	orr	r1, r1, #1
   16194:	add	sl, sp, #40	; 0x28
   16198:	str	r1, [sp, #28]
   1619c:	str	r1, [sp, #4]
   161a0:	str	r2, [sp, #12]
   161a4:	str	r3, [sp]
   161a8:	mov	r0, r6
   161ac:	mov	r1, r8
   161b0:	str	ip, [sp, #16]
   161b4:	str	sl, [sp, #8]
   161b8:	mvn	r3, #0
   161bc:	mov	r2, r9
   161c0:	bl	140e8 <strspn@plt+0x31f8>
   161c4:	cmp	r8, r0
   161c8:	bhi	1622c <strspn@plt+0x533c>
   161cc:	ldr	r3, [pc, #164]	; 16278 <strspn@plt+0x5388>
   161d0:	add	r8, r0, #1
   161d4:	cmp	r6, r3
   161d8:	str	r8, [r5, r4, lsl #3]
   161dc:	beq	161e8 <strspn@plt+0x52f8>
   161e0:	mov	r0, r6
   161e4:	bl	1258c <strspn@plt+0x169c>
   161e8:	mov	r0, r8
   161ec:	bl	18b20 <strspn@plt+0x7c30>
   161f0:	ldr	lr, [sp, #76]	; 0x4c
   161f4:	ldr	r3, [sp, #32]
   161f8:	ldr	ip, [sp, #72]	; 0x48
   161fc:	ldr	r4, [sp, #28]
   16200:	mov	r2, r9
   16204:	mov	r1, r8
   16208:	str	r0, [fp, #4]
   1620c:	str	r3, [sp]
   16210:	str	sl, [sp, #8]
   16214:	str	r4, [sp, #4]
   16218:	str	lr, [sp, #16]
   1621c:	str	ip, [sp, #12]
   16220:	mvn	r3, #0
   16224:	mov	r6, r0
   16228:	bl	140e8 <strspn@plt+0x31f8>
   1622c:	ldr	r3, [sp, #24]
   16230:	mov	r0, r6
   16234:	str	r3, [r7]
   16238:	add	sp, sp, #132	; 0x84
   1623c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16240:	mov	r3, #8
   16244:	sub	r2, r4, r2
   16248:	add	r1, sp, #80	; 0x50
   1624c:	str	r3, [sp]
   16250:	add	r2, r2, #1
   16254:	mvn	r3, #-2147483648	; 0x80000000
   16258:	bl	18d3c <strspn@plt+0x7e4c>
   1625c:	mov	r5, r0
   16260:	ldm	r8, {r0, r1}
   16264:	str	r5, [r6]
   16268:	stm	r5, {r0, r1}
   1626c:	b	16150 <strspn@plt+0x5260>
   16270:	bl	10ee4 <abort@plt>
   16274:	strdeq	fp, [r2], -r8
   16278:	andeq	fp, r2, r0, lsr #3
   1627c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16280:	sub	sp, sp, #132	; 0x84
   16284:	mov	r5, r1
   16288:	mov	r4, r0
   1628c:	mov	r9, r2
   16290:	add	r0, sp, #80	; 0x50
   16294:	mov	r2, #48	; 0x30
   16298:	mov	r1, #0
   1629c:	mov	sl, r3
   162a0:	bl	10e48 <memset@plt>
   162a4:	cmp	r5, #10
   162a8:	beq	16464 <strspn@plt+0x5574>
   162ac:	add	lr, sp, #80	; 0x50
   162b0:	str	r5, [sp, #80]	; 0x50
   162b4:	ldm	lr!, {r0, r1, r2, r3}
   162b8:	add	ip, sp, #32
   162bc:	ldr	r6, [pc, #420]	; 16468 <strspn@plt+0x5578>
   162c0:	stmia	ip!, {r0, r1, r2, r3}
   162c4:	ldm	lr!, {r0, r1, r2, r3}
   162c8:	stmia	ip!, {r0, r1, r2, r3}
   162cc:	ldm	lr, {r0, r1, r2, r3}
   162d0:	stm	ip, {r0, r1, r2, r3}
   162d4:	bl	10e30 <__errno_location@plt>
   162d8:	cmn	r4, #-2147483647	; 0x80000001
   162dc:	ldr	r5, [r6]
   162e0:	mov	r7, r0
   162e4:	movne	r0, #0
   162e8:	moveq	r0, #1
   162ec:	ldr	r3, [r7]
   162f0:	orrs	r0, r0, r4, lsr #31
   162f4:	str	r3, [sp, #24]
   162f8:	bne	16464 <strspn@plt+0x5574>
   162fc:	ldr	r2, [r6, #4]
   16300:	cmp	r4, r2
   16304:	blt	16364 <strspn@plt+0x5474>
   16308:	add	r8, r6, #8
   1630c:	cmp	r5, r8
   16310:	str	r2, [sp, #80]	; 0x50
   16314:	beq	16434 <strspn@plt+0x5544>
   16318:	mov	r3, #8
   1631c:	sub	r2, r4, r2
   16320:	mov	r0, r5
   16324:	str	r3, [sp]
   16328:	add	r2, r2, #1
   1632c:	add	r1, sp, #80	; 0x50
   16330:	mvn	r3, #-2147483648	; 0x80000000
   16334:	bl	18d3c <strspn@plt+0x7e4c>
   16338:	mov	r5, r0
   1633c:	str	r0, [r6]
   16340:	ldr	r0, [r6, #4]
   16344:	ldr	r2, [sp, #80]	; 0x50
   16348:	mov	r1, #0
   1634c:	sub	r2, r2, r0
   16350:	add	r0, r5, r0, lsl #3
   16354:	lsl	r2, r2, #3
   16358:	bl	10e48 <memset@plt>
   1635c:	ldr	r3, [sp, #80]	; 0x50
   16360:	str	r3, [r6, #4]
   16364:	add	fp, r5, r4, lsl #3
   16368:	ldr	r3, [sp, #32]
   1636c:	ldr	r1, [sp, #36]	; 0x24
   16370:	ldr	r8, [r5, r4, lsl #3]
   16374:	ldr	r6, [fp, #4]
   16378:	ldr	r2, [sp, #72]	; 0x48
   1637c:	ldr	ip, [sp, #76]	; 0x4c
   16380:	orr	r1, r1, #1
   16384:	str	r3, [sp]
   16388:	add	r3, sp, #40	; 0x28
   1638c:	str	r1, [sp, #28]
   16390:	str	r1, [sp, #4]
   16394:	str	r2, [sp, #12]
   16398:	str	r3, [sp, #8]
   1639c:	mov	r0, r6
   163a0:	mov	r1, r8
   163a4:	str	ip, [sp, #16]
   163a8:	mov	r3, sl
   163ac:	mov	r2, r9
   163b0:	bl	140e8 <strspn@plt+0x31f8>
   163b4:	cmp	r8, r0
   163b8:	bhi	16420 <strspn@plt+0x5530>
   163bc:	ldr	r3, [pc, #168]	; 1646c <strspn@plt+0x557c>
   163c0:	add	r8, r0, #1
   163c4:	cmp	r6, r3
   163c8:	str	r8, [r5, r4, lsl #3]
   163cc:	beq	163d8 <strspn@plt+0x54e8>
   163d0:	mov	r0, r6
   163d4:	bl	1258c <strspn@plt+0x169c>
   163d8:	mov	r0, r8
   163dc:	bl	18b20 <strspn@plt+0x7c30>
   163e0:	add	lr, sp, #40	; 0x28
   163e4:	ldr	ip, [sp, #76]	; 0x4c
   163e8:	ldr	r4, [sp, #72]	; 0x48
   163ec:	ldr	r5, [sp, #28]
   163f0:	mov	r3, sl
   163f4:	mov	r2, r9
   163f8:	mov	r1, r8
   163fc:	str	r0, [fp, #4]
   16400:	str	lr, [sp, #8]
   16404:	ldr	lr, [sp, #32]
   16408:	str	r5, [sp, #4]
   1640c:	str	ip, [sp, #16]
   16410:	str	r4, [sp, #12]
   16414:	str	lr, [sp]
   16418:	mov	r6, r0
   1641c:	bl	140e8 <strspn@plt+0x31f8>
   16420:	ldr	r3, [sp, #24]
   16424:	mov	r0, r6
   16428:	str	r3, [r7]
   1642c:	add	sp, sp, #132	; 0x84
   16430:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16434:	mov	r3, #8
   16438:	sub	r2, r4, r2
   1643c:	add	r1, sp, #80	; 0x50
   16440:	str	r3, [sp]
   16444:	add	r2, r2, #1
   16448:	mvn	r3, #-2147483648	; 0x80000000
   1644c:	bl	18d3c <strspn@plt+0x7e4c>
   16450:	mov	r5, r0
   16454:	ldm	r8, {r0, r1}
   16458:	str	r5, [r6]
   1645c:	stm	r5, {r0, r1}
   16460:	b	16340 <strspn@plt+0x5450>
   16464:	bl	10ee4 <abort@plt>
   16468:	strdeq	fp, [r2], -r8
   1646c:	andeq	fp, r2, r0, lsr #3
   16470:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16474:	sub	sp, sp, #124	; 0x7c
   16478:	mov	r4, r0
   1647c:	mov	r9, r1
   16480:	add	r0, sp, #72	; 0x48
   16484:	mov	r2, #48	; 0x30
   16488:	mov	r1, #0
   1648c:	bl	10e48 <memset@plt>
   16490:	cmp	r4, #10
   16494:	beq	16620 <strspn@plt+0x5730>
   16498:	add	lr, sp, #72	; 0x48
   1649c:	str	r4, [sp, #72]	; 0x48
   164a0:	ldm	lr!, {r0, r1, r2, r3}
   164a4:	add	ip, sp, #24
   164a8:	ldr	r5, [pc, #372]	; 16624 <strspn@plt+0x5734>
   164ac:	stmia	ip!, {r0, r1, r2, r3}
   164b0:	ldm	lr!, {r0, r1, r2, r3}
   164b4:	stmia	ip!, {r0, r1, r2, r3}
   164b8:	ldm	lr, {r0, r1, r2, r3}
   164bc:	stm	ip, {r0, r1, r2, r3}
   164c0:	bl	10e30 <__errno_location@plt>
   164c4:	ldr	r2, [r5, #4]
   164c8:	ldr	r4, [r5]
   164cc:	cmp	r2, #0
   164d0:	mov	r7, r0
   164d4:	ldr	fp, [r0]
   164d8:	bgt	16534 <strspn@plt+0x5644>
   164dc:	add	r6, r5, #8
   164e0:	cmp	r4, r6
   164e4:	str	r2, [sp, #72]	; 0x48
   164e8:	beq	165f0 <strspn@plt+0x5700>
   164ec:	mov	r3, #8
   164f0:	mov	r0, r4
   164f4:	str	r3, [sp]
   164f8:	rsb	r2, r2, #1
   164fc:	add	r1, sp, #72	; 0x48
   16500:	mvn	r3, #-2147483648	; 0x80000000
   16504:	bl	18d3c <strspn@plt+0x7e4c>
   16508:	mov	r4, r0
   1650c:	str	r0, [r5]
   16510:	ldr	r0, [r5, #4]
   16514:	ldr	r2, [sp, #72]	; 0x48
   16518:	mov	r1, #0
   1651c:	sub	r2, r2, r0
   16520:	add	r0, r4, r0, lsl #3
   16524:	lsl	r2, r2, #3
   16528:	bl	10e48 <memset@plt>
   1652c:	ldr	r3, [sp, #72]	; 0x48
   16530:	str	r3, [r5, #4]
   16534:	ldr	r6, [sp, #28]
   16538:	ldr	r8, [r4]
   1653c:	ldr	r5, [r4, #4]
   16540:	ldr	r2, [sp, #64]	; 0x40
   16544:	ldr	r3, [sp, #24]
   16548:	ldr	ip, [sp, #68]	; 0x44
   1654c:	orr	r6, r6, #1
   16550:	add	sl, sp, #32
   16554:	str	r2, [sp, #12]
   16558:	str	r3, [sp]
   1655c:	str	r6, [sp, #4]
   16560:	mov	r1, r8
   16564:	mov	r0, r5
   16568:	str	ip, [sp, #16]
   1656c:	str	sl, [sp, #8]
   16570:	mvn	r3, #0
   16574:	mov	r2, r9
   16578:	bl	140e8 <strspn@plt+0x31f8>
   1657c:	cmp	r8, r0
   16580:	bhi	165e0 <strspn@plt+0x56f0>
   16584:	ldr	r3, [pc, #156]	; 16628 <strspn@plt+0x5738>
   16588:	add	r8, r0, #1
   1658c:	cmp	r5, r3
   16590:	str	r8, [r4]
   16594:	beq	165a0 <strspn@plt+0x56b0>
   16598:	mov	r0, r5
   1659c:	bl	1258c <strspn@plt+0x169c>
   165a0:	mov	r0, r8
   165a4:	bl	18b20 <strspn@plt+0x7c30>
   165a8:	ldr	lr, [sp, #68]	; 0x44
   165ac:	ldr	r3, [sp, #24]
   165b0:	ldr	ip, [sp, #64]	; 0x40
   165b4:	mov	r2, r9
   165b8:	mov	r1, r8
   165bc:	str	r0, [r4, #4]
   165c0:	str	r3, [sp]
   165c4:	str	sl, [sp, #8]
   165c8:	str	r6, [sp, #4]
   165cc:	str	lr, [sp, #16]
   165d0:	str	ip, [sp, #12]
   165d4:	mvn	r3, #0
   165d8:	mov	r5, r0
   165dc:	bl	140e8 <strspn@plt+0x31f8>
   165e0:	mov	r0, r5
   165e4:	str	fp, [r7]
   165e8:	add	sp, sp, #124	; 0x7c
   165ec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   165f0:	mov	r3, #8
   165f4:	add	r1, sp, #72	; 0x48
   165f8:	str	r3, [sp]
   165fc:	rsb	r2, r2, #1
   16600:	mvn	r3, #-2147483648	; 0x80000000
   16604:	mov	r0, #0
   16608:	bl	18d3c <strspn@plt+0x7e4c>
   1660c:	mov	r4, r0
   16610:	ldm	r6, {r0, r1}
   16614:	str	r4, [r5]
   16618:	stm	r4, {r0, r1}
   1661c:	b	16510 <strspn@plt+0x5620>
   16620:	bl	10ee4 <abort@plt>
   16624:	strdeq	fp, [r2], -r8
   16628:	andeq	fp, r2, r0, lsr #3
   1662c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16630:	sub	sp, sp, #132	; 0x84
   16634:	mov	r4, r0
   16638:	mov	r9, r1
   1663c:	mov	sl, r2
   16640:	add	r0, sp, #80	; 0x50
   16644:	mov	r2, #48	; 0x30
   16648:	mov	r1, #0
   1664c:	bl	10e48 <memset@plt>
   16650:	cmp	r4, #10
   16654:	beq	167e8 <strspn@plt+0x58f8>
   16658:	add	lr, sp, #80	; 0x50
   1665c:	str	r4, [sp, #80]	; 0x50
   16660:	ldm	lr!, {r0, r1, r2, r3}
   16664:	add	ip, sp, #32
   16668:	ldr	r5, [pc, #380]	; 167ec <strspn@plt+0x58fc>
   1666c:	stmia	ip!, {r0, r1, r2, r3}
   16670:	ldm	lr!, {r0, r1, r2, r3}
   16674:	stmia	ip!, {r0, r1, r2, r3}
   16678:	ldm	lr, {r0, r1, r2, r3}
   1667c:	stm	ip, {r0, r1, r2, r3}
   16680:	bl	10e30 <__errno_location@plt>
   16684:	ldr	r2, [r5, #4]
   16688:	ldr	r4, [r5]
   1668c:	cmp	r2, #0
   16690:	ldr	r3, [r0]
   16694:	mov	r7, r0
   16698:	str	r3, [sp, #28]
   1669c:	bgt	166f8 <strspn@plt+0x5808>
   166a0:	add	r6, r5, #8
   166a4:	cmp	r4, r6
   166a8:	str	r2, [sp, #80]	; 0x50
   166ac:	beq	167b8 <strspn@plt+0x58c8>
   166b0:	mov	r3, #8
   166b4:	mov	r0, r4
   166b8:	str	r3, [sp]
   166bc:	rsb	r2, r2, #1
   166c0:	add	r1, sp, #80	; 0x50
   166c4:	mvn	r3, #-2147483648	; 0x80000000
   166c8:	bl	18d3c <strspn@plt+0x7e4c>
   166cc:	mov	r4, r0
   166d0:	str	r0, [r5]
   166d4:	ldr	r0, [r5, #4]
   166d8:	ldr	r2, [sp, #80]	; 0x50
   166dc:	mov	r1, #0
   166e0:	sub	r2, r2, r0
   166e4:	add	r0, r4, r0, lsl #3
   166e8:	lsl	r2, r2, #3
   166ec:	bl	10e48 <memset@plt>
   166f0:	ldr	r3, [sp, #80]	; 0x50
   166f4:	str	r3, [r5, #4]
   166f8:	ldr	r6, [sp, #36]	; 0x24
   166fc:	ldr	r8, [r4]
   16700:	ldr	r5, [r4, #4]
   16704:	ldr	r2, [sp, #72]	; 0x48
   16708:	ldr	r3, [sp, #32]
   1670c:	ldr	ip, [sp, #76]	; 0x4c
   16710:	orr	r6, r6, #1
   16714:	add	fp, sp, #40	; 0x28
   16718:	str	r2, [sp, #12]
   1671c:	str	r3, [sp]
   16720:	str	r6, [sp, #4]
   16724:	mov	r1, r8
   16728:	mov	r0, r5
   1672c:	str	ip, [sp, #16]
   16730:	str	fp, [sp, #8]
   16734:	mov	r3, sl
   16738:	mov	r2, r9
   1673c:	bl	140e8 <strspn@plt+0x31f8>
   16740:	cmp	r8, r0
   16744:	bhi	167a4 <strspn@plt+0x58b4>
   16748:	ldr	r3, [pc, #160]	; 167f0 <strspn@plt+0x5900>
   1674c:	add	r8, r0, #1
   16750:	cmp	r5, r3
   16754:	str	r8, [r4]
   16758:	beq	16764 <strspn@plt+0x5874>
   1675c:	mov	r0, r5
   16760:	bl	1258c <strspn@plt+0x169c>
   16764:	mov	r0, r8
   16768:	bl	18b20 <strspn@plt+0x7c30>
   1676c:	ldr	ip, [sp, #76]	; 0x4c
   16770:	ldr	lr, [sp, #32]
   16774:	mov	r3, sl
   16778:	mov	r2, r9
   1677c:	mov	r1, r8
   16780:	str	r0, [r4, #4]
   16784:	ldr	r4, [sp, #72]	; 0x48
   16788:	str	fp, [sp, #8]
   1678c:	str	r6, [sp, #4]
   16790:	str	ip, [sp, #16]
   16794:	str	r4, [sp, #12]
   16798:	str	lr, [sp]
   1679c:	mov	r5, r0
   167a0:	bl	140e8 <strspn@plt+0x31f8>
   167a4:	ldr	r3, [sp, #28]
   167a8:	mov	r0, r5
   167ac:	str	r3, [r7]
   167b0:	add	sp, sp, #132	; 0x84
   167b4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   167b8:	mov	r3, #8
   167bc:	add	r1, sp, #80	; 0x50
   167c0:	str	r3, [sp]
   167c4:	rsb	r2, r2, #1
   167c8:	mvn	r3, #-2147483648	; 0x80000000
   167cc:	mov	r0, #0
   167d0:	bl	18d3c <strspn@plt+0x7e4c>
   167d4:	mov	r4, r0
   167d8:	ldm	r6, {r0, r1}
   167dc:	str	r4, [r5]
   167e0:	stm	r4, {r0, r1}
   167e4:	b	166d4 <strspn@plt+0x57e4>
   167e8:	bl	10ee4 <abort@plt>
   167ec:	strdeq	fp, [r2], -r8
   167f0:	andeq	fp, r2, r0, lsr #3
   167f4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   167f8:	mov	r4, r2
   167fc:	ldr	lr, [pc, #432]	; 169b4 <strspn@plt+0x5ac4>
   16800:	mov	sl, r0
   16804:	mov	fp, r1
   16808:	ldm	lr!, {r0, r1, r2, r3}
   1680c:	sub	sp, sp, #92	; 0x5c
   16810:	add	ip, sp, #40	; 0x28
   16814:	lsr	r7, r4, #5
   16818:	stmia	ip!, {r0, r1, r2, r3}
   1681c:	add	r6, sp, #48	; 0x30
   16820:	ldm	lr!, {r0, r1, r2, r3}
   16824:	and	r4, r4, #31
   16828:	ldr	r5, [pc, #392]	; 169b8 <strspn@plt+0x5ac8>
   1682c:	stmia	ip!, {r0, r1, r2, r3}
   16830:	ldm	lr, {r0, r1, r2, r3}
   16834:	stm	ip, {r0, r1, r2, r3}
   16838:	ldr	r2, [r6, r7, lsl #2]
   1683c:	lsr	r3, r2, r4
   16840:	eor	r3, r3, #1
   16844:	and	r3, r3, #1
   16848:	eor	r4, r2, r3, lsl r4
   1684c:	str	r4, [r6, r7, lsl #2]
   16850:	bl	10e30 <__errno_location@plt>
   16854:	ldr	r2, [r5, #4]
   16858:	ldr	r4, [r5]
   1685c:	cmp	r2, #0
   16860:	ldr	r3, [r0]
   16864:	mov	r8, r0
   16868:	str	r3, [sp, #28]
   1686c:	bgt	168c8 <strspn@plt+0x59d8>
   16870:	add	r7, r5, #8
   16874:	cmp	r4, r7
   16878:	str	r2, [sp, #36]	; 0x24
   1687c:	beq	16984 <strspn@plt+0x5a94>
   16880:	mov	r3, #8
   16884:	mov	r0, r4
   16888:	str	r3, [sp]
   1688c:	rsb	r2, r2, #1
   16890:	mvn	r3, #-2147483648	; 0x80000000
   16894:	add	r1, sp, #36	; 0x24
   16898:	bl	18d3c <strspn@plt+0x7e4c>
   1689c:	mov	r4, r0
   168a0:	str	r0, [r5]
   168a4:	ldr	r0, [r5, #4]
   168a8:	ldr	r2, [sp, #36]	; 0x24
   168ac:	mov	r1, #0
   168b0:	sub	r2, r2, r0
   168b4:	add	r0, r4, r0, lsl #3
   168b8:	lsl	r2, r2, #3
   168bc:	bl	10e48 <memset@plt>
   168c0:	ldr	r3, [sp, #36]	; 0x24
   168c4:	str	r3, [r5, #4]
   168c8:	ldr	r7, [sp, #44]	; 0x2c
   168cc:	ldr	r9, [r4]
   168d0:	ldr	r5, [r4, #4]
   168d4:	ldr	r2, [sp, #80]	; 0x50
   168d8:	ldr	r3, [sp, #40]	; 0x28
   168dc:	ldr	ip, [sp, #84]	; 0x54
   168e0:	orr	r7, r7, #1
   168e4:	str	r2, [sp, #12]
   168e8:	str	r3, [sp]
   168ec:	str	r7, [sp, #4]
   168f0:	str	r6, [sp, #8]
   168f4:	mov	r1, r9
   168f8:	mov	r0, r5
   168fc:	str	ip, [sp, #16]
   16900:	mov	r3, fp
   16904:	mov	r2, sl
   16908:	bl	140e8 <strspn@plt+0x31f8>
   1690c:	cmp	r9, r0
   16910:	bhi	16970 <strspn@plt+0x5a80>
   16914:	ldr	r3, [pc, #160]	; 169bc <strspn@plt+0x5acc>
   16918:	add	r9, r0, #1
   1691c:	cmp	r5, r3
   16920:	str	r9, [r4]
   16924:	beq	16930 <strspn@plt+0x5a40>
   16928:	mov	r0, r5
   1692c:	bl	1258c <strspn@plt+0x169c>
   16930:	mov	r0, r9
   16934:	bl	18b20 <strspn@plt+0x7c30>
   16938:	ldr	ip, [sp, #84]	; 0x54
   1693c:	ldr	lr, [sp, #40]	; 0x28
   16940:	mov	r3, fp
   16944:	mov	r2, sl
   16948:	mov	r1, r9
   1694c:	str	r0, [r4, #4]
   16950:	ldr	r4, [sp, #80]	; 0x50
   16954:	str	r6, [sp, #8]
   16958:	str	r7, [sp, #4]
   1695c:	str	ip, [sp, #16]
   16960:	str	r4, [sp, #12]
   16964:	str	lr, [sp]
   16968:	mov	r5, r0
   1696c:	bl	140e8 <strspn@plt+0x31f8>
   16970:	ldr	r3, [sp, #28]
   16974:	mov	r0, r5
   16978:	str	r3, [r8]
   1697c:	add	sp, sp, #92	; 0x5c
   16980:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16984:	mov	r3, #8
   16988:	str	r3, [sp]
   1698c:	add	r1, sp, #36	; 0x24
   16990:	rsb	r2, r2, #1
   16994:	mvn	r3, #-2147483648	; 0x80000000
   16998:	mov	r0, #0
   1699c:	bl	18d3c <strspn@plt+0x7e4c>
   169a0:	mov	r4, r0
   169a4:	ldm	r7, {r0, r1}
   169a8:	str	r4, [r5]
   169ac:	stm	r4, {r0, r1}
   169b0:	b	168a4 <strspn@plt+0x59b4>
   169b4:	andeq	fp, r2, r0, ror r1
   169b8:	strdeq	fp, [r2], -r8
   169bc:	andeq	fp, r2, r0, lsr #3
   169c0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   169c4:	mov	r4, r1
   169c8:	ldr	lr, [pc, #420]	; 16b74 <strspn@plt+0x5c84>
   169cc:	mov	r6, r0
   169d0:	sub	sp, sp, #84	; 0x54
   169d4:	ldm	lr!, {r0, r1, r2, r3}
   169d8:	add	ip, sp, #32
   169dc:	lsr	r8, r4, #5
   169e0:	add	r5, sp, #40	; 0x28
   169e4:	stmia	ip!, {r0, r1, r2, r3}
   169e8:	and	r4, r4, #31
   169ec:	ldm	lr!, {r0, r1, r2, r3}
   169f0:	ldr	r7, [pc, #384]	; 16b78 <strspn@plt+0x5c88>
   169f4:	stmia	ip!, {r0, r1, r2, r3}
   169f8:	ldm	lr, {r0, r1, r2, r3}
   169fc:	stm	ip, {r0, r1, r2, r3}
   16a00:	ldr	r2, [r5, r8, lsl #2]
   16a04:	lsr	r3, r2, r4
   16a08:	eor	r3, r3, #1
   16a0c:	and	r3, r3, #1
   16a10:	eor	r4, r2, r3, lsl r4
   16a14:	str	r4, [r5, r8, lsl #2]
   16a18:	bl	10e30 <__errno_location@plt>
   16a1c:	ldr	r2, [r7, #4]
   16a20:	ldr	r4, [r7]
   16a24:	cmp	r2, #0
   16a28:	mov	r9, r0
   16a2c:	ldr	sl, [r0]
   16a30:	bgt	16a8c <strspn@plt+0x5b9c>
   16a34:	add	r8, r7, #8
   16a38:	cmp	r4, r8
   16a3c:	str	r2, [sp, #28]
   16a40:	beq	16b44 <strspn@plt+0x5c54>
   16a44:	mov	r3, #8
   16a48:	mov	r0, r4
   16a4c:	str	r3, [sp]
   16a50:	rsb	r2, r2, #1
   16a54:	mvn	r3, #-2147483648	; 0x80000000
   16a58:	add	r1, sp, #28
   16a5c:	bl	18d3c <strspn@plt+0x7e4c>
   16a60:	mov	r4, r0
   16a64:	str	r0, [r7]
   16a68:	ldr	r0, [r7, #4]
   16a6c:	ldr	r2, [sp, #28]
   16a70:	mov	r1, #0
   16a74:	sub	r2, r2, r0
   16a78:	add	r0, r4, r0, lsl #3
   16a7c:	lsl	r2, r2, #3
   16a80:	bl	10e48 <memset@plt>
   16a84:	ldr	r3, [sp, #28]
   16a88:	str	r3, [r7, #4]
   16a8c:	ldr	r8, [sp, #36]	; 0x24
   16a90:	ldr	fp, [r4]
   16a94:	ldr	r7, [r4, #4]
   16a98:	ldr	r2, [sp, #72]	; 0x48
   16a9c:	ldr	r3, [sp, #32]
   16aa0:	ldr	ip, [sp, #76]	; 0x4c
   16aa4:	orr	r8, r8, #1
   16aa8:	str	r2, [sp, #12]
   16aac:	str	r3, [sp]
   16ab0:	str	r8, [sp, #4]
   16ab4:	str	r5, [sp, #8]
   16ab8:	mov	r1, fp
   16abc:	mov	r0, r7
   16ac0:	str	ip, [sp, #16]
   16ac4:	mvn	r3, #0
   16ac8:	mov	r2, r6
   16acc:	bl	140e8 <strspn@plt+0x31f8>
   16ad0:	cmp	fp, r0
   16ad4:	bhi	16b34 <strspn@plt+0x5c44>
   16ad8:	ldr	r3, [pc, #156]	; 16b7c <strspn@plt+0x5c8c>
   16adc:	add	fp, r0, #1
   16ae0:	cmp	r7, r3
   16ae4:	str	fp, [r4]
   16ae8:	beq	16af4 <strspn@plt+0x5c04>
   16aec:	mov	r0, r7
   16af0:	bl	1258c <strspn@plt+0x169c>
   16af4:	mov	r0, fp
   16af8:	bl	18b20 <strspn@plt+0x7c30>
   16afc:	ldr	lr, [sp, #76]	; 0x4c
   16b00:	ldr	r3, [sp, #32]
   16b04:	ldr	ip, [sp, #72]	; 0x48
   16b08:	mov	r2, r6
   16b0c:	mov	r1, fp
   16b10:	str	r0, [r4, #4]
   16b14:	str	r3, [sp]
   16b18:	str	r5, [sp, #8]
   16b1c:	str	r8, [sp, #4]
   16b20:	str	lr, [sp, #16]
   16b24:	str	ip, [sp, #12]
   16b28:	mvn	r3, #0
   16b2c:	mov	r7, r0
   16b30:	bl	140e8 <strspn@plt+0x31f8>
   16b34:	mov	r0, r7
   16b38:	str	sl, [r9]
   16b3c:	add	sp, sp, #84	; 0x54
   16b40:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16b44:	mov	r3, #8
   16b48:	str	r3, [sp]
   16b4c:	add	r1, sp, #28
   16b50:	rsb	r2, r2, #1
   16b54:	mvn	r3, #-2147483648	; 0x80000000
   16b58:	mov	r0, #0
   16b5c:	bl	18d3c <strspn@plt+0x7e4c>
   16b60:	mov	r4, r0
   16b64:	ldm	r8, {r0, r1}
   16b68:	str	r4, [r7]
   16b6c:	stm	r4, {r0, r1}
   16b70:	b	16a68 <strspn@plt+0x5b78>
   16b74:	andeq	fp, r2, r0, ror r1
   16b78:	strdeq	fp, [r2], -r8
   16b7c:	andeq	fp, r2, r0, lsr #3
   16b80:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16b84:	mov	r6, r0
   16b88:	ldr	lr, [pc, #404]	; 16d24 <strspn@plt+0x5e34>
   16b8c:	sub	sp, sp, #84	; 0x54
   16b90:	add	ip, sp, #32
   16b94:	ldm	lr!, {r0, r1, r2, r3}
   16b98:	ldr	r5, [pc, #392]	; 16d28 <strspn@plt+0x5e38>
   16b9c:	stmia	ip!, {r0, r1, r2, r3}
   16ba0:	ldm	lr!, {r0, r1, r2, r3}
   16ba4:	ldr	r4, [sp, #44]	; 0x2c
   16ba8:	stmia	ip!, {r0, r1, r2, r3}
   16bac:	ldm	lr, {r0, r1, r2, r3}
   16bb0:	mvn	lr, r4
   16bb4:	and	lr, lr, #67108864	; 0x4000000
   16bb8:	eor	lr, lr, r4
   16bbc:	stm	ip, {r0, r1, r2, r3}
   16bc0:	str	lr, [sp, #44]	; 0x2c
   16bc4:	bl	10e30 <__errno_location@plt>
   16bc8:	ldr	r2, [r5, #4]
   16bcc:	ldr	r4, [r5]
   16bd0:	cmp	r2, #0
   16bd4:	mov	r8, r0
   16bd8:	ldr	sl, [r0]
   16bdc:	bgt	16c38 <strspn@plt+0x5d48>
   16be0:	add	r7, r5, #8
   16be4:	cmp	r4, r7
   16be8:	str	r2, [sp, #28]
   16bec:	beq	16cf4 <strspn@plt+0x5e04>
   16bf0:	mov	r3, #8
   16bf4:	mov	r0, r4
   16bf8:	str	r3, [sp]
   16bfc:	rsb	r2, r2, #1
   16c00:	mvn	r3, #-2147483648	; 0x80000000
   16c04:	add	r1, sp, #28
   16c08:	bl	18d3c <strspn@plt+0x7e4c>
   16c0c:	mov	r4, r0
   16c10:	str	r0, [r5]
   16c14:	ldr	r0, [r5, #4]
   16c18:	ldr	r2, [sp, #28]
   16c1c:	mov	r1, #0
   16c20:	sub	r2, r2, r0
   16c24:	add	r0, r4, r0, lsl #3
   16c28:	lsl	r2, r2, #3
   16c2c:	bl	10e48 <memset@plt>
   16c30:	ldr	r3, [sp, #28]
   16c34:	str	r3, [r5, #4]
   16c38:	ldr	r7, [sp, #36]	; 0x24
   16c3c:	ldr	r9, [r4]
   16c40:	ldr	r5, [r4, #4]
   16c44:	ldr	r2, [sp, #72]	; 0x48
   16c48:	ldr	r3, [sp, #32]
   16c4c:	ldr	ip, [sp, #76]	; 0x4c
   16c50:	orr	r7, r7, #1
   16c54:	add	fp, sp, #40	; 0x28
   16c58:	str	r2, [sp, #12]
   16c5c:	str	r3, [sp]
   16c60:	str	r7, [sp, #4]
   16c64:	mov	r1, r9
   16c68:	mov	r0, r5
   16c6c:	str	ip, [sp, #16]
   16c70:	str	fp, [sp, #8]
   16c74:	mvn	r3, #0
   16c78:	mov	r2, r6
   16c7c:	bl	140e8 <strspn@plt+0x31f8>
   16c80:	cmp	r9, r0
   16c84:	bhi	16ce4 <strspn@plt+0x5df4>
   16c88:	ldr	r3, [pc, #156]	; 16d2c <strspn@plt+0x5e3c>
   16c8c:	add	r9, r0, #1
   16c90:	cmp	r5, r3
   16c94:	str	r9, [r4]
   16c98:	beq	16ca4 <strspn@plt+0x5db4>
   16c9c:	mov	r0, r5
   16ca0:	bl	1258c <strspn@plt+0x169c>
   16ca4:	mov	r0, r9
   16ca8:	bl	18b20 <strspn@plt+0x7c30>
   16cac:	ldr	lr, [sp, #76]	; 0x4c
   16cb0:	ldr	r3, [sp, #32]
   16cb4:	ldr	ip, [sp, #72]	; 0x48
   16cb8:	mov	r2, r6
   16cbc:	mov	r1, r9
   16cc0:	str	r0, [r4, #4]
   16cc4:	str	r3, [sp]
   16cc8:	str	fp, [sp, #8]
   16ccc:	str	r7, [sp, #4]
   16cd0:	str	lr, [sp, #16]
   16cd4:	str	ip, [sp, #12]
   16cd8:	mvn	r3, #0
   16cdc:	mov	r5, r0
   16ce0:	bl	140e8 <strspn@plt+0x31f8>
   16ce4:	mov	r0, r5
   16ce8:	str	sl, [r8]
   16cec:	add	sp, sp, #84	; 0x54
   16cf0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16cf4:	mov	r3, #8
   16cf8:	str	r3, [sp]
   16cfc:	add	r1, sp, #28
   16d00:	rsb	r2, r2, #1
   16d04:	mvn	r3, #-2147483648	; 0x80000000
   16d08:	mov	r0, #0
   16d0c:	bl	18d3c <strspn@plt+0x7e4c>
   16d10:	mov	r4, r0
   16d14:	ldm	r7, {r0, r1}
   16d18:	str	r4, [r5]
   16d1c:	stm	r4, {r0, r1}
   16d20:	b	16c14 <strspn@plt+0x5d24>
   16d24:	andeq	fp, r2, r0, ror r1
   16d28:	strdeq	fp, [r2], -r8
   16d2c:	andeq	fp, r2, r0, lsr #3
   16d30:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16d34:	mov	r9, r0
   16d38:	ldr	lr, [pc, #416]	; 16ee0 <strspn@plt+0x5ff0>
   16d3c:	mov	sl, r1
   16d40:	sub	sp, sp, #92	; 0x5c
   16d44:	ldm	lr!, {r0, r1, r2, r3}
   16d48:	add	ip, sp, #40	; 0x28
   16d4c:	ldr	r5, [pc, #400]	; 16ee4 <strspn@plt+0x5ff4>
   16d50:	stmia	ip!, {r0, r1, r2, r3}
   16d54:	ldm	lr!, {r0, r1, r2, r3}
   16d58:	ldr	r4, [sp, #52]	; 0x34
   16d5c:	stmia	ip!, {r0, r1, r2, r3}
   16d60:	ldm	lr, {r0, r1, r2, r3}
   16d64:	mvn	lr, r4
   16d68:	and	lr, lr, #67108864	; 0x4000000
   16d6c:	eor	lr, lr, r4
   16d70:	stm	ip, {r0, r1, r2, r3}
   16d74:	str	lr, [sp, #52]	; 0x34
   16d78:	bl	10e30 <__errno_location@plt>
   16d7c:	ldr	r2, [r5, #4]
   16d80:	ldr	r4, [r5]
   16d84:	cmp	r2, #0
   16d88:	ldr	r3, [r0]
   16d8c:	mov	r7, r0
   16d90:	str	r3, [sp, #28]
   16d94:	bgt	16df0 <strspn@plt+0x5f00>
   16d98:	add	r6, r5, #8
   16d9c:	cmp	r4, r6
   16da0:	str	r2, [sp, #36]	; 0x24
   16da4:	beq	16eb0 <strspn@plt+0x5fc0>
   16da8:	mov	r3, #8
   16dac:	mov	r0, r4
   16db0:	str	r3, [sp]
   16db4:	rsb	r2, r2, #1
   16db8:	mvn	r3, #-2147483648	; 0x80000000
   16dbc:	add	r1, sp, #36	; 0x24
   16dc0:	bl	18d3c <strspn@plt+0x7e4c>
   16dc4:	mov	r4, r0
   16dc8:	str	r0, [r5]
   16dcc:	ldr	r0, [r5, #4]
   16dd0:	ldr	r2, [sp, #36]	; 0x24
   16dd4:	mov	r1, #0
   16dd8:	sub	r2, r2, r0
   16ddc:	add	r0, r4, r0, lsl #3
   16de0:	lsl	r2, r2, #3
   16de4:	bl	10e48 <memset@plt>
   16de8:	ldr	r3, [sp, #36]	; 0x24
   16dec:	str	r3, [r5, #4]
   16df0:	ldr	r6, [sp, #44]	; 0x2c
   16df4:	ldr	r8, [r4]
   16df8:	ldr	r5, [r4, #4]
   16dfc:	ldr	r2, [sp, #80]	; 0x50
   16e00:	ldr	r3, [sp, #40]	; 0x28
   16e04:	ldr	ip, [sp, #84]	; 0x54
   16e08:	orr	r6, r6, #1
   16e0c:	add	fp, sp, #48	; 0x30
   16e10:	str	r2, [sp, #12]
   16e14:	str	r3, [sp]
   16e18:	str	r6, [sp, #4]
   16e1c:	mov	r1, r8
   16e20:	mov	r0, r5
   16e24:	str	ip, [sp, #16]
   16e28:	str	fp, [sp, #8]
   16e2c:	mov	r3, sl
   16e30:	mov	r2, r9
   16e34:	bl	140e8 <strspn@plt+0x31f8>
   16e38:	cmp	r8, r0
   16e3c:	bhi	16e9c <strspn@plt+0x5fac>
   16e40:	ldr	r3, [pc, #160]	; 16ee8 <strspn@plt+0x5ff8>
   16e44:	add	r8, r0, #1
   16e48:	cmp	r5, r3
   16e4c:	str	r8, [r4]
   16e50:	beq	16e5c <strspn@plt+0x5f6c>
   16e54:	mov	r0, r5
   16e58:	bl	1258c <strspn@plt+0x169c>
   16e5c:	mov	r0, r8
   16e60:	bl	18b20 <strspn@plt+0x7c30>
   16e64:	ldr	ip, [sp, #84]	; 0x54
   16e68:	ldr	lr, [sp, #40]	; 0x28
   16e6c:	mov	r3, sl
   16e70:	mov	r2, r9
   16e74:	mov	r1, r8
   16e78:	str	r0, [r4, #4]
   16e7c:	ldr	r4, [sp, #80]	; 0x50
   16e80:	str	fp, [sp, #8]
   16e84:	str	r6, [sp, #4]
   16e88:	str	ip, [sp, #16]
   16e8c:	str	r4, [sp, #12]
   16e90:	str	lr, [sp]
   16e94:	mov	r5, r0
   16e98:	bl	140e8 <strspn@plt+0x31f8>
   16e9c:	ldr	r3, [sp, #28]
   16ea0:	mov	r0, r5
   16ea4:	str	r3, [r7]
   16ea8:	add	sp, sp, #92	; 0x5c
   16eac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16eb0:	mov	r3, #8
   16eb4:	str	r3, [sp]
   16eb8:	add	r1, sp, #36	; 0x24
   16ebc:	rsb	r2, r2, #1
   16ec0:	mvn	r3, #-2147483648	; 0x80000000
   16ec4:	mov	r0, #0
   16ec8:	bl	18d3c <strspn@plt+0x7e4c>
   16ecc:	mov	r4, r0
   16ed0:	ldm	r6, {r0, r1}
   16ed4:	str	r4, [r5]
   16ed8:	stm	r4, {r0, r1}
   16edc:	b	16dcc <strspn@plt+0x5edc>
   16ee0:	andeq	fp, r2, r0, ror r1
   16ee4:	strdeq	fp, [r2], -r8
   16ee8:	andeq	fp, r2, r0, lsr #3
   16eec:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16ef0:	sub	sp, sp, #180	; 0xb4
   16ef4:	mov	r6, r1
   16ef8:	mov	r4, r0
   16efc:	mov	r9, r2
   16f00:	add	r0, sp, #80	; 0x50
   16f04:	mov	r2, #48	; 0x30
   16f08:	mov	r1, #0
   16f0c:	bl	10e48 <memset@plt>
   16f10:	cmp	r6, #10
   16f14:	beq	170f4 <strspn@plt+0x6204>
   16f18:	add	r5, sp, #80	; 0x50
   16f1c:	str	r6, [sp, #80]	; 0x50
   16f20:	ldm	r5!, {r0, r1, r2, r3}
   16f24:	add	ip, sp, #128	; 0x80
   16f28:	mov	r7, ip
   16f2c:	add	lr, sp, #32
   16f30:	stmia	ip!, {r0, r1, r2, r3}
   16f34:	mov	r8, #67108864	; 0x4000000
   16f38:	ldm	r5!, {r0, r1, r2, r3}
   16f3c:	ldr	r6, [pc, #436]	; 170f8 <strspn@plt+0x6208>
   16f40:	stmia	ip!, {r0, r1, r2, r3}
   16f44:	ldm	r5, {r0, r1, r2, r3}
   16f48:	stm	ip, {r0, r1, r2, r3}
   16f4c:	ldm	r7!, {r0, r1, r2, r3}
   16f50:	stmia	lr!, {r0, r1, r2, r3}
   16f54:	ldm	r7!, {r0, r1, r2, r3}
   16f58:	str	r8, [sp, #44]	; 0x2c
   16f5c:	stmia	lr!, {r0, r1, r2, r3}
   16f60:	ldm	ip, {r0, r1, r2, r3}
   16f64:	stm	lr, {r0, r1, r2, r3}
   16f68:	bl	10e30 <__errno_location@plt>
   16f6c:	cmn	r4, #-2147483647	; 0x80000001
   16f70:	ldr	r5, [r6]
   16f74:	mov	r7, r0
   16f78:	movne	r0, #0
   16f7c:	moveq	r0, #1
   16f80:	ldr	r3, [r7]
   16f84:	orrs	r0, r0, r4, lsr #31
   16f88:	str	r3, [sp, #24]
   16f8c:	bne	170f4 <strspn@plt+0x6204>
   16f90:	ldr	r2, [r6, #4]
   16f94:	cmp	r4, r2
   16f98:	blt	16ff8 <strspn@plt+0x6108>
   16f9c:	add	r8, r6, #8
   16fa0:	cmp	r5, r8
   16fa4:	str	r2, [sp, #80]	; 0x50
   16fa8:	beq	170c4 <strspn@plt+0x61d4>
   16fac:	mov	r3, #8
   16fb0:	sub	r2, r4, r2
   16fb4:	mov	r0, r5
   16fb8:	str	r3, [sp]
   16fbc:	add	r2, r2, #1
   16fc0:	add	r1, sp, #80	; 0x50
   16fc4:	mvn	r3, #-2147483648	; 0x80000000
   16fc8:	bl	18d3c <strspn@plt+0x7e4c>
   16fcc:	mov	r5, r0
   16fd0:	str	r0, [r6]
   16fd4:	ldr	r0, [r6, #4]
   16fd8:	ldr	r2, [sp, #80]	; 0x50
   16fdc:	mov	r1, #0
   16fe0:	sub	r2, r2, r0
   16fe4:	add	r0, r5, r0, lsl #3
   16fe8:	lsl	r2, r2, #3
   16fec:	bl	10e48 <memset@plt>
   16ff0:	ldr	r3, [sp, #80]	; 0x50
   16ff4:	str	r3, [r6, #4]
   16ff8:	add	fp, r5, r4, lsl #3
   16ffc:	ldr	r1, [sp, #36]	; 0x24
   17000:	ldr	r8, [r5, r4, lsl #3]
   17004:	ldr	r6, [fp, #4]
   17008:	ldr	r2, [sp, #72]	; 0x48
   1700c:	ldr	r3, [sp, #32]
   17010:	ldr	ip, [sp, #76]	; 0x4c
   17014:	orr	r1, r1, #1
   17018:	add	sl, sp, #40	; 0x28
   1701c:	str	r1, [sp, #28]
   17020:	str	r1, [sp, #4]
   17024:	str	r2, [sp, #12]
   17028:	str	r3, [sp]
   1702c:	mov	r0, r6
   17030:	mov	r1, r8
   17034:	str	ip, [sp, #16]
   17038:	str	sl, [sp, #8]
   1703c:	mvn	r3, #0
   17040:	mov	r2, r9
   17044:	bl	140e8 <strspn@plt+0x31f8>
   17048:	cmp	r8, r0
   1704c:	bhi	170b0 <strspn@plt+0x61c0>
   17050:	ldr	r3, [pc, #164]	; 170fc <strspn@plt+0x620c>
   17054:	add	r8, r0, #1
   17058:	cmp	r6, r3
   1705c:	str	r8, [r5, r4, lsl #3]
   17060:	beq	1706c <strspn@plt+0x617c>
   17064:	mov	r0, r6
   17068:	bl	1258c <strspn@plt+0x169c>
   1706c:	mov	r0, r8
   17070:	bl	18b20 <strspn@plt+0x7c30>
   17074:	ldr	lr, [sp, #76]	; 0x4c
   17078:	ldr	r3, [sp, #32]
   1707c:	ldr	ip, [sp, #72]	; 0x48
   17080:	ldr	r4, [sp, #28]
   17084:	mov	r2, r9
   17088:	mov	r1, r8
   1708c:	str	r0, [fp, #4]
   17090:	str	r3, [sp]
   17094:	str	sl, [sp, #8]
   17098:	str	r4, [sp, #4]
   1709c:	str	lr, [sp, #16]
   170a0:	str	ip, [sp, #12]
   170a4:	mvn	r3, #0
   170a8:	mov	r6, r0
   170ac:	bl	140e8 <strspn@plt+0x31f8>
   170b0:	ldr	r3, [sp, #24]
   170b4:	mov	r0, r6
   170b8:	str	r3, [r7]
   170bc:	add	sp, sp, #180	; 0xb4
   170c0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   170c4:	mov	r3, #8
   170c8:	sub	r2, r4, r2
   170cc:	add	r1, sp, #80	; 0x50
   170d0:	str	r3, [sp]
   170d4:	add	r2, r2, #1
   170d8:	mvn	r3, #-2147483648	; 0x80000000
   170dc:	bl	18d3c <strspn@plt+0x7e4c>
   170e0:	mov	r5, r0
   170e4:	ldm	r8, {r0, r1}
   170e8:	str	r5, [r6]
   170ec:	stm	r5, {r0, r1}
   170f0:	b	16fd4 <strspn@plt+0x60e4>
   170f4:	bl	10ee4 <abort@plt>
   170f8:	strdeq	fp, [r2], -r8
   170fc:	andeq	fp, r2, r0, lsr #3
   17100:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17104:	mov	r7, r1
   17108:	ldr	lr, [pc, #492]	; 172fc <strspn@plt+0x640c>
   1710c:	mov	r8, r2
   17110:	mov	r4, r0
   17114:	mov	fp, r3
   17118:	ldm	lr!, {r0, r1, r2, r3}
   1711c:	sub	sp, sp, #100	; 0x64
   17120:	add	ip, sp, #48	; 0x30
   17124:	mov	sl, #10
   17128:	stmia	ip!, {r0, r1, r2, r3}
   1712c:	cmp	r8, #0
   17130:	cmpne	r7, #0
   17134:	ldm	lr!, {r0, r1, r2, r3}
   17138:	str	sl, [sp, #48]	; 0x30
   1713c:	stmia	ip!, {r0, r1, r2, r3}
   17140:	ldm	lr, {r0, r1, r2, r3}
   17144:	stm	ip, {r0, r1, r2, r3}
   17148:	beq	172f8 <strspn@plt+0x6408>
   1714c:	str	r7, [sp, #88]	; 0x58
   17150:	str	r8, [sp, #92]	; 0x5c
   17154:	bl	10e30 <__errno_location@plt>
   17158:	ldr	r6, [pc, #416]	; 17300 <strspn@plt+0x6410>
   1715c:	cmn	r4, #-2147483647	; 0x80000001
   17160:	ldr	r5, [r6]
   17164:	mov	r9, r0
   17168:	movne	r0, #0
   1716c:	moveq	r0, #1
   17170:	ldr	r3, [r9]
   17174:	orrs	r0, r0, r4, lsr #31
   17178:	str	r3, [sp, #28]
   1717c:	bne	172f8 <strspn@plt+0x6408>
   17180:	ldr	r2, [r6, #4]
   17184:	cmp	r4, r2
   17188:	movlt	r3, sl
   1718c:	blt	171f8 <strspn@plt+0x6308>
   17190:	add	r7, r6, #8
   17194:	cmp	r5, r7
   17198:	str	r2, [sp, #44]	; 0x2c
   1719c:	beq	172c8 <strspn@plt+0x63d8>
   171a0:	mov	r3, #8
   171a4:	sub	r2, r4, r2
   171a8:	mov	r0, r5
   171ac:	str	r3, [sp]
   171b0:	add	r2, r2, #1
   171b4:	mvn	r3, #-2147483648	; 0x80000000
   171b8:	add	r1, sp, #44	; 0x2c
   171bc:	bl	18d3c <strspn@plt+0x7e4c>
   171c0:	mov	r5, r0
   171c4:	str	r0, [r6]
   171c8:	ldr	r0, [r6, #4]
   171cc:	ldr	r2, [sp, #44]	; 0x2c
   171d0:	mov	r1, #0
   171d4:	sub	r2, r2, r0
   171d8:	add	r0, r5, r0, lsl #3
   171dc:	lsl	r2, r2, #3
   171e0:	bl	10e48 <memset@plt>
   171e4:	ldr	r3, [sp, #48]	; 0x30
   171e8:	ldr	r7, [sp, #88]	; 0x58
   171ec:	ldr	r8, [sp, #92]	; 0x5c
   171f0:	ldr	r2, [sp, #44]	; 0x2c
   171f4:	str	r2, [r6, #4]
   171f8:	add	r2, r5, r4, lsl #3
   171fc:	mov	r1, r2
   17200:	str	r2, [sp, #32]
   17204:	ldr	r2, [sp, #52]	; 0x34
   17208:	ldr	r6, [r1, #4]
   1720c:	ldr	sl, [r5, r4, lsl #3]
   17210:	orr	r2, r2, #1
   17214:	str	r3, [sp]
   17218:	add	r3, sp, #56	; 0x38
   1721c:	str	r2, [sp, #36]	; 0x24
   17220:	str	r2, [sp, #4]
   17224:	str	r3, [sp, #8]
   17228:	mov	r0, r6
   1722c:	str	r8, [sp, #16]
   17230:	str	r7, [sp, #12]
   17234:	mov	r1, sl
   17238:	mvn	r3, #0
   1723c:	mov	r2, fp
   17240:	bl	140e8 <strspn@plt+0x31f8>
   17244:	cmp	sl, r0
   17248:	bhi	172b4 <strspn@plt+0x63c4>
   1724c:	ldr	r3, [pc, #176]	; 17304 <strspn@plt+0x6414>
   17250:	add	r7, r0, #1
   17254:	cmp	r6, r3
   17258:	str	r7, [r5, r4, lsl #3]
   1725c:	beq	17268 <strspn@plt+0x6378>
   17260:	mov	r0, r6
   17264:	bl	1258c <strspn@plt+0x169c>
   17268:	mov	r0, r7
   1726c:	bl	18b20 <strspn@plt+0x7c30>
   17270:	ldr	r3, [sp, #32]
   17274:	ldr	lr, [sp, #92]	; 0x5c
   17278:	ldr	ip, [sp, #88]	; 0x58
   1727c:	ldr	r4, [sp, #36]	; 0x24
   17280:	mov	r2, fp
   17284:	mov	r1, r7
   17288:	str	r0, [r3, #4]
   1728c:	add	r3, sp, #56	; 0x38
   17290:	str	r3, [sp, #8]
   17294:	ldr	r3, [sp, #48]	; 0x30
   17298:	str	r4, [sp, #4]
   1729c:	str	r3, [sp]
   172a0:	str	lr, [sp, #16]
   172a4:	str	ip, [sp, #12]
   172a8:	mvn	r3, #0
   172ac:	mov	r6, r0
   172b0:	bl	140e8 <strspn@plt+0x31f8>
   172b4:	ldr	r3, [sp, #28]
   172b8:	mov	r0, r6
   172bc:	str	r3, [r9]
   172c0:	add	sp, sp, #100	; 0x64
   172c4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   172c8:	mov	r3, #8
   172cc:	sub	r2, r4, r2
   172d0:	str	r3, [sp]
   172d4:	add	r1, sp, #44	; 0x2c
   172d8:	add	r2, r2, #1
   172dc:	mvn	r3, #-2147483648	; 0x80000000
   172e0:	bl	18d3c <strspn@plt+0x7e4c>
   172e4:	mov	r5, r0
   172e8:	ldm	r7, {r0, r1}
   172ec:	str	r5, [r6]
   172f0:	stm	r5, {r0, r1}
   172f4:	b	171c8 <strspn@plt+0x62d8>
   172f8:	bl	10ee4 <abort@plt>
   172fc:	andeq	fp, r2, r0, ror r1
   17300:	strdeq	fp, [r2], -r8
   17304:	andeq	fp, r2, r0, lsr #3
   17308:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1730c:	mov	r7, r1
   17310:	ldr	lr, [pc, #492]	; 17504 <strspn@plt+0x6614>
   17314:	mov	r8, r2
   17318:	mov	r4, r0
   1731c:	mov	fp, r3
   17320:	ldm	lr!, {r0, r1, r2, r3}
   17324:	sub	sp, sp, #100	; 0x64
   17328:	add	ip, sp, #48	; 0x30
   1732c:	mov	sl, #10
   17330:	stmia	ip!, {r0, r1, r2, r3}
   17334:	cmp	r8, #0
   17338:	cmpne	r7, #0
   1733c:	ldm	lr!, {r0, r1, r2, r3}
   17340:	str	sl, [sp, #48]	; 0x30
   17344:	stmia	ip!, {r0, r1, r2, r3}
   17348:	ldm	lr, {r0, r1, r2, r3}
   1734c:	stm	ip, {r0, r1, r2, r3}
   17350:	beq	17500 <strspn@plt+0x6610>
   17354:	str	r7, [sp, #88]	; 0x58
   17358:	str	r8, [sp, #92]	; 0x5c
   1735c:	bl	10e30 <__errno_location@plt>
   17360:	ldr	r6, [pc, #416]	; 17508 <strspn@plt+0x6618>
   17364:	cmn	r4, #-2147483647	; 0x80000001
   17368:	ldr	r5, [r6]
   1736c:	mov	r9, r0
   17370:	movne	r0, #0
   17374:	moveq	r0, #1
   17378:	ldr	r3, [r9]
   1737c:	orrs	r0, r0, r4, lsr #31
   17380:	str	r3, [sp, #28]
   17384:	bne	17500 <strspn@plt+0x6610>
   17388:	ldr	r2, [r6, #4]
   1738c:	cmp	r4, r2
   17390:	movlt	r3, sl
   17394:	blt	17400 <strspn@plt+0x6510>
   17398:	add	r7, r6, #8
   1739c:	cmp	r5, r7
   173a0:	str	r2, [sp, #44]	; 0x2c
   173a4:	beq	174d0 <strspn@plt+0x65e0>
   173a8:	mov	r3, #8
   173ac:	sub	r2, r4, r2
   173b0:	mov	r0, r5
   173b4:	str	r3, [sp]
   173b8:	add	r2, r2, #1
   173bc:	mvn	r3, #-2147483648	; 0x80000000
   173c0:	add	r1, sp, #44	; 0x2c
   173c4:	bl	18d3c <strspn@plt+0x7e4c>
   173c8:	mov	r5, r0
   173cc:	str	r0, [r6]
   173d0:	ldr	r0, [r6, #4]
   173d4:	ldr	r2, [sp, #44]	; 0x2c
   173d8:	mov	r1, #0
   173dc:	sub	r2, r2, r0
   173e0:	add	r0, r5, r0, lsl #3
   173e4:	lsl	r2, r2, #3
   173e8:	bl	10e48 <memset@plt>
   173ec:	ldr	r3, [sp, #48]	; 0x30
   173f0:	ldr	r7, [sp, #88]	; 0x58
   173f4:	ldr	r8, [sp, #92]	; 0x5c
   173f8:	ldr	r2, [sp, #44]	; 0x2c
   173fc:	str	r2, [r6, #4]
   17400:	add	r2, r5, r4, lsl #3
   17404:	mov	r1, r2
   17408:	str	r2, [sp, #32]
   1740c:	ldr	r2, [sp, #52]	; 0x34
   17410:	ldr	r6, [r1, #4]
   17414:	ldr	sl, [r5, r4, lsl #3]
   17418:	orr	r2, r2, #1
   1741c:	str	r3, [sp]
   17420:	add	r3, sp, #56	; 0x38
   17424:	str	r2, [sp, #36]	; 0x24
   17428:	str	r2, [sp, #4]
   1742c:	str	r3, [sp, #8]
   17430:	mov	r0, r6
   17434:	str	r8, [sp, #16]
   17438:	str	r7, [sp, #12]
   1743c:	mov	r1, sl
   17440:	ldr	r3, [sp, #136]	; 0x88
   17444:	mov	r2, fp
   17448:	bl	140e8 <strspn@plt+0x31f8>
   1744c:	cmp	sl, r0
   17450:	bhi	174bc <strspn@plt+0x65cc>
   17454:	ldr	r3, [pc, #176]	; 1750c <strspn@plt+0x661c>
   17458:	add	r7, r0, #1
   1745c:	cmp	r6, r3
   17460:	str	r7, [r5, r4, lsl #3]
   17464:	beq	17470 <strspn@plt+0x6580>
   17468:	mov	r0, r6
   1746c:	bl	1258c <strspn@plt+0x169c>
   17470:	mov	r0, r7
   17474:	bl	18b20 <strspn@plt+0x7c30>
   17478:	ldr	r3, [sp, #32]
   1747c:	ldr	lr, [sp, #92]	; 0x5c
   17480:	ldr	ip, [sp, #88]	; 0x58
   17484:	ldr	r4, [sp, #36]	; 0x24
   17488:	mov	r2, fp
   1748c:	mov	r1, r7
   17490:	str	r0, [r3, #4]
   17494:	add	r3, sp, #56	; 0x38
   17498:	str	r3, [sp, #8]
   1749c:	ldr	r3, [sp, #48]	; 0x30
   174a0:	str	r4, [sp, #4]
   174a4:	str	r3, [sp]
   174a8:	str	lr, [sp, #16]
   174ac:	str	ip, [sp, #12]
   174b0:	ldr	r3, [sp, #136]	; 0x88
   174b4:	mov	r6, r0
   174b8:	bl	140e8 <strspn@plt+0x31f8>
   174bc:	ldr	r3, [sp, #28]
   174c0:	mov	r0, r6
   174c4:	str	r3, [r9]
   174c8:	add	sp, sp, #100	; 0x64
   174cc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   174d0:	mov	r3, #8
   174d4:	sub	r2, r4, r2
   174d8:	str	r3, [sp]
   174dc:	add	r1, sp, #44	; 0x2c
   174e0:	add	r2, r2, #1
   174e4:	mvn	r3, #-2147483648	; 0x80000000
   174e8:	bl	18d3c <strspn@plt+0x7e4c>
   174ec:	mov	r5, r0
   174f0:	ldm	r7, {r0, r1}
   174f4:	str	r5, [r6]
   174f8:	stm	r5, {r0, r1}
   174fc:	b	173d0 <strspn@plt+0x64e0>
   17500:	bl	10ee4 <abort@plt>
   17504:	andeq	fp, r2, r0, ror r1
   17508:	strdeq	fp, [r2], -r8
   1750c:	andeq	fp, r2, r0, lsr #3
   17510:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17514:	mov	r5, r0
   17518:	ldr	lr, [pc, #452]	; 176e4 <strspn@plt+0x67f4>
   1751c:	mov	r6, r1
   17520:	mov	sl, r2
   17524:	ldm	lr!, {r0, r1, r2, r3}
   17528:	sub	sp, sp, #92	; 0x5c
   1752c:	add	ip, sp, #40	; 0x28
   17530:	cmp	r6, #0
   17534:	cmpne	r5, #0
   17538:	stmia	ip!, {r0, r1, r2, r3}
   1753c:	mov	r9, #10
   17540:	ldm	lr!, {r0, r1, r2, r3}
   17544:	moveq	fp, #1
   17548:	movne	fp, #0
   1754c:	str	r9, [sp, #40]	; 0x28
   17550:	stmia	ip!, {r0, r1, r2, r3}
   17554:	ldm	lr, {r0, r1, r2, r3}
   17558:	stm	ip, {r0, r1, r2, r3}
   1755c:	beq	176e0 <strspn@plt+0x67f0>
   17560:	str	r5, [sp, #80]	; 0x50
   17564:	str	r6, [sp, #84]	; 0x54
   17568:	bl	10e30 <__errno_location@plt>
   1756c:	ldr	r7, [pc, #372]	; 176e8 <strspn@plt+0x67f8>
   17570:	ldr	r2, [r7, #4]
   17574:	ldr	r4, [r7]
   17578:	cmp	r2, #0
   1757c:	ldr	r3, [r0]
   17580:	mov	r8, r0
   17584:	str	r3, [sp, #24]
   17588:	movgt	r3, r9
   1758c:	bgt	175f4 <strspn@plt+0x6704>
   17590:	add	r5, r7, #8
   17594:	cmp	r4, r5
   17598:	str	r2, [sp, #36]	; 0x24
   1759c:	beq	176b0 <strspn@plt+0x67c0>
   175a0:	mov	r3, #8
   175a4:	mov	r0, r4
   175a8:	str	r3, [sp]
   175ac:	rsb	r2, r2, #1
   175b0:	mvn	r3, #-2147483648	; 0x80000000
   175b4:	add	r1, sp, #36	; 0x24
   175b8:	bl	18d3c <strspn@plt+0x7e4c>
   175bc:	mov	r4, r0
   175c0:	str	r0, [r7]
   175c4:	ldr	r0, [r7, #4]
   175c8:	ldr	r2, [sp, #36]	; 0x24
   175cc:	mov	r1, #0
   175d0:	sub	r2, r2, r0
   175d4:	add	r0, r4, r0, lsl #3
   175d8:	lsl	r2, r2, #3
   175dc:	bl	10e48 <memset@plt>
   175e0:	ldr	r3, [sp, #40]	; 0x28
   175e4:	ldr	r5, [sp, #80]	; 0x50
   175e8:	ldr	r6, [sp, #84]	; 0x54
   175ec:	ldr	r2, [sp, #36]	; 0x24
   175f0:	str	r2, [r7, #4]
   175f4:	ldr	r2, [sp, #44]	; 0x2c
   175f8:	ldr	r9, [r4]
   175fc:	ldr	r7, [r4, #4]
   17600:	orr	r2, r2, #1
   17604:	add	fp, sp, #48	; 0x30
   17608:	str	r2, [sp, #28]
   1760c:	str	r2, [sp, #4]
   17610:	str	r3, [sp]
   17614:	str	r6, [sp, #16]
   17618:	str	r5, [sp, #12]
   1761c:	mov	r1, r9
   17620:	mov	r0, r7
   17624:	str	fp, [sp, #8]
   17628:	mvn	r3, #0
   1762c:	mov	r2, sl
   17630:	bl	140e8 <strspn@plt+0x31f8>
   17634:	cmp	r9, r0
   17638:	bhi	1769c <strspn@plt+0x67ac>
   1763c:	ldr	r3, [pc, #168]	; 176ec <strspn@plt+0x67fc>
   17640:	add	r5, r0, #1
   17644:	cmp	r7, r3
   17648:	str	r5, [r4]
   1764c:	beq	17658 <strspn@plt+0x6768>
   17650:	mov	r0, r7
   17654:	bl	1258c <strspn@plt+0x169c>
   17658:	mov	r0, r5
   1765c:	bl	18b20 <strspn@plt+0x7c30>
   17660:	ldr	lr, [sp, #84]	; 0x54
   17664:	ldr	r3, [sp, #40]	; 0x28
   17668:	ldr	ip, [sp, #80]	; 0x50
   1766c:	mov	r2, sl
   17670:	mov	r1, r5
   17674:	str	r0, [r4, #4]
   17678:	ldr	r4, [sp, #28]
   1767c:	str	r3, [sp]
   17680:	str	fp, [sp, #8]
   17684:	str	r4, [sp, #4]
   17688:	str	lr, [sp, #16]
   1768c:	str	ip, [sp, #12]
   17690:	mvn	r3, #0
   17694:	mov	r7, r0
   17698:	bl	140e8 <strspn@plt+0x31f8>
   1769c:	ldr	r3, [sp, #24]
   176a0:	mov	r0, r7
   176a4:	str	r3, [r8]
   176a8:	add	sp, sp, #92	; 0x5c
   176ac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   176b0:	mov	r3, #8
   176b4:	str	r3, [sp]
   176b8:	add	r1, sp, #36	; 0x24
   176bc:	rsb	r2, r2, #1
   176c0:	mov	r0, fp
   176c4:	mvn	r3, #-2147483648	; 0x80000000
   176c8:	bl	18d3c <strspn@plt+0x7e4c>
   176cc:	mov	r4, r0
   176d0:	ldm	r5, {r0, r1}
   176d4:	str	r4, [r7]
   176d8:	stm	r4, {r0, r1}
   176dc:	b	175c4 <strspn@plt+0x66d4>
   176e0:	bl	10ee4 <abort@plt>
   176e4:	andeq	fp, r2, r0, ror r1
   176e8:	strdeq	fp, [r2], -r8
   176ec:	andeq	fp, r2, r0, lsr #3
   176f0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   176f4:	mov	r5, r0
   176f8:	ldr	lr, [pc, #464]	; 178d0 <strspn@plt+0x69e0>
   176fc:	mov	r6, r1
   17700:	mov	sl, r2
   17704:	mov	fp, r3
   17708:	ldm	lr!, {r0, r1, r2, r3}
   1770c:	sub	sp, sp, #92	; 0x5c
   17710:	add	ip, sp, #40	; 0x28
   17714:	cmp	r6, #0
   17718:	cmpne	r5, #0
   1771c:	stmia	ip!, {r0, r1, r2, r3}
   17720:	moveq	r4, #1
   17724:	ldm	lr!, {r0, r1, r2, r3}
   17728:	movne	r4, #0
   1772c:	mov	r9, #10
   17730:	str	r4, [sp, #28]
   17734:	stmia	ip!, {r0, r1, r2, r3}
   17738:	ldm	lr, {r0, r1, r2, r3}
   1773c:	str	r9, [sp, #40]	; 0x28
   17740:	stm	ip, {r0, r1, r2, r3}
   17744:	beq	178cc <strspn@plt+0x69dc>
   17748:	str	r5, [sp, #80]	; 0x50
   1774c:	str	r6, [sp, #84]	; 0x54
   17750:	bl	10e30 <__errno_location@plt>
   17754:	ldr	r7, [pc, #376]	; 178d4 <strspn@plt+0x69e4>
   17758:	ldr	r2, [r7, #4]
   1775c:	ldr	r4, [r7]
   17760:	cmp	r2, #0
   17764:	ldr	r3, [r0]
   17768:	mov	r8, r0
   1776c:	str	r3, [sp, #24]
   17770:	movgt	r3, r9
   17774:	bgt	177dc <strspn@plt+0x68ec>
   17778:	add	r5, r7, #8
   1777c:	cmp	r4, r5
   17780:	str	r2, [sp, #36]	; 0x24
   17784:	beq	1789c <strspn@plt+0x69ac>
   17788:	mov	r3, #8
   1778c:	mov	r0, r4
   17790:	str	r3, [sp]
   17794:	rsb	r2, r2, #1
   17798:	mvn	r3, #-2147483648	; 0x80000000
   1779c:	add	r1, sp, #36	; 0x24
   177a0:	bl	18d3c <strspn@plt+0x7e4c>
   177a4:	mov	r4, r0
   177a8:	str	r0, [r7]
   177ac:	ldr	r0, [r7, #4]
   177b0:	ldr	r2, [sp, #36]	; 0x24
   177b4:	mov	r1, #0
   177b8:	sub	r2, r2, r0
   177bc:	add	r0, r4, r0, lsl #3
   177c0:	lsl	r2, r2, #3
   177c4:	bl	10e48 <memset@plt>
   177c8:	ldr	r3, [sp, #40]	; 0x28
   177cc:	ldr	r5, [sp, #80]	; 0x50
   177d0:	ldr	r6, [sp, #84]	; 0x54
   177d4:	ldr	r2, [sp, #36]	; 0x24
   177d8:	str	r2, [r7, #4]
   177dc:	ldr	r2, [sp, #44]	; 0x2c
   177e0:	ldr	r9, [r4]
   177e4:	ldr	r7, [r4, #4]
   177e8:	orr	r2, r2, #1
   177ec:	str	r3, [sp]
   177f0:	add	r3, sp, #48	; 0x30
   177f4:	str	r2, [sp, #28]
   177f8:	str	r2, [sp, #4]
   177fc:	str	r3, [sp, #8]
   17800:	str	r6, [sp, #16]
   17804:	str	r5, [sp, #12]
   17808:	mov	r1, r9
   1780c:	mov	r0, r7
   17810:	mov	r3, fp
   17814:	mov	r2, sl
   17818:	bl	140e8 <strspn@plt+0x31f8>
   1781c:	cmp	r9, r0
   17820:	bhi	17888 <strspn@plt+0x6998>
   17824:	ldr	r3, [pc, #172]	; 178d8 <strspn@plt+0x69e8>
   17828:	add	r5, r0, #1
   1782c:	cmp	r7, r3
   17830:	str	r5, [r4]
   17834:	beq	17840 <strspn@plt+0x6950>
   17838:	mov	r0, r7
   1783c:	bl	1258c <strspn@plt+0x169c>
   17840:	mov	r0, r5
   17844:	bl	18b20 <strspn@plt+0x7c30>
   17848:	add	lr, sp, #48	; 0x30
   1784c:	ldr	ip, [sp, #84]	; 0x54
   17850:	mov	r1, r5
   17854:	ldr	r5, [sp, #28]
   17858:	mov	r3, fp
   1785c:	mov	r2, sl
   17860:	str	r0, [r4, #4]
   17864:	ldr	r4, [sp, #80]	; 0x50
   17868:	str	lr, [sp, #8]
   1786c:	ldr	lr, [sp, #40]	; 0x28
   17870:	str	r5, [sp, #4]
   17874:	str	ip, [sp, #16]
   17878:	str	r4, [sp, #12]
   1787c:	str	lr, [sp]
   17880:	mov	r7, r0
   17884:	bl	140e8 <strspn@plt+0x31f8>
   17888:	ldr	r3, [sp, #24]
   1788c:	mov	r0, r7
   17890:	str	r3, [r8]
   17894:	add	sp, sp, #92	; 0x5c
   17898:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1789c:	mov	r3, #8
   178a0:	str	r3, [sp]
   178a4:	add	r1, sp, #36	; 0x24
   178a8:	rsb	r2, r2, #1
   178ac:	ldr	r0, [sp, #28]
   178b0:	mvn	r3, #-2147483648	; 0x80000000
   178b4:	bl	18d3c <strspn@plt+0x7e4c>
   178b8:	mov	r4, r0
   178bc:	ldm	r5, {r0, r1}
   178c0:	str	r4, [r7]
   178c4:	stm	r4, {r0, r1}
   178c8:	b	177ac <strspn@plt+0x68bc>
   178cc:	bl	10ee4 <abort@plt>
   178d0:	andeq	fp, r2, r0, ror r1
   178d4:	strdeq	fp, [r2], -r8
   178d8:	andeq	fp, r2, r0, lsr #3
   178dc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   178e0:	sub	sp, sp, #52	; 0x34
   178e4:	mov	r5, r0
   178e8:	mov	sl, r1
   178ec:	mov	fp, r2
   178f0:	bl	10e30 <__errno_location@plt>
   178f4:	ldr	r4, [pc, #404]	; 17a90 <strspn@plt+0x6ba0>
   178f8:	cmn	r5, #-2147483647	; 0x80000001
   178fc:	ldr	r6, [r4]
   17900:	mov	r8, r0
   17904:	movne	r0, #0
   17908:	moveq	r0, #1
   1790c:	ldr	r3, [r8]
   17910:	orrs	r0, r0, r5, lsr #31
   17914:	str	r3, [sp, #28]
   17918:	bne	17a8c <strspn@plt+0x6b9c>
   1791c:	ldr	r2, [r4, #4]
   17920:	cmp	r5, r2
   17924:	blt	17984 <strspn@plt+0x6a94>
   17928:	add	r7, r4, #8
   1792c:	cmp	r6, r7
   17930:	str	r2, [sp, #44]	; 0x2c
   17934:	beq	17a5c <strspn@plt+0x6b6c>
   17938:	mov	r3, #8
   1793c:	sub	r2, r5, r2
   17940:	mov	r0, r6
   17944:	str	r3, [sp]
   17948:	add	r2, r2, #1
   1794c:	mvn	r3, #-2147483648	; 0x80000000
   17950:	add	r1, sp, #44	; 0x2c
   17954:	bl	18d3c <strspn@plt+0x7e4c>
   17958:	mov	r6, r0
   1795c:	str	r0, [r4]
   17960:	ldr	r0, [r4, #4]
   17964:	ldr	r2, [sp, #44]	; 0x2c
   17968:	mov	r1, #0
   1796c:	sub	r2, r2, r0
   17970:	add	r0, r6, r0, lsl #3
   17974:	lsl	r2, r2, #3
   17978:	bl	10e48 <memset@plt>
   1797c:	ldr	r3, [sp, #44]	; 0x2c
   17980:	str	r3, [r4, #4]
   17984:	ldr	r2, [r4, #56]	; 0x38
   17988:	add	r3, r6, r5, lsl #3
   1798c:	ldr	r1, [r4, #20]
   17990:	ldr	r7, [r3, #4]
   17994:	ldr	r9, [r6, r5, lsl #3]
   17998:	ldr	ip, [r4, #60]	; 0x3c
   1799c:	str	r3, [sp, #32]
   179a0:	ldr	r3, [r4, #16]
   179a4:	str	r2, [sp, #12]
   179a8:	ldr	r2, [pc, #228]	; 17a94 <strspn@plt+0x6ba4>
   179ac:	orr	r1, r1, #1
   179b0:	str	r1, [sp, #36]	; 0x24
   179b4:	str	r1, [sp, #4]
   179b8:	str	r2, [sp, #8]
   179bc:	str	r3, [sp]
   179c0:	mov	r0, r7
   179c4:	mov	r1, r9
   179c8:	str	ip, [sp, #16]
   179cc:	mov	r3, fp
   179d0:	mov	r2, sl
   179d4:	bl	140e8 <strspn@plt+0x31f8>
   179d8:	cmp	r9, r0
   179dc:	bhi	17a48 <strspn@plt+0x6b58>
   179e0:	ldr	r3, [pc, #176]	; 17a98 <strspn@plt+0x6ba8>
   179e4:	add	r9, r0, #1
   179e8:	cmp	r7, r3
   179ec:	str	r9, [r6, r5, lsl #3]
   179f0:	beq	179fc <strspn@plt+0x6b0c>
   179f4:	mov	r0, r7
   179f8:	bl	1258c <strspn@plt+0x169c>
   179fc:	mov	r0, r9
   17a00:	bl	18b20 <strspn@plt+0x7c30>
   17a04:	ldr	ip, [sp, #32]
   17a08:	ldr	lr, [r4, #60]	; 0x3c
   17a0c:	ldr	r5, [r4, #56]	; 0x38
   17a10:	mov	r3, fp
   17a14:	mov	r2, sl
   17a18:	mov	r1, r9
   17a1c:	str	r0, [ip, #4]
   17a20:	ldr	ip, [r4, #16]
   17a24:	ldr	r4, [pc, #104]	; 17a94 <strspn@plt+0x6ba4>
   17a28:	str	lr, [sp, #16]
   17a2c:	str	r4, [sp, #8]
   17a30:	ldr	r4, [sp, #36]	; 0x24
   17a34:	str	r5, [sp, #12]
   17a38:	str	r4, [sp, #4]
   17a3c:	str	ip, [sp]
   17a40:	mov	r7, r0
   17a44:	bl	140e8 <strspn@plt+0x31f8>
   17a48:	ldr	r3, [sp, #28]
   17a4c:	mov	r0, r7
   17a50:	str	r3, [r8]
   17a54:	add	sp, sp, #52	; 0x34
   17a58:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17a5c:	mov	r3, #8
   17a60:	sub	r2, r5, r2
   17a64:	str	r3, [sp]
   17a68:	add	r1, sp, #44	; 0x2c
   17a6c:	add	r2, r2, #1
   17a70:	mvn	r3, #-2147483648	; 0x80000000
   17a74:	bl	18d3c <strspn@plt+0x7e4c>
   17a78:	mov	r6, r0
   17a7c:	ldm	r7, {r0, r1}
   17a80:	str	r6, [r4]
   17a84:	stm	r6, {r0, r1}
   17a88:	b	17960 <strspn@plt+0x6a70>
   17a8c:	bl	10ee4 <abort@plt>
   17a90:	strdeq	fp, [r2], -r8
   17a94:	andeq	fp, r2, r0, lsl r1
   17a98:	andeq	fp, r2, r0, lsr #3
   17a9c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17aa0:	sub	sp, sp, #44	; 0x2c
   17aa4:	mov	r9, r0
   17aa8:	mov	sl, r1
   17aac:	bl	10e30 <__errno_location@plt>
   17ab0:	ldr	r4, [pc, #360]	; 17c20 <strspn@plt+0x6d30>
   17ab4:	ldr	r2, [r4, #4]
   17ab8:	ldr	r5, [r4]
   17abc:	cmp	r2, #0
   17ac0:	ldr	r3, [r0]
   17ac4:	mov	r7, r0
   17ac8:	str	r3, [sp, #24]
   17acc:	bgt	17b28 <strspn@plt+0x6c38>
   17ad0:	add	r6, r4, #8
   17ad4:	cmp	r5, r6
   17ad8:	str	r2, [sp, #36]	; 0x24
   17adc:	beq	17bf0 <strspn@plt+0x6d00>
   17ae0:	mov	r3, #8
   17ae4:	mov	r0, r5
   17ae8:	str	r3, [sp]
   17aec:	rsb	r2, r2, #1
   17af0:	mvn	r3, #-2147483648	; 0x80000000
   17af4:	add	r1, sp, #36	; 0x24
   17af8:	bl	18d3c <strspn@plt+0x7e4c>
   17afc:	mov	r5, r0
   17b00:	str	r0, [r4]
   17b04:	ldr	r0, [r4, #4]
   17b08:	ldr	r2, [sp, #36]	; 0x24
   17b0c:	mov	r1, #0
   17b10:	sub	r2, r2, r0
   17b14:	add	r0, r5, r0, lsl #3
   17b18:	lsl	r2, r2, #3
   17b1c:	bl	10e48 <memset@plt>
   17b20:	ldr	r3, [sp, #36]	; 0x24
   17b24:	str	r3, [r4, #4]
   17b28:	ldr	r1, [r4, #20]
   17b2c:	ldr	r8, [r5]
   17b30:	ldr	r6, [r5, #4]
   17b34:	ldr	r2, [r4, #56]	; 0x38
   17b38:	ldr	r3, [r4, #16]
   17b3c:	ldr	ip, [r4, #60]	; 0x3c
   17b40:	ldr	fp, [pc, #220]	; 17c24 <strspn@plt+0x6d34>
   17b44:	orr	r1, r1, #1
   17b48:	str	r1, [sp, #28]
   17b4c:	str	r1, [sp, #4]
   17b50:	str	r2, [sp, #12]
   17b54:	str	r3, [sp]
   17b58:	mov	r1, r8
   17b5c:	mov	r0, r6
   17b60:	str	ip, [sp, #16]
   17b64:	str	fp, [sp, #8]
   17b68:	mov	r3, sl
   17b6c:	mov	r2, r9
   17b70:	bl	140e8 <strspn@plt+0x31f8>
   17b74:	cmp	r8, r0
   17b78:	bhi	17bdc <strspn@plt+0x6cec>
   17b7c:	ldr	r3, [pc, #164]	; 17c28 <strspn@plt+0x6d38>
   17b80:	add	r8, r0, #1
   17b84:	cmp	r6, r3
   17b88:	str	r8, [r5]
   17b8c:	beq	17b98 <strspn@plt+0x6ca8>
   17b90:	mov	r0, r6
   17b94:	bl	1258c <strspn@plt+0x169c>
   17b98:	mov	r0, r8
   17b9c:	bl	18b20 <strspn@plt+0x7c30>
   17ba0:	ldr	lr, [r4, #60]	; 0x3c
   17ba4:	ldr	ip, [r4, #16]
   17ba8:	mov	r3, sl
   17bac:	mov	r2, r9
   17bb0:	mov	r1, r8
   17bb4:	str	r0, [r5, #4]
   17bb8:	ldr	r5, [r4, #56]	; 0x38
   17bbc:	ldr	r4, [sp, #28]
   17bc0:	str	fp, [sp, #8]
   17bc4:	str	r4, [sp, #4]
   17bc8:	str	lr, [sp, #16]
   17bcc:	str	r5, [sp, #12]
   17bd0:	str	ip, [sp]
   17bd4:	mov	r6, r0
   17bd8:	bl	140e8 <strspn@plt+0x31f8>
   17bdc:	ldr	r3, [sp, #24]
   17be0:	mov	r0, r6
   17be4:	str	r3, [r7]
   17be8:	add	sp, sp, #44	; 0x2c
   17bec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17bf0:	mov	r3, #8
   17bf4:	str	r3, [sp]
   17bf8:	add	r1, sp, #36	; 0x24
   17bfc:	rsb	r2, r2, #1
   17c00:	mvn	r3, #-2147483648	; 0x80000000
   17c04:	mov	r0, #0
   17c08:	bl	18d3c <strspn@plt+0x7e4c>
   17c0c:	mov	r5, r0
   17c10:	ldm	r6, {r0, r1}
   17c14:	str	r5, [r4]
   17c18:	stm	r5, {r0, r1}
   17c1c:	b	17b04 <strspn@plt+0x6c14>
   17c20:	strdeq	fp, [r2], -r8
   17c24:	andeq	fp, r2, r0, lsl r1
   17c28:	andeq	fp, r2, r0, lsr #3
   17c2c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17c30:	sub	sp, sp, #44	; 0x2c
   17c34:	mov	r5, r0
   17c38:	mov	sl, r1
   17c3c:	bl	10e30 <__errno_location@plt>
   17c40:	ldr	r4, [pc, #396]	; 17dd4 <strspn@plt+0x6ee4>
   17c44:	cmn	r5, #-2147483647	; 0x80000001
   17c48:	ldr	r6, [r4]
   17c4c:	mov	r8, r0
   17c50:	movne	r0, #0
   17c54:	moveq	r0, #1
   17c58:	ldr	r3, [r8]
   17c5c:	orrs	r0, r0, r5, lsr #31
   17c60:	str	r3, [sp, #24]
   17c64:	bne	17dd0 <strspn@plt+0x6ee0>
   17c68:	ldr	r2, [r4, #4]
   17c6c:	cmp	r5, r2
   17c70:	blt	17cd0 <strspn@plt+0x6de0>
   17c74:	add	r7, r4, #8
   17c78:	cmp	r6, r7
   17c7c:	str	r2, [sp, #36]	; 0x24
   17c80:	beq	17da0 <strspn@plt+0x6eb0>
   17c84:	mov	r3, #8
   17c88:	sub	r2, r5, r2
   17c8c:	mov	r0, r6
   17c90:	str	r3, [sp]
   17c94:	add	r2, r2, #1
   17c98:	mvn	r3, #-2147483648	; 0x80000000
   17c9c:	add	r1, sp, #36	; 0x24
   17ca0:	bl	18d3c <strspn@plt+0x7e4c>
   17ca4:	mov	r6, r0
   17ca8:	str	r0, [r4]
   17cac:	ldr	r0, [r4, #4]
   17cb0:	ldr	r2, [sp, #36]	; 0x24
   17cb4:	mov	r1, #0
   17cb8:	sub	r2, r2, r0
   17cbc:	add	r0, r6, r0, lsl #3
   17cc0:	lsl	r2, r2, #3
   17cc4:	bl	10e48 <memset@plt>
   17cc8:	ldr	r3, [sp, #36]	; 0x24
   17ccc:	str	r3, [r4, #4]
   17cd0:	ldr	r2, [r4, #56]	; 0x38
   17cd4:	add	fp, r6, r5, lsl #3
   17cd8:	ldr	r1, [r4, #20]
   17cdc:	ldr	r9, [r6, r5, lsl #3]
   17ce0:	ldr	r7, [fp, #4]
   17ce4:	ldr	r3, [r4, #16]
   17ce8:	ldr	ip, [r4, #60]	; 0x3c
   17cec:	str	r2, [sp, #12]
   17cf0:	ldr	r2, [pc, #224]	; 17dd8 <strspn@plt+0x6ee8>
   17cf4:	orr	r1, r1, #1
   17cf8:	str	r1, [sp, #28]
   17cfc:	str	r1, [sp, #4]
   17d00:	str	r2, [sp, #8]
   17d04:	str	r3, [sp]
   17d08:	mov	r0, r7
   17d0c:	mov	r1, r9
   17d10:	str	ip, [sp, #16]
   17d14:	mvn	r3, #0
   17d18:	mov	r2, sl
   17d1c:	bl	140e8 <strspn@plt+0x31f8>
   17d20:	cmp	r9, r0
   17d24:	bhi	17d8c <strspn@plt+0x6e9c>
   17d28:	ldr	r3, [pc, #172]	; 17ddc <strspn@plt+0x6eec>
   17d2c:	add	r9, r0, #1
   17d30:	cmp	r7, r3
   17d34:	str	r9, [r6, r5, lsl #3]
   17d38:	beq	17d44 <strspn@plt+0x6e54>
   17d3c:	mov	r0, r7
   17d40:	bl	1258c <strspn@plt+0x169c>
   17d44:	mov	r0, r9
   17d48:	bl	18b20 <strspn@plt+0x7c30>
   17d4c:	ldr	ip, [r4, #60]	; 0x3c
   17d50:	ldr	r3, [r4, #16]
   17d54:	ldr	lr, [r4, #56]	; 0x38
   17d58:	ldr	r4, [pc, #120]	; 17dd8 <strspn@plt+0x6ee8>
   17d5c:	mov	r2, sl
   17d60:	mov	r1, r9
   17d64:	str	r0, [fp, #4]
   17d68:	str	r4, [sp, #8]
   17d6c:	ldr	r4, [sp, #28]
   17d70:	str	r3, [sp]
   17d74:	str	r4, [sp, #4]
   17d78:	str	ip, [sp, #16]
   17d7c:	str	lr, [sp, #12]
   17d80:	mvn	r3, #0
   17d84:	mov	r7, r0
   17d88:	bl	140e8 <strspn@plt+0x31f8>
   17d8c:	ldr	r3, [sp, #24]
   17d90:	mov	r0, r7
   17d94:	str	r3, [r8]
   17d98:	add	sp, sp, #44	; 0x2c
   17d9c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17da0:	mov	r3, #8
   17da4:	sub	r2, r5, r2
   17da8:	str	r3, [sp]
   17dac:	add	r1, sp, #36	; 0x24
   17db0:	add	r2, r2, #1
   17db4:	mvn	r3, #-2147483648	; 0x80000000
   17db8:	bl	18d3c <strspn@plt+0x7e4c>
   17dbc:	mov	r6, r0
   17dc0:	ldm	r7, {r0, r1}
   17dc4:	str	r6, [r4]
   17dc8:	stm	r6, {r0, r1}
   17dcc:	b	17cac <strspn@plt+0x6dbc>
   17dd0:	bl	10ee4 <abort@plt>
   17dd4:	strdeq	fp, [r2], -r8
   17dd8:	andeq	fp, r2, r0, lsl r1
   17ddc:	andeq	fp, r2, r0, lsr #3
   17de0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17de4:	sub	sp, sp, #44	; 0x2c
   17de8:	mov	sl, r0
   17dec:	bl	10e30 <__errno_location@plt>
   17df0:	ldr	r4, [pc, #348]	; 17f54 <strspn@plt+0x7064>
   17df4:	ldr	r2, [r4, #4]
   17df8:	ldr	r5, [r4]
   17dfc:	cmp	r2, #0
   17e00:	ldr	r3, [r0]
   17e04:	mov	r8, r0
   17e08:	str	r3, [sp, #28]
   17e0c:	bgt	17e68 <strspn@plt+0x6f78>
   17e10:	add	r6, r4, #8
   17e14:	cmp	r5, r6
   17e18:	str	r2, [sp, #36]	; 0x24
   17e1c:	beq	17f24 <strspn@plt+0x7034>
   17e20:	mov	r3, #8
   17e24:	mov	r0, r5
   17e28:	str	r3, [sp]
   17e2c:	rsb	r2, r2, #1
   17e30:	mvn	r3, #-2147483648	; 0x80000000
   17e34:	add	r1, sp, #36	; 0x24
   17e38:	bl	18d3c <strspn@plt+0x7e4c>
   17e3c:	mov	r5, r0
   17e40:	str	r0, [r4]
   17e44:	ldr	r0, [r4, #4]
   17e48:	ldr	r2, [sp, #36]	; 0x24
   17e4c:	mov	r1, #0
   17e50:	sub	r2, r2, r0
   17e54:	add	r0, r5, r0, lsl #3
   17e58:	lsl	r2, r2, #3
   17e5c:	bl	10e48 <memset@plt>
   17e60:	ldr	r3, [sp, #36]	; 0x24
   17e64:	str	r3, [r4, #4]
   17e68:	ldr	r7, [r4, #20]
   17e6c:	ldr	r9, [r5]
   17e70:	ldr	r6, [r5, #4]
   17e74:	ldr	r2, [r4, #56]	; 0x38
   17e78:	ldr	r3, [r4, #16]
   17e7c:	ldr	ip, [r4, #60]	; 0x3c
   17e80:	ldr	fp, [pc, #208]	; 17f58 <strspn@plt+0x7068>
   17e84:	orr	r7, r7, #1
   17e88:	str	r2, [sp, #12]
   17e8c:	str	r3, [sp]
   17e90:	str	r7, [sp, #4]
   17e94:	mov	r1, r9
   17e98:	mov	r0, r6
   17e9c:	str	ip, [sp, #16]
   17ea0:	str	fp, [sp, #8]
   17ea4:	mvn	r3, #0
   17ea8:	mov	r2, sl
   17eac:	bl	140e8 <strspn@plt+0x31f8>
   17eb0:	cmp	r9, r0
   17eb4:	bhi	17f10 <strspn@plt+0x7020>
   17eb8:	ldr	r3, [pc, #156]	; 17f5c <strspn@plt+0x706c>
   17ebc:	add	r9, r0, #1
   17ec0:	cmp	r6, r3
   17ec4:	str	r9, [r5]
   17ec8:	beq	17ed4 <strspn@plt+0x6fe4>
   17ecc:	mov	r0, r6
   17ed0:	bl	1258c <strspn@plt+0x169c>
   17ed4:	mov	r0, r9
   17ed8:	bl	18b20 <strspn@plt+0x7c30>
   17edc:	ldr	ip, [r4, #60]	; 0x3c
   17ee0:	ldr	r3, [r4, #16]
   17ee4:	ldr	lr, [r4, #56]	; 0x38
   17ee8:	mov	r2, sl
   17eec:	mov	r1, r9
   17ef0:	str	r0, [r5, #4]
   17ef4:	str	r3, [sp]
   17ef8:	stmib	sp, {r7, fp}
   17efc:	str	ip, [sp, #16]
   17f00:	str	lr, [sp, #12]
   17f04:	mvn	r3, #0
   17f08:	mov	r6, r0
   17f0c:	bl	140e8 <strspn@plt+0x31f8>
   17f10:	ldr	r3, [sp, #28]
   17f14:	mov	r0, r6
   17f18:	str	r3, [r8]
   17f1c:	add	sp, sp, #44	; 0x2c
   17f20:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17f24:	mov	r3, #8
   17f28:	str	r3, [sp]
   17f2c:	add	r1, sp, #36	; 0x24
   17f30:	rsb	r2, r2, #1
   17f34:	mvn	r3, #-2147483648	; 0x80000000
   17f38:	mov	r0, #0
   17f3c:	bl	18d3c <strspn@plt+0x7e4c>
   17f40:	mov	r5, r0
   17f44:	ldm	r6, {r0, r1}
   17f48:	str	r5, [r4]
   17f4c:	stm	r5, {r0, r1}
   17f50:	b	17e44 <strspn@plt+0x6f54>
   17f54:	strdeq	fp, [r2], -r8
   17f58:	andeq	fp, r2, r0, lsl r1
   17f5c:	andeq	fp, r2, r0, lsr #3
   17f60:	push	{r4, r5, r6, lr}
   17f64:	ldr	r4, [r0], #8
   17f68:	cmp	r4, r0
   17f6c:	beq	17f8c <strspn@plt+0x709c>
   17f70:	mov	r0, r4
   17f74:	bl	191f4 <strspn@plt+0x8304>
   17f78:	cmp	r0, #0
   17f7c:	movne	r3, r0
   17f80:	moveq	r3, r4
   17f84:	mov	r0, r3
   17f88:	pop	{r4, r5, r6, pc}
   17f8c:	mov	r0, r1
   17f90:	mov	r5, r1
   17f94:	bl	191c8 <strspn@plt+0x82d8>
   17f98:	subs	r3, r0, #0
   17f9c:	beq	17f84 <strspn@plt+0x7094>
   17fa0:	mov	r2, r5
   17fa4:	mov	r1, r4
   17fa8:	pop	{r4, r5, r6, lr}
   17fac:	b	10cec <memcpy@plt>
   17fb0:	push	{r4, r5, r6, lr}
   17fb4:	mov	r5, r0
   17fb8:	ldr	r3, [r0, #4]
   17fbc:	mov	r4, r0
   17fc0:	ldr	r0, [r5], #8
   17fc4:	lsl	r6, r3, #1
   17fc8:	cmp	r0, r5
   17fcc:	beq	17fd8 <strspn@plt+0x70e8>
   17fd0:	bl	1258c <strspn@plt+0x169c>
   17fd4:	ldr	r3, [r4, #4]
   17fd8:	cmp	r6, r3
   17fdc:	bcc	1800c <strspn@plt+0x711c>
   17fe0:	mov	r0, r6
   17fe4:	bl	191c8 <strspn@plt+0x82d8>
   17fe8:	cmp	r0, #0
   17fec:	mov	r3, r0
   17ff0:	mov	r2, r0
   17ff4:	moveq	r3, r5
   17ff8:	moveq	r6, #1024	; 0x400
   17ffc:	movne	r2, #1
   18000:	stm	r4, {r3, r6}
   18004:	mov	r0, r2
   18008:	pop	{r4, r5, r6, pc}
   1800c:	bl	10e30 <__errno_location@plt>
   18010:	mov	r1, #12
   18014:	mov	r3, r5
   18018:	mov	r6, #1024	; 0x400
   1801c:	mov	r2, #0
   18020:	str	r1, [r0]
   18024:	b	18000 <strspn@plt+0x7110>
   18028:	push	{r4, r5, r6, r7, r8, lr}
   1802c:	mov	r5, r0
   18030:	ldr	r3, [r0, #4]
   18034:	ldr	r8, [r5], #8
   18038:	mov	r4, r0
   1803c:	cmp	r8, r5
   18040:	lsl	r7, r3, #1
   18044:	beq	1809c <strspn@plt+0x71ac>
   18048:	cmp	r3, r7
   1804c:	bhi	18074 <strspn@plt+0x7184>
   18050:	mov	r0, r8
   18054:	mov	r1, r7
   18058:	bl	191f4 <strspn@plt+0x8304>
   1805c:	subs	r6, r0, #0
   18060:	ldreq	r8, [r4]
   18064:	beq	18080 <strspn@plt+0x7190>
   18068:	stm	r4, {r6, r7}
   1806c:	mov	r0, #1
   18070:	pop	{r4, r5, r6, r7, r8, pc}
   18074:	bl	10e30 <__errno_location@plt>
   18078:	mov	r3, #12
   1807c:	str	r3, [r0]
   18080:	mov	r0, r8
   18084:	bl	1258c <strspn@plt+0x169c>
   18088:	mov	r3, #1024	; 0x400
   1808c:	str	r5, [r4]
   18090:	str	r3, [r4, #4]
   18094:	mov	r0, #0
   18098:	pop	{r4, r5, r6, r7, r8, pc}
   1809c:	mov	r0, r7
   180a0:	bl	191c8 <strspn@plt+0x82d8>
   180a4:	subs	r6, r0, #0
   180a8:	beq	18094 <strspn@plt+0x71a4>
   180ac:	mov	r1, r8
   180b0:	ldr	r2, [r4, #4]
   180b4:	bl	10cec <memcpy@plt>
   180b8:	b	18068 <strspn@plt+0x7178>
   180bc:	push	{r4, r5, r6, lr}
   180c0:	sub	sp, sp, #32
   180c4:	cmp	r1, #0
   180c8:	mov	r4, r0
   180cc:	ldr	r5, [sp, #48]	; 0x30
   180d0:	ldr	r6, [sp, #52]	; 0x34
   180d4:	beq	183ec <strspn@plt+0x74fc>
   180d8:	stm	sp, {r2, r3}
   180dc:	mov	r3, r1
   180e0:	ldr	r2, [pc, #808]	; 18410 <strspn@plt+0x7520>
   180e4:	mov	r1, #1
   180e8:	bl	10e6c <__fprintf_chk@plt>
   180ec:	mov	r2, #5
   180f0:	ldr	r1, [pc, #796]	; 18414 <strspn@plt+0x7524>
   180f4:	mov	r0, #0
   180f8:	bl	10d28 <dcgettext@plt>
   180fc:	ldr	r3, [pc, #788]	; 18418 <strspn@plt+0x7528>
   18100:	ldr	r2, [pc, #788]	; 1841c <strspn@plt+0x752c>
   18104:	str	r3, [sp]
   18108:	mov	r1, #1
   1810c:	mov	r3, r0
   18110:	mov	r0, r4
   18114:	bl	10e6c <__fprintf_chk@plt>
   18118:	mov	r1, r4
   1811c:	mov	r0, #10
   18120:	bl	10d1c <fputc_unlocked@plt>
   18124:	mov	r2, #5
   18128:	ldr	r1, [pc, #752]	; 18420 <strspn@plt+0x7530>
   1812c:	mov	r0, #0
   18130:	bl	10d28 <dcgettext@plt>
   18134:	mov	r1, #1
   18138:	ldr	r3, [pc, #740]	; 18424 <strspn@plt+0x7534>
   1813c:	mov	r2, r0
   18140:	mov	r0, r4
   18144:	bl	10e6c <__fprintf_chk@plt>
   18148:	mov	r1, r4
   1814c:	mov	r0, #10
   18150:	bl	10d1c <fputc_unlocked@plt>
   18154:	cmp	r6, #9
   18158:	ldrls	pc, [pc, r6, lsl #2]
   1815c:	b	18404 <strspn@plt+0x7514>
   18160:	andeq	r8, r1, r4, ror #3
   18164:	andeq	r8, r1, ip, ror #3
   18168:	andeq	r8, r1, r8, lsl r2
   1816c:	andeq	r8, r1, ip, asr #4
   18170:	andeq	r8, r1, r8, lsl #5
   18174:	andeq	r8, r1, r4, asr #5
   18178:	andeq	r8, r1, r0, lsl #6
   1817c:	andeq	r8, r1, r4, asr #6
   18180:	muleq	r1, r4, r3
   18184:	andeq	r8, r1, r8, lsl #3
   18188:	ldr	r1, [pc, #664]	; 18428 <strspn@plt+0x7538>
   1818c:	mov	r2, #5
   18190:	mov	r0, #0
   18194:	bl	10d28 <dcgettext@plt>
   18198:	ldr	ip, [r5, #32]
   1819c:	ldr	r1, [r5, #28]
   181a0:	ldr	r2, [r5, #24]
   181a4:	ldr	r3, [r5]
   181a8:	ldr	r6, [r5, #20]
   181ac:	str	ip, [sp, #28]
   181b0:	ldr	lr, [r5, #16]
   181b4:	str	r1, [sp, #24]
   181b8:	ldr	ip, [r5, #12]
   181bc:	str	r2, [sp, #20]
   181c0:	ldr	r1, [r5, #8]
   181c4:	ldr	r2, [r5, #4]
   181c8:	str	r6, [sp, #16]
   181cc:	stmib	sp, {r1, ip, lr}
   181d0:	mov	r1, #1
   181d4:	str	r2, [sp]
   181d8:	mov	r2, r0
   181dc:	mov	r0, r4
   181e0:	bl	10e6c <__fprintf_chk@plt>
   181e4:	add	sp, sp, #32
   181e8:	pop	{r4, r5, r6, pc}
   181ec:	mov	r2, #5
   181f0:	ldr	r1, [pc, #564]	; 1842c <strspn@plt+0x753c>
   181f4:	mov	r0, #0
   181f8:	bl	10d28 <dcgettext@plt>
   181fc:	ldr	r3, [r5]
   18200:	mov	r1, #1
   18204:	mov	r2, r0
   18208:	mov	r0, r4
   1820c:	add	sp, sp, #32
   18210:	pop	{r4, r5, r6, lr}
   18214:	b	10e6c <__fprintf_chk@plt>
   18218:	mov	r2, #5
   1821c:	ldr	r1, [pc, #524]	; 18430 <strspn@plt+0x7540>
   18220:	mov	r0, #0
   18224:	bl	10d28 <dcgettext@plt>
   18228:	ldr	r2, [r5, #4]
   1822c:	ldr	r3, [r5]
   18230:	mov	r1, #1
   18234:	str	r2, [sp, #48]	; 0x30
   18238:	mov	r2, r0
   1823c:	mov	r0, r4
   18240:	add	sp, sp, #32
   18244:	pop	{r4, r5, r6, lr}
   18248:	b	10e6c <__fprintf_chk@plt>
   1824c:	mov	r2, #5
   18250:	ldr	r1, [pc, #476]	; 18434 <strspn@plt+0x7544>
   18254:	mov	r0, #0
   18258:	bl	10d28 <dcgettext@plt>
   1825c:	ldr	r1, [r5, #8]
   18260:	ldr	r2, [r5, #4]
   18264:	ldr	r3, [r5]
   18268:	str	r1, [sp, #52]	; 0x34
   1826c:	str	r2, [sp, #48]	; 0x30
   18270:	mov	r1, #1
   18274:	mov	r2, r0
   18278:	mov	r0, r4
   1827c:	add	sp, sp, #32
   18280:	pop	{r4, r5, r6, lr}
   18284:	b	10e6c <__fprintf_chk@plt>
   18288:	mov	r2, #5
   1828c:	ldr	r1, [pc, #420]	; 18438 <strspn@plt+0x7548>
   18290:	mov	r0, #0
   18294:	bl	10d28 <dcgettext@plt>
   18298:	ldr	r1, [r5, #8]
   1829c:	ldr	ip, [r5, #12]
   182a0:	ldr	r2, [r5, #4]
   182a4:	ldr	r3, [r5]
   182a8:	stmib	sp, {r1, ip}
   182ac:	str	r2, [sp]
   182b0:	mov	r1, #1
   182b4:	mov	r2, r0
   182b8:	mov	r0, r4
   182bc:	bl	10e6c <__fprintf_chk@plt>
   182c0:	b	181e4 <strspn@plt+0x72f4>
   182c4:	mov	r2, #5
   182c8:	ldr	r1, [pc, #364]	; 1843c <strspn@plt+0x754c>
   182cc:	mov	r0, #0
   182d0:	bl	10d28 <dcgettext@plt>
   182d4:	add	r1, r5, #8
   182d8:	ldr	r2, [r5, #4]
   182dc:	ldm	r1, {r1, ip, lr}
   182e0:	ldr	r3, [r5]
   182e4:	str	r2, [sp]
   182e8:	stmib	sp, {r1, ip, lr}
   182ec:	mov	r1, #1
   182f0:	mov	r2, r0
   182f4:	mov	r0, r4
   182f8:	bl	10e6c <__fprintf_chk@plt>
   182fc:	b	181e4 <strspn@plt+0x72f4>
   18300:	mov	r2, #5
   18304:	ldr	r1, [pc, #308]	; 18440 <strspn@plt+0x7550>
   18308:	mov	r0, #0
   1830c:	bl	10d28 <dcgettext@plt>
   18310:	add	r1, r5, #8
   18314:	ldr	r2, [r5, #4]
   18318:	ldm	r1, {r1, ip, lr}
   1831c:	ldr	r6, [r5, #20]
   18320:	ldr	r3, [r5]
   18324:	stmib	sp, {r1, ip, lr}
   18328:	mov	r1, #1
   1832c:	str	r2, [sp]
   18330:	str	r6, [sp, #16]
   18334:	mov	r2, r0
   18338:	mov	r0, r4
   1833c:	bl	10e6c <__fprintf_chk@plt>
   18340:	b	181e4 <strspn@plt+0x72f4>
   18344:	mov	r2, #5
   18348:	ldr	r1, [pc, #244]	; 18444 <strspn@plt+0x7554>
   1834c:	mov	r0, #0
   18350:	bl	10d28 <dcgettext@plt>
   18354:	ldr	r2, [r5, #24]
   18358:	ldr	r3, [r5]
   1835c:	ldr	r6, [r5, #20]
   18360:	ldr	lr, [r5, #16]
   18364:	ldr	ip, [r5, #12]
   18368:	str	r2, [sp, #20]
   1836c:	ldr	r1, [r5, #8]
   18370:	ldr	r2, [r5, #4]
   18374:	str	r6, [sp, #16]
   18378:	stmib	sp, {r1, ip, lr}
   1837c:	mov	r1, #1
   18380:	str	r2, [sp]
   18384:	mov	r2, r0
   18388:	mov	r0, r4
   1838c:	bl	10e6c <__fprintf_chk@plt>
   18390:	b	181e4 <strspn@plt+0x72f4>
   18394:	mov	r2, #5
   18398:	ldr	r1, [pc, #168]	; 18448 <strspn@plt+0x7558>
   1839c:	mov	r0, #0
   183a0:	bl	10d28 <dcgettext@plt>
   183a4:	ldr	r1, [r5, #28]
   183a8:	ldr	r2, [r5, #24]
   183ac:	ldr	r3, [r5]
   183b0:	ldr	r6, [r5, #20]
   183b4:	ldr	lr, [r5, #16]
   183b8:	str	r1, [sp, #24]
   183bc:	ldr	ip, [r5, #12]
   183c0:	str	r2, [sp, #20]
   183c4:	ldr	r1, [r5, #8]
   183c8:	ldr	r2, [r5, #4]
   183cc:	str	r6, [sp, #16]
   183d0:	stmib	sp, {r1, ip, lr}
   183d4:	mov	r1, #1
   183d8:	str	r2, [sp]
   183dc:	mov	r2, r0
   183e0:	mov	r0, r4
   183e4:	bl	10e6c <__fprintf_chk@plt>
   183e8:	b	181e4 <strspn@plt+0x72f4>
   183ec:	str	r3, [sp]
   183f0:	mov	r1, #1
   183f4:	mov	r3, r2
   183f8:	ldr	r2, [pc, #76]	; 1844c <strspn@plt+0x755c>
   183fc:	bl	10e6c <__fprintf_chk@plt>
   18400:	b	180ec <strspn@plt+0x71fc>
   18404:	mov	r2, #5
   18408:	ldr	r1, [pc, #64]	; 18450 <strspn@plt+0x7560>
   1840c:	b	18190 <strspn@plt+0x72a0>
   18410:	andeq	sl, r1, r8, ror #10
   18414:	andeq	sl, r1, ip, ror r5
   18418:	andeq	r0, r0, r6, ror #15
   1841c:	andeq	sl, r1, r4, asr r8
   18420:	andeq	sl, r1, r0, lsl #11
   18424:	andeq	sl, r1, ip, lsr #12
   18428:	andeq	sl, r1, ip, asr r7
   1842c:	andeq	sl, r1, r0, asr r6
   18430:	andeq	sl, r1, r0, ror #12
   18434:	andeq	sl, r1, r8, ror r6
   18438:	muleq	r1, r4, r6
   1843c:			; <UNDEFINED> instruction: 0x0001a6b4
   18440:	ldrdeq	sl, [r1], -r8
   18444:	andeq	sl, r1, r0, lsl #14
   18448:	andeq	sl, r1, ip, lsr #14
   1844c:	andeq	sl, r1, r4, ror r5
   18450:	muleq	r1, r0, r7
   18454:	push	{r4, r5, lr}
   18458:	sub	sp, sp, #12
   1845c:	ldr	r5, [sp, #24]
   18460:	ldr	ip, [r5]
   18464:	cmp	ip, #0
   18468:	beq	18484 <strspn@plt+0x7594>
   1846c:	mov	lr, r5
   18470:	mov	ip, #0
   18474:	ldr	r4, [lr, #4]!
   18478:	add	ip, ip, #1
   1847c:	cmp	r4, #0
   18480:	bne	18474 <strspn@plt+0x7584>
   18484:	stm	sp, {r5, ip}
   18488:	bl	180bc <strspn@plt+0x71cc>
   1848c:	add	sp, sp, #12
   18490:	pop	{r4, r5, pc}
   18494:	push	{r4, r5, lr}
   18498:	sub	sp, sp, #76	; 0x4c
   1849c:	mov	r5, r0
   184a0:	ldr	ip, [sp, #88]	; 0x58
   184a4:	ldr	r0, [ip]
   184a8:	cmp	r0, #0
   184ac:	str	r0, [sp, #32]
   184b0:	beq	18884 <strspn@plt+0x7994>
   184b4:	ldr	r0, [ip, #4]
   184b8:	cmp	r0, #0
   184bc:	str	r0, [sp, #36]	; 0x24
   184c0:	beq	1888c <strspn@plt+0x799c>
   184c4:	ldr	r0, [ip, #8]
   184c8:	cmp	r0, #0
   184cc:	str	r0, [sp, #40]	; 0x28
   184d0:	beq	18894 <strspn@plt+0x79a4>
   184d4:	ldr	r0, [ip, #12]
   184d8:	cmp	r0, #0
   184dc:	str	r0, [sp, #44]	; 0x2c
   184e0:	beq	1889c <strspn@plt+0x79ac>
   184e4:	ldr	r0, [ip, #16]
   184e8:	cmp	r0, #0
   184ec:	str	r0, [sp, #48]	; 0x30
   184f0:	beq	188a4 <strspn@plt+0x79b4>
   184f4:	ldr	r0, [ip, #20]
   184f8:	cmp	r0, #0
   184fc:	str	r0, [sp, #52]	; 0x34
   18500:	beq	188ac <strspn@plt+0x79bc>
   18504:	ldr	r0, [ip, #24]
   18508:	cmp	r0, #0
   1850c:	str	r0, [sp, #56]	; 0x38
   18510:	beq	188b4 <strspn@plt+0x79c4>
   18514:	ldr	r0, [ip, #28]
   18518:	cmp	r0, #0
   1851c:	str	r0, [sp, #60]	; 0x3c
   18520:	beq	188bc <strspn@plt+0x79cc>
   18524:	ldr	r0, [ip, #32]
   18528:	cmp	r0, #0
   1852c:	str	r0, [sp, #64]	; 0x40
   18530:	beq	188c4 <strspn@plt+0x79d4>
   18534:	ldr	r0, [ip, #36]	; 0x24
   18538:	cmp	r0, #0
   1853c:	movne	r4, #10
   18540:	moveq	r4, #9
   18544:	cmp	r1, #0
   18548:	beq	1885c <strspn@plt+0x796c>
   1854c:	stm	sp, {r2, r3}
   18550:	mov	r0, r5
   18554:	mov	r3, r1
   18558:	ldr	r2, [pc, #876]	; 188cc <strspn@plt+0x79dc>
   1855c:	mov	r1, #1
   18560:	bl	10e6c <__fprintf_chk@plt>
   18564:	mov	r2, #5
   18568:	ldr	r1, [pc, #864]	; 188d0 <strspn@plt+0x79e0>
   1856c:	mov	r0, #0
   18570:	bl	10d28 <dcgettext@plt>
   18574:	ldr	r3, [pc, #856]	; 188d4 <strspn@plt+0x79e4>
   18578:	ldr	r2, [pc, #856]	; 188d8 <strspn@plt+0x79e8>
   1857c:	str	r3, [sp]
   18580:	mov	r1, #1
   18584:	mov	r3, r0
   18588:	mov	r0, r5
   1858c:	bl	10e6c <__fprintf_chk@plt>
   18590:	mov	r1, r5
   18594:	mov	r0, #10
   18598:	bl	10d1c <fputc_unlocked@plt>
   1859c:	mov	r2, #5
   185a0:	ldr	r1, [pc, #820]	; 188dc <strspn@plt+0x79ec>
   185a4:	mov	r0, #0
   185a8:	bl	10d28 <dcgettext@plt>
   185ac:	mov	r1, #1
   185b0:	ldr	r3, [pc, #808]	; 188e0 <strspn@plt+0x79f0>
   185b4:	mov	r2, r0
   185b8:	mov	r0, r5
   185bc:	bl	10e6c <__fprintf_chk@plt>
   185c0:	mov	r1, r5
   185c4:	mov	r0, #10
   185c8:	bl	10d1c <fputc_unlocked@plt>
   185cc:	cmp	r4, #9
   185d0:	ldrls	pc, [pc, r4, lsl #2]
   185d4:	b	18878 <strspn@plt+0x7988>
   185d8:	andeq	r8, r1, ip, asr r6
   185dc:	andeq	r8, r1, r4, ror #12
   185e0:	muleq	r1, r0, r6
   185e4:	andeq	r8, r1, r4, asr #13
   185e8:	strdeq	r8, [r1], -ip
   185ec:	andeq	r8, r1, r8, lsr r7
   185f0:	andeq	r8, r1, r4, ror r7
   185f4:			; <UNDEFINED> instruction: 0x000187b8
   185f8:	andeq	r8, r1, r4, lsl #16
   185fc:	andeq	r8, r1, r0, lsl #12
   18600:	ldr	r1, [pc, #732]	; 188e4 <strspn@plt+0x79f4>
   18604:	mov	r2, #5
   18608:	mov	r0, #0
   1860c:	bl	10d28 <dcgettext@plt>
   18610:	ldr	ip, [sp, #64]	; 0x40
   18614:	ldr	r1, [sp, #60]	; 0x3c
   18618:	ldr	r2, [sp, #56]	; 0x38
   1861c:	ldr	lr, [sp, #48]	; 0x30
   18620:	str	ip, [sp, #28]
   18624:	str	r1, [sp, #24]
   18628:	ldr	ip, [sp, #44]	; 0x2c
   1862c:	ldr	r1, [sp, #40]	; 0x28
   18630:	ldr	r4, [sp, #52]	; 0x34
   18634:	str	r2, [sp, #20]
   18638:	ldr	r2, [sp, #36]	; 0x24
   1863c:	stmib	sp, {r1, ip, lr}
   18640:	mov	r1, #1
   18644:	str	r2, [sp]
   18648:	ldr	r3, [sp, #32]
   1864c:	str	r4, [sp, #16]
   18650:	mov	r2, r0
   18654:	mov	r0, r5
   18658:	bl	10e6c <__fprintf_chk@plt>
   1865c:	add	sp, sp, #76	; 0x4c
   18660:	pop	{r4, r5, pc}
   18664:	mov	r2, #5
   18668:	ldr	r1, [pc, #632]	; 188e8 <strspn@plt+0x79f8>
   1866c:	mov	r0, #0
   18670:	bl	10d28 <dcgettext@plt>
   18674:	ldr	r3, [sp, #32]
   18678:	mov	r1, #1
   1867c:	mov	r2, r0
   18680:	mov	r0, r5
   18684:	add	sp, sp, #76	; 0x4c
   18688:	pop	{r4, r5, lr}
   1868c:	b	10e6c <__fprintf_chk@plt>
   18690:	mov	r2, #5
   18694:	ldr	r1, [pc, #592]	; 188ec <strspn@plt+0x79fc>
   18698:	mov	r0, #0
   1869c:	bl	10d28 <dcgettext@plt>
   186a0:	ldr	r2, [sp, #36]	; 0x24
   186a4:	ldr	r3, [sp, #32]
   186a8:	str	r2, [sp, #88]	; 0x58
   186ac:	mov	r1, #1
   186b0:	mov	r2, r0
   186b4:	mov	r0, r5
   186b8:	add	sp, sp, #76	; 0x4c
   186bc:	pop	{r4, r5, lr}
   186c0:	b	10e6c <__fprintf_chk@plt>
   186c4:	mov	r2, #5
   186c8:	ldr	r1, [pc, #544]	; 188f0 <strspn@plt+0x7a00>
   186cc:	mov	r0, #0
   186d0:	bl	10d28 <dcgettext@plt>
   186d4:	ldr	r1, [sp, #40]	; 0x28
   186d8:	ldr	r2, [sp, #36]	; 0x24
   186dc:	str	r1, [sp, #4]
   186e0:	str	r2, [sp]
   186e4:	ldr	r3, [sp, #32]
   186e8:	mov	r1, #1
   186ec:	mov	r2, r0
   186f0:	mov	r0, r5
   186f4:	bl	10e6c <__fprintf_chk@plt>
   186f8:	b	1865c <strspn@plt+0x776c>
   186fc:	mov	r2, #5
   18700:	ldr	r1, [pc, #492]	; 188f4 <strspn@plt+0x7a04>
   18704:	mov	r0, #0
   18708:	bl	10d28 <dcgettext@plt>
   1870c:	ldr	r1, [sp, #40]	; 0x28
   18710:	ldr	ip, [sp, #44]	; 0x2c
   18714:	ldr	r2, [sp, #36]	; 0x24
   18718:	ldr	r3, [sp, #32]
   1871c:	stmib	sp, {r1, ip}
   18720:	str	r2, [sp]
   18724:	mov	r1, #1
   18728:	mov	r2, r0
   1872c:	mov	r0, r5
   18730:	bl	10e6c <__fprintf_chk@plt>
   18734:	b	1865c <strspn@plt+0x776c>
   18738:	mov	r2, #5
   1873c:	ldr	r1, [pc, #436]	; 188f8 <strspn@plt+0x7a08>
   18740:	mov	r0, #0
   18744:	bl	10d28 <dcgettext@plt>
   18748:	add	r1, sp, #40	; 0x28
   1874c:	ldr	r2, [sp, #36]	; 0x24
   18750:	ldm	r1, {r1, ip, lr}
   18754:	ldr	r3, [sp, #32]
   18758:	str	r2, [sp]
   1875c:	stmib	sp, {r1, ip, lr}
   18760:	mov	r1, #1
   18764:	mov	r2, r0
   18768:	mov	r0, r5
   1876c:	bl	10e6c <__fprintf_chk@plt>
   18770:	b	1865c <strspn@plt+0x776c>
   18774:	mov	r2, #5
   18778:	ldr	r1, [pc, #380]	; 188fc <strspn@plt+0x7a0c>
   1877c:	mov	r0, #0
   18780:	bl	10d28 <dcgettext@plt>
   18784:	add	r1, sp, #40	; 0x28
   18788:	ldr	r2, [sp, #36]	; 0x24
   1878c:	ldm	r1, {r1, ip, lr}
   18790:	ldr	r4, [sp, #52]	; 0x34
   18794:	str	r2, [sp]
   18798:	stmib	sp, {r1, ip, lr}
   1879c:	mov	r1, #1
   187a0:	ldr	r3, [sp, #32]
   187a4:	str	r4, [sp, #16]
   187a8:	mov	r2, r0
   187ac:	mov	r0, r5
   187b0:	bl	10e6c <__fprintf_chk@plt>
   187b4:	b	1865c <strspn@plt+0x776c>
   187b8:	mov	r2, #5
   187bc:	ldr	r1, [pc, #316]	; 18900 <strspn@plt+0x7a10>
   187c0:	mov	r0, #0
   187c4:	bl	10d28 <dcgettext@plt>
   187c8:	add	r1, sp, #40	; 0x28
   187cc:	ldr	r2, [sp, #56]	; 0x38
   187d0:	ldm	r1, {r1, ip, lr}
   187d4:	ldr	r4, [sp, #52]	; 0x34
   187d8:	str	r2, [sp, #20]
   187dc:	ldr	r2, [sp, #36]	; 0x24
   187e0:	stmib	sp, {r1, ip, lr}
   187e4:	mov	r1, #1
   187e8:	str	r2, [sp]
   187ec:	ldr	r3, [sp, #32]
   187f0:	str	r4, [sp, #16]
   187f4:	mov	r2, r0
   187f8:	mov	r0, r5
   187fc:	bl	10e6c <__fprintf_chk@plt>
   18800:	b	1865c <strspn@plt+0x776c>
   18804:	mov	r2, #5
   18808:	ldr	r1, [pc, #244]	; 18904 <strspn@plt+0x7a14>
   1880c:	mov	r0, #0
   18810:	bl	10d28 <dcgettext@plt>
   18814:	ldr	r1, [sp, #60]	; 0x3c
   18818:	ldr	r2, [sp, #56]	; 0x38
   1881c:	ldr	lr, [sp, #48]	; 0x30
   18820:	ldr	ip, [sp, #44]	; 0x2c
   18824:	str	r1, [sp, #24]
   18828:	ldr	r1, [sp, #40]	; 0x28
   1882c:	ldr	r4, [sp, #52]	; 0x34
   18830:	str	r2, [sp, #20]
   18834:	ldr	r2, [sp, #36]	; 0x24
   18838:	stmib	sp, {r1, ip, lr}
   1883c:	mov	r1, #1
   18840:	str	r2, [sp]
   18844:	ldr	r3, [sp, #32]
   18848:	str	r4, [sp, #16]
   1884c:	mov	r2, r0
   18850:	mov	r0, r5
   18854:	bl	10e6c <__fprintf_chk@plt>
   18858:	b	1865c <strspn@plt+0x776c>
   1885c:	str	r3, [sp]
   18860:	mov	r1, #1
   18864:	mov	r3, r2
   18868:	mov	r0, r5
   1886c:	ldr	r2, [pc, #148]	; 18908 <strspn@plt+0x7a18>
   18870:	bl	10e6c <__fprintf_chk@plt>
   18874:	b	18564 <strspn@plt+0x7674>
   18878:	mov	r2, #5
   1887c:	ldr	r1, [pc, #136]	; 1890c <strspn@plt+0x7a1c>
   18880:	b	18608 <strspn@plt+0x7718>
   18884:	mov	r4, r0
   18888:	b	18544 <strspn@plt+0x7654>
   1888c:	mov	r4, #1
   18890:	b	18544 <strspn@plt+0x7654>
   18894:	mov	r4, #2
   18898:	b	18544 <strspn@plt+0x7654>
   1889c:	mov	r4, #3
   188a0:	b	18544 <strspn@plt+0x7654>
   188a4:	mov	r4, #4
   188a8:	b	18544 <strspn@plt+0x7654>
   188ac:	mov	r4, #5
   188b0:	b	18544 <strspn@plt+0x7654>
   188b4:	mov	r4, #6
   188b8:	b	18544 <strspn@plt+0x7654>
   188bc:	mov	r4, #7
   188c0:	b	18544 <strspn@plt+0x7654>
   188c4:	mov	r4, #8
   188c8:	b	18544 <strspn@plt+0x7654>
   188cc:	andeq	sl, r1, r8, ror #10
   188d0:	andeq	sl, r1, ip, ror r5
   188d4:	andeq	r0, r0, r6, ror #15
   188d8:	andeq	sl, r1, r4, asr r8
   188dc:	andeq	sl, r1, r0, lsl #11
   188e0:	andeq	sl, r1, ip, lsr #12
   188e4:	andeq	sl, r1, ip, asr r7
   188e8:	andeq	sl, r1, r0, asr r6
   188ec:	andeq	sl, r1, r0, ror #12
   188f0:	andeq	sl, r1, r8, ror r6
   188f4:	muleq	r1, r4, r6
   188f8:			; <UNDEFINED> instruction: 0x0001a6b4
   188fc:	ldrdeq	sl, [r1], -r8
   18900:	andeq	sl, r1, r0, lsl #14
   18904:	andeq	sl, r1, ip, lsr #14
   18908:	andeq	sl, r1, r4, ror r5
   1890c:	muleq	r1, r0, r7
   18910:	push	{r3}		; (str r3, [sp, #-4]!)
   18914:	push	{lr}		; (str lr, [sp, #-4]!)
   18918:	sub	sp, sp, #56	; 0x38
   1891c:	add	r3, sp, #64	; 0x40
   18920:	ldr	ip, [sp, #64]	; 0x40
   18924:	str	r3, [sp, #12]
   18928:	cmp	ip, #0
   1892c:	str	ip, [sp, #16]
   18930:	beq	189c8 <strspn@plt+0x7ad8>
   18934:	ldr	ip, [sp, #68]	; 0x44
   18938:	cmp	ip, #0
   1893c:	str	ip, [sp, #20]
   18940:	beq	189e8 <strspn@plt+0x7af8>
   18944:	ldr	ip, [sp, #72]	; 0x48
   18948:	cmp	ip, #0
   1894c:	str	ip, [sp, #24]
   18950:	beq	189f0 <strspn@plt+0x7b00>
   18954:	ldr	ip, [sp, #76]	; 0x4c
   18958:	cmp	ip, #0
   1895c:	str	ip, [sp, #28]
   18960:	beq	189f8 <strspn@plt+0x7b08>
   18964:	ldr	ip, [sp, #80]	; 0x50
   18968:	cmp	ip, #0
   1896c:	str	ip, [sp, #32]
   18970:	beq	18a00 <strspn@plt+0x7b10>
   18974:	ldr	ip, [sp, #84]	; 0x54
   18978:	cmp	ip, #0
   1897c:	str	ip, [sp, #36]	; 0x24
   18980:	beq	18a08 <strspn@plt+0x7b18>
   18984:	ldr	ip, [sp, #88]	; 0x58
   18988:	cmp	ip, #0
   1898c:	str	ip, [sp, #40]	; 0x28
   18990:	beq	18a10 <strspn@plt+0x7b20>
   18994:	ldr	ip, [sp, #92]	; 0x5c
   18998:	cmp	ip, #0
   1899c:	str	ip, [sp, #44]	; 0x2c
   189a0:	beq	18a18 <strspn@plt+0x7b28>
   189a4:	ldr	ip, [sp, #96]	; 0x60
   189a8:	cmp	ip, #0
   189ac:	str	ip, [sp, #48]	; 0x30
   189b0:	beq	18a20 <strspn@plt+0x7b30>
   189b4:	ldr	ip, [sp, #100]	; 0x64
   189b8:	cmp	ip, #0
   189bc:	str	ip, [sp, #52]	; 0x34
   189c0:	movne	ip, #10
   189c4:	moveq	ip, #9
   189c8:	add	r3, sp, #16
   189cc:	stm	sp, {r3, ip}
   189d0:	ldr	r3, [sp, #60]	; 0x3c
   189d4:	bl	180bc <strspn@plt+0x71cc>
   189d8:	add	sp, sp, #56	; 0x38
   189dc:	pop	{lr}		; (ldr lr, [sp], #4)
   189e0:	add	sp, sp, #4
   189e4:	bx	lr
   189e8:	mov	ip, #1
   189ec:	b	189c8 <strspn@plt+0x7ad8>
   189f0:	mov	ip, #2
   189f4:	b	189c8 <strspn@plt+0x7ad8>
   189f8:	mov	ip, #3
   189fc:	b	189c8 <strspn@plt+0x7ad8>
   18a00:	mov	ip, #4
   18a04:	b	189c8 <strspn@plt+0x7ad8>
   18a08:	mov	ip, #5
   18a0c:	b	189c8 <strspn@plt+0x7ad8>
   18a10:	mov	ip, #6
   18a14:	b	189c8 <strspn@plt+0x7ad8>
   18a18:	mov	ip, #7
   18a1c:	b	189c8 <strspn@plt+0x7ad8>
   18a20:	mov	ip, #8
   18a24:	b	189c8 <strspn@plt+0x7ad8>
   18a28:	ldr	r3, [pc, #116]	; 18aa4 <strspn@plt+0x7bb4>
   18a2c:	push	{r4, lr}
   18a30:	mov	r0, #10
   18a34:	ldr	r1, [r3]
   18a38:	bl	10d1c <fputc_unlocked@plt>
   18a3c:	mov	r2, #5
   18a40:	ldr	r1, [pc, #96]	; 18aa8 <strspn@plt+0x7bb8>
   18a44:	mov	r0, #0
   18a48:	bl	10d28 <dcgettext@plt>
   18a4c:	ldr	r2, [pc, #88]	; 18aac <strspn@plt+0x7bbc>
   18a50:	mov	r1, r0
   18a54:	mov	r0, #1
   18a58:	bl	10e54 <__printf_chk@plt>
   18a5c:	mov	r2, #5
   18a60:	ldr	r1, [pc, #72]	; 18ab0 <strspn@plt+0x7bc0>
   18a64:	mov	r0, #0
   18a68:	bl	10d28 <dcgettext@plt>
   18a6c:	ldr	r3, [pc, #64]	; 18ab4 <strspn@plt+0x7bc4>
   18a70:	ldr	r2, [pc, #64]	; 18ab8 <strspn@plt+0x7bc8>
   18a74:	mov	r1, r0
   18a78:	mov	r0, #1
   18a7c:	bl	10e54 <__printf_chk@plt>
   18a80:	mov	r2, #5
   18a84:	ldr	r1, [pc, #48]	; 18abc <strspn@plt+0x7bcc>
   18a88:	mov	r0, #0
   18a8c:	bl	10d28 <dcgettext@plt>
   18a90:	ldr	r2, [pc, #40]	; 18ac0 <strspn@plt+0x7bd0>
   18a94:	pop	{r4, lr}
   18a98:	mov	r1, r0
   18a9c:	mov	r0, #1
   18aa0:	b	10e54 <__printf_chk@plt>
   18aa4:	andeq	fp, r2, ip, asr #2
   18aa8:	andeq	sl, r1, ip, asr #15
   18aac:	andeq	sl, r1, r0, ror #15
   18ab0:	strdeq	sl, [r1], -r8
   18ab4:	andeq	sl, r1, r8, ror #2
   18ab8:	muleq	r1, r0, r1
   18abc:	andeq	sl, r1, ip, lsl #16
   18ac0:	andeq	sl, r1, r4, lsr r8
   18ac4:	push	{r4, r5, r6, lr}
   18ac8:	mov	r6, r0
   18acc:	mov	r5, r1
   18ad0:	mov	r4, r2
   18ad4:	bl	19530 <strspn@plt+0x8640>
   18ad8:	cmp	r0, #0
   18adc:	popne	{r4, r5, r6, pc}
   18ae0:	cmp	r6, #0
   18ae4:	beq	18af4 <strspn@plt+0x7c04>
   18ae8:	cmp	r5, #0
   18aec:	cmpne	r4, #0
   18af0:	popeq	{r4, r5, r6, pc}
   18af4:	bl	19140 <strspn@plt+0x8250>
   18af8:	push	{r4, lr}
   18afc:	bl	191c8 <strspn@plt+0x82d8>
   18b00:	cmp	r0, #0
   18b04:	popne	{r4, pc}
   18b08:	bl	19140 <strspn@plt+0x8250>
   18b0c:	push	{r4, lr}
   18b10:	bl	191c8 <strspn@plt+0x82d8>
   18b14:	cmp	r0, #0
   18b18:	popne	{r4, pc}
   18b1c:	bl	19140 <strspn@plt+0x8250>
   18b20:	push	{r4, lr}
   18b24:	bl	191c8 <strspn@plt+0x82d8>
   18b28:	cmp	r0, #0
   18b2c:	popne	{r4, pc}
   18b30:	bl	19140 <strspn@plt+0x8250>
   18b34:	push	{r4, r5, r6, lr}
   18b38:	mov	r5, r0
   18b3c:	mov	r4, r1
   18b40:	bl	191f4 <strspn@plt+0x8304>
   18b44:	cmp	r0, #0
   18b48:	popne	{r4, r5, r6, pc}
   18b4c:	adds	r4, r4, #0
   18b50:	movne	r4, #1
   18b54:	cmp	r5, #0
   18b58:	orreq	r4, r4, #1
   18b5c:	cmp	r4, #0
   18b60:	popeq	{r4, r5, r6, pc}
   18b64:	bl	19140 <strspn@plt+0x8250>
   18b68:	push	{r4, lr}
   18b6c:	cmp	r1, #0
   18b70:	orreq	r1, r1, #1
   18b74:	bl	191f4 <strspn@plt+0x8304>
   18b78:	cmp	r0, #0
   18b7c:	popne	{r4, pc}
   18b80:	bl	19140 <strspn@plt+0x8250>
   18b84:	push	{r4, r5, r6, lr}
   18b88:	mov	r6, r0
   18b8c:	mov	r5, r1
   18b90:	mov	r4, r2
   18b94:	bl	19530 <strspn@plt+0x8640>
   18b98:	cmp	r0, #0
   18b9c:	popne	{r4, r5, r6, pc}
   18ba0:	cmp	r6, #0
   18ba4:	beq	18bb4 <strspn@plt+0x7cc4>
   18ba8:	cmp	r5, #0
   18bac:	cmpne	r4, #0
   18bb0:	popeq	{r4, r5, r6, pc}
   18bb4:	bl	19140 <strspn@plt+0x8250>
   18bb8:	cmp	r2, #0
   18bbc:	cmpne	r1, #0
   18bc0:	moveq	r2, #1
   18bc4:	moveq	r1, r2
   18bc8:	push	{r4, lr}
   18bcc:	bl	19530 <strspn@plt+0x8640>
   18bd0:	cmp	r0, #0
   18bd4:	popne	{r4, pc}
   18bd8:	bl	19140 <strspn@plt+0x8250>
   18bdc:	push	{r4, lr}
   18be0:	mov	r2, r1
   18be4:	mov	r1, r0
   18be8:	mov	r0, #0
   18bec:	bl	19530 <strspn@plt+0x8640>
   18bf0:	cmp	r0, #0
   18bf4:	popne	{r4, pc}
   18bf8:	bl	19140 <strspn@plt+0x8250>
   18bfc:	cmp	r1, #0
   18c00:	cmpne	r0, #0
   18c04:	moveq	r2, #1
   18c08:	movne	r2, r1
   18c0c:	moveq	r1, r2
   18c10:	movne	r1, r0
   18c14:	push	{r4, lr}
   18c18:	mov	r0, #0
   18c1c:	bl	19530 <strspn@plt+0x8640>
   18c20:	cmp	r0, #0
   18c24:	popne	{r4, pc}
   18c28:	bl	19140 <strspn@plt+0x8250>
   18c2c:	cmp	r0, #0
   18c30:	push	{r4, r5, r6, lr}
   18c34:	mov	r5, r1
   18c38:	ldr	r4, [r1]
   18c3c:	beq	18c78 <strspn@plt+0x7d88>
   18c40:	lsr	r2, r4, #1
   18c44:	add	r3, r2, #1
   18c48:	mvn	r3, r3
   18c4c:	cmp	r4, r3
   18c50:	bhi	18c94 <strspn@plt+0x7da4>
   18c54:	add	r4, r4, #1
   18c58:	add	r4, r4, r2
   18c5c:	mov	r1, r4
   18c60:	mov	r2, #1
   18c64:	bl	19530 <strspn@plt+0x8640>
   18c68:	cmp	r0, #0
   18c6c:	beq	18c98 <strspn@plt+0x7da8>
   18c70:	str	r4, [r5]
   18c74:	pop	{r4, r5, r6, pc}
   18c78:	cmp	r4, #0
   18c7c:	moveq	r4, #64	; 0x40
   18c80:	mov	r1, r4
   18c84:	mov	r2, #1
   18c88:	bl	19530 <strspn@plt+0x8640>
   18c8c:	cmp	r0, #0
   18c90:	bne	18c70 <strspn@plt+0x7d80>
   18c94:	bl	19140 <strspn@plt+0x8250>
   18c98:	cmp	r4, #0
   18c9c:	bne	18c94 <strspn@plt+0x7da4>
   18ca0:	str	r4, [r5]
   18ca4:	pop	{r4, r5, r6, pc}
   18ca8:	cmp	r0, #0
   18cac:	push	{r4, r5, r6, lr}
   18cb0:	mov	r5, r1
   18cb4:	ldr	r4, [r1]
   18cb8:	mov	r6, r2
   18cbc:	beq	18d00 <strspn@plt+0x7e10>
   18cc0:	lsr	r1, r4, #1
   18cc4:	add	r3, r1, #1
   18cc8:	mvn	r3, r3
   18ccc:	cmp	r4, r3
   18cd0:	bhi	18d38 <strspn@plt+0x7e48>
   18cd4:	add	r4, r4, #1
   18cd8:	add	r4, r4, r1
   18cdc:	mov	r1, r4
   18ce0:	bl	19530 <strspn@plt+0x8640>
   18ce4:	cmp	r0, #0
   18ce8:	bne	18cf8 <strspn@plt+0x7e08>
   18cec:	cmp	r4, #0
   18cf0:	cmpne	r6, #0
   18cf4:	bne	18d38 <strspn@plt+0x7e48>
   18cf8:	str	r4, [r5]
   18cfc:	pop	{r4, r5, r6, pc}
   18d00:	cmp	r4, #0
   18d04:	bne	18d20 <strspn@plt+0x7e30>
   18d08:	mov	r1, r2
   18d0c:	mov	r0, #64	; 0x40
   18d10:	bl	19670 <strspn@plt+0x8780>
   18d14:	cmp	r0, #0
   18d18:	movne	r4, r0
   18d1c:	addeq	r4, r0, #1
   18d20:	mov	r2, r6
   18d24:	mov	r1, r4
   18d28:	mov	r0, #0
   18d2c:	bl	19530 <strspn@plt+0x8640>
   18d30:	cmp	r0, #0
   18d34:	bne	18cf8 <strspn@plt+0x7e08>
   18d38:	bl	19140 <strspn@plt+0x8250>
   18d3c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18d40:	sub	sp, sp, #12
   18d44:	ldr	r6, [r1]
   18d48:	mov	r8, r1
   18d4c:	mov	r9, r0
   18d50:	asrs	r4, r6, #1
   18d54:	mov	sl, r2
   18d58:	mov	fp, r3
   18d5c:	ldr	r7, [sp, #48]	; 0x30
   18d60:	bmi	18edc <strspn@plt+0x7fec>
   18d64:	mvn	r1, #-2147483648	; 0x80000000
   18d68:	sub	r1, r1, r4
   18d6c:	cmp	r6, r1
   18d70:	movle	r1, #0
   18d74:	movgt	r1, #1
   18d78:	mvn	r3, fp
   18d7c:	cmp	r1, #0
   18d80:	addeq	r4, r4, r6
   18d84:	mvnne	r4, #-2147483648	; 0x80000000
   18d88:	lsr	r3, r3, #31
   18d8c:	cmp	fp, r4
   18d90:	movge	r2, #0
   18d94:	andlt	r2, r3, #1
   18d98:	cmp	r2, #0
   18d9c:	beq	18e8c <strspn@plt+0x7f9c>
   18da0:	cmp	r7, #0
   18da4:	blt	18f74 <strspn@plt+0x8084>
   18da8:	bne	18f6c <strspn@plt+0x807c>
   18dac:	mov	r5, #64	; 0x40
   18db0:	mov	r1, r7
   18db4:	mov	r0, r5
   18db8:	str	r3, [sp, #4]
   18dbc:	bl	1987c <strspn@plt+0x898c>
   18dc0:	mov	r1, r7
   18dc4:	mov	r4, r0
   18dc8:	mov	r0, r5
   18dcc:	bl	19a9c <strspn@plt+0x8bac>
   18dd0:	ldr	r3, [sp, #4]
   18dd4:	sub	r5, r5, r1
   18dd8:	cmp	r9, #0
   18ddc:	sub	r2, r4, r6
   18de0:	streq	r9, [r8]
   18de4:	cmp	r2, sl
   18de8:	bge	18e6c <strspn@plt+0x7f7c>
   18dec:	cmp	sl, #0
   18df0:	blt	18f0c <strspn@plt+0x801c>
   18df4:	cmp	r6, #0
   18df8:	blt	18e18 <strspn@plt+0x7f28>
   18dfc:	mvn	r2, #-2147483648	; 0x80000000
   18e00:	sub	r2, r2, sl
   18e04:	cmp	r6, r2
   18e08:	movle	r2, #0
   18e0c:	movgt	r2, #1
   18e10:	cmp	r2, #0
   18e14:	bne	18f08 <strspn@plt+0x8018>
   18e18:	add	r6, r6, sl
   18e1c:	cmp	fp, r6
   18e20:	movge	r3, #0
   18e24:	andlt	r3, r3, #1
   18e28:	cmp	r3, #0
   18e2c:	mov	r4, r6
   18e30:	bne	18f08 <strspn@plt+0x8018>
   18e34:	cmp	r7, #0
   18e38:	blt	18f20 <strspn@plt+0x8030>
   18e3c:	beq	18e68 <strspn@plt+0x7f78>
   18e40:	cmp	r6, #0
   18e44:	blt	18fc4 <strspn@plt+0x80d4>
   18e48:	mov	r1, r7
   18e4c:	mvn	r0, #-2147483648	; 0x80000000
   18e50:	bl	1987c <strspn@plt+0x898c>
   18e54:	cmp	r6, r0
   18e58:	movle	r0, #0
   18e5c:	movgt	r0, #1
   18e60:	cmp	r0, #0
   18e64:	bne	18f08 <strspn@plt+0x8018>
   18e68:	mul	r5, r6, r7
   18e6c:	mov	r1, r5
   18e70:	mov	r0, r9
   18e74:	bl	191f4 <strspn@plt+0x8304>
   18e78:	cmp	r0, #0
   18e7c:	beq	18ef0 <strspn@plt+0x8000>
   18e80:	str	r4, [r8]
   18e84:	add	sp, sp, #12
   18e88:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18e8c:	cmp	r7, #0
   18e90:	blt	18f4c <strspn@plt+0x805c>
   18e94:	beq	18dac <strspn@plt+0x7ebc>
   18e98:	cmp	r4, #0
   18e9c:	blt	18f7c <strspn@plt+0x808c>
   18ea0:	mov	r1, r7
   18ea4:	mvn	r0, #-2147483648	; 0x80000000
   18ea8:	str	r3, [sp, #4]
   18eac:	bl	1987c <strspn@plt+0x898c>
   18eb0:	ldr	r3, [sp, #4]
   18eb4:	cmp	r0, r4
   18eb8:	movge	r0, #0
   18ebc:	movlt	r0, #1
   18ec0:	cmp	r0, #0
   18ec4:	mvnne	r5, #-2147483648	; 0x80000000
   18ec8:	bne	18db0 <strspn@plt+0x7ec0>
   18ecc:	mul	r5, r7, r4
   18ed0:	cmp	r5, #63	; 0x3f
   18ed4:	bgt	18dd8 <strspn@plt+0x7ee8>
   18ed8:	b	18dac <strspn@plt+0x7ebc>
   18edc:	rsb	r1, r4, #-2147483648	; 0x80000000
   18ee0:	cmp	r6, r1
   18ee4:	movge	r1, #0
   18ee8:	movlt	r1, #1
   18eec:	b	18d78 <strspn@plt+0x7e88>
   18ef0:	adds	r5, r5, #0
   18ef4:	movne	r5, #1
   18ef8:	cmp	r9, #0
   18efc:	orreq	r5, r5, #1
   18f00:	cmp	r5, #0
   18f04:	beq	18e80 <strspn@plt+0x7f90>
   18f08:	bl	19140 <strspn@plt+0x8250>
   18f0c:	rsb	r2, sl, #-2147483648	; 0x80000000
   18f10:	cmp	r6, r2
   18f14:	movge	r2, #0
   18f18:	movlt	r2, #1
   18f1c:	b	18e10 <strspn@plt+0x7f20>
   18f20:	cmp	r6, #0
   18f24:	blt	18fa8 <strspn@plt+0x80b8>
   18f28:	cmn	r7, #1
   18f2c:	beq	18e68 <strspn@plt+0x7f78>
   18f30:	mov	r1, r7
   18f34:	mov	r0, #-2147483648	; 0x80000000
   18f38:	bl	1987c <strspn@plt+0x898c>
   18f3c:	cmp	r6, r0
   18f40:	movle	r0, #0
   18f44:	movgt	r0, #1
   18f48:	b	18e60 <strspn@plt+0x7f70>
   18f4c:	cmp	r4, #0
   18f50:	blt	18fe8 <strspn@plt+0x80f8>
   18f54:	cmn	r7, #1
   18f58:	beq	18ecc <strspn@plt+0x7fdc>
   18f5c:	str	r3, [sp, #4]
   18f60:	mov	r1, r7
   18f64:	mov	r0, #-2147483648	; 0x80000000
   18f68:	b	18eac <strspn@plt+0x7fbc>
   18f6c:	mov	r4, fp
   18f70:	b	18ea0 <strspn@plt+0x7fb0>
   18f74:	mov	r4, fp
   18f78:	b	18f54 <strspn@plt+0x8064>
   18f7c:	cmn	r4, #1
   18f80:	beq	18ecc <strspn@plt+0x7fdc>
   18f84:	mov	r1, r4
   18f88:	mov	r0, #-2147483648	; 0x80000000
   18f8c:	str	r3, [sp, #4]
   18f90:	bl	1987c <strspn@plt+0x898c>
   18f94:	ldr	r3, [sp, #4]
   18f98:	cmp	r7, r0
   18f9c:	movle	r0, #0
   18fa0:	movgt	r0, #1
   18fa4:	b	18ec0 <strspn@plt+0x7fd0>
   18fa8:	mov	r1, r7
   18fac:	mvn	r0, #-2147483648	; 0x80000000
   18fb0:	bl	1987c <strspn@plt+0x898c>
   18fb4:	cmp	r6, r0
   18fb8:	movge	r0, #0
   18fbc:	movlt	r0, #1
   18fc0:	b	18e60 <strspn@plt+0x7f70>
   18fc4:	cmn	r6, #1
   18fc8:	beq	18e68 <strspn@plt+0x7f78>
   18fcc:	mov	r1, r6
   18fd0:	mov	r0, #-2147483648	; 0x80000000
   18fd4:	bl	1987c <strspn@plt+0x898c>
   18fd8:	cmp	r7, r0
   18fdc:	movle	r0, #0
   18fe0:	movgt	r0, #1
   18fe4:	b	18e60 <strspn@plt+0x7f70>
   18fe8:	mov	r1, r7
   18fec:	mvn	r0, #-2147483648	; 0x80000000
   18ff0:	str	r3, [sp, #4]
   18ff4:	bl	1987c <strspn@plt+0x898c>
   18ff8:	ldr	r3, [sp, #4]
   18ffc:	cmp	r0, r4
   19000:	movle	r0, #0
   19004:	movgt	r0, #1
   19008:	b	18ec0 <strspn@plt+0x7fd0>
   1900c:	push	{r4, lr}
   19010:	mov	r1, #1
   19014:	bl	19180 <strspn@plt+0x8290>
   19018:	cmp	r0, #0
   1901c:	popne	{r4, pc}
   19020:	bl	19140 <strspn@plt+0x8250>
   19024:	push	{r4, lr}
   19028:	mov	r1, #1
   1902c:	bl	19180 <strspn@plt+0x8290>
   19030:	cmp	r0, #0
   19034:	popne	{r4, pc}
   19038:	bl	19140 <strspn@plt+0x8250>
   1903c:	push	{r4, lr}
   19040:	bl	19180 <strspn@plt+0x8290>
   19044:	cmp	r0, #0
   19048:	popne	{r4, pc}
   1904c:	bl	19140 <strspn@plt+0x8250>
   19050:	push	{r4, lr}
   19054:	bl	19180 <strspn@plt+0x8290>
   19058:	cmp	r0, #0
   1905c:	popne	{r4, pc}
   19060:	bl	19140 <strspn@plt+0x8250>
   19064:	push	{r4, r5, r6, lr}
   19068:	mov	r6, r0
   1906c:	mov	r0, r1
   19070:	mov	r4, r1
   19074:	bl	191c8 <strspn@plt+0x82d8>
   19078:	subs	r5, r0, #0
   1907c:	beq	19094 <strspn@plt+0x81a4>
   19080:	mov	r2, r4
   19084:	mov	r1, r6
   19088:	bl	10cec <memcpy@plt>
   1908c:	mov	r0, r5
   19090:	pop	{r4, r5, r6, pc}
   19094:	bl	19140 <strspn@plt+0x8250>
   19098:	push	{r4, r5, r6, lr}
   1909c:	mov	r6, r0
   190a0:	mov	r0, r1
   190a4:	mov	r4, r1
   190a8:	bl	191c8 <strspn@plt+0x82d8>
   190ac:	subs	r5, r0, #0
   190b0:	beq	190c8 <strspn@plt+0x81d8>
   190b4:	mov	r2, r4
   190b8:	mov	r1, r6
   190bc:	bl	10cec <memcpy@plt>
   190c0:	mov	r0, r5
   190c4:	pop	{r4, r5, r6, pc}
   190c8:	bl	19140 <strspn@plt+0x8250>
   190cc:	push	{r4, r5, r6, lr}
   190d0:	mov	r6, r0
   190d4:	add	r0, r1, #1
   190d8:	mov	r4, r1
   190dc:	bl	191c8 <strspn@plt+0x82d8>
   190e0:	subs	r5, r0, #0
   190e4:	beq	19104 <strspn@plt+0x8214>
   190e8:	mov	r3, #0
   190ec:	mov	r1, r6
   190f0:	strb	r3, [r5, r4]
   190f4:	mov	r2, r4
   190f8:	bl	10cec <memcpy@plt>
   190fc:	mov	r0, r5
   19100:	pop	{r4, r5, r6, pc}
   19104:	bl	19140 <strspn@plt+0x8250>
   19108:	push	{r4, r5, r6, lr}
   1910c:	mov	r6, r0
   19110:	bl	10e24 <strlen@plt>
   19114:	add	r4, r0, #1
   19118:	mov	r0, r4
   1911c:	bl	191c8 <strspn@plt+0x82d8>
   19120:	subs	r5, r0, #0
   19124:	beq	1913c <strspn@plt+0x824c>
   19128:	mov	r2, r4
   1912c:	mov	r1, r6
   19130:	bl	10cec <memcpy@plt>
   19134:	mov	r0, r5
   19138:	pop	{r4, r5, r6, pc}
   1913c:	bl	19140 <strspn@plt+0x8250>
   19140:	ldr	r3, [pc, #44]	; 19174 <strspn@plt+0x8284>
   19144:	push	{r4, lr}
   19148:	mov	r2, #5
   1914c:	ldr	r1, [pc, #36]	; 19178 <strspn@plt+0x8288>
   19150:	mov	r0, #0
   19154:	ldr	r4, [r3]
   19158:	bl	10d28 <dcgettext@plt>
   1915c:	ldr	r2, [pc, #24]	; 1917c <strspn@plt+0x828c>
   19160:	mov	r1, #0
   19164:	mov	r3, r0
   19168:	mov	r0, r4
   1916c:	bl	10dac <error@plt>
   19170:	bl	10ee4 <abort@plt>
   19174:	strdeq	fp, [r2], -r4
   19178:	andeq	sl, r1, r4, lsl #17
   1917c:	andeq	sl, r1, r8, asr #7
   19180:	cmp	r1, #0
   19184:	cmpne	r0, #0
   19188:	moveq	r1, #1
   1918c:	moveq	r0, r1
   19190:	umull	r2, r3, r0, r1
   19194:	adds	r3, r3, #0
   19198:	movne	r3, #1
   1919c:	cmp	r2, #0
   191a0:	blt	191b0 <strspn@plt+0x82c0>
   191a4:	cmp	r3, #0
   191a8:	bne	191b0 <strspn@plt+0x82c0>
   191ac:	b	10c80 <calloc@plt>
   191b0:	push	{r4, lr}
   191b4:	bl	10e30 <__errno_location@plt>
   191b8:	mov	r3, #12
   191bc:	str	r3, [r0]
   191c0:	mov	r0, #0
   191c4:	pop	{r4, pc}
   191c8:	cmp	r0, #0
   191cc:	moveq	r0, #1
   191d0:	cmp	r0, #0
   191d4:	blt	191dc <strspn@plt+0x82ec>
   191d8:	b	10db8 <malloc@plt>
   191dc:	push	{r4, lr}
   191e0:	bl	10e30 <__errno_location@plt>
   191e4:	mov	r3, #12
   191e8:	str	r3, [r0]
   191ec:	mov	r0, #0
   191f0:	pop	{r4, pc}
   191f4:	cmp	r0, #0
   191f8:	beq	1921c <strspn@plt+0x832c>
   191fc:	cmp	r1, #0
   19200:	push	{lr}		; (str lr, [sp, #-4]!)
   19204:	sub	sp, sp, #12
   19208:	beq	19224 <strspn@plt+0x8334>
   1920c:	blt	1923c <strspn@plt+0x834c>
   19210:	add	sp, sp, #12
   19214:	pop	{lr}		; (ldr lr, [sp], #4)
   19218:	b	10d34 <realloc@plt>
   1921c:	mov	r0, r1
   19220:	b	191c8 <strspn@plt+0x82d8>
   19224:	str	r1, [sp, #4]
   19228:	bl	1258c <strspn@plt+0x169c>
   1922c:	ldr	r3, [sp, #4]
   19230:	mov	r0, r3
   19234:	add	sp, sp, #12
   19238:	pop	{pc}		; (ldr pc, [sp], #4)
   1923c:	bl	10e30 <__errno_location@plt>
   19240:	mov	r2, #12
   19244:	mov	r3, #0
   19248:	str	r2, [r0]
   1924c:	b	19230 <strspn@plt+0x8340>
   19250:	push	{r4, r5, r6, lr}
   19254:	mov	r4, r0
   19258:	bl	10d94 <__fpending@plt>
   1925c:	ldr	r5, [r4]
   19260:	and	r5, r5, #32
   19264:	mov	r6, r0
   19268:	mov	r0, r4
   1926c:	bl	192cc <strspn@plt+0x83dc>
   19270:	cmp	r5, #0
   19274:	mov	r4, r0
   19278:	bne	19298 <strspn@plt+0x83a8>
   1927c:	cmp	r0, #0
   19280:	beq	19290 <strspn@plt+0x83a0>
   19284:	cmp	r6, #0
   19288:	beq	192b4 <strspn@plt+0x83c4>
   1928c:	mvn	r4, #0
   19290:	mov	r0, r4
   19294:	pop	{r4, r5, r6, pc}
   19298:	cmp	r0, #0
   1929c:	bne	1928c <strspn@plt+0x839c>
   192a0:	bl	10e30 <__errno_location@plt>
   192a4:	str	r4, [r0]
   192a8:	mvn	r4, #0
   192ac:	mov	r0, r4
   192b0:	pop	{r4, r5, r6, pc}
   192b4:	bl	10e30 <__errno_location@plt>
   192b8:	ldr	r4, [r0]
   192bc:	subs	r4, r4, #9
   192c0:	mvnne	r4, #0
   192c4:	mov	r0, r4
   192c8:	pop	{r4, r5, r6, pc}
   192cc:	push	{r4, r5, lr}
   192d0:	sub	sp, sp, #12
   192d4:	mov	r4, r0
   192d8:	bl	10e60 <fileno@plt>
   192dc:	cmp	r0, #0
   192e0:	mov	r0, r4
   192e4:	blt	19360 <strspn@plt+0x8470>
   192e8:	bl	10dd0 <__freading@plt>
   192ec:	cmp	r0, #0
   192f0:	bne	1932c <strspn@plt+0x843c>
   192f4:	mov	r0, r4
   192f8:	bl	1936c <strspn@plt+0x847c>
   192fc:	cmp	r0, #0
   19300:	beq	1935c <strspn@plt+0x846c>
   19304:	bl	10e30 <__errno_location@plt>
   19308:	mov	r5, r0
   1930c:	mov	r0, r4
   19310:	ldr	r4, [r5]
   19314:	bl	10e78 <fclose@plt>
   19318:	cmp	r4, #0
   1931c:	mvnne	r0, #0
   19320:	strne	r4, [r5]
   19324:	add	sp, sp, #12
   19328:	pop	{r4, r5, pc}
   1932c:	mov	r0, r4
   19330:	bl	10e60 <fileno@plt>
   19334:	mov	r3, #1
   19338:	str	r3, [sp]
   1933c:	mov	r2, #0
   19340:	mov	r3, #0
   19344:	bl	10d7c <lseek64@plt>
   19348:	mvn	r3, #0
   1934c:	mvn	r2, #0
   19350:	cmp	r1, r3
   19354:	cmpeq	r0, r2
   19358:	bne	192f4 <strspn@plt+0x8404>
   1935c:	mov	r0, r4
   19360:	add	sp, sp, #12
   19364:	pop	{r4, r5, lr}
   19368:	b	10e78 <fclose@plt>
   1936c:	push	{r4, lr}
   19370:	subs	r4, r0, #0
   19374:	sub	sp, sp, #8
   19378:	beq	19394 <strspn@plt+0x84a4>
   1937c:	bl	10dd0 <__freading@plt>
   19380:	cmp	r0, #0
   19384:	beq	19394 <strspn@plt+0x84a4>
   19388:	ldr	r3, [r4]
   1938c:	tst	r3, #256	; 0x100
   19390:	bne	193a4 <strspn@plt+0x84b4>
   19394:	mov	r0, r4
   19398:	add	sp, sp, #8
   1939c:	pop	{r4, lr}
   193a0:	b	10cb0 <fflush@plt>
   193a4:	mov	r3, #1
   193a8:	str	r3, [sp]
   193ac:	mov	r2, #0
   193b0:	mov	r3, #0
   193b4:	mov	r0, r4
   193b8:	bl	193cc <strspn@plt+0x84dc>
   193bc:	mov	r0, r4
   193c0:	add	sp, sp, #8
   193c4:	pop	{r4, lr}
   193c8:	b	10cb0 <fflush@plt>
   193cc:	push	{r4, r5, r6, r7, r8, lr}
   193d0:	sub	sp, sp, #8
   193d4:	ldmib	r0, {ip, lr}
   193d8:	mov	r4, r0
   193dc:	ldr	r5, [sp, #32]
   193e0:	cmp	lr, ip
   193e4:	beq	193fc <strspn@plt+0x850c>
   193e8:	str	r5, [sp, #32]
   193ec:	mov	r0, r4
   193f0:	add	sp, sp, #8
   193f4:	pop	{r4, r5, r6, r7, r8, lr}
   193f8:	b	10e84 <fseeko64@plt>
   193fc:	ldr	lr, [r0, #20]
   19400:	ldr	ip, [r0, #16]
   19404:	cmp	lr, ip
   19408:	bne	193e8 <strspn@plt+0x84f8>
   1940c:	ldr	r8, [r0, #36]	; 0x24
   19410:	cmp	r8, #0
   19414:	bne	193e8 <strspn@plt+0x84f8>
   19418:	mov	r6, r2
   1941c:	mov	r7, r3
   19420:	bl	10e60 <fileno@plt>
   19424:	mov	r2, r6
   19428:	mov	r3, r7
   1942c:	str	r5, [sp]
   19430:	bl	10d7c <lseek64@plt>
   19434:	mvn	r3, #0
   19438:	mvn	r2, #0
   1943c:	cmp	r1, r3
   19440:	cmpeq	r0, r2
   19444:	beq	19464 <strspn@plt+0x8574>
   19448:	ldr	r3, [r4]
   1944c:	strd	r0, [r4, #80]	; 0x50
   19450:	mov	r0, r8
   19454:	bic	r3, r3, #16
   19458:	str	r3, [r4]
   1945c:	add	sp, sp, #8
   19460:	pop	{r4, r5, r6, r7, r8, pc}
   19464:	mvn	r0, #0
   19468:	b	1945c <strspn@plt+0x856c>
   1946c:	ldrb	r3, [r0]
   19470:	cmp	r3, #0
   19474:	beq	194a0 <strspn@plt+0x85b0>
   19478:	mov	r2, r0
   1947c:	mov	r0, #0
   19480:	push	{r4, lr}
   19484:	add	r0, r3, r0, ror #23
   19488:	ldrb	r3, [r2, #1]!
   1948c:	cmp	r3, #0
   19490:	bne	19484 <strspn@plt+0x8594>
   19494:	bl	1985c <strspn@plt+0x896c>
   19498:	mov	r0, r1
   1949c:	pop	{r4, pc}
   194a0:	mov	r0, r3
   194a4:	bx	lr
   194a8:	push	{r4, lr}
   194ac:	mov	r0, #14
   194b0:	bl	10eb4 <nl_langinfo@plt>
   194b4:	cmp	r0, #0
   194b8:	beq	194d0 <strspn@plt+0x85e0>
   194bc:	ldrb	r2, [r0]
   194c0:	ldr	r3, [pc, #16]	; 194d8 <strspn@plt+0x85e8>
   194c4:	cmp	r2, #0
   194c8:	moveq	r0, r3
   194cc:	pop	{r4, pc}
   194d0:	ldr	r0, [pc]	; 194d8 <strspn@plt+0x85e8>
   194d4:	pop	{r4, pc}
   194d8:	muleq	r1, r8, r8
   194dc:	push	{r4, r5, r6, r7, lr}
   194e0:	subs	r6, r0, #0
   194e4:	sub	sp, sp, #12
   194e8:	addeq	r6, sp, #4
   194ec:	mov	r0, r6
   194f0:	mov	r5, r2
   194f4:	mov	r7, r1
   194f8:	bl	10da0 <mbrtowc@plt>
   194fc:	cmp	r5, #0
   19500:	cmnne	r0, #3
   19504:	mov	r4, r0
   19508:	bls	19524 <strspn@plt+0x8634>
   1950c:	mov	r0, #0
   19510:	bl	1957c <strspn@plt+0x868c>
   19514:	cmp	r0, #0
   19518:	moveq	r4, #1
   1951c:	ldrbeq	r3, [r7]
   19520:	streq	r3, [r6]
   19524:	mov	r0, r4
   19528:	add	sp, sp, #12
   1952c:	pop	{r4, r5, r6, r7, pc}
   19530:	push	{r4, r5, r6, lr}
   19534:	subs	r4, r2, #0
   19538:	mov	r6, r0
   1953c:	mov	r5, r1
   19540:	beq	1956c <strspn@plt+0x867c>
   19544:	mov	r1, r4
   19548:	mvn	r0, #0
   1954c:	bl	19670 <strspn@plt+0x8780>
   19550:	cmp	r0, r5
   19554:	bcs	1956c <strspn@plt+0x867c>
   19558:	bl	10e30 <__errno_location@plt>
   1955c:	mov	r3, #12
   19560:	str	r3, [r0]
   19564:	mov	r0, #0
   19568:	pop	{r4, r5, r6, pc}
   1956c:	mul	r1, r5, r4
   19570:	mov	r0, r6
   19574:	pop	{r4, r5, r6, lr}
   19578:	b	191f4 <strspn@plt+0x8304>
   1957c:	push	{lr}		; (str lr, [sp, #-4]!)
   19580:	sub	sp, sp, #268	; 0x10c
   19584:	add	r1, sp, #4
   19588:	ldr	r2, [pc, #60]	; 195cc <strspn@plt+0x86dc>
   1958c:	bl	195d8 <strspn@plt+0x86e8>
   19590:	cmp	r0, #0
   19594:	movne	r0, #0
   19598:	bne	195c4 <strspn@plt+0x86d4>
   1959c:	ldr	r1, [pc, #44]	; 195d0 <strspn@plt+0x86e0>
   195a0:	add	r0, sp, #4
   195a4:	bl	10ca4 <strcmp@plt>
   195a8:	cmp	r0, #0
   195ac:	beq	195c4 <strspn@plt+0x86d4>
   195b0:	add	r0, sp, #4
   195b4:	ldr	r1, [pc, #24]	; 195d4 <strspn@plt+0x86e4>
   195b8:	bl	10ca4 <strcmp@plt>
   195bc:	adds	r0, r0, #0
   195c0:	movne	r0, #1
   195c4:	add	sp, sp, #268	; 0x10c
   195c8:	pop	{pc}		; (ldr pc, [sp], #4)
   195cc:	andeq	r0, r0, r1, lsl #2
   195d0:	andeq	sl, r1, r0, lsr #17
   195d4:	andeq	sl, r1, r4, lsr #17
   195d8:	push	{r4, r5, r6, lr}
   195dc:	mov	r5, r1
   195e0:	mov	r1, #0
   195e4:	mov	r4, r2
   195e8:	bl	10e9c <setlocale@plt>
   195ec:	subs	r6, r0, #0
   195f0:	beq	1964c <strspn@plt+0x875c>
   195f4:	bl	10e24 <strlen@plt>
   195f8:	cmp	r4, r0
   195fc:	bhi	19634 <strspn@plt+0x8744>
   19600:	cmp	r4, #0
   19604:	bne	19610 <strspn@plt+0x8720>
   19608:	mov	r0, #34	; 0x22
   1960c:	pop	{r4, r5, r6, pc}
   19610:	sub	r4, r4, #1
   19614:	mov	r1, r6
   19618:	mov	r2, r4
   1961c:	mov	r0, r5
   19620:	bl	10cec <memcpy@plt>
   19624:	mov	r3, #0
   19628:	strb	r3, [r5, r4]
   1962c:	mov	r0, #34	; 0x22
   19630:	pop	{r4, r5, r6, pc}
   19634:	add	r2, r0, #1
   19638:	mov	r1, r6
   1963c:	mov	r0, r5
   19640:	bl	10cec <memcpy@plt>
   19644:	mov	r0, #0
   19648:	pop	{r4, r5, r6, pc}
   1964c:	cmp	r4, #0
   19650:	beq	19660 <strspn@plt+0x8770>
   19654:	strb	r6, [r5]
   19658:	mov	r0, #22
   1965c:	pop	{r4, r5, r6, pc}
   19660:	mov	r0, #22
   19664:	pop	{r4, r5, r6, pc}
   19668:	mov	r1, #0
   1966c:	b	10e9c <setlocale@plt>
   19670:	subs	r2, r1, #1
   19674:	bxeq	lr
   19678:	bcc	19850 <strspn@plt+0x8960>
   1967c:	cmp	r0, r1
   19680:	bls	19834 <strspn@plt+0x8944>
   19684:	tst	r1, r2
   19688:	beq	19840 <strspn@plt+0x8950>
   1968c:	clz	r3, r0
   19690:	clz	r2, r1
   19694:	sub	r3, r2, r3
   19698:	rsbs	r3, r3, #31
   1969c:	addne	r3, r3, r3, lsl #1
   196a0:	mov	r2, #0
   196a4:	addne	pc, pc, r3, lsl #2
   196a8:	nop			; (mov r0, r0)
   196ac:	cmp	r0, r1, lsl #31
   196b0:	adc	r2, r2, r2
   196b4:	subcs	r0, r0, r1, lsl #31
   196b8:	cmp	r0, r1, lsl #30
   196bc:	adc	r2, r2, r2
   196c0:	subcs	r0, r0, r1, lsl #30
   196c4:	cmp	r0, r1, lsl #29
   196c8:	adc	r2, r2, r2
   196cc:	subcs	r0, r0, r1, lsl #29
   196d0:	cmp	r0, r1, lsl #28
   196d4:	adc	r2, r2, r2
   196d8:	subcs	r0, r0, r1, lsl #28
   196dc:	cmp	r0, r1, lsl #27
   196e0:	adc	r2, r2, r2
   196e4:	subcs	r0, r0, r1, lsl #27
   196e8:	cmp	r0, r1, lsl #26
   196ec:	adc	r2, r2, r2
   196f0:	subcs	r0, r0, r1, lsl #26
   196f4:	cmp	r0, r1, lsl #25
   196f8:	adc	r2, r2, r2
   196fc:	subcs	r0, r0, r1, lsl #25
   19700:	cmp	r0, r1, lsl #24
   19704:	adc	r2, r2, r2
   19708:	subcs	r0, r0, r1, lsl #24
   1970c:	cmp	r0, r1, lsl #23
   19710:	adc	r2, r2, r2
   19714:	subcs	r0, r0, r1, lsl #23
   19718:	cmp	r0, r1, lsl #22
   1971c:	adc	r2, r2, r2
   19720:	subcs	r0, r0, r1, lsl #22
   19724:	cmp	r0, r1, lsl #21
   19728:	adc	r2, r2, r2
   1972c:	subcs	r0, r0, r1, lsl #21
   19730:	cmp	r0, r1, lsl #20
   19734:	adc	r2, r2, r2
   19738:	subcs	r0, r0, r1, lsl #20
   1973c:	cmp	r0, r1, lsl #19
   19740:	adc	r2, r2, r2
   19744:	subcs	r0, r0, r1, lsl #19
   19748:	cmp	r0, r1, lsl #18
   1974c:	adc	r2, r2, r2
   19750:	subcs	r0, r0, r1, lsl #18
   19754:	cmp	r0, r1, lsl #17
   19758:	adc	r2, r2, r2
   1975c:	subcs	r0, r0, r1, lsl #17
   19760:	cmp	r0, r1, lsl #16
   19764:	adc	r2, r2, r2
   19768:	subcs	r0, r0, r1, lsl #16
   1976c:	cmp	r0, r1, lsl #15
   19770:	adc	r2, r2, r2
   19774:	subcs	r0, r0, r1, lsl #15
   19778:	cmp	r0, r1, lsl #14
   1977c:	adc	r2, r2, r2
   19780:	subcs	r0, r0, r1, lsl #14
   19784:	cmp	r0, r1, lsl #13
   19788:	adc	r2, r2, r2
   1978c:	subcs	r0, r0, r1, lsl #13
   19790:	cmp	r0, r1, lsl #12
   19794:	adc	r2, r2, r2
   19798:	subcs	r0, r0, r1, lsl #12
   1979c:	cmp	r0, r1, lsl #11
   197a0:	adc	r2, r2, r2
   197a4:	subcs	r0, r0, r1, lsl #11
   197a8:	cmp	r0, r1, lsl #10
   197ac:	adc	r2, r2, r2
   197b0:	subcs	r0, r0, r1, lsl #10
   197b4:	cmp	r0, r1, lsl #9
   197b8:	adc	r2, r2, r2
   197bc:	subcs	r0, r0, r1, lsl #9
   197c0:	cmp	r0, r1, lsl #8
   197c4:	adc	r2, r2, r2
   197c8:	subcs	r0, r0, r1, lsl #8
   197cc:	cmp	r0, r1, lsl #7
   197d0:	adc	r2, r2, r2
   197d4:	subcs	r0, r0, r1, lsl #7
   197d8:	cmp	r0, r1, lsl #6
   197dc:	adc	r2, r2, r2
   197e0:	subcs	r0, r0, r1, lsl #6
   197e4:	cmp	r0, r1, lsl #5
   197e8:	adc	r2, r2, r2
   197ec:	subcs	r0, r0, r1, lsl #5
   197f0:	cmp	r0, r1, lsl #4
   197f4:	adc	r2, r2, r2
   197f8:	subcs	r0, r0, r1, lsl #4
   197fc:	cmp	r0, r1, lsl #3
   19800:	adc	r2, r2, r2
   19804:	subcs	r0, r0, r1, lsl #3
   19808:	cmp	r0, r1, lsl #2
   1980c:	adc	r2, r2, r2
   19810:	subcs	r0, r0, r1, lsl #2
   19814:	cmp	r0, r1, lsl #1
   19818:	adc	r2, r2, r2
   1981c:	subcs	r0, r0, r1, lsl #1
   19820:	cmp	r0, r1
   19824:	adc	r2, r2, r2
   19828:	subcs	r0, r0, r1
   1982c:	mov	r0, r2
   19830:	bx	lr
   19834:	moveq	r0, #1
   19838:	movne	r0, #0
   1983c:	bx	lr
   19840:	clz	r2, r1
   19844:	rsb	r2, r2, #31
   19848:	lsr	r0, r0, r2
   1984c:	bx	lr
   19850:	cmp	r0, #0
   19854:	mvnne	r0, #0
   19858:	b	19af8 <strspn@plt+0x8c08>
   1985c:	cmp	r1, #0
   19860:	beq	19850 <strspn@plt+0x8960>
   19864:	push	{r0, r1, lr}
   19868:	bl	19670 <strspn@plt+0x8780>
   1986c:	pop	{r1, r2, lr}
   19870:	mul	r3, r2, r0
   19874:	sub	r1, r1, r3
   19878:	bx	lr
   1987c:	cmp	r1, #0
   19880:	beq	19a8c <strspn@plt+0x8b9c>
   19884:	eor	ip, r0, r1
   19888:	rsbmi	r1, r1, #0
   1988c:	subs	r2, r1, #1
   19890:	beq	19a58 <strspn@plt+0x8b68>
   19894:	movs	r3, r0
   19898:	rsbmi	r3, r0, #0
   1989c:	cmp	r3, r1
   198a0:	bls	19a64 <strspn@plt+0x8b74>
   198a4:	tst	r1, r2
   198a8:	beq	19a74 <strspn@plt+0x8b84>
   198ac:	clz	r2, r3
   198b0:	clz	r0, r1
   198b4:	sub	r2, r0, r2
   198b8:	rsbs	r2, r2, #31
   198bc:	addne	r2, r2, r2, lsl #1
   198c0:	mov	r0, #0
   198c4:	addne	pc, pc, r2, lsl #2
   198c8:	nop			; (mov r0, r0)
   198cc:	cmp	r3, r1, lsl #31
   198d0:	adc	r0, r0, r0
   198d4:	subcs	r3, r3, r1, lsl #31
   198d8:	cmp	r3, r1, lsl #30
   198dc:	adc	r0, r0, r0
   198e0:	subcs	r3, r3, r1, lsl #30
   198e4:	cmp	r3, r1, lsl #29
   198e8:	adc	r0, r0, r0
   198ec:	subcs	r3, r3, r1, lsl #29
   198f0:	cmp	r3, r1, lsl #28
   198f4:	adc	r0, r0, r0
   198f8:	subcs	r3, r3, r1, lsl #28
   198fc:	cmp	r3, r1, lsl #27
   19900:	adc	r0, r0, r0
   19904:	subcs	r3, r3, r1, lsl #27
   19908:	cmp	r3, r1, lsl #26
   1990c:	adc	r0, r0, r0
   19910:	subcs	r3, r3, r1, lsl #26
   19914:	cmp	r3, r1, lsl #25
   19918:	adc	r0, r0, r0
   1991c:	subcs	r3, r3, r1, lsl #25
   19920:	cmp	r3, r1, lsl #24
   19924:	adc	r0, r0, r0
   19928:	subcs	r3, r3, r1, lsl #24
   1992c:	cmp	r3, r1, lsl #23
   19930:	adc	r0, r0, r0
   19934:	subcs	r3, r3, r1, lsl #23
   19938:	cmp	r3, r1, lsl #22
   1993c:	adc	r0, r0, r0
   19940:	subcs	r3, r3, r1, lsl #22
   19944:	cmp	r3, r1, lsl #21
   19948:	adc	r0, r0, r0
   1994c:	subcs	r3, r3, r1, lsl #21
   19950:	cmp	r3, r1, lsl #20
   19954:	adc	r0, r0, r0
   19958:	subcs	r3, r3, r1, lsl #20
   1995c:	cmp	r3, r1, lsl #19
   19960:	adc	r0, r0, r0
   19964:	subcs	r3, r3, r1, lsl #19
   19968:	cmp	r3, r1, lsl #18
   1996c:	adc	r0, r0, r0
   19970:	subcs	r3, r3, r1, lsl #18
   19974:	cmp	r3, r1, lsl #17
   19978:	adc	r0, r0, r0
   1997c:	subcs	r3, r3, r1, lsl #17
   19980:	cmp	r3, r1, lsl #16
   19984:	adc	r0, r0, r0
   19988:	subcs	r3, r3, r1, lsl #16
   1998c:	cmp	r3, r1, lsl #15
   19990:	adc	r0, r0, r0
   19994:	subcs	r3, r3, r1, lsl #15
   19998:	cmp	r3, r1, lsl #14
   1999c:	adc	r0, r0, r0
   199a0:	subcs	r3, r3, r1, lsl #14
   199a4:	cmp	r3, r1, lsl #13
   199a8:	adc	r0, r0, r0
   199ac:	subcs	r3, r3, r1, lsl #13
   199b0:	cmp	r3, r1, lsl #12
   199b4:	adc	r0, r0, r0
   199b8:	subcs	r3, r3, r1, lsl #12
   199bc:	cmp	r3, r1, lsl #11
   199c0:	adc	r0, r0, r0
   199c4:	subcs	r3, r3, r1, lsl #11
   199c8:	cmp	r3, r1, lsl #10
   199cc:	adc	r0, r0, r0
   199d0:	subcs	r3, r3, r1, lsl #10
   199d4:	cmp	r3, r1, lsl #9
   199d8:	adc	r0, r0, r0
   199dc:	subcs	r3, r3, r1, lsl #9
   199e0:	cmp	r3, r1, lsl #8
   199e4:	adc	r0, r0, r0
   199e8:	subcs	r3, r3, r1, lsl #8
   199ec:	cmp	r3, r1, lsl #7
   199f0:	adc	r0, r0, r0
   199f4:	subcs	r3, r3, r1, lsl #7
   199f8:	cmp	r3, r1, lsl #6
   199fc:	adc	r0, r0, r0
   19a00:	subcs	r3, r3, r1, lsl #6
   19a04:	cmp	r3, r1, lsl #5
   19a08:	adc	r0, r0, r0
   19a0c:	subcs	r3, r3, r1, lsl #5
   19a10:	cmp	r3, r1, lsl #4
   19a14:	adc	r0, r0, r0
   19a18:	subcs	r3, r3, r1, lsl #4
   19a1c:	cmp	r3, r1, lsl #3
   19a20:	adc	r0, r0, r0
   19a24:	subcs	r3, r3, r1, lsl #3
   19a28:	cmp	r3, r1, lsl #2
   19a2c:	adc	r0, r0, r0
   19a30:	subcs	r3, r3, r1, lsl #2
   19a34:	cmp	r3, r1, lsl #1
   19a38:	adc	r0, r0, r0
   19a3c:	subcs	r3, r3, r1, lsl #1
   19a40:	cmp	r3, r1
   19a44:	adc	r0, r0, r0
   19a48:	subcs	r3, r3, r1
   19a4c:	cmp	ip, #0
   19a50:	rsbmi	r0, r0, #0
   19a54:	bx	lr
   19a58:	teq	ip, r0
   19a5c:	rsbmi	r0, r0, #0
   19a60:	bx	lr
   19a64:	movcc	r0, #0
   19a68:	asreq	r0, ip, #31
   19a6c:	orreq	r0, r0, #1
   19a70:	bx	lr
   19a74:	clz	r2, r1
   19a78:	rsb	r2, r2, #31
   19a7c:	cmp	ip, #0
   19a80:	lsr	r0, r3, r2
   19a84:	rsbmi	r0, r0, #0
   19a88:	bx	lr
   19a8c:	cmp	r0, #0
   19a90:	mvngt	r0, #-2147483648	; 0x80000000
   19a94:	movlt	r0, #-2147483648	; 0x80000000
   19a98:	b	19af8 <strspn@plt+0x8c08>
   19a9c:	cmp	r1, #0
   19aa0:	beq	19a8c <strspn@plt+0x8b9c>
   19aa4:	push	{r0, r1, lr}
   19aa8:	bl	19884 <strspn@plt+0x8994>
   19aac:	pop	{r1, r2, lr}
   19ab0:	mul	r3, r2, r0
   19ab4:	sub	r1, r1, r3
   19ab8:	bx	lr
   19abc:	cmp	r3, #0
   19ac0:	cmpeq	r2, #0
   19ac4:	bne	19adc <strspn@plt+0x8bec>
   19ac8:	cmp	r1, #0
   19acc:	cmpeq	r0, #0
   19ad0:	mvnne	r1, #0
   19ad4:	mvnne	r0, #0
   19ad8:	b	19af8 <strspn@plt+0x8c08>
   19adc:	sub	sp, sp, #8
   19ae0:	push	{sp, lr}
   19ae4:	bl	19b08 <strspn@plt+0x8c18>
   19ae8:	ldr	lr, [sp, #4]
   19aec:	add	sp, sp, #8
   19af0:	pop	{r2, r3}
   19af4:	bx	lr
   19af8:	push	{r1, lr}
   19afc:	mov	r0, #8
   19b00:	bl	10c98 <raise@plt>
   19b04:	pop	{r1, pc}
   19b08:	cmp	r1, r3
   19b0c:	push	{r4, r5, r6, r7, r8, r9, lr}
   19b10:	cmpeq	r0, r2
   19b14:	mov	r4, r0
   19b18:	mov	r5, r1
   19b1c:	ldr	r9, [sp, #28]
   19b20:	movcc	r0, #0
   19b24:	movcc	r1, #0
   19b28:	bcc	19c20 <strspn@plt+0x8d30>
   19b2c:	cmp	r3, #0
   19b30:	clzeq	ip, r2
   19b34:	clzne	ip, r3
   19b38:	addeq	ip, ip, #32
   19b3c:	cmp	r5, #0
   19b40:	clzeq	r1, r4
   19b44:	addeq	r1, r1, #32
   19b48:	clzne	r1, r5
   19b4c:	sub	ip, ip, r1
   19b50:	sub	lr, ip, #32
   19b54:	lsl	r7, r3, ip
   19b58:	rsb	r8, ip, #32
   19b5c:	orr	r7, r7, r2, lsl lr
   19b60:	orr	r7, r7, r2, lsr r8
   19b64:	lsl	r6, r2, ip
   19b68:	cmp	r5, r7
   19b6c:	cmpeq	r4, r6
   19b70:	movcc	r0, #0
   19b74:	movcc	r1, #0
   19b78:	bcc	19b94 <strspn@plt+0x8ca4>
   19b7c:	mov	r3, #1
   19b80:	subs	r4, r4, r6
   19b84:	lsl	r1, r3, lr
   19b88:	lsl	r0, r3, ip
   19b8c:	orr	r1, r1, r3, lsr r8
   19b90:	sbc	r5, r5, r7
   19b94:	cmp	ip, #0
   19b98:	beq	19c20 <strspn@plt+0x8d30>
   19b9c:	lsrs	r3, r7, #1
   19ba0:	rrx	r2, r6
   19ba4:	mov	r6, ip
   19ba8:	b	19bcc <strspn@plt+0x8cdc>
   19bac:	subs	r4, r4, r2
   19bb0:	sbc	r5, r5, r3
   19bb4:	adds	r4, r4, r4
   19bb8:	adc	r5, r5, r5
   19bbc:	adds	r4, r4, #1
   19bc0:	adc	r5, r5, #0
   19bc4:	subs	r6, r6, #1
   19bc8:	beq	19be8 <strspn@plt+0x8cf8>
   19bcc:	cmp	r5, r3
   19bd0:	cmpeq	r4, r2
   19bd4:	bcs	19bac <strspn@plt+0x8cbc>
   19bd8:	adds	r4, r4, r4
   19bdc:	adc	r5, r5, r5
   19be0:	subs	r6, r6, #1
   19be4:	bne	19bcc <strspn@plt+0x8cdc>
   19be8:	lsr	r6, r4, ip
   19bec:	lsr	r7, r5, ip
   19bf0:	orr	r6, r6, r5, lsl r8
   19bf4:	adds	r2, r0, r4
   19bf8:	orr	r6, r6, r5, lsr lr
   19bfc:	adc	r3, r1, r5
   19c00:	lsl	r1, r7, ip
   19c04:	orr	r1, r1, r6, lsl lr
   19c08:	lsl	r0, r6, ip
   19c0c:	orr	r1, r1, r6, lsr r8
   19c10:	subs	r0, r2, r0
   19c14:	mov	r4, r6
   19c18:	mov	r5, r7
   19c1c:	sbc	r1, r3, r1
   19c20:	cmp	r9, #0
   19c24:	popeq	{r4, r5, r6, r7, r8, r9, pc}
   19c28:	strd	r4, [r9]
   19c2c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   19c30:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   19c34:	mov	r7, r0
   19c38:	ldr	r6, [pc, #72]	; 19c88 <strspn@plt+0x8d98>
   19c3c:	ldr	r5, [pc, #72]	; 19c8c <strspn@plt+0x8d9c>
   19c40:	add	r6, pc, r6
   19c44:	add	r5, pc, r5
   19c48:	sub	r6, r6, r5
   19c4c:	mov	r8, r1
   19c50:	mov	r9, r2
   19c54:	bl	10c60 <calloc@plt-0x20>
   19c58:	asrs	r6, r6, #2
   19c5c:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   19c60:	mov	r4, #0
   19c64:	add	r4, r4, #1
   19c68:	ldr	r3, [r5], #4
   19c6c:	mov	r2, r9
   19c70:	mov	r1, r8
   19c74:	mov	r0, r7
   19c78:	blx	r3
   19c7c:	cmp	r6, r4
   19c80:	bne	19c64 <strspn@plt+0x8d74>
   19c84:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   19c88:	andeq	r1, r1, r8, asr #5
   19c8c:	andeq	r1, r1, r0, asr #5
   19c90:	bx	lr
   19c94:	ldr	r3, [pc, #12]	; 19ca8 <strspn@plt+0x8db8>
   19c98:	mov	r1, #0
   19c9c:	add	r3, pc, r3
   19ca0:	ldr	r2, [r3]
   19ca4:	b	10e3c <__cxa_atexit@plt>
   19ca8:	andeq	r1, r1, r4, asr #8

Disassembly of section .fini:

00019cac <.fini>:
   19cac:	push	{r3, lr}
   19cb0:	pop	{r3, pc}
