// Generated by CIRCT firtool-1.61.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module NBDTLB(
  input         clock,
                reset,
                io_req_0_valid,	// @[generators/boom/src/main/scala/lsu/tlb.scala:19:14]
  input  [39:0] io_req_0_bits_vaddr,	// @[generators/boom/src/main/scala/lsu/tlb.scala:19:14]
  input         io_req_0_bits_passthrough,	// @[generators/boom/src/main/scala/lsu/tlb.scala:19:14]
  input  [1:0]  io_req_0_bits_size,	// @[generators/boom/src/main/scala/lsu/tlb.scala:19:14]
  input  [4:0]  io_req_0_bits_cmd,	// @[generators/boom/src/main/scala/lsu/tlb.scala:19:14]
  output        io_miss_rdy,	// @[generators/boom/src/main/scala/lsu/tlb.scala:19:14]
                io_resp_0_miss,	// @[generators/boom/src/main/scala/lsu/tlb.scala:19:14]
  output [31:0] io_resp_0_paddr,	// @[generators/boom/src/main/scala/lsu/tlb.scala:19:14]
  output        io_resp_0_pf_ld,	// @[generators/boom/src/main/scala/lsu/tlb.scala:19:14]
                io_resp_0_pf_st,	// @[generators/boom/src/main/scala/lsu/tlb.scala:19:14]
                io_resp_0_ae_ld,	// @[generators/boom/src/main/scala/lsu/tlb.scala:19:14]
                io_resp_0_ae_st,	// @[generators/boom/src/main/scala/lsu/tlb.scala:19:14]
                io_resp_0_ma_ld,	// @[generators/boom/src/main/scala/lsu/tlb.scala:19:14]
                io_resp_0_ma_st,	// @[generators/boom/src/main/scala/lsu/tlb.scala:19:14]
                io_resp_0_cacheable,	// @[generators/boom/src/main/scala/lsu/tlb.scala:19:14]
  input         io_sfence_valid,	// @[generators/boom/src/main/scala/lsu/tlb.scala:19:14]
                io_sfence_bits_rs1,	// @[generators/boom/src/main/scala/lsu/tlb.scala:19:14]
                io_sfence_bits_rs2,	// @[generators/boom/src/main/scala/lsu/tlb.scala:19:14]
  input  [38:0] io_sfence_bits_addr,	// @[generators/boom/src/main/scala/lsu/tlb.scala:19:14]
  input         io_ptw_req_ready,	// @[generators/boom/src/main/scala/lsu/tlb.scala:19:14]
  output        io_ptw_req_valid,	// @[generators/boom/src/main/scala/lsu/tlb.scala:19:14]
                io_ptw_req_bits_valid,	// @[generators/boom/src/main/scala/lsu/tlb.scala:19:14]
  output [26:0] io_ptw_req_bits_bits_addr,	// @[generators/boom/src/main/scala/lsu/tlb.scala:19:14]
  input         io_ptw_resp_valid,	// @[generators/boom/src/main/scala/lsu/tlb.scala:19:14]
                io_ptw_resp_bits_ae_final,	// @[generators/boom/src/main/scala/lsu/tlb.scala:19:14]
  input  [43:0] io_ptw_resp_bits_pte_ppn,	// @[generators/boom/src/main/scala/lsu/tlb.scala:19:14]
  input         io_ptw_resp_bits_pte_d,	// @[generators/boom/src/main/scala/lsu/tlb.scala:19:14]
                io_ptw_resp_bits_pte_a,	// @[generators/boom/src/main/scala/lsu/tlb.scala:19:14]
                io_ptw_resp_bits_pte_g,	// @[generators/boom/src/main/scala/lsu/tlb.scala:19:14]
                io_ptw_resp_bits_pte_u,	// @[generators/boom/src/main/scala/lsu/tlb.scala:19:14]
                io_ptw_resp_bits_pte_x,	// @[generators/boom/src/main/scala/lsu/tlb.scala:19:14]
                io_ptw_resp_bits_pte_w,	// @[generators/boom/src/main/scala/lsu/tlb.scala:19:14]
                io_ptw_resp_bits_pte_r,	// @[generators/boom/src/main/scala/lsu/tlb.scala:19:14]
                io_ptw_resp_bits_pte_v,	// @[generators/boom/src/main/scala/lsu/tlb.scala:19:14]
  input  [1:0]  io_ptw_resp_bits_level,	// @[generators/boom/src/main/scala/lsu/tlb.scala:19:14]
  input         io_ptw_resp_bits_homogeneous,	// @[generators/boom/src/main/scala/lsu/tlb.scala:19:14]
  input  [3:0]  io_ptw_ptbr_mode,	// @[generators/boom/src/main/scala/lsu/tlb.scala:19:14]
  input  [1:0]  io_ptw_status_dprv,	// @[generators/boom/src/main/scala/lsu/tlb.scala:19:14]
  input         io_ptw_status_mxr,	// @[generators/boom/src/main/scala/lsu/tlb.scala:19:14]
                io_ptw_status_sum,	// @[generators/boom/src/main/scala/lsu/tlb.scala:19:14]
                io_ptw_pmp_0_cfg_l,	// @[generators/boom/src/main/scala/lsu/tlb.scala:19:14]
  input  [1:0]  io_ptw_pmp_0_cfg_a,	// @[generators/boom/src/main/scala/lsu/tlb.scala:19:14]
  input         io_ptw_pmp_0_cfg_x,	// @[generators/boom/src/main/scala/lsu/tlb.scala:19:14]
                io_ptw_pmp_0_cfg_w,	// @[generators/boom/src/main/scala/lsu/tlb.scala:19:14]
                io_ptw_pmp_0_cfg_r,	// @[generators/boom/src/main/scala/lsu/tlb.scala:19:14]
  input  [29:0] io_ptw_pmp_0_addr,	// @[generators/boom/src/main/scala/lsu/tlb.scala:19:14]
  input  [31:0] io_ptw_pmp_0_mask,	// @[generators/boom/src/main/scala/lsu/tlb.scala:19:14]
  input         io_ptw_pmp_1_cfg_l,	// @[generators/boom/src/main/scala/lsu/tlb.scala:19:14]
  input  [1:0]  io_ptw_pmp_1_cfg_a,	// @[generators/boom/src/main/scala/lsu/tlb.scala:19:14]
  input         io_ptw_pmp_1_cfg_x,	// @[generators/boom/src/main/scala/lsu/tlb.scala:19:14]
                io_ptw_pmp_1_cfg_w,	// @[generators/boom/src/main/scala/lsu/tlb.scala:19:14]
                io_ptw_pmp_1_cfg_r,	// @[generators/boom/src/main/scala/lsu/tlb.scala:19:14]
  input  [29:0] io_ptw_pmp_1_addr,	// @[generators/boom/src/main/scala/lsu/tlb.scala:19:14]
  input  [31:0] io_ptw_pmp_1_mask,	// @[generators/boom/src/main/scala/lsu/tlb.scala:19:14]
  input         io_ptw_pmp_2_cfg_l,	// @[generators/boom/src/main/scala/lsu/tlb.scala:19:14]
  input  [1:0]  io_ptw_pmp_2_cfg_a,	// @[generators/boom/src/main/scala/lsu/tlb.scala:19:14]
  input         io_ptw_pmp_2_cfg_x,	// @[generators/boom/src/main/scala/lsu/tlb.scala:19:14]
                io_ptw_pmp_2_cfg_w,	// @[generators/boom/src/main/scala/lsu/tlb.scala:19:14]
                io_ptw_pmp_2_cfg_r,	// @[generators/boom/src/main/scala/lsu/tlb.scala:19:14]
  input  [29:0] io_ptw_pmp_2_addr,	// @[generators/boom/src/main/scala/lsu/tlb.scala:19:14]
  input  [31:0] io_ptw_pmp_2_mask,	// @[generators/boom/src/main/scala/lsu/tlb.scala:19:14]
  input         io_ptw_pmp_3_cfg_l,	// @[generators/boom/src/main/scala/lsu/tlb.scala:19:14]
  input  [1:0]  io_ptw_pmp_3_cfg_a,	// @[generators/boom/src/main/scala/lsu/tlb.scala:19:14]
  input         io_ptw_pmp_3_cfg_x,	// @[generators/boom/src/main/scala/lsu/tlb.scala:19:14]
                io_ptw_pmp_3_cfg_w,	// @[generators/boom/src/main/scala/lsu/tlb.scala:19:14]
                io_ptw_pmp_3_cfg_r,	// @[generators/boom/src/main/scala/lsu/tlb.scala:19:14]
  input  [29:0] io_ptw_pmp_3_addr,	// @[generators/boom/src/main/scala/lsu/tlb.scala:19:14]
  input  [31:0] io_ptw_pmp_3_mask,	// @[generators/boom/src/main/scala/lsu/tlb.scala:19:14]
  input         io_ptw_pmp_4_cfg_l,	// @[generators/boom/src/main/scala/lsu/tlb.scala:19:14]
  input  [1:0]  io_ptw_pmp_4_cfg_a,	// @[generators/boom/src/main/scala/lsu/tlb.scala:19:14]
  input         io_ptw_pmp_4_cfg_x,	// @[generators/boom/src/main/scala/lsu/tlb.scala:19:14]
                io_ptw_pmp_4_cfg_w,	// @[generators/boom/src/main/scala/lsu/tlb.scala:19:14]
                io_ptw_pmp_4_cfg_r,	// @[generators/boom/src/main/scala/lsu/tlb.scala:19:14]
  input  [29:0] io_ptw_pmp_4_addr,	// @[generators/boom/src/main/scala/lsu/tlb.scala:19:14]
  input  [31:0] io_ptw_pmp_4_mask,	// @[generators/boom/src/main/scala/lsu/tlb.scala:19:14]
  input         io_ptw_pmp_5_cfg_l,	// @[generators/boom/src/main/scala/lsu/tlb.scala:19:14]
  input  [1:0]  io_ptw_pmp_5_cfg_a,	// @[generators/boom/src/main/scala/lsu/tlb.scala:19:14]
  input         io_ptw_pmp_5_cfg_x,	// @[generators/boom/src/main/scala/lsu/tlb.scala:19:14]
                io_ptw_pmp_5_cfg_w,	// @[generators/boom/src/main/scala/lsu/tlb.scala:19:14]
                io_ptw_pmp_5_cfg_r,	// @[generators/boom/src/main/scala/lsu/tlb.scala:19:14]
  input  [29:0] io_ptw_pmp_5_addr,	// @[generators/boom/src/main/scala/lsu/tlb.scala:19:14]
  input  [31:0] io_ptw_pmp_5_mask,	// @[generators/boom/src/main/scala/lsu/tlb.scala:19:14]
  input         io_ptw_pmp_6_cfg_l,	// @[generators/boom/src/main/scala/lsu/tlb.scala:19:14]
  input  [1:0]  io_ptw_pmp_6_cfg_a,	// @[generators/boom/src/main/scala/lsu/tlb.scala:19:14]
  input         io_ptw_pmp_6_cfg_x,	// @[generators/boom/src/main/scala/lsu/tlb.scala:19:14]
                io_ptw_pmp_6_cfg_w,	// @[generators/boom/src/main/scala/lsu/tlb.scala:19:14]
                io_ptw_pmp_6_cfg_r,	// @[generators/boom/src/main/scala/lsu/tlb.scala:19:14]
  input  [29:0] io_ptw_pmp_6_addr,	// @[generators/boom/src/main/scala/lsu/tlb.scala:19:14]
  input  [31:0] io_ptw_pmp_6_mask,	// @[generators/boom/src/main/scala/lsu/tlb.scala:19:14]
  input         io_ptw_pmp_7_cfg_l,	// @[generators/boom/src/main/scala/lsu/tlb.scala:19:14]
  input  [1:0]  io_ptw_pmp_7_cfg_a,	// @[generators/boom/src/main/scala/lsu/tlb.scala:19:14]
  input         io_ptw_pmp_7_cfg_x,	// @[generators/boom/src/main/scala/lsu/tlb.scala:19:14]
                io_ptw_pmp_7_cfg_w,	// @[generators/boom/src/main/scala/lsu/tlb.scala:19:14]
                io_ptw_pmp_7_cfg_r,	// @[generators/boom/src/main/scala/lsu/tlb.scala:19:14]
  input  [29:0] io_ptw_pmp_7_addr,	// @[generators/boom/src/main/scala/lsu/tlb.scala:19:14]
  input  [31:0] io_ptw_pmp_7_mask,	// @[generators/boom/src/main/scala/lsu/tlb.scala:19:14]
  input         io_kill	// @[generators/boom/src/main/scala/lsu/tlb.scala:19:14]
);

  wire             _normal_entries_barrier_7_io_y_pw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire             _normal_entries_barrier_7_io_y_pr;	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire             _normal_entries_barrier_7_io_y_pal;	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire             _normal_entries_barrier_7_io_y_paa;	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire             _normal_entries_barrier_7_io_y_eff;	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire             _normal_entries_barrier_7_io_y_c;	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire             _normal_entries_barrier_6_io_y_pw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire             _normal_entries_barrier_6_io_y_pr;	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire             _normal_entries_barrier_6_io_y_pal;	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire             _normal_entries_barrier_6_io_y_paa;	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire             _normal_entries_barrier_6_io_y_eff;	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire             _normal_entries_barrier_6_io_y_c;	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire             _normal_entries_barrier_5_io_y_pw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire             _normal_entries_barrier_5_io_y_pr;	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire             _normal_entries_barrier_5_io_y_pal;	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire             _normal_entries_barrier_5_io_y_paa;	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire             _normal_entries_barrier_5_io_y_eff;	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire             _normal_entries_barrier_5_io_y_c;	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire             _normal_entries_barrier_4_io_y_pw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire             _normal_entries_barrier_4_io_y_pr;	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire             _normal_entries_barrier_4_io_y_pal;	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire             _normal_entries_barrier_4_io_y_paa;	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire             _normal_entries_barrier_4_io_y_eff;	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire             _normal_entries_barrier_4_io_y_c;	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire             _normal_entries_barrier_3_io_y_pw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire             _normal_entries_barrier_3_io_y_pr;	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire             _normal_entries_barrier_3_io_y_pal;	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire             _normal_entries_barrier_3_io_y_paa;	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire             _normal_entries_barrier_3_io_y_eff;	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire             _normal_entries_barrier_3_io_y_c;	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire             _normal_entries_barrier_2_io_y_pw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire             _normal_entries_barrier_2_io_y_pr;	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire             _normal_entries_barrier_2_io_y_pal;	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire             _normal_entries_barrier_2_io_y_paa;	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire             _normal_entries_barrier_2_io_y_eff;	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire             _normal_entries_barrier_2_io_y_c;	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire             _normal_entries_barrier_1_io_y_pw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire             _normal_entries_barrier_1_io_y_pr;	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire             _normal_entries_barrier_1_io_y_pal;	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire             _normal_entries_barrier_1_io_y_paa;	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire             _normal_entries_barrier_1_io_y_eff;	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire             _normal_entries_barrier_1_io_y_c;	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire             _normal_entries_barrier_io_y_pw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire             _normal_entries_barrier_io_y_pr;	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire             _normal_entries_barrier_io_y_pal;	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire             _normal_entries_barrier_io_y_paa;	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire             _normal_entries_barrier_io_y_eff;	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire             _normal_entries_barrier_io_y_c;	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire             _entries_barrier_8_io_y_u;	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire             _entries_barrier_8_io_y_ae;	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire             _entries_barrier_8_io_y_sw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire             _entries_barrier_8_io_y_sx;	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire             _entries_barrier_8_io_y_sr;	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire             _entries_barrier_7_io_y_u;	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire             _entries_barrier_7_io_y_ae;	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire             _entries_barrier_7_io_y_sw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire             _entries_barrier_7_io_y_sx;	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire             _entries_barrier_7_io_y_sr;	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire             _entries_barrier_6_io_y_u;	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire             _entries_barrier_6_io_y_ae;	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire             _entries_barrier_6_io_y_sw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire             _entries_barrier_6_io_y_sx;	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire             _entries_barrier_6_io_y_sr;	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire             _entries_barrier_5_io_y_u;	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire             _entries_barrier_5_io_y_ae;	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire             _entries_barrier_5_io_y_sw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire             _entries_barrier_5_io_y_sx;	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire             _entries_barrier_5_io_y_sr;	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire             _entries_barrier_4_io_y_u;	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire             _entries_barrier_4_io_y_ae;	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire             _entries_barrier_4_io_y_sw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire             _entries_barrier_4_io_y_sx;	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire             _entries_barrier_4_io_y_sr;	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire             _entries_barrier_3_io_y_u;	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire             _entries_barrier_3_io_y_ae;	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire             _entries_barrier_3_io_y_sw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire             _entries_barrier_3_io_y_sx;	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire             _entries_barrier_3_io_y_sr;	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire             _entries_barrier_2_io_y_u;	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire             _entries_barrier_2_io_y_ae;	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire             _entries_barrier_2_io_y_sw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire             _entries_barrier_2_io_y_sx;	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire             _entries_barrier_2_io_y_sr;	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire             _entries_barrier_1_io_y_u;	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire             _entries_barrier_1_io_y_ae;	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire             _entries_barrier_1_io_y_sw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire             _entries_barrier_1_io_y_sx;	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire             _entries_barrier_1_io_y_sr;	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire             _entries_barrier_io_y_u;	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire             _entries_barrier_io_y_ae;	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire             _entries_barrier_io_y_sw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire             _entries_barrier_io_y_sx;	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire             _entries_barrier_io_y_sr;	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire [19:0]      _ppn_data_barrier_8_io_y_ppn;	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire [19:0]      _ppn_data_barrier_7_io_y_ppn;	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire [19:0]      _ppn_data_barrier_6_io_y_ppn;	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire [19:0]      _ppn_data_barrier_5_io_y_ppn;	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire [19:0]      _ppn_data_barrier_4_io_y_ppn;	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire [19:0]      _ppn_data_barrier_3_io_y_ppn;	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire [19:0]      _ppn_data_barrier_2_io_y_ppn;	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire [19:0]      _ppn_data_barrier_1_io_y_ppn;	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire [19:0]      _ppn_data_barrier_io_y_ppn;	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire             _pmp_0_io_r;	// @[generators/boom/src/main/scala/lsu/tlb.scala:152:40]
  wire             _pmp_0_io_w;	// @[generators/boom/src/main/scala/lsu/tlb.scala:152:40]
  wire             _pmp_0_io_x;	// @[generators/boom/src/main/scala/lsu/tlb.scala:152:40]
  wire [19:0]      _mpu_ppn_data_barrier_io_y_ppn;	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  reg  [26:0]      sectored_entries_0_tag;	// @[generators/boom/src/main/scala/lsu/tlb.scala:124:29]
  reg  [33:0]      sectored_entries_0_data_0;	// @[generators/boom/src/main/scala/lsu/tlb.scala:124:29]
  reg  [33:0]      sectored_entries_0_data_1;	// @[generators/boom/src/main/scala/lsu/tlb.scala:124:29]
  reg  [33:0]      sectored_entries_0_data_2;	// @[generators/boom/src/main/scala/lsu/tlb.scala:124:29]
  reg  [33:0]      sectored_entries_0_data_3;	// @[generators/boom/src/main/scala/lsu/tlb.scala:124:29]
  reg              sectored_entries_0_valid_0;	// @[generators/boom/src/main/scala/lsu/tlb.scala:124:29]
  reg              sectored_entries_0_valid_1;	// @[generators/boom/src/main/scala/lsu/tlb.scala:124:29]
  reg              sectored_entries_0_valid_2;	// @[generators/boom/src/main/scala/lsu/tlb.scala:124:29]
  reg              sectored_entries_0_valid_3;	// @[generators/boom/src/main/scala/lsu/tlb.scala:124:29]
  reg  [26:0]      sectored_entries_1_tag;	// @[generators/boom/src/main/scala/lsu/tlb.scala:124:29]
  reg  [33:0]      sectored_entries_1_data_0;	// @[generators/boom/src/main/scala/lsu/tlb.scala:124:29]
  reg  [33:0]      sectored_entries_1_data_1;	// @[generators/boom/src/main/scala/lsu/tlb.scala:124:29]
  reg  [33:0]      sectored_entries_1_data_2;	// @[generators/boom/src/main/scala/lsu/tlb.scala:124:29]
  reg  [33:0]      sectored_entries_1_data_3;	// @[generators/boom/src/main/scala/lsu/tlb.scala:124:29]
  reg              sectored_entries_1_valid_0;	// @[generators/boom/src/main/scala/lsu/tlb.scala:124:29]
  reg              sectored_entries_1_valid_1;	// @[generators/boom/src/main/scala/lsu/tlb.scala:124:29]
  reg              sectored_entries_1_valid_2;	// @[generators/boom/src/main/scala/lsu/tlb.scala:124:29]
  reg              sectored_entries_1_valid_3;	// @[generators/boom/src/main/scala/lsu/tlb.scala:124:29]
  reg  [26:0]      sectored_entries_2_tag;	// @[generators/boom/src/main/scala/lsu/tlb.scala:124:29]
  reg  [33:0]      sectored_entries_2_data_0;	// @[generators/boom/src/main/scala/lsu/tlb.scala:124:29]
  reg  [33:0]      sectored_entries_2_data_1;	// @[generators/boom/src/main/scala/lsu/tlb.scala:124:29]
  reg  [33:0]      sectored_entries_2_data_2;	// @[generators/boom/src/main/scala/lsu/tlb.scala:124:29]
  reg  [33:0]      sectored_entries_2_data_3;	// @[generators/boom/src/main/scala/lsu/tlb.scala:124:29]
  reg              sectored_entries_2_valid_0;	// @[generators/boom/src/main/scala/lsu/tlb.scala:124:29]
  reg              sectored_entries_2_valid_1;	// @[generators/boom/src/main/scala/lsu/tlb.scala:124:29]
  reg              sectored_entries_2_valid_2;	// @[generators/boom/src/main/scala/lsu/tlb.scala:124:29]
  reg              sectored_entries_2_valid_3;	// @[generators/boom/src/main/scala/lsu/tlb.scala:124:29]
  reg  [26:0]      sectored_entries_3_tag;	// @[generators/boom/src/main/scala/lsu/tlb.scala:124:29]
  reg  [33:0]      sectored_entries_3_data_0;	// @[generators/boom/src/main/scala/lsu/tlb.scala:124:29]
  reg  [33:0]      sectored_entries_3_data_1;	// @[generators/boom/src/main/scala/lsu/tlb.scala:124:29]
  reg  [33:0]      sectored_entries_3_data_2;	// @[generators/boom/src/main/scala/lsu/tlb.scala:124:29]
  reg  [33:0]      sectored_entries_3_data_3;	// @[generators/boom/src/main/scala/lsu/tlb.scala:124:29]
  reg              sectored_entries_3_valid_0;	// @[generators/boom/src/main/scala/lsu/tlb.scala:124:29]
  reg              sectored_entries_3_valid_1;	// @[generators/boom/src/main/scala/lsu/tlb.scala:124:29]
  reg              sectored_entries_3_valid_2;	// @[generators/boom/src/main/scala/lsu/tlb.scala:124:29]
  reg              sectored_entries_3_valid_3;	// @[generators/boom/src/main/scala/lsu/tlb.scala:124:29]
  reg  [1:0]       superpage_entries_0_level;	// @[generators/boom/src/main/scala/lsu/tlb.scala:125:30]
  reg  [26:0]      superpage_entries_0_tag;	// @[generators/boom/src/main/scala/lsu/tlb.scala:125:30]
  reg  [33:0]      superpage_entries_0_data_0;	// @[generators/boom/src/main/scala/lsu/tlb.scala:125:30]
  reg              superpage_entries_0_valid_0;	// @[generators/boom/src/main/scala/lsu/tlb.scala:125:30]
  reg  [1:0]       superpage_entries_1_level;	// @[generators/boom/src/main/scala/lsu/tlb.scala:125:30]
  reg  [26:0]      superpage_entries_1_tag;	// @[generators/boom/src/main/scala/lsu/tlb.scala:125:30]
  reg  [33:0]      superpage_entries_1_data_0;	// @[generators/boom/src/main/scala/lsu/tlb.scala:125:30]
  reg              superpage_entries_1_valid_0;	// @[generators/boom/src/main/scala/lsu/tlb.scala:125:30]
  reg  [1:0]       superpage_entries_2_level;	// @[generators/boom/src/main/scala/lsu/tlb.scala:125:30]
  reg  [26:0]      superpage_entries_2_tag;	// @[generators/boom/src/main/scala/lsu/tlb.scala:125:30]
  reg  [33:0]      superpage_entries_2_data_0;	// @[generators/boom/src/main/scala/lsu/tlb.scala:125:30]
  reg              superpage_entries_2_valid_0;	// @[generators/boom/src/main/scala/lsu/tlb.scala:125:30]
  reg  [1:0]       superpage_entries_3_level;	// @[generators/boom/src/main/scala/lsu/tlb.scala:125:30]
  reg  [26:0]      superpage_entries_3_tag;	// @[generators/boom/src/main/scala/lsu/tlb.scala:125:30]
  reg  [33:0]      superpage_entries_3_data_0;	// @[generators/boom/src/main/scala/lsu/tlb.scala:125:30]
  reg              superpage_entries_3_valid_0;	// @[generators/boom/src/main/scala/lsu/tlb.scala:125:30]
  reg  [1:0]       special_entry_level;	// @[generators/boom/src/main/scala/lsu/tlb.scala:126:56]
  reg  [26:0]      special_entry_tag;	// @[generators/boom/src/main/scala/lsu/tlb.scala:126:56]
  reg  [33:0]      special_entry_data_0;	// @[generators/boom/src/main/scala/lsu/tlb.scala:126:56]
  reg              special_entry_valid_0;	// @[generators/boom/src/main/scala/lsu/tlb.scala:126:56]
  reg  [1:0]       state;	// @[generators/boom/src/main/scala/lsu/tlb.scala:131:22]
  reg  [26:0]      r_refill_tag;	// @[generators/boom/src/main/scala/lsu/tlb.scala:132:25]
  reg  [1:0]       r_superpage_repl_addr;	// @[generators/boom/src/main/scala/lsu/tlb.scala:133:34]
  reg  [1:0]       r_sectored_repl_addr;	// @[generators/boom/src/main/scala/lsu/tlb.scala:134:33]
  reg  [1:0]       r_sectored_hit_addr;	// @[generators/boom/src/main/scala/lsu/tlb.scala:135:32]
  reg              r_sectored_hit;	// @[generators/boom/src/main/scala/lsu/tlb.scala:136:27]
  wire             vm_enabled_0 = io_ptw_ptbr_mode[3] & ~(io_ptw_status_dprv[1]) & ~io_req_0_bits_passthrough;	// @[generators/boom/src/main/scala/lsu/tlb.scala:140:27, :141:{63,109,112}]
  wire             _io_ptw_req_valid_T = state == 2'h1;	// @[generators/boom/src/main/scala/lsu/tlb.scala:131:22, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             ignore_13 = special_entry_level == 2'h0;	// @[generators/boom/src/main/scala/lsu/tlb.scala:82:31, :126:56, :131:22]
  wire [27:0]      mpu_ppn_0 = io_ptw_resp_valid ? {8'h0, io_ptw_resp_bits_pte_ppn[19:0]} : vm_enabled_0 ? {8'h0, _mpu_ppn_data_barrier_io_y_ppn[19:18], (ignore_13 ? io_req_0_bits_vaddr[29:21] : 9'h0) | _mpu_ppn_data_barrier_io_y_ppn[17:9], (special_entry_level[1] ? 9'h0 : io_req_0_bits_vaddr[20:12]) | _mpu_ppn_data_barrier_io_y_ppn[8:0]} : io_req_0_bits_vaddr[39:12];	// @[generators/boom/src/main/scala/lsu/tlb.scala:80:28, :82:31, :83:{30,49}, :126:56, :141:109, :144:47, :145:44, :149:20, :150:{20,134}, :219:98, generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire [13:0]      _GEN = mpu_ppn_0[13:0] ^ 14'h2010;	// @[generators/boom/src/main/scala/lsu/tlb.scala:149:20, generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:31]
  wire [9:0]       _GEN_0 = mpu_ppn_0[13:4] ^ 10'h200;	// @[generators/boom/src/main/scala/lsu/tlb.scala:149:20, generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:31]
  wire [8:0]       _GEN_1 = mpu_ppn_0[8:0] ^ 9'h100;	// @[generators/boom/src/main/scala/lsu/tlb.scala:149:20, generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:31]
  wire [3:0]       _GEN_2 = mpu_ppn_0[19:16] ^ 4'h8;	// @[generators/boom/src/main/scala/lsu/tlb.scala:149:20, :154:20, generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:31]
  wire [11:0]      _GEN_3 = mpu_ppn_0[15:4] ^ 12'h800;	// @[generators/boom/src/main/scala/lsu/tlb.scala:149:20, generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:31]
  wire             legal_address_0 = {mpu_ppn_0[27:2], ~(mpu_ppn_0[1:0])} == 28'h0 | {mpu_ppn_0[27:14], _GEN} == 28'h0 | {mpu_ppn_0[27:1], ~(mpu_ppn_0[0])} == 28'h0 | {mpu_ppn_0[27:17], mpu_ppn_0[16:0] ^ 17'h10020} == 28'h0 | {mpu_ppn_0[27:14], _GEN_0} == 24'h0 | {mpu_ppn_0[27:16], ~(mpu_ppn_0[15:14])} == 14'h0 | mpu_ppn_0 == 28'h0 | {mpu_ppn_0[27:5], ~(mpu_ppn_0[4])} == 24'h0 | {mpu_ppn_0[27:9], _GEN_1} == 28'h0 | {mpu_ppn_0[27:9], mpu_ppn_0[8:0] ^ 9'h110} == 28'h0 | {mpu_ppn_0[27:20], _GEN_2} == 12'h0 | {mpu_ppn_0[27:16], _GEN_3} == 24'h0;	// @[generators/boom/src/main/scala/lsu/tlb.scala:149:20, :159:84, generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{31,41,46,59}]
  wire             newEntry_c = legal_address_0 & ({mpu_ppn_0[19], _GEN_3[11:10], mpu_ppn_0[4]} == 4'h0 | ~(_GEN_2[3]));	// @[generators/boom/src/main/scala/lsu/tlb.scala:149:20, :159:84, :161:22, :233:89, generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{31,41,46,59}, generators/rocket-chip/src/main/scala/tilelink/Parameters.scala:616:89]
  wire             newEntry_pr = legal_address_0 & _pmp_0_io_r;	// @[generators/boom/src/main/scala/lsu/tlb.scala:152:40, :159:84, :164:60]
  wire [4:0]       _GEN_4 = {mpu_ppn_0[19], mpu_ppn_0[16:15], mpu_ppn_0[8], mpu_ppn_0[4]};	// @[generators/boom/src/main/scala/lsu/tlb.scala:149:20, generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{31,41,46}]
  wire [5:0]       _GEN_5 = {mpu_ppn_0[19], mpu_ppn_0[16:15], mpu_ppn_0[13], _GEN_1[8], mpu_ppn_0[0]};	// @[generators/boom/src/main/scala/lsu/tlb.scala:149:20, generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{31,41,46}]
  wire [6:0]       _GEN_6 = {mpu_ppn_0[19], mpu_ppn_0[16:15], _GEN[13], mpu_ppn_0[8], _GEN[4], mpu_ppn_0[0]};	// @[generators/boom/src/main/scala/lsu/tlb.scala:149:20, generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{31,41,46}]
  wire [2:0]       _GEN_7 = {mpu_ppn_0[19], mpu_ppn_0[16], _GEN_3[11]};	// @[generators/boom/src/main/scala/lsu/tlb.scala:149:20, generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{31,41,46}]
  wire [5:0]       _GEN_8 = {mpu_ppn_0[19], mpu_ppn_0[16], _GEN_3[11], mpu_ppn_0[13], mpu_ppn_0[8], mpu_ppn_0[4]};	// @[generators/boom/src/main/scala/lsu/tlb.scala:149:20, generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{31,41,46}]
  wire [3:0]       _GEN_9 = mpu_ppn_0[16:13] ^ 4'h8;	// @[generators/boom/src/main/scala/lsu/tlb.scala:149:20, generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:31]
  wire [6:0]       _GEN_10 = {mpu_ppn_0[19], _GEN_9[3:2], mpu_ppn_0[13], mpu_ppn_0[8], mpu_ppn_0[4], mpu_ppn_0[0]};	// @[generators/boom/src/main/scala/lsu/tlb.scala:149:20, generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{31,41,46}]
  wire [1:0]       _GEN_11 = {_GEN_2[3], mpu_ppn_0[16]};	// @[generators/boom/src/main/scala/lsu/tlb.scala:149:20, generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{31,41,46}]
  wire             newEntry_pw = legal_address_0 & (~(|_GEN_4) | ~(|_GEN_5) | ~(|_GEN_6) | ~(|_GEN_7) | ~(|_GEN_8) | ~(|_GEN_10) | ~(|_GEN_11)) & _pmp_0_io_w;	// @[generators/boom/src/main/scala/lsu/tlb.scala:152:40, :159:84, :165:64, generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}, generators/rocket-chip/src/main/scala/tilelink/Parameters.scala:616:89]
  wire             newEntry_pal = legal_address_0 & (~(|_GEN_4) | ~(|_GEN_5) | ~(|_GEN_6) | ~(|_GEN_7) | ~(|_GEN_8) | ~(|_GEN_10) | ~(|_GEN_11));	// @[generators/boom/src/main/scala/lsu/tlb.scala:159:84, :161:22, generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}, generators/rocket-chip/src/main/scala/tilelink/Parameters.scala:616:89]
  wire             newEntry_paa = legal_address_0 & (~(|_GEN_4) | ~(|_GEN_5) | ~(|_GEN_6) | ~(|_GEN_7) | ~(|_GEN_8) | ~(|_GEN_10) | ~(|_GEN_11));	// @[generators/boom/src/main/scala/lsu/tlb.scala:159:84, :161:22, generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}, generators/rocket-chip/src/main/scala/tilelink/Parameters.scala:616:89]
  wire             newEntry_eff = legal_address_0 & ({mpu_ppn_0[19], mpu_ppn_0[16:13], mpu_ppn_0[8], mpu_ppn_0[4], mpu_ppn_0[1]} == 8'h0 | {mpu_ppn_0[19], mpu_ppn_0[16:13], _GEN_1[8], mpu_ppn_0[1:0]} == 8'h0 | {mpu_ppn_0[19], mpu_ppn_0[16:14], _GEN_0[9], mpu_ppn_0[8], mpu_ppn_0[4]} == 7'h0 | {mpu_ppn_0[19], mpu_ppn_0[16:14], _GEN[13], mpu_ppn_0[8], _GEN[4], mpu_ppn_0[1:0]} == 9'h0 | {mpu_ppn_0[19], mpu_ppn_0[16], ~(mpu_ppn_0[15:14])} == 4'h0 | {mpu_ppn_0[19], _GEN_9, mpu_ppn_0[8], mpu_ppn_0[4], mpu_ppn_0[1:0]} == 9'h0);	// @[generators/boom/src/main/scala/lsu/tlb.scala:149:20, :150:20, :159:84, :161:22, :219:98, :233:89, generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{31,41,46,59}, generators/rocket-chip/src/main/scala/tilelink/Parameters.scala:616:89]
  wire [24:0]      _hitsVec_T = sectored_entries_0_tag[26:2] ^ io_req_0_bits_vaddr[38:14];	// @[generators/boom/src/main/scala/lsu/tlb.scala:62:43, :124:29, :144:47]
  wire [24:0]      _hitsVec_T_5 = sectored_entries_1_tag[26:2] ^ io_req_0_bits_vaddr[38:14];	// @[generators/boom/src/main/scala/lsu/tlb.scala:62:43, :124:29, :144:47]
  wire [24:0]      _hitsVec_T_10 = sectored_entries_2_tag[26:2] ^ io_req_0_bits_vaddr[38:14];	// @[generators/boom/src/main/scala/lsu/tlb.scala:62:43, :124:29, :144:47]
  wire [24:0]      _hitsVec_T_15 = sectored_entries_3_tag[26:2] ^ io_req_0_bits_vaddr[38:14];	// @[generators/boom/src/main/scala/lsu/tlb.scala:62:43, :124:29, :144:47]
  wire             ignore_1 = superpage_entries_0_level == 2'h0;	// @[generators/boom/src/main/scala/lsu/tlb.scala:68:30, :125:30, :131:22]
  wire             ignore_4 = superpage_entries_1_level == 2'h0;	// @[generators/boom/src/main/scala/lsu/tlb.scala:68:30, :125:30, :131:22]
  wire             ignore_7 = superpage_entries_2_level == 2'h0;	// @[generators/boom/src/main/scala/lsu/tlb.scala:68:30, :125:30, :131:22]
  wire             ignore_10 = superpage_entries_3_level == 2'h0;	// @[generators/boom/src/main/scala/lsu/tlb.scala:68:30, :125:30, :131:22]
  wire [3:0]       _GEN_12 = {{sectored_entries_0_valid_3}, {sectored_entries_0_valid_2}, {sectored_entries_0_valid_1}, {sectored_entries_0_valid_0}};	// @[generators/boom/src/main/scala/lsu/tlb.scala:74:20, :124:29]
  wire             hitsVec_0_0 = vm_enabled_0 & _GEN_12[io_req_0_bits_vaddr[13:12]] & _hitsVec_T == 25'h0;	// @[generators/boom/src/main/scala/lsu/tlb.scala:62:{43,73}, :74:20, :141:109, :173:69, generators/rocket-chip/src/main/scala/util/package.scala:155:13]
  wire [3:0]       _GEN_13 = {{sectored_entries_1_valid_3}, {sectored_entries_1_valid_2}, {sectored_entries_1_valid_1}, {sectored_entries_1_valid_0}};	// @[generators/boom/src/main/scala/lsu/tlb.scala:74:20, :124:29]
  wire             hitsVec_0_1 = vm_enabled_0 & _GEN_13[io_req_0_bits_vaddr[13:12]] & _hitsVec_T_5 == 25'h0;	// @[generators/boom/src/main/scala/lsu/tlb.scala:62:{43,73}, :74:20, :141:109, :173:69, generators/rocket-chip/src/main/scala/util/package.scala:155:13]
  wire [3:0]       _GEN_14 = {{sectored_entries_2_valid_3}, {sectored_entries_2_valid_2}, {sectored_entries_2_valid_1}, {sectored_entries_2_valid_0}};	// @[generators/boom/src/main/scala/lsu/tlb.scala:74:20, :124:29]
  wire             hitsVec_0_2 = vm_enabled_0 & _GEN_14[io_req_0_bits_vaddr[13:12]] & _hitsVec_T_10 == 25'h0;	// @[generators/boom/src/main/scala/lsu/tlb.scala:62:{43,73}, :74:20, :141:109, :173:69, generators/rocket-chip/src/main/scala/util/package.scala:155:13]
  wire [3:0]       _GEN_15 = {{sectored_entries_3_valid_3}, {sectored_entries_3_valid_2}, {sectored_entries_3_valid_1}, {sectored_entries_3_valid_0}};	// @[generators/boom/src/main/scala/lsu/tlb.scala:74:20, :124:29]
  wire             hitsVec_0_3 = vm_enabled_0 & _GEN_15[io_req_0_bits_vaddr[13:12]] & _hitsVec_T_15 == 25'h0;	// @[generators/boom/src/main/scala/lsu/tlb.scala:62:{43,73}, :74:20, :141:109, :173:69, generators/rocket-chip/src/main/scala/util/package.scala:155:13]
  wire             hitsVec_0_4 = vm_enabled_0 & superpage_entries_0_valid_0 & superpage_entries_0_tag[26:18] == io_req_0_bits_vaddr[38:30] & (ignore_1 | superpage_entries_0_tag[17:9] == io_req_0_bits_vaddr[29:21]);	// @[generators/boom/src/main/scala/lsu/tlb.scala:68:30, :69:{42,48,79,86}, :125:30, :141:109, :173:69]
  wire             hitsVec_0_5 = vm_enabled_0 & superpage_entries_1_valid_0 & superpage_entries_1_tag[26:18] == io_req_0_bits_vaddr[38:30] & (ignore_4 | superpage_entries_1_tag[17:9] == io_req_0_bits_vaddr[29:21]);	// @[generators/boom/src/main/scala/lsu/tlb.scala:68:30, :69:{42,48,79,86}, :125:30, :141:109, :173:69]
  wire             hitsVec_0_6 = vm_enabled_0 & superpage_entries_2_valid_0 & superpage_entries_2_tag[26:18] == io_req_0_bits_vaddr[38:30] & (ignore_7 | superpage_entries_2_tag[17:9] == io_req_0_bits_vaddr[29:21]);	// @[generators/boom/src/main/scala/lsu/tlb.scala:68:30, :69:{42,48,79,86}, :125:30, :141:109, :173:69]
  wire             hitsVec_0_7 = vm_enabled_0 & superpage_entries_3_valid_0 & superpage_entries_3_tag[26:18] == io_req_0_bits_vaddr[38:30] & (ignore_10 | superpage_entries_3_tag[17:9] == io_req_0_bits_vaddr[29:21]);	// @[generators/boom/src/main/scala/lsu/tlb.scala:68:30, :69:{42,48,79,86}, :125:30, :141:109, :173:69]
  wire             hitsVec_0_8 = vm_enabled_0 & special_entry_valid_0 & special_entry_tag[26:18] == io_req_0_bits_vaddr[38:30] & (ignore_13 | special_entry_tag[17:9] == io_req_0_bits_vaddr[29:21]) & (~(special_entry_level[1]) | special_entry_tag[8:0] == io_req_0_bits_vaddr[20:12]);	// @[generators/boom/src/main/scala/lsu/tlb.scala:69:{42,48,79,86}, :82:31, :126:56, :141:109, :173:69]
  wire [9:0]       hits_0 = {~vm_enabled_0, hitsVec_0_8, hitsVec_0_7, hitsVec_0_6, hitsVec_0_5, hitsVec_0_4, hitsVec_0_3, hitsVec_0_2, hitsVec_0_1, hitsVec_0_0};	// @[generators/boom/src/main/scala/lsu/tlb.scala:141:109, :173:69, :175:{31,32}]
  wire [3:0][33:0] _GEN_16 = {{sectored_entries_0_data_3}, {sectored_entries_0_data_2}, {sectored_entries_0_data_1}, {sectored_entries_0_data_0}};	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :124:29]
  wire [33:0]      _normal_entries_WIRE_1 = _GEN_16[io_req_0_bits_vaddr[13:12]];	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, generators/rocket-chip/src/main/scala/util/package.scala:155:13]
  wire [3:0][33:0] _GEN_17 = {{sectored_entries_1_data_3}, {sectored_entries_1_data_2}, {sectored_entries_1_data_1}, {sectored_entries_1_data_0}};	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :124:29]
  wire [33:0]      _normal_entries_WIRE_3 = _GEN_17[io_req_0_bits_vaddr[13:12]];	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, generators/rocket-chip/src/main/scala/util/package.scala:155:13]
  wire [3:0][33:0] _GEN_18 = {{sectored_entries_2_data_3}, {sectored_entries_2_data_2}, {sectored_entries_2_data_1}, {sectored_entries_2_data_0}};	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :124:29]
  wire [33:0]      _normal_entries_WIRE_5 = _GEN_18[io_req_0_bits_vaddr[13:12]];	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, generators/rocket-chip/src/main/scala/util/package.scala:155:13]
  wire [3:0][33:0] _GEN_19 = {{sectored_entries_3_data_3}, {sectored_entries_3_data_2}, {sectored_entries_3_data_1}, {sectored_entries_3_data_0}};	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :124:29]
  wire [33:0]      _normal_entries_WIRE_7 = _GEN_19[io_req_0_bits_vaddr[13:12]];	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, generators/rocket-chip/src/main/scala/util/package.scala:155:13]
  wire [8:0]       priv_rw_ok_0 = (~(io_ptw_status_dprv[0]) | io_ptw_status_sum ? {_entries_barrier_8_io_y_u, _entries_barrier_7_io_y_u, _entries_barrier_6_io_y_u, _entries_barrier_5_io_y_u, _entries_barrier_4_io_y_u, _entries_barrier_3_io_y_u, _entries_barrier_2_io_y_u, _entries_barrier_1_io_y_u, _entries_barrier_io_y_u} : 9'h0) | (io_ptw_status_dprv[0] ? ~{_entries_barrier_8_io_y_u, _entries_barrier_7_io_y_u, _entries_barrier_6_io_y_u, _entries_barrier_5_io_y_u, _entries_barrier_4_io_y_u, _entries_barrier_3_io_y_u, _entries_barrier_2_io_y_u, _entries_barrier_1_io_y_u, _entries_barrier_io_y_u} : 9'h0);	// @[generators/boom/src/main/scala/lsu/tlb.scala:139:20, :217:{39,40,48,103,108,117}, :219:98, generators/rocket-chip/src/main/scala/util/package.scala:37:27, :259:25]
  wire [8:0]       _r_array_T_4 = priv_rw_ok_0 & ({_entries_barrier_8_io_y_sr, _entries_barrier_7_io_y_sr, _entries_barrier_6_io_y_sr, _entries_barrier_5_io_y_sr, _entries_barrier_4_io_y_sr, _entries_barrier_3_io_y_sr, _entries_barrier_2_io_y_sr, _entries_barrier_1_io_y_sr, _entries_barrier_io_y_sr} | (io_ptw_status_mxr ? {_entries_barrier_8_io_y_sx, _entries_barrier_7_io_y_sx, _entries_barrier_6_io_y_sx, _entries_barrier_5_io_y_sx, _entries_barrier_4_io_y_sx, _entries_barrier_3_io_y_sx, _entries_barrier_2_io_y_sx, _entries_barrier_1_io_y_sx, _entries_barrier_io_y_sx} : 9'h0));	// @[generators/boom/src/main/scala/lsu/tlb.scala:217:103, :219:{62,93,98}, generators/rocket-chip/src/main/scala/util/package.scala:37:27, :259:25]
  wire [8:0]       _w_array_T_1 = priv_rw_ok_0 & {_entries_barrier_8_io_y_sw, _entries_barrier_7_io_y_sw, _entries_barrier_6_io_y_sw, _entries_barrier_5_io_y_sw, _entries_barrier_4_io_y_sw, _entries_barrier_3_io_y_sw, _entries_barrier_2_io_y_sw, _entries_barrier_1_io_y_sw, _entries_barrier_io_y_sw};	// @[generators/boom/src/main/scala/lsu/tlb.scala:217:103, :220:62, generators/rocket-chip/src/main/scala/util/package.scala:37:27, :259:25]
  wire [9:0]       _px_array_T_4 = {1'h1, ~_entries_barrier_8_io_y_ae, ~_entries_barrier_7_io_y_ae, ~_entries_barrier_6_io_y_ae, ~_entries_barrier_5_io_y_ae, ~_entries_barrier_4_io_y_ae, ~_entries_barrier_3_io_y_ae, ~_entries_barrier_2_io_y_ae, ~_entries_barrier_1_io_y_ae, ~_entries_barrier_io_y_ae};	// @[generators/boom/src/main/scala/lsu/tlb.scala:19:14, :216:39, :222:116, generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire [9:0]       eff_array_0 = {{2{newEntry_eff}}, _normal_entries_barrier_7_io_y_eff, _normal_entries_barrier_6_io_y_eff, _normal_entries_barrier_5_io_y_eff, _normal_entries_barrier_4_io_y_eff, _normal_entries_barrier_3_io_y_eff, _normal_entries_barrier_2_io_y_eff, _normal_entries_barrier_1_io_y_eff, _normal_entries_barrier_io_y_eff};	// @[generators/boom/src/main/scala/lsu/tlb.scala:161:22, :225:{39,44}, generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire [9:0]       lrscAllowed_0 = {{2{newEntry_c}}, _normal_entries_barrier_7_io_y_c, _normal_entries_barrier_6_io_y_c, _normal_entries_barrier_5_io_y_c, _normal_entries_barrier_4_io_y_c, _normal_entries_barrier_3_io_y_c, _normal_entries_barrier_2_io_y_c, _normal_entries_barrier_1_io_y_c, _normal_entries_barrier_io_y_c};	// @[generators/boom/src/main/scala/lsu/tlb.scala:161:22, :226:{39,44}, generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire [3:0]       _GEN_20 = io_req_0_bits_vaddr[3:0] & (4'h1 << io_req_0_bits_size) - 4'h1;	// @[generators/boom/src/main/scala/lsu/tlb.scala:233:{56,89}, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire             bad_va_0 = vm_enabled_0 & ~(io_req_0_bits_vaddr[39:38] == 2'h0 | (&(io_req_0_bits_vaddr[39:38])));	// @[generators/boom/src/main/scala/lsu/tlb.scala:131:22, :141:109, :234:134, :239:46, :240:{49,63,71,86}]
  wire             _cmd_read_T_2 = io_req_0_bits_cmd == 5'h6;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _cmd_write_T_3 = io_req_0_bits_cmd == 5'h7;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _cmd_write_T_5 = io_req_0_bits_cmd == 5'h4;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _cmd_write_T_6 = io_req_0_bits_cmd == 5'h9;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _cmd_write_T_7 = io_req_0_bits_cmd == 5'hA;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _cmd_write_T_8 = io_req_0_bits_cmd == 5'hB;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _cmd_write_T_12 = io_req_0_bits_cmd == 5'h8;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _cmd_write_T_13 = io_req_0_bits_cmd == 5'hC;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _cmd_write_T_14 = io_req_0_bits_cmd == 5'hD;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _cmd_write_T_15 = io_req_0_bits_cmd == 5'hE;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _cmd_write_T_16 = io_req_0_bits_cmd == 5'hF;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             cmd_read_0 = io_req_0_bits_cmd == 5'h0 | io_req_0_bits_cmd == 5'h10 | _cmd_read_T_2 | _cmd_write_T_3 | _cmd_write_T_5 | _cmd_write_T_6 | _cmd_write_T_7 | _cmd_write_T_8 | _cmd_write_T_12 | _cmd_write_T_13 | _cmd_write_T_14 | _cmd_write_T_15 | _cmd_write_T_16;	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:85:68, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             cmd_write_perms_0 = io_req_0_bits_cmd == 5'h1 | io_req_0_bits_cmd == 5'h11 | _cmd_write_T_3 | _cmd_write_T_5 | _cmd_write_T_6 | _cmd_write_T_7 | _cmd_write_T_8 | _cmd_write_T_12 | _cmd_write_T_13 | _cmd_write_T_14 | _cmd_write_T_15 | _cmd_write_T_16;	// @[generators/boom/src/main/scala/lsu/tlb.scala:233:89, generators/rocket-chip/src/main/scala/rocket/Consts.scala:86:{32,49,76}, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire [9:0]       ae_array_0 = ((|_GEN_20) ? eff_array_0 : 10'h0) | (_cmd_read_T_2 | _cmd_write_T_3 ? ~lrscAllowed_0 : 10'h0);	// @[generators/boom/src/main/scala/lsu/tlb.scala:225:39, :226:39, :233:{56,97}, :254:{8,43}, :255:{8,24}, :264:32, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :73:59]
  wire             tlb_miss_0 = vm_enabled_0 & ~bad_va_0 & {hitsVec_0_8, hitsVec_0_7, hitsVec_0_6, hitsVec_0_5, hitsVec_0_4, hitsVec_0_3, hitsVec_0_2, hitsVec_0_1, hitsVec_0_0} == 9'h0;	// @[generators/boom/src/main/scala/lsu/tlb.scala:141:109, :173:69, :174:44, :219:98, :234:134, :271:44, :272:{49,60}]
  reg  [2:0]       state_reg;	// @[generators/rocket-chip/src/main/scala/util/Replacement.scala:168:70]
  reg  [2:0]       state_reg_1;	// @[generators/rocket-chip/src/main/scala/util/Replacement.scala:168:70]
  wire             multipleHits_leftOne_1 = hitsVec_0_0 | hitsVec_0_1;	// @[generators/boom/src/main/scala/lsu/tlb.scala:173:69, generators/rocket-chip/src/main/scala/util/Misc.scala:183:16]
  wire             multipleHits_rightOne_2 = hitsVec_0_2 | hitsVec_0_3;	// @[generators/boom/src/main/scala/lsu/tlb.scala:173:69, generators/rocket-chip/src/main/scala/util/Misc.scala:183:16]
  wire             multipleHits_leftOne_5 = hitsVec_0_4 | hitsVec_0_5;	// @[generators/boom/src/main/scala/lsu/tlb.scala:173:69, generators/rocket-chip/src/main/scala/util/Misc.scala:183:16]
  wire             multipleHits_rightOne_5 = hitsVec_0_7 | hitsVec_0_8;	// @[generators/boom/src/main/scala/lsu/tlb.scala:173:69, generators/rocket-chip/src/main/scala/util/Misc.scala:183:16]
  wire             multipleHits_rightOne_6 = hitsVec_0_6 | multipleHits_rightOne_5;	// @[generators/boom/src/main/scala/lsu/tlb.scala:173:69, generators/rocket-chip/src/main/scala/util/Misc.scala:183:16]
  wire             multipleHits_0 = hitsVec_0_0 & hitsVec_0_1 | hitsVec_0_2 & hitsVec_0_3 | multipleHits_leftOne_1 & multipleHits_rightOne_2 | hitsVec_0_4 & hitsVec_0_5 | hitsVec_0_7 & hitsVec_0_8 | hitsVec_0_6 & multipleHits_rightOne_5 | multipleHits_leftOne_5 & multipleHits_rightOne_6 | (multipleHits_leftOne_1 | multipleHits_rightOne_2) & (multipleHits_leftOne_5 | multipleHits_rightOne_6);	// @[generators/boom/src/main/scala/lsu/tlb.scala:173:69, generators/rocket-chip/src/main/scala/util/Misc.scala:183:{16,49,61}]
  wire             _io_miss_rdy_T = state == 2'h0;	// @[generators/boom/src/main/scala/lsu/tlb.scala:131:22, :290:24]
  wire [8:0]       _GEN_21 = {hitsVec_0_8, hitsVec_0_7, hitsVec_0_6, hitsVec_0_5, hitsVec_0_4, hitsVec_0_3, hitsVec_0_2, hitsVec_0_1, hitsVec_0_0};	// @[generators/boom/src/main/scala/lsu/tlb.scala:173:69, :175:31]
  `ifndef SYNTHESIS	// @[generators/boom/src/main/scala/lsu/tlb.scala:340:15]
    always @(posedge clock) begin	// @[generators/boom/src/main/scala/lsu/tlb.scala:340:15]
      if (io_sfence_valid & ~reset & ~(~io_sfence_bits_rs1 | io_sfence_bits_addr[38:12] == io_req_0_bits_vaddr[38:12])) begin	// @[generators/boom/src/main/scala/lsu/tlb.scala:144:47, :340:{15,16,36,60,74}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/boom/src/main/scala/lsu/tlb.scala:340:15]
          $error("Assertion failed\n    at tlb.scala:340 assert(!io.sfence.bits.rs1 || (io.sfence.bits.addr >> pgIdxBits) === vpn(w))\n");	// @[generators/boom/src/main/scala/lsu/tlb.scala:340:15]
        if (`STOP_COND_)	// @[generators/boom/src/main/scala/lsu/tlb.scala:340:15]
          $fatal;	// @[generators/boom/src/main/scala/lsu/tlb.scala:340:15]
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire [2:0]       _r_superpage_repl_addr_T_5 = ~{superpage_entries_2_valid_0, superpage_entries_1_valid_0, superpage_entries_0_valid_0};	// @[generators/boom/src/main/scala/lsu/tlb.scala:125:30, :355:43, generators/rocket-chip/src/main/scala/util/package.scala:37:27]
  wire             superpage_hits_0_1 = superpage_entries_1_valid_0 & superpage_entries_1_tag[26:18] == io_req_0_bits_vaddr[38:30] & (ignore_4 | superpage_entries_1_tag[17:9] == io_req_0_bits_vaddr[29:21]);	// @[generators/boom/src/main/scala/lsu/tlb.scala:68:30, :69:{31,42,48,79,86}, :125:30]
  wire             superpage_hits_0_2 = superpage_entries_2_valid_0 & superpage_entries_2_tag[26:18] == io_req_0_bits_vaddr[38:30] & (ignore_7 | superpage_entries_2_tag[17:9] == io_req_0_bits_vaddr[29:21]);	// @[generators/boom/src/main/scala/lsu/tlb.scala:68:30, :69:{31,42,48,79,86}, :125:30]
  wire             superpage_hits_0_3 = superpage_entries_3_valid_0 & superpage_entries_3_tag[26:18] == io_req_0_bits_vaddr[38:30] & (ignore_10 | superpage_entries_3_tag[17:9] == io_req_0_bits_vaddr[29:21]);	// @[generators/boom/src/main/scala/lsu/tlb.scala:68:30, :69:{31,42,48,79,86}, :125:30]
  wire             _GEN_22 = io_req_0_valid & vm_enabled_0;	// @[generators/boom/src/main/scala/lsu/tlb.scala:141:109, :277:27]
  wire [1:0]       hi_3 = {superpage_hits_0_3, superpage_hits_0_2};	// @[generators/boom/src/main/scala/lsu/tlb.scala:69:31, src/main/scala/chisel3/util/OneHot.scala:30:18]
  wire             _state_reg_T_14 = superpage_hits_0_3 | superpage_hits_0_1;	// @[generators/boom/src/main/scala/lsu/tlb.scala:69:31, src/main/scala/chisel3/util/OneHot.scala:32:28]
  wire             newEntry_px = legal_address_0 & ({mpu_ppn_0[19], mpu_ppn_0[16:13], mpu_ppn_0[8], mpu_ppn_0[4], mpu_ppn_0[1:0]} == 9'h0 | {mpu_ppn_0[19], mpu_ppn_0[16:13], mpu_ppn_0[8], mpu_ppn_0[4], ~(mpu_ppn_0[1:0])} == 9'h0 | {mpu_ppn_0[19], mpu_ppn_0[16:13], mpu_ppn_0[8], ~(mpu_ppn_0[4])} == 7'h0 | {mpu_ppn_0[19], mpu_ppn_0[16], _GEN_3[11:9], mpu_ppn_0[8], mpu_ppn_0[4]} == 7'h0 | ~(|_GEN_11)) & _pmp_0_io_x;	// @[generators/boom/src/main/scala/lsu/tlb.scala:149:20, :152:40, :159:84, :168:59, :219:98, generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{31,41,46,59}, generators/rocket-chip/src/main/scala/tilelink/Parameters.scala:616:89]
  wire             _r_sectored_repl_addr_valids_T = sectored_entries_0_valid_0 | sectored_entries_0_valid_1;	// @[generators/boom/src/main/scala/lsu/tlb.scala:124:29, generators/rocket-chip/src/main/scala/util/package.scala:73:59]
  wire             sector_hits_0_0 = (_r_sectored_repl_addr_valids_T | sectored_entries_0_valid_2 | sectored_entries_0_valid_3) & _hitsVec_T == 25'h0;	// @[generators/boom/src/main/scala/lsu/tlb.scala:61:42, :62:{43,73}, :124:29, generators/rocket-chip/src/main/scala/util/package.scala:73:59]
  wire             _r_sectored_repl_addr_valids_T_3 = sectored_entries_1_valid_0 | sectored_entries_1_valid_1;	// @[generators/boom/src/main/scala/lsu/tlb.scala:124:29, generators/rocket-chip/src/main/scala/util/package.scala:73:59]
  wire             sector_hits_0_1 = (_r_sectored_repl_addr_valids_T_3 | sectored_entries_1_valid_2 | sectored_entries_1_valid_3) & _hitsVec_T_5 == 25'h0;	// @[generators/boom/src/main/scala/lsu/tlb.scala:61:42, :62:{43,73}, :124:29, generators/rocket-chip/src/main/scala/util/package.scala:73:59]
  wire             _r_sectored_repl_addr_valids_T_6 = sectored_entries_2_valid_0 | sectored_entries_2_valid_1;	// @[generators/boom/src/main/scala/lsu/tlb.scala:124:29, generators/rocket-chip/src/main/scala/util/package.scala:73:59]
  wire             sector_hits_0_2 = (_r_sectored_repl_addr_valids_T_6 | sectored_entries_2_valid_2 | sectored_entries_2_valid_3) & _hitsVec_T_10 == 25'h0;	// @[generators/boom/src/main/scala/lsu/tlb.scala:61:42, :62:{43,73}, :124:29, generators/rocket-chip/src/main/scala/util/package.scala:73:59]
  wire             _r_sectored_repl_addr_valids_T_9 = sectored_entries_3_valid_0 | sectored_entries_3_valid_1;	// @[generators/boom/src/main/scala/lsu/tlb.scala:124:29, generators/rocket-chip/src/main/scala/util/package.scala:73:59]
  wire             sector_hits_0_3 = (_r_sectored_repl_addr_valids_T_9 | sectored_entries_3_valid_2 | sectored_entries_3_valid_3) & _hitsVec_T_15 == 25'h0;	// @[generators/boom/src/main/scala/lsu/tlb.scala:61:42, :62:{43,73}, :124:29, generators/rocket-chip/src/main/scala/util/package.scala:73:59]
  wire             newEntry_sr = io_ptw_resp_bits_pte_v & (io_ptw_resp_bits_pte_r | io_ptw_resp_bits_pte_x & ~io_ptw_resp_bits_pte_w) & io_ptw_resp_bits_pte_a & io_ptw_resp_bits_pte_r;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:141:{38,44,47}, :149:35]
  wire             newEntry_sw = io_ptw_resp_bits_pte_v & (io_ptw_resp_bits_pte_r | io_ptw_resp_bits_pte_x & ~io_ptw_resp_bits_pte_w) & io_ptw_resp_bits_pte_a & io_ptw_resp_bits_pte_w & io_ptw_resp_bits_pte_d;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:141:{38,44,47}, :151:40]
  wire             newEntry_sx = io_ptw_resp_bits_pte_v & (io_ptw_resp_bits_pte_r | io_ptw_resp_bits_pte_x & ~io_ptw_resp_bits_pte_w) & io_ptw_resp_bits_pte_a & io_ptw_resp_bits_pte_x;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:141:{38,44,47}, :153:35]
  wire             _GEN_23 = io_ptw_resp_valid & ~io_ptw_resp_bits_homogeneous;	// @[generators/boom/src/main/scala/lsu/tlb.scala:92:16, :126:56, :179:20, :198:{39,70}]
  wire             _GEN_24 = _GEN_23 | special_entry_valid_0;	// @[generators/boom/src/main/scala/lsu/tlb.scala:92:16, :96:18, :126:56, :179:20, :198:70]
  wire             _GEN_25 = io_ptw_resp_valid & io_ptw_resp_bits_homogeneous & ~(io_ptw_resp_bits_level[1]) & r_superpage_repl_addr == 2'h0;	// @[generators/boom/src/main/scala/lsu/tlb.scala:125:30, :131:22, :133:34, :179:20, :198:70, :200:40, :201:82]
  wire             _GEN_26 = _GEN_25 | superpage_entries_0_valid_0;	// @[generators/boom/src/main/scala/lsu/tlb.scala:125:30, :179:20, :198:70]
  wire             _GEN_27 = io_ptw_resp_valid & io_ptw_resp_bits_homogeneous & ~(io_ptw_resp_bits_level[1]) & r_superpage_repl_addr == 2'h1;	// @[generators/boom/src/main/scala/lsu/tlb.scala:125:30, :133:34, :179:20, :198:70, :200:40, :201:82, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _GEN_28 = _GEN_27 | superpage_entries_1_valid_0;	// @[generators/boom/src/main/scala/lsu/tlb.scala:125:30, :179:20, :198:70]
  wire             _GEN_29 = io_ptw_resp_valid & io_ptw_resp_bits_homogeneous & ~(io_ptw_resp_bits_level[1]) & r_superpage_repl_addr == 2'h2;	// @[generators/boom/src/main/scala/lsu/tlb.scala:82:31, :125:30, :133:34, :179:20, :198:70, :200:40, :201:82]
  wire             _GEN_30 = _GEN_29 | superpage_entries_2_valid_0;	// @[generators/boom/src/main/scala/lsu/tlb.scala:125:30, :179:20, :198:70]
  wire             _GEN_31 = io_ptw_resp_valid & io_ptw_resp_bits_homogeneous & ~(io_ptw_resp_bits_level[1]) & (&r_superpage_repl_addr);	// @[generators/boom/src/main/scala/lsu/tlb.scala:125:30, :133:34, :179:20, :198:70, :200:40, :201:82]
  wire             _GEN_32 = _GEN_31 | superpage_entries_3_valid_0;	// @[generators/boom/src/main/scala/lsu/tlb.scala:125:30, :179:20, :198:70]
  wire [1:0]       waddr = r_sectored_hit ? r_sectored_hit_addr : r_sectored_repl_addr;	// @[generators/boom/src/main/scala/lsu/tlb.scala:134:33, :135:32, :136:27, :205:22]
  wire             _GEN_33 = waddr == 2'h0;	// @[generators/boom/src/main/scala/lsu/tlb.scala:131:22, :205:22, :206:65]
  wire             _GEN_34 = ~io_ptw_resp_bits_homogeneous | ~(io_ptw_resp_bits_level[1]);	// @[generators/boom/src/main/scala/lsu/tlb.scala:124:29, :198:{39,70}, :200:{40,58}, :206:74]
  wire             _GEN_35 = ~io_ptw_resp_valid | _GEN_34 | ~_GEN_33;	// @[generators/boom/src/main/scala/lsu/tlb.scala:124:29, :179:20, :198:70, :200:58, :206:{65,74}]
  wire             _GEN_36 = r_refill_tag[1:0] == 2'h0;	// @[generators/boom/src/main/scala/lsu/tlb.scala:96:18, :131:22, :132:25, generators/rocket-chip/src/main/scala/util/package.scala:155:13]
  wire             _GEN_37 = _GEN_35 ? sectored_entries_0_valid_0 : _GEN_36 | r_sectored_hit & sectored_entries_0_valid_0;	// @[generators/boom/src/main/scala/lsu/tlb.scala:96:18, :100:40, :124:29, :136:27, :179:20, :198:70, :207:32]
  wire             _GEN_38 = r_refill_tag[1:0] == 2'h1;	// @[generators/boom/src/main/scala/lsu/tlb.scala:96:18, :132:25, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :155:13]
  wire             _GEN_39 = _GEN_35 ? sectored_entries_0_valid_1 : _GEN_38 | r_sectored_hit & sectored_entries_0_valid_1;	// @[generators/boom/src/main/scala/lsu/tlb.scala:96:18, :100:40, :124:29, :136:27, :179:20, :198:70, :207:32]
  wire             _GEN_40 = r_refill_tag[1:0] == 2'h2;	// @[generators/boom/src/main/scala/lsu/tlb.scala:82:31, :96:18, :132:25, generators/rocket-chip/src/main/scala/util/package.scala:155:13]
  wire             _GEN_41 = _GEN_35 ? sectored_entries_0_valid_2 : _GEN_40 | r_sectored_hit & sectored_entries_0_valid_2;	// @[generators/boom/src/main/scala/lsu/tlb.scala:96:18, :100:40, :124:29, :136:27, :179:20, :198:70, :207:32]
  wire             _GEN_42 = _GEN_35 ? sectored_entries_0_valid_3 : (&(r_refill_tag[1:0])) | r_sectored_hit & sectored_entries_0_valid_3;	// @[generators/boom/src/main/scala/lsu/tlb.scala:96:18, :100:40, :124:29, :132:25, :136:27, :179:20, :198:70, :207:32, generators/rocket-chip/src/main/scala/util/package.scala:155:13]
  wire [33:0]      _sectored_entries_0_data_T = {io_ptw_resp_bits_pte_ppn[19:0], io_ptw_resp_bits_pte_u, io_ptw_resp_bits_pte_g, io_ptw_resp_bits_ae_final, newEntry_sw, newEntry_sx, newEntry_sr, newEntry_pw, newEntry_px, newEntry_pr, newEntry_pal, newEntry_paa, newEntry_eff, newEntry_c, 1'h0};	// @[generators/boom/src/main/scala/lsu/tlb.scala:19:14, :97:26, :161:22, :164:60, :165:64, :168:59, :182:18, generators/rocket-chip/src/main/scala/rocket/PTW.scala:149:35, :151:40, :153:35]
  wire             _GEN_43 = waddr == 2'h1;	// @[generators/boom/src/main/scala/lsu/tlb.scala:205:22, :206:65, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _GEN_44 = ~io_ptw_resp_valid | _GEN_34 | ~_GEN_43;	// @[generators/boom/src/main/scala/lsu/tlb.scala:124:29, :179:20, :198:70, :200:58, :206:{65,74}]
  wire             _GEN_45 = r_refill_tag[1:0] == 2'h0;	// @[generators/boom/src/main/scala/lsu/tlb.scala:96:18, :131:22, :132:25, generators/rocket-chip/src/main/scala/util/package.scala:155:13]
  wire             _GEN_46 = _GEN_44 ? sectored_entries_1_valid_0 : _GEN_45 | r_sectored_hit & sectored_entries_1_valid_0;	// @[generators/boom/src/main/scala/lsu/tlb.scala:96:18, :100:40, :124:29, :136:27, :179:20, :198:70, :207:32]
  wire             _GEN_47 = r_refill_tag[1:0] == 2'h1;	// @[generators/boom/src/main/scala/lsu/tlb.scala:96:18, :132:25, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :155:13]
  wire             _GEN_48 = _GEN_44 ? sectored_entries_1_valid_1 : _GEN_47 | r_sectored_hit & sectored_entries_1_valid_1;	// @[generators/boom/src/main/scala/lsu/tlb.scala:96:18, :100:40, :124:29, :136:27, :179:20, :198:70, :207:32]
  wire             _GEN_49 = r_refill_tag[1:0] == 2'h2;	// @[generators/boom/src/main/scala/lsu/tlb.scala:82:31, :96:18, :132:25, generators/rocket-chip/src/main/scala/util/package.scala:155:13]
  wire             _GEN_50 = _GEN_44 ? sectored_entries_1_valid_2 : _GEN_49 | r_sectored_hit & sectored_entries_1_valid_2;	// @[generators/boom/src/main/scala/lsu/tlb.scala:96:18, :100:40, :124:29, :136:27, :179:20, :198:70, :207:32]
  wire             _GEN_51 = _GEN_44 ? sectored_entries_1_valid_3 : (&(r_refill_tag[1:0])) | r_sectored_hit & sectored_entries_1_valid_3;	// @[generators/boom/src/main/scala/lsu/tlb.scala:96:18, :100:40, :124:29, :132:25, :136:27, :179:20, :198:70, :207:32, generators/rocket-chip/src/main/scala/util/package.scala:155:13]
  wire [33:0]      _sectored_entries_1_data_T = {io_ptw_resp_bits_pte_ppn[19:0], io_ptw_resp_bits_pte_u, io_ptw_resp_bits_pte_g, io_ptw_resp_bits_ae_final, newEntry_sw, newEntry_sx, newEntry_sr, newEntry_pw, newEntry_px, newEntry_pr, newEntry_pal, newEntry_paa, newEntry_eff, newEntry_c, 1'h0};	// @[generators/boom/src/main/scala/lsu/tlb.scala:19:14, :97:26, :161:22, :164:60, :165:64, :168:59, :182:18, generators/rocket-chip/src/main/scala/rocket/PTW.scala:149:35, :151:40, :153:35]
  wire             _GEN_52 = waddr == 2'h2;	// @[generators/boom/src/main/scala/lsu/tlb.scala:82:31, :205:22, :206:65]
  wire             _GEN_53 = ~io_ptw_resp_valid | _GEN_34 | ~_GEN_52;	// @[generators/boom/src/main/scala/lsu/tlb.scala:124:29, :179:20, :198:70, :200:58, :206:{65,74}]
  wire             _GEN_54 = r_refill_tag[1:0] == 2'h0;	// @[generators/boom/src/main/scala/lsu/tlb.scala:96:18, :131:22, :132:25, generators/rocket-chip/src/main/scala/util/package.scala:155:13]
  wire             _GEN_55 = _GEN_53 ? sectored_entries_2_valid_0 : _GEN_54 | r_sectored_hit & sectored_entries_2_valid_0;	// @[generators/boom/src/main/scala/lsu/tlb.scala:96:18, :100:40, :124:29, :136:27, :179:20, :198:70, :207:32]
  wire             _GEN_56 = r_refill_tag[1:0] == 2'h1;	// @[generators/boom/src/main/scala/lsu/tlb.scala:96:18, :132:25, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :155:13]
  wire             _GEN_57 = _GEN_53 ? sectored_entries_2_valid_1 : _GEN_56 | r_sectored_hit & sectored_entries_2_valid_1;	// @[generators/boom/src/main/scala/lsu/tlb.scala:96:18, :100:40, :124:29, :136:27, :179:20, :198:70, :207:32]
  wire             _GEN_58 = r_refill_tag[1:0] == 2'h2;	// @[generators/boom/src/main/scala/lsu/tlb.scala:82:31, :96:18, :132:25, generators/rocket-chip/src/main/scala/util/package.scala:155:13]
  wire             _GEN_59 = _GEN_53 ? sectored_entries_2_valid_2 : _GEN_58 | r_sectored_hit & sectored_entries_2_valid_2;	// @[generators/boom/src/main/scala/lsu/tlb.scala:96:18, :100:40, :124:29, :136:27, :179:20, :198:70, :207:32]
  wire             _GEN_60 = _GEN_53 ? sectored_entries_2_valid_3 : (&(r_refill_tag[1:0])) | r_sectored_hit & sectored_entries_2_valid_3;	// @[generators/boom/src/main/scala/lsu/tlb.scala:96:18, :100:40, :124:29, :132:25, :136:27, :179:20, :198:70, :207:32, generators/rocket-chip/src/main/scala/util/package.scala:155:13]
  wire [33:0]      _sectored_entries_2_data_T = {io_ptw_resp_bits_pte_ppn[19:0], io_ptw_resp_bits_pte_u, io_ptw_resp_bits_pte_g, io_ptw_resp_bits_ae_final, newEntry_sw, newEntry_sx, newEntry_sr, newEntry_pw, newEntry_px, newEntry_pr, newEntry_pal, newEntry_paa, newEntry_eff, newEntry_c, 1'h0};	// @[generators/boom/src/main/scala/lsu/tlb.scala:19:14, :97:26, :161:22, :164:60, :165:64, :168:59, :182:18, generators/rocket-chip/src/main/scala/rocket/PTW.scala:149:35, :151:40, :153:35]
  wire             _GEN_61 = ~io_ptw_resp_valid | _GEN_34 | ~(&waddr);	// @[generators/boom/src/main/scala/lsu/tlb.scala:124:29, :179:20, :198:70, :200:58, :205:22, :206:{65,74}]
  wire             _GEN_62 = r_refill_tag[1:0] == 2'h0;	// @[generators/boom/src/main/scala/lsu/tlb.scala:96:18, :131:22, :132:25, generators/rocket-chip/src/main/scala/util/package.scala:155:13]
  wire             _GEN_63 = _GEN_61 ? sectored_entries_3_valid_0 : _GEN_62 | r_sectored_hit & sectored_entries_3_valid_0;	// @[generators/boom/src/main/scala/lsu/tlb.scala:96:18, :100:40, :124:29, :136:27, :179:20, :198:70, :207:32]
  wire             _GEN_64 = r_refill_tag[1:0] == 2'h1;	// @[generators/boom/src/main/scala/lsu/tlb.scala:96:18, :132:25, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :155:13]
  wire             _GEN_65 = _GEN_61 ? sectored_entries_3_valid_1 : _GEN_64 | r_sectored_hit & sectored_entries_3_valid_1;	// @[generators/boom/src/main/scala/lsu/tlb.scala:96:18, :100:40, :124:29, :136:27, :179:20, :198:70, :207:32]
  wire             _GEN_66 = r_refill_tag[1:0] == 2'h2;	// @[generators/boom/src/main/scala/lsu/tlb.scala:82:31, :96:18, :132:25, generators/rocket-chip/src/main/scala/util/package.scala:155:13]
  wire             _GEN_67 = _GEN_61 ? sectored_entries_3_valid_2 : _GEN_66 | r_sectored_hit & sectored_entries_3_valid_2;	// @[generators/boom/src/main/scala/lsu/tlb.scala:96:18, :100:40, :124:29, :136:27, :179:20, :198:70, :207:32]
  wire             _GEN_68 = _GEN_61 ? sectored_entries_3_valid_3 : (&(r_refill_tag[1:0])) | r_sectored_hit & sectored_entries_3_valid_3;	// @[generators/boom/src/main/scala/lsu/tlb.scala:96:18, :100:40, :124:29, :132:25, :136:27, :179:20, :198:70, :207:32, generators/rocket-chip/src/main/scala/util/package.scala:155:13]
  wire [33:0]      _sectored_entries_3_data_T = {io_ptw_resp_bits_pte_ppn[19:0], io_ptw_resp_bits_pte_u, io_ptw_resp_bits_pte_g, io_ptw_resp_bits_ae_final, newEntry_sw, newEntry_sx, newEntry_sr, newEntry_pw, newEntry_px, newEntry_pr, newEntry_pal, newEntry_paa, newEntry_eff, newEntry_c, 1'h0};	// @[generators/boom/src/main/scala/lsu/tlb.scala:19:14, :97:26, :161:22, :164:60, :165:64, :168:59, :182:18, generators/rocket-chip/src/main/scala/rocket/PTW.scala:149:35, :151:40, :153:35]
  wire             _GEN_69 = io_req_0_valid & tlb_miss_0 & _io_miss_rdy_T;	// @[generators/boom/src/main/scala/lsu/tlb.scala:272:60, :290:24, :316:43]
  wire             _GEN_70 = _hitsVec_T == 25'h0;	// @[generators/boom/src/main/scala/lsu/tlb.scala:62:{43,73}]
  wire             _GEN_71 = io_req_0_bits_vaddr[13:12] == 2'h0;	// @[generators/boom/src/main/scala/lsu/tlb.scala:105:60, :131:22, generators/rocket-chip/src/main/scala/util/package.scala:155:13]
  wire             _GEN_72 = _GEN_70 & _GEN_71;	// @[generators/boom/src/main/scala/lsu/tlb.scala:62:73, :105:{36,60}, :179:20]
  wire             _GEN_73 = io_req_0_bits_vaddr[13:12] == 2'h1;	// @[generators/boom/src/main/scala/lsu/tlb.scala:105:60, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :155:13]
  wire             _GEN_74 = _GEN_70 & _GEN_73;	// @[generators/boom/src/main/scala/lsu/tlb.scala:62:73, :105:{36,60}, :179:20]
  wire             _GEN_75 = io_req_0_bits_vaddr[13:12] == 2'h2;	// @[generators/boom/src/main/scala/lsu/tlb.scala:82:31, :105:60, generators/rocket-chip/src/main/scala/util/package.scala:155:13]
  wire             _GEN_76 = _GEN_70 & _GEN_75;	// @[generators/boom/src/main/scala/lsu/tlb.scala:62:73, :105:{36,60}, :179:20]
  wire             _GEN_77 = _GEN_70 & (&(io_req_0_bits_vaddr[13:12]));	// @[generators/boom/src/main/scala/lsu/tlb.scala:62:73, :105:{36,60}, :179:20, generators/rocket-chip/src/main/scala/util/package.scala:155:13]
  wire             _GEN_78 = _hitsVec_T[24:16] == 9'h0;	// @[generators/boom/src/main/scala/lsu/tlb.scala:62:43, :109:{29,64}, :219:98]
  wire             _GEN_79 = _hitsVec_T_5 == 25'h0;	// @[generators/boom/src/main/scala/lsu/tlb.scala:62:{43,73}]
  wire             _GEN_80 = _GEN_79 & _GEN_71;	// @[generators/boom/src/main/scala/lsu/tlb.scala:62:73, :105:{36,60}, :179:20]
  wire             _GEN_81 = _GEN_79 & _GEN_73;	// @[generators/boom/src/main/scala/lsu/tlb.scala:62:73, :105:{36,60}, :179:20]
  wire             _GEN_82 = _GEN_79 & _GEN_75;	// @[generators/boom/src/main/scala/lsu/tlb.scala:62:73, :105:{36,60}, :179:20]
  wire             _GEN_83 = _GEN_79 & (&(io_req_0_bits_vaddr[13:12]));	// @[generators/boom/src/main/scala/lsu/tlb.scala:62:73, :105:{36,60}, :179:20, generators/rocket-chip/src/main/scala/util/package.scala:155:13]
  wire             _GEN_84 = _hitsVec_T_5[24:16] == 9'h0;	// @[generators/boom/src/main/scala/lsu/tlb.scala:62:43, :109:{29,64}, :219:98]
  wire             _GEN_85 = _hitsVec_T_10 == 25'h0;	// @[generators/boom/src/main/scala/lsu/tlb.scala:62:{43,73}]
  wire             _GEN_86 = _GEN_85 & _GEN_71;	// @[generators/boom/src/main/scala/lsu/tlb.scala:62:73, :105:{36,60}, :179:20]
  wire             _GEN_87 = _GEN_85 & _GEN_73;	// @[generators/boom/src/main/scala/lsu/tlb.scala:62:73, :105:{36,60}, :179:20]
  wire             _GEN_88 = _GEN_85 & _GEN_75;	// @[generators/boom/src/main/scala/lsu/tlb.scala:62:73, :105:{36,60}, :179:20]
  wire             _GEN_89 = _GEN_85 & (&(io_req_0_bits_vaddr[13:12]));	// @[generators/boom/src/main/scala/lsu/tlb.scala:62:73, :105:{36,60}, :179:20, generators/rocket-chip/src/main/scala/util/package.scala:155:13]
  wire             _GEN_90 = _hitsVec_T_10[24:16] == 9'h0;	// @[generators/boom/src/main/scala/lsu/tlb.scala:62:43, :109:{29,64}, :219:98]
  wire             _GEN_91 = _hitsVec_T_15 == 25'h0;	// @[generators/boom/src/main/scala/lsu/tlb.scala:62:{43,73}]
  wire             _GEN_92 = _GEN_91 & _GEN_71;	// @[generators/boom/src/main/scala/lsu/tlb.scala:62:73, :105:{36,60}, :179:20]
  wire             _GEN_93 = _GEN_91 & _GEN_73;	// @[generators/boom/src/main/scala/lsu/tlb.scala:62:73, :105:{36,60}, :179:20]
  wire             _GEN_94 = _GEN_91 & _GEN_75;	// @[generators/boom/src/main/scala/lsu/tlb.scala:62:73, :105:{36,60}, :179:20]
  wire             _GEN_95 = _GEN_91 & (&(io_req_0_bits_vaddr[13:12]));	// @[generators/boom/src/main/scala/lsu/tlb.scala:62:73, :105:{36,60}, :179:20, generators/rocket-chip/src/main/scala/util/package.scala:155:13]
  wire             _GEN_96 = _hitsVec_T_15[24:16] == 9'h0;	// @[generators/boom/src/main/scala/lsu/tlb.scala:62:43, :109:{29,64}, :219:98]
  wire             _GEN_97 = multipleHits_0 | reset;	// @[generators/boom/src/main/scala/lsu/tlb.scala:348:28, generators/rocket-chip/src/main/scala/util/Misc.scala:183:49]
  wire             _r_sectored_repl_addr_valids_T_2 = _r_sectored_repl_addr_valids_T | sectored_entries_0_valid_2 | sectored_entries_0_valid_3;	// @[generators/boom/src/main/scala/lsu/tlb.scala:124:29, generators/rocket-chip/src/main/scala/util/package.scala:73:59]
  wire             _r_sectored_repl_addr_valids_T_5 = _r_sectored_repl_addr_valids_T_3 | sectored_entries_1_valid_2 | sectored_entries_1_valid_3;	// @[generators/boom/src/main/scala/lsu/tlb.scala:124:29, generators/rocket-chip/src/main/scala/util/package.scala:73:59]
  wire             _r_sectored_repl_addr_valids_T_8 = _r_sectored_repl_addr_valids_T_6 | sectored_entries_2_valid_2 | sectored_entries_2_valid_3;	// @[generators/boom/src/main/scala/lsu/tlb.scala:124:29, generators/rocket-chip/src/main/scala/util/package.scala:73:59]
  wire [2:0]       _r_sectored_repl_addr_T_5 = ~{_r_sectored_repl_addr_valids_T_8, _r_sectored_repl_addr_valids_T_5, _r_sectored_repl_addr_valids_T_2};	// @[generators/boom/src/main/scala/lsu/tlb.scala:355:43, generators/rocket-chip/src/main/scala/util/package.scala:37:27, :73:59]
  wire [1:0]       hi_1 = {sector_hits_0_3, sector_hits_0_2};	// @[generators/boom/src/main/scala/lsu/tlb.scala:61:42, src/main/scala/chisel3/util/OneHot.scala:30:18]
  wire             _state_reg_T_5 = sector_hits_0_3 | sector_hits_0_1;	// @[generators/boom/src/main/scala/lsu/tlb.scala:61:42, src/main/scala/chisel3/util/OneHot.scala:32:28]
  always @(posedge clock) begin
    if (_GEN_35) begin	// @[generators/boom/src/main/scala/lsu/tlb.scala:124:29, :179:20, :198:70]
    end
    else	// @[generators/boom/src/main/scala/lsu/tlb.scala:124:29, :179:20, :198:70]
      sectored_entries_0_tag <= r_refill_tag;	// @[generators/boom/src/main/scala/lsu/tlb.scala:124:29, :132:25]
    if (~io_ptw_resp_valid | _GEN_34 | ~(_GEN_33 & _GEN_36)) begin	// @[generators/boom/src/main/scala/lsu/tlb.scala:96:18, :97:17, :124:29, :179:20, :198:70, :200:58, :206:{65,74}]
    end
    else	// @[generators/boom/src/main/scala/lsu/tlb.scala:124:29, :179:20, :198:70]
      sectored_entries_0_data_0 <= _sectored_entries_0_data_T;	// @[generators/boom/src/main/scala/lsu/tlb.scala:97:26, :124:29]
    if (~io_ptw_resp_valid | _GEN_34 | ~(_GEN_33 & _GEN_38)) begin	// @[generators/boom/src/main/scala/lsu/tlb.scala:96:18, :97:17, :124:29, :179:20, :198:70, :200:58, :206:{65,74}]
    end
    else	// @[generators/boom/src/main/scala/lsu/tlb.scala:124:29, :179:20, :198:70]
      sectored_entries_0_data_1 <= _sectored_entries_0_data_T;	// @[generators/boom/src/main/scala/lsu/tlb.scala:97:26, :124:29]
    if (~io_ptw_resp_valid | _GEN_34 | ~(_GEN_33 & _GEN_40)) begin	// @[generators/boom/src/main/scala/lsu/tlb.scala:96:18, :97:17, :124:29, :179:20, :198:70, :200:58, :206:{65,74}]
    end
    else	// @[generators/boom/src/main/scala/lsu/tlb.scala:124:29, :179:20, :198:70]
      sectored_entries_0_data_2 <= _sectored_entries_0_data_T;	// @[generators/boom/src/main/scala/lsu/tlb.scala:97:26, :124:29]
    if (~io_ptw_resp_valid | _GEN_34 | ~(_GEN_33 & (&(r_refill_tag[1:0])))) begin	// @[generators/boom/src/main/scala/lsu/tlb.scala:96:18, :97:17, :124:29, :132:25, :179:20, :198:70, :200:58, :206:{65,74}, generators/rocket-chip/src/main/scala/util/package.scala:155:13]
    end
    else	// @[generators/boom/src/main/scala/lsu/tlb.scala:124:29, :179:20, :198:70]
      sectored_entries_0_data_3 <= _sectored_entries_0_data_T;	// @[generators/boom/src/main/scala/lsu/tlb.scala:97:26, :124:29]
    sectored_entries_0_valid_0 <= ~_GEN_97 & (io_sfence_valid ? (io_sfence_bits_rs1 ? (_GEN_78 ? ~(sectored_entries_0_data_0[0] | _GEN_72) & _GEN_37 : ~_GEN_72 & _GEN_37) : io_sfence_bits_rs2 & sectored_entries_0_data_0[12] & _GEN_37) : _GEN_37);	// @[generators/boom/src/main/scala/lsu/tlb.scala:57:41, :100:40, :105:{36,60}, :109:{64,73}, :111:{44,48}, :117:22, :124:29, :179:20, :198:70, :338:19, :342:37, :343:42, :348:{28,45}]
    sectored_entries_0_valid_1 <= ~_GEN_97 & (io_sfence_valid ? (io_sfence_bits_rs1 ? (_GEN_78 ? ~(sectored_entries_0_data_1[0] | _GEN_74) & _GEN_39 : ~_GEN_74 & _GEN_39) : io_sfence_bits_rs2 & sectored_entries_0_data_1[12] & _GEN_39) : _GEN_39);	// @[generators/boom/src/main/scala/lsu/tlb.scala:57:41, :100:40, :105:{36,60}, :109:{64,73}, :111:{44,48}, :117:22, :124:29, :179:20, :198:70, :338:19, :342:37, :343:42, :348:{28,45}]
    sectored_entries_0_valid_2 <= ~_GEN_97 & (io_sfence_valid ? (io_sfence_bits_rs1 ? (_GEN_78 ? ~(sectored_entries_0_data_2[0] | _GEN_76) & _GEN_41 : ~_GEN_76 & _GEN_41) : io_sfence_bits_rs2 & sectored_entries_0_data_2[12] & _GEN_41) : _GEN_41);	// @[generators/boom/src/main/scala/lsu/tlb.scala:57:41, :100:40, :105:{36,60}, :109:{64,73}, :111:{44,48}, :117:22, :124:29, :179:20, :198:70, :338:19, :342:37, :343:42, :348:{28,45}]
    sectored_entries_0_valid_3 <= ~_GEN_97 & (io_sfence_valid ? (io_sfence_bits_rs1 ? (_GEN_78 ? ~(sectored_entries_0_data_3[0] | _GEN_77) & _GEN_42 : ~_GEN_77 & _GEN_42) : io_sfence_bits_rs2 & sectored_entries_0_data_3[12] & _GEN_42) : _GEN_42);	// @[generators/boom/src/main/scala/lsu/tlb.scala:57:41, :100:40, :105:{36,60}, :109:{64,73}, :111:{44,48}, :117:22, :124:29, :179:20, :198:70, :338:19, :342:37, :343:42, :348:{28,45}]
    if (_GEN_44) begin	// @[generators/boom/src/main/scala/lsu/tlb.scala:124:29, :179:20, :198:70]
    end
    else	// @[generators/boom/src/main/scala/lsu/tlb.scala:124:29, :179:20, :198:70]
      sectored_entries_1_tag <= r_refill_tag;	// @[generators/boom/src/main/scala/lsu/tlb.scala:124:29, :132:25]
    if (~io_ptw_resp_valid | _GEN_34 | ~(_GEN_43 & _GEN_45)) begin	// @[generators/boom/src/main/scala/lsu/tlb.scala:96:18, :97:17, :124:29, :179:20, :198:70, :200:58, :206:{65,74}]
    end
    else	// @[generators/boom/src/main/scala/lsu/tlb.scala:124:29, :179:20, :198:70]
      sectored_entries_1_data_0 <= _sectored_entries_1_data_T;	// @[generators/boom/src/main/scala/lsu/tlb.scala:97:26, :124:29]
    if (~io_ptw_resp_valid | _GEN_34 | ~(_GEN_43 & _GEN_47)) begin	// @[generators/boom/src/main/scala/lsu/tlb.scala:96:18, :97:17, :124:29, :179:20, :198:70, :200:58, :206:{65,74}]
    end
    else	// @[generators/boom/src/main/scala/lsu/tlb.scala:124:29, :179:20, :198:70]
      sectored_entries_1_data_1 <= _sectored_entries_1_data_T;	// @[generators/boom/src/main/scala/lsu/tlb.scala:97:26, :124:29]
    if (~io_ptw_resp_valid | _GEN_34 | ~(_GEN_43 & _GEN_49)) begin	// @[generators/boom/src/main/scala/lsu/tlb.scala:96:18, :97:17, :124:29, :179:20, :198:70, :200:58, :206:{65,74}]
    end
    else	// @[generators/boom/src/main/scala/lsu/tlb.scala:124:29, :179:20, :198:70]
      sectored_entries_1_data_2 <= _sectored_entries_1_data_T;	// @[generators/boom/src/main/scala/lsu/tlb.scala:97:26, :124:29]
    if (~io_ptw_resp_valid | _GEN_34 | ~(_GEN_43 & (&(r_refill_tag[1:0])))) begin	// @[generators/boom/src/main/scala/lsu/tlb.scala:96:18, :97:17, :124:29, :132:25, :179:20, :198:70, :200:58, :206:{65,74}, generators/rocket-chip/src/main/scala/util/package.scala:155:13]
    end
    else	// @[generators/boom/src/main/scala/lsu/tlb.scala:124:29, :179:20, :198:70]
      sectored_entries_1_data_3 <= _sectored_entries_1_data_T;	// @[generators/boom/src/main/scala/lsu/tlb.scala:97:26, :124:29]
    sectored_entries_1_valid_0 <= ~_GEN_97 & (io_sfence_valid ? (io_sfence_bits_rs1 ? (_GEN_84 ? ~(sectored_entries_1_data_0[0] | _GEN_80) & _GEN_46 : ~_GEN_80 & _GEN_46) : io_sfence_bits_rs2 & sectored_entries_1_data_0[12] & _GEN_46) : _GEN_46);	// @[generators/boom/src/main/scala/lsu/tlb.scala:57:41, :100:40, :105:{36,60}, :109:{64,73}, :111:{44,48}, :117:22, :124:29, :179:20, :198:70, :338:19, :342:37, :343:42, :348:{28,45}]
    sectored_entries_1_valid_1 <= ~_GEN_97 & (io_sfence_valid ? (io_sfence_bits_rs1 ? (_GEN_84 ? ~(sectored_entries_1_data_1[0] | _GEN_81) & _GEN_48 : ~_GEN_81 & _GEN_48) : io_sfence_bits_rs2 & sectored_entries_1_data_1[12] & _GEN_48) : _GEN_48);	// @[generators/boom/src/main/scala/lsu/tlb.scala:57:41, :100:40, :105:{36,60}, :109:{64,73}, :111:{44,48}, :117:22, :124:29, :179:20, :198:70, :338:19, :342:37, :343:42, :348:{28,45}]
    sectored_entries_1_valid_2 <= ~_GEN_97 & (io_sfence_valid ? (io_sfence_bits_rs1 ? (_GEN_84 ? ~(sectored_entries_1_data_2[0] | _GEN_82) & _GEN_50 : ~_GEN_82 & _GEN_50) : io_sfence_bits_rs2 & sectored_entries_1_data_2[12] & _GEN_50) : _GEN_50);	// @[generators/boom/src/main/scala/lsu/tlb.scala:57:41, :100:40, :105:{36,60}, :109:{64,73}, :111:{44,48}, :117:22, :124:29, :179:20, :198:70, :338:19, :342:37, :343:42, :348:{28,45}]
    sectored_entries_1_valid_3 <= ~_GEN_97 & (io_sfence_valid ? (io_sfence_bits_rs1 ? (_GEN_84 ? ~(sectored_entries_1_data_3[0] | _GEN_83) & _GEN_51 : ~_GEN_83 & _GEN_51) : io_sfence_bits_rs2 & sectored_entries_1_data_3[12] & _GEN_51) : _GEN_51);	// @[generators/boom/src/main/scala/lsu/tlb.scala:57:41, :100:40, :105:{36,60}, :109:{64,73}, :111:{44,48}, :117:22, :124:29, :179:20, :198:70, :338:19, :342:37, :343:42, :348:{28,45}]
    if (_GEN_53) begin	// @[generators/boom/src/main/scala/lsu/tlb.scala:124:29, :179:20, :198:70]
    end
    else	// @[generators/boom/src/main/scala/lsu/tlb.scala:124:29, :179:20, :198:70]
      sectored_entries_2_tag <= r_refill_tag;	// @[generators/boom/src/main/scala/lsu/tlb.scala:124:29, :132:25]
    if (~io_ptw_resp_valid | _GEN_34 | ~(_GEN_52 & _GEN_54)) begin	// @[generators/boom/src/main/scala/lsu/tlb.scala:96:18, :97:17, :124:29, :179:20, :198:70, :200:58, :206:{65,74}]
    end
    else	// @[generators/boom/src/main/scala/lsu/tlb.scala:124:29, :179:20, :198:70]
      sectored_entries_2_data_0 <= _sectored_entries_2_data_T;	// @[generators/boom/src/main/scala/lsu/tlb.scala:97:26, :124:29]
    if (~io_ptw_resp_valid | _GEN_34 | ~(_GEN_52 & _GEN_56)) begin	// @[generators/boom/src/main/scala/lsu/tlb.scala:96:18, :97:17, :124:29, :179:20, :198:70, :200:58, :206:{65,74}]
    end
    else	// @[generators/boom/src/main/scala/lsu/tlb.scala:124:29, :179:20, :198:70]
      sectored_entries_2_data_1 <= _sectored_entries_2_data_T;	// @[generators/boom/src/main/scala/lsu/tlb.scala:97:26, :124:29]
    if (~io_ptw_resp_valid | _GEN_34 | ~(_GEN_52 & _GEN_58)) begin	// @[generators/boom/src/main/scala/lsu/tlb.scala:96:18, :97:17, :124:29, :179:20, :198:70, :200:58, :206:{65,74}]
    end
    else	// @[generators/boom/src/main/scala/lsu/tlb.scala:124:29, :179:20, :198:70]
      sectored_entries_2_data_2 <= _sectored_entries_2_data_T;	// @[generators/boom/src/main/scala/lsu/tlb.scala:97:26, :124:29]
    if (~io_ptw_resp_valid | _GEN_34 | ~(_GEN_52 & (&(r_refill_tag[1:0])))) begin	// @[generators/boom/src/main/scala/lsu/tlb.scala:96:18, :97:17, :124:29, :132:25, :179:20, :198:70, :200:58, :206:{65,74}, generators/rocket-chip/src/main/scala/util/package.scala:155:13]
    end
    else	// @[generators/boom/src/main/scala/lsu/tlb.scala:124:29, :179:20, :198:70]
      sectored_entries_2_data_3 <= _sectored_entries_2_data_T;	// @[generators/boom/src/main/scala/lsu/tlb.scala:97:26, :124:29]
    sectored_entries_2_valid_0 <= ~_GEN_97 & (io_sfence_valid ? (io_sfence_bits_rs1 ? (_GEN_90 ? ~(sectored_entries_2_data_0[0] | _GEN_86) & _GEN_55 : ~_GEN_86 & _GEN_55) : io_sfence_bits_rs2 & sectored_entries_2_data_0[12] & _GEN_55) : _GEN_55);	// @[generators/boom/src/main/scala/lsu/tlb.scala:57:41, :100:40, :105:{36,60}, :109:{64,73}, :111:{44,48}, :117:22, :124:29, :179:20, :198:70, :338:19, :342:37, :343:42, :348:{28,45}]
    sectored_entries_2_valid_1 <= ~_GEN_97 & (io_sfence_valid ? (io_sfence_bits_rs1 ? (_GEN_90 ? ~(sectored_entries_2_data_1[0] | _GEN_87) & _GEN_57 : ~_GEN_87 & _GEN_57) : io_sfence_bits_rs2 & sectored_entries_2_data_1[12] & _GEN_57) : _GEN_57);	// @[generators/boom/src/main/scala/lsu/tlb.scala:57:41, :100:40, :105:{36,60}, :109:{64,73}, :111:{44,48}, :117:22, :124:29, :179:20, :198:70, :338:19, :342:37, :343:42, :348:{28,45}]
    sectored_entries_2_valid_2 <= ~_GEN_97 & (io_sfence_valid ? (io_sfence_bits_rs1 ? (_GEN_90 ? ~(sectored_entries_2_data_2[0] | _GEN_88) & _GEN_59 : ~_GEN_88 & _GEN_59) : io_sfence_bits_rs2 & sectored_entries_2_data_2[12] & _GEN_59) : _GEN_59);	// @[generators/boom/src/main/scala/lsu/tlb.scala:57:41, :100:40, :105:{36,60}, :109:{64,73}, :111:{44,48}, :117:22, :124:29, :179:20, :198:70, :338:19, :342:37, :343:42, :348:{28,45}]
    sectored_entries_2_valid_3 <= ~_GEN_97 & (io_sfence_valid ? (io_sfence_bits_rs1 ? (_GEN_90 ? ~(sectored_entries_2_data_3[0] | _GEN_89) & _GEN_60 : ~_GEN_89 & _GEN_60) : io_sfence_bits_rs2 & sectored_entries_2_data_3[12] & _GEN_60) : _GEN_60);	// @[generators/boom/src/main/scala/lsu/tlb.scala:57:41, :100:40, :105:{36,60}, :109:{64,73}, :111:{44,48}, :117:22, :124:29, :179:20, :198:70, :338:19, :342:37, :343:42, :348:{28,45}]
    if (_GEN_61) begin	// @[generators/boom/src/main/scala/lsu/tlb.scala:124:29, :179:20, :198:70]
    end
    else	// @[generators/boom/src/main/scala/lsu/tlb.scala:124:29, :179:20, :198:70]
      sectored_entries_3_tag <= r_refill_tag;	// @[generators/boom/src/main/scala/lsu/tlb.scala:124:29, :132:25]
    if (~io_ptw_resp_valid | _GEN_34 | ~((&waddr) & _GEN_62)) begin	// @[generators/boom/src/main/scala/lsu/tlb.scala:96:18, :97:17, :124:29, :179:20, :198:70, :200:58, :205:22, :206:{65,74}]
    end
    else	// @[generators/boom/src/main/scala/lsu/tlb.scala:124:29, :179:20, :198:70]
      sectored_entries_3_data_0 <= _sectored_entries_3_data_T;	// @[generators/boom/src/main/scala/lsu/tlb.scala:97:26, :124:29]
    if (~io_ptw_resp_valid | _GEN_34 | ~((&waddr) & _GEN_64)) begin	// @[generators/boom/src/main/scala/lsu/tlb.scala:96:18, :97:17, :124:29, :179:20, :198:70, :200:58, :205:22, :206:{65,74}]
    end
    else	// @[generators/boom/src/main/scala/lsu/tlb.scala:124:29, :179:20, :198:70]
      sectored_entries_3_data_1 <= _sectored_entries_3_data_T;	// @[generators/boom/src/main/scala/lsu/tlb.scala:97:26, :124:29]
    if (~io_ptw_resp_valid | _GEN_34 | ~((&waddr) & _GEN_66)) begin	// @[generators/boom/src/main/scala/lsu/tlb.scala:96:18, :97:17, :124:29, :179:20, :198:70, :200:58, :205:22, :206:{65,74}]
    end
    else	// @[generators/boom/src/main/scala/lsu/tlb.scala:124:29, :179:20, :198:70]
      sectored_entries_3_data_2 <= _sectored_entries_3_data_T;	// @[generators/boom/src/main/scala/lsu/tlb.scala:97:26, :124:29]
    if (~io_ptw_resp_valid | _GEN_34 | ~((&waddr) & (&(r_refill_tag[1:0])))) begin	// @[generators/boom/src/main/scala/lsu/tlb.scala:96:18, :97:17, :124:29, :132:25, :179:20, :198:70, :200:58, :205:22, :206:{65,74}, generators/rocket-chip/src/main/scala/util/package.scala:155:13]
    end
    else	// @[generators/boom/src/main/scala/lsu/tlb.scala:124:29, :179:20, :198:70]
      sectored_entries_3_data_3 <= _sectored_entries_3_data_T;	// @[generators/boom/src/main/scala/lsu/tlb.scala:97:26, :124:29]
    sectored_entries_3_valid_0 <= ~_GEN_97 & (io_sfence_valid ? (io_sfence_bits_rs1 ? (_GEN_96 ? ~(sectored_entries_3_data_0[0] | _GEN_92) & _GEN_63 : ~_GEN_92 & _GEN_63) : io_sfence_bits_rs2 & sectored_entries_3_data_0[12] & _GEN_63) : _GEN_63);	// @[generators/boom/src/main/scala/lsu/tlb.scala:57:41, :100:40, :105:{36,60}, :109:{64,73}, :111:{44,48}, :117:22, :124:29, :179:20, :198:70, :338:19, :342:37, :343:42, :348:{28,45}]
    sectored_entries_3_valid_1 <= ~_GEN_97 & (io_sfence_valid ? (io_sfence_bits_rs1 ? (_GEN_96 ? ~(sectored_entries_3_data_1[0] | _GEN_93) & _GEN_65 : ~_GEN_93 & _GEN_65) : io_sfence_bits_rs2 & sectored_entries_3_data_1[12] & _GEN_65) : _GEN_65);	// @[generators/boom/src/main/scala/lsu/tlb.scala:57:41, :100:40, :105:{36,60}, :109:{64,73}, :111:{44,48}, :117:22, :124:29, :179:20, :198:70, :338:19, :342:37, :343:42, :348:{28,45}]
    sectored_entries_3_valid_2 <= ~_GEN_97 & (io_sfence_valid ? (io_sfence_bits_rs1 ? (_GEN_96 ? ~(sectored_entries_3_data_2[0] | _GEN_94) & _GEN_67 : ~_GEN_94 & _GEN_67) : io_sfence_bits_rs2 & sectored_entries_3_data_2[12] & _GEN_67) : _GEN_67);	// @[generators/boom/src/main/scala/lsu/tlb.scala:57:41, :100:40, :105:{36,60}, :109:{64,73}, :111:{44,48}, :117:22, :124:29, :179:20, :198:70, :338:19, :342:37, :343:42, :348:{28,45}]
    sectored_entries_3_valid_3 <= ~_GEN_97 & (io_sfence_valid ? (io_sfence_bits_rs1 ? (_GEN_96 ? ~(sectored_entries_3_data_3[0] | _GEN_95) & _GEN_68 : ~_GEN_95 & _GEN_68) : io_sfence_bits_rs2 & sectored_entries_3_data_3[12] & _GEN_68) : _GEN_68);	// @[generators/boom/src/main/scala/lsu/tlb.scala:57:41, :100:40, :105:{36,60}, :109:{64,73}, :111:{44,48}, :117:22, :124:29, :179:20, :198:70, :338:19, :342:37, :343:42, :348:{28,45}]
    if (_GEN_25) begin	// @[generators/boom/src/main/scala/lsu/tlb.scala:125:30, :179:20, :198:70]
      superpage_entries_0_level <= {1'h0, io_ptw_resp_bits_level[0]};	// @[generators/boom/src/main/scala/lsu/tlb.scala:19:14, :93:18, :125:30, generators/rocket-chip/src/main/scala/util/package.scala:155:13]
      superpage_entries_0_tag <= r_refill_tag;	// @[generators/boom/src/main/scala/lsu/tlb.scala:125:30, :132:25]
      superpage_entries_0_data_0 <= {io_ptw_resp_bits_pte_ppn[19:0], io_ptw_resp_bits_pte_u, io_ptw_resp_bits_pte_g, io_ptw_resp_bits_ae_final, newEntry_sw, newEntry_sx, newEntry_sr, newEntry_pw, newEntry_px, newEntry_pr, newEntry_pal, newEntry_paa, newEntry_eff, newEntry_c, 1'h0};	// @[generators/boom/src/main/scala/lsu/tlb.scala:19:14, :97:26, :125:30, :161:22, :164:60, :165:64, :168:59, :182:18, generators/rocket-chip/src/main/scala/rocket/PTW.scala:149:35, :151:40, :153:35]
    end
    superpage_entries_0_valid_0 <= ~_GEN_97 & (io_sfence_valid ? (io_sfence_bits_rs1 ? ~(superpage_entries_0_valid_0 & superpage_entries_0_tag[26:18] == io_req_0_bits_vaddr[38:30] & (ignore_1 | superpage_entries_0_tag[17:9] == io_req_0_bits_vaddr[29:21])) & _GEN_26 : io_sfence_bits_rs2 & superpage_entries_0_data_0[12] & _GEN_26) : _GEN_26);	// @[generators/boom/src/main/scala/lsu/tlb.scala:57:41, :68:30, :69:{31,42,48,79,86}, :100:40, :103:26, :117:22, :125:30, :179:20, :198:70, :338:19, :342:37, :343:42, :348:{28,45}]
    if (_GEN_27) begin	// @[generators/boom/src/main/scala/lsu/tlb.scala:125:30, :179:20, :198:70]
      superpage_entries_1_level <= {1'h0, io_ptw_resp_bits_level[0]};	// @[generators/boom/src/main/scala/lsu/tlb.scala:19:14, :93:18, :125:30, generators/rocket-chip/src/main/scala/util/package.scala:155:13]
      superpage_entries_1_tag <= r_refill_tag;	// @[generators/boom/src/main/scala/lsu/tlb.scala:125:30, :132:25]
      superpage_entries_1_data_0 <= {io_ptw_resp_bits_pte_ppn[19:0], io_ptw_resp_bits_pte_u, io_ptw_resp_bits_pte_g, io_ptw_resp_bits_ae_final, newEntry_sw, newEntry_sx, newEntry_sr, newEntry_pw, newEntry_px, newEntry_pr, newEntry_pal, newEntry_paa, newEntry_eff, newEntry_c, 1'h0};	// @[generators/boom/src/main/scala/lsu/tlb.scala:19:14, :97:26, :125:30, :161:22, :164:60, :165:64, :168:59, :182:18, generators/rocket-chip/src/main/scala/rocket/PTW.scala:149:35, :151:40, :153:35]
    end
    superpage_entries_1_valid_0 <= ~_GEN_97 & (io_sfence_valid ? (io_sfence_bits_rs1 ? ~(superpage_entries_1_valid_0 & superpage_entries_1_tag[26:18] == io_req_0_bits_vaddr[38:30] & (ignore_4 | superpage_entries_1_tag[17:9] == io_req_0_bits_vaddr[29:21])) & _GEN_28 : io_sfence_bits_rs2 & superpage_entries_1_data_0[12] & _GEN_28) : _GEN_28);	// @[generators/boom/src/main/scala/lsu/tlb.scala:57:41, :68:30, :69:{31,42,48,79,86}, :100:40, :103:26, :117:22, :125:30, :179:20, :198:70, :338:19, :342:37, :343:42, :348:{28,45}]
    if (_GEN_29) begin	// @[generators/boom/src/main/scala/lsu/tlb.scala:125:30, :179:20, :198:70]
      superpage_entries_2_level <= {1'h0, io_ptw_resp_bits_level[0]};	// @[generators/boom/src/main/scala/lsu/tlb.scala:19:14, :93:18, :125:30, generators/rocket-chip/src/main/scala/util/package.scala:155:13]
      superpage_entries_2_tag <= r_refill_tag;	// @[generators/boom/src/main/scala/lsu/tlb.scala:125:30, :132:25]
      superpage_entries_2_data_0 <= {io_ptw_resp_bits_pte_ppn[19:0], io_ptw_resp_bits_pte_u, io_ptw_resp_bits_pte_g, io_ptw_resp_bits_ae_final, newEntry_sw, newEntry_sx, newEntry_sr, newEntry_pw, newEntry_px, newEntry_pr, newEntry_pal, newEntry_paa, newEntry_eff, newEntry_c, 1'h0};	// @[generators/boom/src/main/scala/lsu/tlb.scala:19:14, :97:26, :125:30, :161:22, :164:60, :165:64, :168:59, :182:18, generators/rocket-chip/src/main/scala/rocket/PTW.scala:149:35, :151:40, :153:35]
    end
    superpage_entries_2_valid_0 <= ~_GEN_97 & (io_sfence_valid ? (io_sfence_bits_rs1 ? ~(superpage_entries_2_valid_0 & superpage_entries_2_tag[26:18] == io_req_0_bits_vaddr[38:30] & (ignore_7 | superpage_entries_2_tag[17:9] == io_req_0_bits_vaddr[29:21])) & _GEN_30 : io_sfence_bits_rs2 & superpage_entries_2_data_0[12] & _GEN_30) : _GEN_30);	// @[generators/boom/src/main/scala/lsu/tlb.scala:57:41, :68:30, :69:{31,42,48,79,86}, :100:40, :103:26, :117:22, :125:30, :179:20, :198:70, :338:19, :342:37, :343:42, :348:{28,45}]
    if (_GEN_31) begin	// @[generators/boom/src/main/scala/lsu/tlb.scala:125:30, :179:20, :198:70]
      superpage_entries_3_level <= {1'h0, io_ptw_resp_bits_level[0]};	// @[generators/boom/src/main/scala/lsu/tlb.scala:19:14, :93:18, :125:30, generators/rocket-chip/src/main/scala/util/package.scala:155:13]
      superpage_entries_3_tag <= r_refill_tag;	// @[generators/boom/src/main/scala/lsu/tlb.scala:125:30, :132:25]
      superpage_entries_3_data_0 <= {io_ptw_resp_bits_pte_ppn[19:0], io_ptw_resp_bits_pte_u, io_ptw_resp_bits_pte_g, io_ptw_resp_bits_ae_final, newEntry_sw, newEntry_sx, newEntry_sr, newEntry_pw, newEntry_px, newEntry_pr, newEntry_pal, newEntry_paa, newEntry_eff, newEntry_c, 1'h0};	// @[generators/boom/src/main/scala/lsu/tlb.scala:19:14, :97:26, :125:30, :161:22, :164:60, :165:64, :168:59, :182:18, generators/rocket-chip/src/main/scala/rocket/PTW.scala:149:35, :151:40, :153:35]
    end
    superpage_entries_3_valid_0 <= ~_GEN_97 & (io_sfence_valid ? (io_sfence_bits_rs1 ? ~(superpage_entries_3_valid_0 & superpage_entries_3_tag[26:18] == io_req_0_bits_vaddr[38:30] & (ignore_10 | superpage_entries_3_tag[17:9] == io_req_0_bits_vaddr[29:21])) & _GEN_32 : io_sfence_bits_rs2 & superpage_entries_3_data_0[12] & _GEN_32) : _GEN_32);	// @[generators/boom/src/main/scala/lsu/tlb.scala:57:41, :68:30, :69:{31,42,48,79,86}, :100:40, :103:26, :117:22, :125:30, :179:20, :198:70, :338:19, :342:37, :343:42, :348:{28,45}]
    if (_GEN_23) begin	// @[generators/boom/src/main/scala/lsu/tlb.scala:92:16, :126:56, :179:20, :198:70]
      special_entry_level <= io_ptw_resp_bits_level;	// @[generators/boom/src/main/scala/lsu/tlb.scala:126:56]
      special_entry_tag <= r_refill_tag;	// @[generators/boom/src/main/scala/lsu/tlb.scala:126:56, :132:25]
      special_entry_data_0 <= {io_ptw_resp_bits_pte_ppn[19:0], io_ptw_resp_bits_pte_u, io_ptw_resp_bits_pte_g, io_ptw_resp_bits_ae_final, newEntry_sw, newEntry_sx, newEntry_sr, newEntry_pw, newEntry_px, newEntry_pr, newEntry_pal, newEntry_paa, newEntry_eff, newEntry_c, 1'h0};	// @[generators/boom/src/main/scala/lsu/tlb.scala:19:14, :97:26, :126:56, :161:22, :164:60, :165:64, :168:59, :182:18, generators/rocket-chip/src/main/scala/rocket/PTW.scala:149:35, :151:40, :153:35]
    end
    special_entry_valid_0 <= ~_GEN_97 & (io_sfence_valid ? (io_sfence_bits_rs1 ? ~(special_entry_valid_0 & special_entry_tag[26:18] == io_req_0_bits_vaddr[38:30] & (ignore_13 | special_entry_tag[17:9] == io_req_0_bits_vaddr[29:21]) & (~(special_entry_level[1]) | special_entry_tag[8:0] == io_req_0_bits_vaddr[20:12])) & _GEN_24 : io_sfence_bits_rs2 & special_entry_data_0[12] & _GEN_24) : _GEN_24);	// @[generators/boom/src/main/scala/lsu/tlb.scala:57:41, :69:{31,42,48,79,86}, :82:31, :96:18, :100:40, :103:26, :117:22, :126:56, :179:20, :198:70, :338:19, :342:37, :343:42, :348:{28,45}]
    if (_GEN_69) begin	// @[generators/boom/src/main/scala/lsu/tlb.scala:316:43]
      r_refill_tag <= io_req_0_bits_vaddr[38:12];	// @[generators/boom/src/main/scala/lsu/tlb.scala:132:25, :144:47]
      r_superpage_repl_addr <= (&{superpage_entries_3_valid_0, superpage_entries_2_valid_0, superpage_entries_1_valid_0, superpage_entries_0_valid_0}) ? {state_reg_1[2], state_reg_1[2] ? state_reg_1[1] : state_reg_1[0]} : _r_superpage_repl_addr_T_5[0] ? 2'h0 : _r_superpage_repl_addr_T_5[1] ? 2'h1 : {1'h1, ~(_r_superpage_repl_addr_T_5[2])};	// @[generators/boom/src/main/scala/lsu/tlb.scala:19:14, :125:30, :131:22, :133:34, :355:{8,16,43}, generators/rocket-chip/src/main/scala/util/Replacement.scala:168:70, :243:38, :245:38, :249:12, :250:16, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :37:27, :155:13, src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/chisel3/util/OneHot.scala:48:45]
      r_sectored_repl_addr <= (&{_r_sectored_repl_addr_valids_T_9 | sectored_entries_3_valid_2 | sectored_entries_3_valid_3, _r_sectored_repl_addr_valids_T_8, _r_sectored_repl_addr_valids_T_5, _r_sectored_repl_addr_valids_T_2}) ? {state_reg[2], state_reg[2] ? state_reg[1] : state_reg[0]} : _r_sectored_repl_addr_T_5[0] ? 2'h0 : _r_sectored_repl_addr_T_5[1] ? 2'h1 : {1'h1, ~(_r_sectored_repl_addr_T_5[2])};	// @[generators/boom/src/main/scala/lsu/tlb.scala:19:14, :124:29, :131:22, :134:33, :355:{8,16,43}, generators/rocket-chip/src/main/scala/util/Replacement.scala:168:70, :243:38, :245:38, :249:12, :250:16, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :37:27, :73:59, :155:13, src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/chisel3/util/OneHot.scala:48:45]
      r_sectored_hit_addr <= {|{sector_hits_0_3, sector_hits_0_2}, sector_hits_0_3 | sector_hits_0_1};	// @[generators/boom/src/main/scala/lsu/tlb.scala:61:42, :135:32, src/main/scala/chisel3/util/OneHot.scala:30:18, :32:{10,14,28}]
      r_sectored_hit <= sector_hits_0_0 | sector_hits_0_1 | sector_hits_0_2 | sector_hits_0_3;	// @[generators/boom/src/main/scala/lsu/tlb.scala:61:42, :136:27, generators/rocket-chip/src/main/scala/util/package.scala:73:59]
    end
    if (reset) begin
      state <= 2'h0;	// @[generators/boom/src/main/scala/lsu/tlb.scala:131:22]
      state_reg <= 3'h0;	// @[generators/rocket-chip/src/main/scala/util/Replacement.scala:168:70]
      state_reg_1 <= 3'h0;	// @[generators/rocket-chip/src/main/scala/util/Replacement.scala:168:70]
    end
    else begin
      if (io_ptw_resp_valid)	// @[generators/boom/src/main/scala/lsu/tlb.scala:19:14]
        state <= 2'h0;	// @[generators/boom/src/main/scala/lsu/tlb.scala:131:22]
      else if (state == 2'h2 & io_sfence_valid)	// @[generators/boom/src/main/scala/lsu/tlb.scala:82:31, :131:22, :331:{17,28}]
        state <= 2'h3;	// @[generators/boom/src/main/scala/lsu/tlb.scala:131:22, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
      else if (_io_ptw_req_valid_T) begin	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47]
        if (io_kill)	// @[generators/boom/src/main/scala/lsu/tlb.scala:19:14]
          state <= 2'h0;	// @[generators/boom/src/main/scala/lsu/tlb.scala:131:22]
        else if (io_ptw_req_ready)	// @[generators/boom/src/main/scala/lsu/tlb.scala:19:14]
          state <= {1'h1, io_sfence_valid};	// @[generators/boom/src/main/scala/lsu/tlb.scala:19:14, :131:22, :328:45]
        else if (io_sfence_valid)	// @[generators/boom/src/main/scala/lsu/tlb.scala:19:14]
          state <= 2'h0;	// @[generators/boom/src/main/scala/lsu/tlb.scala:131:22]
        else if (_GEN_69)	// @[generators/boom/src/main/scala/lsu/tlb.scala:316:43]
          state <= 2'h1;	// @[generators/boom/src/main/scala/lsu/tlb.scala:131:22, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
      end
      else if (_GEN_69)	// @[generators/boom/src/main/scala/lsu/tlb.scala:316:43]
        state <= 2'h1;	// @[generators/boom/src/main/scala/lsu/tlb.scala:131:22, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
      if (_GEN_22 & (sector_hits_0_0 | sector_hits_0_1 | sector_hits_0_2 | sector_hits_0_3))	// @[generators/boom/src/main/scala/lsu/tlb.scala:61:42, :277:{27,45}, :278:33, generators/rocket-chip/src/main/scala/util/Replacement.scala:168:70, :172:15, generators/rocket-chip/src/main/scala/util/package.scala:73:59]
        state_reg <= {~(|hi_1), (|hi_1) ? ~_state_reg_T_5 : state_reg[1], (|hi_1) ? state_reg[0] : ~_state_reg_T_5};	// @[generators/rocket-chip/src/main/scala/util/Replacement.scala:168:70, :196:33, :198:38, :202:12, :203:16, :206:16, :218:7, generators/rocket-chip/src/main/scala/util/package.scala:155:13, src/main/scala/chisel3/util/OneHot.scala:30:18, :32:{14,28}]
      if (_GEN_22 & (superpage_entries_0_valid_0 & superpage_entries_0_tag[26:18] == io_req_0_bits_vaddr[38:30] & (ignore_1 | superpage_entries_0_tag[17:9] == io_req_0_bits_vaddr[29:21]) | superpage_hits_0_1 | superpage_hits_0_2 | superpage_hits_0_3))	// @[generators/boom/src/main/scala/lsu/tlb.scala:68:30, :69:{31,42,48,79,86}, :125:30, :277:{27,45}, :279:36, generators/rocket-chip/src/main/scala/util/Replacement.scala:168:70, :172:15, generators/rocket-chip/src/main/scala/util/package.scala:73:59]
        state_reg_1 <= {~(|hi_3), (|hi_3) ? ~_state_reg_T_14 : state_reg_1[1], (|hi_3) ? state_reg_1[0] : ~_state_reg_T_14};	// @[generators/rocket-chip/src/main/scala/util/Replacement.scala:168:70, :196:33, :198:38, :202:12, :203:16, :206:16, :218:7, generators/rocket-chip/src/main/scala/util/package.scala:155:13, src/main/scala/chisel3/util/OneHot.scala:30:18, :32:{14,28}]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:32];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [5:0] i = 6'h0; i < 6'h21; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        sectored_entries_0_tag = _RANDOM[6'h0][28:2];	// @[generators/boom/src/main/scala/lsu/tlb.scala:124:29]
        sectored_entries_0_data_0 = {_RANDOM[6'h0][31:29], _RANDOM[6'h1][30:0]};	// @[generators/boom/src/main/scala/lsu/tlb.scala:124:29]
        sectored_entries_0_data_1 = {_RANDOM[6'h1][31], _RANDOM[6'h2], _RANDOM[6'h3][0]};	// @[generators/boom/src/main/scala/lsu/tlb.scala:124:29]
        sectored_entries_0_data_2 = {_RANDOM[6'h3][31:1], _RANDOM[6'h4][2:0]};	// @[generators/boom/src/main/scala/lsu/tlb.scala:124:29]
        sectored_entries_0_data_3 = {_RANDOM[6'h4][31:3], _RANDOM[6'h5][4:0]};	// @[generators/boom/src/main/scala/lsu/tlb.scala:124:29]
        sectored_entries_0_valid_0 = _RANDOM[6'h5][5];	// @[generators/boom/src/main/scala/lsu/tlb.scala:124:29]
        sectored_entries_0_valid_1 = _RANDOM[6'h5][6];	// @[generators/boom/src/main/scala/lsu/tlb.scala:124:29]
        sectored_entries_0_valid_2 = _RANDOM[6'h5][7];	// @[generators/boom/src/main/scala/lsu/tlb.scala:124:29]
        sectored_entries_0_valid_3 = _RANDOM[6'h5][8];	// @[generators/boom/src/main/scala/lsu/tlb.scala:124:29]
        sectored_entries_1_tag = {_RANDOM[6'h5][31:11], _RANDOM[6'h6][5:0]};	// @[generators/boom/src/main/scala/lsu/tlb.scala:124:29]
        sectored_entries_1_data_0 = {_RANDOM[6'h6][31:6], _RANDOM[6'h7][7:0]};	// @[generators/boom/src/main/scala/lsu/tlb.scala:124:29]
        sectored_entries_1_data_1 = {_RANDOM[6'h7][31:8], _RANDOM[6'h8][9:0]};	// @[generators/boom/src/main/scala/lsu/tlb.scala:124:29]
        sectored_entries_1_data_2 = {_RANDOM[6'h8][31:10], _RANDOM[6'h9][11:0]};	// @[generators/boom/src/main/scala/lsu/tlb.scala:124:29]
        sectored_entries_1_data_3 = {_RANDOM[6'h9][31:12], _RANDOM[6'hA][13:0]};	// @[generators/boom/src/main/scala/lsu/tlb.scala:124:29]
        sectored_entries_1_valid_0 = _RANDOM[6'hA][14];	// @[generators/boom/src/main/scala/lsu/tlb.scala:124:29]
        sectored_entries_1_valid_1 = _RANDOM[6'hA][15];	// @[generators/boom/src/main/scala/lsu/tlb.scala:124:29]
        sectored_entries_1_valid_2 = _RANDOM[6'hA][16];	// @[generators/boom/src/main/scala/lsu/tlb.scala:124:29]
        sectored_entries_1_valid_3 = _RANDOM[6'hA][17];	// @[generators/boom/src/main/scala/lsu/tlb.scala:124:29]
        sectored_entries_2_tag = {_RANDOM[6'hA][31:20], _RANDOM[6'hB][14:0]};	// @[generators/boom/src/main/scala/lsu/tlb.scala:124:29]
        sectored_entries_2_data_0 = {_RANDOM[6'hB][31:15], _RANDOM[6'hC][16:0]};	// @[generators/boom/src/main/scala/lsu/tlb.scala:124:29]
        sectored_entries_2_data_1 = {_RANDOM[6'hC][31:17], _RANDOM[6'hD][18:0]};	// @[generators/boom/src/main/scala/lsu/tlb.scala:124:29]
        sectored_entries_2_data_2 = {_RANDOM[6'hD][31:19], _RANDOM[6'hE][20:0]};	// @[generators/boom/src/main/scala/lsu/tlb.scala:124:29]
        sectored_entries_2_data_3 = {_RANDOM[6'hE][31:21], _RANDOM[6'hF][22:0]};	// @[generators/boom/src/main/scala/lsu/tlb.scala:124:29]
        sectored_entries_2_valid_0 = _RANDOM[6'hF][23];	// @[generators/boom/src/main/scala/lsu/tlb.scala:124:29]
        sectored_entries_2_valid_1 = _RANDOM[6'hF][24];	// @[generators/boom/src/main/scala/lsu/tlb.scala:124:29]
        sectored_entries_2_valid_2 = _RANDOM[6'hF][25];	// @[generators/boom/src/main/scala/lsu/tlb.scala:124:29]
        sectored_entries_2_valid_3 = _RANDOM[6'hF][26];	// @[generators/boom/src/main/scala/lsu/tlb.scala:124:29]
        sectored_entries_3_tag = {_RANDOM[6'hF][31:29], _RANDOM[6'h10][23:0]};	// @[generators/boom/src/main/scala/lsu/tlb.scala:124:29]
        sectored_entries_3_data_0 = {_RANDOM[6'h10][31:24], _RANDOM[6'h11][25:0]};	// @[generators/boom/src/main/scala/lsu/tlb.scala:124:29]
        sectored_entries_3_data_1 = {_RANDOM[6'h11][31:26], _RANDOM[6'h12][27:0]};	// @[generators/boom/src/main/scala/lsu/tlb.scala:124:29]
        sectored_entries_3_data_2 = {_RANDOM[6'h12][31:28], _RANDOM[6'h13][29:0]};	// @[generators/boom/src/main/scala/lsu/tlb.scala:124:29]
        sectored_entries_3_data_3 = {_RANDOM[6'h13][31:30], _RANDOM[6'h14]};	// @[generators/boom/src/main/scala/lsu/tlb.scala:124:29]
        sectored_entries_3_valid_0 = _RANDOM[6'h15][0];	// @[generators/boom/src/main/scala/lsu/tlb.scala:124:29]
        sectored_entries_3_valid_1 = _RANDOM[6'h15][1];	// @[generators/boom/src/main/scala/lsu/tlb.scala:124:29]
        sectored_entries_3_valid_2 = _RANDOM[6'h15][2];	// @[generators/boom/src/main/scala/lsu/tlb.scala:124:29]
        sectored_entries_3_valid_3 = _RANDOM[6'h15][3];	// @[generators/boom/src/main/scala/lsu/tlb.scala:124:29]
        superpage_entries_0_level = _RANDOM[6'h15][5:4];	// @[generators/boom/src/main/scala/lsu/tlb.scala:124:29, :125:30]
        superpage_entries_0_tag = {_RANDOM[6'h15][31:6], _RANDOM[6'h16][0]};	// @[generators/boom/src/main/scala/lsu/tlb.scala:124:29, :125:30]
        superpage_entries_0_data_0 = {_RANDOM[6'h16][31:1], _RANDOM[6'h17][2:0]};	// @[generators/boom/src/main/scala/lsu/tlb.scala:125:30]
        superpage_entries_0_valid_0 = _RANDOM[6'h17][3];	// @[generators/boom/src/main/scala/lsu/tlb.scala:125:30]
        superpage_entries_1_level = _RANDOM[6'h17][5:4];	// @[generators/boom/src/main/scala/lsu/tlb.scala:125:30]
        superpage_entries_1_tag = {_RANDOM[6'h17][31:6], _RANDOM[6'h18][0]};	// @[generators/boom/src/main/scala/lsu/tlb.scala:125:30]
        superpage_entries_1_data_0 = {_RANDOM[6'h18][31:1], _RANDOM[6'h19][2:0]};	// @[generators/boom/src/main/scala/lsu/tlb.scala:125:30]
        superpage_entries_1_valid_0 = _RANDOM[6'h19][3];	// @[generators/boom/src/main/scala/lsu/tlb.scala:125:30]
        superpage_entries_2_level = _RANDOM[6'h19][5:4];	// @[generators/boom/src/main/scala/lsu/tlb.scala:125:30]
        superpage_entries_2_tag = {_RANDOM[6'h19][31:6], _RANDOM[6'h1A][0]};	// @[generators/boom/src/main/scala/lsu/tlb.scala:125:30]
        superpage_entries_2_data_0 = {_RANDOM[6'h1A][31:1], _RANDOM[6'h1B][2:0]};	// @[generators/boom/src/main/scala/lsu/tlb.scala:125:30]
        superpage_entries_2_valid_0 = _RANDOM[6'h1B][3];	// @[generators/boom/src/main/scala/lsu/tlb.scala:125:30]
        superpage_entries_3_level = _RANDOM[6'h1B][5:4];	// @[generators/boom/src/main/scala/lsu/tlb.scala:125:30]
        superpage_entries_3_tag = {_RANDOM[6'h1B][31:6], _RANDOM[6'h1C][0]};	// @[generators/boom/src/main/scala/lsu/tlb.scala:125:30]
        superpage_entries_3_data_0 = {_RANDOM[6'h1C][31:1], _RANDOM[6'h1D][2:0]};	// @[generators/boom/src/main/scala/lsu/tlb.scala:125:30]
        superpage_entries_3_valid_0 = _RANDOM[6'h1D][3];	// @[generators/boom/src/main/scala/lsu/tlb.scala:125:30]
        special_entry_level = _RANDOM[6'h1D][5:4];	// @[generators/boom/src/main/scala/lsu/tlb.scala:125:30, :126:56]
        special_entry_tag = {_RANDOM[6'h1D][31:6], _RANDOM[6'h1E][0]};	// @[generators/boom/src/main/scala/lsu/tlb.scala:125:30, :126:56]
        special_entry_data_0 = {_RANDOM[6'h1E][31:1], _RANDOM[6'h1F][2:0]};	// @[generators/boom/src/main/scala/lsu/tlb.scala:126:56]
        special_entry_valid_0 = _RANDOM[6'h1F][3];	// @[generators/boom/src/main/scala/lsu/tlb.scala:126:56]
        state = _RANDOM[6'h1F][5:4];	// @[generators/boom/src/main/scala/lsu/tlb.scala:126:56, :131:22]
        r_refill_tag = {_RANDOM[6'h1F][31:6], _RANDOM[6'h20][0]};	// @[generators/boom/src/main/scala/lsu/tlb.scala:126:56, :132:25]
        r_superpage_repl_addr = _RANDOM[6'h20][2:1];	// @[generators/boom/src/main/scala/lsu/tlb.scala:132:25, :133:34]
        r_sectored_repl_addr = _RANDOM[6'h20][4:3];	// @[generators/boom/src/main/scala/lsu/tlb.scala:132:25, :134:33]
        r_sectored_hit_addr = _RANDOM[6'h20][6:5];	// @[generators/boom/src/main/scala/lsu/tlb.scala:132:25, :135:32]
        r_sectored_hit = _RANDOM[6'h20][7];	// @[generators/boom/src/main/scala/lsu/tlb.scala:132:25, :136:27]
        state_reg = _RANDOM[6'h20][10:8];	// @[generators/boom/src/main/scala/lsu/tlb.scala:132:25, generators/rocket-chip/src/main/scala/util/Replacement.scala:168:70]
        state_reg_1 = _RANDOM[6'h20][13:11];	// @[generators/boom/src/main/scala/lsu/tlb.scala:132:25, generators/rocket-chip/src/main/scala/util/Replacement.scala:168:70]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  OptimizationBarrier_14 mpu_ppn_data_barrier (	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
    .io_x_ppn (special_entry_data_0[33:14]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :126:56]
    .io_x_u   (special_entry_data_0[13]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :126:56]
    .io_x_ae  (special_entry_data_0[11]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :126:56]
    .io_x_sw  (special_entry_data_0[10]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :126:56]
    .io_x_sx  (special_entry_data_0[9]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :126:56]
    .io_x_sr  (special_entry_data_0[8]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :126:56]
    .io_x_pw  (special_entry_data_0[7]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :126:56]
    .io_x_pr  (special_entry_data_0[5]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :126:56]
    .io_x_pal (special_entry_data_0[4]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :126:56]
    .io_x_paa (special_entry_data_0[3]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :126:56]
    .io_x_eff (special_entry_data_0[2]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :126:56]
    .io_x_c   (special_entry_data_0[1]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :126:56]
    .io_y_ppn (_mpu_ppn_data_barrier_io_y_ppn),
    .io_y_u   (/* unused */),
    .io_y_ae  (/* unused */),
    .io_y_sw  (/* unused */),
    .io_y_sx  (/* unused */),
    .io_y_sr  (/* unused */),
    .io_y_pw  (/* unused */),
    .io_y_pr  (/* unused */),
    .io_y_pal (/* unused */),
    .io_y_paa (/* unused */),
    .io_y_eff (/* unused */),
    .io_y_c   (/* unused */)
  );
  PMPChecker_1 pmp_0 (	// @[generators/boom/src/main/scala/lsu/tlb.scala:152:40]
    .io_prv         (io_ptw_resp_valid | io_req_0_bits_passthrough ? 2'h1 : io_ptw_status_dprv),	// @[generators/boom/src/main/scala/lsu/tlb.scala:157:{25,50}, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
    .io_pmp_0_cfg_l (io_ptw_pmp_0_cfg_l),
    .io_pmp_0_cfg_a (io_ptw_pmp_0_cfg_a),
    .io_pmp_0_cfg_x (io_ptw_pmp_0_cfg_x),
    .io_pmp_0_cfg_w (io_ptw_pmp_0_cfg_w),
    .io_pmp_0_cfg_r (io_ptw_pmp_0_cfg_r),
    .io_pmp_0_addr  (io_ptw_pmp_0_addr),
    .io_pmp_0_mask  (io_ptw_pmp_0_mask),
    .io_pmp_1_cfg_l (io_ptw_pmp_1_cfg_l),
    .io_pmp_1_cfg_a (io_ptw_pmp_1_cfg_a),
    .io_pmp_1_cfg_x (io_ptw_pmp_1_cfg_x),
    .io_pmp_1_cfg_w (io_ptw_pmp_1_cfg_w),
    .io_pmp_1_cfg_r (io_ptw_pmp_1_cfg_r),
    .io_pmp_1_addr  (io_ptw_pmp_1_addr),
    .io_pmp_1_mask  (io_ptw_pmp_1_mask),
    .io_pmp_2_cfg_l (io_ptw_pmp_2_cfg_l),
    .io_pmp_2_cfg_a (io_ptw_pmp_2_cfg_a),
    .io_pmp_2_cfg_x (io_ptw_pmp_2_cfg_x),
    .io_pmp_2_cfg_w (io_ptw_pmp_2_cfg_w),
    .io_pmp_2_cfg_r (io_ptw_pmp_2_cfg_r),
    .io_pmp_2_addr  (io_ptw_pmp_2_addr),
    .io_pmp_2_mask  (io_ptw_pmp_2_mask),
    .io_pmp_3_cfg_l (io_ptw_pmp_3_cfg_l),
    .io_pmp_3_cfg_a (io_ptw_pmp_3_cfg_a),
    .io_pmp_3_cfg_x (io_ptw_pmp_3_cfg_x),
    .io_pmp_3_cfg_w (io_ptw_pmp_3_cfg_w),
    .io_pmp_3_cfg_r (io_ptw_pmp_3_cfg_r),
    .io_pmp_3_addr  (io_ptw_pmp_3_addr),
    .io_pmp_3_mask  (io_ptw_pmp_3_mask),
    .io_pmp_4_cfg_l (io_ptw_pmp_4_cfg_l),
    .io_pmp_4_cfg_a (io_ptw_pmp_4_cfg_a),
    .io_pmp_4_cfg_x (io_ptw_pmp_4_cfg_x),
    .io_pmp_4_cfg_w (io_ptw_pmp_4_cfg_w),
    .io_pmp_4_cfg_r (io_ptw_pmp_4_cfg_r),
    .io_pmp_4_addr  (io_ptw_pmp_4_addr),
    .io_pmp_4_mask  (io_ptw_pmp_4_mask),
    .io_pmp_5_cfg_l (io_ptw_pmp_5_cfg_l),
    .io_pmp_5_cfg_a (io_ptw_pmp_5_cfg_a),
    .io_pmp_5_cfg_x (io_ptw_pmp_5_cfg_x),
    .io_pmp_5_cfg_w (io_ptw_pmp_5_cfg_w),
    .io_pmp_5_cfg_r (io_ptw_pmp_5_cfg_r),
    .io_pmp_5_addr  (io_ptw_pmp_5_addr),
    .io_pmp_5_mask  (io_ptw_pmp_5_mask),
    .io_pmp_6_cfg_l (io_ptw_pmp_6_cfg_l),
    .io_pmp_6_cfg_a (io_ptw_pmp_6_cfg_a),
    .io_pmp_6_cfg_x (io_ptw_pmp_6_cfg_x),
    .io_pmp_6_cfg_w (io_ptw_pmp_6_cfg_w),
    .io_pmp_6_cfg_r (io_ptw_pmp_6_cfg_r),
    .io_pmp_6_addr  (io_ptw_pmp_6_addr),
    .io_pmp_6_mask  (io_ptw_pmp_6_mask),
    .io_pmp_7_cfg_l (io_ptw_pmp_7_cfg_l),
    .io_pmp_7_cfg_a (io_ptw_pmp_7_cfg_a),
    .io_pmp_7_cfg_x (io_ptw_pmp_7_cfg_x),
    .io_pmp_7_cfg_w (io_ptw_pmp_7_cfg_w),
    .io_pmp_7_cfg_r (io_ptw_pmp_7_cfg_r),
    .io_pmp_7_addr  (io_ptw_pmp_7_addr),
    .io_pmp_7_mask  (io_ptw_pmp_7_mask),
    .io_addr        ({mpu_ppn_0[19:0], io_req_0_bits_vaddr[11:0]}),	// @[generators/boom/src/main/scala/lsu/tlb.scala:149:20, :151:72, :154:20]
    .io_size        (io_req_0_bits_size),
    .io_r           (_pmp_0_io_r),
    .io_w           (_pmp_0_io_w),
    .io_x           (_pmp_0_io_x)
  );
  OptimizationBarrier_14 ppn_data_barrier (	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
    .io_x_ppn (_normal_entries_WIRE_1[33:14]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_u   (_normal_entries_WIRE_1[13]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_ae  (_normal_entries_WIRE_1[11]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_sw  (_normal_entries_WIRE_1[10]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_sx  (_normal_entries_WIRE_1[9]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_sr  (_normal_entries_WIRE_1[8]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_pw  (_normal_entries_WIRE_1[7]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_pr  (_normal_entries_WIRE_1[5]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_pal (_normal_entries_WIRE_1[4]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_paa (_normal_entries_WIRE_1[3]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_eff (_normal_entries_WIRE_1[2]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_c   (_normal_entries_WIRE_1[1]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_y_ppn (_ppn_data_barrier_io_y_ppn),
    .io_y_u   (/* unused */),
    .io_y_ae  (/* unused */),
    .io_y_sw  (/* unused */),
    .io_y_sx  (/* unused */),
    .io_y_sr  (/* unused */),
    .io_y_pw  (/* unused */),
    .io_y_pr  (/* unused */),
    .io_y_pal (/* unused */),
    .io_y_paa (/* unused */),
    .io_y_eff (/* unused */),
    .io_y_c   (/* unused */)
  );
  OptimizationBarrier_14 ppn_data_barrier_1 (	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
    .io_x_ppn (_normal_entries_WIRE_3[33:14]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_u   (_normal_entries_WIRE_3[13]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_ae  (_normal_entries_WIRE_3[11]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_sw  (_normal_entries_WIRE_3[10]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_sx  (_normal_entries_WIRE_3[9]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_sr  (_normal_entries_WIRE_3[8]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_pw  (_normal_entries_WIRE_3[7]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_pr  (_normal_entries_WIRE_3[5]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_pal (_normal_entries_WIRE_3[4]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_paa (_normal_entries_WIRE_3[3]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_eff (_normal_entries_WIRE_3[2]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_c   (_normal_entries_WIRE_3[1]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_y_ppn (_ppn_data_barrier_1_io_y_ppn),
    .io_y_u   (/* unused */),
    .io_y_ae  (/* unused */),
    .io_y_sw  (/* unused */),
    .io_y_sx  (/* unused */),
    .io_y_sr  (/* unused */),
    .io_y_pw  (/* unused */),
    .io_y_pr  (/* unused */),
    .io_y_pal (/* unused */),
    .io_y_paa (/* unused */),
    .io_y_eff (/* unused */),
    .io_y_c   (/* unused */)
  );
  OptimizationBarrier_14 ppn_data_barrier_2 (	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
    .io_x_ppn (_normal_entries_WIRE_5[33:14]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_u   (_normal_entries_WIRE_5[13]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_ae  (_normal_entries_WIRE_5[11]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_sw  (_normal_entries_WIRE_5[10]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_sx  (_normal_entries_WIRE_5[9]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_sr  (_normal_entries_WIRE_5[8]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_pw  (_normal_entries_WIRE_5[7]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_pr  (_normal_entries_WIRE_5[5]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_pal (_normal_entries_WIRE_5[4]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_paa (_normal_entries_WIRE_5[3]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_eff (_normal_entries_WIRE_5[2]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_c   (_normal_entries_WIRE_5[1]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_y_ppn (_ppn_data_barrier_2_io_y_ppn),
    .io_y_u   (/* unused */),
    .io_y_ae  (/* unused */),
    .io_y_sw  (/* unused */),
    .io_y_sx  (/* unused */),
    .io_y_sr  (/* unused */),
    .io_y_pw  (/* unused */),
    .io_y_pr  (/* unused */),
    .io_y_pal (/* unused */),
    .io_y_paa (/* unused */),
    .io_y_eff (/* unused */),
    .io_y_c   (/* unused */)
  );
  OptimizationBarrier_14 ppn_data_barrier_3 (	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
    .io_x_ppn (_normal_entries_WIRE_7[33:14]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_u   (_normal_entries_WIRE_7[13]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_ae  (_normal_entries_WIRE_7[11]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_sw  (_normal_entries_WIRE_7[10]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_sx  (_normal_entries_WIRE_7[9]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_sr  (_normal_entries_WIRE_7[8]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_pw  (_normal_entries_WIRE_7[7]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_pr  (_normal_entries_WIRE_7[5]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_pal (_normal_entries_WIRE_7[4]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_paa (_normal_entries_WIRE_7[3]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_eff (_normal_entries_WIRE_7[2]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_c   (_normal_entries_WIRE_7[1]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_y_ppn (_ppn_data_barrier_3_io_y_ppn),
    .io_y_u   (/* unused */),
    .io_y_ae  (/* unused */),
    .io_y_sw  (/* unused */),
    .io_y_sx  (/* unused */),
    .io_y_sr  (/* unused */),
    .io_y_pw  (/* unused */),
    .io_y_pr  (/* unused */),
    .io_y_pal (/* unused */),
    .io_y_paa (/* unused */),
    .io_y_eff (/* unused */),
    .io_y_c   (/* unused */)
  );
  OptimizationBarrier_14 ppn_data_barrier_4 (	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
    .io_x_ppn (superpage_entries_0_data_0[33:14]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_u   (superpage_entries_0_data_0[13]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_ae  (superpage_entries_0_data_0[11]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_sw  (superpage_entries_0_data_0[10]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_sx  (superpage_entries_0_data_0[9]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_sr  (superpage_entries_0_data_0[8]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_pw  (superpage_entries_0_data_0[7]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_pr  (superpage_entries_0_data_0[5]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_pal (superpage_entries_0_data_0[4]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_paa (superpage_entries_0_data_0[3]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_eff (superpage_entries_0_data_0[2]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_c   (superpage_entries_0_data_0[1]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_y_ppn (_ppn_data_barrier_4_io_y_ppn),
    .io_y_u   (/* unused */),
    .io_y_ae  (/* unused */),
    .io_y_sw  (/* unused */),
    .io_y_sx  (/* unused */),
    .io_y_sr  (/* unused */),
    .io_y_pw  (/* unused */),
    .io_y_pr  (/* unused */),
    .io_y_pal (/* unused */),
    .io_y_paa (/* unused */),
    .io_y_eff (/* unused */),
    .io_y_c   (/* unused */)
  );
  OptimizationBarrier_14 ppn_data_barrier_5 (	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
    .io_x_ppn (superpage_entries_1_data_0[33:14]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_u   (superpage_entries_1_data_0[13]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_ae  (superpage_entries_1_data_0[11]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_sw  (superpage_entries_1_data_0[10]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_sx  (superpage_entries_1_data_0[9]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_sr  (superpage_entries_1_data_0[8]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_pw  (superpage_entries_1_data_0[7]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_pr  (superpage_entries_1_data_0[5]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_pal (superpage_entries_1_data_0[4]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_paa (superpage_entries_1_data_0[3]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_eff (superpage_entries_1_data_0[2]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_c   (superpage_entries_1_data_0[1]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_y_ppn (_ppn_data_barrier_5_io_y_ppn),
    .io_y_u   (/* unused */),
    .io_y_ae  (/* unused */),
    .io_y_sw  (/* unused */),
    .io_y_sx  (/* unused */),
    .io_y_sr  (/* unused */),
    .io_y_pw  (/* unused */),
    .io_y_pr  (/* unused */),
    .io_y_pal (/* unused */),
    .io_y_paa (/* unused */),
    .io_y_eff (/* unused */),
    .io_y_c   (/* unused */)
  );
  OptimizationBarrier_14 ppn_data_barrier_6 (	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
    .io_x_ppn (superpage_entries_2_data_0[33:14]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_u   (superpage_entries_2_data_0[13]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_ae  (superpage_entries_2_data_0[11]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_sw  (superpage_entries_2_data_0[10]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_sx  (superpage_entries_2_data_0[9]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_sr  (superpage_entries_2_data_0[8]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_pw  (superpage_entries_2_data_0[7]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_pr  (superpage_entries_2_data_0[5]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_pal (superpage_entries_2_data_0[4]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_paa (superpage_entries_2_data_0[3]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_eff (superpage_entries_2_data_0[2]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_c   (superpage_entries_2_data_0[1]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_y_ppn (_ppn_data_barrier_6_io_y_ppn),
    .io_y_u   (/* unused */),
    .io_y_ae  (/* unused */),
    .io_y_sw  (/* unused */),
    .io_y_sx  (/* unused */),
    .io_y_sr  (/* unused */),
    .io_y_pw  (/* unused */),
    .io_y_pr  (/* unused */),
    .io_y_pal (/* unused */),
    .io_y_paa (/* unused */),
    .io_y_eff (/* unused */),
    .io_y_c   (/* unused */)
  );
  OptimizationBarrier_14 ppn_data_barrier_7 (	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
    .io_x_ppn (superpage_entries_3_data_0[33:14]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_u   (superpage_entries_3_data_0[13]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_ae  (superpage_entries_3_data_0[11]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_sw  (superpage_entries_3_data_0[10]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_sx  (superpage_entries_3_data_0[9]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_sr  (superpage_entries_3_data_0[8]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_pw  (superpage_entries_3_data_0[7]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_pr  (superpage_entries_3_data_0[5]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_pal (superpage_entries_3_data_0[4]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_paa (superpage_entries_3_data_0[3]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_eff (superpage_entries_3_data_0[2]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_c   (superpage_entries_3_data_0[1]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_y_ppn (_ppn_data_barrier_7_io_y_ppn),
    .io_y_u   (/* unused */),
    .io_y_ae  (/* unused */),
    .io_y_sw  (/* unused */),
    .io_y_sx  (/* unused */),
    .io_y_sr  (/* unused */),
    .io_y_pw  (/* unused */),
    .io_y_pr  (/* unused */),
    .io_y_pal (/* unused */),
    .io_y_paa (/* unused */),
    .io_y_eff (/* unused */),
    .io_y_c   (/* unused */)
  );
  OptimizationBarrier_14 ppn_data_barrier_8 (	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
    .io_x_ppn (special_entry_data_0[33:14]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :126:56]
    .io_x_u   (special_entry_data_0[13]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :126:56]
    .io_x_ae  (special_entry_data_0[11]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :126:56]
    .io_x_sw  (special_entry_data_0[10]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :126:56]
    .io_x_sx  (special_entry_data_0[9]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :126:56]
    .io_x_sr  (special_entry_data_0[8]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :126:56]
    .io_x_pw  (special_entry_data_0[7]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :126:56]
    .io_x_pr  (special_entry_data_0[5]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :126:56]
    .io_x_pal (special_entry_data_0[4]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :126:56]
    .io_x_paa (special_entry_data_0[3]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :126:56]
    .io_x_eff (special_entry_data_0[2]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :126:56]
    .io_x_c   (special_entry_data_0[1]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :126:56]
    .io_y_ppn (_ppn_data_barrier_8_io_y_ppn),
    .io_y_u   (/* unused */),
    .io_y_ae  (/* unused */),
    .io_y_sw  (/* unused */),
    .io_y_sx  (/* unused */),
    .io_y_sr  (/* unused */),
    .io_y_pw  (/* unused */),
    .io_y_pr  (/* unused */),
    .io_y_pal (/* unused */),
    .io_y_paa (/* unused */),
    .io_y_eff (/* unused */),
    .io_y_c   (/* unused */)
  );
  OptimizationBarrier_14 entries_barrier (	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
    .io_x_ppn (_normal_entries_WIRE_1[33:14]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_u   (_normal_entries_WIRE_1[13]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_ae  (_normal_entries_WIRE_1[11]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_sw  (_normal_entries_WIRE_1[10]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_sx  (_normal_entries_WIRE_1[9]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_sr  (_normal_entries_WIRE_1[8]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_pw  (_normal_entries_WIRE_1[7]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_pr  (_normal_entries_WIRE_1[5]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_pal (_normal_entries_WIRE_1[4]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_paa (_normal_entries_WIRE_1[3]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_eff (_normal_entries_WIRE_1[2]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_c   (_normal_entries_WIRE_1[1]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_y_ppn (/* unused */),
    .io_y_u   (_entries_barrier_io_y_u),
    .io_y_ae  (_entries_barrier_io_y_ae),
    .io_y_sw  (_entries_barrier_io_y_sw),
    .io_y_sx  (_entries_barrier_io_y_sx),
    .io_y_sr  (_entries_barrier_io_y_sr),
    .io_y_pw  (/* unused */),
    .io_y_pr  (/* unused */),
    .io_y_pal (/* unused */),
    .io_y_paa (/* unused */),
    .io_y_eff (/* unused */),
    .io_y_c   (/* unused */)
  );
  OptimizationBarrier_14 entries_barrier_1 (	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
    .io_x_ppn (_normal_entries_WIRE_3[33:14]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_u   (_normal_entries_WIRE_3[13]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_ae  (_normal_entries_WIRE_3[11]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_sw  (_normal_entries_WIRE_3[10]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_sx  (_normal_entries_WIRE_3[9]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_sr  (_normal_entries_WIRE_3[8]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_pw  (_normal_entries_WIRE_3[7]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_pr  (_normal_entries_WIRE_3[5]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_pal (_normal_entries_WIRE_3[4]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_paa (_normal_entries_WIRE_3[3]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_eff (_normal_entries_WIRE_3[2]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_c   (_normal_entries_WIRE_3[1]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_y_ppn (/* unused */),
    .io_y_u   (_entries_barrier_1_io_y_u),
    .io_y_ae  (_entries_barrier_1_io_y_ae),
    .io_y_sw  (_entries_barrier_1_io_y_sw),
    .io_y_sx  (_entries_barrier_1_io_y_sx),
    .io_y_sr  (_entries_barrier_1_io_y_sr),
    .io_y_pw  (/* unused */),
    .io_y_pr  (/* unused */),
    .io_y_pal (/* unused */),
    .io_y_paa (/* unused */),
    .io_y_eff (/* unused */),
    .io_y_c   (/* unused */)
  );
  OptimizationBarrier_14 entries_barrier_2 (	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
    .io_x_ppn (_normal_entries_WIRE_5[33:14]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_u   (_normal_entries_WIRE_5[13]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_ae  (_normal_entries_WIRE_5[11]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_sw  (_normal_entries_WIRE_5[10]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_sx  (_normal_entries_WIRE_5[9]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_sr  (_normal_entries_WIRE_5[8]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_pw  (_normal_entries_WIRE_5[7]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_pr  (_normal_entries_WIRE_5[5]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_pal (_normal_entries_WIRE_5[4]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_paa (_normal_entries_WIRE_5[3]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_eff (_normal_entries_WIRE_5[2]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_c   (_normal_entries_WIRE_5[1]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_y_ppn (/* unused */),
    .io_y_u   (_entries_barrier_2_io_y_u),
    .io_y_ae  (_entries_barrier_2_io_y_ae),
    .io_y_sw  (_entries_barrier_2_io_y_sw),
    .io_y_sx  (_entries_barrier_2_io_y_sx),
    .io_y_sr  (_entries_barrier_2_io_y_sr),
    .io_y_pw  (/* unused */),
    .io_y_pr  (/* unused */),
    .io_y_pal (/* unused */),
    .io_y_paa (/* unused */),
    .io_y_eff (/* unused */),
    .io_y_c   (/* unused */)
  );
  OptimizationBarrier_14 entries_barrier_3 (	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
    .io_x_ppn (_normal_entries_WIRE_7[33:14]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_u   (_normal_entries_WIRE_7[13]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_ae  (_normal_entries_WIRE_7[11]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_sw  (_normal_entries_WIRE_7[10]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_sx  (_normal_entries_WIRE_7[9]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_sr  (_normal_entries_WIRE_7[8]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_pw  (_normal_entries_WIRE_7[7]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_pr  (_normal_entries_WIRE_7[5]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_pal (_normal_entries_WIRE_7[4]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_paa (_normal_entries_WIRE_7[3]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_eff (_normal_entries_WIRE_7[2]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_c   (_normal_entries_WIRE_7[1]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_y_ppn (/* unused */),
    .io_y_u   (_entries_barrier_3_io_y_u),
    .io_y_ae  (_entries_barrier_3_io_y_ae),
    .io_y_sw  (_entries_barrier_3_io_y_sw),
    .io_y_sx  (_entries_barrier_3_io_y_sx),
    .io_y_sr  (_entries_barrier_3_io_y_sr),
    .io_y_pw  (/* unused */),
    .io_y_pr  (/* unused */),
    .io_y_pal (/* unused */),
    .io_y_paa (/* unused */),
    .io_y_eff (/* unused */),
    .io_y_c   (/* unused */)
  );
  OptimizationBarrier_14 entries_barrier_4 (	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
    .io_x_ppn (superpage_entries_0_data_0[33:14]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_u   (superpage_entries_0_data_0[13]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_ae  (superpage_entries_0_data_0[11]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_sw  (superpage_entries_0_data_0[10]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_sx  (superpage_entries_0_data_0[9]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_sr  (superpage_entries_0_data_0[8]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_pw  (superpage_entries_0_data_0[7]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_pr  (superpage_entries_0_data_0[5]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_pal (superpage_entries_0_data_0[4]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_paa (superpage_entries_0_data_0[3]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_eff (superpage_entries_0_data_0[2]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_c   (superpage_entries_0_data_0[1]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_y_ppn (/* unused */),
    .io_y_u   (_entries_barrier_4_io_y_u),
    .io_y_ae  (_entries_barrier_4_io_y_ae),
    .io_y_sw  (_entries_barrier_4_io_y_sw),
    .io_y_sx  (_entries_barrier_4_io_y_sx),
    .io_y_sr  (_entries_barrier_4_io_y_sr),
    .io_y_pw  (/* unused */),
    .io_y_pr  (/* unused */),
    .io_y_pal (/* unused */),
    .io_y_paa (/* unused */),
    .io_y_eff (/* unused */),
    .io_y_c   (/* unused */)
  );
  OptimizationBarrier_14 entries_barrier_5 (	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
    .io_x_ppn (superpage_entries_1_data_0[33:14]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_u   (superpage_entries_1_data_0[13]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_ae  (superpage_entries_1_data_0[11]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_sw  (superpage_entries_1_data_0[10]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_sx  (superpage_entries_1_data_0[9]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_sr  (superpage_entries_1_data_0[8]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_pw  (superpage_entries_1_data_0[7]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_pr  (superpage_entries_1_data_0[5]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_pal (superpage_entries_1_data_0[4]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_paa (superpage_entries_1_data_0[3]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_eff (superpage_entries_1_data_0[2]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_c   (superpage_entries_1_data_0[1]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_y_ppn (/* unused */),
    .io_y_u   (_entries_barrier_5_io_y_u),
    .io_y_ae  (_entries_barrier_5_io_y_ae),
    .io_y_sw  (_entries_barrier_5_io_y_sw),
    .io_y_sx  (_entries_barrier_5_io_y_sx),
    .io_y_sr  (_entries_barrier_5_io_y_sr),
    .io_y_pw  (/* unused */),
    .io_y_pr  (/* unused */),
    .io_y_pal (/* unused */),
    .io_y_paa (/* unused */),
    .io_y_eff (/* unused */),
    .io_y_c   (/* unused */)
  );
  OptimizationBarrier_14 entries_barrier_6 (	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
    .io_x_ppn (superpage_entries_2_data_0[33:14]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_u   (superpage_entries_2_data_0[13]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_ae  (superpage_entries_2_data_0[11]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_sw  (superpage_entries_2_data_0[10]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_sx  (superpage_entries_2_data_0[9]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_sr  (superpage_entries_2_data_0[8]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_pw  (superpage_entries_2_data_0[7]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_pr  (superpage_entries_2_data_0[5]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_pal (superpage_entries_2_data_0[4]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_paa (superpage_entries_2_data_0[3]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_eff (superpage_entries_2_data_0[2]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_c   (superpage_entries_2_data_0[1]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_y_ppn (/* unused */),
    .io_y_u   (_entries_barrier_6_io_y_u),
    .io_y_ae  (_entries_barrier_6_io_y_ae),
    .io_y_sw  (_entries_barrier_6_io_y_sw),
    .io_y_sx  (_entries_barrier_6_io_y_sx),
    .io_y_sr  (_entries_barrier_6_io_y_sr),
    .io_y_pw  (/* unused */),
    .io_y_pr  (/* unused */),
    .io_y_pal (/* unused */),
    .io_y_paa (/* unused */),
    .io_y_eff (/* unused */),
    .io_y_c   (/* unused */)
  );
  OptimizationBarrier_14 entries_barrier_7 (	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
    .io_x_ppn (superpage_entries_3_data_0[33:14]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_u   (superpage_entries_3_data_0[13]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_ae  (superpage_entries_3_data_0[11]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_sw  (superpage_entries_3_data_0[10]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_sx  (superpage_entries_3_data_0[9]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_sr  (superpage_entries_3_data_0[8]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_pw  (superpage_entries_3_data_0[7]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_pr  (superpage_entries_3_data_0[5]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_pal (superpage_entries_3_data_0[4]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_paa (superpage_entries_3_data_0[3]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_eff (superpage_entries_3_data_0[2]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_c   (superpage_entries_3_data_0[1]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_y_ppn (/* unused */),
    .io_y_u   (_entries_barrier_7_io_y_u),
    .io_y_ae  (_entries_barrier_7_io_y_ae),
    .io_y_sw  (_entries_barrier_7_io_y_sw),
    .io_y_sx  (_entries_barrier_7_io_y_sx),
    .io_y_sr  (_entries_barrier_7_io_y_sr),
    .io_y_pw  (/* unused */),
    .io_y_pr  (/* unused */),
    .io_y_pal (/* unused */),
    .io_y_paa (/* unused */),
    .io_y_eff (/* unused */),
    .io_y_c   (/* unused */)
  );
  OptimizationBarrier_14 entries_barrier_8 (	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
    .io_x_ppn (special_entry_data_0[33:14]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :126:56]
    .io_x_u   (special_entry_data_0[13]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :126:56]
    .io_x_ae  (special_entry_data_0[11]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :126:56]
    .io_x_sw  (special_entry_data_0[10]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :126:56]
    .io_x_sx  (special_entry_data_0[9]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :126:56]
    .io_x_sr  (special_entry_data_0[8]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :126:56]
    .io_x_pw  (special_entry_data_0[7]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :126:56]
    .io_x_pr  (special_entry_data_0[5]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :126:56]
    .io_x_pal (special_entry_data_0[4]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :126:56]
    .io_x_paa (special_entry_data_0[3]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :126:56]
    .io_x_eff (special_entry_data_0[2]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :126:56]
    .io_x_c   (special_entry_data_0[1]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :126:56]
    .io_y_ppn (/* unused */),
    .io_y_u   (_entries_barrier_8_io_y_u),
    .io_y_ae  (_entries_barrier_8_io_y_ae),
    .io_y_sw  (_entries_barrier_8_io_y_sw),
    .io_y_sx  (_entries_barrier_8_io_y_sx),
    .io_y_sr  (_entries_barrier_8_io_y_sr),
    .io_y_pw  (/* unused */),
    .io_y_pr  (/* unused */),
    .io_y_pal (/* unused */),
    .io_y_paa (/* unused */),
    .io_y_eff (/* unused */),
    .io_y_c   (/* unused */)
  );
  OptimizationBarrier_14 normal_entries_barrier (	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
    .io_x_ppn (_normal_entries_WIRE_1[33:14]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_u   (_normal_entries_WIRE_1[13]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_ae  (_normal_entries_WIRE_1[11]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_sw  (_normal_entries_WIRE_1[10]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_sx  (_normal_entries_WIRE_1[9]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_sr  (_normal_entries_WIRE_1[8]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_pw  (_normal_entries_WIRE_1[7]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_pr  (_normal_entries_WIRE_1[5]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_pal (_normal_entries_WIRE_1[4]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_paa (_normal_entries_WIRE_1[3]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_eff (_normal_entries_WIRE_1[2]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_c   (_normal_entries_WIRE_1[1]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_y_ppn (/* unused */),
    .io_y_u   (/* unused */),
    .io_y_ae  (/* unused */),
    .io_y_sw  (/* unused */),
    .io_y_sx  (/* unused */),
    .io_y_sr  (/* unused */),
    .io_y_pw  (_normal_entries_barrier_io_y_pw),
    .io_y_pr  (_normal_entries_barrier_io_y_pr),
    .io_y_pal (_normal_entries_barrier_io_y_pal),
    .io_y_paa (_normal_entries_barrier_io_y_paa),
    .io_y_eff (_normal_entries_barrier_io_y_eff),
    .io_y_c   (_normal_entries_barrier_io_y_c)
  );
  OptimizationBarrier_14 normal_entries_barrier_1 (	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
    .io_x_ppn (_normal_entries_WIRE_3[33:14]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_u   (_normal_entries_WIRE_3[13]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_ae  (_normal_entries_WIRE_3[11]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_sw  (_normal_entries_WIRE_3[10]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_sx  (_normal_entries_WIRE_3[9]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_sr  (_normal_entries_WIRE_3[8]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_pw  (_normal_entries_WIRE_3[7]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_pr  (_normal_entries_WIRE_3[5]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_pal (_normal_entries_WIRE_3[4]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_paa (_normal_entries_WIRE_3[3]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_eff (_normal_entries_WIRE_3[2]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_c   (_normal_entries_WIRE_3[1]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_y_ppn (/* unused */),
    .io_y_u   (/* unused */),
    .io_y_ae  (/* unused */),
    .io_y_sw  (/* unused */),
    .io_y_sx  (/* unused */),
    .io_y_sr  (/* unused */),
    .io_y_pw  (_normal_entries_barrier_1_io_y_pw),
    .io_y_pr  (_normal_entries_barrier_1_io_y_pr),
    .io_y_pal (_normal_entries_barrier_1_io_y_pal),
    .io_y_paa (_normal_entries_barrier_1_io_y_paa),
    .io_y_eff (_normal_entries_barrier_1_io_y_eff),
    .io_y_c   (_normal_entries_barrier_1_io_y_c)
  );
  OptimizationBarrier_14 normal_entries_barrier_2 (	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
    .io_x_ppn (_normal_entries_WIRE_5[33:14]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_u   (_normal_entries_WIRE_5[13]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_ae  (_normal_entries_WIRE_5[11]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_sw  (_normal_entries_WIRE_5[10]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_sx  (_normal_entries_WIRE_5[9]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_sr  (_normal_entries_WIRE_5[8]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_pw  (_normal_entries_WIRE_5[7]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_pr  (_normal_entries_WIRE_5[5]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_pal (_normal_entries_WIRE_5[4]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_paa (_normal_entries_WIRE_5[3]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_eff (_normal_entries_WIRE_5[2]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_c   (_normal_entries_WIRE_5[1]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_y_ppn (/* unused */),
    .io_y_u   (/* unused */),
    .io_y_ae  (/* unused */),
    .io_y_sw  (/* unused */),
    .io_y_sx  (/* unused */),
    .io_y_sr  (/* unused */),
    .io_y_pw  (_normal_entries_barrier_2_io_y_pw),
    .io_y_pr  (_normal_entries_barrier_2_io_y_pr),
    .io_y_pal (_normal_entries_barrier_2_io_y_pal),
    .io_y_paa (_normal_entries_barrier_2_io_y_paa),
    .io_y_eff (_normal_entries_barrier_2_io_y_eff),
    .io_y_c   (_normal_entries_barrier_2_io_y_c)
  );
  OptimizationBarrier_14 normal_entries_barrier_3 (	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
    .io_x_ppn (_normal_entries_WIRE_7[33:14]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_u   (_normal_entries_WIRE_7[13]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_ae  (_normal_entries_WIRE_7[11]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_sw  (_normal_entries_WIRE_7[10]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_sx  (_normal_entries_WIRE_7[9]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_sr  (_normal_entries_WIRE_7[8]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_pw  (_normal_entries_WIRE_7[7]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_pr  (_normal_entries_WIRE_7[5]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_pal (_normal_entries_WIRE_7[4]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_paa (_normal_entries_WIRE_7[3]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_eff (_normal_entries_WIRE_7[2]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_x_c   (_normal_entries_WIRE_7[1]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79]
    .io_y_ppn (/* unused */),
    .io_y_u   (/* unused */),
    .io_y_ae  (/* unused */),
    .io_y_sw  (/* unused */),
    .io_y_sx  (/* unused */),
    .io_y_sr  (/* unused */),
    .io_y_pw  (_normal_entries_barrier_3_io_y_pw),
    .io_y_pr  (_normal_entries_barrier_3_io_y_pr),
    .io_y_pal (_normal_entries_barrier_3_io_y_pal),
    .io_y_paa (_normal_entries_barrier_3_io_y_paa),
    .io_y_eff (_normal_entries_barrier_3_io_y_eff),
    .io_y_c   (_normal_entries_barrier_3_io_y_c)
  );
  OptimizationBarrier_14 normal_entries_barrier_4 (	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
    .io_x_ppn (superpage_entries_0_data_0[33:14]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_u   (superpage_entries_0_data_0[13]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_ae  (superpage_entries_0_data_0[11]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_sw  (superpage_entries_0_data_0[10]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_sx  (superpage_entries_0_data_0[9]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_sr  (superpage_entries_0_data_0[8]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_pw  (superpage_entries_0_data_0[7]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_pr  (superpage_entries_0_data_0[5]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_pal (superpage_entries_0_data_0[4]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_paa (superpage_entries_0_data_0[3]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_eff (superpage_entries_0_data_0[2]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_c   (superpage_entries_0_data_0[1]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_y_ppn (/* unused */),
    .io_y_u   (/* unused */),
    .io_y_ae  (/* unused */),
    .io_y_sw  (/* unused */),
    .io_y_sx  (/* unused */),
    .io_y_sr  (/* unused */),
    .io_y_pw  (_normal_entries_barrier_4_io_y_pw),
    .io_y_pr  (_normal_entries_barrier_4_io_y_pr),
    .io_y_pal (_normal_entries_barrier_4_io_y_pal),
    .io_y_paa (_normal_entries_barrier_4_io_y_paa),
    .io_y_eff (_normal_entries_barrier_4_io_y_eff),
    .io_y_c   (_normal_entries_barrier_4_io_y_c)
  );
  OptimizationBarrier_14 normal_entries_barrier_5 (	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
    .io_x_ppn (superpage_entries_1_data_0[33:14]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_u   (superpage_entries_1_data_0[13]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_ae  (superpage_entries_1_data_0[11]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_sw  (superpage_entries_1_data_0[10]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_sx  (superpage_entries_1_data_0[9]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_sr  (superpage_entries_1_data_0[8]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_pw  (superpage_entries_1_data_0[7]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_pr  (superpage_entries_1_data_0[5]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_pal (superpage_entries_1_data_0[4]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_paa (superpage_entries_1_data_0[3]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_eff (superpage_entries_1_data_0[2]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_c   (superpage_entries_1_data_0[1]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_y_ppn (/* unused */),
    .io_y_u   (/* unused */),
    .io_y_ae  (/* unused */),
    .io_y_sw  (/* unused */),
    .io_y_sx  (/* unused */),
    .io_y_sr  (/* unused */),
    .io_y_pw  (_normal_entries_barrier_5_io_y_pw),
    .io_y_pr  (_normal_entries_barrier_5_io_y_pr),
    .io_y_pal (_normal_entries_barrier_5_io_y_pal),
    .io_y_paa (_normal_entries_barrier_5_io_y_paa),
    .io_y_eff (_normal_entries_barrier_5_io_y_eff),
    .io_y_c   (_normal_entries_barrier_5_io_y_c)
  );
  OptimizationBarrier_14 normal_entries_barrier_6 (	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
    .io_x_ppn (superpage_entries_2_data_0[33:14]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_u   (superpage_entries_2_data_0[13]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_ae  (superpage_entries_2_data_0[11]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_sw  (superpage_entries_2_data_0[10]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_sx  (superpage_entries_2_data_0[9]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_sr  (superpage_entries_2_data_0[8]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_pw  (superpage_entries_2_data_0[7]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_pr  (superpage_entries_2_data_0[5]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_pal (superpage_entries_2_data_0[4]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_paa (superpage_entries_2_data_0[3]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_eff (superpage_entries_2_data_0[2]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_c   (superpage_entries_2_data_0[1]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_y_ppn (/* unused */),
    .io_y_u   (/* unused */),
    .io_y_ae  (/* unused */),
    .io_y_sw  (/* unused */),
    .io_y_sx  (/* unused */),
    .io_y_sr  (/* unused */),
    .io_y_pw  (_normal_entries_barrier_6_io_y_pw),
    .io_y_pr  (_normal_entries_barrier_6_io_y_pr),
    .io_y_pal (_normal_entries_barrier_6_io_y_pal),
    .io_y_paa (_normal_entries_barrier_6_io_y_paa),
    .io_y_eff (_normal_entries_barrier_6_io_y_eff),
    .io_y_c   (_normal_entries_barrier_6_io_y_c)
  );
  OptimizationBarrier_14 normal_entries_barrier_7 (	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
    .io_x_ppn (superpage_entries_3_data_0[33:14]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_u   (superpage_entries_3_data_0[13]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_ae  (superpage_entries_3_data_0[11]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_sw  (superpage_entries_3_data_0[10]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_sx  (superpage_entries_3_data_0[9]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_sr  (superpage_entries_3_data_0[8]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_pw  (superpage_entries_3_data_0[7]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_pr  (superpage_entries_3_data_0[5]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_pal (superpage_entries_3_data_0[4]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_paa (superpage_entries_3_data_0[3]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_eff (superpage_entries_3_data_0[2]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_x_c   (superpage_entries_3_data_0[1]),	// @[generators/boom/src/main/scala/lsu/tlb.scala:60:79, :125:30]
    .io_y_ppn (/* unused */),
    .io_y_u   (/* unused */),
    .io_y_ae  (/* unused */),
    .io_y_sw  (/* unused */),
    .io_y_sx  (/* unused */),
    .io_y_sr  (/* unused */),
    .io_y_pw  (_normal_entries_barrier_7_io_y_pw),
    .io_y_pr  (_normal_entries_barrier_7_io_y_pr),
    .io_y_pal (_normal_entries_barrier_7_io_y_pal),
    .io_y_paa (_normal_entries_barrier_7_io_y_paa),
    .io_y_eff (_normal_entries_barrier_7_io_y_eff),
    .io_y_c   (_normal_entries_barrier_7_io_y_c)
  );
  assign io_miss_rdy = _io_miss_rdy_T;	// @[generators/boom/src/main/scala/lsu/tlb.scala:290:24]
  assign io_resp_0_miss = io_ptw_resp_valid | tlb_miss_0 | multipleHits_0;	// @[generators/boom/src/main/scala/lsu/tlb.scala:272:60, :305:50, generators/rocket-chip/src/main/scala/util/Misc.scala:183:49]
  assign io_resp_0_paddr = {(hitsVec_0_0 ? _ppn_data_barrier_io_y_ppn : 20'h0) | (hitsVec_0_1 ? _ppn_data_barrier_1_io_y_ppn : 20'h0) | (hitsVec_0_2 ? _ppn_data_barrier_2_io_y_ppn : 20'h0) | (hitsVec_0_3 ? _ppn_data_barrier_3_io_y_ppn : 20'h0) | (hitsVec_0_4 ? {_ppn_data_barrier_4_io_y_ppn[19:18], (ignore_1 ? io_req_0_bits_vaddr[29:21] : 9'h0) | _ppn_data_barrier_4_io_y_ppn[17:9], io_req_0_bits_vaddr[20:12] | _ppn_data_barrier_4_io_y_ppn[8:0]} : 20'h0) | (hitsVec_0_5 ? {_ppn_data_barrier_5_io_y_ppn[19:18], (ignore_4 ? io_req_0_bits_vaddr[29:21] : 9'h0) | _ppn_data_barrier_5_io_y_ppn[17:9], io_req_0_bits_vaddr[20:12] | _ppn_data_barrier_5_io_y_ppn[8:0]} : 20'h0) | (hitsVec_0_6 ? {_ppn_data_barrier_6_io_y_ppn[19:18], (ignore_7 ? io_req_0_bits_vaddr[29:21] : 9'h0) | _ppn_data_barrier_6_io_y_ppn[17:9], io_req_0_bits_vaddr[20:12] | _ppn_data_barrier_6_io_y_ppn[8:0]} : 20'h0) | (hitsVec_0_7 ? {_ppn_data_barrier_7_io_y_ppn[19:18], (ignore_10 ? io_req_0_bits_vaddr[29:21] : 9'h0) | _ppn_data_barrier_7_io_y_ppn[17:9], io_req_0_bits_vaddr[20:12] | _ppn_data_barrier_7_io_y_ppn[8:0]} : 20'h0) | (hitsVec_0_8 ? {_ppn_data_barrier_8_io_y_ppn[19:18], (ignore_13 ? io_req_0_bits_vaddr[29:21] : 9'h0) | _ppn_data_barrier_8_io_y_ppn[17:9], (special_entry_level[1] ? 9'h0 : io_req_0_bits_vaddr[20:12]) | _ppn_data_barrier_8_io_y_ppn[8:0]} : 20'h0) | (vm_enabled_0 ? 20'h0 : io_req_0_bits_vaddr[31:12]), io_req_0_bits_vaddr[11:0]};	// @[generators/boom/src/main/scala/lsu/tlb.scala:68:30, :80:28, :82:31, :83:{20,30,49}, :126:56, :141:109, :144:47, :151:72, :173:69, :176:103, :219:98, :306:28, generators/rocket-chip/src/main/scala/util/package.scala:259:25, src/main/scala/chisel3/util/Mux.scala:30:73]
  assign io_resp_0_pf_ld = bad_va_0 & cmd_read_0 | (|((cmd_read_0 ? {~(_r_array_T_4[8] | _entries_barrier_8_io_y_ae), ~(_r_array_T_4[7] | _entries_barrier_7_io_y_ae), ~(_r_array_T_4[6] | _entries_barrier_6_io_y_ae), ~(_r_array_T_4[5] | _entries_barrier_5_io_y_ae), ~(_r_array_T_4[4] | _entries_barrier_4_io_y_ae), ~(_r_array_T_4[3] | _entries_barrier_3_io_y_ae), ~(_r_array_T_4[2] | _entries_barrier_2_io_y_ae), ~(_r_array_T_4[1] | _entries_barrier_1_io_y_ae), ~(_r_array_T_4[0] | _entries_barrier_io_y_ae)} : 9'h0) & _GEN_21));	// @[generators/boom/src/main/scala/lsu/tlb.scala:175:31, :219:{62,98}, :234:134, :267:{38,59,72}, :293:{38,54,73,84}, generators/rocket-chip/src/main/scala/rocket/Consts.scala:85:68, generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  assign io_resp_0_pf_st = bad_va_0 & cmd_write_perms_0 | (|((cmd_write_perms_0 ? {~(_w_array_T_1[8] | _entries_barrier_8_io_y_ae), ~(_w_array_T_1[7] | _entries_barrier_7_io_y_ae), ~(_w_array_T_1[6] | _entries_barrier_6_io_y_ae), ~(_w_array_T_1[5] | _entries_barrier_5_io_y_ae), ~(_w_array_T_1[4] | _entries_barrier_4_io_y_ae), ~(_w_array_T_1[3] | _entries_barrier_3_io_y_ae), ~(_w_array_T_1[2] | _entries_barrier_2_io_y_ae), ~(_w_array_T_1[1] | _entries_barrier_1_io_y_ae), ~(_w_array_T_1[0] | _entries_barrier_io_y_ae)} : 9'h0) & _GEN_21));	// @[generators/boom/src/main/scala/lsu/tlb.scala:175:31, :219:98, :220:62, :234:134, :268:{38,59,72}, :294:{38,61,80,91}, generators/rocket-chip/src/main/scala/rocket/Consts.scala:86:76, generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  assign io_resp_0_ae_ld = |((cmd_read_0 ? ae_array_0 | ~({{2{newEntry_pr}}, _normal_entries_barrier_7_io_y_pr, _normal_entries_barrier_6_io_y_pr, _normal_entries_barrier_5_io_y_pr, _normal_entries_barrier_4_io_y_pr, _normal_entries_barrier_3_io_y_pr, _normal_entries_barrier_2_io_y_pr, _normal_entries_barrier_1_io_y_pr, _normal_entries_barrier_io_y_pr} & _px_array_T_4) : 10'h0) & hits_0);	// @[generators/boom/src/main/scala/lsu/tlb.scala:164:60, :175:31, :216:39, :222:{39,44,114}, :254:43, :256:{38,64,66}, :264:32, :296:{43,54}, generators/rocket-chip/src/main/scala/rocket/Consts.scala:85:68, generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  assign io_resp_0_ae_st = |(((cmd_write_perms_0 ? ae_array_0 | ~({{2{newEntry_pw}}, _normal_entries_barrier_7_io_y_pw, _normal_entries_barrier_6_io_y_pw, _normal_entries_barrier_5_io_y_pw, _normal_entries_barrier_4_io_y_pw, _normal_entries_barrier_3_io_y_pw, _normal_entries_barrier_2_io_y_pw, _normal_entries_barrier_1_io_y_pw, _normal_entries_barrier_io_y_pw} & _px_array_T_4) : 10'h0) | (_cmd_write_T_5 | _cmd_write_T_6 | _cmd_write_T_7 | _cmd_write_T_8 ? ~({{2{newEntry_pal}}, _normal_entries_barrier_7_io_y_pal, _normal_entries_barrier_6_io_y_pal, _normal_entries_barrier_5_io_y_pal, _normal_entries_barrier_4_io_y_pal, _normal_entries_barrier_3_io_y_pal, _normal_entries_barrier_2_io_y_pal, _normal_entries_barrier_1_io_y_pal, _normal_entries_barrier_io_y_pal} | lrscAllowed_0) : 10'h0) | (_cmd_write_T_12 | _cmd_write_T_13 | _cmd_write_T_14 | _cmd_write_T_15 | _cmd_write_T_16 ? ~({{2{newEntry_paa}}, _normal_entries_barrier_7_io_y_paa, _normal_entries_barrier_6_io_y_paa, _normal_entries_barrier_5_io_y_paa, _normal_entries_barrier_4_io_y_paa, _normal_entries_barrier_3_io_y_paa, _normal_entries_barrier_2_io_y_paa, _normal_entries_barrier_1_io_y_paa, _normal_entries_barrier_io_y_paa} | lrscAllowed_0) : 10'h0)) & hits_0);	// @[generators/boom/src/main/scala/lsu/tlb.scala:161:22, :165:64, :175:31, :216:39, :223:{39,44,114}, :226:39, :227:{39,44}, :228:{39,44}, :229:56, :230:56, :254:43, :258:{8,44,46}, :259:{8,32,62}, :260:{8,32}, :264:32, :297:{43,54}, generators/rocket-chip/src/main/scala/rocket/Consts.scala:86:76, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :73:59, :259:25]
  assign io_resp_0_ma_ld = |(((|_GEN_20) & cmd_read_0 ? ~eff_array_0 : 10'h0) & hits_0);	// @[generators/boom/src/main/scala/lsu/tlb.scala:175:31, :225:39, :233:{56,97}, :264:32, :265:{38,53,70}, :299:{43,54}, generators/rocket-chip/src/main/scala/rocket/Consts.scala:85:68]
  assign io_resp_0_ma_st = |(((|_GEN_20) & cmd_write_perms_0 ? ~eff_array_0 : 10'h0) & hits_0);	// @[generators/boom/src/main/scala/lsu/tlb.scala:175:31, :225:39, :233:{56,97}, :264:32, :265:70, :266:{38,53}, :300:{43,54}, generators/rocket-chip/src/main/scala/rocket/Consts.scala:86:76]
  assign io_resp_0_cacheable = |(lrscAllowed_0 & hits_0);	// @[generators/boom/src/main/scala/lsu/tlb.scala:175:31, :226:39, :302:{44,55}]
  assign io_ptw_req_valid = _io_ptw_req_valid_T;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  assign io_ptw_req_bits_valid = ~io_kill;	// @[generators/boom/src/main/scala/lsu/tlb.scala:310:28]
  assign io_ptw_req_bits_bits_addr = r_refill_tag;	// @[generators/boom/src/main/scala/lsu/tlb.scala:132:25]
endmodule

