// Seed: 1285559745
module module_0 #(
    parameter id_5 = 32'd79
) ();
  wire \id_1 ;
  wire id_2, id_3, id_4, _id_5, id_6;
  logic id_7;
  ;
  wire [id_5 : 1] id_8;
endmodule
module module_1 (
    output logic id_0,
    output wor id_1,
    input tri id_2,
    input uwire id_3,
    input wand id_4,
    input wire id_5,
    output uwire id_6,
    output supply0 id_7
    , id_13,
    inout supply1 id_8,
    output wand id_9[1 : 1],
    input supply1 id_10,
    output supply0 id_11
);
  module_0 modCall_1 ();
  always id_0 <= id_4;
endmodule
