Flip-flop D and SR in vhdl with testbench for wave simulation