{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version " "Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 17 00:37:33 2024 " "Info: Processing started: Mon Jun 17 00:37:33 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off SixDigit_Electronic_Lock_Controller -c SixDigit_Electronic_Lock_Controller --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SixDigit_Electronic_Lock_Controller -c SixDigit_Electronic_Lock_Controller --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 4 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "m " "Info: Assuming node \"m\" is an undefined clock" {  } { { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 2 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "m" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "a1 " "Info: Assuming node \"a1\" is an undefined clock" {  } { { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 7 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "a1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "a0 " "Info: Assuming node \"a0\" is an undefined clock" {  } { { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 7 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "a0" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "ps1 " "Info: Assuming node \"ps1\" is an undefined clock" {  } { { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 9 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "ps1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "ps0 " "Info: Assuming node \"ps0\" is an undefined clock" {  } { { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 9 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "ps0" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "true_clk " "Info: Assuming node \"true_clk\" is an undefined clock" {  } { { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 4 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "true_clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "20 " "Warning: Found 20 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "yima2to4:yima_mode\|Decoder0~19 " "Info: Detected gated clock \"yima2to4:yima_mode\|Decoder0~19\" as buffer" {  } { { "yima2to4.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/yima2to4.v" 10 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "yima2to4:yima_mode\|Decoder0~19" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "timer:tm\|tick " "Info: Detected ripple clock \"timer:tm\|tick\" as buffer" {  } { { "timer.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/timer.v" 5 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "timer:tm\|tick" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:set_password4\|comb~42 " "Info: Detected gated clock \"passwd_register:set_password4\|comb~42\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:set_password4\|comb~42" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:set_password4\|comb~40 " "Info: Detected gated clock \"passwd_register:set_password4\|comb~40\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:set_password4\|comb~40" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:set_password4\|comb~41 " "Info: Detected gated clock \"passwd_register:set_password4\|comb~41\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:set_password4\|comb~41" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:set_password1\|comb~48 " "Info: Detected gated clock \"passwd_register:set_password1\|comb~48\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:set_password1\|comb~48" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:set_password1\|comb~46 " "Info: Detected gated clock \"passwd_register:set_password1\|comb~46\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:set_password1\|comb~46" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:set_password1\|comb~47 " "Info: Detected gated clock \"passwd_register:set_password1\|comb~47\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:set_password1\|comb~47" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:set_password3\|comb~36 " "Info: Detected gated clock \"passwd_register:set_password3\|comb~36\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:set_password3\|comb~36" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:set_password3\|comb~34 " "Info: Detected gated clock \"passwd_register:set_password3\|comb~34\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:set_password3\|comb~34" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:set_password3\|comb~35 " "Info: Detected gated clock \"passwd_register:set_password3\|comb~35\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:set_password3\|comb~35" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:cin_password\|comb~34 " "Info: Detected gated clock \"passwd_register:cin_password\|comb~34\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:cin_password\|comb~34" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:set_password1\|comb~45 " "Info: Detected gated clock \"passwd_register:set_password1\|comb~45\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:set_password1\|comb~45" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:cin_password\|comb~35 " "Info: Detected gated clock \"passwd_register:cin_password\|comb~35\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:cin_password\|comb~35" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:cin_password\|comb~36 " "Info: Detected gated clock \"passwd_register:cin_password\|comb~36\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:cin_password\|comb~36" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:set_password2\|comb~35 " "Info: Detected gated clock \"passwd_register:set_password2\|comb~35\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:set_password2\|comb~35" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:set_password1\|comb~44 " "Info: Detected gated clock \"passwd_register:set_password1\|comb~44\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:set_password1\|comb~44" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:set_password2\|comb~33 " "Info: Detected gated clock \"passwd_register:set_password2\|comb~33\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:set_password2\|comb~33" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:set_password2\|comb~34 " "Info: Detected gated clock \"passwd_register:set_password2\|comb~34\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:set_password2\|comb~34" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:cin_password\|comb~33 " "Info: Detected gated clock \"passwd_register:cin_password\|comb~33\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:cin_password\|comb~33" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register passwd_register:set_password3\|register:r4\|q\[0\] register res_latched 103.11 MHz 9.698 ns Internal " "Info: Clock \"clk\" has Internal fmax of 103.11 MHz between source register \"passwd_register:set_password3\|register:r4\|q\[0\]\" and destination register \"res_latched\" (period= 9.698 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.748 ns + Longest register register " "Info: + Longest register to register delay is 2.748 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns passwd_register:set_password3\|register:r4\|q\[0\] 1 REG LC_X8_Y22_N8 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y22_N8; Fanout = 2; REG Node = 'passwd_register:set_password3\|register:r4\|q\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { passwd_register:set_password3|register:r4|q[0] } "NODE_NAME" } } { "register.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/register.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.230 ns) 0.230 ns res~1121 2 COMB LC_X8_Y22_N8 1 " "Info: 2: + IC(0.000 ns) + CELL(0.230 ns) = 0.230 ns; Loc. = LC_X8_Y22_N8; Fanout = 1; COMB Node = 'res~1121'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.230 ns" { passwd_register:set_password3|register:r4|q[0] res~1121 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.010 ns) + CELL(0.075 ns) 1.315 ns res~1124 3 COMB LC_X8_Y20_N0 1 " "Info: 3: + IC(1.010 ns) + CELL(0.075 ns) = 1.315 ns; Loc. = LC_X8_Y20_N0; Fanout = 1; COMB Node = 'res~1124'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.085 ns" { res~1121 res~1124 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.075 ns) 2.391 ns res~1126 4 COMB LC_X7_Y22_N6 2 " "Info: 4: + IC(1.001 ns) + CELL(0.075 ns) = 2.391 ns; Loc. = LC_X7_Y22_N6; Fanout = 2; COMB Node = 'res~1126'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.076 ns" { res~1124 res~1126 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.134 ns) + CELL(0.223 ns) 2.748 ns res_latched 5 REG LC_X7_Y22_N7 1 " "Info: 5: + IC(0.134 ns) + CELL(0.223 ns) = 2.748 ns; Loc. = LC_X7_Y22_N7; Fanout = 1; REG Node = 'res_latched'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.357 ns" { res~1126 res_latched } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.603 ns ( 21.94 % ) " "Info: Total cell delay = 0.603 ns ( 21.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.145 ns ( 78.06 % ) " "Info: Total interconnect delay = 2.145 ns ( 78.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.748 ns" { passwd_register:set_password3|register:r4|q[0] res~1121 res~1124 res~1126 res_latched } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.748 ns" { passwd_register:set_password3|register:r4|q[0] res~1121 res~1124 res~1126 res_latched } { 0.000ns 0.000ns 1.010ns 1.001ns 0.134ns } { 0.000ns 0.230ns 0.075ns 0.075ns 0.223ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.784 ns - Smallest " "Info: - Smallest clock skew is -6.784 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.952 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.952 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.828 ns) 0.828 ns clk 1 CLK PIN_M20 31 " "Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_M20; Fanout = 31; CLK Node = 'clk'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.582 ns) + CELL(0.542 ns) 2.952 ns res_latched 2 REG LC_X7_Y22_N7 1 " "Info: 2: + IC(1.582 ns) + CELL(0.542 ns) = 2.952 ns; Loc. = LC_X7_Y22_N7; Fanout = 1; REG Node = 'res_latched'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.124 ns" { clk res_latched } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.370 ns ( 46.41 % ) " "Info: Total cell delay = 1.370 ns ( 46.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.582 ns ( 53.59 % ) " "Info: Total interconnect delay = 1.582 ns ( 53.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.952 ns" { clk res_latched } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.952 ns" { clk clk~out0 res_latched } { 0.000ns 0.000ns 1.582ns } { 0.000ns 0.828ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 9.736 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 9.736 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.828 ns) 0.828 ns clk 1 CLK PIN_M20 31 " "Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_M20; Fanout = 31; CLK Node = 'clk'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.890 ns) + CELL(0.183 ns) 2.901 ns passwd_register:set_password1\|comb~45 2 COMB LC_X27_Y24_N2 4 " "Info: 2: + IC(1.890 ns) + CELL(0.183 ns) = 2.901 ns; Loc. = LC_X27_Y24_N2; Fanout = 4; COMB Node = 'passwd_register:set_password1\|comb~45'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.073 ns" { clk passwd_register:set_password1|comb~45 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.786 ns) + CELL(0.075 ns) 4.762 ns passwd_register:set_password3\|comb~36 3 COMB LC_X8_Y21_N5 8 " "Info: 3: + IC(1.786 ns) + CELL(0.075 ns) = 4.762 ns; Loc. = LC_X8_Y21_N5; Fanout = 8; COMB Node = 'passwd_register:set_password3\|comb~36'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.861 ns" { passwd_register:set_password1|comb~45 passwd_register:set_password3|comb~36 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.432 ns) + CELL(0.542 ns) 9.736 ns passwd_register:set_password3\|register:r4\|q\[0\] 4 REG LC_X8_Y22_N8 2 " "Info: 4: + IC(4.432 ns) + CELL(0.542 ns) = 9.736 ns; Loc. = LC_X8_Y22_N8; Fanout = 2; REG Node = 'passwd_register:set_password3\|register:r4\|q\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.974 ns" { passwd_register:set_password3|comb~36 passwd_register:set_password3|register:r4|q[0] } "NODE_NAME" } } { "register.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/register.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 16.72 % ) " "Info: Total cell delay = 1.628 ns ( 16.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.108 ns ( 83.28 % ) " "Info: Total interconnect delay = 8.108 ns ( 83.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "9.736 ns" { clk passwd_register:set_password1|comb~45 passwd_register:set_password3|comb~36 passwd_register:set_password3|register:r4|q[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "9.736 ns" { clk clk~out0 passwd_register:set_password1|comb~45 passwd_register:set_password3|comb~36 passwd_register:set_password3|register:r4|q[0] } { 0.000ns 0.000ns 1.890ns 1.786ns 4.432ns } { 0.000ns 0.828ns 0.183ns 0.075ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.952 ns" { clk res_latched } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.952 ns" { clk clk~out0 res_latched } { 0.000ns 0.000ns 1.582ns } { 0.000ns 0.828ns 0.542ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "9.736 ns" { clk passwd_register:set_password1|comb~45 passwd_register:set_password3|comb~36 passwd_register:set_password3|register:r4|q[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "9.736 ns" { clk clk~out0 passwd_register:set_password1|comb~45 passwd_register:set_password3|comb~36 passwd_register:set_password3|register:r4|q[0] } { 0.000ns 0.000ns 1.890ns 1.786ns 4.432ns } { 0.000ns 0.828ns 0.183ns 0.075ns 0.542ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.156 ns + " "Info: + Micro clock to output delay of source is 0.156 ns" {  } { { "register.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/register.v" 9 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns + " "Info: + Micro setup delay of destination is 0.010 ns" {  } { { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 32 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.748 ns" { passwd_register:set_password3|register:r4|q[0] res~1121 res~1124 res~1126 res_latched } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.748 ns" { passwd_register:set_password3|register:r4|q[0] res~1121 res~1124 res~1126 res_latched } { 0.000ns 0.000ns 1.010ns 1.001ns 0.134ns } { 0.000ns 0.230ns 0.075ns 0.075ns 0.223ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.952 ns" { clk res_latched } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.952 ns" { clk clk~out0 res_latched } { 0.000ns 0.000ns 1.582ns } { 0.000ns 0.828ns 0.542ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "9.736 ns" { clk passwd_register:set_password1|comb~45 passwd_register:set_password3|comb~36 passwd_register:set_password3|register:r4|q[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "9.736 ns" { clk clk~out0 passwd_register:set_password1|comb~45 passwd_register:set_password3|comb~36 passwd_register:set_password3|register:r4|q[0] } { 0.000ns 0.000ns 1.890ns 1.786ns 4.432ns } { 0.000ns 0.828ns 0.183ns 0.075ns 0.542ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "m " "Info: No valid register-to-register data paths exist for clock \"m\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "a1 register passwd_register:cin_password\|register:r5\|q\[0\] register error_counter:error_cnt\|error_count\[1\] 111.63 MHz 8.958 ns Internal " "Info: Clock \"a1\" has Internal fmax of 111.63 MHz between source register \"passwd_register:cin_password\|register:r5\|q\[0\]\" and destination register \"error_counter:error_cnt\|error_count\[1\]\" (period= 8.958 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.951 ns + Longest register register " "Info: + Longest register to register delay is 4.951 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns passwd_register:cin_password\|register:r5\|q\[0\] 1 REG LC_X6_Y20_N9 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y20_N9; Fanout = 5; REG Node = 'passwd_register:cin_password\|register:r5\|q\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { passwd_register:cin_password|register:r5|q[0] } "NODE_NAME" } } { "register.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/register.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.335 ns) + CELL(0.366 ns) 1.701 ns res~1127 2 COMB LC_X7_Y21_N8 1 " "Info: 2: + IC(1.335 ns) + CELL(0.366 ns) = 1.701 ns; Loc. = LC_X7_Y21_N8; Fanout = 1; COMB Node = 'res~1127'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.701 ns" { passwd_register:cin_password|register:r5|q[0] res~1127 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.322 ns) + CELL(0.366 ns) 2.389 ns res~1131 3 COMB LC_X7_Y21_N3 1 " "Info: 3: + IC(0.322 ns) + CELL(0.366 ns) = 2.389 ns; Loc. = LC_X7_Y21_N3; Fanout = 1; COMB Node = 'res~1131'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.688 ns" { res~1127 res~1131 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.958 ns) + CELL(0.366 ns) 3.713 ns res~1142 4 COMB LC_X7_Y22_N9 2 " "Info: 4: + IC(0.958 ns) + CELL(0.366 ns) = 3.713 ns; Loc. = LC_X7_Y22_N9; Fanout = 2; COMB Node = 'res~1142'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.324 ns" { res~1131 res~1142 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.280 ns) 4.300 ns res~1159 5 COMB LC_X7_Y22_N7 3 " "Info: 5: + IC(0.307 ns) + CELL(0.280 ns) = 4.300 ns; Loc. = LC_X7_Y22_N7; Fanout = 3; COMB Node = 'res~1159'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.587 ns" { res~1142 res~1159 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.332 ns) + CELL(0.319 ns) 4.951 ns error_counter:error_cnt\|error_count\[1\] 6 REG LC_X7_Y22_N4 3 " "Info: 6: + IC(0.332 ns) + CELL(0.319 ns) = 4.951 ns; Loc. = LC_X7_Y22_N4; Fanout = 3; REG Node = 'error_counter:error_cnt\|error_count\[1\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.651 ns" { res~1159 error_counter:error_cnt|error_count[1] } "NODE_NAME" } } { "error_counter.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/error_counter.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.697 ns ( 34.28 % ) " "Info: Total cell delay = 1.697 ns ( 34.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.254 ns ( 65.72 % ) " "Info: Total interconnect delay = 3.254 ns ( 65.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.951 ns" { passwd_register:cin_password|register:r5|q[0] res~1127 res~1131 res~1142 res~1159 error_counter:error_cnt|error_count[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.951 ns" { passwd_register:cin_password|register:r5|q[0] res~1127 res~1131 res~1142 res~1159 error_counter:error_cnt|error_count[1] } { 0.000ns 1.335ns 0.322ns 0.958ns 0.307ns 0.332ns } { 0.000ns 0.366ns 0.366ns 0.366ns 0.280ns 0.319ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.841 ns - Smallest " "Info: - Smallest clock skew is -3.841 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "a1 destination 3.977 ns + Shortest register " "Info: + Shortest clock path from clock \"a1\" to destination register is 3.977 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 1.234 ns a1 1 CLK PIN_K21 9 " "Info: 1: + IC(0.000 ns) + CELL(1.234 ns) = 1.234 ns; Loc. = PIN_K21; Fanout = 9; CLK Node = 'a1'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { a1 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.685 ns) + CELL(0.183 ns) 3.102 ns yima2to4:yima_mode\|Decoder0~19 2 COMB LC_X7_Y22_N1 2 " "Info: 2: + IC(1.685 ns) + CELL(0.183 ns) = 3.102 ns; Loc. = LC_X7_Y22_N1; Fanout = 2; COMB Node = 'yima2to4:yima_mode\|Decoder0~19'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.868 ns" { a1 yima2to4:yima_mode|Decoder0~19 } "NODE_NAME" } } { "yima2to4.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/yima2to4.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.542 ns) 3.977 ns error_counter:error_cnt\|error_count\[1\] 3 REG LC_X7_Y22_N4 3 " "Info: 3: + IC(0.333 ns) + CELL(0.542 ns) = 3.977 ns; Loc. = LC_X7_Y22_N4; Fanout = 3; REG Node = 'error_counter:error_cnt\|error_count\[1\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.875 ns" { yima2to4:yima_mode|Decoder0~19 error_counter:error_cnt|error_count[1] } "NODE_NAME" } } { "error_counter.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/error_counter.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.959 ns ( 49.26 % ) " "Info: Total cell delay = 1.959 ns ( 49.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.018 ns ( 50.74 % ) " "Info: Total interconnect delay = 2.018 ns ( 50.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.977 ns" { a1 yima2to4:yima_mode|Decoder0~19 error_counter:error_cnt|error_count[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.977 ns" { a1 a1~out0 yima2to4:yima_mode|Decoder0~19 error_counter:error_cnt|error_count[1] } { 0.000ns 0.000ns 1.685ns 0.333ns } { 0.000ns 1.234ns 0.183ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "a1 source 7.818 ns - Longest register " "Info: - Longest clock path from clock \"a1\" to source register is 7.818 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 1.234 ns a1 1 CLK PIN_K21 9 " "Info: 1: + IC(0.000 ns) + CELL(1.234 ns) = 1.234 ns; Loc. = PIN_K21; Fanout = 9; CLK Node = 'a1'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { a1 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.044 ns) + CELL(0.366 ns) 2.644 ns passwd_register:cin_password\|comb~35 2 COMB LC_X8_Y20_N5 8 " "Info: 2: + IC(1.044 ns) + CELL(0.366 ns) = 2.644 ns; Loc. = LC_X8_Y20_N5; Fanout = 8; COMB Node = 'passwd_register:cin_password\|comb~35'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.410 ns" { a1 passwd_register:cin_password|comb~35 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.632 ns) + CELL(0.542 ns) 7.818 ns passwd_register:cin_password\|register:r5\|q\[0\] 3 REG LC_X6_Y20_N9 5 " "Info: 3: + IC(4.632 ns) + CELL(0.542 ns) = 7.818 ns; Loc. = LC_X6_Y20_N9; Fanout = 5; REG Node = 'passwd_register:cin_password\|register:r5\|q\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.174 ns" { passwd_register:cin_password|comb~35 passwd_register:cin_password|register:r5|q[0] } "NODE_NAME" } } { "register.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/register.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.142 ns ( 27.40 % ) " "Info: Total cell delay = 2.142 ns ( 27.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.676 ns ( 72.60 % ) " "Info: Total interconnect delay = 5.676 ns ( 72.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.818 ns" { a1 passwd_register:cin_password|comb~35 passwd_register:cin_password|register:r5|q[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.818 ns" { a1 a1~out0 passwd_register:cin_password|comb~35 passwd_register:cin_password|register:r5|q[0] } { 0.000ns 0.000ns 1.044ns 4.632ns } { 0.000ns 1.234ns 0.366ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.977 ns" { a1 yima2to4:yima_mode|Decoder0~19 error_counter:error_cnt|error_count[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.977 ns" { a1 a1~out0 yima2to4:yima_mode|Decoder0~19 error_counter:error_cnt|error_count[1] } { 0.000ns 0.000ns 1.685ns 0.333ns } { 0.000ns 1.234ns 0.183ns 0.542ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.818 ns" { a1 passwd_register:cin_password|comb~35 passwd_register:cin_password|register:r5|q[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.818 ns" { a1 a1~out0 passwd_register:cin_password|comb~35 passwd_register:cin_password|register:r5|q[0] } { 0.000ns 0.000ns 1.044ns 4.632ns } { 0.000ns 1.234ns 0.366ns 0.542ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.156 ns + " "Info: + Micro clock to output delay of source is 0.156 ns" {  } { { "register.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/register.v" 9 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns + " "Info: + Micro setup delay of destination is 0.010 ns" {  } { { "error_counter.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/error_counter.v" 13 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.951 ns" { passwd_register:cin_password|register:r5|q[0] res~1127 res~1131 res~1142 res~1159 error_counter:error_cnt|error_count[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.951 ns" { passwd_register:cin_password|register:r5|q[0] res~1127 res~1131 res~1142 res~1159 error_counter:error_cnt|error_count[1] } { 0.000ns 1.335ns 0.322ns 0.958ns 0.307ns 0.332ns } { 0.000ns 0.366ns 0.366ns 0.366ns 0.280ns 0.319ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.977 ns" { a1 yima2to4:yima_mode|Decoder0~19 error_counter:error_cnt|error_count[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.977 ns" { a1 a1~out0 yima2to4:yima_mode|Decoder0~19 error_counter:error_cnt|error_count[1] } { 0.000ns 0.000ns 1.685ns 0.333ns } { 0.000ns 1.234ns 0.183ns 0.542ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.818 ns" { a1 passwd_register:cin_password|comb~35 passwd_register:cin_password|register:r5|q[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.818 ns" { a1 a1~out0 passwd_register:cin_password|comb~35 passwd_register:cin_password|register:r5|q[0] } { 0.000ns 0.000ns 1.044ns 4.632ns } { 0.000ns 1.234ns 0.366ns 0.542ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "a0 register passwd_register:cin_password\|register:r5\|q\[0\] register error_counter:error_cnt\|error_count\[1\] 110.56 MHz 9.045 ns Internal " "Info: Clock \"a0\" has Internal fmax of 110.56 MHz between source register \"passwd_register:cin_password\|register:r5\|q\[0\]\" and destination register \"error_counter:error_cnt\|error_count\[1\]\" (period= 9.045 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.951 ns + Longest register register " "Info: + Longest register to register delay is 4.951 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns passwd_register:cin_password\|register:r5\|q\[0\] 1 REG LC_X6_Y20_N9 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y20_N9; Fanout = 5; REG Node = 'passwd_register:cin_password\|register:r5\|q\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { passwd_register:cin_password|register:r5|q[0] } "NODE_NAME" } } { "register.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/register.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.335 ns) + CELL(0.366 ns) 1.701 ns res~1127 2 COMB LC_X7_Y21_N8 1 " "Info: 2: + IC(1.335 ns) + CELL(0.366 ns) = 1.701 ns; Loc. = LC_X7_Y21_N8; Fanout = 1; COMB Node = 'res~1127'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.701 ns" { passwd_register:cin_password|register:r5|q[0] res~1127 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.322 ns) + CELL(0.366 ns) 2.389 ns res~1131 3 COMB LC_X7_Y21_N3 1 " "Info: 3: + IC(0.322 ns) + CELL(0.366 ns) = 2.389 ns; Loc. = LC_X7_Y21_N3; Fanout = 1; COMB Node = 'res~1131'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.688 ns" { res~1127 res~1131 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.958 ns) + CELL(0.366 ns) 3.713 ns res~1142 4 COMB LC_X7_Y22_N9 2 " "Info: 4: + IC(0.958 ns) + CELL(0.366 ns) = 3.713 ns; Loc. = LC_X7_Y22_N9; Fanout = 2; COMB Node = 'res~1142'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.324 ns" { res~1131 res~1142 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.280 ns) 4.300 ns res~1159 5 COMB LC_X7_Y22_N7 3 " "Info: 5: + IC(0.307 ns) + CELL(0.280 ns) = 4.300 ns; Loc. = LC_X7_Y22_N7; Fanout = 3; COMB Node = 'res~1159'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.587 ns" { res~1142 res~1159 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.332 ns) + CELL(0.319 ns) 4.951 ns error_counter:error_cnt\|error_count\[1\] 6 REG LC_X7_Y22_N4 3 " "Info: 6: + IC(0.332 ns) + CELL(0.319 ns) = 4.951 ns; Loc. = LC_X7_Y22_N4; Fanout = 3; REG Node = 'error_counter:error_cnt\|error_count\[1\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.651 ns" { res~1159 error_counter:error_cnt|error_count[1] } "NODE_NAME" } } { "error_counter.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/error_counter.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.697 ns ( 34.28 % ) " "Info: Total cell delay = 1.697 ns ( 34.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.254 ns ( 65.72 % ) " "Info: Total interconnect delay = 3.254 ns ( 65.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.951 ns" { passwd_register:cin_password|register:r5|q[0] res~1127 res~1131 res~1142 res~1159 error_counter:error_cnt|error_count[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.951 ns" { passwd_register:cin_password|register:r5|q[0] res~1127 res~1131 res~1142 res~1159 error_counter:error_cnt|error_count[1] } { 0.000ns 1.335ns 0.322ns 0.958ns 0.307ns 0.332ns } { 0.000ns 0.366ns 0.366ns 0.366ns 0.280ns 0.319ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.928 ns - Smallest " "Info: - Smallest clock skew is -3.928 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "a0 destination 3.596 ns + Shortest register " "Info: + Shortest clock path from clock \"a0\" to destination register is 3.596 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 1.234 ns a0 1 CLK PIN_K20 16 " "Info: 1: + IC(0.000 ns) + CELL(1.234 ns) = 1.234 ns; Loc. = PIN_K20; Fanout = 16; CLK Node = 'a0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { a0 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.412 ns) + CELL(0.075 ns) 2.721 ns yima2to4:yima_mode\|Decoder0~19 2 COMB LC_X7_Y22_N1 2 " "Info: 2: + IC(1.412 ns) + CELL(0.075 ns) = 2.721 ns; Loc. = LC_X7_Y22_N1; Fanout = 2; COMB Node = 'yima2to4:yima_mode\|Decoder0~19'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.487 ns" { a0 yima2to4:yima_mode|Decoder0~19 } "NODE_NAME" } } { "yima2to4.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/yima2to4.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.542 ns) 3.596 ns error_counter:error_cnt\|error_count\[1\] 3 REG LC_X7_Y22_N4 3 " "Info: 3: + IC(0.333 ns) + CELL(0.542 ns) = 3.596 ns; Loc. = LC_X7_Y22_N4; Fanout = 3; REG Node = 'error_counter:error_cnt\|error_count\[1\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.875 ns" { yima2to4:yima_mode|Decoder0~19 error_counter:error_cnt|error_count[1] } "NODE_NAME" } } { "error_counter.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/error_counter.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.851 ns ( 51.47 % ) " "Info: Total cell delay = 1.851 ns ( 51.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.745 ns ( 48.53 % ) " "Info: Total interconnect delay = 1.745 ns ( 48.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.596 ns" { a0 yima2to4:yima_mode|Decoder0~19 error_counter:error_cnt|error_count[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.596 ns" { a0 a0~out0 yima2to4:yima_mode|Decoder0~19 error_counter:error_cnt|error_count[1] } { 0.000ns 0.000ns 1.412ns 0.333ns } { 0.000ns 1.234ns 0.075ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "a0 source 7.524 ns - Longest register " "Info: - Longest clock path from clock \"a0\" to source register is 7.524 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 1.234 ns a0 1 CLK PIN_K20 16 " "Info: 1: + IC(0.000 ns) + CELL(1.234 ns) = 1.234 ns; Loc. = PIN_K20; Fanout = 16; CLK Node = 'a0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { a0 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.041 ns) + CELL(0.075 ns) 2.350 ns passwd_register:cin_password\|comb~35 2 COMB LC_X8_Y20_N5 8 " "Info: 2: + IC(1.041 ns) + CELL(0.075 ns) = 2.350 ns; Loc. = LC_X8_Y20_N5; Fanout = 8; COMB Node = 'passwd_register:cin_password\|comb~35'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.116 ns" { a0 passwd_register:cin_password|comb~35 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.632 ns) + CELL(0.542 ns) 7.524 ns passwd_register:cin_password\|register:r5\|q\[0\] 3 REG LC_X6_Y20_N9 5 " "Info: 3: + IC(4.632 ns) + CELL(0.542 ns) = 7.524 ns; Loc. = LC_X6_Y20_N9; Fanout = 5; REG Node = 'passwd_register:cin_password\|register:r5\|q\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.174 ns" { passwd_register:cin_password|comb~35 passwd_register:cin_password|register:r5|q[0] } "NODE_NAME" } } { "register.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/register.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.851 ns ( 24.60 % ) " "Info: Total cell delay = 1.851 ns ( 24.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.673 ns ( 75.40 % ) " "Info: Total interconnect delay = 5.673 ns ( 75.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.524 ns" { a0 passwd_register:cin_password|comb~35 passwd_register:cin_password|register:r5|q[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.524 ns" { a0 a0~out0 passwd_register:cin_password|comb~35 passwd_register:cin_password|register:r5|q[0] } { 0.000ns 0.000ns 1.041ns 4.632ns } { 0.000ns 1.234ns 0.075ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.596 ns" { a0 yima2to4:yima_mode|Decoder0~19 error_counter:error_cnt|error_count[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.596 ns" { a0 a0~out0 yima2to4:yima_mode|Decoder0~19 error_counter:error_cnt|error_count[1] } { 0.000ns 0.000ns 1.412ns 0.333ns } { 0.000ns 1.234ns 0.075ns 0.542ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.524 ns" { a0 passwd_register:cin_password|comb~35 passwd_register:cin_password|register:r5|q[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.524 ns" { a0 a0~out0 passwd_register:cin_password|comb~35 passwd_register:cin_password|register:r5|q[0] } { 0.000ns 0.000ns 1.041ns 4.632ns } { 0.000ns 1.234ns 0.075ns 0.542ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.156 ns + " "Info: + Micro clock to output delay of source is 0.156 ns" {  } { { "register.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/register.v" 9 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns + " "Info: + Micro setup delay of destination is 0.010 ns" {  } { { "error_counter.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/error_counter.v" 13 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.951 ns" { passwd_register:cin_password|register:r5|q[0] res~1127 res~1131 res~1142 res~1159 error_counter:error_cnt|error_count[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.951 ns" { passwd_register:cin_password|register:r5|q[0] res~1127 res~1131 res~1142 res~1159 error_counter:error_cnt|error_count[1] } { 0.000ns 1.335ns 0.322ns 0.958ns 0.307ns 0.332ns } { 0.000ns 0.366ns 0.366ns 0.366ns 0.280ns 0.319ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.596 ns" { a0 yima2to4:yima_mode|Decoder0~19 error_counter:error_cnt|error_count[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.596 ns" { a0 a0~out0 yima2to4:yima_mode|Decoder0~19 error_counter:error_cnt|error_count[1] } { 0.000ns 0.000ns 1.412ns 0.333ns } { 0.000ns 1.234ns 0.075ns 0.542ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.524 ns" { a0 passwd_register:cin_password|comb~35 passwd_register:cin_password|register:r5|q[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.524 ns" { a0 a0~out0 passwd_register:cin_password|comb~35 passwd_register:cin_password|register:r5|q[0] } { 0.000ns 0.000ns 1.041ns 4.632ns } { 0.000ns 1.234ns 0.075ns 0.542ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "ps1 " "Info: No valid register-to-register data paths exist for clock \"ps1\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "ps0 " "Info: No valid register-to-register data paths exist for clock \"ps0\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "true_clk register timer:tm\|count\[14\] register timer:tm\|tick 289.1 MHz 3.459 ns Internal " "Info: Clock \"true_clk\" has Internal fmax of 289.1 MHz between source register \"timer:tm\|count\[14\]\" and destination register \"timer:tm\|tick\" (period= 3.459 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.301 ns + Longest register register " "Info: + Longest register to register delay is 3.301 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns timer:tm\|count\[14\] 1 REG LC_X24_Y23_N7 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X24_Y23_N7; Fanout = 4; REG Node = 'timer:tm\|count\[14\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { timer:tm|count[14] } "NODE_NAME" } } { "timer.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/timer.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.801 ns) + CELL(0.183 ns) 0.984 ns timer:tm\|Equal0~259 2 COMB LC_X25_Y23_N7 1 " "Info: 2: + IC(0.801 ns) + CELL(0.183 ns) = 0.984 ns; Loc. = LC_X25_Y23_N7; Fanout = 1; COMB Node = 'timer:tm\|Equal0~259'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.984 ns" { timer:tm|count[14] timer:tm|Equal0~259 } "NODE_NAME" } } { "timer.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/timer.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.932 ns) + CELL(0.183 ns) 2.099 ns timer:tm\|Equal0~260 3 COMB LC_X24_Y24_N3 1 " "Info: 3: + IC(0.932 ns) + CELL(0.183 ns) = 2.099 ns; Loc. = LC_X24_Y24_N3; Fanout = 1; COMB Node = 'timer:tm\|Equal0~260'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.115 ns" { timer:tm|Equal0~259 timer:tm|Equal0~260 } "NODE_NAME" } } { "timer.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/timer.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.979 ns) + CELL(0.223 ns) 3.301 ns timer:tm\|tick 4 REG LC_X24_Y22_N7 8 " "Info: 4: + IC(0.979 ns) + CELL(0.223 ns) = 3.301 ns; Loc. = LC_X24_Y22_N7; Fanout = 8; REG Node = 'timer:tm\|tick'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.202 ns" { timer:tm|Equal0~260 timer:tm|tick } "NODE_NAME" } } { "timer.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/timer.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.589 ns ( 17.84 % ) " "Info: Total cell delay = 0.589 ns ( 17.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.712 ns ( 82.16 % ) " "Info: Total interconnect delay = 2.712 ns ( 82.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.301 ns" { timer:tm|count[14] timer:tm|Equal0~259 timer:tm|Equal0~260 timer:tm|tick } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.301 ns" { timer:tm|count[14] timer:tm|Equal0~259 timer:tm|Equal0~260 timer:tm|tick } { 0.000ns 0.801ns 0.932ns 0.979ns } { 0.000ns 0.183ns 0.183ns 0.223ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.008 ns - Smallest " "Info: - Smallest clock skew is 0.008 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "true_clk destination 2.853 ns + Shortest register " "Info: + Shortest clock path from clock \"true_clk\" to destination register is 2.853 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.725 ns) 0.725 ns true_clk 1 CLK PIN_M21 25 " "Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_M21; Fanout = 25; CLK Node = 'true_clk'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { true_clk } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.586 ns) + CELL(0.542 ns) 2.853 ns timer:tm\|tick 2 REG LC_X24_Y22_N7 8 " "Info: 2: + IC(1.586 ns) + CELL(0.542 ns) = 2.853 ns; Loc. = LC_X24_Y22_N7; Fanout = 8; REG Node = 'timer:tm\|tick'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.128 ns" { true_clk timer:tm|tick } "NODE_NAME" } } { "timer.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/timer.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns ( 44.41 % ) " "Info: Total cell delay = 1.267 ns ( 44.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.586 ns ( 55.59 % ) " "Info: Total interconnect delay = 1.586 ns ( 55.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.853 ns" { true_clk timer:tm|tick } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.853 ns" { true_clk true_clk~out0 timer:tm|tick } { 0.000ns 0.000ns 1.586ns } { 0.000ns 0.725ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "true_clk source 2.845 ns - Longest register " "Info: - Longest clock path from clock \"true_clk\" to source register is 2.845 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.725 ns) 0.725 ns true_clk 1 CLK PIN_M21 25 " "Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_M21; Fanout = 25; CLK Node = 'true_clk'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { true_clk } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.578 ns) + CELL(0.542 ns) 2.845 ns timer:tm\|count\[14\] 2 REG LC_X24_Y23_N7 4 " "Info: 2: + IC(1.578 ns) + CELL(0.542 ns) = 2.845 ns; Loc. = LC_X24_Y23_N7; Fanout = 4; REG Node = 'timer:tm\|count\[14\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.120 ns" { true_clk timer:tm|count[14] } "NODE_NAME" } } { "timer.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/timer.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns ( 44.53 % ) " "Info: Total cell delay = 1.267 ns ( 44.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.578 ns ( 55.47 % ) " "Info: Total interconnect delay = 1.578 ns ( 55.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.845 ns" { true_clk timer:tm|count[14] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.845 ns" { true_clk true_clk~out0 timer:tm|count[14] } { 0.000ns 0.000ns 1.578ns } { 0.000ns 0.725ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.853 ns" { true_clk timer:tm|tick } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.853 ns" { true_clk true_clk~out0 timer:tm|tick } { 0.000ns 0.000ns 1.586ns } { 0.000ns 0.725ns 0.542ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.845 ns" { true_clk timer:tm|count[14] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.845 ns" { true_clk true_clk~out0 timer:tm|count[14] } { 0.000ns 0.000ns 1.578ns } { 0.000ns 0.725ns 0.542ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.156 ns + " "Info: + Micro clock to output delay of source is 0.156 ns" {  } { { "timer.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/timer.v" 10 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns + " "Info: + Micro setup delay of destination is 0.010 ns" {  } { { "timer.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/timer.v" 5 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.301 ns" { timer:tm|count[14] timer:tm|Equal0~259 timer:tm|Equal0~260 timer:tm|tick } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.301 ns" { timer:tm|count[14] timer:tm|Equal0~259 timer:tm|Equal0~260 timer:tm|tick } { 0.000ns 0.801ns 0.932ns 0.979ns } { 0.000ns 0.183ns 0.183ns 0.223ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.853 ns" { true_clk timer:tm|tick } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.853 ns" { true_clk true_clk~out0 timer:tm|tick } { 0.000ns 0.000ns 1.586ns } { 0.000ns 0.725ns 0.542ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.845 ns" { true_clk timer:tm|count[14] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.845 ns" { true_clk true_clk~out0 timer:tm|count[14] } { 0.000ns 0.000ns 1.578ns } { 0.000ns 0.725ns 0.542ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_TSU_RESULT" "out4_reg\[1\] clr clk 7.636 ns register " "Info: tsu for register \"out4_reg\[1\]\" (data pin = \"clr\", clock pin = \"clk\") is 7.636 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.624 ns + Longest pin register " "Info: + Longest pin to register delay is 10.624 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.972 ns) 0.972 ns clr 1 PIN PIN_B14 11 " "Info: 1: + IC(0.000 ns) + CELL(0.972 ns) = 0.972 ns; Loc. = PIN_B14; Fanout = 11; PIN Node = 'clr'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clr } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.192 ns) + CELL(0.075 ns) 6.239 ns clr~11 2 COMB LC_X8_Y21_N7 14 " "Info: 2: + IC(5.192 ns) + CELL(0.075 ns) = 6.239 ns; Loc. = LC_X8_Y21_N7; Fanout = 14; COMB Node = 'clr~11'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.267 ns" { clr clr~11 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.093 ns) + CELL(0.366 ns) 7.698 ns out2_reg~277 3 COMB LC_X9_Y20_N0 2 " "Info: 3: + IC(1.093 ns) + CELL(0.366 ns) = 7.698 ns; Loc. = LC_X9_Y20_N0; Fanout = 2; COMB Node = 'out2_reg~277'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.459 ns" { clr~11 out2_reg~277 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.703 ns) + CELL(0.223 ns) 10.624 ns out4_reg\[1\] 4 REG LC_X17_Y1_N9 1 " "Info: 4: + IC(2.703 ns) + CELL(0.223 ns) = 10.624 ns; Loc. = LC_X17_Y1_N9; Fanout = 1; REG Node = 'out4_reg\[1\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.926 ns" { out2_reg~277 out4_reg[1] } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 185 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.636 ns ( 15.40 % ) " "Info: Total cell delay = 1.636 ns ( 15.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.988 ns ( 84.60 % ) " "Info: Total interconnect delay = 8.988 ns ( 84.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "10.624 ns" { clr clr~11 out2_reg~277 out4_reg[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "10.624 ns" { clr clr~out0 clr~11 out2_reg~277 out4_reg[1] } { 0.000ns 0.000ns 5.192ns 1.093ns 2.703ns } { 0.000ns 0.972ns 0.075ns 0.366ns 0.223ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns + " "Info: + Micro setup delay of destination is 0.010 ns" {  } { { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 185 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.998 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.998 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.828 ns) 0.828 ns clk 1 CLK PIN_M20 31 " "Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_M20; Fanout = 31; CLK Node = 'clk'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.628 ns) + CELL(0.542 ns) 2.998 ns out4_reg\[1\] 2 REG LC_X17_Y1_N9 1 " "Info: 2: + IC(1.628 ns) + CELL(0.542 ns) = 2.998 ns; Loc. = LC_X17_Y1_N9; Fanout = 1; REG Node = 'out4_reg\[1\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.170 ns" { clk out4_reg[1] } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 185 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.370 ns ( 45.70 % ) " "Info: Total cell delay = 1.370 ns ( 45.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.628 ns ( 54.30 % ) " "Info: Total interconnect delay = 1.628 ns ( 54.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.998 ns" { clk out4_reg[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.998 ns" { clk clk~out0 out4_reg[1] } { 0.000ns 0.000ns 1.628ns } { 0.000ns 0.828ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "10.624 ns" { clr clr~11 out2_reg~277 out4_reg[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "10.624 ns" { clr clr~out0 clr~11 out2_reg~277 out4_reg[1] } { 0.000ns 0.000ns 5.192ns 1.093ns 2.703ns } { 0.000ns 0.972ns 0.075ns 0.366ns 0.223ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.998 ns" { clk out4_reg[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.998 ns" { clk clk~out0 out4_reg[1] } { 0.000ns 0.000ns 1.628ns } { 0.000ns 0.828ns 0.542ns } } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "m res passwd_register:set_password3\|register:r4\|q\[0\] 16.975 ns register " "Info: tco from clock \"m\" to destination pin \"res\" through register \"passwd_register:set_password3\|register:r4\|q\[0\]\" is 16.975 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "m source 9.774 ns + Longest register " "Info: + Longest clock path from clock \"m\" to source register is 9.774 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.725 ns) 0.725 ns m 1 CLK PIN_L22 18 " "Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L22; Fanout = 18; CLK Node = 'm'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { m } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.139 ns) + CELL(0.075 ns) 2.939 ns passwd_register:set_password1\|comb~45 2 COMB LC_X27_Y24_N2 4 " "Info: 2: + IC(2.139 ns) + CELL(0.075 ns) = 2.939 ns; Loc. = LC_X27_Y24_N2; Fanout = 4; COMB Node = 'passwd_register:set_password1\|comb~45'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.214 ns" { m passwd_register:set_password1|comb~45 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.786 ns) + CELL(0.075 ns) 4.800 ns passwd_register:set_password3\|comb~36 3 COMB LC_X8_Y21_N5 8 " "Info: 3: + IC(1.786 ns) + CELL(0.075 ns) = 4.800 ns; Loc. = LC_X8_Y21_N5; Fanout = 8; COMB Node = 'passwd_register:set_password3\|comb~36'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.861 ns" { passwd_register:set_password1|comb~45 passwd_register:set_password3|comb~36 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.432 ns) + CELL(0.542 ns) 9.774 ns passwd_register:set_password3\|register:r4\|q\[0\] 4 REG LC_X8_Y22_N8 2 " "Info: 4: + IC(4.432 ns) + CELL(0.542 ns) = 9.774 ns; Loc. = LC_X8_Y22_N8; Fanout = 2; REG Node = 'passwd_register:set_password3\|register:r4\|q\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.974 ns" { passwd_register:set_password3|comb~36 passwd_register:set_password3|register:r4|q[0] } "NODE_NAME" } } { "register.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/register.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.417 ns ( 14.50 % ) " "Info: Total cell delay = 1.417 ns ( 14.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.357 ns ( 85.50 % ) " "Info: Total interconnect delay = 8.357 ns ( 85.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "9.774 ns" { m passwd_register:set_password1|comb~45 passwd_register:set_password3|comb~36 passwd_register:set_password3|register:r4|q[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "9.774 ns" { m m~out0 passwd_register:set_password1|comb~45 passwd_register:set_password3|comb~36 passwd_register:set_password3|register:r4|q[0] } { 0.000ns 0.000ns 2.139ns 1.786ns 4.432ns } { 0.000ns 0.725ns 0.075ns 0.075ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.156 ns + " "Info: + Micro clock to output delay of source is 0.156 ns" {  } { { "register.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/register.v" 9 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.045 ns + Longest register pin " "Info: + Longest register to pin delay is 7.045 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns passwd_register:set_password3\|register:r4\|q\[0\] 1 REG LC_X8_Y22_N8 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y22_N8; Fanout = 2; REG Node = 'passwd_register:set_password3\|register:r4\|q\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { passwd_register:set_password3|register:r4|q[0] } "NODE_NAME" } } { "register.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/register.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.230 ns) 0.230 ns res~1121 2 COMB LC_X8_Y22_N8 1 " "Info: 2: + IC(0.000 ns) + CELL(0.230 ns) = 0.230 ns; Loc. = LC_X8_Y22_N8; Fanout = 1; COMB Node = 'res~1121'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.230 ns" { passwd_register:set_password3|register:r4|q[0] res~1121 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.010 ns) + CELL(0.075 ns) 1.315 ns res~1124 3 COMB LC_X8_Y20_N0 1 " "Info: 3: + IC(1.010 ns) + CELL(0.075 ns) = 1.315 ns; Loc. = LC_X8_Y20_N0; Fanout = 1; COMB Node = 'res~1124'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.085 ns" { res~1121 res~1124 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.075 ns) 2.391 ns res~1126 4 COMB LC_X7_Y22_N6 2 " "Info: 4: + IC(1.001 ns) + CELL(0.075 ns) = 2.391 ns; Loc. = LC_X7_Y22_N6; Fanout = 2; COMB Node = 'res~1126'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.076 ns" { res~1124 res~1126 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.134 ns) + CELL(0.075 ns) 2.600 ns res~1159 5 COMB LC_X7_Y22_N7 3 " "Info: 5: + IC(0.134 ns) + CELL(0.075 ns) = 2.600 ns; Loc. = LC_X7_Y22_N7; Fanout = 3; COMB Node = 'res~1159'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.209 ns" { res~1126 res~1159 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.069 ns) + CELL(2.376 ns) 7.045 ns res 6 PIN PIN_R20 0 " "Info: 6: + IC(2.069 ns) + CELL(2.376 ns) = 7.045 ns; Loc. = PIN_R20; Fanout = 0; PIN Node = 'res'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.445 ns" { res~1159 res } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.831 ns ( 40.18 % ) " "Info: Total cell delay = 2.831 ns ( 40.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.214 ns ( 59.82 % ) " "Info: Total interconnect delay = 4.214 ns ( 59.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.045 ns" { passwd_register:set_password3|register:r4|q[0] res~1121 res~1124 res~1126 res~1159 res } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.045 ns" { passwd_register:set_password3|register:r4|q[0] res~1121 res~1124 res~1126 res~1159 res } { 0.000ns 0.000ns 1.010ns 1.001ns 0.134ns 2.069ns } { 0.000ns 0.230ns 0.075ns 0.075ns 0.075ns 2.376ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "9.774 ns" { m passwd_register:set_password1|comb~45 passwd_register:set_password3|comb~36 passwd_register:set_password3|register:r4|q[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "9.774 ns" { m m~out0 passwd_register:set_password1|comb~45 passwd_register:set_password3|comb~36 passwd_register:set_password3|register:r4|q[0] } { 0.000ns 0.000ns 2.139ns 1.786ns 4.432ns } { 0.000ns 0.725ns 0.075ns 0.075ns 0.542ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.045 ns" { passwd_register:set_password3|register:r4|q[0] res~1121 res~1124 res~1126 res~1159 res } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.045 ns" { passwd_register:set_password3|register:r4|q[0] res~1121 res~1124 res~1126 res~1159 res } { 0.000ns 0.000ns 1.010ns 1.001ns 0.134ns 2.069ns } { 0.000ns 0.230ns 0.075ns 0.075ns 0.075ns 2.376ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "a1 res 13.410 ns Longest " "Info: Longest tpd from source pin \"a1\" to destination pin \"res\" is 13.410 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 1.234 ns a1 1 CLK PIN_K21 9 " "Info: 1: + IC(0.000 ns) + CELL(1.234 ns) = 1.234 ns; Loc. = PIN_K21; Fanout = 9; CLK Node = 'a1'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { a1 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.782 ns) + CELL(0.280 ns) 5.296 ns res~1107 2 COMB LC_X8_Y20_N8 4 " "Info: 2: + IC(3.782 ns) + CELL(0.280 ns) = 5.296 ns; Loc. = LC_X8_Y20_N8; Fanout = 4; COMB Node = 'res~1107'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.062 ns" { a1 res~1107 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.304 ns) + CELL(0.366 ns) 6.966 ns res~1156 3 COMB LC_X8_Y24_N5 1 " "Info: 3: + IC(1.304 ns) + CELL(0.366 ns) = 6.966 ns; Loc. = LC_X8_Y24_N5; Fanout = 1; COMB Node = 'res~1156'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.670 ns" { res~1107 res~1156 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.232 ns) + CELL(0.075 ns) 8.273 ns res~1158 4 COMB LC_X7_Y22_N3 2 " "Info: 4: + IC(1.232 ns) + CELL(0.075 ns) = 8.273 ns; Loc. = LC_X7_Y22_N3; Fanout = 2; COMB Node = 'res~1158'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.307 ns" { res~1156 res~1158 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.326 ns) + CELL(0.366 ns) 8.965 ns res~1159 5 COMB LC_X7_Y22_N7 3 " "Info: 5: + IC(0.326 ns) + CELL(0.366 ns) = 8.965 ns; Loc. = LC_X7_Y22_N7; Fanout = 3; COMB Node = 'res~1159'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.692 ns" { res~1158 res~1159 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.069 ns) + CELL(2.376 ns) 13.410 ns res 6 PIN PIN_R20 0 " "Info: 6: + IC(2.069 ns) + CELL(2.376 ns) = 13.410 ns; Loc. = PIN_R20; Fanout = 0; PIN Node = 'res'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.445 ns" { res~1159 res } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.697 ns ( 35.03 % ) " "Info: Total cell delay = 4.697 ns ( 35.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.713 ns ( 64.97 % ) " "Info: Total interconnect delay = 8.713 ns ( 64.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "13.410 ns" { a1 res~1107 res~1156 res~1158 res~1159 res } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "13.410 ns" { a1 a1~out0 res~1107 res~1156 res~1158 res~1159 res } { 0.000ns 0.000ns 3.782ns 1.304ns 1.232ns 0.326ns 2.069ns } { 0.000ns 1.234ns 0.280ns 0.366ns 0.075ns 0.366ns 2.376ns } } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "passwd_register:set_password3\|register:r3\|q\[2\] inA\[2\] m 3.989 ns register " "Info: th for register \"passwd_register:set_password3\|register:r3\|q\[2\]\" (data pin = \"inA\[2\]\", clock pin = \"m\") is 3.989 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "m destination 9.784 ns + Longest register " "Info: + Longest clock path from clock \"m\" to destination register is 9.784 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.725 ns) 0.725 ns m 1 CLK PIN_L22 18 " "Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L22; Fanout = 18; CLK Node = 'm'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { m } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.139 ns) + CELL(0.075 ns) 2.939 ns passwd_register:set_password1\|comb~45 2 COMB LC_X27_Y24_N2 4 " "Info: 2: + IC(2.139 ns) + CELL(0.075 ns) = 2.939 ns; Loc. = LC_X27_Y24_N2; Fanout = 4; COMB Node = 'passwd_register:set_password1\|comb~45'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.214 ns" { m passwd_register:set_password1|comb~45 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.786 ns) + CELL(0.075 ns) 4.800 ns passwd_register:set_password3\|comb~36 3 COMB LC_X8_Y21_N5 8 " "Info: 3: + IC(1.786 ns) + CELL(0.075 ns) = 4.800 ns; Loc. = LC_X8_Y21_N5; Fanout = 8; COMB Node = 'passwd_register:set_password3\|comb~36'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.861 ns" { passwd_register:set_password1|comb~45 passwd_register:set_password3|comb~36 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.442 ns) + CELL(0.542 ns) 9.784 ns passwd_register:set_password3\|register:r3\|q\[2\] 4 REG LC_X7_Y20_N9 2 " "Info: 4: + IC(4.442 ns) + CELL(0.542 ns) = 9.784 ns; Loc. = LC_X7_Y20_N9; Fanout = 2; REG Node = 'passwd_register:set_password3\|register:r3\|q\[2\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.984 ns" { passwd_register:set_password3|comb~36 passwd_register:set_password3|register:r3|q[2] } "NODE_NAME" } } { "register.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/register.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.417 ns ( 14.48 % ) " "Info: Total cell delay = 1.417 ns ( 14.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.367 ns ( 85.52 % ) " "Info: Total interconnect delay = 8.367 ns ( 85.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "9.784 ns" { m passwd_register:set_password1|comb~45 passwd_register:set_password3|comb~36 passwd_register:set_password3|register:r3|q[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "9.784 ns" { m m~out0 passwd_register:set_password1|comb~45 passwd_register:set_password3|comb~36 passwd_register:set_password3|register:r3|q[2] } { 0.000ns 0.000ns 2.139ns 1.786ns 4.442ns } { 0.000ns 0.725ns 0.075ns 0.075ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.100 ns + " "Info: + Micro hold delay of destination is 0.100 ns" {  } { { "register.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/register.v" 9 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.895 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.895 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.725 ns) 0.725 ns inA\[2\] 1 PIN PIN_L21 9 " "Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L21; Fanout = 9; PIN Node = 'inA\[2\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { inA[2] } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.994 ns) + CELL(0.183 ns) 4.902 ns passwd_register:cin_password\|d1_checked\[2\]~61 2 COMB LC_X6_Y20_N4 14 " "Info: 2: + IC(3.994 ns) + CELL(0.183 ns) = 4.902 ns; Loc. = LC_X6_Y20_N4; Fanout = 14; COMB Node = 'passwd_register:cin_password\|d1_checked\[2\]~61'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.177 ns" { inA[2] passwd_register:cin_password|d1_checked[2]~61 } "NODE_NAME" } } { "passwd_register.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/passwd_register.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.085 ns) 5.895 ns passwd_register:set_password3\|register:r3\|q\[2\] 3 REG LC_X7_Y20_N9 2 " "Info: 3: + IC(0.908 ns) + CELL(0.085 ns) = 5.895 ns; Loc. = LC_X7_Y20_N9; Fanout = 2; REG Node = 'passwd_register:set_password3\|register:r3\|q\[2\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.993 ns" { passwd_register:cin_password|d1_checked[2]~61 passwd_register:set_password3|register:r3|q[2] } "NODE_NAME" } } { "register.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/register.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.993 ns ( 16.84 % ) " "Info: Total cell delay = 0.993 ns ( 16.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.902 ns ( 83.16 % ) " "Info: Total interconnect delay = 4.902 ns ( 83.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.895 ns" { inA[2] passwd_register:cin_password|d1_checked[2]~61 passwd_register:set_password3|register:r3|q[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.895 ns" { inA[2] inA[2]~out0 passwd_register:cin_password|d1_checked[2]~61 passwd_register:set_password3|register:r3|q[2] } { 0.000ns 0.000ns 3.994ns 0.908ns } { 0.000ns 0.725ns 0.183ns 0.085ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "9.784 ns" { m passwd_register:set_password1|comb~45 passwd_register:set_password3|comb~36 passwd_register:set_password3|register:r3|q[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "9.784 ns" { m m~out0 passwd_register:set_password1|comb~45 passwd_register:set_password3|comb~36 passwd_register:set_password3|register:r3|q[2] } { 0.000ns 0.000ns 2.139ns 1.786ns 4.442ns } { 0.000ns 0.725ns 0.075ns 0.075ns 0.542ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.895 ns" { inA[2] passwd_register:cin_password|d1_checked[2]~61 passwd_register:set_password3|register:r3|q[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.895 ns" { inA[2] inA[2]~out0 passwd_register:cin_password|d1_checked[2]~61 passwd_register:set_password3|register:r3|q[2] } { 0.000ns 0.000ns 3.994ns 0.908ns } { 0.000ns 0.725ns 0.183ns 0.085ns } } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 17 00:37:33 2024 " "Info: Processing ended: Mon Jun 17 00:37:33 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
