part=xcvu9p-flga2104-2-i

[hls]
clock=10
flow_target=vivado
syn.file=vadd.cpp
syn.top=vadd
tb.file=vadd_test.cpp
package.output.format=ip_catalog
package.output.syn=false
